
my12.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00022c88  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0001b220  08022e88  08022e88  00032e88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0803e0a8  0803e0a8  00050710  2**0
                  CONTENTS
  4 .ARM          00000008  0803e0a8  0803e0a8  0004e0a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0803e0b0  0803e0b0  00050710  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0803e0b0  0803e0b0  0004e0b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0803e0b4  0803e0b4  0004e0b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000710  20000000  0803e0b8  00050000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000372cc  20000710  0803e7c8  00050710  2**3
                  ALLOC
 10 ._user_heap_stack 00028004  200379dc  0803e7c8  000579dc  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00050710  2**0
                  CONTENTS, READONLY
 12 .debug_info   0009b355  00000000  00000000  0005073e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00011aad  00000000  00000000  000eba93  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00038cea  00000000  00000000  000fd540  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 000033d0  00000000  00000000  00136230  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00006900  00000000  00000000  00139600  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  00047176  00000000  00000000  0013ff00  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   0005536d  00000000  00000000  00187076  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    00138826  00000000  00000000  001dc3e3  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  00314c09  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000c4d0  00000000  00000000  00314c84  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000710 	.word	0x20000710
 800021c:	00000000 	.word	0x00000000
 8000220:	08022e70 	.word	0x08022e70

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000714 	.word	0x20000714
 800023c:	08022e70 	.word	0x08022e70

08000240 <strcmp>:
 8000240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000248:	2a01      	cmp	r2, #1
 800024a:	bf28      	it	cs
 800024c:	429a      	cmpcs	r2, r3
 800024e:	d0f7      	beq.n	8000240 <strcmp>
 8000250:	1ad0      	subs	r0, r2, r3
 8000252:	4770      	bx	lr

08000254 <strlen>:
 8000254:	4603      	mov	r3, r0
 8000256:	f813 2b01 	ldrb.w	r2, [r3], #1
 800025a:	2a00      	cmp	r2, #0
 800025c:	d1fb      	bne.n	8000256 <strlen+0x2>
 800025e:	1a18      	subs	r0, r3, r0
 8000260:	3801      	subs	r0, #1
 8000262:	4770      	bx	lr
	...

08000270 <memchr>:
 8000270:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000274:	2a10      	cmp	r2, #16
 8000276:	db2b      	blt.n	80002d0 <memchr+0x60>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	d008      	beq.n	8000290 <memchr+0x20>
 800027e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000282:	3a01      	subs	r2, #1
 8000284:	428b      	cmp	r3, r1
 8000286:	d02d      	beq.n	80002e4 <memchr+0x74>
 8000288:	f010 0f07 	tst.w	r0, #7
 800028c:	b342      	cbz	r2, 80002e0 <memchr+0x70>
 800028e:	d1f6      	bne.n	800027e <memchr+0xe>
 8000290:	b4f0      	push	{r4, r5, r6, r7}
 8000292:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000296:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800029a:	f022 0407 	bic.w	r4, r2, #7
 800029e:	f07f 0700 	mvns.w	r7, #0
 80002a2:	2300      	movs	r3, #0
 80002a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002a8:	3c08      	subs	r4, #8
 80002aa:	ea85 0501 	eor.w	r5, r5, r1
 80002ae:	ea86 0601 	eor.w	r6, r6, r1
 80002b2:	fa85 f547 	uadd8	r5, r5, r7
 80002b6:	faa3 f587 	sel	r5, r3, r7
 80002ba:	fa86 f647 	uadd8	r6, r6, r7
 80002be:	faa5 f687 	sel	r6, r5, r7
 80002c2:	b98e      	cbnz	r6, 80002e8 <memchr+0x78>
 80002c4:	d1ee      	bne.n	80002a4 <memchr+0x34>
 80002c6:	bcf0      	pop	{r4, r5, r6, r7}
 80002c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002cc:	f002 0207 	and.w	r2, r2, #7
 80002d0:	b132      	cbz	r2, 80002e0 <memchr+0x70>
 80002d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002d6:	3a01      	subs	r2, #1
 80002d8:	ea83 0301 	eor.w	r3, r3, r1
 80002dc:	b113      	cbz	r3, 80002e4 <memchr+0x74>
 80002de:	d1f8      	bne.n	80002d2 <memchr+0x62>
 80002e0:	2000      	movs	r0, #0
 80002e2:	4770      	bx	lr
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr
 80002e8:	2d00      	cmp	r5, #0
 80002ea:	bf06      	itte	eq
 80002ec:	4635      	moveq	r5, r6
 80002ee:	3803      	subeq	r0, #3
 80002f0:	3807      	subne	r0, #7
 80002f2:	f015 0f01 	tst.w	r5, #1
 80002f6:	d107      	bne.n	8000308 <memchr+0x98>
 80002f8:	3001      	adds	r0, #1
 80002fa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002fe:	bf02      	ittt	eq
 8000300:	3001      	addeq	r0, #1
 8000302:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000306:	3001      	addeq	r0, #1
 8000308:	bcf0      	pop	{r4, r5, r6, r7}
 800030a:	3801      	subs	r0, #1
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop

08000310 <__aeabi_ldivmod>:
 8000310:	b97b      	cbnz	r3, 8000332 <__aeabi_ldivmod+0x22>
 8000312:	b972      	cbnz	r2, 8000332 <__aeabi_ldivmod+0x22>
 8000314:	2900      	cmp	r1, #0
 8000316:	bfbe      	ittt	lt
 8000318:	2000      	movlt	r0, #0
 800031a:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 800031e:	e006      	blt.n	800032e <__aeabi_ldivmod+0x1e>
 8000320:	bf08      	it	eq
 8000322:	2800      	cmpeq	r0, #0
 8000324:	bf1c      	itt	ne
 8000326:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 800032a:	f04f 30ff 	movne.w	r0, #4294967295
 800032e:	f000 b9bd 	b.w	80006ac <__aeabi_idiv0>
 8000332:	f1ad 0c08 	sub.w	ip, sp, #8
 8000336:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800033a:	2900      	cmp	r1, #0
 800033c:	db09      	blt.n	8000352 <__aeabi_ldivmod+0x42>
 800033e:	2b00      	cmp	r3, #0
 8000340:	db1a      	blt.n	8000378 <__aeabi_ldivmod+0x68>
 8000342:	f000 f84d 	bl	80003e0 <__udivmoddi4>
 8000346:	f8dd e004 	ldr.w	lr, [sp, #4]
 800034a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800034e:	b004      	add	sp, #16
 8000350:	4770      	bx	lr
 8000352:	4240      	negs	r0, r0
 8000354:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000358:	2b00      	cmp	r3, #0
 800035a:	db1b      	blt.n	8000394 <__aeabi_ldivmod+0x84>
 800035c:	f000 f840 	bl	80003e0 <__udivmoddi4>
 8000360:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000364:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000368:	b004      	add	sp, #16
 800036a:	4240      	negs	r0, r0
 800036c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000370:	4252      	negs	r2, r2
 8000372:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000376:	4770      	bx	lr
 8000378:	4252      	negs	r2, r2
 800037a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800037e:	f000 f82f 	bl	80003e0 <__udivmoddi4>
 8000382:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000386:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800038a:	b004      	add	sp, #16
 800038c:	4240      	negs	r0, r0
 800038e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000392:	4770      	bx	lr
 8000394:	4252      	negs	r2, r2
 8000396:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800039a:	f000 f821 	bl	80003e0 <__udivmoddi4>
 800039e:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003a6:	b004      	add	sp, #16
 80003a8:	4252      	negs	r2, r2
 80003aa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003ae:	4770      	bx	lr

080003b0 <__aeabi_uldivmod>:
 80003b0:	b953      	cbnz	r3, 80003c8 <__aeabi_uldivmod+0x18>
 80003b2:	b94a      	cbnz	r2, 80003c8 <__aeabi_uldivmod+0x18>
 80003b4:	2900      	cmp	r1, #0
 80003b6:	bf08      	it	eq
 80003b8:	2800      	cmpeq	r0, #0
 80003ba:	bf1c      	itt	ne
 80003bc:	f04f 31ff 	movne.w	r1, #4294967295
 80003c0:	f04f 30ff 	movne.w	r0, #4294967295
 80003c4:	f000 b972 	b.w	80006ac <__aeabi_idiv0>
 80003c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003d0:	f000 f806 	bl	80003e0 <__udivmoddi4>
 80003d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003dc:	b004      	add	sp, #16
 80003de:	4770      	bx	lr

080003e0 <__udivmoddi4>:
 80003e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003e4:	9e08      	ldr	r6, [sp, #32]
 80003e6:	4604      	mov	r4, r0
 80003e8:	4688      	mov	r8, r1
 80003ea:	2b00      	cmp	r3, #0
 80003ec:	d14b      	bne.n	8000486 <__udivmoddi4+0xa6>
 80003ee:	428a      	cmp	r2, r1
 80003f0:	4615      	mov	r5, r2
 80003f2:	d967      	bls.n	80004c4 <__udivmoddi4+0xe4>
 80003f4:	fab2 f282 	clz	r2, r2
 80003f8:	b14a      	cbz	r2, 800040e <__udivmoddi4+0x2e>
 80003fa:	f1c2 0720 	rsb	r7, r2, #32
 80003fe:	fa01 f302 	lsl.w	r3, r1, r2
 8000402:	fa20 f707 	lsr.w	r7, r0, r7
 8000406:	4095      	lsls	r5, r2
 8000408:	ea47 0803 	orr.w	r8, r7, r3
 800040c:	4094      	lsls	r4, r2
 800040e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000412:	0c23      	lsrs	r3, r4, #16
 8000414:	fbb8 f7fe 	udiv	r7, r8, lr
 8000418:	fa1f fc85 	uxth.w	ip, r5
 800041c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000420:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000424:	fb07 f10c 	mul.w	r1, r7, ip
 8000428:	4299      	cmp	r1, r3
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x60>
 800042c:	18eb      	adds	r3, r5, r3
 800042e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000432:	f080 811b 	bcs.w	800066c <__udivmoddi4+0x28c>
 8000436:	4299      	cmp	r1, r3
 8000438:	f240 8118 	bls.w	800066c <__udivmoddi4+0x28c>
 800043c:	3f02      	subs	r7, #2
 800043e:	442b      	add	r3, r5
 8000440:	1a5b      	subs	r3, r3, r1
 8000442:	b2a4      	uxth	r4, r4
 8000444:	fbb3 f0fe 	udiv	r0, r3, lr
 8000448:	fb0e 3310 	mls	r3, lr, r0, r3
 800044c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000450:	fb00 fc0c 	mul.w	ip, r0, ip
 8000454:	45a4      	cmp	ip, r4
 8000456:	d909      	bls.n	800046c <__udivmoddi4+0x8c>
 8000458:	192c      	adds	r4, r5, r4
 800045a:	f100 33ff 	add.w	r3, r0, #4294967295
 800045e:	f080 8107 	bcs.w	8000670 <__udivmoddi4+0x290>
 8000462:	45a4      	cmp	ip, r4
 8000464:	f240 8104 	bls.w	8000670 <__udivmoddi4+0x290>
 8000468:	3802      	subs	r0, #2
 800046a:	442c      	add	r4, r5
 800046c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000470:	eba4 040c 	sub.w	r4, r4, ip
 8000474:	2700      	movs	r7, #0
 8000476:	b11e      	cbz	r6, 8000480 <__udivmoddi4+0xa0>
 8000478:	40d4      	lsrs	r4, r2
 800047a:	2300      	movs	r3, #0
 800047c:	e9c6 4300 	strd	r4, r3, [r6]
 8000480:	4639      	mov	r1, r7
 8000482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000486:	428b      	cmp	r3, r1
 8000488:	d909      	bls.n	800049e <__udivmoddi4+0xbe>
 800048a:	2e00      	cmp	r6, #0
 800048c:	f000 80eb 	beq.w	8000666 <__udivmoddi4+0x286>
 8000490:	2700      	movs	r7, #0
 8000492:	e9c6 0100 	strd	r0, r1, [r6]
 8000496:	4638      	mov	r0, r7
 8000498:	4639      	mov	r1, r7
 800049a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800049e:	fab3 f783 	clz	r7, r3
 80004a2:	2f00      	cmp	r7, #0
 80004a4:	d147      	bne.n	8000536 <__udivmoddi4+0x156>
 80004a6:	428b      	cmp	r3, r1
 80004a8:	d302      	bcc.n	80004b0 <__udivmoddi4+0xd0>
 80004aa:	4282      	cmp	r2, r0
 80004ac:	f200 80fa 	bhi.w	80006a4 <__udivmoddi4+0x2c4>
 80004b0:	1a84      	subs	r4, r0, r2
 80004b2:	eb61 0303 	sbc.w	r3, r1, r3
 80004b6:	2001      	movs	r0, #1
 80004b8:	4698      	mov	r8, r3
 80004ba:	2e00      	cmp	r6, #0
 80004bc:	d0e0      	beq.n	8000480 <__udivmoddi4+0xa0>
 80004be:	e9c6 4800 	strd	r4, r8, [r6]
 80004c2:	e7dd      	b.n	8000480 <__udivmoddi4+0xa0>
 80004c4:	b902      	cbnz	r2, 80004c8 <__udivmoddi4+0xe8>
 80004c6:	deff      	udf	#255	; 0xff
 80004c8:	fab2 f282 	clz	r2, r2
 80004cc:	2a00      	cmp	r2, #0
 80004ce:	f040 808f 	bne.w	80005f0 <__udivmoddi4+0x210>
 80004d2:	1b49      	subs	r1, r1, r5
 80004d4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004d8:	fa1f f885 	uxth.w	r8, r5
 80004dc:	2701      	movs	r7, #1
 80004de:	fbb1 fcfe 	udiv	ip, r1, lr
 80004e2:	0c23      	lsrs	r3, r4, #16
 80004e4:	fb0e 111c 	mls	r1, lr, ip, r1
 80004e8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004ec:	fb08 f10c 	mul.w	r1, r8, ip
 80004f0:	4299      	cmp	r1, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x124>
 80004f4:	18eb      	adds	r3, r5, r3
 80004f6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x122>
 80004fc:	4299      	cmp	r1, r3
 80004fe:	f200 80cd 	bhi.w	800069c <__udivmoddi4+0x2bc>
 8000502:	4684      	mov	ip, r0
 8000504:	1a59      	subs	r1, r3, r1
 8000506:	b2a3      	uxth	r3, r4
 8000508:	fbb1 f0fe 	udiv	r0, r1, lr
 800050c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000510:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000514:	fb08 f800 	mul.w	r8, r8, r0
 8000518:	45a0      	cmp	r8, r4
 800051a:	d907      	bls.n	800052c <__udivmoddi4+0x14c>
 800051c:	192c      	adds	r4, r5, r4
 800051e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000522:	d202      	bcs.n	800052a <__udivmoddi4+0x14a>
 8000524:	45a0      	cmp	r8, r4
 8000526:	f200 80b6 	bhi.w	8000696 <__udivmoddi4+0x2b6>
 800052a:	4618      	mov	r0, r3
 800052c:	eba4 0408 	sub.w	r4, r4, r8
 8000530:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000534:	e79f      	b.n	8000476 <__udivmoddi4+0x96>
 8000536:	f1c7 0c20 	rsb	ip, r7, #32
 800053a:	40bb      	lsls	r3, r7
 800053c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000540:	ea4e 0e03 	orr.w	lr, lr, r3
 8000544:	fa01 f407 	lsl.w	r4, r1, r7
 8000548:	fa20 f50c 	lsr.w	r5, r0, ip
 800054c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000550:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000554:	4325      	orrs	r5, r4
 8000556:	fbb3 f9f8 	udiv	r9, r3, r8
 800055a:	0c2c      	lsrs	r4, r5, #16
 800055c:	fb08 3319 	mls	r3, r8, r9, r3
 8000560:	fa1f fa8e 	uxth.w	sl, lr
 8000564:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000568:	fb09 f40a 	mul.w	r4, r9, sl
 800056c:	429c      	cmp	r4, r3
 800056e:	fa02 f207 	lsl.w	r2, r2, r7
 8000572:	fa00 f107 	lsl.w	r1, r0, r7
 8000576:	d90b      	bls.n	8000590 <__udivmoddi4+0x1b0>
 8000578:	eb1e 0303 	adds.w	r3, lr, r3
 800057c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000580:	f080 8087 	bcs.w	8000692 <__udivmoddi4+0x2b2>
 8000584:	429c      	cmp	r4, r3
 8000586:	f240 8084 	bls.w	8000692 <__udivmoddi4+0x2b2>
 800058a:	f1a9 0902 	sub.w	r9, r9, #2
 800058e:	4473      	add	r3, lr
 8000590:	1b1b      	subs	r3, r3, r4
 8000592:	b2ad      	uxth	r5, r5
 8000594:	fbb3 f0f8 	udiv	r0, r3, r8
 8000598:	fb08 3310 	mls	r3, r8, r0, r3
 800059c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80005a0:	fb00 fa0a 	mul.w	sl, r0, sl
 80005a4:	45a2      	cmp	sl, r4
 80005a6:	d908      	bls.n	80005ba <__udivmoddi4+0x1da>
 80005a8:	eb1e 0404 	adds.w	r4, lr, r4
 80005ac:	f100 33ff 	add.w	r3, r0, #4294967295
 80005b0:	d26b      	bcs.n	800068a <__udivmoddi4+0x2aa>
 80005b2:	45a2      	cmp	sl, r4
 80005b4:	d969      	bls.n	800068a <__udivmoddi4+0x2aa>
 80005b6:	3802      	subs	r0, #2
 80005b8:	4474      	add	r4, lr
 80005ba:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80005be:	fba0 8902 	umull	r8, r9, r0, r2
 80005c2:	eba4 040a 	sub.w	r4, r4, sl
 80005c6:	454c      	cmp	r4, r9
 80005c8:	46c2      	mov	sl, r8
 80005ca:	464b      	mov	r3, r9
 80005cc:	d354      	bcc.n	8000678 <__udivmoddi4+0x298>
 80005ce:	d051      	beq.n	8000674 <__udivmoddi4+0x294>
 80005d0:	2e00      	cmp	r6, #0
 80005d2:	d069      	beq.n	80006a8 <__udivmoddi4+0x2c8>
 80005d4:	ebb1 050a 	subs.w	r5, r1, sl
 80005d8:	eb64 0403 	sbc.w	r4, r4, r3
 80005dc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80005e0:	40fd      	lsrs	r5, r7
 80005e2:	40fc      	lsrs	r4, r7
 80005e4:	ea4c 0505 	orr.w	r5, ip, r5
 80005e8:	e9c6 5400 	strd	r5, r4, [r6]
 80005ec:	2700      	movs	r7, #0
 80005ee:	e747      	b.n	8000480 <__udivmoddi4+0xa0>
 80005f0:	f1c2 0320 	rsb	r3, r2, #32
 80005f4:	fa20 f703 	lsr.w	r7, r0, r3
 80005f8:	4095      	lsls	r5, r2
 80005fa:	fa01 f002 	lsl.w	r0, r1, r2
 80005fe:	fa21 f303 	lsr.w	r3, r1, r3
 8000602:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000606:	4338      	orrs	r0, r7
 8000608:	0c01      	lsrs	r1, r0, #16
 800060a:	fbb3 f7fe 	udiv	r7, r3, lr
 800060e:	fa1f f885 	uxth.w	r8, r5
 8000612:	fb0e 3317 	mls	r3, lr, r7, r3
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb07 f308 	mul.w	r3, r7, r8
 800061e:	428b      	cmp	r3, r1
 8000620:	fa04 f402 	lsl.w	r4, r4, r2
 8000624:	d907      	bls.n	8000636 <__udivmoddi4+0x256>
 8000626:	1869      	adds	r1, r5, r1
 8000628:	f107 3cff 	add.w	ip, r7, #4294967295
 800062c:	d22f      	bcs.n	800068e <__udivmoddi4+0x2ae>
 800062e:	428b      	cmp	r3, r1
 8000630:	d92d      	bls.n	800068e <__udivmoddi4+0x2ae>
 8000632:	3f02      	subs	r7, #2
 8000634:	4429      	add	r1, r5
 8000636:	1acb      	subs	r3, r1, r3
 8000638:	b281      	uxth	r1, r0
 800063a:	fbb3 f0fe 	udiv	r0, r3, lr
 800063e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000642:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000646:	fb00 f308 	mul.w	r3, r0, r8
 800064a:	428b      	cmp	r3, r1
 800064c:	d907      	bls.n	800065e <__udivmoddi4+0x27e>
 800064e:	1869      	adds	r1, r5, r1
 8000650:	f100 3cff 	add.w	ip, r0, #4294967295
 8000654:	d217      	bcs.n	8000686 <__udivmoddi4+0x2a6>
 8000656:	428b      	cmp	r3, r1
 8000658:	d915      	bls.n	8000686 <__udivmoddi4+0x2a6>
 800065a:	3802      	subs	r0, #2
 800065c:	4429      	add	r1, r5
 800065e:	1ac9      	subs	r1, r1, r3
 8000660:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000664:	e73b      	b.n	80004de <__udivmoddi4+0xfe>
 8000666:	4637      	mov	r7, r6
 8000668:	4630      	mov	r0, r6
 800066a:	e709      	b.n	8000480 <__udivmoddi4+0xa0>
 800066c:	4607      	mov	r7, r0
 800066e:	e6e7      	b.n	8000440 <__udivmoddi4+0x60>
 8000670:	4618      	mov	r0, r3
 8000672:	e6fb      	b.n	800046c <__udivmoddi4+0x8c>
 8000674:	4541      	cmp	r1, r8
 8000676:	d2ab      	bcs.n	80005d0 <__udivmoddi4+0x1f0>
 8000678:	ebb8 0a02 	subs.w	sl, r8, r2
 800067c:	eb69 020e 	sbc.w	r2, r9, lr
 8000680:	3801      	subs	r0, #1
 8000682:	4613      	mov	r3, r2
 8000684:	e7a4      	b.n	80005d0 <__udivmoddi4+0x1f0>
 8000686:	4660      	mov	r0, ip
 8000688:	e7e9      	b.n	800065e <__udivmoddi4+0x27e>
 800068a:	4618      	mov	r0, r3
 800068c:	e795      	b.n	80005ba <__udivmoddi4+0x1da>
 800068e:	4667      	mov	r7, ip
 8000690:	e7d1      	b.n	8000636 <__udivmoddi4+0x256>
 8000692:	4681      	mov	r9, r0
 8000694:	e77c      	b.n	8000590 <__udivmoddi4+0x1b0>
 8000696:	3802      	subs	r0, #2
 8000698:	442c      	add	r4, r5
 800069a:	e747      	b.n	800052c <__udivmoddi4+0x14c>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	442b      	add	r3, r5
 80006a2:	e72f      	b.n	8000504 <__udivmoddi4+0x124>
 80006a4:	4638      	mov	r0, r7
 80006a6:	e708      	b.n	80004ba <__udivmoddi4+0xda>
 80006a8:	4637      	mov	r7, r6
 80006aa:	e6e9      	b.n	8000480 <__udivmoddi4+0xa0>

080006ac <__aeabi_idiv0>:
 80006ac:	4770      	bx	lr
 80006ae:	bf00      	nop

080006b0 <ADC_MultiModeDMAConvM0Cplt>:

// handle the highest priority interrupt to capture the true DMA conversion complete time (below RTOSOS level)
extern TIM_HandleTypeDef htim5;
void ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)	// adc conversion done (DMA complete)
{
	timestamp = TIM2->CNT;			// real time
 80006b0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
}


// these two are the real DMA Conversion complete interrupts
void ADC_MultiModeDMAConvM0Cplt(ADC_HandleTypeDef *hadc) {
	dmabufno = 0;
 80006b4:	4a07      	ldr	r2, [pc, #28]	; (80006d4 <ADC_MultiModeDMAConvM0Cplt+0x24>)
 80006b6:	2100      	movs	r1, #0
	timestamp = TIM2->CNT;			// real time
 80006b8:	4807      	ldr	r0, [pc, #28]	; (80006d8 <ADC_MultiModeDMAConvM0Cplt+0x28>)
void ADC_MultiModeDMAConvM0Cplt(ADC_HandleTypeDef *hadc) {
 80006ba:	b410      	push	{r4}
	dmabufno = 0;
 80006bc:	6011      	str	r1, [r2, #0]
	TIM5->DIER = 0x01;
 80006be:	2101      	movs	r1, #1
	timestamp = TIM2->CNT;			// real time
 80006c0:	6a5c      	ldr	r4, [r3, #36]	; 0x24
	TIM5->CR1 = 0x19;				// restart timer to generate a follow-on interrupt for the *real* dma conversion complete processing at IRQ level 5
 80006c2:	2219      	movs	r2, #25
	timestamp = TIM2->CNT;			// real time
 80006c4:	6004      	str	r4, [r0, #0]
	TIM5->DIER = 0x01;
 80006c6:	f8c3 1c0c 	str.w	r1, [r3, #3084]	; 0xc0c
	ADC_ConvCpltCallback(hadc);
}
 80006ca:	f85d 4b04 	ldr.w	r4, [sp], #4
	TIM5->CR1 = 0x19;				// restart timer to generate a follow-on interrupt for the *real* dma conversion complete processing at IRQ level 5
 80006ce:	f8c3 2c00 	str.w	r2, [r3, #3072]	; 0xc00
}
 80006d2:	4770      	bx	lr
 80006d4:	20000738 	.word	0x20000738
 80006d8:	20022710 	.word	0x20022710

080006dc <ADC_MultiModeDMAConvM1Cplt>:
	timestamp = TIM2->CNT;			// real time
 80006dc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000

void ADC_MultiModeDMAConvM1Cplt(ADC_HandleTypeDef *hadc) {

	dmabufno = 1;
 80006e0:	4907      	ldr	r1, [pc, #28]	; (8000700 <ADC_MultiModeDMAConvM1Cplt+0x24>)
 80006e2:	2201      	movs	r2, #1
	timestamp = TIM2->CNT;			// real time
 80006e4:	4807      	ldr	r0, [pc, #28]	; (8000704 <ADC_MultiModeDMAConvM1Cplt+0x28>)
void ADC_MultiModeDMAConvM1Cplt(ADC_HandleTypeDef *hadc) {
 80006e6:	b410      	push	{r4}
	timestamp = TIM2->CNT;			// real time
 80006e8:	6a5c      	ldr	r4, [r3, #36]	; 0x24
	dmabufno = 1;
 80006ea:	600a      	str	r2, [r1, #0]
	TIM5->CR1 = 0x19;				// restart timer to generate a follow-on interrupt for the *real* dma conversion complete processing at IRQ level 5
 80006ec:	2119      	movs	r1, #25
	timestamp = TIM2->CNT;			// real time
 80006ee:	6004      	str	r4, [r0, #0]
	TIM5->DIER = 0x01;
 80006f0:	f8c3 2c0c 	str.w	r2, [r3, #3084]	; 0xc0c
	ADC_ConvCpltCallback(hadc);
}
 80006f4:	f85d 4b04 	ldr.w	r4, [sp], #4
	TIM5->CR1 = 0x19;				// restart timer to generate a follow-on interrupt for the *real* dma conversion complete processing at IRQ level 5
 80006f8:	f8c3 1c00 	str.w	r1, [r3, #3072]	; 0xc00
}
 80006fc:	4770      	bx	lr
 80006fe:	bf00      	nop
 8000700:	20000738 	.word	0x20000738
 8000704:	20022710 	.word	0x20022710

08000708 <ADC_MultiModeDMAError>:
void ADC_MultiModeDMAError(DMA_HandleTypeDef *hdma) {
 8000708:	b510      	push	{r4, lr}
	hadc->State = HAL_ADC_STATE_ERROR_DMA;
 800070a:	2340      	movs	r3, #64	; 0x40
	ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef*) ((DMA_HandleTypeDef*) hdma)->Parent;
 800070c:	6b84      	ldr	r4, [r0, #56]	; 0x38
	printf("Multi-mode DMA Error\n");
 800070e:	4806      	ldr	r0, [pc, #24]	; (8000728 <ADC_MultiModeDMAError+0x20>)
	hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8000710:	6423      	str	r3, [r4, #64]	; 0x40
	hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8000712:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000714:	f043 0304 	orr.w	r3, r3, #4
 8000718:	6463      	str	r3, [r4, #68]	; 0x44
	printf("Multi-mode DMA Error\n");
 800071a:	f01f fafd 	bl	801fd18 <puts>
	HAL_ADC_ErrorCallback(hadc);
 800071e:	4620      	mov	r0, r4
}
 8000720:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_ADC_ErrorCallback(hadc);
 8000724:	f004 bd08 	b.w	8005138 <HAL_ADC_ErrorCallback>
 8000728:	0802304c 	.word	0x0802304c

0800072c <HAL_ADCEx_MultiModeStart_DBDMA>:
		uint32_t Length) {
 800072c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800072e:	4604      	mov	r4, r0
 8000730:	4616      	mov	r6, r2
 8000732:	b085      	sub	sp, #20
	__IO uint32_t counter = 0;
 8000734:	2000      	movs	r0, #0
	assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8000736:	69a2      	ldr	r2, [r4, #24]
		uint32_t Length) {
 8000738:	460d      	mov	r5, r1
 800073a:	461f      	mov	r7, r3
	__IO uint32_t counter = 0;
 800073c:	9003      	str	r0, [sp, #12]
	assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 800073e:	2a01      	cmp	r2, #1
 8000740:	d903      	bls.n	800074a <HAL_ADCEx_MultiModeStart_DBDMA+0x1e>
 8000742:	2198      	movs	r1, #152	; 0x98
 8000744:	4844      	ldr	r0, [pc, #272]	; (8000858 <HAL_ADCEx_MultiModeStart_DBDMA+0x12c>)
 8000746:	f002 f835 	bl	80027b4 <assert_failed>
	assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 800074a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800074c:	f033 5340 	bics.w	r3, r3, #805306368	; 0x30000000
 8000750:	d17c      	bne.n	800084c <HAL_ADCEx_MultiModeStart_DBDMA+0x120>
	assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 8000752:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
 8000756:	2b01      	cmp	r3, #1
 8000758:	d903      	bls.n	8000762 <HAL_ADCEx_MultiModeStart_DBDMA+0x36>
 800075a:	219a      	movs	r1, #154	; 0x9a
 800075c:	483e      	ldr	r0, [pc, #248]	; (8000858 <HAL_ADCEx_MultiModeStart_DBDMA+0x12c>)
 800075e:	f002 f829 	bl	80027b4 <assert_failed>
	__HAL_LOCK(hadc);
 8000762:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8000766:	2b01      	cmp	r3, #1
 8000768:	d06d      	beq.n	8000846 <HAL_ADCEx_MultiModeStart_DBDMA+0x11a>
	if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON) {
 800076a:	6822      	ldr	r2, [r4, #0]
	__HAL_LOCK(hadc);
 800076c:	2101      	movs	r1, #1
	if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON) {
 800076e:	6893      	ldr	r3, [r2, #8]
	__HAL_LOCK(hadc);
 8000770:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
	if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON) {
 8000774:	07d8      	lsls	r0, r3, #31
 8000776:	d414      	bmi.n	80007a2 <HAL_ADCEx_MultiModeStart_DBDMA+0x76>
		counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8000778:	4b38      	ldr	r3, [pc, #224]	; (800085c <HAL_ADCEx_MultiModeStart_DBDMA+0x130>)
 800077a:	4839      	ldr	r0, [pc, #228]	; (8000860 <HAL_ADCEx_MultiModeStart_DBDMA+0x134>)
 800077c:	681b      	ldr	r3, [r3, #0]
		__HAL_ADC_ENABLE(hadc);
 800077e:	6891      	ldr	r1, [r2, #8]
		counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8000780:	fba0 0303 	umull	r0, r3, r0, r3
		__HAL_ADC_ENABLE(hadc);
 8000784:	f041 0101 	orr.w	r1, r1, #1
		counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8000788:	0c9b      	lsrs	r3, r3, #18
		__HAL_ADC_ENABLE(hadc);
 800078a:	6091      	str	r1, [r2, #8]
		counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 800078c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8000790:	9303      	str	r3, [sp, #12]
		while (counter != 0) {
 8000792:	9b03      	ldr	r3, [sp, #12]
 8000794:	b12b      	cbz	r3, 80007a2 <HAL_ADCEx_MultiModeStart_DBDMA+0x76>
			counter--;
 8000796:	9b03      	ldr	r3, [sp, #12]
 8000798:	3b01      	subs	r3, #1
 800079a:	9303      	str	r3, [sp, #12]
		while (counter != 0) {
 800079c:	9b03      	ldr	r3, [sp, #12]
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d1f9      	bne.n	8000796 <HAL_ADCEx_MultiModeStart_DBDMA+0x6a>
	if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON)) {
 80007a2:	6893      	ldr	r3, [r2, #8]
 80007a4:	07d9      	lsls	r1, r3, #31
 80007a6:	d545      	bpl.n	8000834 <HAL_ADCEx_MultiModeStart_DBDMA+0x108>
		ADC_STATE_CLR_SET(hadc->State,
 80007a8:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80007aa:	4b2e      	ldr	r3, [pc, #184]	; (8000864 <HAL_ADCEx_MultiModeStart_DBDMA+0x138>)
 80007ac:	400b      	ands	r3, r1
 80007ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80007b2:	6423      	str	r3, [r4, #64]	; 0x40
		if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET) {
 80007b4:	6853      	ldr	r3, [r2, #4]
 80007b6:	055b      	lsls	r3, r3, #21
 80007b8:	d505      	bpl.n	80007c6 <HAL_ADCEx_MultiModeStart_DBDMA+0x9a>
			ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80007ba:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80007bc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80007c0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80007c4:	6423      	str	r3, [r4, #64]	; 0x40
		if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY)) {
 80007c6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80007c8:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
 80007cc:	d039      	beq.n	8000842 <HAL_ADCEx_MultiModeStart_DBDMA+0x116>
			CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80007ce:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80007d0:	f023 0306 	bic.w	r3, r3, #6
 80007d4:	6463      	str	r3, [r4, #68]	; 0x44
		hadc->DMA_Handle->XferCpltCallback = ADC_MultiModeDMAConvM0Cplt;
 80007d6:	6ba0      	ldr	r0, [r4, #56]	; 0x38
		__HAL_UNLOCK(hadc);
 80007d8:	2300      	movs	r3, #0
		hadc->DMA_Handle->XferCpltCallback = ADC_MultiModeDMAConvM0Cplt;
 80007da:	f8df c098 	ldr.w	ip, [pc, #152]	; 8000874 <HAL_ADCEx_MultiModeStart_DBDMA+0x148>
		__HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80007de:	f06f 0102 	mvn.w	r1, #2
		__HAL_UNLOCK(hadc);
 80007e2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
		hadc->DMA_Handle->XferM1HalfCpltCallback = NULL;
 80007e6:	6483      	str	r3, [r0, #72]	; 0x48
		hadc->DMA_Handle->XferCpltCallback = ADC_MultiModeDMAConvM0Cplt;
 80007e8:	e9c0 c30f 	strd	ip, r3, [r0, #60]	; 0x3c
		hadc->DMA_Handle->XferErrorCallback = ADC_MultiModeDMAError;
 80007ec:	4b1e      	ldr	r3, [pc, #120]	; (8000868 <HAL_ADCEx_MultiModeStart_DBDMA+0x13c>)
		hadc->DMA_Handle->XferM1CpltCallback = ADC_MultiModeDMAConvM1Cplt;
 80007ee:	f8df c088 	ldr.w	ip, [pc, #136]	; 8000878 <HAL_ADCEx_MultiModeStart_DBDMA+0x14c>
		hadc->DMA_Handle->XferErrorCallback = ADC_MultiModeDMAError;
 80007f2:	64c3      	str	r3, [r0, #76]	; 0x4c
		hadc->DMA_Handle->XferM1CpltCallback = ADC_MultiModeDMAConvM1Cplt;
 80007f4:	f8c0 c044 	str.w	ip, [r0, #68]	; 0x44
		__HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80007f8:	6011      	str	r1, [r2, #0]
		__HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80007fa:	6853      	ldr	r3, [r2, #4]
		if (hadc->Init.DMAContinuousRequests != DISABLE) {
 80007fc:	f894 1030 	ldrb.w	r1, [r4, #48]	; 0x30
		__HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8000800:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000804:	6053      	str	r3, [r2, #4]
			ADC->CCR |= ADC_CCR_DDS;
 8000806:	4a19      	ldr	r2, [pc, #100]	; (800086c <HAL_ADCEx_MultiModeStart_DBDMA+0x140>)
 8000808:	6853      	ldr	r3, [r2, #4]
		if (hadc->Init.DMAContinuousRequests != DISABLE) {
 800080a:	b1b1      	cbz	r1, 800083a <HAL_ADCEx_MultiModeStart_DBDMA+0x10e>
			ADC->CCR |= ADC_CCR_DDS;
 800080c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000810:	6053      	str	r3, [r2, #4]
		HAL_DMAEx_MultiBufferStart_IT(hadc->DMA_Handle, (uint32_t) &ADC->CDR, (uint32_t) pData, (uint32_t) pData2,
 8000812:	4633      	mov	r3, r6
 8000814:	9700      	str	r7, [sp, #0]
 8000816:	462a      	mov	r2, r5
 8000818:	4915      	ldr	r1, [pc, #84]	; (8000870 <HAL_ADCEx_MultiModeStart_DBDMA+0x144>)
 800081a:	f005 fcd3 	bl	80061c4 <HAL_DMAEx_MultiBufferStart_IT>
		if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) {
 800081e:	6823      	ldr	r3, [r4, #0]
 8000820:	6898      	ldr	r0, [r3, #8]
 8000822:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 8000826:	d105      	bne.n	8000834 <HAL_ADCEx_MultiModeStart_DBDMA+0x108>
			hadc->Instance->CR2 |= (uint32_t) ADC_CR2_SWSTART;
 8000828:	689a      	ldr	r2, [r3, #8]
 800082a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800082e:	609a      	str	r2, [r3, #8]
}
 8000830:	b005      	add	sp, #20
 8000832:	bdf0      	pop	{r4, r5, r6, r7, pc}
	return HAL_OK;
 8000834:	2000      	movs	r0, #0
}
 8000836:	b005      	add	sp, #20
 8000838:	bdf0      	pop	{r4, r5, r6, r7, pc}
			ADC->CCR &= ~ADC_CCR_DDS;
 800083a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800083e:	6053      	str	r3, [r2, #4]
 8000840:	e7e7      	b.n	8000812 <HAL_ADCEx_MultiModeStart_DBDMA+0xe6>
			ADC_CLEAR_ERRORCODE(hadc);
 8000842:	6463      	str	r3, [r4, #68]	; 0x44
 8000844:	e7c7      	b.n	80007d6 <HAL_ADCEx_MultiModeStart_DBDMA+0xaa>
	__HAL_LOCK(hadc);
 8000846:	2002      	movs	r0, #2
}
 8000848:	b005      	add	sp, #20
 800084a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 800084c:	2199      	movs	r1, #153	; 0x99
 800084e:	4802      	ldr	r0, [pc, #8]	; (8000858 <HAL_ADCEx_MultiModeStart_DBDMA+0x12c>)
 8000850:	f001 ffb0 	bl	80027b4 <assert_failed>
 8000854:	e77d      	b.n	8000752 <HAL_ADCEx_MultiModeStart_DBDMA+0x26>
 8000856:	bf00      	nop
 8000858:	08023064 	.word	0x08023064
 800085c:	200002d0 	.word	0x200002d0
 8000860:	431bde83 	.word	0x431bde83
 8000864:	fffff8fe 	.word	0xfffff8fe
 8000868:	08000709 	.word	0x08000709
 800086c:	40012300 	.word	0x40012300
 8000870:	40012308 	.word	0x40012308
 8000874:	080006b1 	.word	0x080006b1
 8000878:	080006dd 	.word	0x080006dd

0800087c <ADC_Conv_complete>:
	if (dmabufno == 1) {		// second buffer is ready
 800087c:	4b74      	ldr	r3, [pc, #464]	; (8000a50 <ADC_Conv_complete+0x1d4>)
	(*buf)[3] = timestamp;		// this may not get set until now
 800087e:	4975      	ldr	r1, [pc, #468]	; (8000a54 <ADC_Conv_complete+0x1d8>)
	if (dmabufno == 1) {		// second buffer is ready
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	4a75      	ldr	r2, [pc, #468]	; (8000a58 <ADC_Conv_complete+0x1dc>)
 8000884:	2b01      	cmp	r3, #1
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 8000886:	4b75      	ldr	r3, [pc, #468]	; (8000a5c <ADC_Conv_complete+0x1e0>)
 8000888:	6812      	ldr	r2, [r2, #0]
{
 800088a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 800088e:	4e74      	ldr	r6, [pc, #464]	; (8000a60 <ADC_Conv_complete+0x1e4>)
{
 8000890:	b087      	sub	sp, #28
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 8000892:	781b      	ldrb	r3, [r3, #0]
		buf = &((*pktbuf)[(UDPBUFSIZE / 4)]);
 8000894:	bf08      	it	eq
 8000896:	f502 62b8 	addeq.w	r2, r2, #1472	; 0x5c0
	(*buf)[3] = timestamp;		// this may not get set until now
 800089a:	680d      	ldr	r5, [r1, #0]
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 800089c:	4c71      	ldr	r4, [pc, #452]	; (8000a64 <ADC_Conv_complete+0x1e8>)
 800089e:	f8b6 005c 	ldrh.w	r0, [r6, #92]	; 0x5c
 80008a2:	4971      	ldr	r1, [pc, #452]	; (8000a68 <ADC_Conv_complete+0x1ec>)
 80008a4:	9305      	str	r3, [sp, #20]
 80008a6:	021b      	lsls	r3, r3, #8
	if (sigsend) {		// oops overrun
 80008a8:	f8df b208 	ldr.w	fp, [pc, #520]	; 8000ab4 <ADC_Conv_complete+0x238>
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 80008ac:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80008b0:	7808      	ldrb	r0, [r1, #0]
 80008b2:	7821      	ldrb	r1, [r4, #0]
 80008b4:	ea43 0380 	orr.w	r3, r3, r0, lsl #2
	(*buf)[3] = timestamp;		// this may not get set until now
 80008b8:	60d5      	str	r5, [r2, #12]
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 80008ba:	f001 0003 	and.w	r0, r1, #3
 80008be:	3101      	adds	r1, #1
 80008c0:	4303      	orrs	r3, r0
 80008c2:	7021      	strb	r1, [r4, #0]
	(*buf)[2] = statuspkt.epochsecs; // statuspkt.NavPvt.iTOW;
 80008c4:	f8d6 008c 	ldr.w	r0, [r6, #140]	; 0x8c
	if (sigsend) {		// oops overrun
 80008c8:	f8db 1000 	ldr.w	r1, [fp]
	(*buf)[2] = statuspkt.epochsecs; // statuspkt.NavPvt.iTOW;
 80008cc:	e9c2 3001 	strd	r3, r0, [r2, #4]
	if (sigsend) {		// oops overrun
 80008d0:	b129      	cbz	r1, 80008de <ADC_Conv_complete+0x62>
		statuspkt.adcudpover++;		// debug adc overruning the udp railgun
 80008d2:	6fb3      	ldr	r3, [r6, #120]	; 0x78
		sigsend = 0;		// cancel previous signal
 80008d4:	2100      	movs	r1, #0
		statuspkt.adcudpover++;		// debug adc overruning the udp railgun
 80008d6:	3301      	adds	r3, #1
 80008d8:	67b3      	str	r3, [r6, #120]	; 0x78
		sigsend = 0;		// cancel previous signal
 80008da:	f8cb 1000 	str.w	r1, [fp]
 80008de:	f102 0c0e 	add.w	ip, r2, #14
		if ((abs(meanwindiff) + pretrigthresh) > (lastmeanwindiff + trigthresh)) {
 80008e2:	4b62      	ldr	r3, [pc, #392]	; (8000a6c <ADC_Conv_complete+0x1f0>)
 80008e4:	4a62      	ldr	r2, [pc, #392]	; (8000a70 <ADC_Conv_complete+0x1f4>)
 80008e6:	2600      	movs	r6, #0
 80008e8:	881b      	ldrh	r3, [r3, #0]
 80008ea:	f8d2 e000 	ldr.w	lr, [r2]
 80008ee:	4a61      	ldr	r2, [pc, #388]	; (8000a74 <ADC_Conv_complete+0x1f8>)
 80008f0:	4961      	ldr	r1, [pc, #388]	; (8000a78 <ADC_Conv_complete+0x1fc>)
 80008f2:	6814      	ldr	r4, [r2, #0]
 80008f4:	4861      	ldr	r0, [pc, #388]	; (8000a7c <ADC_Conv_complete+0x200>)
 80008f6:	4a62      	ldr	r2, [pc, #392]	; (8000a80 <ADC_Conv_complete+0x204>)
 80008f8:	9303      	str	r3, [sp, #12]
 80008fa:	4b62      	ldr	r3, [pc, #392]	; (8000a84 <ADC_Conv_complete+0x208>)
 80008fc:	8809      	ldrh	r1, [r1, #0]
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	6812      	ldr	r2, [r2, #0]
 8000902:	f9b0 0000 	ldrsh.w	r0, [r0]
 8000906:	f8df a1b0 	ldr.w	sl, [pc, #432]	; 8000ab8 <ADC_Conv_complete+0x23c>
 800090a:	f8df 91b0 	ldr.w	r9, [pc, #432]	; 8000abc <ADC_Conv_complete+0x240>
 800090e:	9604      	str	r6, [sp, #16]
 8000910:	9102      	str	r1, [sp, #8]
 8000912:	9301      	str	r3, [sp, #4]
		wmeanacc = wmeanacc + thissamp - lastsamp[j];		// window mean acc
 8000914:	f006 011f 	and.w	r1, r6, #31
		thissamp = (*adcbuf16)[i];
 8000918:	f83c 3f02 	ldrh.w	r3, [ip, #2]!
		lastmeanwindiff = abs(meanwindiff);
 800091c:	ea80 78e0 	eor.w	r8, r0, r0, asr #31
 8000920:	3601      	adds	r6, #1
		wmeanacc = wmeanacc + thissamp - lastsamp[j];		// window mean acc
 8000922:	f83a 5011 	ldrh.w	r5, [sl, r1, lsl #1]
 8000926:	441c      	add	r4, r3
		lastmeanwindiff = abs(meanwindiff);
 8000928:	eba8 78e0 	sub.w	r8, r8, r0, asr #31
		wdacc = wdacc - windiff[j] + thiswindiff; // difference accumulator for WINSIZE samples
 800092c:	f859 0021 	ldr.w	r0, [r9, r1, lsl #2]
		wmeanacc = wmeanacc + thissamp - lastsamp[j];		// window mean acc
 8000930:	1b64      	subs	r4, r4, r5
		lastsamp[j] = thissamp;			// save last samples
 8000932:	f82a 3011 	strh.w	r3, [sl, r1, lsl #1]
		wdacc = wdacc - windiff[j] + thiswindiff; // difference accumulator for WINSIZE samples
 8000936:	1a12      	subs	r2, r2, r0
		if ((abs(meanwindiff) + pretrigthresh) > (lastmeanwindiff + trigthresh)) {
 8000938:	9803      	ldr	r0, [sp, #12]
		adcbgbaseacc += thissamp; // accumulator used to find avg level of signal over long time (for base)
 800093a:	449e      	add	lr, r3
		if (sigsend)
 800093c:	f8db 7000 	ldr.w	r7, [fp]
		if ((abs(meanwindiff) + pretrigthresh) > (lastmeanwindiff + trigthresh)) {
 8000940:	eb08 0500 	add.w	r5, r8, r0
		thiswindiff = abs(thissamp - winmean);			// find difference from window mean
 8000944:	f344 104f 	sbfx	r0, r4, #5, #16
 8000948:	1a18      	subs	r0, r3, r0
 800094a:	2800      	cmp	r0, #0
 800094c:	bfb8      	it	lt
 800094e:	4240      	neglt	r0, r0
		wdacc = wdacc - windiff[j] + thiswindiff; // difference accumulator for WINSIZE samples
 8000950:	4402      	add	r2, r0
		meanwindiff = wdacc >> (WINSHIFT); // sliding mean of window differences
 8000952:	f342 104f 	sbfx	r0, r2, #5, #16
		if ((abs(meanwindiff) + pretrigthresh) > (lastmeanwindiff + trigthresh)) {
 8000956:	ea80 73e0 	eor.w	r3, r0, r0, asr #31
		windiff[j] = meanwindiff;	// store latest window mean of differences
 800095a:	f849 0021 	str.w	r0, [r9, r1, lsl #2]
		if ((abs(meanwindiff) + pretrigthresh) > (lastmeanwindiff + trigthresh)) {
 800095e:	9902      	ldr	r1, [sp, #8]
 8000960:	eba3 73e0 	sub.w	r3, r3, r0, asr #31
 8000964:	1859      	adds	r1, r3, r1
 8000966:	42a9      	cmp	r1, r5
 8000968:	dd04      	ble.n	8000974 <ADC_Conv_complete+0xf8>
			pretrigcnt++;
 800096a:	9901      	ldr	r1, [sp, #4]
 800096c:	3101      	adds	r1, #1
 800096e:	9101      	str	r1, [sp, #4]
 8000970:	2101      	movs	r1, #1
 8000972:	9104      	str	r1, [sp, #16]
		if (abs(meanwindiff) > (lastmeanwindiff + trigthresh)) { // if new mean diff > last mean diff +1
 8000974:	42ab      	cmp	r3, r5
 8000976:	dd03      	ble.n	8000980 <ADC_Conv_complete+0x104>
 8000978:	b917      	cbnz	r7, 8000980 <ADC_Conv_complete+0x104>
			sigsend = 1; // the real trigger
 800097a:	2301      	movs	r3, #1
 800097c:	f8cb 3000 	str.w	r3, [fp]
	for (i = 0; i < (ADCBUFSIZE >> 1); i++) {	// 2 // scan the buffer content
 8000980:	f5b6 7f36 	cmp.w	r6, #728	; 0x2d8
 8000984:	d1c6      	bne.n	8000914 <ADC_Conv_complete+0x98>
 8000986:	9b04      	ldr	r3, [sp, #16]
 8000988:	2b00      	cmp	r3, #0
 800098a:	d15c      	bne.n	8000a46 <ADC_Conv_complete+0x1ca>
 800098c:	4d39      	ldr	r5, [pc, #228]	; (8000a74 <ADC_Conv_complete+0x1f8>)
 800098e:	4938      	ldr	r1, [pc, #224]	; (8000a70 <ADC_Conv_complete+0x1f4>)
 8000990:	602c      	str	r4, [r5, #0]
 8000992:	4d3b      	ldr	r5, [pc, #236]	; (8000a80 <ADC_Conv_complete+0x204>)
 8000994:	4b3c      	ldr	r3, [pc, #240]	; (8000a88 <ADC_Conv_complete+0x20c>)
 8000996:	f8c1 e000 	str.w	lr, [r1]
 800099a:	602a      	str	r2, [r5, #0]
 800099c:	493b      	ldr	r1, [pc, #236]	; (8000a8c <ADC_Conv_complete+0x210>)
 800099e:	4a37      	ldr	r2, [pc, #220]	; (8000a7c <ADC_Conv_complete+0x200>)
	if (sigsend) {
 80009a0:	f8db 4000 	ldr.w	r4, [fp]
		lastmeanwindiff = abs(meanwindiff);
 80009a4:	f8a3 8000 	strh.w	r8, [r3]
 80009a8:	8010      	strh	r0, [r2, #0]
 80009aa:	680b      	ldr	r3, [r1, #0]
	if (sigsend) {
 80009ac:	b334      	cbz	r4, 80009fc <ADC_Conv_complete+0x180>
		if (sigprev == 0) {		// no trigger last time, so this is a new event
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d02b      	beq.n	8000a0a <ADC_Conv_complete+0x18e>
		statuspkt.trigcount++;	//  no of triggered packets detected
 80009b2:	4c2b      	ldr	r4, [pc, #172]	; (8000a60 <ADC_Conv_complete+0x1e4>)
		sigprev = 1;	// remember this trigger for next packet
 80009b4:	2001      	movs	r0, #1
		ledhang = 15;		// 15 x 10ms in Idle proc
 80009b6:	4a36      	ldr	r2, [pc, #216]	; (8000a90 <ADC_Conv_complete+0x214>)
		statuspkt.trigcount++;	//  no of triggered packets detected
 80009b8:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
		sigprev = 1;	// remember this trigger for next packet
 80009ba:	6008      	str	r0, [r1, #0]
		ledhang = 15;		// 15 x 10ms in Idle proc
 80009bc:	210f      	movs	r1, #15
		statuspkt.trigcount++;	//  no of triggered packets detected
 80009be:	4403      	add	r3, r0
		ledhang = 15;		// 15 x 10ms in Idle proc
 80009c0:	6011      	str	r1, [r2, #0]
		statuspkt.trigcount++;	//  no of triggered packets detected
 80009c2:	67e3      	str	r3, [r4, #124]	; 0x7c
	if (++samplecnt == 2048) {		// 2k adc bufffers sampled approx 0.5 sec
 80009c4:	4a33      	ldr	r2, [pc, #204]	; (8000a94 <ADC_Conv_complete+0x218>)
 80009c6:	6813      	ldr	r3, [r2, #0]
 80009c8:	3301      	adds	r3, #1
 80009ca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80009ce:	6013      	str	r3, [r2, #0]
 80009d0:	d10b      	bne.n	80009ea <ADC_Conv_complete+0x16e>
		globaladcavg = (adcbgbaseacc / (ADCBUFSIZE / 2)) >> 11;
 80009d2:	4c27      	ldr	r4, [pc, #156]	; (8000a70 <ADC_Conv_complete+0x1f4>)
		adcbgbaseacc = 0;
 80009d4:	2100      	movs	r1, #0
		globaladcavg = (adcbgbaseacc / (ADCBUFSIZE / 2)) >> 11;
 80009d6:	4830      	ldr	r0, [pc, #192]	; (8000a98 <ADC_Conv_complete+0x21c>)
 80009d8:	6823      	ldr	r3, [r4, #0]
		samplecnt = 0;
 80009da:	6011      	str	r1, [r2, #0]
		globaladcavg = (adcbgbaseacc / (ADCBUFSIZE / 2)) >> 11;
 80009dc:	08db      	lsrs	r3, r3, #3
		adcbgbaseacc = 0;
 80009de:	6021      	str	r1, [r4, #0]
		globaladcavg = (adcbgbaseacc / (ADCBUFSIZE / 2)) >> 11;
 80009e0:	fba0 2303 	umull	r2, r3, r0, r3
 80009e4:	4a2d      	ldr	r2, [pc, #180]	; (8000a9c <ADC_Conv_complete+0x220>)
 80009e6:	0b9b      	lsrs	r3, r3, #14
 80009e8:	6013      	str	r3, [r2, #0]
	if (xTaskToNotify == NULL) {
 80009ea:	4b2d      	ldr	r3, [pc, #180]	; (8000aa0 <ADC_Conv_complete+0x224>)
 80009ec:	681a      	ldr	r2, [r3, #0]
 80009ee:	b322      	cbz	r2, 8000a3a <ADC_Conv_complete+0x1be>
	} else if (sigsend) {
 80009f0:	f8db 2000 	ldr.w	r2, [fp]
 80009f4:	b972      	cbnz	r2, 8000a14 <ADC_Conv_complete+0x198>
}
 80009f6:	b007      	add	sp, #28
 80009f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (sigprev) {		// but there was a trigger the last packet
 80009fc:	b113      	cbz	r3, 8000a04 <ADC_Conv_complete+0x188>
			sendendstatus = 1;		// so tell udpstream to send the end of sequence status packet
 80009fe:	4b29      	ldr	r3, [pc, #164]	; (8000aa4 <ADC_Conv_complete+0x228>)
 8000a00:	2201      	movs	r2, #1
 8000a02:	701a      	strb	r2, [r3, #0]
		sigprev = 0;
 8000a04:	2300      	movs	r3, #0
 8000a06:	600b      	str	r3, [r1, #0]
 8000a08:	e7dc      	b.n	80009c4 <ADC_Conv_complete+0x148>
			++adcbatchid; // start a new adc batch number
 8000a0a:	9b05      	ldr	r3, [sp, #20]
 8000a0c:	4a13      	ldr	r2, [pc, #76]	; (8000a5c <ADC_Conv_complete+0x1e0>)
 8000a0e:	3301      	adds	r3, #1
 8000a10:	7013      	strb	r3, [r2, #0]
 8000a12:	e7ce      	b.n	80009b2 <ADC_Conv_complete+0x136>
		vTaskNotifyGiveFromISR(xTaskToNotify, &xHigherPriorityTaskWoken);
 8000a14:	4c24      	ldr	r4, [pc, #144]	; (8000aa8 <ADC_Conv_complete+0x22c>)
 8000a16:	6818      	ldr	r0, [r3, #0]
 8000a18:	4621      	mov	r1, r4
 8000a1a:	f011 f8c5 	bl	8011ba8 <vTaskNotifyGiveFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000a1e:	6823      	ldr	r3, [r4, #0]
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d0e8      	beq.n	80009f6 <ADC_Conv_complete+0x17a>
 8000a24:	4b21      	ldr	r3, [pc, #132]	; (8000aac <ADC_Conv_complete+0x230>)
 8000a26:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000a2a:	601a      	str	r2, [r3, #0]
 8000a2c:	f3bf 8f4f 	dsb	sy
 8000a30:	f3bf 8f6f 	isb	sy
}
 8000a34:	b007      	add	sp, #28
 8000a36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		printf("Notify task null\n");
 8000a3a:	481d      	ldr	r0, [pc, #116]	; (8000ab0 <ADC_Conv_complete+0x234>)
}
 8000a3c:	b007      	add	sp, #28
 8000a3e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		printf("Notify task null\n");
 8000a42:	f01f b969 	b.w	801fd18 <puts>
 8000a46:	4b0f      	ldr	r3, [pc, #60]	; (8000a84 <ADC_Conv_complete+0x208>)
 8000a48:	9901      	ldr	r1, [sp, #4]
 8000a4a:	6019      	str	r1, [r3, #0]
 8000a4c:	e79e      	b.n	800098c <ADC_Conv_complete+0x110>
 8000a4e:	bf00      	nop
 8000a50:	20000738 	.word	0x20000738
 8000a54:	20022710 	.word	0x20022710
 8000a58:	20022724 	.word	0x20022724
 8000a5c:	2000072c 	.word	0x2000072c
 8000a60:	20022674 	.word	0x20022674
 8000a64:	20000734 	.word	0x20000734
 8000a68:	20000798 	.word	0x20000798
 8000a6c:	20000002 	.word	0x20000002
 8000a70:	20000730 	.word	0x20000730
 8000a74:	20000830 	.word	0x20000830
 8000a78:	20000000 	.word	0x20000000
 8000a7c:	20000790 	.word	0x20000790
 8000a80:	200007ac 	.word	0x200007ac
 8000a84:	20000794 	.word	0x20000794
 8000a88:	20000748 	.word	0x20000748
 8000a8c:	200007a4 	.word	0x200007a4
 8000a90:	2000078c 	.word	0x2000078c
 8000a94:	2000079c 	.word	0x2000079c
 8000a98:	16816817 	.word	0x16816817
 8000a9c:	2000073c 	.word	0x2000073c
 8000aa0:	20000838 	.word	0x20000838
 8000aa4:	200007a0 	.word	0x200007a0
 8000aa8:	20000834 	.word	0x20000834
 8000aac:	e000ed04 	.word	0xe000ed04
 8000ab0:	08023038 	.word	0x08023038
 8000ab4:	200007a8 	.word	0x200007a8
 8000ab8:	2000074c 	.word	0x2000074c
 8000abc:	200007b0 	.word	0x200007b0

08000ac0 <startadc>:

void startadc() {
 8000ac0:	b538      	push	{r3, r4, r5, lr}
//	uint16_t *adcbufdum1, *adcbufdum2;		// debug
//	adcbufdum1 = pvPortMalloc(UDPBUFSIZE);	//  dummy buffer
//	adcbufdum2 = pvPortMalloc(UDPBUFSIZE);	//  dummy buffer

	statuspkt.clktrim = 107000000;
	statuspkt.adcpktssent = 0;
 8000ac2:	2200      	movs	r2, #0
	statuspkt.clktrim = 107000000;
 8000ac4:	4b2b      	ldr	r3, [pc, #172]	; (8000b74 <startadc+0xb4>)
 8000ac6:	492c      	ldr	r1, [pc, #176]	; (8000b78 <startadc+0xb8>)

	printf("Starting ADC DMA\n");
 8000ac8:	482c      	ldr	r0, [pc, #176]	; (8000b7c <startadc+0xbc>)
	statuspkt.clktrim = 107000000;
 8000aca:	6599      	str	r1, [r3, #88]	; 0x58
	osDelay(1000);
// get some heap for the ADC stream DMA buffer 1
	pktbuf = pvPortMalloc(UDPBUFSIZE * 2);	// two buffers concatenated
 8000acc:	4c2c      	ldr	r4, [pc, #176]	; (8000b80 <startadc+0xc0>)
	statuspkt.adcpktssent = 0;
 8000ace:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
	printf("Starting ADC DMA\n");
 8000ad2:	f01f f921 	bl	801fd18 <puts>
	osDelay(1000);
 8000ad6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ada:	f00f fb25 	bl	8010128 <osDelay>
	pktbuf = pvPortMalloc(UDPBUFSIZE * 2);	// two buffers concatenated
 8000ade:	f44f 6038 	mov.w	r0, #2944	; 0xb80
 8000ae2:	f011 fd3f 	bl	8012564 <pvPortMalloc>
 8000ae6:	6020      	str	r0, [r4, #0]
	if (pktbuf == NULL) {
 8000ae8:	2800      	cmp	r0, #0
 8000aea:	d03f      	beq.n	8000b6c <startadc+0xac>
		printf("pvPortMalloc returned nil for pktbuf\n");
		for (;;)
			;
	}
	if (((uint32_t) pktbuf & 3) > 0) {
 8000aec:	0783      	lsls	r3, r0, #30
 8000aee:	d003      	beq.n	8000af8 <startadc+0x38>
		printf("******** pvPortMalloc not on word boundary *********\n");
 8000af0:	4824      	ldr	r0, [pc, #144]	; (8000b84 <startadc+0xc4>)
 8000af2:	f01f f911 	bl	801fd18 <puts>
 8000af6:	6820      	ldr	r0, [r4, #0]
 8000af8:	1f03      	subs	r3, r0, #4
 8000afa:	f200 51bc 	addw	r1, r0, #1468	; 0x5bc

//	printf("(&(*pktbuf)[0])=0x%x ", &((*pktbuf)[0]));
//	printf("(&(*pktbuf)[UDPBUFSIZE / 4])=0x%x\n", &((*pktbuf)[UDPBUFSIZE / 4]));

	for (i = 0; i < UDPBUFSIZE / 4; i++) {	// fill buffers, 4 bytes at a time
		(*pktbuf)[i] = 0x55555555;
 8000afe:	f04f 3255 	mov.w	r2, #1431655765	; 0x55555555
 8000b02:	f843 2f04 	str.w	r2, [r3, #4]!
	for (i = 0; i < UDPBUFSIZE / 4; i++) {	// fill buffers, 4 bytes at a time
 8000b06:	428b      	cmp	r3, r1
 8000b08:	d1fb      	bne.n	8000b02 <startadc+0x42>
 8000b0a:	f600 317c 	addw	r1, r0, #2940	; 0xb7c
	}
	for (i = UDPBUFSIZE / 4; i < UDPBUFSIZE / 2; i++) {	// fill buffers, 4 bytes at a time
		(*pktbuf)[i] = 0xaaaaaaaa;
 8000b0e:	f04f 32aa 	mov.w	r2, #2863311530	; 0xaaaaaaaa
 8000b12:	f843 2f04 	str.w	r2, [r3, #4]!
	for (i = UDPBUFSIZE / 4; i < UDPBUFSIZE / 2; i++) {	// fill buffers, 4 bytes at a time
 8000b16:	4299      	cmp	r1, r3
 8000b18:	d1fb      	bne.n	8000b12 <startadc+0x52>
	}

	adcbuf1 = &(*pktbuf)[ADCBUFHEAD / 4];	// leave room in start of first buffer
 8000b1a:	f100 0210 	add.w	r2, r0, #16
	adcbuf2 = &(*pktbuf)[(ADCBUFHEAD / 4) + (ADCBUFSIZE / 4) + (ADCBUFHEAD / 4)];	// leave room in start of 2nd buffer
 8000b1e:	f500 64ba 	add.w	r4, r0, #1488	; 0x5d0
	adcbuf1 = &(*pktbuf)[ADCBUFHEAD / 4];	// leave room in start of first buffer
 8000b22:	4819      	ldr	r0, [pc, #100]	; (8000b88 <startadc+0xc8>)

	adcstat = HAL_ADCEx_MultiModeStart_DBDMA(&hadc1, adcbuf1, adcbuf2, (ADCBUFSIZE / 2));	// len in 16bit words
 8000b24:	f44f 7336 	mov.w	r3, #728	; 0x2d8
	adcbuf2 = &(*pktbuf)[(ADCBUFHEAD / 4) + (ADCBUFSIZE / 4) + (ADCBUFHEAD / 4)];	// leave room in start of 2nd buffer
 8000b28:	4d18      	ldr	r5, [pc, #96]	; (8000b8c <startadc+0xcc>)
	adcstat = HAL_ADCEx_MultiModeStart_DBDMA(&hadc1, adcbuf1, adcbuf2, (ADCBUFSIZE / 2));	// len in 16bit words
 8000b2a:	4611      	mov	r1, r2
	adcbuf1 = &(*pktbuf)[ADCBUFHEAD / 4];	// leave room in start of first buffer
 8000b2c:	6002      	str	r2, [r0, #0]
	adcstat = HAL_ADCEx_MultiModeStart_DBDMA(&hadc1, adcbuf1, adcbuf2, (ADCBUFSIZE / 2));	// len in 16bit words
 8000b2e:	4622      	mov	r2, r4
 8000b30:	4817      	ldr	r0, [pc, #92]	; (8000b90 <startadc+0xd0>)
	adcbuf2 = &(*pktbuf)[(ADCBUFHEAD / 4) + (ADCBUFSIZE / 4) + (ADCBUFHEAD / 4)];	// leave room in start of 2nd buffer
 8000b32:	602c      	str	r4, [r5, #0]
	adcstat = HAL_ADCEx_MultiModeStart_DBDMA(&hadc1, adcbuf1, adcbuf2, (ADCBUFSIZE / 2));	// len in 16bit words
 8000b34:	f7ff fdfa 	bl	800072c <HAL_ADCEx_MultiModeStart_DBDMA>
 8000b38:	4b16      	ldr	r3, [pc, #88]	; (8000b94 <startadc+0xd4>)
 8000b3a:	7018      	strb	r0, [r3, #0]

//	adcstat = HAL_ADCEx_MultiModeStart_DBDMA(&hadc1, adcbufdum1, adcbufdum2, (ADCBUFSIZE / 4));		// DEBUG
//		printf("ADC_MM_Start returned %u\r\n", adcstat);

	if (HAL_ADC_Start(&hadc3) != HAL_OK)
 8000b3c:	4816      	ldr	r0, [pc, #88]	; (8000b98 <startadc+0xd8>)
 8000b3e:	f004 fa5d 	bl	8004ffc <HAL_ADC_Start>
 8000b42:	b110      	cbz	r0, 8000b4a <startadc+0x8a>
		printf("ADC3 failed start\r\n");
 8000b44:	4815      	ldr	r0, [pc, #84]	; (8000b9c <startadc+0xdc>)
 8000b46:	f01f f8e7 	bl	801fd18 <puts>
	if (HAL_ADC_Start(&hadc2) != HAL_OK)
 8000b4a:	4815      	ldr	r0, [pc, #84]	; (8000ba0 <startadc+0xe0>)
 8000b4c:	f004 fa56 	bl	8004ffc <HAL_ADC_Start>
 8000b50:	b110      	cbz	r0, 8000b58 <startadc+0x98>
		printf("ADC2 failed start\r\n");
 8000b52:	4814      	ldr	r0, [pc, #80]	; (8000ba4 <startadc+0xe4>)
 8000b54:	f01f f8e0 	bl	801fd18 <puts>
	if (HAL_ADC_Start(&hadc1) != HAL_OK)
 8000b58:	480d      	ldr	r0, [pc, #52]	; (8000b90 <startadc+0xd0>)
 8000b5a:	f004 fa4f 	bl	8004ffc <HAL_ADC_Start>
 8000b5e:	b900      	cbnz	r0, 8000b62 <startadc+0xa2>
//			HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_SET);		// red led on

			//	myhexDump ("INITBUFF1---------------------------------------", *adcbuf1, ADCBUFLEN*2);
		}
#endif
}
 8000b60:	bd38      	pop	{r3, r4, r5, pc}
		printf("ADC1 failed start\r\n");
 8000b62:	4811      	ldr	r0, [pc, #68]	; (8000ba8 <startadc+0xe8>)
}
 8000b64:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		printf("ADC1 failed start\r\n");
 8000b68:	f01f b8d6 	b.w	801fd18 <puts>
		printf("pvPortMalloc returned nil for pktbuf\n");
 8000b6c:	480f      	ldr	r0, [pc, #60]	; (8000bac <startadc+0xec>)
 8000b6e:	f01f f8d3 	bl	801fd18 <puts>
 8000b72:	e7fe      	b.n	8000b72 <startadc+0xb2>
 8000b74:	20022674 	.word	0x20022674
 8000b78:	0660b0c0 	.word	0x0660b0c0
 8000b7c:	0802307c 	.word	0x0802307c
 8000b80:	20022724 	.word	0x20022724
 8000b84:	080230b8 	.word	0x080230b8
 8000b88:	20022728 	.word	0x20022728
 8000b8c:	2002271c 	.word	0x2002271c
 8000b90:	20022ccc 	.word	0x20022ccc
 8000b94:	2002272c 	.word	0x2002272c
 8000b98:	20022d14 	.word	0x20022d14
 8000b9c:	080230f0 	.word	0x080230f0
 8000ba0:	20022988 	.word	0x20022988
 8000ba4:	08023104 	.word	0x08023104
 8000ba8:	08023118 	.word	0x08023118
 8000bac:	08023090 	.word	0x08023090

08000bb0 <vApplicationIdleHook>:
	 specified, or call vTaskDelay()). If the application makes use of the
	 vTaskDelete() API function (as this demo application does) then it is also
	 important that vApplicationIdleHook() is permitted to return to its calling
	 function, because it is the responsibility of the idle task to clean up
	 memory allocated by the kernel to any task that has since been deleted. */
}
 8000bb0:	4770      	bx	lr
 8000bb2:	bf00      	nop

08000bb4 <vApplicationStackOverflowHook>:
/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName) {
	/* Run time stack overflow checking is performed if
	 configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
	 called if a stack overflow is detected. */
}
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <vApplicationMallocFailedHook>:
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop

08000bbc <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000bbc:	b430      	push	{r4, r5}
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000bbe:	f44f 7380 	mov.w	r3, #256	; 0x100
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000bc2:	4d03      	ldr	r5, [pc, #12]	; (8000bd0 <vApplicationGetIdleTaskMemory+0x14>)
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000bc4:	4c03      	ldr	r4, [pc, #12]	; (8000bd4 <vApplicationGetIdleTaskMemory+0x18>)
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000bc6:	6005      	str	r5, [r0, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000bc8:	600c      	str	r4, [r1, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000bca:	6013      	str	r3, [r2, #0]
  /* place for user code */
}
 8000bcc:	bc30      	pop	{r4, r5}
 8000bce:	4770      	bx	lr
 8000bd0:	20000c3c 	.word	0x20000c3c
 8000bd4:	2000083c 	.word	0x2000083c

08000bd8 <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 8000bd8:	b430      	push	{r4, r5}
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8000bda:	f44f 7300 	mov.w	r3, #512	; 0x200
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 8000bde:	4d03      	ldr	r5, [pc, #12]	; (8000bec <vApplicationGetTimerTaskMemory+0x14>)
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 8000be0:	4c03      	ldr	r4, [pc, #12]	; (8000bf0 <vApplicationGetTimerTaskMemory+0x18>)
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 8000be2:	6005      	str	r5, [r0, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 8000be4:	600c      	str	r4, [r1, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8000be6:	6013      	str	r3, [r2, #0]
  /* place for user code */
}
 8000be8:	bc30      	pop	{r4, r5}
 8000bea:	4770      	bx	lr
 8000bec:	20001490 	.word	0x20001490
 8000bf0:	20000c90 	.word	0x20000c90

08000bf4 <hc_sent>:
// lwip calls this function when the remote host has successfully received data (ack)
static err_t hc_sent(void *arg, struct tcp_pcb *pcb, u16_t len) {
	struct hc_state *state = arg;

	// Reset connection timeout
	state->ConnectionTimeout = 0;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	7483      	strb	r3, [r0, #18]

	return (ERR_OK);
}
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	4770      	bx	lr

08000bfc <hc_recv>:
	if ((err == ERR_OK) && (p != NULL)) {
 8000bfc:	fab3 f383 	clz	r3, r3
err_t hc_recv(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err) {
 8000c00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if ((err == ERR_OK) && (p != NULL)) {
 8000c04:	095b      	lsrs	r3, r3, #5
err_t hc_recv(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err) {
 8000c06:	b083      	sub	sp, #12
 8000c08:	4604      	mov	r4, r0
 8000c0a:	460e      	mov	r6, r1
	if ((err == ERR_OK) && (p != NULL)) {
 8000c0c:	4617      	mov	r7, r2
 8000c0e:	b102      	cbz	r2, 8000c12 <hc_recv+0x16>
 8000c10:	bb9b      	cbnz	r3, 8000c7a <hc_recv+0x7e>
	else if ((err == ERR_OK) && (p == NULL)) {
 8000c12:	bb47      	cbnz	r7, 8000c66 <hc_recv+0x6a>
 8000c14:	b33b      	cbz	r3, 8000c66 <hc_recv+0x6a>
		for (i = 0; i < state->Len; i++) {
 8000c16:	8a23      	ldrh	r3, [r4, #16]
 8000c18:	6967      	ldr	r7, [r4, #20]
 8000c1a:	f894 8000 	ldrb.w	r8, [r4]
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	f000 8095 	beq.w	8000d4e <hc_recv+0x152>
 8000c24:	f8d4 900c 	ldr.w	r9, [r4, #12]
 8000c28:	2200      	movs	r2, #0
	hc_errormsg errormsg = GEN_ERROR;
 8000c2a:	2504      	movs	r5, #4
			if (errormsg == GEN_ERROR) {
 8000c2c:	2d04      	cmp	r5, #4
 8000c2e:	f819 0002 	ldrb.w	r0, [r9, r2]
 8000c32:	f102 0101 	add.w	r1, r2, #1
 8000c36:	d052      	beq.n	8000cde <hc_recv+0xe2>
				if ((*(state->RecvData + i) == '\r') && (*(state->RecvData + ++i) == '\n')
 8000c38:	280d      	cmp	r0, #13
 8000c3a:	d018      	beq.n	8000c6e <hc_recv+0x72>
 8000c3c:	460a      	mov	r2, r1
		for (i = 0; i < state->Len; i++) {
 8000c3e:	4293      	cmp	r3, r2
 8000c40:	dcf4      	bgt.n	8000c2c <hc_recv+0x30>
	char *page = NULL;
 8000c42:	f04f 0a00 	mov.w	sl, #0
		if (errormsg == OK) {
 8000c46:	2d00      	cmp	r5, #0
 8000c48:	d163      	bne.n	8000d12 <hc_recv+0x116>
			(*state->ReturnPage)(state->Num, OK, page, state->Len);
 8000c4a:	4652      	mov	r2, sl
 8000c4c:	4629      	mov	r1, r5
 8000c4e:	4640      	mov	r0, r8
 8000c50:	47b8      	blx	r7
	if (pcb != NULL) {
 8000c52:	b116      	cbz	r6, 8000c5a <hc_recv+0x5e>
		tcp_close(pcb);
 8000c54:	4630      	mov	r0, r6
 8000c56:	f016 fb65 	bl	8017324 <tcp_close>
		free(state->RecvData);
 8000c5a:	68e0      	ldr	r0, [r4, #12]
 8000c5c:	f01e f806 	bl	801ec6c <free>
		free(state);
 8000c60:	4620      	mov	r0, r4
 8000c62:	f01e f803 	bl	801ec6c <free>
}
 8000c66:	2000      	movs	r0, #0
 8000c68:	b003      	add	sp, #12
 8000c6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if ((*(state->RecvData + i) == '\r') && (*(state->RecvData + ++i) == '\n')
 8000c6e:	f819 0001 	ldrb.w	r0, [r9, r1]
 8000c72:	280a      	cmp	r0, #10
 8000c74:	d045      	beq.n	8000d02 <hc_recv+0x106>
 8000c76:	1c4a      	adds	r2, r1, #1
 8000c78:	e7e1      	b.n	8000c3e <hc_recv+0x42>
		tcp_recved(pcb, p->tot_len);
 8000c7a:	4608      	mov	r0, r1
 8000c7c:	8911      	ldrh	r1, [r2, #8]
 8000c7e:	f015 fc5f 	bl	8016540 <tcp_recved>
 8000c82:	463d      	mov	r5, r7
 8000c84:	8a21      	ldrh	r1, [r4, #16]
			state->RecvData[temp_p->len + state->Len] = '\0';
 8000c86:	2600      	movs	r6, #0
			state->RecvData = realloc(state->RecvData, temp_p->len + state->Len + 1);
 8000c88:	896b      	ldrh	r3, [r5, #10]
 8000c8a:	68e0      	ldr	r0, [r4, #12]
 8000c8c:	4419      	add	r1, r3
 8000c8e:	3101      	adds	r1, #1
 8000c90:	f01f f87e 	bl	801fd90 <realloc>
 8000c94:	60e0      	str	r0, [r4, #12]
			if (state->RecvData == NULL) {
 8000c96:	2800      	cmp	r0, #0
 8000c98:	d04a      	beq.n	8000d30 <hc_recv+0x134>
			strncpy(state->RecvData + state->Len, temp_p->payload, temp_p->len);
 8000c9a:	8a23      	ldrh	r3, [r4, #16]
 8000c9c:	896a      	ldrh	r2, [r5, #10]
 8000c9e:	6869      	ldr	r1, [r5, #4]
 8000ca0:	4418      	add	r0, r3
 8000ca2:	f01f f9c8 	bl	8020036 <strncpy>
			state->RecvData[temp_p->len + state->Len] = '\0';
 8000ca6:	8969      	ldrh	r1, [r5, #10]
 8000ca8:	68e3      	ldr	r3, [r4, #12]
 8000caa:	8a22      	ldrh	r2, [r4, #16]
 8000cac:	440b      	add	r3, r1
 8000cae:	549e      	strb	r6, [r3, r2]
			state->Len += temp_p->len;
 8000cb0:	896b      	ldrh	r3, [r5, #10]
 8000cb2:	8a21      	ldrh	r1, [r4, #16]
			temp_p = temp_p->next;
 8000cb4:	682d      	ldr	r5, [r5, #0]
			state->Len += temp_p->len;
 8000cb6:	4419      	add	r1, r3
 8000cb8:	b289      	uxth	r1, r1
 8000cba:	8221      	strh	r1, [r4, #16]
		while (temp_p != NULL) {
 8000cbc:	2d00      	cmp	r5, #0
 8000cbe:	d1e3      	bne.n	8000c88 <hc_recv+0x8c>
			temp_p = p->next;
 8000cc0:	683c      	ldr	r4, [r7, #0]
			pbuf_free_callback(p);
 8000cc2:	4638      	mov	r0, r7
 8000cc4:	f011 fe66 	bl	8012994 <pbuf_free_callback>
		while (p != NULL) {
 8000cc8:	4627      	mov	r7, r4
 8000cca:	2c00      	cmp	r4, #0
 8000ccc:	d0cb      	beq.n	8000c66 <hc_recv+0x6a>
			temp_p = p->next;
 8000cce:	683c      	ldr	r4, [r7, #0]
			pbuf_free_callback(p);
 8000cd0:	4638      	mov	r0, r7
 8000cd2:	f011 fe5f 	bl	8012994 <pbuf_free_callback>
		while (p != NULL) {
 8000cd6:	4627      	mov	r7, r4
 8000cd8:	2c00      	cmp	r4, #0
 8000cda:	d1f1      	bne.n	8000cc0 <hc_recv+0xc4>
 8000cdc:	e7c3      	b.n	8000c66 <hc_recv+0x6a>
				if ((*(state->RecvData + i) == '2') && (*(state->RecvData + ++i) == '0')
 8000cde:	2832      	cmp	r0, #50	; 0x32
 8000ce0:	d009      	beq.n	8000cf6 <hc_recv+0xfa>
				if (*(state->RecvData + i) == '\n')
 8000ce2:	280a      	cmp	r0, #10
 8000ce4:	d1aa      	bne.n	8000c3c <hc_recv+0x40>
		for (i = 0; i < state->Len; i++) {
 8000ce6:	428b      	cmp	r3, r1
 8000ce8:	dd12      	ble.n	8000d10 <hc_recv+0x114>
 8000cea:	f819 0001 	ldrb.w	r0, [r9, r1]
 8000cee:	460a      	mov	r2, r1
					errormsg = NOT_FOUND;
 8000cf0:	2503      	movs	r5, #3
		for (i = 0; i < state->Len; i++) {
 8000cf2:	3101      	adds	r1, #1
 8000cf4:	e7a0      	b.n	8000c38 <hc_recv+0x3c>
				if ((*(state->RecvData + i) == '2') && (*(state->RecvData + ++i) == '0')
 8000cf6:	f819 0001 	ldrb.w	r0, [r9, r1]
 8000cfa:	2830      	cmp	r0, #48	; 0x30
 8000cfc:	d00f      	beq.n	8000d1e <hc_recv+0x122>
 8000cfe:	1c91      	adds	r1, r2, #2
 8000d00:	e7ef      	b.n	8000ce2 <hc_recv+0xe6>
						&& (*(state->RecvData + ++i) == '\r') && (*(state->RecvData + ++i) == '\n')) {
 8000d02:	eb09 0102 	add.w	r1, r9, r2
 8000d06:	7888      	ldrb	r0, [r1, #2]
 8000d08:	280d      	cmp	r0, #13
 8000d0a:	d01b      	beq.n	8000d44 <hc_recv+0x148>
 8000d0c:	3203      	adds	r2, #3
 8000d0e:	e796      	b.n	8000c3e <hc_recv+0x42>
					errormsg = NOT_FOUND;
 8000d10:	2503      	movs	r5, #3
			(*state->ReturnPage)(state->Num, errormsg, NULL, 0);
 8000d12:	2300      	movs	r3, #0
 8000d14:	4629      	mov	r1, r5
 8000d16:	4640      	mov	r0, r8
 8000d18:	461a      	mov	r2, r3
 8000d1a:	47b8      	blx	r7
 8000d1c:	e799      	b.n	8000c52 <hc_recv+0x56>
						&& (*(state->RecvData + ++i) == '0'))
 8000d1e:	eb09 0002 	add.w	r0, r9, r2
 8000d22:	1cd1      	adds	r1, r2, #3
 8000d24:	7880      	ldrb	r0, [r0, #2]
 8000d26:	2830      	cmp	r0, #48	; 0x30
 8000d28:	d1db      	bne.n	8000ce2 <hc_recv+0xe6>
 8000d2a:	460a      	mov	r2, r1
					errormsg = OK;
 8000d2c:	2500      	movs	r5, #0
 8000d2e:	e786      	b.n	8000c3e <hc_recv+0x42>
				(*state->ReturnPage)(state->Num, OUT_MEM, NULL, 0);
 8000d30:	4603      	mov	r3, r0
 8000d32:	6965      	ldr	r5, [r4, #20]
 8000d34:	7820      	ldrb	r0, [r4, #0]
 8000d36:	2101      	movs	r1, #1
 8000d38:	461a      	mov	r2, r3
 8000d3a:	47a8      	blx	r5
}
 8000d3c:	2000      	movs	r0, #0
 8000d3e:	b003      	add	sp, #12
 8000d40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
						&& (*(state->RecvData + ++i) == '\r') && (*(state->RecvData + ++i) == '\n')) {
 8000d44:	78c9      	ldrb	r1, [r1, #3]
 8000d46:	290a      	cmp	r1, #10
 8000d48:	d003      	beq.n	8000d52 <hc_recv+0x156>
 8000d4a:	3204      	adds	r2, #4
 8000d4c:	e777      	b.n	8000c3e <hc_recv+0x42>
	hc_errormsg errormsg = GEN_ERROR;
 8000d4e:	2504      	movs	r5, #4
 8000d50:	e7df      	b.n	8000d12 <hc_recv+0x116>
					i++;
 8000d52:	3204      	adds	r2, #4
 8000d54:	9301      	str	r3, [sp, #4]
					page = malloc(strlen(state->RecvData + i));
 8000d56:	4491      	add	r9, r2
 8000d58:	4648      	mov	r0, r9
 8000d5a:	f7ff fa7b 	bl	8000254 <strlen>
 8000d5e:	4683      	mov	fp, r0
 8000d60:	f01d ff7c 	bl	801ec5c <malloc>
					strcpy(page, state->RecvData + i);
 8000d64:	4649      	mov	r1, r9
 8000d66:	f10b 0201 	add.w	r2, fp, #1
					page = malloc(strlen(state->RecvData + i));
 8000d6a:	4682      	mov	sl, r0
					strcpy(page, state->RecvData + i);
 8000d6c:	f01d ffa7 	bl	801ecbe <memcpy>
					break;
 8000d70:	9b01      	ldr	r3, [sp, #4]
		if (errormsg == OK) {
 8000d72:	2d00      	cmp	r5, #0
 8000d74:	f43f af69 	beq.w	8000c4a <hc_recv+0x4e>
 8000d78:	e7cb      	b.n	8000d12 <hc_recv+0x116>
 8000d7a:	bf00      	nop

08000d7c <hc_error>:
	(*state->ReturnPage)(state->Num, GEN_ERROR, NULL, 0);
 8000d7c:	2300      	movs	r3, #0
static void hc_error(void *arg, err_t err) {
 8000d7e:	b570      	push	{r4, r5, r6, lr}
 8000d80:	4604      	mov	r4, r0
	(*state->ReturnPage)(state->Num, GEN_ERROR, NULL, 0);
 8000d82:	461a      	mov	r2, r3
static void hc_error(void *arg, err_t err) {
 8000d84:	460d      	mov	r5, r1
	(*state->ReturnPage)(state->Num, GEN_ERROR, NULL, 0);
 8000d86:	6946      	ldr	r6, [r0, #20]
 8000d88:	2104      	movs	r1, #4
 8000d8a:	7800      	ldrb	r0, [r0, #0]
 8000d8c:	47b0      	blx	r6
	free(state->RecvData);
 8000d8e:	68e0      	ldr	r0, [r4, #12]
 8000d90:	f01d ff6c 	bl	801ec6c <free>
	free(state->PostVars);
 8000d94:	68a0      	ldr	r0, [r4, #8]
 8000d96:	f01d ff69 	bl	801ec6c <free>
	free(state->Page);
 8000d9a:	6860      	ldr	r0, [r4, #4]
 8000d9c:	f01d ff66 	bl	801ec6c <free>
	free(state);
 8000da0:	4620      	mov	r0, r4
 8000da2:	f01d ff63 	bl	801ec6c <free>
	printf("hc_error: err=%d\n", err);
 8000da6:	4629      	mov	r1, r5
 8000da8:	4802      	ldr	r0, [pc, #8]	; (8000db4 <hc_error+0x38>)
}
 8000daa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	printf("hc_error: err=%d\n", err);
 8000dae:	f01e bf2b 	b.w	801fc08 <iprintf>
 8000db2:	bf00      	nop
 8000db4:	080231a8 	.word	0x080231a8

08000db8 <hc_poll>:
static err_t hc_poll(void *arg, struct tcp_pcb *pcb) {
 8000db8:	b538      	push	{r3, r4, r5, lr}
	state->ConnectionTimeout++;
 8000dba:	7c83      	ldrb	r3, [r0, #18]
 8000dbc:	3301      	adds	r3, #1
 8000dbe:	b2db      	uxtb	r3, r3
	if (state->ConnectionTimeout > 20) {
 8000dc0:	2b14      	cmp	r3, #20
	state->ConnectionTimeout++;
 8000dc2:	7483      	strb	r3, [r0, #18]
	if (state->ConnectionTimeout > 20) {
 8000dc4:	d909      	bls.n	8000dda <hc_poll+0x22>
 8000dc6:	4604      	mov	r4, r0
		tcp_abort(pcb);
 8000dc8:	4608      	mov	r0, r1
 8000dca:	f016 f895 	bl	8016ef8 <tcp_abort>
		(*state->ReturnPage)(state->Num, TIMEOUT, NULL, 0);
 8000dce:	2300      	movs	r3, #0
 8000dd0:	6965      	ldr	r5, [r4, #20]
 8000dd2:	2102      	movs	r1, #2
 8000dd4:	461a      	mov	r2, r3
 8000dd6:	7820      	ldrb	r0, [r4, #0]
 8000dd8:	47a8      	blx	r5
}
 8000dda:	2000      	movs	r0, #0
 8000ddc:	bd38      	pop	{r3, r4, r5, pc}
 8000dde:	bf00      	nop

08000de0 <hc_connected>:

// lwip calls this function when the connection is established
static err_t hc_connected(void *arg, struct tcp_pcb *pcb, err_t err) {
 8000de0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000de4:	4604      	mov	r4, r0
 8000de6:	b083      	sub	sp, #12
 8000de8:	460d      	mov	r5, r1
	struct hc_state *state = arg;
	char *headers;

	// error?
	if (err != ERR_OK) {
 8000dea:	b19a      	cbz	r2, 8000e14 <hc_connected+0x34>
	if (pcb != NULL) {
 8000dec:	b111      	cbz	r1, 8000df4 <hc_connected+0x14>
		tcp_close(pcb);
 8000dee:	4608      	mov	r0, r1
 8000df0:	f016 fa98 	bl	8017324 <tcp_close>
		hc_clearpcb(pcb);

		// Call return function
		(*state->ReturnPage)(state->Num, GEN_ERROR, NULL, 0);
 8000df4:	2300      	movs	r3, #0
 8000df6:	2104      	movs	r1, #4
 8000df8:	7820      	ldrb	r0, [r4, #0]
 8000dfa:	461a      	mov	r2, r3
 8000dfc:	6965      	ldr	r5, [r4, #20]
 8000dfe:	47a8      	blx	r5

		// Free wc state
		free(state->RecvData);
 8000e00:	68e0      	ldr	r0, [r4, #12]
 8000e02:	f01d ff33 	bl	801ec6c <free>
		free(state);
 8000e06:	4620      	mov	r0, r4
 8000e08:	f01d ff30 	bl	801ec6c <free>
	free(headers);
	free(state->PostVars);			// postvars are send, so we don't need them anymore
	free(state->Page);		    	        // page is requested, so we don't need it anymore

	return (ERR_OK);
}
 8000e0c:	2000      	movs	r0, #0
 8000e0e:	b003      	add	sp, #12
 8000e10:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	if (state->PostVars == NULL) {
 8000e14:	e9d0 8701 	ldrd	r8, r7, [r0, #4]
 8000e18:	4640      	mov	r0, r8
 8000e1a:	f7ff fa1b 	bl	8000254 <strlen>
 8000e1e:	4606      	mov	r6, r0
 8000e20:	2f00      	cmp	r7, #0
 8000e22:	d039      	beq.n	8000e98 <hc_connected+0xb8>
		headers = malloc(91 + strlen(state->PostVars) + strlen(state->Page) + 10);
 8000e24:	4638      	mov	r0, r7
 8000e26:	f7ff fa15 	bl	8000254 <strlen>
 8000e2a:	4681      	mov	r9, r0
 8000e2c:	f106 0065 	add.w	r0, r6, #101	; 0x65
 8000e30:	4448      	add	r0, r9
 8000e32:	f01d ff13 	bl	801ec5c <malloc>
		sprintf(headers,
 8000e36:	464b      	mov	r3, r9
 8000e38:	9700      	str	r7, [sp, #0]
 8000e3a:	4642      	mov	r2, r8
 8000e3c:	491b      	ldr	r1, [pc, #108]	; (8000eac <hc_connected+0xcc>)
		headers = malloc(91 + strlen(state->PostVars) + strlen(state->Page) + 10);
 8000e3e:	4606      	mov	r6, r0
		sprintf(headers,
 8000e40:	f01f f83a 	bl	801feb8 <siprintf>
	tcp_recv(pcb, hc_recv);
 8000e44:	491a      	ldr	r1, [pc, #104]	; (8000eb0 <hc_connected+0xd0>)
 8000e46:	4628      	mov	r0, r5
 8000e48:	f015 fc0c 	bl	8016664 <tcp_recv>
	tcp_err(pcb, hc_error);
 8000e4c:	4919      	ldr	r1, [pc, #100]	; (8000eb4 <hc_connected+0xd4>)
 8000e4e:	4628      	mov	r0, r5
 8000e50:	f015 fc40 	bl	80166d4 <tcp_err>
	tcp_poll(pcb, hc_poll, 10);
 8000e54:	220a      	movs	r2, #10
 8000e56:	4918      	ldr	r1, [pc, #96]	; (8000eb8 <hc_connected+0xd8>)
 8000e58:	4628      	mov	r0, r5
 8000e5a:	f015 fc5d 	bl	8016718 <tcp_poll>
	tcp_sent(pcb, hc_sent);
 8000e5e:	4917      	ldr	r1, [pc, #92]	; (8000ebc <hc_connected+0xdc>)
 8000e60:	4628      	mov	r0, r5
 8000e62:	f015 fc1b 	bl	801669c <tcp_sent>
	tcp_write(pcb, headers, strlen(headers), 1);
 8000e66:	4630      	mov	r0, r6
 8000e68:	f7ff f9f4 	bl	8000254 <strlen>
 8000e6c:	2301      	movs	r3, #1
 8000e6e:	4602      	mov	r2, r0
 8000e70:	4631      	mov	r1, r6
 8000e72:	4628      	mov	r0, r5
 8000e74:	f018 fb1c 	bl	80194b0 <tcp_write>
	tcp_output(pcb);
 8000e78:	4628      	mov	r0, r5
 8000e7a:	f019 f943 	bl	801a104 <tcp_output>
	free(headers);
 8000e7e:	4630      	mov	r0, r6
 8000e80:	f01d fef4 	bl	801ec6c <free>
	free(state->PostVars);			// postvars are send, so we don't need them anymore
 8000e84:	68a0      	ldr	r0, [r4, #8]
 8000e86:	f01d fef1 	bl	801ec6c <free>
	free(state->Page);		    	        // page is requested, so we don't need it anymore
 8000e8a:	6860      	ldr	r0, [r4, #4]
 8000e8c:	f01d feee 	bl	801ec6c <free>
}
 8000e90:	2000      	movs	r0, #0
 8000e92:	b003      	add	sp, #12
 8000e94:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		headers = malloc(19 + strlen(state->Page));
 8000e98:	3013      	adds	r0, #19
 8000e9a:	f01d fedf 	bl	801ec5c <malloc>
		sprintf(headers, "GET /%s HTTP/1.0\r\n\r\n", state->Page);
 8000e9e:	4642      	mov	r2, r8
 8000ea0:	4907      	ldr	r1, [pc, #28]	; (8000ec0 <hc_connected+0xe0>)
		headers = malloc(19 + strlen(state->Page));
 8000ea2:	4606      	mov	r6, r0
		sprintf(headers, "GET /%s HTTP/1.0\r\n\r\n", state->Page);
 8000ea4:	f01f f808 	bl	801feb8 <siprintf>
 8000ea8:	e7cc      	b.n	8000e44 <hc_connected+0x64>
 8000eaa:	bf00      	nop
 8000eac:	08023144 	.word	0x08023144
 8000eb0:	08000bfd 	.word	0x08000bfd
 8000eb4:	08000d7d 	.word	0x08000d7d
 8000eb8:	08000db9 	.word	0x08000db9
 8000ebc:	08000bf5 	.word	0x08000bf5
 8000ec0:	0802312c 	.word	0x0802312c

08000ec4 <hc_open>:

// Public function for request a webpage (REMOTEIP, ...
int hc_open(ip_addr_t remoteIP, char *Page, char *PostVars, void (*returnpage)(u8_t, hc_errormsg, char*, u16_t)) {
 8000ec4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ec8:	b084      	sub	sp, #16
 8000eca:	460f      	mov	r7, r1
 8000ecc:	4616      	mov	r6, r2
 8000ece:	4699      	mov	r9, r3
 8000ed0:	9001      	str	r0, [sp, #4]
	// local port
	u16_t port = 8080;
	volatile err_t err;

	// Get a place for a new webclient state in the memory
	state = malloc(sizeof(struct hc_state));
 8000ed2:	2018      	movs	r0, #24
 8000ed4:	f01d fec2 	bl	801ec5c <malloc>
 8000ed8:	4604      	mov	r4, r0

	// Create a new PCB (PROTOCOL CONTROL BLOCK)
	pcb = tcp_new();
 8000eda:	f016 f94d 	bl	8017178 <tcp_new>
	if (pcb == NULL || state == NULL) {
 8000ede:	2800      	cmp	r0, #0
 8000ee0:	d074      	beq.n	8000fcc <hc_open+0x108>
 8000ee2:	fab4 f184 	clz	r1, r4
 8000ee6:	0949      	lsrs	r1, r1, #5
 8000ee8:	2900      	cmp	r1, #0
 8000eea:	d16f      	bne.n	8000fcc <hc_open+0x108>
			;
		return 0;
	}

	// Define webclient state vars
	num++;
 8000eec:	f8df 8104 	ldr.w	r8, [pc, #260]	; 8000ff4 <hc_open+0x130>
 8000ef0:	4605      	mov	r5, r0
	state->Num = num;
	state->RecvData = NULL;
 8000ef2:	60e1      	str	r1, [r4, #12]
	num++;
 8000ef4:	f898 2000 	ldrb.w	r2, [r8]
	state->ConnectionTimeout = 0;
 8000ef8:	74a1      	strb	r1, [r4, #18]
	num++;
 8000efa:	3201      	adds	r2, #1
	state->Len = 0;
 8000efc:	8221      	strh	r1, [r4, #16]
	state->ReturnPage = returnpage;
 8000efe:	f8c4 9014 	str.w	r9, [r4, #20]
	num++;
 8000f02:	b2d3      	uxtb	r3, r2
 8000f04:	f888 3000 	strb.w	r3, [r8]
	state->Num = num;
 8000f08:	7023      	strb	r3, [r4, #0]

	// Make place for PostVars & Page
	if (PostVars != NULL)
 8000f0a:	2e00      	cmp	r6, #0
 8000f0c:	d05b      	beq.n	8000fc6 <hc_open+0x102>
		state->PostVars = malloc(strlen(PostVars) + 1);
 8000f0e:	4630      	mov	r0, r6
 8000f10:	f7ff f9a0 	bl	8000254 <strlen>
 8000f14:	3001      	adds	r0, #1
 8000f16:	f01d fea1 	bl	801ec5c <malloc>
 8000f1a:	4681      	mov	r9, r0
 8000f1c:	60a0      	str	r0, [r4, #8]
	state->Page = malloc(strlen(Page) + 1);
 8000f1e:	4638      	mov	r0, r7
 8000f20:	f7ff f998 	bl	8000254 <strlen>
 8000f24:	f100 0a01 	add.w	sl, r0, #1
 8000f28:	4650      	mov	r0, sl
 8000f2a:	f01d fe97 	bl	801ec5c <malloc>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	6060      	str	r0, [r4, #4]

	// Check for "out of memory"
	if (state->Page == NULL || (state->PostVars == NULL && PostVars != NULL)) {
 8000f32:	2800      	cmp	r0, #0
 8000f34:	d037      	beq.n	8000fa6 <hc_open+0xe2>
 8000f36:	f1b9 0f00 	cmp.w	r9, #0
 8000f3a:	d032      	beq.n	8000fa2 <hc_open+0xde>
		printf("httpclient: no pcb memory\n");
#endif
		return 0;
	}
	// Place allocated copy data
	strcpy(state->Page, Page);
 8000f3c:	4652      	mov	r2, sl
 8000f3e:	4639      	mov	r1, r7
 8000f40:	f01d febd 	bl	801ecbe <memcpy>
	if (PostVars != NULL)
 8000f44:	b356      	cbz	r6, 8000f9c <hc_open+0xd8>
		strcpy(state->PostVars, PostVars);
 8000f46:	4631      	mov	r1, r6
 8000f48:	4648      	mov	r0, r9
 8000f4a:	f01f f85a 	bl	8020002 <strcpy>
int hc_open(ip_addr_t remoteIP, char *Page, char *PostVars, void (*returnpage)(u8_t, hc_errormsg, char*, u16_t)) {
 8000f4e:	f641 7690 	movw	r6, #8080	; 0x1f90
	else
		state->PostVars = NULL;

	// Bind to local IP & local port
	while (tcp_bind(pcb, IP_ADDR_ANY, port) != ERR_OK) {
 8000f52:	4f24      	ldr	r7, [pc, #144]	; (8000fe4 <hc_open+0x120>)
 8000f54:	e000      	b.n	8000f58 <hc_open+0x94>
		// Local port in use, use port+1
		port++;
 8000f56:	b2b6      	uxth	r6, r6
	while (tcp_bind(pcb, IP_ADDR_ANY, port) != ERR_OK) {
 8000f58:	4632      	mov	r2, r6
 8000f5a:	4639      	mov	r1, r7
 8000f5c:	4628      	mov	r0, r5
		port++;
 8000f5e:	3601      	adds	r6, #1
	while (tcp_bind(pcb, IP_ADDR_ANY, port) != ERR_OK) {
 8000f60:	f015 f9e4 	bl	801632c <tcp_bind>
 8000f64:	2800      	cmp	r0, #0
 8000f66:	d1f6      	bne.n	8000f56 <hc_open+0x92>
	}

	// Use conn -> argument(s)
	tcp_arg(pcb, state);
 8000f68:	4621      	mov	r1, r4
 8000f6a:	4628      	mov	r0, r5
 8000f6c:	f015 fb76 	bl	801665c <tcp_arg>

	// Open connect (SEND SYN)
	err = tcp_connect(pcb, &remoteIP, 8080, hc_connected);
 8000f70:	4b1d      	ldr	r3, [pc, #116]	; (8000fe8 <hc_open+0x124>)
 8000f72:	4628      	mov	r0, r5
 8000f74:	f641 7290 	movw	r2, #8080	; 0x1f90
 8000f78:	a901      	add	r1, sp, #4
 8000f7a:	f016 faf3 	bl	8017564 <tcp_connect>
 8000f7e:	b240      	sxtb	r0, r0
 8000f80:	f88d 000f 	strb.w	r0, [sp, #15]

	if (err != ERR_OK) {
 8000f84:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8000f88:	bb23      	cbnz	r3, 8000fd4 <hc_open+0x110>
		printf("hc_open failed with %d\n", err);
	}
	return num;
 8000f8a:	f898 0000 	ldrb.w	r0, [r8]
}
 8000f8e:	b004      	add	sp, #16
 8000f90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	strcpy(state->Page, Page);
 8000f94:	4652      	mov	r2, sl
 8000f96:	4639      	mov	r1, r7
 8000f98:	f01d fe91 	bl	801ecbe <memcpy>
		state->PostVars = NULL;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	60a3      	str	r3, [r4, #8]
 8000fa0:	e7d5      	b.n	8000f4e <hc_open+0x8a>
	if (state->Page == NULL || (state->PostVars == NULL && PostVars != NULL)) {
 8000fa2:	2e00      	cmp	r6, #0
 8000fa4:	d0f6      	beq.n	8000f94 <hc_open+0xd0>
		free(state->Page);
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f01d fe60 	bl	801ec6c <free>
		free(state->PostVars);
 8000fac:	4648      	mov	r0, r9
 8000fae:	f01d fe5d 	bl	801ec6c <free>
		free(state);
 8000fb2:	4620      	mov	r0, r4
 8000fb4:	f01d fe5a 	bl	801ec6c <free>
		tcp_close(pcb);
 8000fb8:	4628      	mov	r0, r5
 8000fba:	f016 f9b3 	bl	8017324 <tcp_close>
		return 0;
 8000fbe:	2000      	movs	r0, #0
}
 8000fc0:	b004      	add	sp, #16
 8000fc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fc6:	f8d4 9008 	ldr.w	r9, [r4, #8]
 8000fca:	e7a8      	b.n	8000f1e <hc_open+0x5a>
		printf("hc_open: Not enough memory for pcb or state\n");
 8000fcc:	4807      	ldr	r0, [pc, #28]	; (8000fec <hc_open+0x128>)
 8000fce:	f01e fea3 	bl	801fd18 <puts>
 8000fd2:	e7fe      	b.n	8000fd2 <hc_open+0x10e>
		printf("hc_open failed with %d\n", err);
 8000fd4:	f89d 100f 	ldrb.w	r1, [sp, #15]
 8000fd8:	4805      	ldr	r0, [pc, #20]	; (8000ff0 <hc_open+0x12c>)
 8000fda:	b249      	sxtb	r1, r1
 8000fdc:	f01e fe14 	bl	801fc08 <iprintf>
 8000fe0:	e7d3      	b.n	8000f8a <hc_open+0xc6>
 8000fe2:	bf00      	nop
 8000fe4:	0803d9fc 	.word	0x0803d9fc
 8000fe8:	08000de1 	.word	0x08000de1
 8000fec:	080231bc 	.word	0x080231bc
 8000ff0:	080231e8 	.word	0x080231e8
 8000ff4:	200014e4 	.word	0x200014e4

08000ff8 <netif_status_callbk_fn>:
	}
}

void netif_status_callbk_fn(struct netif *netif) {

	printf("netif_status changed\n");
 8000ff8:	4801      	ldr	r0, [pc, #4]	; (8001000 <netif_status_callbk_fn+0x8>)
 8000ffa:	f01e be8d 	b.w	801fd18 <puts>
 8000ffe:	bf00      	nop
 8001000:	08023704 	.word	0x08023704

08001004 <Callback01>:

/* Callback01 function */
void Callback01(void const * argument)
{
  /* USER CODE BEGIN Callback01 */
	printf("Callback01\n");
 8001004:	4801      	ldr	r0, [pc, #4]	; (800100c <Callback01+0x8>)
 8001006:	f01e be87 	b.w	801fd18 <puts>
 800100a:	bf00      	nop
 800100c:	08023200 	.word	0x08023200

08001010 <StarLPTask>:
{
 8001010:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	char str[32] = { "empty" };
 8001014:	2300      	movs	r3, #0
{
 8001016:	b091      	sub	sp, #68	; 0x44
	statuspkt.adcudpover = 0;		// debug use count overruns
 8001018:	4d9c      	ldr	r5, [pc, #624]	; (800128c <StarLPTask+0x27c>)
	char str[32] = { "empty" };
 800101a:	4a9d      	ldr	r2, [pc, #628]	; (8001290 <StarLPTask+0x280>)
	while (main_init_done == 0)	// wait from main to complete the initilisation
 800101c:	4c9d      	ldr	r4, [pc, #628]	; (8001294 <StarLPTask+0x284>)
	statuspkt.adcudpover = 0;		// debug use count overruns
 800101e:	67ab      	str	r3, [r5, #120]	; 0x78
	char str[32] = { "empty" };
 8001020:	f8cd 3026 	str.w	r3, [sp, #38]	; 0x26
	statuspkt.trigcount = 0;		// debug use adc trigger count
 8001024:	67eb      	str	r3, [r5, #124]	; 0x7c
	char str[32] = { "empty" };
 8001026:	f8cd 302a 	str.w	r3, [sp, #42]	; 0x2a
 800102a:	f8cd 302e 	str.w	r3, [sp, #46]	; 0x2e
	statuspkt.udpsent = 0;	// debug use adc udp sample packet sent count
 800102e:	f8c5 3080 	str.w	r3, [r5, #128]	; 0x80
	char str[32] = { "empty" };
 8001032:	f8cd 3032 	str.w	r3, [sp, #50]	; 0x32
 8001036:	f8cd 3036 	str.w	r3, [sp, #54]	; 0x36
 800103a:	f8cd 303a 	str.w	r3, [sp, #58]	; 0x3a
 800103e:	f8ad 303e 	strh.w	r3, [sp, #62]	; 0x3e
	while (main_init_done == 0)	// wait from main to complete the initilisation
 8001042:	6823      	ldr	r3, [r4, #0]
	char str[32] = { "empty" };
 8001044:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001048:	9008      	str	r0, [sp, #32]
 800104a:	f8ad 1024 	strh.w	r1, [sp, #36]	; 0x24
	while (main_init_done == 0)	// wait from main to complete the initilisation
 800104e:	b92b      	cbnz	r3, 800105c <StarLPTask+0x4c>
		osDelay(100);
 8001050:	2064      	movs	r0, #100	; 0x64
 8001052:	f00f f869 	bl	8010128 <osDelay>
	while (main_init_done == 0)	// wait from main to complete the initilisation
 8001056:	6823      	ldr	r3, [r4, #0]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d0f9      	beq.n	8001050 <StarLPTask+0x40>
	uint16_t onesectimer = 0;
 800105c:	2300      	movs	r3, #0
	STM32_UUID[0], STM32_UUID[1], STM32_UUID[2], statuspkt.uid, statuspkt.majorversion,
 800105e:	f8b5 e05c 	ldrh.w	lr, [r5, #92]	; 0x5c
	sprintf(snstr, "\"STM_UUID=%lx %lx %lx, Assigned S/N=%lu, Ver %d.%d, UDP Target=%s %s\"",
 8001062:	488d      	ldr	r0, [pc, #564]	; (8001298 <StarLPTask+0x288>)
	STM32_UUID[0], STM32_UUID[1], STM32_UUID[2], statuspkt.uid, statuspkt.majorversion,
 8001064:	f895 c070 	ldrb.w	ip, [r5, #112]	; 0x70
	uint16_t onesectimer = 0;
 8001068:	461c      	mov	r4, r3
 800106a:	9307      	str	r3, [sp, #28]
			statuspkt.minorversion, udp_target, udp_ips);
 800106c:	f895 7071 	ldrb.w	r7, [r5, #113]	; 0x71
	sprintf(snstr, "\"STM_UUID=%lx %lx %lx, Assigned S/N=%lu, Ver %d.%d, UDP Target=%s %s\"",
 8001070:	498a      	ldr	r1, [pc, #552]	; (800129c <StarLPTask+0x28c>)
 8001072:	4b8b      	ldr	r3, [pc, #556]	; (80012a0 <StarLPTask+0x290>)
 8001074:	4a8b      	ldr	r2, [pc, #556]	; (80012a4 <StarLPTask+0x294>)
 8001076:	4e8c      	ldr	r6, [pc, #560]	; (80012a8 <StarLPTask+0x298>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	6812      	ldr	r2, [r2, #0]
 800107c:	9703      	str	r7, [sp, #12]
 800107e:	f8df b2a8 	ldr.w	fp, [pc, #680]	; 8001328 <StarLPTask+0x318>
 8001082:	f8df a2a8 	ldr.w	sl, [pc, #680]	; 800132c <StarLPTask+0x31c>
 8001086:	f8df 92a8 	ldr.w	r9, [pc, #680]	; 8001330 <StarLPTask+0x320>
 800108a:	f8df 82a8 	ldr.w	r8, [pc, #680]	; 8001334 <StarLPTask+0x324>
 800108e:	e9cd ec01 	strd	lr, ip, [sp, #4]
 8001092:	e9cd 0604 	strd	r0, r6, [sp, #16]
 8001096:	6808      	ldr	r0, [r1, #0]
 8001098:	4984      	ldr	r1, [pc, #528]	; (80012ac <StarLPTask+0x29c>)
 800109a:	9000      	str	r0, [sp, #0]
 800109c:	4884      	ldr	r0, [pc, #528]	; (80012b0 <StarLPTask+0x2a0>)
 800109e:	f01e ff0b 	bl	801feb8 <siprintf>
	HAL_TIM_Base_Start(&htim7);	// start audio synth sampling interval timer
 80010a2:	4884      	ldr	r0, [pc, #528]	; (80012b4 <StarLPTask+0x2a4>)
 80010a4:	f00a f892 	bl	800b1cc <HAL_TIM_Base_Start>
	lptask_init_done = 1;		// this lp task has done its initialisation
 80010a8:	4b83      	ldr	r3, [pc, #524]	; (80012b8 <StarLPTask+0x2a8>)
 80010aa:	2201      	movs	r2, #1
 80010ac:	601a      	str	r2, [r3, #0]
		HAL_IWDG_Refresh(&hiwdg);							// refresh the hardware watchdog reset system timer
 80010ae:	4883      	ldr	r0, [pc, #524]	; (80012bc <StarLPTask+0x2ac>)
		tenmstimer++;
 80010b0:	3401      	adds	r4, #1
		HAL_IWDG_Refresh(&hiwdg);							// refresh the hardware watchdog reset system timer
 80010b2:	f007 faa3 	bl	80085fc <HAL_IWDG_Refresh>
		osDelay(10);		// 10mSec
 80010b6:	200a      	movs	r0, #10
 80010b8:	f00f f836 	bl	8010128 <osDelay>
		globaladcnoise = abs(meanwindiff);
 80010bc:	4b80      	ldr	r3, [pc, #512]	; (80012c0 <StarLPTask+0x2b0>)
		if (ledhang) {	// trigger led
 80010be:	4f81      	ldr	r7, [pc, #516]	; (80012c4 <StarLPTask+0x2b4>)
		tenmstimer++;
 80010c0:	b2a4      	uxth	r4, r4
		globaladcnoise = abs(meanwindiff);
 80010c2:	f9b3 3000 	ldrsh.w	r3, [r3]
		if (ledhang) {	// trigger led
 80010c6:	683a      	ldr	r2, [r7, #0]
		globaladcnoise = abs(meanwindiff);
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	bfb8      	it	lt
 80010cc:	425b      	neglt	r3, r3
		pretrigthresh = 4 + (globaladcnoise >> 7);		// set the pretrigger level
 80010ce:	09d9      	lsrs	r1, r3, #7
		globaladcnoise = abs(meanwindiff);
 80010d0:	f8cb 3000 	str.w	r3, [fp]
		pretrigthresh = 4 + (globaladcnoise >> 7);		// set the pretrigger level
 80010d4:	1d0b      	adds	r3, r1, #4
 80010d6:	497c      	ldr	r1, [pc, #496]	; (80012c8 <StarLPTask+0x2b8>)
 80010d8:	800b      	strh	r3, [r1, #0]
		if (ledhang) {	// trigger led
 80010da:	2a00      	cmp	r2, #0
 80010dc:	f000 818a 	beq.w	80013f4 <StarLPTask+0x3e4>
			ledhang--;
 80010e0:	1e53      	subs	r3, r2, #1
			HAL_GPIO_WritePin(GPIOD, LED_D5_Pin, GPIO_PIN_SET);	// Splat D5 led on
 80010e2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80010e6:	2201      	movs	r2, #1
 80010e8:	4878      	ldr	r0, [pc, #480]	; (80012cc <StarLPTask+0x2bc>)
			ledhang--;
 80010ea:	603b      	str	r3, [r7, #0]
			HAL_GPIO_WritePin(GPIOD, LED_D5_Pin, GPIO_PIN_SET);	// Splat D5 led on
 80010ec:	f006 fd90 	bl	8007c10 <HAL_GPIO_WritePin>
		if (statuspkt.trigcount > (50 + trigs)) { // spamming: 50 packets sent in about 10mS
 80010f0:	4b77      	ldr	r3, [pc, #476]	; (80012d0 <StarLPTask+0x2c0>)
 80010f2:	6fe9      	ldr	r1, [r5, #124]	; 0x7c
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80010fa:	4291      	cmp	r1, r2
 80010fc:	f240 80ac 	bls.w	8001258 <StarLPTask+0x248>
			statuspkt.jabcnt++;
 8001100:	f8b5 2086 	ldrh.w	r2, [r5, #134]	; 0x86
			jabbertimeout = 100;		// 1 seconds pause
 8001104:	2164      	movs	r1, #100	; 0x64
 8001106:	4873      	ldr	r0, [pc, #460]	; (80012d4 <StarLPTask+0x2c4>)
			statuspkt.jabcnt++;
 8001108:	3201      	adds	r2, #1
			jabbertimeout = 100;		// 1 seconds pause
 800110a:	6001      	str	r1, [r0, #0]
			statuspkt.jabcnt++;
 800110c:	b292      	uxth	r2, r2
 800110e:	f8a5 2086 	strh.w	r2, [r5, #134]	; 0x86
		if (trigs != statuspkt.trigcount) {		// another tigger(s) has occured
 8001112:	6fea      	ldr	r2, [r5, #124]	; 0x7c
 8001114:	4293      	cmp	r3, r2
 8001116:	f040 80aa 	bne.w	800126e <StarLPTask+0x25e>
			smoothednoise = smoothednoise + abs(globaladcnoise) - abs(noisehist[ni]);	// add latest, subtract oldest
 800111a:	f8da 0000 	ldr.w	r0, [sl]
 800111e:	f8db 7000 	ldr.w	r7, [fp]
 8001122:	f938 1010 	ldrsh.w	r1, [r8, r0, lsl #1]
 8001126:	ea87 72e7 	eor.w	r2, r7, r7, asr #31
 800112a:	f8d9 3000 	ldr.w	r3, [r9]
 800112e:	2900      	cmp	r1, #0
			noisehist[ni] = globaladcnoise;
 8001130:	f828 7010 	strh.w	r7, [r8, r0, lsl #1]
			smoothednoise = smoothednoise + abs(globaladcnoise) - abs(noisehist[ni]);	// add latest, subtract oldest
 8001134:	eba2 72e7 	sub.w	r2, r2, r7, asr #31
 8001138:	bfb8      	it	lt
 800113a:	4249      	neglt	r1, r1
 800113c:	4413      	add	r3, r2
			ni = (ni + 1) & ((1 << NOISESMOOTHBITS) - 1);		// cyclic inc
 800113e:	1c42      	adds	r2, r0, #1
			if (agc) {
 8001140:	4865      	ldr	r0, [pc, #404]	; (80012d8 <StarLPTask+0x2c8>)
			ni = (ni + 1) & ((1 << NOISESMOOTHBITS) - 1);		// cyclic inc
 8001142:	f002 0207 	and.w	r2, r2, #7
			smoothednoise = smoothednoise + abs(globaladcnoise) - abs(noisehist[ni]);	// add latest, subtract oldest
 8001146:	1a5b      	subs	r3, r3, r1
			if (agc) {
 8001148:	8800      	ldrh	r0, [r0, #0]
			ni = (ni + 1) & ((1 << NOISESMOOTHBITS) - 1);		// cyclic inc
 800114a:	f8ca 2000 	str.w	r2, [sl]
			smoothednoise = smoothednoise + abs(globaladcnoise) - abs(noisehist[ni]);	// add latest, subtract oldest
 800114e:	f8c9 3000 	str.w	r3, [r9]
			if (agc) {
 8001152:	b130      	cbz	r0, 8001162 <StarLPTask+0x152>
				if ((smoothednoise >> NOISESMOOTHBITS) < 100)
 8001154:	08db      	lsrs	r3, r3, #3
 8001156:	2b63      	cmp	r3, #99	; 0x63
 8001158:	f240 81b1 	bls.w	80014be <StarLPTask+0x4ae>
				else if ((smoothednoise >> NOISESMOOTHBITS) > 220)
 800115c:	2bdc      	cmp	r3, #220	; 0xdc
 800115e:	f200 81d9 	bhi.w	8001514 <StarLPTask+0x504>
		if (tenmstimer % 10 == 0) {
 8001162:	4b5e      	ldr	r3, [pc, #376]	; (80012dc <StarLPTask+0x2cc>)
 8001164:	fba3 2304 	umull	r2, r3, r3, r4
 8001168:	08db      	lsrs	r3, r3, #3
 800116a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800116e:	eba4 0343 	sub.w	r3, r4, r3, lsl #1
 8001172:	b29b      	uxth	r3, r3
 8001174:	b98b      	cbnz	r3, 800119a <StarLPTask+0x18a>
				n = pretrigcnt - lastpretrigcnt;		// count pretriggers
 8001176:	4b5a      	ldr	r3, [pc, #360]	; (80012e0 <StarLPTask+0x2d0>)
 8001178:	681a      	ldr	r2, [r3, #0]
 800117a:	4b5a      	ldr	r3, [pc, #360]	; (80012e4 <StarLPTask+0x2d4>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	1ad3      	subs	r3, r2, r3
				if (n > 3) {				// too many triggers in 100mS
 8001180:	2b03      	cmp	r3, #3
 8001182:	f340 81bc 	ble.w	80014fe <StarLPTask+0x4ee>
					if (trigthresh < 4095)
 8001186:	4858      	ldr	r0, [pc, #352]	; (80012e8 <StarLPTask+0x2d8>)
 8001188:	f640 71fe 	movw	r1, #4094	; 0xffe
 800118c:	8803      	ldrh	r3, [r0, #0]
 800118e:	428b      	cmp	r3, r1
 8001190:	d801      	bhi.n	8001196 <StarLPTask+0x186>
						trigthresh++;
 8001192:	3301      	adds	r3, #1
 8001194:	8003      	strh	r3, [r0, #0]
				lastpretrigcnt = pretrigcnt;	// (dont worry about 2^32 wrap)
 8001196:	4b53      	ldr	r3, [pc, #332]	; (80012e4 <StarLPTask+0x2d4>)
 8001198:	601a      	str	r2, [r3, #0]
		if (tenmstimer % 100 == 0) {		// every second
 800119a:	4b54      	ldr	r3, [pc, #336]	; (80012ec <StarLPTask+0x2dc>)
 800119c:	fba3 3704 	umull	r3, r7, r3, r4
 80011a0:	2364      	movs	r3, #100	; 0x64
 80011a2:	097f      	lsrs	r7, r7, #5
 80011a4:	fb03 4717 	mls	r7, r3, r7, r4
 80011a8:	b2bf      	uxth	r7, r7
 80011aa:	2f00      	cmp	r7, #0
 80011ac:	f000 8128 	beq.w	8001400 <StarLPTask+0x3f0>
		if (tenmstimer % 1000 == 0) {		// every 10 seconds
 80011b0:	4b4f      	ldr	r3, [pc, #316]	; (80012f0 <StarLPTask+0x2e0>)
 80011b2:	fba3 2304 	umull	r2, r3, r3, r4
 80011b6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80011ba:	099b      	lsrs	r3, r3, #6
 80011bc:	fb02 4313 	mls	r3, r2, r3, r4
 80011c0:	b29b      	uxth	r3, r3
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	f47f af73 	bne.w	80010ae <StarLPTask+0x9e>
			if (tenmstimer > 3000) {		// reset timer after 30 seconds
 80011c8:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80011cc:	429c      	cmp	r4, r3
 80011ce:	d939      	bls.n	8001244 <StarLPTask+0x234>
				if (gpsgood == 0) {	// gps is not talking to us
 80011d0:	4b48      	ldr	r3, [pc, #288]	; (80012f4 <StarLPTask+0x2e4>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	f000 81c2 	beq.w	800155e <StarLPTask+0x54e>
				if (psensor == MPL115A2) {
 80011da:	4b47      	ldr	r3, [pc, #284]	; (80012f8 <StarLPTask+0x2e8>)
				gpsgood = 0;			// reset the good flag
 80011dc:	2200      	movs	r2, #0
 80011de:	4945      	ldr	r1, [pc, #276]	; (80012f4 <StarLPTask+0x2e4>)
				if (psensor == MPL115A2) {
 80011e0:	681b      	ldr	r3, [r3, #0]
				gpsgood = 0;			// reset the good flag
 80011e2:	600a      	str	r2, [r1, #0]
				if (psensor == MPL115A2) {
 80011e4:	2b01      	cmp	r3, #1
 80011e6:	f000 81be 	beq.w	8001566 <StarLPTask+0x556>
				} else if (psensor == MPL3115A2) {
 80011ea:	2b02      	cmp	r3, #2
 80011ec:	f000 81c4 	beq.w	8001578 <StarLPTask+0x568>
				printf("ID:%lu/(%d) %d:%d:%d:%d ", statuspkt.uid, BUILDNO, myip & 0xFF, (myip & 0xFF00) >> 8,
 80011f0:	4b42      	ldr	r3, [pc, #264]	; (80012fc <StarLPTask+0x2ec>)
 80011f2:	f242 7211 	movw	r2, #10001	; 0x2711
 80011f6:	f8b5 105c 	ldrh.w	r1, [r5, #92]	; 0x5c
				tenmstimer = 0;
 80011fa:	2400      	movs	r4, #0
				printf("ID:%lu/(%d) %d:%d:%d:%d ", statuspkt.uid, BUILDNO, myip & 0xFF, (myip & 0xFF00) >> 8,
 80011fc:	681b      	ldr	r3, [r3, #0]
				printf("triggers:%04d, pressure:%03d.%d, temp:%02d.%d, time:%s\n", trigs, pressure, pressfrac,
 80011fe:	4e40      	ldr	r6, [pc, #256]	; (8001300 <StarLPTask+0x2f0>)
				printf("ID:%lu/(%d) %d:%d:%d:%d ", statuspkt.uid, BUILDNO, myip & 0xFF, (myip & 0xFF00) >> 8,
 8001200:	ea4f 6c13 	mov.w	ip, r3, lsr #24
 8001204:	f3c3 4707 	ubfx	r7, r3, #16, #8
 8001208:	f3c3 2007 	ubfx	r0, r3, #8, #8
 800120c:	b2db      	uxtb	r3, r3
 800120e:	f8cd c008 	str.w	ip, [sp, #8]
 8001212:	e9cd 0700 	strd	r0, r7, [sp]
 8001216:	483b      	ldr	r0, [pc, #236]	; (8001304 <StarLPTask+0x2f4>)
 8001218:	f01e fcf6 	bl	801fc08 <iprintf>
				printf("triggers:%04d, pressure:%03d.%d, temp:%02d.%d, time:%s\n", trigs, pressure, pressfrac,
 800121c:	4b3a      	ldr	r3, [pc, #232]	; (8001308 <StarLPTask+0x2f8>)
 800121e:	4a34      	ldr	r2, [pc, #208]	; (80012f0 <StarLPTask+0x2e0>)
 8001220:	681f      	ldr	r7, [r3, #0]
 8001222:	483a      	ldr	r0, [pc, #232]	; (800130c <StarLPTask+0x2fc>)
 8001224:	fba2 2707 	umull	r2, r7, r2, r7
 8001228:	4b39      	ldr	r3, [pc, #228]	; (8001310 <StarLPTask+0x300>)
 800122a:	6800      	ldr	r0, [r0, #0]
 800122c:	4a39      	ldr	r2, [pc, #228]	; (8001314 <StarLPTask+0x304>)
 800122e:	09bf      	lsrs	r7, r7, #6
 8001230:	4927      	ldr	r1, [pc, #156]	; (80012d0 <StarLPTask+0x2c0>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	6812      	ldr	r2, [r2, #0]
 8001236:	6809      	ldr	r1, [r1, #0]
 8001238:	9000      	str	r0, [sp, #0]
 800123a:	4837      	ldr	r0, [pc, #220]	; (8001318 <StarLPTask+0x308>)
 800123c:	e9cd 7601 	strd	r7, r6, [sp, #4]
 8001240:	f01e fce2 	bl	801fc08 <iprintf>
			if (onesectimer > 900) {			// 15 mins
 8001244:	9b07      	ldr	r3, [sp, #28]
 8001246:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 800124a:	f67f af30 	bls.w	80010ae <StarLPTask+0x9e>
				requestapisn();	//update s/n and udp target (reboot on fail)
 800124e:	f003 fcdf 	bl	8004c10 <requestapisn>
				onesectimer = 0;
 8001252:	2300      	movs	r3, #0
 8001254:	9307      	str	r3, [sp, #28]
 8001256:	e72a      	b.n	80010ae <StarLPTask+0x9e>
			if (jabbertimeout)
 8001258:	491e      	ldr	r1, [pc, #120]	; (80012d4 <StarLPTask+0x2c4>)
 800125a:	680a      	ldr	r2, [r1, #0]
 800125c:	2a00      	cmp	r2, #0
 800125e:	f43f af58 	beq.w	8001112 <StarLPTask+0x102>
				jabbertimeout--;		// de-arm count
 8001262:	3a01      	subs	r2, #1
 8001264:	600a      	str	r2, [r1, #0]
		if (trigs != statuspkt.trigcount) {		// another tigger(s) has occured
 8001266:	6fea      	ldr	r2, [r5, #124]	; 0x7c
 8001268:	4293      	cmp	r3, r2
 800126a:	f43f af56 	beq.w	800111a <StarLPTask+0x10a>
			trigs = statuspkt.trigcount;
 800126e:	6fef      	ldr	r7, [r5, #124]	; 0x7c
			HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, phaser_wav, sizeof(phaser_wav),
 8001270:	2108      	movs	r1, #8
			trigs = statuspkt.trigcount;
 8001272:	4e17      	ldr	r6, [pc, #92]	; (80012d0 <StarLPTask+0x2c0>)
			HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, phaser_wav, sizeof(phaser_wav),
 8001274:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8001278:	9100      	str	r1, [sp, #0]
 800127a:	2100      	movs	r1, #0
			trigs = statuspkt.trigcount;
 800127c:	6037      	str	r7, [r6, #0]
			HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, phaser_wav, sizeof(phaser_wav),
 800127e:	4a27      	ldr	r2, [pc, #156]	; (800131c <StarLPTask+0x30c>)
 8001280:	4827      	ldr	r0, [pc, #156]	; (8001320 <StarLPTask+0x310>)
 8001282:	f004 fabb 	bl	80057fc <HAL_DAC_Start_DMA>
				printf("sem wait 1a\n");
 8001286:	4f27      	ldr	r7, [pc, #156]	; (8001324 <StarLPTask+0x314>)
			while (!(xSemaphoreTake(ssicontentHandle, (TickType_t ) 1) == pdTRUE)) {// take the ssi generation semaphore (portMAX_DELAY == infinite)
 8001288:	e058      	b.n	800133c <StarLPTask+0x32c>
 800128a:	bf00      	nop
 800128c:	20022674 	.word	0x20022674
 8001290:	08022e88 	.word	0x08022e88
 8001294:	20001534 	.word	0x20001534
 8001298:	20023278 	.word	0x20023278
 800129c:	1ff0f428 	.word	0x1ff0f428
 80012a0:	1ff0f424 	.word	0x1ff0f424
 80012a4:	1ff0f420 	.word	0x1ff0f420
 80012a8:	20023260 	.word	0x20023260
 80012ac:	0802329c 	.word	0x0802329c
 80012b0:	200000e8 	.word	0x200000e8
 80012b4:	200230e4 	.word	0x200230e4
 80012b8:	20001530 	.word	0x20001530
 80012bc:	20022a20 	.word	0x20022a20
 80012c0:	20000790 	.word	0x20000790
 80012c4:	2000078c 	.word	0x2000078c
 80012c8:	20000000 	.word	0x20000000
 80012cc:	40020c00 	.word	0x40020c00
 80012d0:	20001544 	.word	0x20001544
 80012d4:	20000744 	.word	0x20000744
 80012d8:	20000004 	.word	0x20000004
 80012dc:	cccccccd 	.word	0xcccccccd
 80012e0:	20000794 	.word	0x20000794
 80012e4:	2000152c 	.word	0x2000152c
 80012e8:	20000002 	.word	0x20000002
 80012ec:	51eb851f 	.word	0x51eb851f
 80012f0:	10624dd3 	.word	0x10624dd3
 80012f4:	2000154c 	.word	0x2000154c
 80012f8:	2000157c 	.word	0x2000157c
 80012fc:	20022aa4 	.word	0x20022aa4
 8001300:	20000098 	.word	0x20000098
 8001304:	08023464 	.word	0x08023464
 8001308:	20023210 	.word	0x20023210
 800130c:	20023214 	.word	0x20023214
 8001310:	2002321c 	.word	0x2002321c
 8001314:	20023218 	.word	0x20023218
 8001318:	08023480 	.word	0x08023480
 800131c:	0802371c 	.word	0x0802371c
 8001320:	20022d6c 	.word	0x20022d6c
 8001324:	080232e4 	.word	0x080232e4
 8001328:	20000740 	.word	0x20000740
 800132c:	20001538 	.word	0x20001538
 8001330:	200000e4 	.word	0x200000e4
 8001334:	20000088 	.word	0x20000088
				printf("sem wait 1a\n");
 8001338:	f01e fcee 	bl	801fd18 <puts>
			while (!(xSemaphoreTake(ssicontentHandle, (TickType_t ) 1) == pdTRUE)) {// take the ssi generation semaphore (portMAX_DELAY == infinite)
 800133c:	4b93      	ldr	r3, [pc, #588]	; (800158c <StarLPTask+0x57c>)
 800133e:	2101      	movs	r1, #1
 8001340:	6818      	ldr	r0, [r3, #0]
 8001342:	f00f fc8d 	bl	8010c60 <xQueueSemaphoreTake>
 8001346:	2801      	cmp	r0, #1
				printf("sem wait 1a\n");
 8001348:	4638      	mov	r0, r7
			while (!(xSemaphoreTake(ssicontentHandle, (TickType_t ) 1) == pdTRUE)) {// take the ssi generation semaphore (portMAX_DELAY == infinite)
 800134a:	d1f5      	bne.n	8001338 <StarLPTask+0x328>
			strcpy(trigtimestr, ctime(&epochtime));		// ctime
 800134c:	4890      	ldr	r0, [pc, #576]	; (8001590 <StarLPTask+0x580>)
 800134e:	f01d fb49 	bl	801e9e4 <ctime>
 8001352:	4601      	mov	r1, r0
 8001354:	488f      	ldr	r0, [pc, #572]	; (8001594 <StarLPTask+0x584>)
 8001356:	f01e fe3e 	bl	801ffd6 <stpcpy>
			trigtimestr[strlen(trigtimestr) - 1] = '\0';	// replace newline with terminator
 800135a:	2300      	movs	r3, #0
 800135c:	4601      	mov	r1, r0
			if (xSemaphoreGive(ssicontentHandle) != pdTRUE) {		// give the ssi generation semaphore
 800135e:	4a8b      	ldr	r2, [pc, #556]	; (800158c <StarLPTask+0x57c>)
			trigtimestr[strlen(trigtimestr) - 1] = '\0';	// replace newline with terminator
 8001360:	f801 3c01 	strb.w	r3, [r1, #-1]
			if (xSemaphoreGive(ssicontentHandle) != pdTRUE) {		// give the ssi generation semaphore
 8001364:	4619      	mov	r1, r3
 8001366:	6810      	ldr	r0, [r2, #0]
 8001368:	461a      	mov	r2, r3
 800136a:	f00f f9f3 	bl	8010754 <xQueueGenericSend>
 800136e:	2801      	cmp	r0, #1
 8001370:	d002      	beq.n	8001378 <StarLPTask+0x368>
				printf("semaphore 1a release failed\n");
 8001372:	4889      	ldr	r0, [pc, #548]	; (8001598 <StarLPTask+0x588>)
 8001374:	f01e fcd0 	bl	801fd18 <puts>
			strcpy(str, ctime(&epochtime));
 8001378:	4885      	ldr	r0, [pc, #532]	; (8001590 <StarLPTask+0x580>)
			str[strlen(str) - 1] = '\0';	// replace newline with terminator
 800137a:	2700      	movs	r7, #0
			strcpy(str, ctime(&epochtime));
 800137c:	f01d fb32 	bl	801e9e4 <ctime>
 8001380:	4601      	mov	r1, r0
 8001382:	a808      	add	r0, sp, #32
 8001384:	f01e fe27 	bl	801ffd6 <stpcpy>
			str[strlen(str) - 1] = '\0';	// replace newline with terminator
 8001388:	ab08      	add	r3, sp, #32
			sprintf(nowtimestr, "\"%s\"", str);
 800138a:	4984      	ldr	r1, [pc, #528]	; (800159c <StarLPTask+0x58c>)
			str[strlen(str) - 1] = '\0';	// replace newline with terminator
 800138c:	1ac0      	subs	r0, r0, r3
			sprintf(nowtimestr, "\"%s\"", str);
 800138e:	461a      	mov	r2, r3
			str[strlen(str) - 1] = '\0';	// replace newline with terminator
 8001390:	ab10      	add	r3, sp, #64	; 0x40
 8001392:	4403      	add	r3, r0
			sprintf(nowtimestr, "\"%s\"", str);
 8001394:	4882      	ldr	r0, [pc, #520]	; (80015a0 <StarLPTask+0x590>)
			str[strlen(str) - 1] = '\0';	// replace newline with terminator
 8001396:	f803 7c21 	strb.w	r7, [r3, #-33]
			sprintf(nowtimestr, "\"%s\"", str);
 800139a:	f01e fd8d 	bl	801feb8 <siprintf>
			sprintf(tempstr, "%d.%d", temperature, tempfrac);
 800139e:	4b81      	ldr	r3, [pc, #516]	; (80015a4 <StarLPTask+0x594>)
 80013a0:	4a81      	ldr	r2, [pc, #516]	; (80015a8 <StarLPTask+0x598>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	6812      	ldr	r2, [r2, #0]
 80013a6:	4981      	ldr	r1, [pc, #516]	; (80015ac <StarLPTask+0x59c>)
 80013a8:	4881      	ldr	r0, [pc, #516]	; (80015b0 <StarLPTask+0x5a0>)
 80013aa:	f01e fd85 	bl	801feb8 <siprintf>
			sprintf(pressstr, "%d.%d", pressure, pressfrac);
 80013ae:	4b81      	ldr	r3, [pc, #516]	; (80015b4 <StarLPTask+0x5a4>)
 80013b0:	4a81      	ldr	r2, [pc, #516]	; (80015b8 <StarLPTask+0x5a8>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	6812      	ldr	r2, [r2, #0]
 80013b6:	497d      	ldr	r1, [pc, #500]	; (80015ac <StarLPTask+0x59c>)
 80013b8:	4880      	ldr	r0, [pc, #512]	; (80015bc <StarLPTask+0x5ac>)
 80013ba:	f01e fd7d 	bl	801feb8 <siprintf>
			sprintf(statstr,
 80013be:	6e6a      	ldr	r2, [r5, #100]	; 0x64
 80013c0:	6fe8      	ldr	r0, [r5, #124]	; 0x7c
					statuspkt.sysuptime, trigtimestr, statuspkt.trigcount, statuspkt.adcnoise, statuspkt.adcbase);
 80013c2:	f8b5 1072 	ldrh.w	r1, [r5, #114]	; 0x72
 80013c6:	f8b5 3062 	ldrh.w	r3, [r5, #98]	; 0x62
			sprintf(statstr,
 80013ca:	e9cd 0100 	strd	r0, r1, [sp]
 80013ce:	9302      	str	r3, [sp, #8]
 80013d0:	497b      	ldr	r1, [pc, #492]	; (80015c0 <StarLPTask+0x5b0>)
 80013d2:	4b70      	ldr	r3, [pc, #448]	; (8001594 <StarLPTask+0x584>)
 80013d4:	487b      	ldr	r0, [pc, #492]	; (80015c4 <StarLPTask+0x5b4>)
 80013d6:	f01e fd6f 	bl	801feb8 <siprintf>
			if (gpslocked) {
 80013da:	4b7b      	ldr	r3, [pc, #492]	; (80015c8 <StarLPTask+0x5b8>)
 80013dc:	781b      	ldrb	r3, [r3, #0]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d07d      	beq.n	80014de <StarLPTask+0x4ce>
				sprintf(gpsstr, "\"Locked: %d Sats<br>Lon: %d<br>Lat: %d\"", statuspkt.NavPvt.numSV,
 80013e2:	7eea      	ldrb	r2, [r5, #27]
 80013e4:	69eb      	ldr	r3, [r5, #28]
 80013e6:	6a28      	ldr	r0, [r5, #32]
 80013e8:	4978      	ldr	r1, [pc, #480]	; (80015cc <StarLPTask+0x5bc>)
 80013ea:	9000      	str	r0, [sp, #0]
 80013ec:	4878      	ldr	r0, [pc, #480]	; (80015d0 <StarLPTask+0x5c0>)
 80013ee:	f01e fd63 	bl	801feb8 <siprintf>
 80013f2:	e692      	b.n	800111a <StarLPTask+0x10a>
			HAL_GPIO_WritePin(GPIOD, LED_D5_Pin, GPIO_PIN_RESET);	// Splat D5 led off
 80013f4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80013f8:	4876      	ldr	r0, [pc, #472]	; (80015d4 <StarLPTask+0x5c4>)
 80013fa:	f006 fc09 	bl	8007c10 <HAL_GPIO_WritePin>
 80013fe:	e677      	b.n	80010f0 <StarLPTask+0xe0>
			HAL_GPIO_TogglePin(GPIOD, LED_D2_Pin);
 8001400:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001404:	4873      	ldr	r0, [pc, #460]	; (80015d4 <StarLPTask+0x5c4>)
 8001406:	f006 fc1d 	bl	8007c44 <HAL_GPIO_TogglePin>
			strcpy(str, ctime(&epochtime));
 800140a:	4861      	ldr	r0, [pc, #388]	; (8001590 <StarLPTask+0x580>)
 800140c:	f01d faea 	bl	801e9e4 <ctime>
 8001410:	4601      	mov	r1, r0
 8001412:	a808      	add	r0, sp, #32
 8001414:	f01e fddf 	bl	801ffd6 <stpcpy>
			str[strlen(str) - 1] = '\0';	// replace newline with terminator
 8001418:	ab08      	add	r3, sp, #32
			sprintf(nowtimestr, "\"%s\"", str);
 800141a:	4960      	ldr	r1, [pc, #384]	; (800159c <StarLPTask+0x58c>)
			str[strlen(str) - 1] = '\0';	// replace newline with terminator
 800141c:	1ac0      	subs	r0, r0, r3
			sprintf(nowtimestr, "\"%s\"", str);
 800141e:	461a      	mov	r2, r3
			str[strlen(str) - 1] = '\0';	// replace newline with terminator
 8001420:	ab10      	add	r3, sp, #64	; 0x40
 8001422:	4403      	add	r3, r0
			sprintf(nowtimestr, "\"%s\"", str);
 8001424:	485e      	ldr	r0, [pc, #376]	; (80015a0 <StarLPTask+0x590>)
			str[strlen(str) - 1] = '\0';	// replace newline with terminator
 8001426:	f803 7c21 	strb.w	r7, [r3, #-33]
			sprintf(nowtimestr, "\"%s\"", str);
 800142a:	f01e fd45 	bl	801feb8 <siprintf>
			sprintf(tempstr, "%d.%d", temperature, tempfrac);
 800142e:	4b5d      	ldr	r3, [pc, #372]	; (80015a4 <StarLPTask+0x594>)
 8001430:	4a5d      	ldr	r2, [pc, #372]	; (80015a8 <StarLPTask+0x598>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	6812      	ldr	r2, [r2, #0]
 8001436:	495d      	ldr	r1, [pc, #372]	; (80015ac <StarLPTask+0x59c>)
 8001438:	485d      	ldr	r0, [pc, #372]	; (80015b0 <StarLPTask+0x5a0>)
 800143a:	f01e fd3d 	bl	801feb8 <siprintf>
			sprintf(pressstr, "%d.%d", pressure, pressfrac);
 800143e:	4b5d      	ldr	r3, [pc, #372]	; (80015b4 <StarLPTask+0x5a4>)
 8001440:	4a5d      	ldr	r2, [pc, #372]	; (80015b8 <StarLPTask+0x5a8>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	6812      	ldr	r2, [r2, #0]
 8001446:	4959      	ldr	r1, [pc, #356]	; (80015ac <StarLPTask+0x59c>)
 8001448:	485c      	ldr	r0, [pc, #368]	; (80015bc <StarLPTask+0x5ac>)
 800144a:	f01e fd35 	bl	801feb8 <siprintf>
			sprintf(statstr,
 800144e:	6e6a      	ldr	r2, [r5, #100]	; 0x64
 8001450:	6fe8      	ldr	r0, [r5, #124]	; 0x7c
					statuspkt.sysuptime, trigtimestr, statuspkt.trigcount, statuspkt.adcnoise, statuspkt.adcbase);
 8001452:	f8b5 1072 	ldrh.w	r1, [r5, #114]	; 0x72
 8001456:	f8b5 3062 	ldrh.w	r3, [r5, #98]	; 0x62
			sprintf(statstr,
 800145a:	e9cd 0100 	strd	r0, r1, [sp]
 800145e:	9302      	str	r3, [sp, #8]
 8001460:	4957      	ldr	r1, [pc, #348]	; (80015c0 <StarLPTask+0x5b0>)
 8001462:	4b4c      	ldr	r3, [pc, #304]	; (8001594 <StarLPTask+0x584>)
 8001464:	4857      	ldr	r0, [pc, #348]	; (80015c4 <StarLPTask+0x5b4>)
 8001466:	f01e fd27 	bl	801feb8 <siprintf>
			if (gpslocked) {
 800146a:	4b57      	ldr	r3, [pc, #348]	; (80015c8 <StarLPTask+0x5b8>)
 800146c:	781b      	ldrb	r3, [r3, #0]
 800146e:	2b00      	cmp	r3, #0
 8001470:	d065      	beq.n	800153e <StarLPTask+0x52e>
				sprintf(gpsstr, "\"Locked: %d Sats<br>Lon: %d<br>Lat: %d\"", statuspkt.NavPvt.numSV,
 8001472:	7eea      	ldrb	r2, [r5, #27]
 8001474:	69eb      	ldr	r3, [r5, #28]
 8001476:	6a28      	ldr	r0, [r5, #32]
 8001478:	4954      	ldr	r1, [pc, #336]	; (80015cc <StarLPTask+0x5bc>)
 800147a:	9000      	str	r0, [sp, #0]
 800147c:	4854      	ldr	r0, [pc, #336]	; (80015d0 <StarLPTask+0x5c0>)
 800147e:	f01e fd1b 	bl	801feb8 <siprintf>
			onesectimer++;
 8001482:	9b07      	ldr	r3, [sp, #28]
				printf("sem wait 1\n");
 8001484:	4f54      	ldr	r7, [pc, #336]	; (80015d8 <StarLPTask+0x5c8>)
			onesectimer++;
 8001486:	3301      	adds	r3, #1
 8001488:	b29b      	uxth	r3, r3
 800148a:	9307      	str	r3, [sp, #28]
			while (!(xSemaphoreTake(ssicontentHandle, (TickType_t ) 25) == pdTRUE)) {// give the ssi generation semaphore (portMAX_DELAY == infinite)
 800148c:	e001      	b.n	8001492 <StarLPTask+0x482>
				printf("sem wait 1\n");
 800148e:	f01e fc43 	bl	801fd18 <puts>
			while (!(xSemaphoreTake(ssicontentHandle, (TickType_t ) 25) == pdTRUE)) {// give the ssi generation semaphore (portMAX_DELAY == infinite)
 8001492:	4b3e      	ldr	r3, [pc, #248]	; (800158c <StarLPTask+0x57c>)
 8001494:	2119      	movs	r1, #25
 8001496:	6818      	ldr	r0, [r3, #0]
 8001498:	f00f fbe2 	bl	8010c60 <xQueueSemaphoreTake>
 800149c:	2801      	cmp	r0, #1
				printf("sem wait 1\n");
 800149e:	4638      	mov	r0, r7
			while (!(xSemaphoreTake(ssicontentHandle, (TickType_t ) 25) == pdTRUE)) {// give the ssi generation semaphore (portMAX_DELAY == infinite)
 80014a0:	d1f5      	bne.n	800148e <StarLPTask+0x47e>
			if (xSemaphoreGive(ssicontentHandle) != pdTRUE) {	// give the ssi generation semaphore
 80014a2:	2300      	movs	r3, #0
 80014a4:	4a39      	ldr	r2, [pc, #228]	; (800158c <StarLPTask+0x57c>)
 80014a6:	4619      	mov	r1, r3
 80014a8:	6810      	ldr	r0, [r2, #0]
 80014aa:	461a      	mov	r2, r3
 80014ac:	f00f f952 	bl	8010754 <xQueueGenericSend>
 80014b0:	2801      	cmp	r0, #1
 80014b2:	f43f ae7d 	beq.w	80011b0 <StarLPTask+0x1a0>
				printf("semaphore release failed\n");
 80014b6:	4849      	ldr	r0, [pc, #292]	; (80015dc <StarLPTask+0x5cc>)
 80014b8:	f01e fc2e 	bl	801fd18 <puts>
 80014bc:	e678      	b.n	80011b0 <StarLPTask+0x1a0>
					gainchanged = bumppga(1);
 80014be:	2001      	movs	r0, #1
 80014c0:	f001 fbfe 	bl	8002cc0 <bumppga>
 80014c4:	b200      	sxth	r0, r0
				if (gainchanged > 0) {	// increased gain
 80014c6:	2800      	cmp	r0, #0
 80014c8:	dd2b      	ble.n	8001522 <StarLPTask+0x512>
					if (trigthresh < (4095-10))
 80014ca:	4945      	ldr	r1, [pc, #276]	; (80015e0 <StarLPTask+0x5d0>)
 80014cc:	f640 72f4 	movw	r2, #4084	; 0xff4
 80014d0:	880b      	ldrh	r3, [r1, #0]
 80014d2:	4293      	cmp	r3, r2
 80014d4:	f63f ae61 	bhi.w	800119a <StarLPTask+0x18a>
						trigthresh += 10;
 80014d8:	330a      	adds	r3, #10
 80014da:	800b      	strh	r3, [r1, #0]
 80014dc:	e65d      	b.n	800119a <StarLPTask+0x18a>
				strcpy(gpsstr, "\"<font color=red>**Lost GPS**<\/font>\"");
 80014de:	4f41      	ldr	r7, [pc, #260]	; (80015e4 <StarLPTask+0x5d4>)
 80014e0:	f8df c0ec 	ldr.w	ip, [pc, #236]	; 80015d0 <StarLPTask+0x5c0>
 80014e4:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 80014e6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80014ea:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 80014ec:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80014f0:	e897 0003 	ldmia.w	r7, {r0, r1}
 80014f4:	f8cc 0000 	str.w	r0, [ip]
 80014f8:	f8ac 1004 	strh.w	r1, [ip, #4]
 80014fc:	e60d      	b.n	800111a <StarLPTask+0x10a>
				if (n == 0) {		// no triggers in last 100mS
 80014fe:	2b00      	cmp	r3, #0
 8001500:	f47f ae49 	bne.w	8001196 <StarLPTask+0x186>
					if (trigthresh > MINTRIGTHRES)	// dont permit trigthresh < minimum
 8001504:	4936      	ldr	r1, [pc, #216]	; (80015e0 <StarLPTask+0x5d0>)
 8001506:	880b      	ldrh	r3, [r1, #0]
 8001508:	2b03      	cmp	r3, #3
 800150a:	f67f ae44 	bls.w	8001196 <StarLPTask+0x186>
						trigthresh--;
 800150e:	3b01      	subs	r3, #1
 8001510:	800b      	strh	r3, [r1, #0]
 8001512:	e640      	b.n	8001196 <StarLPTask+0x186>
					gainchanged = bumppga(-1);
 8001514:	f04f 30ff 	mov.w	r0, #4294967295
 8001518:	f001 fbd2 	bl	8002cc0 <bumppga>
 800151c:	b200      	sxth	r0, r0
				if (gainchanged > 0) {	// increased gain
 800151e:	2800      	cmp	r0, #0
 8001520:	dcd3      	bgt.n	80014ca <StarLPTask+0x4ba>
		if (tenmstimer % 10 == 0) {
 8001522:	4b31      	ldr	r3, [pc, #196]	; (80015e8 <StarLPTask+0x5d8>)
 8001524:	fba3 2304 	umull	r2, r3, r3, r4
 8001528:	08db      	lsrs	r3, r3, #3
 800152a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800152e:	eba4 0343 	sub.w	r3, r4, r3, lsl #1
			if (gainchanged == 0) {		// gain not just changed
 8001532:	4303      	orrs	r3, r0
 8001534:	b21b      	sxth	r3, r3
 8001536:	2b00      	cmp	r3, #0
 8001538:	f47f ae2f 	bne.w	800119a <StarLPTask+0x18a>
 800153c:	e61b      	b.n	8001176 <StarLPTask+0x166>
				strcpy(gpsstr, "\"<font color=red>**Lost GPS**<\/font>\"");
 800153e:	4f29      	ldr	r7, [pc, #164]	; (80015e4 <StarLPTask+0x5d4>)
 8001540:	f8df c08c 	ldr.w	ip, [pc, #140]	; 80015d0 <StarLPTask+0x5c0>
 8001544:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8001546:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800154a:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800154c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8001550:	e897 0003 	ldmia.w	r7, {r0, r1}
 8001554:	f8cc 0000 	str.w	r0, [ip]
 8001558:	f8ac 1004 	strh.w	r1, [ip, #4]
 800155c:	e791      	b.n	8001482 <StarLPTask+0x472>
					printf("GPS serial comms problem?\n");
 800155e:	4823      	ldr	r0, [pc, #140]	; (80015ec <StarLPTask+0x5dc>)
 8001560:	f01e fbda 	bl	801fd18 <puts>
 8001564:	e639      	b.n	80011da <StarLPTask+0x1ca>
					if (getpressure115() != HAL_OK) {
 8001566:	f001 fbef 	bl	8002d48 <getpressure115>
 800156a:	2800      	cmp	r0, #0
 800156c:	f43f ae40 	beq.w	80011f0 <StarLPTask+0x1e0>
						printf("MPL115A2 error\n\r");
 8001570:	481f      	ldr	r0, [pc, #124]	; (80015f0 <StarLPTask+0x5e0>)
 8001572:	f01e fb49 	bl	801fc08 <iprintf>
 8001576:	e63b      	b.n	80011f0 <StarLPTask+0x1e0>
					if (getpressure3115() != HAL_OK) {
 8001578:	f001 fd7a 	bl	8003070 <getpressure3115>
 800157c:	2800      	cmp	r0, #0
 800157e:	f43f ae37 	beq.w	80011f0 <StarLPTask+0x1e0>
						printf("MPL3115A2 error\n\r");
 8001582:	481c      	ldr	r0, [pc, #112]	; (80015f4 <StarLPTask+0x5e4>)
 8001584:	f01e fb40 	bl	801fc08 <iprintf>
 8001588:	e632      	b.n	80011f0 <StarLPTask+0x1e0>
 800158a:	bf00      	nop
 800158c:	20022e48 	.word	0x20022e48
 8001590:	200231a8 	.word	0x200231a8
 8001594:	2000023c 	.word	0x2000023c
 8001598:	080232f0 	.word	0x080232f0
 800159c:	0802330c 	.word	0x0802330c
 80015a0:	20000098 	.word	0x20000098
 80015a4:	20023210 	.word	0x20023210
 80015a8:	20023214 	.word	0x20023214
 80015ac:	08023314 	.word	0x08023314
 80015b0:	20000234 	.word	0x20000234
 80015b4:	2002321c 	.word	0x2002321c
 80015b8:	20023218 	.word	0x20023218
 80015bc:	200000d8 	.word	0x200000d8
 80015c0:	0802331c 	.word	0x0802331c
 80015c4:	20000188 	.word	0x20000188
 80015c8:	2000158d 	.word	0x2000158d
 80015cc:	080233a8 	.word	0x080233a8
 80015d0:	20000008 	.word	0x20000008
 80015d4:	40020c00 	.word	0x40020c00
 80015d8:	080233f8 	.word	0x080233f8
 80015dc:	08023404 	.word	0x08023404
 80015e0:	20000002 	.word	0x20000002
 80015e4:	080233d0 	.word	0x080233d0
 80015e8:	cccccccd 	.word	0xcccccccd
 80015ec:	08023420 	.word	0x08023420
 80015f0:	0802343c 	.word	0x0802343c
 80015f4:	08023450 	.word	0x08023450

080015f8 <_write>:
int _write(int file, char *ptr, int len) {
 80015f8:	b570      	push	{r4, r5, r6, lr}
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 80015fa:	1e16      	subs	r6, r2, #0
 80015fc:	dd07      	ble.n	800160e <_write+0x16>
 80015fe:	460c      	mov	r4, r1
 8001600:	198d      	adds	r5, r1, r6
		__io_putchar(*ptr++);
 8001602:	f814 0b01 	ldrb.w	r0, [r4], #1
 8001606:	f001 f8d7 	bl	80027b8 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 800160a:	42a5      	cmp	r5, r4
 800160c:	d1f9      	bne.n	8001602 <_write+0xa>
}
 800160e:	4630      	mov	r0, r6
 8001610:	bd70      	pop	{r4, r5, r6, pc}
 8001612:	bf00      	nop

08001614 <rebootme>:
void rebootme() {
 8001614:	b508      	push	{r3, lr}
		osDelay(2000);
 8001616:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800161a:	f00e fd85 	bl	8010128 <osDelay>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800161e:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001622:	4905      	ldr	r1, [pc, #20]	; (8001638 <rebootme+0x24>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001624:	4b05      	ldr	r3, [pc, #20]	; (800163c <rebootme+0x28>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001626:	68ca      	ldr	r2, [r1, #12]
 8001628:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800162c:	4313      	orrs	r3, r2
 800162e:	60cb      	str	r3, [r1, #12]
 8001630:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001634:	bf00      	nop
 8001636:	e7fd      	b.n	8001634 <rebootme+0x20>
 8001638:	e000ed00 	.word	0xe000ed00
 800163c:	05fa0004 	.word	0x05fa0004

08001640 <netif_link_callbk_fn>:
	if (netif->flags & NETIF_FLAG_LINK_UP) {
 8001640:	f890 1035 	ldrb.w	r1, [r0, #53]	; 0x35
 8001644:	074a      	lsls	r2, r1, #29
 8001646:	d409      	bmi.n	800165c <netif_link_callbk_fn+0x1c>
void netif_link_callbk_fn(struct netif *netif) {
 8001648:	b510      	push	{r4, lr}
 800164a:	4604      	mov	r4, r0
		printf("netif_link DOWN, flags=0x%02x\n", netif->flags);
 800164c:	4807      	ldr	r0, [pc, #28]	; (800166c <netif_link_callbk_fn+0x2c>)
 800164e:	f01e fadb 	bl	801fc08 <iprintf>
		if (!(netif_is_link_up(netif))) {
 8001652:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8001656:	075b      	lsls	r3, r3, #29
 8001658:	d503      	bpl.n	8001662 <netif_link_callbk_fn+0x22>
}
 800165a:	bd10      	pop	{r4, pc}
		printf("netif_link UP, flags=0x%02x\n", netif->flags);
 800165c:	4804      	ldr	r0, [pc, #16]	; (8001670 <netif_link_callbk_fn+0x30>)
 800165e:	f01e bad3 	b.w	801fc08 <iprintf>
			printf("LAN interface appears disconnected, rebooting...\n");
 8001662:	4804      	ldr	r0, [pc, #16]	; (8001674 <netif_link_callbk_fn+0x34>)
 8001664:	f01e fb58 	bl	801fd18 <puts>
			rebootme();
 8001668:	f7ff ffd4 	bl	8001614 <rebootme>
 800166c:	080236b0 	.word	0x080236b0
 8001670:	08023690 	.word	0x08023690
 8001674:	080236d0 	.word	0x080236d0

08001678 <HAL_DAC_ConvCpltCallbackCh1>:
	HAL_DAC_Stop_DMA(hdac, DAC_CHANNEL_1);
 8001678:	2100      	movs	r1, #0
 800167a:	f004 b947 	b.w	800590c <HAL_DAC_Stop_DMA>
 800167e:	bf00      	nop

08001680 <HAL_TIM_IC_CaptureCallback>:
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) { // every second 1 pps (on external signal)
 8001680:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001682:	4604      	mov	r4, r0
	HAL_GPIO_TogglePin(GPIOD, LED_D1_Pin);
 8001684:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001688:	481c      	ldr	r0, [pc, #112]	; (80016fc <HAL_TIM_IC_CaptureCallback+0x7c>)
 800168a:	f006 fadb 	bl	8007c44 <HAL_GPIO_TogglePin>
	if (htim->Instance == TIM2) {
 800168e:	6823      	ldr	r3, [r4, #0]
 8001690:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001694:	d007      	beq.n	80016a6 <HAL_TIM_IC_CaptureCallback+0x26>
	if (htim->Instance == TIM4) {
 8001696:	4a1a      	ldr	r2, [pc, #104]	; (8001700 <HAL_TIM_IC_CaptureCallback+0x80>)
 8001698:	4293      	cmp	r3, r2
 800169a:	d02a      	beq.n	80016f2 <HAL_TIM_IC_CaptureCallback+0x72>
	lastcap = t2cap[0];			// dma has populated t2cap from Channel 3 trigger on Timer 2
 800169c:	4b19      	ldr	r3, [pc, #100]	; (8001704 <HAL_TIM_IC_CaptureCallback+0x84>)
 800169e:	4c1a      	ldr	r4, [pc, #104]	; (8001708 <HAL_TIM_IC_CaptureCallback+0x88>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	6023      	str	r3, [r4, #0]
}
 80016a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		rtseconds = (statuspkt.NavPvt.sec + 1) % 60;// assume we get here before serial comms updates gps seconds field
 80016a6:	4e19      	ldr	r6, [pc, #100]	; (800170c <HAL_TIM_IC_CaptureCallback+0x8c>)
	uint32_t sum = 0;
 80016a8:	2100      	movs	r1, #0
		rtseconds = (statuspkt.NavPvt.sec + 1) % 60;// assume we get here before serial comms updates gps seconds field
 80016aa:	4a19      	ldr	r2, [pc, #100]	; (8001710 <HAL_TIM_IC_CaptureCallback+0x90>)
 80016ac:	7bb5      	ldrb	r5, [r6, #14]
 80016ae:	4f19      	ldr	r7, [pc, #100]	; (8001714 <HAL_TIM_IC_CaptureCallback+0x94>)
 80016b0:	3501      	adds	r5, #1
		diff = lastcap;
 80016b2:	4c15      	ldr	r4, [pc, #84]	; (8001708 <HAL_TIM_IC_CaptureCallback+0x88>)
		rtseconds = (statuspkt.NavPvt.sec + 1) % 60;// assume we get here before serial comms updates gps seconds field
 80016b4:	f8df e064 	ldr.w	lr, [pc, #100]	; 800171c <HAL_TIM_IC_CaptureCallback+0x9c>
 80016b8:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 80016bc:	fba2 3205 	umull	r3, r2, r2, r5
		diff = lastcap;
 80016c0:	f8d4 c000 	ldr.w	ip, [r4]
 80016c4:	463b      	mov	r3, r7
		rtseconds = (statuspkt.NavPvt.sec + 1) % 60;// assume we get here before serial comms updates gps seconds field
 80016c6:	0952      	lsrs	r2, r2, #5
 80016c8:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
 80016cc:	eba5 0282 	sub.w	r2, r5, r2, lsl #2
 80016d0:	f88e 2000 	strb.w	r2, [lr]
		data[i] = data[i + 1];		// old data is low index
 80016d4:	685a      	ldr	r2, [r3, #4]
 80016d6:	f843 2b04 	str.w	r2, [r3], #4
	for (i = 0; i < 15; i++) {
 80016da:	4298      	cmp	r0, r3
		sum += data[i];
 80016dc:	4411      	add	r1, r2
	for (i = 0; i < 15; i++) {
 80016de:	d1f9      	bne.n	80016d4 <HAL_TIM_IC_CaptureCallback+0x54>
	sum += new;
 80016e0:	4461      	add	r1, ip
	lastcap = t2cap[0];			// dma has populated t2cap from Channel 3 trigger on Timer 2
 80016e2:	4b08      	ldr	r3, [pc, #32]	; (8001704 <HAL_TIM_IC_CaptureCallback+0x84>)
	data[15] = new;		// new data at the end
 80016e4:	f8c7 c03c 	str.w	ip, [r7, #60]	; 0x3c
	return (sum >> 4);
 80016e8:	0909      	lsrs	r1, r1, #4
	lastcap = t2cap[0];			// dma has populated t2cap from Channel 3 trigger on Timer 2
 80016ea:	681b      	ldr	r3, [r3, #0]
		statuspkt.clktrim = movavg(diff);
 80016ec:	65b1      	str	r1, [r6, #88]	; 0x58
	lastcap = t2cap[0];			// dma has populated t2cap from Channel 3 trigger on Timer 2
 80016ee:	6023      	str	r3, [r4, #0]
}
 80016f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		printf("Timer4 callback\n");
 80016f2:	4809      	ldr	r0, [pc, #36]	; (8001718 <HAL_TIM_IC_CaptureCallback+0x98>)
 80016f4:	f01e fb10 	bl	801fd18 <puts>
 80016f8:	e7d0      	b.n	800169c <HAL_TIM_IC_CaptureCallback+0x1c>
 80016fa:	bf00      	nop
 80016fc:	40020c00 	.word	0x40020c00
 8001700:	40000800 	.word	0x40000800
 8001704:	20022720 	.word	0x20022720
 8001708:	20001528 	.word	0x20001528
 800170c:	20022674 	.word	0x20022674
 8001710:	88888889 	.word	0x88888889
 8001714:	200014e8 	.word	0x200014e8
 8001718:	08023224 	.word	0x08023224
 800171c:	20000798 	.word	0x20000798

08001720 <HAL_TIM_PeriodElapsedCallback>:
  /* USER CODE BEGIN Callback 0 */
	static int counter = 0;

#ifdef configGENERATE_RUN_TIME_STATS

	if (htim->Instance == TIM14) {				// TIM14 used for RTOS profiling
 8001720:	6803      	ldr	r3, [r0, #0]
 8001722:	4a25      	ldr	r2, [pc, #148]	; (80017b8 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8001724:	4293      	cmp	r3, r2
 8001726:	d011      	beq.n	800174c <HAL_TIM_PeriodElapsedCallback+0x2c>
		rtos_debug_timer++;
		return;
	}
#endif

	if (htim->Instance == TIM5) {				// TIM5 interrupt is used as hook to run ADC_Conv_complete() at a lower IRQ  priority than dmacomplete
 8001728:	4a24      	ldr	r2, [pc, #144]	; (80017bc <HAL_TIM_PeriodElapsedCallback+0x9c>)
 800172a:	4293      	cmp	r3, r2
 800172c:	d02e      	beq.n	800178c <HAL_TIM_PeriodElapsedCallback+0x6c>
//		printf("T5\n");
		ADC_Conv_complete();			// It is a one-shot
		return;
	}

	if (htim->Instance == TIM2) {
 800172e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001732:	d02d      	beq.n	8001790 <HAL_TIM_PeriodElapsedCallback+0x70>
		printf("T2P PeriodElapsedCallback %lu %lu\n", t2cap[0], statuspkt.clktrim);
		return;
	}
	if (htim->Instance == TIM3) {
 8001734:	4a22      	ldr	r2, [pc, #136]	; (80017c0 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001736:	4293      	cmp	r3, r2
 8001738:	d00d      	beq.n	8001756 <HAL_TIM_PeriodElapsedCallback+0x36>
		printf("T3 PeriodElapsedCallback\n");
		return;
	}

	if (htim->Instance == TIM6) { // 1 second (internally timed, not compensated by GPS)
 800173a:	4a22      	ldr	r2, [pc, #136]	; (80017c4 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 800173c:	4293      	cmp	r3, r2
 800173e:	d00d      	beq.n	800175c <HAL_TIM_PeriodElapsedCallback+0x3c>
		}
		return;
	}

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM12) {
 8001740:	4a21      	ldr	r2, [pc, #132]	; (80017c8 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001742:	4293      	cmp	r3, r2
 8001744:	d02b      	beq.n	800179e <HAL_TIM_PeriodElapsedCallback+0x7e>
    HAL_IncTick();
  }
  /* USER CODE BEGIN Callback 1 */
	else {
		printf("Unknown Timer Period Elapsed callback\n");
 8001746:	4821      	ldr	r0, [pc, #132]	; (80017cc <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001748:	f01e bae6 	b.w	801fd18 <puts>
		rtos_debug_timer++;
 800174c:	4a20      	ldr	r2, [pc, #128]	; (80017d0 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 800174e:	6813      	ldr	r3, [r2, #0]
 8001750:	3301      	adds	r3, #1
 8001752:	6013      	str	r3, [r2, #0]
 8001754:	4770      	bx	lr
		printf("T3 PeriodElapsedCallback\n");
 8001756:	481f      	ldr	r0, [pc, #124]	; (80017d4 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8001758:	f01e bade 	b.w	801fd18 <puts>
{
 800175c:	b510      	push	{r4, lr}
		t1sec++;
 800175e:	491e      	ldr	r1, [pc, #120]	; (80017d8 <HAL_TIM_PeriodElapsedCallback+0xb8>)
		statuspkt.sysuptime++;
 8001760:	4c1e      	ldr	r4, [pc, #120]	; (80017dc <HAL_TIM_PeriodElapsedCallback+0xbc>)
		t1sec++;
 8001762:	680a      	ldr	r2, [r1, #0]
		statuspkt.sysuptime++;
 8001764:	6e63      	ldr	r3, [r4, #100]	; 0x64
		if (netup)
 8001766:	481e      	ldr	r0, [pc, #120]	; (80017e0 <HAL_TIM_PeriodElapsedCallback+0xc0>)
		t1sec++;
 8001768:	3201      	adds	r2, #1
		statuspkt.sysuptime++;
 800176a:	3301      	adds	r3, #1
		if (netup)
 800176c:	7800      	ldrb	r0, [r0, #0]
		t1sec++;
 800176e:	600a      	str	r2, [r1, #0]
		statuspkt.sysuptime++;
 8001770:	6663      	str	r3, [r4, #100]	; 0x64
		if (netup)
 8001772:	b110      	cbz	r0, 800177a <HAL_TIM_PeriodElapsedCallback+0x5a>
			statuspkt.netuptime++;
 8001774:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8001776:	3301      	adds	r3, #1
 8001778:	66a3      	str	r3, [r4, #104]	; 0x68
		if (gpslocked) {
 800177a:	4b1a      	ldr	r3, [pc, #104]	; (80017e4 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 800177c:	781b      	ldrb	r3, [r3, #0]
 800177e:	b983      	cbnz	r3, 80017a2 <HAL_TIM_PeriodElapsedCallback+0x82>
			epochvalid = 0;
 8001780:	4a19      	ldr	r2, [pc, #100]	; (80017e8 <HAL_TIM_PeriodElapsedCallback+0xc8>)
			statuspkt.gpsuptime = 0;	// gps uptime is zero
 8001782:	66e3      	str	r3, [r4, #108]	; 0x6c
			epochvalid = 0;
 8001784:	7013      	strb	r3, [r2, #0]
			statuspkt.epochsecs = 0;	// make epoch time obviously wrong
 8001786:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
	}
  /* USER CODE END Callback 1 */
}
 800178a:	bd10      	pop	{r4, pc}
		ADC_Conv_complete();			// It is a one-shot
 800178c:	f7ff b876 	b.w	800087c <ADC_Conv_complete>
		printf("T2P PeriodElapsedCallback %lu %lu\n", t2cap[0], statuspkt.clktrim);
 8001790:	4a12      	ldr	r2, [pc, #72]	; (80017dc <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8001792:	4b16      	ldr	r3, [pc, #88]	; (80017ec <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001794:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8001796:	6819      	ldr	r1, [r3, #0]
 8001798:	4815      	ldr	r0, [pc, #84]	; (80017f0 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 800179a:	f01e ba35 	b.w	801fc08 <iprintf>
    HAL_IncTick();
 800179e:	f003 ba81 	b.w	8004ca4 <HAL_IncTick>
			statuspkt.gpsuptime++;
 80017a2:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 80017a4:	3301      	adds	r3, #1
 80017a6:	66e3      	str	r3, [r4, #108]	; 0x6c
				statuspkt.epochsecs = calcepoch();
 80017a8:	f001 f824 	bl	80027f4 <calcepoch>
				epochvalid = 1;
 80017ac:	4b0e      	ldr	r3, [pc, #56]	; (80017e8 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 80017ae:	2201      	movs	r2, #1
				statuspkt.epochsecs = calcepoch();
 80017b0:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
				epochvalid = 1;
 80017b4:	701a      	strb	r2, [r3, #0]
}
 80017b6:	bd10      	pop	{r4, pc}
 80017b8:	40002000 	.word	0x40002000
 80017bc:	40000c00 	.word	0x40000c00
 80017c0:	40000400 	.word	0x40000400
 80017c4:	40001000 	.word	0x40001000
 80017c8:	40001800 	.word	0x40001800
 80017cc:	08023274 	.word	0x08023274
 80017d0:	2000153c 	.word	0x2000153c
 80017d4:	08023258 	.word	0x08023258
 80017d8:	20001540 	.word	0x20001540
 80017dc:	20022674 	.word	0x20022674
 80017e0:	20000792 	.word	0x20000792
 80017e4:	2000158d 	.word	0x2000158d
 80017e8:	2000158c 	.word	0x2000158c
 80017ec:	20022720 	.word	0x20022720
 80017f0:	08023234 	.word	0x08023234

080017f4 <Error_Handler>:
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	while (1) {
		printf("HAL error (main.c 2343)\n");
 80017f4:	4c02      	ldr	r4, [pc, #8]	; (8001800 <Error_Handler+0xc>)
{
 80017f6:	b508      	push	{r3, lr}
		printf("HAL error (main.c 2343)\n");
 80017f8:	4620      	mov	r0, r4
 80017fa:	f01e fa8d 	bl	801fd18 <puts>
 80017fe:	e7fb      	b.n	80017f8 <Error_Handler+0x4>
 8001800:	0802320c 	.word	0x0802320c

08001804 <SystemClock_Config>:
{
 8001804:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001806:	b0b9      	sub	sp, #228	; 0xe4
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001808:	2234      	movs	r2, #52	; 0x34
 800180a:	2100      	movs	r1, #0
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800180c:	f44f 3680 	mov.w	r6, #65536	; 0x10000
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001810:	a807      	add	r0, sp, #28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001812:	2402      	movs	r4, #2
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001814:	f01d fa77 	bl	801ed06 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001818:	2300      	movs	r3, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800181a:	2290      	movs	r2, #144	; 0x90
 800181c:	a814      	add	r0, sp, #80	; 0x50
 800181e:	4619      	mov	r1, r3
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001820:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001822:	2709      	movs	r7, #9
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001824:	2501      	movs	r5, #1
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001826:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800182a:	e9cd 3304 	strd	r3, r3, [sp, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800182e:	f01d fa6a 	bl	801ed06 <memset>
  HAL_PWR_EnableBkUpAccess();
 8001832:	f007 fd21 	bl	8009278 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_PWR_CLK_ENABLE();
 8001836:	4a2c      	ldr	r2, [pc, #176]	; (80018e8 <SystemClock_Config+0xe4>)
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001838:	4b2c      	ldr	r3, [pc, #176]	; (80018ec <SystemClock_Config+0xe8>)
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800183a:	a807      	add	r0, sp, #28
  __HAL_RCC_PWR_CLK_ENABLE();
 800183c:	6c11      	ldr	r1, [r2, #64]	; 0x40
 800183e:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8001842:	6411      	str	r1, [r2, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001844:	2104      	movs	r1, #4
  __HAL_RCC_PWR_CLK_ENABLE();
 8001846:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001848:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 800184c:	9200      	str	r2, [sp, #0]
 800184e:	9a00      	ldr	r2, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001850:	681a      	ldr	r2, [r3, #0]
 8001852:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8001856:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.PLL.PLLN = 216;
 8001858:	22d8      	movs	r2, #216	; 0xd8
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800185a:	681b      	ldr	r3, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800185c:	9608      	str	r6, [sp, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800185e:	f44f 0680 	mov.w	r6, #4194304	; 0x400000
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001862:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001866:	9707      	str	r7, [sp, #28]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001868:	950c      	str	r5, [sp, #48]	; 0x30
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800186a:	9301      	str	r3, [sp, #4]
 800186c:	9b01      	ldr	r3, [sp, #4]
  RCC_OscInitStruct.PLL.PLLQ = 6;
 800186e:	2306      	movs	r3, #6
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001870:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001872:	9411      	str	r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 216;
 8001874:	9210      	str	r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLQ = 6;
 8001876:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001878:	e9cd 610e 	strd	r6, r1, [sp, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800187c:	f007 fd40 	bl	8009300 <HAL_RCC_OscConfig>
 8001880:	bb78      	cbnz	r0, 80018e2 <SystemClock_Config+0xde>
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001882:	f007 fd01 	bl	8009288 <HAL_PWREx_EnableOverDrive>
 8001886:	4603      	mov	r3, r0
 8001888:	bb58      	cbnz	r0, 80018e2 <SystemClock_Config+0xde>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800188a:	210f      	movs	r1, #15
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800188c:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001890:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001892:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001896:	9102      	str	r1, [sp, #8]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8001898:	a802      	add	r0, sp, #8
 800189a:	2107      	movs	r1, #7
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800189c:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800189e:	e9cd 2305 	strd	r2, r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80018a2:	f008 f805 	bl	80098b0 <HAL_RCC_ClockConfig>
 80018a6:	4603      	mov	r3, r0
 80018a8:	b9d8      	cbnz	r0, 80018e2 <SystemClock_Config+0xde>
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_USART3
 80018aa:	4f11      	ldr	r7, [pc, #68]	; (80018f0 <SystemClock_Config+0xec>)
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 80018ac:	26c0      	movs	r6, #192	; 0xc0
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 80018ae:	2103      	movs	r1, #3
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 80018b0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80018b4:	a814      	add	r0, sp, #80	; 0x50
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 80018b6:	951e      	str	r5, [sp, #120]	; 0x78
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 80018b8:	931f      	str	r3, [sp, #124]	; 0x7c
  PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 80018ba:	9330      	str	r3, [sp, #192]	; 0xc0
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_USART3
 80018bc:	9714      	str	r7, [sp, #80]	; 0x50
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 80018be:	9619      	str	r6, [sp, #100]	; 0x64
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 80018c0:	911c      	str	r1, [sp, #112]	; 0x70
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 80018c2:	9233      	str	r2, [sp, #204]	; 0xcc
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 80018c4:	e9cd 441a 	strd	r4, r4, [sp, #104]	; 0x68
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80018c8:	e9cd 3326 	strd	r3, r3, [sp, #152]	; 0x98
  PeriphClkInitStruct.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 80018cc:	e9cd 3328 	strd	r3, r3, [sp, #160]	; 0xa0
  PeriphClkInitStruct.Uart7ClockSelection = RCC_UART7CLKSOURCE_PCLK1;
 80018d0:	e9cd 332a 	strd	r3, r3, [sp, #168]	; 0xa8
  PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80018d4:	e9cd 332d 	strd	r3, r3, [sp, #180]	; 0xb4
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80018d8:	f008 f952 	bl	8009b80 <HAL_RCCEx_PeriphCLKConfig>
 80018dc:	b908      	cbnz	r0, 80018e2 <SystemClock_Config+0xde>
}
 80018de:	b039      	add	sp, #228	; 0xe4
 80018e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    Error_Handler();
 80018e2:	f7ff ff87 	bl	80017f4 <Error_Handler>
 80018e6:	bf00      	nop
 80018e8:	40023800 	.word	0x40023800
 80018ec:	40007000 	.word	0x40007000
 80018f0:	0022df80 	.word	0x0022df80

080018f4 <main>:
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b0dc      	sub	sp, #368	; 0x170
 80018f8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80018fc:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001900:	4bb4      	ldr	r3, [pc, #720]	; (8001bd4 <main+0x2e0>)
 8001902:	2400      	movs	r4, #0
 8001904:	f8c3 4250 	str.w	r4, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001908:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800190c:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8001910:	695a      	ldr	r2, [r3, #20]
 8001912:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001916:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001918:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800191c:	f3bf 8f6f 	isb	sy
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001920:	4dad      	ldr	r5, [pc, #692]	; (8001bd8 <main+0x2e4>)
  HAL_Init();
 8001922:	f003 f9ad 	bl	8004c80 <HAL_Init>
  SystemClock_Config();
 8001926:	f7ff ff6d 	bl	8001804 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800192a:	9455      	str	r4, [sp, #340]	; 0x154
 800192c:	9456      	str	r4, [sp, #344]	; 0x158
  HAL_GPIO_WritePin(probe1_GPIO_Port, probe1_Pin, GPIO_PIN_RESET);
 800192e:	f44f 7100 	mov.w	r1, #512	; 0x200
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001932:	9457      	str	r4, [sp, #348]	; 0x15c
  HAL_GPIO_WritePin(probe1_GPIO_Port, probe1_Pin, GPIO_PIN_RESET);
 8001934:	4622      	mov	r2, r4
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001936:	9458      	str	r4, [sp, #352]	; 0x160
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001938:	2601      	movs	r6, #1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800193a:	9459      	str	r4, [sp, #356]	; 0x164
  GPIO_InitStruct.Pin = probe1_Pin;
 800193c:	4689      	mov	r9, r1
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800193e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001940:	f04f 0802 	mov.w	r8, #2
  HAL_GPIO_WritePin(probe1_GPIO_Port, probe1_Pin, GPIO_PIN_RESET);
 8001944:	48a5      	ldr	r0, [pc, #660]	; (8001bdc <main+0x2e8>)
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001946:	2703      	movs	r7, #3
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001948:	f043 0310 	orr.w	r3, r3, #16
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800194c:	f8df a2b4 	ldr.w	sl, [pc, #692]	; 8001c04 <main+0x310>
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001950:	632b      	str	r3, [r5, #48]	; 0x30
 8001952:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001954:	f003 0310 	and.w	r3, r3, #16
 8001958:	9303      	str	r3, [sp, #12]
 800195a:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800195c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800195e:	f043 0304 	orr.w	r3, r3, #4
 8001962:	632b      	str	r3, [r5, #48]	; 0x30
 8001964:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001966:	f003 0304 	and.w	r3, r3, #4
 800196a:	9304      	str	r3, [sp, #16]
 800196c:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800196e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001970:	f043 0320 	orr.w	r3, r3, #32
 8001974:	632b      	str	r3, [r5, #48]	; 0x30
 8001976:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001978:	f003 0320 	and.w	r3, r3, #32
 800197c:	9305      	str	r3, [sp, #20]
 800197e:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001980:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001982:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001986:	632b      	str	r3, [r5, #48]	; 0x30
 8001988:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800198a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800198e:	9306      	str	r3, [sp, #24]
 8001990:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001992:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001994:	f043 0301 	orr.w	r3, r3, #1
 8001998:	632b      	str	r3, [r5, #48]	; 0x30
 800199a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800199c:	f003 0301 	and.w	r3, r3, #1
 80019a0:	9307      	str	r3, [sp, #28]
 80019a2:	9b07      	ldr	r3, [sp, #28]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019a4:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80019a6:	f043 0302 	orr.w	r3, r3, #2
 80019aa:	632b      	str	r3, [r5, #48]	; 0x30
 80019ac:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80019ae:	f003 0302 	and.w	r3, r3, #2
 80019b2:	9308      	str	r3, [sp, #32]
 80019b4:	9b08      	ldr	r3, [sp, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80019b6:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80019b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80019bc:	632b      	str	r3, [r5, #48]	; 0x30
 80019be:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80019c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019c4:	9309      	str	r3, [sp, #36]	; 0x24
 80019c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80019c8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80019ca:	f043 0308 	orr.w	r3, r3, #8
 80019ce:	632b      	str	r3, [r5, #48]	; 0x30
 80019d0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80019d2:	f003 0308 	and.w	r3, r3, #8
 80019d6:	930a      	str	r3, [sp, #40]	; 0x28
 80019d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  HAL_GPIO_WritePin(probe1_GPIO_Port, probe1_Pin, GPIO_PIN_RESET);
 80019da:	f006 f919 	bl	8007c10 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|GPIO_PIN_11|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80019de:	4622      	mov	r2, r4
 80019e0:	f644 0181 	movw	r1, #18561	; 0x4881
 80019e4:	487e      	ldr	r0, [pc, #504]	; (8001be0 <main+0x2ec>)
 80019e6:	f006 f913 	bl	8007c10 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, XBEE_DTR_Pin|GPIO_PIN_12|LP_FILT_Pin|XBEE_RST_Pin
 80019ea:	4622      	mov	r2, r4
 80019ec:	f24d 4101 	movw	r1, #54273	; 0xd401
 80019f0:	487c      	ldr	r0, [pc, #496]	; (8001be4 <main+0x2f0>)
 80019f2:	f006 f90d 	bl	8007c10 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, LED_D1_Pin|LED_D2_Pin|LED_D3_Pin|LED_D4_Pin
 80019f6:	4632      	mov	r2, r6
 80019f8:	f44f 4178 	mov.w	r1, #63488	; 0xf800
 80019fc:	487a      	ldr	r0, [pc, #488]	; (8001be8 <main+0x2f4>)
 80019fe:	f006 f907 	bl	8007c10 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin|USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001a02:	4622      	mov	r2, r4
 8001a04:	2144      	movs	r1, #68	; 0x44
 8001a06:	4879      	ldr	r0, [pc, #484]	; (8001bec <main+0x2f8>)
 8001a08:	f006 f902 	bl	8007c10 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(probe2_GPIO_Port, probe2_Pin, GPIO_PIN_RESET);
 8001a0c:	4622      	mov	r2, r4
 8001a0e:	4641      	mov	r1, r8
 8001a10:	4875      	ldr	r0, [pc, #468]	; (8001be8 <main+0x2f4>)
 8001a12:	f006 f8fd 	bl	8007c10 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_11
 8001a16:	f642 138a 	movw	r3, #10634	; 0x298a
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a1a:	a955      	add	r1, sp, #340	; 0x154
 8001a1c:	4871      	ldr	r0, [pc, #452]	; (8001be4 <main+0x2f0>)
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_11
 8001a1e:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a20:	9457      	str	r4, [sp, #348]	; 0x15c
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a22:	9756      	str	r7, [sp, #344]	; 0x158
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a24:	f005 ff3e 	bl	80078a4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001a28:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001a2c:	a955      	add	r1, sp, #340	; 0x154
 8001a2e:	4870      	ldr	r0, [pc, #448]	; (8001bf0 <main+0x2fc>)
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001a30:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a32:	9457      	str	r4, [sp, #348]	; 0x15c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001a34:	f8cd a158 	str.w	sl, [sp, #344]	; 0x158
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001a38:	f005 ff34 	bl	80078a4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8001a3c:	f643 433c 	movw	r3, #15420	; 0x3c3c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001a40:	a955      	add	r1, sp, #340	; 0x154
 8001a42:	4866      	ldr	r0, [pc, #408]	; (8001bdc <main+0x2e8>)
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8001a44:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a46:	9756      	str	r7, [sp, #344]	; 0x158
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a48:	9457      	str	r4, [sp, #348]	; 0x15c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001a4a:	f005 ff2b 	bl	80078a4 <HAL_GPIO_Init>
  HAL_GPIO_Init(probe1_GPIO_Port, &GPIO_InitStruct);
 8001a4e:	a955      	add	r1, sp, #340	; 0x154
 8001a50:	4862      	ldr	r0, [pc, #392]	; (8001bdc <main+0x2e8>)
  GPIO_InitStruct.Pin = probe1_Pin;
 8001a52:	f8cd 9154 	str.w	r9, [sp, #340]	; 0x154
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a56:	9656      	str	r6, [sp, #344]	; 0x158
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a58:	9657      	str	r6, [sp, #348]	; 0x15c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a5a:	f8cd 8160 	str.w	r8, [sp, #352]	; 0x160
  HAL_GPIO_Init(probe1_GPIO_Port, &GPIO_InitStruct);
 8001a5e:	f005 ff21 	bl	80078a4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_8|GPIO_PIN_9;
 8001a62:	f240 3301 	movw	r3, #769	; 0x301
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a66:	a955      	add	r1, sp, #340	; 0x154
 8001a68:	4861      	ldr	r0, [pc, #388]	; (8001bf0 <main+0x2fc>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_8|GPIO_PIN_9;
 8001a6a:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a6c:	9756      	str	r7, [sp, #344]	; 0x158
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a6e:	9457      	str	r4, [sp, #348]	; 0x15c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a70:	f005 ff18 	bl	80078a4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LD1_Pin|GPIO_PIN_11|LD3_Pin|LD2_Pin;
 8001a74:	f644 0381 	movw	r3, #18561	; 0x4881
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a78:	a955      	add	r1, sp, #340	; 0x154
 8001a7a:	4859      	ldr	r0, [pc, #356]	; (8001be0 <main+0x2ec>)
  GPIO_InitStruct.Pin = LD1_Pin|GPIO_PIN_11|LD3_Pin|LD2_Pin;
 8001a7c:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a7e:	9656      	str	r6, [sp, #344]	; 0x158
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a80:	9457      	str	r4, [sp, #348]	; 0x15c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a82:	9458      	str	r4, [sp, #352]	; 0x160
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a84:	f005 ff0e 	bl	80078a4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 8001a88:	2322      	movs	r3, #34	; 0x22
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a8a:	a955      	add	r1, sp, #340	; 0x154
 8001a8c:	4854      	ldr	r0, [pc, #336]	; (8001be0 <main+0x2ec>)
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 8001a8e:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a90:	9756      	str	r7, [sp, #344]	; 0x158
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a92:	9457      	str	r4, [sp, #348]	; 0x15c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a94:	f005 ff06 	bl	80078a4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4
 8001a98:	f24d 433b 	movw	r3, #54331	; 0xd43b
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001a9c:	a955      	add	r1, sp, #340	; 0x154
 8001a9e:	4853      	ldr	r0, [pc, #332]	; (8001bec <main+0x2f8>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4
 8001aa0:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001aa2:	9756      	str	r7, [sp, #344]	; 0x158
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa4:	9457      	str	r4, [sp, #348]	; 0x15c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001aa6:	f005 fefd 	bl	80078a4 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001aaa:	a955      	add	r1, sp, #340	; 0x154
 8001aac:	484d      	ldr	r0, [pc, #308]	; (8001be4 <main+0x2f0>)
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001aae:	f8cd 9154 	str.w	r9, [sp, #340]	; 0x154
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001ab2:	f8cd a158 	str.w	sl, [sp, #344]	; 0x158
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab6:	9457      	str	r4, [sp, #348]	; 0x15c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ab8:	f005 fef4 	bl	80078a4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = XBEE_DTR_Pin|GPIO_PIN_12|LP_FILT_Pin|XBEE_RST_Pin
 8001abc:	f24d 4301 	movw	r3, #54273	; 0xd401
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ac0:	a955      	add	r1, sp, #340	; 0x154
 8001ac2:	4848      	ldr	r0, [pc, #288]	; (8001be4 <main+0x2f0>)
  GPIO_InitStruct.Pin = XBEE_DTR_Pin|GPIO_PIN_12|LP_FILT_Pin|XBEE_RST_Pin
 8001ac4:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ac6:	9656      	str	r6, [sp, #344]	; 0x158
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac8:	9457      	str	r4, [sp, #348]	; 0x15c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aca:	9458      	str	r4, [sp, #352]	; 0x160
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001acc:	f005 feea 	bl	80078a4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_7;
 8001ad0:	f240 4385 	movw	r3, #1157	; 0x485
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ad4:	a955      	add	r1, sp, #340	; 0x154
 8001ad6:	4844      	ldr	r0, [pc, #272]	; (8001be8 <main+0x2f4>)
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_7;
 8001ad8:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ada:	9756      	str	r7, [sp, #344]	; 0x158
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001adc:	9457      	str	r4, [sp, #348]	; 0x15c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ade:	f005 fee1 	bl	80078a4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LED_D1_Pin|LED_D2_Pin|LED_D3_Pin|LED_D4_Pin
 8001ae2:	f44f 4378 	mov.w	r3, #63488	; 0xf800
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ae6:	a955      	add	r1, sp, #340	; 0x154
 8001ae8:	483f      	ldr	r0, [pc, #252]	; (8001be8 <main+0x2f4>)
  GPIO_InitStruct.Pin = LED_D1_Pin|LED_D2_Pin|LED_D3_Pin|LED_D4_Pin
 8001aea:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aec:	9656      	str	r6, [sp, #344]	; 0x158
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aee:	9457      	str	r4, [sp, #348]	; 0x15c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001af0:	9458      	str	r4, [sp, #352]	; 0x160
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001af2:	f005 fed7 	bl	80078a4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = CS_PGA_Pin|USB_PowerSwitchOn_Pin;
 8001af6:	2344      	movs	r3, #68	; 0x44
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001af8:	a955      	add	r1, sp, #340	; 0x154
 8001afa:	483c      	ldr	r0, [pc, #240]	; (8001bec <main+0x2f8>)
  GPIO_InitStruct.Pin = CS_PGA_Pin|USB_PowerSwitchOn_Pin;
 8001afc:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001afe:	9656      	str	r6, [sp, #344]	; 0x158
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b00:	9457      	str	r4, [sp, #348]	; 0x15c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b02:	9458      	str	r4, [sp, #352]	; 0x160
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001b04:	f005 fece 	bl	80078a4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001b08:	2380      	movs	r3, #128	; 0x80
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001b0a:	a955      	add	r1, sp, #340	; 0x154
 8001b0c:	4837      	ldr	r0, [pc, #220]	; (8001bec <main+0x2f8>)
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001b0e:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b10:	9456      	str	r4, [sp, #344]	; 0x158
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b12:	9457      	str	r4, [sp, #348]	; 0x15c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001b14:	f005 fec6 	bl	80078a4 <HAL_GPIO_Init>
  HAL_GPIO_Init(probe2_GPIO_Port, &GPIO_InitStruct);
 8001b18:	a955      	add	r1, sp, #340	; 0x154
 8001b1a:	4833      	ldr	r0, [pc, #204]	; (8001be8 <main+0x2f4>)
  GPIO_InitStruct.Pin = probe2_Pin;
 8001b1c:	f8cd 8154 	str.w	r8, [sp, #340]	; 0x154
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b20:	9656      	str	r6, [sp, #344]	; 0x158
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b22:	9657      	str	r6, [sp, #348]	; 0x15c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b24:	f8cd 8160 	str.w	r8, [sp, #352]	; 0x160
  HAL_GPIO_Init(probe2_GPIO_Port, &GPIO_InitStruct);
 8001b28:	f005 febc 	bl	80078a4 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001b2c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 6, 0);
 8001b2e:	4622      	mov	r2, r4
 8001b30:	2106      	movs	r1, #6
 8001b32:	200c      	movs	r0, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001b34:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001b38:	632b      	str	r3, [r5, #48]	; 0x30
 8001b3a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001b3c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b40:	9301      	str	r3, [sp, #4]
 8001b42:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001b44:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001b46:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001b4a:	632b      	str	r3, [r5, #48]	; 0x30
 8001b4c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001b4e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b52:	9302      	str	r3, [sp, #8]
 8001b54:	9b02      	ldr	r3, [sp, #8]
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 6, 0);
 8001b56:	f003 fd11 	bl	800557c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001b5a:	200c      	movs	r0, #12
 8001b5c:	f003 fd54 	bl	8005608 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 6, 0);
 8001b60:	4622      	mov	r2, r4
 8001b62:	2106      	movs	r1, #6
 8001b64:	2010      	movs	r0, #16
 8001b66:	f003 fd09 	bl	800557c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001b6a:	2010      	movs	r0, #16
 8001b6c:	f003 fd4c 	bl	8005608 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 6, 0);
 8001b70:	4622      	mov	r2, r4
 8001b72:	2106      	movs	r1, #6
 8001b74:	2039      	movs	r0, #57	; 0x39
 8001b76:	f003 fd01 	bl	800557c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001b7a:	2039      	movs	r0, #57	; 0x39
 8001b7c:	f003 fd44 	bl	8005608 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 2, 0);
 8001b80:	4622      	mov	r2, r4
 8001b82:	4641      	mov	r1, r8
 8001b84:	203c      	movs	r0, #60	; 0x3c
 8001b86:	f003 fcf9 	bl	800557c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 8001b8a:	203c      	movs	r0, #60	; 0x3c
 8001b8c:	f003 fd3c 	bl	8005608 <HAL_NVIC_EnableIRQ>
  hmdios.Instance = MDIOS;
 8001b90:	4b18      	ldr	r3, [pc, #96]	; (8001bf4 <main+0x300>)
 8001b92:	4a19      	ldr	r2, [pc, #100]	; (8001bf8 <main+0x304>)
  if (HAL_MDIOS_Init(&hmdios) != HAL_OK)
 8001b94:	4618      	mov	r0, r3
  hmdios.Instance = MDIOS;
 8001b96:	601a      	str	r2, [r3, #0]
  hmdios.Init.PreambleCheck = MDIOS_PREAMBLE_CHECK_ENABLE;
 8001b98:	e9c3 4401 	strd	r4, r4, [r3, #4]
  if (HAL_MDIOS_Init(&hmdios) != HAL_OK)
 8001b9c:	f006 fd34 	bl	8008608 <HAL_MDIOS_Init>
 8001ba0:	2800      	cmp	r0, #0
 8001ba2:	f040 849b 	bne.w	80024dc <main+0xbe8>
 8001ba6:	4603      	mov	r3, r0
  huart2.Instance = USART2;
 8001ba8:	4c14      	ldr	r4, [pc, #80]	; (8001bfc <main+0x308>)
  huart2.Init.BaudRate = 115200;
 8001baa:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
  huart2.Instance = USART2;
 8001bae:	4914      	ldr	r1, [pc, #80]	; (8001c00 <main+0x30c>)
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001bb0:	250c      	movs	r5, #12
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001bb2:	60a0      	str	r0, [r4, #8]
  if (HAL_RS485Ex_Init(&huart2, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 8001bb4:	4620      	mov	r0, r4
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001bb6:	6165      	str	r5, [r4, #20]
  huart2.Init.BaudRate = 115200;
 8001bb8:	e9c4 1200 	strd	r1, r2, [r4]
  if (HAL_RS485Ex_Init(&huart2, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 8001bbc:	461a      	mov	r2, r3
 8001bbe:	4619      	mov	r1, r3
  huart2.Init.Parity = UART_PARITY_NONE;
 8001bc0:	e9c4 3303 	strd	r3, r3, [r4, #12]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bc4:	e9c4 3306 	strd	r3, r3, [r4, #24]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001bc8:	e9c4 3308 	strd	r3, r3, [r4, #32]
  if (HAL_RS485Ex_Init(&huart2, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 8001bcc:	f00c fad8 	bl	800e180 <HAL_RS485Ex_Init>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	e019      	b.n	8001c08 <main+0x314>
 8001bd4:	e000ed00 	.word	0xe000ed00
 8001bd8:	40023800 	.word	0x40023800
 8001bdc:	40021400 	.word	0x40021400
 8001be0:	40020400 	.word	0x40020400
 8001be4:	40021000 	.word	0x40021000
 8001be8:	40020c00 	.word	0x40020c00
 8001bec:	40021800 	.word	0x40021800
 8001bf0:	40020800 	.word	0x40020800
 8001bf4:	20022d5c 	.word	0x20022d5c
 8001bf8:	40017800 	.word	0x40017800
 8001bfc:	20023024 	.word	0x20023024
 8001c00:	40004400 	.word	0x40004400
 8001c04:	10110000 	.word	0x10110000
 8001c08:	2800      	cmp	r0, #0
 8001c0a:	f040 8467 	bne.w	80024dc <main+0xbe8>
  hadc1.Instance = ADC1;
 8001c0e:	4cb0      	ldr	r4, [pc, #704]	; (8001ed0 <main+0x5dc>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001c10:	f44f 3580 	mov.w	r5, #65536	; 0x10000
  hadc1.Instance = ADC1;
 8001c14:	49af      	ldr	r1, [pc, #700]	; (8001ed4 <main+0x5e0>)
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001c16:	4ab0      	ldr	r2, [pc, #704]	; (8001ed8 <main+0x5e4>)
  ADC_MultiModeTypeDef multimode = {0};
 8001c18:	9022      	str	r0, [sp, #136]	; 0x88
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001c1a:	4620      	mov	r0, r4
  ADC_ChannelConfTypeDef sConfig = {0};
 8001c1c:	9345      	str	r3, [sp, #276]	; 0x114
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001c1e:	60a3      	str	r3, [r4, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001c20:	6123      	str	r3, [r4, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001c22:	61a6      	str	r6, [r4, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001c24:	f884 3020 	strb.w	r3, [r4, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001c28:	62e3      	str	r3, [r4, #44]	; 0x2c
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001c2a:	60e3      	str	r3, [r4, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001c2c:	61e6      	str	r6, [r4, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001c2e:	f884 6030 	strb.w	r6, [r4, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001c32:	6163      	str	r3, [r4, #20]
  hadc1.Instance = ADC1;
 8001c34:	6021      	str	r1, [r4, #0]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001c36:	62a2      	str	r2, [r4, #40]	; 0x28
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001c38:	6065      	str	r5, [r4, #4]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001c3a:	9346      	str	r3, [sp, #280]	; 0x118
 8001c3c:	9347      	str	r3, [sp, #284]	; 0x11c
 8001c3e:	9348      	str	r3, [sp, #288]	; 0x120
  ADC_MultiModeTypeDef multimode = {0};
 8001c40:	e9cd 3323 	strd	r3, r3, [sp, #140]	; 0x8c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001c44:	f003 f852 	bl	8004cec <HAL_ADC_Init>
 8001c48:	2800      	cmp	r0, #0
 8001c4a:	f040 8447 	bne.w	80024dc <main+0xbe8>
  multimode.DMAAccessMode = ADC_DMAACCESSMODE_2;
 8001c4e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  multimode.Mode = ADC_TRIPLEMODE_INTERL;
 8001c52:	2217      	movs	r2, #23
  multimode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_5CYCLES;
 8001c54:	9024      	str	r0, [sp, #144]	; 0x90
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001c56:	a922      	add	r1, sp, #136	; 0x88
 8001c58:	4620      	mov	r0, r4
  multimode.DMAAccessMode = ADC_DMAACCESSMODE_2;
 8001c5a:	9323      	str	r3, [sp, #140]	; 0x8c
  multimode.Mode = ADC_TRIPLEMODE_INTERL;
 8001c5c:	9222      	str	r2, [sp, #136]	; 0x88
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001c5e:	f003 fc0f 	bl	8005480 <HAL_ADCEx_MultiModeConfigChannel>
 8001c62:	4603      	mov	r3, r0
 8001c64:	2800      	cmp	r0, #0
 8001c66:	f040 8439 	bne.w	80024dc <main+0xbe8>
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001c6a:	4620      	mov	r0, r4
 8001c6c:	a945      	add	r1, sp, #276	; 0x114
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001c6e:	9347      	str	r3, [sp, #284]	; 0x11c
  sConfig.Channel = ADC_CHANNEL_3;
 8001c70:	9745      	str	r7, [sp, #276]	; 0x114
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001c72:	9646      	str	r6, [sp, #280]	; 0x118
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001c74:	f003 fb18 	bl	80052a8 <HAL_ADC_ConfigChannel>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	2800      	cmp	r0, #0
 8001c7c:	f040 842e 	bne.w	80024dc <main+0xbe8>
  hadc2.Instance = ADC2;
 8001c80:	4c96      	ldr	r4, [pc, #600]	; (8001edc <main+0x5e8>)
 8001c82:	4a97      	ldr	r2, [pc, #604]	; (8001ee0 <main+0x5ec>)
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001c84:	4620      	mov	r0, r4
  ADC_ChannelConfTypeDef sConfig = {0};
 8001c86:	9341      	str	r3, [sp, #260]	; 0x104
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001c88:	6123      	str	r3, [r4, #16]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001c8a:	f884 3020 	strb.w	r3, [r4, #32]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001c8e:	60e3      	str	r3, [r4, #12]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001c90:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001c94:	6163      	str	r3, [r4, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001c96:	9342      	str	r3, [sp, #264]	; 0x108
 8001c98:	9343      	str	r3, [sp, #268]	; 0x10c
 8001c9a:	9344      	str	r3, [sp, #272]	; 0x110
  hadc2.Init.ContinuousConvMode = ENABLE;
 8001c9c:	61a6      	str	r6, [r4, #24]
  hadc2.Init.NbrOfConversion = 1;
 8001c9e:	61e6      	str	r6, [r4, #28]
  hadc2.Instance = ADC2;
 8001ca0:	6022      	str	r2, [r4, #0]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001ca2:	e9c4 5301 	strd	r5, r3, [r4, #4]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001ca6:	f003 f821 	bl	8004cec <HAL_ADC_Init>
 8001caa:	4603      	mov	r3, r0
 8001cac:	2800      	cmp	r0, #0
 8001cae:	f040 8415 	bne.w	80024dc <main+0xbe8>
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001cb2:	4620      	mov	r0, r4
 8001cb4:	a941      	add	r1, sp, #260	; 0x104
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001cb6:	9343      	str	r3, [sp, #268]	; 0x10c
  sConfig.Channel = ADC_CHANNEL_3;
 8001cb8:	9741      	str	r7, [sp, #260]	; 0x104
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001cba:	9642      	str	r6, [sp, #264]	; 0x108
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001cbc:	f003 faf4 	bl	80052a8 <HAL_ADC_ConfigChannel>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	2800      	cmp	r0, #0
 8001cc4:	f040 840a 	bne.w	80024dc <main+0xbe8>
  hadc3.Instance = ADC3;
 8001cc8:	4c86      	ldr	r4, [pc, #536]	; (8001ee4 <main+0x5f0>)
 8001cca:	4a87      	ldr	r2, [pc, #540]	; (8001ee8 <main+0x5f4>)
  ADC_ChannelConfTypeDef sConfig = {0};
 8001ccc:	903d      	str	r0, [sp, #244]	; 0xf4
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8001cce:	4620      	mov	r0, r4
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001cd0:	6123      	str	r3, [r4, #16]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001cd2:	f884 3020 	strb.w	r3, [r4, #32]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001cd6:	60e3      	str	r3, [r4, #12]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8001cd8:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001cdc:	6163      	str	r3, [r4, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001cde:	9340      	str	r3, [sp, #256]	; 0x100
  hadc3.Init.ContinuousConvMode = ENABLE;
 8001ce0:	61a6      	str	r6, [r4, #24]
  hadc3.Init.NbrOfConversion = 1;
 8001ce2:	61e6      	str	r6, [r4, #28]
  hadc3.Instance = ADC3;
 8001ce4:	6022      	str	r2, [r4, #0]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8001ce6:	e9c4 5301 	strd	r5, r3, [r4, #4]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001cea:	e9cd 333e 	strd	r3, r3, [sp, #248]	; 0xf8
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8001cee:	f002 fffd 	bl	8004cec <HAL_ADC_Init>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	2800      	cmp	r0, #0
 8001cf6:	f040 83f1 	bne.w	80024dc <main+0xbe8>
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001cfa:	4620      	mov	r0, r4
 8001cfc:	a93d      	add	r1, sp, #244	; 0xf4
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001cfe:	933f      	str	r3, [sp, #252]	; 0xfc
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001d00:	e9cd 763d 	strd	r7, r6, [sp, #244]	; 0xf4
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001d04:	f003 fad0 	bl	80052a8 <HAL_ADC_ConfigChannel>
 8001d08:	2800      	cmp	r0, #0
 8001d0a:	f040 83e7 	bne.w	80024dc <main+0xbe8>
  hrng.Instance = RNG;
 8001d0e:	4b77      	ldr	r3, [pc, #476]	; (8001eec <main+0x5f8>)
 8001d10:	4a77      	ldr	r2, [pc, #476]	; (8001ef0 <main+0x5fc>)
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8001d12:	4618      	mov	r0, r3
  hrng.Instance = RNG;
 8001d14:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8001d16:	f008 fc13 	bl	800a540 <HAL_RNG_Init>
 8001d1a:	2800      	cmp	r0, #0
 8001d1c:	f040 83de 	bne.w	80024dc <main+0xbe8>
  htim6.Instance = TIM6;
 8001d20:	4c74      	ldr	r4, [pc, #464]	; (8001ef4 <main+0x600>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d22:	2300      	movs	r3, #0
  htim6.Instance = TIM6;
 8001d24:	4a74      	ldr	r2, [pc, #464]	; (8001ef8 <main+0x604>)
  htim6.Init.Prescaler = 10800;
 8001d26:	f642 2730 	movw	r7, #10800	; 0x2a30
  htim6.Init.Period = 10000;
 8001d2a:	f242 7510 	movw	r5, #10000	; 0x2710
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001d2e:	2680      	movs	r6, #128	; 0x80
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001d30:	4620      	mov	r0, r4
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d32:	60a3      	str	r3, [r4, #8]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d34:	9321      	str	r3, [sp, #132]	; 0x84
  htim6.Init.Period = 10000;
 8001d36:	60e5      	str	r5, [r4, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001d38:	61a6      	str	r6, [r4, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d3a:	e9cd 331f 	strd	r3, r3, [sp, #124]	; 0x7c
  htim6.Init.Prescaler = 10800;
 8001d3e:	e9c4 2700 	strd	r2, r7, [r4]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001d42:	f00a f839 	bl	800bdb8 <HAL_TIM_Base_Init>
 8001d46:	4603      	mov	r3, r0
 8001d48:	2800      	cmp	r0, #0
 8001d4a:	f040 83c7 	bne.w	80024dc <main+0xbe8>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 8001d4e:	2210      	movs	r2, #16
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001d50:	a91f      	add	r1, sp, #124	; 0x7c
 8001d52:	4620      	mov	r0, r4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d54:	9321      	str	r3, [sp, #132]	; 0x84
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 8001d56:	921f      	str	r2, [sp, #124]	; 0x7c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001d58:	f00b fafc 	bl	800d354 <HAL_TIMEx_MasterConfigSynchronization>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	2800      	cmp	r0, #0
 8001d60:	f040 83bc 	bne.w	80024dc <main+0xbe8>
  htim3.Instance = TIM3;
 8001d64:	4c65      	ldr	r4, [pc, #404]	; (8001efc <main+0x608>)
 8001d66:	4a66      	ldr	r2, [pc, #408]	; (8001f00 <main+0x60c>)
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d68:	9039      	str	r0, [sp, #228]	; 0xe4
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d6a:	9055      	str	r0, [sp, #340]	; 0x154
 8001d6c:	9056      	str	r0, [sp, #344]	; 0x158
 8001d6e:	9057      	str	r0, [sp, #348]	; 0x15c
 8001d70:	9058      	str	r0, [sp, #352]	; 0x160
 8001d72:	9059      	str	r0, [sp, #356]	; 0x164
 8001d74:	905a      	str	r0, [sp, #360]	; 0x168
 8001d76:	905b      	str	r0, [sp, #364]	; 0x16c
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001d78:	4620      	mov	r0, r4
  htim3.Init.Prescaler = 10800;
 8001d7a:	6067      	str	r7, [r4, #4]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d7c:	6123      	str	r3, [r4, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001d7e:	61a6      	str	r6, [r4, #24]
  htim3.Instance = TIM3;
 8001d80:	6022      	str	r2, [r4, #0]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d82:	933c      	str	r3, [sp, #240]	; 0xf0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d84:	931e      	str	r3, [sp, #120]	; 0x78
  htim3.Init.Period = 10000;
 8001d86:	e9c4 3502 	strd	r3, r5, [r4, #8]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d8a:	e9cd 333a 	strd	r3, r3, [sp, #232]	; 0xe8
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d8e:	e9cd 331c 	strd	r3, r3, [sp, #112]	; 0x70
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001d92:	f00a f811 	bl	800bdb8 <HAL_TIM_Base_Init>
 8001d96:	2800      	cmp	r0, #0
 8001d98:	f040 83a0 	bne.w	80024dc <main+0xbe8>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d9c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001da0:	a939      	add	r1, sp, #228	; 0xe4
 8001da2:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001da4:	9339      	str	r3, [sp, #228]	; 0xe4
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001da6:	f009 fb19 	bl	800b3dc <HAL_TIM_ConfigClockSource>
 8001daa:	2800      	cmp	r0, #0
 8001dac:	f040 8396 	bne.w	80024dc <main+0xbe8>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001db0:	4620      	mov	r0, r4
 8001db2:	f00a f97d 	bl	800c0b0 <HAL_TIM_PWM_Init>
 8001db6:	2800      	cmp	r0, #0
 8001db8:	f040 8390 	bne.w	80024dc <main+0xbe8>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001dbc:	901c      	str	r0, [sp, #112]	; 0x70
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001dbe:	a91c      	add	r1, sp, #112	; 0x70
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dc0:	901e      	str	r0, [sp, #120]	; 0x78
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001dc2:	4620      	mov	r0, r4
 8001dc4:	f00b fac6 	bl	800d354 <HAL_TIMEx_MasterConfigSynchronization>
 8001dc8:	2800      	cmp	r0, #0
 8001dca:	f040 8387 	bne.w	80024dc <main+0xbe8>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001dce:	2560      	movs	r5, #96	; 0x60
  sConfigOC.Pulse = 10;
 8001dd0:	230a      	movs	r3, #10
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001dd2:	9057      	str	r0, [sp, #348]	; 0x15c
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001dd4:	2204      	movs	r2, #4
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001dd6:	9059      	str	r0, [sp, #356]	; 0x164
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001dd8:	a955      	add	r1, sp, #340	; 0x154
 8001dda:	4620      	mov	r0, r4
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ddc:	9555      	str	r5, [sp, #340]	; 0x154
  sConfigOC.Pulse = 10;
 8001dde:	9356      	str	r3, [sp, #344]	; 0x158
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001de0:	f00a fcc8 	bl	800c774 <HAL_TIM_PWM_ConfigChannel>
 8001de4:	4605      	mov	r5, r0
 8001de6:	2800      	cmp	r0, #0
 8001de8:	f040 8378 	bne.w	80024dc <main+0xbe8>
  HAL_TIM_MspPostInit(&htim3);
 8001dec:	4620      	mov	r0, r4
  htim7.Instance = TIM7;
 8001dee:	4c45      	ldr	r4, [pc, #276]	; (8001f04 <main+0x610>)
  HAL_TIM_MspPostInit(&htim3);
 8001df0:	f001 feb4 	bl	8003b5c <HAL_TIM_MspPostInit>
  htim7.Init.Period = 9600;
 8001df4:	f44f 5316 	mov.w	r3, #9600	; 0x2580
  htim7.Instance = TIM7;
 8001df8:	4a43      	ldr	r2, [pc, #268]	; (8001f08 <main+0x614>)
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001dfa:	4620      	mov	r0, r4
  htim7.Init.Period = 9600;
 8001dfc:	60e3      	str	r3, [r4, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001dfe:	61a6      	str	r6, [r4, #24]
  htim7.Instance = TIM7;
 8001e00:	6022      	str	r2, [r4, #0]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e02:	951b      	str	r5, [sp, #108]	; 0x6c
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e04:	e9c4 5501 	strd	r5, r5, [r4, #4]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e08:	e9cd 5519 	strd	r5, r5, [sp, #100]	; 0x64
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001e0c:	f009 ffd4 	bl	800bdb8 <HAL_TIM_Base_Init>
 8001e10:	4603      	mov	r3, r0
 8001e12:	2800      	cmp	r0, #0
 8001e14:	f040 8362 	bne.w	80024dc <main+0xbe8>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001e18:	2220      	movs	r2, #32
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001e1a:	4620      	mov	r0, r4
 8001e1c:	a919      	add	r1, sp, #100	; 0x64
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e1e:	931b      	str	r3, [sp, #108]	; 0x6c
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001e20:	9219      	str	r2, [sp, #100]	; 0x64
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001e22:	f00b fa97 	bl	800d354 <HAL_TIMEx_MasterConfigSynchronization>
 8001e26:	4603      	mov	r3, r0
 8001e28:	2800      	cmp	r0, #0
 8001e2a:	f040 8357 	bne.w	80024dc <main+0xbe8>
  htim1.Instance = TIM1;
 8001e2e:	4a37      	ldr	r2, [pc, #220]	; (8001f0c <main+0x618>)
  htim1.Init.Period = 65535;
 8001e30:	f64f 71ff 	movw	r1, #65535	; 0xffff
  htim1.Instance = TIM1;
 8001e34:	4836      	ldr	r0, [pc, #216]	; (8001f10 <main+0x61c>)
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e36:	9335      	str	r3, [sp, #212]	; 0xd4
  htim1.Instance = TIM1;
 8001e38:	6010      	str	r0, [r2, #0]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001e3a:	4610      	mov	r0, r2
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e3c:	6193      	str	r3, [r2, #24]
  htim1.Init.Period = 65535;
 8001e3e:	60d1      	str	r1, [r2, #12]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e40:	9338      	str	r3, [sp, #224]	; 0xe0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e42:	9318      	str	r3, [sp, #96]	; 0x60
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e44:	e9c2 3301 	strd	r3, r3, [r2, #4]
  htim1.Init.RepetitionCounter = 0;
 8001e48:	e9c2 3304 	strd	r3, r3, [r2, #16]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e4c:	e9cd 3336 	strd	r3, r3, [sp, #216]	; 0xd8
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e50:	e9cd 3316 	strd	r3, r3, [sp, #88]	; 0x58
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001e54:	f009 ffb0 	bl	800bdb8 <HAL_TIM_Base_Init>
 8001e58:	2800      	cmp	r0, #0
 8001e5a:	f040 833f 	bne.w	80024dc <main+0xbe8>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e5e:	f44f 5780 	mov.w	r7, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001e62:	a935      	add	r1, sp, #212	; 0xd4
 8001e64:	4829      	ldr	r0, [pc, #164]	; (8001f0c <main+0x618>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e66:	9735      	str	r7, [sp, #212]	; 0xd4
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001e68:	f009 fab8 	bl	800b3dc <HAL_TIM_ConfigClockSource>
 8001e6c:	2800      	cmp	r0, #0
 8001e6e:	f040 8335 	bne.w	80024dc <main+0xbe8>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e72:	9018      	str	r0, [sp, #96]	; 0x60
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001e74:	a916      	add	r1, sp, #88	; 0x58
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001e76:	e9cd 0016 	strd	r0, r0, [sp, #88]	; 0x58
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001e7a:	4824      	ldr	r0, [pc, #144]	; (8001f0c <main+0x618>)
 8001e7c:	f00b fa6a 	bl	800d354 <HAL_TIMEx_MasterConfigSynchronization>
 8001e80:	4602      	mov	r2, r0
 8001e82:	2800      	cmp	r0, #0
 8001e84:	f040 832a 	bne.w	80024dc <main+0xbe8>
  hcrc.Instance = CRC;
 8001e88:	4b22      	ldr	r3, [pc, #136]	; (8001f14 <main+0x620>)
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8001e8a:	2601      	movs	r6, #1
  hcrc.Instance = CRC;
 8001e8c:	4922      	ldr	r1, [pc, #136]	; (8001f18 <main+0x624>)
 8001e8e:	8098      	strh	r0, [r3, #4]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8001e90:	4618      	mov	r0, r3
  hcrc.Instance = CRC;
 8001e92:	6019      	str	r1, [r3, #0]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8001e94:	621e      	str	r6, [r3, #32]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8001e96:	e9c3 2205 	strd	r2, r2, [r3, #20]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8001e9a:	f003 fbc9 	bl	8005630 <HAL_CRC_Init>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	2800      	cmp	r0, #0
 8001ea2:	f040 831b 	bne.w	80024dc <main+0xbe8>
  htim2.Instance = TIM2;
 8001ea6:	4c1d      	ldr	r4, [pc, #116]	; (8001f1c <main+0x628>)
 8001ea8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  htim2.Init.Period = 4000000000;
 8001eac:	4a1c      	ldr	r2, [pc, #112]	; (8001f20 <main+0x62c>)
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001eae:	ad49      	add	r5, sp, #292	; 0x124
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001eb0:	902d      	str	r0, [sp, #180]	; 0xb4
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001eb2:	9049      	str	r0, [sp, #292]	; 0x124
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001eb4:	4620      	mov	r0, r4
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001eb6:	9331      	str	r3, [sp, #196]	; 0xc4
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001eb8:	6123      	str	r3, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001eba:	61a3      	str	r3, [r4, #24]
  htim2.Instance = TIM2;
 8001ebc:	6021      	str	r1, [r4, #0]
  htim2.Init.Period = 4000000000;
 8001ebe:	60e2      	str	r2, [r4, #12]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ec0:	9330      	str	r3, [sp, #192]	; 0xc0
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001ec2:	934a      	str	r3, [sp, #296]	; 0x128
 8001ec4:	934b      	str	r3, [sp, #300]	; 0x12c
 8001ec6:	934c      	str	r3, [sp, #304]	; 0x130
 8001ec8:	934d      	str	r3, [sp, #308]	; 0x134
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001eca:	9315      	str	r3, [sp, #84]	; 0x54
 8001ecc:	e02a      	b.n	8001f24 <main+0x630>
 8001ece:	bf00      	nop
 8001ed0:	20022ccc 	.word	0x20022ccc
 8001ed4:	40012000 	.word	0x40012000
 8001ed8:	0f000001 	.word	0x0f000001
 8001edc:	20022988 	.word	0x20022988
 8001ee0:	40012100 	.word	0x40012100
 8001ee4:	20022d14 	.word	0x20022d14
 8001ee8:	40012200 	.word	0x40012200
 8001eec:	20022ed0 	.word	0x20022ed0
 8001ef0:	50060800 	.word	0x50060800
 8001ef4:	20022e4c 	.word	0x20022e4c
 8001ef8:	40001000 	.word	0x40001000
 8001efc:	20022b48 	.word	0x20022b48
 8001f00:	40000400 	.word	0x40000400
 8001f04:	200230e4 	.word	0x200230e4
 8001f08:	40001400 	.word	0x40001400
 8001f0c:	20022e8c 	.word	0x20022e8c
 8001f10:	40010000 	.word	0x40010000
 8001f14:	20022a30 	.word	0x20022a30
 8001f18:	40023000 	.word	0x40023000
 8001f1c:	20022fe4 	.word	0x20022fe4
 8001f20:	ee6b2800 	.word	0xee6b2800
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001f24:	9334      	str	r3, [sp, #208]	; 0xd0
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f26:	e9c4 3301 	strd	r3, r3, [r4, #4]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f2a:	e9cd 332e 	strd	r3, r3, [sp, #184]	; 0xb8
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f2e:	e9cd 3313 	strd	r3, r3, [sp, #76]	; 0x4c
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001f32:	e9cd 3332 	strd	r3, r3, [sp, #200]	; 0xc8
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001f36:	f009 ff3f 	bl	800bdb8 <HAL_TIM_Base_Init>
 8001f3a:	2800      	cmp	r0, #0
 8001f3c:	f040 82ce 	bne.w	80024dc <main+0xbe8>
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001f40:	a92d      	add	r1, sp, #180	; 0xb4
 8001f42:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f44:	972d      	str	r7, [sp, #180]	; 0xb4
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001f46:	f009 fa49 	bl	800b3dc <HAL_TIM_ConfigClockSource>
 8001f4a:	2800      	cmp	r0, #0
 8001f4c:	f040 82c6 	bne.w	80024dc <main+0xbe8>
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001f50:	4620      	mov	r0, r4
 8001f52:	f00a f96b 	bl	800c22c <HAL_TIM_IC_Init>
 8001f56:	2800      	cmp	r0, #0
 8001f58:	f040 82c0 	bne.w	80024dc <main+0xbe8>
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8001f5c:	2704      	movs	r7, #4
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8001f5e:	2350      	movs	r3, #80	; 0x50
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001f60:	904b      	str	r0, [sp, #300]	; 0x12c
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8001f62:	4629      	mov	r1, r5
  sSlaveConfig.TriggerFilter = 0;
 8001f64:	904d      	str	r0, [sp, #308]	; 0x134
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8001f66:	4620      	mov	r0, r4
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8001f68:	9749      	str	r7, [sp, #292]	; 0x124
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8001f6a:	934a      	str	r3, [sp, #296]	; 0x128
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8001f6c:	f009 fd06 	bl	800b97c <HAL_TIM_SlaveConfigSynchro>
 8001f70:	2800      	cmp	r0, #0
 8001f72:	f040 82b3 	bne.w	80024dc <main+0xbe8>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f76:	9013      	str	r0, [sp, #76]	; 0x4c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001f78:	a913      	add	r1, sp, #76	; 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f7a:	9015      	str	r0, [sp, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001f7c:	4620      	mov	r0, r4
 8001f7e:	f00b f9e9 	bl	800d354 <HAL_TIMEx_MasterConfigSynchronization>
 8001f82:	4603      	mov	r3, r0
 8001f84:	2800      	cmp	r0, #0
 8001f86:	f040 82a9 	bne.w	80024dc <main+0xbe8>
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001f8a:	4602      	mov	r2, r0
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001f8c:	9031      	str	r0, [sp, #196]	; 0xc4
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001f8e:	a931      	add	r1, sp, #196	; 0xc4
 8001f90:	4620      	mov	r0, r4
  sConfigIC.ICFilter = 0;
 8001f92:	9334      	str	r3, [sp, #208]	; 0xd0
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001f94:	e9cd 6332 	strd	r6, r3, [sp, #200]	; 0xc8
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001f98:	f00a fe16 	bl	800cbc8 <HAL_TIM_IC_ConfigChannel>
 8001f9c:	2800      	cmp	r0, #0
 8001f9e:	f040 829d 	bne.w	80024dc <main+0xbe8>
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8001fa2:	2302      	movs	r3, #2
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001fa4:	463a      	mov	r2, r7
 8001fa6:	4620      	mov	r0, r4
 8001fa8:	a931      	add	r1, sp, #196	; 0xc4
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8001faa:	9332      	str	r3, [sp, #200]	; 0xc8
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001fac:	f00a fe0c 	bl	800cbc8 <HAL_TIM_IC_ConfigChannel>
 8001fb0:	2800      	cmp	r0, #0
 8001fb2:	f040 8293 	bne.w	80024dc <main+0xbe8>
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8001fb6:	a931      	add	r1, sp, #196	; 0xc4
 8001fb8:	2208      	movs	r2, #8
 8001fba:	4620      	mov	r0, r4
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001fbc:	9632      	str	r6, [sp, #200]	; 0xc8
 8001fbe:	46b0      	mov	r8, r6
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8001fc0:	f00a fe02 	bl	800cbc8 <HAL_TIM_IC_ConfigChannel>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	2800      	cmp	r0, #0
 8001fc8:	f040 8288 	bne.w	80024dc <main+0xbe8>
  huart6.Instance = USART6;
 8001fcc:	4cc2      	ldr	r4, [pc, #776]	; (80022d8 <main+0x9e4>)
  huart6.Init.BaudRate = 9600;
 8001fce:	f44f 5016 	mov.w	r0, #9600	; 0x2580
  huart6.Instance = USART6;
 8001fd2:	f8df c364 	ldr.w	ip, [pc, #868]	; 8002338 <main+0xa44>
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT|UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 8001fd6:	2130      	movs	r1, #48	; 0x30
  huart6.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8001fd8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  huart6.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 8001fdc:	f44f 5700 	mov.w	r7, #8192	; 0x2000
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001fe0:	260c      	movs	r6, #12
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT|UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 8001fe2:	6261      	str	r1, [r4, #36]	; 0x24
  huart6.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8001fe4:	63a2      	str	r2, [r4, #56]	; 0x38
  if (HAL_RS485Ex_Init(&huart6, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 8001fe6:	4619      	mov	r1, r3
 8001fe8:	461a      	mov	r2, r3
  huart6.Init.Parity = UART_PARITY_NONE;
 8001fea:	6123      	str	r3, [r4, #16]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001fec:	6223      	str	r3, [r4, #32]
  huart6.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 8001fee:	63e7      	str	r7, [r4, #60]	; 0x3c
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001ff0:	6166      	str	r6, [r4, #20]
  huart6.Init.BaudRate = 9600;
 8001ff2:	e9c4 c000 	strd	ip, r0, [r4]
  if (HAL_RS485Ex_Init(&huart6, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 8001ff6:	4620      	mov	r0, r4
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001ff8:	e9c4 3302 	strd	r3, r3, [r4, #8]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ffc:	e9c4 3306 	strd	r3, r3, [r4, #24]
  if (HAL_RS485Ex_Init(&huart6, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 8002000:	f00c f8be 	bl	800e180 <HAL_RS485Ex_Init>
 8002004:	4603      	mov	r3, r0
 8002006:	2800      	cmp	r0, #0
 8002008:	f040 8268 	bne.w	80024dc <main+0xbe8>
  hdac.Instance = DAC;
 800200c:	4cb3      	ldr	r4, [pc, #716]	; (80022dc <main+0x9e8>)
 800200e:	4ab4      	ldr	r2, [pc, #720]	; (80022e0 <main+0x9ec>)
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8002010:	4620      	mov	r0, r4
  DAC_ChannelConfTypeDef sConfig = {0};
 8002012:	930b      	str	r3, [sp, #44]	; 0x2c
 8002014:	930c      	str	r3, [sp, #48]	; 0x30
  hdac.Instance = DAC;
 8002016:	6022      	str	r2, [r4, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8002018:	f003 fbcc 	bl	80057b4 <HAL_DAC_Init>
 800201c:	4603      	mov	r3, r0
 800201e:	2800      	cmp	r0, #0
 8002020:	f040 825c 	bne.w	80024dc <main+0xbe8>
  sConfig.DAC_Trigger = DAC_TRIGGER_T7_TRGO;
 8002024:	2714      	movs	r7, #20
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002026:	4620      	mov	r0, r4
 8002028:	461a      	mov	r2, r3
 800202a:	a90b      	add	r1, sp, #44	; 0x2c
  sConfig.DAC_Trigger = DAC_TRIGGER_T7_TRGO;
 800202c:	970b      	str	r7, [sp, #44]	; 0x2c
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800202e:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002030:	f003 fcf4 	bl	8005a1c <HAL_DAC_ConfigChannel>
 8002034:	4607      	mov	r7, r0
 8002036:	2800      	cmp	r0, #0
 8002038:	f040 8250 	bne.w	80024dc <main+0xbe8>
  hi2c1.Instance = I2C1;
 800203c:	4ca9      	ldr	r4, [pc, #676]	; (80022e4 <main+0x9f0>)
  MX_FATFS_Init();
 800203e:	f00c fe91 	bl	800ed64 <MX_FATFS_Init>
  hi2c1.Instance = I2C1;
 8002042:	4aa9      	ldr	r2, [pc, #676]	; (80022e8 <main+0x9f4>)
  hi2c1.Init.Timing = 0x20404768;
 8002044:	4ba9      	ldr	r3, [pc, #676]	; (80022ec <main+0x9f8>)
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002046:	4620      	mov	r0, r4
  hi2c1.Init.OwnAddress1 = 0;
 8002048:	60a7      	str	r7, [r4, #8]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800204a:	e9c4 8703 	strd	r8, r7, [r4, #12]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800204e:	e9c4 7705 	strd	r7, r7, [r4, #20]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002052:	e9c4 7707 	strd	r7, r7, [r4, #28]
  hi2c1.Init.Timing = 0x20404768;
 8002056:	e9c4 2300 	strd	r2, r3, [r4]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800205a:	f005 ff71 	bl	8007f40 <HAL_I2C_Init>
 800205e:	4601      	mov	r1, r0
 8002060:	2800      	cmp	r0, #0
 8002062:	f040 823b 	bne.w	80024dc <main+0xbe8>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002066:	4620      	mov	r0, r4
 8002068:	f006 f9ce 	bl	8008408 <HAL_I2CEx_ConfigAnalogFilter>
 800206c:	4601      	mov	r1, r0
 800206e:	2800      	cmp	r0, #0
 8002070:	f040 8234 	bne.w	80024dc <main+0xbe8>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002074:	4620      	mov	r0, r4
 8002076:	f006 fa19 	bl	80084ac <HAL_I2CEx_ConfigDigitalFilter>
 800207a:	2800      	cmp	r0, #0
 800207c:	f040 822e 	bne.w	80024dc <main+0xbe8>
  huart4.Instance = UART4;
 8002080:	4b9b      	ldr	r3, [pc, #620]	; (80022f0 <main+0x9fc>)
  huart4.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 8002082:	f44f 7240 	mov.w	r2, #768	; 0x300
  huart4.Instance = UART4;
 8002086:	499b      	ldr	r1, [pc, #620]	; (80022f4 <main+0xa00>)
  huart4.Init.BaudRate = 115200;
 8002088:	f44f 37e1 	mov.w	r7, #115200	; 0x1c200
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800208c:	6258      	str	r0, [r3, #36]	; 0x24
  huart4.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 800208e:	619a      	str	r2, [r3, #24]
  huart4.Instance = UART4;
 8002090:	6019      	str	r1, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8002092:	605f      	str	r7, [r3, #4]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002094:	e9c3 0002 	strd	r0, r0, [r3, #8]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002098:	e9c3 0604 	strd	r0, r6, [r3, #16]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800209c:	e9c3 0007 	strd	r0, r0, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80020a0:	4618      	mov	r0, r3
 80020a2:	f00b ff97 	bl	800dfd4 <HAL_UART_Init>
 80020a6:	4602      	mov	r2, r0
 80020a8:	2800      	cmp	r0, #0
 80020aa:	f040 8217 	bne.w	80024dc <main+0xbe8>
  huart5.Instance = UART5;
 80020ae:	4b92      	ldr	r3, [pc, #584]	; (80022f8 <main+0xa04>)
 80020b0:	4992      	ldr	r1, [pc, #584]	; (80022fc <main+0xa08>)
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80020b2:	4618      	mov	r0, r3
  huart5.Init.BaudRate = 115200;
 80020b4:	605f      	str	r7, [r3, #4]
  huart5.Instance = UART5;
 80020b6:	6019      	str	r1, [r3, #0]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80020b8:	e9c3 2202 	strd	r2, r2, [r3, #8]
  huart5.Init.Mode = UART_MODE_TX_RX;
 80020bc:	e9c3 2604 	strd	r2, r6, [r3, #16]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80020c0:	e9c3 2206 	strd	r2, r2, [r3, #24]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80020c4:	e9c3 2208 	strd	r2, r2, [r3, #32]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80020c8:	f00b ff84 	bl	800dfd4 <HAL_UART_Init>
 80020cc:	4603      	mov	r3, r0
 80020ce:	2800      	cmp	r0, #0
 80020d0:	f040 8204 	bne.w	80024dc <main+0xbe8>
  huart7.Instance = UART7;
 80020d4:	4c8a      	ldr	r4, [pc, #552]	; (8002300 <main+0xa0c>)
  if (HAL_RS485Ex_Init(&huart7, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 80020d6:	461a      	mov	r2, r3
  huart7.Instance = UART7;
 80020d8:	f8df c260 	ldr.w	ip, [pc, #608]	; 800233c <main+0xa48>
  if (HAL_RS485Ex_Init(&huart7, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 80020dc:	4619      	mov	r1, r3
 80020de:	4620      	mov	r0, r4
  huart7.Init.BaudRate = 115200;
 80020e0:	6067      	str	r7, [r4, #4]
  huart7.Instance = UART7;
 80020e2:	f8c4 c000 	str.w	ip, [r4]
  huart7.Init.StopBits = UART_STOPBITS_1;
 80020e6:	e9c4 3302 	strd	r3, r3, [r4, #8]
  huart7.Init.Mode = UART_MODE_TX_RX;
 80020ea:	e9c4 3604 	strd	r3, r6, [r4, #16]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 80020ee:	e9c4 3306 	strd	r3, r3, [r4, #24]
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80020f2:	e9c4 3308 	strd	r3, r3, [r4, #32]
  if (HAL_RS485Ex_Init(&huart7, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 80020f6:	f00c f843 	bl	800e180 <HAL_RS485Ex_Init>
 80020fa:	2800      	cmp	r0, #0
 80020fc:	f040 81ee 	bne.w	80024dc <main+0xbe8>
  huart3.Instance = USART3;
 8002100:	4b80      	ldr	r3, [pc, #512]	; (8002304 <main+0xa10>)
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002102:	2400      	movs	r4, #0
  huart3.Instance = USART3;
 8002104:	4880      	ldr	r0, [pc, #512]	; (8002308 <main+0xa14>)
  if (HAL_MultiProcessor_Init(&huart3, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 8002106:	4622      	mov	r2, r4
 8002108:	4621      	mov	r1, r4
  huart3.Instance = USART3;
 800210a:	6018      	str	r0, [r3, #0]
  if (HAL_MultiProcessor_Init(&huart3, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 800210c:	4618      	mov	r0, r3
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800210e:	609c      	str	r4, [r3, #8]
  huart3.Init.BaudRate = 115200;
 8002110:	605f      	str	r7, [r3, #4]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002112:	615e      	str	r6, [r3, #20]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002114:	e9c3 4403 	strd	r4, r4, [r3, #12]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002118:	e9c3 4406 	strd	r4, r4, [r3, #24]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800211c:	e9c3 4408 	strd	r4, r4, [r3, #32]
  if (HAL_MultiProcessor_Init(&huart3, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 8002120:	f00b ffda 	bl	800e0d8 <HAL_MultiProcessor_Init>
 8002124:	2800      	cmp	r0, #0
 8002126:	f040 81d9 	bne.w	80024dc <main+0xbe8>
  hspi4.Instance = SPI4;
 800212a:	4b78      	ldr	r3, [pc, #480]	; (800230c <main+0xa18>)
  hspi4.Init.NSS = SPI_NSS_HARD_OUTPUT;
 800212c:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  hspi4.Instance = SPI4;
 8002130:	4977      	ldr	r1, [pc, #476]	; (8002310 <main+0xa1c>)
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8002132:	f44f 7682 	mov.w	r6, #260	; 0x104
  hspi4.Init.DataSize = SPI_DATASIZE_4BIT;
 8002136:	f44f 7940 	mov.w	r9, #768	; 0x300
  hspi4.Init.CRCPolynomial = 7;
 800213a:	2707      	movs	r7, #7
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800213c:	2408      	movs	r4, #8
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 800213e:	6098      	str	r0, [r3, #8]
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002140:	6318      	str	r0, [r3, #48]	; 0x30
  hspi4.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8002142:	619a      	str	r2, [r3, #24]
  hspi4.Instance = SPI4;
 8002144:	6019      	str	r1, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8002146:	605e      	str	r6, [r3, #4]
  hspi4.Init.DataSize = SPI_DATASIZE_4BIT;
 8002148:	f8c3 900c 	str.w	r9, [r3, #12]
  hspi4.Init.CRCPolynomial = 7;
 800214c:	62df      	str	r7, [r3, #44]	; 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800214e:	635c      	str	r4, [r3, #52]	; 0x34
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002150:	e9c3 0004 	strd	r0, r0, [r3, #16]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002154:	e9c3 0007 	strd	r0, r0, [r3, #28]
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002158:	e9c3 0009 	strd	r0, r0, [r3, #36]	; 0x24
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 800215c:	4618      	mov	r0, r3
 800215e:	f008 fa95 	bl	800a68c <HAL_SPI_Init>
 8002162:	4602      	mov	r2, r0
 8002164:	2800      	cmp	r0, #0
 8002166:	f040 81b9 	bne.w	80024dc <main+0xbe8>
  hspi3.Instance = SPI3;
 800216a:	4b6a      	ldr	r3, [pc, #424]	; (8002314 <main+0xa20>)
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800216c:	f44f 7800 	mov.w	r8, #512	; 0x200
  hspi3.Instance = SPI3;
 8002170:	4969      	ldr	r1, [pc, #420]	; (8002318 <main+0xa24>)
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8002172:	f8c3 900c 	str.w	r9, [r3, #12]
  hspi3.Instance = SPI3;
 8002176:	6019      	str	r1, [r3, #0]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8002178:	f8c3 8018 	str.w	r8, [r3, #24]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800217c:	e9c3 0001 	strd	r0, r0, [r3, #4]
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002180:	4618      	mov	r0, r3
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002182:	e9c3 2204 	strd	r2, r2, [r3, #16]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002186:	e9c3 2208 	strd	r2, r2, [r3, #32]
  hspi3.Init.CRCPolynomial = 7;
 800218a:	e9c3 270a 	strd	r2, r7, [r3, #40]	; 0x28
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800218e:	e9c3 220c 	strd	r2, r2, [r3, #48]	; 0x30
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002192:	f008 fa7b 	bl	800a68c <HAL_SPI_Init>
 8002196:	4602      	mov	r2, r0
 8002198:	2800      	cmp	r0, #0
 800219a:	f040 819f 	bne.w	80024dc <main+0xbe8>
  hspi2.Instance = SPI2;
 800219e:	4b5f      	ldr	r3, [pc, #380]	; (800231c <main+0xa28>)
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 80021a0:	f44f 6c70 	mov.w	ip, #3840	; 0xf00
  hspi2.Instance = SPI2;
 80021a4:	f8df e198 	ldr.w	lr, [pc, #408]	; 8002340 <main+0xa4c>
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80021a8:	2138      	movs	r1, #56	; 0x38
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80021aa:	f8c3 8018 	str.w	r8, [r3, #24]
  hspi2.Instance = SPI2;
 80021ae:	f8c3 e000 	str.w	lr, [r3]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 80021b2:	f8c3 c00c 	str.w	ip, [r3, #12]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80021b6:	61d9      	str	r1, [r3, #28]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80021b8:	e9c3 6001 	strd	r6, r0, [r3, #4]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80021bc:	e9c3 0004 	strd	r0, r0, [r3, #16]
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80021c0:	4618      	mov	r0, r3
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80021c2:	e9c3 2208 	strd	r2, r2, [r3, #32]
  hspi2.Init.CRCPolynomial = 7;
 80021c6:	e9c3 270a 	strd	r2, r7, [r3, #40]	; 0x28
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80021ca:	e9c3 240c 	strd	r2, r4, [r3, #48]	; 0x30
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80021ce:	f008 fa5d 	bl	800a68c <HAL_SPI_Init>
 80021d2:	4603      	mov	r3, r0
 80021d4:	2800      	cmp	r0, #0
 80021d6:	f040 8181 	bne.w	80024dc <main+0xbe8>
  hi2c4.Instance = I2C4;
 80021da:	4c51      	ldr	r4, [pc, #324]	; (8002320 <main+0xa2c>)
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80021dc:	2601      	movs	r6, #1
  hi2c4.Instance = I2C4;
 80021de:	4a51      	ldr	r2, [pc, #324]	; (8002324 <main+0xa30>)
  hi2c4.Init.Timing = 0x20404768;
 80021e0:	4f42      	ldr	r7, [pc, #264]	; (80022ec <main+0x9f8>)
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 80021e2:	4620      	mov	r0, r4
  hi2c4.Init.OwnAddress1 = 0;
 80021e4:	60a3      	str	r3, [r4, #8]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80021e6:	6223      	str	r3, [r4, #32]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80021e8:	60e6      	str	r6, [r4, #12]
  hi2c4.Init.OwnAddress2 = 0;
 80021ea:	e9c4 3304 	strd	r3, r3, [r4, #16]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80021ee:	e9c4 3306 	strd	r3, r3, [r4, #24]
  hi2c4.Init.Timing = 0x20404768;
 80021f2:	e9c4 2700 	strd	r2, r7, [r4]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 80021f6:	f005 fea3 	bl	8007f40 <HAL_I2C_Init>
 80021fa:	4601      	mov	r1, r0
 80021fc:	2800      	cmp	r0, #0
 80021fe:	f040 816d 	bne.w	80024dc <main+0xbe8>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002202:	4620      	mov	r0, r4
 8002204:	f006 f900 	bl	8008408 <HAL_I2CEx_ConfigAnalogFilter>
 8002208:	4601      	mov	r1, r0
 800220a:	2800      	cmp	r0, #0
 800220c:	f040 8166 	bne.w	80024dc <main+0xbe8>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 8002210:	4620      	mov	r0, r4
 8002212:	f006 f94b 	bl	80084ac <HAL_I2CEx_ConfigDigitalFilter>
 8002216:	4603      	mov	r3, r0
 8002218:	2800      	cmp	r0, #0
 800221a:	f040 815f 	bne.w	80024dc <main+0xbe8>
  hi2c2.Instance = I2C2;
 800221e:	4c42      	ldr	r4, [pc, #264]	; (8002328 <main+0xa34>)
 8002220:	4a42      	ldr	r2, [pc, #264]	; (800232c <main+0xa38>)
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002222:	4620      	mov	r0, r4
  hi2c2.Init.Timing = 0x20404768;
 8002224:	6067      	str	r7, [r4, #4]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002226:	6223      	str	r3, [r4, #32]
  hi2c2.Instance = I2C2;
 8002228:	6022      	str	r2, [r4, #0]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800222a:	e9c4 3602 	strd	r3, r6, [r4, #8]
  hi2c2.Init.OwnAddress2 = 0;
 800222e:	e9c4 3304 	strd	r3, r3, [r4, #16]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002232:	e9c4 3306 	strd	r3, r3, [r4, #24]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002236:	f005 fe83 	bl	8007f40 <HAL_I2C_Init>
 800223a:	4601      	mov	r1, r0
 800223c:	2800      	cmp	r0, #0
 800223e:	f040 814d 	bne.w	80024dc <main+0xbe8>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002242:	4620      	mov	r0, r4
 8002244:	f006 f8e0 	bl	8008408 <HAL_I2CEx_ConfigAnalogFilter>
 8002248:	4601      	mov	r1, r0
 800224a:	2800      	cmp	r0, #0
 800224c:	f040 8146 	bne.w	80024dc <main+0xbe8>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8002250:	4620      	mov	r0, r4
 8002252:	f006 f92b 	bl	80084ac <HAL_I2CEx_ConfigDigitalFilter>
 8002256:	2800      	cmp	r0, #0
 8002258:	f040 8140 	bne.w	80024dc <main+0xbe8>
  htim4.Instance = TIM4;
 800225c:	4c34      	ldr	r4, [pc, #208]	; (8002330 <main+0xa3c>)
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800225e:	2300      	movs	r3, #0
  htim4.Init.Period = 1100;
 8002260:	f240 424c 	movw	r2, #1100	; 0x44c
  htim4.Instance = TIM4;
 8002264:	4933      	ldr	r1, [pc, #204]	; (8002334 <main+0xa40>)
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002266:	2780      	movs	r7, #128	; 0x80
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002268:	4620      	mov	r0, r4
  htim4.Instance = TIM4;
 800226a:	6021      	str	r1, [r4, #0]
  htim4.Init.Period = 1100;
 800226c:	60e2      	str	r2, [r4, #12]
  htim4.Init.Prescaler = 0;
 800226e:	6063      	str	r3, [r4, #4]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002270:	9329      	str	r3, [sp, #164]	; 0xa4
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002272:	934e      	str	r3, [sp, #312]	; 0x138
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002274:	60a3      	str	r3, [r4, #8]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002276:	6123      	str	r3, [r4, #16]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002278:	932c      	str	r3, [sp, #176]	; 0xb0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800227a:	9312      	str	r3, [sp, #72]	; 0x48
  TIM_OC_InitTypeDef sConfigOC = {0};
 800227c:	934f      	str	r3, [sp, #316]	; 0x13c
 800227e:	9350      	str	r3, [sp, #320]	; 0x140
 8002280:	9351      	str	r3, [sp, #324]	; 0x144
 8002282:	9352      	str	r3, [sp, #328]	; 0x148
 8002284:	9353      	str	r3, [sp, #332]	; 0x14c
 8002286:	9354      	str	r3, [sp, #336]	; 0x150
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002288:	61a7      	str	r7, [r4, #24]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800228a:	e9cd 332a 	strd	r3, r3, [sp, #168]	; 0xa8
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800228e:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002292:	f009 fd91 	bl	800bdb8 <HAL_TIM_Base_Init>
 8002296:	2800      	cmp	r0, #0
 8002298:	f040 8120 	bne.w	80024dc <main+0xbe8>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800229c:	f44f 5680 	mov.w	r6, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80022a0:	a929      	add	r1, sp, #164	; 0xa4
 80022a2:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022a4:	9629      	str	r6, [sp, #164]	; 0xa4
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80022a6:	f009 f899 	bl	800b3dc <HAL_TIM_ConfigClockSource>
 80022aa:	2800      	cmp	r0, #0
 80022ac:	f040 8116 	bne.w	80024dc <main+0xbe8>
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 80022b0:	4620      	mov	r0, r4
 80022b2:	f009 fe3f 	bl	800bf34 <HAL_TIM_OC_Init>
 80022b6:	2800      	cmp	r0, #0
 80022b8:	f040 8110 	bne.w	80024dc <main+0xbe8>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1;
 80022bc:	f04f 0830 	mov.w	r8, #48	; 0x30
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022c0:	9012      	str	r0, [sp, #72]	; 0x48
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80022c2:	a910      	add	r1, sp, #64	; 0x40
 80022c4:	4620      	mov	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1;
 80022c6:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80022ca:	f00b f843 	bl	800d354 <HAL_TIMEx_MasterConfigSynchronization>
 80022ce:	4603      	mov	r3, r0
 80022d0:	2800      	cmp	r0, #0
 80022d2:	f040 8103 	bne.w	80024dc <main+0xbe8>
 80022d6:	e035      	b.n	8002344 <main+0xa50>
 80022d8:	20022ee0 	.word	0x20022ee0
 80022dc:	20022d6c 	.word	0x20022d6c
 80022e0:	40007400 	.word	0x40007400
 80022e4:	200229d0 	.word	0x200229d0
 80022e8:	40005400 	.word	0x40005400
 80022ec:	20404768 	.word	0x20404768
 80022f0:	20022f60 	.word	0x20022f60
 80022f4:	40004c00 	.word	0x40004c00
 80022f8:	20022c4c 	.word	0x20022c4c
 80022fc:	40005000 	.word	0x40005000
 8002300:	20022848 	.word	0x20022848
 8002304:	20022908 	.word	0x20022908
 8002308:	40004800 	.word	0x40004800
 800230c:	20022d84 	.word	0x20022d84
 8002310:	40013400 	.word	0x40013400
 8002314:	20022b88 	.word	0x20022b88
 8002318:	40003c00 	.word	0x40003c00
 800231c:	200227e4 	.word	0x200227e4
 8002320:	20022738 	.word	0x20022738
 8002324:	40006000 	.word	0x40006000
 8002328:	20022a54 	.word	0x20022a54
 800232c:	40005800 	.word	0x40005800
 8002330:	200228c8 	.word	0x200228c8
 8002334:	40000800 	.word	0x40000800
 8002338:	40011400 	.word	0x40011400
 800233c:	40007800 	.word	0x40007800
 8002340:	40003800 	.word	0x40003800
  sConfigOC.Pulse = 550;
 8002344:	f240 2c26 	movw	ip, #550	; 0x226
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002348:	9050      	str	r0, [sp, #320]	; 0x140
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800234a:	2208      	movs	r2, #8
 800234c:	a94e      	add	r1, sp, #312	; 0x138
 800234e:	4620      	mov	r0, r4
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8002350:	f8cd 8138 	str.w	r8, [sp, #312]	; 0x138
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002354:	9352      	str	r3, [sp, #328]	; 0x148
  sConfigOC.Pulse = 550;
 8002356:	f8cd c13c 	str.w	ip, [sp, #316]	; 0x13c
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800235a:	f00a f88b 	bl	800c474 <HAL_TIM_OC_ConfigChannel>
 800235e:	2800      	cmp	r0, #0
 8002360:	f040 80bc 	bne.w	80024dc <main+0xbe8>
  HAL_TIM_MspPostInit(&htim4);
 8002364:	4620      	mov	r0, r4
  hiwdg.Instance = IWDG;
 8002366:	4c5e      	ldr	r4, [pc, #376]	; (80024e0 <main+0xbec>)
  HAL_TIM_MspPostInit(&htim4);
 8002368:	f001 fbf8 	bl	8003b5c <HAL_TIM_MspPostInit>
  hiwdg.Instance = IWDG;
 800236c:	4b5d      	ldr	r3, [pc, #372]	; (80024e4 <main+0xbf0>)
  hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
 800236e:	2106      	movs	r1, #6
  hiwdg.Init.Window = 4095;
 8002370:	f640 72ff 	movw	r2, #4095	; 0xfff
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8002374:	4618      	mov	r0, r3
  hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
 8002376:	e9c3 4100 	strd	r4, r1, [r3]
  hiwdg.Init.Reload = 4095;
 800237a:	e9c3 2202 	strd	r2, r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 800237e:	f006 f8e5 	bl	800854c <HAL_IWDG_Init>
 8002382:	2800      	cmp	r0, #0
 8002384:	f040 80aa 	bne.w	80024dc <main+0xbe8>
  htim14.Instance = TIM14;
 8002388:	4b57      	ldr	r3, [pc, #348]	; (80024e8 <main+0xbf4>)
  htim14.Init.Period = 10800;
 800238a:	f642 2230 	movw	r2, #10800	; 0x2a30
  htim14.Instance = TIM14;
 800238e:	4957      	ldr	r1, [pc, #348]	; (80024ec <main+0xbf8>)
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002390:	6118      	str	r0, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002392:	619f      	str	r7, [r3, #24]
  htim14.Instance = TIM14;
 8002394:	6019      	str	r1, [r3, #0]
  htim14.Init.Period = 10800;
 8002396:	60da      	str	r2, [r3, #12]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002398:	e9c3 0001 	strd	r0, r0, [r3, #4]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 800239c:	4618      	mov	r0, r3
 800239e:	f009 fd0b 	bl	800bdb8 <HAL_TIM_Base_Init>
 80023a2:	4603      	mov	r3, r0
 80023a4:	2800      	cmp	r0, #0
 80023a6:	f040 8099 	bne.w	80024dc <main+0xbe8>
  htim5.Instance = TIM5;
 80023aa:	4c51      	ldr	r4, [pc, #324]	; (80024f0 <main+0xbfc>)
  htim5.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 80023ac:	2110      	movs	r1, #16
  htim5.Instance = TIM5;
 80023ae:	4851      	ldr	r0, [pc, #324]	; (80024f4 <main+0xc00>)
  htim5.Init.Period = 4;
 80023b0:	2204      	movs	r2, #4
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80023b2:	9325      	str	r3, [sp, #148]	; 0x94
  htim5.Instance = TIM5;
 80023b4:	6020      	str	r0, [r4, #0]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80023b6:	4620      	mov	r0, r4
  htim5.Init.Prescaler = 0;
 80023b8:	6063      	str	r3, [r4, #4]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023ba:	6123      	str	r3, [r4, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023bc:	61a3      	str	r3, [r4, #24]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80023be:	9328      	str	r3, [sp, #160]	; 0xa0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023c0:	930f      	str	r3, [sp, #60]	; 0x3c
  htim5.Init.Period = 4;
 80023c2:	e9c4 1202 	strd	r1, r2, [r4, #8]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80023c6:	e9cd 3326 	strd	r3, r3, [sp, #152]	; 0x98
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023ca:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80023ce:	f009 fcf3 	bl	800bdb8 <HAL_TIM_Base_Init>
 80023d2:	2800      	cmp	r0, #0
 80023d4:	f040 8082 	bne.w	80024dc <main+0xbe8>
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80023d8:	a925      	add	r1, sp, #148	; 0x94
 80023da:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023dc:	9625      	str	r6, [sp, #148]	; 0x94
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80023de:	f008 fffd 	bl	800b3dc <HAL_TIM_ConfigClockSource>
 80023e2:	4603      	mov	r3, r0
 80023e4:	2800      	cmp	r0, #0
 80023e6:	d179      	bne.n	80024dc <main+0xbe8>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80023e8:	4620      	mov	r0, r4
 80023ea:	a90d      	add	r1, sp, #52	; 0x34
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023ec:	930d      	str	r3, [sp, #52]	; 0x34
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023ee:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80023f0:	f00a ffb0 	bl	800d354 <HAL_TIMEx_MasterConfigSynchronization>
 80023f4:	2800      	cmp	r0, #0
 80023f6:	d171      	bne.n	80024dc <main+0xbe8>
  TIM5->CR1 |= (1 << 3);		// one pulse mode
 80023f8:	4c3e      	ldr	r4, [pc, #248]	; (80024f4 <main+0xc00>)
  HAL_NVIC_SetPriority(USART2_IRQn, 6, 0);
 80023fa:	2200      	movs	r2, #0
 80023fc:	2106      	movs	r1, #6
 80023fe:	2026      	movs	r0, #38	; 0x26
  TIM5->CR1 |= (1 << 3);		// one pulse mode
 8002400:	6823      	ldr	r3, [r4, #0]
  osMutexDef(myMutex01);
 8002402:	4616      	mov	r6, r2
  TIM5->CR1 |= (1 << 3);		// one pulse mode
 8002404:	f043 0308 	orr.w	r3, r3, #8
 8002408:	6023      	str	r3, [r4, #0]
  HAL_NVIC_SetPriority(USART2_IRQn, 6, 0);
 800240a:	f003 f8b7 	bl	800557c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 800240e:	2026      	movs	r0, #38	; 0x26
 8002410:	f003 f8fa 	bl	8005608 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(USART6_IRQn, 6, 0);
 8002414:	4632      	mov	r2, r6
 8002416:	2106      	movs	r1, #6
 8002418:	2047      	movs	r0, #71	; 0x47
 800241a:	f003 f8af 	bl	800557c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART6_IRQn);
 800241e:	2047      	movs	r0, #71	; 0x47
 8002420:	f003 f8f2 	bl	8005608 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(ADC_IRQn, 6, 0);
 8002424:	4632      	mov	r2, r6
 8002426:	2106      	movs	r1, #6
 8002428:	2012      	movs	r0, #18
 800242a:	f003 f8a7 	bl	800557c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ADC_IRQn);
 800242e:	2012      	movs	r0, #18
 8002430:	f003 f8ea 	bl	8005608 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 6, 0);
 8002434:	4632      	mov	r2, r6
 8002436:	2106      	movs	r1, #6
 8002438:	2028      	movs	r0, #40	; 0x28
 800243a:	f003 f89f 	bl	800557c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800243e:	2028      	movs	r0, #40	; 0x28
 8002440:	f003 f8e2 	bl	8005608 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 1, 0);
 8002444:	4632      	mov	r2, r6
 8002446:	2101      	movs	r1, #1
 8002448:	202d      	movs	r0, #45	; 0x2d
 800244a:	f003 f897 	bl	800557c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 800244e:	202d      	movs	r0, #45	; 0x2d
 8002450:	f003 f8da 	bl	8005608 <HAL_NVIC_EnableIRQ>
  myMutex01Handle = osMutexCreate(osMutex(myMutex01));
 8002454:	a83d      	add	r0, sp, #244	; 0xf4
  ssicontentHandle = osSemaphoreCreate(osSemaphore(ssicontent), 1);
 8002456:	4c28      	ldr	r4, [pc, #160]	; (80024f8 <main+0xc04>)
  osMutexDef(myMutex01);
 8002458:	e9cd 663d 	strd	r6, r6, [sp, #244]	; 0xf4
  myMutex01Handle = osMutexCreate(osMutex(myMutex01));
 800245c:	f00d fe8a 	bl	8010174 <osMutexCreate>
 8002460:	4b26      	ldr	r3, [pc, #152]	; (80024fc <main+0xc08>)
  ssicontentHandle = osSemaphoreCreate(osSemaphore(ssicontent), 1);
 8002462:	2101      	movs	r1, #1
  osSemaphoreDef(ssicontent);
 8002464:	9641      	str	r6, [sp, #260]	; 0x104
  myMutex01Handle = osMutexCreate(osMutex(myMutex01));
 8002466:	6018      	str	r0, [r3, #0]
  ssicontentHandle = osSemaphoreCreate(osSemaphore(ssicontent), 1);
 8002468:	a841      	add	r0, sp, #260	; 0x104
  osSemaphoreDef(ssicontent);
 800246a:	9642      	str	r6, [sp, #264]	; 0x108
  ssicontentHandle = osSemaphoreCreate(osSemaphore(ssicontent), 1);
 800246c:	f00d fede 	bl	801022c <osSemaphoreCreate>
  osTimerDef(myTimer01, Callback01);
 8002470:	4b23      	ldr	r3, [pc, #140]	; (8002500 <main+0xc0c>)
  myTimer01Handle = osTimerCreate(osTimer(myTimer01), osTimerPeriodic, NULL);
 8002472:	4632      	mov	r2, r6
  ssicontentHandle = osSemaphoreCreate(osSemaphore(ssicontent), 1);
 8002474:	6020      	str	r0, [r4, #0]
  myTimer01Handle = osTimerCreate(osTimer(myTimer01), osTimerPeriodic, NULL);
 8002476:	2101      	movs	r1, #1
 8002478:	a845      	add	r0, sp, #276	; 0x114
  osMessageQDef(myQueue01, 256, uint16_t);
 800247a:	4c22      	ldr	r4, [pc, #136]	; (8002504 <main+0xc10>)
  osTimerDef(myTimer01, Callback01);
 800247c:	9345      	str	r3, [sp, #276]	; 0x114
 800247e:	9646      	str	r6, [sp, #280]	; 0x118
  myTimer01Handle = osTimerCreate(osTimer(myTimer01), osTimerPeriodic, NULL);
 8002480:	f00d fe5a 	bl	8010138 <osTimerCreate>
 8002484:	4b20      	ldr	r3, [pc, #128]	; (8002508 <main+0xc14>)
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 1024);
 8002486:	f104 0710 	add.w	r7, r4, #16
  myTimer01Handle = osTimerCreate(osTimer(myTimer01), osTimerPeriodic, NULL);
 800248a:	6018      	str	r0, [r3, #0]
  osMessageQDef(myQueue01, 256, uint16_t);
 800248c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002490:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
  myQueue01Handle = osMessageCreate(osMessageQ(myQueue01), NULL);
 8002494:	4628      	mov	r0, r5
 8002496:	4631      	mov	r1, r6
 8002498:	f00d ff20 	bl	80102dc <osMessageCreate>
 800249c:	4b1b      	ldr	r3, [pc, #108]	; (800250c <main+0xc18>)
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 1024);
 800249e:	ad4e      	add	r5, sp, #312	; 0x138
  osThreadDef(LPTask, StarLPTask, osPriorityLow, 0, 1024);
 80024a0:	342c      	adds	r4, #44	; 0x2c
  myQueue01Handle = osMessageCreate(osMessageQ(myQueue01), NULL);
 80024a2:	6018      	str	r0, [r3, #0]
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 1024);
 80024a4:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 80024a6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80024a8:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 80024ac:	e885 0007 	stmia.w	r5, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80024b0:	4631      	mov	r1, r6
 80024b2:	a84e      	add	r0, sp, #312	; 0x138
 80024b4:	f00d fe0e 	bl	80100d4 <osThreadCreate>
 80024b8:	4b15      	ldr	r3, [pc, #84]	; (8002510 <main+0xc1c>)
  osThreadDef(LPTask, StarLPTask, osPriorityLow, 0, 1024);
 80024ba:	ad55      	add	r5, sp, #340	; 0x154
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80024bc:	6018      	str	r0, [r3, #0]
  osThreadDef(LPTask, StarLPTask, osPriorityLow, 0, 1024);
 80024be:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80024c0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80024c2:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80024c6:	e885 0007 	stmia.w	r5, {r0, r1, r2}
  LPTaskHandle = osThreadCreate(osThread(LPTask), NULL);
 80024ca:	4631      	mov	r1, r6
 80024cc:	a855      	add	r0, sp, #340	; 0x154
 80024ce:	f00d fe01 	bl	80100d4 <osThreadCreate>
 80024d2:	4b10      	ldr	r3, [pc, #64]	; (8002514 <main+0xc20>)
 80024d4:	6018      	str	r0, [r3, #0]
  osKernelStart();
 80024d6:	f00d fdef 	bl	80100b8 <osKernelStart>
 80024da:	e7fe      	b.n	80024da <main+0xbe6>
    Error_Handler();
 80024dc:	f7ff f98a 	bl	80017f4 <Error_Handler>
 80024e0:	40003000 	.word	0x40003000
 80024e4:	20022a20 	.word	0x20022a20
 80024e8:	200230a4 	.word	0x200230a4
 80024ec:	40002000 	.word	0x40002000
 80024f0:	20022aa8 	.word	0x20022aa8
 80024f4:	40000c00 	.word	0x40000c00
 80024f8:	20022e48 	.word	0x20022e48
 80024fc:	20023124 	.word	0x20023124
 8002500:	08001005 	.word	0x08001005
 8002504:	08022ea8 	.word	0x08022ea8
 8002508:	20022ecc 	.word	0x20022ecc
 800250c:	20022fe0 	.word	0x20022fe0
 8002510:	20022734 	.word	0x20022734
 8002514:	20022a1c 	.word	0x20022a1c

08002518 <StartDefaultTask>:
{
 8002518:	b5f0      	push	{r4, r5, r6, r7, lr}
 800251a:	b085      	sub	sp, #20
	printf("Detector STM_UUID=%lx %lx %lx, SW Ver=%d.%d, Build=%d\n", STM32_UUID[0], STM32_UUID[1], STM32_UUID[2],	MAJORVERSION, MINORVERSION, BUILDNO);
 800251c:	f242 7611 	movw	r6, #10001	; 0x2711
  MX_USB_DEVICE_Init();
 8002520:	f01b ffe2 	bl	801e4e8 <MX_USB_DEVICE_Init>
	printf("Detector STM_UUID=%lx %lx %lx, SW Ver=%d.%d, Build=%d\n", STM32_UUID[0], STM32_UUID[1], STM32_UUID[2],	MAJORVERSION, MINORVERSION, BUILDNO);
 8002524:	2509      	movs	r5, #9
  MX_LWIP_Init();
 8002526:	f00c fc41 	bl	800edac <MX_LWIP_Init>
	printf("\n\n-------------------------------------------------------------------\n");
 800252a:	487d      	ldr	r0, [pc, #500]	; (8002720 <StartDefaultTask+0x208>)
 800252c:	f01d fbf4 	bl	801fd18 <puts>
	printf("Detector STM_UUID=%lx %lx %lx, SW Ver=%d.%d, Build=%d\n", STM32_UUID[0], STM32_UUID[1], STM32_UUID[2],	MAJORVERSION, MINORVERSION, BUILDNO);
 8002530:	2400      	movs	r4, #0
 8002532:	4b7c      	ldr	r3, [pc, #496]	; (8002724 <StartDefaultTask+0x20c>)
 8002534:	4a7c      	ldr	r2, [pc, #496]	; (8002728 <StartDefaultTask+0x210>)
 8002536:	497d      	ldr	r1, [pc, #500]	; (800272c <StartDefaultTask+0x214>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	6812      	ldr	r2, [r2, #0]
 800253c:	6809      	ldr	r1, [r1, #0]
 800253e:	487c      	ldr	r0, [pc, #496]	; (8002730 <StartDefaultTask+0x218>)
 8002540:	9400      	str	r4, [sp, #0]
 8002542:	e9cd 5601 	strd	r5, r6, [sp, #4]
 8002546:	f01d fb5f 	bl	801fc08 <iprintf>
	if (!(netif_is_link_up(&gnetif))) {
 800254a:	4b7a      	ldr	r3, [pc, #488]	; (8002734 <StartDefaultTask+0x21c>)
 800254c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002550:	075b      	lsls	r3, r3, #29
 8002552:	d41d      	bmi.n	8002590 <StartDefaultTask+0x78>
		printf("LAN interface appears disconnected\n\r");
 8002554:	4878      	ldr	r0, [pc, #480]	; (8002738 <StartDefaultTask+0x220>)
 8002556:	2432      	movs	r4, #50	; 0x32
			HAL_GPIO_WritePin(GPIOD, LED_D5_Pin, GPIO_PIN_SET);	// Splat D5 led on
 8002558:	4d78      	ldr	r5, [pc, #480]	; (800273c <StartDefaultTask+0x224>)
		printf("LAN interface appears disconnected\n\r");
 800255a:	f01d fb55 	bl	801fc08 <iprintf>
			osDelay(50);
 800255e:	2032      	movs	r0, #50	; 0x32
 8002560:	f00d fde2 	bl	8010128 <osDelay>
			HAL_GPIO_WritePin(GPIOD, LED_D5_Pin, GPIO_PIN_SET);	// Splat D5 led on
 8002564:	2201      	movs	r2, #1
 8002566:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800256a:	4628      	mov	r0, r5
 800256c:	f005 fb50 	bl	8007c10 <HAL_GPIO_WritePin>
			osDelay(50);
 8002570:	2032      	movs	r0, #50	; 0x32
 8002572:	f00d fdd9 	bl	8010128 <osDelay>
			HAL_GPIO_WritePin(GPIOD, LED_D5_Pin, GPIO_PIN_RESET);	// Splat D5 led off
 8002576:	2200      	movs	r2, #0
 8002578:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800257c:	4628      	mov	r0, r5
 800257e:	f005 fb47 	bl	8007c10 <HAL_GPIO_WritePin>
		for (i = 0; i < 50; i++) {
 8002582:	3c01      	subs	r4, #1
 8002584:	d1eb      	bne.n	800255e <StartDefaultTask+0x46>
		printf("************* REBOOTING **************\n");
 8002586:	486e      	ldr	r0, [pc, #440]	; (8002740 <StartDefaultTask+0x228>)
 8002588:	f01d fbc6 	bl	801fd18 <puts>
		rebootme();
 800258c:	f7ff f842 	bl	8001614 <rebootme>
	netif = netif_default;
 8002590:	4b6c      	ldr	r3, [pc, #432]	; (8002744 <StartDefaultTask+0x22c>)
	globalfreeze = 0;		// Allow UDP streaming
 8002592:	4a6d      	ldr	r2, [pc, #436]	; (8002748 <StartDefaultTask+0x230>)
	netif = netif_default;
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	4f6d      	ldr	r7, [pc, #436]	; (800274c <StartDefaultTask+0x234>)
	netif_set_link_callback(netif, netif_link_callbk_fn);
 8002598:	4618      	mov	r0, r3
 800259a:	496d      	ldr	r1, [pc, #436]	; (8002750 <StartDefaultTask+0x238>)
	netif = netif_default;
 800259c:	603b      	str	r3, [r7, #0]
	globalfreeze = 0;		// Allow UDP streaming
 800259e:	6014      	str	r4, [r2, #0]
	netif_set_link_callback(netif, netif_link_callbk_fn);
 80025a0:	f013 f8f0 	bl	8015784 <netif_set_link_callback>
	netif_set_status_callback(netif, netif_status_callbk_fn);
 80025a4:	6838      	ldr	r0, [r7, #0]
 80025a6:	496b      	ldr	r1, [pc, #428]	; (8002754 <StartDefaultTask+0x23c>)
 80025a8:	f013 f8a8 	bl	80156fc <netif_set_status_callback>
	statuspkt.uid = BUILDNO;		// 16 bits
 80025ac:	4b6a      	ldr	r3, [pc, #424]	; (8002758 <StartDefaultTask+0x240>)
	statuspkt.adctrigoff = TRIG_THRES;
 80025ae:	2264      	movs	r2, #100	; 0x64
	t2cap[0] = 44444444;
 80025b0:	496a      	ldr	r1, [pc, #424]	; (800275c <StartDefaultTask+0x244>)
	statuspkt.uid = BUILDNO;		// 16 bits
 80025b2:	f8a3 605c 	strh.w	r6, [r3, #92]	; 0x5c
	statuspkt.majorversion = MAJORVERSION;
 80025b6:	f883 4070 	strb.w	r4, [r3, #112]	; 0x70
	statuspkt.minorversion = MINORVERSION;
 80025ba:	f883 5071 	strb.w	r5, [r3, #113]	; 0x71
	statuspkt.udppknum = 0;
 80025be:	601c      	str	r4, [r3, #0]
	statuspkt.sysuptime = 0;
 80025c0:	665c      	str	r4, [r3, #100]	; 0x64
	statuspkt.netuptime = 0;
 80025c2:	669c      	str	r4, [r3, #104]	; 0x68
	statuspkt.gpsuptime = 0;
 80025c4:	66dc      	str	r4, [r3, #108]	; 0x6c
	statuspkt.adcpktssent = 0;
 80025c6:	f8a3 405e 	strh.w	r4, [r3, #94]	; 0x5e
	statuspkt.adctrigoff = TRIG_THRES;
 80025ca:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
	statuspkt.adcudpover = 0;		// debug use count overruns
 80025ce:	679c      	str	r4, [r3, #120]	; 0x78
	statuspkt.trigcount = 0;		// debug use adc trigger count
 80025d0:	67dc      	str	r4, [r3, #124]	; 0x7c
	statuspkt.udpsent = 0;	// debug use adc udp sample packet sent count
 80025d2:	f8c3 4080 	str.w	r4, [r3, #128]	; 0x80
	statuspkt.bconf = 0;
 80025d6:	f8c3 4090 	str.w	r4, [r3, #144]	; 0x90
	statuspkt.bconf |= 0x01;	// splat board version 1
 80025da:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
	t2cap[0] = 44444444;
 80025de:	4860      	ldr	r0, [pc, #384]	; (8002760 <StartDefaultTask+0x248>)
	statuspkt.bconf |= 0x01;	// splat board version 1
 80025e0:	f042 0201 	orr.w	r2, r2, #1
	t2cap[0] = 44444444;
 80025e4:	6008      	str	r0, [r1, #0]
	statuspkt.bconf |= 0x01;	// splat board version 1
 80025e6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	stat = setupneo();
 80025ea:	f000 fa0d 	bl	8002a08 <setupneo>
	if (stat != HAL_OK) {
 80025ee:	2800      	cmp	r0, #0
 80025f0:	f040 8092 	bne.w	8002718 <StartDefaultTask+0x200>
	initsplat();
 80025f4:	f000 fe64 	bl	80032c0 <initsplat>
	printf("Setting up timers\n");
 80025f8:	485a      	ldr	r0, [pc, #360]	; (8002764 <StartDefaultTask+0x24c>)
 80025fa:	f01d fb8d 	bl	801fd18 <puts>
	if (xSemaphoreGive(ssicontentHandle) != pdTRUE) {	// give the ssi generation semaphore
 80025fe:	2300      	movs	r3, #0
 8002600:	4a59      	ldr	r2, [pc, #356]	; (8002768 <StartDefaultTask+0x250>)
 8002602:	4619      	mov	r1, r3
	TIM_CCxChannelCmd(htim2.Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);		// precision uS timer
 8002604:	4c59      	ldr	r4, [pc, #356]	; (800276c <StartDefaultTask+0x254>)
	if (xSemaphoreGive(ssicontentHandle) != pdTRUE) {	// give the ssi generation semaphore
 8002606:	6810      	ldr	r0, [r2, #0]
 8002608:	461a      	mov	r2, r3
 800260a:	f00e f8a3 	bl	8010754 <xQueueGenericSend>
	HAL_TIM_Base_Start_IT(&htim6);		// basic packet timestamp 32 bits
 800260e:	4858      	ldr	r0, [pc, #352]	; (8002770 <StartDefaultTask+0x258>)
 8002610:	f008 fe5e 	bl	800b2d0 <HAL_TIM_Base_Start_IT>
	TIM_CCxChannelCmd(htim2.Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);		// precision uS timer
 8002614:	2200      	movs	r2, #0
 8002616:	6820      	ldr	r0, [r4, #0]
 8002618:	4611      	mov	r1, r2
 800261a:	f00a fc45 	bl	800cea8 <TIM_CCxChannelCmd>
	TIM_CCxChannelCmd(htim2.Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);		// precision uS timer
 800261e:	6820      	ldr	r0, [r4, #0]
 8002620:	2200      	movs	r2, #0
 8002622:	2104      	movs	r1, #4
 8002624:	f00a fc40 	bl	800cea8 <TIM_CCxChannelCmd>
	TIM_CCxChannelCmd(htim2.Instance, TIM_CHANNEL_4, TIM_CCx_DISABLE);		// precision uS timer
 8002628:	2200      	movs	r2, #0
 800262a:	6820      	ldr	r0, [r4, #0]
 800262c:	210c      	movs	r1, #12
 800262e:	f00a fc3b 	bl	800cea8 <TIM_CCxChannelCmd>
	HAL_TIM_IC_Stop_DMA(&htim2, TIM_CHANNEL_1);		// precision uS timer
 8002632:	2100      	movs	r1, #0
 8002634:	4620      	mov	r0, r4
 8002636:	f00a fdbf 	bl	800d1b8 <HAL_TIM_IC_Stop_DMA>
	HAL_TIM_IC_Stop_DMA(&htim2, TIM_CHANNEL_2);		// precision uS timer
 800263a:	2104      	movs	r1, #4
 800263c:	4620      	mov	r0, r4
 800263e:	f00a fdbb 	bl	800d1b8 <HAL_TIM_IC_Stop_DMA>
	HAL_TIM_IC_Stop_DMA(&htim2, TIM_CHANNEL_4);		// precision uS timer
 8002642:	210c      	movs	r1, #12
 8002644:	4620      	mov	r0, r4
 8002646:	f00a fdb7 	bl	800d1b8 <HAL_TIM_IC_Stop_DMA>
	if ((err = HAL_TIM_IC_Start_DMA(&htim2, TIM_CHANNEL_3, t2cap, (sizeof(t2cap) / 4))) != HAL_OK) {
 800264a:	4620      	mov	r0, r4
 800264c:	2301      	movs	r3, #1
 800264e:	4a43      	ldr	r2, [pc, #268]	; (800275c <StartDefaultTask+0x244>)
 8002650:	2108      	movs	r1, #8
 8002652:	f00a fc87 	bl	800cf64 <HAL_TIM_IC_Start_DMA>
 8002656:	4605      	mov	r5, r0
 8002658:	2800      	cmp	r0, #0
 800265a:	d157      	bne.n	800270c <StartDefaultTask+0x1f4>
	TIM_CCxChannelCmd(htim2.Instance, TIM_CHANNEL_3, TIM_CCx_ENABLE);	// capture precision timer
 800265c:	6820      	ldr	r0, [r4, #0]
 800265e:	2201      	movs	r2, #1
 8002660:	2108      	movs	r1, #8
	myip = ip.addr;
 8002662:	4c44      	ldr	r4, [pc, #272]	; (8002774 <StartDefaultTask+0x25c>)
	TIM_CCxChannelCmd(htim2.Instance, TIM_CHANNEL_3, TIM_CCx_ENABLE);	// capture precision timer
 8002664:	f00a fc20 	bl	800cea8 <TIM_CCxChannelCmd>
	dhcp = netif_dhcp_data(netif);		// do not call this too early
 8002668:	683b      	ldr	r3, [r7, #0]
	printf("*****************************************\n");
 800266a:	4843      	ldr	r0, [pc, #268]	; (8002778 <StartDefaultTask+0x260>)
	ip = dhcp->offered_ip_addr;
 800266c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	uip = locateudp();
 800266e:	4e43      	ldr	r6, [pc, #268]	; (800277c <StartDefaultTask+0x264>)
	myip = ip.addr;
 8002670:	69db      	ldr	r3, [r3, #28]
 8002672:	6023      	str	r3, [r4, #0]
	printf("*****************************************\n");
 8002674:	f01d fb50 	bl	801fd18 <puts>
	printf("This unit's IP address is %d:%d:%d:%d\n", myip & 0xFF, (myip & 0xFF00) >> 8, (myip & 0xFF0000) >> 16,
 8002678:	6821      	ldr	r1, [r4, #0]
 800267a:	4841      	ldr	r0, [pc, #260]	; (8002780 <StartDefaultTask+0x268>)
 800267c:	0e0a      	lsrs	r2, r1, #24
 800267e:	f3c1 4307 	ubfx	r3, r1, #16, #8
	while (lptask_init_done == 0)
 8002682:	4c40      	ldr	r4, [pc, #256]	; (8002784 <StartDefaultTask+0x26c>)
	printf("This unit's IP address is %d:%d:%d:%d\n", myip & 0xFF, (myip & 0xFF00) >> 8, (myip & 0xFF0000) >> 16,
 8002684:	9200      	str	r2, [sp, #0]
 8002686:	f3c1 2207 	ubfx	r2, r1, #8, #8
 800268a:	b2c9      	uxtb	r1, r1
 800268c:	f01d fabc 	bl	801fc08 <iprintf>
	printf("*****************************************\n");
 8002690:	4839      	ldr	r0, [pc, #228]	; (8002778 <StartDefaultTask+0x260>)
 8002692:	f01d fb41 	bl	801fd18 <puts>
	initialapisn();	// get initial s/n and UDP target; reboots if fails
 8002696:	f002 fa8b 	bl	8004bb0 <initialapisn>
	osDelay(1000);
 800269a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800269e:	f00d fd43 	bl	8010128 <osDelay>
	printf("Starting httpd web server\n");
 80026a2:	4839      	ldr	r0, [pc, #228]	; (8002788 <StartDefaultTask+0x270>)
 80026a4:	f01d fb38 	bl	801fd18 <puts>
	httpd_init();		// start the www server
 80026a8:	f011 fa68 	bl	8013b7c <httpd_init>
	init_httpd_ssi();	// set up the embedded tag handler
 80026ac:	f002 fa2c 	bl	8004b08 <init_httpd_ssi>
	printf("Warming up the sonic phaser\n");
 80026b0:	4836      	ldr	r0, [pc, #216]	; (800278c <StartDefaultTask+0x274>)
 80026b2:	f01d fb31 	bl	801fd18 <puts>
	HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, phaser_wav, sizeof(phaser_wav),
 80026b6:	2208      	movs	r2, #8
 80026b8:	4629      	mov	r1, r5
 80026ba:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80026be:	9200      	str	r2, [sp, #0]
 80026c0:	4833      	ldr	r0, [pc, #204]	; (8002790 <StartDefaultTask+0x278>)
 80026c2:	4a34      	ldr	r2, [pc, #208]	; (8002794 <StartDefaultTask+0x27c>)
 80026c4:	f003 f89a 	bl	80057fc <HAL_DAC_Start_DMA>
	HAL_TIM_Base_Start(&htim7);		// fast interval DAC timer sample rate
 80026c8:	4833      	ldr	r0, [pc, #204]	; (8002798 <StartDefaultTask+0x280>)
 80026ca:	f008 fd7f 	bl	800b1cc <HAL_TIM_Base_Start>
	xTaskToNotify = xTaskGetCurrentTaskHandle();
 80026ce:	f00f f8fd 	bl	80118cc <xTaskGetCurrentTaskHandle>
 80026d2:	4b32      	ldr	r3, [pc, #200]	; (800279c <StartDefaultTask+0x284>)
 80026d4:	6018      	str	r0, [r3, #0]
	uip = locateudp();
 80026d6:	f001 fe67 	bl	80043a8 <locateudp>
	main_init_done = 1; // let lptask now main has initialised
 80026da:	4b31      	ldr	r3, [pc, #196]	; (80027a0 <StartDefaultTask+0x288>)
 80026dc:	2201      	movs	r2, #1
	uip = locateudp();
 80026de:	6030      	str	r0, [r6, #0]
	printf("Waiting for lptask\n");
 80026e0:	4830      	ldr	r0, [pc, #192]	; (80027a4 <StartDefaultTask+0x28c>)
	main_init_done = 1; // let lptask now main has initialised
 80026e2:	601a      	str	r2, [r3, #0]
	printf("Waiting for lptask\n");
 80026e4:	f01d fb18 	bl	801fd18 <puts>
	while (lptask_init_done == 0)
 80026e8:	6823      	ldr	r3, [r4, #0]
 80026ea:	b92b      	cbnz	r3, 80026f8 <StartDefaultTask+0x1e0>
		osDelay(100); // hold off starting udp railgun until LPtask has initalised
 80026ec:	2064      	movs	r0, #100	; 0x64
 80026ee:	f00d fd1b 	bl	8010128 <osDelay>
	while (lptask_init_done == 0)
 80026f2:	6823      	ldr	r3, [r4, #0]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d0f9      	beq.n	80026ec <StartDefaultTask+0x1d4>
	startadc();		// start the ADC DMA loop
 80026f8:	f7fe f9e2 	bl	8000ac0 <startadc>
		startudp(uip);		// should never return
 80026fc:	6830      	ldr	r0, [r6, #0]
 80026fe:	f001 fe87 	bl	8004410 <startudp>
		printf("UDP stream exited!!!\n\r");
 8002702:	4829      	ldr	r0, [pc, #164]	; (80027a8 <StartDefaultTask+0x290>)
 8002704:	f01d fa80 	bl	801fc08 <iprintf>
		rebootme();
 8002708:	f7fe ff84 	bl	8001614 <rebootme>
		printf("TIM_Base_Start_DMA err %i", err);
 800270c:	4601      	mov	r1, r0
 800270e:	4827      	ldr	r0, [pc, #156]	; (80027ac <StartDefaultTask+0x294>)
 8002710:	f01d fa7a 	bl	801fc08 <iprintf>
		Error_Handler();
 8002714:	f7ff f86e 	bl	80017f4 <Error_Handler>
		printf("Neo7 setup returned HAL error\n\r");	// but don't reboot
 8002718:	4825      	ldr	r0, [pc, #148]	; (80027b0 <StartDefaultTask+0x298>)
 800271a:	f01d fa75 	bl	801fc08 <iprintf>
 800271e:	e769      	b.n	80025f4 <StartDefaultTask+0xdc>
 8002720:	080234b8 	.word	0x080234b8
 8002724:	1ff0f428 	.word	0x1ff0f428
 8002728:	1ff0f424 	.word	0x1ff0f424
 800272c:	1ff0f420 	.word	0x1ff0f420
 8002730:	08023500 	.word	0x08023500
 8002734:	20023738 	.word	0x20023738
 8002738:	08023538 	.word	0x08023538
 800273c:	40020c00 	.word	0x40020c00
 8002740:	08023560 	.word	0x08023560
 8002744:	20035f9c 	.word	0x20035f9c
 8002748:	20023270 	.word	0x20023270
 800274c:	20022730 	.word	0x20022730
 8002750:	08001641 	.word	0x08001641
 8002754:	08000ff9 	.word	0x08000ff9
 8002758:	20022674 	.word	0x20022674
 800275c:	20022720 	.word	0x20022720
 8002760:	02a62b1c 	.word	0x02a62b1c
 8002764:	080235a8 	.word	0x080235a8
 8002768:	20022e48 	.word	0x20022e48
 800276c:	20022fe4 	.word	0x20022fe4
 8002770:	20022e4c 	.word	0x20022e4c
 8002774:	20022aa4 	.word	0x20022aa4
 8002778:	080235d8 	.word	0x080235d8
 800277c:	20022aa0 	.word	0x20022aa0
 8002780:	08023604 	.word	0x08023604
 8002784:	20001530 	.word	0x20001530
 8002788:	0802362c 	.word	0x0802362c
 800278c:	08023648 	.word	0x08023648
 8002790:	20022d6c 	.word	0x20022d6c
 8002794:	0802371c 	.word	0x0802371c
 8002798:	200230e4 	.word	0x200230e4
 800279c:	20000838 	.word	0x20000838
 80027a0:	20001534 	.word	0x20001534
 80027a4:	08023664 	.word	0x08023664
 80027a8:	08023678 	.word	0x08023678
 80027ac:	080235bc 	.word	0x080235bc
 80027b0:	08023588 	.word	0x08023588

080027b4 <assert_failed>:
{
  /* USER CODE BEGIN 6 */
	/* User can add his own implementation to report the file name and line number,
	 tex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 80027b4:	4770      	bx	lr
 80027b6:	bf00      	nop

080027b8 <__io_putchar>:
/**
 * @brief  Retargets the C library printf function to the USART.
 * @param  None
 * @retval None
 */
PUTCHAR_PROTOTYPE {
 80027b8:	b500      	push	{lr}
	/* Place your implementation of fputc here */
	/* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
	if (ch == '\n')
 80027ba:	280a      	cmp	r0, #10
PUTCHAR_PROTOTYPE {
 80027bc:	b083      	sub	sp, #12
 80027be:	9001      	str	r0, [sp, #4]
	if (ch == '\n')
 80027c0:	d009      	beq.n	80027d6 <__io_putchar+0x1e>
		HAL_UART_Transmit(&huart2, "\r\n", 2, 10);
	else
		HAL_UART_Transmit(&huart2, &ch, 1, 10);
 80027c2:	230a      	movs	r3, #10
 80027c4:	2201      	movs	r2, #1
 80027c6:	a901      	add	r1, sp, #4
 80027c8:	4808      	ldr	r0, [pc, #32]	; (80027ec <__io_putchar+0x34>)
 80027ca:	f00b fb61 	bl	800de90 <HAL_UART_Transmit>
	return ch;
}
 80027ce:	9801      	ldr	r0, [sp, #4]
 80027d0:	b003      	add	sp, #12
 80027d2:	f85d fb04 	ldr.w	pc, [sp], #4
 80027d6:	4603      	mov	r3, r0
		HAL_UART_Transmit(&huart2, "\r\n", 2, 10);
 80027d8:	2202      	movs	r2, #2
 80027da:	4905      	ldr	r1, [pc, #20]	; (80027f0 <__io_putchar+0x38>)
 80027dc:	4803      	ldr	r0, [pc, #12]	; (80027ec <__io_putchar+0x34>)
 80027de:	f00b fb57 	bl	800de90 <HAL_UART_Transmit>
}
 80027e2:	9801      	ldr	r0, [sp, #4]
 80027e4:	b003      	add	sp, #12
 80027e6:	f85d fb04 	ldr.w	pc, [sp], #4
 80027ea:	bf00      	nop
 80027ec:	20023024 	.word	0x20023024
 80027f0:	08023e30 	.word	0x08023e30

080027f4 <calcepoch>:
}
#endif

#if 1	// new version below
struct tm* getgpstime() {
	now.tm_year = statuspkt.NavPvt.year - 1900;
 80027f4:	4a0f      	ldr	r2, [pc, #60]	; (8002834 <calcepoch+0x40>)
	return (&now);
}

// calculate epoch seconds from 1970 to now using GPS date time fields
// the number of seconds that have elapsed since January 1, 1970 (midnight UTC/GMT), not counting leap seconds
uint32_t calcepoch() {
 80027f6:	b538      	push	{r3, r4, r5, lr}
	now.tm_year = statuspkt.NavPvt.year - 1900;
 80027f8:	8914      	ldrh	r4, [r2, #8]
	now.tm_isdst = -1;        // Is DST on? 1 = yes, 0 = no, -1 = unknown
 80027fa:	f04f 35ff 	mov.w	r5, #4294967295
	now.tm_mon = statuspkt.NavPvt.month - 1;           // Month, 0 - jan
 80027fe:	7a91      	ldrb	r1, [r2, #10]
	now.tm_year = statuspkt.NavPvt.year - 1900;
 8002800:	4b0d      	ldr	r3, [pc, #52]	; (8002838 <calcepoch+0x44>)
 8002802:	f2a4 746c 	subw	r4, r4, #1900	; 0x76c
	now.tm_mon = statuspkt.NavPvt.month - 1;           // Month, 0 - jan
 8002806:	4429      	add	r1, r5
	now.tm_isdst = -1;        // Is DST on? 1 = yes, 0 = no, -1 = unknown
 8002808:	621d      	str	r5, [r3, #32]

	epochtime = mktime(getgpstime());
 800280a:	4618      	mov	r0, r3
	now.tm_mday = statuspkt.NavPvt.day;          // Day of the month
 800280c:	7ad5      	ldrb	r5, [r2, #11]
	now.tm_year = statuspkt.NavPvt.year - 1900;
 800280e:	615c      	str	r4, [r3, #20]
	now.tm_mon = statuspkt.NavPvt.month - 1;           // Month, 0 - jan
 8002810:	6119      	str	r1, [r3, #16]
	now.tm_hour = statuspkt.NavPvt.hour;
 8002812:	7b14      	ldrb	r4, [r2, #12]
	now.tm_min = statuspkt.NavPvt.min;
 8002814:	7b51      	ldrb	r1, [r2, #13]
	now.tm_sec = statuspkt.NavPvt.sec;
 8002816:	7b92      	ldrb	r2, [r2, #14]
	now.tm_hour = statuspkt.NavPvt.hour;
 8002818:	e9c3 4502 	strd	r4, r5, [r3, #8]
	now.tm_sec = statuspkt.NavPvt.sec;
 800281c:	e9c3 2100 	strd	r2, r1, [r3]
	epochtime = mktime(getgpstime());
 8002820:	f01c fb54 	bl	801eecc <mktime>
 8002824:	4b05      	ldr	r3, [pc, #20]	; (800283c <calcepoch+0x48>)
 8002826:	4602      	mov	r2, r0
	return ((uint32_t) epochtime + (10 * 60 * 60));		// add ten hours
#else
    return((uint32_t)epochtime);
#endif

}
 8002828:	f648 40a0 	movw	r0, #36000	; 0x8ca0
	epochtime = mktime(getgpstime());
 800282c:	e9c3 2100 	strd	r2, r1, [r3]
}
 8002830:	4410      	add	r0, r2
 8002832:	bd38      	pop	{r3, r4, r5, pc}
 8002834:	20022674 	.word	0x20022674
 8002838:	20023128 	.word	0x20023128
 800283c:	200231a8 	.word	0x200231a8

08002840 <disableNmea>:

	sendPacket(packet, sizeof(packet));
}

// Function, sending set of packets to the receiver to disable NMEA messages
void disableNmea() {
 8002840:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	// Array of two bytes for CFG-MSG packets payload
	byte messages[][2] = { { 0xF0, 0x0A }, { 0xF0, 0x09 }, { 0xF0, 0x00 }, { 0xF0, 0x01 }, { 0xF0, 0x0D },
 8002844:	4c20      	ldr	r4, [pc, #128]	; (80028c8 <disableNmea+0x88>)
void disableNmea() {
 8002846:	b08e      	sub	sp, #56	; 0x38
	HAL_UART_Transmit(&huart6, packet, len, 100);
 8002848:	4f20      	ldr	r7, [pc, #128]	; (80028cc <disableNmea+0x8c>)
	byte messages[][2] = { { 0xF0, 0x0A }, { 0xF0, 0x09 }, { 0xF0, 0x00 }, { 0xF0, 0x01 }, { 0xF0, 0x0D },
 800284a:	ae04      	add	r6, sp, #16
 800284c:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 8002850:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002852:	4635      	mov	r5, r6
 8002854:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8002856:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002858:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800285a:	e894 0003 	ldmia.w	r4, {r0, r1}
			{ 0xF0, 0x06 }, { 0xF0, 0x02 }, { 0xF0, 0x07 }, { 0xF0, 0x03 }, { 0xF0, 0x04 }, { 0xF0, 0x0E },
			{ 0xF0, 0x0F }, { 0xF0, 0x05 }, { 0xF0, 0x08 }, { 0xF1, 0x00 }, { 0xF1, 0x01 }, { 0xF1, 0x03 },
			{ 0xF1, 0x04 }, { 0xF1, 0x05 }, { 0xF1, 0x06 }, };

	// CFG-MSG packet buffer
	byte packet[] = { 0xB5, // sync char 1
 800285e:	f104 0208 	add.w	r2, r4, #8
 8002862:	ab01      	add	r3, sp, #4
 8002864:	f10d 040d 	add.w	r4, sp, #13
	byte messages[][2] = { { 0xF0, 0x0A }, { 0xF0, 0x09 }, { 0xF0, 0x00 }, { 0xF0, 0x01 }, { 0xF0, 0x0D },
 8002868:	e886 0003 	stmia.w	r6, {r0, r1}
	byte packet[] = { 0xB5, // sync char 1
 800286c:	ca07      	ldmia	r2, {r0, r1, r2}
 800286e:	0c16      	lsrs	r6, r2, #16
 8002870:	c303      	stmia	r3!, {r0, r1}
 8002872:	f823 2b02 	strh.w	r2, [r3], #2
 8002876:	701e      	strb	r6, [r3, #0]
		for (byte j = 0; j < sizeof(*messages); j++) {
			packet[payloadOffset + j] = messages[i][j];
		}

		// Set checksum bytes to the null
		packet[packetSize - 2] = 0x00;
 8002878:	2600      	movs	r6, #0
		packet[packetSize - 1] = 0x00;
 800287a:	2200      	movs	r2, #0
			packet[payloadOffset + j] = messages[i][j];
 800287c:	f895 c000 	ldrb.w	ip, [r5]
 8002880:	7868      	ldrb	r0, [r5, #1]
 8002882:	f10d 0106 	add.w	r1, sp, #6
		packet[packetSize - 1] = 0x00;
 8002886:	4613      	mov	r3, r2
		packet[packetSize - 2] = 0x00;
 8002888:	f88d 600d 	strb.w	r6, [sp, #13]
		packet[packetSize - 1] = 0x00;
 800288c:	f88d 600e 	strb.w	r6, [sp, #14]
			packet[payloadOffset + j] = messages[i][j];
 8002890:	f88d c00a 	strb.w	ip, [sp, #10]
 8002894:	f88d 000b 	strb.w	r0, [sp, #11]

		// Calculate checksum over the packet buffer excluding sync (first two)
		// and checksum chars (last two)
		for (byte j = 0; j < packetSize - 4; j++) {
			packet[packetSize - 2] += packet[2 + j];
 8002898:	f811 0b01 	ldrb.w	r0, [r1], #1
 800289c:	4403      	add	r3, r0
		for (byte j = 0; j < packetSize - 4; j++) {
 800289e:	428c      	cmp	r4, r1
			packet[packetSize - 2] += packet[2 + j];
 80028a0:	b2db      	uxtb	r3, r3
			packet[packetSize - 1] += packet[packetSize - 2];
 80028a2:	441a      	add	r2, r3
			packet[packetSize - 2] += packet[2 + j];
 80028a4:	f88d 300d 	strb.w	r3, [sp, #13]
			packet[packetSize - 1] += packet[packetSize - 2];
 80028a8:	b2d2      	uxtb	r2, r2
 80028aa:	f88d 200e 	strb.w	r2, [sp, #14]
		for (byte j = 0; j < packetSize - 4; j++) {
 80028ae:	d1f3      	bne.n	8002898 <disableNmea+0x58>
 80028b0:	3502      	adds	r5, #2
	HAL_UART_Transmit(&huart6, packet, len, 100);
 80028b2:	2364      	movs	r3, #100	; 0x64
 80028b4:	220b      	movs	r2, #11
 80028b6:	a901      	add	r1, sp, #4
 80028b8:	4638      	mov	r0, r7
 80028ba:	f00b fae9 	bl	800de90 <HAL_UART_Transmit>
	for (byte i = 0; i < sizeof(messages) / sizeof(*messages); i++) {
 80028be:	45a8      	cmp	r8, r5
 80028c0:	d1db      	bne.n	800287a <disableNmea+0x3a>
		}

		sendPacket(packet, packetSize);
	}
}
 80028c2:	b00e      	add	sp, #56	; 0x38
 80028c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80028c8:	08022f08 	.word	0x08022f08
 80028cc:	20022ee0 	.word	0x20022ee0

080028d0 <changeFrequency>:
	sendPacket(packet, sizeof(packet));
}

// Function, sending packet to the receiver to change frequency to 100 ms
#define SEC 1
void changeFrequency() {
 80028d0:	b510      	push	{r4, lr}
	// CFG-RATE packet
	byte packet[] = { 0xB5, // sync char 1
 80028d2:	4b07      	ldr	r3, [pc, #28]	; (80028f0 <changeFrequency+0x20>)
void changeFrequency() {
 80028d4:	b084      	sub	sp, #16
	byte packet[] = { 0xB5, // sync char 1
 80028d6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80028d8:	466c      	mov	r4, sp
 80028da:	c407      	stmia	r4!, {r0, r1, r2}
	HAL_UART_Transmit(&huart6, packet, len, 100);
 80028dc:	220e      	movs	r2, #14
	byte packet[] = { 0xB5, // sync char 1
 80028de:	8023      	strh	r3, [r4, #0]
	HAL_UART_Transmit(&huart6, packet, len, 100);
 80028e0:	4669      	mov	r1, sp
 80028e2:	2364      	movs	r3, #100	; 0x64
 80028e4:	4803      	ldr	r0, [pc, #12]	; (80028f4 <changeFrequency+0x24>)
 80028e6:	f00b fad3 	bl	800de90 <HAL_UART_Transmit>
			0x01, // CK_A
			0x39, // CK_B
#endif
			};
	sendPacket(packet, sizeof(packet));
}
 80028ea:	b004      	add	sp, #16
 80028ec:	bd10      	pop	{r4, pc}
 80028ee:	bf00      	nop
 80028f0:	08022f58 	.word	0x08022f58
 80028f4:	20022ee0 	.word	0x20022ee0

080028f8 <disableUnnecessaryChannels>:

// Function, sending packet to the receiver to disable unnecessary channels
void disableUnnecessaryChannels() {
 80028f8:	b530      	push	{r4, r5, lr}
	// CFG-GNSS packet
	byte packet[] = { 0xB5, // sync char 1
 80028fa:	4d09      	ldr	r5, [pc, #36]	; (8002920 <disableUnnecessaryChannels+0x28>)
void disableUnnecessaryChannels() {
 80028fc:	b08d      	sub	sp, #52	; 0x34
	byte packet[] = { 0xB5, // sync char 1
 80028fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002900:	ac01      	add	r4, sp, #4
 8002902:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002904:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002906:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002908:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
	HAL_UART_Transmit(&huart6, packet, len, 100);
 800290c:	2364      	movs	r3, #100	; 0x64
	byte packet[] = { 0xB5, // sync char 1
 800290e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	HAL_UART_Transmit(&huart6, packet, len, 100);
 8002912:	222c      	movs	r2, #44	; 0x2c
 8002914:	a901      	add	r1, sp, #4
 8002916:	4803      	ldr	r0, [pc, #12]	; (8002924 <disableUnnecessaryChannels+0x2c>)
 8002918:	f00b faba 	bl	800de90 <HAL_UART_Transmit>
			0xA4, // CK_A
			0x25, // CK_B
			};

	sendPacket(packet, sizeof(packet));
}
 800291c:	b00d      	add	sp, #52	; 0x34
 800291e:	bd30      	pop	{r4, r5, pc}
 8002920:	08022f68 	.word	0x08022f68
 8002924:	20022ee0 	.word	0x20022ee0

08002928 <enableNavPvt>:

// Function, sending packet to the receiver to enable NAV-PVT messages
void enableNavPvt() {
 8002928:	b530      	push	{r4, r5, lr}
	// CFG-MSG packet
	byte packet[] = { 0xB5, // sync char 1
 800292a:	4a08      	ldr	r2, [pc, #32]	; (800294c <enableNavPvt+0x24>)
void enableNavPvt() {
 800292c:	b085      	sub	sp, #20
	HAL_UART_Transmit(&huart6, packet, len, 100);
 800292e:	2364      	movs	r3, #100	; 0x64
	byte packet[] = { 0xB5, // sync char 1
 8002930:	ac01      	add	r4, sp, #4
 8002932:	ca07      	ldmia	r2, {r0, r1, r2}
 8002934:	c403      	stmia	r4!, {r0, r1}
 8002936:	0c15      	lsrs	r5, r2, #16
 8002938:	f824 2b02 	strh.w	r2, [r4], #2
	HAL_UART_Transmit(&huart6, packet, len, 100);
 800293c:	a901      	add	r1, sp, #4
 800293e:	220b      	movs	r2, #11
 8002940:	4803      	ldr	r0, [pc, #12]	; (8002950 <enableNavPvt+0x28>)
	byte packet[] = { 0xB5, // sync char 1
 8002942:	7025      	strb	r5, [r4, #0]
	HAL_UART_Transmit(&huart6, packet, len, 100);
 8002944:	f00b faa4 	bl	800de90 <HAL_UART_Transmit>
			0x13, // CK_A
			0x51, // CK_B
			};

	sendPacket(packet, sizeof(packet));
}
 8002948:	b005      	add	sp, #20
 800294a:	bd30      	pop	{r4, r5, pc}
 800294c:	08022f94 	.word	0x08022f94
 8002950:	20022ee0 	.word	0x20022ee0

08002954 <enableNaTP5>:

// Function, to set time pulse2 to interval of 1pps
// pulse only running when GPS locked to UTC
void enableNaTP5() {
 8002954:	b530      	push	{r4, r5, lr}
	// CFG-MSG packet
	byte packet[] = { 0xB5, 0x62, 0x06, 0x31, 0x20, 0x00, 0x00, 0x00, 0x00, 0x00, 0x32, 0x00, 0x00, 0x00, 0x40, 0x42,
 8002956:	4d09      	ldr	r5, [pc, #36]	; (800297c <enableNaTP5+0x28>)
void enableNaTP5() {
 8002958:	b08b      	sub	sp, #44	; 0x2c
	byte packet[] = { 0xB5, 0x62, 0x06, 0x31, 0x20, 0x00, 0x00, 0x00, 0x00, 0x00, 0x32, 0x00, 0x00, 0x00, 0x40, 0x42,
 800295a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800295c:	466c      	mov	r4, sp
 800295e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002960:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002962:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002964:	e895 0003 	ldmia.w	r5, {r0, r1}
	HAL_UART_Transmit(&huart6, packet, len, 100);
 8002968:	2364      	movs	r3, #100	; 0x64
 800296a:	2228      	movs	r2, #40	; 0x28
	byte packet[] = { 0xB5, 0x62, 0x06, 0x31, 0x20, 0x00, 0x00, 0x00, 0x00, 0x00, 0x32, 0x00, 0x00, 0x00, 0x40, 0x42,
 800296c:	e884 0003 	stmia.w	r4, {r0, r1}
	HAL_UART_Transmit(&huart6, packet, len, 100);
 8002970:	4669      	mov	r1, sp
 8002972:	4803      	ldr	r0, [pc, #12]	; (8002980 <enableNaTP5+0x2c>)
 8002974:	f00b fa8c 	bl	800de90 <HAL_UART_Transmit>
			0x0F, 0x00, 0x40, 0x42, 0x0F, 0x00, 0x00, 0x00, 0x00, 0x00, 0xA0, 0x86, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00,
			0xF7, 0x00, 0x00, 0x00, 0xC9, 0x97 };

	sendPacket(packet, sizeof(packet));
}
 8002978:	b00b      	add	sp, #44	; 0x2c
 800297a:	bd30      	pop	{r4, r5, pc}
 800297c:	08022fa0 	.word	0x08022fa0
 8002980:	20022ee0 	.word	0x20022ee0

08002984 <IsPacketReady>:
	}
	return ((CK_A == PACKETstore[90]) && (CK_B == PACKETstore[91]));
}

// start/complete filling in the current packet
int IsPacketReady(unsigned char c) {
 8002984:	b470      	push	{r4, r5, r6}
	// get current position in packet
	unsigned char p = UbxGpsv.carriagePosition;
 8002986:	4d1c      	ldr	r5, [pc, #112]	; (80029f8 <IsPacketReady+0x74>)
 8002988:	78eb      	ldrb	r3, [r5, #3]
	if (p < 4)     // this looks for PVT messages
 800298a:	2b03      	cmp	r3, #3
 800298c:	d809      	bhi.n	80029a2 <IsPacketReady+0x1e>
			{
		// are we starting a packet?
		if (c == UBXGPS_HEADER[p]) {
 800298e:	4a1b      	ldr	r2, [pc, #108]	; (80029fc <IsPacketReady+0x78>)
 8002990:	4619      	mov	r1, r3
 8002992:	5cd2      	ldrb	r2, [r2, r3]
 8002994:	4282      	cmp	r2, r0
 8002996:	d00e      	beq.n	80029b6 <IsPacketReady+0x32>
			PACKETstore[p++] = c;
		} else {
			p = 0;
 8002998:	2300      	movs	r3, #0
				}
			}
		}
	}
	UbxGpsv.carriagePosition = p;
	return false;
 800299a:	2000      	movs	r0, #0
	UbxGpsv.carriagePosition = p;
 800299c:	70eb      	strb	r3, [r5, #3]
}
 800299e:	bc70      	pop	{r4, r5, r6}
 80029a0:	4770      	bx	lr
		if (p < (2 + 4 + 84 + 2)) {
 80029a2:	2b5b      	cmp	r3, #91	; 0x5b
 80029a4:	d8f9      	bhi.n	800299a <IsPacketReady+0x16>
			PACKETstore[p++] = c;
 80029a6:	1c5a      	adds	r2, r3, #1
 80029a8:	4e15      	ldr	r6, [pc, #84]	; (8002a00 <IsPacketReady+0x7c>)
 80029aa:	b2d2      	uxtb	r2, r2
 80029ac:	54f0      	strb	r0, [r6, r3]
			if (p == (2 + 4 + 84 + 2)) {
 80029ae:	2a5c      	cmp	r2, #92	; 0x5c
 80029b0:	d006      	beq.n	80029c0 <IsPacketReady+0x3c>
 80029b2:	4613      	mov	r3, r2
 80029b4:	e7f1      	b.n	800299a <IsPacketReady+0x16>
			PACKETstore[p++] = c;
 80029b6:	3301      	adds	r3, #1
 80029b8:	4811      	ldr	r0, [pc, #68]	; (8002a00 <IsPacketReady+0x7c>)
 80029ba:	b2db      	uxtb	r3, r3
 80029bc:	5442      	strb	r2, [r0, r1]
 80029be:	e7ec      	b.n	800299a <IsPacketReady+0x16>
				UbxGpsv.carriagePosition = p;
 80029c0:	2300      	movs	r3, #0
 80029c2:	1c71      	adds	r1, r6, #1
 80029c4:	f106 0459 	add.w	r4, r6, #89	; 0x59
	unsigned char CK_B = 0;
 80029c8:	461a      	mov	r2, r3
				UbxGpsv.carriagePosition = p;
 80029ca:	70eb      	strb	r3, [r5, #3]
		CK_A = CK_A + PACKETstore[i];
 80029cc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80029d0:	4403      	add	r3, r0
	for (int i = 2; i < (2 + 4 + 84); i++)		// skip sync bytes
 80029d2:	428c      	cmp	r4, r1
		CK_A = CK_A + PACKETstore[i];
 80029d4:	b2db      	uxtb	r3, r3
		CK_B = CK_B + CK_A;
 80029d6:	441a      	add	r2, r3
 80029d8:	b2d2      	uxtb	r2, r2
	for (int i = 2; i < (2 + 4 + 84); i++)		// skip sync bytes
 80029da:	d1f7      	bne.n	80029cc <IsPacketReady+0x48>
	return ((CK_A == PACKETstore[90]) && (CK_B == PACKETstore[91]));
 80029dc:	f896 105a 	ldrb.w	r1, [r6, #90]	; 0x5a
 80029e0:	4299      	cmp	r1, r3
 80029e2:	d1d9      	bne.n	8002998 <IsPacketReady+0x14>
 80029e4:	f896 305b 	ldrb.w	r3, [r6, #91]	; 0x5b
 80029e8:	4293      	cmp	r3, r2
 80029ea:	d1d5      	bne.n	8002998 <IsPacketReady+0x14>
					gpsgood = 1;
 80029ec:	2301      	movs	r3, #1
 80029ee:	4a05      	ldr	r2, [pc, #20]	; (8002a04 <IsPacketReady+0x80>)
					return true;
 80029f0:	4618      	mov	r0, r3
					gpsgood = 1;
 80029f2:	6013      	str	r3, [r2, #0]
					return true;
 80029f4:	e7d3      	b.n	800299e <IsPacketReady+0x1a>
 80029f6:	bf00      	nop
 80029f8:	200002bc 	.word	0x200002bc
 80029fc:	08023e68 	.word	0x08023e68
 8002a00:	200231b4 	.word	0x200231b4
 8002a04:	2000154c 	.word	0x2000154c

08002a08 <setupneo>:
		printf("0x%02x ", data);
	}
}

// init neo7
HAL_StatusTypeDef setupneo() {
 8002a08:	b510      	push	{r4, lr}
	HAL_StatusTypeDef stat;

	// Disabling NMEA messages by sending appropriate packets
//		printf("Disabling NMEA messages...\n\r");
	disableNmea();
 8002a0a:	f7ff ff19 	bl	8002840 <disableNmea>
	 * @param Size: amount of data to be received.
	 * @note   When the UART parity is enabled (PCE = 1), the received data contain
	 *         the parity bit (MSB position).
	 * @retval HAL status
	 */
	stat = HAL_UART_Receive_DMA(&huart6, rxdatabuf, 1);
 8002a0e:	2201      	movs	r2, #1
 8002a10:	4912      	ldr	r1, [pc, #72]	; (8002a5c <setupneo+0x54>)
 8002a12:	4813      	ldr	r0, [pc, #76]	; (8002a60 <setupneo+0x58>)
 8002a14:	f00a fd90 	bl	800d538 <HAL_UART_Receive_DMA>

	if (stat != HAL_OK) {
 8002a18:	4604      	mov	r4, r0
 8002a1a:	b9d0      	cbnz	r0, 8002a52 <setupneo+0x4a>
		printf("Err HAL_UART_Receive_IT usart6\n");
		return (stat);
	}

	// 	Set reporting frequency to 1 Sec
	printf("NEO: Changing receiving frequency to 1 Sec...\n\r");
 8002a1c:	4811      	ldr	r0, [pc, #68]	; (8002a64 <setupneo+0x5c>)
 8002a1e:	f01d f8f3 	bl	801fc08 <iprintf>

	changeFrequency();
 8002a22:	f7ff ff55 	bl	80028d0 <changeFrequency>
	//rx();		// debugging

	// Disabling unnecessary channels like SBAS or QZSS
	printf("NEO: Disabling unnecessary channels...\r\n");
 8002a26:	4810      	ldr	r0, [pc, #64]	; (8002a68 <setupneo+0x60>)
 8002a28:	f01d f976 	bl	801fd18 <puts>
	disableUnnecessaryChannels();
 8002a2c:	f7ff ff64 	bl	80028f8 <disableUnnecessaryChannels>

	// Enabling NAV-PVT messages
	printf("NEO: Enabling NAV-PVT messages...\n\r");
 8002a30:	480e      	ldr	r0, [pc, #56]	; (8002a6c <setupneo+0x64>)
 8002a32:	f01d f8e9 	bl	801fc08 <iprintf>
	enableNavPvt();
 8002a36:	f7ff ff77 	bl	8002928 <enableNavPvt>
	osDelay(100);
 8002a3a:	2064      	movs	r0, #100	; 0x64
 8002a3c:	f00d fb74 	bl	8010128 <osDelay>
// Enable Time pulse
	enableNaTP5();
 8002a40:	f7ff ff88 	bl	8002954 <enableNaTP5>
	statuspkt.NavPvt.flags = 0;		// make sure gps not showing as locked
 8002a44:	4b0a      	ldr	r3, [pc, #40]	; (8002a70 <setupneo+0x68>)
	printf("NEO: Auto-configuration is complete\n\r");
 8002a46:	480b      	ldr	r0, [pc, #44]	; (8002a74 <setupneo+0x6c>)
	statuspkt.NavPvt.flags = 0;		// make sure gps not showing as locked
 8002a48:	765c      	strb	r4, [r3, #25]
	printf("NEO: Auto-configuration is complete\n\r");
 8002a4a:	f01d f8dd 	bl	801fc08 <iprintf>

//		fastdelay_ms(100); // Little delay before flushing
	return (stat);
}
 8002a4e:	4620      	mov	r0, r4
 8002a50:	bd10      	pop	{r4, pc}
		printf("Err HAL_UART_Receive_IT usart6\n");
 8002a52:	4809      	ldr	r0, [pc, #36]	; (8002a78 <setupneo+0x70>)
 8002a54:	f01d f960 	bl	801fd18 <puts>
}
 8002a58:	4620      	mov	r0, r4
 8002a5a:	bd10      	pop	{r4, pc}
 8002a5c:	20001550 	.word	0x20001550
 8002a60:	20022ee0 	.word	0x20022ee0
 8002a64:	08023e8c 	.word	0x08023e8c
 8002a68:	08023ebc 	.word	0x08023ebc
 8002a6c:	08023ee4 	.word	0x08023ee4
 8002a70:	20022674 	.word	0x20022674
 8002a74:	08023f08 	.word	0x08023f08
 8002a78:	08023e6c 	.word	0x08023e6c

08002a7c <HAL_UART_RxCpltCallback>:
	const unsigned char offset = 6;
//	unsigned char data;
//	HAL_StatusTypeDef stat;

//	printf("UART6 RxCpl");
	if (huart->Instance == USART6) { //our UART
 8002a7c:	6802      	ldr	r2, [r0, #0]
 8002a7e:	4b16      	ldr	r3, [pc, #88]	; (8002ad8 <HAL_UART_RxCpltCallback+0x5c>)
 8002a80:	429a      	cmp	r2, r3
 8002a82:	d002      	beq.n	8002a8a <HAL_UART_RxCpltCallback+0xe>
		if (stat != HAL_OK) {
			printf("Err HAL_UART_Receive_IT usart6\n");
		}
#endif
	} else {
		printf("USART unknown uart int\n");
 8002a84:	4815      	ldr	r0, [pc, #84]	; (8002adc <HAL_UART_RxCpltCallback+0x60>)
 8002a86:	f01d b947 	b.w	801fd18 <puts>
		data = rxdatabuf[0];
 8002a8a:	4b15      	ldr	r3, [pc, #84]	; (8002ae0 <HAL_UART_RxCpltCallback+0x64>)
		flag = 1;
 8002a8c:	2101      	movs	r1, #1
 8002a8e:	4a15      	ldr	r2, [pc, #84]	; (8002ae4 <HAL_UART_RxCpltCallback+0x68>)
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8002a90:	b510      	push	{r4, lr}
		data = rxdatabuf[0];
 8002a92:	781b      	ldrb	r3, [r3, #0]
 8002a94:	4c14      	ldr	r4, [pc, #80]	; (8002ae8 <HAL_UART_RxCpltCallback+0x6c>)
		if (IsPacketReady(data)) {
 8002a96:	4618      	mov	r0, r3
		flag = 1;
 8002a98:	6011      	str	r1, [r2, #0]
		data = rxdatabuf[0];
 8002a9a:	7023      	strb	r3, [r4, #0]
		if (IsPacketReady(data)) {
 8002a9c:	f7ff ff72 	bl	8002984 <IsPacketReady>
 8002aa0:	b180      	cbz	r0, 8002ac4 <HAL_UART_RxCpltCallback+0x48>
 8002aa2:	4b12      	ldr	r3, [pc, #72]	; (8002aec <HAL_UART_RxCpltCallback+0x70>)
 8002aa4:	4a12      	ldr	r2, [pc, #72]	; (8002af0 <HAL_UART_RxCpltCallback+0x74>)
 8002aa6:	f103 004e 	add.w	r0, r3, #78	; 0x4e
				*((char*) (&(statuspkt.NavPvt)) + (i - offset)) = PACKETstore[i]; // copy into global struct
 8002aaa:	f813 1f01 	ldrb.w	r1, [r3, #1]!
			for (unsigned int i = offset; i < sizeof(statuspkt.NavPvt); i++) {
 8002aae:	4283      	cmp	r3, r0
				*((char*) (&(statuspkt.NavPvt)) + (i - offset)) = PACKETstore[i]; // copy into global struct
 8002ab0:	f802 1f01 	strb.w	r1, [r2, #1]!
			for (unsigned int i = offset; i < sizeof(statuspkt.NavPvt); i++) {
 8002ab4:	d1f9      	bne.n	8002aaa <HAL_UART_RxCpltCallback+0x2e>
			if (statuspkt.NavPvt.flags & 1) { // locked
 8002ab6:	4c0f      	ldr	r4, [pc, #60]	; (8002af4 <HAL_UART_RxCpltCallback+0x78>)
 8002ab8:	7e63      	ldrb	r3, [r4, #25]
 8002aba:	f013 0301 	ands.w	r3, r3, #1
 8002abe:	d102      	bne.n	8002ac6 <HAL_UART_RxCpltCallback+0x4a>
				gpslocked = 0;
 8002ac0:	4a0d      	ldr	r2, [pc, #52]	; (8002af8 <HAL_UART_RxCpltCallback+0x7c>)
 8002ac2:	7013      	strb	r3, [r2, #0]
	}
}
 8002ac4:	bd10      	pop	{r4, pc}
				statuspkt.epochsecs = calcepoch();// should not be needed if our 1 sec timer was accurate, also dbg desyncs this
 8002ac6:	f7ff fe95 	bl	80027f4 <calcepoch>
				gpslocked = 1;
 8002aca:	4b0b      	ldr	r3, [pc, #44]	; (8002af8 <HAL_UART_RxCpltCallback+0x7c>)
 8002acc:	2201      	movs	r2, #1
				statuspkt.epochsecs = calcepoch();// should not be needed if our 1 sec timer was accurate, also dbg desyncs this
 8002ace:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
				gpslocked = 1;
 8002ad2:	701a      	strb	r2, [r3, #0]
}
 8002ad4:	bd10      	pop	{r4, pc}
 8002ad6:	bf00      	nop
 8002ad8:	40011400 	.word	0x40011400
 8002adc:	08023e50 	.word	0x08023e50
 8002ae0:	20001550 	.word	0x20001550
 8002ae4:	20001548 	.word	0x20001548
 8002ae8:	200231b0 	.word	0x200231b0
 8002aec:	200231b9 	.word	0x200231b9
 8002af0:	20022677 	.word	0x20022677
 8002af4:	20022674 	.word	0x20022674
 8002af8:	2000158d 	.word	0x2000158d

08002afc <HAL_UART_ErrorCallback>:

HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8002afc:	4603      	mov	r3, r0
	HAL_StatusTypeDef stat;
	uint8_t ch;

	printf("GPS UART_Err Callback %0lx\n", huart->ErrorCode);
 8002afe:	4802      	ldr	r0, [pc, #8]	; (8002b08 <HAL_UART_ErrorCallback+0xc>)
 8002b00:	6fd9      	ldr	r1, [r3, #124]	; 0x7c
 8002b02:	f01d b881 	b.w	801fc08 <iprintf>
 8002b06:	bf00      	nop
 8002b08:	08023e34 	.word	0x08023e34

08002b0c <cycleleds>:
//////////////////////////////////////////////
//
// Initialise and test the LEDS by cycling them
//
//////////////////////////////////////////////
void cycleleds(void) {
 8002b0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b0e:	b085      	sub	sp, #20
	const uint16_t pattern[] = {
 8002b10:	4a1b      	ldr	r2, [pc, #108]	; (8002b80 <cycleleds+0x74>)
	LED_D1_Pin | LED_D2_Pin | LED_D3_Pin | LED_D4_Pin | LED_D5_Pin };

	int i;

	for (i = 0; i < 5; i++) {
		HAL_GPIO_WritePin(GPIOD, pattern[i], GPIO_PIN_RESET);
 8002b12:	4c1c      	ldr	r4, [pc, #112]	; (8002b84 <cycleleds+0x78>)
 8002b14:	ae01      	add	r6, sp, #4
 8002b16:	f10d 070e 	add.w	r7, sp, #14
	const uint16_t pattern[] = {
 8002b1a:	ca07      	ldmia	r2, {r0, r1, r2}
 8002b1c:	4633      	mov	r3, r6
 8002b1e:	4635      	mov	r5, r6
 8002b20:	c303      	stmia	r3!, {r0, r1}
 8002b22:	801a      	strh	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOD, pattern[i], GPIO_PIN_RESET);
 8002b24:	f835 1b02 	ldrh.w	r1, [r5], #2
 8002b28:	2200      	movs	r2, #0
 8002b2a:	4620      	mov	r0, r4
 8002b2c:	f005 f870 	bl	8007c10 <HAL_GPIO_WritePin>
		osDelay(140);
 8002b30:	208c      	movs	r0, #140	; 0x8c
 8002b32:	f00d faf9 	bl	8010128 <osDelay>
	for (i = 0; i < 5; i++) {
 8002b36:	42bd      	cmp	r5, r7
 8002b38:	d1f4      	bne.n	8002b24 <cycleleds+0x18>
	}
	osDelay(600);
 8002b3a:	f44f 7016 	mov.w	r0, #600	; 0x258
 8002b3e:	4634      	mov	r4, r6
	for (i = 0; i < 5; i++) {
		HAL_GPIO_WritePin(GPIOD, pattern[i], GPIO_PIN_SET);
 8002b40:	4f10      	ldr	r7, [pc, #64]	; (8002b84 <cycleleds+0x78>)
	osDelay(600);
 8002b42:	f00d faf1 	bl	8010128 <osDelay>
		HAL_GPIO_WritePin(GPIOD, pattern[i], GPIO_PIN_SET);
 8002b46:	f834 1b02 	ldrh.w	r1, [r4], #2
 8002b4a:	2201      	movs	r2, #1
 8002b4c:	4638      	mov	r0, r7
 8002b4e:	f005 f85f 	bl	8007c10 <HAL_GPIO_WritePin>
		osDelay(140);
 8002b52:	208c      	movs	r0, #140	; 0x8c
 8002b54:	f00d fae8 	bl	8010128 <osDelay>
	for (i = 0; i < 5; i++) {
 8002b58:	42ac      	cmp	r4, r5
 8002b5a:	d1f4      	bne.n	8002b46 <cycleleds+0x3a>
	}
	osDelay(500);
 8002b5c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
	for (i = 0; i < 5; i++) {
		HAL_GPIO_WritePin(GPIOD, pattern[i], GPIO_PIN_RESET);
 8002b60:	4d08      	ldr	r5, [pc, #32]	; (8002b84 <cycleleds+0x78>)
	osDelay(500);
 8002b62:	f00d fae1 	bl	8010128 <osDelay>
		HAL_GPIO_WritePin(GPIOD, pattern[i], GPIO_PIN_RESET);
 8002b66:	f836 1b02 	ldrh.w	r1, [r6], #2
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	4628      	mov	r0, r5
 8002b6e:	f005 f84f 	bl	8007c10 <HAL_GPIO_WritePin>
		osDelay(140);
 8002b72:	208c      	movs	r0, #140	; 0x8c
 8002b74:	f00d fad8 	bl	8010128 <osDelay>
	for (i = 0; i < 5; i++) {
 8002b78:	42b4      	cmp	r4, r6
 8002b7a:	d1f4      	bne.n	8002b66 <cycleleds+0x5a>
	}
}
 8002b7c:	b005      	add	sp, #20
 8002b7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b80:	08022fc8 	.word	0x08022fc8
 8002b84:	40020c00 	.word	0x40020c00

08002b88 <setpgagain>:
//////////////////////////////////////////////
//
// Set the Programmable Gain Amplifier GAIN
//
//////////////////////////////////////////////
void setpgagain(int gain) {
 8002b88:	b538      	push	{r3, r4, r5, lr}
 8002b8a:	4604      	mov	r4, r0
	osDelay(5);
 8002b8c:	2005      	movs	r0, #5
 8002b8e:	f00d facb 	bl	8010128 <osDelay>
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PGA
 8002b92:	2201      	movs	r2, #1
 8002b94:	2104      	movs	r1, #4
 8002b96:	4814      	ldr	r0, [pc, #80]	; (8002be8 <setpgagain+0x60>)
 8002b98:	f005 f83a 	bl	8007c10 <HAL_GPIO_WritePin>
	osDelay(5);
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_RESET);	// select the PGA
	osDelay(5);
	pgagain = 0x4000 | (gain & 0x07);
 8002b9c:	f004 0407 	and.w	r4, r4, #7
	osDelay(5);
 8002ba0:	2005      	movs	r0, #5
	pgagain = 0x4000 | (gain & 0x07);
 8002ba2:	4d12      	ldr	r5, [pc, #72]	; (8002bec <setpgagain+0x64>)
	osDelay(5);
 8002ba4:	f00d fac0 	bl	8010128 <osDelay>
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_RESET);	// select the PGA
 8002ba8:	2200      	movs	r2, #0
 8002baa:	2104      	movs	r1, #4
 8002bac:	480e      	ldr	r0, [pc, #56]	; (8002be8 <setpgagain+0x60>)
 8002bae:	f005 f82f 	bl	8007c10 <HAL_GPIO_WritePin>
	pgagain = 0x4000 | (gain & 0x07);
 8002bb2:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
	osDelay(5);
 8002bb6:	2005      	movs	r0, #5
 8002bb8:	f00d fab6 	bl	8010128 <osDelay>
	if (HAL_SPI_Transmit(&hspi2, &pgagain, 1, 1000) != HAL_OK) {	// select gain
 8002bbc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002bc0:	2201      	movs	r2, #1
 8002bc2:	4629      	mov	r1, r5
 8002bc4:	480a      	ldr	r0, [pc, #40]	; (8002bf0 <setpgagain+0x68>)
	pgagain = 0x4000 | (gain & 0x07);
 8002bc6:	802c      	strh	r4, [r5, #0]
	if (HAL_SPI_Transmit(&hspi2, &pgagain, 1, 1000) != HAL_OK) {	// select gain
 8002bc8:	f007 fe9a 	bl	800a900 <HAL_SPI_Transmit>
 8002bcc:	b110      	cbz	r0, 8002bd4 <setpgagain+0x4c>
		printf("setpgagain: SPI Error\n");
 8002bce:	4809      	ldr	r0, [pc, #36]	; (8002bf4 <setpgagain+0x6c>)
 8002bd0:	f01d f8a2 	bl	801fd18 <puts>
	}
	osDelay(5);
 8002bd4:	2005      	movs	r0, #5
 8002bd6:	f00d faa7 	bl	8010128 <osDelay>
//printf("PGA Gain set to %d\n",pgagain & 7);
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PGA
 8002bda:	2201      	movs	r2, #1
 8002bdc:	2104      	movs	r1, #4
 8002bde:	4802      	ldr	r0, [pc, #8]	; (8002be8 <setpgagain+0x60>)
}
 8002be0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PGA
 8002be4:	f005 b814 	b.w	8007c10 <HAL_GPIO_WritePin>
 8002be8:	40021800 	.word	0x40021800
 8002bec:	200002ca 	.word	0x200002ca
 8002bf0:	200227e4 	.word	0x200227e4
 8002bf4:	080241c0 	.word	0x080241c0

08002bf8 <initpga>:
//////////////////////////////////////////////
//
// Initialise the Programmable Gain Amplifier MCP6S93
//
//////////////////////////////////////////////
int initpga() {
 8002bf8:	b510      	push	{r4, lr}
	// init spi based single ended PG Amp
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PGA
 8002bfa:	2201      	movs	r2, #1
int initpga() {
 8002bfc:	b084      	sub	sp, #16
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PGA
 8002bfe:	2104      	movs	r1, #4
 8002c00:	482b      	ldr	r0, [pc, #172]	; (8002cb0 <initpga+0xb8>)
 8002c02:	f005 f805 	bl	8007c10 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_RESET);	// reset the PGA seq
 8002c06:	2200      	movs	r2, #0
 8002c08:	2104      	movs	r1, #4
 8002c0a:	4829      	ldr	r0, [pc, #164]	; (8002cb0 <initpga+0xb8>)
 8002c0c:	f005 f800 	bl	8007c10 <HAL_GPIO_WritePin>
	osDelay(50);
 8002c10:	2032      	movs	r0, #50	; 0x32
 8002c12:	f00d fa89 	bl	8010128 <osDelay>
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PGA
 8002c16:	2201      	movs	r2, #1
 8002c18:	2104      	movs	r1, #4
 8002c1a:	4825      	ldr	r0, [pc, #148]	; (8002cb0 <initpga+0xb8>)
 8002c1c:	f004 fff8 	bl	8007c10 <HAL_GPIO_WritePin>
	osDelay(50);
 8002c20:	2032      	movs	r0, #50	; 0x32
 8002c22:	f00d fa81 	bl	8010128 <osDelay>

	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_RESET);	// select the PGA
 8002c26:	2200      	movs	r2, #0
 8002c28:	2104      	movs	r1, #4
 8002c2a:	4821      	ldr	r0, [pc, #132]	; (8002cb0 <initpga+0xb8>)
 8002c2c:	f004 fff0 	bl	8007c10 <HAL_GPIO_WritePin>
	if (HAL_SPI_Transmit(&hspi2, (uint16_t[] ) { 0 }, 1, 1000) != HAL_OK) {	// nop cmd
 8002c30:	2400      	movs	r4, #0
 8002c32:	a904      	add	r1, sp, #16
 8002c34:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c38:	2201      	movs	r2, #1
 8002c3a:	481e      	ldr	r0, [pc, #120]	; (8002cb4 <initpga+0xbc>)
 8002c3c:	f821 4d0c 	strh.w	r4, [r1, #-12]!
 8002c40:	f007 fe5e 	bl	800a900 <HAL_SPI_Transmit>
 8002c44:	bb70      	cbnz	r0, 8002ca4 <initpga+0xac>
		printf("initpga: SPI error 2\n\r");
		return (1);
	}
	{
		volatile int dly;
		for (dly = 0; dly < 50; dly++)
 8002c46:	9002      	str	r0, [sp, #8]
 8002c48:	9b02      	ldr	r3, [sp, #8]
 8002c4a:	2b31      	cmp	r3, #49	; 0x31
 8002c4c:	dc05      	bgt.n	8002c5a <initpga+0x62>
 8002c4e:	9b02      	ldr	r3, [sp, #8]
 8002c50:	3301      	adds	r3, #1
 8002c52:	9302      	str	r3, [sp, #8]
 8002c54:	9b02      	ldr	r3, [sp, #8]
 8002c56:	2b31      	cmp	r3, #49	; 0x31
 8002c58:	ddf9      	ble.n	8002c4e <initpga+0x56>
			;
	}
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PG
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	2104      	movs	r1, #4
 8002c5e:	4814      	ldr	r0, [pc, #80]	; (8002cb0 <initpga+0xb8>)
 8002c60:	f004 ffd6 	bl	8007c10 <HAL_GPIO_WritePin>
	osDelay(50);
 8002c64:	2032      	movs	r0, #50	; 0x32
 8002c66:	f00d fa5f 	bl	8010128 <osDelay>

	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_RESET);	// select the PGA
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	2104      	movs	r1, #4
 8002c6e:	4810      	ldr	r0, [pc, #64]	; (8002cb0 <initpga+0xb8>)
 8002c70:	f004 ffce 	bl	8007c10 <HAL_GPIO_WritePin>
	//osDelay(5);
	if (HAL_SPI_Transmit(&hspi2, &spicmdchan[0], 1, 1000) != HAL_OK) {	// set the channel to ch1
 8002c74:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c78:	2201      	movs	r2, #1
 8002c7a:	490f      	ldr	r1, [pc, #60]	; (8002cb8 <initpga+0xc0>)
 8002c7c:	480d      	ldr	r0, [pc, #52]	; (8002cb4 <initpga+0xbc>)
 8002c7e:	f007 fe3f 	bl	800a900 <HAL_SPI_Transmit>
 8002c82:	b978      	cbnz	r0, 8002ca4 <initpga+0xac>
		printf("initpga: SPI error 2\n\r");
		return (1);
	}
	{
		volatile int dly;
		for (dly = 0; dly < 50; dly++)
 8002c84:	9003      	str	r0, [sp, #12]
 8002c86:	9b03      	ldr	r3, [sp, #12]
 8002c88:	2b31      	cmp	r3, #49	; 0x31
 8002c8a:	dc05      	bgt.n	8002c98 <initpga+0xa0>
 8002c8c:	9b03      	ldr	r3, [sp, #12]
 8002c8e:	3301      	adds	r3, #1
 8002c90:	9303      	str	r3, [sp, #12]
 8002c92:	9b03      	ldr	r3, [sp, #12]
 8002c94:	2b31      	cmp	r3, #49	; 0x31
 8002c96:	ddf9      	ble.n	8002c8c <initpga+0x94>
			;
	}
	setpgagain(1);			// 1 == gain of 2x
 8002c98:	2001      	movs	r0, #1
 8002c9a:	f7ff ff75 	bl	8002b88 <setpgagain>
	return (0);
 8002c9e:	2000      	movs	r0, #0
}
 8002ca0:	b004      	add	sp, #16
 8002ca2:	bd10      	pop	{r4, pc}
		printf("initpga: SPI error 2\n\r");
 8002ca4:	4805      	ldr	r0, [pc, #20]	; (8002cbc <initpga+0xc4>)
 8002ca6:	f01c ffaf 	bl	801fc08 <iprintf>
		return (1);
 8002caa:	2001      	movs	r0, #1
}
 8002cac:	b004      	add	sp, #16
 8002cae:	bd10      	pop	{r4, pc}
 8002cb0:	40021800 	.word	0x40021800
 8002cb4:	200227e4 	.word	0x200227e4
 8002cb8:	080241d8 	.word	0x080241d8
 8002cbc:	08023fe4 	.word	0x08023fe4

08002cc0 <bumppga>:

// bump the pga by one step
int bumppga(int i) {
	volatile int gain;

	gain = pgagain & 0x7;
 8002cc0:	4b11      	ldr	r3, [pc, #68]	; (8002d08 <bumppga+0x48>)
 8002cc2:	881b      	ldrh	r3, [r3, #0]
int bumppga(int i) {
 8002cc4:	b510      	push	{r4, lr}
	gain = pgagain & 0x7;
 8002cc6:	f003 0307 	and.w	r3, r3, #7
int bumppga(int i) {
 8002cca:	b082      	sub	sp, #8
	if (!(((gain <= 0) && (i < 0)) || ((gain >= 7) && (i > 0)))) {	// there is room to change
 8002ccc:	1e04      	subs	r4, r0, #0
	gain = pgagain & 0x7;
 8002cce:	9301      	str	r3, [sp, #4]
	if (!(((gain <= 0) && (i < 0)) || ((gain >= 7) && (i > 0)))) {	// there is room to change
 8002cd0:	9b01      	ldr	r3, [sp, #4]
 8002cd2:	da04      	bge.n	8002cde <bumppga+0x1e>
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	bfd4      	ite	le
 8002cd8:	2300      	movle	r3, #0
 8002cda:	2301      	movgt	r3, #1
 8002cdc:	b13b      	cbz	r3, 8002cee <bumppga+0x2e>
 8002cde:	2c00      	cmp	r4, #0
 8002ce0:	9b01      	ldr	r3, [sp, #4]
 8002ce2:	dd07      	ble.n	8002cf4 <bumppga+0x34>
 8002ce4:	2b06      	cmp	r3, #6
 8002ce6:	bfcc      	ite	gt
 8002ce8:	2300      	movgt	r3, #0
 8002cea:	2301      	movle	r3, #1
 8002cec:	b913      	cbnz	r3, 8002cf4 <bumppga+0x34>
		gain = gain + i;
		setpgagain(gain);
		return(i);
	}
return(0);
 8002cee:	4618      	mov	r0, r3
}
 8002cf0:	b002      	add	sp, #8
 8002cf2:	bd10      	pop	{r4, pc}
		gain = gain + i;
 8002cf4:	9b01      	ldr	r3, [sp, #4]
 8002cf6:	4423      	add	r3, r4
 8002cf8:	9301      	str	r3, [sp, #4]
		setpgagain(gain);
 8002cfa:	9801      	ldr	r0, [sp, #4]
 8002cfc:	f7ff ff44 	bl	8002b88 <setpgagain>
		return(i);
 8002d00:	4620      	mov	r0, r4
}
 8002d02:	b002      	add	sp, #8
 8002d04:	bd10      	pop	{r4, pc}
 8002d06:	bf00      	nop
 8002d08:	200002ca 	.word	0x200002ca

08002d0c <initdualmux>:
//////////////////////////////////////////////
//
// Initialise the dual mux ADG729
//
//////////////////////////////////////////////
void initdualmux(void) {
 8002d0c:	b500      	push	{lr}
	//HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)

	if (HAL_I2C_Master_Transmit(&hi2c1, 0x44 << 1, &muxdat[0], 1, 1000) != HAL_OK) {	// RF dual MUX
 8002d0e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
void initdualmux(void) {
 8002d12:	b083      	sub	sp, #12
	if (HAL_I2C_Master_Transmit(&hi2c1, 0x44 << 1, &muxdat[0], 1, 1000) != HAL_OK) {	// RF dual MUX
 8002d14:	2301      	movs	r3, #1
 8002d16:	4a08      	ldr	r2, [pc, #32]	; (8002d38 <initdualmux+0x2c>)
 8002d18:	9000      	str	r0, [sp, #0]
 8002d1a:	2188      	movs	r1, #136	; 0x88
 8002d1c:	4807      	ldr	r0, [pc, #28]	; (8002d3c <initdualmux+0x30>)
 8002d1e:	f005 f9f3 	bl	8008108 <HAL_I2C_Master_Transmit>
 8002d22:	b910      	cbnz	r0, 8002d2a <initdualmux+0x1e>
		printf("I2C HAL returned error 1\n\r");
	}
}
 8002d24:	b003      	add	sp, #12
 8002d26:	f85d fb04 	ldr.w	pc, [sp], #4
		printf("I2C HAL returned error 1\n\r");
 8002d2a:	4805      	ldr	r0, [pc, #20]	; (8002d40 <initdualmux+0x34>)
}
 8002d2c:	b003      	add	sp, #12
 8002d2e:	f85d eb04 	ldr.w	lr, [sp], #4
		printf("I2C HAL returned error 1\n\r");
 8002d32:	f01c bf69 	b.w	801fc08 <iprintf>
 8002d36:	bf00      	nop
 8002d38:	200002c8 	.word	0x200002c8
 8002d3c:	200229d0 	.word	0x200229d0
 8002d40:	08023fc8 	.word	0x08023fc8
 8002d44:	00000000 	.word	0x00000000

08002d48 <getpressure115>:

// MPL115 low precision pressure sensor, uses floating point, crashes!!
HAL_StatusTypeDef getpressure115(void) {
 8002d48:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002d4c:	ed2d 8b02 	vpush	{d8}
 8002d50:	b091      	sub	sp, #68	; 0x44
	HAL_StatusTypeDef result;
	volatile double ffrac, p, t, n;
	uint16_t pr, tr;
	uint8_t testdat[8];

	result = HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x12, 0x00 }, 2, 1000);
 8002d52:	2112      	movs	r1, #18
 8002d54:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 8002d58:	2302      	movs	r3, #2
 8002d5a:	aa10      	add	r2, sp, #64	; 0x40
 8002d5c:	4878      	ldr	r0, [pc, #480]	; (8002f40 <getpressure115+0x1f8>)
 8002d5e:	f822 1d2c 	strh.w	r1, [r2, #-44]!
 8002d62:	21c0      	movs	r1, #192	; 0xc0
 8002d64:	9500      	str	r5, [sp, #0]
 8002d66:	f005 f9cf 	bl	8008108 <HAL_I2C_Master_Transmit>
	// CMD Start Conversion
	if (result != HAL_OK) {
 8002d6a:	4607      	mov	r7, r0
 8002d6c:	2800      	cmp	r0, #0
 8002d6e:	f040 80c4 	bne.w	8002efa <getpressure115+0x1b2>
		return (result);
	}

	osDelay(4);		// conversion time max 3mS

	for (i = 0; i < 4; i++) {
 8002d72:	4604      	mov	r4, r0
	osDelay(4);		// conversion time max 3mS
 8002d74:	2004      	movs	r0, #4
		result = HAL_I2C_Mem_Read(&hi2c1, (0x60 << 1) | 1, i, 1, &data[i], 1, 1000);		// rd pressure and temp regs
 8002d76:	f8df 81c8 	ldr.w	r8, [pc, #456]	; 8002f40 <getpressure115+0x1f8>
		if (result != HAL_OK) {
			printf("I2C MPL115 HAL returned error %d\n\r", result);
 8002d7a:	f8df 91f0 	ldr.w	r9, [pc, #496]	; 8002f6c <getpressure115+0x224>
	osDelay(4);		// conversion time max 3mS
 8002d7e:	f00d f9d3 	bl	8010128 <osDelay>
		result = HAL_I2C_Mem_Read(&hi2c1, (0x60 << 1) | 1, i, 1, &data[i], 1, 1000);		// rd pressure and temp regs
 8002d82:	aa0e      	add	r2, sp, #56	; 0x38
 8002d84:	2301      	movs	r3, #1
 8002d86:	9502      	str	r5, [sp, #8]
 8002d88:	4640      	mov	r0, r8
 8002d8a:	1911      	adds	r1, r2, r4
 8002d8c:	b2a2      	uxth	r2, r4
 8002d8e:	e9cd 1300 	strd	r1, r3, [sp]
 8002d92:	21c1      	movs	r1, #193	; 0xc1
 8002d94:	f005 fa5e 	bl	8008254 <HAL_I2C_Mem_Read>
		if (result != HAL_OK) {
 8002d98:	4606      	mov	r6, r0
 8002d9a:	2800      	cmp	r0, #0
 8002d9c:	f040 809f 	bne.w	8002ede <getpressure115+0x196>
	for (i = 0; i < 4; i++) {
 8002da0:	3401      	adds	r4, #1
 8002da2:	2c04      	cmp	r4, #4
 8002da4:	d1ed      	bne.n	8002d82 <getpressure115+0x3a>
	}
	printf("\n");
#endif

	pr = (data[0] * 256 + data[1]) >> 6;
	tr = (data[2] * 256 + data[3]) >> 6;
 8002da6:	f89d 403a 	ldrb.w	r4, [sp, #58]	; 0x3a
//	printf("Comp: Press = %f\n", p);

	p = (p * ((115.0 - 50.0) / 1023.0)) + 50.0;
//	printf("kPA Press = %f\n", p);

	ffrac = modf(p, &n);
 8002daa:	a80c      	add	r0, sp, #48	; 0x30
	pr = (data[0] * 256 + data[1]) >> 6;
 8002dac:	f89d 1038 	ldrb.w	r1, [sp, #56]	; 0x38
	tr = (data[2] * 256 + data[3]) >> 6;
 8002db0:	f89d 203b 	ldrb.w	r2, [sp, #59]	; 0x3b
	pr = (data[0] * 256 + data[1]) >> 6;
 8002db4:	f89d 3039 	ldrb.w	r3, [sp, #57]	; 0x39
	tr = (data[2] * 256 + data[3]) >> 6;
 8002db8:	eb02 2204 	add.w	r2, r2, r4, lsl #8
	p = (a0 + ((b1 + (c12 * t)) * p)) + (b2 * t);
 8002dbc:	4c61      	ldr	r4, [pc, #388]	; (8002f44 <getpressure115+0x1fc>)
	pr = (data[0] * 256 + data[1]) >> 6;
 8002dbe:	eb03 2301 	add.w	r3, r3, r1, lsl #8
	p = (a0 + ((b1 + (c12 * t)) * p)) + (b2 * t);
 8002dc2:	4961      	ldr	r1, [pc, #388]	; (8002f48 <getpressure115+0x200>)
	tr = (data[2] * 256 + data[3]) >> 6;
 8002dc4:	1192      	asrs	r2, r2, #6
	temperature = t;
	tempfrac = (t - temperature) * 100;

//	printf("\ntemperature1 = %d.%d  ", temperature, tempfrac);
//	printf("\ntemperature2 = %f  ", t);
	tempfrac = tempfrac * 100;	// now 10,000
 8002dc6:	4d61      	ldr	r5, [pc, #388]	; (8002f4c <getpressure115+0x204>)
	pr = (data[0] * 256 + data[1]) >> 6;
 8002dc8:	099b      	lsrs	r3, r3, #6
	tr = (data[2] * 256 + data[3]) >> 6;
 8002dca:	ee08 2a10 	vmov	s16, r2
	p = (a0 + ((b1 + (c12 * t)) * p)) + (b2 * t);
 8002dce:	4a60      	ldr	r2, [pc, #384]	; (8002f50 <getpressure115+0x208>)
	p = pr;
 8002dd0:	ee07 3a90 	vmov	s15, r3
	p = (a0 + ((b1 + (c12 * t)) * p)) + (b2 * t);
 8002dd4:	4b5f      	ldr	r3, [pc, #380]	; (8002f54 <getpressure115+0x20c>)
	t = tr;
 8002dd6:	eeb8 6b48 	vcvt.f64.u32	d6, s16
	p = pr;
 8002dda:	eeb8 7b67 	vcvt.f64.u32	d7, s15
	t = tr;
 8002dde:	ed8d 6b0a 	vstr	d6, [sp, #40]	; 0x28
	p = pr;
 8002de2:	ed8d 7b08 	vstr	d7, [sp, #32]
	p = (a0 + ((b1 + (c12 * t)) * p)) + (b2 * t);
 8002de6:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 8002dea:	ed94 4b00 	vldr	d4, [r4]
 8002dee:	ed91 5b00 	vldr	d5, [r1]
 8002df2:	ed9d 1b08 	vldr	d1, [sp, #32]
 8002df6:	ed92 7b00 	vldr	d7, [r2]
 8002dfa:	eea4 5b06 	vfma.f64	d5, d4, d6
	pressfrac = (uint32_t) (ffrac * 100);  // eg frac 101.03 = frac 3, 101.52 = 52
 8002dfe:	4c56      	ldr	r4, [pc, #344]	; (8002f58 <getpressure115+0x210>)
	p = (a0 + ((b1 + (c12 * t)) * p)) + (b2 * t);
 8002e00:	ed9d 3b0a 	vldr	d3, [sp, #40]	; 0x28
 8002e04:	ed93 2b00 	vldr	d2, [r3]
	p = (p * ((115.0 - 50.0) / 1023.0)) + 50.0;
 8002e08:	ed9f 4b41 	vldr	d4, [pc, #260]	; 8002f10 <getpressure115+0x1c8>
 8002e0c:	ed9f 6b42 	vldr	d6, [pc, #264]	; 8002f18 <getpressure115+0x1d0>
	p = (a0 + ((b1 + (c12 * t)) * p)) + (b2 * t);
 8002e10:	eea5 7b01 	vfma.f64	d7, d5, d1
 8002e14:	eea2 7b03 	vfma.f64	d7, d2, d3
 8002e18:	ed8d 7b08 	vstr	d7, [sp, #32]
	p = (p * ((115.0 - 50.0) / 1023.0)) + 50.0;
 8002e1c:	ed9d 7b08 	vldr	d7, [sp, #32]
 8002e20:	eea7 6b04 	vfma.f64	d6, d7, d4
 8002e24:	ed8d 6b08 	vstr	d6, [sp, #32]
	ffrac = modf(p, &n);
 8002e28:	ed9d 0b08 	vldr	d0, [sp, #32]
 8002e2c:	f01c ffb8 	bl	801fda0 <modf>
	t = tr * -0.1706 + 112.27; //C
 8002e30:	eeb8 7bc8 	vcvt.f64.s32	d7, s16

				printf("myt 0x%x, %d, t=%f, myf=%f\n\r",myt,myt,t,myf);

			}
#endif
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 8002e34:	eeb3 8b00 	vmov.f64	d8, #48	; 0x41800000  16.0
	tempfrac = tempfrac * 100;	// now 10,000
 8002e38:	2264      	movs	r2, #100	; 0x64
	temperature = t;
 8002e3a:	4b48      	ldr	r3, [pc, #288]	; (8002f5c <getpressure115+0x214>)
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 8002e3c:	4848      	ldr	r0, [pc, #288]	; (8002f60 <getpressure115+0x218>)
	pressure = (uint32_t) n;
 8002e3e:	4949      	ldr	r1, [pc, #292]	; (8002f64 <getpressure115+0x21c>)
	t = tr * -0.1706 + 112.27; //C
 8002e40:	ed9f 5b37 	vldr	d5, [pc, #220]	; 8002f20 <getpressure115+0x1d8>
 8002e44:	ed9f 6b38 	vldr	d6, [pc, #224]	; 8002f28 <getpressure115+0x1e0>
	ffrac = modf(p, &n);
 8002e48:	ed8d 0b06 	vstr	d0, [sp, #24]
	pressure = (uint32_t) n;
 8002e4c:	ed9d 3b0c 	vldr	d3, [sp, #48]	; 0x30
	t = tr * -0.1706 + 112.27; //C
 8002e50:	eea7 6b05 	vfma.f64	d6, d7, d5
	pressure = (uint32_t) n;
 8002e54:	eebc 3bc3 	vcvt.u32.f64	s6, d3
	pressfrac = (uint32_t) (ffrac * 100);  // eg frac 101.03 = frac 3, 101.52 = 52
 8002e58:	ed9d 4b06 	vldr	d4, [sp, #24]
 8002e5c:	ed9f 0b34 	vldr	d0, [pc, #208]	; 8002f30 <getpressure115+0x1e8>
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 8002e60:	ed9f 1b35 	vldr	d1, [pc, #212]	; 8002f38 <getpressure115+0x1f0>
	pressure = (uint32_t) n;
 8002e64:	ed81 3a00 	vstr	s6, [r1]
	pressfrac = (uint32_t) (ffrac * 100);  // eg frac 101.03 = frac 3, 101.52 = 52
 8002e68:	ee24 4b00 	vmul.f64	d4, d4, d0
	t = tr * -0.1706 + 112.27; //C
 8002e6c:	ed8d 6b0a 	vstr	d6, [sp, #40]	; 0x28
	temperature = t;
 8002e70:	ed9d 2b0a 	vldr	d2, [sp, #40]	; 0x28
	tempfrac = (t - temperature) * 100;
 8002e74:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 8002e78:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
	temperature = t;
 8002e7c:	eebc 2bc2 	vcvt.u32.f64	s4, d2
	pressfrac = (uint32_t) (ffrac * 100);  // eg frac 101.03 = frac 3, 101.52 = 52
 8002e80:	eebc 4bc4 	vcvt.u32.f64	s8, d4
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 8002e84:	ee26 6b08 	vmul.f64	d6, d6, d8
	temperature = t;
 8002e88:	ed83 2a00 	vstr	s4, [r3]
	pressfrac = (uint32_t) (ffrac * 100);  // eg frac 101.03 = frac 3, 101.52 = 52
 8002e8c:	ed84 4a00 	vstr	s8, [r4]
	tempfrac = (t - temperature) * 100;
 8002e90:	eeb8 7b42 	vcvt.f64.u32	d7, s4
 8002e94:	ee35 5b47 	vsub.f64	d5, d5, d7
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 8002e98:	feb8 6b46 	vrinta.f64	d6, d6
 8002e9c:	eefc 6bc6 	vcvt.u32.f64	s13, d6
	tempfrac = (t - temperature) * 100;
 8002ea0:	ee25 5b00 	vmul.f64	d5, d5, d0
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 8002ea4:	ee16 3a90 	vmov	r3, s13
 8002ea8:	ed9d 7b08 	vldr	d7, [sp, #32]
	tempfrac = (t - temperature) * 100;
 8002eac:	eebc 5bc5 	vcvt.u32.f64	s10, d5
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 8002eb0:	ee27 7b01 	vmul.f64	d7, d7, d1
	tempfrac = tempfrac * 100;	// now 10,000
 8002eb4:	ee15 6a10 	vmov	r6, s10
 8002eb8:	fb02 f206 	mul.w	r2, r2, r6
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 8002ebc:	feb8 7b47 	vrinta.f64	d7, d7
 8002ec0:	eebc 7bc7 	vcvt.u32.f64	s14, d7
	tempfrac = tempfrac * 100;	// now 10,000
 8002ec4:	602a      	str	r2, [r5, #0]
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 8002ec6:	ee17 2a10 	vmov	r2, s14
 8002eca:	ea42 5303 	orr.w	r3, r2, r3, lsl #20
 8002ece:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
//	printf("statuspkt.temppress temp=%f, press=%f\n\r", (float) ((statuspkt.temppress >> 20)) / 16.0,
//			(float) ((statuspkt.temppress & 0x000FFFFF) / 4000.0));
	return (HAL_OK);
}
 8002ed2:	4638      	mov	r0, r7
 8002ed4:	b011      	add	sp, #68	; 0x44
 8002ed6:	ecbd 8b02 	vpop	{d8}
 8002eda:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			printf("I2C MPL115 HAL returned error %d\n\r", result);
 8002ede:	4601      	mov	r1, r0
 8002ee0:	4648      	mov	r0, r9
 8002ee2:	f01c fe91 	bl	801fc08 <iprintf>
			if (i == 3)
 8002ee6:	2c03      	cmp	r4, #3
 8002ee8:	f47f af5a 	bne.w	8002da0 <getpressure115+0x58>
 8002eec:	4637      	mov	r7, r6
}
 8002eee:	4638      	mov	r0, r7
 8002ef0:	b011      	add	sp, #68	; 0x44
 8002ef2:	ecbd 8b02 	vpop	{d8}
 8002ef6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		printf("I2C MPL115 HAL returned error 7\n\r");
 8002efa:	481b      	ldr	r0, [pc, #108]	; (8002f68 <getpressure115+0x220>)
 8002efc:	f01c fe84 	bl	801fc08 <iprintf>
}
 8002f00:	4638      	mov	r0, r7
 8002f02:	b011      	add	sp, #68	; 0x44
 8002f04:	ecbd 8b02 	vpop	{d8}
 8002f08:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002f0c:	f3af 8000 	nop.w
 8002f10:	04411044 	.word	0x04411044
 8002f14:	3fb04411 	.word	0x3fb04411
 8002f18:	00000000 	.word	0x00000000
 8002f1c:	40490000 	.word	0x40490000
 8002f20:	86594af5 	.word	0x86594af5
 8002f24:	bfc5d638 	.word	0xbfc5d638
 8002f28:	ae147ae1 	.word	0xae147ae1
 8002f2c:	405c1147 	.word	0x405c1147
 8002f30:	00000000 	.word	0x00000000
 8002f34:	40590000 	.word	0x40590000
 8002f38:	00000000 	.word	0x00000000
 8002f3c:	40af4000 	.word	0x40af4000
 8002f40:	200229d0 	.word	0x200229d0
 8002f44:	20001570 	.word	0x20001570
 8002f48:	20001560 	.word	0x20001560
 8002f4c:	20023210 	.word	0x20023210
 8002f50:	20001558 	.word	0x20001558
 8002f54:	20001568 	.word	0x20001568
 8002f58:	2002321c 	.word	0x2002321c
 8002f5c:	20023214 	.word	0x20023214
 8002f60:	20022674 	.word	0x20022674
 8002f64:	20023218 	.word	0x20023218
 8002f68:	08023f30 	.word	0x08023f30
 8002f6c:	08023f54 	.word	0x08023f54

08002f70 <initpressure115>:

// the cheap pressure sensor
HAL_StatusTypeDef initpressure115(void) {
 8002f70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	const uint8_t testcoef[] = {0x3E, 0xCE, 0xb3, 0xF9, 0xC5, 0x17, 0x33, 0xC8};
#endif
	int i;

	for (i = 0; i < 8; i++)
		data[i] = 0x5A;
 8002f74:	f04f 335a 	mov.w	r3, #1515870810	; 0x5a5a5a5a
HAL_StatusTypeDef initpressure115(void) {
 8002f78:	b086      	sub	sp, #24

//	if (HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x04 }, 1, 1000) != HAL_OK) {	// CMD Read �Coefficient data byte 1 High byte� = 0x04
//		printf("I2C 115 HAL returned error 5\n\r");
//	}

	for (i = 0; i < 8; i++) {
 8002f7a:	2400      	movs	r4, #0
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, i + 4, 1, &data[i], 1, 1000);	// rd coeficients reg
 8002f7c:	f44f 787a 	mov.w	r8, #1000	; 0x3e8
 8002f80:	2701      	movs	r7, #1
 8002f82:	4e33      	ldr	r6, [pc, #204]	; (8003050 <initpressure115+0xe0>)
		data[i] = 0x5A;
 8002f84:	e9cd 3304 	strd	r3, r3, [sp, #16]
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, i + 4, 1, &data[i], 1, 1000);	// rd coeficients reg
 8002f88:	ab04      	add	r3, sp, #16
 8002f8a:	1d22      	adds	r2, r4, #4
 8002f8c:	21c0      	movs	r1, #192	; 0xc0
 8002f8e:	4630      	mov	r0, r6
 8002f90:	4423      	add	r3, r4
 8002f92:	b292      	uxth	r2, r2
 8002f94:	3401      	adds	r4, #1
 8002f96:	9300      	str	r3, [sp, #0]
 8002f98:	2301      	movs	r3, #1
 8002f9a:	e9cd 7801 	strd	r7, r8, [sp, #4]
 8002f9e:	f005 f959 	bl	8008254 <HAL_I2C_Mem_Read>
		if (result != HAL_OK) {
 8002fa2:	4605      	mov	r5, r0
 8002fa4:	2800      	cmp	r0, #0
 8002fa6:	d142      	bne.n	800302e <initpressure115+0xbe>
	for (i = 0; i < 8; i++) {
 8002fa8:	2c08      	cmp	r4, #8
 8002faa:	d1ed      	bne.n	8002f88 <initpressure115+0x18>
	for (i = 0; i < 8; i++) {
		printf(" %x", data[i]);
	}
#endif

	if (data[0] == 0x5a) {
 8002fac:	f89d 4010 	ldrb.w	r4, [sp, #16]
 8002fb0:	2c5a      	cmp	r4, #90	; 0x5a
 8002fb2:	d044      	beq.n	800303e <initpressure115+0xce>
		printf("Splat1-2 MPL115A2 I2C not present?\n\r");
		return (HAL_ERROR);		// expected a changed reading - is device present?
	}

	a0co = (data[0] << 8) | data[1];
	b1co = (data[2] << 8) | data[3];
 8002fb4:	f89d 2012 	ldrb.w	r2, [sp, #18]
	b2co = (data[4] << 8) | data[5];
 8002fb8:	f89d 3014 	ldrb.w	r3, [sp, #20]
	b1co = (data[2] << 8) | data[3];
 8002fbc:	f89d 0013 	ldrb.w	r0, [sp, #19]
	b2co = (data[4] << 8) | data[5];
 8002fc0:	f89d 1015 	ldrb.w	r1, [sp, #21]
	c12co = (data[6] << 8) | data[7];
 8002fc4:	f89d 6016 	ldrb.w	r6, [sp, #22]
	b1co = (data[2] << 8) | data[3];
 8002fc8:	ea40 2002 	orr.w	r0, r0, r2, lsl #8
	b2co = (data[4] << 8) | data[5];
 8002fcc:	ea41 2103 	orr.w	r1, r1, r3, lsl #8
	c12co = (data[6] << 8) | data[7];
 8002fd0:	f89d 2017 	ldrb.w	r2, [sp, #23]
	a0co = (data[0] << 8) | data[1];
 8002fd4:	f89d 3011 	ldrb.w	r3, [sp, #17]
	b1co = (data[2] << 8) | data[3];
 8002fd8:	b200      	sxth	r0, r0
	c12co = (data[6] << 8) | data[7];
 8002fda:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
	a0co = (data[0] << 8) | data[1];
 8002fde:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
//a0co = 0x3ECE ; b1co = 0xB3F9; b2co = 0xC517; c12co = 0x33C8;  // force fixed coeficients

//	printf("\na0co=%hx, b1co=%hx, b2co=%hx, c12co=%hx\n", a0co, b1co, b2co, c12co);

	a0 = (double) a0co / 8;
	b1 = (double) b1co / 8192;
 8002fe2:	ee04 0a10 	vmov	s8, r0
 8002fe6:	eeba 4be9 	vcvt.f64.s32	d4, d4, #13
	b2co = (data[4] << 8) | data[5];
 8002fea:	b209      	sxth	r1, r1
	b2 = (double) b2co / 16384;
	c12 = (double) c12co;
 8002fec:	f342 028d 	sbfx	r2, r2, #2, #14
	a0 = (double) a0co / 8;
 8002ff0:	b21b      	sxth	r3, r3
	b1 = (double) b1co / 8192;
 8002ff2:	4818      	ldr	r0, [pc, #96]	; (8003054 <initpressure115+0xe4>)
	b2 = (double) b2co / 16384;
 8002ff4:	ee05 1a10 	vmov	s10, r1
 8002ff8:	eeba 5bc9 	vcvt.f64.s32	d5, d5, #14
 8002ffc:	4916      	ldr	r1, [pc, #88]	; (8003058 <initpressure115+0xe8>)
	c12 /= (double) 4194304.0;
 8002ffe:	ee06 2a10 	vmov	s12, r2
 8003002:	eeba 6bc5 	vcvt.f64.s32	d6, d6, #22
 8003006:	4a15      	ldr	r2, [pc, #84]	; (800305c <initpressure115+0xec>)
	a0 = (double) a0co / 8;
 8003008:	ee07 3a10 	vmov	s14, r3
 800300c:	eeba 7bee 	vcvt.f64.s32	d7, d7, #3
 8003010:	4b13      	ldr	r3, [pc, #76]	; (8003060 <initpressure115+0xf0>)
	b1 = (double) b1co / 8192;
 8003012:	ed80 4b00 	vstr	d4, [r0]
	b2 = (double) b2co / 16384;
 8003016:	ed81 5b00 	vstr	d5, [r1]
	c12 /= (double) 4194304.0;
 800301a:	ed82 6b00 	vstr	d6, [r2]
	a0 = (double) a0co / 8;
 800301e:	ed83 7b00 	vstr	d7, [r3]

//	printf("a0=%f, b1=%f, b2=%f, c12=%f\n", a0, b1, b2, c12);
	getpressure115();
 8003022:	f7ff fe91 	bl	8002d48 <getpressure115>
	return (HAL_OK);
}
 8003026:	4628      	mov	r0, r5
 8003028:	b006      	add	sp, #24
 800302a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			printf("Splat1-2 MPL115A2 I2C HAL returned error %d\n\r", result);
 800302e:	4601      	mov	r1, r0
 8003030:	480c      	ldr	r0, [pc, #48]	; (8003064 <initpressure115+0xf4>)
 8003032:	f01c fde9 	bl	801fc08 <iprintf>
}
 8003036:	4628      	mov	r0, r5
 8003038:	b006      	add	sp, #24
 800303a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return (HAL_ERROR);		// expected a changed reading - is device present?
 800303e:	2501      	movs	r5, #1
		printf("Splat1-2 MPL115A2 I2C not present?\n\r");
 8003040:	4809      	ldr	r0, [pc, #36]	; (8003068 <initpressure115+0xf8>)
 8003042:	f01c fde1 	bl	801fc08 <iprintf>
}
 8003046:	4628      	mov	r0, r5
 8003048:	b006      	add	sp, #24
 800304a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800304e:	bf00      	nop
 8003050:	200229d0 	.word	0x200229d0
 8003054:	20001560 	.word	0x20001560
 8003058:	20001568 	.word	0x20001568
 800305c:	20001570 	.word	0x20001570
 8003060:	20001558 	.word	0x20001558
 8003064:	08023ffc 	.word	0x08023ffc
 8003068:	0802402c 	.word	0x0802402c
 800306c:	00000000 	.word	0x00000000

08003070 <getpressure3115>:
//////////////////////////////////////////////
//
// get the pressure and put in globals Sensor MPL3115A2
//
//////////////////////////////////////////////
HAL_StatusTypeDef getpressure3115(void) {
 8003070:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003074:	b08a      	sub	sp, #40	; 0x28
	int i, trys;
	HAL_StatusTypeDef result;
	uint32_t p, t;
	double fp, fn, ffrac;

	data[0] = 0x55;
 8003076:	2355      	movs	r3, #85	; 0x55
	for (trys = 0; trys < 4; trys++) {
 8003078:	2500      	movs	r5, #0
		osDelay(10);
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, 0, 1, &data[0], 1, 1000); // rd status reg pressure sense
 800307a:	4f4b      	ldr	r7, [pc, #300]	; (80031a8 <getpressure3115+0x138>)
	data[0] = 0x55;
 800307c:	ae0a      	add	r6, sp, #40	; 0x28
		if (result != HAL_OK) {
			printf("Splat1-1 I2C HAL returned error %d\n\r", result);
 800307e:	f8df 8144 	ldr.w	r8, [pc, #324]	; 80031c4 <getpressure3115+0x154>
	data[0] = 0x55;
 8003082:	f806 3d10 	strb.w	r3, [r6, #-16]!
		osDelay(10);
 8003086:	200a      	movs	r0, #10
 8003088:	f00d f84e 	bl	8010128 <osDelay>
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, 0, 1, &data[0], 1, 1000); // rd status reg pressure sense
 800308c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003090:	2301      	movs	r3, #1
 8003092:	9600      	str	r6, [sp, #0]
 8003094:	9202      	str	r2, [sp, #8]
 8003096:	21c0      	movs	r1, #192	; 0xc0
 8003098:	2200      	movs	r2, #0
 800309a:	9301      	str	r3, [sp, #4]
 800309c:	4638      	mov	r0, r7
 800309e:	f005 f8d9 	bl	8008254 <HAL_I2C_Mem_Read>
		if (result != HAL_OK) {
 80030a2:	4604      	mov	r4, r0
 80030a4:	2800      	cmp	r0, #0
 80030a6:	d165      	bne.n	8003174 <getpressure3115+0x104>
			if (trys == 3)
				return (result);
		} // no HAL error
		if (data[0] & 0x08)
 80030a8:	f89d 3018 	ldrb.w	r3, [sp, #24]
	for (trys = 0; trys < 4; trys++) {
 80030ac:	3501      	adds	r5, #1
		if (data[0] & 0x08)
 80030ae:	071b      	lsls	r3, r3, #28
 80030b0:	d401      	bmi.n	80030b6 <getpressure3115+0x46>
	for (trys = 0; trys < 4; trys++) {
 80030b2:	2d04      	cmp	r5, #4
 80030b4:	d1e7      	bne.n	8003086 <getpressure3115+0x16>
 80030b6:	2501      	movs	r5, #1
 80030b8:	af08      	add	r7, sp, #32
			break;		// data is ready
	} // for
//		printf("Press stat: 0x%0x\n", data[0]);

	for (i = 1; i < 6; i++) {
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, i, 1, &data[0], 1, 1000); // rd status reg pressure sense
 80030ba:	f44f 7a7a 	mov.w	sl, #1000	; 0x3e8
 80030be:	f8df 90e8 	ldr.w	r9, [pc, #232]	; 80031a8 <getpressure3115+0x138>
 80030c2:	46a8      	mov	r8, r5
 80030c4:	2301      	movs	r3, #1
 80030c6:	b2aa      	uxth	r2, r5
 80030c8:	f8cd a008 	str.w	sl, [sp, #8]
 80030cc:	21c0      	movs	r1, #192	; 0xc0
 80030ce:	f8cd 8004 	str.w	r8, [sp, #4]
 80030d2:	4648      	mov	r0, r9
 80030d4:	9600      	str	r6, [sp, #0]
	for (i = 1; i < 6; i++) {
 80030d6:	441d      	add	r5, r3
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, i, 1, &data[0], 1, 1000); // rd status reg pressure sense
 80030d8:	f005 f8bc 	bl	8008254 <HAL_I2C_Mem_Read>
		if (result != HAL_OK) {
 80030dc:	4604      	mov	r4, r0
 80030de:	2800      	cmp	r0, #0
 80030e0:	d152      	bne.n	8003188 <getpressure3115+0x118>
			printf("Splat1-2 I2C HAL returned error %d\n\r", result);
			return (result);
		}
		dataout[i - 1] = data[0];
 80030e2:	f89d 3018 	ldrb.w	r3, [sp, #24]
	for (i = 1; i < 6; i++) {
 80030e6:	2d06      	cmp	r5, #6
		dataout[i - 1] = data[0];
 80030e8:	f807 3b01 	strb.w	r3, [r7], #1
	for (i = 1; i < 6; i++) {
 80030ec:	d1ea      	bne.n	80030c4 <getpressure3115+0x54>
//				printf("[0x%02x] ", data[0]);
	}  // for

	p = ((dataout[0] << 16) | (dataout[1] << 8) | (dataout[2] & 0xF0)) >> 4;
 80030ee:	f89d 2021 	ldrb.w	r2, [sp, #33]	; 0x21

//	pressure = p >> 2;  	// these are in Pascals not KPa as required
//	pressfrac = (p & 3) * 25;		// these are in Pascals not KPa as required

	fp = p / 4000.0;
	ffrac = modf(fp, &fn);
 80030f2:	a804      	add	r0, sp, #16
	p = ((dataout[0] << 16) | (dataout[1] << 8) | (dataout[2] & 0xF0)) >> 4;
 80030f4:	f89d 1020 	ldrb.w	r1, [sp, #32]
 80030f8:	0212      	lsls	r2, r2, #8
 80030fa:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
	t = ((dataout[3] << 8) | (dataout[4] & 0xF0)) >> 4;
 80030fe:	f89d 5024 	ldrb.w	r5, [sp, #36]	; 0x24
	p = ((dataout[0] << 16) | (dataout[1] << 8) | (dataout[2] & 0xF0)) >> 4;
 8003102:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
	t = ((dataout[3] << 8) | (dataout[4] & 0xF0)) >> 4;
 8003106:	f89d 1023 	ldrb.w	r1, [sp, #35]	; 0x23
 800310a:	f005 05f0 	and.w	r5, r5, #240	; 0xf0
	p = ((dataout[0] << 16) | (dataout[1] << 8) | (dataout[2] & 0xF0)) >> 4;
 800310e:	4313      	orrs	r3, r2
	statuspkt.temppress = t << 20 | p;								// update status packet
 8003110:	4a26      	ldr	r2, [pc, #152]	; (80031ac <getpressure3115+0x13c>)
	t = ((dataout[3] << 8) | (dataout[4] & 0xF0)) >> 4;
 8003112:	ea45 2501 	orr.w	r5, r5, r1, lsl #8
	p = ((dataout[0] << 16) | (dataout[1] << 8) | (dataout[2] & 0xF0)) >> 4;
 8003116:	091b      	lsrs	r3, r3, #4
	t = ((dataout[3] << 8) | (dataout[4] & 0xF0)) >> 4;
 8003118:	112d      	asrs	r5, r5, #4
	fp = p / 4000.0;
 800311a:	ee07 3a90 	vmov	s15, r3
	statuspkt.temppress = t << 20 | p;								// update status packet
 800311e:	ea43 5305 	orr.w	r3, r3, r5, lsl #20
	fp = p / 4000.0;
 8003122:	eeb8 0be7 	vcvt.f64.s32	d0, s15
	statuspkt.temppress = t << 20 | p;								// update status packet
 8003126:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
	fp = p / 4000.0;
 800312a:	ed9f 7b1b 	vldr	d7, [pc, #108]	; 8003198 <getpressure3115+0x128>
	ffrac = modf(fp, &fn);
 800312e:	ee80 0b07 	vdiv.f64	d0, d0, d7
 8003132:	f01c fe35 	bl	801fda0 <modf>
	pressure = (uint32_t) fn;
	pressfrac = (uint32_t) (ffrac * 100000);  // eg frac 101.03 = frac 3, 101.52 = 52

	temperature = t >> 4;
	tempfrac = (t & 0x0F) * 625 * 100;
 8003136:	f005 010f 	and.w	r1, r5, #15
 800313a:	f24f 4324 	movw	r3, #62500	; 0xf424
 800313e:	481c      	ldr	r0, [pc, #112]	; (80031b0 <getpressure3115+0x140>)
	pressfrac = (uint32_t) (ffrac * 100000);  // eg frac 101.03 = frac 3, 101.52 = 52
 8003140:	4a1c      	ldr	r2, [pc, #112]	; (80031b4 <getpressure3115+0x144>)
	temperature = t >> 4;
 8003142:	092d      	lsrs	r5, r5, #4
	tempfrac = (t & 0x0F) * 625 * 100;
 8003144:	fb03 f301 	mul.w	r3, r3, r1
	temperature = t >> 4;
 8003148:	491b      	ldr	r1, [pc, #108]	; (80031b8 <getpressure3115+0x148>)
	pressfrac = (uint32_t) (ffrac * 100000);  // eg frac 101.03 = frac 3, 101.52 = 52
 800314a:	ed9f 7b15 	vldr	d7, [pc, #84]	; 80031a0 <getpressure3115+0x130>
	pressure = (uint32_t) fn;
 800314e:	ed9d 6b04 	vldr	d6, [sp, #16]
	tempfrac = (t & 0x0F) * 625 * 100;
 8003152:	6003      	str	r3, [r0, #0]
			(float) ((statuspkt.temppress & 0x000FFFFF) / 4000.0));
	}
#endif

	return (result);
}
 8003154:	4620      	mov	r0, r4
	pressfrac = (uint32_t) (ffrac * 100000);  // eg frac 101.03 = frac 3, 101.52 = 52
 8003156:	ee20 0b07 	vmul.f64	d0, d0, d7
	pressure = (uint32_t) fn;
 800315a:	4b18      	ldr	r3, [pc, #96]	; (80031bc <getpressure3115+0x14c>)
	temperature = t >> 4;
 800315c:	600d      	str	r5, [r1, #0]
	pressure = (uint32_t) fn;
 800315e:	eebc 6bc6 	vcvt.u32.f64	s12, d6
	pressfrac = (uint32_t) (ffrac * 100000);  // eg frac 101.03 = frac 3, 101.52 = 52
 8003162:	eebc 0bc0 	vcvt.u32.f64	s0, d0
	pressure = (uint32_t) fn;
 8003166:	ed83 6a00 	vstr	s12, [r3]
	pressfrac = (uint32_t) (ffrac * 100000);  // eg frac 101.03 = frac 3, 101.52 = 52
 800316a:	ed82 0a00 	vstr	s0, [r2]
}
 800316e:	b00a      	add	sp, #40	; 0x28
 8003170:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			printf("Splat1-1 I2C HAL returned error %d\n\r", result);
 8003174:	4601      	mov	r1, r0
 8003176:	4640      	mov	r0, r8
 8003178:	f01c fd46 	bl	801fc08 <iprintf>
			if (trys == 3)
 800317c:	2d03      	cmp	r5, #3
 800317e:	d193      	bne.n	80030a8 <getpressure3115+0x38>
}
 8003180:	4620      	mov	r0, r4
 8003182:	b00a      	add	sp, #40	; 0x28
 8003184:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			printf("Splat1-2 I2C HAL returned error %d\n\r", result);
 8003188:	4601      	mov	r1, r0
 800318a:	480d      	ldr	r0, [pc, #52]	; (80031c0 <getpressure3115+0x150>)
 800318c:	f01c fd3c 	bl	801fc08 <iprintf>
}
 8003190:	4620      	mov	r0, r4
 8003192:	b00a      	add	sp, #40	; 0x28
 8003194:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003198:	00000000 	.word	0x00000000
 800319c:	40af4000 	.word	0x40af4000
 80031a0:	00000000 	.word	0x00000000
 80031a4:	40f86a00 	.word	0x40f86a00
 80031a8:	200229d0 	.word	0x200229d0
 80031ac:	20022674 	.word	0x20022674
 80031b0:	20023210 	.word	0x20023210
 80031b4:	2002321c 	.word	0x2002321c
 80031b8:	20023214 	.word	0x20023214
 80031bc:	20023218 	.word	0x20023218
 80031c0:	08023fa0 	.word	0x08023fa0
 80031c4:	08023f78 	.word	0x08023f78

080031c8 <initpressure3115>:

HAL_StatusTypeDef initpressure3115(void)	// returns 1 on bad MPL3115, 0 on good.
{
 80031c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80031ca:	b08b      	sub	sp, #44	; 0x2c
	int i, step;
	uint8_t data[8];
	HAL_StatusTypeDef result;

	result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, 0x0c, 1, &data[0], 1, 1000); // rd who am i register
 80031cc:	2501      	movs	r5, #1
 80031ce:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 80031d2:	220c      	movs	r2, #12
 80031d4:	a808      	add	r0, sp, #32
 80031d6:	462b      	mov	r3, r5
 80031d8:	9602      	str	r6, [sp, #8]
 80031da:	21c0      	movs	r1, #192	; 0xc0
 80031dc:	9000      	str	r0, [sp, #0]
 80031de:	9501      	str	r5, [sp, #4]
 80031e0:	482f      	ldr	r0, [pc, #188]	; (80032a0 <initpressure3115+0xd8>)
 80031e2:	f005 f837 	bl	8008254 <HAL_I2C_Mem_Read>
	if (result != HAL_OK) {
 80031e6:	b938      	cbnz	r0, 80031f8 <initpressure3115+0x30>
		printf("I2C HAL returned error 1\n\r");
		return (result);
	}
	if (data[0] != 0xc4)		// not the default MPL3115 ID
 80031e8:	f89d 3020 	ldrb.w	r3, [sp, #32]
 80031ec:	2bc4      	cmp	r3, #196	; 0xc4
 80031ee:	d00a      	beq.n	8003206 <initpressure3115+0x3e>
		return (HAL_ERROR);
 80031f0:	462c      	mov	r4, r5
	if (result != HAL_OK) {
		printf("MPL3115A2 getpressure failed\n\r");
	}

	return (result);
}
 80031f2:	4620      	mov	r0, r4
 80031f4:	b00b      	add	sp, #44	; 0x2c
 80031f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80031f8:	4604      	mov	r4, r0
		printf("I2C HAL returned error 1\n\r");
 80031fa:	482a      	ldr	r0, [pc, #168]	; (80032a4 <initpressure3115+0xdc>)
 80031fc:	f01c fd04 	bl	801fc08 <iprintf>
}
 8003200:	4620      	mov	r0, r4
 8003202:	b00b      	add	sp, #44	; 0x2c
 8003204:	bdf0      	pop	{r4, r5, r6, r7, pc}
	result = HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x26, 0x38 }, 2, 1000);
 8003206:	4f28      	ldr	r7, [pc, #160]	; (80032a8 <initpressure3115+0xe0>)
 8003208:	aa0a      	add	r2, sp, #40	; 0x28
 800320a:	9600      	str	r6, [sp, #0]
 800320c:	2302      	movs	r3, #2
 800320e:	89bc      	ldrh	r4, [r7, #12]
 8003210:	21c0      	movs	r1, #192	; 0xc0
 8003212:	4823      	ldr	r0, [pc, #140]	; (80032a0 <initpressure3115+0xd8>)
 8003214:	f822 4d14 	strh.w	r4, [r2, #-20]!
 8003218:	f004 ff76 	bl	8008108 <HAL_I2C_Master_Transmit>
	if (result != HAL_OK) {
 800321c:	4604      	mov	r4, r0
 800321e:	bb78      	cbnz	r0, 8003280 <initpressure3115+0xb8>
	result = HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x13, 0x07 }, 2, 1000); // enbl data flags pressure sense
 8003220:	8a39      	ldrh	r1, [r7, #16]
 8003222:	aa0a      	add	r2, sp, #40	; 0x28
 8003224:	9600      	str	r6, [sp, #0]
 8003226:	2302      	movs	r3, #2
 8003228:	f822 1d10 	strh.w	r1, [r2, #-16]!
 800322c:	21c0      	movs	r1, #192	; 0xc0
 800322e:	481c      	ldr	r0, [pc, #112]	; (80032a0 <initpressure3115+0xd8>)
 8003230:	f004 ff6a 	bl	8008108 <HAL_I2C_Master_Transmit>
	if (result != HAL_OK) {
 8003234:	4604      	mov	r4, r0
 8003236:	bb38      	cbnz	r0, 8003288 <initpressure3115+0xc0>
	result = HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x26, 0x39 }, 2, 1000); // set active pressure sense
 8003238:	8ab9      	ldrh	r1, [r7, #20]
 800323a:	aa0a      	add	r2, sp, #40	; 0x28
 800323c:	9600      	str	r6, [sp, #0]
 800323e:	2302      	movs	r3, #2
 8003240:	f822 1d0c 	strh.w	r1, [r2, #-12]!
 8003244:	21c0      	movs	r1, #192	; 0xc0
 8003246:	4816      	ldr	r0, [pc, #88]	; (80032a0 <initpressure3115+0xd8>)
 8003248:	f004 ff5e 	bl	8008108 <HAL_I2C_Master_Transmit>
	if (result != HAL_OK) {
 800324c:	4604      	mov	r4, r0
 800324e:	b9f8      	cbnz	r0, 8003290 <initpressure3115+0xc8>
	osDelay(100);	// allow chip to start up sampling
 8003250:	2064      	movs	r0, #100	; 0x64
 8003252:	f00c ff69 	bl	8010128 <osDelay>
	result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, 1, 1, &data[0], 1, 1000); // rd msb of press reg to clear ready flags in SR
 8003256:	aa08      	add	r2, sp, #32
 8003258:	462b      	mov	r3, r5
 800325a:	21c0      	movs	r1, #192	; 0xc0
 800325c:	9200      	str	r2, [sp, #0]
 800325e:	462a      	mov	r2, r5
 8003260:	480f      	ldr	r0, [pc, #60]	; (80032a0 <initpressure3115+0xd8>)
 8003262:	e9cd 5601 	strd	r5, r6, [sp, #4]
 8003266:	f004 fff5 	bl	8008254 <HAL_I2C_Mem_Read>
	if (result != HAL_OK) {
 800326a:	4604      	mov	r4, r0
 800326c:	b9a0      	cbnz	r0, 8003298 <initpressure3115+0xd0>
	result = getpressure3115();
 800326e:	f7ff feff 	bl	8003070 <getpressure3115>
	if (result != HAL_OK) {
 8003272:	4604      	mov	r4, r0
 8003274:	2800      	cmp	r0, #0
 8003276:	d0bc      	beq.n	80031f2 <initpressure3115+0x2a>
		printf("MPL3115A2 getpressure failed\n\r");
 8003278:	480c      	ldr	r0, [pc, #48]	; (80032ac <initpressure3115+0xe4>)
 800327a:	f01c fcc5 	bl	801fc08 <iprintf>
 800327e:	e7b8      	b.n	80031f2 <initpressure3115+0x2a>
		printf("I2C HAL returned error 2b\n\r");
 8003280:	480b      	ldr	r0, [pc, #44]	; (80032b0 <initpressure3115+0xe8>)
 8003282:	f01c fcc1 	bl	801fc08 <iprintf>
		return (result);
 8003286:	e7b4      	b.n	80031f2 <initpressure3115+0x2a>
		printf("I2C HAL returned error 3\n\r");
 8003288:	480a      	ldr	r0, [pc, #40]	; (80032b4 <initpressure3115+0xec>)
 800328a:	f01c fcbd 	bl	801fc08 <iprintf>
		return (result);
 800328e:	e7b0      	b.n	80031f2 <initpressure3115+0x2a>
		printf("I2C HAL returned error 4\n\r");
 8003290:	4809      	ldr	r0, [pc, #36]	; (80032b8 <initpressure3115+0xf0>)
 8003292:	f01c fcb9 	bl	801fc08 <iprintf>
		return (result);
 8003296:	e7ac      	b.n	80031f2 <initpressure3115+0x2a>
		printf("I2C HAL returned error 5\n\r");
 8003298:	4808      	ldr	r0, [pc, #32]	; (80032bc <initpressure3115+0xf4>)
 800329a:	f01c fcb5 	bl	801fc08 <iprintf>
		return (result);
 800329e:	e7a8      	b.n	80031f2 <initpressure3115+0x2a>
 80032a0:	200229d0 	.word	0x200229d0
 80032a4:	08023fc8 	.word	0x08023fc8
 80032a8:	08022fc8 	.word	0x08022fc8
 80032ac:	080240c4 	.word	0x080240c4
 80032b0:	08024054 	.word	0x08024054
 80032b4:	08024070 	.word	0x08024070
 80032b8:	0802408c 	.word	0x0802408c
 80032bc:	080240a8 	.word	0x080240a8

080032c0 <initsplat>:
//////////////////////////////////////////////
//
// Initialise the splat board
//
//////////////////////////////////////////////
void initsplat(void) {
 80032c0:	b510      	push	{r4, lr}
	int i, j, k;

	cycleleds();
 80032c2:	f7ff fc23 	bl	8002b0c <cycleleds>
	osDelay(500);
 80032c6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80032ca:	f00c ff2d 	bl	8010128 <osDelay>
	printf("Initsplat: LED cycle\n");
 80032ce:	4827      	ldr	r0, [pc, #156]	; (800336c <initsplat+0xac>)
 80032d0:	f01c fd22 	bl	801fd18 <puts>

	printf("Initsplat: Dual Mux\n\r");
 80032d4:	4826      	ldr	r0, [pc, #152]	; (8003370 <initsplat+0xb0>)
 80032d6:	f01c fc97 	bl	801fc08 <iprintf>
	printf("Initsplat: Programmable Gain Amp\n");
	initpga();

	osDelay(500);
	printf("initsplat: Pressure sensor\n\r");
	psensor = PNONE;
 80032da:	4c26      	ldr	r4, [pc, #152]	; (8003374 <initsplat+0xb4>)
	initdualmux();
 80032dc:	f7ff fd16 	bl	8002d0c <initdualmux>
	osDelay(500);
 80032e0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80032e4:	f00c ff20 	bl	8010128 <osDelay>
	printf("Initsplat: Programmable Gain Amp\n");
 80032e8:	4823      	ldr	r0, [pc, #140]	; (8003378 <initsplat+0xb8>)
 80032ea:	f01c fd15 	bl	801fd18 <puts>
	initpga();
 80032ee:	f7ff fc83 	bl	8002bf8 <initpga>
	osDelay(500);
 80032f2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80032f6:	f00c ff17 	bl	8010128 <osDelay>
	printf("initsplat: Pressure sensor\n\r");
 80032fa:	4820      	ldr	r0, [pc, #128]	; (800337c <initsplat+0xbc>)
 80032fc:	f01c fc84 	bl	801fc08 <iprintf>
	psensor = PNONE;
 8003300:	2300      	movs	r3, #0
 8003302:	6023      	str	r3, [r4, #0]
	if (initpressure3115() == HAL_OK) {	// non zero result means MPL3115 nogood
 8003304:	f7ff ff60 	bl	80031c8 <initpressure3115>
 8003308:	b1e8      	cbz	r0, 8003346 <initsplat+0x86>
		printf("MPL3115A2 pressure sensor present\n\r");
		psensor = MPL3115A2;
		statuspkt.bconf |= (MPL3115A2<<3);
	} else {
		if (initpressure115() == HAL_OK) {
 800330a:	f7ff fe31 	bl	8002f70 <initpressure115>
 800330e:	b140      	cbz	r0, 8003322 <initsplat+0x62>
			printf("MPL115A2 pressure sensor present\n\r");
			psensor = MPL115A2;		// assume MPL115 fitted instead
			statuspkt.bconf |= (MPL115A2<<3);
		} else {
			printf("NO pressure sensor present\n\r");
 8003310:	481b      	ldr	r0, [pc, #108]	; (8003380 <initsplat+0xc0>)
 8003312:	f01c fc79 	bl	801fc08 <iprintf>
		}
	}
	osDelay(500);
 8003316:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
}
 800331a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	osDelay(500);
 800331e:	f00c bf03 	b.w	8010128 <osDelay>
			printf("MPL115A2 pressure sensor present\n\r");
 8003322:	4818      	ldr	r0, [pc, #96]	; (8003384 <initsplat+0xc4>)
 8003324:	f01c fc70 	bl	801fc08 <iprintf>
			statuspkt.bconf |= (MPL115A2<<3);
 8003328:	4a17      	ldr	r2, [pc, #92]	; (8003388 <initsplat+0xc8>)
			psensor = MPL115A2;		// assume MPL115 fitted instead
 800332a:	2101      	movs	r1, #1
	osDelay(500);
 800332c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
			statuspkt.bconf |= (MPL115A2<<3);
 8003330:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
			psensor = MPL115A2;		// assume MPL115 fitted instead
 8003334:	6021      	str	r1, [r4, #0]
			statuspkt.bconf |= (MPL115A2<<3);
 8003336:	f043 0308 	orr.w	r3, r3, #8
}
 800333a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			statuspkt.bconf |= (MPL115A2<<3);
 800333e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
	osDelay(500);
 8003342:	f00c bef1 	b.w	8010128 <osDelay>
		printf("MPL3115A2 pressure sensor present\n\r");
 8003346:	4811      	ldr	r0, [pc, #68]	; (800338c <initsplat+0xcc>)
 8003348:	f01c fc5e 	bl	801fc08 <iprintf>
		statuspkt.bconf |= (MPL3115A2<<3);
 800334c:	4a0e      	ldr	r2, [pc, #56]	; (8003388 <initsplat+0xc8>)
		psensor = MPL3115A2;
 800334e:	2102      	movs	r1, #2
	osDelay(500);
 8003350:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
		statuspkt.bconf |= (MPL3115A2<<3);
 8003354:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
		psensor = MPL3115A2;
 8003358:	6021      	str	r1, [r4, #0]
		statuspkt.bconf |= (MPL3115A2<<3);
 800335a:	f043 0310 	orr.w	r3, r3, #16
}
 800335e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		statuspkt.bconf |= (MPL3115A2<<3);
 8003362:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
	osDelay(500);
 8003366:	f00c bedf 	b.w	8010128 <osDelay>
 800336a:	bf00      	nop
 800336c:	080240e4 	.word	0x080240e4
 8003370:	080240fc 	.word	0x080240fc
 8003374:	2000157c 	.word	0x2000157c
 8003378:	08024114 	.word	0x08024114
 800337c:	08024138 	.word	0x08024138
 8003380:	080241a0 	.word	0x080241a0
 8003384:	0802417c 	.word	0x0802417c
 8003388:	20022674 	.word	0x20022674
 800338c:	08024158 	.word	0x08024158

08003390 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8003390:	4b16      	ldr	r3, [pc, #88]	; (80033ec <HAL_MspInit+0x5c>)
  __HAL_RCC_SYSCFG_CLK_ENABLE();

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003392:	2200      	movs	r2, #0
 8003394:	210f      	movs	r1, #15
 8003396:	f06f 0001 	mvn.w	r0, #1
{
 800339a:	b510      	push	{r4, lr}
  __HAL_RCC_PWR_CLK_ENABLE();
 800339c:	6c1c      	ldr	r4, [r3, #64]	; 0x40
{
 800339e:	b082      	sub	sp, #8
  __HAL_RCC_PWR_CLK_ENABLE();
 80033a0:	f044 5480 	orr.w	r4, r4, #268435456	; 0x10000000
 80033a4:	641c      	str	r4, [r3, #64]	; 0x40
 80033a6:	6c1c      	ldr	r4, [r3, #64]	; 0x40
 80033a8:	f004 5480 	and.w	r4, r4, #268435456	; 0x10000000
 80033ac:	9400      	str	r4, [sp, #0]
 80033ae:	9c00      	ldr	r4, [sp, #0]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033b0:	6c5c      	ldr	r4, [r3, #68]	; 0x44
 80033b2:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 80033b6:	645c      	str	r4, [r3, #68]	; 0x44
 80033b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80033be:	9301      	str	r3, [sp, #4]
 80033c0:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80033c2:	f002 f8db 	bl	800557c <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 6, 0);
 80033c6:	2200      	movs	r2, #0
 80033c8:	2106      	movs	r1, #6
 80033ca:	2005      	movs	r0, #5
 80033cc:	f002 f8d6 	bl	800557c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 80033d0:	2005      	movs	r0, #5
 80033d2:	f002 f919 	bl	8005608 <HAL_NVIC_EnableIRQ>
  /* FPU_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FPU_IRQn, 6, 0);
 80033d6:	2200      	movs	r2, #0
 80033d8:	2106      	movs	r1, #6
 80033da:	2051      	movs	r0, #81	; 0x51
 80033dc:	f002 f8ce 	bl	800557c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FPU_IRQn);
 80033e0:	2051      	movs	r0, #81	; 0x51

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80033e2:	b002      	add	sp, #8
 80033e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_NVIC_EnableIRQ(FPU_IRQn);
 80033e8:	f002 b90e 	b.w	8005608 <HAL_NVIC_EnableIRQ>
 80033ec:	40023800 	.word	0x40023800

080033f0 <HAL_ADC_MspInit>:
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 80033f0:	4a48      	ldr	r2, [pc, #288]	; (8003514 <HAL_ADC_MspInit+0x124>)
 80033f2:	6803      	ldr	r3, [r0, #0]
{
 80033f4:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(hadc->Instance==ADC1)
 80033f6:	4293      	cmp	r3, r2
{
 80033f8:	b08d      	sub	sp, #52	; 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033fa:	f04f 0400 	mov.w	r4, #0
 80033fe:	e9cd 4407 	strd	r4, r4, [sp, #28]
 8003402:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
 8003406:	940b      	str	r4, [sp, #44]	; 0x2c
  if(hadc->Instance==ADC1)
 8003408:	d007      	beq.n	800341a <HAL_ADC_MspInit+0x2a>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 800340a:	4a43      	ldr	r2, [pc, #268]	; (8003518 <HAL_ADC_MspInit+0x128>)
 800340c:	4293      	cmp	r3, r2
 800340e:	d063      	beq.n	80034d8 <HAL_ADC_MspInit+0xe8>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
  else if(hadc->Instance==ADC3)
 8003410:	4a42      	ldr	r2, [pc, #264]	; (800351c <HAL_ADC_MspInit+0x12c>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d043      	beq.n	800349e <HAL_ADC_MspInit+0xae>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8003416:	b00d      	add	sp, #52	; 0x34
 8003418:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 800341a:	4b41      	ldr	r3, [pc, #260]	; (8003520 <HAL_ADC_MspInit+0x130>)
 800341c:	4606      	mov	r6, r0
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800341e:	2008      	movs	r0, #8
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003420:	2703      	movs	r7, #3
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003422:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003424:	a907      	add	r1, sp, #28
    hdma_adc1.Instance = DMA2_Stream4;
 8003426:	4d3f      	ldr	r5, [pc, #252]	; (8003524 <HAL_ADC_MspInit+0x134>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003428:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800342c:	645a      	str	r2, [r3, #68]	; 0x44
 800342e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003430:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8003434:	9201      	str	r2, [sp, #4]
 8003436:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003438:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800343a:	f042 0201 	orr.w	r2, r2, #1
 800343e:	631a      	str	r2, [r3, #48]	; 0x30
 8003440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003442:	9007      	str	r0, [sp, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003444:	f003 0301 	and.w	r3, r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003448:	4837      	ldr	r0, [pc, #220]	; (8003528 <HAL_ADC_MspInit+0x138>)
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800344a:	9708      	str	r7, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800344c:	9302      	str	r3, [sp, #8]
 800344e:	9b02      	ldr	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003450:	f004 fa28 	bl	80078a4 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA2_Stream4;
 8003454:	4a35      	ldr	r2, [pc, #212]	; (800352c <HAL_ADC_MspInit+0x13c>)
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003456:	f44f 6380 	mov.w	r3, #1024	; 0x400
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800345a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800345e:	f44f 6c00 	mov.w	ip, #2048	; 0x800
    hdma_adc1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8003462:	62af      	str	r7, [r5, #40]	; 0x28
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8003464:	f44f 3100 	mov.w	r1, #131072	; 0x20000
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003468:	f44f 7780 	mov.w	r7, #256	; 0x100
    hdma_adc1.Instance = DMA2_Stream4;
 800346c:	602a      	str	r2, [r5, #0]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800346e:	612b      	str	r3, [r5, #16]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8003470:	2204      	movs	r2, #4
    hdma_adc1.Init.MemBurst = DMA_MBURST_INC4;
 8003472:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8003476:	606c      	str	r4, [r5, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003478:	60ac      	str	r4, [r5, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800347a:	60ec      	str	r4, [r5, #12]
    hdma_adc1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800347c:	632c      	str	r4, [r5, #48]	; 0x30
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800347e:	626a      	str	r2, [r5, #36]	; 0x24
    hdma_adc1.Init.MemBurst = DMA_MBURST_INC4;
 8003480:	62eb      	str	r3, [r5, #44]	; 0x2c
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003482:	e9c5 c005 	strd	ip, r0, [r5, #20]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003486:	4628      	mov	r0, r5
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8003488:	e9c5 7107 	strd	r7, r1, [r5, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800348c:	f002 fb48 	bl	8005b20 <HAL_DMA_Init>
 8003490:	b108      	cbz	r0, 8003496 <HAL_ADC_MspInit+0xa6>
      Error_Handler();
 8003492:	f7fe f9af 	bl	80017f4 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003496:	63b5      	str	r5, [r6, #56]	; 0x38
 8003498:	63ae      	str	r6, [r5, #56]	; 0x38
}
 800349a:	b00d      	add	sp, #52	; 0x34
 800349c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_ADC3_CLK_ENABLE();
 800349e:	4b20      	ldr	r3, [pc, #128]	; (8003520 <HAL_ADC_MspInit+0x130>)
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80034a0:	2508      	movs	r5, #8
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80034a2:	2403      	movs	r4, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034a4:	a907      	add	r1, sp, #28
    __HAL_RCC_ADC3_CLK_ENABLE();
 80034a6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034a8:	481f      	ldr	r0, [pc, #124]	; (8003528 <HAL_ADC_MspInit+0x138>)
    __HAL_RCC_ADC3_CLK_ENABLE();
 80034aa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80034ae:	645a      	str	r2, [r3, #68]	; 0x44
 80034b0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80034b2:	f402 6280 	and.w	r2, r2, #1024	; 0x400
 80034b6:	9205      	str	r2, [sp, #20]
 80034b8:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80034bc:	f042 0201 	orr.w	r2, r2, #1
 80034c0:	631a      	str	r2, [r3, #48]	; 0x30
 80034c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80034c4:	9507      	str	r5, [sp, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034c6:	f003 0301 	and.w	r3, r3, #1
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80034ca:	9408      	str	r4, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034cc:	9306      	str	r3, [sp, #24]
 80034ce:	9b06      	ldr	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034d0:	f004 f9e8 	bl	80078a4 <HAL_GPIO_Init>
}
 80034d4:	b00d      	add	sp, #52	; 0x34
 80034d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_ADC2_CLK_ENABLE();
 80034d8:	4b11      	ldr	r3, [pc, #68]	; (8003520 <HAL_ADC_MspInit+0x130>)
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80034da:	2508      	movs	r5, #8
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80034dc:	2403      	movs	r4, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034de:	a907      	add	r1, sp, #28
    __HAL_RCC_ADC2_CLK_ENABLE();
 80034e0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034e2:	4811      	ldr	r0, [pc, #68]	; (8003528 <HAL_ADC_MspInit+0x138>)
    __HAL_RCC_ADC2_CLK_ENABLE();
 80034e4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034e8:	645a      	str	r2, [r3, #68]	; 0x44
 80034ea:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80034ec:	f402 7200 	and.w	r2, r2, #512	; 0x200
 80034f0:	9203      	str	r2, [sp, #12]
 80034f2:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80034f6:	f042 0201 	orr.w	r2, r2, #1
 80034fa:	631a      	str	r2, [r3, #48]	; 0x30
 80034fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80034fe:	9507      	str	r5, [sp, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003500:	f003 0301 	and.w	r3, r3, #1
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003504:	9408      	str	r4, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003506:	9304      	str	r3, [sp, #16]
 8003508:	9b04      	ldr	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800350a:	f004 f9cb 	bl	80078a4 <HAL_GPIO_Init>
}
 800350e:	b00d      	add	sp, #52	; 0x34
 8003510:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003512:	bf00      	nop
 8003514:	40012000 	.word	0x40012000
 8003518:	40012100 	.word	0x40012100
 800351c:	40012200 	.word	0x40012200
 8003520:	40023800 	.word	0x40023800
 8003524:	20022de8 	.word	0x20022de8
 8003528:	40020000 	.word	0x40020000
 800352c:	40026470 	.word	0x40026470

08003530 <HAL_CRC_MspInit>:
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
  if(hcrc->Instance==CRC)
 8003530:	6802      	ldr	r2, [r0, #0]
 8003532:	4b09      	ldr	r3, [pc, #36]	; (8003558 <HAL_CRC_MspInit+0x28>)
 8003534:	429a      	cmp	r2, r3
 8003536:	d000      	beq.n	800353a <HAL_CRC_MspInit+0xa>
 8003538:	4770      	bx	lr
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800353a:	f8d3 2830 	ldr.w	r2, [r3, #2096]	; 0x830
 800353e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
{
 8003542:	b082      	sub	sp, #8
    __HAL_RCC_CRC_CLK_ENABLE();
 8003544:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003548:	631a      	str	r2, [r3, #48]	; 0x30
 800354a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800354c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003550:	9301      	str	r3, [sp, #4]
 8003552:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8003554:	b002      	add	sp, #8
 8003556:	4770      	bx	lr
 8003558:	40023000 	.word	0x40023000

0800355c <HAL_DAC_MspInit>:
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hdac->Instance==DAC)
 800355c:	4b2b      	ldr	r3, [pc, #172]	; (800360c <HAL_DAC_MspInit+0xb0>)
 800355e:	6802      	ldr	r2, [r0, #0]
{
 8003560:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(hdac->Instance==DAC)
 8003562:	429a      	cmp	r2, r3
{
 8003564:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003566:	f04f 0400 	mov.w	r4, #0
 800356a:	e9cd 4403 	strd	r4, r4, [sp, #12]
 800356e:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8003572:	9407      	str	r4, [sp, #28]
  if(hdac->Instance==DAC)
 8003574:	d001      	beq.n	800357a <HAL_DAC_MspInit+0x1e>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8003576:	b009      	add	sp, #36	; 0x24
 8003578:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_DAC_CLK_ENABLE();
 800357a:	f503 33e2 	add.w	r3, r3, #115712	; 0x1c400
 800357e:	4606      	mov	r6, r0
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003580:	2010      	movs	r0, #16
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003582:	2503      	movs	r5, #3
    __HAL_RCC_DAC_CLK_ENABLE();
 8003584:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003586:	a903      	add	r1, sp, #12
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 8003588:	f44f 6780 	mov.w	r7, #1024	; 0x400
    __HAL_RCC_DAC_CLK_ENABLE();
 800358c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8003590:	641a      	str	r2, [r3, #64]	; 0x40
 8003592:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003594:	f002 5200 	and.w	r2, r2, #536870912	; 0x20000000
 8003598:	9201      	str	r2, [sp, #4]
 800359a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800359c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800359e:	f042 0201 	orr.w	r2, r2, #1
 80035a2:	631a      	str	r2, [r3, #48]	; 0x30
 80035a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80035a6:	9003      	str	r0, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035a8:	f003 0301 	and.w	r3, r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80035ac:	4818      	ldr	r0, [pc, #96]	; (8003610 <HAL_DAC_MspInit+0xb4>)
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80035ae:	9504      	str	r5, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035b0:	9302      	str	r3, [sp, #8]
    hdma_dac1.Instance = DMA1_Stream5;
 80035b2:	4d18      	ldr	r5, [pc, #96]	; (8003614 <HAL_DAC_MspInit+0xb8>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035b4:	9b02      	ldr	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80035b6:	f004 f975 	bl	80078a4 <HAL_GPIO_Init>
    hdma_dac1.Instance = DMA1_Stream5;
 80035ba:	4b17      	ldr	r3, [pc, #92]	; (8003618 <HAL_DAC_MspInit+0xbc>)
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80035bc:	2040      	movs	r0, #64	; 0x40
    hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 80035be:	f04f 6c60 	mov.w	ip, #234881024	; 0xe000000
    hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80035c2:	2104      	movs	r1, #4
    hdma_dac1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_3QUARTERSFULL;
 80035c4:	2202      	movs	r2, #2
    hdma_dac1.Instance = DMA1_Stream5;
 80035c6:	602b      	str	r3, [r5, #0]
    hdma_dac1.Init.MemBurst = DMA_MBURST_INC4;
 80035c8:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 80035cc:	60ec      	str	r4, [r5, #12]
    hdma_dac1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80035ce:	632c      	str	r4, [r5, #48]	; 0x30
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 80035d0:	612f      	str	r7, [r5, #16]
    hdma_dac1.Init.MemBurst = DMA_MBURST_INC4;
 80035d2:	62eb      	str	r3, [r5, #44]	; 0x2c
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80035d4:	e9c5 c001 	strd	ip, r0, [r5, #4]
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 80035d8:	4628      	mov	r0, r5
    hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80035da:	e9c5 4405 	strd	r4, r4, [r5, #20]
    hdma_dac1.Init.Priority = DMA_PRIORITY_LOW;
 80035de:	e9c5 4407 	strd	r4, r4, [r5, #28]
    hdma_dac1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_3QUARTERSFULL;
 80035e2:	e9c5 1209 	strd	r1, r2, [r5, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 80035e6:	f002 fa9b 	bl	8005b20 <HAL_DMA_Init>
 80035ea:	b958      	cbnz	r0, 8003604 <HAL_DAC_MspInit+0xa8>
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1);
 80035ec:	60b5      	str	r5, [r6, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 6, 0);
 80035ee:	2200      	movs	r2, #0
 80035f0:	2106      	movs	r1, #6
 80035f2:	2036      	movs	r0, #54	; 0x36
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1);
 80035f4:	63ae      	str	r6, [r5, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 6, 0);
 80035f6:	f001 ffc1 	bl	800557c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80035fa:	2036      	movs	r0, #54	; 0x36
 80035fc:	f002 f804 	bl	8005608 <HAL_NVIC_EnableIRQ>
}
 8003600:	b009      	add	sp, #36	; 0x24
 8003602:	bdf0      	pop	{r4, r5, r6, r7, pc}
      Error_Handler();
 8003604:	f7fe f8f6 	bl	80017f4 <Error_Handler>
 8003608:	e7f0      	b.n	80035ec <HAL_DAC_MspInit+0x90>
 800360a:	bf00      	nop
 800360c:	40007400 	.word	0x40007400
 8003610:	40020000 	.word	0x40020000
 8003614:	20022bec 	.word	0x20022bec
 8003618:	40026088 	.word	0x40026088

0800361c <HAL_I2C_MspInit>:
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hi2c->Instance==I2C1)
 800361c:	6802      	ldr	r2, [r0, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800361e:	2300      	movs	r3, #0
  if(hi2c->Instance==I2C1)
 8003620:	493d      	ldr	r1, [pc, #244]	; (8003718 <HAL_I2C_MspInit+0xfc>)
{
 8003622:	b570      	push	{r4, r5, r6, lr}
  if(hi2c->Instance==I2C1)
 8003624:	428a      	cmp	r2, r1
{
 8003626:	b08c      	sub	sp, #48	; 0x30
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003628:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800362c:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
 8003630:	930b      	str	r3, [sp, #44]	; 0x2c
  if(hi2c->Instance==I2C1)
 8003632:	d007      	beq.n	8003644 <HAL_I2C_MspInit+0x28>
    __HAL_RCC_I2C1_CLK_ENABLE();
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
  else if(hi2c->Instance==I2C2)
 8003634:	4b39      	ldr	r3, [pc, #228]	; (800371c <HAL_I2C_MspInit+0x100>)
 8003636:	429a      	cmp	r2, r3
 8003638:	d04c      	beq.n	80036d4 <HAL_I2C_MspInit+0xb8>
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
  else if(hi2c->Instance==I2C4)
 800363a:	4b39      	ldr	r3, [pc, #228]	; (8003720 <HAL_I2C_MspInit+0x104>)
 800363c:	429a      	cmp	r2, r3
 800363e:	d025      	beq.n	800368c <HAL_I2C_MspInit+0x70>
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }

}
 8003640:	b00c      	add	sp, #48	; 0x30
 8003642:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003644:	4c37      	ldr	r4, [pc, #220]	; (8003724 <HAL_I2C_MspInit+0x108>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003646:	2212      	movs	r2, #18
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003648:	2001      	movs	r0, #1
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 800364a:	f44f 7610 	mov.w	r6, #576	; 0x240
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800364e:	6b23      	ldr	r3, [r4, #48]	; 0x30
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003650:	2503      	movs	r5, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003652:	a907      	add	r1, sp, #28
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003654:	f043 0302 	orr.w	r3, r3, #2
 8003658:	6323      	str	r3, [r4, #48]	; 0x30
 800365a:	6b23      	ldr	r3, [r4, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800365c:	9208      	str	r2, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800365e:	2204      	movs	r2, #4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003660:	f003 0302 	and.w	r3, r3, #2
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003664:	9009      	str	r0, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003666:	4830      	ldr	r0, [pc, #192]	; (8003728 <HAL_I2C_MspInit+0x10c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003668:	9301      	str	r3, [sp, #4]
 800366a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 800366c:	9607      	str	r6, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800366e:	e9cd 520a 	strd	r5, r2, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003672:	f004 f917 	bl	80078a4 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003676:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003678:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800367c:	6423      	str	r3, [r4, #64]	; 0x40
 800367e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003680:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003684:	9302      	str	r3, [sp, #8]
 8003686:	9b02      	ldr	r3, [sp, #8]
}
 8003688:	b00c      	add	sp, #48	; 0x30
 800368a:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800368c:	4c25      	ldr	r4, [pc, #148]	; (8003724 <HAL_I2C_MspInit+0x108>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800368e:	2212      	movs	r2, #18
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003690:	2001      	movs	r0, #1
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8003692:	f44f 4640 	mov.w	r6, #49152	; 0xc000
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003696:	6b23      	ldr	r3, [r4, #48]	; 0x30
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003698:	2503      	movs	r5, #3
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800369a:	a907      	add	r1, sp, #28
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800369c:	f043 0320 	orr.w	r3, r3, #32
 80036a0:	6323      	str	r3, [r4, #48]	; 0x30
 80036a2:	6b23      	ldr	r3, [r4, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80036a4:	9208      	str	r2, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 80036a6:	2204      	movs	r2, #4
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80036a8:	f003 0320 	and.w	r3, r3, #32
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80036ac:	9009      	str	r0, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80036ae:	481f      	ldr	r0, [pc, #124]	; (800372c <HAL_I2C_MspInit+0x110>)
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80036b0:	9305      	str	r3, [sp, #20]
 80036b2:	9b05      	ldr	r3, [sp, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80036b4:	9607      	str	r6, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 80036b6:	e9cd 520a 	strd	r5, r2, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80036ba:	f004 f8f3 	bl	80078a4 <HAL_GPIO_Init>
    __HAL_RCC_I2C4_CLK_ENABLE();
 80036be:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80036c0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80036c4:	6423      	str	r3, [r4, #64]	; 0x40
 80036c6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80036c8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80036cc:	9306      	str	r3, [sp, #24]
 80036ce:	9b06      	ldr	r3, [sp, #24]
}
 80036d0:	b00c      	add	sp, #48	; 0x30
 80036d2:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80036d4:	4c13      	ldr	r4, [pc, #76]	; (8003724 <HAL_I2C_MspInit+0x108>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80036d6:	2012      	movs	r0, #18
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80036d8:	2203      	movs	r2, #3
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80036da:	2601      	movs	r6, #1
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80036dc:	6b23      	ldr	r3, [r4, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80036de:	2504      	movs	r5, #4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80036e0:	a907      	add	r1, sp, #28
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80036e2:	f043 0320 	orr.w	r3, r3, #32
 80036e6:	6323      	str	r3, [r4, #48]	; 0x30
 80036e8:	6b23      	ldr	r3, [r4, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80036ea:	9008      	str	r0, [sp, #32]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80036ec:	f003 0320 	and.w	r3, r3, #32
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80036f0:	480e      	ldr	r0, [pc, #56]	; (800372c <HAL_I2C_MspInit+0x110>)
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80036f2:	9207      	str	r2, [sp, #28]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80036f4:	9303      	str	r3, [sp, #12]
 80036f6:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80036f8:	920a      	str	r2, [sp, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80036fa:	9609      	str	r6, [sp, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80036fc:	950b      	str	r5, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80036fe:	f004 f8d1 	bl	80078a4 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003702:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003704:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003708:	6423      	str	r3, [r4, #64]	; 0x40
 800370a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800370c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003710:	9304      	str	r3, [sp, #16]
 8003712:	9b04      	ldr	r3, [sp, #16]
}
 8003714:	b00c      	add	sp, #48	; 0x30
 8003716:	bd70      	pop	{r4, r5, r6, pc}
 8003718:	40005400 	.word	0x40005400
 800371c:	40005800 	.word	0x40005800
 8003720:	40006000 	.word	0x40006000
 8003724:	40023800 	.word	0x40023800
 8003728:	40020400 	.word	0x40020400
 800372c:	40021400 	.word	0x40021400

08003730 <HAL_MDIOS_MspInit>:
* @retval None
*/
void HAL_MDIOS_MspInit(MDIOS_HandleTypeDef* hmdios)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hmdios->Instance==MDIOS)
 8003730:	6802      	ldr	r2, [r0, #0]
 8003732:	4b1c      	ldr	r3, [pc, #112]	; (80037a4 <HAL_MDIOS_MspInit+0x74>)
{
 8003734:	b570      	push	{r4, r5, r6, lr}
  if(hmdios->Instance==MDIOS)
 8003736:	429a      	cmp	r2, r3
{
 8003738:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800373a:	f04f 0400 	mov.w	r4, #0
 800373e:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8003742:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8003746:	9407      	str	r4, [sp, #28]
  if(hmdios->Instance==MDIOS)
 8003748:	d001      	beq.n	800374e <HAL_MDIOS_MspInit+0x1e>
  /* USER CODE BEGIN MDIOS_MspInit 1 */

  /* USER CODE END MDIOS_MspInit 1 */
  }

}
 800374a:	b008      	add	sp, #32
 800374c:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_MDIO_CLK_ENABLE();
 800374e:	f503 4340 	add.w	r3, r3, #49152	; 0xc000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003752:	2002      	movs	r0, #2
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_10;
 8003754:	f44f 6688 	mov.w	r6, #1088	; 0x440
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003758:	2503      	movs	r5, #3
    __HAL_RCC_MDIO_CLK_ENABLE();
 800375a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800375c:	a903      	add	r1, sp, #12
    __HAL_RCC_MDIO_CLK_ENABLE();
 800375e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003762:	645a      	str	r2, [r3, #68]	; 0x44
 8003764:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003766:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800376a:	9201      	str	r2, [sp, #4]
 800376c:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800376e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003770:	f042 0201 	orr.w	r2, r2, #1
 8003774:	631a      	str	r2, [r3, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF12_MDIOS;
 8003776:	220c      	movs	r2, #12
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800377a:	9004      	str	r0, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800377c:	f003 0301 	and.w	r3, r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003780:	4809      	ldr	r0, [pc, #36]	; (80037a8 <HAL_MDIOS_MspInit+0x78>)
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_10;
 8003782:	9603      	str	r6, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003784:	9302      	str	r3, [sp, #8]
 8003786:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF12_MDIOS;
 8003788:	e9cd 5206 	strd	r5, r2, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800378c:	f004 f88a 	bl	80078a4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(MDIOS_IRQn, 6, 0);
 8003790:	4622      	mov	r2, r4
 8003792:	2106      	movs	r1, #6
 8003794:	206d      	movs	r0, #109	; 0x6d
 8003796:	f001 fef1 	bl	800557c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(MDIOS_IRQn);
 800379a:	206d      	movs	r0, #109	; 0x6d
 800379c:	f001 ff34 	bl	8005608 <HAL_NVIC_EnableIRQ>
}
 80037a0:	b008      	add	sp, #32
 80037a2:	bd70      	pop	{r4, r5, r6, pc}
 80037a4:	40017800 	.word	0x40017800
 80037a8:	40020000 	.word	0x40020000

080037ac <HAL_RNG_MspInit>:
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
  if(hrng->Instance==RNG)
 80037ac:	6802      	ldr	r2, [r0, #0]
 80037ae:	4b08      	ldr	r3, [pc, #32]	; (80037d0 <HAL_RNG_MspInit+0x24>)
 80037b0:	429a      	cmp	r2, r3
 80037b2:	d000      	beq.n	80037b6 <HAL_RNG_MspInit+0xa>
 80037b4:	4770      	bx	lr
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 80037b6:	4b07      	ldr	r3, [pc, #28]	; (80037d4 <HAL_RNG_MspInit+0x28>)
{
 80037b8:	b082      	sub	sp, #8
    __HAL_RCC_RNG_CLK_ENABLE();
 80037ba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80037bc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80037c0:	635a      	str	r2, [r3, #52]	; 0x34
 80037c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037c8:	9301      	str	r3, [sp, #4]
 80037ca:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }

}
 80037cc:	b002      	add	sp, #8
 80037ce:	4770      	bx	lr
 80037d0:	50060800 	.word	0x50060800
 80037d4:	40023800 	.word	0x40023800

080037d8 <HAL_SPI_MspInit>:
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hspi->Instance==SPI2)
 80037d8:	6803      	ldr	r3, [r0, #0]
 80037da:	4a56      	ldr	r2, [pc, #344]	; (8003934 <HAL_SPI_MspInit+0x15c>)
{
 80037dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(hspi->Instance==SPI2)
 80037e0:	4293      	cmp	r3, r2
{
 80037e2:	b08e      	sub	sp, #56	; 0x38
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037e4:	f04f 0400 	mov.w	r4, #0
 80037e8:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
 80037ec:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
 80037f0:	940d      	str	r4, [sp, #52]	; 0x34
  if(hspi->Instance==SPI2)
 80037f2:	d008      	beq.n	8003806 <HAL_SPI_MspInit+0x2e>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
  else if(hspi->Instance==SPI3)
 80037f4:	4a50      	ldr	r2, [pc, #320]	; (8003938 <HAL_SPI_MspInit+0x160>)
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d05c      	beq.n	80038b4 <HAL_SPI_MspInit+0xdc>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
  else if(hspi->Instance==SPI4)
 80037fa:	4a50      	ldr	r2, [pc, #320]	; (800393c <HAL_SPI_MspInit+0x164>)
 80037fc:	4293      	cmp	r3, r2
 80037fe:	d037      	beq.n	8003870 <HAL_SPI_MspInit+0x98>
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }

}
 8003800:	b00e      	add	sp, #56	; 0x38
 8003802:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003806:	4b4e      	ldr	r3, [pc, #312]	; (8003940 <HAL_SPI_MspInit+0x168>)
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003808:	200c      	movs	r0, #12
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800380a:	2702      	movs	r7, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800380c:	2601      	movs	r6, #1
    __HAL_RCC_SPI2_CLK_ENABLE();
 800380e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003810:	2505      	movs	r5, #5
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003812:	a909      	add	r1, sp, #36	; 0x24
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003814:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003818:	641a      	str	r2, [r3, #64]	; 0x40
 800381a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800381c:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8003820:	9201      	str	r2, [sp, #4]
 8003822:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003824:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003826:	f042 0204 	orr.w	r2, r2, #4
 800382a:	631a      	str	r2, [r3, #48]	; 0x30
 800382c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800382e:	f002 0204 	and.w	r2, r2, #4
 8003832:	9202      	str	r2, [sp, #8]
 8003834:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003836:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003838:	f042 0208 	orr.w	r2, r2, #8
 800383c:	631a      	str	r2, [r3, #48]	; 0x30
 800383e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003840:	9009      	str	r0, [sp, #36]	; 0x24
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003842:	f003 0308 	and.w	r3, r3, #8
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003846:	483f      	ldr	r0, [pc, #252]	; (8003944 <HAL_SPI_MspInit+0x16c>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003848:	970a      	str	r7, [sp, #40]	; 0x28
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800384a:	9303      	str	r3, [sp, #12]
 800384c:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800384e:	e9cd 650c 	strd	r6, r5, [sp, #48]	; 0x30
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003852:	f004 f827 	bl	80078a4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003856:	2308      	movs	r3, #8
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003858:	a909      	add	r1, sp, #36	; 0x24
 800385a:	483b      	ldr	r0, [pc, #236]	; (8003948 <HAL_SPI_MspInit+0x170>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800385c:	970a      	str	r7, [sp, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800385e:	940b      	str	r4, [sp, #44]	; 0x2c
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003860:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003862:	e9cd 650c 	strd	r6, r5, [sp, #48]	; 0x30
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003866:	f004 f81d 	bl	80078a4 <HAL_GPIO_Init>
}
 800386a:	b00e      	add	sp, #56	; 0x38
 800386c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_SPI4_CLK_ENABLE();
 8003870:	4b33      	ldr	r3, [pc, #204]	; (8003940 <HAL_SPI_MspInit+0x168>)
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8003872:	2074      	movs	r0, #116	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003874:	2602      	movs	r6, #2
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003876:	a909      	add	r1, sp, #36	; 0x24
    __HAL_RCC_SPI4_CLK_ENABLE();
 8003878:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800387a:	2503      	movs	r5, #3
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 800387c:	2405      	movs	r4, #5
    __HAL_RCC_SPI4_CLK_ENABLE();
 800387e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003882:	645a      	str	r2, [r3, #68]	; 0x44
 8003884:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003886:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 800388a:	9207      	str	r2, [sp, #28]
 800388c:	9a07      	ldr	r2, [sp, #28]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800388e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003890:	f042 0210 	orr.w	r2, r2, #16
 8003894:	631a      	str	r2, [r3, #48]	; 0x30
 8003896:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8003898:	9009      	str	r0, [sp, #36]	; 0x24
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800389a:	f003 0310 	and.w	r3, r3, #16
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800389e:	482b      	ldr	r0, [pc, #172]	; (800394c <HAL_SPI_MspInit+0x174>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038a0:	960a      	str	r6, [sp, #40]	; 0x28
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80038a2:	9308      	str	r3, [sp, #32]
 80038a4:	9b08      	ldr	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 80038a6:	e9cd 540c 	strd	r5, r4, [sp, #48]	; 0x30
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80038aa:	f003 fffb 	bl	80078a4 <HAL_GPIO_Init>
}
 80038ae:	b00e      	add	sp, #56	; 0x38
 80038b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_SPI3_CLK_ENABLE();
 80038b4:	4b22      	ldr	r3, [pc, #136]	; (8003940 <HAL_SPI_MspInit+0x168>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038b6:	2602      	movs	r6, #2
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80038b8:	2004      	movs	r0, #4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038ba:	2503      	movs	r5, #3
    __HAL_RCC_SPI3_CLK_ENABLE();
 80038bc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 80038be:	2707      	movs	r7, #7
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038c0:	a909      	add	r1, sp, #36	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80038c2:	f04f 0806 	mov.w	r8, #6
    __HAL_RCC_SPI3_CLK_ENABLE();
 80038c6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80038ca:	641a      	str	r2, [r3, #64]	; 0x40
 80038cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80038ce:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 80038d2:	9204      	str	r2, [sp, #16]
 80038d4:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80038d6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80038d8:	4332      	orrs	r2, r6
 80038da:	631a      	str	r2, [r3, #48]	; 0x30
 80038dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80038de:	4032      	ands	r2, r6
 80038e0:	9205      	str	r2, [sp, #20]
 80038e2:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80038e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80038e6:	4302      	orrs	r2, r0
 80038e8:	631a      	str	r2, [r3, #48]	; 0x30
 80038ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80038ec:	9009      	str	r0, [sp, #36]	; 0x24
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80038ee:	4003      	ands	r3, r0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038f0:	4817      	ldr	r0, [pc, #92]	; (8003950 <HAL_SPI_MspInit+0x178>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038f2:	960a      	str	r6, [sp, #40]	; 0x28
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80038f4:	9306      	str	r3, [sp, #24]
 80038f6:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038f8:	950c      	str	r5, [sp, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 80038fa:	970d      	str	r7, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038fc:	f003 ffd2 	bl	80078a4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003900:	f44f 6380 	mov.w	r3, #1024	; 0x400
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003904:	a909      	add	r1, sp, #36	; 0x24
 8003906:	480f      	ldr	r0, [pc, #60]	; (8003944 <HAL_SPI_MspInit+0x16c>)
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003908:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800390a:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800390c:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003910:	e9cd 450b 	strd	r4, r5, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003914:	f003 ffc6 	bl	80078a4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003918:	2310      	movs	r3, #16
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800391a:	a909      	add	r1, sp, #36	; 0x24
 800391c:	480c      	ldr	r0, [pc, #48]	; (8003950 <HAL_SPI_MspInit+0x178>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800391e:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003920:	940b      	str	r4, [sp, #44]	; 0x2c
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003922:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003924:	e9cd 580c 	strd	r5, r8, [sp, #48]	; 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003928:	f003 ffbc 	bl	80078a4 <HAL_GPIO_Init>
}
 800392c:	b00e      	add	sp, #56	; 0x38
 800392e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003932:	bf00      	nop
 8003934:	40003800 	.word	0x40003800
 8003938:	40003c00 	.word	0x40003c00
 800393c:	40013400 	.word	0x40013400
 8003940:	40023800 	.word	0x40023800
 8003944:	40020800 	.word	0x40020800
 8003948:	40020c00 	.word	0x40020c00
 800394c:	40021000 	.word	0x40021000
 8003950:	40020400 	.word	0x40020400

08003954 <HAL_TIM_Base_MspInit>:
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim_base->Instance==TIM1)
 8003954:	4a75      	ldr	r2, [pc, #468]	; (8003b2c <HAL_TIM_Base_MspInit+0x1d8>)
 8003956:	6803      	ldr	r3, [r0, #0]
{
 8003958:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  if(htim_base->Instance==TIM1)
 800395c:	4293      	cmp	r3, r2
{
 800395e:	b091      	sub	sp, #68	; 0x44
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003960:	f04f 0400 	mov.w	r4, #0
 8003964:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
 8003968:	e9cd 440d 	strd	r4, r4, [sp, #52]	; 0x34
 800396c:	940f      	str	r4, [sp, #60]	; 0x3c
  if(htim_base->Instance==TIM1)
 800396e:	d023      	beq.n	80039b8 <HAL_TIM_Base_MspInit+0x64>
    __HAL_RCC_TIM1_CLK_ENABLE();
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_base->Instance==TIM2)
 8003970:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003974:	4605      	mov	r5, r0
 8003976:	d044      	beq.n	8003a02 <HAL_TIM_Base_MspInit+0xae>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM3)
 8003978:	4a6d      	ldr	r2, [pc, #436]	; (8003b30 <HAL_TIM_Base_MspInit+0x1dc>)
 800397a:	4293      	cmp	r3, r2
 800397c:	f000 809d 	beq.w	8003aba <HAL_TIM_Base_MspInit+0x166>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
  else if(htim_base->Instance==TIM4)
 8003980:	4a6c      	ldr	r2, [pc, #432]	; (8003b34 <HAL_TIM_Base_MspInit+0x1e0>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d025      	beq.n	80039d2 <HAL_TIM_Base_MspInit+0x7e>
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
  else if(htim_base->Instance==TIM5)
 8003986:	4a6c      	ldr	r2, [pc, #432]	; (8003b38 <HAL_TIM_Base_MspInit+0x1e4>)
 8003988:	4293      	cmp	r3, r2
 800398a:	f000 80a9 	beq.w	8003ae0 <HAL_TIM_Base_MspInit+0x18c>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
  else if(htim_base->Instance==TIM6)
 800398e:	4a6b      	ldr	r2, [pc, #428]	; (8003b3c <HAL_TIM_Base_MspInit+0x1e8>)
 8003990:	4293      	cmp	r3, r2
 8003992:	f000 80b8 	beq.w	8003b06 <HAL_TIM_Base_MspInit+0x1b2>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
  else if(htim_base->Instance==TIM7)
 8003996:	4a6a      	ldr	r2, [pc, #424]	; (8003b40 <HAL_TIM_Base_MspInit+0x1ec>)
 8003998:	4293      	cmp	r3, r2
 800399a:	d027      	beq.n	80039ec <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM7_CLK_ENABLE();
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
  else if(htim_base->Instance==TIM14)
 800399c:	4a69      	ldr	r2, [pc, #420]	; (8003b44 <HAL_TIM_Base_MspInit+0x1f0>)
 800399e:	4293      	cmp	r3, r2
 80039a0:	d114      	bne.n	80039cc <HAL_TIM_Base_MspInit+0x78>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 80039a2:	4b69      	ldr	r3, [pc, #420]	; (8003b48 <HAL_TIM_Base_MspInit+0x1f4>)
 80039a4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80039a6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80039aa:	641a      	str	r2, [r3, #64]	; 0x40
 80039ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039b2:	930a      	str	r3, [sp, #40]	; 0x28
 80039b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 80039b6:	e009      	b.n	80039cc <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM1_CLK_ENABLE();
 80039b8:	4b63      	ldr	r3, [pc, #396]	; (8003b48 <HAL_TIM_Base_MspInit+0x1f4>)
 80039ba:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80039bc:	f042 0201 	orr.w	r2, r2, #1
 80039c0:	645a      	str	r2, [r3, #68]	; 0x44
 80039c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039c4:	f003 0301 	and.w	r3, r3, #1
 80039c8:	9301      	str	r3, [sp, #4]
 80039ca:	9b01      	ldr	r3, [sp, #4]
}
 80039cc:	b011      	add	sp, #68	; 0x44
 80039ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_TIM4_CLK_ENABLE();
 80039d2:	4b5d      	ldr	r3, [pc, #372]	; (8003b48 <HAL_TIM_Base_MspInit+0x1f4>)
 80039d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80039d6:	f042 0204 	orr.w	r2, r2, #4
 80039da:	641a      	str	r2, [r3, #64]	; 0x40
 80039dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039de:	f003 0304 	and.w	r3, r3, #4
 80039e2:	9306      	str	r3, [sp, #24]
 80039e4:	9b06      	ldr	r3, [sp, #24]
}
 80039e6:	b011      	add	sp, #68	; 0x44
 80039e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_TIM7_CLK_ENABLE();
 80039ec:	4b56      	ldr	r3, [pc, #344]	; (8003b48 <HAL_TIM_Base_MspInit+0x1f4>)
 80039ee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80039f0:	f042 0220 	orr.w	r2, r2, #32
 80039f4:	641a      	str	r2, [r3, #64]	; 0x40
 80039f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039f8:	f003 0320 	and.w	r3, r3, #32
 80039fc:	9309      	str	r3, [sp, #36]	; 0x24
 80039fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003a00:	e7e4      	b.n	80039cc <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003a02:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003a06:	2701      	movs	r7, #1
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a08:	f04f 0802 	mov.w	r8, #2
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003a0c:	2020      	movs	r0, #32
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003a0e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a10:	a90b      	add	r1, sp, #44	; 0x2c
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003a12:	f44f 6980 	mov.w	r9, #1024	; 0x400
    hdma_tim2_up_ch3.Instance = DMA1_Stream1;
 8003a16:	4e4d      	ldr	r6, [pc, #308]	; (8003b4c <HAL_TIM_Base_MspInit+0x1f8>)
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003a18:	433a      	orrs	r2, r7
 8003a1a:	641a      	str	r2, [r3, #64]	; 0x40
 8003a1c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003a1e:	403a      	ands	r2, r7
 8003a20:	9202      	str	r2, [sp, #8]
 8003a22:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a24:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a26:	433a      	orrs	r2, r7
 8003a28:	631a      	str	r2, [r3, #48]	; 0x30
 8003a2a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a2c:	403a      	ands	r2, r7
 8003a2e:	9203      	str	r2, [sp, #12]
 8003a30:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a32:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a34:	ea42 0208 	orr.w	r2, r2, r8
 8003a38:	631a      	str	r2, [r3, #48]	; 0x30
 8003a3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003a3c:	900b      	str	r0, [sp, #44]	; 0x2c
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a3e:	ea03 0308 	and.w	r3, r3, r8
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a42:	4843      	ldr	r0, [pc, #268]	; (8003b50 <HAL_TIM_Base_MspInit+0x1fc>)
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003a44:	970f      	str	r7, [sp, #60]	; 0x3c
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a46:	9304      	str	r3, [sp, #16]
 8003a48:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a4a:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a4e:	f003 ff29 	bl	80078a4 <HAL_GPIO_Init>
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a52:	a90b      	add	r1, sp, #44	; 0x2c
 8003a54:	483f      	ldr	r0, [pc, #252]	; (8003b54 <HAL_TIM_Base_MspInit+0x200>)
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003a56:	970f      	str	r7, [sp, #60]	; 0x3c
    hdma_tim2_up_ch3.Init.Channel = DMA_CHANNEL_3;
 8003a58:	f04f 67c0 	mov.w	r7, #100663296	; 0x6000000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a5c:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003a60:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a64:	e9cd 440d 	strd	r4, r4, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a68:	f003 ff1c 	bl	80078a4 <HAL_GPIO_Init>
    hdma_tim2_up_ch3.Instance = DMA1_Stream1;
 8003a6c:	f8df c0e8 	ldr.w	ip, [pc, #232]	; 8003b58 <HAL_TIM_Base_MspInit+0x204>
    hdma_tim2_up_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003a70:	f44f 5180 	mov.w	r1, #4096	; 0x1000
    hdma_tim2_up_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003a74:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    hdma_tim2_up_ch3.Init.Mode = DMA_CIRCULAR;
 8003a78:	f44f 7380 	mov.w	r3, #256	; 0x100
    if (HAL_DMA_Init(&hdma_tim2_up_ch3) != HAL_OK)
 8003a7c:	4630      	mov	r0, r6
    hdma_tim2_up_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8003a7e:	f8c6 9010 	str.w	r9, [r6, #16]
    hdma_tim2_up_ch3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003a82:	60b4      	str	r4, [r6, #8]
    hdma_tim2_up_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8003a84:	60f4      	str	r4, [r6, #12]
    hdma_tim2_up_ch3.Init.Mode = DMA_CIRCULAR;
 8003a86:	61f3      	str	r3, [r6, #28]
    hdma_tim2_up_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003a88:	e9c6 4408 	strd	r4, r4, [r6, #32]
    hdma_tim2_up_ch3.Init.Channel = DMA_CHANNEL_3;
 8003a8c:	e9c6 c700 	strd	ip, r7, [r6]
    hdma_tim2_up_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003a90:	e9c6 1205 	strd	r1, r2, [r6, #20]
    if (HAL_DMA_Init(&hdma_tim2_up_ch3) != HAL_OK)
 8003a94:	f002 f844 	bl	8005b20 <HAL_DMA_Init>
 8003a98:	b108      	cbz	r0, 8003a9e <HAL_TIM_Base_MspInit+0x14a>
      Error_Handler();
 8003a9a:	f7fd feab 	bl	80017f4 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim2_up_ch3);
 8003a9e:	622e      	str	r6, [r5, #32]
    HAL_NVIC_SetPriority(TIM2_IRQn, 6, 0);
 8003aa0:	2200      	movs	r2, #0
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim2_up_ch3);
 8003aa2:	62ee      	str	r6, [r5, #44]	; 0x2c
    HAL_NVIC_SetPriority(TIM2_IRQn, 6, 0);
 8003aa4:	2106      	movs	r1, #6
 8003aa6:	201c      	movs	r0, #28
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim2_up_ch3);
 8003aa8:	63b5      	str	r5, [r6, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM2_IRQn, 6, 0);
 8003aaa:	f001 fd67 	bl	800557c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003aae:	201c      	movs	r0, #28
 8003ab0:	f001 fdaa 	bl	8005608 <HAL_NVIC_EnableIRQ>
}
 8003ab4:	b011      	add	sp, #68	; 0x44
 8003ab6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003aba:	4b23      	ldr	r3, [pc, #140]	; (8003b48 <HAL_TIM_Base_MspInit+0x1f4>)
    HAL_NVIC_SetPriority(TIM3_IRQn, 6, 0);
 8003abc:	4622      	mov	r2, r4
 8003abe:	2106      	movs	r1, #6
 8003ac0:	201d      	movs	r0, #29
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003ac2:	6c1c      	ldr	r4, [r3, #64]	; 0x40
 8003ac4:	f044 0402 	orr.w	r4, r4, #2
 8003ac8:	641c      	str	r4, [r3, #64]	; 0x40
 8003aca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003acc:	f003 0302 	and.w	r3, r3, #2
 8003ad0:	9305      	str	r3, [sp, #20]
 8003ad2:	9b05      	ldr	r3, [sp, #20]
    HAL_NVIC_SetPriority(TIM3_IRQn, 6, 0);
 8003ad4:	f001 fd52 	bl	800557c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003ad8:	201d      	movs	r0, #29
 8003ada:	f001 fd95 	bl	8005608 <HAL_NVIC_EnableIRQ>
 8003ade:	e775      	b.n	80039cc <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003ae0:	4b19      	ldr	r3, [pc, #100]	; (8003b48 <HAL_TIM_Base_MspInit+0x1f4>)
    HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 8003ae2:	4622      	mov	r2, r4
 8003ae4:	2105      	movs	r1, #5
 8003ae6:	2032      	movs	r0, #50	; 0x32
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003ae8:	6c1c      	ldr	r4, [r3, #64]	; 0x40
 8003aea:	f044 0408 	orr.w	r4, r4, #8
 8003aee:	641c      	str	r4, [r3, #64]	; 0x40
 8003af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003af2:	f003 0308 	and.w	r3, r3, #8
 8003af6:	9307      	str	r3, [sp, #28]
 8003af8:	9b07      	ldr	r3, [sp, #28]
    HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 8003afa:	f001 fd3f 	bl	800557c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8003afe:	2032      	movs	r0, #50	; 0x32
 8003b00:	f001 fd82 	bl	8005608 <HAL_NVIC_EnableIRQ>
 8003b04:	e762      	b.n	80039cc <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003b06:	4b10      	ldr	r3, [pc, #64]	; (8003b48 <HAL_TIM_Base_MspInit+0x1f4>)
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 6, 0);
 8003b08:	4622      	mov	r2, r4
 8003b0a:	2106      	movs	r1, #6
 8003b0c:	2036      	movs	r0, #54	; 0x36
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003b0e:	6c1c      	ldr	r4, [r3, #64]	; 0x40
 8003b10:	f044 0410 	orr.w	r4, r4, #16
 8003b14:	641c      	str	r4, [r3, #64]	; 0x40
 8003b16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b18:	f003 0310 	and.w	r3, r3, #16
 8003b1c:	9308      	str	r3, [sp, #32]
 8003b1e:	9b08      	ldr	r3, [sp, #32]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 6, 0);
 8003b20:	f001 fd2c 	bl	800557c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003b24:	2036      	movs	r0, #54	; 0x36
 8003b26:	f001 fd6f 	bl	8005608 <HAL_NVIC_EnableIRQ>
 8003b2a:	e74f      	b.n	80039cc <HAL_TIM_Base_MspInit+0x78>
 8003b2c:	40010000 	.word	0x40010000
 8003b30:	40000400 	.word	0x40000400
 8003b34:	40000800 	.word	0x40000800
 8003b38:	40000c00 	.word	0x40000c00
 8003b3c:	40001000 	.word	0x40001000
 8003b40:	40001400 	.word	0x40001400
 8003b44:	40002000 	.word	0x40002000
 8003b48:	40023800 	.word	0x40023800
 8003b4c:	20022ae8 	.word	0x20022ae8
 8003b50:	40020000 	.word	0x40020000
 8003b54:	40020400 	.word	0x40020400
 8003b58:	40026028 	.word	0x40026028

08003b5c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim->Instance==TIM3)
 8003b5c:	6802      	ldr	r2, [r0, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b5e:	2300      	movs	r3, #0
  if(htim->Instance==TIM3)
 8003b60:	491c      	ldr	r1, [pc, #112]	; (8003bd4 <HAL_TIM_MspPostInit+0x78>)
{
 8003b62:	b530      	push	{r4, r5, lr}
  if(htim->Instance==TIM3)
 8003b64:	428a      	cmp	r2, r1
{
 8003b66:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b68:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8003b6c:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8003b70:	9307      	str	r3, [sp, #28]
  if(htim->Instance==TIM3)
 8003b72:	d019      	beq.n	8003ba8 <HAL_TIM_MspPostInit+0x4c>

  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }
  else if(htim->Instance==TIM4)
 8003b74:	4b18      	ldr	r3, [pc, #96]	; (8003bd8 <HAL_TIM_MspPostInit+0x7c>)
 8003b76:	429a      	cmp	r2, r3
 8003b78:	d001      	beq.n	8003b7e <HAL_TIM_MspPostInit+0x22>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8003b7a:	b009      	add	sp, #36	; 0x24
 8003b7c:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b7e:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b82:	2402      	movs	r4, #2
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003b84:	f44f 7580 	mov.w	r5, #256	; 0x100
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b88:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b8a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b8c:	4813      	ldr	r0, [pc, #76]	; (8003bdc <HAL_TIM_MspPostInit+0x80>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b8e:	4322      	orrs	r2, r4
 8003b90:	631a      	str	r2, [r3, #48]	; 0x30
 8003b92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003b94:	9503      	str	r5, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b96:	4023      	ands	r3, r4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b98:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003b9a:	9407      	str	r4, [sp, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b9c:	9302      	str	r3, [sp, #8]
 8003b9e:	9b02      	ldr	r3, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ba0:	f003 fe80 	bl	80078a4 <HAL_GPIO_Init>
}
 8003ba4:	b009      	add	sp, #36	; 0x24
 8003ba6:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003ba8:	4b0d      	ldr	r3, [pc, #52]	; (8003be0 <HAL_TIM_MspPostInit+0x84>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003baa:	2402      	movs	r4, #2
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003bac:	2580      	movs	r5, #128	; 0x80
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003bae:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003bb0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003bb2:	480c      	ldr	r0, [pc, #48]	; (8003be4 <HAL_TIM_MspPostInit+0x88>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003bb4:	f042 0204 	orr.w	r2, r2, #4
 8003bb8:	631a      	str	r2, [r3, #48]	; 0x30
 8003bba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003bbc:	9503      	str	r5, [sp, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003bbe:	f003 0304 	and.w	r3, r3, #4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bc2:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003bc4:	9407      	str	r4, [sp, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003bc6:	9301      	str	r3, [sp, #4]
 8003bc8:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003bca:	f003 fe6b 	bl	80078a4 <HAL_GPIO_Init>
}
 8003bce:	b009      	add	sp, #36	; 0x24
 8003bd0:	bd30      	pop	{r4, r5, pc}
 8003bd2:	bf00      	nop
 8003bd4:	40000400 	.word	0x40000400
 8003bd8:	40000800 	.word	0x40000800
 8003bdc:	40020400 	.word	0x40020400
 8003be0:	40023800 	.word	0x40023800
 8003be4:	40020800 	.word	0x40020800

08003be8 <HAL_UART_MspInit>:
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(huart->Instance==UART4)
 8003be8:	4aaf      	ldr	r2, [pc, #700]	; (8003ea8 <HAL_UART_MspInit+0x2c0>)
 8003bea:	6803      	ldr	r3, [r0, #0]
{
 8003bec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  if(huart->Instance==UART4)
 8003bf0:	4293      	cmp	r3, r2
{
 8003bf2:	b097      	sub	sp, #92	; 0x5c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bf4:	f04f 0400 	mov.w	r4, #0
 8003bf8:	e9cd 4411 	strd	r4, r4, [sp, #68]	; 0x44
 8003bfc:	e9cd 4413 	strd	r4, r4, [sp, #76]	; 0x4c
 8003c00:	9415      	str	r4, [sp, #84]	; 0x54
  if(huart->Instance==UART4)
 8003c02:	d035      	beq.n	8003c70 <HAL_UART_MspInit+0x88>

  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }
  else if(huart->Instance==UART5)
 8003c04:	4aa9      	ldr	r2, [pc, #676]	; (8003eac <HAL_UART_MspInit+0x2c4>)
 8003c06:	4293      	cmp	r3, r2
 8003c08:	d07b      	beq.n	8003d02 <HAL_UART_MspInit+0x11a>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }
  else if(huart->Instance==UART7)
 8003c0a:	4aa9      	ldr	r2, [pc, #676]	; (8003eb0 <HAL_UART_MspInit+0x2c8>)
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	f000 80b4 	beq.w	8003d7a <HAL_UART_MspInit+0x192>

  /* USER CODE BEGIN UART7_MspInit 1 */

  /* USER CODE END UART7_MspInit 1 */
  }
  else if(huart->Instance==USART2)
 8003c12:	4aa8      	ldr	r2, [pc, #672]	; (8003eb4 <HAL_UART_MspInit+0x2cc>)
 8003c14:	4293      	cmp	r3, r2
 8003c16:	f000 80d3 	beq.w	8003dc0 <HAL_UART_MspInit+0x1d8>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
  else if(huart->Instance==USART3)
 8003c1a:	4aa7      	ldr	r2, [pc, #668]	; (8003eb8 <HAL_UART_MspInit+0x2d0>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d006      	beq.n	8003c2e <HAL_UART_MspInit+0x46>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
  else if(huart->Instance==USART6)
 8003c20:	4aa6      	ldr	r2, [pc, #664]	; (8003ebc <HAL_UART_MspInit+0x2d4>)
 8003c22:	4293      	cmp	r3, r2
 8003c24:	f000 80ec 	beq.w	8003e00 <HAL_UART_MspInit+0x218>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8003c28:	b017      	add	sp, #92	; 0x5c
 8003c2a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_USART3_CLK_ENABLE();
 8003c2e:	4ba4      	ldr	r3, [pc, #656]	; (8003ec0 <HAL_UART_MspInit+0x2d8>)
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8003c30:	f44f 7040 	mov.w	r0, #768	; 0x300
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003c34:	2612      	movs	r6, #18
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c36:	2503      	movs	r5, #3
    __HAL_RCC_USART3_CLK_ENABLE();
 8003c38:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003c3a:	2407      	movs	r4, #7
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003c3c:	a911      	add	r1, sp, #68	; 0x44
    __HAL_RCC_USART3_CLK_ENABLE();
 8003c3e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003c42:	641a      	str	r2, [r3, #64]	; 0x40
 8003c44:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c46:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8003c4a:	920c      	str	r2, [sp, #48]	; 0x30
 8003c4c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003c4e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003c50:	f042 0208 	orr.w	r2, r2, #8
 8003c54:	631a      	str	r2, [r3, #48]	; 0x30
 8003c56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8003c58:	9011      	str	r0, [sp, #68]	; 0x44
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003c5a:	f003 0308 	and.w	r3, r3, #8
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003c5e:	4899      	ldr	r0, [pc, #612]	; (8003ec4 <HAL_UART_MspInit+0x2dc>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003c60:	9612      	str	r6, [sp, #72]	; 0x48
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003c62:	930d      	str	r3, [sp, #52]	; 0x34
 8003c64:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003c66:	e9cd 5414 	strd	r5, r4, [sp, #80]	; 0x50
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003c6a:	f003 fe1b 	bl	80078a4 <HAL_GPIO_Init>
 8003c6e:	e7db      	b.n	8003c28 <HAL_UART_MspInit+0x40>
    __HAL_RCC_UART4_CLK_ENABLE();
 8003c70:	4b93      	ldr	r3, [pc, #588]	; (8003ec0 <HAL_UART_MspInit+0x2d8>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c72:	2702      	movs	r7, #2
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_15;
 8003c74:	f248 0001 	movw	r0, #32769	; 0x8001
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c78:	2603      	movs	r6, #3
    __HAL_RCC_UART4_CLK_ENABLE();
 8003c7a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8003c7c:	2508      	movs	r5, #8
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c7e:	a911      	add	r1, sp, #68	; 0x44
    __HAL_RCC_UART4_CLK_ENABLE();
 8003c80:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8003c84:	641a      	str	r2, [r3, #64]	; 0x40
 8003c86:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c88:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 8003c8c:	9201      	str	r2, [sp, #4]
 8003c8e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c90:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003c92:	f042 0201 	orr.w	r2, r2, #1
 8003c96:	631a      	str	r2, [r3, #48]	; 0x30
 8003c98:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003c9a:	f002 0201 	and.w	r2, r2, #1
 8003c9e:	9202      	str	r2, [sp, #8]
 8003ca0:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ca2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003ca4:	433a      	orrs	r2, r7
 8003ca6:	631a      	str	r2, [r3, #48]	; 0x30
 8003ca8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003caa:	403a      	ands	r2, r7
 8003cac:	9203      	str	r2, [sp, #12]
 8003cae:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003cb0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003cb2:	f042 0204 	orr.w	r2, r2, #4
 8003cb6:	631a      	str	r2, [r3, #48]	; 0x30
 8003cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_15;
 8003cba:	9011      	str	r0, [sp, #68]	; 0x44
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003cbc:	f003 0304 	and.w	r3, r3, #4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003cc0:	4881      	ldr	r0, [pc, #516]	; (8003ec8 <HAL_UART_MspInit+0x2e0>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cc2:	9712      	str	r7, [sp, #72]	; 0x48
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003cc4:	9304      	str	r3, [sp, #16]
 8003cc6:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8003cc8:	e9cd 6514 	strd	r6, r5, [sp, #80]	; 0x50
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ccc:	f003 fdea 	bl	80078a4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003cd0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003cd4:	a911      	add	r1, sp, #68	; 0x44
 8003cd6:	487d      	ldr	r0, [pc, #500]	; (8003ecc <HAL_UART_MspInit+0x2e4>)
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003cd8:	9311      	str	r3, [sp, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cda:	9712      	str	r7, [sp, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cdc:	9413      	str	r4, [sp, #76]	; 0x4c
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8003cde:	e9cd 6514 	strd	r6, r5, [sp, #80]	; 0x50
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ce2:	f003 fddf 	bl	80078a4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8003ce6:	f44f 6300 	mov.w	r3, #2048	; 0x800
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003cea:	a911      	add	r1, sp, #68	; 0x44
 8003cec:	4878      	ldr	r0, [pc, #480]	; (8003ed0 <HAL_UART_MspInit+0x2e8>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cee:	9712      	str	r7, [sp, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cf0:	9413      	str	r4, [sp, #76]	; 0x4c
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8003cf2:	9311      	str	r3, [sp, #68]	; 0x44
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8003cf4:	e9cd 6514 	strd	r6, r5, [sp, #80]	; 0x50
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003cf8:	f003 fdd4 	bl	80078a4 <HAL_GPIO_Init>
}
 8003cfc:	b017      	add	sp, #92	; 0x5c
 8003cfe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_UART5_CLK_ENABLE();
 8003d02:	4b6f      	ldr	r3, [pc, #444]	; (8003ec0 <HAL_UART_MspInit+0x2d8>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d04:	2702      	movs	r7, #2
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8003d06:	f44f 5880 	mov.w	r8, #4096	; 0x1000
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d0a:	2603      	movs	r6, #3
    __HAL_RCC_UART5_CLK_ENABLE();
 8003d0c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8003d0e:	2508      	movs	r5, #8
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d10:	a911      	add	r1, sp, #68	; 0x44
 8003d12:	486e      	ldr	r0, [pc, #440]	; (8003ecc <HAL_UART_MspInit+0x2e4>)
    __HAL_RCC_UART5_CLK_ENABLE();
 8003d14:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003d18:	641a      	str	r2, [r3, #64]	; 0x40
 8003d1a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d1c:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8003d20:	9205      	str	r2, [sp, #20]
 8003d22:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d24:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003d26:	433a      	orrs	r2, r7
 8003d28:	631a      	str	r2, [r3, #48]	; 0x30
 8003d2a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003d2c:	403a      	ands	r2, r7
 8003d2e:	9206      	str	r2, [sp, #24]
 8003d30:	9a06      	ldr	r2, [sp, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003d32:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003d34:	f042 0204 	orr.w	r2, r2, #4
 8003d38:	631a      	str	r2, [r3, #48]	; 0x30
 8003d3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8003d3c:	f8cd 8044 	str.w	r8, [sp, #68]	; 0x44
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003d40:	f003 0304 	and.w	r3, r3, #4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d44:	9712      	str	r7, [sp, #72]	; 0x48
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d46:	9614      	str	r6, [sp, #80]	; 0x50
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003d48:	9307      	str	r3, [sp, #28]
 8003d4a:	9b07      	ldr	r3, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8003d4c:	9515      	str	r5, [sp, #84]	; 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d4e:	f003 fda9 	bl	80078a4 <HAL_GPIO_Init>
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003d52:	a911      	add	r1, sp, #68	; 0x44
 8003d54:	485e      	ldr	r0, [pc, #376]	; (8003ed0 <HAL_UART_MspInit+0x2e8>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d56:	9413      	str	r4, [sp, #76]	; 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d58:	e9cd 8711 	strd	r8, r7, [sp, #68]	; 0x44
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8003d5c:	e9cd 6514 	strd	r6, r5, [sp, #80]	; 0x50
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003d60:	f003 fda0 	bl	80078a4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 8003d64:	4622      	mov	r2, r4
 8003d66:	4621      	mov	r1, r4
 8003d68:	2035      	movs	r0, #53	; 0x35
 8003d6a:	f001 fc07 	bl	800557c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8003d6e:	2035      	movs	r0, #53	; 0x35
 8003d70:	f001 fc4a 	bl	8005608 <HAL_NVIC_EnableIRQ>
}
 8003d74:	b017      	add	sp, #92	; 0x5c
 8003d76:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_UART7_CLK_ENABLE();
 8003d7a:	4b51      	ldr	r3, [pc, #324]	; (8003ec0 <HAL_UART_MspInit+0x2d8>)
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 8003d7c:	f44f 70e0 	mov.w	r0, #448	; 0x1c0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d80:	2602      	movs	r6, #2
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003d82:	a911      	add	r1, sp, #68	; 0x44
    __HAL_RCC_UART7_CLK_ENABLE();
 8003d84:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d86:	2503      	movs	r5, #3
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 8003d88:	2408      	movs	r4, #8
    __HAL_RCC_UART7_CLK_ENABLE();
 8003d8a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003d8e:	641a      	str	r2, [r3, #64]	; 0x40
 8003d90:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d92:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8003d96:	9208      	str	r2, [sp, #32]
 8003d98:	9a08      	ldr	r2, [sp, #32]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003d9a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003d9c:	f042 0220 	orr.w	r2, r2, #32
 8003da0:	631a      	str	r2, [r3, #48]	; 0x30
 8003da2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 8003da4:	9011      	str	r0, [sp, #68]	; 0x44
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003da6:	f003 0320 	and.w	r3, r3, #32
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003daa:	484a      	ldr	r0, [pc, #296]	; (8003ed4 <HAL_UART_MspInit+0x2ec>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003dac:	9612      	str	r6, [sp, #72]	; 0x48
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003dae:	9309      	str	r3, [sp, #36]	; 0x24
 8003db0:	9b09      	ldr	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 8003db2:	e9cd 5414 	strd	r5, r4, [sp, #80]	; 0x50
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003db6:	f003 fd75 	bl	80078a4 <HAL_GPIO_Init>
}
 8003dba:	b017      	add	sp, #92	; 0x5c
 8003dbc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_USART2_CLK_ENABLE();
 8003dc0:	4b3f      	ldr	r3, [pc, #252]	; (8003ec0 <HAL_UART_MspInit+0x2d8>)
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8003dc2:	2070      	movs	r0, #112	; 0x70
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003dc4:	2602      	movs	r6, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003dc6:	2503      	movs	r5, #3
    __HAL_RCC_USART2_CLK_ENABLE();
 8003dc8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003dca:	2407      	movs	r4, #7
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003dcc:	a911      	add	r1, sp, #68	; 0x44
    __HAL_RCC_USART2_CLK_ENABLE();
 8003dce:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8003dd2:	641a      	str	r2, [r3, #64]	; 0x40
 8003dd4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003dd6:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8003dda:	920a      	str	r2, [sp, #40]	; 0x28
 8003ddc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003dde:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003de0:	f042 0208 	orr.w	r2, r2, #8
 8003de4:	631a      	str	r2, [r3, #48]	; 0x30
 8003de6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8003de8:	9011      	str	r0, [sp, #68]	; 0x44
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003dea:	f003 0308 	and.w	r3, r3, #8
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003dee:	4835      	ldr	r0, [pc, #212]	; (8003ec4 <HAL_UART_MspInit+0x2dc>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003df0:	9612      	str	r6, [sp, #72]	; 0x48
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003df2:	930b      	str	r3, [sp, #44]	; 0x2c
 8003df4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003df6:	e9cd 5414 	strd	r5, r4, [sp, #80]	; 0x50
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003dfa:	f003 fd53 	bl	80078a4 <HAL_GPIO_Init>
 8003dfe:	e713      	b.n	8003c28 <HAL_UART_MspInit+0x40>
    __HAL_RCC_USART6_CLK_ENABLE();
 8003e00:	4b2f      	ldr	r3, [pc, #188]	; (8003ec0 <HAL_UART_MspInit+0x2d8>)
 8003e02:	4605      	mov	r5, r0
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003e04:	f44f 7040 	mov.w	r0, #768	; 0x300
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8003e08:	2708      	movs	r7, #8
    __HAL_RCC_USART6_CLK_ENABLE();
 8003e0a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e0c:	f04f 0902 	mov.w	r9, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e10:	f04f 0803 	mov.w	r8, #3
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003e14:	a911      	add	r1, sp, #68	; 0x44
    __HAL_RCC_USART6_CLK_ENABLE();
 8003e16:	f042 0220 	orr.w	r2, r2, #32
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8003e1a:	4e2f      	ldr	r6, [pc, #188]	; (8003ed8 <HAL_UART_MspInit+0x2f0>)
    __HAL_RCC_USART6_CLK_ENABLE();
 8003e1c:	645a      	str	r2, [r3, #68]	; 0x44
 8003e1e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003e20:	f002 0220 	and.w	r2, r2, #32
 8003e24:	920e      	str	r2, [sp, #56]	; 0x38
 8003e26:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8003e28:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003e2a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003e2e:	631a      	str	r2, [r3, #48]	; 0x30
 8003e30:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003e32:	f002 0240 	and.w	r2, r2, #64	; 0x40
 8003e36:	920f      	str	r2, [sp, #60]	; 0x3c
 8003e38:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e3a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003e3c:	f042 0204 	orr.w	r2, r2, #4
 8003e40:	631a      	str	r2, [r3, #48]	; 0x30
 8003e42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003e44:	9011      	str	r0, [sp, #68]	; 0x44
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e46:	f003 0304 	and.w	r3, r3, #4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003e4a:	4824      	ldr	r0, [pc, #144]	; (8003edc <HAL_UART_MspInit+0x2f4>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e4c:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e50:	9310      	str	r3, [sp, #64]	; 0x40
 8003e52:	9b10      	ldr	r3, [sp, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8003e54:	e9cd 8714 	strd	r8, r7, [sp, #80]	; 0x50
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003e58:	f003 fd24 	bl	80078a4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003e5c:	2340      	movs	r3, #64	; 0x40
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003e5e:	a911      	add	r1, sp, #68	; 0x44
 8003e60:	481b      	ldr	r0, [pc, #108]	; (8003ed0 <HAL_UART_MspInit+0x2e8>)
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003e62:	9311      	str	r3, [sp, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e64:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e68:	9413      	str	r4, [sp, #76]	; 0x4c
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8003e6a:	e9cd 8714 	strd	r8, r7, [sp, #80]	; 0x50
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003e6e:	f003 fd19 	bl	80078a4 <HAL_GPIO_Init>
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8003e72:	f04f 6720 	mov.w	r7, #167772160	; 0xa000000
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8003e76:	f8df c068 	ldr.w	ip, [pc, #104]	; 8003ee0 <HAL_UART_MspInit+0x2f8>
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003e7a:	f44f 6180 	mov.w	r1, #1024	; 0x400
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 8003e7e:	f44f 7280 	mov.w	r2, #256	; 0x100
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8003e82:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8003e86:	4630      	mov	r0, r6
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003e88:	6274      	str	r4, [r6, #36]	; 0x24
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003e8a:	6131      	str	r1, [r6, #16]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003e8c:	e9c6 4402 	strd	r4, r4, [r6, #8]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003e90:	e9c6 4405 	strd	r4, r4, [r6, #20]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8003e94:	e9c6 c700 	strd	ip, r7, [r6]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8003e98:	e9c6 2307 	strd	r2, r3, [r6, #28]
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8003e9c:	f001 fe40 	bl	8005b20 <HAL_DMA_Init>
 8003ea0:	bb00      	cbnz	r0, 8003ee4 <HAL_UART_MspInit+0x2fc>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 8003ea2:	66ee      	str	r6, [r5, #108]	; 0x6c
 8003ea4:	63b5      	str	r5, [r6, #56]	; 0x38
}
 8003ea6:	e6bf      	b.n	8003c28 <HAL_UART_MspInit+0x40>
 8003ea8:	40004c00 	.word	0x40004c00
 8003eac:	40005000 	.word	0x40005000
 8003eb0:	40007800 	.word	0x40007800
 8003eb4:	40004400 	.word	0x40004400
 8003eb8:	40004800 	.word	0x40004800
 8003ebc:	40011400 	.word	0x40011400
 8003ec0:	40023800 	.word	0x40023800
 8003ec4:	40020c00 	.word	0x40020c00
 8003ec8:	40020000 	.word	0x40020000
 8003ecc:	40020400 	.word	0x40020400
 8003ed0:	40020800 	.word	0x40020800
 8003ed4:	40021400 	.word	0x40021400
 8003ed8:	20022784 	.word	0x20022784
 8003edc:	40021800 	.word	0x40021800
 8003ee0:	40026428 	.word	0x40026428
      Error_Handler();
 8003ee4:	f7fd fc86 	bl	80017f4 <Error_Handler>
 8003ee8:	e7db      	b.n	8003ea2 <HAL_UART_MspInit+0x2ba>
 8003eea:	bf00      	nop

08003eec <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003eec:	b570      	push	{r4, r5, r6, lr}
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  /*Configure the TIM12 IRQ priority */
  HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, TickPriority ,0);
 8003eee:	4601      	mov	r1, r0
{
 8003ef0:	b088      	sub	sp, #32
  HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, TickPriority ,0);
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	202b      	movs	r0, #43	; 0x2b
 8003ef6:	f001 fb41 	bl	800557c <HAL_NVIC_SetPriority>

  /* Enable the TIM12 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8003efa:	202b      	movs	r0, #43	; 0x2b
 8003efc:	f001 fb84 	bl	8005608 <HAL_NVIC_EnableIRQ>
  /* Enable TIM12 clock */
  __HAL_RCC_TIM12_CLK_ENABLE();
 8003f00:	4b15      	ldr	r3, [pc, #84]	; (8003f58 <HAL_InitTick+0x6c>)

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003f02:	a901      	add	r1, sp, #4
 8003f04:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM12_CLK_ENABLE();
 8003f06:	6c1a      	ldr	r2, [r3, #64]	; 0x40

  /* Compute TIM12 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();

  /* Compute the prescaler value to have TIM12 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8003f08:	4e14      	ldr	r6, [pc, #80]	; (8003f5c <HAL_InitTick+0x70>)
  __HAL_RCC_TIM12_CLK_ENABLE();
 8003f0a:	f042 0240 	orr.w	r2, r2, #64	; 0x40

  /* Initialize TIM12 */
  htim12.Instance = TIM12;
 8003f0e:	4c14      	ldr	r4, [pc, #80]	; (8003f60 <HAL_InitTick+0x74>)
 8003f10:	4d14      	ldr	r5, [pc, #80]	; (8003f64 <HAL_InitTick+0x78>)
  __HAL_RCC_TIM12_CLK_ENABLE();
 8003f12:	641a      	str	r2, [r3, #64]	; 0x40
 8003f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f1a:	9302      	str	r3, [sp, #8]
 8003f1c:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003f1e:	f005 fe0d 	bl	8009b3c <HAL_RCC_GetClockConfig>
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8003f22:	f005 fdeb 	bl	8009afc <HAL_RCC_GetPCLK1Freq>
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim12.Init.Period = (1000000 / 1000) - 1;
  htim12.Init.Prescaler = uwPrescalerValue;
  htim12.Init.ClockDivision = 0;
 8003f26:	2200      	movs	r2, #0
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8003f28:	0043      	lsls	r3, r0, #1
  htim12.Init.Period = (1000000 / 1000) - 1;
 8003f2a:	f240 31e7 	movw	r1, #999	; 0x3e7
  htim12.Instance = TIM12;
 8003f2e:	6025      	str	r5, [r4, #0]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8003f30:	fba6 0303 	umull	r0, r3, r6, r3
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
  if(HAL_TIM_Base_Init(&htim12) == HAL_OK)
 8003f34:	4620      	mov	r0, r4
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8003f36:	0c9b      	lsrs	r3, r3, #18
 8003f38:	3b01      	subs	r3, #1
  htim12.Init.ClockDivision = 0;
 8003f3a:	e9c4 1203 	strd	r1, r2, [r4, #12]
  htim12.Init.Prescaler = uwPrescalerValue;
 8003f3e:	e9c4 3201 	strd	r3, r2, [r4, #4]
  if(HAL_TIM_Base_Init(&htim12) == HAL_OK)
 8003f42:	f007 ff39 	bl	800bdb8 <HAL_TIM_Base_Init>
 8003f46:	b110      	cbz	r0, 8003f4e <HAL_InitTick+0x62>
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim12);
  }

  /* Return function status */
  return HAL_ERROR;
 8003f48:	2001      	movs	r0, #1
}
 8003f4a:	b008      	add	sp, #32
 8003f4c:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_TIM_Base_Start_IT(&htim12);
 8003f4e:	4620      	mov	r0, r4
 8003f50:	f007 f9be 	bl	800b2d0 <HAL_TIM_Base_Start_IT>
}
 8003f54:	b008      	add	sp, #32
 8003f56:	bd70      	pop	{r4, r5, r6, pc}
 8003f58:	40023800 	.word	0x40023800
 8003f5c:	431bde83 	.word	0x431bde83
 8003f60:	20023220 	.word	0x20023220
 8003f64:	40001800 	.word	0x40001800

08003f68 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003f68:	4770      	bx	lr
 8003f6a:	bf00      	nop

08003f6c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003f6c:	e7fe      	b.n	8003f6c <HardFault_Handler>
 8003f6e:	bf00      	nop

08003f70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003f70:	e7fe      	b.n	8003f70 <MemManage_Handler>
 8003f72:	bf00      	nop

08003f74 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003f74:	e7fe      	b.n	8003f74 <BusFault_Handler>
 8003f76:	bf00      	nop

08003f78 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003f78:	e7fe      	b.n	8003f78 <UsageFault_Handler>
 8003f7a:	bf00      	nop

08003f7c <RCC_IRQHandler>:
 8003f7c:	4770      	bx	lr
 8003f7e:	bf00      	nop

08003f80 <DMA1_Stream1_IRQHandler>:
void DMA1_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_up_ch3);
 8003f80:	4801      	ldr	r0, [pc, #4]	; (8003f88 <DMA1_Stream1_IRQHandler+0x8>)
 8003f82:	f002 b849 	b.w	8006018 <HAL_DMA_IRQHandler>
 8003f86:	bf00      	nop
 8003f88:	20022ae8 	.word	0x20022ae8

08003f8c <DMA1_Stream5_IRQHandler>:
void DMA1_Stream5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1);
 8003f8c:	4801      	ldr	r0, [pc, #4]	; (8003f94 <DMA1_Stream5_IRQHandler+0x8>)
 8003f8e:	f002 b843 	b.w	8006018 <HAL_DMA_IRQHandler>
 8003f92:	bf00      	nop
 8003f94:	20022bec 	.word	0x20022bec

08003f98 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8003f98:	b508      	push	{r3, lr}
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8003f9a:	4805      	ldr	r0, [pc, #20]	; (8003fb0 <ADC_IRQHandler+0x18>)
 8003f9c:	f001 f8ce 	bl	800513c <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8003fa0:	4804      	ldr	r0, [pc, #16]	; (8003fb4 <ADC_IRQHandler+0x1c>)
 8003fa2:	f001 f8cb 	bl	800513c <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc3);
 8003fa6:	4804      	ldr	r0, [pc, #16]	; (8003fb8 <ADC_IRQHandler+0x20>)
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8003fa8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_ADC_IRQHandler(&hadc3);
 8003fac:	f001 b8c6 	b.w	800513c <HAL_ADC_IRQHandler>
 8003fb0:	20022ccc 	.word	0x20022ccc
 8003fb4:	20022988 	.word	0x20022988
 8003fb8:	20022d14 	.word	0x20022d14

08003fbc <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003fbc:	4801      	ldr	r0, [pc, #4]	; (8003fc4 <TIM2_IRQHandler+0x8>)
 8003fbe:	f007 bdc7 	b.w	800bb50 <HAL_TIM_IRQHandler>
 8003fc2:	bf00      	nop
 8003fc4:	20022fe4 	.word	0x20022fe4

08003fc8 <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003fc8:	4801      	ldr	r0, [pc, #4]	; (8003fd0 <TIM3_IRQHandler+0x8>)
 8003fca:	f007 bdc1 	b.w	800bb50 <HAL_TIM_IRQHandler>
 8003fce:	bf00      	nop
 8003fd0:	20022b48 	.word	0x20022b48

08003fd4 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003fd4:	4801      	ldr	r0, [pc, #4]	; (8003fdc <USART2_IRQHandler+0x8>)
 8003fd6:	f009 bb75 	b.w	800d6c4 <HAL_UART_IRQHandler>
 8003fda:	bf00      	nop
 8003fdc:	20023024 	.word	0x20023024

08003fe0 <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8003fe0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003fe4:	f003 be44 	b.w	8007c70 <HAL_GPIO_EXTI_IRQHandler>

08003fe8 <TIM8_BRK_TIM12_IRQHandler>:
void TIM8_BRK_TIM12_IRQHandler(void)
{
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim12);
 8003fe8:	4801      	ldr	r0, [pc, #4]	; (8003ff0 <TIM8_BRK_TIM12_IRQHandler+0x8>)
 8003fea:	f007 bdb1 	b.w	800bb50 <HAL_TIM_IRQHandler>
 8003fee:	bf00      	nop
 8003ff0:	20023220 	.word	0x20023220

08003ff4 <TIM8_TRG_COM_TIM14_IRQHandler>:
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8003ff4:	4801      	ldr	r0, [pc, #4]	; (8003ffc <TIM8_TRG_COM_TIM14_IRQHandler+0x8>)
 8003ff6:	f007 bdab 	b.w	800bb50 <HAL_TIM_IRQHandler>
 8003ffa:	bf00      	nop
 8003ffc:	200230a4 	.word	0x200230a4

08004000 <TIM5_IRQHandler>:
void TIM5_IRQHandler(void)
{
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8004000:	4801      	ldr	r0, [pc, #4]	; (8004008 <TIM5_IRQHandler+0x8>)
 8004002:	f007 bda5 	b.w	800bb50 <HAL_TIM_IRQHandler>
 8004006:	bf00      	nop
 8004008:	20022aa8 	.word	0x20022aa8

0800400c <UART5_IRQHandler>:
void UART5_IRQHandler(void)
{
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 800400c:	4801      	ldr	r0, [pc, #4]	; (8004014 <UART5_IRQHandler+0x8>)
 800400e:	f009 bb59 	b.w	800d6c4 <HAL_UART_IRQHandler>
 8004012:	bf00      	nop
 8004014:	20022c4c 	.word	0x20022c4c

08004018 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004018:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 800401a:	4804      	ldr	r0, [pc, #16]	; (800402c <TIM6_DAC_IRQHandler+0x14>)
 800401c:	f001 fcd0 	bl	80059c0 <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 8004020:	4803      	ldr	r0, [pc, #12]	; (8004030 <TIM6_DAC_IRQHandler+0x18>)
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004022:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_TIM_IRQHandler(&htim6);
 8004026:	f007 bd93 	b.w	800bb50 <HAL_TIM_IRQHandler>
 800402a:	bf00      	nop
 800402c:	20022d6c 	.word	0x20022d6c
 8004030:	20022e4c 	.word	0x20022e4c

08004034 <DMA2_Stream1_IRQHandler>:
void DMA2_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8004034:	4801      	ldr	r0, [pc, #4]	; (800403c <DMA2_Stream1_IRQHandler+0x8>)
 8004036:	f001 bfef 	b.w	8006018 <HAL_DMA_IRQHandler>
 800403a:	bf00      	nop
 800403c:	20022784 	.word	0x20022784

08004040 <DMA2_Stream4_IRQHandler>:
void DMA2_Stream4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004040:	4801      	ldr	r0, [pc, #4]	; (8004048 <DMA2_Stream4_IRQHandler+0x8>)
 8004042:	f001 bfe9 	b.w	8006018 <HAL_DMA_IRQHandler>
 8004046:	bf00      	nop
 8004048:	20022de8 	.word	0x20022de8

0800404c <ETH_IRQHandler>:
void ETH_IRQHandler(void)
{
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 800404c:	4801      	ldr	r0, [pc, #4]	; (8004054 <ETH_IRQHandler+0x8>)
 800404e:	f002 bf35 	b.w	8006ebc <HAL_ETH_IRQHandler>
 8004052:	bf00      	nop
 8004054:	20025050 	.word	0x20025050

08004058 <OTG_FS_IRQHandler>:
void OTG_FS_IRQHandler(void)
{
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8004058:	4801      	ldr	r0, [pc, #4]	; (8004060 <OTG_FS_IRQHandler+0x8>)
 800405a:	f004 bc3f 	b.w	80088dc <HAL_PCD_IRQHandler>
 800405e:	bf00      	nop
 8004060:	200375d8 	.word	0x200375d8

08004064 <USART6_IRQHandler>:
void USART6_IRQHandler(void)
{
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8004064:	4801      	ldr	r0, [pc, #4]	; (800406c <USART6_IRQHandler+0x8>)
 8004066:	f009 bb2d 	b.w	800d6c4 <HAL_UART_IRQHandler>
 800406a:	bf00      	nop
 800406c:	20022ee0 	.word	0x20022ee0

08004070 <FPU_IRQHandler>:
 8004070:	4770      	bx	lr
 8004072:	bf00      	nop

08004074 <MDIOS_IRQHandler>:
void MDIOS_IRQHandler(void)
{
  /* USER CODE BEGIN MDIOS_IRQn 0 */

  /* USER CODE END MDIOS_IRQn 0 */
  HAL_MDIOS_IRQHandler(&hmdios);
 8004074:	4801      	ldr	r0, [pc, #4]	; (800407c <MDIOS_IRQHandler+0x8>)
 8004076:	f004 bb1b 	b.w	80086b0 <HAL_MDIOS_IRQHandler>
 800407a:	bf00      	nop
 800407c:	20022d5c 	.word	0x20022d5c

08004080 <_read>:
	_kill(status, -1);
	while (1) {
	} /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len) {
 8004080:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8004082:	1e16      	subs	r6, r2, #0
 8004084:	dd07      	ble.n	8004096 <_read+0x16>
 8004086:	460c      	mov	r4, r1
 8004088:	198d      	adds	r5, r1, r6
		*ptr++ = __io_getchar();
 800408a:	f3af 8000 	nop.w
 800408e:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8004092:	42a5      	cmp	r5, r4
 8004094:	d1f9      	bne.n	800408a <_read+0xa>
	}

	return len;
}
 8004096:	4630      	mov	r0, r6
 8004098:	bd70      	pop	{r4, r5, r6, pc}
 800409a:	bf00      	nop

0800409c <_close>:
	return len;
}

int _close(int file) {
	return -1;
}
 800409c:	f04f 30ff 	mov.w	r0, #4294967295
 80040a0:	4770      	bx	lr
 80040a2:	bf00      	nop

080040a4 <_fstat>:

int _fstat(int file, struct stat *st) {
	st->st_mode = S_IFCHR;
 80040a4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	return 0;
}
 80040a8:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 80040aa:	604b      	str	r3, [r1, #4]
}
 80040ac:	4770      	bx	lr
 80040ae:	bf00      	nop

080040b0 <_isatty>:

int _isatty(int file) {
	return 1;
}
 80040b0:	2001      	movs	r0, #1
 80040b2:	4770      	bx	lr

080040b4 <_lseek>:

int _lseek(int file, int ptr, int dir) {
	return 0;
}
 80040b4:	2000      	movs	r0, #0
 80040b6:	4770      	bx	lr

080040b8 <_sbrk>:
	const uint32_t stack_limit = (uint32_t) &_estack - (uint32_t) &_Min_Stack_Size;
	const uint8_t *max_heap = (uint8_t*) stack_limit;
	uint8_t *prev_heap_end;

	/* Initalize heap end at first call */
	if (NULL == __sbrk_heap_end) {
 80040b8:	490d      	ldr	r1, [pc, #52]	; (80040f0 <_sbrk+0x38>)
	const uint32_t stack_limit = (uint32_t) &_estack - (uint32_t) &_Min_Stack_Size;
 80040ba:	4a0e      	ldr	r2, [pc, #56]	; (80040f4 <_sbrk+0x3c>)
	if (NULL == __sbrk_heap_end) {
 80040bc:	680b      	ldr	r3, [r1, #0]
void* _sbrk(ptrdiff_t incr) {
 80040be:	b410      	push	{r4}
	const uint32_t stack_limit = (uint32_t) &_estack - (uint32_t) &_Min_Stack_Size;
 80040c0:	4c0d      	ldr	r4, [pc, #52]	; (80040f8 <_sbrk+0x40>)
 80040c2:	1b12      	subs	r2, r2, r4
	if (NULL == __sbrk_heap_end) {
 80040c4:	b183      	cbz	r3, 80040e8 <_sbrk+0x30>
		__sbrk_heap_end = &_end;
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap) {
 80040c6:	4418      	add	r0, r3
 80040c8:	4290      	cmp	r0, r2
 80040ca:	d804      	bhi.n	80040d6 <_sbrk+0x1e>
		errno = ENOMEM;
		return (void*) -1;
	}

	prev_heap_end = __sbrk_heap_end;
	__sbrk_heap_end += incr;
 80040cc:	6008      	str	r0, [r1, #0]

	return (void*) prev_heap_end;
}
 80040ce:	4618      	mov	r0, r3
 80040d0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80040d4:	4770      	bx	lr
		errno = ENOMEM;
 80040d6:	4a09      	ldr	r2, [pc, #36]	; (80040fc <_sbrk+0x44>)
 80040d8:	210c      	movs	r1, #12
		return (void*) -1;
 80040da:	f04f 33ff 	mov.w	r3, #4294967295
}
 80040de:	f85d 4b04 	ldr.w	r4, [sp], #4
		errno = ENOMEM;
 80040e2:	6011      	str	r1, [r2, #0]
}
 80040e4:	4618      	mov	r0, r3
 80040e6:	4770      	bx	lr
		__sbrk_heap_end = &_end;
 80040e8:	4c05      	ldr	r4, [pc, #20]	; (8004100 <_sbrk+0x48>)
 80040ea:	4623      	mov	r3, r4
 80040ec:	600c      	str	r4, [r1, #0]
 80040ee:	e7ea      	b.n	80040c6 <_sbrk+0xe>
 80040f0:	20001584 	.word	0x20001584
 80040f4:	20080000 	.word	0x20080000
 80040f8:	00008000 	.word	0x00008000
 80040fc:	20036100 	.word	0x20036100
 8004100:	200379e0 	.word	0x200379e0

08004104 <SystemInit>:
 * @retval None
 */
void SystemInit(void) {
	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004104:	4a0f      	ldr	r2, [pc, #60]	; (8004144 <SystemInit+0x40>)
  #endif
	/* Reset the RCC clock configuration to the default reset state ------------*/
	/* Set HSION bit */
	RCC->CR |= (uint32_t) 0x00000001;
 8004106:	4b10      	ldr	r3, [pc, #64]	; (8004148 <SystemInit+0x44>)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004108:	f8d2 0088 	ldr.w	r0, [r2, #136]	; 0x88

	/* Reset CFGR register */
	RCC->CFGR = 0x00000000;

	/* Reset HSEON, CSSON and PLLON bits */
	RCC->CR &= (uint32_t) 0xFEF6FFFF;
 800410c:	490f      	ldr	r1, [pc, #60]	; (800414c <SystemInit+0x48>)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800410e:	f440 0070 	orr.w	r0, r0, #15728640	; 0xf00000
void SystemInit(void) {
 8004112:	b470      	push	{r4, r5, r6}
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004114:	f8c2 0088 	str.w	r0, [r2, #136]	; 0x88
	RCC->CFGR = 0x00000000;
 8004118:	2400      	movs	r4, #0
	RCC->CR |= (uint32_t) 0x00000001;
 800411a:	6818      	ldr	r0, [r3, #0]

	/* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
	SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800411c:	f04f 6500 	mov.w	r5, #134217728	; 0x8000000
	RCC->PLLCFGR = 0x24003010;
 8004120:	4e0b      	ldr	r6, [pc, #44]	; (8004150 <SystemInit+0x4c>)
	RCC->CR |= (uint32_t) 0x00000001;
 8004122:	f040 0001 	orr.w	r0, r0, #1
 8004126:	6018      	str	r0, [r3, #0]
	RCC->CFGR = 0x00000000;
 8004128:	609c      	str	r4, [r3, #8]
	RCC->CR &= (uint32_t) 0xFEF6FFFF;
 800412a:	6818      	ldr	r0, [r3, #0]
 800412c:	4001      	ands	r1, r0
 800412e:	6019      	str	r1, [r3, #0]
	RCC->PLLCFGR = 0x24003010;
 8004130:	605e      	str	r6, [r3, #4]
	RCC->CR &= (uint32_t) 0xFFFBFFFF;
 8004132:	6819      	ldr	r1, [r3, #0]
 8004134:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 8004138:	6019      	str	r1, [r3, #0]
	RCC->CIR = 0x00000000;
 800413a:	60dc      	str	r4, [r3, #12]
	SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800413c:	6095      	str	r5, [r2, #8]
#endif
}
 800413e:	bc70      	pop	{r4, r5, r6}
 8004140:	4770      	bx	lr
 8004142:	bf00      	nop
 8004144:	e000ed00 	.word	0xe000ed00
 8004148:	40023800 	.word	0x40023800
 800414c:	fef6ffff 	.word	0xfef6ffff
 8004150:	24003010 	.word	0x24003010

08004154 <dnsfound>:
}

// Delayed DNS lookup result callback

void dnsfound(const char *name, const ip_addr_t *ipaddr, void *callback_arg) {
	if (ipaddr->addr == NULL) {
 8004154:	680b      	ldr	r3, [r1, #0]
 8004156:	b113      	cbz	r3, 800415e <dnsfound+0xa>
		ip_ready = -1;
	} else
		ip_ready = ipaddr->addr;
 8004158:	4a03      	ldr	r2, [pc, #12]	; (8004168 <dnsfound+0x14>)
 800415a:	6013      	str	r3, [r2, #0]
}
 800415c:	4770      	bx	lr
		ip_ready = -1;
 800415e:	4b02      	ldr	r3, [pc, #8]	; (8004168 <dnsfound+0x14>)
 8004160:	f04f 32ff 	mov.w	r2, #4294967295
 8004164:	601a      	str	r2, [r3, #0]
 8004166:	4770      	bx	lr
 8004168:	20001590 	.word	0x20001590

0800416c <myreboot>:
	printf("%s, ... rebooting\n", msg);
 800416c:	4601      	mov	r1, r0
 800416e:	480a      	ldr	r0, [pc, #40]	; (8004198 <myreboot+0x2c>)
void myreboot(char *msg) {
 8004170:	b508      	push	{r3, lr}
	printf("%s, ... rebooting\n", msg);
 8004172:	f01b fd49 	bl	801fc08 <iprintf>
	osDelay(2000);
 8004176:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800417a:	f00b ffd5 	bl	8010128 <osDelay>
  __ASM volatile ("dsb 0xF":::"memory");
 800417e:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8004182:	4906      	ldr	r1, [pc, #24]	; (800419c <myreboot+0x30>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8004184:	4b06      	ldr	r3, [pc, #24]	; (80041a0 <myreboot+0x34>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8004186:	68ca      	ldr	r2, [r1, #12]
 8004188:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800418c:	4313      	orrs	r3, r2
 800418e:	60cb      	str	r3, [r1, #12]
 8004190:	f3bf 8f4f 	dsb	sy
    __NOP();
 8004194:	bf00      	nop
 8004196:	e7fd      	b.n	8004194 <myreboot+0x28>
 8004198:	08024298 	.word	0x08024298
 800419c:	e000ed00 	.word	0xe000ed00
 80041a0:	05fa0004 	.word	0x05fa0004

080041a4 <sendudp>:
/*inline*/err_t sendudp(struct udp_pcb *pcb, struct pbuf *ps, const ip_addr_t *dst_ip, u16_t dst_port) {
 80041a4:	b500      	push	{lr}
 80041a6:	b083      	sub	sp, #12
	err = udp_sendto(pcb, ps, &udpdestip, UDP_PORT_NO);
 80041a8:	f241 3388 	movw	r3, #5000	; 0x1388
 80041ac:	4a16      	ldr	r2, [pc, #88]	; (8004208 <sendudp+0x64>)
 80041ae:	f016 fe47 	bl	801ae40 <udp_sendto>
 80041b2:	f88d 0007 	strb.w	r0, [sp, #7]
	if (err != ERR_OK) {
 80041b6:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80041ba:	b25b      	sxtb	r3, r3
 80041bc:	b93b      	cbnz	r3, 80041ce <sendudp+0x2a>
		busycount = 0;
 80041be:	4a13      	ldr	r2, [pc, #76]	; (800420c <sendudp+0x68>)
 80041c0:	6013      	str	r3, [r2, #0]
	return (err);
 80041c2:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 80041c6:	b240      	sxtb	r0, r0
 80041c8:	b003      	add	sp, #12
 80041ca:	f85d fb04 	ldr.w	pc, [sp], #4
		printf("sendudp: err %i\n", err);
 80041ce:	f89d 1007 	ldrb.w	r1, [sp, #7]
 80041d2:	480f      	ldr	r0, [pc, #60]	; (8004210 <sendudp+0x6c>)
 80041d4:	b249      	sxtb	r1, r1
 80041d6:	f01b fd17 	bl	801fc08 <iprintf>
		vTaskDelay(100); //some delay!
 80041da:	2064      	movs	r0, #100	; 0x64
 80041dc:	f00d fa26 	bl	801162c <vTaskDelay>
		if (err == ERR_MEM) {
 80041e0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80041e4:	2bff      	cmp	r3, #255	; 0xff
 80041e6:	d00c      	beq.n	8004202 <sendudp+0x5e>
		if (err == ERR_USE) {
 80041e8:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80041ec:	2bf8      	cmp	r3, #248	; 0xf8
 80041ee:	d1e8      	bne.n	80041c2 <sendudp+0x1e>
			if (busycount++ > 10)
 80041f0:	4a06      	ldr	r2, [pc, #24]	; (800420c <sendudp+0x68>)
 80041f2:	6813      	ldr	r3, [r2, #0]
 80041f4:	1c59      	adds	r1, r3, #1
 80041f6:	2b0a      	cmp	r3, #10
 80041f8:	6011      	str	r1, [r2, #0]
 80041fa:	dde2      	ble.n	80041c2 <sendudp+0x1e>
				myreboot("sendudp: udp always busy");
 80041fc:	4805      	ldr	r0, [pc, #20]	; (8004214 <sendudp+0x70>)
 80041fe:	f7ff ffb5 	bl	800416c <myreboot>
			myreboot("sendudp: out of mem");
 8004202:	4805      	ldr	r0, [pc, #20]	; (8004218 <sendudp+0x74>)
 8004204:	f7ff ffb2 	bl	800416c <myreboot>
 8004208:	20023274 	.word	0x20023274
 800420c:	20001588 	.word	0x20001588
 8004210:	080242ac 	.word	0x080242ac
 8004214:	080242d4 	.word	0x080242d4
 8004218:	080242c0 	.word	0x080242c0

0800421c <sendstatus>:
/*inline*/void sendstatus(int stype, struct pbuf *ps, struct udp_pcb *pcb, uint8_t batchid) {
 800421c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	statuspkt.adcnoise = abs(meanwindiff) & 0xfff;	// agc
 8004220:	4c25      	ldr	r4, [pc, #148]	; (80042b8 <sendstatus+0x9c>)
/*inline*/void sendstatus(int stype, struct pbuf *ps, struct udp_pcb *pcb, uint8_t batchid) {
 8004222:	4617      	mov	r7, r2
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8004224:	4a25      	ldr	r2, [pc, #148]	; (80042bc <sendstatus+0xa0>)
/*inline*/void sendstatus(int stype, struct pbuf *ps, struct udp_pcb *pcb, uint8_t batchid) {
 8004226:	b082      	sub	sp, #8
	statuspkt.adcnoise = abs(meanwindiff) & 0xfff;	// agc
 8004228:	f9b4 4000 	ldrsh.w	r4, [r4]
	err = sendudp(pcb, ps, &udpdestip, UDP_PORT_NO);
 800422c:	f241 3388 	movw	r3, #5000	; 0x1388
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8004230:	8815      	ldrh	r5, [r2, #0]
	statuspkt.adcnoise = abs(meanwindiff) & 0xfff;	// agc
 8004232:	ea84 7ee4 	eor.w	lr, r4, r4, asr #31
	statuspkt.adcbase = (globaladcavg & 0xfff);	// agc
 8004236:	4e22      	ldr	r6, [pc, #136]	; (80042c0 <sendstatus+0xa4>)
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8004238:	4a22      	ldr	r2, [pc, #136]	; (80042c4 <sendstatus+0xa8>)
	statuspkt.adcnoise = abs(meanwindiff) & 0xfff;	// agc
 800423a:	ebae 7ee4 	sub.w	lr, lr, r4, asr #31
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 800423e:	1b64      	subs	r4, r4, r5
	statuspkt.adcbase = (globaladcavg & 0xfff);	// agc
 8004240:	f8d6 c000 	ldr.w	ip, [r6]
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8004244:	2c00      	cmp	r4, #0
	statuspkt.adcnoise = abs(meanwindiff) & 0xfff;	// agc
 8004246:	4e20      	ldr	r6, [pc, #128]	; (80042c8 <sendstatus+0xac>)
 8004248:	f3ce 0e0b 	ubfx	lr, lr, #0, #12
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 800424c:	8812      	ldrh	r2, [r2, #0]
 800424e:	f8df 8088 	ldr.w	r8, [pc, #136]	; 80042d8 <sendstatus+0xbc>
 8004252:	bfb8      	it	lt
 8004254:	4264      	neglt	r4, r4
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 8004256:	4d1d      	ldr	r5, [pc, #116]	; (80042cc <sendstatus+0xb0>)
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8004258:	0312      	lsls	r2, r2, #12
	statuspkt.adcnoise = abs(meanwindiff) & 0xfff;	// agc
 800425a:	f8a6 e072 	strh.w	lr, [r6, #114]	; 0x72
	statuspkt.adcbase = (globaladcavg & 0xfff);	// agc
 800425e:	f3cc 0c0b 	ubfx	ip, ip, #0, #12
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8004262:	f8b8 e000 	ldrh.w	lr, [r8]
 8004266:	f402 42e0 	and.w	r2, r2, #28672	; 0x7000
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 800426a:	682d      	ldr	r5, [r5, #0]
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 800426c:	4474      	add	r4, lr
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 800426e:	f8df e06c 	ldr.w	lr, [pc, #108]	; 80042dc <sendstatus+0xc0>
 8004272:	022d      	lsls	r5, r5, #8
	statuspkt.adcbase = (globaladcavg & 0xfff);	// agc
 8004274:	f8a6 c062 	strh.w	ip, [r6, #98]	; 0x62
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 8004278:	f89e e000 	ldrb.w	lr, [lr]
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 800427c:	4314      	orrs	r4, r2
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 800427e:	f8d6 c074 	ldr.w	ip, [r6, #116]	; 0x74
 8004282:	b2ad      	uxth	r5, r5
 8004284:	4a12      	ldr	r2, [pc, #72]	; (80042d0 <sendstatus+0xb4>)
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8004286:	b2a4      	uxth	r4, r4
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 8004288:	ea45 050e 	orr.w	r5, r5, lr
 800428c:	ea0c 0202 	and.w	r2, ip, r2
	((uint8_t*) (ps->payload))[3] = stype; // timed status pkt type
 8004290:	f8d1 c004 	ldr.w	ip, [r1, #4]
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 8004294:	4315      	orrs	r5, r2
	err = sendudp(pcb, ps, &udpdestip, UDP_PORT_NO);
 8004296:	4a0f      	ldr	r2, [pc, #60]	; (80042d4 <sendstatus+0xb8>)
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 8004298:	6775      	str	r5, [r6, #116]	; 0x74
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 800429a:	f8a6 4060 	strh.w	r4, [r6, #96]	; 0x60
	((uint8_t*) (ps->payload))[3] = stype; // timed status pkt type
 800429e:	f88c 0003 	strb.w	r0, [ip, #3]
	err = sendudp(pcb, ps, &udpdestip, UDP_PORT_NO);
 80042a2:	4638      	mov	r0, r7
 80042a4:	f7ff ff7e 	bl	80041a4 <sendudp>
 80042a8:	f88d 0007 	strb.w	r0, [sp, #7]
	statuspkt.udppknum++;
 80042ac:	6833      	ldr	r3, [r6, #0]
 80042ae:	3301      	adds	r3, #1
 80042b0:	6033      	str	r3, [r6, #0]
}
 80042b2:	b002      	add	sp, #8
 80042b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80042b8:	20000790 	.word	0x20000790
 80042bc:	20000748 	.word	0x20000748
 80042c0:	2000073c 	.word	0x2000073c
 80042c4:	200002ca 	.word	0x200002ca
 80042c8:	20022674 	.word	0x20022674
 80042cc:	20000744 	.word	0x20000744
 80042d0:	ffff0000 	.word	0xffff0000
 80042d4:	20023274 	.word	0x20023274
 80042d8:	20000002 	.word	0x20000002
 80042dc:	2000072c 	.word	0x2000072c

080042e0 <sendtimedstatus>:
void sendtimedstatus(struct pbuf *ps, struct udp_pcb *pcb, uint8_t batchid) {
 80042e0:	b470      	push	{r4, r5, r6}
	if ((t1sec != talive) && (t1sec % STAT_TIME == 0)) { // this is a temporary mech to send timed status pkts...
 80042e2:	4b0c      	ldr	r3, [pc, #48]	; (8004314 <sendtimedstatus+0x34>)
 80042e4:	4e0c      	ldr	r6, [pc, #48]	; (8004318 <sendtimedstatus+0x38>)
 80042e6:	681d      	ldr	r5, [r3, #0]
 80042e8:	6834      	ldr	r4, [r6, #0]
 80042ea:	42a5      	cmp	r5, r4
 80042ec:	d008      	beq.n	8004300 <sendtimedstatus+0x20>
 80042ee:	4c0b      	ldr	r4, [pc, #44]	; (800431c <sendtimedstatus+0x3c>)
 80042f0:	fba4 3405 	umull	r3, r4, r4, r5
 80042f4:	09a4      	lsrs	r4, r4, #6
 80042f6:	ebc4 1404 	rsb	r4, r4, r4, lsl #4
 80042fa:	ebb5 0fc4 	cmp.w	r5, r4, lsl #3
 80042fe:	d001      	beq.n	8004304 <sendtimedstatus+0x24>
}
 8004300:	bc70      	pop	{r4, r5, r6}
 8004302:	4770      	bx	lr
		sendstatus(TIMED, ps, pcb, batchid);
 8004304:	4613      	mov	r3, r2
		talive = t1sec;
 8004306:	6035      	str	r5, [r6, #0]
		sendstatus(TIMED, ps, pcb, batchid);
 8004308:	460a      	mov	r2, r1
 800430a:	4601      	mov	r1, r0
 800430c:	2002      	movs	r0, #2
}
 800430e:	bc70      	pop	{r4, r5, r6}
		sendstatus(TIMED, ps, pcb, batchid);
 8004310:	f7ff bf84 	b.w	800421c <sendstatus>
 8004314:	20001540 	.word	0x20001540
 8004318:	20001594 	.word	0x20001594
 800431c:	88888889 	.word	0x88888889

08004320 <dnslookup>:

// set destination server IP using DNS lookup
int dnslookup(char *name, struct ip4_addr *ip) {
 8004320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004322:	4605      	mov	r5, r0
 8004324:	460f      	mov	r7, r1
	int i, err = 0;

	printf("DNS Resolving %s ", name);
//	osDelay(500);
	ip_ready = 0;
 8004326:	2400      	movs	r4, #0
	printf("DNS Resolving %s ", name);
 8004328:	4819      	ldr	r0, [pc, #100]	; (8004390 <dnslookup+0x70>)
 800432a:	4629      	mov	r1, r5
	ip_ready = 0;
 800432c:	4e19      	ldr	r6, [pc, #100]	; (8004394 <dnslookup+0x74>)
	printf("DNS Resolving %s ", name);
 800432e:	f01b fc6b 	bl	801fc08 <iprintf>
	err = dns_gethostbyname(name, ip, dnsfound, 0);
 8004332:	4628      	mov	r0, r5
 8004334:	4639      	mov	r1, r7
 8004336:	4623      	mov	r3, r4
 8004338:	4a17      	ldr	r2, [pc, #92]	; (8004398 <dnslookup+0x78>)
	ip_ready = 0;
 800433a:	6034      	str	r4, [r6, #0]
	err = dns_gethostbyname(name, ip, dnsfound, 0);
 800433c:	f010 f9d0 	bl	80146e0 <dns_gethostbyname>
 8004340:	4605      	mov	r5, r0

	switch (err) {
 8004342:	3005      	adds	r0, #5
 8004344:	d007      	beq.n	8004356 <dnslookup+0x36>
 8004346:	b90d      	cbnz	r5, 800434c <dnslookup+0x2c>
	default:
		printf("****** gethostbyname failed *****\n ");
		break;
	}
	return (err);
}
 8004348:	4628      	mov	r0, r5
 800434a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		printf("****** gethostbyname failed *****\n ");
 800434c:	4813      	ldr	r0, [pc, #76]	; (800439c <dnslookup+0x7c>)
 800434e:	f01b fc5b 	bl	801fc08 <iprintf>
}
 8004352:	4628      	mov	r0, r5
 8004354:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		printf("gethostbyname INPROGRESS");
 8004356:	4812      	ldr	r0, [pc, #72]	; (80043a0 <dnslookup+0x80>)
 8004358:	2414      	movs	r4, #20
 800435a:	f01b fc55 	bl	801fc08 <iprintf>
 800435e:	e001      	b.n	8004364 <dnslookup+0x44>
		for (i = 0; i < 20; i++) {
 8004360:	3c01      	subs	r4, #1
 8004362:	d0f3      	beq.n	800434c <dnslookup+0x2c>
			osDelay(1000);		// give it 20 seconds
 8004364:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004368:	f00b fede 	bl	8010128 <osDelay>
			printf(".");
 800436c:	202e      	movs	r0, #46	; 0x2e
 800436e:	f01b fc63 	bl	801fc38 <putchar>
			if (ip_ready) {
 8004372:	6833      	ldr	r3, [r6, #0]
 8004374:	2b00      	cmp	r3, #0
 8004376:	d0f3      	beq.n	8004360 <dnslookup+0x40>
				if (ip_ready == -1) {
 8004378:	1c5a      	adds	r2, r3, #1
 800437a:	d003      	beq.n	8004384 <dnslookup+0x64>
				return (ERR_OK);
 800437c:	2500      	movs	r5, #0
				ip->addr = ip_ready;
 800437e:	603b      	str	r3, [r7, #0]
}
 8004380:	4628      	mov	r0, r5
 8004382:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					ip->addr = "127.0.0.1";	// safe ?
 8004384:	4b07      	ldr	r3, [pc, #28]	; (80043a4 <dnslookup+0x84>)
					return (ERR_TIMEOUT);	// not always timeout, but some error
 8004386:	f06f 0502 	mvn.w	r5, #2
					ip->addr = "127.0.0.1";	// safe ?
 800438a:	603b      	str	r3, [r7, #0]
					return (ERR_TIMEOUT);	// not always timeout, but some error
 800438c:	e7dc      	b.n	8004348 <dnslookup+0x28>
 800438e:	bf00      	nop
 8004390:	080241f4 	.word	0x080241f4
 8004394:	20001590 	.word	0x20001590
 8004398:	08004155 	.word	0x08004155
 800439c:	08024230 	.word	0x08024230
 80043a0:	08024208 	.word	0x08024208
 80043a4:	08024224 	.word	0x08024224

080043a8 <locateudp>:

uint32_t locateudp()		// called from LPtask every n seconds
{
 80043a8:	b530      	push	{r4, r5, lr}
	volatile err_t err;
	uint32_t ip = 0;

	printf("Finding %s for UDP streaming\n", udp_target);
 80043aa:	4913      	ldr	r1, [pc, #76]	; (80043f8 <locateudp+0x50>)
{
 80043ac:	b085      	sub	sp, #20
	printf("Finding %s for UDP streaming\n", udp_target);
 80043ae:	4813      	ldr	r0, [pc, #76]	; (80043fc <locateudp+0x54>)
 80043b0:	f01b fc2a 	bl	801fc08 <iprintf>
	err = dnslookup(udp_target, &udpdestip);
 80043b4:	4912      	ldr	r1, [pc, #72]	; (8004400 <locateudp+0x58>)
 80043b6:	4810      	ldr	r0, [pc, #64]	; (80043f8 <locateudp+0x50>)
 80043b8:	f7ff ffb2 	bl	8004320 <dnslookup>
 80043bc:	b240      	sxtb	r0, r0
 80043be:	f88d 000f 	strb.w	r0, [sp, #15]
	if (err)
 80043c2:	f89d 300f 	ldrb.w	r3, [sp, #15]
 80043c6:	b10b      	cbz	r3, 80043cc <locateudp+0x24>
		rebootme();
 80043c8:	f7fd f924 	bl	8001614 <rebootme>

	ip = udpdestip.addr;
 80043cc:	4b0c      	ldr	r3, [pc, #48]	; (8004400 <locateudp+0x58>)
	sprintf(udp_ips, "%lu.%lu.%lu.%lu", ip & 0xff, (ip & 0xff00) >> 8, (ip & 0xff0000) >> 16, (ip & 0xff000000) >> 24);
 80043ce:	490d      	ldr	r1, [pc, #52]	; (8004404 <locateudp+0x5c>)
	ip = udpdestip.addr;
 80043d0:	681c      	ldr	r4, [r3, #0]
	sprintf(udp_ips, "%lu.%lu.%lu.%lu", ip & 0xff, (ip & 0xff00) >> 8, (ip & 0xff0000) >> 16, (ip & 0xff000000) >> 24);
 80043d2:	480d      	ldr	r0, [pc, #52]	; (8004408 <locateudp+0x60>)
 80043d4:	0e22      	lsrs	r2, r4, #24
 80043d6:	f3c4 4507 	ubfx	r5, r4, #16, #8
 80043da:	f3c4 2307 	ubfx	r3, r4, #8, #8
 80043de:	9201      	str	r2, [sp, #4]
 80043e0:	b2e2      	uxtb	r2, r4
 80043e2:	9500      	str	r5, [sp, #0]
 80043e4:	f01b fd68 	bl	801feb8 <siprintf>
	printf("\nUDP Target IP: %s\n", udp_ips);
 80043e8:	4907      	ldr	r1, [pc, #28]	; (8004408 <locateudp+0x60>)
 80043ea:	4808      	ldr	r0, [pc, #32]	; (800440c <locateudp+0x64>)
 80043ec:	f01b fc0c 	bl	801fc08 <iprintf>
	return (ip);
}
 80043f0:	4620      	mov	r0, r4
 80043f2:	b005      	add	sp, #20
 80043f4:	bd30      	pop	{r4, r5, pc}
 80043f6:	bf00      	nop
 80043f8:	20023278 	.word	0x20023278
 80043fc:	08024254 	.word	0x08024254
 8004400:	20023274 	.word	0x20023274
 8004404:	08024274 	.word	0x08024274
 8004408:	20023260 	.word	0x20023260
 800440c:	08024284 	.word	0x08024284

08004410 <startudp>:

void startudp(uint32_t ip) {
 8004410:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004414:	b085      	sub	sp, #20
	volatile err_t err;
	int i;

//printf("Startudp:\n");
	/* Store the handle of the calling task. */
	xTaskToNotify = xTaskGetCurrentTaskHandle();
 8004416:	f00d fa59 	bl	80118cc <xTaskGetCurrentTaskHandle>
 800441a:	4b6a      	ldr	r3, [pc, #424]	; (80045c4 <startudp+0x1b4>)
 800441c:	6018      	str	r0, [r3, #0]
	osDelay(1000);
 800441e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004422:	f00b fe81 	bl	8010128 <osDelay>

	/* get new pcbs */
	pcb = udp_new();
 8004426:	f016 fddd 	bl	801afe4 <udp_new>
	if (pcb == NULL) {
 800442a:	2800      	cmp	r0, #0
 800442c:	f000 80bb 	beq.w	80045a6 <startudp+0x196>
			;
		return;
	}

	/* bind to any IP address on port UDP_PORT_NO */
	if (udp_bind(pcb, IP_ADDR_ANY, UDP_PORT_NO) != ERR_OK) {
 8004430:	f241 3288 	movw	r2, #5000	; 0x1388
 8004434:	4964      	ldr	r1, [pc, #400]	; (80045c8 <startudp+0x1b8>)
 8004436:	4607      	mov	r7, r0
 8004438:	f016 fb72 	bl	801ab20 <udp_bind>
 800443c:	4682      	mov	sl, r0
 800443e:	b118      	cbz	r0, 8004448 <startudp+0x38>
		printf("startudp: udp_bind failed!\n");
 8004440:	4862      	ldr	r0, [pc, #392]	; (80045cc <startudp+0x1bc>)
 8004442:	f01b fc69 	bl	801fd18 <puts>
 8004446:	e7fe      	b.n	8004446 <startudp+0x36>
			;
	}

//	udp_recv(pcb, myudp_recv, NULL);

	p1 = pbuf_alloc(PBUF_TRANSPORT, UDPBUFSIZE, PBUF_REF /* PBUF_ROM */); // pk1 pbuf
 8004448:	2241      	movs	r2, #65	; 0x41
 800444a:	f44f 61b8 	mov.w	r1, #1472	; 0x5c0
 800444e:	2036      	movs	r0, #54	; 0x36
 8004450:	f011 faf0 	bl	8015a34 <pbuf_alloc>

	if (p1 == NULL) {
 8004454:	9000      	str	r0, [sp, #0]
 8004456:	2800      	cmp	r0, #0
 8004458:	f000 80a9 	beq.w	80045ae <startudp+0x19e>
		printf("startudp: p1 buf_alloc failed!\n");
		return;
	}
	p1->payload = &(*pktbuf)[0];
 800445c:	4c5c      	ldr	r4, [pc, #368]	; (80045d0 <startudp+0x1c0>)
//	p1->len = ADCBUFSIZE;

	p2 = pbuf_alloc(PBUF_TRANSPORT, UDPBUFSIZE, PBUF_REF /* PBUF_ROM */); // pk1 pbuf
 800445e:	2241      	movs	r2, #65	; 0x41
	p1->payload = &(*pktbuf)[0];
 8004460:	9d00      	ldr	r5, [sp, #0]
	p2 = pbuf_alloc(PBUF_TRANSPORT, UDPBUFSIZE, PBUF_REF /* PBUF_ROM */); // pk1 pbuf
 8004462:	f44f 61b8 	mov.w	r1, #1472	; 0x5c0
	p1->payload = &(*pktbuf)[0];
 8004466:	6823      	ldr	r3, [r4, #0]
	p2 = pbuf_alloc(PBUF_TRANSPORT, UDPBUFSIZE, PBUF_REF /* PBUF_ROM */); // pk1 pbuf
 8004468:	2036      	movs	r0, #54	; 0x36
	p1->payload = &(*pktbuf)[0];
 800446a:	606b      	str	r3, [r5, #4]
	p2 = pbuf_alloc(PBUF_TRANSPORT, UDPBUFSIZE, PBUF_REF /* PBUF_ROM */); // pk1 pbuf
 800446c:	f011 fae2 	bl	8015a34 <pbuf_alloc>
	if (p2 == NULL) {
 8004470:	9001      	str	r0, [sp, #4]
 8004472:	2800      	cmp	r0, #0
 8004474:	f000 80a3 	beq.w	80045be <startudp+0x1ae>
		printf("startudp: p2 buf_alloc failed!\n");
		return;
	}
	p2->payload = &(*pktbuf)[(UDPBUFSIZE / 4)];	// half way along physical buffer
 8004478:	6823      	ldr	r3, [r4, #0]

//	p2->len = ADCBUFSIZE;

// trailing packet status packet
	ps = pbuf_alloc(PBUF_TRANSPORT, sizeof(statuspkt), PBUF_ROM);	// pks pbuf
 800447a:	2201      	movs	r2, #1
	p2->payload = &(*pktbuf)[(UDPBUFSIZE / 4)];	// half way along physical buffer
 800447c:	9c01      	ldr	r4, [sp, #4]
	ps = pbuf_alloc(PBUF_TRANSPORT, sizeof(statuspkt), PBUF_ROM);	// pks pbuf
 800447e:	219c      	movs	r1, #156	; 0x9c
	p2->payload = &(*pktbuf)[(UDPBUFSIZE / 4)];	// half way along physical buffer
 8004480:	f503 63b8 	add.w	r3, r3, #1472	; 0x5c0
	ps = pbuf_alloc(PBUF_TRANSPORT, sizeof(statuspkt), PBUF_ROM);	// pks pbuf
 8004484:	2036      	movs	r0, #54	; 0x36
	p2->payload = &(*pktbuf)[(UDPBUFSIZE / 4)];	// half way along physical buffer
 8004486:	6063      	str	r3, [r4, #4]
	ps = pbuf_alloc(PBUF_TRANSPORT, sizeof(statuspkt), PBUF_ROM);	// pks pbuf
 8004488:	f011 fad4 	bl	8015a34 <pbuf_alloc>
	if (ps == NULL) {
 800448c:	4681      	mov	r9, r0
 800448e:	2800      	cmp	r0, #0
 8004490:	f000 8093 	beq.w	80045ba <startudp+0x1aa>
		printf("startudp: ps buf_alloc failed!\n");
		return;
	}
	ps->payload = &statuspkt;	// point at status / GPS data
 8004494:	4e4f      	ldr	r6, [pc, #316]	; (80045d4 <startudp+0x1c4>)

	osDelay(5000);
 8004496:	f241 3088 	movw	r0, #5000	; 0x1388
 800449a:	4d4f      	ldr	r5, [pc, #316]	; (80045d8 <startudp+0x1c8>)
	ps->payload = &statuspkt;	// point at status / GPS data
 800449c:	f8c9 6004 	str.w	r6, [r9, #4]
	osDelay(5000);
 80044a0:	f00b fe42 	bl	8010128 <osDelay>

	statuspkt.auxstatus1 = 0;
 80044a4:	4650      	mov	r0, sl
	statuspkt.adcudpover = 0;		// debug use count overruns
	statuspkt.trigcount = 0;		// debug use adc trigger count
	statuspkt.udpsent = 0;	// debug use adc udp sample packet sent count
	statuspkt.telltale1 = 0xDEC0EDFE; //  0xFEEDC0DE marker at the end of each status packet
 80044a6:	4b4d      	ldr	r3, [pc, #308]	; (80045dc <startudp+0x1cc>)

	netup = 1; // this is incomplete - it should be set by the phys layer also
 80044a8:	2101      	movs	r1, #1
 80044aa:	4a4d      	ldr	r2, [pc, #308]	; (80045e0 <startudp+0x1d0>)
	statuspkt.auxstatus1 = 0;
 80044ac:	f8c6 a074 	str.w	sl, [r6, #116]	; 0x74
	statuspkt.adcudpover = 0;		// debug use count overruns
 80044b0:	67b0      	str	r0, [r6, #120]	; 0x78
	statuspkt.trigcount = 0;		// debug use adc trigger count
 80044b2:	67f0      	str	r0, [r6, #124]	; 0x7c
	statuspkt.udpsent = 0;	// debug use adc udp sample packet sent count
 80044b4:	f8c6 0080 	str.w	r0, [r6, #128]	; 0x80
	printf("Arming UDP Railgun\nSystem ready and operating....\n");
 80044b8:	484a      	ldr	r0, [pc, #296]	; (80045e4 <startudp+0x1d4>)
 80044ba:	4c4b      	ldr	r4, [pc, #300]	; (80045e8 <startudp+0x1d8>)
 80044bc:	f8df 8150 	ldr.w	r8, [pc, #336]	; 8004610 <startudp+0x200>
	netup = 1; // this is incomplete - it should be set by the phys layer also
 80044c0:	7011      	strb	r1, [r2, #0]
 80044c2:	f8df a150 	ldr.w	sl, [pc, #336]	; 8004614 <startudp+0x204>
	statuspkt.telltale1 = 0xDEC0EDFE; //  0xFEEDC0DE marker at the end of each status packet
 80044c6:	f8c6 3098 	str.w	r3, [r6, #152]	; 0x98
	printf("Arming UDP Railgun\nSystem ready and operating....\n");
 80044ca:	f01b fc25 	bl	801fd18 <puts>
		/* Wait to be notified */
#ifdef TESTING
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET /*PB11*/);	// debug pin
#endif

		ulNotificationValue = ulTaskNotifyTake( pdTRUE, xMaxBlockTime);
 80044ce:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80044d2:	2001      	movs	r0, #1
 80044d4:	f00d fb34 	bl	8011b40 <ulTaskNotifyTake>
#ifdef TESTING
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET /*PB11*/);	// debug pin
#endif

		if (ulNotificationValue > 0) {		// we were notified
 80044d8:	2800      	cmp	r0, #0
 80044da:	d055      	beq.n	8004588 <startudp+0x178>
			sigsend = 0;
 80044dc:	2200      	movs	r2, #0
			/* if we have a trigger, send a sample packet */
			if ((gpslocked) && (jabbertimeout == 0) && (!(globalfreeze))) { // only send if adc threshold was exceeded and GPS is locked
 80044de:	7823      	ldrb	r3, [r4, #0]
			sigsend = 0;
 80044e0:	602a      	str	r2, [r5, #0]
			if ((gpslocked) && (jabbertimeout == 0) && (!(globalfreeze))) { // only send if adc threshold was exceeded and GPS is locked
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d0f3      	beq.n	80044ce <startudp+0xbe>
 80044e6:	f8d8 3000 	ldr.w	r3, [r8]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d1ef      	bne.n	80044ce <startudp+0xbe>
 80044ee:	4b3f      	ldr	r3, [pc, #252]	; (80045ec <startudp+0x1dc>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d1eb      	bne.n	80044ce <startudp+0xbe>

				//HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET /*PB11*/);	// debug pin
				pd = (dmabufno) ? p2 : p1; // which dma buffer to send, dmabuf is last filled buffer, 0 or 1
 80044f6:	4a3e      	ldr	r2, [pc, #248]	; (80045f0 <startudp+0x1e0>)
 80044f8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80044fc:	6812      	ldr	r2, [r2, #0]
 80044fe:	2a00      	cmp	r2, #0
 8004500:	bf08      	it	eq
 8004502:	4601      	moveq	r1, r0

				((uint8_t*) (pd->payload))[3] = 0;	// pkt type
 8004504:	684a      	ldr	r2, [r1, #4]
				pd = (dmabufno) ? p2 : p1; // which dma buffer to send, dmabuf is last filled buffer, 0 or 1
 8004506:	468b      	mov	fp, r1
				((uint8_t*) (pd->payload))[3] = 0;	// pkt type
 8004508:	70d3      	strb	r3, [r2, #3]
				((uint8_t*) (pd->payload))[0] = statuspkt.udppknum & 0xff;
 800450a:	6832      	ldr	r2, [r6, #0]
 800450c:	684b      	ldr	r3, [r1, #4]
 800450e:	701a      	strb	r2, [r3, #0]
				((uint8_t*) (pd->payload))[1] = (statuspkt.udppknum & 0xff00) >> 8;
 8004510:	6833      	ldr	r3, [r6, #0]
 8004512:	684a      	ldr	r2, [r1, #4]
 8004514:	0a1b      	lsrs	r3, r3, #8
 8004516:	7053      	strb	r3, [r2, #1]
				((uint8_t*) (pd->payload))[2] = (statuspkt.udppknum & 0xff0000) >> 16;
 8004518:	6833      	ldr	r3, [r6, #0]
 800451a:	684a      	ldr	r2, [r1, #4]
 800451c:	0c1b      	lsrs	r3, r3, #16
 800451e:	7093      	strb	r3, [r2, #2]

				while (pd->ref != 1) {	// old packet not finished with yet
 8004520:	7b89      	ldrb	r1, [r1, #14]
 8004522:	2901      	cmp	r1, #1
 8004524:	d006      	beq.n	8004534 <startudp+0x124>
					printf("*******send sample failed p->ref = %d *******\n", pd->ref);
 8004526:	4833      	ldr	r0, [pc, #204]	; (80045f4 <startudp+0x1e4>)
 8004528:	f01b fb6e 	bl	801fc08 <iprintf>
				while (pd->ref != 1) {	// old packet not finished with yet
 800452c:	f89b 100e 	ldrb.w	r1, [fp, #14]
 8004530:	2901      	cmp	r1, #1
 8004532:	d1f8      	bne.n	8004526 <startudp+0x116>
				}

				err = sendudp(pcb, pd, &udpdestip, UDP_PORT_NO);		// send the sample packet
 8004534:	f241 3388 	movw	r3, #5000	; 0x1388
 8004538:	4a2f      	ldr	r2, [pc, #188]	; (80045f8 <startudp+0x1e8>)
 800453a:	4659      	mov	r1, fp
 800453c:	4638      	mov	r0, r7
 800453e:	f7ff fe31 	bl	80041a4 <sendudp>
					printf("******* end sample status: ps->ref = %d *******\n", ps->ref);
					vTaskDelay(0); // but we need wait to update the data packet next, so wait
				}
#endif
				/* send end of sequence status packet if end of batch sequence */
				if (sendendstatus > 0) {
 8004542:	4b2e      	ldr	r3, [pc, #184]	; (80045fc <startudp+0x1ec>)
				err = sendudp(pcb, pd, &udpdestip, UDP_PORT_NO);		// send the sample packet
 8004544:	f88d 000f 	strb.w	r0, [sp, #15]
				if (sendendstatus > 0) {
 8004548:	781a      	ldrb	r2, [r3, #0]
				statuspkt.udpsent++;	// debug no of sample packets set
 800454a:	f8d6 3080 	ldr.w	r3, [r6, #128]	; 0x80
 800454e:	3301      	adds	r3, #1
 8004550:	f8c6 3080 	str.w	r3, [r6, #128]	; 0x80
				statuspkt.adcpktssent++;	// UDP sample packet counter
 8004554:	f8b6 305e 	ldrh.w	r3, [r6, #94]	; 0x5e
 8004558:	3301      	adds	r3, #1
 800455a:	b29b      	uxth	r3, r3
 800455c:	f8a6 305e 	strh.w	r3, [r6, #94]	; 0x5e
				statuspkt.udppknum++;		// UDP packet number
 8004560:	6833      	ldr	r3, [r6, #0]
 8004562:	3301      	adds	r3, #1
 8004564:	6033      	str	r3, [r6, #0]
				if (sendendstatus > 0) {
 8004566:	2a00      	cmp	r2, #0
 8004568:	d0b1      	beq.n	80044ce <startudp+0xbe>
					if (jabbertimeout == 0)
 800456a:	f8d8 3000 	ldr.w	r3, [r8]
 800456e:	b193      	cbz	r3, 8004596 <startudp+0x186>
						sendstatus(ENDSEQ, ps, pcb, adcbatchid); // send end of seq status
					sendendstatus = 0;	// cancel the flag
 8004570:	2300      	movs	r3, #0
 8004572:	4a22      	ldr	r2, [pc, #136]	; (80045fc <startudp+0x1ec>)
		ulNotificationValue = ulTaskNotifyTake( pdTRUE, xMaxBlockTime);
 8004574:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004578:	2001      	movs	r0, #1
					sendendstatus = 0;	// cancel the flag
 800457a:	7013      	strb	r3, [r2, #0]
					statuspkt.adcpktssent = 0;	// end of sequence so start again at 0
 800457c:	f8a6 305e 	strh.w	r3, [r6, #94]	; 0x5e
		ulNotificationValue = ulTaskNotifyTake( pdTRUE, xMaxBlockTime);
 8004580:	f00d fade 	bl	8011b40 <ulTaskNotifyTake>
		if (ulNotificationValue > 0) {		// we were notified
 8004584:	2800      	cmp	r0, #0
 8004586:	d1a9      	bne.n	80044dc <startudp+0xcc>
		}
//			printf("ulNotificationValue = %d\n",ulNotificationValue );
		/* The transmission ended as expected. */
		else {
			/* The call to ulTaskNotifyTake() timed out. */
			sendtimedstatus(ps, pcb, adcbatchid);
 8004588:	f89a 2000 	ldrb.w	r2, [sl]
 800458c:	4639      	mov	r1, r7
 800458e:	4648      	mov	r0, r9
 8004590:	f7ff fea6 	bl	80042e0 <sendtimedstatus>
 8004594:	e79b      	b.n	80044ce <startudp+0xbe>
						sendstatus(ENDSEQ, ps, pcb, adcbatchid); // send end of seq status
 8004596:	f89a 3000 	ldrb.w	r3, [sl]
 800459a:	463a      	mov	r2, r7
 800459c:	4649      	mov	r1, r9
 800459e:	2001      	movs	r0, #1
 80045a0:	f7ff fe3c 	bl	800421c <sendstatus>
 80045a4:	e7e4      	b.n	8004570 <startudp+0x160>
		printf("startudp: udp_new failed!\n");
 80045a6:	4816      	ldr	r0, [pc, #88]	; (8004600 <startudp+0x1f0>)
 80045a8:	f01b fbb6 	bl	801fd18 <puts>
 80045ac:	e7fe      	b.n	80045ac <startudp+0x19c>
		printf("startudp: p1 buf_alloc failed!\n");
 80045ae:	4815      	ldr	r0, [pc, #84]	; (8004604 <startudp+0x1f4>)
//			printf("ulNotificationValue = %d\n",ulNotificationValue );
		}

	} // forever while
}
 80045b0:	b005      	add	sp, #20
 80045b2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		printf("startudp: ps buf_alloc failed!\n");
 80045b6:	f01b bbaf 	b.w	801fd18 <puts>
 80045ba:	4813      	ldr	r0, [pc, #76]	; (8004608 <startudp+0x1f8>)
 80045bc:	e7f8      	b.n	80045b0 <startudp+0x1a0>
		printf("startudp: p2 buf_alloc failed!\n");
 80045be:	4813      	ldr	r0, [pc, #76]	; (800460c <startudp+0x1fc>)
 80045c0:	e7f6      	b.n	80045b0 <startudp+0x1a0>
 80045c2:	bf00      	nop
 80045c4:	20000838 	.word	0x20000838
 80045c8:	0803d9fc 	.word	0x0803d9fc
 80045cc:	0802430c 	.word	0x0802430c
 80045d0:	20022724 	.word	0x20022724
 80045d4:	20022674 	.word	0x20022674
 80045d8:	200007a8 	.word	0x200007a8
 80045dc:	dec0edfe 	.word	0xdec0edfe
 80045e0:	20000792 	.word	0x20000792
 80045e4:	08024388 	.word	0x08024388
 80045e8:	2000158d 	.word	0x2000158d
 80045ec:	20023270 	.word	0x20023270
 80045f0:	20000738 	.word	0x20000738
 80045f4:	080243bc 	.word	0x080243bc
 80045f8:	20023274 	.word	0x20023274
 80045fc:	200007a0 	.word	0x200007a0
 8004600:	080242f0 	.word	0x080242f0
 8004604:	08024328 	.word	0x08024328
 8004608:	08024368 	.word	0x08024368
 800460c:	08024348 	.word	0x08024348
 8004610:	20000744 	.word	0x20000744
 8004614:	2000072c 	.word	0x2000072c

08004618 <tag_callback>:
const char *tagname[] = { "temp", "pressure", "time", "led1", "sw1A", "sw1B", "sw1C", "sw1D", "sw2A", "sw2B", "sw2C",
		"sw2D", "butt1", "PG0", "PG1", "PG2", "RF1", "devid", "detinfo", "GPS", "AGC", (void*) NULL };
int i, j;

// the tag callback handler
tSSIHandler tag_callback(int index, char *newstring, int maxlen) {
 8004618:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800461a:	4606      	mov	r6, r0
 800461c:	460f      	mov	r7, r1
//  LOCK_TCPIP_CORE();

	HAL_GPIO_TogglePin(GPIOD, LED_D3_Pin);
 800461e:	4854      	ldr	r0, [pc, #336]	; (8004770 <tag_callback+0x158>)
 8004620:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004624:	f003 fb0e 	bl	8007c44 <HAL_GPIO_TogglePin>
 8004628:	4c52      	ldr	r4, [pc, #328]	; (8004774 <tag_callback+0x15c>)
	} else {
		printf("semaphore take2 failed\n");
	}
#endif
	while (!(xSemaphoreTake(ssicontentHandle,( TickType_t ) 1 ) == pdTRUE)) {// get the ssi generation semaphore (portMAX_DELAY == infinite)
		printf("sem wait 2\n");
 800462a:	4d53      	ldr	r5, [pc, #332]	; (8004778 <tag_callback+0x160>)
	while (!(xSemaphoreTake(ssicontentHandle,( TickType_t ) 1 ) == pdTRUE)) {// get the ssi generation semaphore (portMAX_DELAY == infinite)
 800462c:	e001      	b.n	8004632 <tag_callback+0x1a>
		printf("sem wait 2\n");
 800462e:	f01b fb73 	bl	801fd18 <puts>
	while (!(xSemaphoreTake(ssicontentHandle,( TickType_t ) 1 ) == pdTRUE)) {// get the ssi generation semaphore (portMAX_DELAY == infinite)
 8004632:	2101      	movs	r1, #1
 8004634:	6820      	ldr	r0, [r4, #0]
 8004636:	f00c fb13 	bl	8010c60 <xQueueSemaphoreTake>
 800463a:	4603      	mov	r3, r0
		printf("sem wait 2\n");
 800463c:	4628      	mov	r0, r5
	while (!(xSemaphoreTake(ssicontentHandle,( TickType_t ) 1 ) == pdTRUE)) {// get the ssi generation semaphore (portMAX_DELAY == infinite)
 800463e:	2b01      	cmp	r3, #1
 8004640:	d1f5      	bne.n	800462e <tag_callback+0x16>
	}
	{
//		printf("sem2 wait done\n");
	}

	if ((index > 3) && (index < 12)) {		// omux array
 8004642:	1f32      	subs	r2, r6, #4
 8004644:	2a07      	cmp	r2, #7
 8004646:	d819      	bhi.n	800467c <tag_callback+0x64>
		i = index - 4;		// 0 to 7
		i = (muxdat[0] & (1 << i));
 8004648:	494c      	ldr	r1, [pc, #304]	; (800477c <tag_callback+0x164>)
 800464a:	4093      	lsls	r3, r2
 800464c:	4a4c      	ldr	r2, [pc, #304]	; (8004780 <tag_callback+0x168>)
 800464e:	7809      	ldrb	r1, [r1, #0]
 8004650:	400b      	ands	r3, r1
 8004652:	6013      	str	r3, [r2, #0]
		if (i == 0)		// around the houses
 8004654:	bb43      	cbnz	r3, 80046a8 <tag_callback+0x90>
			strcpy(newstring, "0");
 8004656:	4b4b      	ldr	r3, [pc, #300]	; (8004784 <tag_callback+0x16c>)
 8004658:	881b      	ldrh	r3, [r3, #0]
 800465a:	803b      	strh	r3, [r7, #0]
			break;
		}
//		sprintf(newstring,"index=%d",index);
//  UNLOCK_TCPIP_CORE();

	if (xSemaphoreGive(ssicontentHandle) != pdTRUE) {		// give the ssi generation semaphore
 800465c:	2300      	movs	r3, #0
 800465e:	6820      	ldr	r0, [r4, #0]
 8004660:	461a      	mov	r2, r3
 8004662:	4619      	mov	r1, r3
 8004664:	f00c f876 	bl	8010754 <xQueueGenericSend>
 8004668:	2801      	cmp	r0, #1
 800466a:	d002      	beq.n	8004672 <tag_callback+0x5a>
		printf("semaphore give2 failed\n");		// expect this to fail as part of the normal setup
 800466c:	4846      	ldr	r0, [pc, #280]	; (8004788 <tag_callback+0x170>)
 800466e:	f01b fb53 	bl	801fd18 <puts>
	}
	return (strlen(newstring));
 8004672:	4638      	mov	r0, r7
}
 8004674:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	return (strlen(newstring));
 8004678:	f7fb bdec 	b.w	8000254 <strlen>
		switch (index) {
 800467c:	2e14      	cmp	r6, #20
 800467e:	d871      	bhi.n	8004764 <tag_callback+0x14c>
 8004680:	e8df f006 	tbb	[pc, r6]
 8004684:	0b6b5257 	.word	0x0b6b5257
 8004688:	70707070 	.word	0x70707070
 800468c:	70707070 	.word	0x70707070
 8004690:	323d5c67 	.word	0x323d5c67
 8004694:	161b2025 	.word	0x161b2025
 8004698:	48          	.byte	0x48
 8004699:	00          	.byte	0x00
			if (HAL_GPIO_ReadPin(GPIOD, LED_D4_Pin) == GPIO_PIN_SET)
 800469a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800469e:	4834      	ldr	r0, [pc, #208]	; (8004770 <tag_callback+0x158>)
 80046a0:	f003 faa4 	bl	8007bec <HAL_GPIO_ReadPin>
 80046a4:	2801      	cmp	r0, #1
 80046a6:	d1d6      	bne.n	8004656 <tag_callback+0x3e>
			strcpy(newstring, "1");
 80046a8:	4b38      	ldr	r3, [pc, #224]	; (800478c <tag_callback+0x174>)
 80046aa:	881b      	ldrh	r3, [r3, #0]
 80046ac:	803b      	strh	r3, [r7, #0]
 80046ae:	e7d5      	b.n	800465c <tag_callback+0x44>
			strcpy(newstring, gpsstr);		// GPS Status
 80046b0:	4937      	ldr	r1, [pc, #220]	; (8004790 <tag_callback+0x178>)
 80046b2:	4638      	mov	r0, r7
 80046b4:	f01b fca5 	bl	8020002 <strcpy>
			break;
 80046b8:	e7d0      	b.n	800465c <tag_callback+0x44>
			strcpy(newstring, statstr);		// Detector Status
 80046ba:	4936      	ldr	r1, [pc, #216]	; (8004794 <tag_callback+0x17c>)
 80046bc:	4638      	mov	r0, r7
 80046be:	f01b fca0 	bl	8020002 <strcpy>
			break;
 80046c2:	e7cb      	b.n	800465c <tag_callback+0x44>
			strcpy(newstring, snstr);			// Detector ID
 80046c4:	4934      	ldr	r1, [pc, #208]	; (8004798 <tag_callback+0x180>)
 80046c6:	4638      	mov	r0, r7
 80046c8:	f01b fc9b 	bl	8020002 <strcpy>
			break;
 80046cc:	e7c6      	b.n	800465c <tag_callback+0x44>
			strcpy(newstring, (HAL_GPIO_ReadPin(GPIOE, LP_FILT_Pin) ? "0" : "1"));
 80046ce:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80046d2:	4832      	ldr	r0, [pc, #200]	; (800479c <tag_callback+0x184>)
 80046d4:	f003 fa8a 	bl	8007bec <HAL_GPIO_ReadPin>
 80046d8:	4b2a      	ldr	r3, [pc, #168]	; (8004784 <tag_callback+0x16c>)
 80046da:	4a2c      	ldr	r2, [pc, #176]	; (800478c <tag_callback+0x174>)
 80046dc:	2800      	cmp	r0, #0
 80046de:	bf08      	it	eq
 80046e0:	4613      	moveq	r3, r2
 80046e2:	881b      	ldrh	r3, [r3, #0]
 80046e4:	803b      	strh	r3, [r7, #0]
			break;
 80046e6:	e7b9      	b.n	800465c <tag_callback+0x44>
			strcpy(newstring, (pgagain & 4) ? "1" : "0");
 80046e8:	4a2d      	ldr	r2, [pc, #180]	; (80047a0 <tag_callback+0x188>)
 80046ea:	4b28      	ldr	r3, [pc, #160]	; (800478c <tag_callback+0x174>)
 80046ec:	8811      	ldrh	r1, [r2, #0]
 80046ee:	4a25      	ldr	r2, [pc, #148]	; (8004784 <tag_callback+0x16c>)
 80046f0:	f011 0f04 	tst.w	r1, #4
 80046f4:	bf08      	it	eq
 80046f6:	4613      	moveq	r3, r2
 80046f8:	881b      	ldrh	r3, [r3, #0]
 80046fa:	803b      	strh	r3, [r7, #0]
			break;
 80046fc:	e7ae      	b.n	800465c <tag_callback+0x44>
			strcpy(newstring, (pgagain & 2) ? "1" : "0");
 80046fe:	4a28      	ldr	r2, [pc, #160]	; (80047a0 <tag_callback+0x188>)
 8004700:	4b22      	ldr	r3, [pc, #136]	; (800478c <tag_callback+0x174>)
 8004702:	8811      	ldrh	r1, [r2, #0]
 8004704:	4a1f      	ldr	r2, [pc, #124]	; (8004784 <tag_callback+0x16c>)
 8004706:	f011 0f02 	tst.w	r1, #2
 800470a:	bf08      	it	eq
 800470c:	4613      	moveq	r3, r2
 800470e:	881b      	ldrh	r3, [r3, #0]
 8004710:	803b      	strh	r3, [r7, #0]
			break;
 8004712:	e7a3      	b.n	800465c <tag_callback+0x44>
			strcpy(newstring, (agc) ? "1" : "0");		// AGC Status
 8004714:	4a23      	ldr	r2, [pc, #140]	; (80047a4 <tag_callback+0x18c>)
 8004716:	4b1d      	ldr	r3, [pc, #116]	; (800478c <tag_callback+0x174>)
 8004718:	8811      	ldrh	r1, [r2, #0]
 800471a:	4a1a      	ldr	r2, [pc, #104]	; (8004784 <tag_callback+0x16c>)
 800471c:	2900      	cmp	r1, #0
 800471e:	bf08      	it	eq
 8004720:	4613      	moveq	r3, r2
 8004722:	881b      	ldrh	r3, [r3, #0]
 8004724:	803b      	strh	r3, [r7, #0]
			break;
 8004726:	e799      	b.n	800465c <tag_callback+0x44>
			strcpy(newstring, pressstr);		// pressure
 8004728:	491f      	ldr	r1, [pc, #124]	; (80047a8 <tag_callback+0x190>)
 800472a:	4638      	mov	r0, r7
 800472c:	f01b fc69 	bl	8020002 <strcpy>
			break;
 8004730:	e794      	b.n	800465c <tag_callback+0x44>
			strcpy(newstring, tempstr);		// temperature
 8004732:	491e      	ldr	r1, [pc, #120]	; (80047ac <tag_callback+0x194>)
 8004734:	4638      	mov	r0, r7
 8004736:	f01b fc64 	bl	8020002 <strcpy>
			break;
 800473a:	e78f      	b.n	800465c <tag_callback+0x44>
			strcpy(newstring, (pgagain & 1) ? "1" : "0");
 800473c:	4a18      	ldr	r2, [pc, #96]	; (80047a0 <tag_callback+0x188>)
 800473e:	4b13      	ldr	r3, [pc, #76]	; (800478c <tag_callback+0x174>)
 8004740:	8811      	ldrh	r1, [r2, #0]
 8004742:	4a10      	ldr	r2, [pc, #64]	; (8004784 <tag_callback+0x16c>)
 8004744:	f011 0f01 	tst.w	r1, #1
 8004748:	bf08      	it	eq
 800474a:	4613      	moveq	r3, r2
 800474c:	881b      	ldrh	r3, [r3, #0]
 800474e:	803b      	strh	r3, [r7, #0]
			break;
 8004750:	e784      	b.n	800465c <tag_callback+0x44>
			strcpy(newstring, "5");
 8004752:	4b17      	ldr	r3, [pc, #92]	; (80047b0 <tag_callback+0x198>)
 8004754:	881b      	ldrh	r3, [r3, #0]
 8004756:	803b      	strh	r3, [r7, #0]
			break;
 8004758:	e780      	b.n	800465c <tag_callback+0x44>
			strcpy(newstring, nowtimestr);
 800475a:	4916      	ldr	r1, [pc, #88]	; (80047b4 <tag_callback+0x19c>)
 800475c:	4638      	mov	r0, r7
 800475e:	f01b fc50 	bl	8020002 <strcpy>
			break;
 8004762:	e77b      	b.n	800465c <tag_callback+0x44>
			sprintf(newstring, "\"ssi_handler: bad tag index %d\"", index);
 8004764:	4632      	mov	r2, r6
 8004766:	4914      	ldr	r1, [pc, #80]	; (80047b8 <tag_callback+0x1a0>)
 8004768:	4638      	mov	r0, r7
 800476a:	f01b fba5 	bl	801feb8 <siprintf>
			break;
 800476e:	e775      	b.n	800465c <tag_callback+0x44>
 8004770:	40020c00 	.word	0x40020c00
 8004774:	20022e48 	.word	0x20022e48
 8004778:	08024740 	.word	0x08024740
 800477c:	200002c8 	.word	0x200002c8
 8004780:	200232bc 	.word	0x200232bc
 8004784:	0803d5b8 	.word	0x0803d5b8
 8004788:	0802476c 	.word	0x0802476c
 800478c:	0802422c 	.word	0x0802422c
 8004790:	20000008 	.word	0x20000008
 8004794:	20000188 	.word	0x20000188
 8004798:	200000e8 	.word	0x200000e8
 800479c:	40021000 	.word	0x40021000
 80047a0:	200002ca 	.word	0x200002ca
 80047a4:	20000004 	.word	0x20000004
 80047a8:	200000d8 	.word	0x200000d8
 80047ac:	20000234 	.word	0x20000234
 80047b0:	0803b8e8 	.word	0x0803b8e8
 80047b4:	20000098 	.word	0x20000098
 80047b8:	0802474c 	.word	0x0802474c

080047bc <returnpage>:
/* ---------------------------------------------- */
// http client
/* ---------------------------------------------- */

// callback with the page
void returnpage(volatile u8_t Num, volatile hc_errormsg errorm, volatile char *content, volatile u16_t charcount) {
 80047bc:	b5f0      	push	{r4, r5, r6, r7, lr}
	char *errormsg[] = { "OK", "OUT_MEM", "TIMEOUT", "NOT_FOUND", "GEN_ERROR" };
 80047be:	4d3b      	ldr	r5, [pc, #236]	; (80048ac <returnpage+0xf0>)
void returnpage(volatile u8_t Num, volatile hc_errormsg errorm, volatile char *content, volatile u16_t charcount) {
 80047c0:	b08d      	sub	sp, #52	; 0x34
 80047c2:	4616      	mov	r6, r2
 80047c4:	f88d 000f 	strb.w	r0, [sp, #15]
	char *errormsg[] = { "OK", "OUT_MEM", "TIMEOUT", "NOT_FOUND", "GEN_ERROR" };
 80047c8:	ac07      	add	r4, sp, #28
void returnpage(volatile u8_t Num, volatile hc_errormsg errorm, volatile char *content, volatile u16_t charcount) {
 80047ca:	f88d 100e 	strb.w	r1, [sp, #14]
 80047ce:	f8ad 300c 	strh.w	r3, [sp, #12]
	volatile uint32_t sn;
	int nconv;
	volatile int p1, p2;

	if (errorm == 0) {
 80047d2:	f89d 700e 	ldrb.w	r7, [sp, #14]
	char *errormsg[] = { "OK", "OUT_MEM", "TIMEOUT", "NOT_FOUND", "GEN_ERROR" };
 80047d6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80047d8:	682d      	ldr	r5, [r5, #0]
 80047da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80047dc:	6025      	str	r5, [r4, #0]
	if (errorm == 0) {
 80047de:	b10f      	cbz	r7, 80047e4 <returnpage+0x28>
			}
		} else {
			printf("returnpage: (error returned) Num=%d, errno=%d, error=%s\n", Num, errorm, errormsg[errorm]);
		}
	}
}
 80047e0:	b00d      	add	sp, #52	; 0x34
 80047e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nconv = sscanf(content, "%5u%48s%u%u", &sn, udp_target, &p1, &p2);
 80047e4:	aa06      	add	r2, sp, #24
 80047e6:	a905      	add	r1, sp, #20
 80047e8:	4b31      	ldr	r3, [pc, #196]	; (80048b0 <returnpage+0xf4>)
 80047ea:	4630      	mov	r0, r6
 80047ec:	9201      	str	r2, [sp, #4]
 80047ee:	aa04      	add	r2, sp, #16
 80047f0:	9100      	str	r1, [sp, #0]
 80047f2:	4930      	ldr	r1, [pc, #192]	; (80048b4 <returnpage+0xf8>)
 80047f4:	f01b fb80 	bl	801fef8 <siscanf>
		if (nconv != EOF) {
 80047f8:	1c43      	adds	r3, r0, #1
 80047fa:	d02a      	beq.n	8004852 <returnpage+0x96>
			switch (nconv) {
 80047fc:	1e43      	subs	r3, r0, #1
 80047fe:	2b03      	cmp	r3, #3
 8004800:	d836      	bhi.n	8004870 <returnpage+0xb4>
 8004802:	e8df f003 	tbb	[pc, r3]
 8004806:	0b15      	.short	0x0b15
 8004808:	0202      	.short	0x0202
				if (p1 == 1) {		// reboot
 800480a:	9b05      	ldr	r3, [sp, #20]
 800480c:	2b01      	cmp	r3, #1
 800480e:	d043      	beq.n	8004898 <returnpage+0xdc>
				if (p1 == 2) {		// freeze the UDP streaming
 8004810:	9b05      	ldr	r3, [sp, #20]
 8004812:	2b02      	cmp	r3, #2
					globalfreeze = 1;
 8004814:	4b28      	ldr	r3, [pc, #160]	; (80048b8 <returnpage+0xfc>)
				if (p1 == 2) {		// freeze the UDP streaming
 8004816:	d039      	beq.n	800488c <returnpage+0xd0>
					globalfreeze = 0;
 8004818:	2200      	movs	r2, #0
 800481a:	601a      	str	r2, [r3, #0]
				if (strlen(udp_target) < 7) {					// bad url or ip address
 800481c:	4c24      	ldr	r4, [pc, #144]	; (80048b0 <returnpage+0xf4>)
 800481e:	4620      	mov	r0, r4
 8004820:	f7fb fd18 	bl	8000254 <strlen>
 8004824:	2806      	cmp	r0, #6
 8004826:	d928      	bls.n	800487a <returnpage+0xbe>
				printf("Server -> Target UDP host: %s\n", udp_target);
 8004828:	4921      	ldr	r1, [pc, #132]	; (80048b0 <returnpage+0xf4>)
 800482a:	4824      	ldr	r0, [pc, #144]	; (80048bc <returnpage+0x100>)
 800482c:	f01b f9ec 	bl	801fc08 <iprintf>
				if (statuspkt.uid != sn)
 8004830:	4b23      	ldr	r3, [pc, #140]	; (80048c0 <returnpage+0x104>)
 8004832:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8004836:	9904      	ldr	r1, [sp, #16]
 8004838:	4291      	cmp	r1, r2
 800483a:	d0d1      	beq.n	80047e0 <returnpage+0x24>
					statuspkt.uid = sn;
 800483c:	9a04      	ldr	r2, [sp, #16]
					printf("Server -> Serial Number: %lu\n", statuspkt.uid);
 800483e:	4821      	ldr	r0, [pc, #132]	; (80048c4 <returnpage+0x108>)
					statuspkt.uid = sn;
 8004840:	b292      	uxth	r2, r2
 8004842:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
					printf("Server -> Serial Number: %lu\n", statuspkt.uid);
 8004846:	f8b3 105c 	ldrh.w	r1, [r3, #92]	; 0x5c
 800484a:	f01b f9dd 	bl	801fc08 <iprintf>
}
 800484e:	b00d      	add	sp, #52	; 0x34
 8004850:	bdf0      	pop	{r4, r5, r6, r7, pc}
			printf("returnpage: (error returned) Num=%d, errno=%d, error=%s\n", Num, errorm, errormsg[errorm]);
 8004852:	f89d 100f 	ldrb.w	r1, [sp, #15]
 8004856:	ac0c      	add	r4, sp, #48	; 0x30
 8004858:	f89d 200e 	ldrb.w	r2, [sp, #14]
 800485c:	f89d 300e 	ldrb.w	r3, [sp, #14]
 8004860:	4819      	ldr	r0, [pc, #100]	; (80048c8 <returnpage+0x10c>)
 8004862:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004866:	f853 3c14 	ldr.w	r3, [r3, #-20]
 800486a:	f01b f9cd 	bl	801fc08 <iprintf>
}
 800486e:	e7b7      	b.n	80047e0 <returnpage+0x24>
				printf("Wrong number of params from Server -> %d\n", nconv);
 8004870:	4601      	mov	r1, r0
 8004872:	4816      	ldr	r0, [pc, #88]	; (80048cc <returnpage+0x110>)
 8004874:	f01b f9c8 	bl	801fc08 <iprintf>
				break;
 8004878:	e7b2      	b.n	80047e0 <returnpage+0x24>
					strcpy(udp_target, SERVER_DESTINATION);		// default it
 800487a:	4d15      	ldr	r5, [pc, #84]	; (80048d0 <returnpage+0x114>)
 800487c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800487e:	6020      	str	r0, [r4, #0]
 8004880:	6828      	ldr	r0, [r5, #0]
 8004882:	6061      	str	r1, [r4, #4]
 8004884:	6120      	str	r0, [r4, #16]
 8004886:	60a2      	str	r2, [r4, #8]
 8004888:	60e3      	str	r3, [r4, #12]
 800488a:	e7cd      	b.n	8004828 <returnpage+0x6c>
					globalfreeze = 1;
 800488c:	2201      	movs	r2, #1
					printf("Server -> commands a streaming freeze\n");
 800488e:	4811      	ldr	r0, [pc, #68]	; (80048d4 <returnpage+0x118>)
					globalfreeze = 1;
 8004890:	601a      	str	r2, [r3, #0]
					printf("Server -> commands a streaming freeze\n");
 8004892:	f01b fa41 	bl	801fd18 <puts>
 8004896:	e7c1      	b.n	800481c <returnpage+0x60>
					printf("Server -> commands a reboot...\n");
 8004898:	480f      	ldr	r0, [pc, #60]	; (80048d8 <returnpage+0x11c>)
 800489a:	f01b fa3d 	bl	801fd18 <puts>
					osDelay(2000);
 800489e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80048a2:	f00b fc41 	bl	8010128 <osDelay>
					rebootme();
 80048a6:	f7fc feb5 	bl	8001614 <rebootme>
 80048aa:	e7b1      	b.n	8004810 <returnpage+0x54>
 80048ac:	08022fe0 	.word	0x08022fe0
 80048b0:	20023278 	.word	0x20023278
 80048b4:	08024578 	.word	0x08024578
 80048b8:	20023270 	.word	0x20023270
 80048bc:	080245e0 	.word	0x080245e0
 80048c0:	20022674 	.word	0x20022674
 80048c4:	08024600 	.word	0x08024600
 80048c8:	0802464c 	.word	0x0802464c
 80048cc:	08024620 	.word	0x08024620
 80048d0:	080245cc 	.word	0x080245cc
 80048d4:	080245a4 	.word	0x080245a4
 80048d8:	08024584 	.word	0x08024584

080048dc <httpd_cgi_handler>:
		char **http_cgi_param_vals) {
 80048dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048e0:	b085      	sub	sp, #20
 80048e2:	4616      	mov	r6, r2
 80048e4:	460c      	mov	r4, r1
	j = strtol(*http_cgi_params, &ptr, 10);		// allow two chars len for the number
 80048e6:	6818      	ldr	r0, [r3, #0]
 80048e8:	a903      	add	r1, sp, #12
 80048ea:	220a      	movs	r2, #10
		char **http_cgi_param_vals) {
 80048ec:	469a      	mov	sl, r3
 80048ee:	9f0e      	ldr	r7, [sp, #56]	; 0x38
	j = strtol(*http_cgi_params, &ptr, 10);		// allow two chars len for the number
 80048f0:	f01b fc44 	bl	802017c <strtol>
	printf("httpd_cgi_handler: uri=%s, count=%d j=%d\n", uri, count, j);
 80048f4:	4632      	mov	r2, r6
 80048f6:	4603      	mov	r3, r0
	j = strtol(*http_cgi_params, &ptr, 10);		// allow two chars len for the number
 80048f8:	4605      	mov	r5, r0
	printf("httpd_cgi_handler: uri=%s, count=%d j=%d\n", uri, count, j);
 80048fa:	4621      	mov	r1, r4
 80048fc:	4869      	ldr	r0, [pc, #420]	; (8004aa4 <httpd_cgi_handler+0x1c8>)
 80048fe:	f01b f983 	bl	801fc08 <iprintf>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8004902:	2e00      	cmp	r6, #0
 8004904:	dd3c      	ble.n	8004980 <httpd_cgi_handler+0xa4>
 8004906:	2400      	movs	r4, #0
			printf("Unknown id in cgi handler %s\n", *http_cgi_params);
 8004908:	f8df b1c8 	ldr.w	fp, [pc, #456]	; 8004ad4 <httpd_cgi_handler+0x1f8>
 800490c:	f8df 91c8 	ldr.w	r9, [pc, #456]	; 8004ad8 <httpd_cgi_handler+0x1fc>
 8004910:	f1a5 010c 	sub.w	r1, r5, #12
 8004914:	2201      	movs	r2, #1
		switch (j) {
 8004916:	f1a5 030a 	sub.w	r3, r5, #10
			j -= 11;	// now offset 0
 800491a:	f1a5 080b 	sub.w	r8, r5, #11
 800491e:	408a      	lsls	r2, r1
		switch (j) {
 8004920:	2b0e      	cmp	r3, #14
 8004922:	d830      	bhi.n	8004986 <httpd_cgi_handler+0xaa>
 8004924:	e8df f003 	tbb	[pc, r3]
 8004928:	080894a3 	.word	0x080894a3
 800492c:	08080808 	.word	0x08080808
 8004930:	4b5d0808 	.word	0x4b5d0808
 8004934:	7f39      	.short	0x7f39
 8004936:	6f          	.byte	0x6f
 8004937:	00          	.byte	0x00
			if (((*http_cgi_param_vals)[i]) == '0') {
 8004938:	6839      	ldr	r1, [r7, #0]
 800493a:	b252      	sxtb	r2, r2
 800493c:	f999 3000 	ldrsb.w	r3, [r9]
			j -= 11;	// now offset 0
 8004940:	4645      	mov	r5, r8
			if (((*http_cgi_param_vals)[i]) == '0') {
 8004942:	5d08      	ldrb	r0, [r1, r4]
				muxdat[0] = muxdat[0] | (1 << (j - 1));
 8004944:	ea42 0103 	orr.w	r1, r2, r3
			if (((*http_cgi_param_vals)[i]) == '0') {
 8004948:	2830      	cmp	r0, #48	; 0x30
			printf("setting outmux to 0x%02x\n", muxdat[0]);
 800494a:	4857      	ldr	r0, [pc, #348]	; (8004aa8 <httpd_cgi_handler+0x1cc>)
				muxdat[0] = muxdat[0] | (1 << (j - 1));
 800494c:	b2c9      	uxtb	r1, r1
				muxdat[0] = muxdat[0] & ~(1 << (j - 1));
 800494e:	bf04      	itt	eq
 8004950:	ea23 0202 	biceq.w	r2, r3, r2
 8004954:	b2d1      	uxtbeq	r1, r2
			logampmode = muxdat[0] & 2;		// lin/logamp output mux
 8004956:	4a55      	ldr	r2, [pc, #340]	; (8004aac <httpd_cgi_handler+0x1d0>)
 8004958:	f001 0302 	and.w	r3, r1, #2
				muxdat[0] = muxdat[0] | (1 << (j - 1));
 800495c:	f889 1000 	strb.w	r1, [r9]
			logampmode = muxdat[0] & 2;		// lin/logamp output mux
 8004960:	6013      	str	r3, [r2, #0]
			printf("setting outmux to 0x%02x\n", muxdat[0]);
 8004962:	f01b f951 	bl	801fc08 <iprintf>
			if (HAL_I2C_Master_Transmit(&hi2c1, 0x44 << 1, &muxdat[0], 1, 1000) != HAL_OK) {		// RF dual MUX
 8004966:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800496a:	2301      	movs	r3, #1
 800496c:	464a      	mov	r2, r9
 800496e:	2188      	movs	r1, #136	; 0x88
 8004970:	9000      	str	r0, [sp, #0]
 8004972:	484f      	ldr	r0, [pc, #316]	; (8004ab0 <httpd_cgi_handler+0x1d4>)
 8004974:	f003 fbc8 	bl	8008108 <HAL_I2C_Master_Transmit>
 8004978:	b958      	cbnz	r0, 8004992 <httpd_cgi_handler+0xb6>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 800497a:	3401      	adds	r4, #1
 800497c:	42a6      	cmp	r6, r4
 800497e:	d1c7      	bne.n	8004910 <httpd_cgi_handler+0x34>
}
 8004980:	b005      	add	sp, #20
 8004982:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			printf("Unknown id in cgi handler %s\n", *http_cgi_params);
 8004986:	f8da 1000 	ldr.w	r1, [sl]
 800498a:	4658      	mov	r0, fp
 800498c:	f01b f93c 	bl	801fc08 <iprintf>
			break;
 8004990:	e7f3      	b.n	800497a <httpd_cgi_handler+0x9e>
				printf("I2C HAL returned error 1\n\r");
 8004992:	4848      	ldr	r0, [pc, #288]	; (8004ab4 <httpd_cgi_handler+0x1d8>)
 8004994:	f01b f938 	bl	801fc08 <iprintf>
 8004998:	e7ef      	b.n	800497a <httpd_cgi_handler+0x9e>
 800499a:	4d47      	ldr	r5, [pc, #284]	; (8004ab8 <httpd_cgi_handler+0x1dc>)
			val = (((*http_cgi_param_vals)[i]) == '0' ? pgagain & ~1 : pgagain | 1);
 800499c:	683a      	ldr	r2, [r7, #0]
 800499e:	882b      	ldrh	r3, [r5, #0]
 80049a0:	5d12      	ldrb	r2, [r2, r4]
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 80049a2:	3401      	adds	r4, #1
			val = (((*http_cgi_param_vals)[i]) == '0' ? pgagain & ~1 : pgagain | 1);
 80049a4:	f043 0001 	orr.w	r0, r3, #1
 80049a8:	2a30      	cmp	r2, #48	; 0x30
 80049aa:	bf08      	it	eq
 80049ac:	f023 0001 	biceq.w	r0, r3, #1
			setpgagain(val);
 80049b0:	f7fe f8ea 	bl	8002b88 <setpgagain>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 80049b4:	42a6      	cmp	r6, r4
 80049b6:	dcf1      	bgt.n	800499c <httpd_cgi_handler+0xc0>
}
 80049b8:	b005      	add	sp, #20
 80049ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80049be:	4d3e      	ldr	r5, [pc, #248]	; (8004ab8 <httpd_cgi_handler+0x1dc>)
			val = (((*http_cgi_param_vals)[i]) == '0' ? pgagain & ~2 : pgagain | 2);
 80049c0:	683a      	ldr	r2, [r7, #0]
 80049c2:	882b      	ldrh	r3, [r5, #0]
 80049c4:	5d12      	ldrb	r2, [r2, r4]
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 80049c6:	3401      	adds	r4, #1
			val = (((*http_cgi_param_vals)[i]) == '0' ? pgagain & ~2 : pgagain | 2);
 80049c8:	f043 0002 	orr.w	r0, r3, #2
 80049cc:	2a30      	cmp	r2, #48	; 0x30
 80049ce:	bf08      	it	eq
 80049d0:	f023 0002 	biceq.w	r0, r3, #2
			setpgagain(val);
 80049d4:	f7fe f8d8 	bl	8002b88 <setpgagain>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 80049d8:	42a6      	cmp	r6, r4
 80049da:	dcf1      	bgt.n	80049c0 <httpd_cgi_handler+0xe4>
}
 80049dc:	b005      	add	sp, #20
 80049de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80049e2:	4d35      	ldr	r5, [pc, #212]	; (8004ab8 <httpd_cgi_handler+0x1dc>)
			val = (((*http_cgi_param_vals)[i]) == '0' ? pgagain & ~4 : pgagain | 4);
 80049e4:	683a      	ldr	r2, [r7, #0]
 80049e6:	882b      	ldrh	r3, [r5, #0]
 80049e8:	5d12      	ldrb	r2, [r2, r4]
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 80049ea:	3401      	adds	r4, #1
			val = (((*http_cgi_param_vals)[i]) == '0' ? pgagain & ~4 : pgagain | 4);
 80049ec:	f043 0004 	orr.w	r0, r3, #4
 80049f0:	2a30      	cmp	r2, #48	; 0x30
 80049f2:	bf08      	it	eq
 80049f4:	f023 0004 	biceq.w	r0, r3, #4
			setpgagain(val);
 80049f8:	f7fe f8c6 	bl	8002b88 <setpgagain>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 80049fc:	42a6      	cmp	r6, r4
 80049fe:	dcf1      	bgt.n	80049e4 <httpd_cgi_handler+0x108>
}
 8004a00:	b005      	add	sp, #20
 8004a02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a06:	683b      	ldr	r3, [r7, #0]
 8004a08:	1e62      	subs	r2, r4, #1
 8004a0a:	492c      	ldr	r1, [pc, #176]	; (8004abc <httpd_cgi_handler+0x1e0>)
 8004a0c:	441a      	add	r2, r3
			agc = (((*http_cgi_param_vals)[i]) == '0' ? 0 : 1);
 8004a0e:	f812 3f01 	ldrb.w	r3, [r2, #1]!
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8004a12:	3401      	adds	r4, #1
			agc = (((*http_cgi_param_vals)[i]) == '0' ? 0 : 1);
 8004a14:	3b30      	subs	r3, #48	; 0x30
 8004a16:	bf18      	it	ne
 8004a18:	2301      	movne	r3, #1
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8004a1a:	42a6      	cmp	r6, r4
			agc = (((*http_cgi_param_vals)[i]) == '0' ? 0 : 1);
 8004a1c:	800b      	strh	r3, [r1, #0]
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8004a1e:	dcf6      	bgt.n	8004a0e <httpd_cgi_handler+0x132>
}
 8004a20:	b005      	add	sp, #20
 8004a22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				HAL_GPIO_WritePin(GPIOE, LP_FILT_Pin, GPIO_PIN_SET);		// select RF Switches to bypass LP filter
 8004a26:	4d26      	ldr	r5, [pc, #152]	; (8004ac0 <httpd_cgi_handler+0x1e4>)
			if (((*http_cgi_param_vals)[i]) == '1')
 8004a28:	683b      	ldr	r3, [r7, #0]
				HAL_GPIO_WritePin(GPIOE, LP_FILT_Pin, GPIO_PIN_SET);		// select RF Switches to bypass LP filter
 8004a2a:	2201      	movs	r2, #1
 8004a2c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004a30:	4628      	mov	r0, r5
			if (((*http_cgi_param_vals)[i]) == '1')
 8004a32:	5d1b      	ldrb	r3, [r3, r4]
 8004a34:	4414      	add	r4, r2
 8004a36:	2b31      	cmp	r3, #49	; 0x31
 8004a38:	d004      	beq.n	8004a44 <httpd_cgi_handler+0x168>
				HAL_GPIO_WritePin(GPIOE, LP_FILT_Pin, GPIO_PIN_SET);		// select RF Switches to bypass LP filter
 8004a3a:	f003 f8e9 	bl	8007c10 <HAL_GPIO_WritePin>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8004a3e:	42a6      	cmp	r6, r4
 8004a40:	dcf2      	bgt.n	8004a28 <httpd_cgi_handler+0x14c>
 8004a42:	e79d      	b.n	8004980 <httpd_cgi_handler+0xa4>
				HAL_GPIO_WritePin(GPIOE, LP_FILT_Pin, GPIO_PIN_RESET);// select RF Switches to LP filter (normal route)
 8004a44:	2200      	movs	r2, #0
 8004a46:	f003 f8e3 	bl	8007c10 <HAL_GPIO_WritePin>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8004a4a:	42a6      	cmp	r6, r4
 8004a4c:	dcec      	bgt.n	8004a28 <httpd_cgi_handler+0x14c>
 8004a4e:	e797      	b.n	8004980 <httpd_cgi_handler+0xa4>
				HAL_GPIO_WritePin(GPIOD, LED_D4_Pin, GPIO_PIN_SET);
 8004a50:	4d1c      	ldr	r5, [pc, #112]	; (8004ac4 <httpd_cgi_handler+0x1e8>)
			if (((*http_cgi_param_vals)[i]) == '0')
 8004a52:	683b      	ldr	r3, [r7, #0]
				HAL_GPIO_WritePin(GPIOD, LED_D4_Pin, GPIO_PIN_SET);
 8004a54:	2201      	movs	r2, #1
 8004a56:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004a5a:	4628      	mov	r0, r5
			if (((*http_cgi_param_vals)[i]) == '0')
 8004a5c:	5d1b      	ldrb	r3, [r3, r4]
 8004a5e:	4414      	add	r4, r2
 8004a60:	2b30      	cmp	r3, #48	; 0x30
 8004a62:	d018      	beq.n	8004a96 <httpd_cgi_handler+0x1ba>
				HAL_GPIO_WritePin(GPIOD, LED_D4_Pin, GPIO_PIN_SET);
 8004a64:	f003 f8d4 	bl	8007c10 <HAL_GPIO_WritePin>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8004a68:	42a6      	cmp	r6, r4
 8004a6a:	dcf2      	bgt.n	8004a52 <httpd_cgi_handler+0x176>
 8004a6c:	e788      	b.n	8004980 <httpd_cgi_handler+0xa4>
			printf("Reboot command from wwww\n");
 8004a6e:	4816      	ldr	r0, [pc, #88]	; (8004ac8 <httpd_cgi_handler+0x1ec>)
 8004a70:	f01b f952 	bl	801fd18 <puts>
			osDelay(1000);
 8004a74:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004a78:	f00b fb56 	bl	8010128 <osDelay>
 8004a7c:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8004a80:	4912      	ldr	r1, [pc, #72]	; (8004acc <httpd_cgi_handler+0x1f0>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8004a82:	4b13      	ldr	r3, [pc, #76]	; (8004ad0 <httpd_cgi_handler+0x1f4>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8004a84:	68ca      	ldr	r2, [r1, #12]
 8004a86:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8004a8a:	4313      	orrs	r3, r2
 8004a8c:	60cb      	str	r3, [r1, #12]
 8004a8e:	f3bf 8f4f 	dsb	sy
    __NOP();
 8004a92:	bf00      	nop
 8004a94:	e7fd      	b.n	8004a92 <httpd_cgi_handler+0x1b6>
				HAL_GPIO_WritePin(GPIOD, LED_D4_Pin, GPIO_PIN_RESET);
 8004a96:	2200      	movs	r2, #0
 8004a98:	f003 f8ba 	bl	8007c10 <HAL_GPIO_WritePin>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8004a9c:	42a6      	cmp	r6, r4
 8004a9e:	dcd8      	bgt.n	8004a52 <httpd_cgi_handler+0x176>
 8004aa0:	e76e      	b.n	8004980 <httpd_cgi_handler+0xa4>
 8004aa2:	bf00      	nop
 8004aa4:	0802442c 	.word	0x0802442c
 8004aa8:	08024474 	.word	0x08024474
 8004aac:	20001578 	.word	0x20001578
 8004ab0:	200229d0 	.word	0x200229d0
 8004ab4:	08023fc8 	.word	0x08023fc8
 8004ab8:	200002ca 	.word	0x200002ca
 8004abc:	20000004 	.word	0x20000004
 8004ac0:	40021000 	.word	0x40021000
 8004ac4:	40020c00 	.word	0x40020c00
 8004ac8:	08024458 	.word	0x08024458
 8004acc:	e000ed00 	.word	0xe000ed00
 8004ad0:	05fa0004 	.word	0x05fa0004
 8004ad4:	08024490 	.word	0x08024490
 8004ad8:	200002c8 	.word	0x200002c8

08004adc <httpd_post_receive_data>:
err_t httpd_post_receive_data(void *connection, struct pbuf *p) {
 8004adc:	b508      	push	{r3, lr}
	printf("httpd_post_receive_data: \n");
 8004ade:	4802      	ldr	r0, [pc, #8]	; (8004ae8 <httpd_post_receive_data+0xc>)
 8004ae0:	f01b f91a 	bl	801fd18 <puts>
}
 8004ae4:	2000      	movs	r0, #0
 8004ae6:	bd08      	pop	{r3, pc}
 8004ae8:	080244dc 	.word	0x080244dc

08004aec <httpd_post_begin>:
		int content_len, char *response_uri, u16_t response_uri_len, u8_t *post_auto_wnd) {
 8004aec:	b508      	push	{r3, lr}
	printf("httpd_post_begin: \n");
 8004aee:	4802      	ldr	r0, [pc, #8]	; (8004af8 <httpd_post_begin+0xc>)
 8004af0:	f01b f912 	bl	801fd18 <puts>
}
 8004af4:	2000      	movs	r0, #0
 8004af6:	bd08      	pop	{r3, pc}
 8004af8:	080244b0 	.word	0x080244b0

08004afc <httpd_post_finished>:
	printf("httpd_post_finished: \n");
 8004afc:	4801      	ldr	r0, [pc, #4]	; (8004b04 <httpd_post_finished+0x8>)
 8004afe:	f01b b90b 	b.w	801fd18 <puts>
 8004b02:	bf00      	nop
 8004b04:	080244c4 	.word	0x080244c4

08004b08 <init_httpd_ssi>:
	http_set_ssi_handler(tag_callback, tagname, 21);	// was 32
 8004b08:	4803      	ldr	r0, [pc, #12]	; (8004b18 <init_httpd_ssi+0x10>)
 8004b0a:	2215      	movs	r2, #21
 8004b0c:	4903      	ldr	r1, [pc, #12]	; (8004b1c <init_httpd_ssi+0x14>)
init_httpd_ssi() {
 8004b0e:	b508      	push	{r3, lr}
	http_set_ssi_handler(tag_callback, tagname, 21);	// was 32
 8004b10:	f00f f87c 	bl	8013c0c <http_set_ssi_handler>
}
 8004b14:	bd08      	pop	{r3, pc}
 8004b16:	bf00      	nop
 8004b18:	08004619 	.word	0x08004619
 8004b1c:	200002d4 	.word	0x200002d4

08004b20 <httpclient>:

void httpclient(char Page[64]) {
 8004b20:	b570      	push	{r4, r5, r6, lr}
	uint32_t ip;
	int err;

	static char *Postvars = NULL;

	err = dnslookup(SERVER_DESTINATION, &remoteip);		// find serial number and udp target IP address
 8004b22:	4910      	ldr	r1, [pc, #64]	; (8004b64 <httpclient+0x44>)
void httpclient(char Page[64]) {
 8004b24:	b084      	sub	sp, #16
 8004b26:	4605      	mov	r5, r0
	err = dnslookup(SERVER_DESTINATION, &remoteip);		// find serial number and udp target IP address
 8004b28:	480f      	ldr	r0, [pc, #60]	; (8004b68 <httpclient+0x48>)
 8004b2a:	f7ff fbf9 	bl	8004320 <dnslookup>
	if (err != ERR_OK)
 8004b2e:	b108      	cbz	r0, 8004b34 <httpclient+0x14>
		rebootme();
 8004b30:	f7fc fd70 	bl	8001614 <rebootme>
	ip = remoteip.addr;
 8004b34:	4c0b      	ldr	r4, [pc, #44]	; (8004b64 <httpclient+0x44>)
	printf("\n%s Control Server IP: %lu.%lu.%lu.%lu\n", SERVER_DESTINATION, ip & 0xff, (ip & 0xff00) >> 8,
 8004b36:	490c      	ldr	r1, [pc, #48]	; (8004b68 <httpclient+0x48>)
	ip = remoteip.addr;
 8004b38:	6822      	ldr	r2, [r4, #0]
	printf("\n%s Control Server IP: %lu.%lu.%lu.%lu\n", SERVER_DESTINATION, ip & 0xff, (ip & 0xff00) >> 8,
 8004b3a:	480c      	ldr	r0, [pc, #48]	; (8004b6c <httpclient+0x4c>)
 8004b3c:	0e13      	lsrs	r3, r2, #24
 8004b3e:	f3c2 4607 	ubfx	r6, r2, #16, #8
 8004b42:	9301      	str	r3, [sp, #4]
 8004b44:	f3c2 2307 	ubfx	r3, r2, #8, #8
 8004b48:	9600      	str	r6, [sp, #0]
 8004b4a:	b2d2      	uxtb	r2, r2
 8004b4c:	f01b f85c 	bl	801fc08 <iprintf>
			(ip & 0xff0000) >> 16, (ip & 0xff000000) >> 24);

	result = hc_open(remoteip, Page, Postvars, returnpage);
 8004b50:	4629      	mov	r1, r5
 8004b52:	4b07      	ldr	r3, [pc, #28]	; (8004b70 <httpclient+0x50>)
 8004b54:	2200      	movs	r2, #0
 8004b56:	6820      	ldr	r0, [r4, #0]
 8004b58:	f7fc f9b4 	bl	8000ec4 <hc_open>
 8004b5c:	9003      	str	r0, [sp, #12]
//	printf("result=%d\n", result);

}
 8004b5e:	b004      	add	sp, #16
 8004b60:	bd70      	pop	{r4, r5, r6, pc}
 8004b62:	bf00      	nop
 8004b64:	20001598 	.word	0x20001598
 8004b68:	080245cc 	.word	0x080245cc
 8004b6c:	08024404 	.word	0x08024404
 8004b70:	080047bd 	.word	0x080047bd

08004b74 <apisn>:

void apisn() {
	sprintf(stmuid, "api/Device/%lx%lx%lx", STM32_UUID[0], STM32_UUID[1], STM32_UUID[2]);
 8004b74:	4909      	ldr	r1, [pc, #36]	; (8004b9c <apisn+0x28>)
 8004b76:	4b0a      	ldr	r3, [pc, #40]	; (8004ba0 <apisn+0x2c>)
 8004b78:	6809      	ldr	r1, [r1, #0]
 8004b7a:	4a0a      	ldr	r2, [pc, #40]	; (8004ba4 <apisn+0x30>)
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	6812      	ldr	r2, [r2, #0]
void apisn() {
 8004b80:	b510      	push	{r4, lr}
	sprintf(stmuid, "api/Device/%lx%lx%lx", STM32_UUID[0], STM32_UUID[1], STM32_UUID[2]);
 8004b82:	4c09      	ldr	r4, [pc, #36]	; (8004ba8 <apisn+0x34>)
void apisn() {
 8004b84:	b082      	sub	sp, #8
	sprintf(stmuid, "api/Device/%lx%lx%lx", STM32_UUID[0], STM32_UUID[1], STM32_UUID[2]);
 8004b86:	4620      	mov	r0, r4
 8004b88:	9100      	str	r1, [sp, #0]
 8004b8a:	4908      	ldr	r1, [pc, #32]	; (8004bac <apisn+0x38>)
 8004b8c:	f01b f994 	bl	801feb8 <siprintf>
	httpclient(stmuid);		// get sn and targ
 8004b90:	4620      	mov	r0, r4
}
 8004b92:	b002      	add	sp, #8
 8004b94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	httpclient(stmuid);		// get sn and targ
 8004b98:	f7ff bfc2 	b.w	8004b20 <httpclient>
 8004b9c:	1ff0f428 	.word	0x1ff0f428
 8004ba0:	1ff0f424 	.word	0x1ff0f424
 8004ba4:	1ff0f420 	.word	0x1ff0f420
 8004ba8:	2000159c 	.word	0x2000159c
 8004bac:	080243ec 	.word	0x080243ec

08004bb0 <initialapisn>:

// get the serial number and udp target for this device
// reboot if fails
void initialapisn() {
 8004bb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int i;

	i = 1;
 8004bb4:	2401      	movs	r4, #1
 8004bb6:	4f13      	ldr	r7, [pc, #76]	; (8004c04 <initialapisn+0x54>)
	while (statuspkt.uid == BUILDNO)		// not yet found new S/N from server
 8004bb8:	f242 7611 	movw	r6, #10001	; 0x2711
	{
		printf("getting S/N and UDP target using http. Try=%d\n", i);
 8004bbc:	4d12      	ldr	r5, [pc, #72]	; (8004c08 <initialapisn+0x58>)
		apisn();
		osDelay(5000);

		i++;
		if (i > 10) {
			printf("************* ABORTED **************\n");
 8004bbe:	f8df 804c 	ldr.w	r8, [pc, #76]	; 8004c0c <initialapisn+0x5c>
	while (statuspkt.uid == BUILDNO)		// not yet found new S/N from server
 8004bc2:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
		printf("getting S/N and UDP target using http. Try=%d\n", i);
 8004bc6:	4621      	mov	r1, r4
 8004bc8:	4628      	mov	r0, r5
		i++;
 8004bca:	3401      	adds	r4, #1
	while (statuspkt.uid == BUILDNO)		// not yet found new S/N from server
 8004bcc:	429e      	cmp	r6, r3
 8004bce:	d116      	bne.n	8004bfe <initialapisn+0x4e>
		printf("getting S/N and UDP target using http. Try=%d\n", i);
 8004bd0:	f01b f81a 	bl	801fc08 <iprintf>
		apisn();
 8004bd4:	f7ff ffce 	bl	8004b74 <apisn>
		osDelay(5000);
 8004bd8:	f241 3088 	movw	r0, #5000	; 0x1388
 8004bdc:	f00b faa4 	bl	8010128 <osDelay>
		if (i > 10) {
 8004be0:	2c0a      	cmp	r4, #10
 8004be2:	ddee      	ble.n	8004bc2 <initialapisn+0x12>
			printf("************* ABORTED **************\n");
 8004be4:	4640      	mov	r0, r8
 8004be6:	f01b f897 	bl	801fd18 <puts>
			rebootme();
 8004bea:	f7fc fd13 	bl	8001614 <rebootme>
	while (statuspkt.uid == BUILDNO)		// not yet found new S/N from server
 8004bee:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
		printf("getting S/N and UDP target using http. Try=%d\n", i);
 8004bf2:	4621      	mov	r1, r4
 8004bf4:	4628      	mov	r0, r5
	while (statuspkt.uid == BUILDNO)		// not yet found new S/N from server
 8004bf6:	429e      	cmp	r6, r3
		i++;
 8004bf8:	f104 0401 	add.w	r4, r4, #1
	while (statuspkt.uid == BUILDNO)		// not yet found new S/N from server
 8004bfc:	d0e8      	beq.n	8004bd0 <initialapisn+0x20>
		}
	}
}
 8004bfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004c02:	bf00      	nop
 8004c04:	20022674 	.word	0x20022674
 8004c08:	080244f8 	.word	0x080244f8
 8004c0c:	08024528 	.word	0x08024528

08004c10 <requestapisn>:

void requestapisn() {
 8004c10:	b508      	push	{r3, lr}
	printf("updating S/N and UDP target using http\n");
 8004c12:	4804      	ldr	r0, [pc, #16]	; (8004c24 <requestapisn+0x14>)
 8004c14:	f01b f880 	bl	801fd18 <puts>
	httpclient(stmuid);		// get sn and targ
 8004c18:	4803      	ldr	r0, [pc, #12]	; (8004c28 <requestapisn+0x18>)
}
 8004c1a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	httpclient(stmuid);		// get sn and targ
 8004c1e:	f7ff bf7f 	b.w	8004b20 <httpclient>
 8004c22:	bf00      	nop
 8004c24:	08024550 	.word	0x08024550
 8004c28:	2000159c 	.word	0x2000159c

08004c2c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8004c2c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004c64 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8004c30:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8004c32:	e003      	b.n	8004c3c <LoopCopyDataInit>

08004c34 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004c34:	4b0c      	ldr	r3, [pc, #48]	; (8004c68 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8004c36:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004c38:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8004c3a:	3104      	adds	r1, #4

08004c3c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004c3c:	480b      	ldr	r0, [pc, #44]	; (8004c6c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8004c3e:	4b0c      	ldr	r3, [pc, #48]	; (8004c70 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004c40:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8004c42:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004c44:	d3f6      	bcc.n	8004c34 <CopyDataInit>
  ldr  r2, =_sbss
 8004c46:	4a0b      	ldr	r2, [pc, #44]	; (8004c74 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004c48:	e002      	b.n	8004c50 <LoopFillZerobss>

08004c4a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8004c4a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004c4c:	f842 3b04 	str.w	r3, [r2], #4

08004c50 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004c50:	4b09      	ldr	r3, [pc, #36]	; (8004c78 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8004c52:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004c54:	d3f9      	bcc.n	8004c4a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004c56:	f7ff fa55 	bl	8004104 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004c5a:	f019 fecb 	bl	801e9f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004c5e:	f7fc fe49 	bl	80018f4 <main>
  bx  lr    
 8004c62:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004c64:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8004c68:	0803e0b8 	.word	0x0803e0b8
  ldr  r0, =_sdata
 8004c6c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004c70:	20000710 	.word	0x20000710
  ldr  r2, =_sbss
 8004c74:	20000710 	.word	0x20000710
  ldr  r3, = _ebss
 8004c78:	200379dc 	.word	0x200379dc

08004c7c <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004c7c:	e7fe      	b.n	8004c7c <CAN1_RX0_IRQHandler>
	...

08004c80 <HAL_Init>:
   __HAL_FLASH_ART_ENABLE();
#endif /* ART_ACCLERATOR_ENABLE */

  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004c80:	4a07      	ldr	r2, [pc, #28]	; (8004ca0 <HAL_Init+0x20>)
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004c82:	2003      	movs	r0, #3
{
 8004c84:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004c86:	6813      	ldr	r3, [r2, #0]
 8004c88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c8c:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004c8e:	f000 fc59 	bl	8005544 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004c92:	2000      	movs	r0, #0
 8004c94:	f7ff f92a 	bl	8003eec <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8004c98:	f7fe fb7a 	bl	8003390 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
}
 8004c9c:	2000      	movs	r0, #0
 8004c9e:	bd08      	pop	{r3, pc}
 8004ca0:	40023c00 	.word	0x40023c00

08004ca4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8004ca4:	4a03      	ldr	r2, [pc, #12]	; (8004cb4 <HAL_IncTick+0x10>)
 8004ca6:	4b04      	ldr	r3, [pc, #16]	; (8004cb8 <HAL_IncTick+0x14>)
 8004ca8:	6811      	ldr	r1, [r2, #0]
 8004caa:	781b      	ldrb	r3, [r3, #0]
 8004cac:	440b      	add	r3, r1
 8004cae:	6013      	str	r3, [r2, #0]
}
 8004cb0:	4770      	bx	lr
 8004cb2:	bf00      	nop
 8004cb4:	200232c0 	.word	0x200232c0
 8004cb8:	2000032c 	.word	0x2000032c

08004cbc <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8004cbc:	4b01      	ldr	r3, [pc, #4]	; (8004cc4 <HAL_GetTick+0x8>)
 8004cbe:	6818      	ldr	r0, [r3, #0]
}
 8004cc0:	4770      	bx	lr
 8004cc2:	bf00      	nop
 8004cc4:	200232c0 	.word	0x200232c0

08004cc8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004cc8:	b538      	push	{r3, r4, r5, lr}
 8004cca:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8004ccc:	f7ff fff6 	bl	8004cbc <HAL_GetTick>
 8004cd0:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004cd2:	1c63      	adds	r3, r4, #1
 8004cd4:	d002      	beq.n	8004cdc <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8004cd6:	4b04      	ldr	r3, [pc, #16]	; (8004ce8 <HAL_Delay+0x20>)
 8004cd8:	781b      	ldrb	r3, [r3, #0]
 8004cda:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004cdc:	f7ff ffee 	bl	8004cbc <HAL_GetTick>
 8004ce0:	1b40      	subs	r0, r0, r5
 8004ce2:	42a0      	cmp	r0, r4
 8004ce4:	d3fa      	bcc.n	8004cdc <HAL_Delay+0x14>
  {
  }
}
 8004ce6:	bd38      	pop	{r3, r4, r5, pc}
 8004ce8:	2000032c 	.word	0x2000032c

08004cec <HAL_ADC_Init>:
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004cec:	2800      	cmp	r0, #0
 8004cee:	f000 813f 	beq.w	8004f70 <HAL_ADC_Init+0x284>
  {
    return HAL_ERROR;
  }
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8004cf2:	49b2      	ldr	r1, [pc, #712]	; (8004fbc <HAL_ADC_Init+0x2d0>)
 8004cf4:	4ab2      	ldr	r2, [pc, #712]	; (8004fc0 <HAL_ADC_Init+0x2d4>)
{
 8004cf6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8004cf8:	6803      	ldr	r3, [r0, #0]
 8004cfa:	4604      	mov	r4, r0
 8004cfc:	428b      	cmp	r3, r1
 8004cfe:	bf18      	it	ne
 8004d00:	4293      	cmpne	r3, r2
 8004d02:	d004      	beq.n	8004d0e <HAL_ADC_Init+0x22>
 8004d04:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8004d08:	4293      	cmp	r3, r2
 8004d0a:	f040 8133 	bne.w	8004f74 <HAL_ADC_Init+0x288>
  assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));
 8004d0e:	6863      	ldr	r3, [r4, #4]
 8004d10:	f433 3340 	bics.w	r3, r3, #196608	; 0x30000
 8004d14:	f040 8138 	bne.w	8004f88 <HAL_ADC_Init+0x29c>
  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
 8004d18:	68a3      	ldr	r3, [r4, #8]
 8004d1a:	f033 7340 	bics.w	r3, r3, #50331648	; 0x3000000
 8004d1e:	f040 813d 	bne.w	8004f9c <HAL_ADC_Init+0x2b0>
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
 8004d22:	6923      	ldr	r3, [r4, #16]
 8004d24:	2b01      	cmp	r3, #1
 8004d26:	d861      	bhi.n	8004dec <HAL_ADC_Init+0x100>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8004d28:	69a3      	ldr	r3, [r4, #24]
 8004d2a:	2b01      	cmp	r3, #1
 8004d2c:	d858      	bhi.n	8004de0 <HAL_ADC_Init+0xf4>
  assert_param(IS_ADC_EXT_TRIG(hadc->Init.ExternalTrigConv));
 8004d2e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8004d30:	f022 7140 	bic.w	r1, r2, #50331648	; 0x3000000
 8004d34:	f022 7080 	bic.w	r0, r2, #16777216	; 0x1000000
 8004d38:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8004d3c:	bf18      	it	ne
 8004d3e:	2900      	cmpne	r1, #0
 8004d40:	bf14      	ite	ne
 8004d42:	2301      	movne	r3, #1
 8004d44:	2300      	moveq	r3, #0
 8004d46:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
 8004d4a:	bf0c      	ite	eq
 8004d4c:	2300      	moveq	r3, #0
 8004d4e:	f003 0301 	andne.w	r3, r3, #1
 8004d52:	f1b0 6f40 	cmp.w	r0, #201326592	; 0xc000000
 8004d56:	bf0c      	ite	eq
 8004d58:	2300      	moveq	r3, #0
 8004d5a:	f003 0301 	andne.w	r3, r3, #1
 8004d5e:	b123      	cbz	r3, 8004d6a <HAL_ADC_Init+0x7e>
 8004d60:	f102 4271 	add.w	r2, r2, #4043309056	; 0xf1000000
 8004d64:	2a01      	cmp	r2, #1
 8004d66:	f200 8140 	bhi.w	8004fea <HAL_ADC_Init+0x2fe>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 8004d6a:	68e3      	ldr	r3, [r4, #12]
 8004d6c:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 8004d70:	d159      	bne.n	8004e26 <HAL_ADC_Init+0x13a>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 8004d72:	69e3      	ldr	r3, [r4, #28]
 8004d74:	3b01      	subs	r3, #1
 8004d76:	2b0f      	cmp	r3, #15
 8004d78:	d84b      	bhi.n	8004e12 <HAL_ADC_Init+0x126>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 8004d7a:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
 8004d7e:	2b01      	cmp	r3, #1
 8004d80:	d825      	bhi.n	8004dce <HAL_ADC_Init+0xe2>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 8004d82:	6963      	ldr	r3, [r4, #20]
 8004d84:	2b02      	cmp	r3, #2
 8004d86:	d83a      	bhi.n	8004dfe <HAL_ADC_Init+0x112>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 8004d88:	f894 3020 	ldrb.w	r3, [r4, #32]
 8004d8c:	2b01      	cmp	r3, #1
 8004d8e:	d814      	bhi.n	8004dba <HAL_ADC_Init+0xce>

  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004d90:	4b8c      	ldr	r3, [pc, #560]	; (8004fc4 <HAL_ADC_Init+0x2d8>)
 8004d92:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8004d94:	429a      	cmp	r2, r3
 8004d96:	d004      	beq.n	8004da2 <HAL_ADC_Init+0xb6>
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 8004d98:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004d9a:	f033 5340 	bics.w	r3, r3, #805306368	; 0x30000000
 8004d9e:	f040 8119 	bne.w	8004fd4 <HAL_ADC_Init+0x2e8>
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8004da2:	6c25      	ldr	r5, [r4, #64]	; 0x40
 8004da4:	2d00      	cmp	r5, #0
 8004da6:	f000 80d8 	beq.w	8004f5a <HAL_ADC_Init+0x26e>
    hadc->Lock = HAL_UNLOCKED;
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004daa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004dac:	06db      	lsls	r3, r3, #27
 8004dae:	d544      	bpl.n	8004e3a <HAL_ADC_Init+0x14e>
  {
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004db0:	2300      	movs	r3, #0
    tmp_hal_status = HAL_ERROR;
 8004db2:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 8004db4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
}
 8004db8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 8004dba:	f240 1157 	movw	r1, #343	; 0x157
 8004dbe:	4882      	ldr	r0, [pc, #520]	; (8004fc8 <HAL_ADC_Init+0x2dc>)
 8004dc0:	f7fd fcf8 	bl	80027b4 <assert_failed>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004dc4:	4b7f      	ldr	r3, [pc, #508]	; (8004fc4 <HAL_ADC_Init+0x2d8>)
 8004dc6:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8004dc8:	429a      	cmp	r2, r3
 8004dca:	d1e5      	bne.n	8004d98 <HAL_ADC_Init+0xac>
 8004dcc:	e7e9      	b.n	8004da2 <HAL_ADC_Init+0xb6>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 8004dce:	f240 1155 	movw	r1, #341	; 0x155
 8004dd2:	487d      	ldr	r0, [pc, #500]	; (8004fc8 <HAL_ADC_Init+0x2dc>)
 8004dd4:	f7fd fcee 	bl	80027b4 <assert_failed>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 8004dd8:	6963      	ldr	r3, [r4, #20]
 8004dda:	2b02      	cmp	r3, #2
 8004ddc:	d9d4      	bls.n	8004d88 <HAL_ADC_Init+0x9c>
 8004dde:	e00e      	b.n	8004dfe <HAL_ADC_Init+0x112>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8004de0:	f240 1151 	movw	r1, #337	; 0x151
 8004de4:	4878      	ldr	r0, [pc, #480]	; (8004fc8 <HAL_ADC_Init+0x2dc>)
 8004de6:	f7fd fce5 	bl	80027b4 <assert_failed>
 8004dea:	e7a0      	b.n	8004d2e <HAL_ADC_Init+0x42>
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
 8004dec:	f44f 71a8 	mov.w	r1, #336	; 0x150
 8004df0:	4875      	ldr	r0, [pc, #468]	; (8004fc8 <HAL_ADC_Init+0x2dc>)
 8004df2:	f7fd fcdf 	bl	80027b4 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8004df6:	69a3      	ldr	r3, [r4, #24]
 8004df8:	2b01      	cmp	r3, #1
 8004dfa:	d998      	bls.n	8004d2e <HAL_ADC_Init+0x42>
 8004dfc:	e7f0      	b.n	8004de0 <HAL_ADC_Init+0xf4>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 8004dfe:	f44f 71ab 	mov.w	r1, #342	; 0x156
 8004e02:	4871      	ldr	r0, [pc, #452]	; (8004fc8 <HAL_ADC_Init+0x2dc>)
 8004e04:	f7fd fcd6 	bl	80027b4 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 8004e08:	f894 3020 	ldrb.w	r3, [r4, #32]
 8004e0c:	2b01      	cmp	r3, #1
 8004e0e:	d9bf      	bls.n	8004d90 <HAL_ADC_Init+0xa4>
 8004e10:	e7d3      	b.n	8004dba <HAL_ADC_Init+0xce>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 8004e12:	f44f 71aa 	mov.w	r1, #340	; 0x154
 8004e16:	486c      	ldr	r0, [pc, #432]	; (8004fc8 <HAL_ADC_Init+0x2dc>)
 8004e18:	f7fd fccc 	bl	80027b4 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 8004e1c:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
 8004e20:	2b01      	cmp	r3, #1
 8004e22:	d9ae      	bls.n	8004d82 <HAL_ADC_Init+0x96>
 8004e24:	e7d3      	b.n	8004dce <HAL_ADC_Init+0xe2>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 8004e26:	f240 1153 	movw	r1, #339	; 0x153
 8004e2a:	4867      	ldr	r0, [pc, #412]	; (8004fc8 <HAL_ADC_Init+0x2dc>)
 8004e2c:	f7fd fcc2 	bl	80027b4 <assert_failed>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 8004e30:	69e3      	ldr	r3, [r4, #28]
 8004e32:	3b01      	subs	r3, #1
 8004e34:	2b0f      	cmp	r3, #15
 8004e36:	d9a0      	bls.n	8004d7a <HAL_ADC_Init+0x8e>
 8004e38:	e7eb      	b.n	8004e12 <HAL_ADC_Init+0x126>
    ADC_STATE_CLR_SET(hadc->State,
 8004e3a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004e3c:	4a63      	ldr	r2, [pc, #396]	; (8004fcc <HAL_ADC_Init+0x2e0>)
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8004e3e:	4964      	ldr	r1, [pc, #400]	; (8004fd0 <HAL_ADC_Init+0x2e4>)
    ADC_STATE_CLR_SET(hadc->State,
 8004e40:	401a      	ands	r2, r3
  ADC->CCR |=  hadc->Init.ClockPrescaler;
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004e42:	6823      	ldr	r3, [r4, #0]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004e44:	4d5f      	ldr	r5, [pc, #380]	; (8004fc4 <HAL_ADC_Init+0x2d8>)
    ADC_STATE_CLR_SET(hadc->State,
 8004e46:	f042 0202 	orr.w	r2, r2, #2
 8004e4a:	6422      	str	r2, [r4, #64]	; 0x40
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8004e4c:	684a      	ldr	r2, [r1, #4]
 8004e4e:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8004e52:	604a      	str	r2, [r1, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8004e54:	684a      	ldr	r2, [r1, #4]
 8004e56:	6860      	ldr	r0, [r4, #4]
 8004e58:	4302      	orrs	r2, r0
 8004e5a:	604a      	str	r2, [r1, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004e5c:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004e5e:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004e60:	f422 7280 	bic.w	r2, r2, #256	; 0x100
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004e64:	f8d4 c008 	ldr.w	ip, [r4, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004e68:	68e7      	ldr	r7, [r4, #12]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004e6a:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004e6c:	6858      	ldr	r0, [r3, #4]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004e6e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004e70:	ea40 2001 	orr.w	r0, r0, r1, lsl #8
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004e74:	42ae      	cmp	r6, r5
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004e76:	6058      	str	r0, [r3, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004e78:	6858      	ldr	r0, [r3, #4]
 8004e7a:	f020 7040 	bic.w	r0, r0, #50331648	; 0x3000000
 8004e7e:	6058      	str	r0, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004e80:	6859      	ldr	r1, [r3, #4]
 8004e82:	ea41 010c 	orr.w	r1, r1, ip
 8004e86:	6059      	str	r1, [r3, #4]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004e88:	6899      	ldr	r1, [r3, #8]
 8004e8a:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 8004e8e:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004e90:	689a      	ldr	r2, [r3, #8]
 8004e92:	ea42 0207 	orr.w	r2, r2, r7
 8004e96:	609a      	str	r2, [r3, #8]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004e98:	f000 8086 	beq.w	8004fa8 <HAL_ADC_Init+0x2bc>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004e9c:	6899      	ldr	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004e9e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004ea0:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 8004ea4:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004ea6:	689a      	ldr	r2, [r3, #8]
 8004ea8:	4316      	orrs	r6, r2
 8004eaa:	609e      	str	r6, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004eac:	6899      	ldr	r1, [r3, #8]
 8004eae:	f021 5140 	bic.w	r1, r1, #805306368	; 0x30000000
 8004eb2:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004eb4:	689a      	ldr	r2, [r3, #8]
 8004eb6:	4302      	orrs	r2, r0
 8004eb8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004eba:	6899      	ldr	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004ebc:	69a5      	ldr	r5, [r4, #24]
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004ebe:	f021 0102 	bic.w	r1, r1, #2
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8004ec2:	f894 0020 	ldrb.w	r0, [r4, #32]
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004ec6:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004ec8:	689a      	ldr	r2, [r3, #8]
 8004eca:	ea42 0245 	orr.w	r2, r2, r5, lsl #1
 8004ece:	609a      	str	r2, [r3, #8]
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8004ed0:	2800      	cmp	r0, #0
 8004ed2:	f000 8085 	beq.w	8004fe0 <HAL_ADC_Init+0x2f4>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
 8004ed6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004ed8:	3a01      	subs	r2, #1
 8004eda:	2a07      	cmp	r2, #7
 8004edc:	d907      	bls.n	8004eee <HAL_ADC_Init+0x202>
 8004ede:	f44f 61ef 	mov.w	r1, #1912	; 0x778
 8004ee2:	4839      	ldr	r0, [pc, #228]	; (8004fc8 <HAL_ADC_Init+0x2dc>)
 8004ee4:	f7fd fc66 	bl	80027b4 <assert_failed>
 8004ee8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004eea:	6823      	ldr	r3, [r4, #0]
 8004eec:	3a01      	subs	r2, #1
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004eee:	6859      	ldr	r1, [r3, #4]
 8004ef0:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8004ef4:	6059      	str	r1, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004ef6:	6859      	ldr	r1, [r3, #4]
 8004ef8:	f421 4160 	bic.w	r1, r1, #57344	; 0xe000
 8004efc:	6059      	str	r1, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004efe:	6859      	ldr	r1, [r3, #4]
 8004f00:	ea41 3242 	orr.w	r2, r1, r2, lsl #13
 8004f04:	605a      	str	r2, [r3, #4]
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004f06:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
    ADC_CLEAR_ERRORCODE(hadc);
 8004f08:	2600      	movs	r6, #0
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004f0a:	69e5      	ldr	r5, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004f0c:	f420 0070 	bic.w	r0, r0, #15728640	; 0xf00000
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004f10:	f894 c030 	ldrb.w	ip, [r4, #48]	; 0x30
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004f14:	1e6a      	subs	r2, r5, #1
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004f16:	6967      	ldr	r7, [r4, #20]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004f18:	62d8      	str	r0, [r3, #44]	; 0x2c
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004f1a:	4630      	mov	r0, r6
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004f1c:	6add      	ldr	r5, [r3, #44]	; 0x2c
 8004f1e:	ea45 5502 	orr.w	r5, r5, r2, lsl #20
 8004f22:	62dd      	str	r5, [r3, #44]	; 0x2c
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004f24:	689d      	ldr	r5, [r3, #8]
 8004f26:	f425 7500 	bic.w	r5, r5, #512	; 0x200
 8004f2a:	609d      	str	r5, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004f2c:	6899      	ldr	r1, [r3, #8]
 8004f2e:	ea41 214c 	orr.w	r1, r1, ip, lsl #9
 8004f32:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004f34:	6899      	ldr	r1, [r3, #8]
 8004f36:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8004f3a:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004f3c:	689a      	ldr	r2, [r3, #8]
 8004f3e:	ea42 2287 	orr.w	r2, r2, r7, lsl #10
 8004f42:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8004f44:	6466      	str	r6, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8004f46:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004f48:	f023 0303 	bic.w	r3, r3, #3
 8004f4c:	f043 0301 	orr.w	r3, r3, #1
 8004f50:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8004f52:	2300      	movs	r3, #0
 8004f54:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8004f58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    HAL_ADC_MspInit(hadc);
 8004f5a:	4620      	mov	r0, r4
 8004f5c:	f7fe fa48 	bl	80033f0 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8004f60:	6465      	str	r5, [r4, #68]	; 0x44
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004f62:	6c23      	ldr	r3, [r4, #64]	; 0x40
    hadc->Lock = HAL_UNLOCKED;
 8004f64:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004f68:	06db      	lsls	r3, r3, #27
 8004f6a:	f53f af21 	bmi.w	8004db0 <HAL_ADC_Init+0xc4>
 8004f6e:	e764      	b.n	8004e3a <HAL_ADC_Init+0x14e>
    return HAL_ERROR;
 8004f70:	2001      	movs	r0, #1
}
 8004f72:	4770      	bx	lr
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8004f74:	f240 114d 	movw	r1, #333	; 0x14d
 8004f78:	4813      	ldr	r0, [pc, #76]	; (8004fc8 <HAL_ADC_Init+0x2dc>)
 8004f7a:	f7fd fc1b 	bl	80027b4 <assert_failed>
  assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));
 8004f7e:	6863      	ldr	r3, [r4, #4]
 8004f80:	f433 3340 	bics.w	r3, r3, #196608	; 0x30000
 8004f84:	f43f aec8 	beq.w	8004d18 <HAL_ADC_Init+0x2c>
 8004f88:	f44f 71a7 	mov.w	r1, #334	; 0x14e
 8004f8c:	480e      	ldr	r0, [pc, #56]	; (8004fc8 <HAL_ADC_Init+0x2dc>)
 8004f8e:	f7fd fc11 	bl	80027b4 <assert_failed>
  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
 8004f92:	68a3      	ldr	r3, [r4, #8]
 8004f94:	f033 7340 	bics.w	r3, r3, #50331648	; 0x3000000
 8004f98:	f43f aec3 	beq.w	8004d22 <HAL_ADC_Init+0x36>
 8004f9c:	f240 114f 	movw	r1, #335	; 0x14f
 8004fa0:	4809      	ldr	r0, [pc, #36]	; (8004fc8 <HAL_ADC_Init+0x2dc>)
 8004fa2:	f7fd fc07 	bl	80027b4 <assert_failed>
 8004fa6:	e6bc      	b.n	8004d22 <HAL_ADC_Init+0x36>
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004fa8:	689a      	ldr	r2, [r3, #8]
 8004faa:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004fae:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004fb0:	689a      	ldr	r2, [r3, #8]
 8004fb2:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004fb6:	609a      	str	r2, [r3, #8]
 8004fb8:	e77f      	b.n	8004eba <HAL_ADC_Init+0x1ce>
 8004fba:	bf00      	nop
 8004fbc:	40012000 	.word	0x40012000
 8004fc0:	40012100 	.word	0x40012100
 8004fc4:	0f000001 	.word	0x0f000001
 8004fc8:	08024784 	.word	0x08024784
 8004fcc:	ffffeefd 	.word	0xffffeefd
 8004fd0:	40012300 	.word	0x40012300
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 8004fd4:	f240 115b 	movw	r1, #347	; 0x15b
 8004fd8:	4807      	ldr	r0, [pc, #28]	; (8004ff8 <HAL_ADC_Init+0x30c>)
 8004fda:	f7fd fbeb 	bl	80027b4 <assert_failed>
 8004fde:	e6e0      	b.n	8004da2 <HAL_ADC_Init+0xb6>
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004fe0:	685a      	ldr	r2, [r3, #4]
 8004fe2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004fe6:	605a      	str	r2, [r3, #4]
 8004fe8:	e78d      	b.n	8004f06 <HAL_ADC_Init+0x21a>
  assert_param(IS_ADC_EXT_TRIG(hadc->Init.ExternalTrigConv));
 8004fea:	f44f 71a9 	mov.w	r1, #338	; 0x152
 8004fee:	4802      	ldr	r0, [pc, #8]	; (8004ff8 <HAL_ADC_Init+0x30c>)
 8004ff0:	f7fd fbe0 	bl	80027b4 <assert_failed>
 8004ff4:	e6b9      	b.n	8004d6a <HAL_ADC_Init+0x7e>
 8004ff6:	bf00      	nop
 8004ff8:	08024784 	.word	0x08024784

08004ffc <HAL_ADC_Start>:
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8004ffc:	6983      	ldr	r3, [r0, #24]
  __IO uint32_t counter = 0;
 8004ffe:	2200      	movs	r2, #0
{
 8005000:	b510      	push	{r4, lr}
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8005002:	2b01      	cmp	r3, #1
{
 8005004:	b082      	sub	sp, #8
 8005006:	4604      	mov	r4, r0
  __IO uint32_t counter = 0;
 8005008:	9201      	str	r2, [sp, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 800500a:	d904      	bls.n	8005016 <HAL_ADC_Start+0x1a>
 800500c:	f240 21df 	movw	r1, #735	; 0x2df
 8005010:	4840      	ldr	r0, [pc, #256]	; (8005114 <HAL_ADC_Start+0x118>)
 8005012:	f7fd fbcf 	bl	80027b4 <assert_failed>
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
 8005016:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005018:	f033 5340 	bics.w	r3, r3, #805306368	; 0x30000000
 800501c:	d173      	bne.n	8005106 <HAL_ADC_Start+0x10a>
  __HAL_LOCK(hadc);
 800501e:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8005022:	2b01      	cmp	r3, #1
 8005024:	d06c      	beq.n	8005100 <HAL_ADC_Start+0x104>
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8005026:	6822      	ldr	r2, [r4, #0]
  __HAL_LOCK(hadc);
 8005028:	2101      	movs	r1, #1
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800502a:	6893      	ldr	r3, [r2, #8]
  __HAL_LOCK(hadc);
 800502c:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8005030:	07d9      	lsls	r1, r3, #31
 8005032:	d414      	bmi.n	800505e <HAL_ADC_Start+0x62>
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8005034:	4b38      	ldr	r3, [pc, #224]	; (8005118 <HAL_ADC_Start+0x11c>)
 8005036:	4839      	ldr	r0, [pc, #228]	; (800511c <HAL_ADC_Start+0x120>)
 8005038:	681b      	ldr	r3, [r3, #0]
    __HAL_ADC_ENABLE(hadc);
 800503a:	6891      	ldr	r1, [r2, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 800503c:	fba0 0303 	umull	r0, r3, r0, r3
    __HAL_ADC_ENABLE(hadc);
 8005040:	f041 0101 	orr.w	r1, r1, #1
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8005044:	0c9b      	lsrs	r3, r3, #18
    __HAL_ADC_ENABLE(hadc);
 8005046:	6091      	str	r1, [r2, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8005048:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800504c:	9301      	str	r3, [sp, #4]
    while(counter != 0)
 800504e:	9b01      	ldr	r3, [sp, #4]
 8005050:	b12b      	cbz	r3, 800505e <HAL_ADC_Start+0x62>
      counter--;
 8005052:	9b01      	ldr	r3, [sp, #4]
 8005054:	3b01      	subs	r3, #1
 8005056:	9301      	str	r3, [sp, #4]
    while(counter != 0)
 8005058:	9b01      	ldr	r3, [sp, #4]
 800505a:	2b00      	cmp	r3, #0
 800505c:	d1f9      	bne.n	8005052 <HAL_ADC_Start+0x56>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800505e:	6893      	ldr	r3, [r2, #8]
 8005060:	07db      	lsls	r3, r3, #31
 8005062:	d524      	bpl.n	80050ae <HAL_ADC_Start+0xb2>
    ADC_STATE_CLR_SET(hadc->State,
 8005064:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8005066:	4b2e      	ldr	r3, [pc, #184]	; (8005120 <HAL_ADC_Start+0x124>)
 8005068:	400b      	ands	r3, r1
 800506a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800506e:	6423      	str	r3, [r4, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005070:	6853      	ldr	r3, [r2, #4]
 8005072:	0558      	lsls	r0, r3, #21
 8005074:	d505      	bpl.n	8005082 <HAL_ADC_Start+0x86>
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8005076:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005078:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800507c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005080:	6423      	str	r3, [r4, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005082:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005084:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
 8005088:	d026      	beq.n	80050d8 <HAL_ADC_Start+0xdc>
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800508a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800508c:	f023 0306 	bic.w	r3, r3, #6
 8005090:	6463      	str	r3, [r4, #68]	; 0x44
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8005092:	f06f 0122 	mvn.w	r1, #34	; 0x22
    __HAL_UNLOCK(hadc);
 8005096:	2000      	movs	r0, #0
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8005098:	4b22      	ldr	r3, [pc, #136]	; (8005124 <HAL_ADC_Start+0x128>)
    __HAL_UNLOCK(hadc);
 800509a:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800509e:	6011      	str	r1, [r2, #0]
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 80050a0:	6859      	ldr	r1, [r3, #4]
 80050a2:	06c9      	lsls	r1, r1, #27
 80050a4:	d106      	bne.n	80050b4 <HAL_ADC_Start+0xb8>
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80050a6:	6890      	ldr	r0, [r2, #8]
 80050a8:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 80050ac:	d016      	beq.n	80050dc <HAL_ADC_Start+0xe0>
  return HAL_OK;
 80050ae:	2000      	movs	r0, #0
}
 80050b0:	b002      	add	sp, #8
 80050b2:	bd10      	pop	{r4, pc}
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80050b4:	491c      	ldr	r1, [pc, #112]	; (8005128 <HAL_ADC_Start+0x12c>)
 80050b6:	428a      	cmp	r2, r1
 80050b8:	d016      	beq.n	80050e8 <HAL_ADC_Start+0xec>
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 80050ba:	685b      	ldr	r3, [r3, #4]
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80050bc:	06db      	lsls	r3, r3, #27
 80050be:	d4f6      	bmi.n	80050ae <HAL_ADC_Start+0xb2>
 80050c0:	491a      	ldr	r1, [pc, #104]	; (800512c <HAL_ADC_Start+0x130>)
 80050c2:	428a      	cmp	r2, r1
 80050c4:	d1f3      	bne.n	80050ae <HAL_ADC_Start+0xb2>
 80050c6:	6888      	ldr	r0, [r1, #8]
 80050c8:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 80050cc:	d1ef      	bne.n	80050ae <HAL_ADC_Start+0xb2>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80050ce:	688b      	ldr	r3, [r1, #8]
 80050d0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80050d4:	608b      	str	r3, [r1, #8]
 80050d6:	e7eb      	b.n	80050b0 <HAL_ADC_Start+0xb4>
      ADC_CLEAR_ERRORCODE(hadc);
 80050d8:	6463      	str	r3, [r4, #68]	; 0x44
 80050da:	e7da      	b.n	8005092 <HAL_ADC_Start+0x96>
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80050dc:	6893      	ldr	r3, [r2, #8]
 80050de:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80050e2:	6093      	str	r3, [r2, #8]
}
 80050e4:	b002      	add	sp, #8
 80050e6:	bd10      	pop	{r4, pc}
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80050e8:	6893      	ldr	r3, [r2, #8]
 80050ea:	f013 5f40 	tst.w	r3, #805306368	; 0x30000000
 80050ee:	d103      	bne.n	80050f8 <HAL_ADC_Start+0xfc>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80050f0:	6893      	ldr	r3, [r2, #8]
 80050f2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80050f6:	6093      	str	r3, [r2, #8]
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 80050f8:	4b0a      	ldr	r3, [pc, #40]	; (8005124 <HAL_ADC_Start+0x128>)
  return HAL_OK;
 80050fa:	2000      	movs	r0, #0
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 80050fc:	685b      	ldr	r3, [r3, #4]
 80050fe:	e7d7      	b.n	80050b0 <HAL_ADC_Start+0xb4>
  __HAL_LOCK(hadc);
 8005100:	2002      	movs	r0, #2
}
 8005102:	b002      	add	sp, #8
 8005104:	bd10      	pop	{r4, pc}
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
 8005106:	f44f 7138 	mov.w	r1, #736	; 0x2e0
 800510a:	4802      	ldr	r0, [pc, #8]	; (8005114 <HAL_ADC_Start+0x118>)
 800510c:	f7fd fb52 	bl	80027b4 <assert_failed>
 8005110:	e785      	b.n	800501e <HAL_ADC_Start+0x22>
 8005112:	bf00      	nop
 8005114:	08024784 	.word	0x08024784
 8005118:	200002d0 	.word	0x200002d0
 800511c:	431bde83 	.word	0x431bde83
 8005120:	fffff8fe 	.word	0xfffff8fe
 8005124:	40012300 	.word	0x40012300
 8005128:	40012000 	.word	0x40012000
 800512c:	40012200 	.word	0x40012200

08005130 <HAL_ADC_ConvCpltCallback>:
 8005130:	4770      	bx	lr
 8005132:	bf00      	nop

08005134 <HAL_ADC_LevelOutOfWindowCallback>:
 8005134:	4770      	bx	lr
 8005136:	bf00      	nop

08005138 <HAL_ADC_ErrorCallback>:
 8005138:	4770      	bx	lr
 800513a:	bf00      	nop

0800513c <HAL_ADC_IRQHandler>:
{
 800513c:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 800513e:	6983      	ldr	r3, [r0, #24]
{
 8005140:	4604      	mov	r4, r0
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8005142:	2b01      	cmp	r3, #1
 8005144:	d904      	bls.n	8005150 <HAL_ADC_IRQHandler+0x14>
 8005146:	f240 41a6 	movw	r1, #1190	; 0x4a6
 800514a:	4856      	ldr	r0, [pc, #344]	; (80052a4 <HAL_ADC_IRQHandler+0x168>)
 800514c:	f7fd fb32 	bl	80027b4 <assert_failed>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 8005150:	69e3      	ldr	r3, [r4, #28]
 8005152:	3b01      	subs	r3, #1
 8005154:	2b0f      	cmp	r3, #15
 8005156:	f200 808f 	bhi.w	8005278 <HAL_ADC_IRQHandler+0x13c>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 800515a:	6963      	ldr	r3, [r4, #20]
 800515c:	2b02      	cmp	r3, #2
 800515e:	f200 8085 	bhi.w	800526c <HAL_ADC_IRQHandler+0x130>
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8005162:	6823      	ldr	r3, [r4, #0]
 8005164:	681a      	ldr	r2, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8005166:	6859      	ldr	r1, [r3, #4]
  if(tmp1 && tmp2)
 8005168:	0790      	lsls	r0, r2, #30
 800516a:	d513      	bpl.n	8005194 <HAL_ADC_IRQHandler+0x58>
 800516c:	068a      	lsls	r2, r1, #26
 800516e:	d511      	bpl.n	8005194 <HAL_ADC_IRQHandler+0x58>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005170:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8005172:	06d5      	lsls	r5, r2, #27
 8005174:	d403      	bmi.n	800517e <HAL_ADC_IRQHandler+0x42>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8005176:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8005178:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800517c:	6422      	str	r2, [r4, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800517e:	689a      	ldr	r2, [r3, #8]
 8005180:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 8005184:	d058      	beq.n	8005238 <HAL_ADC_IRQHandler+0xfc>
    HAL_ADC_ConvCpltCallback(hadc);
 8005186:	4620      	mov	r0, r4
 8005188:	f7ff ffd2 	bl	8005130 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800518c:	6823      	ldr	r3, [r4, #0]
 800518e:	f06f 0212 	mvn.w	r2, #18
 8005192:	601a      	str	r2, [r3, #0]
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8005194:	681a      	ldr	r2, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8005196:	6859      	ldr	r1, [r3, #4]
  if(tmp1 && tmp2)
 8005198:	0752      	lsls	r2, r2, #29
 800519a:	d513      	bpl.n	80051c4 <HAL_ADC_IRQHandler+0x88>
 800519c:	060d      	lsls	r5, r1, #24
 800519e:	d511      	bpl.n	80051c4 <HAL_ADC_IRQHandler+0x88>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80051a0:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80051a2:	06d0      	lsls	r0, r2, #27
 80051a4:	d403      	bmi.n	80051ae <HAL_ADC_IRQHandler+0x72>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80051a6:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80051a8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80051ac:	6422      	str	r2, [r4, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80051ae:	689a      	ldr	r2, [r3, #8]
 80051b0:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 80051b4:	d022      	beq.n	80051fc <HAL_ADC_IRQHandler+0xc0>
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80051b6:	4620      	mov	r0, r4
 80051b8:	f000 f960 	bl	800547c <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80051bc:	6823      	ldr	r3, [r4, #0]
 80051be:	f06f 020c 	mvn.w	r2, #12
 80051c2:	601a      	str	r2, [r3, #0]
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 80051c4:	6819      	ldr	r1, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 80051c6:	685a      	ldr	r2, [r3, #4]
  if(tmp1 && tmp2)
 80051c8:	0650      	lsls	r0, r2, #25
 80051ca:	d504      	bpl.n	80051d6 <HAL_ADC_IRQHandler+0x9a>
 80051cc:	07ca      	lsls	r2, r1, #31
 80051ce:	d502      	bpl.n	80051d6 <HAL_ADC_IRQHandler+0x9a>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80051d0:	681a      	ldr	r2, [r3, #0]
 80051d2:	07d5      	lsls	r5, r2, #31
 80051d4:	d456      	bmi.n	8005284 <HAL_ADC_IRQHandler+0x148>
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 80051d6:	681a      	ldr	r2, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 80051d8:	6859      	ldr	r1, [r3, #4]
  if(tmp1 && tmp2)
 80051da:	0690      	lsls	r0, r2, #26
 80051dc:	d50d      	bpl.n	80051fa <HAL_ADC_IRQHandler+0xbe>
 80051de:	014a      	lsls	r2, r1, #5
 80051e0:	d50b      	bpl.n	80051fa <HAL_ADC_IRQHandler+0xbe>
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80051e2:	6c62      	ldr	r2, [r4, #68]	; 0x44
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80051e4:	f06f 0520 	mvn.w	r5, #32
      HAL_ADC_ErrorCallback(hadc);
 80051e8:	4620      	mov	r0, r4
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80051ea:	f042 0202 	orr.w	r2, r2, #2
 80051ee:	6462      	str	r2, [r4, #68]	; 0x44
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80051f0:	601d      	str	r5, [r3, #0]
      HAL_ADC_ErrorCallback(hadc);
 80051f2:	f7ff ffa1 	bl	8005138 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80051f6:	6823      	ldr	r3, [r4, #0]
 80051f8:	601d      	str	r5, [r3, #0]
}
 80051fa:	bd38      	pop	{r3, r4, r5, pc}
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 80051fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80051fe:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 8005202:	d14b      	bne.n	800529c <HAL_ADC_IRQHandler+0x160>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8005204:	685a      	ldr	r2, [r3, #4]
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8005206:	0552      	lsls	r2, r2, #21
 8005208:	d4d5      	bmi.n	80051b6 <HAL_ADC_IRQHandler+0x7a>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 800520a:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800520c:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 8005210:	d1d1      	bne.n	80051b6 <HAL_ADC_IRQHandler+0x7a>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8005212:	69a2      	ldr	r2, [r4, #24]
 8005214:	2a00      	cmp	r2, #0
 8005216:	d1ce      	bne.n	80051b6 <HAL_ADC_IRQHandler+0x7a>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8005218:	685a      	ldr	r2, [r3, #4]
 800521a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800521e:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8005220:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005222:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005226:	6423      	str	r3, [r4, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8005228:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800522a:	05dd      	lsls	r5, r3, #23
 800522c:	d4c3      	bmi.n	80051b6 <HAL_ADC_IRQHandler+0x7a>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800522e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005230:	f043 0301 	orr.w	r3, r3, #1
 8005234:	6423      	str	r3, [r4, #64]	; 0x40
 8005236:	e7be      	b.n	80051b6 <HAL_ADC_IRQHandler+0x7a>
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005238:	69a2      	ldr	r2, [r4, #24]
 800523a:	2a00      	cmp	r2, #0
 800523c:	d1a3      	bne.n	8005186 <HAL_ADC_IRQHandler+0x4a>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800523e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005240:	f412 0f70 	tst.w	r2, #15728640	; 0xf00000
 8005244:	d002      	beq.n	800524c <HAL_ADC_IRQHandler+0x110>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8005246:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8005248:	0550      	lsls	r0, r2, #21
 800524a:	d49c      	bmi.n	8005186 <HAL_ADC_IRQHandler+0x4a>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800524c:	685a      	ldr	r2, [r3, #4]
 800524e:	f022 0220 	bic.w	r2, r2, #32
 8005252:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005254:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005256:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800525a:	6423      	str	r3, [r4, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800525c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800525e:	04d9      	lsls	r1, r3, #19
 8005260:	d491      	bmi.n	8005186 <HAL_ADC_IRQHandler+0x4a>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005262:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005264:	f043 0301 	orr.w	r3, r3, #1
 8005268:	6423      	str	r3, [r4, #64]	; 0x40
 800526a:	e78c      	b.n	8005186 <HAL_ADC_IRQHandler+0x4a>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 800526c:	f44f 6195 	mov.w	r1, #1192	; 0x4a8
 8005270:	480c      	ldr	r0, [pc, #48]	; (80052a4 <HAL_ADC_IRQHandler+0x168>)
 8005272:	f7fd fa9f 	bl	80027b4 <assert_failed>
 8005276:	e774      	b.n	8005162 <HAL_ADC_IRQHandler+0x26>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 8005278:	f240 41a7 	movw	r1, #1191	; 0x4a7
 800527c:	4809      	ldr	r0, [pc, #36]	; (80052a4 <HAL_ADC_IRQHandler+0x168>)
 800527e:	f7fd fa99 	bl	80027b4 <assert_failed>
 8005282:	e76a      	b.n	800515a <HAL_ADC_IRQHandler+0x1e>
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8005284:	6c23      	ldr	r3, [r4, #64]	; 0x40
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8005286:	4620      	mov	r0, r4
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8005288:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800528c:	6423      	str	r3, [r4, #64]	; 0x40
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800528e:	f7ff ff51 	bl	8005134 <HAL_ADC_LevelOutOfWindowCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8005292:	6823      	ldr	r3, [r4, #0]
 8005294:	f06f 0201 	mvn.w	r2, #1
 8005298:	601a      	str	r2, [r3, #0]
 800529a:	e79c      	b.n	80051d6 <HAL_ADC_IRQHandler+0x9a>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800529c:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 800529e:	0551      	lsls	r1, r2, #21
 80052a0:	d489      	bmi.n	80051b6 <HAL_ADC_IRQHandler+0x7a>
 80052a2:	e7af      	b.n	8005204 <HAL_ADC_IRQHandler+0xc8>
 80052a4:	08024784 	.word	0x08024784

080052a8 <HAL_ADC_ConfigChannel>:
{
 80052a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80052aa:	460d      	mov	r5, r1
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 80052ac:	4a6e      	ldr	r2, [pc, #440]	; (8005468 <HAL_ADC_ConfigChannel+0x1c0>)
{
 80052ae:	b083      	sub	sp, #12
  __IO uint32_t counter = 0;
 80052b0:	2100      	movs	r1, #0
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 80052b2:	682b      	ldr	r3, [r5, #0]
{
 80052b4:	4604      	mov	r4, r0
  __IO uint32_t counter = 0;
 80052b6:	9101      	str	r1, [sp, #4]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 80052b8:	4293      	cmp	r3, r2
 80052ba:	bf18      	it	ne
 80052bc:	2b12      	cmpne	r3, #18
 80052be:	d902      	bls.n	80052c6 <HAL_ADC_ConfigChannel+0x1e>
 80052c0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80052c4:	d143      	bne.n	800534e <HAL_ADC_ConfigChannel+0xa6>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 80052c6:	686b      	ldr	r3, [r5, #4]
 80052c8:	3b01      	subs	r3, #1
 80052ca:	2b0f      	cmp	r3, #15
 80052cc:	d848      	bhi.n	8005360 <HAL_ADC_ConfigChannel+0xb8>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 80052ce:	68ab      	ldr	r3, [r5, #8]
 80052d0:	2b07      	cmp	r3, #7
 80052d2:	d84d      	bhi.n	8005370 <HAL_ADC_ConfigChannel+0xc8>
  __HAL_LOCK(hadc);
 80052d4:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 80052d8:	2b01      	cmp	r3, #1
 80052da:	d052      	beq.n	8005382 <HAL_ADC_ConfigChannel+0xda>
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 80052dc:	682f      	ldr	r7, [r5, #0]
  __HAL_LOCK(hadc);
 80052de:	2201      	movs	r2, #1
 80052e0:	6823      	ldr	r3, [r4, #0]
 80052e2:	fa1f fc87 	uxth.w	ip, r7
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 80052e6:	2f09      	cmp	r7, #9
  __HAL_LOCK(hadc);
 80052e8:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
 80052ec:	eb0c 064c 	add.w	r6, ip, ip, lsl #1
 80052f0:	68aa      	ldr	r2, [r5, #8]
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 80052f2:	d949      	bls.n	8005388 <HAL_ADC_ConfigChannel+0xe0>
 80052f4:	f1b7 4f00 	cmp.w	r7, #2147483648	; 0x80000000
 80052f8:	d046      	beq.n	8005388 <HAL_ADC_ConfigChannel+0xe0>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80052fa:	3e1e      	subs	r6, #30
 80052fc:	2007      	movs	r0, #7
 80052fe:	68d9      	ldr	r1, [r3, #12]
 8005300:	40b0      	lsls	r0, r6
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005302:	f8df e164 	ldr.w	lr, [pc, #356]	; 8005468 <HAL_ADC_ConfigChannel+0x1c0>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005306:	ea21 0100 	bic.w	r1, r1, r0
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800530a:	4577      	cmp	r7, lr
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800530c:	60d9      	str	r1, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800530e:	f000 809c 	beq.w	800544a <HAL_ADC_ConfigChannel+0x1a2>
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005312:	fa02 f606 	lsl.w	r6, r2, r6
 8005316:	68da      	ldr	r2, [r3, #12]
 8005318:	4316      	orrs	r6, r2
 800531a:	60de      	str	r6, [r3, #12]
  if (sConfig->Rank < 7)
 800531c:	6869      	ldr	r1, [r5, #4]
 800531e:	2906      	cmp	r1, #6
 8005320:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 8005324:	d841      	bhi.n	80053aa <HAL_ADC_ConfigChannel+0x102>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005326:	3a05      	subs	r2, #5
 8005328:	201f      	movs	r0, #31
 800532a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800532c:	4090      	lsls	r0, r2
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800532e:	fa0c f202 	lsl.w	r2, ip, r2
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005332:	ea21 0100 	bic.w	r1, r1, r0
 8005336:	6359      	str	r1, [r3, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005338:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800533a:	430a      	orrs	r2, r1
 800533c:	635a      	str	r2, [r3, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 800533e:	4a4b      	ldr	r2, [pc, #300]	; (800546c <HAL_ADC_ConfigChannel+0x1c4>)
 8005340:	4293      	cmp	r3, r2
 8005342:	d044      	beq.n	80053ce <HAL_ADC_ConfigChannel+0x126>
  __HAL_UNLOCK(hadc);
 8005344:	2000      	movs	r0, #0
 8005346:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 800534a:	b003      	add	sp, #12
 800534c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 800534e:	f240 615d 	movw	r1, #1629	; 0x65d
 8005352:	4847      	ldr	r0, [pc, #284]	; (8005470 <HAL_ADC_ConfigChannel+0x1c8>)
 8005354:	f7fd fa2e 	bl	80027b4 <assert_failed>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 8005358:	686b      	ldr	r3, [r5, #4]
 800535a:	3b01      	subs	r3, #1
 800535c:	2b0f      	cmp	r3, #15
 800535e:	d9b6      	bls.n	80052ce <HAL_ADC_ConfigChannel+0x26>
 8005360:	f240 615e 	movw	r1, #1630	; 0x65e
 8005364:	4842      	ldr	r0, [pc, #264]	; (8005470 <HAL_ADC_ConfigChannel+0x1c8>)
 8005366:	f7fd fa25 	bl	80027b4 <assert_failed>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 800536a:	68ab      	ldr	r3, [r5, #8]
 800536c:	2b07      	cmp	r3, #7
 800536e:	d9b1      	bls.n	80052d4 <HAL_ADC_ConfigChannel+0x2c>
 8005370:	f240 615f 	movw	r1, #1631	; 0x65f
 8005374:	483e      	ldr	r0, [pc, #248]	; (8005470 <HAL_ADC_ConfigChannel+0x1c8>)
 8005376:	f7fd fa1d 	bl	80027b4 <assert_failed>
  __HAL_LOCK(hadc);
 800537a:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800537e:	2b01      	cmp	r3, #1
 8005380:	d1ac      	bne.n	80052dc <HAL_ADC_ConfigChannel+0x34>
 8005382:	2002      	movs	r0, #2
}
 8005384:	b003      	add	sp, #12
 8005386:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005388:	2007      	movs	r0, #7
 800538a:	6919      	ldr	r1, [r3, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800538c:	40b2      	lsls	r2, r6
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800538e:	fa00 f606 	lsl.w	r6, r0, r6
 8005392:	ea21 0606 	bic.w	r6, r1, r6
  if (sConfig->Rank < 7)
 8005396:	6869      	ldr	r1, [r5, #4]
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005398:	611e      	str	r6, [r3, #16]
  if (sConfig->Rank < 7)
 800539a:	2906      	cmp	r1, #6
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800539c:	691e      	ldr	r6, [r3, #16]
 800539e:	ea46 0602 	orr.w	r6, r6, r2
 80053a2:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 80053a6:	611e      	str	r6, [r3, #16]
  if (sConfig->Rank < 7)
 80053a8:	d9bd      	bls.n	8005326 <HAL_ADC_ConfigChannel+0x7e>
  else if (sConfig->Rank < 13)
 80053aa:	290c      	cmp	r1, #12
 80053ac:	d838      	bhi.n	8005420 <HAL_ADC_ConfigChannel+0x178>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80053ae:	f1a2 0023 	sub.w	r0, r2, #35	; 0x23
 80053b2:	251f      	movs	r5, #31
 80053b4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80053b6:	4085      	lsls	r5, r0
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80053b8:	fa0c f200 	lsl.w	r2, ip, r0
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80053bc:	ea21 0105 	bic.w	r1, r1, r5
 80053c0:	6319      	str	r1, [r3, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80053c2:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80053c4:	4310      	orrs	r0, r2
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 80053c6:	4a29      	ldr	r2, [pc, #164]	; (800546c <HAL_ADC_ConfigChannel+0x1c4>)
 80053c8:	4293      	cmp	r3, r2
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80053ca:	6318      	str	r0, [r3, #48]	; 0x30
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 80053cc:	d1ba      	bne.n	8005344 <HAL_ADC_ConfigChannel+0x9c>
 80053ce:	f1b7 4f00 	cmp.w	r7, #2147483648	; 0x80000000
 80053d2:	d033      	beq.n	800543c <HAL_ADC_ConfigChannel+0x194>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80053d4:	2f12      	cmp	r7, #18
 80053d6:	d03d      	beq.n	8005454 <HAL_ADC_ConfigChannel+0x1ac>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80053d8:	4b23      	ldr	r3, [pc, #140]	; (8005468 <HAL_ADC_ConfigChannel+0x1c0>)
 80053da:	429f      	cmp	r7, r3
 80053dc:	d140      	bne.n	8005460 <HAL_ADC_ConfigChannel+0x1b8>
    ADC->CCR |= ADC_CCR_TSVREFE;
 80053de:	4a25      	ldr	r2, [pc, #148]	; (8005474 <HAL_ADC_ConfigChannel+0x1cc>)
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80053e0:	4921      	ldr	r1, [pc, #132]	; (8005468 <HAL_ADC_ConfigChannel+0x1c0>)
    ADC->CCR |= ADC_CCR_TSVREFE;
 80053e2:	6853      	ldr	r3, [r2, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80053e4:	428f      	cmp	r7, r1
    ADC->CCR |= ADC_CCR_TSVREFE;
 80053e6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80053ea:	6053      	str	r3, [r2, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80053ec:	d1aa      	bne.n	8005344 <HAL_ADC_ConfigChannel+0x9c>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80053ee:	f102 7246 	add.w	r2, r2, #51904512	; 0x3180000
 80053f2:	4b21      	ldr	r3, [pc, #132]	; (8005478 <HAL_ADC_ConfigChannel+0x1d0>)
 80053f4:	f502 322e 	add.w	r2, r2, #178176	; 0x2b800
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f202 3283 	addw	r2, r2, #899	; 0x383
 80053fe:	fba2 2303 	umull	r2, r3, r2, r3
 8005402:	0c9b      	lsrs	r3, r3, #18
 8005404:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005408:	005b      	lsls	r3, r3, #1
 800540a:	9301      	str	r3, [sp, #4]
      while(counter != 0)
 800540c:	9b01      	ldr	r3, [sp, #4]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d098      	beq.n	8005344 <HAL_ADC_ConfigChannel+0x9c>
        counter--;
 8005412:	9b01      	ldr	r3, [sp, #4]
 8005414:	3b01      	subs	r3, #1
 8005416:	9301      	str	r3, [sp, #4]
      while(counter != 0)
 8005418:	9b01      	ldr	r3, [sp, #4]
 800541a:	2b00      	cmp	r3, #0
 800541c:	d1f9      	bne.n	8005412 <HAL_ADC_ConfigChannel+0x16a>
 800541e:	e791      	b.n	8005344 <HAL_ADC_ConfigChannel+0x9c>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005420:	f1a2 0141 	sub.w	r1, r2, #65	; 0x41
 8005424:	251f      	movs	r5, #31
 8005426:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8005428:	408d      	lsls	r5, r1
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800542a:	fa0c f201 	lsl.w	r2, ip, r1
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800542e:	ea20 0005 	bic.w	r0, r0, r5
 8005432:	62d8      	str	r0, [r3, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005434:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005436:	430a      	orrs	r2, r1
 8005438:	62da      	str	r2, [r3, #44]	; 0x2c
 800543a:	e780      	b.n	800533e <HAL_ADC_ConfigChannel+0x96>
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 800543c:	f8d2 3304 	ldr.w	r3, [r2, #772]	; 0x304
 8005440:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8005444:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
 8005448:	e77c      	b.n	8005344 <HAL_ADC_ConfigChannel+0x9c>
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 800544a:	68de      	ldr	r6, [r3, #12]
 800544c:	ea46 6602 	orr.w	r6, r6, r2, lsl #24
 8005450:	60de      	str	r6, [r3, #12]
 8005452:	e763      	b.n	800531c <HAL_ADC_ConfigChannel+0x74>
    ADC->CCR |= ADC_CCR_VBATE;
 8005454:	4a07      	ldr	r2, [pc, #28]	; (8005474 <HAL_ADC_ConfigChannel+0x1cc>)
 8005456:	6853      	ldr	r3, [r2, #4]
 8005458:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800545c:	6053      	str	r3, [r2, #4]
 800545e:	e771      	b.n	8005344 <HAL_ADC_ConfigChannel+0x9c>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005460:	2f11      	cmp	r7, #17
 8005462:	d0bc      	beq.n	80053de <HAL_ADC_ConfigChannel+0x136>
 8005464:	e76e      	b.n	8005344 <HAL_ADC_ConfigChannel+0x9c>
 8005466:	bf00      	nop
 8005468:	10000012 	.word	0x10000012
 800546c:	40012000 	.word	0x40012000
 8005470:	08024784 	.word	0x08024784
 8005474:	40012300 	.word	0x40012300
 8005478:	200002d0 	.word	0x200002d0

0800547c <HAL_ADCEx_InjectedConvCpltCallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 800547c:	4770      	bx	lr
 800547e:	bf00      	nop

08005480 <HAL_ADCEx_MultiModeConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
  /* Check the parameters */
  assert_param(IS_ADC_MODE(multimode->Mode));
 8005480:	680a      	ldr	r2, [r1, #0]
 8005482:	2a19      	cmp	r2, #25
{
 8005484:	b570      	push	{r4, r5, r6, lr}
 8005486:	460c      	mov	r4, r1
 8005488:	4605      	mov	r5, r0
  assert_param(IS_ADC_MODE(multimode->Mode));
 800548a:	d93e      	bls.n	800550a <HAL_ADCEx_MultiModeConfigChannel+0x8a>
 800548c:	f240 3193 	movw	r1, #915	; 0x393
 8005490:	4829      	ldr	r0, [pc, #164]	; (8005538 <HAL_ADCEx_MultiModeConfigChannel+0xb8>)
 8005492:	f7fd f98f 	bl	80027b4 <assert_failed>
  assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
 8005496:	6863      	ldr	r3, [r4, #4]
 8005498:	f433 4340 	bics.w	r3, r3, #49152	; 0xc000
 800549c:	d13d      	bne.n	800551a <HAL_ADCEx_MultiModeConfigChannel+0x9a>
  assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
 800549e:	68a3      	ldr	r3, [r4, #8]
 80054a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80054a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80054a8:	bf18      	it	ne
 80054aa:	2b00      	cmpne	r3, #0
 80054ac:	bf14      	ite	ne
 80054ae:	2201      	movne	r2, #1
 80054b0:	2200      	moveq	r2, #0
 80054b2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80054b6:	bf0c      	ite	eq
 80054b8:	2200      	moveq	r2, #0
 80054ba:	f002 0201 	andne.w	r2, r2, #1
 80054be:	b112      	cbz	r2, 80054c6 <HAL_ADCEx_MultiModeConfigChannel+0x46>
 80054c0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80054c4:	d131      	bne.n	800552a <HAL_ADCEx_MultiModeConfigChannel+0xaa>
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80054c6:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 80054ca:	2b01      	cmp	r3, #1
 80054cc:	d02b      	beq.n	8005526 <HAL_ADCEx_MultiModeConfigChannel+0xa6>
  
  /* Set ADC mode */
  ADC->CCR &= ~(ADC_CCR_MULTI);
 80054ce:	4b1b      	ldr	r3, [pc, #108]	; (800553c <HAL_ADCEx_MultiModeConfigChannel+0xbc>)
  /* Set delay between two sampling phases */
  ADC->CCR &= ~(ADC_CCR_DELAY);
  ADC->CCR |= multimode->TwoSamplingDelay;
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80054d0:	2100      	movs	r1, #0
  ADC->CCR &= ~(ADC_CCR_MULTI);
 80054d2:	685a      	ldr	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 80054d4:	4608      	mov	r0, r1
  ADC->CCR &= ~(ADC_CCR_MULTI);
 80054d6:	f022 021f 	bic.w	r2, r2, #31
 80054da:	605a      	str	r2, [r3, #4]
  ADC->CCR |= multimode->Mode;
 80054dc:	685a      	ldr	r2, [r3, #4]
 80054de:	6826      	ldr	r6, [r4, #0]
 80054e0:	4332      	orrs	r2, r6
 80054e2:	605a      	str	r2, [r3, #4]
  ADC->CCR &= ~(ADC_CCR_DMA);
 80054e4:	685a      	ldr	r2, [r3, #4]
 80054e6:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 80054ea:	605a      	str	r2, [r3, #4]
  ADC->CCR |= multimode->DMAAccessMode;
 80054ec:	685a      	ldr	r2, [r3, #4]
 80054ee:	6866      	ldr	r6, [r4, #4]
 80054f0:	4332      	orrs	r2, r6
 80054f2:	605a      	str	r2, [r3, #4]
  ADC->CCR &= ~(ADC_CCR_DELAY);
 80054f4:	685a      	ldr	r2, [r3, #4]
 80054f6:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 80054fa:	605a      	str	r2, [r3, #4]
  ADC->CCR |= multimode->TwoSamplingDelay;
 80054fc:	68a4      	ldr	r4, [r4, #8]
 80054fe:	685a      	ldr	r2, [r3, #4]
 8005500:	4322      	orrs	r2, r4
 8005502:	605a      	str	r2, [r3, #4]
  __HAL_UNLOCK(hadc);
 8005504:	f885 103c 	strb.w	r1, [r5, #60]	; 0x3c
}
 8005508:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_ADC_MODE(multimode->Mode));
 800550a:	4b0d      	ldr	r3, [pc, #52]	; (8005540 <HAL_ADCEx_MultiModeConfigChannel+0xc0>)
 800550c:	40d3      	lsrs	r3, r2
 800550e:	07db      	lsls	r3, r3, #31
 8005510:	d5bc      	bpl.n	800548c <HAL_ADCEx_MultiModeConfigChannel+0xc>
  assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
 8005512:	6863      	ldr	r3, [r4, #4]
 8005514:	f433 4340 	bics.w	r3, r3, #49152	; 0xc000
 8005518:	d0c1      	beq.n	800549e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800551a:	f44f 7165 	mov.w	r1, #916	; 0x394
 800551e:	4806      	ldr	r0, [pc, #24]	; (8005538 <HAL_ADCEx_MultiModeConfigChannel+0xb8>)
 8005520:	f7fd f948 	bl	80027b4 <assert_failed>
 8005524:	e7bb      	b.n	800549e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
  __HAL_LOCK(hadc);
 8005526:	2002      	movs	r0, #2
}
 8005528:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
 800552a:	f240 3195 	movw	r1, #917	; 0x395
 800552e:	4802      	ldr	r0, [pc, #8]	; (8005538 <HAL_ADCEx_MultiModeConfigChannel+0xb8>)
 8005530:	f7fd f940 	bl	80027b4 <assert_failed>
 8005534:	e7c7      	b.n	80054c6 <HAL_ADCEx_MultiModeConfigChannel+0x46>
 8005536:	bf00      	nop
 8005538:	080247bc 	.word	0x080247bc
 800553c:	40012300 	.word	0x40012300
 8005540:	02e602e7 	.word	0x02e602e7

08005544 <HAL_NVIC_SetPriorityGrouping>:
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8005544:	1ec3      	subs	r3, r0, #3
 8005546:	2b04      	cmp	r3, #4
{
 8005548:	b510      	push	{r4, lr}
 800554a:	4604      	mov	r4, r0
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 800554c:	d903      	bls.n	8005556 <HAL_NVIC_SetPriorityGrouping+0x12>
 800554e:	2192      	movs	r1, #146	; 0x92
 8005550:	4807      	ldr	r0, [pc, #28]	; (8005570 <HAL_NVIC_SetPriorityGrouping+0x2c>)
 8005552:	f7fd f92f 	bl	80027b4 <assert_failed>
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005556:	4907      	ldr	r1, [pc, #28]	; (8005574 <HAL_NVIC_SetPriorityGrouping+0x30>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005558:	f64f 00ff 	movw	r0, #63743	; 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800555c:	0224      	lsls	r4, r4, #8
 800555e:	4b06      	ldr	r3, [pc, #24]	; (8005578 <HAL_NVIC_SetPriorityGrouping+0x34>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005560:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005562:	f404 64e0 	and.w	r4, r4, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005566:	4002      	ands	r2, r0
 8005568:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800556a:	431c      	orrs	r4, r3
  SCB->AIRCR =  reg_value;
 800556c:	60cc      	str	r4, [r1, #12]
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800556e:	bd10      	pop	{r4, pc}
 8005570:	080247f8 	.word	0x080247f8
 8005574:	e000ed00 	.word	0xe000ed00
 8005578:	05fa0000 	.word	0x05fa0000

0800557c <HAL_NVIC_SetPriority>:
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
  uint32_t prioritygroup = 0x00;
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 800557c:	2a0f      	cmp	r2, #15
{ 
 800557e:	b570      	push	{r4, r5, r6, lr}
 8005580:	4616      	mov	r6, r2
 8005582:	4605      	mov	r5, r0
 8005584:	460c      	mov	r4, r1
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8005586:	d832      	bhi.n	80055ee <HAL_NVIC_SetPriority+0x72>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8005588:	2c0f      	cmp	r4, #15
 800558a:	d82b      	bhi.n	80055e4 <HAL_NVIC_SetPriority+0x68>
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800558c:	4b1a      	ldr	r3, [pc, #104]	; (80055f8 <HAL_NVIC_SetPriority+0x7c>)
 800558e:	68db      	ldr	r3, [r3, #12]
 8005590:	f3c3 2302 	ubfx	r3, r3, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005594:	f1c3 0107 	rsb	r1, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005598:	1d1a      	adds	r2, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800559a:	2904      	cmp	r1, #4
 800559c:	bf28      	it	cs
 800559e:	2104      	movcs	r1, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80055a0:	2a06      	cmp	r2, #6
 80055a2:	d917      	bls.n	80055d4 <HAL_NVIC_SetPriority+0x58>
 80055a4:	3b03      	subs	r3, #3
 80055a6:	f04f 32ff 	mov.w	r2, #4294967295
 80055aa:	409a      	lsls	r2, r3
 80055ac:	ea26 0602 	bic.w	r6, r6, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80055b0:	f04f 32ff 	mov.w	r2, #4294967295
  if ((int32_t)(IRQn) >= 0)
 80055b4:	2d00      	cmp	r5, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80055b6:	fa02 f201 	lsl.w	r2, r2, r1
 80055ba:	ea24 0202 	bic.w	r2, r4, r2
 80055be:	fa02 f203 	lsl.w	r2, r2, r3
 80055c2:	ea42 0206 	orr.w	r2, r2, r6
 80055c6:	ea4f 1202 	mov.w	r2, r2, lsl #4
 80055ca:	b2d2      	uxtb	r2, r2
  if ((int32_t)(IRQn) >= 0)
 80055cc:	db05      	blt.n	80055da <HAL_NVIC_SetPriority+0x5e>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80055ce:	4b0b      	ldr	r3, [pc, #44]	; (80055fc <HAL_NVIC_SetPriority+0x80>)
 80055d0:	555a      	strb	r2, [r3, r5]
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80055d2:	bd70      	pop	{r4, r5, r6, pc}
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80055d4:	2600      	movs	r6, #0
 80055d6:	4633      	mov	r3, r6
 80055d8:	e7ea      	b.n	80055b0 <HAL_NVIC_SetPriority+0x34>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80055da:	f005 050f 	and.w	r5, r5, #15
 80055de:	4b08      	ldr	r3, [pc, #32]	; (8005600 <HAL_NVIC_SetPriority+0x84>)
 80055e0:	555a      	strb	r2, [r3, r5]
 80055e2:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80055e4:	21ab      	movs	r1, #171	; 0xab
 80055e6:	4807      	ldr	r0, [pc, #28]	; (8005604 <HAL_NVIC_SetPriority+0x88>)
 80055e8:	f7fd f8e4 	bl	80027b4 <assert_failed>
 80055ec:	e7ce      	b.n	800558c <HAL_NVIC_SetPriority+0x10>
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80055ee:	21aa      	movs	r1, #170	; 0xaa
 80055f0:	4804      	ldr	r0, [pc, #16]	; (8005604 <HAL_NVIC_SetPriority+0x88>)
 80055f2:	f7fd f8df 	bl	80027b4 <assert_failed>
 80055f6:	e7c7      	b.n	8005588 <HAL_NVIC_SetPriority+0xc>
 80055f8:	e000ed00 	.word	0xe000ed00
 80055fc:	e000e400 	.word	0xe000e400
 8005600:	e000ed14 	.word	0xe000ed14
 8005604:	080247f8 	.word	0x080247f8

08005608 <HAL_NVIC_EnableIRQ>:
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8005608:	2800      	cmp	r0, #0
 800560a:	db08      	blt.n	800561e <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800560c:	f000 011f 	and.w	r1, r0, #31
 8005610:	2301      	movs	r3, #1
 8005612:	0940      	lsrs	r0, r0, #5
 8005614:	4a04      	ldr	r2, [pc, #16]	; (8005628 <HAL_NVIC_EnableIRQ+0x20>)
 8005616:	408b      	lsls	r3, r1
 8005618:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 800561c:	4770      	bx	lr
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 800561e:	21be      	movs	r1, #190	; 0xbe
 8005620:	4802      	ldr	r0, [pc, #8]	; (800562c <HAL_NVIC_EnableIRQ+0x24>)
 8005622:	f7fd b8c7 	b.w	80027b4 <assert_failed>
 8005626:	bf00      	nop
 8005628:	e000e100 	.word	0xe000e100
 800562c:	080247f8 	.word	0x080247f8

08005630 <HAL_CRC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8005630:	2800      	cmp	r0, #0
 8005632:	d077      	beq.n	8005724 <HAL_CRC_Init+0xf4>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));
 8005634:	4b3c      	ldr	r3, [pc, #240]	; (8005728 <HAL_CRC_Init+0xf8>)
 8005636:	6802      	ldr	r2, [r0, #0]
 8005638:	429a      	cmp	r2, r3
{
 800563a:	b510      	push	{r4, lr}
 800563c:	4604      	mov	r4, r0
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));
 800563e:	d003      	beq.n	8005648 <HAL_CRC_Init+0x18>
 8005640:	2170      	movs	r1, #112	; 0x70
 8005642:	483a      	ldr	r0, [pc, #232]	; (800572c <HAL_CRC_Init+0xfc>)
 8005644:	f7fd f8b6 	bl	80027b4 <assert_failed>

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8005648:	7f63      	ldrb	r3, [r4, #29]
 800564a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800564e:	2b00      	cmp	r3, #0
 8005650:	d045      	beq.n	80056de <HAL_CRC_Init+0xae>

  hcrc->State = HAL_CRC_STATE_BUSY;

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
 8005652:	7923      	ldrb	r3, [r4, #4]
  hcrc->State = HAL_CRC_STATE_BUSY;
 8005654:	2202      	movs	r2, #2
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
 8005656:	2b01      	cmp	r3, #1
  hcrc->State = HAL_CRC_STATE_BUSY;
 8005658:	7762      	strb	r2, [r4, #29]
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
 800565a:	d830      	bhi.n	80056be <HAL_CRC_Init+0x8e>
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 800565c:	2b00      	cmp	r3, #0
 800565e:	d135      	bne.n	80056cc <HAL_CRC_Init+0x9c>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8005660:	6823      	ldr	r3, [r4, #0]
 8005662:	4a33      	ldr	r2, [pc, #204]	; (8005730 <HAL_CRC_Init+0x100>)
 8005664:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8005666:	689a      	ldr	r2, [r3, #8]
 8005668:	f022 0218 	bic.w	r2, r2, #24
 800566c:	609a      	str	r2, [r3, #8]
    }
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
 800566e:	7962      	ldrb	r2, [r4, #5]
 8005670:	2a01      	cmp	r2, #1
 8005672:	d904      	bls.n	800567e <HAL_CRC_Init+0x4e>
 8005674:	2190      	movs	r1, #144	; 0x90
 8005676:	482d      	ldr	r0, [pc, #180]	; (800572c <HAL_CRC_Init+0xfc>)
 8005678:	f7fd f89c 	bl	80027b4 <assert_failed>
 800567c:	7962      	ldrb	r2, [r4, #5]
 800567e:	6823      	ldr	r3, [r4, #0]
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8005680:	2a00      	cmp	r2, #0
 8005682:	d136      	bne.n	80056f2 <HAL_CRC_Init+0xc2>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8005684:	f04f 32ff 	mov.w	r2, #4294967295
 8005688:	611a      	str	r2, [r3, #16]
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
 800568a:	6962      	ldr	r2, [r4, #20]
 800568c:	f032 0160 	bics.w	r1, r2, #96	; 0x60
 8005690:	d135      	bne.n	80056fe <HAL_CRC_Init+0xce>
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8005692:	6899      	ldr	r1, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
 8005694:	69a0      	ldr	r0, [r4, #24]
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8005696:	f021 0160 	bic.w	r1, r1, #96	; 0x60
 800569a:	4311      	orrs	r1, r2
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
 800569c:	f030 0280 	bics.w	r2, r0, #128	; 0x80
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 80056a0:	6099      	str	r1, [r3, #8]
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
 80056a2:	d138      	bne.n	8005716 <HAL_CRC_Init+0xe6>
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 80056a4:	689a      	ldr	r2, [r3, #8]

  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));
 80056a6:	6a21      	ldr	r1, [r4, #32]
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 80056a8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));
 80056ac:	3901      	subs	r1, #1
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 80056ae:	4302      	orrs	r2, r0
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));
 80056b0:	2902      	cmp	r1, #2
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 80056b2:	609a      	str	r2, [r3, #8]
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));
 80056b4:	d82a      	bhi.n	800570c <HAL_CRC_Init+0xdc>

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80056b6:	2301      	movs	r3, #1

  /* Return function status */
  return HAL_OK;
 80056b8:	2000      	movs	r0, #0
  hcrc->State = HAL_CRC_STATE_READY;
 80056ba:	7763      	strb	r3, [r4, #29]
}
 80056bc:	bd10      	pop	{r4, pc}
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
 80056be:	217e      	movs	r1, #126	; 0x7e
 80056c0:	481a      	ldr	r0, [pc, #104]	; (800572c <HAL_CRC_Init+0xfc>)
 80056c2:	f7fd f877 	bl	80027b4 <assert_failed>
 80056c6:	7923      	ldrb	r3, [r4, #4]
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d0c9      	beq.n	8005660 <HAL_CRC_Init+0x30>
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 80056cc:	68e2      	ldr	r2, [r4, #12]
 80056ce:	4620      	mov	r0, r4
 80056d0:	68a1      	ldr	r1, [r4, #8]
 80056d2:	f000 f82f 	bl	8005734 <HAL_CRCEx_Polynomial_Set>
 80056d6:	2800      	cmp	r0, #0
 80056d8:	d0c9      	beq.n	800566e <HAL_CRC_Init+0x3e>
    return HAL_ERROR;
 80056da:	2001      	movs	r0, #1
}
 80056dc:	bd10      	pop	{r4, pc}
    hcrc->Lock = HAL_UNLOCKED;
 80056de:	7722      	strb	r2, [r4, #28]
    HAL_CRC_MspInit(hcrc);
 80056e0:	4620      	mov	r0, r4
 80056e2:	f7fd ff25 	bl	8003530 <HAL_CRC_MspInit>
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
 80056e6:	7923      	ldrb	r3, [r4, #4]
  hcrc->State = HAL_CRC_STATE_BUSY;
 80056e8:	2202      	movs	r2, #2
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
 80056ea:	2b01      	cmp	r3, #1
  hcrc->State = HAL_CRC_STATE_BUSY;
 80056ec:	7762      	strb	r2, [r4, #29]
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
 80056ee:	d9b5      	bls.n	800565c <HAL_CRC_Init+0x2c>
 80056f0:	e7e5      	b.n	80056be <HAL_CRC_Init+0x8e>
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 80056f2:	6922      	ldr	r2, [r4, #16]
 80056f4:	611a      	str	r2, [r3, #16]
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
 80056f6:	6962      	ldr	r2, [r4, #20]
 80056f8:	f032 0160 	bics.w	r1, r2, #96	; 0x60
 80056fc:	d0c9      	beq.n	8005692 <HAL_CRC_Init+0x62>
 80056fe:	219c      	movs	r1, #156	; 0x9c
 8005700:	480a      	ldr	r0, [pc, #40]	; (800572c <HAL_CRC_Init+0xfc>)
 8005702:	f7fd f857 	bl	80027b4 <assert_failed>
 8005706:	6823      	ldr	r3, [r4, #0]
 8005708:	6962      	ldr	r2, [r4, #20]
 800570a:	e7c2      	b.n	8005692 <HAL_CRC_Init+0x62>
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));
 800570c:	21a5      	movs	r1, #165	; 0xa5
 800570e:	4807      	ldr	r0, [pc, #28]	; (800572c <HAL_CRC_Init+0xfc>)
 8005710:	f7fd f850 	bl	80027b4 <assert_failed>
 8005714:	e7cf      	b.n	80056b6 <HAL_CRC_Init+0x86>
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
 8005716:	4805      	ldr	r0, [pc, #20]	; (800572c <HAL_CRC_Init+0xfc>)
 8005718:	21a0      	movs	r1, #160	; 0xa0
 800571a:	f7fd f84b 	bl	80027b4 <assert_failed>
 800571e:	6823      	ldr	r3, [r4, #0]
 8005720:	69a0      	ldr	r0, [r4, #24]
 8005722:	e7bf      	b.n	80056a4 <HAL_CRC_Init+0x74>
    return HAL_ERROR;
 8005724:	2001      	movs	r0, #1
}
 8005726:	4770      	bx	lr
 8005728:	40023000 	.word	0x40023000
 800572c:	08024834 	.word	0x08024834
 8005730:	04c11db7 	.word	0x04c11db7

08005734 <HAL_CRCEx_Polynomial_Set>:
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));
 8005734:	f032 0318 	bics.w	r3, r2, #24
{
 8005738:	b530      	push	{r4, r5, lr}
 800573a:	4605      	mov	r5, r0
 800573c:	b083      	sub	sp, #12
 800573e:	460c      	mov	r4, r1
  assert_param(IS_CRC_POL_LENGTH(PolyLength));
 8005740:	d005      	beq.n	800574e <HAL_CRCEx_Polynomial_Set+0x1a>
 8005742:	215f      	movs	r1, #95	; 0x5f
 8005744:	481a      	ldr	r0, [pc, #104]	; (80057b0 <HAL_CRCEx_Polynomial_Set+0x7c>)
 8005746:	9201      	str	r2, [sp, #4]
 8005748:	f7fd f834 	bl	80027b4 <assert_failed>
 800574c:	9a01      	ldr	r2, [sp, #4]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 800574e:	231e      	movs	r3, #30
 8005750:	e002      	b.n	8005758 <HAL_CRCEx_Polynomial_Set+0x24>
 8005752:	f113 33ff 	adds.w	r3, r3, #4294967295
 8005756:	d320      	bcc.n	800579a <HAL_CRCEx_Polynomial_Set+0x66>
 8005758:	fa24 f103 	lsr.w	r1, r4, r3
 800575c:	07c9      	lsls	r1, r1, #31
 800575e:	d5f8      	bpl.n	8005752 <HAL_CRCEx_Polynomial_Set+0x1e>
  {
  }

  switch (PolyLength)
 8005760:	2a18      	cmp	r2, #24
 8005762:	d81c      	bhi.n	800579e <HAL_CRCEx_Polynomial_Set+0x6a>
 8005764:	e8df f002 	tbb	[pc, r2]
 8005768:	1b1b1b0f 	.word	0x1b1b1b0f
 800576c:	1b1b1b1b 	.word	0x1b1b1b1b
 8005770:	1b1b1b21 	.word	0x1b1b1b21
 8005774:	1b1b1b1b 	.word	0x1b1b1b1b
 8005778:	1b1b1b0d 	.word	0x1b1b1b0d
 800577c:	1b1b1b1b 	.word	0x1b1b1b1b
 8005780:	1e          	.byte	0x1e
 8005781:	00          	.byte	0x00
      {
        status =   HAL_ERROR;
      }
      break;
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 8005782:	2b07      	cmp	r3, #7
 8005784:	d80b      	bhi.n	800579e <HAL_CRCEx_Polynomial_Set+0x6a>
      break;
  }
  if (status == HAL_OK)
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8005786:	6829      	ldr	r1, [r5, #0]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8005788:	2000      	movs	r0, #0
    WRITE_REG(hcrc->Instance->POL, Pol);
 800578a:	614c      	str	r4, [r1, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 800578c:	688b      	ldr	r3, [r1, #8]
 800578e:	f023 0318 	bic.w	r3, r3, #24
 8005792:	431a      	orrs	r2, r3
 8005794:	608a      	str	r2, [r1, #8]
  }
  /* Return function status */
  return status;
}
 8005796:	b003      	add	sp, #12
 8005798:	bd30      	pop	{r4, r5, pc}
  switch (PolyLength)
 800579a:	2a00      	cmp	r2, #0
 800579c:	d0f3      	beq.n	8005786 <HAL_CRCEx_Polynomial_Set+0x52>
      status =  HAL_ERROR;
 800579e:	2001      	movs	r0, #1
}
 80057a0:	b003      	add	sp, #12
 80057a2:	bd30      	pop	{r4, r5, pc}
      if (msb >= HAL_CRC_LENGTH_7B)
 80057a4:	2b06      	cmp	r3, #6
 80057a6:	d9ee      	bls.n	8005786 <HAL_CRCEx_Polynomial_Set+0x52>
 80057a8:	e7f9      	b.n	800579e <HAL_CRCEx_Polynomial_Set+0x6a>
      if (msb >= HAL_CRC_LENGTH_16B)
 80057aa:	2b0f      	cmp	r3, #15
 80057ac:	d9eb      	bls.n	8005786 <HAL_CRCEx_Polynomial_Set+0x52>
 80057ae:	e7f6      	b.n	800579e <HAL_CRCEx_Polynomial_Set+0x6a>
 80057b0:	0802486c 	.word	0x0802486c

080057b4 <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
  /* Check DAC handle */
  if(hdac == NULL)
 80057b4:	b1d8      	cbz	r0, 80057ee <HAL_DAC_Init+0x3a>
  {
     return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
 80057b6:	4b0f      	ldr	r3, [pc, #60]	; (80057f4 <HAL_DAC_Init+0x40>)
 80057b8:	6802      	ldr	r2, [r0, #0]
 80057ba:	429a      	cmp	r2, r3
{ 
 80057bc:	b510      	push	{r4, lr}
 80057be:	4604      	mov	r4, r0
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
 80057c0:	d004      	beq.n	80057cc <HAL_DAC_Init+0x18>
 80057c2:	f240 1113 	movw	r1, #275	; 0x113
 80057c6:	480c      	ldr	r0, [pc, #48]	; (80057f8 <HAL_DAC_Init+0x44>)
 80057c8:	f7fc fff4 	bl	80027b4 <assert_failed>
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 80057cc:	7923      	ldrb	r3, [r4, #4]
 80057ce:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80057d2:	b13b      	cbz	r3, 80057e4 <HAL_DAC_Init+0x30>
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80057d4:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 80057d6:	2102      	movs	r1, #2
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80057d8:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 80057da:	7121      	strb	r1, [r4, #4]
  
  /* Return function status */
  return HAL_OK;
 80057dc:	4618      	mov	r0, r3
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80057de:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 80057e0:	7122      	strb	r2, [r4, #4]
}
 80057e2:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED; 
 80057e4:	7162      	strb	r2, [r4, #5]
    HAL_DAC_MspInit(hdac);
 80057e6:	4620      	mov	r0, r4
 80057e8:	f7fd feb8 	bl	800355c <HAL_DAC_MspInit>
 80057ec:	e7f2      	b.n	80057d4 <HAL_DAC_Init+0x20>
     return HAL_ERROR;
 80057ee:	2001      	movs	r0, #1
}
 80057f0:	4770      	bx	lr
 80057f2:	bf00      	nop
 80057f4:	40007400 	.word	0x40007400
 80057f8:	080248a8 	.word	0x080248a8

080057fc <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_L: 12bit left data alignment selected
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t* pData, uint32_t Length, uint32_t Alignment)
{
 80057fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005800:	4699      	mov	r9, r3
  uint32_t tmpreg = 0;
    
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
 8005802:	f031 0310 	bics.w	r3, r1, #16
{
 8005806:	460f      	mov	r7, r1
 8005808:	4604      	mov	r4, r0
 800580a:	4690      	mov	r8, r2
 800580c:	9e08      	ldr	r6, [sp, #32]
  assert_param(IS_DAC_CHANNEL(Channel));
 800580e:	d156      	bne.n	80058be <HAL_DAC_Start_DMA+0xc2>
  assert_param(IS_DAC_ALIGN(Alignment));
 8005810:	f036 0304 	bics.w	r3, r6, #4
 8005814:	d001      	beq.n	800581a <HAL_DAC_Start_DMA+0x1e>
 8005816:	2e08      	cmp	r6, #8
 8005818:	d146      	bne.n	80058a8 <HAL_DAC_Start_DMA+0xac>
  
  /* Process locked */
  __HAL_LOCK(hdac);
 800581a:	7962      	ldrb	r2, [r4, #5]
 800581c:	2a01      	cmp	r2, #1
 800581e:	d04b      	beq.n	80058b8 <HAL_DAC_Start_DMA+0xbc>
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005820:	2302      	movs	r3, #2
  __HAL_LOCK(hdac);
 8005822:	2201      	movs	r2, #1
 8005824:	6825      	ldr	r5, [r4, #0]
  hdac->State = HAL_DAC_STATE_BUSY;
 8005826:	7123      	strb	r3, [r4, #4]
  __HAL_LOCK(hdac);
 8005828:	7162      	strb	r2, [r4, #5]

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;

    /* Enable the selected DAC channel1 DMA request */
    hdac->Instance->CR |= DAC_CR_DMAEN1;
 800582a:	682b      	ldr	r3, [r5, #0]
  if(Channel == DAC_CHANNEL_1)
 800582c:	b9cf      	cbnz	r7, 8005862 <HAL_DAC_Start_DMA+0x66>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 800582e:	68a0      	ldr	r0, [r4, #8]
    hdac->Instance->CR |= DAC_CR_DMAEN1;
 8005830:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8005834:	4a2e      	ldr	r2, [pc, #184]	; (80058f0 <HAL_DAC_Start_DMA+0xf4>)
    
    /* Case of use of channel 1 */
    switch(Alignment)
 8005836:	2e04      	cmp	r6, #4
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8005838:	492e      	ldr	r1, [pc, #184]	; (80058f4 <HAL_DAC_Start_DMA+0xf8>)
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 800583a:	63c2      	str	r2, [r0, #60]	; 0x3c
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 800583c:	4a2e      	ldr	r2, [pc, #184]	; (80058f8 <HAL_DAC_Start_DMA+0xfc>)
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 800583e:	6401      	str	r1, [r0, #64]	; 0x40
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8005840:	64c2      	str	r2, [r0, #76]	; 0x4c
    hdac->Instance->CR |= DAC_CR_DMAEN1;
 8005842:	602b      	str	r3, [r5, #0]
    switch(Alignment)
 8005844:	d050      	beq.n	80058e8 <HAL_DAC_Start_DMA+0xec>
 8005846:	2e08      	cmp	r6, #8
 8005848:	d04b      	beq.n	80058e2 <HAL_DAC_Start_DMA+0xe6>
 800584a:	2e00      	cmp	r6, #0
 800584c:	d03d      	beq.n	80058ca <HAL_DAC_Start_DMA+0xce>
        break;
    }
  }
  
  /* Enable the DMA Stream */
  if(Channel == DAC_CHANNEL_1)
 800584e:	2200      	movs	r2, #0
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8005850:	682e      	ldr	r6, [r5, #0]
    
    /* Enable the DMA Stream */
    HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8005852:	464b      	mov	r3, r9
 8005854:	4641      	mov	r1, r8
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8005856:	f446 5600 	orr.w	r6, r6, #8192	; 0x2000
 800585a:	602e      	str	r6, [r5, #0]
    HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 800585c:	f000 fb26 	bl	8005eac <HAL_DMA_Start_IT>
 8005860:	e017      	b.n	8005892 <HAL_DAC_Start_DMA+0x96>
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8005862:	68e0      	ldr	r0, [r4, #12]
    hdac->Instance->CR |= DAC_CR_DMAEN2;
 8005864:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8005868:	4a24      	ldr	r2, [pc, #144]	; (80058fc <HAL_DAC_Start_DMA+0x100>)
    switch(Alignment)
 800586a:	2e04      	cmp	r6, #4
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 800586c:	4924      	ldr	r1, [pc, #144]	; (8005900 <HAL_DAC_Start_DMA+0x104>)
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 800586e:	63c2      	str	r2, [r0, #60]	; 0x3c
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8005870:	4a24      	ldr	r2, [pc, #144]	; (8005904 <HAL_DAC_Start_DMA+0x108>)
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8005872:	6401      	str	r1, [r0, #64]	; 0x40
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8005874:	64c2      	str	r2, [r0, #76]	; 0x4c
    hdac->Instance->CR |= DAC_CR_DMAEN2;
 8005876:	602b      	str	r3, [r5, #0]
    switch(Alignment)
 8005878:	d030      	beq.n	80058dc <HAL_DAC_Start_DMA+0xe0>
 800587a:	2e08      	cmp	r6, #8
 800587c:	d02b      	beq.n	80058d6 <HAL_DAC_Start_DMA+0xda>
 800587e:	b33e      	cbz	r6, 80058d0 <HAL_DAC_Start_DMA+0xd4>
  if(Channel == DAC_CHANNEL_1)
 8005880:	2200      	movs	r2, #0
  } 
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8005882:	682e      	ldr	r6, [r5, #0]
    
    /* Enable the DMA Stream */
    HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8005884:	464b      	mov	r3, r9
 8005886:	4641      	mov	r1, r8
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8005888:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
 800588c:	602e      	str	r6, [r5, #0]
    HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 800588e:	f000 fb0d 	bl	8005eac <HAL_DMA_Start_IT>
  }
  
  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8005892:	6822      	ldr	r2, [r4, #0]
 8005894:	2101      	movs	r1, #1
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8005896:	2300      	movs	r3, #0
  __HAL_DAC_ENABLE(hdac, Channel);
 8005898:	6815      	ldr	r5, [r2, #0]
 800589a:	40b9      	lsls	r1, r7
  
  /* Return function status */
  return HAL_OK;
 800589c:	4618      	mov	r0, r3
  __HAL_DAC_ENABLE(hdac, Channel);
 800589e:	4329      	orrs	r1, r5
 80058a0:	6011      	str	r1, [r2, #0]
  __HAL_UNLOCK(hdac);
 80058a2:	7163      	strb	r3, [r4, #5]
}
 80058a4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  assert_param(IS_DAC_ALIGN(Alignment));
 80058a8:	f240 210e 	movw	r1, #526	; 0x20e
 80058ac:	4816      	ldr	r0, [pc, #88]	; (8005908 <HAL_DAC_Start_DMA+0x10c>)
 80058ae:	f7fc ff81 	bl	80027b4 <assert_failed>
  __HAL_LOCK(hdac);
 80058b2:	7962      	ldrb	r2, [r4, #5]
 80058b4:	2a01      	cmp	r2, #1
 80058b6:	d1b3      	bne.n	8005820 <HAL_DAC_Start_DMA+0x24>
 80058b8:	2002      	movs	r0, #2
}
 80058ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  assert_param(IS_DAC_CHANNEL(Channel));
 80058be:	f240 210d 	movw	r1, #525	; 0x20d
 80058c2:	4811      	ldr	r0, [pc, #68]	; (8005908 <HAL_DAC_Start_DMA+0x10c>)
 80058c4:	f7fc ff76 	bl	80027b4 <assert_failed>
 80058c8:	e7a2      	b.n	8005810 <HAL_DAC_Start_DMA+0x14>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80058ca:	f105 0208 	add.w	r2, r5, #8
        break;
 80058ce:	e7bf      	b.n	8005850 <HAL_DAC_Start_DMA+0x54>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 80058d0:	f105 0214 	add.w	r2, r5, #20
        break;
 80058d4:	e7d5      	b.n	8005882 <HAL_DAC_Start_DMA+0x86>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 80058d6:	f105 021c 	add.w	r2, r5, #28
        break;
 80058da:	e7d2      	b.n	8005882 <HAL_DAC_Start_DMA+0x86>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 80058dc:	f105 0218 	add.w	r2, r5, #24
        break;
 80058e0:	e7cf      	b.n	8005882 <HAL_DAC_Start_DMA+0x86>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80058e2:	f105 0210 	add.w	r2, r5, #16
        break;
 80058e6:	e7b3      	b.n	8005850 <HAL_DAC_Start_DMA+0x54>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80058e8:	f105 020c 	add.w	r2, r5, #12
        break;
 80058ec:	e7b0      	b.n	8005850 <HAL_DAC_Start_DMA+0x54>
 80058ee:	bf00      	nop
 80058f0:	08005981 	.word	0x08005981
 80058f4:	08005995 	.word	0x08005995
 80058f8:	080059a5 	.word	0x080059a5
 80058fc:	08005aed 	.word	0x08005aed
 8005900:	08005afd 	.word	0x08005afd
 8005904:	08005b09 	.word	0x08005b09
 8005908:	080248a8 	.word	0x080248a8

0800590c <HAL_DAC_Stop_DMA>:
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
 800590c:	f031 0310 	bics.w	r3, r1, #16
{
 8005910:	b570      	push	{r4, r5, r6, lr}
 8005912:	460c      	mov	r4, r1
 8005914:	4605      	mov	r5, r0
  assert_param(IS_DAC_CHANNEL(Channel));
 8005916:	d116      	bne.n	8005946 <HAL_DAC_Stop_DMA+0x3a>
  
  /* Disable the selected DAC channel DMA request */
   hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << Channel);
 8005918:	6803      	ldr	r3, [r0, #0]
 800591a:	f44f 5680 	mov.w	r6, #4096	; 0x1000
    
  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 800591e:	2201      	movs	r2, #1
   hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << Channel);
 8005920:	6818      	ldr	r0, [r3, #0]
 8005922:	408e      	lsls	r6, r1
  __HAL_DAC_DISABLE(hdac, Channel);
 8005924:	fa02 f101 	lsl.w	r1, r2, r1
   hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << Channel);
 8005928:	ea20 0006 	bic.w	r0, r0, r6
 800592c:	6018      	str	r0, [r3, #0]
  __HAL_DAC_DISABLE(hdac, Channel);
 800592e:	681a      	ldr	r2, [r3, #0]
 8005930:	ea22 0201 	bic.w	r2, r2, r1
 8005934:	601a      	str	r2, [r3, #0]
  
  /* Disable the DMA Channel */
  /* Channel1 is used */
  if(Channel == DAC_CHANNEL_1)
 8005936:	b9cc      	cbnz	r4, 800596c <HAL_DAC_Stop_DMA+0x60>
  { 
    status = HAL_DMA_Abort(hdac->DMA_Handle1);
 8005938:	68a8      	ldr	r0, [r5, #8]
 800593a:	f000 fb11 	bl	8005f60 <HAL_DMA_Abort>
  { 
    status = HAL_DMA_Abort(hdac->DMA_Handle2); 
  }

  /* Check if DMA Channel effectively disabled */
  if(status != HAL_OK)
 800593e:	b9d0      	cbnz	r0, 8005976 <HAL_DAC_Stop_DMA+0x6a>
    hdac->State = HAL_DAC_STATE_ERROR;      
  }
  else
  {
    /* Change DAC state */
    hdac->State = HAL_DAC_STATE_READY;
 8005940:	2301      	movs	r3, #1
 8005942:	712b      	strb	r3, [r5, #4]
  }

  /* Return function status */
  return status;
}
 8005944:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_DAC_CHANNEL(Channel));
 8005946:	f44f 7121 	mov.w	r1, #644	; 0x284
 800594a:	480c      	ldr	r0, [pc, #48]	; (800597c <HAL_DAC_Stop_DMA+0x70>)
 800594c:	f7fc ff32 	bl	80027b4 <assert_failed>
   hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << Channel);
 8005950:	682b      	ldr	r3, [r5, #0]
 8005952:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  __HAL_DAC_DISABLE(hdac, Channel);
 8005956:	2201      	movs	r2, #1
   hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << Channel);
 8005958:	6819      	ldr	r1, [r3, #0]
 800595a:	40a0      	lsls	r0, r4
  __HAL_DAC_DISABLE(hdac, Channel);
 800595c:	40a2      	lsls	r2, r4
   hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << Channel);
 800595e:	ea21 0100 	bic.w	r1, r1, r0
 8005962:	6019      	str	r1, [r3, #0]
  __HAL_DAC_DISABLE(hdac, Channel);
 8005964:	681c      	ldr	r4, [r3, #0]
 8005966:	ea24 0402 	bic.w	r4, r4, r2
 800596a:	601c      	str	r4, [r3, #0]
    status = HAL_DMA_Abort(hdac->DMA_Handle2); 
 800596c:	68e8      	ldr	r0, [r5, #12]
 800596e:	f000 faf7 	bl	8005f60 <HAL_DMA_Abort>
  if(status != HAL_OK)
 8005972:	2800      	cmp	r0, #0
 8005974:	d0e4      	beq.n	8005940 <HAL_DAC_Stop_DMA+0x34>
    hdac->State = HAL_DAC_STATE_ERROR;      
 8005976:	2304      	movs	r3, #4
 8005978:	712b      	strb	r3, [r5, #4]
}
 800597a:	bd70      	pop	{r4, r5, r6, pc}
 800597c:	080248a8 	.word	0x080248a8

08005980 <DAC_DMAConvCpltCh1>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)   
{
 8005980:	b510      	push	{r4, lr}
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005982:	6b84      	ldr	r4, [r0, #56]	; 0x38
  
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac); 
 8005984:	4620      	mov	r0, r4
 8005986:	f7fb fe77 	bl	8001678 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  
  hdac->State= HAL_DAC_STATE_READY;
 800598a:	2301      	movs	r3, #1
 800598c:	7123      	strb	r3, [r4, #4]
}
 800598e:	bd10      	pop	{r4, pc}

08005990 <HAL_DAC_ConvHalfCpltCallbackCh1>:
 8005990:	4770      	bx	lr
 8005992:	bf00      	nop

08005994 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)   
{
 8005994:	b508      	push	{r3, lr}
    DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
    /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
    HAL_DAC_ConvHalfCpltCallbackCh1(hdac); 
 8005996:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8005998:	f7ff fffa 	bl	8005990 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800599c:	bd08      	pop	{r3, pc}
 800599e:	bf00      	nop

080059a0 <HAL_DAC_ErrorCallbackCh1>:
 80059a0:	4770      	bx	lr
 80059a2:	bf00      	nop

080059a4 <DAC_DMAErrorCh1>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)   
{
 80059a4:	b510      	push	{r4, lr}
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80059a6:	6b84      	ldr	r4, [r0, #56]	; 0x38
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80059a8:	6923      	ldr	r3, [r4, #16]
    
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac); 
 80059aa:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80059ac:	f043 0304 	orr.w	r3, r3, #4
 80059b0:	6123      	str	r3, [r4, #16]
  HAL_DAC_ErrorCallbackCh1(hdac); 
 80059b2:	f7ff fff5 	bl	80059a0 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    
  hdac->State= HAL_DAC_STATE_READY;
 80059b6:	2301      	movs	r3, #1
 80059b8:	7123      	strb	r3, [r4, #4]
}
 80059ba:	bd10      	pop	{r4, pc}

080059bc <HAL_DAC_DMAUnderrunCallbackCh1>:
 80059bc:	4770      	bx	lr
 80059be:	bf00      	nop

080059c0 <HAL_DAC_IRQHandler>:
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 80059c0:	6803      	ldr	r3, [r0, #0]
 80059c2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80059c4:	0491      	lsls	r1, r2, #18
{
 80059c6:	b510      	push	{r4, lr}
 80059c8:	4604      	mov	r4, r0
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 80059ca:	d415      	bmi.n	80059f8 <HAL_DAC_IRQHandler+0x38>
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 80059cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80059ce:	0092      	lsls	r2, r2, #2
 80059d0:	d400      	bmi.n	80059d4 <HAL_DAC_IRQHandler+0x14>
}
 80059d2:	bd10      	pop	{r4, pc}
    hdac->State = HAL_DAC_STATE_ERROR;
 80059d4:	2204      	movs	r2, #4
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR2);
 80059d6:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
    HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 80059da:	4620      	mov	r0, r4
    hdac->State = HAL_DAC_STATE_ERROR;
 80059dc:	7122      	strb	r2, [r4, #4]
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH2;
 80059de:	6922      	ldr	r2, [r4, #16]
 80059e0:	f042 0202 	orr.w	r2, r2, #2
 80059e4:	6122      	str	r2, [r4, #16]
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR2);
 80059e6:	6359      	str	r1, [r3, #52]	; 0x34
    hdac->Instance->CR &= ~DAC_CR_DMAEN2;
 80059e8:	681a      	ldr	r2, [r3, #0]
 80059ea:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
}
 80059ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    hdac->Instance->CR &= ~DAC_CR_DMAEN2;
 80059f2:	601a      	str	r2, [r3, #0]
    HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 80059f4:	f000 b878 	b.w	8005ae8 <HAL_DACEx_DMAUnderrunCallbackCh2>
    hdac->State = HAL_DAC_STATE_ERROR;
 80059f8:	2204      	movs	r2, #4
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR1);
 80059fa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
    hdac->State = HAL_DAC_STATE_ERROR;
 80059fe:	7102      	strb	r2, [r0, #4]
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH1;
 8005a00:	6902      	ldr	r2, [r0, #16]
 8005a02:	f042 0201 	orr.w	r2, r2, #1
 8005a06:	6102      	str	r2, [r0, #16]
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR1);
 8005a08:	6359      	str	r1, [r3, #52]	; 0x34
    hdac->Instance->CR &= ~DAC_CR_DMAEN1;
 8005a0a:	681a      	ldr	r2, [r3, #0]
 8005a0c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005a10:	601a      	str	r2, [r3, #0]
    HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8005a12:	f7ff ffd3 	bl	80059bc <HAL_DAC_DMAUnderrunCallbackCh1>
 8005a16:	6823      	ldr	r3, [r4, #0]
 8005a18:	e7d8      	b.n	80059cc <HAL_DAC_IRQHandler+0xc>
 8005a1a:	bf00      	nop

08005a1c <HAL_DAC_ConfigChannel>:
{
 8005a1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a1e:	460e      	mov	r6, r1
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
 8005a20:	6809      	ldr	r1, [r1, #0]
{
 8005a22:	4604      	mov	r4, r0
 8005a24:	4615      	mov	r5, r2
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
 8005a26:	f031 0304 	bics.w	r3, r1, #4
 8005a2a:	f021 0008 	bic.w	r0, r1, #8
 8005a2e:	f021 0210 	bic.w	r2, r1, #16
 8005a32:	bf14      	ite	ne
 8005a34:	2301      	movne	r3, #1
 8005a36:	2300      	moveq	r3, #0
 8005a38:	2824      	cmp	r0, #36	; 0x24
 8005a3a:	bf0c      	ite	eq
 8005a3c:	2300      	moveq	r3, #0
 8005a3e:	f003 0301 	andne.w	r3, r3, #1
 8005a42:	293c      	cmp	r1, #60	; 0x3c
 8005a44:	bf0c      	ite	eq
 8005a46:	2300      	moveq	r3, #0
 8005a48:	f003 0301 	andne.w	r3, r3, #1
 8005a4c:	2a0c      	cmp	r2, #12
 8005a4e:	bf0c      	ite	eq
 8005a50:	2300      	moveq	r3, #0
 8005a52:	f003 0301 	andne.w	r3, r3, #1
 8005a56:	b11b      	cbz	r3, 8005a60 <HAL_DAC_ConfigChannel+0x44>
 8005a58:	f021 0120 	bic.w	r1, r1, #32
 8005a5c:	2914      	cmp	r1, #20
 8005a5e:	d135      	bne.n	8005acc <HAL_DAC_ConfigChannel+0xb0>
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
 8005a60:	6873      	ldr	r3, [r6, #4]
 8005a62:	f033 0302 	bics.w	r3, r3, #2
 8005a66:	d12b      	bne.n	8005ac0 <HAL_DAC_ConfigChannel+0xa4>
  assert_param(IS_DAC_CHANNEL(Channel));
 8005a68:	f035 0310 	bics.w	r3, r5, #16
 8005a6c:	d11e      	bne.n	8005aac <HAL_DAC_ConfigChannel+0x90>
  __HAL_LOCK(hdac);
 8005a6e:	7963      	ldrb	r3, [r4, #5]
 8005a70:	2b01      	cmp	r3, #1
 8005a72:	d023      	beq.n	8005abc <HAL_DAC_ConfigChannel+0xa0>
  tmpreg1 = hdac->Instance->CR;
 8005a74:	6821      	ldr	r1, [r4, #0]
  hdac->State = HAL_DAC_STATE_BUSY;
 8005a76:	2702      	movs	r7, #2
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8005a78:	f640 70fe 	movw	r0, #4094	; 0xffe
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8005a7c:	e9d6 3200 	ldrd	r3, r2, [r6]
  hdac->State = HAL_DAC_STATE_BUSY;
 8005a80:	7127      	strb	r7, [r4, #4]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8005a82:	fa00 f605 	lsl.w	r6, r0, r5
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8005a86:	4313      	orrs	r3, r2
  tmpreg1 = hdac->Instance->CR;
 8005a88:	6808      	ldr	r0, [r1, #0]
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8005a8a:	22c0      	movs	r2, #192	; 0xc0
  hdac->State = HAL_DAC_STATE_READY;
 8005a8c:	2701      	movs	r7, #1
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8005a8e:	ea20 0006 	bic.w	r0, r0, r6
  tmpreg1 |= tmpreg2 << Channel;
 8005a92:	40ab      	lsls	r3, r5
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8005a94:	40aa      	lsls	r2, r5
  __HAL_UNLOCK(hdac);
 8005a96:	2600      	movs	r6, #0
  tmpreg1 |= tmpreg2 << Channel;
 8005a98:	4303      	orrs	r3, r0
  return HAL_OK;
 8005a9a:	4630      	mov	r0, r6
  hdac->Instance->CR = tmpreg1;
 8005a9c:	600b      	str	r3, [r1, #0]
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8005a9e:	680d      	ldr	r5, [r1, #0]
 8005aa0:	ea25 0502 	bic.w	r5, r5, r2
 8005aa4:	600d      	str	r5, [r1, #0]
  hdac->State = HAL_DAC_STATE_READY;
 8005aa6:	7127      	strb	r7, [r4, #4]
  __HAL_UNLOCK(hdac);
 8005aa8:	7166      	strb	r6, [r4, #5]
}
 8005aaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_DAC_CHANNEL(Channel));
 8005aac:	f44f 7157 	mov.w	r1, #860	; 0x35c
 8005ab0:	4809      	ldr	r0, [pc, #36]	; (8005ad8 <HAL_DAC_ConfigChannel+0xbc>)
 8005ab2:	f7fc fe7f 	bl	80027b4 <assert_failed>
  __HAL_LOCK(hdac);
 8005ab6:	7963      	ldrb	r3, [r4, #5]
 8005ab8:	2b01      	cmp	r3, #1
 8005aba:	d1db      	bne.n	8005a74 <HAL_DAC_ConfigChannel+0x58>
 8005abc:	2002      	movs	r0, #2
}
 8005abe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
 8005ac0:	f240 315b 	movw	r1, #859	; 0x35b
 8005ac4:	4804      	ldr	r0, [pc, #16]	; (8005ad8 <HAL_DAC_ConfigChannel+0xbc>)
 8005ac6:	f7fc fe75 	bl	80027b4 <assert_failed>
 8005aca:	e7cd      	b.n	8005a68 <HAL_DAC_ConfigChannel+0x4c>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
 8005acc:	f240 315a 	movw	r1, #858	; 0x35a
 8005ad0:	4801      	ldr	r0, [pc, #4]	; (8005ad8 <HAL_DAC_ConfigChannel+0xbc>)
 8005ad2:	f7fc fe6f 	bl	80027b4 <assert_failed>
 8005ad6:	e7c3      	b.n	8005a60 <HAL_DAC_ConfigChannel+0x44>
 8005ad8:	080248a8 	.word	0x080248a8

08005adc <HAL_DACEx_ConvCpltCallbackCh2>:
  UNUSED(hdac);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8005adc:	4770      	bx	lr
 8005ade:	bf00      	nop

08005ae0 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
 8005ae0:	4770      	bx	lr
 8005ae2:	bf00      	nop

08005ae4 <HAL_DACEx_ErrorCallbackCh2>:
 8005ae4:	4770      	bx	lr
 8005ae6:	bf00      	nop

08005ae8 <HAL_DACEx_DMAUnderrunCallbackCh2>:
 8005ae8:	4770      	bx	lr
 8005aea:	bf00      	nop

08005aec <DAC_DMAConvCpltCh2>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)   
{
 8005aec:	b510      	push	{r4, lr}
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005aee:	6b84      	ldr	r4, [r0, #56]	; 0x38
  
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac); 
 8005af0:	4620      	mov	r0, r4
 8005af2:	f7ff fff3 	bl	8005adc <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  
  hdac->State= HAL_DAC_STATE_READY;
 8005af6:	2301      	movs	r3, #1
 8005af8:	7123      	strb	r3, [r4, #4]
}
 8005afa:	bd10      	pop	{r4, pc}

08005afc <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)   
{
 8005afc:	b508      	push	{r3, lr}
    DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
    /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
    HAL_DACEx_ConvHalfCpltCallbackCh2(hdac); 
 8005afe:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8005b00:	f7ff ffee 	bl	8005ae0 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8005b04:	bd08      	pop	{r3, pc}
 8005b06:	bf00      	nop

08005b08 <DAC_DMAErrorCh2>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)   
{
 8005b08:	b510      	push	{r4, lr}
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005b0a:	6b84      	ldr	r4, [r0, #56]	; 0x38
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8005b0c:	6923      	ldr	r3, [r4, #16]
    
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac); 
 8005b0e:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8005b10:	f043 0304 	orr.w	r3, r3, #4
 8005b14:	6123      	str	r3, [r4, #16]
  HAL_DACEx_ErrorCallbackCh2(hdac); 
 8005b16:	f7ff ffe5 	bl	8005ae4 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    
  hdac->State= HAL_DAC_STATE_READY;
 8005b1a:	2301      	movs	r3, #1
 8005b1c:	7123      	strb	r3, [r4, #4]
}
 8005b1e:	bd10      	pop	{r4, pc}

08005b20 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005b20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b22:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 8005b24:	f7ff f8ca 	bl	8004cbc <HAL_GetTick>
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005b28:	2c00      	cmp	r4, #0
 8005b2a:	f000 812b 	beq.w	8005d84 <HAL_DMA_Init+0x264>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 8005b2e:	6822      	ldr	r2, [r4, #0]
 8005b30:	4605      	mov	r5, r0
 8005b32:	4bbd      	ldr	r3, [pc, #756]	; (8005e28 <HAL_DMA_Init+0x308>)
 8005b34:	48bd      	ldr	r0, [pc, #756]	; (8005e2c <HAL_DMA_Init+0x30c>)
 8005b36:	49be      	ldr	r1, [pc, #760]	; (8005e30 <HAL_DMA_Init+0x310>)
 8005b38:	429a      	cmp	r2, r3
 8005b3a:	bf18      	it	ne
 8005b3c:	4282      	cmpne	r2, r0
 8005b3e:	f100 0030 	add.w	r0, r0, #48	; 0x30
 8005b42:	bf14      	ite	ne
 8005b44:	2301      	movne	r3, #1
 8005b46:	2300      	moveq	r3, #0
 8005b48:	428a      	cmp	r2, r1
 8005b4a:	bf0c      	ite	eq
 8005b4c:	2300      	moveq	r3, #0
 8005b4e:	f003 0301 	andne.w	r3, r3, #1
 8005b52:	3130      	adds	r1, #48	; 0x30
 8005b54:	4282      	cmp	r2, r0
 8005b56:	bf0c      	ite	eq
 8005b58:	2300      	moveq	r3, #0
 8005b5a:	f003 0301 	andne.w	r3, r3, #1
 8005b5e:	3030      	adds	r0, #48	; 0x30
 8005b60:	428a      	cmp	r2, r1
 8005b62:	bf0c      	ite	eq
 8005b64:	2300      	moveq	r3, #0
 8005b66:	f003 0301 	andne.w	r3, r3, #1
 8005b6a:	3130      	adds	r1, #48	; 0x30
 8005b6c:	4282      	cmp	r2, r0
 8005b6e:	bf0c      	ite	eq
 8005b70:	2300      	moveq	r3, #0
 8005b72:	f003 0301 	andne.w	r3, r3, #1
 8005b76:	3030      	adds	r0, #48	; 0x30
 8005b78:	428a      	cmp	r2, r1
 8005b7a:	bf0c      	ite	eq
 8005b7c:	2300      	moveq	r3, #0
 8005b7e:	f003 0301 	andne.w	r3, r3, #1
 8005b82:	f501 715c 	add.w	r1, r1, #880	; 0x370
 8005b86:	4282      	cmp	r2, r0
 8005b88:	bf0c      	ite	eq
 8005b8a:	2300      	moveq	r3, #0
 8005b8c:	f003 0301 	andne.w	r3, r3, #1
 8005b90:	f500 705c 	add.w	r0, r0, #880	; 0x370
 8005b94:	428a      	cmp	r2, r1
 8005b96:	bf0c      	ite	eq
 8005b98:	2300      	moveq	r3, #0
 8005b9a:	f003 0301 	andne.w	r3, r3, #1
 8005b9e:	3130      	adds	r1, #48	; 0x30
 8005ba0:	4282      	cmp	r2, r0
 8005ba2:	bf0c      	ite	eq
 8005ba4:	2300      	moveq	r3, #0
 8005ba6:	f003 0301 	andne.w	r3, r3, #1
 8005baa:	3030      	adds	r0, #48	; 0x30
 8005bac:	428a      	cmp	r2, r1
 8005bae:	bf0c      	ite	eq
 8005bb0:	2300      	moveq	r3, #0
 8005bb2:	f003 0301 	andne.w	r3, r3, #1
 8005bb6:	3130      	adds	r1, #48	; 0x30
 8005bb8:	4282      	cmp	r2, r0
 8005bba:	bf0c      	ite	eq
 8005bbc:	2300      	moveq	r3, #0
 8005bbe:	f003 0301 	andne.w	r3, r3, #1
 8005bc2:	3030      	adds	r0, #48	; 0x30
 8005bc4:	428a      	cmp	r2, r1
 8005bc6:	bf0c      	ite	eq
 8005bc8:	2300      	moveq	r3, #0
 8005bca:	f003 0301 	andne.w	r3, r3, #1
 8005bce:	3130      	adds	r1, #48	; 0x30
 8005bd0:	4282      	cmp	r2, r0
 8005bd2:	bf0c      	ite	eq
 8005bd4:	2300      	moveq	r3, #0
 8005bd6:	f003 0301 	andne.w	r3, r3, #1
 8005bda:	428a      	cmp	r2, r1
 8005bdc:	bf0c      	ite	eq
 8005bde:	2300      	moveq	r3, #0
 8005be0:	f003 0301 	andne.w	r3, r3, #1
 8005be4:	b11b      	cbz	r3, 8005bee <HAL_DMA_Init+0xce>
 8005be6:	4b93      	ldr	r3, [pc, #588]	; (8005e34 <HAL_DMA_Init+0x314>)
 8005be8:	429a      	cmp	r2, r3
 8005bea:	f040 8140 	bne.w	8005e6e <HAL_DMA_Init+0x34e>
  assert_param(IS_DMA_CHANNEL(hdma->Init.Channel));
 8005bee:	6863      	ldr	r3, [r4, #4]
 8005bf0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005bf4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005bf8:	bf18      	it	ne
 8005bfa:	2b00      	cmpne	r3, #0
 8005bfc:	bf14      	ite	ne
 8005bfe:	2201      	movne	r2, #1
 8005c00:	2200      	moveq	r2, #0
 8005c02:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005c06:	bf0c      	ite	eq
 8005c08:	2200      	moveq	r2, #0
 8005c0a:	f002 0201 	andne.w	r2, r2, #1
 8005c0e:	b11a      	cbz	r2, 8005c18 <HAL_DMA_Init+0xf8>
 8005c10:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 8005c14:	f040 8130 	bne.w	8005e78 <HAL_DMA_Init+0x358>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8005c18:	68a3      	ldr	r3, [r4, #8]
 8005c1a:	f033 0240 	bics.w	r2, r3, #64	; 0x40
 8005c1e:	d002      	beq.n	8005c26 <HAL_DMA_Init+0x106>
 8005c20:	2b80      	cmp	r3, #128	; 0x80
 8005c22:	f040 80b1 	bne.w	8005d88 <HAL_DMA_Init+0x268>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8005c26:	68e3      	ldr	r3, [r4, #12]
 8005c28:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 8005c2c:	f040 8091 	bne.w	8005d52 <HAL_DMA_Init+0x232>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8005c30:	6923      	ldr	r3, [r4, #16]
 8005c32:	f433 6380 	bics.w	r3, r3, #1024	; 0x400
 8005c36:	f040 8082 	bne.w	8005d3e <HAL_DMA_Init+0x21e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8005c3a:	6963      	ldr	r3, [r4, #20]
 8005c3c:	f433 6200 	bics.w	r2, r3, #2048	; 0x800
 8005c40:	d003      	beq.n	8005c4a <HAL_DMA_Init+0x12a>
 8005c42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c46:	f040 80a9 	bne.w	8005d9c <HAL_DMA_Init+0x27c>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8005c4a:	69a3      	ldr	r3, [r4, #24]
 8005c4c:	f433 5200 	bics.w	r2, r3, #8192	; 0x2000
 8005c50:	d003      	beq.n	8005c5a <HAL_DMA_Init+0x13a>
 8005c52:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005c56:	f040 80ab 	bne.w	8005db0 <HAL_DMA_Init+0x290>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8005c5a:	69e3      	ldr	r3, [r4, #28]
 8005c5c:	f033 0220 	bics.w	r2, r3, #32
 8005c60:	d003      	beq.n	8005c6a <HAL_DMA_Init+0x14a>
 8005c62:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c66:	f040 80ad 	bne.w	8005dc4 <HAL_DMA_Init+0x2a4>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 8005c6a:	6a23      	ldr	r3, [r4, #32]
 8005c6c:	f433 3340 	bics.w	r3, r3, #196608	; 0x30000
 8005c70:	f040 80b1 	bne.w	8005dd6 <HAL_DMA_Init+0x2b6>
  assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
 8005c74:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005c76:	f033 0204 	bics.w	r2, r3, #4
 8005c7a:	d174      	bne.n	8005d66 <HAL_DMA_Init+0x246>
  /* Check the memory burst, peripheral burst and FIFO threshold parameters only
     when FIFO mode is enabled */
  if(hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE)
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d14c      	bne.n	8005d1a <HAL_DMA_Init+0x1fa>
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005c80:	2202      	movs	r2, #2
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005c82:	6823      	ldr	r3, [r4, #0]
  __HAL_UNLOCK(hdma);
 8005c84:	2100      	movs	r1, #0
  hdma->State = HAL_DMA_STATE_BUSY;
 8005c86:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 8005c8a:	681a      	ldr	r2, [r3, #0]
  __HAL_UNLOCK(hdma);
 8005c8c:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 8005c90:	f022 0201 	bic.w	r2, r2, #1
 8005c94:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005c96:	e005      	b.n	8005ca4 <HAL_DMA_Init+0x184>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005c98:	f7ff f810 	bl	8004cbc <HAL_GetTick>
 8005c9c:	1b40      	subs	r0, r0, r5
 8005c9e:	2805      	cmp	r0, #5
 8005ca0:	d869      	bhi.n	8005d76 <HAL_DMA_Init+0x256>
 8005ca2:	6823      	ldr	r3, [r4, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005ca4:	681a      	ldr	r2, [r3, #0]
 8005ca6:	07d1      	lsls	r1, r2, #31
 8005ca8:	d4f6      	bmi.n	8005c98 <HAL_DMA_Init+0x178>
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005caa:	e9d4 2001 	ldrd	r2, r0, [r4, #4]
 8005cae:	68e1      	ldr	r1, [r4, #12]
 8005cb0:	4302      	orrs	r2, r0
  tmp = hdma->Instance->CR;
 8005cb2:	681f      	ldr	r7, [r3, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005cb4:	e9d4 0504 	ldrd	r0, r5, [r4, #16]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005cb8:	430a      	orrs	r2, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005cba:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
          hdma->Init.Mode                | hdma->Init.Priority;
 8005cbc:	6a20      	ldr	r0, [r4, #32]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005cbe:	e9d4 6106 	ldrd	r6, r1, [r4, #24]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005cc2:	432a      	orrs	r2, r5
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005cc4:	4d5c      	ldr	r5, [pc, #368]	; (8005e38 <HAL_DMA_Init+0x318>)
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005cc6:	4332      	orrs	r2, r6
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005cc8:	403d      	ands	r5, r7
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005cca:	430a      	orrs	r2, r1

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005ccc:	6a61      	ldr	r1, [r4, #36]	; 0x24
          hdma->Init.Mode                | hdma->Init.Priority;
 8005cce:	4302      	orrs	r2, r0
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005cd0:	2904      	cmp	r1, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005cd2:	ea42 0205 	orr.w	r2, r2, r5
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005cd6:	f000 8083 	beq.w	8005de0 <HAL_DMA_Init+0x2c0>
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005cda:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005cdc:	695a      	ldr	r2, [r3, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005cde:	f022 0207 	bic.w	r2, r2, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005ce2:	4311      	orrs	r1, r2
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005ce4:	b2da      	uxtb	r2, r3
 8005ce6:	4d55      	ldr	r5, [pc, #340]	; (8005e3c <HAL_DMA_Init+0x31c>)
  hdma->Instance->FCR = tmp;
 8005ce8:	6159      	str	r1, [r3, #20]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005cea:	3a10      	subs	r2, #16
 8005cec:	4954      	ldr	r1, [pc, #336]	; (8005e40 <HAL_DMA_Init+0x320>)
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005cee:	4855      	ldr	r0, [pc, #340]	; (8005e44 <HAL_DMA_Init+0x324>)
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005cf0:	fba5 5202 	umull	r5, r2, r5, r2
 8005cf4:	4019      	ands	r1, r3
  hdma->State = HAL_DMA_STATE_READY;
 8005cf6:	2501      	movs	r5, #1
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005cf8:	0913      	lsrs	r3, r2, #4
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005cfa:	2200      	movs	r2, #0
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005cfc:	5cc0      	ldrb	r0, [r0, r3]
  
  if (stream_number > 3U)
 8005cfe:	2b03      	cmp	r3, #3
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005d00:	f04f 033f 	mov.w	r3, #63	; 0x3f
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005d04:	bf88      	it	hi
 8005d06:	3104      	addhi	r1, #4
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005d08:	65e0      	str	r0, [r4, #92]	; 0x5c
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005d0a:	4083      	lsls	r3, r0
  return HAL_OK;
 8005d0c:	4610      	mov	r0, r2
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005d0e:	65a1      	str	r1, [r4, #88]	; 0x58
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005d10:	608b      	str	r3, [r1, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005d12:	6562      	str	r2, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8005d14:	f884 5035 	strb.w	r5, [r4, #53]	; 0x35
}
 8005d18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 8005d1a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005d1c:	2b03      	cmp	r3, #3
 8005d1e:	f200 8095 	bhi.w	8005e4c <HAL_DMA_Init+0x32c>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
 8005d22:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005d24:	f033 73c0 	bics.w	r3, r3, #25165824	; 0x1800000
 8005d28:	f040 8095 	bne.w	8005e56 <HAL_DMA_Init+0x336>
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
 8005d2c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005d2e:	f433 03c0 	bics.w	r3, r3, #6291456	; 0x600000
 8005d32:	d0a5      	beq.n	8005c80 <HAL_DMA_Init+0x160>
 8005d34:	21c9      	movs	r1, #201	; 0xc9
 8005d36:	4844      	ldr	r0, [pc, #272]	; (8005e48 <HAL_DMA_Init+0x328>)
 8005d38:	f7fc fd3c 	bl	80027b4 <assert_failed>
 8005d3c:	e7a0      	b.n	8005c80 <HAL_DMA_Init+0x160>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8005d3e:	21bd      	movs	r1, #189	; 0xbd
 8005d40:	4841      	ldr	r0, [pc, #260]	; (8005e48 <HAL_DMA_Init+0x328>)
 8005d42:	f7fc fd37 	bl	80027b4 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8005d46:	6963      	ldr	r3, [r4, #20]
 8005d48:	f433 6200 	bics.w	r2, r3, #2048	; 0x800
 8005d4c:	f47f af79 	bne.w	8005c42 <HAL_DMA_Init+0x122>
 8005d50:	e77b      	b.n	8005c4a <HAL_DMA_Init+0x12a>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8005d52:	21bc      	movs	r1, #188	; 0xbc
 8005d54:	483c      	ldr	r0, [pc, #240]	; (8005e48 <HAL_DMA_Init+0x328>)
 8005d56:	f7fc fd2d 	bl	80027b4 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8005d5a:	6923      	ldr	r3, [r4, #16]
 8005d5c:	f433 6380 	bics.w	r3, r3, #1024	; 0x400
 8005d60:	f43f af6b 	beq.w	8005c3a <HAL_DMA_Init+0x11a>
 8005d64:	e7eb      	b.n	8005d3e <HAL_DMA_Init+0x21e>
  assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
 8005d66:	21c2      	movs	r1, #194	; 0xc2
 8005d68:	4837      	ldr	r0, [pc, #220]	; (8005e48 <HAL_DMA_Init+0x328>)
 8005d6a:	f7fc fd23 	bl	80027b4 <assert_failed>
 8005d6e:	6a63      	ldr	r3, [r4, #36]	; 0x24
  if(hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE)
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d085      	beq.n	8005c80 <HAL_DMA_Init+0x160>
 8005d74:	e7d1      	b.n	8005d1a <HAL_DMA_Init+0x1fa>
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005d76:	2303      	movs	r3, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005d78:	2220      	movs	r2, #32
      return HAL_TIMEOUT;
 8005d7a:	4618      	mov	r0, r3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005d7c:	6562      	str	r2, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005d7e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8005d82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8005d84:	2001      	movs	r0, #1
}
 8005d86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8005d88:	21bb      	movs	r1, #187	; 0xbb
 8005d8a:	482f      	ldr	r0, [pc, #188]	; (8005e48 <HAL_DMA_Init+0x328>)
 8005d8c:	f7fc fd12 	bl	80027b4 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8005d90:	68e3      	ldr	r3, [r4, #12]
 8005d92:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 8005d96:	f43f af4b 	beq.w	8005c30 <HAL_DMA_Init+0x110>
 8005d9a:	e7da      	b.n	8005d52 <HAL_DMA_Init+0x232>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8005d9c:	21be      	movs	r1, #190	; 0xbe
 8005d9e:	482a      	ldr	r0, [pc, #168]	; (8005e48 <HAL_DMA_Init+0x328>)
 8005da0:	f7fc fd08 	bl	80027b4 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8005da4:	69a3      	ldr	r3, [r4, #24]
 8005da6:	f433 5200 	bics.w	r2, r3, #8192	; 0x2000
 8005daa:	f47f af52 	bne.w	8005c52 <HAL_DMA_Init+0x132>
 8005dae:	e754      	b.n	8005c5a <HAL_DMA_Init+0x13a>
 8005db0:	21bf      	movs	r1, #191	; 0xbf
 8005db2:	4825      	ldr	r0, [pc, #148]	; (8005e48 <HAL_DMA_Init+0x328>)
 8005db4:	f7fc fcfe 	bl	80027b4 <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8005db8:	69e3      	ldr	r3, [r4, #28]
 8005dba:	f033 0220 	bics.w	r2, r3, #32
 8005dbe:	f47f af50 	bne.w	8005c62 <HAL_DMA_Init+0x142>
 8005dc2:	e752      	b.n	8005c6a <HAL_DMA_Init+0x14a>
 8005dc4:	21c0      	movs	r1, #192	; 0xc0
 8005dc6:	4820      	ldr	r0, [pc, #128]	; (8005e48 <HAL_DMA_Init+0x328>)
 8005dc8:	f7fc fcf4 	bl	80027b4 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 8005dcc:	6a23      	ldr	r3, [r4, #32]
 8005dce:	f433 3340 	bics.w	r3, r3, #196608	; 0x30000
 8005dd2:	f43f af4f 	beq.w	8005c74 <HAL_DMA_Init+0x154>
 8005dd6:	21c1      	movs	r1, #193	; 0xc1
 8005dd8:	481b      	ldr	r0, [pc, #108]	; (8005e48 <HAL_DMA_Init+0x328>)
 8005dda:	f7fc fceb 	bl	80027b4 <assert_failed>
 8005dde:	e749      	b.n	8005c74 <HAL_DMA_Init+0x154>
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005de0:	e9d4 510b 	ldrd	r5, r1, [r4, #44]	; 0x2c
    tmp |= hdma->Init.FIFOThreshold;
 8005de4:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005de6:	ea45 0001 	orr.w	r0, r5, r1
    tmp |= hdma->Init.FIFOThreshold;
 8005dea:	f047 0104 	orr.w	r1, r7, #4
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005dee:	4302      	orrs	r2, r0
  hdma->Instance->CR = tmp;  
 8005df0:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 8005df2:	695a      	ldr	r2, [r3, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005df4:	f022 0207 	bic.w	r2, r2, #7
    tmp |= hdma->Init.FIFOThreshold;
 8005df8:	4311      	orrs	r1, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005dfa:	2d00      	cmp	r5, #0
 8005dfc:	f43f af72 	beq.w	8005ce4 <HAL_DMA_Init+0x1c4>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005e00:	b376      	cbz	r6, 8005e60 <HAL_DMA_Init+0x340>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005e02:	f5b6 5f00 	cmp.w	r6, #8192	; 0x2000
 8005e06:	d041      	beq.n	8005e8c <HAL_DMA_Init+0x36c>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005e08:	2f02      	cmp	r7, #2
 8005e0a:	d905      	bls.n	8005e18 <HAL_DMA_Init+0x2f8>
 8005e0c:	2f03      	cmp	r7, #3
 8005e0e:	f47f af69 	bne.w	8005ce4 <HAL_DMA_Init+0x1c4>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005e12:	01ea      	lsls	r2, r5, #7
 8005e14:	f57f af66 	bpl.w	8005ce4 <HAL_DMA_Init+0x1c4>
        hdma->State = HAL_DMA_STATE_READY;
 8005e18:	2301      	movs	r3, #1
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005e1a:	2240      	movs	r2, #64	; 0x40
        return HAL_ERROR; 
 8005e1c:	4618      	mov	r0, r3
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005e1e:	6562      	str	r2, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8005e20:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8005e24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005e26:	bf00      	nop
 8005e28:	40026010 	.word	0x40026010
 8005e2c:	40026028 	.word	0x40026028
 8005e30:	40026040 	.word	0x40026040
 8005e34:	400264b8 	.word	0x400264b8
 8005e38:	e010803f 	.word	0xe010803f
 8005e3c:	aaaaaaab 	.word	0xaaaaaaab
 8005e40:	fffffc00 	.word	0xfffffc00
 8005e44:	08024918 	.word	0x08024918
 8005e48:	080248e0 	.word	0x080248e0
    assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 8005e4c:	21c7      	movs	r1, #199	; 0xc7
 8005e4e:	4816      	ldr	r0, [pc, #88]	; (8005ea8 <HAL_DMA_Init+0x388>)
 8005e50:	f7fc fcb0 	bl	80027b4 <assert_failed>
 8005e54:	e765      	b.n	8005d22 <HAL_DMA_Init+0x202>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
 8005e56:	21c8      	movs	r1, #200	; 0xc8
 8005e58:	4813      	ldr	r0, [pc, #76]	; (8005ea8 <HAL_DMA_Init+0x388>)
 8005e5a:	f7fc fcab 	bl	80027b4 <assert_failed>
 8005e5e:	e765      	b.n	8005d2c <HAL_DMA_Init+0x20c>
    switch (tmp)
 8005e60:	2f01      	cmp	r7, #1
 8005e62:	d00e      	beq.n	8005e82 <HAL_DMA_Init+0x362>
 8005e64:	d3d5      	bcc.n	8005e12 <HAL_DMA_Init+0x2f2>
 8005e66:	2f02      	cmp	r7, #2
 8005e68:	f47f af3c 	bne.w	8005ce4 <HAL_DMA_Init+0x1c4>
 8005e6c:	e7d1      	b.n	8005e12 <HAL_DMA_Init+0x2f2>
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 8005e6e:	21b9      	movs	r1, #185	; 0xb9
 8005e70:	480d      	ldr	r0, [pc, #52]	; (8005ea8 <HAL_DMA_Init+0x388>)
 8005e72:	f7fc fc9f 	bl	80027b4 <assert_failed>
 8005e76:	e6ba      	b.n	8005bee <HAL_DMA_Init+0xce>
  assert_param(IS_DMA_CHANNEL(hdma->Init.Channel));
 8005e78:	21ba      	movs	r1, #186	; 0xba
 8005e7a:	480b      	ldr	r0, [pc, #44]	; (8005ea8 <HAL_DMA_Init+0x388>)
 8005e7c:	f7fc fc9a 	bl	80027b4 <assert_failed>
 8005e80:	e6ca      	b.n	8005c18 <HAL_DMA_Init+0xf8>
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005e82:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 8005e86:	f47f af2d 	bne.w	8005ce4 <HAL_DMA_Init+0x1c4>
 8005e8a:	e7c5      	b.n	8005e18 <HAL_DMA_Init+0x2f8>
    switch (tmp)
 8005e8c:	2f03      	cmp	r7, #3
 8005e8e:	f63f af29 	bhi.w	8005ce4 <HAL_DMA_Init+0x1c4>
 8005e92:	a201      	add	r2, pc, #4	; (adr r2, 8005e98 <HAL_DMA_Init+0x378>)
 8005e94:	f852 f027 	ldr.w	pc, [r2, r7, lsl #2]
 8005e98:	08005e19 	.word	0x08005e19
 8005e9c:	08005e13 	.word	0x08005e13
 8005ea0:	08005e19 	.word	0x08005e19
 8005ea4:	08005e83 	.word	0x08005e83
 8005ea8:	080248e0 	.word	0x080248e0

08005eac <HAL_DMA_Start_IT>:
{
 8005eac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005eb0:	461d      	mov	r5, r3
 8005eb2:	460f      	mov	r7, r1
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8005eb4:	f64f 73fe 	movw	r3, #65534	; 0xfffe
{
 8005eb8:	4604      	mov	r4, r0
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8005eba:	1e69      	subs	r1, r5, #1
{
 8005ebc:	4690      	mov	r8, r2
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005ebe:	6d86      	ldr	r6, [r0, #88]	; 0x58
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8005ec0:	4299      	cmp	r1, r3
 8005ec2:	d83a      	bhi.n	8005f3a <HAL_DMA_Start_IT+0x8e>
  __HAL_LOCK(hdma);
 8005ec4:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 8005ec8:	2b01      	cmp	r3, #1
 8005eca:	d03f      	beq.n	8005f4c <HAL_DMA_Start_IT+0xa0>
 8005ecc:	2201      	movs	r2, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8005ece:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8005ed2:	4293      	cmp	r3, r2
  __HAL_LOCK(hdma);
 8005ed4:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8005ed8:	d129      	bne.n	8005f2e <HAL_DMA_Start_IT+0x82>
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005eda:	6821      	ldr	r1, [r4, #0]
    hdma->State = HAL_DMA_STATE_BUSY;
 8005edc:	2202      	movs	r2, #2
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005ede:	2300      	movs	r3, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 8005ee0:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005ee4:	6563      	str	r3, [r4, #84]	; 0x54
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005ee6:	68a2      	ldr	r2, [r4, #8]
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005ee8:	680b      	ldr	r3, [r1, #0]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005eea:	2a40      	cmp	r2, #64	; 0x40
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005eec:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005ef0:	600b      	str	r3, [r1, #0]
  hdma->Instance->NDTR = DataLength;
 8005ef2:	604d      	str	r5, [r1, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005ef4:	d02d      	beq.n	8005f52 <HAL_DMA_Start_IT+0xa6>
    hdma->Instance->PAR = SrcAddress;
 8005ef6:	608f      	str	r7, [r1, #8]
    hdma->Instance->M0AR = DstAddress;
 8005ef8:	f8c1 800c 	str.w	r8, [r1, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005efc:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8005efe:	233f      	movs	r3, #63	; 0x3f
    if(hdma->XferHalfCpltCallback != NULL)
 8005f00:	6c22      	ldr	r2, [r4, #64]	; 0x40
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005f02:	4083      	lsls	r3, r0
 8005f04:	60b3      	str	r3, [r6, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005f06:	680b      	ldr	r3, [r1, #0]
 8005f08:	f043 0316 	orr.w	r3, r3, #22
 8005f0c:	600b      	str	r3, [r1, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8005f0e:	694b      	ldr	r3, [r1, #20]
 8005f10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005f14:	614b      	str	r3, [r1, #20]
    if(hdma->XferHalfCpltCallback != NULL)
 8005f16:	b11a      	cbz	r2, 8005f20 <HAL_DMA_Start_IT+0x74>
      hdma->Instance->CR  |= DMA_IT_HT;
 8005f18:	680b      	ldr	r3, [r1, #0]
 8005f1a:	f043 0308 	orr.w	r3, r3, #8
 8005f1e:	600b      	str	r3, [r1, #0]
    __HAL_DMA_ENABLE(hdma);
 8005f20:	680b      	ldr	r3, [r1, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005f22:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8005f24:	f043 0301 	orr.w	r3, r3, #1
 8005f28:	600b      	str	r3, [r1, #0]
}
 8005f2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_UNLOCK(hdma);	  
 8005f2e:	2300      	movs	r3, #0
    status = HAL_BUSY;
 8005f30:	2002      	movs	r0, #2
    __HAL_UNLOCK(hdma);	  
 8005f32:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
}
 8005f36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8005f3a:	f240 11cd 	movw	r1, #461	; 0x1cd
 8005f3e:	4807      	ldr	r0, [pc, #28]	; (8005f5c <HAL_DMA_Start_IT+0xb0>)
 8005f40:	f7fc fc38 	bl	80027b4 <assert_failed>
  __HAL_LOCK(hdma);
 8005f44:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 8005f48:	2b01      	cmp	r3, #1
 8005f4a:	d1bf      	bne.n	8005ecc <HAL_DMA_Start_IT+0x20>
 8005f4c:	2002      	movs	r0, #2
}
 8005f4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    hdma->Instance->PAR = DstAddress;
 8005f52:	f8c1 8008 	str.w	r8, [r1, #8]
    hdma->Instance->M0AR = SrcAddress;
 8005f56:	60cf      	str	r7, [r1, #12]
 8005f58:	e7d0      	b.n	8005efc <HAL_DMA_Start_IT+0x50>
 8005f5a:	bf00      	nop
 8005f5c:	080248e0 	.word	0x080248e0

08005f60 <HAL_DMA_Abort>:
{
 8005f60:	b570      	push	{r4, r5, r6, lr}
 8005f62:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005f64:	6d86      	ldr	r6, [r0, #88]	; 0x58
  uint32_t tickstart = HAL_GetTick();
 8005f66:	f7fe fea9 	bl	8004cbc <HAL_GetTick>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005f6a:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8005f6e:	2b02      	cmp	r3, #2
 8005f70:	d006      	beq.n	8005f80 <HAL_DMA_Abort+0x20>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005f72:	2280      	movs	r2, #128	; 0x80
    __HAL_UNLOCK(hdma);
 8005f74:	2300      	movs	r3, #0
    return HAL_ERROR;
 8005f76:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005f78:	6562      	str	r2, [r4, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 8005f7a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
}
 8005f7e:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005f80:	6823      	ldr	r3, [r4, #0]
 8005f82:	4605      	mov	r5, r0
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005f84:	6c21      	ldr	r1, [r4, #64]	; 0x40
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005f86:	681a      	ldr	r2, [r3, #0]
 8005f88:	f022 0216 	bic.w	r2, r2, #22
 8005f8c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005f8e:	695a      	ldr	r2, [r3, #20]
 8005f90:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005f94:	615a      	str	r2, [r3, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005f96:	b339      	cbz	r1, 8005fe8 <HAL_DMA_Abort+0x88>
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005f98:	681a      	ldr	r2, [r3, #0]
 8005f9a:	f022 0208 	bic.w	r2, r2, #8
 8005f9e:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8005fa0:	681a      	ldr	r2, [r3, #0]
 8005fa2:	f022 0201 	bic.w	r2, r2, #1
 8005fa6:	601a      	str	r2, [r3, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005fa8:	e005      	b.n	8005fb6 <HAL_DMA_Abort+0x56>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005faa:	f7fe fe87 	bl	8004cbc <HAL_GetTick>
 8005fae:	1b40      	subs	r0, r0, r5
 8005fb0:	2805      	cmp	r0, #5
 8005fb2:	d80f      	bhi.n	8005fd4 <HAL_DMA_Abort+0x74>
 8005fb4:	6823      	ldr	r3, [r4, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f013 0301 	ands.w	r3, r3, #1
 8005fbc:	d1f5      	bne.n	8005faa <HAL_DMA_Abort+0x4a>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005fbe:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8005fc0:	223f      	movs	r2, #63	; 0x3f
  return HAL_OK;
 8005fc2:	4618      	mov	r0, r3
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005fc4:	408a      	lsls	r2, r1
    hdma->State = HAL_DMA_STATE_READY;
 8005fc6:	2101      	movs	r1, #1
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005fc8:	60b2      	str	r2, [r6, #8]
    __HAL_UNLOCK(hdma);
 8005fca:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    hdma->State = HAL_DMA_STATE_READY;
 8005fce:	f884 1035 	strb.w	r1, [r4, #53]	; 0x35
}
 8005fd2:	bd70      	pop	{r4, r5, r6, pc}
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005fd4:	2303      	movs	r3, #3
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005fd6:	2120      	movs	r1, #32
        __HAL_UNLOCK(hdma);
 8005fd8:	2200      	movs	r2, #0
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005fda:	6561      	str	r1, [r4, #84]	; 0x54
        return HAL_TIMEOUT;
 8005fdc:	4618      	mov	r0, r3
        __HAL_UNLOCK(hdma);
 8005fde:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005fe2:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8005fe6:	bd70      	pop	{r4, r5, r6, pc}
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005fe8:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8005fea:	2a00      	cmp	r2, #0
 8005fec:	d1d4      	bne.n	8005f98 <HAL_DMA_Abort+0x38>
 8005fee:	e7d7      	b.n	8005fa0 <HAL_DMA_Abort+0x40>

08005ff0 <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005ff0:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
{
 8005ff4:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005ff6:	2a02      	cmp	r2, #2
 8005ff8:	d003      	beq.n	8006002 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005ffa:	2280      	movs	r2, #128	; 0x80
    return HAL_ERROR;
 8005ffc:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005ffe:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8006000:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 8006002:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8006004:	2105      	movs	r1, #5
  return HAL_OK;
 8006006:	2000      	movs	r0, #0
    hdma->State = HAL_DMA_STATE_ABORT;
 8006008:	f883 1035 	strb.w	r1, [r3, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 800600c:	6813      	ldr	r3, [r2, #0]
 800600e:	f023 0301 	bic.w	r3, r3, #1
 8006012:	6013      	str	r3, [r2, #0]
}
 8006014:	4770      	bx	lr
 8006016:	bf00      	nop

08006018 <HAL_DMA_IRQHandler>:
{
 8006018:	b5f0      	push	{r4, r5, r6, r7, lr}
 800601a:	4604      	mov	r4, r0
 800601c:	b083      	sub	sp, #12
  __IO uint32_t count = 0;
 800601e:	2000      	movs	r0, #0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8006020:	2208      	movs	r2, #8
  uint32_t timeout = SystemCoreClock / 9600;
 8006022:	4966      	ldr	r1, [pc, #408]	; (80061bc <HAL_DMA_IRQHandler+0x1a4>)
  __IO uint32_t count = 0;
 8006024:	9001      	str	r0, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600;
 8006026:	680e      	ldr	r6, [r1, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8006028:	e9d4 7316 	ldrd	r7, r3, [r4, #88]	; 0x58
 800602c:	409a      	lsls	r2, r3
  tmpisr = regs->ISR;
 800602e:	683d      	ldr	r5, [r7, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8006030:	422a      	tst	r2, r5
 8006032:	d003      	beq.n	800603c <HAL_DMA_IRQHandler+0x24>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8006034:	6821      	ldr	r1, [r4, #0]
 8006036:	6808      	ldr	r0, [r1, #0]
 8006038:	0740      	lsls	r0, r0, #29
 800603a:	d459      	bmi.n	80060f0 <HAL_DMA_IRQHandler+0xd8>
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800603c:	2201      	movs	r2, #1
 800603e:	409a      	lsls	r2, r3
 8006040:	422a      	tst	r2, r5
 8006042:	d003      	beq.n	800604c <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006044:	6821      	ldr	r1, [r4, #0]
 8006046:	6949      	ldr	r1, [r1, #20]
 8006048:	0608      	lsls	r0, r1, #24
 800604a:	d474      	bmi.n	8006136 <HAL_DMA_IRQHandler+0x11e>
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800604c:	2204      	movs	r2, #4
 800604e:	409a      	lsls	r2, r3
 8006050:	422a      	tst	r2, r5
 8006052:	d003      	beq.n	800605c <HAL_DMA_IRQHandler+0x44>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8006054:	6821      	ldr	r1, [r4, #0]
 8006056:	6809      	ldr	r1, [r1, #0]
 8006058:	0789      	lsls	r1, r1, #30
 800605a:	d466      	bmi.n	800612a <HAL_DMA_IRQHandler+0x112>
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800605c:	2210      	movs	r2, #16
 800605e:	409a      	lsls	r2, r3
 8006060:	422a      	tst	r2, r5
 8006062:	d003      	beq.n	800606c <HAL_DMA_IRQHandler+0x54>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006064:	6821      	ldr	r1, [r4, #0]
 8006066:	6808      	ldr	r0, [r1, #0]
 8006068:	0700      	lsls	r0, r0, #28
 800606a:	d44b      	bmi.n	8006104 <HAL_DMA_IRQHandler+0xec>
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800606c:	2220      	movs	r2, #32
 800606e:	409a      	lsls	r2, r3
 8006070:	422a      	tst	r2, r5
 8006072:	d014      	beq.n	800609e <HAL_DMA_IRQHandler+0x86>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8006074:	6821      	ldr	r1, [r4, #0]
 8006076:	6808      	ldr	r0, [r1, #0]
 8006078:	06c0      	lsls	r0, r0, #27
 800607a:	d510      	bpl.n	800609e <HAL_DMA_IRQHandler+0x86>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800607c:	60ba      	str	r2, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800607e:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8006082:	2a05      	cmp	r2, #5
 8006084:	d063      	beq.n	800614e <HAL_DMA_IRQHandler+0x136>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006086:	680b      	ldr	r3, [r1, #0]
 8006088:	f413 2f80 	tst.w	r3, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800608c:	680b      	ldr	r3, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800608e:	d07e      	beq.n	800618e <HAL_DMA_IRQHandler+0x176>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006090:	0319      	lsls	r1, r3, #12
 8006092:	f140 8089 	bpl.w	80061a8 <HAL_DMA_IRQHandler+0x190>
        if(hdma->XferCpltCallback != NULL)
 8006096:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006098:	b10b      	cbz	r3, 800609e <HAL_DMA_IRQHandler+0x86>
          hdma->XferCpltCallback(hdma);
 800609a:	4620      	mov	r0, r4
 800609c:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800609e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80060a0:	b323      	cbz	r3, 80060ec <HAL_DMA_IRQHandler+0xd4>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80060a2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80060a4:	07da      	lsls	r2, r3, #31
 80060a6:	d51a      	bpl.n	80060de <HAL_DMA_IRQHandler+0xc6>
      __HAL_DMA_DISABLE(hdma);
 80060a8:	6822      	ldr	r2, [r4, #0]
      hdma->State = HAL_DMA_STATE_ABORT;
 80060aa:	2105      	movs	r1, #5
  uint32_t timeout = SystemCoreClock / 9600;
 80060ac:	4b44      	ldr	r3, [pc, #272]	; (80061c0 <HAL_DMA_IRQHandler+0x1a8>)
      hdma->State = HAL_DMA_STATE_ABORT;
 80060ae:	f884 1035 	strb.w	r1, [r4, #53]	; 0x35
  uint32_t timeout = SystemCoreClock / 9600;
 80060b2:	fba3 3606 	umull	r3, r6, r3, r6
      __HAL_DMA_DISABLE(hdma);
 80060b6:	6813      	ldr	r3, [r2, #0]
 80060b8:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600;
 80060bc:	0ab6      	lsrs	r6, r6, #10
      __HAL_DMA_DISABLE(hdma);
 80060be:	6013      	str	r3, [r2, #0]
 80060c0:	e002      	b.n	80060c8 <HAL_DMA_IRQHandler+0xb0>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80060c2:	6813      	ldr	r3, [r2, #0]
 80060c4:	07db      	lsls	r3, r3, #31
 80060c6:	d504      	bpl.n	80060d2 <HAL_DMA_IRQHandler+0xba>
        if (++count > timeout)
 80060c8:	9b01      	ldr	r3, [sp, #4]
 80060ca:	3301      	adds	r3, #1
 80060cc:	42b3      	cmp	r3, r6
 80060ce:	9301      	str	r3, [sp, #4]
 80060d0:	d9f7      	bls.n	80060c2 <HAL_DMA_IRQHandler+0xaa>
      __HAL_UNLOCK(hdma);
 80060d2:	2200      	movs	r2, #0
      hdma->State = HAL_DMA_STATE_READY;
 80060d4:	2301      	movs	r3, #1
      __HAL_UNLOCK(hdma);
 80060d6:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 80060da:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 80060de:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80060e0:	b123      	cbz	r3, 80060ec <HAL_DMA_IRQHandler+0xd4>
      hdma->XferErrorCallback(hdma);
 80060e2:	4620      	mov	r0, r4
}
 80060e4:	b003      	add	sp, #12
 80060e6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
      hdma->XferErrorCallback(hdma);
 80060ea:	4718      	bx	r3
}
 80060ec:	b003      	add	sp, #12
 80060ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80060f0:	6808      	ldr	r0, [r1, #0]
 80060f2:	f020 0004 	bic.w	r0, r0, #4
 80060f6:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80060f8:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80060fa:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80060fc:	f042 0201 	orr.w	r2, r2, #1
 8006100:	6562      	str	r2, [r4, #84]	; 0x54
 8006102:	e79b      	b.n	800603c <HAL_DMA_IRQHandler+0x24>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8006104:	60ba      	str	r2, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006106:	680a      	ldr	r2, [r1, #0]
 8006108:	f412 2f80 	tst.w	r2, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800610c:	680a      	ldr	r2, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800610e:	d118      	bne.n	8006142 <HAL_DMA_IRQHandler+0x12a>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006110:	05d2      	lsls	r2, r2, #23
 8006112:	d403      	bmi.n	800611c <HAL_DMA_IRQHandler+0x104>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006114:	680a      	ldr	r2, [r1, #0]
 8006116:	f022 0208 	bic.w	r2, r2, #8
 800611a:	600a      	str	r2, [r1, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 800611c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800611e:	2a00      	cmp	r2, #0
 8006120:	d0a4      	beq.n	800606c <HAL_DMA_IRQHandler+0x54>
          hdma->XferHalfCpltCallback(hdma);
 8006122:	4620      	mov	r0, r4
 8006124:	4790      	blx	r2
 8006126:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8006128:	e7a0      	b.n	800606c <HAL_DMA_IRQHandler+0x54>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800612a:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800612c:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800612e:	f042 0204 	orr.w	r2, r2, #4
 8006132:	6562      	str	r2, [r4, #84]	; 0x54
 8006134:	e792      	b.n	800605c <HAL_DMA_IRQHandler+0x44>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006136:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006138:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800613a:	f042 0202 	orr.w	r2, r2, #2
 800613e:	6562      	str	r2, [r4, #84]	; 0x54
 8006140:	e784      	b.n	800604c <HAL_DMA_IRQHandler+0x34>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006142:	0311      	lsls	r1, r2, #12
 8006144:	d5ea      	bpl.n	800611c <HAL_DMA_IRQHandler+0x104>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006146:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8006148:	2a00      	cmp	r2, #0
 800614a:	d1ea      	bne.n	8006122 <HAL_DMA_IRQHandler+0x10a>
 800614c:	e78e      	b.n	800606c <HAL_DMA_IRQHandler+0x54>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800614e:	680a      	ldr	r2, [r1, #0]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006150:	6c20      	ldr	r0, [r4, #64]	; 0x40
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006152:	f022 0216 	bic.w	r2, r2, #22
 8006156:	600a      	str	r2, [r1, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006158:	694a      	ldr	r2, [r1, #20]
 800615a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800615e:	614a      	str	r2, [r1, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006160:	b338      	cbz	r0, 80061b2 <HAL_DMA_IRQHandler+0x19a>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006162:	680a      	ldr	r2, [r1, #0]
 8006164:	f022 0208 	bic.w	r2, r2, #8
 8006168:	600a      	str	r2, [r1, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800616a:	223f      	movs	r2, #63	; 0x3f
        __HAL_UNLOCK(hdma);
 800616c:	2000      	movs	r0, #0
        hdma->State = HAL_DMA_STATE_READY;
 800616e:	2101      	movs	r1, #1
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006170:	fa02 f303 	lsl.w	r3, r2, r3
        if(hdma->XferAbortCallback != NULL)
 8006174:	6d22      	ldr	r2, [r4, #80]	; 0x50
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006176:	60bb      	str	r3, [r7, #8]
        __HAL_UNLOCK(hdma);
 8006178:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 800617c:	f884 1035 	strb.w	r1, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 8006180:	2a00      	cmp	r2, #0
 8006182:	d0b3      	beq.n	80060ec <HAL_DMA_IRQHandler+0xd4>
          hdma->XferAbortCallback(hdma);
 8006184:	4620      	mov	r0, r4
}
 8006186:	b003      	add	sp, #12
 8006188:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
          hdma->XferAbortCallback(hdma);
 800618c:	4710      	bx	r2
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800618e:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 8006192:	d180      	bne.n	8006096 <HAL_DMA_IRQHandler+0x7e>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006194:	680a      	ldr	r2, [r1, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8006196:	2001      	movs	r0, #1
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006198:	f022 0210 	bic.w	r2, r2, #16
 800619c:	600a      	str	r2, [r1, #0]
          __HAL_UNLOCK(hdma);
 800619e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 80061a2:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
 80061a6:	e776      	b.n	8006096 <HAL_DMA_IRQHandler+0x7e>
          if(hdma->XferM1CpltCallback != NULL)
 80061a8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	f47f af75 	bne.w	800609a <HAL_DMA_IRQHandler+0x82>
 80061b0:	e775      	b.n	800609e <HAL_DMA_IRQHandler+0x86>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80061b2:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80061b4:	2a00      	cmp	r2, #0
 80061b6:	d1d4      	bne.n	8006162 <HAL_DMA_IRQHandler+0x14a>
 80061b8:	e7d7      	b.n	800616a <HAL_DMA_IRQHandler+0x152>
 80061ba:	bf00      	nop
 80061bc:	200002d0 	.word	0x200002d0
 80061c0:	1b4e81b5 	.word	0x1b4e81b5

080061c4 <HAL_DMAEx_MultiBufferStart_IT>:
  * @param  SecondMemAddress The second memory Buffer address in case of multi buffer Transfer  
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 80061c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80061c8:	9d08      	ldr	r5, [sp, #32]
  HAL_StatusTypeDef status = HAL_OK;
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 80061ca:	f64f 76fe 	movw	r6, #65534	; 0xfffe
{
 80061ce:	460f      	mov	r7, r1
 80061d0:	4604      	mov	r4, r0
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 80061d2:	1e69      	subs	r1, r5, #1
{
 80061d4:	4690      	mov	r8, r2
 80061d6:	4699      	mov	r9, r3
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 80061d8:	42b1      	cmp	r1, r6
 80061da:	d861      	bhi.n	80062a0 <HAL_DMAEx_MultiBufferStart_IT+0xdc>
  
  /* Memory-to-memory transfer not supported in double buffering mode */
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80061dc:	68a0      	ldr	r0, [r4, #8]
 80061de:	2880      	cmp	r0, #128	; 0x80
 80061e0:	d065      	beq.n	80062ae <HAL_DMAEx_MultiBufferStart_IT+0xea>
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
    return HAL_ERROR;
  }
  
  /* Process locked */
  __HAL_LOCK(hdma);
 80061e2:	f894 1034 	ldrb.w	r1, [r4, #52]	; 0x34
 80061e6:	2901      	cmp	r1, #1
 80061e8:	d07d      	beq.n	80062e6 <HAL_DMAEx_MultiBufferStart_IT+0x122>
 80061ea:	2201      	movs	r2, #1
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80061ec:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 80061f0:	4293      	cmp	r3, r2
  __HAL_LOCK(hdma);
 80061f2:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 80061f6:	d14d      	bne.n	8006294 <HAL_DMAEx_MultiBufferStart_IT+0xd0>
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
    
    /* Enable the Double buffer mode */
    hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 80061f8:	6821      	ldr	r1, [r4, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80061fa:	2300      	movs	r3, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 80061fc:	2202      	movs	r2, #2
{
  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80061fe:	2840      	cmp	r0, #64	; 0x40
    hdma->State = HAL_DMA_STATE_BUSY;
 8006200:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006204:	6563      	str	r3, [r4, #84]	; 0x54
    hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 8006206:	680b      	ldr	r3, [r1, #0]
 8006208:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800620c:	600b      	str	r3, [r1, #0]
    hdma->Instance->M1AR = SecondMemAddress;
 800620e:	f8c1 9010 	str.w	r9, [r1, #16]
  hdma->Instance->NDTR = DataLength;
 8006212:	604d      	str	r5, [r1, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006214:	d051      	beq.n	80062ba <HAL_DMAEx_MultiBufferStart_IT+0xf6>
  }
  /* Memory to Peripheral */
  else
  {
    /* Configure DMA Stream source address */
    hdma->Instance->PAR = SrcAddress;
 8006216:	608f      	str	r7, [r1, #8]
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
 8006218:	f8c1 800c 	str.w	r8, [r1, #12]
 800621c:	4b91      	ldr	r3, [pc, #580]	; (8006464 <HAL_DMAEx_MultiBufferStart_IT+0x2a0>)
 800621e:	4a92      	ldr	r2, [pc, #584]	; (8006468 <HAL_DMAEx_MultiBufferStart_IT+0x2a4>)
 8006220:	4d92      	ldr	r5, [pc, #584]	; (800646c <HAL_DMAEx_MultiBufferStart_IT+0x2a8>)
 8006222:	4299      	cmp	r1, r3
 8006224:	bf18      	it	ne
 8006226:	4291      	cmpne	r1, r2
 8006228:	4891      	ldr	r0, [pc, #580]	; (8006470 <HAL_DMAEx_MultiBufferStart_IT+0x2ac>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800622a:	f502 727a 	add.w	r2, r2, #1000	; 0x3e8
 800622e:	bf14      	ite	ne
 8006230:	2301      	movne	r3, #1
 8006232:	2300      	moveq	r3, #0
 8006234:	42a9      	cmp	r1, r5
 8006236:	bf0c      	ite	eq
 8006238:	2300      	moveq	r3, #0
 800623a:	f003 0301 	andne.w	r3, r3, #1
 800623e:	4281      	cmp	r1, r0
 8006240:	bf0c      	ite	eq
 8006242:	2300      	moveq	r3, #0
 8006244:	f003 0301 	andne.w	r3, r3, #1
 8006248:	4291      	cmp	r1, r2
 800624a:	d93a      	bls.n	80062c2 <HAL_DMAEx_MultiBufferStart_IT+0xfe>
 800624c:	2b00      	cmp	r3, #0
 800624e:	d174      	bne.n	800633a <HAL_DMAEx_MultiBufferStart_IT+0x176>
 8006250:	4b88      	ldr	r3, [pc, #544]	; (8006474 <HAL_DMAEx_MultiBufferStart_IT+0x2b0>)
 8006252:	2020      	movs	r0, #32
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006254:	2210      	movs	r2, #16
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006256:	2508      	movs	r5, #8
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006258:	60d8      	str	r0, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800625a:	2004      	movs	r0, #4
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800625c:	60da      	str	r2, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 800625e:	2201      	movs	r2, #1
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006260:	60dd      	str	r5, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006262:	60d8      	str	r0, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8006264:	4b83      	ldr	r3, [pc, #524]	; (8006474 <HAL_DMAEx_MultiBufferStart_IT+0x2b0>)
 8006266:	60da      	str	r2, [r3, #12]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8006268:	680b      	ldr	r3, [r1, #0]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800626a:	6c22      	ldr	r2, [r4, #64]	; 0x40
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800626c:	f043 0316 	orr.w	r3, r3, #22
 8006270:	600b      	str	r3, [r1, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8006272:	694b      	ldr	r3, [r1, #20]
 8006274:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006278:	614b      	str	r3, [r1, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800627a:	2a00      	cmp	r2, #0
 800627c:	d036      	beq.n	80062ec <HAL_DMAEx_MultiBufferStart_IT+0x128>
      hdma->Instance->CR  |= DMA_IT_HT;
 800627e:	680b      	ldr	r3, [r1, #0]
 8006280:	f043 0308 	orr.w	r3, r3, #8
 8006284:	600b      	str	r3, [r1, #0]
    __HAL_DMA_ENABLE(hdma); 
 8006286:	680b      	ldr	r3, [r1, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006288:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma); 
 800628a:	f043 0301 	orr.w	r3, r3, #1
 800628e:	600b      	str	r3, [r1, #0]
}
 8006290:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    __HAL_UNLOCK(hdma);	  
 8006294:	2300      	movs	r3, #0
    status = HAL_BUSY;
 8006296:	2002      	movs	r0, #2
    __HAL_UNLOCK(hdma);	  
 8006298:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
}
 800629c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 80062a0:	4875      	ldr	r0, [pc, #468]	; (8006478 <HAL_DMAEx_MultiBufferStart_IT+0x2b4>)
 80062a2:	21a2      	movs	r1, #162	; 0xa2
 80062a4:	f7fc fa86 	bl	80027b4 <assert_failed>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80062a8:	68a0      	ldr	r0, [r4, #8]
 80062aa:	2880      	cmp	r0, #128	; 0x80
 80062ac:	d199      	bne.n	80061e2 <HAL_DMAEx_MultiBufferStart_IT+0x1e>
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 80062ae:	f44f 7380 	mov.w	r3, #256	; 0x100
    return HAL_ERROR;
 80062b2:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 80062b4:	6563      	str	r3, [r4, #84]	; 0x54
}
 80062b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    hdma->Instance->PAR = DstAddress;
 80062ba:	f8c1 8008 	str.w	r8, [r1, #8]
    hdma->Instance->M0AR = SrcAddress;
 80062be:	60cf      	str	r7, [r1, #12]
 80062c0:	e7ac      	b.n	800621c <HAL_DMAEx_MultiBufferStart_IT+0x58>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80062c2:	4a6e      	ldr	r2, [pc, #440]	; (800647c <HAL_DMAEx_MultiBufferStart_IT+0x2b8>)
 80062c4:	4291      	cmp	r1, r2
 80062c6:	d915      	bls.n	80062f4 <HAL_DMAEx_MultiBufferStart_IT+0x130>
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d15a      	bne.n	8006382 <HAL_DMAEx_MultiBufferStart_IT+0x1be>
 80062cc:	4b69      	ldr	r3, [pc, #420]	; (8006474 <HAL_DMAEx_MultiBufferStart_IT+0x2b0>)
 80062ce:	2020      	movs	r0, #32
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80062d0:	2210      	movs	r2, #16
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80062d2:	2508      	movs	r5, #8
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80062d4:	6098      	str	r0, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80062d6:	2004      	movs	r0, #4
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80062d8:	609a      	str	r2, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 80062da:	2201      	movs	r2, #1
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80062dc:	609d      	str	r5, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80062de:	6098      	str	r0, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 80062e0:	4b64      	ldr	r3, [pc, #400]	; (8006474 <HAL_DMAEx_MultiBufferStart_IT+0x2b0>)
 80062e2:	609a      	str	r2, [r3, #8]
 80062e4:	e7c0      	b.n	8006268 <HAL_DMAEx_MultiBufferStart_IT+0xa4>
  __HAL_LOCK(hdma);
 80062e6:	2002      	movs	r0, #2
}
 80062e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80062ec:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d1c5      	bne.n	800627e <HAL_DMAEx_MultiBufferStart_IT+0xba>
 80062f2:	e7c8      	b.n	8006286 <HAL_DMAEx_MultiBufferStart_IT+0xc2>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80062f4:	4a62      	ldr	r2, [pc, #392]	; (8006480 <HAL_DMAEx_MultiBufferStart_IT+0x2bc>)
 80062f6:	4291      	cmp	r1, r2
 80062f8:	d90f      	bls.n	800631a <HAL_DMAEx_MultiBufferStart_IT+0x156>
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	f040 8140 	bne.w	8006580 <HAL_DMAEx_MultiBufferStart_IT+0x3bc>
 8006300:	4b60      	ldr	r3, [pc, #384]	; (8006484 <HAL_DMAEx_MultiBufferStart_IT+0x2c0>)
 8006302:	2020      	movs	r0, #32
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006304:	2210      	movs	r2, #16
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006306:	2508      	movs	r5, #8
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006308:	60d8      	str	r0, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800630a:	2004      	movs	r0, #4
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800630c:	60da      	str	r2, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 800630e:	2201      	movs	r2, #1
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006310:	60dd      	str	r5, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006312:	60d8      	str	r0, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8006314:	4b5b      	ldr	r3, [pc, #364]	; (8006484 <HAL_DMAEx_MultiBufferStart_IT+0x2c0>)
 8006316:	60da      	str	r2, [r3, #12]
 8006318:	e7a6      	b.n	8006268 <HAL_DMAEx_MultiBufferStart_IT+0xa4>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800631a:	2b00      	cmp	r3, #0
 800631c:	f040 80bc 	bne.w	8006498 <HAL_DMAEx_MultiBufferStart_IT+0x2d4>
 8006320:	4b58      	ldr	r3, [pc, #352]	; (8006484 <HAL_DMAEx_MultiBufferStart_IT+0x2c0>)
 8006322:	2020      	movs	r0, #32
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006324:	2210      	movs	r2, #16
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006326:	2508      	movs	r5, #8
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006328:	6098      	str	r0, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800632a:	2004      	movs	r0, #4
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800632c:	609a      	str	r2, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 800632e:	2201      	movs	r2, #1
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006330:	609d      	str	r5, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006332:	6098      	str	r0, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8006334:	4b53      	ldr	r3, [pc, #332]	; (8006484 <HAL_DMAEx_MultiBufferStart_IT+0x2c0>)
 8006336:	609a      	str	r2, [r3, #8]
 8006338:	e796      	b.n	8006268 <HAL_DMAEx_MultiBufferStart_IT+0xa4>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800633a:	4b53      	ldr	r3, [pc, #332]	; (8006488 <HAL_DMAEx_MultiBufferStart_IT+0x2c4>)
 800633c:	f5a0 707a 	sub.w	r0, r0, #1000	; 0x3e8
 8006340:	f5a2 7274 	sub.w	r2, r2, #976	; 0x3d0
 8006344:	4299      	cmp	r1, r3
 8006346:	bf18      	it	ne
 8006348:	4281      	cmpne	r1, r0
 800634a:	bf14      	ite	ne
 800634c:	2301      	movne	r3, #1
 800634e:	2300      	moveq	r3, #0
 8006350:	4291      	cmp	r1, r2
 8006352:	bf0c      	ite	eq
 8006354:	2300      	moveq	r3, #0
 8006356:	f003 0301 	andne.w	r3, r3, #1
 800635a:	b11b      	cbz	r3, 8006364 <HAL_DMAEx_MultiBufferStart_IT+0x1a0>
 800635c:	4b4b      	ldr	r3, [pc, #300]	; (800648c <HAL_DMAEx_MultiBufferStart_IT+0x2c8>)
 800635e:	4299      	cmp	r1, r3
 8006360:	f040 818a 	bne.w	8006678 <HAL_DMAEx_MultiBufferStart_IT+0x4b4>
 8006364:	4b43      	ldr	r3, [pc, #268]	; (8006474 <HAL_DMAEx_MultiBufferStart_IT+0x2b0>)
 8006366:	f44f 6000 	mov.w	r0, #2048	; 0x800
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800636a:	f44f 6280 	mov.w	r2, #1024	; 0x400
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800636e:	f44f 7500 	mov.w	r5, #512	; 0x200
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006372:	60d8      	str	r0, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006374:	f44f 7080 	mov.w	r0, #256	; 0x100
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006378:	60da      	str	r2, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 800637a:	2240      	movs	r2, #64	; 0x40
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800637c:	60dd      	str	r5, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800637e:	60d8      	str	r0, [r3, #12]
 8006380:	e770      	b.n	8006264 <HAL_DMAEx_MultiBufferStart_IT+0xa0>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006382:	4b43      	ldr	r3, [pc, #268]	; (8006490 <HAL_DMAEx_MultiBufferStart_IT+0x2cc>)
 8006384:	3a30      	subs	r2, #48	; 0x30
 8006386:	4840      	ldr	r0, [pc, #256]	; (8006488 <HAL_DMAEx_MultiBufferStart_IT+0x2c4>)
 8006388:	4299      	cmp	r1, r3
 800638a:	bf18      	it	ne
 800638c:	4281      	cmpne	r1, r0
 800638e:	bf14      	ite	ne
 8006390:	2301      	movne	r3, #1
 8006392:	2300      	moveq	r3, #0
 8006394:	4291      	cmp	r1, r2
 8006396:	bf0c      	ite	eq
 8006398:	2300      	moveq	r3, #0
 800639a:	f003 0301 	andne.w	r3, r3, #1
 800639e:	b11b      	cbz	r3, 80063a8 <HAL_DMAEx_MultiBufferStart_IT+0x1e4>
 80063a0:	4b3a      	ldr	r3, [pc, #232]	; (800648c <HAL_DMAEx_MultiBufferStart_IT+0x2c8>)
 80063a2:	4299      	cmp	r1, r3
 80063a4:	f040 81e4 	bne.w	8006770 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 80063a8:	f44f 6500 	mov.w	r5, #2048	; 0x800
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80063ac:	4b36      	ldr	r3, [pc, #216]	; (8006488 <HAL_DMAEx_MultiBufferStart_IT+0x2c4>)
 80063ae:	4a38      	ldr	r2, [pc, #224]	; (8006490 <HAL_DMAEx_MultiBufferStart_IT+0x2cc>)
 80063b0:	4838      	ldr	r0, [pc, #224]	; (8006494 <HAL_DMAEx_MultiBufferStart_IT+0x2d0>)
 80063b2:	4299      	cmp	r1, r3
 80063b4:	bf18      	it	ne
 80063b6:	4291      	cmpne	r1, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80063b8:	f8c2 53e0 	str.w	r5, [r2, #992]	; 0x3e0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80063bc:	bf14      	ite	ne
 80063be:	2301      	movne	r3, #1
 80063c0:	2300      	moveq	r3, #0
 80063c2:	4281      	cmp	r1, r0
 80063c4:	bf0c      	ite	eq
 80063c6:	2300      	moveq	r3, #0
 80063c8:	f003 0301 	andne.w	r3, r3, #1
 80063cc:	b11b      	cbz	r3, 80063d6 <HAL_DMAEx_MultiBufferStart_IT+0x212>
 80063ce:	4b2f      	ldr	r3, [pc, #188]	; (800648c <HAL_DMAEx_MultiBufferStart_IT+0x2c8>)
 80063d0:	4299      	cmp	r1, r3
 80063d2:	f040 81e6 	bne.w	80067a2 <HAL_DMAEx_MultiBufferStart_IT+0x5de>
 80063d6:	f44f 6580 	mov.w	r5, #1024	; 0x400
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80063da:	4b2d      	ldr	r3, [pc, #180]	; (8006490 <HAL_DMAEx_MultiBufferStart_IT+0x2cc>)
 80063dc:	4a2a      	ldr	r2, [pc, #168]	; (8006488 <HAL_DMAEx_MultiBufferStart_IT+0x2c4>)
 80063de:	482d      	ldr	r0, [pc, #180]	; (8006494 <HAL_DMAEx_MultiBufferStart_IT+0x2d0>)
 80063e0:	4299      	cmp	r1, r3
 80063e2:	bf18      	it	ne
 80063e4:	4291      	cmpne	r1, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80063e6:	f842 5c20 	str.w	r5, [r2, #-32]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80063ea:	bf14      	ite	ne
 80063ec:	2301      	movne	r3, #1
 80063ee:	2300      	moveq	r3, #0
 80063f0:	4281      	cmp	r1, r0
 80063f2:	bf0c      	ite	eq
 80063f4:	2300      	moveq	r3, #0
 80063f6:	f003 0301 	andne.w	r3, r3, #1
 80063fa:	b11b      	cbz	r3, 8006404 <HAL_DMAEx_MultiBufferStart_IT+0x240>
 80063fc:	4b23      	ldr	r3, [pc, #140]	; (800648c <HAL_DMAEx_MultiBufferStart_IT+0x2c8>)
 80063fe:	4299      	cmp	r1, r3
 8006400:	f040 81ff 	bne.w	8006802 <HAL_DMAEx_MultiBufferStart_IT+0x63e>
 8006404:	f44f 7500 	mov.w	r5, #512	; 0x200
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006408:	4b21      	ldr	r3, [pc, #132]	; (8006490 <HAL_DMAEx_MultiBufferStart_IT+0x2cc>)
 800640a:	4a1f      	ldr	r2, [pc, #124]	; (8006488 <HAL_DMAEx_MultiBufferStart_IT+0x2c4>)
 800640c:	4821      	ldr	r0, [pc, #132]	; (8006494 <HAL_DMAEx_MultiBufferStart_IT+0x2d0>)
 800640e:	4299      	cmp	r1, r3
 8006410:	bf18      	it	ne
 8006412:	4291      	cmpne	r1, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006414:	f842 5c20 	str.w	r5, [r2, #-32]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006418:	bf14      	ite	ne
 800641a:	2301      	movne	r3, #1
 800641c:	2300      	moveq	r3, #0
 800641e:	4281      	cmp	r1, r0
 8006420:	bf0c      	ite	eq
 8006422:	2300      	moveq	r3, #0
 8006424:	f003 0301 	andne.w	r3, r3, #1
 8006428:	b11b      	cbz	r3, 8006432 <HAL_DMAEx_MultiBufferStart_IT+0x26e>
 800642a:	4b18      	ldr	r3, [pc, #96]	; (800648c <HAL_DMAEx_MultiBufferStart_IT+0x2c8>)
 800642c:	4299      	cmp	r1, r3
 800642e:	f040 81d0 	bne.w	80067d2 <HAL_DMAEx_MultiBufferStart_IT+0x60e>
 8006432:	f44f 7580 	mov.w	r5, #256	; 0x100
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8006436:	4b16      	ldr	r3, [pc, #88]	; (8006490 <HAL_DMAEx_MultiBufferStart_IT+0x2cc>)
 8006438:	4a13      	ldr	r2, [pc, #76]	; (8006488 <HAL_DMAEx_MultiBufferStart_IT+0x2c4>)
 800643a:	4816      	ldr	r0, [pc, #88]	; (8006494 <HAL_DMAEx_MultiBufferStart_IT+0x2d0>)
 800643c:	4299      	cmp	r1, r3
 800643e:	bf18      	it	ne
 8006440:	4291      	cmpne	r1, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006442:	f842 5c20 	str.w	r5, [r2, #-32]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8006446:	bf14      	ite	ne
 8006448:	2301      	movne	r3, #1
 800644a:	2300      	moveq	r3, #0
 800644c:	4281      	cmp	r1, r0
 800644e:	bf0c      	ite	eq
 8006450:	2300      	moveq	r3, #0
 8006452:	f003 0301 	andne.w	r3, r3, #1
 8006456:	b11b      	cbz	r3, 8006460 <HAL_DMAEx_MultiBufferStart_IT+0x29c>
 8006458:	4b0c      	ldr	r3, [pc, #48]	; (800648c <HAL_DMAEx_MultiBufferStart_IT+0x2c8>)
 800645a:	4299      	cmp	r1, r3
 800645c:	f040 81e9 	bne.w	8006832 <HAL_DMAEx_MultiBufferStart_IT+0x66e>
 8006460:	2240      	movs	r2, #64	; 0x40
 8006462:	e73d      	b.n	80062e0 <HAL_DMAEx_MultiBufferStart_IT+0x11c>
 8006464:	40026470 	.word	0x40026470
 8006468:	40026070 	.word	0x40026070
 800646c:	40026010 	.word	0x40026010
 8006470:	40026410 	.word	0x40026410
 8006474:	40026400 	.word	0x40026400
 8006478:	08024920 	.word	0x08024920
 800647c:	400260b8 	.word	0x400260b8
 8006480:	40026058 	.word	0x40026058
 8006484:	40026000 	.word	0x40026000
 8006488:	40026428 	.word	0x40026428
 800648c:	40026488 	.word	0x40026488
 8006490:	40026028 	.word	0x40026028
 8006494:	40026088 	.word	0x40026088
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006498:	4b73      	ldr	r3, [pc, #460]	; (8006668 <HAL_DMAEx_MultiBufferStart_IT+0x4a4>)
 800649a:	4874      	ldr	r0, [pc, #464]	; (800666c <HAL_DMAEx_MultiBufferStart_IT+0x4a8>)
 800649c:	4a74      	ldr	r2, [pc, #464]	; (8006670 <HAL_DMAEx_MultiBufferStart_IT+0x4ac>)
 800649e:	4299      	cmp	r1, r3
 80064a0:	bf18      	it	ne
 80064a2:	4281      	cmpne	r1, r0
 80064a4:	bf14      	ite	ne
 80064a6:	2301      	movne	r3, #1
 80064a8:	2300      	moveq	r3, #0
 80064aa:	4291      	cmp	r1, r2
 80064ac:	bf0c      	ite	eq
 80064ae:	2300      	moveq	r3, #0
 80064b0:	f003 0301 	andne.w	r3, r3, #1
 80064b4:	b11b      	cbz	r3, 80064be <HAL_DMAEx_MultiBufferStart_IT+0x2fa>
 80064b6:	4b6f      	ldr	r3, [pc, #444]	; (8006674 <HAL_DMAEx_MultiBufferStart_IT+0x4b0>)
 80064b8:	4299      	cmp	r1, r3
 80064ba:	f040 81d2 	bne.w	8006862 <HAL_DMAEx_MultiBufferStart_IT+0x69e>
 80064be:	f44f 6000 	mov.w	r0, #2048	; 0x800
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80064c2:	4b6a      	ldr	r3, [pc, #424]	; (800666c <HAL_DMAEx_MultiBufferStart_IT+0x4a8>)
 80064c4:	4a68      	ldr	r2, [pc, #416]	; (8006668 <HAL_DMAEx_MultiBufferStart_IT+0x4a4>)
 80064c6:	4d6a      	ldr	r5, [pc, #424]	; (8006670 <HAL_DMAEx_MultiBufferStart_IT+0x4ac>)
 80064c8:	4299      	cmp	r1, r3
 80064ca:	bf18      	it	ne
 80064cc:	4291      	cmpne	r1, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80064ce:	f5a2 6285 	sub.w	r2, r2, #1064	; 0x428
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80064d2:	bf14      	ite	ne
 80064d4:	2301      	movne	r3, #1
 80064d6:	2300      	moveq	r3, #0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80064d8:	6090      	str	r0, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80064da:	42a9      	cmp	r1, r5
 80064dc:	bf0c      	ite	eq
 80064de:	2300      	moveq	r3, #0
 80064e0:	f003 0301 	andne.w	r3, r3, #1
 80064e4:	b11b      	cbz	r3, 80064ee <HAL_DMAEx_MultiBufferStart_IT+0x32a>
 80064e6:	4b63      	ldr	r3, [pc, #396]	; (8006674 <HAL_DMAEx_MultiBufferStart_IT+0x4b0>)
 80064e8:	4299      	cmp	r1, r3
 80064ea:	f040 8205 	bne.w	80068f8 <HAL_DMAEx_MultiBufferStart_IT+0x734>
 80064ee:	f44f 6080 	mov.w	r0, #1024	; 0x400
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80064f2:	4b5e      	ldr	r3, [pc, #376]	; (800666c <HAL_DMAEx_MultiBufferStart_IT+0x4a8>)
 80064f4:	4a5c      	ldr	r2, [pc, #368]	; (8006668 <HAL_DMAEx_MultiBufferStart_IT+0x4a4>)
 80064f6:	4d5e      	ldr	r5, [pc, #376]	; (8006670 <HAL_DMAEx_MultiBufferStart_IT+0x4ac>)
 80064f8:	4299      	cmp	r1, r3
 80064fa:	bf18      	it	ne
 80064fc:	4291      	cmpne	r1, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80064fe:	f5a2 6285 	sub.w	r2, r2, #1064	; 0x428
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006502:	bf14      	ite	ne
 8006504:	2301      	movne	r3, #1
 8006506:	2300      	moveq	r3, #0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006508:	6090      	str	r0, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800650a:	42a9      	cmp	r1, r5
 800650c:	bf0c      	ite	eq
 800650e:	2300      	moveq	r3, #0
 8006510:	f003 0301 	andne.w	r3, r3, #1
 8006514:	b11b      	cbz	r3, 800651e <HAL_DMAEx_MultiBufferStart_IT+0x35a>
 8006516:	4b57      	ldr	r3, [pc, #348]	; (8006674 <HAL_DMAEx_MultiBufferStart_IT+0x4b0>)
 8006518:	4299      	cmp	r1, r3
 800651a:	f040 8253 	bne.w	80069c4 <HAL_DMAEx_MultiBufferStart_IT+0x800>
 800651e:	f44f 7000 	mov.w	r0, #512	; 0x200
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006522:	4b51      	ldr	r3, [pc, #324]	; (8006668 <HAL_DMAEx_MultiBufferStart_IT+0x4a4>)
 8006524:	4a51      	ldr	r2, [pc, #324]	; (800666c <HAL_DMAEx_MultiBufferStart_IT+0x4a8>)
 8006526:	4d52      	ldr	r5, [pc, #328]	; (8006670 <HAL_DMAEx_MultiBufferStart_IT+0x4ac>)
 8006528:	4299      	cmp	r1, r3
 800652a:	bf18      	it	ne
 800652c:	4291      	cmpne	r1, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800652e:	f842 0c20 	str.w	r0, [r2, #-32]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006532:	bf14      	ite	ne
 8006534:	2301      	movne	r3, #1
 8006536:	2300      	moveq	r3, #0
 8006538:	42a9      	cmp	r1, r5
 800653a:	bf0c      	ite	eq
 800653c:	2300      	moveq	r3, #0
 800653e:	f003 0301 	andne.w	r3, r3, #1
 8006542:	b11b      	cbz	r3, 800654c <HAL_DMAEx_MultiBufferStart_IT+0x388>
 8006544:	4b4b      	ldr	r3, [pc, #300]	; (8006674 <HAL_DMAEx_MultiBufferStart_IT+0x4b0>)
 8006546:	4299      	cmp	r1, r3
 8006548:	f040 820e 	bne.w	8006968 <HAL_DMAEx_MultiBufferStart_IT+0x7a4>
 800654c:	f44f 7080 	mov.w	r0, #256	; 0x100
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8006550:	4b46      	ldr	r3, [pc, #280]	; (800666c <HAL_DMAEx_MultiBufferStart_IT+0x4a8>)
 8006552:	4a45      	ldr	r2, [pc, #276]	; (8006668 <HAL_DMAEx_MultiBufferStart_IT+0x4a4>)
 8006554:	4d46      	ldr	r5, [pc, #280]	; (8006670 <HAL_DMAEx_MultiBufferStart_IT+0x4ac>)
 8006556:	4299      	cmp	r1, r3
 8006558:	bf18      	it	ne
 800655a:	4291      	cmpne	r1, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800655c:	f5a2 6285 	sub.w	r2, r2, #1064	; 0x428
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8006560:	bf14      	ite	ne
 8006562:	2301      	movne	r3, #1
 8006564:	2300      	moveq	r3, #0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006566:	6090      	str	r0, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8006568:	42a9      	cmp	r1, r5
 800656a:	bf0c      	ite	eq
 800656c:	2300      	moveq	r3, #0
 800656e:	f003 0301 	andne.w	r3, r3, #1
 8006572:	b11b      	cbz	r3, 800657c <HAL_DMAEx_MultiBufferStart_IT+0x3b8>
 8006574:	4b3f      	ldr	r3, [pc, #252]	; (8006674 <HAL_DMAEx_MultiBufferStart_IT+0x4b0>)
 8006576:	4299      	cmp	r1, r3
 8006578:	f040 8250 	bne.w	8006a1c <HAL_DMAEx_MultiBufferStart_IT+0x858>
 800657c:	2240      	movs	r2, #64	; 0x40
 800657e:	e6d9      	b.n	8006334 <HAL_DMAEx_MultiBufferStart_IT+0x170>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006580:	4b3a      	ldr	r3, [pc, #232]	; (800666c <HAL_DMAEx_MultiBufferStart_IT+0x4a8>)
 8006582:	3230      	adds	r2, #48	; 0x30
 8006584:	4838      	ldr	r0, [pc, #224]	; (8006668 <HAL_DMAEx_MultiBufferStart_IT+0x4a4>)
 8006586:	4299      	cmp	r1, r3
 8006588:	bf18      	it	ne
 800658a:	4281      	cmpne	r1, r0
 800658c:	bf14      	ite	ne
 800658e:	2301      	movne	r3, #1
 8006590:	2300      	moveq	r3, #0
 8006592:	4291      	cmp	r1, r2
 8006594:	bf0c      	ite	eq
 8006596:	2300      	moveq	r3, #0
 8006598:	f003 0301 	andne.w	r3, r3, #1
 800659c:	b11b      	cbz	r3, 80065a6 <HAL_DMAEx_MultiBufferStart_IT+0x3e2>
 800659e:	4b35      	ldr	r3, [pc, #212]	; (8006674 <HAL_DMAEx_MultiBufferStart_IT+0x4b0>)
 80065a0:	4299      	cmp	r1, r3
 80065a2:	f040 8178 	bne.w	8006896 <HAL_DMAEx_MultiBufferStart_IT+0x6d2>
 80065a6:	f44f 6000 	mov.w	r0, #2048	; 0x800
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80065aa:	4b2f      	ldr	r3, [pc, #188]	; (8006668 <HAL_DMAEx_MultiBufferStart_IT+0x4a4>)
 80065ac:	4a2f      	ldr	r2, [pc, #188]	; (800666c <HAL_DMAEx_MultiBufferStart_IT+0x4a8>)
 80065ae:	4d30      	ldr	r5, [pc, #192]	; (8006670 <HAL_DMAEx_MultiBufferStart_IT+0x4ac>)
 80065b0:	4299      	cmp	r1, r3
 80065b2:	bf18      	it	ne
 80065b4:	4291      	cmpne	r1, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80065b6:	f842 0c1c 	str.w	r0, [r2, #-28]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80065ba:	bf14      	ite	ne
 80065bc:	2301      	movne	r3, #1
 80065be:	2300      	moveq	r3, #0
 80065c0:	42a9      	cmp	r1, r5
 80065c2:	bf0c      	ite	eq
 80065c4:	2300      	moveq	r3, #0
 80065c6:	f003 0301 	andne.w	r3, r3, #1
 80065ca:	b11b      	cbz	r3, 80065d4 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 80065cc:	4b29      	ldr	r3, [pc, #164]	; (8006674 <HAL_DMAEx_MultiBufferStart_IT+0x4b0>)
 80065ce:	4299      	cmp	r1, r3
 80065d0:	f040 817a 	bne.w	80068c8 <HAL_DMAEx_MultiBufferStart_IT+0x704>
 80065d4:	f44f 6080 	mov.w	r0, #1024	; 0x400
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80065d8:	4b24      	ldr	r3, [pc, #144]	; (800666c <HAL_DMAEx_MultiBufferStart_IT+0x4a8>)
 80065da:	4a23      	ldr	r2, [pc, #140]	; (8006668 <HAL_DMAEx_MultiBufferStart_IT+0x4a4>)
 80065dc:	4d24      	ldr	r5, [pc, #144]	; (8006670 <HAL_DMAEx_MultiBufferStart_IT+0x4ac>)
 80065de:	4299      	cmp	r1, r3
 80065e0:	bf18      	it	ne
 80065e2:	4291      	cmpne	r1, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80065e4:	f5a2 6285 	sub.w	r2, r2, #1064	; 0x428
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80065e8:	bf14      	ite	ne
 80065ea:	2301      	movne	r3, #1
 80065ec:	2300      	moveq	r3, #0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80065ee:	60d0      	str	r0, [r2, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80065f0:	42a9      	cmp	r1, r5
 80065f2:	bf0c      	ite	eq
 80065f4:	2300      	moveq	r3, #0
 80065f6:	f003 0301 	andne.w	r3, r3, #1
 80065fa:	b11b      	cbz	r3, 8006604 <HAL_DMAEx_MultiBufferStart_IT+0x440>
 80065fc:	4b1d      	ldr	r3, [pc, #116]	; (8006674 <HAL_DMAEx_MultiBufferStart_IT+0x4b0>)
 80065fe:	4299      	cmp	r1, r3
 8006600:	f040 81ca 	bne.w	8006998 <HAL_DMAEx_MultiBufferStart_IT+0x7d4>
 8006604:	f44f 7000 	mov.w	r0, #512	; 0x200
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006608:	4b17      	ldr	r3, [pc, #92]	; (8006668 <HAL_DMAEx_MultiBufferStart_IT+0x4a4>)
 800660a:	4a18      	ldr	r2, [pc, #96]	; (800666c <HAL_DMAEx_MultiBufferStart_IT+0x4a8>)
 800660c:	4d18      	ldr	r5, [pc, #96]	; (8006670 <HAL_DMAEx_MultiBufferStart_IT+0x4ac>)
 800660e:	4299      	cmp	r1, r3
 8006610:	bf18      	it	ne
 8006612:	4291      	cmpne	r1, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006614:	f842 0c1c 	str.w	r0, [r2, #-28]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006618:	bf14      	ite	ne
 800661a:	2301      	movne	r3, #1
 800661c:	2300      	moveq	r3, #0
 800661e:	42a9      	cmp	r1, r5
 8006620:	bf0c      	ite	eq
 8006622:	2300      	moveq	r3, #0
 8006624:	f003 0301 	andne.w	r3, r3, #1
 8006628:	b11b      	cbz	r3, 8006632 <HAL_DMAEx_MultiBufferStart_IT+0x46e>
 800662a:	4b12      	ldr	r3, [pc, #72]	; (8006674 <HAL_DMAEx_MultiBufferStart_IT+0x4b0>)
 800662c:	4299      	cmp	r1, r3
 800662e:	f040 817b 	bne.w	8006928 <HAL_DMAEx_MultiBufferStart_IT+0x764>
 8006632:	f44f 7080 	mov.w	r0, #256	; 0x100
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8006636:	4b0d      	ldr	r3, [pc, #52]	; (800666c <HAL_DMAEx_MultiBufferStart_IT+0x4a8>)
 8006638:	4a0b      	ldr	r2, [pc, #44]	; (8006668 <HAL_DMAEx_MultiBufferStart_IT+0x4a4>)
 800663a:	4d0d      	ldr	r5, [pc, #52]	; (8006670 <HAL_DMAEx_MultiBufferStart_IT+0x4ac>)
 800663c:	4299      	cmp	r1, r3
 800663e:	bf18      	it	ne
 8006640:	4291      	cmpne	r1, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006642:	f5a2 6285 	sub.w	r2, r2, #1064	; 0x428
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8006646:	bf14      	ite	ne
 8006648:	2301      	movne	r3, #1
 800664a:	2300      	moveq	r3, #0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800664c:	60d0      	str	r0, [r2, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 800664e:	42a9      	cmp	r1, r5
 8006650:	bf0c      	ite	eq
 8006652:	2300      	moveq	r3, #0
 8006654:	f003 0301 	andne.w	r3, r3, #1
 8006658:	b11b      	cbz	r3, 8006662 <HAL_DMAEx_MultiBufferStart_IT+0x49e>
 800665a:	4b06      	ldr	r3, [pc, #24]	; (8006674 <HAL_DMAEx_MultiBufferStart_IT+0x4b0>)
 800665c:	4299      	cmp	r1, r3
 800665e:	f040 81c7 	bne.w	80069f0 <HAL_DMAEx_MultiBufferStart_IT+0x82c>
 8006662:	2240      	movs	r2, #64	; 0x40
 8006664:	e656      	b.n	8006314 <HAL_DMAEx_MultiBufferStart_IT+0x150>
 8006666:	bf00      	nop
 8006668:	40026428 	.word	0x40026428
 800666c:	40026028 	.word	0x40026028
 8006670:	40026088 	.word	0x40026088
 8006674:	40026488 	.word	0x40026488
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006678:	3b48      	subs	r3, #72	; 0x48
 800667a:	3018      	adds	r0, #24
 800667c:	3218      	adds	r2, #24
 800667e:	4299      	cmp	r1, r3
 8006680:	bf18      	it	ne
 8006682:	4281      	cmpne	r1, r0
 8006684:	bf14      	ite	ne
 8006686:	2301      	movne	r3, #1
 8006688:	2300      	moveq	r3, #0
 800668a:	4291      	cmp	r1, r2
 800668c:	bf0c      	ite	eq
 800668e:	2300      	moveq	r3, #0
 8006690:	f003 0301 	andne.w	r3, r3, #1
 8006694:	2b00      	cmp	r3, #0
 8006696:	f000 81e2 	beq.w	8006a5e <HAL_DMAEx_MultiBufferStart_IT+0x89a>
 800669a:	4baf      	ldr	r3, [pc, #700]	; (8006958 <HAL_DMAEx_MultiBufferStart_IT+0x794>)
 800669c:	4299      	cmp	r1, r3
 800669e:	f000 81de 	beq.w	8006a5e <HAL_DMAEx_MultiBufferStart_IT+0x89a>
 80066a2:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80066a6:	4bad      	ldr	r3, [pc, #692]	; (800695c <HAL_DMAEx_MultiBufferStart_IT+0x798>)
 80066a8:	4aad      	ldr	r2, [pc, #692]	; (8006960 <HAL_DMAEx_MultiBufferStart_IT+0x79c>)
 80066aa:	4dae      	ldr	r5, [pc, #696]	; (8006964 <HAL_DMAEx_MultiBufferStart_IT+0x7a0>)
 80066ac:	4299      	cmp	r1, r3
 80066ae:	bf18      	it	ne
 80066b0:	4291      	cmpne	r1, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80066b2:	f8c2 03cc 	str.w	r0, [r2, #972]	; 0x3cc
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80066b6:	bf14      	ite	ne
 80066b8:	2301      	movne	r3, #1
 80066ba:	2300      	moveq	r3, #0
 80066bc:	42a9      	cmp	r1, r5
 80066be:	bf0c      	ite	eq
 80066c0:	2300      	moveq	r3, #0
 80066c2:	f003 0301 	andne.w	r3, r3, #1
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	f000 81c6 	beq.w	8006a58 <HAL_DMAEx_MultiBufferStart_IT+0x894>
 80066cc:	4ba2      	ldr	r3, [pc, #648]	; (8006958 <HAL_DMAEx_MultiBufferStart_IT+0x794>)
 80066ce:	4299      	cmp	r1, r3
 80066d0:	f000 81c2 	beq.w	8006a58 <HAL_DMAEx_MultiBufferStart_IT+0x894>
 80066d4:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80066d8:	4ba0      	ldr	r3, [pc, #640]	; (800695c <HAL_DMAEx_MultiBufferStart_IT+0x798>)
 80066da:	4aa1      	ldr	r2, [pc, #644]	; (8006960 <HAL_DMAEx_MultiBufferStart_IT+0x79c>)
 80066dc:	4da1      	ldr	r5, [pc, #644]	; (8006964 <HAL_DMAEx_MultiBufferStart_IT+0x7a0>)
 80066de:	4299      	cmp	r1, r3
 80066e0:	bf18      	it	ne
 80066e2:	4291      	cmpne	r1, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80066e4:	f8c2 03cc 	str.w	r0, [r2, #972]	; 0x3cc
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80066e8:	bf14      	ite	ne
 80066ea:	2301      	movne	r3, #1
 80066ec:	2300      	moveq	r3, #0
 80066ee:	42a9      	cmp	r1, r5
 80066f0:	bf0c      	ite	eq
 80066f2:	2300      	moveq	r3, #0
 80066f4:	f003 0301 	andne.w	r3, r3, #1
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	f000 81aa 	beq.w	8006a52 <HAL_DMAEx_MultiBufferStart_IT+0x88e>
 80066fe:	4b96      	ldr	r3, [pc, #600]	; (8006958 <HAL_DMAEx_MultiBufferStart_IT+0x794>)
 8006700:	4299      	cmp	r1, r3
 8006702:	f000 81a6 	beq.w	8006a52 <HAL_DMAEx_MultiBufferStart_IT+0x88e>
 8006706:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800670a:	4b94      	ldr	r3, [pc, #592]	; (800695c <HAL_DMAEx_MultiBufferStart_IT+0x798>)
 800670c:	4a94      	ldr	r2, [pc, #592]	; (8006960 <HAL_DMAEx_MultiBufferStart_IT+0x79c>)
 800670e:	4d95      	ldr	r5, [pc, #596]	; (8006964 <HAL_DMAEx_MultiBufferStart_IT+0x7a0>)
 8006710:	4299      	cmp	r1, r3
 8006712:	bf18      	it	ne
 8006714:	4291      	cmpne	r1, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006716:	f8c2 03cc 	str.w	r0, [r2, #972]	; 0x3cc
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800671a:	bf14      	ite	ne
 800671c:	2301      	movne	r3, #1
 800671e:	2300      	moveq	r3, #0
 8006720:	42a9      	cmp	r1, r5
 8006722:	bf0c      	ite	eq
 8006724:	2300      	moveq	r3, #0
 8006726:	f003 0301 	andne.w	r3, r3, #1
 800672a:	2b00      	cmp	r3, #0
 800672c:	f000 818e 	beq.w	8006a4c <HAL_DMAEx_MultiBufferStart_IT+0x888>
 8006730:	4b89      	ldr	r3, [pc, #548]	; (8006958 <HAL_DMAEx_MultiBufferStart_IT+0x794>)
 8006732:	4299      	cmp	r1, r3
 8006734:	f000 818a 	beq.w	8006a4c <HAL_DMAEx_MultiBufferStart_IT+0x888>
 8006738:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 800673c:	4b87      	ldr	r3, [pc, #540]	; (800695c <HAL_DMAEx_MultiBufferStart_IT+0x798>)
 800673e:	4a88      	ldr	r2, [pc, #544]	; (8006960 <HAL_DMAEx_MultiBufferStart_IT+0x79c>)
 8006740:	4d88      	ldr	r5, [pc, #544]	; (8006964 <HAL_DMAEx_MultiBufferStart_IT+0x7a0>)
 8006742:	4299      	cmp	r1, r3
 8006744:	bf18      	it	ne
 8006746:	4291      	cmpne	r1, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006748:	f8c2 03cc 	str.w	r0, [r2, #972]	; 0x3cc
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 800674c:	bf14      	ite	ne
 800674e:	2301      	movne	r3, #1
 8006750:	2300      	moveq	r3, #0
 8006752:	42a9      	cmp	r1, r5
 8006754:	bf0c      	ite	eq
 8006756:	2300      	moveq	r3, #0
 8006758:	f003 0301 	andne.w	r3, r3, #1
 800675c:	2b00      	cmp	r3, #0
 800675e:	f000 8172 	beq.w	8006a46 <HAL_DMAEx_MultiBufferStart_IT+0x882>
 8006762:	4b7d      	ldr	r3, [pc, #500]	; (8006958 <HAL_DMAEx_MultiBufferStart_IT+0x794>)
 8006764:	4299      	cmp	r1, r3
 8006766:	f000 816e 	beq.w	8006a46 <HAL_DMAEx_MultiBufferStart_IT+0x882>
 800676a:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 800676e:	e579      	b.n	8006264 <HAL_DMAEx_MultiBufferStart_IT+0xa0>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006770:	3b48      	subs	r3, #72	; 0x48
 8006772:	f5a0 707a 	sub.w	r0, r0, #1000	; 0x3e8
 8006776:	3218      	adds	r2, #24
 8006778:	4299      	cmp	r1, r3
 800677a:	bf18      	it	ne
 800677c:	4281      	cmpne	r1, r0
 800677e:	bf14      	ite	ne
 8006780:	2301      	movne	r3, #1
 8006782:	2300      	moveq	r3, #0
 8006784:	4291      	cmp	r1, r2
 8006786:	bf0c      	ite	eq
 8006788:	2300      	moveq	r3, #0
 800678a:	f003 0301 	andne.w	r3, r3, #1
 800678e:	2b00      	cmp	r3, #0
 8006790:	f000 816b 	beq.w	8006a6a <HAL_DMAEx_MultiBufferStart_IT+0x8a6>
 8006794:	4b70      	ldr	r3, [pc, #448]	; (8006958 <HAL_DMAEx_MultiBufferStart_IT+0x794>)
 8006796:	4299      	cmp	r1, r3
 8006798:	f000 8167 	beq.w	8006a6a <HAL_DMAEx_MultiBufferStart_IT+0x8a6>
 800679c:	f04f 6500 	mov.w	r5, #134217728	; 0x8000000
 80067a0:	e604      	b.n	80063ac <HAL_DMAEx_MultiBufferStart_IT+0x1e8>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80067a2:	4b6f      	ldr	r3, [pc, #444]	; (8006960 <HAL_DMAEx_MultiBufferStart_IT+0x79c>)
 80067a4:	486d      	ldr	r0, [pc, #436]	; (800695c <HAL_DMAEx_MultiBufferStart_IT+0x798>)
 80067a6:	4a6f      	ldr	r2, [pc, #444]	; (8006964 <HAL_DMAEx_MultiBufferStart_IT+0x7a0>)
 80067a8:	4299      	cmp	r1, r3
 80067aa:	bf18      	it	ne
 80067ac:	4281      	cmpne	r1, r0
 80067ae:	bf14      	ite	ne
 80067b0:	2301      	movne	r3, #1
 80067b2:	2300      	moveq	r3, #0
 80067b4:	4291      	cmp	r1, r2
 80067b6:	bf0c      	ite	eq
 80067b8:	2300      	moveq	r3, #0
 80067ba:	f003 0301 	andne.w	r3, r3, #1
 80067be:	2b00      	cmp	r3, #0
 80067c0:	f000 8159 	beq.w	8006a76 <HAL_DMAEx_MultiBufferStart_IT+0x8b2>
 80067c4:	4b64      	ldr	r3, [pc, #400]	; (8006958 <HAL_DMAEx_MultiBufferStart_IT+0x794>)
 80067c6:	4299      	cmp	r1, r3
 80067c8:	f000 8155 	beq.w	8006a76 <HAL_DMAEx_MultiBufferStart_IT+0x8b2>
 80067cc:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 80067d0:	e603      	b.n	80063da <HAL_DMAEx_MultiBufferStart_IT+0x216>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80067d2:	4b62      	ldr	r3, [pc, #392]	; (800695c <HAL_DMAEx_MultiBufferStart_IT+0x798>)
 80067d4:	4862      	ldr	r0, [pc, #392]	; (8006960 <HAL_DMAEx_MultiBufferStart_IT+0x79c>)
 80067d6:	4a63      	ldr	r2, [pc, #396]	; (8006964 <HAL_DMAEx_MultiBufferStart_IT+0x7a0>)
 80067d8:	4299      	cmp	r1, r3
 80067da:	bf18      	it	ne
 80067dc:	4281      	cmpne	r1, r0
 80067de:	bf14      	ite	ne
 80067e0:	2301      	movne	r3, #1
 80067e2:	2300      	moveq	r3, #0
 80067e4:	4291      	cmp	r1, r2
 80067e6:	bf0c      	ite	eq
 80067e8:	2300      	moveq	r3, #0
 80067ea:	f003 0301 	andne.w	r3, r3, #1
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	f000 813e 	beq.w	8006a70 <HAL_DMAEx_MultiBufferStart_IT+0x8ac>
 80067f4:	4b58      	ldr	r3, [pc, #352]	; (8006958 <HAL_DMAEx_MultiBufferStart_IT+0x794>)
 80067f6:	4299      	cmp	r1, r3
 80067f8:	f000 813a 	beq.w	8006a70 <HAL_DMAEx_MultiBufferStart_IT+0x8ac>
 80067fc:	f04f 7580 	mov.w	r5, #16777216	; 0x1000000
 8006800:	e619      	b.n	8006436 <HAL_DMAEx_MultiBufferStart_IT+0x272>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006802:	4b56      	ldr	r3, [pc, #344]	; (800695c <HAL_DMAEx_MultiBufferStart_IT+0x798>)
 8006804:	4856      	ldr	r0, [pc, #344]	; (8006960 <HAL_DMAEx_MultiBufferStart_IT+0x79c>)
 8006806:	4a57      	ldr	r2, [pc, #348]	; (8006964 <HAL_DMAEx_MultiBufferStart_IT+0x7a0>)
 8006808:	4299      	cmp	r1, r3
 800680a:	bf18      	it	ne
 800680c:	4281      	cmpne	r1, r0
 800680e:	bf14      	ite	ne
 8006810:	2301      	movne	r3, #1
 8006812:	2300      	moveq	r3, #0
 8006814:	4291      	cmp	r1, r2
 8006816:	bf0c      	ite	eq
 8006818:	2300      	moveq	r3, #0
 800681a:	f003 0301 	andne.w	r3, r3, #1
 800681e:	2b00      	cmp	r3, #0
 8006820:	f000 812c 	beq.w	8006a7c <HAL_DMAEx_MultiBufferStart_IT+0x8b8>
 8006824:	4b4c      	ldr	r3, [pc, #304]	; (8006958 <HAL_DMAEx_MultiBufferStart_IT+0x794>)
 8006826:	4299      	cmp	r1, r3
 8006828:	f000 8128 	beq.w	8006a7c <HAL_DMAEx_MultiBufferStart_IT+0x8b8>
 800682c:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 8006830:	e5ea      	b.n	8006408 <HAL_DMAEx_MultiBufferStart_IT+0x244>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8006832:	4b4a      	ldr	r3, [pc, #296]	; (800695c <HAL_DMAEx_MultiBufferStart_IT+0x798>)
 8006834:	484a      	ldr	r0, [pc, #296]	; (8006960 <HAL_DMAEx_MultiBufferStart_IT+0x79c>)
 8006836:	4a4b      	ldr	r2, [pc, #300]	; (8006964 <HAL_DMAEx_MultiBufferStart_IT+0x7a0>)
 8006838:	4299      	cmp	r1, r3
 800683a:	bf18      	it	ne
 800683c:	4281      	cmpne	r1, r0
 800683e:	bf14      	ite	ne
 8006840:	2301      	movne	r3, #1
 8006842:	2300      	moveq	r3, #0
 8006844:	4291      	cmp	r1, r2
 8006846:	bf0c      	ite	eq
 8006848:	2300      	moveq	r3, #0
 800684a:	f003 0301 	andne.w	r3, r3, #1
 800684e:	2b00      	cmp	r3, #0
 8006850:	f000 8108 	beq.w	8006a64 <HAL_DMAEx_MultiBufferStart_IT+0x8a0>
 8006854:	4b40      	ldr	r3, [pc, #256]	; (8006958 <HAL_DMAEx_MultiBufferStart_IT+0x794>)
 8006856:	4299      	cmp	r1, r3
 8006858:	f000 8104 	beq.w	8006a64 <HAL_DMAEx_MultiBufferStart_IT+0x8a0>
 800685c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8006860:	e53e      	b.n	80062e0 <HAL_DMAEx_MultiBufferStart_IT+0x11c>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006862:	f5a3 6389 	sub.w	r3, r3, #1096	; 0x448
 8006866:	f500 6083 	add.w	r0, r0, #1048	; 0x418
 800686a:	3218      	adds	r2, #24
 800686c:	4299      	cmp	r1, r3
 800686e:	bf18      	it	ne
 8006870:	4281      	cmpne	r1, r0
 8006872:	bf14      	ite	ne
 8006874:	2301      	movne	r3, #1
 8006876:	2300      	moveq	r3, #0
 8006878:	4291      	cmp	r1, r2
 800687a:	bf0c      	ite	eq
 800687c:	2300      	moveq	r3, #0
 800687e:	f003 0301 	andne.w	r3, r3, #1
 8006882:	2b00      	cmp	r3, #0
 8006884:	f000 80fd 	beq.w	8006a82 <HAL_DMAEx_MultiBufferStart_IT+0x8be>
 8006888:	4b33      	ldr	r3, [pc, #204]	; (8006958 <HAL_DMAEx_MultiBufferStart_IT+0x794>)
 800688a:	4299      	cmp	r1, r3
 800688c:	f000 80f9 	beq.w	8006a82 <HAL_DMAEx_MultiBufferStart_IT+0x8be>
 8006890:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8006894:	e615      	b.n	80064c2 <HAL_DMAEx_MultiBufferStart_IT+0x2fe>
 8006896:	f5a3 6389 	sub.w	r3, r3, #1096	; 0x448
 800689a:	3018      	adds	r0, #24
 800689c:	3218      	adds	r2, #24
 800689e:	4299      	cmp	r1, r3
 80068a0:	bf18      	it	ne
 80068a2:	4281      	cmpne	r1, r0
 80068a4:	bf14      	ite	ne
 80068a6:	2301      	movne	r3, #1
 80068a8:	2300      	moveq	r3, #0
 80068aa:	4291      	cmp	r1, r2
 80068ac:	bf0c      	ite	eq
 80068ae:	2300      	moveq	r3, #0
 80068b0:	f003 0301 	andne.w	r3, r3, #1
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	f000 80ea 	beq.w	8006a8e <HAL_DMAEx_MultiBufferStart_IT+0x8ca>
 80068ba:	4b27      	ldr	r3, [pc, #156]	; (8006958 <HAL_DMAEx_MultiBufferStart_IT+0x794>)
 80068bc:	4299      	cmp	r1, r3
 80068be:	f000 80e6 	beq.w	8006a8e <HAL_DMAEx_MultiBufferStart_IT+0x8ca>
 80068c2:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 80068c6:	e670      	b.n	80065aa <HAL_DMAEx_MultiBufferStart_IT+0x3e6>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80068c8:	4b25      	ldr	r3, [pc, #148]	; (8006960 <HAL_DMAEx_MultiBufferStart_IT+0x79c>)
 80068ca:	4824      	ldr	r0, [pc, #144]	; (800695c <HAL_DMAEx_MultiBufferStart_IT+0x798>)
 80068cc:	4a25      	ldr	r2, [pc, #148]	; (8006964 <HAL_DMAEx_MultiBufferStart_IT+0x7a0>)
 80068ce:	4299      	cmp	r1, r3
 80068d0:	bf18      	it	ne
 80068d2:	4281      	cmpne	r1, r0
 80068d4:	bf14      	ite	ne
 80068d6:	2301      	movne	r3, #1
 80068d8:	2300      	moveq	r3, #0
 80068da:	4291      	cmp	r1, r2
 80068dc:	bf0c      	ite	eq
 80068de:	2300      	moveq	r3, #0
 80068e0:	f003 0301 	andne.w	r3, r3, #1
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	f000 80de 	beq.w	8006aa6 <HAL_DMAEx_MultiBufferStart_IT+0x8e2>
 80068ea:	4b1b      	ldr	r3, [pc, #108]	; (8006958 <HAL_DMAEx_MultiBufferStart_IT+0x794>)
 80068ec:	4299      	cmp	r1, r3
 80068ee:	f000 80da 	beq.w	8006aa6 <HAL_DMAEx_MultiBufferStart_IT+0x8e2>
 80068f2:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 80068f6:	e66f      	b.n	80065d8 <HAL_DMAEx_MultiBufferStart_IT+0x414>
 80068f8:	4b18      	ldr	r3, [pc, #96]	; (800695c <HAL_DMAEx_MultiBufferStart_IT+0x798>)
 80068fa:	4819      	ldr	r0, [pc, #100]	; (8006960 <HAL_DMAEx_MultiBufferStart_IT+0x79c>)
 80068fc:	4a19      	ldr	r2, [pc, #100]	; (8006964 <HAL_DMAEx_MultiBufferStart_IT+0x7a0>)
 80068fe:	4299      	cmp	r1, r3
 8006900:	bf18      	it	ne
 8006902:	4281      	cmpne	r1, r0
 8006904:	bf14      	ite	ne
 8006906:	2301      	movne	r3, #1
 8006908:	2300      	moveq	r3, #0
 800690a:	4291      	cmp	r1, r2
 800690c:	bf0c      	ite	eq
 800690e:	2300      	moveq	r3, #0
 8006910:	f003 0301 	andne.w	r3, r3, #1
 8006914:	2b00      	cmp	r3, #0
 8006916:	f000 80c0 	beq.w	8006a9a <HAL_DMAEx_MultiBufferStart_IT+0x8d6>
 800691a:	4b0f      	ldr	r3, [pc, #60]	; (8006958 <HAL_DMAEx_MultiBufferStart_IT+0x794>)
 800691c:	4299      	cmp	r1, r3
 800691e:	f000 80bc 	beq.w	8006a9a <HAL_DMAEx_MultiBufferStart_IT+0x8d6>
 8006922:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8006926:	e5e4      	b.n	80064f2 <HAL_DMAEx_MultiBufferStart_IT+0x32e>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006928:	4b0d      	ldr	r3, [pc, #52]	; (8006960 <HAL_DMAEx_MultiBufferStart_IT+0x79c>)
 800692a:	480c      	ldr	r0, [pc, #48]	; (800695c <HAL_DMAEx_MultiBufferStart_IT+0x798>)
 800692c:	4a0d      	ldr	r2, [pc, #52]	; (8006964 <HAL_DMAEx_MultiBufferStart_IT+0x7a0>)
 800692e:	4299      	cmp	r1, r3
 8006930:	bf18      	it	ne
 8006932:	4281      	cmpne	r1, r0
 8006934:	bf14      	ite	ne
 8006936:	2301      	movne	r3, #1
 8006938:	2300      	moveq	r3, #0
 800693a:	4291      	cmp	r1, r2
 800693c:	bf0c      	ite	eq
 800693e:	2300      	moveq	r3, #0
 8006940:	f003 0301 	andne.w	r3, r3, #1
 8006944:	2b00      	cmp	r3, #0
 8006946:	f000 80b4 	beq.w	8006ab2 <HAL_DMAEx_MultiBufferStart_IT+0x8ee>
 800694a:	4b03      	ldr	r3, [pc, #12]	; (8006958 <HAL_DMAEx_MultiBufferStart_IT+0x794>)
 800694c:	4299      	cmp	r1, r3
 800694e:	f000 80b0 	beq.w	8006ab2 <HAL_DMAEx_MultiBufferStart_IT+0x8ee>
 8006952:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 8006956:	e66e      	b.n	8006636 <HAL_DMAEx_MultiBufferStart_IT+0x472>
 8006958:	400264a0 	.word	0x400264a0
 800695c:	40026440 	.word	0x40026440
 8006960:	40026040 	.word	0x40026040
 8006964:	400260a0 	.word	0x400260a0
 8006968:	4b55      	ldr	r3, [pc, #340]	; (8006ac0 <HAL_DMAEx_MultiBufferStart_IT+0x8fc>)
 800696a:	4856      	ldr	r0, [pc, #344]	; (8006ac4 <HAL_DMAEx_MultiBufferStart_IT+0x900>)
 800696c:	4a56      	ldr	r2, [pc, #344]	; (8006ac8 <HAL_DMAEx_MultiBufferStart_IT+0x904>)
 800696e:	4299      	cmp	r1, r3
 8006970:	bf18      	it	ne
 8006972:	4281      	cmpne	r1, r0
 8006974:	bf14      	ite	ne
 8006976:	2301      	movne	r3, #1
 8006978:	2300      	moveq	r3, #0
 800697a:	4291      	cmp	r1, r2
 800697c:	bf0c      	ite	eq
 800697e:	2300      	moveq	r3, #0
 8006980:	f003 0301 	andne.w	r3, r3, #1
 8006984:	2b00      	cmp	r3, #0
 8006986:	f000 8085 	beq.w	8006a94 <HAL_DMAEx_MultiBufferStart_IT+0x8d0>
 800698a:	4b50      	ldr	r3, [pc, #320]	; (8006acc <HAL_DMAEx_MultiBufferStart_IT+0x908>)
 800698c:	4299      	cmp	r1, r3
 800698e:	f000 8081 	beq.w	8006a94 <HAL_DMAEx_MultiBufferStart_IT+0x8d0>
 8006992:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 8006996:	e5db      	b.n	8006550 <HAL_DMAEx_MultiBufferStart_IT+0x38c>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006998:	4b4a      	ldr	r3, [pc, #296]	; (8006ac4 <HAL_DMAEx_MultiBufferStart_IT+0x900>)
 800699a:	4849      	ldr	r0, [pc, #292]	; (8006ac0 <HAL_DMAEx_MultiBufferStart_IT+0x8fc>)
 800699c:	4a4a      	ldr	r2, [pc, #296]	; (8006ac8 <HAL_DMAEx_MultiBufferStart_IT+0x904>)
 800699e:	4299      	cmp	r1, r3
 80069a0:	bf18      	it	ne
 80069a2:	4281      	cmpne	r1, r0
 80069a4:	bf14      	ite	ne
 80069a6:	2301      	movne	r3, #1
 80069a8:	2300      	moveq	r3, #0
 80069aa:	4291      	cmp	r1, r2
 80069ac:	bf0c      	ite	eq
 80069ae:	2300      	moveq	r3, #0
 80069b0:	f003 0301 	andne.w	r3, r3, #1
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d079      	beq.n	8006aac <HAL_DMAEx_MultiBufferStart_IT+0x8e8>
 80069b8:	4b44      	ldr	r3, [pc, #272]	; (8006acc <HAL_DMAEx_MultiBufferStart_IT+0x908>)
 80069ba:	4299      	cmp	r1, r3
 80069bc:	d076      	beq.n	8006aac <HAL_DMAEx_MultiBufferStart_IT+0x8e8>
 80069be:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 80069c2:	e621      	b.n	8006608 <HAL_DMAEx_MultiBufferStart_IT+0x444>
 80069c4:	4b3e      	ldr	r3, [pc, #248]	; (8006ac0 <HAL_DMAEx_MultiBufferStart_IT+0x8fc>)
 80069c6:	483f      	ldr	r0, [pc, #252]	; (8006ac4 <HAL_DMAEx_MultiBufferStart_IT+0x900>)
 80069c8:	4a3f      	ldr	r2, [pc, #252]	; (8006ac8 <HAL_DMAEx_MultiBufferStart_IT+0x904>)
 80069ca:	4299      	cmp	r1, r3
 80069cc:	bf18      	it	ne
 80069ce:	4281      	cmpne	r1, r0
 80069d0:	bf14      	ite	ne
 80069d2:	2301      	movne	r3, #1
 80069d4:	2300      	moveq	r3, #0
 80069d6:	4291      	cmp	r1, r2
 80069d8:	bf0c      	ite	eq
 80069da:	2300      	moveq	r3, #0
 80069dc:	f003 0301 	andne.w	r3, r3, #1
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d05d      	beq.n	8006aa0 <HAL_DMAEx_MultiBufferStart_IT+0x8dc>
 80069e4:	4b39      	ldr	r3, [pc, #228]	; (8006acc <HAL_DMAEx_MultiBufferStart_IT+0x908>)
 80069e6:	4299      	cmp	r1, r3
 80069e8:	d05a      	beq.n	8006aa0 <HAL_DMAEx_MultiBufferStart_IT+0x8dc>
 80069ea:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 80069ee:	e598      	b.n	8006522 <HAL_DMAEx_MultiBufferStart_IT+0x35e>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 80069f0:	4b34      	ldr	r3, [pc, #208]	; (8006ac4 <HAL_DMAEx_MultiBufferStart_IT+0x900>)
 80069f2:	4833      	ldr	r0, [pc, #204]	; (8006ac0 <HAL_DMAEx_MultiBufferStart_IT+0x8fc>)
 80069f4:	4a34      	ldr	r2, [pc, #208]	; (8006ac8 <HAL_DMAEx_MultiBufferStart_IT+0x904>)
 80069f6:	4299      	cmp	r1, r3
 80069f8:	bf18      	it	ne
 80069fa:	4281      	cmpne	r1, r0
 80069fc:	bf14      	ite	ne
 80069fe:	2301      	movne	r3, #1
 8006a00:	2300      	moveq	r3, #0
 8006a02:	4291      	cmp	r1, r2
 8006a04:	bf0c      	ite	eq
 8006a06:	2300      	moveq	r3, #0
 8006a08:	f003 0301 	andne.w	r3, r3, #1
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d053      	beq.n	8006ab8 <HAL_DMAEx_MultiBufferStart_IT+0x8f4>
 8006a10:	4b2e      	ldr	r3, [pc, #184]	; (8006acc <HAL_DMAEx_MultiBufferStart_IT+0x908>)
 8006a12:	4299      	cmp	r1, r3
 8006a14:	d050      	beq.n	8006ab8 <HAL_DMAEx_MultiBufferStart_IT+0x8f4>
 8006a16:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8006a1a:	e47b      	b.n	8006314 <HAL_DMAEx_MultiBufferStart_IT+0x150>
 8006a1c:	4b29      	ldr	r3, [pc, #164]	; (8006ac4 <HAL_DMAEx_MultiBufferStart_IT+0x900>)
 8006a1e:	4828      	ldr	r0, [pc, #160]	; (8006ac0 <HAL_DMAEx_MultiBufferStart_IT+0x8fc>)
 8006a20:	4a29      	ldr	r2, [pc, #164]	; (8006ac8 <HAL_DMAEx_MultiBufferStart_IT+0x904>)
 8006a22:	4299      	cmp	r1, r3
 8006a24:	bf18      	it	ne
 8006a26:	4281      	cmpne	r1, r0
 8006a28:	bf14      	ite	ne
 8006a2a:	2301      	movne	r3, #1
 8006a2c:	2300      	moveq	r3, #0
 8006a2e:	4291      	cmp	r1, r2
 8006a30:	bf0c      	ite	eq
 8006a32:	2300      	moveq	r3, #0
 8006a34:	f003 0301 	andne.w	r3, r3, #1
 8006a38:	b333      	cbz	r3, 8006a88 <HAL_DMAEx_MultiBufferStart_IT+0x8c4>
 8006a3a:	4b24      	ldr	r3, [pc, #144]	; (8006acc <HAL_DMAEx_MultiBufferStart_IT+0x908>)
 8006a3c:	4299      	cmp	r1, r3
 8006a3e:	d023      	beq.n	8006a88 <HAL_DMAEx_MultiBufferStart_IT+0x8c4>
 8006a40:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8006a44:	e476      	b.n	8006334 <HAL_DMAEx_MultiBufferStart_IT+0x170>
 8006a46:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8006a4a:	e40b      	b.n	8006264 <HAL_DMAEx_MultiBufferStart_IT+0xa0>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006a4c:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8006a50:	e674      	b.n	800673c <HAL_DMAEx_MultiBufferStart_IT+0x578>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006a52:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8006a56:	e658      	b.n	800670a <HAL_DMAEx_MultiBufferStart_IT+0x546>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006a58:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8006a5c:	e63c      	b.n	80066d8 <HAL_DMAEx_MultiBufferStart_IT+0x514>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006a5e:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8006a62:	e620      	b.n	80066a6 <HAL_DMAEx_MultiBufferStart_IT+0x4e2>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8006a64:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8006a68:	e43a      	b.n	80062e0 <HAL_DMAEx_MultiBufferStart_IT+0x11c>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006a6a:	f44f 1500 	mov.w	r5, #2097152	; 0x200000
 8006a6e:	e49d      	b.n	80063ac <HAL_DMAEx_MultiBufferStart_IT+0x1e8>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006a70:	f44f 2580 	mov.w	r5, #262144	; 0x40000
 8006a74:	e4df      	b.n	8006436 <HAL_DMAEx_MultiBufferStart_IT+0x272>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006a76:	f44f 1580 	mov.w	r5, #1048576	; 0x100000
 8006a7a:	e4ae      	b.n	80063da <HAL_DMAEx_MultiBufferStart_IT+0x216>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006a7c:	f44f 2500 	mov.w	r5, #524288	; 0x80000
 8006a80:	e4c2      	b.n	8006408 <HAL_DMAEx_MultiBufferStart_IT+0x244>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006a82:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8006a86:	e51c      	b.n	80064c2 <HAL_DMAEx_MultiBufferStart_IT+0x2fe>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8006a88:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8006a8c:	e452      	b.n	8006334 <HAL_DMAEx_MultiBufferStart_IT+0x170>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006a8e:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8006a92:	e58a      	b.n	80065aa <HAL_DMAEx_MultiBufferStart_IT+0x3e6>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006a94:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8006a98:	e55a      	b.n	8006550 <HAL_DMAEx_MultiBufferStart_IT+0x38c>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006a9a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8006a9e:	e528      	b.n	80064f2 <HAL_DMAEx_MultiBufferStart_IT+0x32e>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006aa0:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8006aa4:	e53d      	b.n	8006522 <HAL_DMAEx_MultiBufferStart_IT+0x35e>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006aa6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8006aaa:	e595      	b.n	80065d8 <HAL_DMAEx_MultiBufferStart_IT+0x414>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006aac:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8006ab0:	e5aa      	b.n	8006608 <HAL_DMAEx_MultiBufferStart_IT+0x444>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006ab2:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8006ab6:	e5be      	b.n	8006636 <HAL_DMAEx_MultiBufferStart_IT+0x472>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8006ab8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8006abc:	e42a      	b.n	8006314 <HAL_DMAEx_MultiBufferStart_IT+0x150>
 8006abe:	bf00      	nop
 8006ac0:	40026040 	.word	0x40026040
 8006ac4:	40026440 	.word	0x40026440
 8006ac8:	400260a0 	.word	0x400260a0
 8006acc:	400264a0 	.word	0x400264a0

08006ad0 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8006ad0:	b530      	push	{r4, r5, lr}
 8006ad2:	4605      	mov	r5, r0
 8006ad4:	b083      	sub	sp, #12
  __IO uint32_t tmpreg = 0;
  
  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8006ad6:	f241 0418 	movw	r4, #4120	; 0x1018
  __IO uint32_t tmpreg = 0;
 8006ada:	2200      	movs	r2, #0
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8006adc:	682b      	ldr	r3, [r5, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8006ade:	2001      	movs	r0, #1
  __IO uint32_t tmpreg = 0;
 8006ae0:	9201      	str	r2, [sp, #4]
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8006ae2:	591a      	ldr	r2, [r3, r4]
 8006ae4:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8006ae8:	511a      	str	r2, [r3, r4]
  tmpreg = (heth->Instance)->DMAOMR;
 8006aea:	591b      	ldr	r3, [r3, r4]
 8006aec:	9301      	str	r3, [sp, #4]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8006aee:	f7fe f8eb 	bl	8004cc8 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 8006af2:	682b      	ldr	r3, [r5, #0]
 8006af4:	9a01      	ldr	r2, [sp, #4]
 8006af6:	511a      	str	r2, [r3, r4]
}
 8006af8:	b003      	add	sp, #12
 8006afa:	bd30      	pop	{r4, r5, pc}

08006afc <ETH_MACDMAConfig>:
{
 8006afc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006afe:	4604      	mov	r4, r0
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 8006b00:	2900      	cmp	r1, #0
 8006b02:	d164      	bne.n	8006bce <ETH_MACDMAConfig+0xd2>
 8006b04:	e9d0 3102 	ldrd	r3, r1, [r0, #8]
 8006b08:	430b      	orrs	r3, r1
 8006b0a:	f443 7100 	orr.w	r1, r3, #512	; 0x200
  tmpreg = (heth->Instance)->MACCR;
 8006b0e:	6822      	ldr	r2, [r4, #0]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8006b10:	2001      	movs	r0, #1
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8006b12:	69e5      	ldr	r5, [r4, #28]
  tmpreg = (heth->Instance)->MACCR;
 8006b14:	6816      	ldr	r6, [r2, #0]
  tmpreg &= ETH_MACCR_CLEAR_MASK;
 8006b16:	4b32      	ldr	r3, [pc, #200]	; (8006be0 <ETH_MACDMAConfig+0xe4>)
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8006b18:	2d00      	cmp	r5, #0
    tmpreg = (heth->Instance)->DMAOMR;
 8006b1a:	f241 0518 	movw	r5, #4120	; 0x1018
  tmpreg &= ETH_MACCR_CLEAR_MASK;
 8006b1e:	ea03 0306 	and.w	r3, r3, r6
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 8006b22:	f04f 0600 	mov.w	r6, #0
 8006b26:	ea43 0301 	orr.w	r3, r3, r1
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 8006b2a:	bf14      	ite	ne
 8006b2c:	4631      	movne	r1, r6
 8006b2e:	f44f 6180 	moveq.w	r1, #1024	; 0x400
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 8006b32:	430b      	orrs	r3, r1
  (heth->Instance)->MACCR = (uint32_t)tmpreg;
 8006b34:	6013      	str	r3, [r2, #0]
  tmpreg = (heth->Instance)->MACCR;
 8006b36:	6817      	ldr	r7, [r2, #0]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8006b38:	f7fe f8c6 	bl	8004cc8 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg; 
 8006b3c:	6823      	ldr	r3, [r4, #0]
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8006b3e:	2240      	movs	r2, #64	; 0x40
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8006b40:	2001      	movs	r0, #1
  (heth->Instance)->MACCR = tmpreg; 
 8006b42:	601f      	str	r7, [r3, #0]
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8006b44:	605a      	str	r2, [r3, #4]
   tmpreg = (heth->Instance)->MACFFR;
 8006b46:	685f      	ldr	r7, [r3, #4]
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8006b48:	f7fe f8be 	bl	8004cc8 <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg;
 8006b4c:	6823      	ldr	r3, [r4, #0]
   tmpreg &= ETH_MACFCR_CLEAR_MASK;
 8006b4e:	f64f 7141 	movw	r1, #65345	; 0xff41
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8006b52:	2001      	movs	r0, #1
   (heth->Instance)->MACFFR = tmpreg;
 8006b54:	605f      	str	r7, [r3, #4]
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 8006b56:	609e      	str	r6, [r3, #8]
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 8006b58:	60de      	str	r6, [r3, #12]
   tmpreg = (heth->Instance)->MACFCR;
 8006b5a:	699a      	ldr	r2, [r3, #24]
   tmpreg &= ETH_MACFCR_CLEAR_MASK;
 8006b5c:	400a      	ands	r2, r1
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 8006b5e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 8006b62:	619a      	str	r2, [r3, #24]
   tmpreg = (heth->Instance)->MACFCR;
 8006b64:	699f      	ldr	r7, [r3, #24]
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8006b66:	f7fe f8af 	bl	8004cc8 <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg;
 8006b6a:	6823      	ldr	r3, [r4, #0]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8006b6c:	2001      	movs	r0, #1
   (heth->Instance)->MACFCR = tmpreg;
 8006b6e:	619f      	str	r7, [r3, #24]
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8006b70:	61de      	str	r6, [r3, #28]
    tmpreg = (heth->Instance)->MACVLANTR;
 8006b72:	69de      	ldr	r6, [r3, #28]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8006b74:	f7fe f8a8 	bl	8004cc8 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg;
 8006b78:	6823      	ldr	r3, [r4, #0]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8006b7a:	2001      	movs	r0, #1
    tmpreg &= ETH_DMAOMR_CLEAR_MASK;
 8006b7c:	4919      	ldr	r1, [pc, #100]	; (8006be4 <ETH_MACDMAConfig+0xe8>)
    (heth->Instance)->MACVLANTR = tmpreg;
 8006b7e:	61de      	str	r6, [r3, #28]
    tmpreg = (heth->Instance)->DMAOMR;
 8006b80:	595a      	ldr	r2, [r3, r5]
    tmpreg &= ETH_DMAOMR_CLEAR_MASK;
 8006b82:	4011      	ands	r1, r2
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8006b84:	4a18      	ldr	r2, [pc, #96]	; (8006be8 <ETH_MACDMAConfig+0xec>)
 8006b86:	430a      	orrs	r2, r1
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg;
 8006b88:	515a      	str	r2, [r3, r5]
    tmpreg = (heth->Instance)->DMAOMR;
 8006b8a:	595e      	ldr	r6, [r3, r5]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8006b8c:	f7fe f89c 	bl	8004cc8 <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg;
 8006b90:	6823      	ldr	r3, [r4, #0]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8006b92:	2001      	movs	r0, #1
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8006b94:	4a15      	ldr	r2, [pc, #84]	; (8006bec <ETH_MACDMAConfig+0xf0>)
    (heth->Instance)->DMAOMR = tmpreg;
 8006b96:	515e      	str	r6, [r3, r5]
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8006b98:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006b9c:	601a      	str	r2, [r3, #0]
     tmpreg = (heth->Instance)->DMABMR;
 8006b9e:	681d      	ldr	r5, [r3, #0]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8006ba0:	f7fe f892 	bl	8004cc8 <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg;
 8006ba4:	6823      	ldr	r3, [r4, #0]
     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8006ba6:	69a2      	ldr	r2, [r4, #24]
     (heth->Instance)->DMABMR = tmpreg;
 8006ba8:	f503 5180 	add.w	r1, r3, #4096	; 0x1000
     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8006bac:	2a01      	cmp	r2, #1
     (heth->Instance)->DMABMR = tmpreg;
 8006bae:	600d      	str	r5, [r1, #0]
     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8006bb0:	d105      	bne.n	8006bbe <ETH_MACDMAConfig+0xc2>
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 8006bb2:	f241 011c 	movw	r1, #4124	; 0x101c
 8006bb6:	4a0e      	ldr	r2, [pc, #56]	; (8006bf0 <ETH_MACDMAConfig+0xf4>)
 8006bb8:	5858      	ldr	r0, [r3, r1]
 8006bba:	4302      	orrs	r2, r0
 8006bbc:	505a      	str	r2, [r3, r1]
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8006bbe:	6963      	ldr	r3, [r4, #20]
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg;
 8006bc0:	490c      	ldr	r1, [pc, #48]	; (8006bf4 <ETH_MACDMAConfig+0xf8>)
  tmpreg = ((uint32_t)Addr[5] << 8) | (uint32_t)Addr[4];
 8006bc2:	8898      	ldrh	r0, [r3, #4]
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg;
 8006bc4:	4a0c      	ldr	r2, [pc, #48]	; (8006bf8 <ETH_MACDMAConfig+0xfc>)
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg;
 8006bc6:	6008      	str	r0, [r1, #0]
  tmpreg = ((uint32_t)Addr[3] << 24) | ((uint32_t)Addr[2] << 16) | ((uint32_t)Addr[1] << 8) | Addr[0];
 8006bc8:	681b      	ldr	r3, [r3, #0]
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg;
 8006bca:	6013      	str	r3, [r2, #0]
}
 8006bcc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8006bce:	f44f 6200 	mov.w	r2, #2048	; 0x800
    (heth->Init).Speed = ETH_SPEED_100M;
 8006bd2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006bd6:	f44f 4194 	mov.w	r1, #18944	; 0x4a00
 8006bda:	e9c0 3202 	strd	r3, r2, [r0, #8]
 8006bde:	e796      	b.n	8006b0e <ETH_MACDMAConfig+0x12>
 8006be0:	ff20810f 	.word	0xff20810f
 8006be4:	f8de3f23 	.word	0xf8de3f23
 8006be8:	02200004 	.word	0x02200004
 8006bec:	02c12080 	.word	0x02c12080
 8006bf0:	00010040 	.word	0x00010040
 8006bf4:	40028040 	.word	0x40028040
 8006bf8:	40028044 	.word	0x40028044

08006bfc <HAL_ETH_DMATxDescListInit>:
{
 8006bfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(heth);
 8006c00:	f890 4045 	ldrb.w	r4, [r0, #69]	; 0x45
 8006c04:	2c01      	cmp	r4, #1
 8006c06:	d03f      	beq.n	8006c88 <HAL_ETH_DMATxDescListInit+0x8c>
 8006c08:	2501      	movs	r5, #1
  heth->State = HAL_ETH_STATE_BUSY;
 8006c0a:	2402      	movs	r4, #2
  heth->TxDesc = DMATxDescTab;
 8006c0c:	62c1      	str	r1, [r0, #44]	; 0x2c
  __HAL_LOCK(heth);
 8006c0e:	f880 5045 	strb.w	r5, [r0, #69]	; 0x45
  heth->State = HAL_ETH_STATE_BUSY;
 8006c12:	f880 4044 	strb.w	r4, [r0, #68]	; 0x44
  for(i=0; i < TxBuffCount; i++)
 8006c16:	b34b      	cbz	r3, 8006c6c <HAL_ETH_DMATxDescListInit+0x70>
 8006c18:	f103 3eff 	add.w	lr, r3, #4294967295
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8006c1c:	f8d0 801c 	ldr.w	r8, [r0, #28]
 8006c20:	eb01 1343 	add.w	r3, r1, r3, lsl #5
 8006c24:	460c      	mov	r4, r1
 8006c26:	2500      	movs	r5, #0
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 8006c28:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8006c2c:	e007      	b.n	8006c3e <HAL_ETH_DMATxDescListInit+0x42>
  for(i=0; i < TxBuffCount; i++)
 8006c2e:	42b3      	cmp	r3, r6
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1);
 8006c30:	60e6      	str	r6, [r4, #12]
 8006c32:	f105 0501 	add.w	r5, r5, #1
 8006c36:	f202 52f4 	addw	r2, r2, #1524	; 0x5f4
 8006c3a:	4634      	mov	r4, r6
  for(i=0; i < TxBuffCount; i++)
 8006c3c:	d016      	beq.n	8006c6c <HAL_ETH_DMATxDescListInit+0x70>
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1);
 8006c3e:	f104 0620 	add.w	r6, r4, #32
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 8006c42:	f8c4 c000 	str.w	ip, [r4]
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 8006c46:	60a2      	str	r2, [r4, #8]
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8006c48:	f1b8 0f00 	cmp.w	r8, #0
 8006c4c:	d103      	bne.n	8006c56 <HAL_ETH_DMATxDescListInit+0x5a>
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 8006c4e:	6827      	ldr	r7, [r4, #0]
 8006c50:	f447 0740 	orr.w	r7, r7, #12582912	; 0xc00000
 8006c54:	6027      	str	r7, [r4, #0]
    if(i < (TxBuffCount-1))
 8006c56:	4575      	cmp	r5, lr
 8006c58:	d3e9      	bcc.n	8006c2e <HAL_ETH_DMATxDescListInit+0x32>
 8006c5a:	f104 0620 	add.w	r6, r4, #32
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 8006c5e:	60e1      	str	r1, [r4, #12]
 8006c60:	3501      	adds	r5, #1
 8006c62:	f202 52f4 	addw	r2, r2, #1524	; 0x5f4
  for(i=0; i < TxBuffCount; i++)
 8006c66:	42b3      	cmp	r3, r6
 8006c68:	4634      	mov	r4, r6
 8006c6a:	d1e8      	bne.n	8006c3e <HAL_ETH_DMATxDescListInit+0x42>
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 8006c6c:	6805      	ldr	r5, [r0, #0]
  __HAL_UNLOCK(heth);
 8006c6e:	2300      	movs	r3, #0
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 8006c70:	f241 0210 	movw	r2, #4112	; 0x1010
  heth->State= HAL_ETH_STATE_READY;
 8006c74:	2401      	movs	r4, #1
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 8006c76:	50a9      	str	r1, [r5, r2]
  return HAL_OK;
 8006c78:	461a      	mov	r2, r3
  heth->State= HAL_ETH_STATE_READY;
 8006c7a:	f880 4044 	strb.w	r4, [r0, #68]	; 0x44
  __HAL_UNLOCK(heth);
 8006c7e:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
}
 8006c82:	4610      	mov	r0, r2
 8006c84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_LOCK(heth);
 8006c88:	2202      	movs	r2, #2
}
 8006c8a:	4610      	mov	r0, r2
 8006c8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08006c90 <HAL_ETH_DMARxDescListInit>:
{
 8006c90:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(heth);
 8006c92:	f890 4045 	ldrb.w	r4, [r0, #69]	; 0x45
 8006c96:	2c01      	cmp	r4, #1
 8006c98:	d038      	beq.n	8006d0c <HAL_ETH_DMARxDescListInit+0x7c>
 8006c9a:	2501      	movs	r5, #1
  heth->State = HAL_ETH_STATE_BUSY;
 8006c9c:	2402      	movs	r4, #2
  heth->RxDesc = DMARxDescTab; 
 8006c9e:	6281      	str	r1, [r0, #40]	; 0x28
  __HAL_LOCK(heth);
 8006ca0:	f880 5045 	strb.w	r5, [r0, #69]	; 0x45
  heth->State = HAL_ETH_STATE_BUSY;
 8006ca4:	f880 4044 	strb.w	r4, [r0, #68]	; 0x44
  for(i=0; i < RxBuffCount; i++)
 8006ca8:	b31b      	cbz	r3, 8006cf2 <HAL_ETH_DMARxDescListInit+0x62>
 8006caa:	f103 3eff 	add.w	lr, r3, #4294967295
 8006cae:	460c      	mov	r4, r1
 8006cb0:	eb01 1343 	add.w	r3, r1, r3, lsl #5
 8006cb4:	2500      	movs	r5, #0
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 8006cb6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 8006cba:	f244 57f4 	movw	r7, #17908	; 0x45f4
 8006cbe:	e007      	b.n	8006cd0 <HAL_ETH_DMARxDescListInit+0x40>
  for(i=0; i < RxBuffCount; i++)
 8006cc0:	42b3      	cmp	r3, r6
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1); 
 8006cc2:	60e6      	str	r6, [r4, #12]
 8006cc4:	f105 0501 	add.w	r5, r5, #1
 8006cc8:	f202 52f4 	addw	r2, r2, #1524	; 0x5f4
 8006ccc:	4634      	mov	r4, r6
  for(i=0; i < RxBuffCount; i++)
 8006cce:	d010      	beq.n	8006cf2 <HAL_ETH_DMARxDescListInit+0x62>
    if(i < (RxBuffCount-1))
 8006cd0:	4575      	cmp	r5, lr
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 8006cd2:	f8c4 c000 	str.w	ip, [r4]
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1); 
 8006cd6:	f104 0620 	add.w	r6, r4, #32
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 8006cda:	e9c4 7201 	strd	r7, r2, [r4, #4]
    if(i < (RxBuffCount-1))
 8006cde:	d3ef      	bcc.n	8006cc0 <HAL_ETH_DMARxDescListInit+0x30>
 8006ce0:	f104 0620 	add.w	r6, r4, #32
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 8006ce4:	60e1      	str	r1, [r4, #12]
 8006ce6:	3501      	adds	r5, #1
 8006ce8:	f202 52f4 	addw	r2, r2, #1524	; 0x5f4
  for(i=0; i < RxBuffCount; i++)
 8006cec:	42b3      	cmp	r3, r6
 8006cee:	4634      	mov	r4, r6
 8006cf0:	d1ee      	bne.n	8006cd0 <HAL_ETH_DMARxDescListInit+0x40>
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 8006cf2:	6805      	ldr	r5, [r0, #0]
  __HAL_UNLOCK(heth);
 8006cf4:	2300      	movs	r3, #0
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 8006cf6:	f241 020c 	movw	r2, #4108	; 0x100c
  heth->State= HAL_ETH_STATE_READY;
 8006cfa:	2401      	movs	r4, #1
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 8006cfc:	50a9      	str	r1, [r5, r2]
  return HAL_OK;
 8006cfe:	461a      	mov	r2, r3
  heth->State= HAL_ETH_STATE_READY;
 8006d00:	f880 4044 	strb.w	r4, [r0, #68]	; 0x44
  __HAL_UNLOCK(heth);
 8006d04:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
}
 8006d08:	4610      	mov	r0, r2
 8006d0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_LOCK(heth);
 8006d0c:	2202      	movs	r2, #2
}
 8006d0e:	4610      	mov	r0, r2
 8006d10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d12:	bf00      	nop

08006d14 <HAL_ETH_TransmitFrame>:
  __HAL_LOCK(heth);
 8006d14:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 8006d18:	2b01      	cmp	r3, #1
 8006d1a:	d065      	beq.n	8006de8 <HAL_ETH_TransmitFrame+0xd4>
 8006d1c:	4602      	mov	r2, r0
  heth->State = HAL_ETH_STATE_BUSY;
 8006d1e:	2302      	movs	r3, #2
  __HAL_LOCK(heth);
 8006d20:	2001      	movs	r0, #1
  heth->State = HAL_ETH_STATE_BUSY;
 8006d22:	f882 3044 	strb.w	r3, [r2, #68]	; 0x44
  __HAL_LOCK(heth);
 8006d26:	f882 0045 	strb.w	r0, [r2, #69]	; 0x45
  if (FrameLength == 0) 
 8006d2a:	2900      	cmp	r1, #0
 8006d2c:	d033      	beq.n	8006d96 <HAL_ETH_TransmitFrame+0x82>
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8006d2e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
{
 8006d30:	b4f0      	push	{r4, r5, r6, r7}
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8006d32:	681c      	ldr	r4, [r3, #0]
 8006d34:	2c00      	cmp	r4, #0
 8006d36:	db59      	blt.n	8006dec <HAL_ETH_TransmitFrame+0xd8>
  if (FrameLength > ETH_TX_BUF_SIZE)
 8006d38:	f240 50f4 	movw	r0, #1524	; 0x5f4
 8006d3c:	4281      	cmp	r1, r0
 8006d3e:	d931      	bls.n	8006da4 <HAL_ETH_TransmitFrame+0x90>
    bufcount = FrameLength/ETH_TX_BUF_SIZE;
 8006d40:	4d31      	ldr	r5, [pc, #196]	; (8006e08 <HAL_ETH_TransmitFrame+0xf4>)
 8006d42:	fba5 4501 	umull	r4, r5, r5, r1
 8006d46:	0aad      	lsrs	r5, r5, #10
    if (FrameLength % ETH_TX_BUF_SIZE) 
 8006d48:	fb00 1015 	mls	r0, r0, r5, r1
 8006d4c:	b340      	cbz	r0, 8006da0 <HAL_ETH_TransmitFrame+0x8c>
      bufcount++;
 8006d4e:	3501      	adds	r5, #1
        size = FrameLength - (bufcount-1)*ETH_TX_BUF_SIZE;
 8006d50:	f201 51f4 	addw	r1, r1, #1524	; 0x5f4
 8006d54:	4c2d      	ldr	r4, [pc, #180]	; (8006e0c <HAL_ETH_TransmitFrame+0xf8>)
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 8006d56:	2000      	movs	r0, #0
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 8006d58:	f240 56f4 	movw	r6, #1524	; 0x5f4
        size = FrameLength - (bufcount-1)*ETH_TX_BUF_SIZE;
 8006d5c:	fb04 1105 	mla	r1, r4, r5, r1
      if (i == (bufcount-1))
 8006d60:	1e6f      	subs	r7, r5, #1
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 8006d62:	f3c1 010c 	ubfx	r1, r1, #0, #13
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 8006d66:	681c      	ldr	r4, [r3, #0]
 8006d68:	f024 5440 	bic.w	r4, r4, #805306368	; 0x30000000
 8006d6c:	601c      	str	r4, [r3, #0]
      if (i == 0) 
 8006d6e:	2800      	cmp	r0, #0
 8006d70:	d044      	beq.n	8006dfc <HAL_ETH_TransmitFrame+0xe8>
      if (i == (bufcount-1))
 8006d72:	4287      	cmp	r7, r0
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 8006d74:	605e      	str	r6, [r3, #4]
      if (i == (bufcount-1))
 8006d76:	d104      	bne.n	8006d82 <HAL_ETH_TransmitFrame+0x6e>
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 8006d78:	681c      	ldr	r4, [r3, #0]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 8006d7a:	6059      	str	r1, [r3, #4]
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 8006d7c:	f044 5400 	orr.w	r4, r4, #536870912	; 0x20000000
 8006d80:	601c      	str	r4, [r3, #0]
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8006d82:	681c      	ldr	r4, [r3, #0]
    for (i=0; i< bufcount; i++)
 8006d84:	3001      	adds	r0, #1
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8006d86:	f044 4400 	orr.w	r4, r4, #2147483648	; 0x80000000
    for (i=0; i< bufcount; i++)
 8006d8a:	42a8      	cmp	r0, r5
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8006d8c:	601c      	str	r4, [r3, #0]
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8006d8e:	68db      	ldr	r3, [r3, #12]
    for (i=0; i< bufcount; i++)
 8006d90:	d1e9      	bne.n	8006d66 <HAL_ETH_TransmitFrame+0x52>
 8006d92:	62d3      	str	r3, [r2, #44]	; 0x2c
 8006d94:	e013      	b.n	8006dbe <HAL_ETH_TransmitFrame+0xaa>
    heth->State = HAL_ETH_STATE_READY;
 8006d96:	f882 0044 	strb.w	r0, [r2, #68]	; 0x44
    __HAL_UNLOCK(heth);
 8006d9a:	f882 1045 	strb.w	r1, [r2, #69]	; 0x45
    return  HAL_ERROR;                                    
 8006d9e:	4770      	bx	lr
  if (bufcount == 1)
 8006da0:	2d01      	cmp	r5, #1
 8006da2:	d1d5      	bne.n	8006d50 <HAL_ETH_TransmitFrame+0x3c>
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 8006da4:	6818      	ldr	r0, [r3, #0]
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 8006da6:	f3c1 010c 	ubfx	r1, r1, #0, #13
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8006daa:	68dc      	ldr	r4, [r3, #12]
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 8006dac:	f040 5040 	orr.w	r0, r0, #805306368	; 0x30000000
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 8006db0:	6059      	str	r1, [r3, #4]
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 8006db2:	6018      	str	r0, [r3, #0]
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8006db4:	6819      	ldr	r1, [r3, #0]
 8006db6:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 8006dba:	6019      	str	r1, [r3, #0]
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8006dbc:	62d4      	str	r4, [r2, #44]	; 0x2c
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8006dbe:	6813      	ldr	r3, [r2, #0]
 8006dc0:	f241 0114 	movw	r1, #4116	; 0x1014
 8006dc4:	5858      	ldr	r0, [r3, r1]
 8006dc6:	0740      	lsls	r0, r0, #29
 8006dc8:	d505      	bpl.n	8006dd6 <HAL_ETH_TransmitFrame+0xc2>
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8006dca:	2504      	movs	r5, #4
    (heth->Instance)->DMATPDR = 0;
 8006dcc:	f241 0004 	movw	r0, #4100	; 0x1004
 8006dd0:	2400      	movs	r4, #0
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8006dd2:	505d      	str	r5, [r3, r1]
    (heth->Instance)->DMATPDR = 0;
 8006dd4:	501c      	str	r4, [r3, r0]
  __HAL_UNLOCK(heth);
 8006dd6:	2300      	movs	r3, #0
  heth->State = HAL_ETH_STATE_READY;
 8006dd8:	2101      	movs	r1, #1
  return HAL_OK;
 8006dda:	4618      	mov	r0, r3
  heth->State = HAL_ETH_STATE_READY;
 8006ddc:	f882 1044 	strb.w	r1, [r2, #68]	; 0x44
  __HAL_UNLOCK(heth);
 8006de0:	f882 3045 	strb.w	r3, [r2, #69]	; 0x45
}
 8006de4:	bcf0      	pop	{r4, r5, r6, r7}
 8006de6:	4770      	bx	lr
  __HAL_LOCK(heth);
 8006de8:	2002      	movs	r0, #2
}
 8006dea:	4770      	bx	lr
    heth->State = HAL_ETH_STATE_BUSY_TX;
 8006dec:	2112      	movs	r1, #18
    __HAL_UNLOCK(heth);
 8006dee:	2300      	movs	r3, #0
    heth->State = HAL_ETH_STATE_BUSY_TX;
 8006df0:	f882 1044 	strb.w	r1, [r2, #68]	; 0x44
    __HAL_UNLOCK(heth);
 8006df4:	f882 3045 	strb.w	r3, [r2, #69]	; 0x45
}
 8006df8:	bcf0      	pop	{r4, r5, r6, r7}
 8006dfa:	4770      	bx	lr
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 8006dfc:	681c      	ldr	r4, [r3, #0]
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 8006dfe:	605e      	str	r6, [r3, #4]
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 8006e00:	f044 5480 	orr.w	r4, r4, #268435456	; 0x10000000
 8006e04:	601c      	str	r4, [r3, #0]
 8006e06:	e7bc      	b.n	8006d82 <HAL_ETH_TransmitFrame+0x6e>
 8006e08:	ac02b00b 	.word	0xac02b00b
 8006e0c:	fffffa0c 	.word	0xfffffa0c

08006e10 <HAL_ETH_GetReceivedFrame_IT>:
  __HAL_LOCK(heth);
 8006e10:	f890 2045 	ldrb.w	r2, [r0, #69]	; 0x45
 8006e14:	2a01      	cmp	r2, #1
 8006e16:	d032      	beq.n	8006e7e <HAL_ETH_GetReceivedFrame_IT+0x6e>
 8006e18:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8006e1a:	4603      	mov	r3, r0
 8006e1c:	2101      	movs	r1, #1
  uint32_t descriptorscancounter = 0;
 8006e1e:	2000      	movs	r0, #0
{
 8006e20:	b470      	push	{r4, r5, r6}
  heth->State = HAL_ETH_STATE_BUSY;
 8006e22:	2402      	movs	r4, #2
  __HAL_LOCK(heth);
 8006e24:	f883 1045 	strb.w	r1, [r3, #69]	; 0x45
      heth->RxFrameInfos.SegCount = 1;   
 8006e28:	460d      	mov	r5, r1
  heth->State = HAL_ETH_STATE_BUSY;
 8006e2a:	f883 4044 	strb.w	r4, [r3, #68]	; 0x44
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 8006e2e:	6811      	ldr	r1, [r2, #0]
 8006e30:	2900      	cmp	r1, #0
 8006e32:	db17      	blt.n	8006e64 <HAL_ETH_GetReceivedFrame_IT+0x54>
 8006e34:	2804      	cmp	r0, #4
    descriptorscancounter++;
 8006e36:	f100 0001 	add.w	r0, r0, #1
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 8006e3a:	d013      	beq.n	8006e64 <HAL_ETH_GetReceivedFrame_IT+0x54>
    if((heth->RxDesc->Status & (ETH_DMARXDESC_FS | ETH_DMARXDESC_LS)) == (uint32_t)ETH_DMARXDESC_FS)
 8006e3c:	6811      	ldr	r1, [r2, #0]
 8006e3e:	68d4      	ldr	r4, [r2, #12]
 8006e40:	f401 7140 	and.w	r1, r1, #768	; 0x300
 8006e44:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8006e48:	d014      	beq.n	8006e74 <HAL_ETH_GetReceivedFrame_IT+0x64>
    else if ((heth->RxDesc->Status & (ETH_DMARXDESC_LS | ETH_DMARXDESC_FS)) == (uint32_t)RESET)
 8006e4a:	6816      	ldr	r6, [r2, #0]
 8006e4c:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8006e4e:	f416 7f40 	tst.w	r6, #768	; 0x300
 8006e52:	f101 0101 	add.w	r1, r1, #1
 8006e56:	d114      	bne.n	8006e82 <HAL_ETH_GetReceivedFrame_IT+0x72>
        heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 8006e58:	4622      	mov	r2, r4
      (heth->RxFrameInfos.SegCount)++;
 8006e5a:	6399      	str	r1, [r3, #56]	; 0x38
      heth->RxDesc = (ETH_DMADescTypeDef*)(heth->RxDesc->Buffer2NextDescAddr);
 8006e5c:	629c      	str	r4, [r3, #40]	; 0x28
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 8006e5e:	6811      	ldr	r1, [r2, #0]
 8006e60:	2900      	cmp	r1, #0
 8006e62:	dae7      	bge.n	8006e34 <HAL_ETH_GetReceivedFrame_IT+0x24>
  heth->State = HAL_ETH_STATE_READY;
 8006e64:	2001      	movs	r0, #1
  __HAL_UNLOCK(heth);
 8006e66:	2200      	movs	r2, #0
  heth->State = HAL_ETH_STATE_READY;
 8006e68:	f883 0044 	strb.w	r0, [r3, #68]	; 0x44
  __HAL_UNLOCK(heth);
 8006e6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
}
 8006e70:	bc70      	pop	{r4, r5, r6}
 8006e72:	4770      	bx	lr
      heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 8006e74:	631a      	str	r2, [r3, #48]	; 0x30
        heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 8006e76:	4622      	mov	r2, r4
      heth->RxFrameInfos.SegCount = 1;   
 8006e78:	639d      	str	r5, [r3, #56]	; 0x38
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8006e7a:	629c      	str	r4, [r3, #40]	; 0x28
 8006e7c:	e7ef      	b.n	8006e5e <HAL_ETH_GetReceivedFrame_IT+0x4e>
  __HAL_LOCK(heth);
 8006e7e:	2002      	movs	r0, #2
}
 8006e80:	4770      	bx	lr
      if ((heth->RxFrameInfos.SegCount) == 1)
 8006e82:	2901      	cmp	r1, #1
      (heth->RxFrameInfos.SegCount)++;
 8006e84:	e9c3 210d 	strd	r2, r1, [r3, #52]	; 0x34
      if ((heth->RxFrameInfos.SegCount) == 1)
 8006e88:	d010      	beq.n	8006eac <HAL_ETH_GetReceivedFrame_IT+0x9c>
 8006e8a:	6b19      	ldr	r1, [r3, #48]	; 0x30
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4;
 8006e8c:	6812      	ldr	r2, [r2, #0]
      heth->State = HAL_ETH_STATE_READY;
 8006e8e:	2501      	movs	r5, #1
      heth->RxFrameInfos.buffer =((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 8006e90:	6888      	ldr	r0, [r1, #8]
      __HAL_UNLOCK(heth);
 8006e92:	2100      	movs	r1, #0
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4;
 8006e94:	f3c2 420d 	ubfx	r2, r2, #16, #14
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8006e98:	629c      	str	r4, [r3, #40]	; 0x28
      heth->RxFrameInfos.buffer =((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 8006e9a:	6418      	str	r0, [r3, #64]	; 0x40
      return HAL_OK;
 8006e9c:	4608      	mov	r0, r1
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4;
 8006e9e:	3a04      	subs	r2, #4
      heth->State = HAL_ETH_STATE_READY;
 8006ea0:	f883 5044 	strb.w	r5, [r3, #68]	; 0x44
      __HAL_UNLOCK(heth);
 8006ea4:	f883 1045 	strb.w	r1, [r3, #69]	; 0x45
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4;
 8006ea8:	63da      	str	r2, [r3, #60]	; 0x3c
      return HAL_OK;
 8006eaa:	e7e1      	b.n	8006e70 <HAL_ETH_GetReceivedFrame_IT+0x60>
        heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 8006eac:	4611      	mov	r1, r2
 8006eae:	631a      	str	r2, [r3, #48]	; 0x30
 8006eb0:	e7ec      	b.n	8006e8c <HAL_ETH_GetReceivedFrame_IT+0x7c>
 8006eb2:	bf00      	nop

08006eb4 <HAL_ETH_TxCpltCallback>:
 8006eb4:	4770      	bx	lr
 8006eb6:	bf00      	nop

08006eb8 <HAL_ETH_ErrorCallback>:
 8006eb8:	4770      	bx	lr
 8006eba:	bf00      	nop

08006ebc <HAL_ETH_IRQHandler>:
{
 8006ebc:	b570      	push	{r4, r5, r6, lr}
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 8006ebe:	6803      	ldr	r3, [r0, #0]
 8006ec0:	f241 0614 	movw	r6, #4116	; 0x1014
{
 8006ec4:	4604      	mov	r4, r0
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 8006ec6:	599d      	ldr	r5, [r3, r6]
 8006ec8:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8006ecc:	d123      	bne.n	8006f16 <HAL_ETH_IRQHandler+0x5a>
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T)) 
 8006ece:	599a      	ldr	r2, [r3, r6]
 8006ed0:	07d2      	lsls	r2, r2, #31
 8006ed2:	d416      	bmi.n	8006f02 <HAL_ETH_IRQHandler+0x46>
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 8006ed4:	f241 0514 	movw	r5, #4116	; 0x1014
 8006ed8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8006edc:	515a      	str	r2, [r3, r5]
  if(__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 8006ede:	595b      	ldr	r3, [r3, r5]
 8006ee0:	041b      	lsls	r3, r3, #16
 8006ee2:	d400      	bmi.n	8006ee6 <HAL_ETH_IRQHandler+0x2a>
}
 8006ee4:	bd70      	pop	{r4, r5, r6, pc}
    HAL_ETH_ErrorCallback(heth);
 8006ee6:	4620      	mov	r0, r4
 8006ee8:	f7ff ffe6 	bl	8006eb8 <HAL_ETH_ErrorCallback>
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 8006eec:	6821      	ldr	r1, [r4, #0]
 8006eee:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    heth->State = HAL_ETH_STATE_READY;
 8006ef2:	2201      	movs	r2, #1
    __HAL_UNLOCK(heth);
 8006ef4:	2300      	movs	r3, #0
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 8006ef6:	5148      	str	r0, [r1, r5]
    heth->State = HAL_ETH_STATE_READY;
 8006ef8:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
    __HAL_UNLOCK(heth);
 8006efc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
}
 8006f00:	bd70      	pop	{r4, r5, r6, pc}
    HAL_ETH_TxCpltCallback(heth);
 8006f02:	f7ff ffd7 	bl	8006eb4 <HAL_ETH_TxCpltCallback>
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 8006f06:	2201      	movs	r2, #1
 8006f08:	6823      	ldr	r3, [r4, #0]
 8006f0a:	519a      	str	r2, [r3, r6]
    heth->State = HAL_ETH_STATE_READY;
 8006f0c:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
    __HAL_UNLOCK(heth);
 8006f10:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
 8006f14:	e7de      	b.n	8006ed4 <HAL_ETH_IRQHandler+0x18>
    HAL_ETH_RxCpltCallback(heth);
 8006f16:	f008 f91d 	bl	800f154 <HAL_ETH_RxCpltCallback>
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 8006f1a:	6823      	ldr	r3, [r4, #0]
 8006f1c:	2040      	movs	r0, #64	; 0x40
    heth->State = HAL_ETH_STATE_READY;
 8006f1e:	2101      	movs	r1, #1
    __HAL_UNLOCK(heth);
 8006f20:	2200      	movs	r2, #0
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 8006f22:	5198      	str	r0, [r3, r6]
    heth->State = HAL_ETH_STATE_READY;
 8006f24:	f884 1044 	strb.w	r1, [r4, #68]	; 0x44
    __HAL_UNLOCK(heth);
 8006f28:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8006f2c:	e7d2      	b.n	8006ed4 <HAL_ETH_IRQHandler+0x18>
 8006f2e:	bf00      	nop

08006f30 <HAL_ETH_ReadPHYRegister>:
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
 8006f30:	8a03      	ldrh	r3, [r0, #16]
 8006f32:	2b20      	cmp	r3, #32
{
 8006f34:	b570      	push	{r4, r5, r6, lr}
 8006f36:	4604      	mov	r4, r0
 8006f38:	460d      	mov	r5, r1
 8006f3a:	4616      	mov	r6, r2
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
 8006f3c:	d833      	bhi.n	8006fa6 <HAL_ETH_ReadPHYRegister+0x76>
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 8006f3e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8006f42:	2b82      	cmp	r3, #130	; 0x82
 8006f44:	d038      	beq.n	8006fb8 <HAL_ETH_ReadPHYRegister+0x88>
  tmpreg = heth->Instance->MACMIIAR;
 8006f46:	6820      	ldr	r0, [r4, #0]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 8006f48:	01ab      	lsls	r3, r5, #6
  heth->State = HAL_ETH_STATE_BUSY_RD;
 8006f4a:	2282      	movs	r2, #130	; 0x82
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 8006f4c:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
  heth->State = HAL_ETH_STATE_BUSY_RD;
 8006f50:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
  tmpreg |=(((uint32_t)heth->Init.PhyAddress << 11) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8006f54:	8a22      	ldrh	r2, [r4, #16]
 8006f56:	f043 0301 	orr.w	r3, r3, #1
  tmpreg = heth->Instance->MACMIIAR;
 8006f5a:	6901      	ldr	r1, [r0, #16]
  tmpreg |=(((uint32_t)heth->Init.PhyAddress << 11) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8006f5c:	02d2      	lsls	r2, r2, #11
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 8006f5e:	f001 011c 	and.w	r1, r1, #28
  tmpreg |=(((uint32_t)heth->Init.PhyAddress << 11) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8006f62:	b292      	uxth	r2, r2
 8006f64:	430b      	orrs	r3, r1
  tmpreg |= ETH_MACMIIAR_MB;                                            /* Set the MII Busy bit         */
 8006f66:	4313      	orrs	r3, r2
  heth->Instance->MACMIIAR = tmpreg;
 8006f68:	6103      	str	r3, [r0, #16]
  tickstart = HAL_GetTick();
 8006f6a:	f7fd fea7 	bl	8004cbc <HAL_GetTick>
 8006f6e:	4605      	mov	r5, r0
 8006f70:	e004      	b.n	8006f7c <HAL_ETH_ReadPHYRegister+0x4c>
    tmpreg = heth->Instance->MACMIIAR;
 8006f72:	6823      	ldr	r3, [r4, #0]
 8006f74:	6918      	ldr	r0, [r3, #16]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8006f76:	f010 0001 	ands.w	r0, r0, #1
 8006f7a:	d00d      	beq.n	8006f98 <HAL_ETH_ReadPHYRegister+0x68>
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 8006f7c:	f7fd fe9e 	bl	8004cbc <HAL_GetTick>
 8006f80:	1b40      	subs	r0, r0, r5
 8006f82:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 8006f86:	d3f4      	bcc.n	8006f72 <HAL_ETH_ReadPHYRegister+0x42>
      heth->State= HAL_ETH_STATE_READY;
 8006f88:	2201      	movs	r2, #1
      __HAL_UNLOCK(heth);
 8006f8a:	2300      	movs	r3, #0
      return HAL_TIMEOUT;
 8006f8c:	2003      	movs	r0, #3
      heth->State= HAL_ETH_STATE_READY;
 8006f8e:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
      __HAL_UNLOCK(heth);
 8006f92:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
}
 8006f96:	bd70      	pop	{r4, r5, r6, pc}
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8006f98:	695b      	ldr	r3, [r3, #20]
  heth->State = HAL_ETH_STATE_READY;
 8006f9a:	2201      	movs	r2, #1
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8006f9c:	b29b      	uxth	r3, r3
 8006f9e:	6033      	str	r3, [r6, #0]
  heth->State = HAL_ETH_STATE_READY;
 8006fa0:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
}
 8006fa4:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
 8006fa6:	f240 5116 	movw	r1, #1302	; 0x516
 8006faa:	4804      	ldr	r0, [pc, #16]	; (8006fbc <HAL_ETH_ReadPHYRegister+0x8c>)
 8006fac:	f7fb fc02 	bl	80027b4 <assert_failed>
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 8006fb0:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8006fb4:	2b82      	cmp	r3, #130	; 0x82
 8006fb6:	d1c6      	bne.n	8006f46 <HAL_ETH_ReadPHYRegister+0x16>
    return HAL_BUSY;
 8006fb8:	2002      	movs	r0, #2
}
 8006fba:	bd70      	pop	{r4, r5, r6, pc}
 8006fbc:	0802495c 	.word	0x0802495c

08006fc0 <HAL_ETH_WritePHYRegister>:
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
 8006fc0:	8a03      	ldrh	r3, [r0, #16]
 8006fc2:	2b20      	cmp	r3, #32
{
 8006fc4:	b570      	push	{r4, r5, r6, lr}
 8006fc6:	4604      	mov	r4, r0
 8006fc8:	460d      	mov	r5, r1
 8006fca:	4616      	mov	r6, r2
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
 8006fcc:	d832      	bhi.n	8007034 <HAL_ETH_WritePHYRegister+0x74>
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 8006fce:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8006fd2:	2b42      	cmp	r3, #66	; 0x42
 8006fd4:	d037      	beq.n	8007046 <HAL_ETH_WritePHYRegister+0x86>
  tmpreg = heth->Instance->MACMIIAR;
 8006fd6:	6821      	ldr	r1, [r4, #0]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 8006fd8:	01ab      	lsls	r3, r5, #6
  heth->State = HAL_ETH_STATE_BUSY_WR;
 8006fda:	2242      	movs	r2, #66	; 0x42
 8006fdc:	b2b6      	uxth	r6, r6
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 8006fde:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
  heth->State = HAL_ETH_STATE_BUSY_WR;
 8006fe2:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
  tmpreg |=(((uint32_t)heth->Init.PhyAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8006fe6:	8a22      	ldrh	r2, [r4, #16]
 8006fe8:	f043 0303 	orr.w	r3, r3, #3
  tmpreg = heth->Instance->MACMIIAR;
 8006fec:	6908      	ldr	r0, [r1, #16]
  tmpreg |=(((uint32_t)heth->Init.PhyAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8006fee:	02d2      	lsls	r2, r2, #11
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8006ff0:	614e      	str	r6, [r1, #20]
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 8006ff2:	f000 001c 	and.w	r0, r0, #28
  tmpreg |=(((uint32_t)heth->Init.PhyAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8006ff6:	b292      	uxth	r2, r2
 8006ff8:	4303      	orrs	r3, r0
  tmpreg |= ETH_MACMIIAR_MB;                                          /* Set the MII Busy bit */
 8006ffa:	4313      	orrs	r3, r2
  heth->Instance->MACMIIAR = tmpreg;
 8006ffc:	610b      	str	r3, [r1, #16]
  tickstart = HAL_GetTick();
 8006ffe:	f7fd fe5d 	bl	8004cbc <HAL_GetTick>
 8007002:	4605      	mov	r5, r0
 8007004:	e004      	b.n	8007010 <HAL_ETH_WritePHYRegister+0x50>
    tmpreg = heth->Instance->MACMIIAR;
 8007006:	6823      	ldr	r3, [r4, #0]
 8007008:	6918      	ldr	r0, [r3, #16]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800700a:	f010 0001 	ands.w	r0, r0, #1
 800700e:	d00d      	beq.n	800702c <HAL_ETH_WritePHYRegister+0x6c>
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 8007010:	f7fd fe54 	bl	8004cbc <HAL_GetTick>
 8007014:	1b40      	subs	r0, r0, r5
 8007016:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 800701a:	d3f4      	bcc.n	8007006 <HAL_ETH_WritePHYRegister+0x46>
      heth->State= HAL_ETH_STATE_READY;
 800701c:	2201      	movs	r2, #1
      __HAL_UNLOCK(heth);
 800701e:	2300      	movs	r3, #0
      return HAL_TIMEOUT;
 8007020:	2003      	movs	r0, #3
      heth->State= HAL_ETH_STATE_READY;
 8007022:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
      __HAL_UNLOCK(heth);
 8007026:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
}
 800702a:	bd70      	pop	{r4, r5, r6, pc}
  heth->State = HAL_ETH_STATE_READY;
 800702c:	2301      	movs	r3, #1
 800702e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
}
 8007032:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
 8007034:	f240 515e 	movw	r1, #1374	; 0x55e
 8007038:	4804      	ldr	r0, [pc, #16]	; (800704c <HAL_ETH_WritePHYRegister+0x8c>)
 800703a:	f7fb fbbb 	bl	80027b4 <assert_failed>
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 800703e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8007042:	2b42      	cmp	r3, #66	; 0x42
 8007044:	d1c7      	bne.n	8006fd6 <HAL_ETH_WritePHYRegister+0x16>
    return HAL_BUSY;
 8007046:	2002      	movs	r0, #2
}
 8007048:	bd70      	pop	{r4, r5, r6, pc}
 800704a:	bf00      	nop
 800704c:	0802495c 	.word	0x0802495c

08007050 <HAL_ETH_Init>:
{
 8007050:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t tempreg = 0, phyreg = 0;
 8007052:	2300      	movs	r3, #0
{
 8007054:	b083      	sub	sp, #12
  uint32_t tempreg = 0, phyreg = 0;
 8007056:	9300      	str	r3, [sp, #0]
  if(heth == NULL)
 8007058:	2800      	cmp	r0, #0
 800705a:	f000 80bb 	beq.w	80071d4 <HAL_ETH_Init+0x184>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
 800705e:	6843      	ldr	r3, [r0, #4]
 8007060:	4604      	mov	r4, r0
 8007062:	2b01      	cmp	r3, #1
 8007064:	f200 8092 	bhi.w	800718c <HAL_ETH_Init+0x13c>
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
 8007068:	69a3      	ldr	r3, [r4, #24]
 800706a:	2b01      	cmp	r3, #1
 800706c:	f200 8085 	bhi.w	800717a <HAL_ETH_Init+0x12a>
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
 8007070:	69e3      	ldr	r3, [r4, #28]
 8007072:	2b01      	cmp	r3, #1
 8007074:	d878      	bhi.n	8007168 <HAL_ETH_Init+0x118>
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
 8007076:	6a23      	ldr	r3, [r4, #32]
 8007078:	f433 0300 	bics.w	r3, r3, #8388608	; 0x800000
 800707c:	f040 8095 	bne.w	80071aa <HAL_ETH_Init+0x15a>
  if(heth->State == HAL_ETH_STATE_RESET)
 8007080:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8007084:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8007088:	2b00      	cmp	r3, #0
 800708a:	f000 8088 	beq.w	800719e <HAL_ETH_Init+0x14e>
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800708e:	4b90      	ldr	r3, [pc, #576]	; (80072d0 <HAL_ETH_Init+0x280>)
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 8007090:	6821      	ldr	r1, [r4, #0]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007092:	6c5a      	ldr	r2, [r3, #68]	; 0x44
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8007094:	488f      	ldr	r0, [pc, #572]	; (80072d4 <HAL_ETH_Init+0x284>)
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 8007096:	f501 5180 	add.w	r1, r1, #4096	; 0x1000
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800709a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800709e:	645a      	str	r2, [r3, #68]	; 0x44
 80070a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80070a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80070a6:	9301      	str	r3, [sp, #4]
 80070a8:	9b01      	ldr	r3, [sp, #4]
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80070aa:	6843      	ldr	r3, [r0, #4]
 80070ac:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80070b0:	6043      	str	r3, [r0, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80070b2:	6843      	ldr	r3, [r0, #4]
 80070b4:	6a22      	ldr	r2, [r4, #32]
 80070b6:	4313      	orrs	r3, r2
 80070b8:	6043      	str	r3, [r0, #4]
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 80070ba:	680b      	ldr	r3, [r1, #0]
 80070bc:	f043 0301 	orr.w	r3, r3, #1
 80070c0:	600b      	str	r3, [r1, #0]
  tickstart = HAL_GetTick();
 80070c2:	f7fd fdfb 	bl	8004cbc <HAL_GetTick>
 80070c6:	4605      	mov	r5, r0
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 80070c8:	e005      	b.n	80070d6 <HAL_ETH_Init+0x86>
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 80070ca:	f7fd fdf7 	bl	8004cbc <HAL_GetTick>
 80070ce:	1b40      	subs	r0, r0, r5
 80070d0:	f5b0 7ffa 	cmp.w	r0, #500	; 0x1f4
 80070d4:	d875      	bhi.n	80071c2 <HAL_ETH_Init+0x172>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 80070d6:	6823      	ldr	r3, [r4, #0]
 80070d8:	f503 5280 	add.w	r2, r3, #4096	; 0x1000
 80070dc:	6812      	ldr	r2, [r2, #0]
 80070de:	07d0      	lsls	r0, r2, #31
 80070e0:	d4f3      	bmi.n	80070ca <HAL_ETH_Init+0x7a>
  tempreg = (heth->Instance)->MACMIIAR;
 80070e2:	691d      	ldr	r5, [r3, #16]
  hclk = HAL_RCC_GetHCLKFreq();
 80070e4:	f002 fd04 	bl	8009af0 <HAL_RCC_GetHCLKFreq>
  if((hclk >= 20000000)&&(hclk < 35000000))
 80070e8:	4b7b      	ldr	r3, [pc, #492]	; (80072d8 <HAL_ETH_Init+0x288>)
 80070ea:	4a7c      	ldr	r2, [pc, #496]	; (80072dc <HAL_ETH_Init+0x28c>)
  tempreg &= ETH_MACMIIAR_CR_MASK;
 80070ec:	f025 051c 	bic.w	r5, r5, #28
  if((hclk >= 20000000)&&(hclk < 35000000))
 80070f0:	4403      	add	r3, r0
 80070f2:	4293      	cmp	r3, r2
 80070f4:	d972      	bls.n	80071dc <HAL_ETH_Init+0x18c>
  else if((hclk >= 35000000)&&(hclk < 60000000))
 80070f6:	4b7a      	ldr	r3, [pc, #488]	; (80072e0 <HAL_ETH_Init+0x290>)
 80070f8:	4a7a      	ldr	r2, [pc, #488]	; (80072e4 <HAL_ETH_Init+0x294>)
 80070fa:	4403      	add	r3, r0
 80070fc:	4293      	cmp	r3, r2
 80070fe:	d87a      	bhi.n	80071f6 <HAL_ETH_Init+0x1a6>
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8007100:	f045 050c 	orr.w	r5, r5, #12
  (heth->Instance)->MACMIIAR = (uint32_t)tempreg;
 8007104:	6823      	ldr	r3, [r4, #0]
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 8007106:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800710a:	2100      	movs	r1, #0
 800710c:	4620      	mov	r0, r4
  (heth->Instance)->MACMIIAR = (uint32_t)tempreg;
 800710e:	611d      	str	r5, [r3, #16]
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 8007110:	f7ff ff56 	bl	8006fc0 <HAL_ETH_WritePHYRegister>
 8007114:	4605      	mov	r5, r0
 8007116:	2800      	cmp	r0, #0
 8007118:	d163      	bne.n	80071e2 <HAL_ETH_Init+0x192>
  HAL_Delay(PHY_RESET_DELAY);
 800711a:	20ff      	movs	r0, #255	; 0xff
 800711c:	f7fd fdd4 	bl	8004cc8 <HAL_Delay>
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8007120:	6863      	ldr	r3, [r4, #4]
 8007122:	2b00      	cmp	r3, #0
 8007124:	d176      	bne.n	8007214 <HAL_ETH_Init+0x1c4>
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
 8007126:	68a3      	ldr	r3, [r4, #8]
 8007128:	f433 4380 	bics.w	r3, r3, #16384	; 0x4000
 800712c:	f040 8098 	bne.w	8007260 <HAL_ETH_Init+0x210>
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
 8007130:	68e3      	ldr	r3, [r4, #12]
 8007132:	f433 6200 	bics.w	r2, r3, #2048	; 0x800
 8007136:	f040 808c 	bne.w	8007252 <HAL_ETH_Init+0x202>
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 800713a:	08db      	lsrs	r3, r3, #3
                                                (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 800713c:	68a2      	ldr	r2, [r4, #8]
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 800713e:	2100      	movs	r1, #0
 8007140:	4620      	mov	r0, r4
 8007142:	ea43 0252 	orr.w	r2, r3, r2, lsr #1
 8007146:	b292      	uxth	r2, r2
 8007148:	f7ff ff3a 	bl	8006fc0 <HAL_ETH_WritePHYRegister>
 800714c:	2800      	cmp	r0, #0
 800714e:	d148      	bne.n	80071e2 <HAL_ETH_Init+0x192>
    HAL_Delay(PHY_CONFIG_DELAY);
 8007150:	f640 70ff 	movw	r0, #4095	; 0xfff
 8007154:	f7fd fdb8 	bl	8004cc8 <HAL_Delay>
  ETH_MACDMAConfig(heth, err);
 8007158:	2100      	movs	r1, #0
 800715a:	4620      	mov	r0, r4
 800715c:	f7ff fcce 	bl	8006afc <ETH_MACDMAConfig>
  heth->State= HAL_ETH_STATE_READY;
 8007160:	2301      	movs	r3, #1
 8007162:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
  return HAL_OK;
 8007166:	e032      	b.n	80071ce <HAL_ETH_Init+0x17e>
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
 8007168:	21e0      	movs	r1, #224	; 0xe0
 800716a:	485f      	ldr	r0, [pc, #380]	; (80072e8 <HAL_ETH_Init+0x298>)
 800716c:	f7fb fb22 	bl	80027b4 <assert_failed>
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
 8007170:	6a23      	ldr	r3, [r4, #32]
 8007172:	f433 0300 	bics.w	r3, r3, #8388608	; 0x800000
 8007176:	d083      	beq.n	8007080 <HAL_ETH_Init+0x30>
 8007178:	e017      	b.n	80071aa <HAL_ETH_Init+0x15a>
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
 800717a:	21df      	movs	r1, #223	; 0xdf
 800717c:	485a      	ldr	r0, [pc, #360]	; (80072e8 <HAL_ETH_Init+0x298>)
 800717e:	f7fb fb19 	bl	80027b4 <assert_failed>
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
 8007182:	69e3      	ldr	r3, [r4, #28]
 8007184:	2b01      	cmp	r3, #1
 8007186:	f67f af76 	bls.w	8007076 <HAL_ETH_Init+0x26>
 800718a:	e7ed      	b.n	8007168 <HAL_ETH_Init+0x118>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
 800718c:	21de      	movs	r1, #222	; 0xde
 800718e:	4856      	ldr	r0, [pc, #344]	; (80072e8 <HAL_ETH_Init+0x298>)
 8007190:	f7fb fb10 	bl	80027b4 <assert_failed>
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
 8007194:	69a3      	ldr	r3, [r4, #24]
 8007196:	2b01      	cmp	r3, #1
 8007198:	f67f af6a 	bls.w	8007070 <HAL_ETH_Init+0x20>
 800719c:	e7ed      	b.n	800717a <HAL_ETH_Init+0x12a>
    heth->Lock = HAL_UNLOCKED;
 800719e:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
    HAL_ETH_MspInit(heth);
 80071a2:	4620      	mov	r0, r4
 80071a4:	f007 ff48 	bl	800f038 <HAL_ETH_MspInit>
 80071a8:	e771      	b.n	800708e <HAL_ETH_Init+0x3e>
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
 80071aa:	21e1      	movs	r1, #225	; 0xe1
 80071ac:	484e      	ldr	r0, [pc, #312]	; (80072e8 <HAL_ETH_Init+0x298>)
 80071ae:	f7fb fb01 	bl	80027b4 <assert_failed>
  if(heth->State == HAL_ETH_STATE_RESET)
 80071b2:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80071b6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	f47f af67 	bne.w	800708e <HAL_ETH_Init+0x3e>
 80071c0:	e7ed      	b.n	800719e <HAL_ETH_Init+0x14e>
      heth->State= HAL_ETH_STATE_TIMEOUT;
 80071c2:	2503      	movs	r5, #3
      __HAL_UNLOCK(heth);
 80071c4:	2300      	movs	r3, #0
      heth->State= HAL_ETH_STATE_TIMEOUT;
 80071c6:	f884 5044 	strb.w	r5, [r4, #68]	; 0x44
      __HAL_UNLOCK(heth);
 80071ca:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
}
 80071ce:	4628      	mov	r0, r5
 80071d0:	b003      	add	sp, #12
 80071d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_ERROR;
 80071d4:	2501      	movs	r5, #1
}
 80071d6:	4628      	mov	r0, r5
 80071d8:	b003      	add	sp, #12
 80071da:	bdf0      	pop	{r4, r5, r6, r7, pc}
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 80071dc:	f045 0508 	orr.w	r5, r5, #8
 80071e0:	e790      	b.n	8007104 <HAL_ETH_Init+0xb4>
      heth->State = HAL_ETH_STATE_READY;
 80071e2:	2501      	movs	r5, #1
      ETH_MACDMAConfig(heth, err);
 80071e4:	4620      	mov	r0, r4
 80071e6:	2101      	movs	r1, #1
 80071e8:	f7ff fc88 	bl	8006afc <ETH_MACDMAConfig>
}
 80071ec:	4628      	mov	r0, r5
      heth->State = HAL_ETH_STATE_READY;
 80071ee:	f884 5044 	strb.w	r5, [r4, #68]	; 0x44
}
 80071f2:	b003      	add	sp, #12
 80071f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  else if((hclk >= 60000000)&&(hclk < 100000000))
 80071f6:	4b3d      	ldr	r3, [pc, #244]	; (80072ec <HAL_ETH_Init+0x29c>)
 80071f8:	4a3d      	ldr	r2, [pc, #244]	; (80072f0 <HAL_ETH_Init+0x2a0>)
 80071fa:	4403      	add	r3, r0
 80071fc:	4293      	cmp	r3, r2
 80071fe:	d981      	bls.n	8007104 <HAL_ETH_Init+0xb4>
  else if((hclk >= 100000000)&&(hclk < 150000000))
 8007200:	4b3c      	ldr	r3, [pc, #240]	; (80072f4 <HAL_ETH_Init+0x2a4>)
 8007202:	4a3d      	ldr	r2, [pc, #244]	; (80072f8 <HAL_ETH_Init+0x2a8>)
 8007204:	4403      	add	r3, r0
 8007206:	4293      	cmp	r3, r2
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8007208:	bf94      	ite	ls
 800720a:	f045 0504 	orrls.w	r5, r5, #4
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 800720e:	f045 0510 	orrhi.w	r5, r5, #16
 8007212:	e777      	b.n	8007104 <HAL_ETH_Init+0xb4>
    tickstart = HAL_GetTick();
 8007214:	f7fd fd52 	bl	8004cbc <HAL_GetTick>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 8007218:	f241 3688 	movw	r6, #5000	; 0x1388
    tickstart = HAL_GetTick();
 800721c:	4607      	mov	r7, r0
 800721e:	e002      	b.n	8007226 <HAL_ETH_Init+0x1d6>
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 8007220:	9b00      	ldr	r3, [sp, #0]
 8007222:	0759      	lsls	r1, r3, #29
 8007224:	d422      	bmi.n	800726c <HAL_ETH_Init+0x21c>
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8007226:	466a      	mov	r2, sp
 8007228:	2101      	movs	r1, #1
 800722a:	4620      	mov	r0, r4
 800722c:	f7ff fe80 	bl	8006f30 <HAL_ETH_ReadPHYRegister>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 8007230:	f7fd fd44 	bl	8004cbc <HAL_GetTick>
 8007234:	1bc0      	subs	r0, r0, r7
 8007236:	42b0      	cmp	r0, r6
 8007238:	d9f2      	bls.n	8007220 <HAL_ETH_Init+0x1d0>
        ETH_MACDMAConfig(heth, err);
 800723a:	2101      	movs	r1, #1
 800723c:	4620      	mov	r0, r4
 800723e:	f7ff fc5d 	bl	8006afc <ETH_MACDMAConfig>
        heth->State= HAL_ETH_STATE_READY;
 8007242:	2201      	movs	r2, #1
        __HAL_UNLOCK(heth);
 8007244:	2300      	movs	r3, #0
        return HAL_TIMEOUT;
 8007246:	2503      	movs	r5, #3
        heth->State= HAL_ETH_STATE_READY;
 8007248:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
        __HAL_UNLOCK(heth);
 800724c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
        return HAL_TIMEOUT;
 8007250:	e7bd      	b.n	80071ce <HAL_ETH_Init+0x17e>
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
 8007252:	f44f 71e3 	mov.w	r1, #454	; 0x1c6
 8007256:	4824      	ldr	r0, [pc, #144]	; (80072e8 <HAL_ETH_Init+0x298>)
 8007258:	f7fb faac 	bl	80027b4 <assert_failed>
 800725c:	68e3      	ldr	r3, [r4, #12]
 800725e:	e76c      	b.n	800713a <HAL_ETH_Init+0xea>
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
 8007260:	f240 11c5 	movw	r1, #453	; 0x1c5
 8007264:	4820      	ldr	r0, [pc, #128]	; (80072e8 <HAL_ETH_Init+0x298>)
 8007266:	f7fb faa5 	bl	80027b4 <assert_failed>
 800726a:	e761      	b.n	8007130 <HAL_ETH_Init+0xe0>
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 800726c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8007270:	2100      	movs	r1, #0
 8007272:	4620      	mov	r0, r4
 8007274:	f7ff fea4 	bl	8006fc0 <HAL_ETH_WritePHYRegister>
 8007278:	2800      	cmp	r0, #0
 800727a:	d1b2      	bne.n	80071e2 <HAL_ETH_Init+0x192>
    tickstart = HAL_GetTick();
 800727c:	f7fd fd1e 	bl	8004cbc <HAL_GetTick>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8007280:	f241 3688 	movw	r6, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8007284:	4607      	mov	r7, r0
 8007286:	e002      	b.n	800728e <HAL_ETH_Init+0x23e>
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8007288:	9b00      	ldr	r3, [sp, #0]
 800728a:	069a      	lsls	r2, r3, #26
 800728c:	d40a      	bmi.n	80072a4 <HAL_ETH_Init+0x254>
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 800728e:	466a      	mov	r2, sp
 8007290:	2101      	movs	r1, #1
 8007292:	4620      	mov	r0, r4
 8007294:	f7ff fe4c 	bl	8006f30 <HAL_ETH_ReadPHYRegister>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8007298:	f7fd fd10 	bl	8004cbc <HAL_GetTick>
 800729c:	1bc0      	subs	r0, r0, r7
 800729e:	42b0      	cmp	r0, r6
 80072a0:	d9f2      	bls.n	8007288 <HAL_ETH_Init+0x238>
 80072a2:	e7ca      	b.n	800723a <HAL_ETH_Init+0x1ea>
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 80072a4:	466a      	mov	r2, sp
 80072a6:	211f      	movs	r1, #31
 80072a8:	4620      	mov	r0, r4
 80072aa:	f7ff fe41 	bl	8006f30 <HAL_ETH_ReadPHYRegister>
 80072ae:	2800      	cmp	r0, #0
 80072b0:	d197      	bne.n	80071e2 <HAL_ETH_Init+0x192>
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 80072b2:	9b00      	ldr	r3, [sp, #0]
 80072b4:	f013 0210 	ands.w	r2, r3, #16
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 80072b8:	bf18      	it	ne
 80072ba:	f44f 6200 	movne.w	r2, #2048	; 0x800
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 80072be:	075b      	lsls	r3, r3, #29
      (heth->Init).Speed = ETH_SPEED_10M; 
 80072c0:	bf4c      	ite	mi
 80072c2:	2300      	movmi	r3, #0
      (heth->Init).Speed = ETH_SPEED_100M;
 80072c4:	f44f 4380 	movpl.w	r3, #16384	; 0x4000
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 80072c8:	60e2      	str	r2, [r4, #12]
      (heth->Init).Speed = ETH_SPEED_100M;
 80072ca:	60a3      	str	r3, [r4, #8]
 80072cc:	e744      	b.n	8007158 <HAL_ETH_Init+0x108>
 80072ce:	bf00      	nop
 80072d0:	40023800 	.word	0x40023800
 80072d4:	40013800 	.word	0x40013800
 80072d8:	feced300 	.word	0xfeced300
 80072dc:	00e4e1bf 	.word	0x00e4e1bf
 80072e0:	fde9f140 	.word	0xfde9f140
 80072e4:	017d783f 	.word	0x017d783f
 80072e8:	0802495c 	.word	0x0802495c
 80072ec:	fc6c7900 	.word	0xfc6c7900
 80072f0:	026259ff 	.word	0x026259ff
 80072f4:	fa0a1f00 	.word	0xfa0a1f00
 80072f8:	02faf07f 	.word	0x02faf07f

080072fc <HAL_ETH_Start>:
  __HAL_LOCK(heth);
 80072fc:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 8007300:	2b01      	cmp	r3, #1
 8007302:	d039      	beq.n	8007378 <HAL_ETH_Start+0x7c>
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 8007304:	6803      	ldr	r3, [r0, #0]
  heth->State = HAL_ETH_STATE_BUSY;
 8007306:	2202      	movs	r2, #2
{  
 8007308:	b570      	push	{r4, r5, r6, lr}
  __IO uint32_t tmpreg = 0;
 800730a:	2500      	movs	r5, #0
{  
 800730c:	b082      	sub	sp, #8
  heth->State = HAL_ETH_STATE_BUSY;
 800730e:	f880 2044 	strb.w	r2, [r0, #68]	; 0x44
 8007312:	4604      	mov	r4, r0
  __IO uint32_t tmpreg = 0;
 8007314:	9501      	str	r5, [sp, #4]
  __HAL_LOCK(heth);
 8007316:	2601      	movs	r6, #1
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 8007318:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(heth);
 800731a:	f884 6045 	strb.w	r6, [r4, #69]	; 0x45
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800731e:	4630      	mov	r0, r6
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 8007320:	f042 0208 	orr.w	r2, r2, #8
 8007324:	601a      	str	r2, [r3, #0]
  tmpreg = (heth->Instance)->MACCR;
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	9301      	str	r3, [sp, #4]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800732a:	f7fd fccd 	bl	8004cc8 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 800732e:	9a01      	ldr	r2, [sp, #4]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8007330:	4630      	mov	r0, r6
  (heth->Instance)->MACCR = tmpreg;
 8007332:	6823      	ldr	r3, [r4, #0]
 8007334:	601a      	str	r2, [r3, #0]
  __IO uint32_t tmpreg = 0;
 8007336:	9500      	str	r5, [sp, #0]
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 8007338:	681a      	ldr	r2, [r3, #0]
 800733a:	f042 0204 	orr.w	r2, r2, #4
 800733e:	601a      	str	r2, [r3, #0]
  tmpreg = (heth->Instance)->MACCR;
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	9300      	str	r3, [sp, #0]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8007344:	f7fd fcc0 	bl	8004cc8 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 8007348:	6823      	ldr	r3, [r4, #0]
  ETH_FlushTransmitFIFO(heth);
 800734a:	4620      	mov	r0, r4
  (heth->Instance)->MACCR = tmpreg;
 800734c:	9a00      	ldr	r2, [sp, #0]
 800734e:	601a      	str	r2, [r3, #0]
  ETH_FlushTransmitFIFO(heth);
 8007350:	f7ff fbbe 	bl	8006ad0 <ETH_FlushTransmitFIFO>
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 8007354:	6822      	ldr	r2, [r4, #0]
 8007356:	f241 0318 	movw	r3, #4120	; 0x1018
  return HAL_OK;
 800735a:	4628      	mov	r0, r5
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 800735c:	58d1      	ldr	r1, [r2, r3]
 800735e:	f441 5100 	orr.w	r1, r1, #8192	; 0x2000
 8007362:	50d1      	str	r1, [r2, r3]
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;  
 8007364:	58d1      	ldr	r1, [r2, r3]
 8007366:	f041 0102 	orr.w	r1, r1, #2
 800736a:	50d1      	str	r1, [r2, r3]
  heth->State= HAL_ETH_STATE_READY;
 800736c:	f884 6044 	strb.w	r6, [r4, #68]	; 0x44
  __HAL_UNLOCK(heth);
 8007370:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
}
 8007374:	b002      	add	sp, #8
 8007376:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(heth);
 8007378:	2002      	movs	r0, #2
}
 800737a:	4770      	bx	lr

0800737c <HAL_ETH_Stop>:
  __HAL_LOCK(heth);
 800737c:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 8007380:	2b01      	cmp	r3, #1
 8007382:	d039      	beq.n	80073f8 <HAL_ETH_Stop+0x7c>
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 8007384:	6803      	ldr	r3, [r0, #0]
 8007386:	f241 0218 	movw	r2, #4120	; 0x1018
  heth->State = HAL_ETH_STATE_BUSY;
 800738a:	2102      	movs	r1, #2
{  
 800738c:	b570      	push	{r4, r5, r6, lr}
  heth->State = HAL_ETH_STATE_BUSY;
 800738e:	f880 1044 	strb.w	r1, [r0, #68]	; 0x44
  __HAL_LOCK(heth);
 8007392:	2601      	movs	r6, #1
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 8007394:	5899      	ldr	r1, [r3, r2]
{  
 8007396:	b082      	sub	sp, #8
  __HAL_LOCK(heth);
 8007398:	f880 6045 	strb.w	r6, [r0, #69]	; 0x45
  __IO uint32_t tmpreg = 0;
 800739c:	2500      	movs	r5, #0
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 800739e:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
 80073a2:	4604      	mov	r4, r0
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80073a4:	4630      	mov	r0, r6
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 80073a6:	5099      	str	r1, [r3, r2]
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 80073a8:	5899      	ldr	r1, [r3, r2]
 80073aa:	f021 0102 	bic.w	r1, r1, #2
 80073ae:	5099      	str	r1, [r3, r2]
  __IO uint32_t tmpreg = 0;
 80073b0:	9501      	str	r5, [sp, #4]
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE; 
 80073b2:	681a      	ldr	r2, [r3, #0]
 80073b4:	f022 0204 	bic.w	r2, r2, #4
 80073b8:	601a      	str	r2, [r3, #0]
  tmpreg = (heth->Instance)->MACCR;
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	9301      	str	r3, [sp, #4]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80073be:	f7fd fc83 	bl	8004cc8 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 80073c2:	6823      	ldr	r3, [r4, #0]
  ETH_FlushTransmitFIFO(heth);
 80073c4:	4620      	mov	r0, r4
  (heth->Instance)->MACCR = tmpreg;
 80073c6:	9a01      	ldr	r2, [sp, #4]
 80073c8:	601a      	str	r2, [r3, #0]
  ETH_FlushTransmitFIFO(heth);
 80073ca:	f7ff fb81 	bl	8006ad0 <ETH_FlushTransmitFIFO>
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 80073ce:	6823      	ldr	r3, [r4, #0]
  __IO uint32_t tmpreg = 0;
 80073d0:	9500      	str	r5, [sp, #0]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80073d2:	4630      	mov	r0, r6
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 80073d4:	681a      	ldr	r2, [r3, #0]
 80073d6:	f022 0208 	bic.w	r2, r2, #8
 80073da:	601a      	str	r2, [r3, #0]
  tmpreg = (heth->Instance)->MACCR;
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	9300      	str	r3, [sp, #0]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80073e0:	f7fd fc72 	bl	8004cc8 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 80073e4:	9a00      	ldr	r2, [sp, #0]
  return HAL_OK;
 80073e6:	4628      	mov	r0, r5
  (heth->Instance)->MACCR = tmpreg;
 80073e8:	6823      	ldr	r3, [r4, #0]
 80073ea:	601a      	str	r2, [r3, #0]
  heth->State = HAL_ETH_STATE_READY;
 80073ec:	f884 6044 	strb.w	r6, [r4, #68]	; 0x44
  __HAL_UNLOCK(heth);
 80073f0:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
}
 80073f4:	b002      	add	sp, #8
 80073f6:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(heth);
 80073f8:	2002      	movs	r0, #2
}
 80073fa:	4770      	bx	lr

080073fc <HAL_ETH_ConfigMAC>:
{
 80073fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(heth);
 80073fe:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 8007402:	2b01      	cmp	r3, #1
 8007404:	f000 8242 	beq.w	800788c <HAL_ETH_ConfigMAC+0x490>
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
 8007408:	6883      	ldr	r3, [r0, #8]
 800740a:	460c      	mov	r4, r1
  heth->State= HAL_ETH_STATE_BUSY;
 800740c:	2202      	movs	r2, #2
  __HAL_LOCK(heth);
 800740e:	2101      	movs	r1, #1
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
 8007410:	f433 4380 	bics.w	r3, r3, #16384	; 0x4000
 8007414:	4605      	mov	r5, r0
  __HAL_LOCK(heth);
 8007416:	f880 1045 	strb.w	r1, [r0, #69]	; 0x45
  heth->State= HAL_ETH_STATE_BUSY;
 800741a:	f880 2044 	strb.w	r2, [r0, #68]	; 0x44
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
 800741e:	f040 8207 	bne.w	8007830 <HAL_ETH_ConfigMAC+0x434>
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode)); 
 8007422:	68eb      	ldr	r3, [r5, #12]
 8007424:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 8007428:	f040 8114 	bne.w	8007654 <HAL_ETH_ConfigMAC+0x258>
  if (macconf != NULL)
 800742c:	2c00      	cmp	r4, #0
 800742e:	f000 8119 	beq.w	8007664 <HAL_ETH_ConfigMAC+0x268>
    assert_param(IS_ETH_WATCHDOG(macconf->Watchdog));
 8007432:	6823      	ldr	r3, [r4, #0]
 8007434:	f433 0300 	bics.w	r3, r3, #8388608	; 0x800000
 8007438:	f040 8139 	bne.w	80076ae <HAL_ETH_ConfigMAC+0x2b2>
    assert_param(IS_ETH_JABBER(macconf->Jabber));
 800743c:	6863      	ldr	r3, [r4, #4]
 800743e:	f433 0380 	bics.w	r3, r3, #4194304	; 0x400000
 8007442:	f040 816b 	bne.w	800771c <HAL_ETH_ConfigMAC+0x320>
    assert_param(IS_ETH_INTER_FRAME_GAP(macconf->InterFrameGap));
 8007446:	68a3      	ldr	r3, [r4, #8]
 8007448:	f423 23c0 	bic.w	r3, r3, #393216	; 0x60000
 800744c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007450:	d002      	beq.n	8007458 <HAL_ETH_ConfigMAC+0x5c>
 8007452:	2b00      	cmp	r3, #0
 8007454:	f040 821c 	bne.w	8007890 <HAL_ETH_ConfigMAC+0x494>
    assert_param(IS_ETH_CARRIER_SENSE(macconf->CarrierSense));
 8007458:	68e3      	ldr	r3, [r4, #12]
 800745a:	f433 3380 	bics.w	r3, r3, #65536	; 0x10000
 800745e:	f040 8152 	bne.w	8007706 <HAL_ETH_ConfigMAC+0x30a>
    assert_param(IS_ETH_RECEIVE_OWN(macconf->ReceiveOwn));
 8007462:	6923      	ldr	r3, [r4, #16]
 8007464:	f433 5300 	bics.w	r3, r3, #8192	; 0x2000
 8007468:	f040 8142 	bne.w	80076f0 <HAL_ETH_ConfigMAC+0x2f4>
    assert_param(IS_ETH_LOOPBACK_MODE(macconf->LoopbackMode));
 800746c:	6963      	ldr	r3, [r4, #20]
 800746e:	f433 5380 	bics.w	r3, r3, #4096	; 0x1000
 8007472:	f040 8132 	bne.w	80076da <HAL_ETH_ConfigMAC+0x2de>
    assert_param(IS_ETH_CHECKSUM_OFFLOAD(macconf->ChecksumOffload));
 8007476:	69a3      	ldr	r3, [r4, #24]
 8007478:	f433 6380 	bics.w	r3, r3, #1024	; 0x400
 800747c:	f040 8122 	bne.w	80076c4 <HAL_ETH_ConfigMAC+0x2c8>
    assert_param(IS_ETH_RETRY_TRANSMISSION(macconf->RetryTransmission));
 8007480:	69e3      	ldr	r3, [r4, #28]
 8007482:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 8007486:	f040 81a3 	bne.w	80077d0 <HAL_ETH_ConfigMAC+0x3d4>
    assert_param(IS_ETH_AUTOMATIC_PADCRC_STRIP(macconf->AutomaticPadCRCStrip));
 800748a:	6a23      	ldr	r3, [r4, #32]
 800748c:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8007490:	f040 818e 	bne.w	80077b0 <HAL_ETH_ConfigMAC+0x3b4>
    assert_param(IS_ETH_BACKOFF_LIMIT(macconf->BackOffLimit));
 8007494:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007496:	f033 0360 	bics.w	r3, r3, #96	; 0x60
 800749a:	f040 8193 	bne.w	80077c4 <HAL_ETH_ConfigMAC+0x3c8>
    assert_param(IS_ETH_DEFERRAL_CHECK(macconf->DeferralCheck));
 800749e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80074a0:	f033 0310 	bics.w	r3, r3, #16
 80074a4:	f040 8179 	bne.w	800779a <HAL_ETH_ConfigMAC+0x39e>
    assert_param(IS_ETH_RECEIVE_ALL(macconf->ReceiveAll));
 80074a8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80074aa:	f033 4300 	bics.w	r3, r3, #2147483648	; 0x80000000
 80074ae:	f040 819a 	bne.w	80077e6 <HAL_ETH_ConfigMAC+0x3ea>
    assert_param(IS_ETH_SOURCE_ADDR_FILTER(macconf->SourceAddrFilter));
 80074b2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80074b4:	f433 7200 	bics.w	r2, r3, #512	; 0x200
 80074b8:	d003      	beq.n	80074c2 <HAL_ETH_ConfigMAC+0xc6>
 80074ba:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80074be:	f040 81d3 	bne.w	8007868 <HAL_ETH_ConfigMAC+0x46c>
    assert_param(IS_ETH_CONTROL_FRAMES(macconf->PassControlFrames));
 80074c2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80074c4:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80074c8:	2a40      	cmp	r2, #64	; 0x40
 80074ca:	d002      	beq.n	80074d2 <HAL_ETH_ConfigMAC+0xd6>
 80074cc:	2b80      	cmp	r3, #128	; 0x80
 80074ce:	f040 81b5 	bne.w	800783c <HAL_ETH_ConfigMAC+0x440>
    assert_param(IS_ETH_BROADCAST_FRAMES_RECEPTION(macconf->BroadcastFramesReception));
 80074d2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80074d4:	f033 0320 	bics.w	r3, r3, #32
 80074d8:	f040 80de 	bne.w	8007698 <HAL_ETH_ConfigMAC+0x29c>
    assert_param(IS_ETH_DESTINATION_ADDR_FILTER(macconf->DestinationAddrFilter));
 80074dc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80074de:	f033 0308 	bics.w	r3, r3, #8
 80074e2:	f040 80cf 	bne.w	8007684 <HAL_ETH_ConfigMAC+0x288>
    assert_param(IS_ETH_PROMISCUOUS_MODE(macconf->PromiscuousMode));
 80074e6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80074e8:	2b01      	cmp	r3, #1
 80074ea:	f200 80a5 	bhi.w	8007638 <HAL_ETH_ConfigMAC+0x23c>
    assert_param(IS_ETH_MULTICAST_FRAMES_FILTER(macconf->MulticastFramesFilter));
 80074ee:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80074f0:	f240 4204 	movw	r2, #1028	; 0x404
 80074f4:	4293      	cmp	r3, r2
 80074f6:	bf18      	it	ne
 80074f8:	2b10      	cmpne	r3, #16
 80074fa:	d003      	beq.n	8007504 <HAL_ETH_ConfigMAC+0x108>
 80074fc:	f033 0304 	bics.w	r3, r3, #4
 8007500:	f040 81be 	bne.w	8007880 <HAL_ETH_ConfigMAC+0x484>
    assert_param(IS_ETH_UNICAST_FRAMES_FILTER(macconf->UnicastFramesFilter));
 8007504:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8007506:	f033 0202 	bics.w	r2, r3, #2
 800750a:	d004      	beq.n	8007516 <HAL_ETH_ConfigMAC+0x11a>
 800750c:	f240 4202 	movw	r2, #1026	; 0x402
 8007510:	4293      	cmp	r3, r2
 8007512:	f040 819e 	bne.w	8007852 <HAL_ETH_ConfigMAC+0x456>
    assert_param(IS_ETH_PAUSE_TIME(macconf->PauseTime));
 8007516:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8007518:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800751c:	f080 816e 	bcs.w	80077fc <HAL_ETH_ConfigMAC+0x400>
    assert_param(IS_ETH_ZEROQUANTA_PAUSE(macconf->ZeroQuantaPause));
 8007520:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007522:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8007526:	f040 8173 	bne.w	8007810 <HAL_ETH_ConfigMAC+0x414>
    assert_param(IS_ETH_PAUSE_LOW_THRESHOLD(macconf->PauseLowThreshold));
 800752a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800752c:	f033 0330 	bics.w	r3, r3, #48	; 0x30
 8007530:	f040 8178 	bne.w	8007824 <HAL_ETH_ConfigMAC+0x428>
    assert_param(IS_ETH_UNICAST_PAUSE_FRAME_DETECT(macconf->UnicastPauseFrameDetect));
 8007534:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8007536:	f033 0308 	bics.w	r3, r3, #8
 800753a:	f040 8123 	bne.w	8007784 <HAL_ETH_ConfigMAC+0x388>
    assert_param(IS_ETH_RECEIVE_FLOWCONTROL(macconf->ReceiveFlowControl));
 800753e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007540:	f033 0304 	bics.w	r3, r3, #4
 8007544:	f040 8113 	bne.w	800776e <HAL_ETH_ConfigMAC+0x372>
    assert_param(IS_ETH_TRANSMIT_FLOWCONTROL(macconf->TransmitFlowControl));
 8007548:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 800754a:	f033 0302 	bics.w	r3, r3, #2
 800754e:	f040 8103 	bne.w	8007758 <HAL_ETH_ConfigMAC+0x35c>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
 8007552:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8007554:	f433 3380 	bics.w	r3, r3, #65536	; 0x10000
 8007558:	f040 80f3 	bne.w	8007742 <HAL_ETH_ConfigMAC+0x346>
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
 800755c:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800755e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007562:	f080 80e8 	bcs.w	8007736 <HAL_ETH_ConfigMAC+0x33a>
                         macconf->BackOffLimit | 
 8007566:	6823      	ldr	r3, [r4, #0]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8007568:	2001      	movs	r0, #1
                         macconf->BackOffLimit | 
 800756a:	e9d4 1201 	ldrd	r1, r2, [r4, #4]
 800756e:	430b      	orrs	r3, r1
 8007570:	e9d4 6103 	ldrd	r6, r1, [r4, #12]
 8007574:	4313      	orrs	r3, r2
 8007576:	6962      	ldr	r2, [r4, #20]
 8007578:	4333      	orrs	r3, r6
 800757a:	69a6      	ldr	r6, [r4, #24]
 800757c:	430b      	orrs	r3, r1
 800757e:	69e1      	ldr	r1, [r4, #28]
 8007580:	4313      	orrs	r3, r2
 8007582:	6a22      	ldr	r2, [r4, #32]
 8007584:	4333      	orrs	r3, r6
 8007586:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007588:	430b      	orrs	r3, r1
 800758a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800758c:	4313      	orrs	r3, r2
 800758e:	68aa      	ldr	r2, [r5, #8]
 8007590:	4333      	orrs	r3, r6
    tmpreg = (heth->Instance)->MACCR;
 8007592:	682e      	ldr	r6, [r5, #0]
                         macconf->BackOffLimit | 
 8007594:	430b      	orrs	r3, r1
    tmpreg = (heth->Instance)->MACCR;
 8007596:	6837      	ldr	r7, [r6, #0]
                         macconf->BackOffLimit | 
 8007598:	68e9      	ldr	r1, [r5, #12]
 800759a:	4313      	orrs	r3, r2
    tmpreg &= ETH_MACCR_CLEAR_MASK;
 800759c:	4abf      	ldr	r2, [pc, #764]	; (800789c <HAL_ETH_ConfigMAC+0x4a0>)
                         macconf->BackOffLimit | 
 800759e:	430b      	orrs	r3, r1
    tmpreg &= ETH_MACCR_CLEAR_MASK;
 80075a0:	403a      	ands	r2, r7
     tmpreg &= ETH_MACFCR_CLEAR_MASK;
 80075a2:	f64f 7741 	movw	r7, #65345	; 0xff41
    tmpreg |= (uint32_t)(macconf->Watchdog | 
 80075a6:	4313      	orrs	r3, r2
    (heth->Instance)->MACCR = (uint32_t)tmpreg;
 80075a8:	6033      	str	r3, [r6, #0]
    tmpreg = (heth->Instance)->MACCR;
 80075aa:	6836      	ldr	r6, [r6, #0]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80075ac:	f7fd fb8c 	bl	8004cc8 <HAL_Delay>
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 80075b0:	6b21      	ldr	r1, [r4, #48]	; 0x30
     HAL_Delay(ETH_REG_WRITE_DELAY);
 80075b2:	2001      	movs	r0, #1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 80075b4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    (heth->Instance)->MACCR = tmpreg; 
 80075b6:	682a      	ldr	r2, [r5, #0]
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 80075b8:	430b      	orrs	r3, r1
                                          macconf->SourceAddrFilter |
 80075ba:	6b61      	ldr	r1, [r4, #52]	; 0x34
    (heth->Instance)->MACCR = tmpreg; 
 80075bc:	6016      	str	r6, [r2, #0]
                                          macconf->SourceAddrFilter |
 80075be:	430b      	orrs	r3, r1
                                          macconf->BroadcastFramesReception | 
 80075c0:	e9d4 160e 	ldrd	r1, r6, [r4, #56]	; 0x38
                                          macconf->PassControlFrames |
 80075c4:	430b      	orrs	r3, r1
                                          macconf->DestinationAddrFilter |
 80075c6:	6c21      	ldr	r1, [r4, #64]	; 0x40
                                          macconf->BroadcastFramesReception | 
 80075c8:	4333      	orrs	r3, r6
                                          macconf->PromiscuousMode |
 80075ca:	6c66      	ldr	r6, [r4, #68]	; 0x44
                                          macconf->DestinationAddrFilter |
 80075cc:	430b      	orrs	r3, r1
                                          macconf->MulticastFramesFilter |
 80075ce:	6ca1      	ldr	r1, [r4, #72]	; 0x48
                                          macconf->PromiscuousMode |
 80075d0:	4333      	orrs	r3, r6
                                          macconf->MulticastFramesFilter |
 80075d2:	430b      	orrs	r3, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 80075d4:	6053      	str	r3, [r2, #4]
     tmpreg = (heth->Instance)->MACFFR;
 80075d6:	6856      	ldr	r6, [r2, #4]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 80075d8:	f7fd fb76 	bl	8004cc8 <HAL_Delay>
                          macconf->ReceiveFlowControl |
 80075dc:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80075de:	6da3      	ldr	r3, [r4, #88]	; 0x58
     (heth->Instance)->MACFFR = tmpreg;
 80075e0:	682a      	ldr	r2, [r5, #0]
                          macconf->ReceiveFlowControl |
 80075e2:	430b      	orrs	r3, r1
 80075e4:	6e21      	ldr	r1, [r4, #96]	; 0x60
     (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 80075e6:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
                          macconf->ReceiveFlowControl |
 80075e8:	430b      	orrs	r3, r1
 80075ea:	6e61      	ldr	r1, [r4, #100]	; 0x64
     (heth->Instance)->MACFFR = tmpreg;
 80075ec:	6056      	str	r6, [r2, #4]
                          macconf->ReceiveFlowControl |
 80075ee:	430b      	orrs	r3, r1
 80075f0:	6ea6      	ldr	r6, [r4, #104]	; 0x68
     (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 80075f2:	6d21      	ldr	r1, [r4, #80]	; 0x50
                          macconf->ReceiveFlowControl |
 80075f4:	4333      	orrs	r3, r6
     (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 80075f6:	6090      	str	r0, [r2, #8]
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 80075f8:	6d66      	ldr	r6, [r4, #84]	; 0x54
     HAL_Delay(ETH_REG_WRITE_DELAY);
 80075fa:	2001      	movs	r0, #1
     (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 80075fc:	60d1      	str	r1, [r2, #12]
     tmpreg = (heth->Instance)->MACFCR;
 80075fe:	6991      	ldr	r1, [r2, #24]
                          macconf->ReceiveFlowControl |
 8007600:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
     tmpreg &= ETH_MACFCR_CLEAR_MASK;
 8007604:	4039      	ands	r1, r7
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 8007606:	430b      	orrs	r3, r1
     (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 8007608:	6193      	str	r3, [r2, #24]
     tmpreg = (heth->Instance)->MACFCR;
 800760a:	6996      	ldr	r6, [r2, #24]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 800760c:	f7fd fb5c 	bl	8004cc8 <HAL_Delay>
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 8007610:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
      HAL_Delay(ETH_REG_WRITE_DELAY);
 8007612:	2001      	movs	r0, #1
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 8007614:	6f21      	ldr	r1, [r4, #112]	; 0x70
     (heth->Instance)->MACFCR = tmpreg;
 8007616:	682b      	ldr	r3, [r5, #0]
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 8007618:	430a      	orrs	r2, r1
     (heth->Instance)->MACFCR = tmpreg;
 800761a:	619e      	str	r6, [r3, #24]
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 800761c:	61da      	str	r2, [r3, #28]
      tmpreg = (heth->Instance)->MACVLANTR;
 800761e:	69dc      	ldr	r4, [r3, #28]
      HAL_Delay(ETH_REG_WRITE_DELAY);
 8007620:	f7fd fb52 	bl	8004cc8 <HAL_Delay>
      (heth->Instance)->MACVLANTR = tmpreg;
 8007624:	682b      	ldr	r3, [r5, #0]
 8007626:	61dc      	str	r4, [r3, #28]
  __HAL_UNLOCK(heth);
 8007628:	2300      	movs	r3, #0
  heth->State= HAL_ETH_STATE_READY;
 800762a:	2201      	movs	r2, #1
  return HAL_OK;  
 800762c:	4618      	mov	r0, r3
  heth->State= HAL_ETH_STATE_READY;
 800762e:	f885 2044 	strb.w	r2, [r5, #68]	; 0x44
  __HAL_UNLOCK(heth);
 8007632:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
}
 8007636:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    assert_param(IS_ETH_PROMISCUOUS_MODE(macconf->PromiscuousMode));
 8007638:	f240 6123 	movw	r1, #1571	; 0x623
 800763c:	4898      	ldr	r0, [pc, #608]	; (80078a0 <HAL_ETH_ConfigMAC+0x4a4>)
 800763e:	f7fb f8b9 	bl	80027b4 <assert_failed>
    assert_param(IS_ETH_MULTICAST_FRAMES_FILTER(macconf->MulticastFramesFilter));
 8007642:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8007644:	f240 4204 	movw	r2, #1028	; 0x404
 8007648:	4293      	cmp	r3, r2
 800764a:	bf18      	it	ne
 800764c:	2b10      	cmpne	r3, #16
 800764e:	f47f af55 	bne.w	80074fc <HAL_ETH_ConfigMAC+0x100>
 8007652:	e757      	b.n	8007504 <HAL_ETH_ConfigMAC+0x108>
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode)); 
 8007654:	f240 610e 	movw	r1, #1550	; 0x60e
 8007658:	4891      	ldr	r0, [pc, #580]	; (80078a0 <HAL_ETH_ConfigMAC+0x4a4>)
 800765a:	f7fb f8ab 	bl	80027b4 <assert_failed>
  if (macconf != NULL)
 800765e:	2c00      	cmp	r4, #0
 8007660:	f47f aee7 	bne.w	8007432 <HAL_ETH_ConfigMAC+0x36>
    tmpreg = (heth->Instance)->MACCR;
 8007664:	682a      	ldr	r2, [r5, #0]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8007666:	2001      	movs	r0, #1
    tmpreg |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 8007668:	68ec      	ldr	r4, [r5, #12]
    tmpreg = (heth->Instance)->MACCR;
 800766a:	6811      	ldr	r1, [r2, #0]
    tmpreg |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 800766c:	68ab      	ldr	r3, [r5, #8]
    tmpreg &= ~((uint32_t)0x00004800);
 800766e:	f421 4190 	bic.w	r1, r1, #18432	; 0x4800
    tmpreg |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 8007672:	4323      	orrs	r3, r4
 8007674:	430b      	orrs	r3, r1
    (heth->Instance)->MACCR = (uint32_t)tmpreg;
 8007676:	6013      	str	r3, [r2, #0]
    tmpreg = (heth->Instance)->MACCR;
 8007678:	6814      	ldr	r4, [r2, #0]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800767a:	f7fd fb25 	bl	8004cc8 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg;
 800767e:	682b      	ldr	r3, [r5, #0]
 8007680:	601c      	str	r4, [r3, #0]
 8007682:	e7d1      	b.n	8007628 <HAL_ETH_ConfigMAC+0x22c>
    assert_param(IS_ETH_DESTINATION_ADDR_FILTER(macconf->DestinationAddrFilter));
 8007684:	f240 6122 	movw	r1, #1570	; 0x622
 8007688:	4885      	ldr	r0, [pc, #532]	; (80078a0 <HAL_ETH_ConfigMAC+0x4a4>)
 800768a:	f7fb f893 	bl	80027b4 <assert_failed>
    assert_param(IS_ETH_PROMISCUOUS_MODE(macconf->PromiscuousMode));
 800768e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007690:	2b01      	cmp	r3, #1
 8007692:	f67f af2c 	bls.w	80074ee <HAL_ETH_ConfigMAC+0xf2>
 8007696:	e7cf      	b.n	8007638 <HAL_ETH_ConfigMAC+0x23c>
    assert_param(IS_ETH_BROADCAST_FRAMES_RECEPTION(macconf->BroadcastFramesReception));
 8007698:	f240 6121 	movw	r1, #1569	; 0x621
 800769c:	4880      	ldr	r0, [pc, #512]	; (80078a0 <HAL_ETH_ConfigMAC+0x4a4>)
 800769e:	f7fb f889 	bl	80027b4 <assert_failed>
    assert_param(IS_ETH_DESTINATION_ADDR_FILTER(macconf->DestinationAddrFilter));
 80076a2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80076a4:	f033 0308 	bics.w	r3, r3, #8
 80076a8:	f43f af1d 	beq.w	80074e6 <HAL_ETH_ConfigMAC+0xea>
 80076ac:	e7ea      	b.n	8007684 <HAL_ETH_ConfigMAC+0x288>
    assert_param(IS_ETH_WATCHDOG(macconf->Watchdog));
 80076ae:	f240 6113 	movw	r1, #1555	; 0x613
 80076b2:	487b      	ldr	r0, [pc, #492]	; (80078a0 <HAL_ETH_ConfigMAC+0x4a4>)
 80076b4:	f7fb f87e 	bl	80027b4 <assert_failed>
    assert_param(IS_ETH_JABBER(macconf->Jabber));
 80076b8:	6863      	ldr	r3, [r4, #4]
 80076ba:	f433 0380 	bics.w	r3, r3, #4194304	; 0x400000
 80076be:	f43f aec2 	beq.w	8007446 <HAL_ETH_ConfigMAC+0x4a>
 80076c2:	e02b      	b.n	800771c <HAL_ETH_ConfigMAC+0x320>
    assert_param(IS_ETH_CHECKSUM_OFFLOAD(macconf->ChecksumOffload));
 80076c4:	f240 6119 	movw	r1, #1561	; 0x619
 80076c8:	4875      	ldr	r0, [pc, #468]	; (80078a0 <HAL_ETH_ConfigMAC+0x4a4>)
 80076ca:	f7fb f873 	bl	80027b4 <assert_failed>
    assert_param(IS_ETH_RETRY_TRANSMISSION(macconf->RetryTransmission));
 80076ce:	69e3      	ldr	r3, [r4, #28]
 80076d0:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 80076d4:	f43f aed9 	beq.w	800748a <HAL_ETH_ConfigMAC+0x8e>
 80076d8:	e07a      	b.n	80077d0 <HAL_ETH_ConfigMAC+0x3d4>
    assert_param(IS_ETH_LOOPBACK_MODE(macconf->LoopbackMode));
 80076da:	f44f 61c3 	mov.w	r1, #1560	; 0x618
 80076de:	4870      	ldr	r0, [pc, #448]	; (80078a0 <HAL_ETH_ConfigMAC+0x4a4>)
 80076e0:	f7fb f868 	bl	80027b4 <assert_failed>
    assert_param(IS_ETH_CHECKSUM_OFFLOAD(macconf->ChecksumOffload));
 80076e4:	69a3      	ldr	r3, [r4, #24]
 80076e6:	f433 6380 	bics.w	r3, r3, #1024	; 0x400
 80076ea:	f43f aec9 	beq.w	8007480 <HAL_ETH_ConfigMAC+0x84>
 80076ee:	e7e9      	b.n	80076c4 <HAL_ETH_ConfigMAC+0x2c8>
    assert_param(IS_ETH_RECEIVE_OWN(macconf->ReceiveOwn));
 80076f0:	f240 6117 	movw	r1, #1559	; 0x617
 80076f4:	486a      	ldr	r0, [pc, #424]	; (80078a0 <HAL_ETH_ConfigMAC+0x4a4>)
 80076f6:	f7fb f85d 	bl	80027b4 <assert_failed>
    assert_param(IS_ETH_LOOPBACK_MODE(macconf->LoopbackMode));
 80076fa:	6963      	ldr	r3, [r4, #20]
 80076fc:	f433 5380 	bics.w	r3, r3, #4096	; 0x1000
 8007700:	f43f aeb9 	beq.w	8007476 <HAL_ETH_ConfigMAC+0x7a>
 8007704:	e7e9      	b.n	80076da <HAL_ETH_ConfigMAC+0x2de>
    assert_param(IS_ETH_CARRIER_SENSE(macconf->CarrierSense));
 8007706:	f240 6116 	movw	r1, #1558	; 0x616
 800770a:	4865      	ldr	r0, [pc, #404]	; (80078a0 <HAL_ETH_ConfigMAC+0x4a4>)
 800770c:	f7fb f852 	bl	80027b4 <assert_failed>
    assert_param(IS_ETH_RECEIVE_OWN(macconf->ReceiveOwn));
 8007710:	6923      	ldr	r3, [r4, #16]
 8007712:	f433 5300 	bics.w	r3, r3, #8192	; 0x2000
 8007716:	f43f aea9 	beq.w	800746c <HAL_ETH_ConfigMAC+0x70>
 800771a:	e7e9      	b.n	80076f0 <HAL_ETH_ConfigMAC+0x2f4>
    assert_param(IS_ETH_JABBER(macconf->Jabber));
 800771c:	f240 6114 	movw	r1, #1556	; 0x614
 8007720:	485f      	ldr	r0, [pc, #380]	; (80078a0 <HAL_ETH_ConfigMAC+0x4a4>)
 8007722:	f7fb f847 	bl	80027b4 <assert_failed>
    assert_param(IS_ETH_INTER_FRAME_GAP(macconf->InterFrameGap));
 8007726:	68a3      	ldr	r3, [r4, #8]
 8007728:	f423 23c0 	bic.w	r3, r3, #393216	; 0x60000
 800772c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007730:	f47f ae8f 	bne.w	8007452 <HAL_ETH_ConfigMAC+0x56>
 8007734:	e690      	b.n	8007458 <HAL_ETH_ConfigMAC+0x5c>
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
 8007736:	f240 612d 	movw	r1, #1581	; 0x62d
 800773a:	4859      	ldr	r0, [pc, #356]	; (80078a0 <HAL_ETH_ConfigMAC+0x4a4>)
 800773c:	f7fb f83a 	bl	80027b4 <assert_failed>
 8007740:	e711      	b.n	8007566 <HAL_ETH_ConfigMAC+0x16a>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
 8007742:	f240 612c 	movw	r1, #1580	; 0x62c
 8007746:	4856      	ldr	r0, [pc, #344]	; (80078a0 <HAL_ETH_ConfigMAC+0x4a4>)
 8007748:	f7fb f834 	bl	80027b4 <assert_failed>
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
 800774c:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800774e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007752:	f4ff af08 	bcc.w	8007566 <HAL_ETH_ConfigMAC+0x16a>
 8007756:	e7ee      	b.n	8007736 <HAL_ETH_ConfigMAC+0x33a>
    assert_param(IS_ETH_TRANSMIT_FLOWCONTROL(macconf->TransmitFlowControl));
 8007758:	f240 612b 	movw	r1, #1579	; 0x62b
 800775c:	4850      	ldr	r0, [pc, #320]	; (80078a0 <HAL_ETH_ConfigMAC+0x4a4>)
 800775e:	f7fb f829 	bl	80027b4 <assert_failed>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
 8007762:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8007764:	f433 3380 	bics.w	r3, r3, #65536	; 0x10000
 8007768:	f43f aef8 	beq.w	800755c <HAL_ETH_ConfigMAC+0x160>
 800776c:	e7e9      	b.n	8007742 <HAL_ETH_ConfigMAC+0x346>
    assert_param(IS_ETH_RECEIVE_FLOWCONTROL(macconf->ReceiveFlowControl));
 800776e:	f240 612a 	movw	r1, #1578	; 0x62a
 8007772:	484b      	ldr	r0, [pc, #300]	; (80078a0 <HAL_ETH_ConfigMAC+0x4a4>)
 8007774:	f7fb f81e 	bl	80027b4 <assert_failed>
    assert_param(IS_ETH_TRANSMIT_FLOWCONTROL(macconf->TransmitFlowControl));
 8007778:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 800777a:	f033 0302 	bics.w	r3, r3, #2
 800777e:	f43f aee8 	beq.w	8007552 <HAL_ETH_ConfigMAC+0x156>
 8007782:	e7e9      	b.n	8007758 <HAL_ETH_ConfigMAC+0x35c>
    assert_param(IS_ETH_UNICAST_PAUSE_FRAME_DETECT(macconf->UnicastPauseFrameDetect));
 8007784:	f240 6129 	movw	r1, #1577	; 0x629
 8007788:	4845      	ldr	r0, [pc, #276]	; (80078a0 <HAL_ETH_ConfigMAC+0x4a4>)
 800778a:	f7fb f813 	bl	80027b4 <assert_failed>
    assert_param(IS_ETH_RECEIVE_FLOWCONTROL(macconf->ReceiveFlowControl));
 800778e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007790:	f033 0304 	bics.w	r3, r3, #4
 8007794:	f43f aed8 	beq.w	8007548 <HAL_ETH_ConfigMAC+0x14c>
 8007798:	e7e9      	b.n	800776e <HAL_ETH_ConfigMAC+0x372>
    assert_param(IS_ETH_DEFERRAL_CHECK(macconf->DeferralCheck));
 800779a:	f240 611d 	movw	r1, #1565	; 0x61d
 800779e:	4840      	ldr	r0, [pc, #256]	; (80078a0 <HAL_ETH_ConfigMAC+0x4a4>)
 80077a0:	f7fb f808 	bl	80027b4 <assert_failed>
    assert_param(IS_ETH_RECEIVE_ALL(macconf->ReceiveAll));
 80077a4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80077a6:	f033 4300 	bics.w	r3, r3, #2147483648	; 0x80000000
 80077aa:	f43f ae82 	beq.w	80074b2 <HAL_ETH_ConfigMAC+0xb6>
 80077ae:	e01a      	b.n	80077e6 <HAL_ETH_ConfigMAC+0x3ea>
    assert_param(IS_ETH_AUTOMATIC_PADCRC_STRIP(macconf->AutomaticPadCRCStrip));
 80077b0:	f240 611b 	movw	r1, #1563	; 0x61b
 80077b4:	483a      	ldr	r0, [pc, #232]	; (80078a0 <HAL_ETH_ConfigMAC+0x4a4>)
 80077b6:	f7fa fffd 	bl	80027b4 <assert_failed>
    assert_param(IS_ETH_BACKOFF_LIMIT(macconf->BackOffLimit));
 80077ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80077bc:	f033 0360 	bics.w	r3, r3, #96	; 0x60
 80077c0:	f43f ae6d 	beq.w	800749e <HAL_ETH_ConfigMAC+0xa2>
 80077c4:	f240 611c 	movw	r1, #1564	; 0x61c
 80077c8:	4835      	ldr	r0, [pc, #212]	; (80078a0 <HAL_ETH_ConfigMAC+0x4a4>)
 80077ca:	f7fa fff3 	bl	80027b4 <assert_failed>
 80077ce:	e666      	b.n	800749e <HAL_ETH_ConfigMAC+0xa2>
    assert_param(IS_ETH_RETRY_TRANSMISSION(macconf->RetryTransmission));
 80077d0:	f240 611a 	movw	r1, #1562	; 0x61a
 80077d4:	4832      	ldr	r0, [pc, #200]	; (80078a0 <HAL_ETH_ConfigMAC+0x4a4>)
 80077d6:	f7fa ffed 	bl	80027b4 <assert_failed>
    assert_param(IS_ETH_AUTOMATIC_PADCRC_STRIP(macconf->AutomaticPadCRCStrip));
 80077da:	6a23      	ldr	r3, [r4, #32]
 80077dc:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 80077e0:	f43f ae58 	beq.w	8007494 <HAL_ETH_ConfigMAC+0x98>
 80077e4:	e7e4      	b.n	80077b0 <HAL_ETH_ConfigMAC+0x3b4>
    assert_param(IS_ETH_RECEIVE_ALL(macconf->ReceiveAll));
 80077e6:	f240 611e 	movw	r1, #1566	; 0x61e
 80077ea:	482d      	ldr	r0, [pc, #180]	; (80078a0 <HAL_ETH_ConfigMAC+0x4a4>)
 80077ec:	f7fa ffe2 	bl	80027b4 <assert_failed>
    assert_param(IS_ETH_SOURCE_ADDR_FILTER(macconf->SourceAddrFilter));
 80077f0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80077f2:	f433 7200 	bics.w	r2, r3, #512	; 0x200
 80077f6:	f47f ae60 	bne.w	80074ba <HAL_ETH_ConfigMAC+0xbe>
 80077fa:	e662      	b.n	80074c2 <HAL_ETH_ConfigMAC+0xc6>
    assert_param(IS_ETH_PAUSE_TIME(macconf->PauseTime));
 80077fc:	f240 6126 	movw	r1, #1574	; 0x626
 8007800:	4827      	ldr	r0, [pc, #156]	; (80078a0 <HAL_ETH_ConfigMAC+0x4a4>)
 8007802:	f7fa ffd7 	bl	80027b4 <assert_failed>
    assert_param(IS_ETH_ZEROQUANTA_PAUSE(macconf->ZeroQuantaPause));
 8007806:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007808:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800780c:	f43f ae8d 	beq.w	800752a <HAL_ETH_ConfigMAC+0x12e>
 8007810:	f240 6127 	movw	r1, #1575	; 0x627
 8007814:	4822      	ldr	r0, [pc, #136]	; (80078a0 <HAL_ETH_ConfigMAC+0x4a4>)
 8007816:	f7fa ffcd 	bl	80027b4 <assert_failed>
    assert_param(IS_ETH_PAUSE_LOW_THRESHOLD(macconf->PauseLowThreshold));
 800781a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800781c:	f033 0330 	bics.w	r3, r3, #48	; 0x30
 8007820:	f43f ae88 	beq.w	8007534 <HAL_ETH_ConfigMAC+0x138>
 8007824:	f44f 61c5 	mov.w	r1, #1576	; 0x628
 8007828:	481d      	ldr	r0, [pc, #116]	; (80078a0 <HAL_ETH_ConfigMAC+0x4a4>)
 800782a:	f7fa ffc3 	bl	80027b4 <assert_failed>
 800782e:	e681      	b.n	8007534 <HAL_ETH_ConfigMAC+0x138>
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
 8007830:	f240 610d 	movw	r1, #1549	; 0x60d
 8007834:	481a      	ldr	r0, [pc, #104]	; (80078a0 <HAL_ETH_ConfigMAC+0x4a4>)
 8007836:	f7fa ffbd 	bl	80027b4 <assert_failed>
 800783a:	e5f2      	b.n	8007422 <HAL_ETH_ConfigMAC+0x26>
    assert_param(IS_ETH_CONTROL_FRAMES(macconf->PassControlFrames));
 800783c:	f44f 61c4 	mov.w	r1, #1568	; 0x620
 8007840:	4817      	ldr	r0, [pc, #92]	; (80078a0 <HAL_ETH_ConfigMAC+0x4a4>)
 8007842:	f7fa ffb7 	bl	80027b4 <assert_failed>
    assert_param(IS_ETH_BROADCAST_FRAMES_RECEPTION(macconf->BroadcastFramesReception));
 8007846:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8007848:	f033 0320 	bics.w	r3, r3, #32
 800784c:	f43f ae46 	beq.w	80074dc <HAL_ETH_ConfigMAC+0xe0>
 8007850:	e722      	b.n	8007698 <HAL_ETH_ConfigMAC+0x29c>
    assert_param(IS_ETH_UNICAST_FRAMES_FILTER(macconf->UnicastFramesFilter));
 8007852:	f240 6125 	movw	r1, #1573	; 0x625
 8007856:	4812      	ldr	r0, [pc, #72]	; (80078a0 <HAL_ETH_ConfigMAC+0x4a4>)
 8007858:	f7fa ffac 	bl	80027b4 <assert_failed>
    assert_param(IS_ETH_PAUSE_TIME(macconf->PauseTime));
 800785c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800785e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007862:	f4ff ae5d 	bcc.w	8007520 <HAL_ETH_ConfigMAC+0x124>
 8007866:	e7c9      	b.n	80077fc <HAL_ETH_ConfigMAC+0x400>
    assert_param(IS_ETH_SOURCE_ADDR_FILTER(macconf->SourceAddrFilter));
 8007868:	f240 611f 	movw	r1, #1567	; 0x61f
 800786c:	480c      	ldr	r0, [pc, #48]	; (80078a0 <HAL_ETH_ConfigMAC+0x4a4>)
 800786e:	f7fa ffa1 	bl	80027b4 <assert_failed>
    assert_param(IS_ETH_CONTROL_FRAMES(macconf->PassControlFrames));
 8007872:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007874:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007878:	2a40      	cmp	r2, #64	; 0x40
 800787a:	f47f ae27 	bne.w	80074cc <HAL_ETH_ConfigMAC+0xd0>
 800787e:	e628      	b.n	80074d2 <HAL_ETH_ConfigMAC+0xd6>
    assert_param(IS_ETH_MULTICAST_FRAMES_FILTER(macconf->MulticastFramesFilter));
 8007880:	f240 6124 	movw	r1, #1572	; 0x624
 8007884:	4806      	ldr	r0, [pc, #24]	; (80078a0 <HAL_ETH_ConfigMAC+0x4a4>)
 8007886:	f7fa ff95 	bl	80027b4 <assert_failed>
 800788a:	e63b      	b.n	8007504 <HAL_ETH_ConfigMAC+0x108>
  __HAL_LOCK(heth);
 800788c:	2002      	movs	r0, #2
}
 800788e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    assert_param(IS_ETH_INTER_FRAME_GAP(macconf->InterFrameGap));
 8007890:	f240 6115 	movw	r1, #1557	; 0x615
 8007894:	4802      	ldr	r0, [pc, #8]	; (80078a0 <HAL_ETH_ConfigMAC+0x4a4>)
 8007896:	f7fa ff8d 	bl	80027b4 <assert_failed>
 800789a:	e5dd      	b.n	8007458 <HAL_ETH_ConfigMAC+0x5c>
 800789c:	ff20810f 	.word	0xff20810f
 80078a0:	0802495c 	.word	0x0802495c

080078a4 <HAL_GPIO_Init>:
  uint32_t ioposition = 0x00;
  uint32_t iocurrent = 0x00;
  uint32_t temp = 0x00;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80078a4:	4bbf      	ldr	r3, [pc, #764]	; (8007ba4 <HAL_GPIO_Init+0x300>)
 80078a6:	4ac0      	ldr	r2, [pc, #768]	; (8007ba8 <HAL_GPIO_Init+0x304>)
 80078a8:	4290      	cmp	r0, r2
 80078aa:	bf18      	it	ne
 80078ac:	4298      	cmpne	r0, r3
{
 80078ae:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80078b2:	bf18      	it	ne
 80078b4:	2301      	movne	r3, #1
{
 80078b6:	b085      	sub	sp, #20
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80078b8:	bf08      	it	eq
 80078ba:	2300      	moveq	r3, #0
{
 80078bc:	4681      	mov	r9, r0
 80078be:	468b      	mov	fp, r1
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80078c0:	9301      	str	r3, [sp, #4]
 80078c2:	d026      	beq.n	8007912 <HAL_GPIO_Init+0x6e>
 80078c4:	4bb9      	ldr	r3, [pc, #740]	; (8007bac <HAL_GPIO_Init+0x308>)
 80078c6:	4298      	cmp	r0, r3
 80078c8:	d023      	beq.n	8007912 <HAL_GPIO_Init+0x6e>
 80078ca:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80078ce:	4298      	cmp	r0, r3
 80078d0:	d01f      	beq.n	8007912 <HAL_GPIO_Init+0x6e>
 80078d2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80078d6:	4298      	cmp	r0, r3
 80078d8:	d01b      	beq.n	8007912 <HAL_GPIO_Init+0x6e>
 80078da:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80078de:	4298      	cmp	r0, r3
 80078e0:	d017      	beq.n	8007912 <HAL_GPIO_Init+0x6e>
 80078e2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80078e6:	4298      	cmp	r0, r3
 80078e8:	d013      	beq.n	8007912 <HAL_GPIO_Init+0x6e>
 80078ea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80078ee:	4298      	cmp	r0, r3
 80078f0:	d00f      	beq.n	8007912 <HAL_GPIO_Init+0x6e>
 80078f2:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 80078f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80078fa:	4290      	cmp	r0, r2
 80078fc:	bf18      	it	ne
 80078fe:	4298      	cmpne	r0, r3
 8007900:	d007      	beq.n	8007912 <HAL_GPIO_Init+0x6e>
 8007902:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007906:	4298      	cmp	r0, r3
 8007908:	d003      	beq.n	8007912 <HAL_GPIO_Init+0x6e>
 800790a:	21b1      	movs	r1, #177	; 0xb1
 800790c:	48a8      	ldr	r0, [pc, #672]	; (8007bb0 <HAL_GPIO_Init+0x30c>)
 800790e:	f7fa ff51 	bl	80027b4 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8007912:	f8bb 3000 	ldrh.w	r3, [fp]
 8007916:	2b00      	cmp	r3, #0
 8007918:	f000 8116 	beq.w	8007b48 <HAL_GPIO_Init+0x2a4>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 800791c:	f8db 2004 	ldr.w	r2, [fp, #4]
 8007920:	4ba4      	ldr	r3, [pc, #656]	; (8007bb4 <HAL_GPIO_Init+0x310>)
 8007922:	4ca5      	ldr	r4, [pc, #660]	; (8007bb8 <HAL_GPIO_Init+0x314>)
 8007924:	f1a2 0011 	sub.w	r0, r2, #17
 8007928:	429a      	cmp	r2, r3
 800792a:	bf18      	it	ne
 800792c:	2a03      	cmpne	r2, #3
 800792e:	f422 1100 	bic.w	r1, r2, #2097152	; 0x200000
 8007932:	bf8c      	ite	hi
 8007934:	2301      	movhi	r3, #1
 8007936:	2300      	movls	r3, #0
 8007938:	42a2      	cmp	r2, r4
 800793a:	bf0c      	ite	eq
 800793c:	2300      	moveq	r3, #0
 800793e:	f003 0301 	andne.w	r3, r3, #1
 8007942:	4a9e      	ldr	r2, [pc, #632]	; (8007bbc <HAL_GPIO_Init+0x318>)
 8007944:	2801      	cmp	r0, #1
 8007946:	bf94      	ite	ls
 8007948:	2300      	movls	r3, #0
 800794a:	f003 0301 	andhi.w	r3, r3, #1
 800794e:	4291      	cmp	r1, r2
 8007950:	bf0c      	ite	eq
 8007952:	2300      	moveq	r3, #0
 8007954:	f003 0301 	andne.w	r3, r3, #1
 8007958:	b11b      	cbz	r3, 8007962 <HAL_GPIO_Init+0xbe>
 800795a:	4b99      	ldr	r3, [pc, #612]	; (8007bc0 <HAL_GPIO_Init+0x31c>)
 800795c:	4299      	cmp	r1, r3
 800795e:	f040 8116 	bne.w	8007b8e <HAL_GPIO_Init+0x2ea>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8007962:	f8db 3008 	ldr.w	r3, [fp, #8]
 8007966:	2b02      	cmp	r3, #2
 8007968:	f200 80f3 	bhi.w	8007b52 <HAL_GPIO_Init+0x2ae>
{
 800796c:	f04f 0800 	mov.w	r8, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007970:	f8df a274 	ldr.w	sl, [pc, #628]	; 8007be8 <HAL_GPIO_Init+0x344>
 8007974:	e005      	b.n	8007982 <HAL_GPIO_Init+0xde>
  for(position = 0; position < GPIO_NUMBER; position++)
 8007976:	f108 0801 	add.w	r8, r8, #1
 800797a:	f1b8 0f10 	cmp.w	r8, #16
 800797e:	f000 80c2 	beq.w	8007b06 <HAL_GPIO_Init+0x262>
    ioposition = ((uint32_t)0x01) << position;
 8007982:	2401      	movs	r4, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007984:	f8db 5000 	ldr.w	r5, [fp]
    ioposition = ((uint32_t)0x01) << position;
 8007988:	fa04 f408 	lsl.w	r4, r4, r8
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800798c:	4025      	ands	r5, r4
    if(iocurrent == ioposition)
 800798e:	42ac      	cmp	r4, r5
 8007990:	d1f1      	bne.n	8007976 <HAL_GPIO_Init+0xd2>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8007992:	f8db 1004 	ldr.w	r1, [fp, #4]
 8007996:	ea4f 0748 	mov.w	r7, r8, lsl #1
 800799a:	2203      	movs	r2, #3
 800799c:	f021 0010 	bic.w	r0, r1, #16
 80079a0:	40ba      	lsls	r2, r7
 80079a2:	1e43      	subs	r3, r0, #1
 80079a4:	43d6      	mvns	r6, r2
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80079a6:	2b01      	cmp	r3, #1
 80079a8:	d819      	bhi.n	80079de <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80079aa:	f8db 300c 	ldr.w	r3, [fp, #12]
 80079ae:	2b03      	cmp	r3, #3
 80079b0:	f200 80ac 	bhi.w	8007b0c <HAL_GPIO_Init+0x268>
        temp = GPIOx->OSPEEDR; 
 80079b4:	f8d9 2008 	ldr.w	r2, [r9, #8]
        temp |= (GPIO_Init->Speed << (position * 2));
 80079b8:	fa03 fc07 	lsl.w	ip, r3, r7
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80079bc:	f3c1 1300 	ubfx	r3, r1, #4, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80079c0:	ea02 0e06 	and.w	lr, r2, r6
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80079c4:	fa03 f308 	lsl.w	r3, r3, r8
        temp |= (GPIO_Init->Speed << (position * 2));
 80079c8:	ea4c 020e 	orr.w	r2, ip, lr
        GPIOx->OSPEEDR = temp;
 80079cc:	f8c9 2008 	str.w	r2, [r9, #8]
        temp = GPIOx->OTYPER;
 80079d0:	f8d9 2004 	ldr.w	r2, [r9, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80079d4:	ea22 0404 	bic.w	r4, r2, r4
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80079d8:	431c      	orrs	r4, r3
        GPIOx->OTYPER = temp;
 80079da:	f8c9 4004 	str.w	r4, [r9, #4]
      temp = GPIOx->PUPDR;
 80079de:	f8d9 400c 	ldr.w	r4, [r9, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80079e2:	2802      	cmp	r0, #2
      temp |= ((GPIO_Init->Pull) << (position * 2));
 80079e4:	f8db 3008 	ldr.w	r3, [fp, #8]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80079e8:	ea04 0406 	and.w	r4, r4, r6
      temp |= ((GPIO_Init->Pull) << (position * 2));
 80079ec:	fa03 f307 	lsl.w	r3, r3, r7
 80079f0:	ea43 0304 	orr.w	r3, r3, r4
      GPIOx->PUPDR = temp;
 80079f4:	f8c9 300c 	str.w	r3, [r9, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80079f8:	d117      	bne.n	8007a2a <HAL_GPIO_Init+0x186>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 80079fa:	f8db 3010 	ldr.w	r3, [fp, #16]
 80079fe:	2b0f      	cmp	r3, #15
 8007a00:	f200 8094 	bhi.w	8007b2c <HAL_GPIO_Init+0x288>
        temp = GPIOx->AFR[position >> 3];
 8007a04:	ea4f 00d8 	mov.w	r0, r8, lsr #3
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8007a08:	f008 0e07 	and.w	lr, r8, #7
 8007a0c:	f04f 0c0f 	mov.w	ip, #15
 8007a10:	eb09 0080 	add.w	r0, r9, r0, lsl #2
 8007a14:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        temp = GPIOx->AFR[position >> 3];
 8007a18:	6a04      	ldr	r4, [r0, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8007a1a:	fa0c fc0e 	lsl.w	ip, ip, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8007a1e:	fa03 f30e 	lsl.w	r3, r3, lr
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8007a22:	ea24 040c 	bic.w	r4, r4, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8007a26:	4323      	orrs	r3, r4
        GPIOx->AFR[position >> 3] = temp;
 8007a28:	6203      	str	r3, [r0, #32]
      temp = GPIOx->MODER;
 8007a2a:	f8d9 2000 	ldr.w	r2, [r9]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8007a2e:	f001 0303 	and.w	r3, r1, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8007a32:	4032      	ands	r2, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8007a34:	40bb      	lsls	r3, r7
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8007a36:	00cf      	lsls	r7, r1, #3
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8007a38:	ea43 0302 	orr.w	r3, r3, r2
      GPIOx->MODER = temp;
 8007a3c:	f8c9 3000 	str.w	r3, [r9]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8007a40:	d599      	bpl.n	8007976 <HAL_GPIO_Init+0xd2>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007a42:	f8da 0044 	ldr.w	r0, [sl, #68]	; 0x44
 8007a46:	f028 0703 	bic.w	r7, r8, #3
 8007a4a:	4c5e      	ldr	r4, [pc, #376]	; (8007bc4 <HAL_GPIO_Init+0x320>)

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8007a4c:	f008 0303 	and.w	r3, r8, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007a50:	f440 4080 	orr.w	r0, r0, #16384	; 0x4000
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8007a54:	220f      	movs	r2, #15
 8007a56:	443c      	add	r4, r7
 8007a58:	009b      	lsls	r3, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007a5a:	f8ca 0044 	str.w	r0, [sl, #68]	; 0x44
 8007a5e:	f8da 0044 	ldr.w	r0, [sl, #68]	; 0x44
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8007a62:	409a      	lsls	r2, r3
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8007a64:	4f50      	ldr	r7, [pc, #320]	; (8007ba8 <HAL_GPIO_Init+0x304>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007a66:	f400 4080 	and.w	r0, r0, #16384	; 0x4000
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8007a6a:	45b9      	cmp	r9, r7
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007a6c:	9003      	str	r0, [sp, #12]
 8007a6e:	9803      	ldr	r0, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2];
 8007a70:	68a0      	ldr	r0, [r4, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8007a72:	ea20 0202 	bic.w	r2, r0, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8007a76:	d01f      	beq.n	8007ab8 <HAL_GPIO_Init+0x214>
 8007a78:	9801      	ldr	r0, [sp, #4]
 8007a7a:	2800      	cmp	r0, #0
 8007a7c:	d051      	beq.n	8007b22 <HAL_GPIO_Init+0x27e>
 8007a7e:	484b      	ldr	r0, [pc, #300]	; (8007bac <HAL_GPIO_Init+0x308>)
 8007a80:	4581      	cmp	r9, r0
 8007a82:	d05c      	beq.n	8007b3e <HAL_GPIO_Init+0x29a>
 8007a84:	4850      	ldr	r0, [pc, #320]	; (8007bc8 <HAL_GPIO_Init+0x324>)
 8007a86:	4581      	cmp	r9, r0
 8007a88:	d068      	beq.n	8007b5c <HAL_GPIO_Init+0x2b8>
 8007a8a:	4850      	ldr	r0, [pc, #320]	; (8007bcc <HAL_GPIO_Init+0x328>)
 8007a8c:	4581      	cmp	r9, r0
 8007a8e:	d06a      	beq.n	8007b66 <HAL_GPIO_Init+0x2c2>
 8007a90:	484f      	ldr	r0, [pc, #316]	; (8007bd0 <HAL_GPIO_Init+0x32c>)
 8007a92:	4581      	cmp	r9, r0
 8007a94:	d071      	beq.n	8007b7a <HAL_GPIO_Init+0x2d6>
 8007a96:	484f      	ldr	r0, [pc, #316]	; (8007bd4 <HAL_GPIO_Init+0x330>)
 8007a98:	4581      	cmp	r9, r0
 8007a9a:	d073      	beq.n	8007b84 <HAL_GPIO_Init+0x2e0>
 8007a9c:	484e      	ldr	r0, [pc, #312]	; (8007bd8 <HAL_GPIO_Init+0x334>)
 8007a9e:	4581      	cmp	r9, r0
 8007aa0:	d066      	beq.n	8007b70 <HAL_GPIO_Init+0x2cc>
 8007aa2:	484e      	ldr	r0, [pc, #312]	; (8007bdc <HAL_GPIO_Init+0x338>)
 8007aa4:	4581      	cmp	r9, r0
 8007aa6:	d077      	beq.n	8007b98 <HAL_GPIO_Init+0x2f4>
 8007aa8:	484d      	ldr	r0, [pc, #308]	; (8007be0 <HAL_GPIO_Init+0x33c>)
 8007aaa:	4581      	cmp	r9, r0
 8007aac:	bf0c      	ite	eq
 8007aae:	2009      	moveq	r0, #9
 8007ab0:	200a      	movne	r0, #10
 8007ab2:	fa00 f303 	lsl.w	r3, r0, r3
 8007ab6:	431a      	orrs	r2, r3
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007ab8:	4b4a      	ldr	r3, [pc, #296]	; (8007be4 <HAL_GPIO_Init+0x340>)
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8007aba:	03ce      	lsls	r6, r1, #15
        SYSCFG->EXTICR[position >> 2] = temp;
 8007abc:	60a2      	str	r2, [r4, #8]
        temp &= ~((uint32_t)iocurrent);
 8007abe:	ea6f 0205 	mvn.w	r2, r5
        temp = EXTI->IMR;
 8007ac2:	681b      	ldr	r3, [r3, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8007ac4:	f108 0801 	add.w	r8, r8, #1
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 8007ac8:	4846      	ldr	r0, [pc, #280]	; (8007be4 <HAL_GPIO_Init+0x340>)
          temp |= iocurrent;
 8007aca:	bf4c      	ite	mi
 8007acc:	432b      	orrmi	r3, r5
        temp &= ~((uint32_t)iocurrent);
 8007ace:	4013      	andpl	r3, r2

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8007ad0:	038c      	lsls	r4, r1, #14
        EXTI->IMR = temp;
 8007ad2:	6003      	str	r3, [r0, #0]
        temp = EXTI->EMR;
 8007ad4:	6843      	ldr	r3, [r0, #4]
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 8007ad6:	4843      	ldr	r0, [pc, #268]	; (8007be4 <HAL_GPIO_Init+0x340>)
          temp |= iocurrent;
 8007ad8:	bf4c      	ite	mi
 8007ada:	432b      	orrmi	r3, r5
        temp &= ~((uint32_t)iocurrent);
 8007adc:	4013      	andpl	r3, r2
        EXTI->EMR = temp;
 8007ade:	6043      	str	r3, [r0, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8007ae0:	6883      	ldr	r3, [r0, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8007ae2:	02c8      	lsls	r0, r1, #11
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 8007ae4:	483f      	ldr	r0, [pc, #252]	; (8007be4 <HAL_GPIO_Init+0x340>)
          temp |= iocurrent;
 8007ae6:	bf4c      	ite	mi
 8007ae8:	432b      	orrmi	r3, r5
        temp &= ~((uint32_t)iocurrent);
 8007aea:	4013      	andpl	r3, r2

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8007aec:	0289      	lsls	r1, r1, #10
        EXTI->RTSR = temp;
 8007aee:	6083      	str	r3, [r0, #8]
        temp = EXTI->FTSR;
 8007af0:	68c3      	ldr	r3, [r0, #12]
        temp &= ~((uint32_t)iocurrent);
 8007af2:	bf54      	ite	pl
 8007af4:	ea02 0503 	andpl.w	r5, r2, r3
        {
          temp |= iocurrent;
 8007af8:	431d      	orrmi	r5, r3
        }
        EXTI->FTSR = temp;
 8007afa:	4b3a      	ldr	r3, [pc, #232]	; (8007be4 <HAL_GPIO_Init+0x340>)
  for(position = 0; position < GPIO_NUMBER; position++)
 8007afc:	f1b8 0f10 	cmp.w	r8, #16
        EXTI->FTSR = temp;
 8007b00:	60dd      	str	r5, [r3, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8007b02:	f47f af3e 	bne.w	8007982 <HAL_GPIO_Init+0xde>
      }
    }
  }
}
 8007b06:	b005      	add	sp, #20
 8007b08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8007b0c:	21c6      	movs	r1, #198	; 0xc6
 8007b0e:	4828      	ldr	r0, [pc, #160]	; (8007bb0 <HAL_GPIO_Init+0x30c>)
 8007b10:	f7fa fe50 	bl	80027b4 <assert_failed>
 8007b14:	f8db 1004 	ldr.w	r1, [fp, #4]
 8007b18:	f8db 300c 	ldr.w	r3, [fp, #12]
 8007b1c:	f021 0010 	bic.w	r0, r1, #16
 8007b20:	e748      	b.n	80079b4 <HAL_GPIO_Init+0x110>
 8007b22:	2001      	movs	r0, #1
 8007b24:	fa00 f303 	lsl.w	r3, r0, r3
 8007b28:	431a      	orrs	r2, r3
 8007b2a:	e7c5      	b.n	8007ab8 <HAL_GPIO_Init+0x214>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8007b2c:	21de      	movs	r1, #222	; 0xde
 8007b2e:	4820      	ldr	r0, [pc, #128]	; (8007bb0 <HAL_GPIO_Init+0x30c>)
 8007b30:	f7fa fe40 	bl	80027b4 <assert_failed>
 8007b34:	f8db 3010 	ldr.w	r3, [fp, #16]
 8007b38:	f8db 1004 	ldr.w	r1, [fp, #4]
 8007b3c:	e762      	b.n	8007a04 <HAL_GPIO_Init+0x160>
 8007b3e:	2002      	movs	r0, #2
 8007b40:	fa00 f303 	lsl.w	r3, r0, r3
 8007b44:	431a      	orrs	r2, r3
 8007b46:	e7b7      	b.n	8007ab8 <HAL_GPIO_Init+0x214>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8007b48:	21b2      	movs	r1, #178	; 0xb2
 8007b4a:	4819      	ldr	r0, [pc, #100]	; (8007bb0 <HAL_GPIO_Init+0x30c>)
 8007b4c:	f7fa fe32 	bl	80027b4 <assert_failed>
 8007b50:	e6e4      	b.n	800791c <HAL_GPIO_Init+0x78>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8007b52:	21b4      	movs	r1, #180	; 0xb4
 8007b54:	4816      	ldr	r0, [pc, #88]	; (8007bb0 <HAL_GPIO_Init+0x30c>)
 8007b56:	f7fa fe2d 	bl	80027b4 <assert_failed>
 8007b5a:	e707      	b.n	800796c <HAL_GPIO_Init+0xc8>
 8007b5c:	2003      	movs	r0, #3
 8007b5e:	fa00 f303 	lsl.w	r3, r0, r3
 8007b62:	431a      	orrs	r2, r3
 8007b64:	e7a8      	b.n	8007ab8 <HAL_GPIO_Init+0x214>
 8007b66:	2004      	movs	r0, #4
 8007b68:	fa00 f303 	lsl.w	r3, r0, r3
 8007b6c:	431a      	orrs	r2, r3
 8007b6e:	e7a3      	b.n	8007ab8 <HAL_GPIO_Init+0x214>
 8007b70:	2007      	movs	r0, #7
 8007b72:	fa00 f303 	lsl.w	r3, r0, r3
 8007b76:	431a      	orrs	r2, r3
 8007b78:	e79e      	b.n	8007ab8 <HAL_GPIO_Init+0x214>
 8007b7a:	2005      	movs	r0, #5
 8007b7c:	fa00 f303 	lsl.w	r3, r0, r3
 8007b80:	431a      	orrs	r2, r3
 8007b82:	e799      	b.n	8007ab8 <HAL_GPIO_Init+0x214>
 8007b84:	2006      	movs	r0, #6
 8007b86:	fa00 f303 	lsl.w	r3, r0, r3
 8007b8a:	431a      	orrs	r2, r3
 8007b8c:	e794      	b.n	8007ab8 <HAL_GPIO_Init+0x214>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8007b8e:	21b3      	movs	r1, #179	; 0xb3
 8007b90:	4807      	ldr	r0, [pc, #28]	; (8007bb0 <HAL_GPIO_Init+0x30c>)
 8007b92:	f7fa fe0f 	bl	80027b4 <assert_failed>
 8007b96:	e6e4      	b.n	8007962 <HAL_GPIO_Init+0xbe>
 8007b98:	2008      	movs	r0, #8
 8007b9a:	fa00 f303 	lsl.w	r3, r0, r3
 8007b9e:	431a      	orrs	r2, r3
 8007ba0:	e78a      	b.n	8007ab8 <HAL_GPIO_Init+0x214>
 8007ba2:	bf00      	nop
 8007ba4:	40020400 	.word	0x40020400
 8007ba8:	40020000 	.word	0x40020000
 8007bac:	40020800 	.word	0x40020800
 8007bb0:	08024994 	.word	0x08024994
 8007bb4:	10210000 	.word	0x10210000
 8007bb8:	10220000 	.word	0x10220000
 8007bbc:	10110000 	.word	0x10110000
 8007bc0:	10120000 	.word	0x10120000
 8007bc4:	40013800 	.word	0x40013800
 8007bc8:	40020c00 	.word	0x40020c00
 8007bcc:	40021000 	.word	0x40021000
 8007bd0:	40021400 	.word	0x40021400
 8007bd4:	40021800 	.word	0x40021800
 8007bd8:	40021c00 	.word	0x40021c00
 8007bdc:	40022000 	.word	0x40022000
 8007be0:	40022400 	.word	0x40022400
 8007be4:	40013c00 	.word	0x40013c00
 8007be8:	40023800 	.word	0x40023800

08007bec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007bec:	b538      	push	{r3, r4, r5, lr}
 8007bee:	4605      	mov	r5, r0
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8007bf0:	460c      	mov	r4, r1
 8007bf2:	b129      	cbz	r1, 8007c00 <HAL_GPIO_ReadPin+0x14>

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8007bf4:	692b      	ldr	r3, [r5, #16]
 8007bf6:	421c      	tst	r4, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8007bf8:	bf14      	ite	ne
 8007bfa:	2001      	movne	r0, #1
 8007bfc:	2000      	moveq	r0, #0
 8007bfe:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8007c00:	f44f 71bd 	mov.w	r1, #378	; 0x17a
 8007c04:	4801      	ldr	r0, [pc, #4]	; (8007c0c <HAL_GPIO_ReadPin+0x20>)
 8007c06:	f7fa fdd5 	bl	80027b4 <assert_failed>
 8007c0a:	e7f3      	b.n	8007bf4 <HAL_GPIO_ReadPin+0x8>
 8007c0c:	08024994 	.word	0x08024994

08007c10 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007c10:	b570      	push	{r4, r5, r6, lr}
 8007c12:	4606      	mov	r6, r0
 8007c14:	4615      	mov	r5, r2
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8007c16:	460c      	mov	r4, r1
 8007c18:	b161      	cbz	r1, 8007c34 <HAL_GPIO_WritePin+0x24>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8007c1a:	2d01      	cmp	r5, #1
 8007c1c:	d803      	bhi.n	8007c26 <HAL_GPIO_WritePin+0x16>

  if(PinState != GPIO_PIN_RESET)
 8007c1e:	b905      	cbnz	r5, 8007c22 <HAL_GPIO_WritePin+0x12>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8007c20:	0424      	lsls	r4, r4, #16
 8007c22:	61b4      	str	r4, [r6, #24]
  }
}
 8007c24:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8007c26:	f240 119b 	movw	r1, #411	; 0x19b
 8007c2a:	4805      	ldr	r0, [pc, #20]	; (8007c40 <HAL_GPIO_WritePin+0x30>)
 8007c2c:	f7fa fdc2 	bl	80027b4 <assert_failed>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8007c30:	61b4      	str	r4, [r6, #24]
}
 8007c32:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8007c34:	f44f 71cd 	mov.w	r1, #410	; 0x19a
 8007c38:	4801      	ldr	r0, [pc, #4]	; (8007c40 <HAL_GPIO_WritePin+0x30>)
 8007c3a:	f7fa fdbb 	bl	80027b4 <assert_failed>
 8007c3e:	e7ec      	b.n	8007c1a <HAL_GPIO_WritePin+0xa>
 8007c40:	08024994 	.word	0x08024994

08007c44 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007c44:	b538      	push	{r3, r4, r5, lr}
 8007c46:	4605      	mov	r5, r0
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8007c48:	460c      	mov	r4, r1
 8007c4a:	b129      	cbz	r1, 8007c58 <HAL_GPIO_TogglePin+0x14>

  if ((GPIOx->ODR & GPIO_Pin) != 0X00u)
 8007c4c:	6943      	ldr	r3, [r0, #20]
 8007c4e:	420b      	tst	r3, r1
 8007c50:	d008      	beq.n	8007c64 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8007c52:	040c      	lsls	r4, r1, #16
 8007c54:	6184      	str	r4, [r0, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8007c56:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8007c58:	f44f 71d8 	mov.w	r1, #432	; 0x1b0
 8007c5c:	4802      	ldr	r0, [pc, #8]	; (8007c68 <HAL_GPIO_TogglePin+0x24>)
 8007c5e:	f7fa fda9 	bl	80027b4 <assert_failed>
  if ((GPIOx->ODR & GPIO_Pin) != 0X00u)
 8007c62:	696b      	ldr	r3, [r5, #20]
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8007c64:	61ac      	str	r4, [r5, #24]
}
 8007c66:	bd38      	pop	{r3, r4, r5, pc}
 8007c68:	08024994 	.word	0x08024994

08007c6c <HAL_GPIO_EXTI_Callback>:
  UNUSED(GPIO_Pin);
  
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8007c6c:	4770      	bx	lr
 8007c6e:	bf00      	nop

08007c70 <HAL_GPIO_EXTI_IRQHandler>:
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8007c70:	4a04      	ldr	r2, [pc, #16]	; (8007c84 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8007c72:	6951      	ldr	r1, [r2, #20]
 8007c74:	4201      	tst	r1, r0
 8007c76:	d100      	bne.n	8007c7a <HAL_GPIO_EXTI_IRQHandler+0xa>
 8007c78:	4770      	bx	lr
{
 8007c7a:	b508      	push	{r3, lr}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8007c7c:	6150      	str	r0, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007c7e:	f7ff fff5 	bl	8007c6c <HAL_GPIO_EXTI_Callback>
}
 8007c82:	bd08      	pop	{r3, pc}
 8007c84:	40013c00 	.word	0x40013c00

08007c88 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8007c88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c8c:	4680      	mov	r8, r0
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8007c8e:	4d25      	ldr	r5, [pc, #148]	; (8007d24 <I2C_TransferConfig+0x9c>)
 8007c90:	4825      	ldr	r0, [pc, #148]	; (8007d28 <I2C_TransferConfig+0xa0>)
{
 8007c92:	460e      	mov	r6, r1
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8007c94:	f8d8 1000 	ldr.w	r1, [r8]
{
 8007c98:	4614      	mov	r4, r2
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8007c9a:	4a24      	ldr	r2, [pc, #144]	; (8007d2c <I2C_TransferConfig+0xa4>)
{
 8007c9c:	461f      	mov	r7, r3
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8007c9e:	4281      	cmp	r1, r0
 8007ca0:	bf18      	it	ne
 8007ca2:	42a9      	cmpne	r1, r5
{
 8007ca4:	9d06      	ldr	r5, [sp, #24]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8007ca6:	bf14      	ite	ne
 8007ca8:	2001      	movne	r0, #1
 8007caa:	2000      	moveq	r0, #0
 8007cac:	4291      	cmp	r1, r2
 8007cae:	bf0c      	ite	eq
 8007cb0:	2000      	moveq	r0, #0
 8007cb2:	f000 0001 	andne.w	r0, r0, #1
 8007cb6:	b110      	cbz	r0, 8007cbe <I2C_TransferConfig+0x36>
 8007cb8:	4b1d      	ldr	r3, [pc, #116]	; (8007d30 <I2C_TransferConfig+0xa8>)
 8007cba:	4299      	cmp	r1, r3
 8007cbc:	d126      	bne.n	8007d0c <I2C_TransferConfig+0x84>
  assert_param(IS_TRANSFER_MODE(Mode));
 8007cbe:	f037 7380 	bics.w	r3, r7, #16777216	; 0x1000000
 8007cc2:	d002      	beq.n	8007cca <I2C_TransferConfig+0x42>
 8007cc4:	f1b7 7f00 	cmp.w	r7, #33554432	; 0x2000000
 8007cc8:	d126      	bne.n	8007d18 <I2C_TransferConfig+0x90>
  assert_param(IS_TRANSFER_REQUEST(Request));
 8007cca:	4b1a      	ldr	r3, [pc, #104]	; (8007d34 <I2C_TransferConfig+0xac>)
 8007ccc:	429d      	cmp	r5, r3
 8007cce:	d00a      	beq.n	8007ce6 <I2C_TransferConfig+0x5e>
 8007cd0:	f425 6380 	bic.w	r3, r5, #1024	; 0x400
 8007cd4:	4a18      	ldr	r2, [pc, #96]	; (8007d38 <I2C_TransferConfig+0xb0>)
 8007cd6:	4293      	cmp	r3, r2
 8007cd8:	d005      	beq.n	8007ce6 <I2C_TransferConfig+0x5e>
 8007cda:	b125      	cbz	r5, 8007ce6 <I2C_TransferConfig+0x5e>
 8007cdc:	f641 01c2 	movw	r1, #6338	; 0x18c2
 8007ce0:	4816      	ldr	r0, [pc, #88]	; (8007d3c <I2C_TransferConfig+0xb4>)
 8007ce2:	f7fa fd67 	bl	80027b4 <assert_failed>

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8007ce6:	f8d8 1000 	ldr.w	r1, [r8]
 8007cea:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8007cee:	f3c6 0309 	ubfx	r3, r6, #0, #10
 8007cf2:	4a13      	ldr	r2, [pc, #76]	; (8007d40 <I2C_TransferConfig+0xb8>)
 8007cf4:	431c      	orrs	r4, r3
 8007cf6:	ea42 5255 	orr.w	r2, r2, r5, lsr #21
 8007cfa:	684d      	ldr	r5, [r1, #4]
 8007cfc:	ea44 0307 	orr.w	r3, r4, r7
 8007d00:	ea25 0502 	bic.w	r5, r5, r2
 8007d04:	432b      	orrs	r3, r5
 8007d06:	604b      	str	r3, [r1, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8007d08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8007d0c:	f44f 51c6 	mov.w	r1, #6336	; 0x18c0
 8007d10:	480a      	ldr	r0, [pc, #40]	; (8007d3c <I2C_TransferConfig+0xb4>)
 8007d12:	f7fa fd4f 	bl	80027b4 <assert_failed>
 8007d16:	e7d2      	b.n	8007cbe <I2C_TransferConfig+0x36>
  assert_param(IS_TRANSFER_MODE(Mode));
 8007d18:	f641 01c1 	movw	r1, #6337	; 0x18c1
 8007d1c:	4807      	ldr	r0, [pc, #28]	; (8007d3c <I2C_TransferConfig+0xb4>)
 8007d1e:	f7fa fd49 	bl	80027b4 <assert_failed>
 8007d22:	e7d2      	b.n	8007cca <I2C_TransferConfig+0x42>
 8007d24:	40005800 	.word	0x40005800
 8007d28:	40005400 	.word	0x40005400
 8007d2c:	40005c00 	.word	0x40005c00
 8007d30:	40006000 	.word	0x40006000
 8007d34:	80004000 	.word	0x80004000
 8007d38:	80002000 	.word	0x80002000
 8007d3c:	080249d0 	.word	0x080249d0
 8007d40:	03ff63ff 	.word	0x03ff63ff

08007d44 <I2C_IsAcknowledgeFailed.part.1>:
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
 8007d44:	b570      	push	{r4, r5, r6, lr}
 8007d46:	4605      	mov	r5, r0
 8007d48:	460c      	mov	r4, r1
 8007d4a:	4616      	mov	r6, r2
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007d4c:	6828      	ldr	r0, [r5, #0]
 8007d4e:	e001      	b.n	8007d54 <I2C_IsAcknowledgeFailed.part.1+0x10>
      if (Timeout != HAL_MAX_DELAY)
 8007d50:	1c63      	adds	r3, r4, #1
 8007d52:	d120      	bne.n	8007d96 <I2C_IsAcknowledgeFailed.part.1+0x52>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007d54:	6983      	ldr	r3, [r0, #24]
 8007d56:	0699      	lsls	r1, r3, #26
 8007d58:	d5fa      	bpl.n	8007d50 <I2C_IsAcknowledgeFailed.part.1+0xc>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007d5a:	2210      	movs	r2, #16
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007d5c:	2320      	movs	r3, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007d5e:	61c2      	str	r2, [r0, #28]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007d60:	61c3      	str	r3, [r0, #28]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007d62:	6983      	ldr	r3, [r0, #24]
 8007d64:	079a      	lsls	r2, r3, #30
 8007d66:	d501      	bpl.n	8007d6c <I2C_IsAcknowledgeFailed.part.1+0x28>
    hi2c->Instance->TXDR = 0x00U;
 8007d68:	2300      	movs	r3, #0
 8007d6a:	6283      	str	r3, [r0, #40]	; 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007d6c:	6983      	ldr	r3, [r0, #24]
 8007d6e:	07db      	lsls	r3, r3, #31
 8007d70:	d524      	bpl.n	8007dbc <I2C_IsAcknowledgeFailed.part.1+0x78>
    I2C_RESET_CR2(hi2c);
 8007d72:	6843      	ldr	r3, [r0, #4]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007d74:	2200      	movs	r2, #0
    I2C_RESET_CR2(hi2c);
 8007d76:	4c14      	ldr	r4, [pc, #80]	; (8007dc8 <I2C_IsAcknowledgeFailed.part.1+0x84>)
    hi2c->State = HAL_I2C_STATE_READY;
 8007d78:	2120      	movs	r1, #32
    I2C_RESET_CR2(hi2c);
 8007d7a:	4023      	ands	r3, r4
 8007d7c:	6043      	str	r3, [r0, #4]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007d7e:	6c6b      	ldr	r3, [r5, #68]	; 0x44
    __HAL_UNLOCK(hi2c);
 8007d80:	f885 2040 	strb.w	r2, [r5, #64]	; 0x40
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007d84:	f043 0304 	orr.w	r3, r3, #4
 8007d88:	646b      	str	r3, [r5, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8007d8a:	f885 1041 	strb.w	r1, [r5, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007d8e:	f885 2042 	strb.w	r2, [r5, #66]	; 0x42
}
 8007d92:	2001      	movs	r0, #1
 8007d94:	bd70      	pop	{r4, r5, r6, pc}
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007d96:	f7fc ff91 	bl	8004cbc <HAL_GetTick>
 8007d9a:	1b80      	subs	r0, r0, r6
 8007d9c:	4284      	cmp	r4, r0
 8007d9e:	d301      	bcc.n	8007da4 <I2C_IsAcknowledgeFailed.part.1+0x60>
 8007da0:	2c00      	cmp	r4, #0
 8007da2:	d1d3      	bne.n	8007d4c <I2C_IsAcknowledgeFailed.part.1+0x8>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007da4:	6c6b      	ldr	r3, [r5, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007da6:	2120      	movs	r1, #32
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007da8:	2200      	movs	r2, #0
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007daa:	430b      	orrs	r3, r1
          __HAL_UNLOCK(hi2c);
 8007dac:	f885 2040 	strb.w	r2, [r5, #64]	; 0x40
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007db0:	646b      	str	r3, [r5, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007db2:	f885 1041 	strb.w	r1, [r5, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007db6:	f885 2042 	strb.w	r2, [r5, #66]	; 0x42
 8007dba:	e7ea      	b.n	8007d92 <I2C_IsAcknowledgeFailed.part.1+0x4e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007dbc:	6983      	ldr	r3, [r0, #24]
 8007dbe:	f043 0301 	orr.w	r3, r3, #1
 8007dc2:	6183      	str	r3, [r0, #24]
 8007dc4:	e7d5      	b.n	8007d72 <I2C_IsAcknowledgeFailed.part.1+0x2e>
 8007dc6:	bf00      	nop
 8007dc8:	fe00e800 	.word	0xfe00e800

08007dcc <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8007dcc:	b570      	push	{r4, r5, r6, lr}
 8007dce:	4605      	mov	r5, r0
 8007dd0:	460c      	mov	r4, r1
 8007dd2:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007dd4:	e001      	b.n	8007dda <I2C_WaitOnTXISFlagUntilTimeout+0xe>
    if (Timeout != HAL_MAX_DELAY)
 8007dd6:	1c61      	adds	r1, r4, #1
 8007dd8:	d111      	bne.n	8007dfe <I2C_WaitOnTXISFlagUntilTimeout+0x32>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007dda:	682b      	ldr	r3, [r5, #0]
 8007ddc:	699a      	ldr	r2, [r3, #24]
 8007dde:	0792      	lsls	r2, r2, #30
 8007de0:	d40b      	bmi.n	8007dfa <I2C_WaitOnTXISFlagUntilTimeout+0x2e>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007de2:	699b      	ldr	r3, [r3, #24]
 8007de4:	06d8      	lsls	r0, r3, #27
 8007de6:	d5f6      	bpl.n	8007dd6 <I2C_WaitOnTXISFlagUntilTimeout+0xa>
 8007de8:	4632      	mov	r2, r6
 8007dea:	4621      	mov	r1, r4
 8007dec:	4628      	mov	r0, r5
 8007dee:	f7ff ffa9 	bl	8007d44 <I2C_IsAcknowledgeFailed.part.1>
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8007df2:	2800      	cmp	r0, #0
 8007df4:	d0ef      	beq.n	8007dd6 <I2C_WaitOnTXISFlagUntilTimeout+0xa>
      return HAL_ERROR;
 8007df6:	2001      	movs	r0, #1
}
 8007df8:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 8007dfa:	2000      	movs	r0, #0
}
 8007dfc:	bd70      	pop	{r4, r5, r6, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007dfe:	f7fc ff5d 	bl	8004cbc <HAL_GetTick>
 8007e02:	1b80      	subs	r0, r0, r6
 8007e04:	42a0      	cmp	r0, r4
 8007e06:	d801      	bhi.n	8007e0c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8007e08:	2c00      	cmp	r4, #0
 8007e0a:	d1e6      	bne.n	8007dda <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007e0c:	6c6b      	ldr	r3, [r5, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007e0e:	2120      	movs	r1, #32
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007e10:	2200      	movs	r2, #0
        __HAL_UNLOCK(hi2c);
 8007e12:	2001      	movs	r0, #1
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007e14:	430b      	orrs	r3, r1
        __HAL_UNLOCK(hi2c);
 8007e16:	f885 2040 	strb.w	r2, [r5, #64]	; 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007e1a:	646b      	str	r3, [r5, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007e1c:	f885 1041 	strb.w	r1, [r5, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007e20:	f885 2042 	strb.w	r2, [r5, #66]	; 0x42
}
 8007e24:	bd70      	pop	{r4, r5, r6, pc}
 8007e26:	bf00      	nop

08007e28 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8007e28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e2a:	4605      	mov	r5, r0
 8007e2c:	460c      	mov	r4, r1
 8007e2e:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007e30:	e00b      	b.n	8007e4a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007e32:	699b      	ldr	r3, [r3, #24]
 8007e34:	06db      	lsls	r3, r3, #27
 8007e36:	d502      	bpl.n	8007e3e <I2C_WaitOnSTOPFlagUntilTimeout+0x16>
 8007e38:	f7ff ff84 	bl	8007d44 <I2C_IsAcknowledgeFailed.part.1>
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8007e3c:	b9d8      	cbnz	r0, 8007e76 <I2C_WaitOnSTOPFlagUntilTimeout+0x4e>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007e3e:	f7fc ff3d 	bl	8004cbc <HAL_GetTick>
 8007e42:	1b80      	subs	r0, r0, r6
 8007e44:	42a0      	cmp	r0, r4
 8007e46:	d809      	bhi.n	8007e5c <I2C_WaitOnSTOPFlagUntilTimeout+0x34>
 8007e48:	b144      	cbz	r4, 8007e5c <I2C_WaitOnSTOPFlagUntilTimeout+0x34>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007e4a:	682b      	ldr	r3, [r5, #0]
 8007e4c:	4632      	mov	r2, r6
 8007e4e:	4621      	mov	r1, r4
 8007e50:	4628      	mov	r0, r5
 8007e52:	699f      	ldr	r7, [r3, #24]
 8007e54:	06bf      	lsls	r7, r7, #26
 8007e56:	d5ec      	bpl.n	8007e32 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
  return HAL_OK;
 8007e58:	2000      	movs	r0, #0
}
 8007e5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007e5c:	6c6b      	ldr	r3, [r5, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007e5e:	2120      	movs	r1, #32
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007e60:	2200      	movs	r2, #0
        __HAL_UNLOCK(hi2c);
 8007e62:	2001      	movs	r0, #1
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007e64:	430b      	orrs	r3, r1
        __HAL_UNLOCK(hi2c);
 8007e66:	f885 2040 	strb.w	r2, [r5, #64]	; 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007e6a:	646b      	str	r3, [r5, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007e6c:	f885 1041 	strb.w	r1, [r5, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007e70:	f885 2042 	strb.w	r2, [r5, #66]	; 0x42
}
 8007e74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      return HAL_ERROR;
 8007e76:	2001      	movs	r0, #1
}
 8007e78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e7a:	bf00      	nop

08007e7c <I2C_WaitOnFlagUntilTimeout>:
{
 8007e7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e80:	4680      	mov	r8, r0
 8007e82:	460f      	mov	r7, r1
 8007e84:	4616      	mov	r6, r2
 8007e86:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007e88:	f8d8 4000 	ldr.w	r4, [r8]
 8007e8c:	e001      	b.n	8007e92 <I2C_WaitOnFlagUntilTimeout+0x16>
    if (Timeout != HAL_MAX_DELAY)
 8007e8e:	1c6b      	adds	r3, r5, #1
 8007e90:	d10a      	bne.n	8007ea8 <I2C_WaitOnFlagUntilTimeout+0x2c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007e92:	69a0      	ldr	r0, [r4, #24]
 8007e94:	ea37 0300 	bics.w	r3, r7, r0
 8007e98:	bf0c      	ite	eq
 8007e9a:	2001      	moveq	r0, #1
 8007e9c:	2000      	movne	r0, #0
 8007e9e:	42b0      	cmp	r0, r6
 8007ea0:	d0f5      	beq.n	8007e8e <I2C_WaitOnFlagUntilTimeout+0x12>
  return HAL_OK;
 8007ea2:	2000      	movs	r0, #0
}
 8007ea4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007ea8:	f7fc ff08 	bl	8004cbc <HAL_GetTick>
 8007eac:	9b06      	ldr	r3, [sp, #24]
 8007eae:	1ac0      	subs	r0, r0, r3
 8007eb0:	42a8      	cmp	r0, r5
 8007eb2:	d801      	bhi.n	8007eb8 <I2C_WaitOnFlagUntilTimeout+0x3c>
 8007eb4:	2d00      	cmp	r5, #0
 8007eb6:	d1e7      	bne.n	8007e88 <I2C_WaitOnFlagUntilTimeout+0xc>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007eb8:	f8d8 3044 	ldr.w	r3, [r8, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007ebc:	2120      	movs	r1, #32
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007ebe:	2200      	movs	r2, #0
        __HAL_UNLOCK(hi2c);
 8007ec0:	2001      	movs	r0, #1
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007ec2:	430b      	orrs	r3, r1
        __HAL_UNLOCK(hi2c);
 8007ec4:	f888 2040 	strb.w	r2, [r8, #64]	; 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007ec8:	f8c8 3044 	str.w	r3, [r8, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007ecc:	f888 1041 	strb.w	r1, [r8, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007ed0:	f888 2042 	strb.w	r2, [r8, #66]	; 0x42
 8007ed4:	e7e6      	b.n	8007ea4 <I2C_WaitOnFlagUntilTimeout+0x28>
 8007ed6:	bf00      	nop

08007ed8 <I2C_RequestMemoryRead>:
{
 8007ed8:	b570      	push	{r4, r5, r6, lr}
 8007eda:	461d      	mov	r5, r3
 8007edc:	b082      	sub	sp, #8
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8007ede:	4b17      	ldr	r3, [pc, #92]	; (8007f3c <I2C_RequestMemoryRead+0x64>)
{
 8007ee0:	4604      	mov	r4, r0
 8007ee2:	4616      	mov	r6, r2
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8007ee4:	b2ea      	uxtb	r2, r5
 8007ee6:	9300      	str	r3, [sp, #0]
 8007ee8:	2300      	movs	r3, #0
 8007eea:	f7ff fecd 	bl	8007c88 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007eee:	4620      	mov	r0, r4
 8007ef0:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 8007ef4:	f7ff ff6a 	bl	8007dcc <I2C_WaitOnTXISFlagUntilTimeout>
 8007ef8:	b9c8      	cbnz	r0, 8007f2e <I2C_RequestMemoryRead+0x56>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007efa:	2d01      	cmp	r5, #1
 8007efc:	6823      	ldr	r3, [r4, #0]
 8007efe:	d10e      	bne.n	8007f1e <I2C_RequestMemoryRead+0x46>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007f00:	b2f6      	uxtb	r6, r6
 8007f02:	629e      	str	r6, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8007f04:	9b07      	ldr	r3, [sp, #28]
 8007f06:	4620      	mov	r0, r4
 8007f08:	2200      	movs	r2, #0
 8007f0a:	2140      	movs	r1, #64	; 0x40
 8007f0c:	9300      	str	r3, [sp, #0]
 8007f0e:	9b06      	ldr	r3, [sp, #24]
 8007f10:	f7ff ffb4 	bl	8007e7c <I2C_WaitOnFlagUntilTimeout>
    return HAL_ERROR;
 8007f14:	3000      	adds	r0, #0
 8007f16:	bf18      	it	ne
 8007f18:	2001      	movne	r0, #1
}
 8007f1a:	b002      	add	sp, #8
 8007f1c:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007f1e:	0a30      	lsrs	r0, r6, #8
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007f20:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007f24:	6298      	str	r0, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007f26:	4620      	mov	r0, r4
 8007f28:	f7ff ff50 	bl	8007dcc <I2C_WaitOnTXISFlagUntilTimeout>
 8007f2c:	b110      	cbz	r0, 8007f34 <I2C_RequestMemoryRead+0x5c>
    return HAL_ERROR;
 8007f2e:	2001      	movs	r0, #1
}
 8007f30:	b002      	add	sp, #8
 8007f32:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007f34:	b2f6      	uxtb	r6, r6
 8007f36:	6823      	ldr	r3, [r4, #0]
 8007f38:	629e      	str	r6, [r3, #40]	; 0x28
 8007f3a:	e7e3      	b.n	8007f04 <I2C_RequestMemoryRead+0x2c>
 8007f3c:	80002000 	.word	0x80002000

08007f40 <HAL_I2C_Init>:
  if (hi2c == NULL)
 8007f40:	2800      	cmp	r0, #0
 8007f42:	f000 80c8 	beq.w	80080d6 <HAL_I2C_Init+0x196>
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8007f46:	6802      	ldr	r2, [r0, #0]
 8007f48:	4969      	ldr	r1, [pc, #420]	; (80080f0 <HAL_I2C_Init+0x1b0>)
{
 8007f4a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8007f4c:	4b69      	ldr	r3, [pc, #420]	; (80080f4 <HAL_I2C_Init+0x1b4>)
 8007f4e:	4604      	mov	r4, r0
 8007f50:	4869      	ldr	r0, [pc, #420]	; (80080f8 <HAL_I2C_Init+0x1b8>)
 8007f52:	429a      	cmp	r2, r3
 8007f54:	bf18      	it	ne
 8007f56:	4282      	cmpne	r2, r0
 8007f58:	bf14      	ite	ne
 8007f5a:	2301      	movne	r3, #1
 8007f5c:	2300      	moveq	r3, #0
 8007f5e:	428a      	cmp	r2, r1
 8007f60:	bf0c      	ite	eq
 8007f62:	2300      	moveq	r3, #0
 8007f64:	f003 0301 	andne.w	r3, r3, #1
 8007f68:	b11b      	cbz	r3, 8007f72 <HAL_I2C_Init+0x32>
 8007f6a:	4b64      	ldr	r3, [pc, #400]	; (80080fc <HAL_I2C_Init+0x1bc>)
 8007f6c:	429a      	cmp	r2, r3
 8007f6e:	f040 80b4 	bne.w	80080da <HAL_I2C_Init+0x19a>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8007f72:	68a3      	ldr	r3, [r4, #8]
 8007f74:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007f78:	d268      	bcs.n	800804c <HAL_I2C_Init+0x10c>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8007f7a:	68e3      	ldr	r3, [r4, #12]
 8007f7c:	3b01      	subs	r3, #1
 8007f7e:	2b01      	cmp	r3, #1
 8007f80:	d856      	bhi.n	8008030 <HAL_I2C_Init+0xf0>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8007f82:	6923      	ldr	r3, [r4, #16]
 8007f84:	f433 4300 	bics.w	r3, r3, #32768	; 0x8000
 8007f88:	f040 809b 	bne.w	80080c2 <HAL_I2C_Init+0x182>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8007f8c:	6963      	ldr	r3, [r4, #20]
 8007f8e:	2bff      	cmp	r3, #255	; 0xff
 8007f90:	f200 808d 	bhi.w	80080ae <HAL_I2C_Init+0x16e>
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
 8007f94:	69a3      	ldr	r3, [r4, #24]
 8007f96:	2b07      	cmp	r3, #7
 8007f98:	d87e      	bhi.n	8008098 <HAL_I2C_Init+0x158>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8007f9a:	69e3      	ldr	r3, [r4, #28]
 8007f9c:	f433 2300 	bics.w	r3, r3, #524288	; 0x80000
 8007fa0:	d170      	bne.n	8008084 <HAL_I2C_Init+0x144>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8007fa2:	6a23      	ldr	r3, [r4, #32]
 8007fa4:	f433 3300 	bics.w	r3, r3, #131072	; 0x20000
 8007fa8:	d160      	bne.n	800806c <HAL_I2C_Init+0x12c>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007faa:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8007fae:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d054      	beq.n	8008060 <HAL_I2C_Init+0x120>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8007fb6:	2124      	movs	r1, #36	; 0x24
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007fb8:	68e5      	ldr	r5, [r4, #12]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007fba:	e9d4 3200 	ldrd	r3, r2, [r4]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8007fbe:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007fc2:	2d01      	cmp	r5, #1
  __HAL_I2C_DISABLE(hi2c);
 8007fc4:	6818      	ldr	r0, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007fc6:	f022 6170 	bic.w	r1, r2, #251658240	; 0xf000000
 8007fca:	68a2      	ldr	r2, [r4, #8]
  __HAL_I2C_DISABLE(hi2c);
 8007fcc:	f020 0001 	bic.w	r0, r0, #1
 8007fd0:	6018      	str	r0, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007fd2:	6119      	str	r1, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8007fd4:	6899      	ldr	r1, [r3, #8]
 8007fd6:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 8007fda:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007fdc:	d032      	beq.n	8008044 <HAL_I2C_Init+0x104>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8007fde:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007fe2:	2d02      	cmp	r5, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8007fe4:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007fe6:	d102      	bne.n	8007fee <HAL_I2C_Init+0xae>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8007fe8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007fec:	605a      	str	r2, [r3, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8007fee:	685a      	ldr	r2, [r3, #4]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007ff0:	2100      	movs	r1, #0
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8007ff2:	4843      	ldr	r0, [pc, #268]	; (8008100 <HAL_I2C_Init+0x1c0>)
  hi2c->State = HAL_I2C_STATE_READY;
 8007ff4:	2720      	movs	r7, #32
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8007ff6:	69a6      	ldr	r6, [r4, #24]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8007ff8:	4310      	orrs	r0, r2
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8007ffa:	e9d4 2504 	ldrd	r2, r5, [r4, #16]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8007ffe:	6058      	str	r0, [r3, #4]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8008000:	432a      	orrs	r2, r5
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008002:	68d8      	ldr	r0, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008004:	69e5      	ldr	r5, [r4, #28]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8008006:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800800a:	6a26      	ldr	r6, [r4, #32]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800800c:	f420 4000 	bic.w	r0, r0, #32768	; 0x8000
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008010:	4335      	orrs	r5, r6
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008012:	60d8      	str	r0, [r3, #12]
  return HAL_OK;
 8008014:	4608      	mov	r0, r1
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8008016:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008018:	601d      	str	r5, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 800801a:	681a      	ldr	r2, [r3, #0]
 800801c:	f042 0201 	orr.w	r2, r2, #1
 8008020:	601a      	str	r2, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008022:	6461      	str	r1, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8008024:	f884 7041 	strb.w	r7, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8008028:	6321      	str	r1, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800802a:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
}
 800802e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8008030:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
 8008034:	4833      	ldr	r0, [pc, #204]	; (8008104 <HAL_I2C_Init+0x1c4>)
 8008036:	f7fa fbbd 	bl	80027b4 <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 800803a:	6923      	ldr	r3, [r4, #16]
 800803c:	f433 4300 	bics.w	r3, r3, #32768	; 0x8000
 8008040:	d0a4      	beq.n	8007f8c <HAL_I2C_Init+0x4c>
 8008042:	e03e      	b.n	80080c2 <HAL_I2C_Init+0x182>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8008044:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008048:	609a      	str	r2, [r3, #8]
 800804a:	e7d0      	b.n	8007fee <HAL_I2C_Init+0xae>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 800804c:	f240 11df 	movw	r1, #479	; 0x1df
 8008050:	482c      	ldr	r0, [pc, #176]	; (8008104 <HAL_I2C_Init+0x1c4>)
 8008052:	f7fa fbaf 	bl	80027b4 <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8008056:	68e3      	ldr	r3, [r4, #12]
 8008058:	3b01      	subs	r3, #1
 800805a:	2b01      	cmp	r3, #1
 800805c:	d991      	bls.n	8007f82 <HAL_I2C_Init+0x42>
 800805e:	e7e7      	b.n	8008030 <HAL_I2C_Init+0xf0>
    hi2c->Lock = HAL_UNLOCKED;
 8008060:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 8008064:	4620      	mov	r0, r4
 8008066:	f7fb fad9 	bl	800361c <HAL_I2C_MspInit>
 800806a:	e7a4      	b.n	8007fb6 <HAL_I2C_Init+0x76>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 800806c:	f240 11e5 	movw	r1, #485	; 0x1e5
 8008070:	4824      	ldr	r0, [pc, #144]	; (8008104 <HAL_I2C_Init+0x1c4>)
 8008072:	f7fa fb9f 	bl	80027b4 <assert_failed>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008076:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800807a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800807e:	2b00      	cmp	r3, #0
 8008080:	d199      	bne.n	8007fb6 <HAL_I2C_Init+0x76>
 8008082:	e7ed      	b.n	8008060 <HAL_I2C_Init+0x120>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8008084:	f44f 71f2 	mov.w	r1, #484	; 0x1e4
 8008088:	481e      	ldr	r0, [pc, #120]	; (8008104 <HAL_I2C_Init+0x1c4>)
 800808a:	f7fa fb93 	bl	80027b4 <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 800808e:	6a23      	ldr	r3, [r4, #32]
 8008090:	f433 3300 	bics.w	r3, r3, #131072	; 0x20000
 8008094:	d089      	beq.n	8007faa <HAL_I2C_Init+0x6a>
 8008096:	e7e9      	b.n	800806c <HAL_I2C_Init+0x12c>
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
 8008098:	f240 11e3 	movw	r1, #483	; 0x1e3
 800809c:	4819      	ldr	r0, [pc, #100]	; (8008104 <HAL_I2C_Init+0x1c4>)
 800809e:	f7fa fb89 	bl	80027b4 <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 80080a2:	69e3      	ldr	r3, [r4, #28]
 80080a4:	f433 2300 	bics.w	r3, r3, #524288	; 0x80000
 80080a8:	f43f af7b 	beq.w	8007fa2 <HAL_I2C_Init+0x62>
 80080ac:	e7ea      	b.n	8008084 <HAL_I2C_Init+0x144>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 80080ae:	f44f 71f1 	mov.w	r1, #482	; 0x1e2
 80080b2:	4814      	ldr	r0, [pc, #80]	; (8008104 <HAL_I2C_Init+0x1c4>)
 80080b4:	f7fa fb7e 	bl	80027b4 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
 80080b8:	69a3      	ldr	r3, [r4, #24]
 80080ba:	2b07      	cmp	r3, #7
 80080bc:	f67f af6d 	bls.w	8007f9a <HAL_I2C_Init+0x5a>
 80080c0:	e7ea      	b.n	8008098 <HAL_I2C_Init+0x158>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 80080c2:	f240 11e1 	movw	r1, #481	; 0x1e1
 80080c6:	480f      	ldr	r0, [pc, #60]	; (8008104 <HAL_I2C_Init+0x1c4>)
 80080c8:	f7fa fb74 	bl	80027b4 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 80080cc:	6963      	ldr	r3, [r4, #20]
 80080ce:	2bff      	cmp	r3, #255	; 0xff
 80080d0:	f67f af60 	bls.w	8007f94 <HAL_I2C_Init+0x54>
 80080d4:	e7eb      	b.n	80080ae <HAL_I2C_Init+0x16e>
    return HAL_ERROR;
 80080d6:	2001      	movs	r0, #1
}
 80080d8:	4770      	bx	lr
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 80080da:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80080de:	4809      	ldr	r0, [pc, #36]	; (8008104 <HAL_I2C_Init+0x1c4>)
 80080e0:	f7fa fb68 	bl	80027b4 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 80080e4:	68a3      	ldr	r3, [r4, #8]
 80080e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80080ea:	f4ff af46 	bcc.w	8007f7a <HAL_I2C_Init+0x3a>
 80080ee:	e7ad      	b.n	800804c <HAL_I2C_Init+0x10c>
 80080f0:	40005c00 	.word	0x40005c00
 80080f4:	40005400 	.word	0x40005400
 80080f8:	40005800 	.word	0x40005800
 80080fc:	40006000 	.word	0x40006000
 8008100:	02008000 	.word	0x02008000
 8008104:	080249d0 	.word	0x080249d0

08008108 <HAL_I2C_Master_Transmit>:
{
 8008108:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 800810c:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
{
 8008110:	b083      	sub	sp, #12
  if (hi2c->State == HAL_I2C_STATE_READY)
 8008112:	2c20      	cmp	r4, #32
 8008114:	d169      	bne.n	80081ea <HAL_I2C_Master_Transmit+0xe2>
    __HAL_LOCK(hi2c);
 8008116:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
 800811a:	2c01      	cmp	r4, #1
 800811c:	d065      	beq.n	80081ea <HAL_I2C_Master_Transmit+0xe2>
 800811e:	f04f 0901 	mov.w	r9, #1
 8008122:	4604      	mov	r4, r0
 8008124:	4698      	mov	r8, r3
 8008126:	4615      	mov	r5, r2
 8008128:	f880 9040 	strb.w	r9, [r0, #64]	; 0x40
 800812c:	460f      	mov	r7, r1
    tickstart = HAL_GetTick();
 800812e:	f7fc fdc5 	bl	8004cbc <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008132:	464a      	mov	r2, r9
    tickstart = HAL_GetTick();
 8008134:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008136:	9000      	str	r0, [sp, #0]
 8008138:	2319      	movs	r3, #25
 800813a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800813e:	4620      	mov	r0, r4
 8008140:	f7ff fe9c 	bl	8007e7c <I2C_WaitOnFlagUntilTimeout>
 8008144:	2800      	cmp	r0, #0
 8008146:	d154      	bne.n	80081f2 <HAL_I2C_Master_Transmit+0xea>
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8008148:	2310      	movs	r3, #16
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800814a:	2221      	movs	r2, #33	; 0x21
    hi2c->pBuffPtr  = pData;
 800814c:	6265      	str	r5, [r4, #36]	; 0x24
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800814e:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8008152:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008156:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 8008158:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800815c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800815e:	6360      	str	r0, [r4, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008160:	2bff      	cmp	r3, #255	; 0xff
 8008162:	d954      	bls.n	800820e <HAL_I2C_Master_Transmit+0x106>
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8008164:	4839      	ldr	r0, [pc, #228]	; (800824c <HAL_I2C_Master_Transmit+0x144>)
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008166:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8008168:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800816c:	4639      	mov	r1, r7
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800816e:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8008170:	9000      	str	r0, [sp, #0]
 8008172:	4620      	mov	r0, r4
 8008174:	f7ff fd88 	bl	8007c88 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8008178:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800817a:	4632      	mov	r2, r6
 800817c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800817e:	4620      	mov	r0, r4
    while (hi2c->XferCount > 0U)
 8008180:	b29b      	uxth	r3, r3
 8008182:	2b00      	cmp	r3, #0
 8008184:	d050      	beq.n	8008228 <HAL_I2C_Master_Transmit+0x120>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008186:	f7ff fe21 	bl	8007dcc <I2C_WaitOnTXISFlagUntilTimeout>
 800818a:	2800      	cmp	r0, #0
 800818c:	d131      	bne.n	80081f2 <HAL_I2C_Master_Transmit+0xea>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800818e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8008190:	6822      	ldr	r2, [r4, #0]
 8008192:	f811 5b01 	ldrb.w	r5, [r1], #1
      hi2c->XferSize--;
 8008196:	8d23      	ldrh	r3, [r4, #40]	; 0x28
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008198:	6295      	str	r5, [r2, #40]	; 0x28
      hi2c->XferCount--;
 800819a:	8d65      	ldrh	r5, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800819c:	3b01      	subs	r3, #1
      hi2c->pBuffPtr++;
 800819e:	6261      	str	r1, [r4, #36]	; 0x24
      hi2c->XferCount--;
 80081a0:	3d01      	subs	r5, #1
      hi2c->XferSize--;
 80081a2:	b29b      	uxth	r3, r3
      hi2c->XferCount--;
 80081a4:	b2ad      	uxth	r5, r5
      hi2c->XferSize--;
 80081a6:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 80081a8:	8565      	strh	r5, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80081aa:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 80081ac:	b289      	uxth	r1, r1
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d1e2      	bne.n	8008178 <HAL_I2C_Master_Transmit+0x70>
 80081b2:	2900      	cmp	r1, #0
 80081b4:	d0e0      	beq.n	8008178 <HAL_I2C_Master_Transmit+0x70>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80081b6:	4602      	mov	r2, r0
 80081b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80081ba:	2180      	movs	r1, #128	; 0x80
 80081bc:	9600      	str	r6, [sp, #0]
 80081be:	4620      	mov	r0, r4
 80081c0:	f7ff fe5c 	bl	8007e7c <I2C_WaitOnFlagUntilTimeout>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80081c4:	f04f 0cff 	mov.w	ip, #255	; 0xff
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80081c8:	4605      	mov	r5, r0
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80081ca:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80081ce:	4639      	mov	r1, r7
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80081d0:	b978      	cbnz	r0, 80081f2 <HAL_I2C_Master_Transmit+0xea>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80081d2:	f8b4 e02a 	ldrh.w	lr, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80081d6:	4662      	mov	r2, ip
 80081d8:	4620      	mov	r0, r4
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80081da:	45e6      	cmp	lr, ip
 80081dc:	d90d      	bls.n	80081fa <HAL_I2C_Master_Transmit+0xf2>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80081de:	f8a4 c028 	strh.w	ip, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80081e2:	9500      	str	r5, [sp, #0]
 80081e4:	f7ff fd50 	bl	8007c88 <I2C_TransferConfig>
 80081e8:	e7c6      	b.n	8008178 <HAL_I2C_Master_Transmit+0x70>
    return HAL_BUSY;
 80081ea:	2002      	movs	r0, #2
}
 80081ec:	b003      	add	sp, #12
 80081ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      return HAL_ERROR;
 80081f2:	2001      	movs	r0, #1
}
 80081f4:	b003      	add	sp, #12
 80081f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          hi2c->XferSize = hi2c->XferCount;
 80081fa:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80081fc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008200:	9500      	str	r5, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 8008202:	b292      	uxth	r2, r2
 8008204:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8008206:	b2d2      	uxtb	r2, r2
 8008208:	f7ff fd3e 	bl	8007c88 <I2C_TransferConfig>
 800820c:	e7b4      	b.n	8008178 <HAL_I2C_Master_Transmit+0x70>
      hi2c->XferSize = hi2c->XferCount;
 800820e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8008210:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008214:	4d0d      	ldr	r5, [pc, #52]	; (800824c <HAL_I2C_Master_Transmit+0x144>)
 8008216:	4639      	mov	r1, r7
      hi2c->XferSize = hi2c->XferCount;
 8008218:	b292      	uxth	r2, r2
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 800821a:	4620      	mov	r0, r4
 800821c:	9500      	str	r5, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 800821e:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8008220:	b2d2      	uxtb	r2, r2
 8008222:	f7ff fd31 	bl	8007c88 <I2C_TransferConfig>
 8008226:	e7a7      	b.n	8008178 <HAL_I2C_Master_Transmit+0x70>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008228:	f7ff fdfe 	bl	8007e28 <I2C_WaitOnSTOPFlagUntilTimeout>
 800822c:	2800      	cmp	r0, #0
 800822e:	d1e0      	bne.n	80081f2 <HAL_I2C_Master_Transmit+0xea>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008230:	6823      	ldr	r3, [r4, #0]
 8008232:	2120      	movs	r1, #32
    I2C_RESET_CR2(hi2c);
 8008234:	4d06      	ldr	r5, [pc, #24]	; (8008250 <HAL_I2C_Master_Transmit+0x148>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008236:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8008238:	685a      	ldr	r2, [r3, #4]
 800823a:	402a      	ands	r2, r5
 800823c:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800823e:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8008242:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008246:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 800824a:	e7cf      	b.n	80081ec <HAL_I2C_Master_Transmit+0xe4>
 800824c:	80002000 	.word	0x80002000
 8008250:	fe00e800 	.word	0xfe00e800

08008254 <HAL_I2C_Mem_Read>:
{
 8008254:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008258:	4698      	mov	r8, r3
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 800825a:	3b01      	subs	r3, #1
{
 800825c:	b083      	sub	sp, #12
 800825e:	4604      	mov	r4, r0
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8008260:	2b01      	cmp	r3, #1
{
 8008262:	460e      	mov	r6, r1
 8008264:	4692      	mov	sl, r2
 8008266:	f8bd 9034 	ldrh.w	r9, [sp, #52]	; 0x34
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 800826a:	d904      	bls.n	8008276 <HAL_I2C_Mem_Read+0x22>
 800826c:	f640 1174 	movw	r1, #2420	; 0x974
 8008270:	4862      	ldr	r0, [pc, #392]	; (80083fc <HAL_I2C_Mem_Read+0x1a8>)
 8008272:	f7fa fa9f 	bl	80027b4 <assert_failed>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8008276:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800827a:	2b20      	cmp	r3, #32
 800827c:	d11c      	bne.n	80082b8 <HAL_I2C_Mem_Read+0x64>
    if ((pData == NULL) || (Size == 0U))
 800827e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008280:	b1f3      	cbz	r3, 80082c0 <HAL_I2C_Mem_Read+0x6c>
 8008282:	f1b9 0f00 	cmp.w	r9, #0
 8008286:	d01b      	beq.n	80082c0 <HAL_I2C_Mem_Read+0x6c>
    __HAL_LOCK(hi2c);
 8008288:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 800828c:	2b01      	cmp	r3, #1
 800828e:	d013      	beq.n	80082b8 <HAL_I2C_Mem_Read+0x64>
 8008290:	2501      	movs	r5, #1
 8008292:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
    tickstart = HAL_GetTick();
 8008296:	f7fc fd11 	bl	8004cbc <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800829a:	462a      	mov	r2, r5
 800829c:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 800829e:	4607      	mov	r7, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80082a0:	2319      	movs	r3, #25
 80082a2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80082a6:	4620      	mov	r0, r4
 80082a8:	f7ff fde8 	bl	8007e7c <I2C_WaitOnFlagUntilTimeout>
 80082ac:	4683      	mov	fp, r0
 80082ae:	b170      	cbz	r0, 80082ce <HAL_I2C_Mem_Read+0x7a>
      return HAL_ERROR;
 80082b0:	2001      	movs	r0, #1
}
 80082b2:	b003      	add	sp, #12
 80082b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return HAL_BUSY;
 80082b8:	2002      	movs	r0, #2
}
 80082ba:	b003      	add	sp, #12
 80082bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80082c0:	f44f 7300 	mov.w	r3, #512	; 0x200
      return  HAL_ERROR;
 80082c4:	2001      	movs	r0, #1
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80082c6:	6463      	str	r3, [r4, #68]	; 0x44
}
 80082c8:	b003      	add	sp, #12
 80082ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80082ce:	2040      	movs	r0, #64	; 0x40
    hi2c->pBuffPtr  = pData;
 80082d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80082d2:	990e      	ldr	r1, [sp, #56]	; 0x38
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80082d4:	f04f 0c22 	mov.w	ip, #34	; 0x22
    hi2c->pBuffPtr  = pData;
 80082d8:	6263      	str	r3, [r4, #36]	; 0x24
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80082da:	4652      	mov	r2, sl
    hi2c->XferISR   = NULL;
 80082dc:	f8c4 b034 	str.w	fp, [r4, #52]	; 0x34
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80082e0:	4643      	mov	r3, r8
 80082e2:	9100      	str	r1, [sp, #0]
 80082e4:	4631      	mov	r1, r6
 80082e6:	9701      	str	r7, [sp, #4]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80082e8:	f884 c041 	strb.w	ip, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80082ec:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80082f0:	4620      	mov	r0, r4
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80082f2:	f8c4 b044 	str.w	fp, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 80082f6:	f8a4 902a 	strh.w	r9, [r4, #42]	; 0x2a
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80082fa:	f7ff fded 	bl	8007ed8 <I2C_RequestMemoryRead>
 80082fe:	2800      	cmp	r0, #0
 8008300:	d14a      	bne.n	8008398 <HAL_I2C_Mem_Read+0x144>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008302:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8008304:	2bff      	cmp	r3, #255	; 0xff
 8008306:	d955      	bls.n	80083b4 <HAL_I2C_Mem_Read+0x160>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008308:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 800830a:	483d      	ldr	r0, [pc, #244]	; (8008400 <HAL_I2C_Mem_Read+0x1ac>)
 800830c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008310:	4631      	mov	r1, r6
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008312:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8008314:	9000      	str	r0, [sp, #0]
 8008316:	4620      	mov	r0, r4
 8008318:	f7ff fcb6 	bl	8007c88 <I2C_TransferConfig>
 800831c:	e003      	b.n	8008326 <HAL_I2C_Mem_Read+0xd2>
    while (hi2c->XferCount > 0U);
 800831e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8008320:	b29b      	uxth	r3, r3
 8008322:	2b00      	cmp	r3, #0
 8008324:	d053      	beq.n	80083ce <HAL_I2C_Mem_Read+0x17a>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8008326:	9700      	str	r7, [sp, #0]
 8008328:	2200      	movs	r2, #0
 800832a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800832c:	2104      	movs	r1, #4
 800832e:	4620      	mov	r0, r4
 8008330:	f7ff fda4 	bl	8007e7c <I2C_WaitOnFlagUntilTimeout>
 8008334:	2800      	cmp	r0, #0
 8008336:	d1bb      	bne.n	80082b0 <HAL_I2C_Mem_Read+0x5c>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008338:	6822      	ldr	r2, [r4, #0]
 800833a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800833c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800833e:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 8008340:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8008342:	8d23      	ldrh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8008344:	3901      	subs	r1, #1
      hi2c->pBuffPtr++;
 8008346:	6a65      	ldr	r5, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8008348:	3b01      	subs	r3, #1
      hi2c->XferCount--;
 800834a:	b289      	uxth	r1, r1
      hi2c->pBuffPtr++;
 800834c:	3501      	adds	r5, #1
      hi2c->XferSize--;
 800834e:	b29b      	uxth	r3, r3
      hi2c->XferCount--;
 8008350:	8561      	strh	r1, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008352:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8008354:	8523      	strh	r3, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008356:	b289      	uxth	r1, r1
      hi2c->pBuffPtr++;
 8008358:	6265      	str	r5, [r4, #36]	; 0x24
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800835a:	2b00      	cmp	r3, #0
 800835c:	d1df      	bne.n	800831e <HAL_I2C_Mem_Read+0xca>
 800835e:	2900      	cmp	r1, #0
 8008360:	d0dd      	beq.n	800831e <HAL_I2C_Mem_Read+0xca>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008362:	4602      	mov	r2, r0
 8008364:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008366:	2180      	movs	r1, #128	; 0x80
 8008368:	9700      	str	r7, [sp, #0]
 800836a:	4620      	mov	r0, r4
 800836c:	f7ff fd86 	bl	8007e7c <I2C_WaitOnFlagUntilTimeout>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008370:	f04f 0cff 	mov.w	ip, #255	; 0xff
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008374:	4605      	mov	r5, r0
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8008376:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800837a:	4631      	mov	r1, r6
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800837c:	2800      	cmp	r0, #0
 800837e:	d197      	bne.n	80082b0 <HAL_I2C_Mem_Read+0x5c>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008380:	f8b4 e02a 	ldrh.w	lr, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8008384:	4662      	mov	r2, ip
 8008386:	4620      	mov	r0, r4
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008388:	45e6      	cmp	lr, ip
 800838a:	d909      	bls.n	80083a0 <HAL_I2C_Mem_Read+0x14c>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800838c:	f8a4 c028 	strh.w	ip, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8008390:	9500      	str	r5, [sp, #0]
 8008392:	f7ff fc79 	bl	8007c88 <I2C_TransferConfig>
 8008396:	e7c2      	b.n	800831e <HAL_I2C_Mem_Read+0xca>
      __HAL_UNLOCK(hi2c);
 8008398:	f884 b040 	strb.w	fp, [r4, #64]	; 0x40
      return HAL_ERROR;
 800839c:	4628      	mov	r0, r5
 800839e:	e78c      	b.n	80082ba <HAL_I2C_Mem_Read+0x66>
          hi2c->XferSize = hi2c->XferCount;
 80083a0:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80083a2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80083a6:	9500      	str	r5, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 80083a8:	b292      	uxth	r2, r2
 80083aa:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80083ac:	b2d2      	uxtb	r2, r2
 80083ae:	f7ff fc6b 	bl	8007c88 <I2C_TransferConfig>
 80083b2:	e7b4      	b.n	800831e <HAL_I2C_Mem_Read+0xca>
      hi2c->XferSize = hi2c->XferCount;
 80083b4:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80083b6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80083ba:	4d11      	ldr	r5, [pc, #68]	; (8008400 <HAL_I2C_Mem_Read+0x1ac>)
 80083bc:	4631      	mov	r1, r6
      hi2c->XferSize = hi2c->XferCount;
 80083be:	b292      	uxth	r2, r2
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80083c0:	4620      	mov	r0, r4
 80083c2:	9500      	str	r5, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 80083c4:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80083c6:	b2d2      	uxtb	r2, r2
 80083c8:	f7ff fc5e 	bl	8007c88 <I2C_TransferConfig>
 80083cc:	e7ab      	b.n	8008326 <HAL_I2C_Mem_Read+0xd2>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80083ce:	463a      	mov	r2, r7
 80083d0:	990e      	ldr	r1, [sp, #56]	; 0x38
 80083d2:	4620      	mov	r0, r4
 80083d4:	f7ff fd28 	bl	8007e28 <I2C_WaitOnSTOPFlagUntilTimeout>
 80083d8:	2800      	cmp	r0, #0
 80083da:	f47f af69 	bne.w	80082b0 <HAL_I2C_Mem_Read+0x5c>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80083de:	6823      	ldr	r3, [r4, #0]
 80083e0:	2120      	movs	r1, #32
    I2C_RESET_CR2(hi2c);
 80083e2:	4d08      	ldr	r5, [pc, #32]	; (8008404 <HAL_I2C_Mem_Read+0x1b0>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80083e4:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 80083e6:	685a      	ldr	r2, [r3, #4]
 80083e8:	402a      	ands	r2, r5
 80083ea:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80083ec:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80083f0:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80083f4:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 80083f8:	e75f      	b.n	80082ba <HAL_I2C_Mem_Read+0x66>
 80083fa:	bf00      	nop
 80083fc:	080249d0 	.word	0x080249d0
 8008400:	80002400 	.word	0x80002400
 8008404:	fe00e800 	.word	0xfe00e800

08008408 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8008408:	b570      	push	{r4, r5, r6, lr}
 800840a:	4604      	mov	r4, r0
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800840c:	4b22      	ldr	r3, [pc, #136]	; (8008498 <HAL_I2CEx_ConfigAnalogFilter+0x90>)
 800840e:	4823      	ldr	r0, [pc, #140]	; (800849c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
{
 8008410:	460d      	mov	r5, r1
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8008412:	6822      	ldr	r2, [r4, #0]
 8008414:	4922      	ldr	r1, [pc, #136]	; (80084a0 <HAL_I2CEx_ConfigAnalogFilter+0x98>)
 8008416:	429a      	cmp	r2, r3
 8008418:	bf18      	it	ne
 800841a:	4282      	cmpne	r2, r0
 800841c:	bf14      	ite	ne
 800841e:	2301      	movne	r3, #1
 8008420:	2300      	moveq	r3, #0
 8008422:	428a      	cmp	r2, r1
 8008424:	bf0c      	ite	eq
 8008426:	2300      	moveq	r3, #0
 8008428:	f003 0301 	andne.w	r3, r3, #1
 800842c:	b113      	cbz	r3, 8008434 <HAL_I2CEx_ConfigAnalogFilter+0x2c>
 800842e:	4b1d      	ldr	r3, [pc, #116]	; (80084a4 <HAL_I2CEx_ConfigAnalogFilter+0x9c>)
 8008430:	429a      	cmp	r2, r3
 8008432:	d12c      	bne.n	800848e <HAL_I2CEx_ConfigAnalogFilter+0x86>
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));
 8008434:	f435 5380 	bics.w	r3, r5, #4096	; 0x1000
 8008438:	d124      	bne.n	8008484 <HAL_I2CEx_ConfigAnalogFilter+0x7c>

  if (hi2c->State == HAL_I2C_STATE_READY)
 800843a:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800843e:	b2db      	uxtb	r3, r3
 8008440:	2b20      	cmp	r3, #32
 8008442:	d11d      	bne.n	8008480 <HAL_I2CEx_ConfigAnalogFilter+0x78>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008444:	f894 2040 	ldrb.w	r2, [r4, #64]	; 0x40
 8008448:	2a01      	cmp	r2, #1
 800844a:	d019      	beq.n	8008480 <HAL_I2CEx_ConfigAnalogFilter+0x78>

    hi2c->State = HAL_I2C_STATE_BUSY;

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800844c:	6822      	ldr	r2, [r4, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 800844e:	2124      	movs	r1, #36	; 0x24
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008450:	2600      	movs	r6, #0
    hi2c->State = HAL_I2C_STATE_BUSY;
 8008452:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_I2C_DISABLE(hi2c);
 8008456:	6811      	ldr	r1, [r2, #0]

    return HAL_OK;
 8008458:	4630      	mov	r0, r6
    __HAL_I2C_DISABLE(hi2c);
 800845a:	f021 0101 	bic.w	r1, r1, #1
 800845e:	6011      	str	r1, [r2, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8008460:	6811      	ldr	r1, [r2, #0]
 8008462:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
 8008466:	6011      	str	r1, [r2, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 8008468:	6811      	ldr	r1, [r2, #0]
 800846a:	430d      	orrs	r5, r1
 800846c:	6015      	str	r5, [r2, #0]
    __HAL_I2C_ENABLE(hi2c);
 800846e:	6811      	ldr	r1, [r2, #0]
 8008470:	f041 0101 	orr.w	r1, r1, #1
 8008474:	6011      	str	r1, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8008476:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800847a:	f884 6040 	strb.w	r6, [r4, #64]	; 0x40
  }
  else
  {
    return HAL_BUSY;
  }
}
 800847e:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_BUSY;
 8008480:	2002      	movs	r0, #2
}
 8008482:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));
 8008484:	2160      	movs	r1, #96	; 0x60
 8008486:	4808      	ldr	r0, [pc, #32]	; (80084a8 <HAL_I2CEx_ConfigAnalogFilter+0xa0>)
 8008488:	f7fa f994 	bl	80027b4 <assert_failed>
 800848c:	e7d5      	b.n	800843a <HAL_I2CEx_ConfigAnalogFilter+0x32>
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800848e:	215f      	movs	r1, #95	; 0x5f
 8008490:	4805      	ldr	r0, [pc, #20]	; (80084a8 <HAL_I2CEx_ConfigAnalogFilter+0xa0>)
 8008492:	f7fa f98f 	bl	80027b4 <assert_failed>
 8008496:	e7cd      	b.n	8008434 <HAL_I2CEx_ConfigAnalogFilter+0x2c>
 8008498:	40005400 	.word	0x40005400
 800849c:	40005800 	.word	0x40005800
 80084a0:	40005c00 	.word	0x40005c00
 80084a4:	40006000 	.word	0x40006000
 80084a8:	08024a08 	.word	0x08024a08

080084ac <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80084ac:	b570      	push	{r4, r5, r6, lr}
 80084ae:	4604      	mov	r4, r0
  uint32_t tmpreg;

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 80084b0:	4b21      	ldr	r3, [pc, #132]	; (8008538 <HAL_I2CEx_ConfigDigitalFilter+0x8c>)
 80084b2:	4822      	ldr	r0, [pc, #136]	; (800853c <HAL_I2CEx_ConfigDigitalFilter+0x90>)
{
 80084b4:	460d      	mov	r5, r1
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 80084b6:	6822      	ldr	r2, [r4, #0]
 80084b8:	4921      	ldr	r1, [pc, #132]	; (8008540 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80084ba:	429a      	cmp	r2, r3
 80084bc:	bf18      	it	ne
 80084be:	4282      	cmpne	r2, r0
 80084c0:	bf14      	ite	ne
 80084c2:	2301      	movne	r3, #1
 80084c4:	2300      	moveq	r3, #0
 80084c6:	428a      	cmp	r2, r1
 80084c8:	bf0c      	ite	eq
 80084ca:	2300      	moveq	r3, #0
 80084cc:	f003 0301 	andne.w	r3, r3, #1
 80084d0:	b113      	cbz	r3, 80084d8 <HAL_I2CEx_ConfigDigitalFilter+0x2c>
 80084d2:	4b1c      	ldr	r3, [pc, #112]	; (8008544 <HAL_I2CEx_ConfigDigitalFilter+0x98>)
 80084d4:	429a      	cmp	r2, r3
 80084d6:	d12a      	bne.n	800852e <HAL_I2CEx_ConfigDigitalFilter+0x82>
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));
 80084d8:	2d0f      	cmp	r5, #15
 80084da:	d823      	bhi.n	8008524 <HAL_I2CEx_ConfigDigitalFilter+0x78>

  if (hi2c->State == HAL_I2C_STATE_READY)
 80084dc:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 80084e0:	b2db      	uxtb	r3, r3
 80084e2:	2b20      	cmp	r3, #32
 80084e4:	d11c      	bne.n	8008520 <HAL_I2CEx_ConfigDigitalFilter+0x74>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80084e6:	f894 2040 	ldrb.w	r2, [r4, #64]	; 0x40
 80084ea:	2a01      	cmp	r2, #1
 80084ec:	d018      	beq.n	8008520 <HAL_I2CEx_ConfigDigitalFilter+0x74>

    hi2c->State = HAL_I2C_STATE_BUSY;

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80084ee:	6822      	ldr	r2, [r4, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 80084f0:	2124      	movs	r1, #36	; 0x24
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80084f2:	2600      	movs	r6, #0
    hi2c->State = HAL_I2C_STATE_BUSY;
 80084f4:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_I2C_DISABLE(hi2c);
 80084f8:	6811      	ldr	r1, [r2, #0]

    return HAL_OK;
 80084fa:	4630      	mov	r0, r6
    __HAL_I2C_DISABLE(hi2c);
 80084fc:	f021 0101 	bic.w	r1, r1, #1
 8008500:	6011      	str	r1, [r2, #0]
    tmpreg = hi2c->Instance->CR1;
 8008502:	6811      	ldr	r1, [r2, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 8008504:	f421 6170 	bic.w	r1, r1, #3840	; 0xf00
    tmpreg |= DigitalFilter << 8U;
 8008508:	ea41 2105 	orr.w	r1, r1, r5, lsl #8
    hi2c->Instance->CR1 = tmpreg;
 800850c:	6011      	str	r1, [r2, #0]
    __HAL_I2C_ENABLE(hi2c);
 800850e:	6811      	ldr	r1, [r2, #0]
 8008510:	f041 0101 	orr.w	r1, r1, #1
 8008514:	6011      	str	r1, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8008516:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800851a:	f884 6040 	strb.w	r6, [r4, #64]	; 0x40
  }
  else
  {
    return HAL_BUSY;
  }
}
 800851e:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_BUSY;
 8008520:	2002      	movs	r0, #2
}
 8008522:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));
 8008524:	218e      	movs	r1, #142	; 0x8e
 8008526:	4808      	ldr	r0, [pc, #32]	; (8008548 <HAL_I2CEx_ConfigDigitalFilter+0x9c>)
 8008528:	f7fa f944 	bl	80027b4 <assert_failed>
 800852c:	e7d6      	b.n	80084dc <HAL_I2CEx_ConfigDigitalFilter+0x30>
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800852e:	218d      	movs	r1, #141	; 0x8d
 8008530:	4805      	ldr	r0, [pc, #20]	; (8008548 <HAL_I2CEx_ConfigDigitalFilter+0x9c>)
 8008532:	f7fa f93f 	bl	80027b4 <assert_failed>
 8008536:	e7cf      	b.n	80084d8 <HAL_I2CEx_ConfigDigitalFilter+0x2c>
 8008538:	40005400 	.word	0x40005400
 800853c:	40005800 	.word	0x40005800
 8008540:	40005c00 	.word	0x40005c00
 8008544:	40006000 	.word	0x40006000
 8008548:	08024a08 	.word	0x08024a08

0800854c <HAL_IWDG_Init>:
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 800854c:	2800      	cmp	r0, #0
 800854e:	d04b      	beq.n	80085e8 <HAL_IWDG_Init+0x9c>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
 8008550:	6802      	ldr	r2, [r0, #0]
{
 8008552:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
 8008554:	4b27      	ldr	r3, [pc, #156]	; (80085f4 <HAL_IWDG_Init+0xa8>)
 8008556:	4604      	mov	r4, r0
 8008558:	429a      	cmp	r2, r3
 800855a:	d003      	beq.n	8008564 <HAL_IWDG_Init+0x18>
 800855c:	21a5      	movs	r1, #165	; 0xa5
 800855e:	4826      	ldr	r0, [pc, #152]	; (80085f8 <HAL_IWDG_Init+0xac>)
 8008560:	f7fa f928 	bl	80027b4 <assert_failed>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
 8008564:	6863      	ldr	r3, [r4, #4]
 8008566:	2b06      	cmp	r3, #6
 8008568:	d833      	bhi.n	80085d2 <HAL_IWDG_Init+0x86>
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
 800856a:	68a3      	ldr	r3, [r4, #8]
 800856c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008570:	d226      	bcs.n	80085c0 <HAL_IWDG_Init+0x74>
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));
 8008572:	68e3      	ldr	r3, [r4, #12]
 8008574:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008578:	d21d      	bcs.n	80085b6 <HAL_IWDG_Init+0x6a>

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 800857a:	6823      	ldr	r3, [r4, #0]
 800857c:	f64c 45cc 	movw	r5, #52428	; 0xcccc

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8008580:	f245 5055 	movw	r0, #21845	; 0x5555

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8008584:	e9d4 1201 	ldrd	r1, r2, [r4, #4]
  __HAL_IWDG_START(hiwdg);
 8008588:	601d      	str	r5, [r3, #0]
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 800858a:	6018      	str	r0, [r3, #0]
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 800858c:	6059      	str	r1, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 800858e:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8008590:	f7fc fb94 	bl	8004cbc <HAL_GetTick>
 8008594:	4605      	mov	r5, r0

  /* Wait for register to be updated */
  while (hiwdg->Instance->SR != 0x00u)
 8008596:	e004      	b.n	80085a2 <HAL_IWDG_Init+0x56>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8008598:	f7fc fb90 	bl	8004cbc <HAL_GetTick>
 800859c:	1b40      	subs	r0, r0, r5
 800859e:	2830      	cmp	r0, #48	; 0x30
 80085a0:	d820      	bhi.n	80085e4 <HAL_IWDG_Init+0x98>
  while (hiwdg->Instance->SR != 0x00u)
 80085a2:	6823      	ldr	r3, [r4, #0]
 80085a4:	68d8      	ldr	r0, [r3, #12]
 80085a6:	2800      	cmp	r0, #0
 80085a8:	d1f6      	bne.n	8008598 <HAL_IWDG_Init+0x4c>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 80085aa:	68e2      	ldr	r2, [r4, #12]
 80085ac:	6919      	ldr	r1, [r3, #16]
 80085ae:	4291      	cmp	r1, r2
 80085b0:	d01c      	beq.n	80085ec <HAL_IWDG_Init+0xa0>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 80085b2:	611a      	str	r2, [r3, #16]
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
  }

  /* Return function status */
  return HAL_OK;
}
 80085b4:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));
 80085b6:	21a8      	movs	r1, #168	; 0xa8
 80085b8:	480f      	ldr	r0, [pc, #60]	; (80085f8 <HAL_IWDG_Init+0xac>)
 80085ba:	f7fa f8fb 	bl	80027b4 <assert_failed>
 80085be:	e7dc      	b.n	800857a <HAL_IWDG_Init+0x2e>
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
 80085c0:	21a7      	movs	r1, #167	; 0xa7
 80085c2:	480d      	ldr	r0, [pc, #52]	; (80085f8 <HAL_IWDG_Init+0xac>)
 80085c4:	f7fa f8f6 	bl	80027b4 <assert_failed>
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));
 80085c8:	68e3      	ldr	r3, [r4, #12]
 80085ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80085ce:	d3d4      	bcc.n	800857a <HAL_IWDG_Init+0x2e>
 80085d0:	e7f1      	b.n	80085b6 <HAL_IWDG_Init+0x6a>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
 80085d2:	21a6      	movs	r1, #166	; 0xa6
 80085d4:	4808      	ldr	r0, [pc, #32]	; (80085f8 <HAL_IWDG_Init+0xac>)
 80085d6:	f7fa f8ed 	bl	80027b4 <assert_failed>
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
 80085da:	68a3      	ldr	r3, [r4, #8]
 80085dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80085e0:	d3c7      	bcc.n	8008572 <HAL_IWDG_Init+0x26>
 80085e2:	e7ed      	b.n	80085c0 <HAL_IWDG_Init+0x74>
      return HAL_TIMEOUT;
 80085e4:	2003      	movs	r0, #3
}
 80085e6:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80085e8:	2001      	movs	r0, #1
}
 80085ea:	4770      	bx	lr
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80085ec:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80085f0:	601a      	str	r2, [r3, #0]
}
 80085f2:	bd38      	pop	{r3, r4, r5, pc}
 80085f4:	40003000 	.word	0x40003000
 80085f8:	08024a44 	.word	0x08024a44

080085fc <HAL_IWDG_Refresh>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80085fc:	6803      	ldr	r3, [r0, #0]
 80085fe:	f64a 22aa 	movw	r2, #43690	; 0xaaaa

  /* Return function status */
  return HAL_OK;
}
 8008602:	2000      	movs	r0, #0
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8008604:	601a      	str	r2, [r3, #0]
}
 8008606:	4770      	bx	lr

08008608 <HAL_MDIOS_Init>:
HAL_StatusTypeDef HAL_MDIOS_Init(MDIOS_HandleTypeDef *hmdios)
{
  uint32_t tmpcr = 0;

  /* Check the MDIOS handle allocation */
  if(hmdios == NULL)
 8008608:	2800      	cmp	r0, #0
 800860a:	d03c      	beq.n	8008686 <HAL_MDIOS_Init+0x7e>
  {
    return HAL_ERROR;
  }
  
  /* Check the parameters */
  assert_param(IS_MDIOS_ALL_INSTANCE(hmdios->Instance));
 800860c:	4b21      	ldr	r3, [pc, #132]	; (8008694 <HAL_MDIOS_Init+0x8c>)
 800860e:	6802      	ldr	r2, [r0, #0]
 8008610:	429a      	cmp	r2, r3
{
 8008612:	b570      	push	{r4, r5, r6, lr}
 8008614:	4604      	mov	r4, r0
  assert_param(IS_MDIOS_ALL_INSTANCE(hmdios->Instance));
 8008616:	d003      	beq.n	8008620 <HAL_MDIOS_Init+0x18>
 8008618:	21c7      	movs	r1, #199	; 0xc7
 800861a:	481f      	ldr	r0, [pc, #124]	; (8008698 <HAL_MDIOS_Init+0x90>)
 800861c:	f7fa f8ca 	bl	80027b4 <assert_failed>
  assert_param(IS_MDIOS_PORTADDRESS(hmdios->Init.PortAddress));
 8008620:	6863      	ldr	r3, [r4, #4]
 8008622:	2b1f      	cmp	r3, #31
 8008624:	d826      	bhi.n	8008674 <HAL_MDIOS_Init+0x6c>
  assert_param(IS_MDIOS_PREAMBLECHECK(hmdios->Init.PreambleCheck));
 8008626:	68a3      	ldr	r3, [r4, #8]
 8008628:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800862c:	d119      	bne.n	8008662 <HAL_MDIOS_Init+0x5a>
  
  /* Process Locked */
  __HAL_LOCK(hmdios);
 800862e:	7b63      	ldrb	r3, [r4, #13]
 8008630:	2b01      	cmp	r3, #1
 8008632:	d01d      	beq.n	8008670 <HAL_MDIOS_Init+0x68>
 8008634:	2201      	movs	r2, #1
  
  if(hmdios->State == HAL_MDIOS_STATE_RESET)
 8008636:	7b23      	ldrb	r3, [r4, #12]
  __HAL_LOCK(hmdios);
 8008638:	7362      	strb	r2, [r4, #13]
  if(hmdios->State == HAL_MDIOS_STATE_RESET)
 800863a:	b333      	cbz	r3, 800868a <HAL_MDIOS_Init+0x82>
  
  /* Change the MDIOS state */
  hmdios->State = HAL_MDIOS_STATE_BUSY;
  
  /* Get the MDIOS CR value */
  tmpcr = hmdios->Instance->CR;
 800863c:	6825      	ldr	r5, [r4, #0]
  
  /* Write the MDIOS CR */
  hmdios->Instance->CR = tmpcr;
  
  /* Change the MDIOS state */
  hmdios->State = HAL_MDIOS_STATE_READY;
 800863e:	2601      	movs	r6, #1
  tmpcr |=  (uint32_t)(((hmdios->Init.PortAddress) << MDIOS_PORT_ADDRESS_SHIFT)    |\
 8008640:	68a3      	ldr	r3, [r4, #8]
  hmdios->State = HAL_MDIOS_STATE_BUSY;
 8008642:	2202      	movs	r2, #2
  tmpcr |=  (uint32_t)(((hmdios->Init.PortAddress) << MDIOS_PORT_ADDRESS_SHIFT)    |\
 8008644:	6861      	ldr	r1, [r4, #4]
  hmdios->State = HAL_MDIOS_STATE_BUSY;
 8008646:	7322      	strb	r2, [r4, #12]
  tmpcr |=  (uint32_t)(((hmdios->Init.PortAddress) << MDIOS_PORT_ADDRESS_SHIFT)    |\
 8008648:	4333      	orrs	r3, r6
  tmpcr = hmdios->Instance->CR;
 800864a:	6828      	ldr	r0, [r5, #0]
  tmpcr &= ((uint32_t)~(MDIOS_CR_EN | MDIOS_CR_DPC | MDIOS_CR_PORT_ADDRESS));
 800864c:	4a13      	ldr	r2, [pc, #76]	; (800869c <HAL_MDIOS_Init+0x94>)
  tmpcr |=  (uint32_t)(((hmdios->Init.PortAddress) << MDIOS_PORT_ADDRESS_SHIFT)    |\
 800864e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
  
  /* Release Lock */
  __HAL_UNLOCK(hmdios);
 8008652:	2100      	movs	r1, #0
  tmpcr &= ((uint32_t)~(MDIOS_CR_EN | MDIOS_CR_DPC | MDIOS_CR_PORT_ADDRESS));
 8008654:	4002      	ands	r2, r0
  
  /* Return function status */
  return HAL_OK;
 8008656:	4608      	mov	r0, r1
  tmpcr |=  (uint32_t)(((hmdios->Init.PortAddress) << MDIOS_PORT_ADDRESS_SHIFT)    |\
 8008658:	4313      	orrs	r3, r2
  hmdios->Instance->CR = tmpcr;
 800865a:	602b      	str	r3, [r5, #0]
  hmdios->State = HAL_MDIOS_STATE_READY;
 800865c:	7326      	strb	r6, [r4, #12]
  __HAL_UNLOCK(hmdios);
 800865e:	7361      	strb	r1, [r4, #13]

}
 8008660:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_MDIOS_PREAMBLECHECK(hmdios->Init.PreambleCheck));
 8008662:	21c9      	movs	r1, #201	; 0xc9
 8008664:	480c      	ldr	r0, [pc, #48]	; (8008698 <HAL_MDIOS_Init+0x90>)
 8008666:	f7fa f8a5 	bl	80027b4 <assert_failed>
  __HAL_LOCK(hmdios);
 800866a:	7b63      	ldrb	r3, [r4, #13]
 800866c:	2b01      	cmp	r3, #1
 800866e:	d1e1      	bne.n	8008634 <HAL_MDIOS_Init+0x2c>
 8008670:	2002      	movs	r0, #2
}
 8008672:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_MDIOS_PORTADDRESS(hmdios->Init.PortAddress));
 8008674:	21c8      	movs	r1, #200	; 0xc8
 8008676:	4808      	ldr	r0, [pc, #32]	; (8008698 <HAL_MDIOS_Init+0x90>)
 8008678:	f7fa f89c 	bl	80027b4 <assert_failed>
  assert_param(IS_MDIOS_PREAMBLECHECK(hmdios->Init.PreambleCheck));
 800867c:	68a3      	ldr	r3, [r4, #8]
 800867e:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8008682:	d0d4      	beq.n	800862e <HAL_MDIOS_Init+0x26>
 8008684:	e7ed      	b.n	8008662 <HAL_MDIOS_Init+0x5a>
    return HAL_ERROR;
 8008686:	2001      	movs	r0, #1
}
 8008688:	4770      	bx	lr
    HAL_MDIOS_MspInit(hmdios);
 800868a:	4620      	mov	r0, r4
 800868c:	f7fb f850 	bl	8003730 <HAL_MDIOS_MspInit>
 8008690:	e7d4      	b.n	800863c <HAL_MDIOS_Init+0x34>
 8008692:	bf00      	nop
 8008694:	40017800 	.word	0x40017800
 8008698:	08024a80 	.word	0x08024a80
 800869c:	ffffe07e 	.word	0xffffe07e

080086a0 <HAL_MDIOS_WriteCpltCallback>:
 80086a0:	4770      	bx	lr
 80086a2:	bf00      	nop

080086a4 <HAL_MDIOS_ReadCpltCallback>:
 80086a4:	4770      	bx	lr
 80086a6:	bf00      	nop

080086a8 <HAL_MDIOS_ErrorCallback>:
 80086a8:	4770      	bx	lr
 80086aa:	bf00      	nop

080086ac <HAL_MDIOS_WakeUpCallback>:
 80086ac:	4770      	bx	lr
 80086ae:	bf00      	nop

080086b0 <HAL_MDIOS_IRQHandler>:
  * @brief This function handles MDIOS interrupt request.
  * @param hmdios MDIOS handle
  * @retval None
  */
void HAL_MDIOS_IRQHandler(MDIOS_HandleTypeDef *hmdios)
{
 80086b0:	b538      	push	{r3, r4, r5, lr}
  /* Write Register Interrupt enabled ? */
  if(__HAL_MDIOS_GET_IT_SOURCE(hmdios, MDIOS_IT_WRITE) != RESET)
 80086b2:	6803      	ldr	r3, [r0, #0]
{
 80086b4:	4604      	mov	r4, r0
  if(__HAL_MDIOS_GET_IT_SOURCE(hmdios, MDIOS_IT_WRITE) != RESET)
 80086b6:	681a      	ldr	r2, [r3, #0]
 80086b8:	0795      	lsls	r5, r2, #30
 80086ba:	d501      	bpl.n	80086c0 <HAL_MDIOS_IRQHandler+0x10>
  return hmdios->Instance->WRFR;   
 80086bc:	685a      	ldr	r2, [r3, #4]
  {
    /* Write register flag */
    if(HAL_MDIOS_GetWrittenRegAddress(hmdios) != RESET)
 80086be:	bb22      	cbnz	r2, 800870a <HAL_MDIOS_IRQHandler+0x5a>
      HAL_MDIOS_ClearWriteRegAddress(hmdios, MDIOS_ALL_REG_FLAG);
    }
  }
  
  /* Read Register Interrupt enabled ? */
  if(__HAL_MDIOS_GET_IT_SOURCE(hmdios, MDIOS_IT_READ) != RESET)
 80086c0:	681a      	ldr	r2, [r3, #0]
 80086c2:	0750      	lsls	r0, r2, #29
 80086c4:	d502      	bpl.n	80086cc <HAL_MDIOS_IRQHandler+0x1c>
  return hmdios->Instance->RDFR;   
 80086c6:	68da      	ldr	r2, [r3, #12]
  {
    /* Read register flag */
    if(HAL_MDIOS_GetReadRegAddress(hmdios) != RESET)
 80086c8:	2a00      	cmp	r2, #0
 80086ca:	d130      	bne.n	800872e <HAL_MDIOS_IRQHandler+0x7e>
      HAL_MDIOS_ClearReadRegAddress(hmdios, MDIOS_ALL_REG_FLAG);
    }
  }
  
  /* Error Interrupt enabled ? */
  if(__HAL_MDIOS_GET_IT_SOURCE(hmdios, MDIOS_IT_ERROR) != RESET)
 80086cc:	681a      	ldr	r2, [r3, #0]
 80086ce:	0711      	lsls	r1, r2, #28
 80086d0:	d502      	bpl.n	80086d8 <HAL_MDIOS_IRQHandler+0x28>
  {
    /* All Errors Flag */
    if(__HAL_MDIOS_GET_ERROR_FLAG(hmdios, MDIOS_ALL_ERRORS_FLAG) !=RESET)
 80086d2:	695b      	ldr	r3, [r3, #20]
 80086d4:	075a      	lsls	r2, r3, #29
 80086d6:	d10b      	bne.n	80086f0 <HAL_MDIOS_IRQHandler+0x40>
      __HAL_MDIOS_CLEAR_ERROR_FLAG(hmdios, MDIOS_ALL_ERRORS_FLAG);
    }
  }
   
  /* check MDIOS WAKEUP exti flag */
  if(__HAL_MDIOS_WAKEUP_EXTI_GET_FLAG() != RESET)
 80086d8:	4d1e      	ldr	r5, [pc, #120]	; (8008754 <HAL_MDIOS_IRQHandler+0xa4>)
 80086da:	696b      	ldr	r3, [r5, #20]
 80086dc:	01db      	lsls	r3, r3, #7
 80086de:	d400      	bmi.n	80086e2 <HAL_MDIOS_IRQHandler+0x32>
#endif /* USE_HAL_MDIOS_REGISTER_CALLBACKS */

    /* Clear MDIOS WAKEUP Exti pending bit */
    __HAL_MDIOS_WAKEUP_EXTI_CLEAR_FLAG();
  }
}
 80086e0:	bd38      	pop	{r3, r4, r5, pc}
    HAL_MDIOS_WakeUpCallback(hmdios);
 80086e2:	4620      	mov	r0, r4
 80086e4:	f7ff ffe2 	bl	80086ac <HAL_MDIOS_WakeUpCallback>
    __HAL_MDIOS_WAKEUP_EXTI_CLEAR_FLAG();
 80086e8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80086ec:	616b      	str	r3, [r5, #20]
}
 80086ee:	bd38      	pop	{r3, r4, r5, pc}
      HAL_MDIOS_ErrorCallback(hmdios);
 80086f0:	4620      	mov	r0, r4
  if(__HAL_MDIOS_WAKEUP_EXTI_GET_FLAG() != RESET)
 80086f2:	4d18      	ldr	r5, [pc, #96]	; (8008754 <HAL_MDIOS_IRQHandler+0xa4>)
      HAL_MDIOS_ErrorCallback(hmdios);
 80086f4:	f7ff ffd8 	bl	80086a8 <HAL_MDIOS_ErrorCallback>
      __HAL_MDIOS_CLEAR_ERROR_FLAG(hmdios, MDIOS_ALL_ERRORS_FLAG);
 80086f8:	6822      	ldr	r2, [r4, #0]
 80086fa:	6993      	ldr	r3, [r2, #24]
 80086fc:	f043 0307 	orr.w	r3, r3, #7
 8008700:	6193      	str	r3, [r2, #24]
  if(__HAL_MDIOS_WAKEUP_EXTI_GET_FLAG() != RESET)
 8008702:	696b      	ldr	r3, [r5, #20]
 8008704:	01db      	lsls	r3, r3, #7
 8008706:	d5eb      	bpl.n	80086e0 <HAL_MDIOS_IRQHandler+0x30>
 8008708:	e7eb      	b.n	80086e2 <HAL_MDIOS_IRQHandler+0x32>
      HAL_MDIOS_WriteCpltCallback(hmdios);
 800870a:	f7ff ffc9 	bl	80086a0 <HAL_MDIOS_WriteCpltCallback>
  assert_param(IS_MDIOS_REGISTER(RegNum));
 800870e:	f44f 7121 	mov.w	r1, #644	; 0x284
 8008712:	4811      	ldr	r0, [pc, #68]	; (8008758 <HAL_MDIOS_IRQHandler+0xa8>)
 8008714:	f7fa f84e 	bl	80027b4 <assert_failed>
  __HAL_LOCK(hmdios);
 8008718:	7b63      	ldrb	r3, [r4, #13]
 800871a:	2b01      	cmp	r3, #1
 800871c:	6823      	ldr	r3, [r4, #0]
 800871e:	d0cf      	beq.n	80086c0 <HAL_MDIOS_IRQHandler+0x10>
  hmdios->Instance->CWRFR |= (RegNum);
 8008720:	f04f 31ff 	mov.w	r1, #4294967295
  __HAL_UNLOCK(hmdios);
 8008724:	2200      	movs	r2, #0
  hmdios->Instance->CWRFR |= (RegNum);
 8008726:	6898      	ldr	r0, [r3, #8]
 8008728:	6099      	str	r1, [r3, #8]
  __HAL_UNLOCK(hmdios);
 800872a:	7362      	strb	r2, [r4, #13]
 800872c:	e7c8      	b.n	80086c0 <HAL_MDIOS_IRQHandler+0x10>
      HAL_MDIOS_ReadCpltCallback(hmdios);
 800872e:	4620      	mov	r0, r4
 8008730:	f7ff ffb8 	bl	80086a4 <HAL_MDIOS_ReadCpltCallback>
  assert_param(IS_MDIOS_REGISTER(RegNum));
 8008734:	f240 219b 	movw	r1, #667	; 0x29b
 8008738:	4807      	ldr	r0, [pc, #28]	; (8008758 <HAL_MDIOS_IRQHandler+0xa8>)
 800873a:	f7fa f83b 	bl	80027b4 <assert_failed>
  __HAL_LOCK(hmdios);
 800873e:	7b63      	ldrb	r3, [r4, #13]
 8008740:	2b01      	cmp	r3, #1
 8008742:	6823      	ldr	r3, [r4, #0]
 8008744:	d0c2      	beq.n	80086cc <HAL_MDIOS_IRQHandler+0x1c>
  hmdios->Instance->CRDFR |= (RegNum); 
 8008746:	f04f 31ff 	mov.w	r1, #4294967295
  __HAL_UNLOCK(hmdios);
 800874a:	2200      	movs	r2, #0
  hmdios->Instance->CRDFR |= (RegNum); 
 800874c:	6918      	ldr	r0, [r3, #16]
 800874e:	6119      	str	r1, [r3, #16]
  __HAL_UNLOCK(hmdios);
 8008750:	7362      	strb	r2, [r4, #13]
 8008752:	e7bb      	b.n	80086cc <HAL_MDIOS_IRQHandler+0x1c>
 8008754:	40013c00 	.word	0x40013c00
 8008758:	08024a80 	.word	0x08024a80

0800875c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800875c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800875e:	b08b      	sub	sp, #44	; 0x2c
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8008760:	2800      	cmp	r0, #0
 8008762:	f000 8098 	beq.w	8008896 <HAL_PCD_Init+0x13a>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));
 8008766:	6805      	ldr	r5, [r0, #0]
 8008768:	4604      	mov	r4, r0
 800876a:	f1b5 4fa0 	cmp.w	r5, #1342177280	; 0x50000000
 800876e:	d007      	beq.n	8008780 <HAL_PCD_Init+0x24>
 8008770:	4b4d      	ldr	r3, [pc, #308]	; (80088a8 <HAL_PCD_Init+0x14c>)
 8008772:	429d      	cmp	r5, r3
 8008774:	d004      	beq.n	8008780 <HAL_PCD_Init+0x24>
 8008776:	2187      	movs	r1, #135	; 0x87
 8008778:	484c      	ldr	r0, [pc, #304]	; (80088ac <HAL_PCD_Init+0x150>)
 800877a:	f7fa f81b 	bl	80027b4 <assert_failed>
 800877e:	6825      	ldr	r5, [r4, #0]

  USBx = hpcd->Instance;

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8008780:	f894 33bd 	ldrb.w	r3, [r4, #957]	; 0x3bd
 8008784:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8008788:	b343      	cbz	r3, 80087dc <HAL_PCD_Init+0x80>
 800878a:	4628      	mov	r0, r5
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800878c:	2303      	movs	r3, #3

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800878e:	466f      	mov	r7, sp
 8008790:	1d26      	adds	r6, r4, #4
  hpcd->State = HAL_PCD_STATE_BUSY;
 8008792:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8008796:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8008798:	4625      	mov	r5, r4
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800879a:	f413 7380 	ands.w	r3, r3, #256	; 0x100
    hpcd->Init.dma_enable = 0U;
 800879e:	bf08      	it	eq
 80087a0:	6123      	streq	r3, [r4, #16]
  __HAL_PCD_DISABLE(hpcd);
 80087a2:	f005 fe73 	bl	800e48c <USB_DisableGlobalInt>
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80087a6:	f855 eb10 	ldr.w	lr, [r5], #16
 80087aa:	46ac      	mov	ip, r5
 80087ac:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80087b0:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80087b2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80087b6:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80087b8:	e89c 0003 	ldmia.w	ip, {r0, r1}
 80087bc:	e887 0003 	stmia.w	r7, {r0, r1}
 80087c0:	4670      	mov	r0, lr
 80087c2:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 80087c6:	f005 fd9b 	bl	800e300 <USB_CoreInit>
 80087ca:	4607      	mov	r7, r0
 80087cc:	b168      	cbz	r0, 80087ea <HAL_PCD_Init+0x8e>

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
    return HAL_ERROR;
 80087ce:	2501      	movs	r5, #1
    hpcd->State = HAL_PCD_STATE_ERROR;
 80087d0:	2302      	movs	r3, #2
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);

  return HAL_OK;
}
 80087d2:	4628      	mov	r0, r5
    hpcd->State = HAL_PCD_STATE_ERROR;
 80087d4:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd
}
 80087d8:	b00b      	add	sp, #44	; 0x2c
 80087da:	bdf0      	pop	{r4, r5, r6, r7, pc}
    HAL_PCD_MspInit(hpcd);
 80087dc:	4620      	mov	r0, r4
    hpcd->Lock = HAL_UNLOCKED;
 80087de:	f884 23bc 	strb.w	r2, [r4, #956]	; 0x3bc
    HAL_PCD_MspInit(hpcd);
 80087e2:	f015 ff5d 	bl	801e6a0 <HAL_PCD_MspInit>
 80087e6:	6820      	ldr	r0, [r4, #0]
 80087e8:	e7d0      	b.n	800878c <HAL_PCD_Init+0x30>
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80087ea:	4601      	mov	r1, r0
 80087ec:	6820      	ldr	r0, [r4, #0]
 80087ee:	f005 fe55 	bl	800e49c <USB_SetCurrentMode>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80087f2:	f8d4 c004 	ldr.w	ip, [r4, #4]
 80087f6:	f1bc 0f00 	cmp.w	ip, #0
 80087fa:	d02b      	beq.n	8008854 <HAL_PCD_Init+0xf8>
 80087fc:	4638      	mov	r0, r7
    hpcd->IN_ep[i].is_in = 1U;
 80087fe:	2701      	movs	r7, #1
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8008800:	4602      	mov	r2, r0
    hpcd->IN_ep[i].is_in = 1U;
 8008802:	ebc0 03c0 	rsb	r3, r0, r0, lsl #3
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008806:	1c41      	adds	r1, r0, #1
    hpcd->IN_ep[i].is_in = 1U;
 8008808:	eb04 0383 	add.w	r3, r4, r3, lsl #2
    hpcd->IN_ep[i].num = i;
 800880c:	f883 003c 	strb.w	r0, [r3, #60]	; 0x3c
    hpcd->IN_ep[i].tx_fifo_num = i;
 8008810:	f8a3 0042 	strh.w	r0, [r3, #66]	; 0x42
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008814:	b2c8      	uxtb	r0, r1
    hpcd->IN_ep[i].is_in = 1U;
 8008816:	f883 703d 	strb.w	r7, [r3, #61]	; 0x3d
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800881a:	4560      	cmp	r0, ip
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800881c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
    hpcd->IN_ep[i].xfer_len = 0U;
 8008820:	651a      	str	r2, [r3, #80]	; 0x50
    hpcd->IN_ep[i].xfer_buff = 0U;
 8008822:	e9c3 2211 	strd	r2, r2, [r3, #68]	; 0x44
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008826:	d3ec      	bcc.n	8008802 <HAL_PCD_Init+0xa6>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008828:	2200      	movs	r2, #0
    hpcd->OUT_ep[i].is_in = 0U;
 800882a:	4611      	mov	r1, r2
 800882c:	ebc2 03c2 	rsb	r3, r2, r2, lsl #3
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008830:	1c50      	adds	r0, r2, #1
    hpcd->OUT_ep[i].is_in = 0U;
 8008832:	eb04 0383 	add.w	r3, r4, r3, lsl #2
    hpcd->OUT_ep[i].num = i;
 8008836:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800883a:	b2c2      	uxtb	r2, r0
    hpcd->OUT_ep[i].is_in = 0U;
 800883c:	f883 11fd 	strb.w	r1, [r3, #509]	; 0x1fd
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008840:	4562      	cmp	r2, ip
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8008842:	f883 11ff 	strb.w	r1, [r3, #511]	; 0x1ff
    hpcd->OUT_ep[i].maxpacket = 0U;
 8008846:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800884a:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
    hpcd->OUT_ep[i].xfer_len = 0U;
 800884e:	f8c3 1210 	str.w	r1, [r3, #528]	; 0x210
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008852:	d3eb      	bcc.n	800882c <HAL_PCD_Init+0xd0>
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8008854:	466f      	mov	r7, sp
 8008856:	f8d4 c000 	ldr.w	ip, [r4]
 800885a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800885c:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 800885e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008860:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8008862:	e895 0003 	ldmia.w	r5, {r0, r1}
 8008866:	e887 0003 	stmia.w	r7, {r0, r1}
 800886a:	4660      	mov	r0, ip
 800886c:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8008870:	f005 fe2c 	bl	800e4cc <USB_DevInit>
 8008874:	4605      	mov	r5, r0
 8008876:	2800      	cmp	r0, #0
 8008878:	d1a9      	bne.n	80087ce <HAL_PCD_Init+0x72>
  hpcd->State = HAL_PCD_STATE_READY;
 800887a:	2201      	movs	r2, #1
  if (hpcd->Init.lpm_enable == 1U)
 800887c:	6a63      	ldr	r3, [r4, #36]	; 0x24
  hpcd->USB_Address = 0U;
 800887e:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
  if (hpcd->Init.lpm_enable == 1U)
 8008882:	4293      	cmp	r3, r2
  hpcd->State = HAL_PCD_STATE_READY;
 8008884:	f884 23bd 	strb.w	r2, [r4, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
 8008888:	d009      	beq.n	800889e <HAL_PCD_Init+0x142>
  (void)USB_DevDisconnect(hpcd->Instance);
 800888a:	6820      	ldr	r0, [r4, #0]
 800888c:	f006 f9ea 	bl	800ec64 <USB_DevDisconnect>
}
 8008890:	4628      	mov	r0, r5
 8008892:	b00b      	add	sp, #44	; 0x2c
 8008894:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8008896:	2501      	movs	r5, #1
}
 8008898:	4628      	mov	r0, r5
 800889a:	b00b      	add	sp, #44	; 0x2c
 800889c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800889e:	4620      	mov	r0, r4
 80088a0:	f000 fcd4 	bl	800924c <HAL_PCDEx_ActivateLPM>
 80088a4:	e7f1      	b.n	800888a <HAL_PCD_Init+0x12e>
 80088a6:	bf00      	nop
 80088a8:	40040000 	.word	0x40040000
 80088ac:	08024abc 	.word	0x08024abc

080088b0 <HAL_PCD_Start>:
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
  __HAL_LOCK(hpcd);
 80088b0:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 80088b4:	2b01      	cmp	r3, #1
 80088b6:	d00e      	beq.n	80088d6 <HAL_PCD_Start+0x26>
 80088b8:	2301      	movs	r3, #1
{
 80088ba:	b510      	push	{r4, lr}
 80088bc:	4604      	mov	r4, r0
  (void)USB_DevConnect(hpcd->Instance);
 80088be:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(hpcd);
 80088c0:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_DevConnect(hpcd->Instance);
 80088c4:	f006 f9c2 	bl	800ec4c <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 80088c8:	6820      	ldr	r0, [r4, #0]
 80088ca:	f005 fdd7 	bl	800e47c <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 80088ce:	2000      	movs	r0, #0
 80088d0:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
  return HAL_OK;
}
 80088d4:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 80088d6:	2002      	movs	r0, #2
}
 80088d8:	4770      	bx	lr
 80088da:	bf00      	nop

080088dc <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80088dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80088e0:	6806      	ldr	r6, [r0, #0]
{
 80088e2:	b089      	sub	sp, #36	; 0x24
 80088e4:	4604      	mov	r4, r0
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80088e6:	4630      	mov	r0, r6
 80088e8:	f006 f9fa 	bl	800ece0 <USB_GetMode>
 80088ec:	b110      	cbz	r0, 80088f4 <HAL_PCD_IRQHandler+0x18>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
    }
  }
}
 80088ee:	b009      	add	sp, #36	; 0x24
 80088f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088f4:	4605      	mov	r5, r0
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80088f6:	6820      	ldr	r0, [r4, #0]
 80088f8:	f006 f9c0 	bl	800ec7c <USB_ReadInterrupts>
 80088fc:	2800      	cmp	r0, #0
 80088fe:	d0f6      	beq.n	80088ee <HAL_PCD_IRQHandler+0x12>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8008900:	6820      	ldr	r0, [r4, #0]
 8008902:	f006 f9bb 	bl	800ec7c <USB_ReadInterrupts>
 8008906:	f010 0f02 	tst.w	r0, #2
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800890a:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800890c:	d003      	beq.n	8008916 <HAL_PCD_IRQHandler+0x3a>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800890e:	6943      	ldr	r3, [r0, #20]
 8008910:	f003 0302 	and.w	r3, r3, #2
 8008914:	6143      	str	r3, [r0, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8008916:	f006 f9b1 	bl	800ec7c <USB_ReadInterrupts>
 800891a:	f010 0f10 	tst.w	r0, #16
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800891e:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8008920:	d011      	beq.n	8008946 <HAL_PCD_IRQHandler+0x6a>
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008922:	6983      	ldr	r3, [r0, #24]
 8008924:	f023 0310 	bic.w	r3, r3, #16
 8008928:	6183      	str	r3, [r0, #24]
      temp = USBx->GRXSTSP;
 800892a:	6a37      	ldr	r7, [r6, #32]
      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800892c:	f3c7 4343 	ubfx	r3, r7, #17, #4
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8008930:	f007 080f 	and.w	r8, r7, #15
      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8008934:	2b02      	cmp	r3, #2
 8008936:	d07d      	beq.n	8008a34 <HAL_PCD_IRQHandler+0x158>
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8008938:	2b06      	cmp	r3, #6
 800893a:	f000 82ae 	beq.w	8008e9a <HAL_PCD_IRQHandler+0x5be>
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800893e:	6983      	ldr	r3, [r0, #24]
 8008940:	f043 0310 	orr.w	r3, r3, #16
 8008944:	6183      	str	r3, [r0, #24]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8008946:	f006 f999 	bl	800ec7c <USB_ReadInterrupts>
 800894a:	f410 2f00 	tst.w	r0, #524288	; 0x80000
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800894e:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8008950:	f040 8169 	bne.w	8008c26 <HAL_PCD_IRQHandler+0x34a>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8008954:	f006 f992 	bl	800ec7c <USB_ReadInterrupts>
 8008958:	0347      	lsls	r7, r0, #13
 800895a:	f100 80a8 	bmi.w	8008aae <HAL_PCD_IRQHandler+0x1d2>
 800895e:	f8d4 b000 	ldr.w	fp, [r4]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8008962:	4658      	mov	r0, fp
 8008964:	f006 f98a 	bl	800ec7c <USB_ReadInterrupts>
 8008968:	2800      	cmp	r0, #0
 800896a:	f2c0 8083 	blt.w	8008a74 <HAL_PCD_IRQHandler+0x198>
 800896e:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8008970:	f006 f984 	bl	800ec7c <USB_ReadInterrupts>
 8008974:	0500      	lsls	r0, r0, #20
 8008976:	d44a      	bmi.n	8008a0e <HAL_PCD_IRQHandler+0x132>
 8008978:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800897a:	f006 f97f 	bl	800ec7c <USB_ReadInterrupts>
 800897e:	0102      	lsls	r2, r0, #4
 8008980:	d513      	bpl.n	80089aa <HAL_PCD_IRQHandler+0xce>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8008982:	6822      	ldr	r2, [r4, #0]
      if (hpcd->LPM_State == LPM_L0)
 8008984:	f894 13f4 	ldrb.w	r1, [r4, #1012]	; 0x3f4
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8008988:	6953      	ldr	r3, [r2, #20]
 800898a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800898e:	6153      	str	r3, [r2, #20]
      if (hpcd->LPM_State == LPM_L0)
 8008990:	2900      	cmp	r1, #0
 8008992:	d146      	bne.n	8008a22 <HAL_PCD_IRQHandler+0x146>
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8008994:	6d53      	ldr	r3, [r2, #84]	; 0x54
        hpcd->LPM_State = LPM_L1;
 8008996:	2101      	movs	r1, #1
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8008998:	4620      	mov	r0, r4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800899a:	f3c3 0383 	ubfx	r3, r3, #2, #4
        hpcd->LPM_State = LPM_L1;
 800899e:	f884 13f4 	strb.w	r1, [r4, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 80089a2:	f8c4 33f8 	str.w	r3, [r4, #1016]	; 0x3f8
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80089a6:	f015 ffe9 	bl	801e97c <HAL_PCDEx_LPM_Callback>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80089aa:	6820      	ldr	r0, [r4, #0]
 80089ac:	f006 f966 	bl	800ec7c <USB_ReadInterrupts>
 80089b0:	04c3      	lsls	r3, r0, #19
 80089b2:	f100 8191 	bmi.w	8008cd8 <HAL_PCD_IRQHandler+0x3fc>
 80089b6:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80089b8:	f006 f960 	bl	800ec7c <USB_ReadInterrupts>
 80089bc:	f410 5f00 	tst.w	r0, #8192	; 0x2000
      (void)USB_ActivateSetup(hpcd->Instance);
 80089c0:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80089c2:	f040 8172 	bne.w	8008caa <HAL_PCD_IRQHandler+0x3ce>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80089c6:	f006 f959 	bl	800ec7c <USB_ReadInterrupts>
 80089ca:	0707      	lsls	r7, r0, #28
 80089cc:	f100 8164 	bmi.w	8008c98 <HAL_PCD_IRQHandler+0x3bc>
 80089d0:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80089d2:	f006 f953 	bl	800ec7c <USB_ReadInterrupts>
 80089d6:	02c6      	lsls	r6, r0, #11
 80089d8:	f100 81d9 	bmi.w	8008d8e <HAL_PCD_IRQHandler+0x4b2>
 80089dc:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80089de:	f006 f94d 	bl	800ec7c <USB_ReadInterrupts>
 80089e2:	0285      	lsls	r5, r0, #10
 80089e4:	f100 81c9 	bmi.w	8008d7a <HAL_PCD_IRQHandler+0x49e>
 80089e8:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80089ea:	f006 f947 	bl	800ec7c <USB_ReadInterrupts>
 80089ee:	0040      	lsls	r0, r0, #1
 80089f0:	d454      	bmi.n	8008a9c <HAL_PCD_IRQHandler+0x1c0>
 80089f2:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80089f4:	f006 f942 	bl	800ec7c <USB_ReadInterrupts>
 80089f8:	0741      	lsls	r1, r0, #29
 80089fa:	f57f af78 	bpl.w	80088ee <HAL_PCD_IRQHandler+0x12>
      temp = hpcd->Instance->GOTGINT;
 80089fe:	6823      	ldr	r3, [r4, #0]
 8008a00:	685d      	ldr	r5, [r3, #4]
      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8008a02:	076a      	lsls	r2, r5, #29
 8008a04:	d411      	bmi.n	8008a2a <HAL_PCD_IRQHandler+0x14e>
      hpcd->Instance->GOTGINT |= temp;
 8008a06:	685a      	ldr	r2, [r3, #4]
 8008a08:	432a      	orrs	r2, r5
 8008a0a:	605a      	str	r2, [r3, #4]
 8008a0c:	e76f      	b.n	80088ee <HAL_PCD_IRQHandler+0x12>
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8008a0e:	f8d6 3808 	ldr.w	r3, [r6, #2056]	; 0x808
 8008a12:	07d9      	lsls	r1, r3, #31
 8008a14:	d42a      	bmi.n	8008a6c <HAL_PCD_IRQHandler+0x190>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8008a16:	6820      	ldr	r0, [r4, #0]
 8008a18:	6943      	ldr	r3, [r0, #20]
 8008a1a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008a1e:	6143      	str	r3, [r0, #20]
 8008a20:	e7ab      	b.n	800897a <HAL_PCD_IRQHandler+0x9e>
        HAL_PCD_SuspendCallback(hpcd);
 8008a22:	4620      	mov	r0, r4
 8008a24:	f015 fec0 	bl	801e7a8 <HAL_PCD_SuspendCallback>
 8008a28:	e7bf      	b.n	80089aa <HAL_PCD_IRQHandler+0xce>
        HAL_PCD_DisconnectCallback(hpcd);
 8008a2a:	4620      	mov	r0, r4
 8008a2c:	f015 fee4 	bl	801e7f8 <HAL_PCD_DisconnectCallback>
 8008a30:	6823      	ldr	r3, [r4, #0]
 8008a32:	e7e8      	b.n	8008a06 <HAL_PCD_IRQHandler+0x12a>
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8008a34:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8008a38:	421f      	tst	r7, r3
 8008a3a:	d080      	beq.n	800893e <HAL_PCD_IRQHandler+0x62>
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8008a3c:	ebc8 08c8 	rsb	r8, r8, r8, lsl #3
 8008a40:	f3c7 170a 	ubfx	r7, r7, #4, #11
 8008a44:	4630      	mov	r0, r6
 8008a46:	eb04 0888 	add.w	r8, r4, r8, lsl #2
 8008a4a:	463a      	mov	r2, r7
 8008a4c:	f8d8 1208 	ldr.w	r1, [r8, #520]	; 0x208
 8008a50:	f006 f87c 	bl	800eb4c <USB_ReadPacket>
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008a54:	f8d8 2208 	ldr.w	r2, [r8, #520]	; 0x208
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008a58:	f8d8 3214 	ldr.w	r3, [r8, #532]	; 0x214
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008a5c:	443a      	add	r2, r7
 8008a5e:	6820      	ldr	r0, [r4, #0]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008a60:	441f      	add	r7, r3
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008a62:	f8c8 2208 	str.w	r2, [r8, #520]	; 0x208
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008a66:	f8c8 7214 	str.w	r7, [r8, #532]	; 0x214
 8008a6a:	e768      	b.n	800893e <HAL_PCD_IRQHandler+0x62>
        HAL_PCD_SuspendCallback(hpcd);
 8008a6c:	4620      	mov	r0, r4
 8008a6e:	f015 fe9b 	bl	801e7a8 <HAL_PCD_SuspendCallback>
 8008a72:	e7d0      	b.n	8008a16 <HAL_PCD_IRQHandler+0x13a>
      if (hpcd->LPM_State == LPM_L1)
 8008a74:	f894 13f4 	ldrb.w	r1, [r4, #1012]	; 0x3f4
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8008a78:	f8d6 2804 	ldr.w	r2, [r6, #2052]	; 0x804
      if (hpcd->LPM_State == LPM_L1)
 8008a7c:	2901      	cmp	r1, #1
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8008a7e:	f022 0201 	bic.w	r2, r2, #1
 8008a82:	f8c6 2804 	str.w	r2, [r6, #2052]	; 0x804
      if (hpcd->LPM_State == LPM_L1)
 8008a86:	f000 81dc 	beq.w	8008e42 <HAL_PCD_IRQHandler+0x566>
        HAL_PCD_ResumeCallback(hpcd);
 8008a8a:	4620      	mov	r0, r4
 8008a8c:	f015 fea4 	bl	801e7d8 <HAL_PCD_ResumeCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8008a90:	6820      	ldr	r0, [r4, #0]
 8008a92:	6943      	ldr	r3, [r0, #20]
 8008a94:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008a98:	6143      	str	r3, [r0, #20]
 8008a9a:	e769      	b.n	8008970 <HAL_PCD_IRQHandler+0x94>
      HAL_PCD_ConnectCallback(hpcd);
 8008a9c:	4620      	mov	r0, r4
 8008a9e:	f015 fea7 	bl	801e7f0 <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8008aa2:	6820      	ldr	r0, [r4, #0]
 8008aa4:	6943      	ldr	r3, [r0, #20]
 8008aa6:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008aaa:	6143      	str	r3, [r0, #20]
 8008aac:	e7a2      	b.n	80089f4 <HAL_PCD_IRQHandler+0x118>
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8008aae:	6820      	ldr	r0, [r4, #0]
 8008ab0:	f006 f8f0 	bl	800ec94 <USB_ReadDevAllInEpInterrupt>
 8008ab4:	f8d4 b000 	ldr.w	fp, [r4]
      while (ep_intr != 0U)
 8008ab8:	4681      	mov	r9, r0
 8008aba:	2800      	cmp	r0, #0
 8008abc:	f43f af51 	beq.w	8008962 <HAL_PCD_IRQHandler+0x86>
 8008ac0:	f506 6310 	add.w	r3, r6, #2304	; 0x900
 8008ac4:	46a0      	mov	r8, r4
      epnum = 0U;
 8008ac6:	f04f 0a00 	mov.w	sl, #0
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8008aca:	9505      	str	r5, [sp, #20]
 8008acc:	e9cd 3603 	strd	r3, r6, [sp, #12]
 8008ad0:	e007      	b.n	8008ae2 <HAL_PCD_IRQHandler+0x206>
      while (ep_intr != 0U)
 8008ad2:	ea5f 0959 	movs.w	r9, r9, lsr #1
        epnum++;
 8008ad6:	f10a 0a01 	add.w	sl, sl, #1
 8008ada:	f108 081c 	add.w	r8, r8, #28
      while (ep_intr != 0U)
 8008ade:	f000 8160 	beq.w	8008da2 <HAL_PCD_IRQHandler+0x4c6>
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8008ae2:	f019 0f01 	tst.w	r9, #1
 8008ae6:	d0f4      	beq.n	8008ad2 <HAL_PCD_IRQHandler+0x1f6>
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8008ae8:	fa5f f68a 	uxtb.w	r6, sl
 8008aec:	4658      	mov	r0, fp
 8008aee:	4631      	mov	r1, r6
 8008af0:	f006 f8e2 	bl	800ecb8 <USB_ReadDevInEPInterrupt>
 8008af4:	4605      	mov	r5, r0
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8008af6:	07e8      	lsls	r0, r5, #31
 8008af8:	d518      	bpl.n	8008b2c <HAL_PCD_IRQHandler+0x250>
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8008afa:	9b04      	ldr	r3, [sp, #16]
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8008afc:	2701      	movs	r7, #1
 8008afe:	f00a 010f 	and.w	r1, sl, #15
 8008b02:	9a03      	ldr	r2, [sp, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8008b04:	f8d3 0834 	ldr.w	r0, [r3, #2100]	; 0x834
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8008b08:	fa07 f101 	lsl.w	r1, r7, r1
 8008b0c:	eb02 124a 	add.w	r2, r2, sl, lsl #5
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8008b10:	ea20 0001 	bic.w	r0, r0, r1
            if (hpcd->Init.dma_enable == 1U)
 8008b14:	6921      	ldr	r1, [r4, #16]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8008b16:	f8c3 0834 	str.w	r0, [r3, #2100]	; 0x834
            if (hpcd->Init.dma_enable == 1U)
 8008b1a:	42b9      	cmp	r1, r7
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8008b1c:	4613      	mov	r3, r2
 8008b1e:	609f      	str	r7, [r3, #8]
            if (hpcd->Init.dma_enable == 1U)
 8008b20:	f000 8196 	beq.w	8008e50 <HAL_PCD_IRQHandler+0x574>
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8008b24:	4631      	mov	r1, r6
 8008b26:	4620      	mov	r0, r4
 8008b28:	f015 fe1a 	bl	801e760 <HAL_PCD_DataInStageCallback>
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8008b2c:	0729      	lsls	r1, r5, #28
 8008b2e:	d504      	bpl.n	8008b3a <HAL_PCD_IRQHandler+0x25e>
 8008b30:	9b03      	ldr	r3, [sp, #12]
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8008b32:	2208      	movs	r2, #8
 8008b34:	eb03 134a 	add.w	r3, r3, sl, lsl #5
 8008b38:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8008b3a:	06ea      	lsls	r2, r5, #27
 8008b3c:	d504      	bpl.n	8008b48 <HAL_PCD_IRQHandler+0x26c>
 8008b3e:	9b03      	ldr	r3, [sp, #12]
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8008b40:	2210      	movs	r2, #16
 8008b42:	eb03 134a 	add.w	r3, r3, sl, lsl #5
 8008b46:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8008b48:	066b      	lsls	r3, r5, #25
 8008b4a:	d504      	bpl.n	8008b56 <HAL_PCD_IRQHandler+0x27a>
 8008b4c:	9b03      	ldr	r3, [sp, #12]
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8008b4e:	2240      	movs	r2, #64	; 0x40
 8008b50:	eb03 134a 	add.w	r3, r3, sl, lsl #5
 8008b54:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8008b56:	07af      	lsls	r7, r5, #30
 8008b58:	d504      	bpl.n	8008b64 <HAL_PCD_IRQHandler+0x288>
 8008b5a:	9b03      	ldr	r3, [sp, #12]
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8008b5c:	2202      	movs	r2, #2
 8008b5e:	eb03 134a 	add.w	r3, r3, sl, lsl #5
 8008b62:	609a      	str	r2, [r3, #8]
 8008b64:	6827      	ldr	r7, [r4, #0]
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8008b66:	062d      	lsls	r5, r5, #24
 8008b68:	46bb      	mov	fp, r7
 8008b6a:	d5b2      	bpl.n	8008ad2 <HAL_PCD_IRQHandler+0x1f6>
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];

  if (ep->xfer_count > ep->xfer_len)
 8008b6c:	e9d8 2314 	ldrd	r2, r3, [r8, #80]	; 0x50
 8008b70:	4293      	cmp	r3, r2
 8008b72:	d8ae      	bhi.n	8008ad2 <HAL_PCD_IRQHandler+0x1f6>
  {
    return HAL_ERROR;
  }

  len = ep->xfer_len - ep->xfer_count;
 8008b74:	1ad5      	subs	r5, r2, r3

  if (len > ep->maxpacket)
 8008b76:	f8d8 0044 	ldr.w	r0, [r8, #68]	; 0x44
    len = ep->maxpacket;
  }

  len32b = (len + 3U) / 4U;

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8008b7a:	f507 6110 	add.w	r1, r7, #2304	; 0x900
  len32b = (len + 3U) / 4U;
 8008b7e:	4285      	cmp	r5, r0
 8008b80:	46ac      	mov	ip, r5
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8008b82:	eb01 114a 	add.w	r1, r1, sl, lsl #5
  len32b = (len + 3U) / 4U;
 8008b86:	bf28      	it	cs
 8008b88:	4684      	movcs	ip, r0
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8008b8a:	9106      	str	r1, [sp, #24]
 8008b8c:	6989      	ldr	r1, [r1, #24]
  len32b = (len + 3U) / 4U;
 8008b8e:	f10c 0c03 	add.w	ip, ip, #3
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8008b92:	b289      	uxth	r1, r1
 8008b94:	ebb1 0f9c 	cmp.w	r1, ip, lsr #2
 8008b98:	d335      	bcc.n	8008c06 <HAL_PCD_IRQHandler+0x32a>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8008b9a:	b3a2      	cbz	r2, 8008c06 <HAL_PCD_IRQHandler+0x32a>
 8008b9c:	4293      	cmp	r3, r2
 8008b9e:	d232      	bcs.n	8008c06 <HAL_PCD_IRQHandler+0x32a>
 8008ba0:	f8cd a01c 	str.w	sl, [sp, #28]
 8008ba4:	f8d8 1048 	ldr.w	r1, [r8, #72]	; 0x48
 8008ba8:	f8dd a018 	ldr.w	sl, [sp, #24]
 8008bac:	e00b      	b.n	8008bc6 <HAL_PCD_IRQHandler+0x2ea>
 8008bae:	f8d8 2050 	ldr.w	r2, [r8, #80]	; 0x50
 8008bb2:	429a      	cmp	r2, r3
 8008bb4:	eba2 0503 	sub.w	r5, r2, r3
 8008bb8:	f240 8182 	bls.w	8008ec0 <HAL_PCD_IRQHandler+0x5e4>
 8008bbc:	2a00      	cmp	r2, #0
 8008bbe:	f000 817f 	beq.w	8008ec0 <HAL_PCD_IRQHandler+0x5e4>
 8008bc2:	f8d8 0044 	ldr.w	r0, [r8, #68]	; 0x44
 8008bc6:	4285      	cmp	r5, r0
    {
      len = ep->maxpacket;
    }
    len32b = (len + 3U) / 4U;

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8008bc8:	4632      	mov	r2, r6
 8008bca:	bf28      	it	cs
 8008bcc:	4605      	movcs	r5, r0
 8008bce:	7c20      	ldrb	r0, [r4, #16]
 8008bd0:	b2ab      	uxth	r3, r5
 8008bd2:	9000      	str	r0, [sp, #0]
 8008bd4:	4638      	mov	r0, r7
 8008bd6:	f005 ffa3 	bl	800eb20 <USB_WritePacket>
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8008bda:	f8da 2018 	ldr.w	r2, [sl, #24]
                          (uint8_t)hpcd->Init.dma_enable);

    ep->xfer_buff  += len;
 8008bde:	f8d8 1048 	ldr.w	r1, [r8, #72]	; 0x48
    len32b = (len + 3U) / 4U;
 8008be2:	1ce8      	adds	r0, r5, #3
    ep->xfer_count += len;
 8008be4:	f8d8 3054 	ldr.w	r3, [r8, #84]	; 0x54
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8008be8:	b292      	uxth	r2, r2
    ep->xfer_buff  += len;
 8008bea:	4429      	add	r1, r5
    ep->xfer_count += len;
 8008bec:	442b      	add	r3, r5
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8008bee:	ebb2 0f90 	cmp.w	r2, r0, lsr #2
    ep->xfer_buff  += len;
 8008bf2:	f8c8 1048 	str.w	r1, [r8, #72]	; 0x48
    ep->xfer_count += len;
 8008bf6:	f8c8 3054 	str.w	r3, [r8, #84]	; 0x54
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8008bfa:	d2d8      	bcs.n	8008bae <HAL_PCD_IRQHandler+0x2d2>
 8008bfc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008c00:	f8d8 2050 	ldr.w	r2, [r8, #80]	; 0x50
 8008c04:	6827      	ldr	r7, [r4, #0]
  }

  if (ep->xfer_len <= ep->xfer_count)
 8008c06:	4293      	cmp	r3, r2
 8008c08:	f0c0 815e 	bcc.w	8008ec8 <HAL_PCD_IRQHandler+0x5ec>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8008c0c:	f50b 6100 	add.w	r1, fp, #2048	; 0x800
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8008c10:	f00a 020f 	and.w	r2, sl, #15
 8008c14:	2001      	movs	r0, #1
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8008c16:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 8008c18:	46bb      	mov	fp, r7
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8008c1a:	fa00 f202 	lsl.w	r2, r0, r2
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8008c1e:	ea23 0302 	bic.w	r3, r3, r2
 8008c22:	634b      	str	r3, [r1, #52]	; 0x34
 8008c24:	e755      	b.n	8008ad2 <HAL_PCD_IRQHandler+0x1f6>
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8008c26:	f006 f82d 	bl	800ec84 <USB_ReadDevAllOutEpInterrupt>
      while (ep_intr != 0U)
 8008c2a:	4607      	mov	r7, r0
 8008c2c:	6820      	ldr	r0, [r4, #0]
 8008c2e:	2f00      	cmp	r7, #0
 8008c30:	f43f ae90 	beq.w	8008954 <HAL_PCD_IRQHandler+0x78>
      epnum = 0U;
 8008c34:	f04f 0800 	mov.w	r8, #0
 8008c38:	f506 6a30 	add.w	sl, r6, #2816	; 0xb00
 8008c3c:	e004      	b.n	8008c48 <HAL_PCD_IRQHandler+0x36c>
      while (ep_intr != 0U)
 8008c3e:	087f      	lsrs	r7, r7, #1
        epnum++;
 8008c40:	f108 0801 	add.w	r8, r8, #1
      while (ep_intr != 0U)
 8008c44:	f43f ae86 	beq.w	8008954 <HAL_PCD_IRQHandler+0x78>
        if ((ep_intr & 0x1U) != 0U)
 8008c48:	07f9      	lsls	r1, r7, #31
 8008c4a:	d5f8      	bpl.n	8008c3e <HAL_PCD_IRQHandler+0x362>
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8008c4c:	fa5f fb88 	uxtb.w	fp, r8
 8008c50:	4659      	mov	r1, fp
 8008c52:	f006 f827 	bl	800eca4 <USB_ReadDevOutEPInterrupt>
 8008c56:	4681      	mov	r9, r0
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008c58:	6820      	ldr	r0, [r4, #0]
          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8008c5a:	f019 0f01 	tst.w	r9, #1
 8008c5e:	f040 80a3 	bne.w	8008da8 <HAL_PCD_IRQHandler+0x4cc>
          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8008c62:	f019 0f08 	tst.w	r9, #8
 8008c66:	f040 80c4 	bne.w	8008df2 <HAL_PCD_IRQHandler+0x516>
          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8008c6a:	f019 0f10 	tst.w	r9, #16
 8008c6e:	d003      	beq.n	8008c78 <HAL_PCD_IRQHandler+0x39c>
 8008c70:	eb0a 1348 	add.w	r3, sl, r8, lsl #5
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8008c74:	2210      	movs	r2, #16
 8008c76:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8008c78:	f019 0f20 	tst.w	r9, #32
 8008c7c:	d003      	beq.n	8008c86 <HAL_PCD_IRQHandler+0x3aa>
 8008c7e:	eb0a 1348 	add.w	r3, sl, r8, lsl #5
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8008c82:	2220      	movs	r2, #32
 8008c84:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8008c86:	f419 5f00 	tst.w	r9, #8192	; 0x2000
 8008c8a:	d0d8      	beq.n	8008c3e <HAL_PCD_IRQHandler+0x362>
 8008c8c:	eb0a 1348 	add.w	r3, sl, r8, lsl #5
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8008c90:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8008c94:	609a      	str	r2, [r3, #8]
 8008c96:	e7d2      	b.n	8008c3e <HAL_PCD_IRQHandler+0x362>
      HAL_PCD_SOFCallback(hpcd);
 8008c98:	4620      	mov	r0, r4
 8008c9a:	f015 fd6b 	bl	801e774 <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8008c9e:	6820      	ldr	r0, [r4, #0]
 8008ca0:	6943      	ldr	r3, [r0, #20]
 8008ca2:	f003 0308 	and.w	r3, r3, #8
 8008ca6:	6143      	str	r3, [r0, #20]
 8008ca8:	e693      	b.n	80089d2 <HAL_PCD_IRQHandler+0xf6>
      (void)USB_ActivateSetup(hpcd->Instance);
 8008caa:	f006 f81d 	bl	800ece8 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8008cae:	6820      	ldr	r0, [r4, #0]
 8008cb0:	f005 fcec 	bl	800e68c <USB_GetDevSpeed>
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8008cb4:	6825      	ldr	r5, [r4, #0]
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8008cb6:	60e0      	str	r0, [r4, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8008cb8:	f000 ff1a 	bl	8009af0 <HAL_RCC_GetHCLKFreq>
 8008cbc:	7b22      	ldrb	r2, [r4, #12]
 8008cbe:	4601      	mov	r1, r0
 8008cc0:	4628      	mov	r0, r5
 8008cc2:	f005 fb5b 	bl	800e37c <USB_SetTurnaroundTime>
      HAL_PCD_ResetCallback(hpcd);
 8008cc6:	4620      	mov	r0, r4
 8008cc8:	f015 fd58 	bl	801e77c <HAL_PCD_ResetCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8008ccc:	6820      	ldr	r0, [r4, #0]
 8008cce:	6943      	ldr	r3, [r0, #20]
 8008cd0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008cd4:	6143      	str	r3, [r0, #20]
 8008cd6:	e676      	b.n	80089c6 <HAL_PCD_IRQHandler+0xea>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8008cd8:	f506 6700 	add.w	r7, r6, #2048	; 0x800
 8008cdc:	687b      	ldr	r3, [r7, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8008cde:	6820      	ldr	r0, [r4, #0]
 8008ce0:	2110      	movs	r1, #16
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8008ce2:	f023 0301 	bic.w	r3, r3, #1
 8008ce6:	607b      	str	r3, [r7, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8008ce8:	f005 fcbe 	bl	800e668 <USB_FlushTxFifo>
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008cec:	6860      	ldr	r0, [r4, #4]
 8008cee:	b308      	cbz	r0, 8008d34 <HAL_PCD_IRQHandler+0x458>
 8008cf0:	f506 6310 	add.w	r3, r6, #2304	; 0x900
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8008cf4:	f64f 317f 	movw	r1, #64383	; 0xfb7f
 8008cf8:	6099      	str	r1, [r3, #8]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008cfa:	3501      	adds	r5, #1
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008cfc:	681a      	ldr	r2, [r3, #0]
 8008cfe:	3320      	adds	r3, #32
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008d00:	4285      	cmp	r5, r0
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008d02:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8008d06:	f843 2c20 	str.w	r2, [r3, #-32]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8008d0a:	f853 2c20 	ldr.w	r2, [r3, #-32]
 8008d0e:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8008d12:	f843 2c20 	str.w	r2, [r3, #-32]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8008d16:	f8c3 11e8 	str.w	r1, [r3, #488]	; 0x1e8
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008d1a:	f8d3 21e0 	ldr.w	r2, [r3, #480]	; 0x1e0
 8008d1e:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8008d22:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8008d26:	f8d3 21e0 	ldr.w	r2, [r3, #480]	; 0x1e0
 8008d2a:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8008d2e:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008d32:	d1e1      	bne.n	8008cf8 <HAL_PCD_IRQHandler+0x41c>
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8008d34:	69fb      	ldr	r3, [r7, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8008d36:	6b22      	ldr	r2, [r4, #48]	; 0x30
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8008d38:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8008d3c:	61fb      	str	r3, [r7, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8008d3e:	2a00      	cmp	r2, #0
 8008d40:	d075      	beq.n	8008e2e <HAL_PCD_IRQHandler+0x552>
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8008d42:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008d46:	f043 030b 	orr.w	r3, r3, #11
 8008d4a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8008d4e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008d50:	f043 030b 	orr.w	r3, r3, #11
 8008d54:	647b      	str	r3, [r7, #68]	; 0x44
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8008d56:	f8d6 3800 	ldr.w	r3, [r6, #2048]	; 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8008d5a:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8008d5e:	7c21      	ldrb	r1, [r4, #16]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8008d60:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8008d64:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8008d66:	f8c6 3800 	str.w	r3, [r6, #2048]	; 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8008d6a:	f005 ffd3 	bl	800ed14 <USB_EP0_OutStart>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8008d6e:	6820      	ldr	r0, [r4, #0]
 8008d70:	6943      	ldr	r3, [r0, #20]
 8008d72:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008d76:	6143      	str	r3, [r0, #20]
 8008d78:	e61e      	b.n	80089b8 <HAL_PCD_IRQHandler+0xdc>
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8008d7a:	4620      	mov	r0, r4
 8008d7c:	2100      	movs	r1, #0
 8008d7e:	f015 fd2f 	bl	801e7e0 <HAL_PCD_ISOOUTIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8008d82:	6820      	ldr	r0, [r4, #0]
 8008d84:	6943      	ldr	r3, [r0, #20]
 8008d86:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008d8a:	6143      	str	r3, [r0, #20]
 8008d8c:	e62d      	b.n	80089ea <HAL_PCD_IRQHandler+0x10e>
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8008d8e:	4620      	mov	r0, r4
 8008d90:	2100      	movs	r1, #0
 8008d92:	f015 fd29 	bl	801e7e8 <HAL_PCD_ISOINIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8008d96:	6820      	ldr	r0, [r4, #0]
 8008d98:	6943      	ldr	r3, [r0, #20]
 8008d9a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008d9e:	6143      	str	r3, [r0, #20]
 8008da0:	e61d      	b.n	80089de <HAL_PCD_IRQHandler+0x102>
 8008da2:	e9dd 6504 	ldrd	r6, r5, [sp, #16]
 8008da6:	e5dc      	b.n	8008962 <HAL_PCD_IRQHandler+0x86>
 8008da8:	ea4f 1348 	mov.w	r3, r8, lsl #5
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;

  if (hpcd->Init.dma_enable == 1U)
 8008dac:	6922      	ldr	r2, [r4, #16]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8008dae:	f500 6e30 	add.w	lr, r0, #2816	; 0xb00
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8008db2:	f04f 0c01 	mov.w	ip, #1
 8008db6:	eb0a 0103 	add.w	r1, sl, r3
  if (hpcd->Init.dma_enable == 1U)
 8008dba:	2a01      	cmp	r2, #1
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8008dbc:	4473      	add	r3, lr
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8008dbe:	f8c1 c008 	str.w	ip, [r1, #8]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8008dc2:	f8d0 c040 	ldr.w	ip, [r0, #64]	; 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8008dc6:	6899      	ldr	r1, [r3, #8]
  if (hpcd->Init.dma_enable == 1U)
 8008dc8:	d05a      	beq.n	8008e80 <HAL_PCD_IRQHandler+0x5a4>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8008dca:	4a5e      	ldr	r2, [pc, #376]	; (8008f44 <HAL_PCD_IRQHandler+0x668>)
 8008dcc:	4594      	cmp	ip, r2
 8008dce:	d07d      	beq.n	8008ecc <HAL_PCD_IRQHandler+0x5f0>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8008dd0:	f1b8 0f00 	cmp.w	r8, #0
 8008dd4:	d107      	bne.n	8008de6 <HAL_PCD_IRQHandler+0x50a>
 8008dd6:	f8d4 3210 	ldr.w	r3, [r4, #528]	; 0x210
 8008dda:	b923      	cbnz	r3, 8008de6 <HAL_PCD_IRQHandler+0x50a>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8008ddc:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8008de0:	4641      	mov	r1, r8
 8008de2:	f005 ff97 	bl	800ed14 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8008de6:	4620      	mov	r0, r4
 8008de8:	4659      	mov	r1, fp
 8008dea:	f015 fcaf 	bl	801e74c <HAL_PCD_DataOutStageCallback>
 8008dee:	6820      	ldr	r0, [r4, #0]
 8008df0:	e737      	b.n	8008c62 <HAL_PCD_IRQHandler+0x386>
 8008df2:	ea4f 1348 	mov.w	r3, r8, lsl #5
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8008df6:	f500 6230 	add.w	r2, r0, #2816	; 0xb00
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8008dfa:	f04f 0c08 	mov.w	ip, #8
 8008dfe:	eb0a 0103 	add.w	r1, sl, r3
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8008e02:	4413      	add	r3, r2
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8008e04:	f8c1 c008 	str.w	ip, [r1, #8]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8008e08:	6c02      	ldr	r2, [r0, #64]	; 0x40

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008e0a:	484f      	ldr	r0, [pc, #316]	; (8008f48 <HAL_PCD_IRQHandler+0x66c>)
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8008e0c:	6899      	ldr	r1, [r3, #8]
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008e0e:	4282      	cmp	r2, r0
 8008e10:	d931      	bls.n	8008e76 <HAL_PCD_IRQHandler+0x59a>
 8008e12:	040a      	lsls	r2, r1, #16
 8008e14:	d502      	bpl.n	8008e1c <HAL_PCD_IRQHandler+0x540>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008e16:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8008e1a:	609a      	str	r2, [r3, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8008e1c:	4620      	mov	r0, r4
 8008e1e:	f015 fc8f 	bl	801e740 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8008e22:	6921      	ldr	r1, [r4, #16]
 8008e24:	2901      	cmp	r1, #1
 8008e26:	f000 8084 	beq.w	8008f32 <HAL_PCD_IRQHandler+0x656>
 8008e2a:	6820      	ldr	r0, [r4, #0]
 8008e2c:	e71d      	b.n	8008c6a <HAL_PCD_IRQHandler+0x38e>
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8008e2e:	697a      	ldr	r2, [r7, #20]
 8008e30:	f242 032b 	movw	r3, #8235	; 0x202b
 8008e34:	4313      	orrs	r3, r2
 8008e36:	617b      	str	r3, [r7, #20]
        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8008e38:	693b      	ldr	r3, [r7, #16]
 8008e3a:	f043 030b 	orr.w	r3, r3, #11
 8008e3e:	613b      	str	r3, [r7, #16]
 8008e40:	e789      	b.n	8008d56 <HAL_PCD_IRQHandler+0x47a>
        hpcd->LPM_State = LPM_L0;
 8008e42:	2100      	movs	r1, #0
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8008e44:	4620      	mov	r0, r4
        hpcd->LPM_State = LPM_L0;
 8008e46:	f884 13f4 	strb.w	r1, [r4, #1012]	; 0x3f4
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8008e4a:	f015 fd97 	bl	801e97c <HAL_PCDEx_LPM_Callback>
 8008e4e:	e61f      	b.n	8008a90 <HAL_PCD_IRQHandler+0x1b4>
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8008e50:	e9d8 2311 	ldrd	r2, r3, [r8, #68]	; 0x44
 8008e54:	4413      	add	r3, r2
 8008e56:	f8c8 3048 	str.w	r3, [r8, #72]	; 0x48
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8008e5a:	f1ba 0f00 	cmp.w	sl, #0
 8008e5e:	f47f ae61 	bne.w	8008b24 <HAL_PCD_IRQHandler+0x248>
 8008e62:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	f47f ae5d 	bne.w	8008b24 <HAL_PCD_IRQHandler+0x248>
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8008e6a:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8008e6e:	6820      	ldr	r0, [r4, #0]
 8008e70:	f005 ff50 	bl	800ed14 <USB_EP0_OutStart>
 8008e74:	e656      	b.n	8008b24 <HAL_PCD_IRQHandler+0x248>
  HAL_PCD_SetupStageCallback(hpcd);
 8008e76:	4620      	mov	r0, r4
 8008e78:	f015 fc62 	bl	801e740 <HAL_PCD_SetupStageCallback>
 8008e7c:	6820      	ldr	r0, [r4, #0]
 8008e7e:	e6f4      	b.n	8008c6a <HAL_PCD_IRQHandler+0x38e>
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8008e80:	070a      	lsls	r2, r1, #28
 8008e82:	d52a      	bpl.n	8008eda <HAL_PCD_IRQHandler+0x5fe>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008e84:	4a30      	ldr	r2, [pc, #192]	; (8008f48 <HAL_PCD_IRQHandler+0x66c>)
 8008e86:	4594      	cmp	ip, r2
 8008e88:	f67f aeeb 	bls.w	8008c62 <HAL_PCD_IRQHandler+0x386>
 8008e8c:	0409      	lsls	r1, r1, #16
 8008e8e:	f57f aee8 	bpl.w	8008c62 <HAL_PCD_IRQHandler+0x386>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008e92:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8008e96:	609a      	str	r2, [r3, #8]
 8008e98:	e6e3      	b.n	8008c62 <HAL_PCD_IRQHandler+0x386>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008e9a:	ebc8 08c8 	rsb	r8, r8, r8, lsl #3
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8008e9e:	2208      	movs	r2, #8
 8008ea0:	f504 7171 	add.w	r1, r4, #964	; 0x3c4
 8008ea4:	4630      	mov	r0, r6
 8008ea6:	f005 fe51 	bl	800eb4c <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008eaa:	f3c7 130a 	ubfx	r3, r7, #4, #11
 8008eae:	eb04 0288 	add.w	r2, r4, r8, lsl #2
 8008eb2:	6820      	ldr	r0, [r4, #0]
 8008eb4:	f8d2 1214 	ldr.w	r1, [r2, #532]	; 0x214
 8008eb8:	440b      	add	r3, r1
 8008eba:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
 8008ebe:	e53e      	b.n	800893e <HAL_PCD_IRQHandler+0x62>
 8008ec0:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008ec4:	6827      	ldr	r7, [r4, #0]
 8008ec6:	e69e      	b.n	8008c06 <HAL_PCD_IRQHandler+0x32a>
 8008ec8:	46bb      	mov	fp, r7
 8008eca:	e602      	b.n	8008ad2 <HAL_PCD_IRQHandler+0x1f6>
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8008ecc:	040a      	lsls	r2, r1, #16
 8008ece:	d4e0      	bmi.n	8008e92 <HAL_PCD_IRQHandler+0x5b6>
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8008ed0:	0689      	lsls	r1, r1, #26
 8008ed2:	d588      	bpl.n	8008de6 <HAL_PCD_IRQHandler+0x50a>
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8008ed4:	2220      	movs	r2, #32
 8008ed6:	609a      	str	r2, [r3, #8]
 8008ed8:	e785      	b.n	8008de6 <HAL_PCD_IRQHandler+0x50a>
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8008eda:	068a      	lsls	r2, r1, #26
 8008edc:	d42f      	bmi.n	8008f3e <HAL_PCD_IRQHandler+0x662>
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8008ede:	f011 0f28 	tst.w	r1, #40	; 0x28
 8008ee2:	f47f aebe 	bne.w	8008c62 <HAL_PCD_IRQHandler+0x386>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008ee6:	4a18      	ldr	r2, [pc, #96]	; (8008f48 <HAL_PCD_IRQHandler+0x66c>)
 8008ee8:	4594      	cmp	ip, r2
 8008eea:	d901      	bls.n	8008ef0 <HAL_PCD_IRQHandler+0x614>
 8008eec:	0409      	lsls	r1, r1, #16
 8008eee:	d4d0      	bmi.n	8008e92 <HAL_PCD_IRQHandler+0x5b6>
 8008ef0:	ebc8 02c8 	rsb	r2, r8, r8, lsl #3
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8008ef4:	6919      	ldr	r1, [r3, #16]
 8008ef6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008efa:	f3c1 0112 	ubfx	r1, r1, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8008efe:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008f02:	eba2 0c01 	sub.w	ip, r2, r1
        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8008f06:	f8d3 1208 	ldr.w	r1, [r3, #520]	; 0x208
 8008f0a:	440a      	add	r2, r1
        hpcd->OUT_ep[epnum].xfer_count =
 8008f0c:	f8c3 c214 	str.w	ip, [r3, #532]	; 0x214
        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8008f10:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8008f14:	f1b8 0f00 	cmp.w	r8, #0
 8008f18:	f47f af65 	bne.w	8008de6 <HAL_PCD_IRQHandler+0x50a>
 8008f1c:	f8d4 3210 	ldr.w	r3, [r4, #528]	; 0x210
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	f47f af60 	bne.w	8008de6 <HAL_PCD_IRQHandler+0x50a>
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8008f26:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8008f2a:	2101      	movs	r1, #1
 8008f2c:	f005 fef2 	bl	800ed14 <USB_EP0_OutStart>
 8008f30:	e759      	b.n	8008de6 <HAL_PCD_IRQHandler+0x50a>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8008f32:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8008f36:	6820      	ldr	r0, [r4, #0]
 8008f38:	f005 feec 	bl	800ed14 <USB_EP0_OutStart>
 8008f3c:	e775      	b.n	8008e2a <HAL_PCD_IRQHandler+0x54e>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8008f3e:	2220      	movs	r2, #32
 8008f40:	609a      	str	r2, [r3, #8]
 8008f42:	e68e      	b.n	8008c62 <HAL_PCD_IRQHandler+0x386>
 8008f44:	4f54310a 	.word	0x4f54310a
 8008f48:	4f54300a 	.word	0x4f54300a

08008f4c <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd);
 8008f4c:	f890 23bc 	ldrb.w	r2, [r0, #956]	; 0x3bc
 8008f50:	2a01      	cmp	r2, #1
 8008f52:	d00d      	beq.n	8008f70 <HAL_PCD_SetAddress+0x24>
 8008f54:	2201      	movs	r2, #1
{
 8008f56:	b510      	push	{r4, lr}
 8008f58:	4604      	mov	r4, r0
  hpcd->USB_Address = address;
 8008f5a:	f884 1038 	strb.w	r1, [r4, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8008f5e:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(hpcd);
 8008f60:	f884 23bc 	strb.w	r2, [r4, #956]	; 0x3bc
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8008f64:	f005 fe60 	bl	800ec28 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8008f68:	2000      	movs	r0, #0
 8008f6a:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 8008f6e:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8008f70:	2002      	movs	r0, #2
}
 8008f72:	4770      	bx	lr

08008f74 <HAL_PCD_EP_Open>:
{
 8008f74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f76:	f001 040f 	and.w	r4, r1, #15
  if ((ep_addr & 0x80U) == 0x80U)
 8008f7a:	0609      	lsls	r1, r1, #24
 8008f7c:	ebc4 05c4 	rsb	r5, r4, r4, lsl #3
 8008f80:	ea4f 0585 	mov.w	r5, r5, lsl #2
 8008f84:	d422      	bmi.n	8008fcc <HAL_PCD_EP_Open+0x58>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008f86:	f505 71fe 	add.w	r1, r5, #508	; 0x1fc
    ep->is_in = 0U;
 8008f8a:	ebc4 05c4 	rsb	r5, r4, r4, lsl #3
 8008f8e:	2600      	movs	r6, #0
 8008f90:	eb00 0585 	add.w	r5, r0, r5, lsl #2
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008f94:	4401      	add	r1, r0
    ep->is_in = 0U;
 8008f96:	f885 61fd 	strb.w	r6, [r5, #509]	; 0x1fd
  if (ep->is_in != 0U)
 8008f9a:	784d      	ldrb	r5, [r1, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008f9c:	700c      	strb	r4, [r1, #0]
  ep->maxpacket = ep_mps;
 8008f9e:	608a      	str	r2, [r1, #8]
  ep->type = ep_type;
 8008fa0:	70cb      	strb	r3, [r1, #3]
  if (ep->is_in != 0U)
 8008fa2:	b105      	cbz	r5, 8008fa6 <HAL_PCD_EP_Open+0x32>
    ep->tx_fifo_num = ep->num;
 8008fa4:	80cc      	strh	r4, [r1, #6]
  if (ep_type == EP_TYPE_BULK)
 8008fa6:	2b02      	cmp	r3, #2
 8008fa8:	d101      	bne.n	8008fae <HAL_PCD_EP_Open+0x3a>
    ep->data_pid_start = 0U;
 8008faa:	2300      	movs	r3, #0
 8008fac:	710b      	strb	r3, [r1, #4]
  __HAL_LOCK(hpcd);
 8008fae:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 8008fb2:	2b01      	cmp	r3, #1
 8008fb4:	d015      	beq.n	8008fe2 <HAL_PCD_EP_Open+0x6e>
 8008fb6:	4604      	mov	r4, r0
 8008fb8:	2301      	movs	r3, #1
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8008fba:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(hpcd);
 8008fbc:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8008fc0:	f005 fb70 	bl	800e6a4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8008fc4:	2000      	movs	r0, #0
 8008fc6:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 8008fca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ep->is_in = 1U;
 8008fcc:	ebc4 06c4 	rsb	r6, r4, r4, lsl #3
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008fd0:	f105 013c 	add.w	r1, r5, #60	; 0x3c
    ep->is_in = 1U;
 8008fd4:	2701      	movs	r7, #1
 8008fd6:	eb00 0586 	add.w	r5, r0, r6, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008fda:	4401      	add	r1, r0
    ep->is_in = 1U;
 8008fdc:	f885 703d 	strb.w	r7, [r5, #61]	; 0x3d
 8008fe0:	e7db      	b.n	8008f9a <HAL_PCD_EP_Open+0x26>
  __HAL_LOCK(hpcd);
 8008fe2:	2002      	movs	r0, #2
}
 8008fe4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008fe6:	bf00      	nop

08008fe8 <HAL_PCD_EP_Close>:
{
 8008fe8:	f001 020f 	and.w	r2, r1, #15
  if ((ep_addr & 0x80U) == 0x80U)
 8008fec:	0609      	lsls	r1, r1, #24
{
 8008fee:	b538      	push	{r3, r4, r5, lr}
 8008ff0:	ebc2 03c2 	rsb	r3, r2, r2, lsl #3
 8008ff4:	ea4f 0383 	mov.w	r3, r3, lsl #2
  if ((ep_addr & 0x80U) == 0x80U)
 8008ff8:	d419      	bmi.n	800902e <HAL_PCD_EP_Close+0x46>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008ffa:	f503 71fe 	add.w	r1, r3, #508	; 0x1fc
    ep->is_in = 0U;
 8008ffe:	ebc2 03c2 	rsb	r3, r2, r2, lsl #3
 8009002:	2400      	movs	r4, #0
 8009004:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009008:	4401      	add	r1, r0
    ep->is_in = 0U;
 800900a:	f883 41fd 	strb.w	r4, [r3, #509]	; 0x1fd
  ep->num   = ep_addr & EP_ADDR_MSK;
 800900e:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 8009010:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 8009014:	2b01      	cmp	r3, #1
 8009016:	d019      	beq.n	800904c <HAL_PCD_EP_Close+0x64>
 8009018:	4604      	mov	r4, r0
 800901a:	2301      	movs	r3, #1
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800901c:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(hpcd);
 800901e:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8009022:	f005 fb81 	bl	800e728 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009026:	2000      	movs	r0, #0
 8009028:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 800902c:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800902e:	f103 013c 	add.w	r1, r3, #60	; 0x3c
    ep->is_in = 1U;
 8009032:	ebc2 04c2 	rsb	r4, r2, r2, lsl #3
 8009036:	2501      	movs	r5, #1
 8009038:	eb00 0384 	add.w	r3, r0, r4, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800903c:	4401      	add	r1, r0
    ep->is_in = 1U;
 800903e:	f883 503d 	strb.w	r5, [r3, #61]	; 0x3d
  ep->num   = ep_addr & EP_ADDR_MSK;
 8009042:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 8009044:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 8009048:	2b01      	cmp	r3, #1
 800904a:	d1e5      	bne.n	8009018 <HAL_PCD_EP_Close+0x30>
 800904c:	2002      	movs	r0, #2
}
 800904e:	bd38      	pop	{r3, r4, r5, pc}

08009050 <HAL_PCD_EP_Receive>:
{
 8009050:	b570      	push	{r4, r5, r6, lr}
 8009052:	f001 050f 	and.w	r5, r1, #15
  ep->xfer_count = 0U;
 8009056:	2600      	movs	r6, #0
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009058:	211c      	movs	r1, #28
  ep->xfer_buff = pBuf;
 800905a:	ebc5 04c5 	rsb	r4, r5, r5, lsl #3
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800905e:	fb01 0105 	mla	r1, r1, r5, r0
  ep->xfer_buff = pBuf;
 8009062:	eb00 0484 	add.w	r4, r0, r4, lsl #2
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009066:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
  ep->xfer_buff = pBuf;
 800906a:	f8c4 2208 	str.w	r2, [r4, #520]	; 0x208
  ep->xfer_len = len;
 800906e:	f8c4 3210 	str.w	r3, [r4, #528]	; 0x210
  ep->num = ep_addr & EP_ADDR_MSK;
 8009072:	f884 51fc 	strb.w	r5, [r4, #508]	; 0x1fc
  ep->xfer_count = 0U;
 8009076:	f8c4 6214 	str.w	r6, [r4, #532]	; 0x214
  ep->is_in = 0U;
 800907a:	f884 61fd 	strb.w	r6, [r4, #509]	; 0x1fd
  if (hpcd->Init.dma_enable == 1U)
 800907e:	6903      	ldr	r3, [r0, #16]
 8009080:	6800      	ldr	r0, [r0, #0]
 8009082:	2b01      	cmp	r3, #1
    ep->dma_addr = (uint32_t)pBuf;
 8009084:	bf08      	it	eq
 8009086:	f8c4 220c 	streq.w	r2, [r4, #524]	; 0x20c
 800908a:	b2da      	uxtb	r2, r3
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800908c:	b11d      	cbz	r5, 8009096 <HAL_PCD_EP_Receive+0x46>
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800908e:	f005 fbab 	bl	800e7e8 <USB_EPStartXfer>
}
 8009092:	2000      	movs	r0, #0
 8009094:	bd70      	pop	{r4, r5, r6, pc}
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009096:	f005 fcbb 	bl	800ea10 <USB_EP0StartXfer>
}
 800909a:	2000      	movs	r0, #0
 800909c:	bd70      	pop	{r4, r5, r6, pc}
 800909e:	bf00      	nop

080090a0 <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80090a0:	f001 010f 	and.w	r1, r1, #15
 80090a4:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 80090a8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
}
 80090ac:	f8d1 0214 	ldr.w	r0, [r1, #532]	; 0x214
 80090b0:	4770      	bx	lr
 80090b2:	bf00      	nop

080090b4 <HAL_PCD_EP_Transmit>:
{
 80090b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090b6:	f001 050f 	and.w	r5, r1, #15
  ep->is_in = 1U;
 80090ba:	2601      	movs	r6, #1
  ep->xfer_count = 0U;
 80090bc:	2700      	movs	r7, #0
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80090be:	211c      	movs	r1, #28
  ep->xfer_buff = pBuf;
 80090c0:	ebc5 04c5 	rsb	r4, r5, r5, lsl #3
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80090c4:	fb01 0105 	mla	r1, r1, r5, r0
  ep->xfer_buff = pBuf;
 80090c8:	eb00 0484 	add.w	r4, r0, r4, lsl #2
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80090cc:	313c      	adds	r1, #60	; 0x3c
  ep->xfer_buff = pBuf;
 80090ce:	64a2      	str	r2, [r4, #72]	; 0x48
  ep->xfer_len = len;
 80090d0:	6523      	str	r3, [r4, #80]	; 0x50
  ep->num = ep_addr & EP_ADDR_MSK;
 80090d2:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  ep->xfer_count = 0U;
 80090d6:	6567      	str	r7, [r4, #84]	; 0x54
  ep->is_in = 1U;
 80090d8:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
  if (hpcd->Init.dma_enable == 1U)
 80090dc:	6903      	ldr	r3, [r0, #16]
 80090de:	6800      	ldr	r0, [r0, #0]
 80090e0:	42b3      	cmp	r3, r6
    ep->dma_addr = (uint32_t)pBuf;
 80090e2:	bf08      	it	eq
 80090e4:	64e2      	streq	r2, [r4, #76]	; 0x4c
 80090e6:	b2da      	uxtb	r2, r3
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80090e8:	b11d      	cbz	r5, 80090f2 <HAL_PCD_EP_Transmit+0x3e>
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80090ea:	f005 fb7d 	bl	800e7e8 <USB_EPStartXfer>
}
 80090ee:	2000      	movs	r0, #0
 80090f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80090f2:	f005 fc8d 	bl	800ea10 <USB_EP0StartXfer>
}
 80090f6:	2000      	movs	r0, #0
 80090f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80090fa:	bf00      	nop

080090fc <HAL_PCD_EP_SetStall>:
{
 80090fc:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80090fe:	6843      	ldr	r3, [r0, #4]
 8009100:	f001 050f 	and.w	r5, r1, #15
 8009104:	429d      	cmp	r5, r3
 8009106:	d81f      	bhi.n	8009148 <HAL_PCD_EP_SetStall+0x4c>
  if ((0x80U & ep_addr) == 0x80U)
 8009108:	060b      	lsls	r3, r1, #24
 800910a:	d41f      	bmi.n	800914c <HAL_PCD_EP_SetStall+0x50>
    ep->is_in = 0U;
 800910c:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
    ep = &hpcd->OUT_ep[ep_addr];
 8009110:	241c      	movs	r4, #28
    ep->is_in = 0U;
 8009112:	2200      	movs	r2, #0
    ep = &hpcd->OUT_ep[ep_addr];
 8009114:	fb04 0101 	mla	r1, r4, r1, r0
    ep->is_in = 0U;
 8009118:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    ep = &hpcd->OUT_ep[ep_addr];
 800911c:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
    ep->is_in = 0U;
 8009120:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
  ep->is_stall = 1U;
 8009124:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 8009126:	700d      	strb	r5, [r1, #0]
  ep->is_stall = 1U;
 8009128:	708b      	strb	r3, [r1, #2]
  __HAL_LOCK(hpcd);
 800912a:	f890 23bc 	ldrb.w	r2, [r0, #956]	; 0x3bc
 800912e:	429a      	cmp	r2, r3
 8009130:	d01e      	beq.n	8009170 <HAL_PCD_EP_SetStall+0x74>
 8009132:	4604      	mov	r4, r0
 8009134:	f880 33bc 	strb.w	r3, [r0, #956]	; 0x3bc
  (void)USB_EPSetStall(hpcd->Instance, ep);
 8009138:	6800      	ldr	r0, [r0, #0]
 800913a:	f005 fd19 	bl	800eb70 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800913e:	b1cd      	cbz	r5, 8009174 <HAL_PCD_EP_SetStall+0x78>
  __HAL_UNLOCK(hpcd);
 8009140:	2000      	movs	r0, #0
 8009142:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 8009146:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8009148:	2001      	movs	r0, #1
}
 800914a:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800914c:	211c      	movs	r1, #28
    ep->is_in = 1U;
 800914e:	ebc5 03c5 	rsb	r3, r5, r5, lsl #3
 8009152:	2201      	movs	r2, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009154:	fb01 0105 	mla	r1, r1, r5, r0
    ep->is_in = 1U;
 8009158:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800915c:	313c      	adds	r1, #60	; 0x3c
    ep->is_in = 1U;
 800915e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  ep->is_stall = 1U;
 8009162:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 8009164:	700d      	strb	r5, [r1, #0]
  ep->is_stall = 1U;
 8009166:	708b      	strb	r3, [r1, #2]
  __HAL_LOCK(hpcd);
 8009168:	f890 23bc 	ldrb.w	r2, [r0, #956]	; 0x3bc
 800916c:	429a      	cmp	r2, r3
 800916e:	d1e0      	bne.n	8009132 <HAL_PCD_EP_SetStall+0x36>
 8009170:	2002      	movs	r0, #2
}
 8009172:	bd38      	pop	{r3, r4, r5, pc}
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8009174:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8009178:	7c21      	ldrb	r1, [r4, #16]
 800917a:	6820      	ldr	r0, [r4, #0]
 800917c:	f005 fdca 	bl	800ed14 <USB_EP0_OutStart>
 8009180:	e7de      	b.n	8009140 <HAL_PCD_EP_SetStall+0x44>
 8009182:	bf00      	nop

08009184 <HAL_PCD_EP_ClrStall>:
{
 8009184:	b538      	push	{r3, r4, r5, lr}
 8009186:	f001 020f 	and.w	r2, r1, #15
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800918a:	6843      	ldr	r3, [r0, #4]
 800918c:	429a      	cmp	r2, r3
 800918e:	d821      	bhi.n	80091d4 <HAL_PCD_EP_ClrStall+0x50>
 8009190:	ebc2 03c2 	rsb	r3, r2, r2, lsl #3
  if ((0x80U & ep_addr) == 0x80U)
 8009194:	0609      	lsls	r1, r1, #24
 8009196:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800919a:	d41d      	bmi.n	80091d8 <HAL_PCD_EP_ClrStall+0x54>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800919c:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
    ep->is_in = 0U;
 80091a0:	ebc2 04c2 	rsb	r4, r2, r2, lsl #3
 80091a4:	2500      	movs	r5, #0
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80091a6:	18c1      	adds	r1, r0, r3
    ep->is_in = 0U;
 80091a8:	eb00 0384 	add.w	r3, r0, r4, lsl #2
 80091ac:	f883 51fd 	strb.w	r5, [r3, #509]	; 0x1fd
  ep->is_stall = 0U;
 80091b0:	2500      	movs	r5, #0
  ep->num = ep_addr & EP_ADDR_MSK;
 80091b2:	700a      	strb	r2, [r1, #0]
  ep->is_stall = 0U;
 80091b4:	708d      	strb	r5, [r1, #2]
  __HAL_LOCK(hpcd);
 80091b6:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 80091ba:	2b01      	cmp	r3, #1
 80091bc:	d01c      	beq.n	80091f8 <HAL_PCD_EP_ClrStall+0x74>
 80091be:	4604      	mov	r4, r0
 80091c0:	2301      	movs	r3, #1
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80091c2:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(hpcd);
 80091c4:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80091c8:	f005 fd02 	bl	800ebd0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80091cc:	f884 53bc 	strb.w	r5, [r4, #956]	; 0x3bc
  return HAL_OK;
 80091d0:	4628      	mov	r0, r5
}
 80091d2:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80091d4:	2001      	movs	r0, #1
}
 80091d6:	bd38      	pop	{r3, r4, r5, pc}
    ep->is_in = 1U;
 80091d8:	ebc2 04c2 	rsb	r4, r2, r2, lsl #3
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80091dc:	333c      	adds	r3, #60	; 0x3c
    ep->is_in = 1U;
 80091de:	2501      	movs	r5, #1
 80091e0:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80091e4:	18c1      	adds	r1, r0, r3
    ep->is_in = 1U;
 80091e6:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
  ep->is_stall = 0U;
 80091ea:	2500      	movs	r5, #0
  ep->num = ep_addr & EP_ADDR_MSK;
 80091ec:	700a      	strb	r2, [r1, #0]
  ep->is_stall = 0U;
 80091ee:	708d      	strb	r5, [r1, #2]
  __HAL_LOCK(hpcd);
 80091f0:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 80091f4:	2b01      	cmp	r3, #1
 80091f6:	d1e2      	bne.n	80091be <HAL_PCD_EP_ClrStall+0x3a>
 80091f8:	2002      	movs	r0, #2
}
 80091fa:	bd38      	pop	{r3, r4, r5, pc}

080091fc <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80091fc:	b430      	push	{r4, r5}
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80091fe:	6805      	ldr	r5, [r0, #0]
 8009200:	0412      	lsls	r2, r2, #16
 8009202:	6a6c      	ldr	r4, [r5, #36]	; 0x24

  if (fifo == 0U)
 8009204:	b1c1      	cbz	r1, 8009238 <HAL_PCDEx_SetTxFiFo+0x3c>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8009206:	6aab      	ldr	r3, [r5, #40]	; 0x28
    for (i = 0U; i < (fifo - 1U); i++)
 8009208:	3901      	subs	r1, #1
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800920a:	eb04 4413 	add.w	r4, r4, r3, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 800920e:	d00b      	beq.n	8009228 <HAL_PCDEx_SetTxFiFo+0x2c>
 8009210:	2300      	movs	r3, #0
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8009212:	f103 0040 	add.w	r0, r3, #64	; 0x40
    for (i = 0U; i < (fifo - 1U); i++)
 8009216:	3301      	adds	r3, #1
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8009218:	eb05 0080 	add.w	r0, r5, r0, lsl #2
    for (i = 0U; i < (fifo - 1U); i++)
 800921c:	b2db      	uxtb	r3, r3
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800921e:	6840      	ldr	r0, [r0, #4]
    for (i = 0U; i < (fifo - 1U); i++)
 8009220:	428b      	cmp	r3, r1
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8009222:	eb04 4410 	add.w	r4, r4, r0, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 8009226:	d3f4      	bcc.n	8009212 <HAL_PCDEx_SetTxFiFo+0x16>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8009228:	3140      	adds	r1, #64	; 0x40
 800922a:	4314      	orrs	r4, r2
  }

  return HAL_OK;
}
 800922c:	2000      	movs	r0, #0
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800922e:	eb05 0181 	add.w	r1, r5, r1, lsl #2
 8009232:	604c      	str	r4, [r1, #4]
}
 8009234:	bc30      	pop	{r4, r5}
 8009236:	4770      	bx	lr
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8009238:	4314      	orrs	r4, r2
}
 800923a:	2000      	movs	r0, #0
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800923c:	62ac      	str	r4, [r5, #40]	; 0x28
}
 800923e:	bc30      	pop	{r4, r5}
 8009240:	4770      	bx	lr
 8009242:	bf00      	nop

08009244 <HAL_PCDEx_SetRxFiFo>:
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
  hpcd->Instance->GRXFSIZ = size;
 8009244:	6803      	ldr	r3, [r0, #0]

  return HAL_OK;
}
 8009246:	2000      	movs	r0, #0
  hpcd->Instance->GRXFSIZ = size;
 8009248:	6259      	str	r1, [r3, #36]	; 0x24
}
 800924a:	4770      	bx	lr

0800924c <HAL_PCDEx_ActivateLPM>:
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800924c:	6803      	ldr	r3, [r0, #0]

  hpcd->lpm_active = 1U;
 800924e:	2101      	movs	r1, #1
  hpcd->LPM_State = LPM_L0;
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8009250:	4a08      	ldr	r2, [pc, #32]	; (8009274 <HAL_PCDEx_ActivateLPM+0x28>)
{
 8009252:	b430      	push	{r4, r5}
  hpcd->lpm_active = 1U;
 8009254:	f8c0 13fc 	str.w	r1, [r0, #1020]	; 0x3fc
{
 8009258:	4604      	mov	r4, r0
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800925a:	6999      	ldr	r1, [r3, #24]
  hpcd->LPM_State = LPM_L0;
 800925c:	2500      	movs	r5, #0
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800925e:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
  hpcd->LPM_State = LPM_L0;
 8009262:	f884 53f4 	strb.w	r5, [r4, #1012]	; 0x3f4

  return HAL_OK;
}
 8009266:	4628      	mov	r0, r5
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8009268:	6199      	str	r1, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800926a:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800926c:	430a      	orrs	r2, r1
}
 800926e:	bc30      	pop	{r4, r5}
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8009270:	655a      	str	r2, [r3, #84]	; 0x54
}
 8009272:	4770      	bx	lr
 8009274:	10000003 	.word	0x10000003

08009278 <HAL_PWR_EnableBkUpAccess>:
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009278:	4a02      	ldr	r2, [pc, #8]	; (8009284 <HAL_PWR_EnableBkUpAccess+0xc>)
 800927a:	6813      	ldr	r3, [r2, #0]
 800927c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009280:	6013      	str	r3, [r2, #0]
}
 8009282:	4770      	bx	lr
 8009284:	40007000 	.word	0x40007000

08009288 <HAL_PWREx_EnableOverDrive>:
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
  uint32_t tickstart = 0;

  __HAL_RCC_PWR_CLK_ENABLE();
 8009288:	4a1b      	ldr	r2, [pc, #108]	; (80092f8 <HAL_PWREx_EnableOverDrive+0x70>)
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800928a:	4b1c      	ldr	r3, [pc, #112]	; (80092fc <HAL_PWREx_EnableOverDrive+0x74>)
  __HAL_RCC_PWR_CLK_ENABLE();
 800928c:	6c11      	ldr	r1, [r2, #64]	; 0x40
 800928e:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
{
 8009292:	b530      	push	{r4, r5, lr}
  __HAL_RCC_PWR_CLK_ENABLE();
 8009294:	6411      	str	r1, [r2, #64]	; 0x40
{
 8009296:	b083      	sub	sp, #12
  __HAL_RCC_PWR_CLK_ENABLE();
 8009298:	6c12      	ldr	r2, [r2, #64]	; 0x40

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800929a:	461c      	mov	r4, r3
  __HAL_RCC_PWR_CLK_ENABLE();
 800929c:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 80092a0:	9201      	str	r2, [sp, #4]
 80092a2:	9a01      	ldr	r2, [sp, #4]
  __HAL_PWR_OVERDRIVE_ENABLE();
 80092a4:	681a      	ldr	r2, [r3, #0]
 80092a6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80092aa:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 80092ac:	f7fb fd06 	bl	8004cbc <HAL_GetTick>
 80092b0:	4605      	mov	r5, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80092b2:	e005      	b.n	80092c0 <HAL_PWREx_EnableOverDrive+0x38>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80092b4:	f7fb fd02 	bl	8004cbc <HAL_GetTick>
 80092b8:	1b40      	subs	r0, r0, r5
 80092ba:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80092be:	d817      	bhi.n	80092f0 <HAL_PWREx_EnableOverDrive+0x68>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80092c0:	6863      	ldr	r3, [r4, #4]
 80092c2:	03da      	lsls	r2, r3, #15
 80092c4:	d5f6      	bpl.n	80092b4 <HAL_PWREx_EnableOverDrive+0x2c>
      return HAL_TIMEOUT;
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80092c6:	6823      	ldr	r3, [r4, #0]

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80092c8:	4d0c      	ldr	r5, [pc, #48]	; (80092fc <HAL_PWREx_EnableOverDrive+0x74>)
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80092ca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80092ce:	6023      	str	r3, [r4, #0]
  tickstart = HAL_GetTick();
 80092d0:	f7fb fcf4 	bl	8004cbc <HAL_GetTick>
 80092d4:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80092d6:	e005      	b.n	80092e4 <HAL_PWREx_EnableOverDrive+0x5c>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80092d8:	f7fb fcf0 	bl	8004cbc <HAL_GetTick>
 80092dc:	1b00      	subs	r0, r0, r4
 80092de:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80092e2:	d805      	bhi.n	80092f0 <HAL_PWREx_EnableOverDrive+0x68>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80092e4:	686b      	ldr	r3, [r5, #4]
 80092e6:	039b      	lsls	r3, r3, #14
 80092e8:	d5f6      	bpl.n	80092d8 <HAL_PWREx_EnableOverDrive+0x50>
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 80092ea:	2000      	movs	r0, #0
}
 80092ec:	b003      	add	sp, #12
 80092ee:	bd30      	pop	{r4, r5, pc}
      return HAL_TIMEOUT;
 80092f0:	2003      	movs	r0, #3
}
 80092f2:	b003      	add	sp, #12
 80092f4:	bd30      	pop	{r4, r5, pc}
 80092f6:	bf00      	nop
 80092f8:	40023800 	.word	0x40023800
 80092fc:	40007000 	.word	0x40007000

08009300 <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009300:	2800      	cmp	r0, #0
 8009302:	f000 81f0 	beq.w	80096e6 <HAL_RCC_OscConfig+0x3e6>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8009306:	6803      	ldr	r3, [r0, #0]
 8009308:	2b0f      	cmp	r3, #15
{
 800930a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800930e:	4604      	mov	r4, r0
 8009310:	b082      	sub	sp, #8
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8009312:	f200 80be 	bhi.w	8009492 <HAL_RCC_OscConfig+0x192>

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009316:	07dd      	lsls	r5, r3, #31
 8009318:	d534      	bpl.n	8009384 <HAL_RCC_OscConfig+0x84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 800931a:	6863      	ldr	r3, [r4, #4]
 800931c:	f433 3280 	bics.w	r2, r3, #65536	; 0x10000
 8009320:	d003      	beq.n	800932a <HAL_RCC_OscConfig+0x2a>
 8009322:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009326:	f040 817f 	bne.w	8009628 <HAL_RCC_OscConfig+0x328>
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800932a:	4ab3      	ldr	r2, [pc, #716]	; (80095f8 <HAL_RCC_OscConfig+0x2f8>)
 800932c:	6893      	ldr	r3, [r2, #8]
 800932e:	f003 030c 	and.w	r3, r3, #12
 8009332:	2b04      	cmp	r3, #4
 8009334:	d01d      	beq.n	8009372 <HAL_RCC_OscConfig+0x72>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009336:	6893      	ldr	r3, [r2, #8]
 8009338:	f003 030c 	and.w	r3, r3, #12
 800933c:	2b08      	cmp	r3, #8
 800933e:	d015      	beq.n	800936c <HAL_RCC_OscConfig+0x6c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009340:	6863      	ldr	r3, [r4, #4]
 8009342:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009346:	f000 817f 	beq.w	8009648 <HAL_RCC_OscConfig+0x348>
 800934a:	2b00      	cmp	r3, #0
 800934c:	f000 81ae 	beq.w	80096ac <HAL_RCC_OscConfig+0x3ac>
 8009350:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009354:	4ba8      	ldr	r3, [pc, #672]	; (80095f8 <HAL_RCC_OscConfig+0x2f8>)
 8009356:	681a      	ldr	r2, [r3, #0]
 8009358:	f000 820b 	beq.w	8009772 <HAL_RCC_OscConfig+0x472>
 800935c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8009360:	601a      	str	r2, [r3, #0]
 8009362:	681a      	ldr	r2, [r3, #0]
 8009364:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8009368:	601a      	str	r2, [r3, #0]
 800936a:	e172      	b.n	8009652 <HAL_RCC_OscConfig+0x352>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800936c:	6853      	ldr	r3, [r2, #4]
 800936e:	0258      	lsls	r0, r3, #9
 8009370:	d5e6      	bpl.n	8009340 <HAL_RCC_OscConfig+0x40>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009372:	4ba1      	ldr	r3, [pc, #644]	; (80095f8 <HAL_RCC_OscConfig+0x2f8>)
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	0399      	lsls	r1, r3, #14
 8009378:	d503      	bpl.n	8009382 <HAL_RCC_OscConfig+0x82>
 800937a:	6863      	ldr	r3, [r4, #4]
 800937c:	2b00      	cmp	r3, #0
 800937e:	f000 8126 	beq.w	80095ce <HAL_RCC_OscConfig+0x2ce>
 8009382:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009384:	079f      	lsls	r7, r3, #30
 8009386:	d450      	bmi.n	800942a <HAL_RCC_OscConfig+0x12a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009388:	071a      	lsls	r2, r3, #28
 800938a:	d51a      	bpl.n	80093c2 <HAL_RCC_OscConfig+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 800938c:	6963      	ldr	r3, [r4, #20]
 800938e:	2b01      	cmp	r3, #1
 8009390:	f200 8141 	bhi.w	8009616 <HAL_RCC_OscConfig+0x316>

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8009394:	2b00      	cmp	r3, #0
 8009396:	f000 8124 	beq.w	80095e2 <HAL_RCC_OscConfig+0x2e2>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800939a:	4b97      	ldr	r3, [pc, #604]	; (80095f8 <HAL_RCC_OscConfig+0x2f8>)
 800939c:	6f5a      	ldr	r2, [r3, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800939e:	461d      	mov	r5, r3
      __HAL_RCC_LSI_ENABLE();
 80093a0:	f042 0201 	orr.w	r2, r2, #1
 80093a4:	675a      	str	r2, [r3, #116]	; 0x74
      tickstart = HAL_GetTick();
 80093a6:	f7fb fc89 	bl	8004cbc <HAL_GetTick>
 80093aa:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80093ac:	e005      	b.n	80093ba <HAL_RCC_OscConfig+0xba>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80093ae:	f7fb fc85 	bl	8004cbc <HAL_GetTick>
 80093b2:	1b80      	subs	r0, r0, r6
 80093b4:	2802      	cmp	r0, #2
 80093b6:	f200 816b 	bhi.w	8009690 <HAL_RCC_OscConfig+0x390>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80093ba:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80093bc:	079b      	lsls	r3, r3, #30
 80093be:	d5f6      	bpl.n	80093ae <HAL_RCC_OscConfig+0xae>
 80093c0:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80093c2:	075e      	lsls	r6, r3, #29
 80093c4:	f140 808b 	bpl.w	80094de <HAL_RCC_OscConfig+0x1de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 80093c8:	68a3      	ldr	r3, [r4, #8]
 80093ca:	2b01      	cmp	r3, #1
 80093cc:	d906      	bls.n	80093dc <HAL_RCC_OscConfig+0xdc>
 80093ce:	2b05      	cmp	r3, #5
 80093d0:	d004      	beq.n	80093dc <HAL_RCC_OscConfig+0xdc>
 80093d2:	f44f 7102 	mov.w	r1, #520	; 0x208
 80093d6:	4889      	ldr	r0, [pc, #548]	; (80095fc <HAL_RCC_OscConfig+0x2fc>)
 80093d8:	f7f9 f9ec 	bl	80027b4 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80093dc:	4b86      	ldr	r3, [pc, #536]	; (80095f8 <HAL_RCC_OscConfig+0x2f8>)
 80093de:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80093e0:	00d5      	lsls	r5, r2, #3
 80093e2:	f100 8182 	bmi.w	80096ea <HAL_RCC_OscConfig+0x3ea>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80093e6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
      pwrclkchanged = SET;
 80093e8:	2501      	movs	r5, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80093ea:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80093ee:	641a      	str	r2, [r3, #64]	; 0x40
 80093f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80093f6:	9301      	str	r3, [sp, #4]
 80093f8:	9b01      	ldr	r3, [sp, #4]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80093fa:	4b81      	ldr	r3, [pc, #516]	; (8009600 <HAL_RCC_OscConfig+0x300>)
 80093fc:	681a      	ldr	r2, [r3, #0]
 80093fe:	05d0      	lsls	r0, r2, #23
 8009400:	f140 8135 	bpl.w	800966e <HAL_RCC_OscConfig+0x36e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009404:	68a3      	ldr	r3, [r4, #8]
 8009406:	2b01      	cmp	r3, #1
 8009408:	d04d      	beq.n	80094a6 <HAL_RCC_OscConfig+0x1a6>
 800940a:	2b00      	cmp	r3, #0
 800940c:	f000 816f 	beq.w	80096ee <HAL_RCC_OscConfig+0x3ee>
 8009410:	2b05      	cmp	r3, #5
 8009412:	4b79      	ldr	r3, [pc, #484]	; (80095f8 <HAL_RCC_OscConfig+0x2f8>)
 8009414:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8009416:	f000 81b4 	beq.w	8009782 <HAL_RCC_OscConfig+0x482>
 800941a:	f022 0201 	bic.w	r2, r2, #1
 800941e:	671a      	str	r2, [r3, #112]	; 0x70
 8009420:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8009422:	f022 0204 	bic.w	r2, r2, #4
 8009426:	671a      	str	r2, [r3, #112]	; 0x70
 8009428:	e042      	b.n	80094b0 <HAL_RCC_OscConfig+0x1b0>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 800942a:	68e3      	ldr	r3, [r4, #12]
 800942c:	2b01      	cmp	r3, #1
 800942e:	f200 80d2 	bhi.w	80095d6 <HAL_RCC_OscConfig+0x2d6>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8009432:	6923      	ldr	r3, [r4, #16]
 8009434:	2b1f      	cmp	r3, #31
 8009436:	f200 8150 	bhi.w	80096da <HAL_RCC_OscConfig+0x3da>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800943a:	4b6f      	ldr	r3, [pc, #444]	; (80095f8 <HAL_RCC_OscConfig+0x2f8>)
 800943c:	689a      	ldr	r2, [r3, #8]
 800943e:	f012 0f0c 	tst.w	r2, #12
 8009442:	f000 80bd 	beq.w	80095c0 <HAL_RCC_OscConfig+0x2c0>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009446:	689a      	ldr	r2, [r3, #8]
 8009448:	f002 020c 	and.w	r2, r2, #12
 800944c:	2a08      	cmp	r2, #8
 800944e:	f000 80b3 	beq.w	80095b8 <HAL_RCC_OscConfig+0x2b8>
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8009452:	68e3      	ldr	r3, [r4, #12]
 8009454:	2b00      	cmp	r3, #0
 8009456:	f000 8166 	beq.w	8009726 <HAL_RCC_OscConfig+0x426>
        __HAL_RCC_HSI_ENABLE();
 800945a:	4b67      	ldr	r3, [pc, #412]	; (80095f8 <HAL_RCC_OscConfig+0x2f8>)
 800945c:	681a      	ldr	r2, [r3, #0]
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800945e:	461d      	mov	r5, r3
        __HAL_RCC_HSI_ENABLE();
 8009460:	f042 0201 	orr.w	r2, r2, #1
 8009464:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8009466:	f7fb fc29 	bl	8004cbc <HAL_GetTick>
 800946a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800946c:	e005      	b.n	800947a <HAL_RCC_OscConfig+0x17a>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800946e:	f7fb fc25 	bl	8004cbc <HAL_GetTick>
 8009472:	1b80      	subs	r0, r0, r6
 8009474:	2802      	cmp	r0, #2
 8009476:	f200 810b 	bhi.w	8009690 <HAL_RCC_OscConfig+0x390>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800947a:	682b      	ldr	r3, [r5, #0]
 800947c:	0798      	lsls	r0, r3, #30
 800947e:	d5f6      	bpl.n	800946e <HAL_RCC_OscConfig+0x16e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009480:	682b      	ldr	r3, [r5, #0]
 8009482:	6922      	ldr	r2, [r4, #16]
 8009484:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8009488:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800948c:	602b      	str	r3, [r5, #0]
 800948e:	6823      	ldr	r3, [r4, #0]
 8009490:	e77a      	b.n	8009388 <HAL_RCC_OscConfig+0x88>
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8009492:	f240 1165 	movw	r1, #357	; 0x165
 8009496:	4859      	ldr	r0, [pc, #356]	; (80095fc <HAL_RCC_OscConfig+0x2fc>)
 8009498:	f7f9 f98c 	bl	80027b4 <assert_failed>
 800949c:	6823      	ldr	r3, [r4, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800949e:	07dd      	lsls	r5, r3, #31
 80094a0:	f57f af70 	bpl.w	8009384 <HAL_RCC_OscConfig+0x84>
 80094a4:	e739      	b.n	800931a <HAL_RCC_OscConfig+0x1a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80094a6:	4a54      	ldr	r2, [pc, #336]	; (80095f8 <HAL_RCC_OscConfig+0x2f8>)
 80094a8:	6f13      	ldr	r3, [r2, #112]	; 0x70
 80094aa:	f043 0301 	orr.w	r3, r3, #1
 80094ae:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80094b0:	f7fb fc04 	bl	8004cbc <HAL_GetTick>

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80094b4:	4e50      	ldr	r6, [pc, #320]	; (80095f8 <HAL_RCC_OscConfig+0x2f8>)
      tickstart = HAL_GetTick();
 80094b6:	4680      	mov	r8, r0
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80094b8:	f241 3788 	movw	r7, #5000	; 0x1388
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80094bc:	e006      	b.n	80094cc <HAL_RCC_OscConfig+0x1cc>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80094be:	f7fb fbfd 	bl	8004cbc <HAL_GetTick>
 80094c2:	eba0 0008 	sub.w	r0, r0, r8
 80094c6:	42b8      	cmp	r0, r7
 80094c8:	f200 80e2 	bhi.w	8009690 <HAL_RCC_OscConfig+0x390>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80094cc:	6f33      	ldr	r3, [r6, #112]	; 0x70
 80094ce:	079a      	lsls	r2, r3, #30
 80094d0:	d5f5      	bpl.n	80094be <HAL_RCC_OscConfig+0x1be>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80094d2:	b125      	cbz	r5, 80094de <HAL_RCC_OscConfig+0x1de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80094d4:	4a48      	ldr	r2, [pc, #288]	; (80095f8 <HAL_RCC_OscConfig+0x2f8>)
 80094d6:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80094d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80094dc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 80094de:	69a0      	ldr	r0, [r4, #24]
 80094e0:	2802      	cmp	r0, #2
 80094e2:	f200 80a7 	bhi.w	8009634 <HAL_RCC_OscConfig+0x334>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80094e6:	2800      	cmp	r0, #0
 80094e8:	d062      	beq.n	80095b0 <HAL_RCC_OscConfig+0x2b0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80094ea:	4a43      	ldr	r2, [pc, #268]	; (80095f8 <HAL_RCC_OscConfig+0x2f8>)
 80094ec:	6893      	ldr	r3, [r2, #8]
 80094ee:	f003 030c 	and.w	r3, r3, #12
 80094f2:	2b08      	cmp	r3, #8
 80094f4:	f000 814d 	beq.w	8009792 <HAL_RCC_OscConfig+0x492>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80094f8:	2802      	cmp	r0, #2
 80094fa:	f040 8128 	bne.w	800974e <HAL_RCC_OscConfig+0x44e>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 80094fe:	69e3      	ldr	r3, [r4, #28]
 8009500:	f433 0380 	bics.w	r3, r3, #4194304	; 0x400000
 8009504:	f040 8195 	bne.w	8009832 <HAL_RCC_OscConfig+0x532>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8009508:	6a23      	ldr	r3, [r4, #32]
 800950a:	3b02      	subs	r3, #2
 800950c:	2b3d      	cmp	r3, #61	; 0x3d
 800950e:	f200 818a 	bhi.w	8009826 <HAL_RCC_OscConfig+0x526>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8009512:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009514:	3b32      	subs	r3, #50	; 0x32
 8009516:	f5b3 7fbf 	cmp.w	r3, #382	; 0x17e
 800951a:	f200 8172 	bhi.w	8009802 <HAL_RCC_OscConfig+0x502>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 800951e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8009520:	2a08      	cmp	r2, #8
 8009522:	f240 8167 	bls.w	80097f4 <HAL_RCC_OscConfig+0x4f4>
 8009526:	f44f 7116 	mov.w	r1, #600	; 0x258
 800952a:	4834      	ldr	r0, [pc, #208]	; (80095fc <HAL_RCC_OscConfig+0x2fc>)
 800952c:	f7f9 f942 	bl	80027b4 <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8009530:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8009532:	3b02      	subs	r3, #2
 8009534:	2b0d      	cmp	r3, #13
 8009536:	f200 8170 	bhi.w	800981a <HAL_RCC_OscConfig+0x51a>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 800953a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800953c:	3b02      	subs	r3, #2
 800953e:	2b05      	cmp	r3, #5
 8009540:	f200 8165 	bhi.w	800980e <HAL_RCC_OscConfig+0x50e>
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009544:	4b2c      	ldr	r3, [pc, #176]	; (80095f8 <HAL_RCC_OscConfig+0x2f8>)
 8009546:	681a      	ldr	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009548:	461d      	mov	r5, r3
        __HAL_RCC_PLL_DISABLE();
 800954a:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 800954e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8009550:	f7fb fbb4 	bl	8004cbc <HAL_GetTick>
 8009554:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009556:	e005      	b.n	8009564 <HAL_RCC_OscConfig+0x264>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009558:	f7fb fbb0 	bl	8004cbc <HAL_GetTick>
 800955c:	1b80      	subs	r0, r0, r6
 800955e:	2802      	cmp	r0, #2
 8009560:	f200 8096 	bhi.w	8009690 <HAL_RCC_OscConfig+0x390>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009564:	682b      	ldr	r3, [r5, #0]
 8009566:	0199      	lsls	r1, r3, #6
 8009568:	d4f6      	bmi.n	8009558 <HAL_RCC_OscConfig+0x258>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800956a:	e9d4 3207 	ldrd	r3, r2, [r4, #28]
 800956e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8009570:	4313      	orrs	r3, r2
 8009572:	e9d4 200a 	ldrd	r2, r0, [r4, #40]	; 0x28
 8009576:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 800957a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800957c:	0852      	lsrs	r2, r2, #1

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800957e:	4c1e      	ldr	r4, [pc, #120]	; (80095f8 <HAL_RCC_OscConfig+0x2f8>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009580:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8009584:	3a01      	subs	r2, #1
 8009586:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 800958a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800958e:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8009590:	682b      	ldr	r3, [r5, #0]
 8009592:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009596:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8009598:	f7fb fb90 	bl	8004cbc <HAL_GetTick>
 800959c:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800959e:	e004      	b.n	80095aa <HAL_RCC_OscConfig+0x2aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80095a0:	f7fb fb8c 	bl	8004cbc <HAL_GetTick>
 80095a4:	1b40      	subs	r0, r0, r5
 80095a6:	2802      	cmp	r0, #2
 80095a8:	d872      	bhi.n	8009690 <HAL_RCC_OscConfig+0x390>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80095aa:	6823      	ldr	r3, [r4, #0]
 80095ac:	019a      	lsls	r2, r3, #6
 80095ae:	d5f7      	bpl.n	80095a0 <HAL_RCC_OscConfig+0x2a0>
      {
        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 80095b0:	2000      	movs	r0, #0
}
 80095b2:	b002      	add	sp, #8
 80095b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80095b8:	685b      	ldr	r3, [r3, #4]
 80095ba:	025e      	lsls	r6, r3, #9
 80095bc:	f53f af49 	bmi.w	8009452 <HAL_RCC_OscConfig+0x152>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80095c0:	4b0d      	ldr	r3, [pc, #52]	; (80095f8 <HAL_RCC_OscConfig+0x2f8>)
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	079d      	lsls	r5, r3, #30
 80095c6:	d567      	bpl.n	8009698 <HAL_RCC_OscConfig+0x398>
 80095c8:	68e3      	ldr	r3, [r4, #12]
 80095ca:	2b01      	cmp	r3, #1
 80095cc:	d064      	beq.n	8009698 <HAL_RCC_OscConfig+0x398>
        return HAL_ERROR;
 80095ce:	2001      	movs	r0, #1
}
 80095d0:	b002      	add	sp, #8
 80095d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 80095d6:	f240 119d 	movw	r1, #413	; 0x19d
 80095da:	4808      	ldr	r0, [pc, #32]	; (80095fc <HAL_RCC_OscConfig+0x2fc>)
 80095dc:	f7f9 f8ea 	bl	80027b4 <assert_failed>
 80095e0:	e727      	b.n	8009432 <HAL_RCC_OscConfig+0x132>
      __HAL_RCC_LSI_DISABLE();
 80095e2:	4b05      	ldr	r3, [pc, #20]	; (80095f8 <HAL_RCC_OscConfig+0x2f8>)
 80095e4:	6f5a      	ldr	r2, [r3, #116]	; 0x74
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80095e6:	461d      	mov	r5, r3
      __HAL_RCC_LSI_DISABLE();
 80095e8:	f022 0201 	bic.w	r2, r2, #1
 80095ec:	675a      	str	r2, [r3, #116]	; 0x74
      tickstart = HAL_GetTick();
 80095ee:	f7fb fb65 	bl	8004cbc <HAL_GetTick>
 80095f2:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80095f4:	e00b      	b.n	800960e <HAL_RCC_OscConfig+0x30e>
 80095f6:	bf00      	nop
 80095f8:	40023800 	.word	0x40023800
 80095fc:	08024af4 	.word	0x08024af4
 8009600:	40007000 	.word	0x40007000
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009604:	f7fb fb5a 	bl	8004cbc <HAL_GetTick>
 8009608:	1b80      	subs	r0, r0, r6
 800960a:	2802      	cmp	r0, #2
 800960c:	d840      	bhi.n	8009690 <HAL_RCC_OscConfig+0x390>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800960e:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8009610:	079f      	lsls	r7, r3, #30
 8009612:	d4f7      	bmi.n	8009604 <HAL_RCC_OscConfig+0x304>
 8009614:	e6d4      	b.n	80093c0 <HAL_RCC_OscConfig+0xc0>
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8009616:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800961a:	4889      	ldr	r0, [pc, #548]	; (8009840 <HAL_RCC_OscConfig+0x540>)
 800961c:	f7f9 f8ca 	bl	80027b4 <assert_failed>
 8009620:	6963      	ldr	r3, [r4, #20]
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8009622:	2b00      	cmp	r3, #0
 8009624:	d0dd      	beq.n	80095e2 <HAL_RCC_OscConfig+0x2e2>
 8009626:	e6b8      	b.n	800939a <HAL_RCC_OscConfig+0x9a>
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8009628:	f240 116b 	movw	r1, #363	; 0x16b
 800962c:	4884      	ldr	r0, [pc, #528]	; (8009840 <HAL_RCC_OscConfig+0x540>)
 800962e:	f7f9 f8c1 	bl	80027b4 <assert_failed>
 8009632:	e67a      	b.n	800932a <HAL_RCC_OscConfig+0x2a>
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8009634:	4882      	ldr	r0, [pc, #520]	; (8009840 <HAL_RCC_OscConfig+0x540>)
 8009636:	f44f 7113 	mov.w	r1, #588	; 0x24c
 800963a:	f7f9 f8bb 	bl	80027b4 <assert_failed>
 800963e:	69a0      	ldr	r0, [r4, #24]
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009640:	2800      	cmp	r0, #0
 8009642:	f47f af52 	bne.w	80094ea <HAL_RCC_OscConfig+0x1ea>
 8009646:	e7b3      	b.n	80095b0 <HAL_RCC_OscConfig+0x2b0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009648:	4a7e      	ldr	r2, [pc, #504]	; (8009844 <HAL_RCC_OscConfig+0x544>)
 800964a:	6813      	ldr	r3, [r2, #0]
 800964c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009650:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8009652:	f7fb fb33 	bl	8004cbc <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009656:	4d7b      	ldr	r5, [pc, #492]	; (8009844 <HAL_RCC_OscConfig+0x544>)
        tickstart = HAL_GetTick();
 8009658:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800965a:	e004      	b.n	8009666 <HAL_RCC_OscConfig+0x366>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800965c:	f7fb fb2e 	bl	8004cbc <HAL_GetTick>
 8009660:	1b80      	subs	r0, r0, r6
 8009662:	2864      	cmp	r0, #100	; 0x64
 8009664:	d814      	bhi.n	8009690 <HAL_RCC_OscConfig+0x390>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009666:	682b      	ldr	r3, [r5, #0]
 8009668:	039a      	lsls	r2, r3, #14
 800966a:	d5f7      	bpl.n	800965c <HAL_RCC_OscConfig+0x35c>
 800966c:	e689      	b.n	8009382 <HAL_RCC_OscConfig+0x82>
      PWR->CR1 |= PWR_CR1_DBP;
 800966e:	681a      	ldr	r2, [r3, #0]
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009670:	461e      	mov	r6, r3
      PWR->CR1 |= PWR_CR1_DBP;
 8009672:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009676:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8009678:	f7fb fb20 	bl	8004cbc <HAL_GetTick>
 800967c:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800967e:	6833      	ldr	r3, [r6, #0]
 8009680:	05d9      	lsls	r1, r3, #23
 8009682:	f53f aebf 	bmi.w	8009404 <HAL_RCC_OscConfig+0x104>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009686:	f7fb fb19 	bl	8004cbc <HAL_GetTick>
 800968a:	1bc0      	subs	r0, r0, r7
 800968c:	2864      	cmp	r0, #100	; 0x64
 800968e:	d9f6      	bls.n	800967e <HAL_RCC_OscConfig+0x37e>
            return HAL_TIMEOUT;
 8009690:	2003      	movs	r0, #3
}
 8009692:	b002      	add	sp, #8
 8009694:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009698:	4a6a      	ldr	r2, [pc, #424]	; (8009844 <HAL_RCC_OscConfig+0x544>)
 800969a:	6921      	ldr	r1, [r4, #16]
 800969c:	6813      	ldr	r3, [r2, #0]
 800969e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80096a2:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80096a6:	6013      	str	r3, [r2, #0]
 80096a8:	6823      	ldr	r3, [r4, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80096aa:	e66d      	b.n	8009388 <HAL_RCC_OscConfig+0x88>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80096ac:	4b65      	ldr	r3, [pc, #404]	; (8009844 <HAL_RCC_OscConfig+0x544>)
 80096ae:	681a      	ldr	r2, [r3, #0]
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80096b0:	461d      	mov	r5, r3
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80096b2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80096b6:	601a      	str	r2, [r3, #0]
 80096b8:	681a      	ldr	r2, [r3, #0]
 80096ba:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80096be:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80096c0:	f7fb fafc 	bl	8004cbc <HAL_GetTick>
 80096c4:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80096c6:	e004      	b.n	80096d2 <HAL_RCC_OscConfig+0x3d2>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80096c8:	f7fb faf8 	bl	8004cbc <HAL_GetTick>
 80096cc:	1b80      	subs	r0, r0, r6
 80096ce:	2864      	cmp	r0, #100	; 0x64
 80096d0:	d8de      	bhi.n	8009690 <HAL_RCC_OscConfig+0x390>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80096d2:	682b      	ldr	r3, [r5, #0]
 80096d4:	039b      	lsls	r3, r3, #14
 80096d6:	d4f7      	bmi.n	80096c8 <HAL_RCC_OscConfig+0x3c8>
 80096d8:	e653      	b.n	8009382 <HAL_RCC_OscConfig+0x82>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 80096da:	f44f 71cf 	mov.w	r1, #414	; 0x19e
 80096de:	4858      	ldr	r0, [pc, #352]	; (8009840 <HAL_RCC_OscConfig+0x540>)
 80096e0:	f7f9 f868 	bl	80027b4 <assert_failed>
 80096e4:	e6a9      	b.n	800943a <HAL_RCC_OscConfig+0x13a>
    return HAL_ERROR;
 80096e6:	2001      	movs	r0, #1
}
 80096e8:	4770      	bx	lr
  FlagStatus pwrclkchanged = RESET;
 80096ea:	2500      	movs	r5, #0
 80096ec:	e685      	b.n	80093fa <HAL_RCC_OscConfig+0xfa>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80096ee:	4b55      	ldr	r3, [pc, #340]	; (8009844 <HAL_RCC_OscConfig+0x544>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80096f0:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80096f4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80096f6:	461e      	mov	r6, r3
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80096f8:	f022 0201 	bic.w	r2, r2, #1
 80096fc:	671a      	str	r2, [r3, #112]	; 0x70
 80096fe:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8009700:	f022 0204 	bic.w	r2, r2, #4
 8009704:	671a      	str	r2, [r3, #112]	; 0x70
      tickstart = HAL_GetTick();
 8009706:	f7fb fad9 	bl	8004cbc <HAL_GetTick>
 800970a:	4607      	mov	r7, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800970c:	e004      	b.n	8009718 <HAL_RCC_OscConfig+0x418>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800970e:	f7fb fad5 	bl	8004cbc <HAL_GetTick>
 8009712:	1bc0      	subs	r0, r0, r7
 8009714:	4540      	cmp	r0, r8
 8009716:	d8bb      	bhi.n	8009690 <HAL_RCC_OscConfig+0x390>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009718:	6f33      	ldr	r3, [r6, #112]	; 0x70
 800971a:	079b      	lsls	r3, r3, #30
 800971c:	d4f7      	bmi.n	800970e <HAL_RCC_OscConfig+0x40e>
    if (pwrclkchanged == SET)
 800971e:	2d00      	cmp	r5, #0
 8009720:	f43f aedd 	beq.w	80094de <HAL_RCC_OscConfig+0x1de>
 8009724:	e6d6      	b.n	80094d4 <HAL_RCC_OscConfig+0x1d4>
        __HAL_RCC_HSI_DISABLE();
 8009726:	4b47      	ldr	r3, [pc, #284]	; (8009844 <HAL_RCC_OscConfig+0x544>)
 8009728:	681a      	ldr	r2, [r3, #0]
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800972a:	461d      	mov	r5, r3
        __HAL_RCC_HSI_DISABLE();
 800972c:	f022 0201 	bic.w	r2, r2, #1
 8009730:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8009732:	f7fb fac3 	bl	8004cbc <HAL_GetTick>
 8009736:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009738:	e004      	b.n	8009744 <HAL_RCC_OscConfig+0x444>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800973a:	f7fb fabf 	bl	8004cbc <HAL_GetTick>
 800973e:	1b80      	subs	r0, r0, r6
 8009740:	2802      	cmp	r0, #2
 8009742:	d8a5      	bhi.n	8009690 <HAL_RCC_OscConfig+0x390>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009744:	682b      	ldr	r3, [r5, #0]
 8009746:	0799      	lsls	r1, r3, #30
 8009748:	d4f7      	bmi.n	800973a <HAL_RCC_OscConfig+0x43a>
 800974a:	6823      	ldr	r3, [r4, #0]
 800974c:	e61c      	b.n	8009388 <HAL_RCC_OscConfig+0x88>
        __HAL_RCC_PLL_DISABLE();
 800974e:	6813      	ldr	r3, [r2, #0]
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009750:	4614      	mov	r4, r2
        __HAL_RCC_PLL_DISABLE();
 8009752:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009756:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8009758:	f7fb fab0 	bl	8004cbc <HAL_GetTick>
 800975c:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800975e:	e004      	b.n	800976a <HAL_RCC_OscConfig+0x46a>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009760:	f7fb faac 	bl	8004cbc <HAL_GetTick>
 8009764:	1b40      	subs	r0, r0, r5
 8009766:	2802      	cmp	r0, #2
 8009768:	d892      	bhi.n	8009690 <HAL_RCC_OscConfig+0x390>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800976a:	6823      	ldr	r3, [r4, #0]
 800976c:	019b      	lsls	r3, r3, #6
 800976e:	d4f7      	bmi.n	8009760 <HAL_RCC_OscConfig+0x460>
 8009770:	e71e      	b.n	80095b0 <HAL_RCC_OscConfig+0x2b0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009772:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8009776:	601a      	str	r2, [r3, #0]
 8009778:	681a      	ldr	r2, [r3, #0]
 800977a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800977e:	601a      	str	r2, [r3, #0]
 8009780:	e767      	b.n	8009652 <HAL_RCC_OscConfig+0x352>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009782:	f042 0204 	orr.w	r2, r2, #4
 8009786:	671a      	str	r2, [r3, #112]	; 0x70
 8009788:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800978a:	f042 0201 	orr.w	r2, r2, #1
 800978e:	671a      	str	r2, [r3, #112]	; 0x70
 8009790:	e68e      	b.n	80094b0 <HAL_RCC_OscConfig+0x1b0>
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009792:	2801      	cmp	r0, #1
      pll_config = RCC->PLLCFGR;
 8009794:	6852      	ldr	r2, [r2, #4]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009796:	f43f af1b 	beq.w	80095d0 <HAL_RCC_OscConfig+0x2d0>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800979a:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800979e:	69e1      	ldr	r1, [r4, #28]
 80097a0:	428b      	cmp	r3, r1
 80097a2:	f47f af14 	bne.w	80095ce <HAL_RCC_OscConfig+0x2ce>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80097a6:	f002 033f 	and.w	r3, r2, #63	; 0x3f
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80097aa:	6a21      	ldr	r1, [r4, #32]
 80097ac:	428b      	cmp	r3, r1
 80097ae:	f47f af0e 	bne.w	80095ce <HAL_RCC_OscConfig+0x2ce>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80097b2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80097b6:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80097b8:	4013      	ands	r3, r2
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80097ba:	ebb3 1f81 	cmp.w	r3, r1, lsl #6
 80097be:	f47f af06 	bne.w	80095ce <HAL_RCC_OscConfig+0x2ce>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80097c2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80097c4:	f402 3140 	and.w	r1, r2, #196608	; 0x30000
 80097c8:	085b      	lsrs	r3, r3, #1
 80097ca:	3b01      	subs	r3, #1
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80097cc:	ebb1 4f03 	cmp.w	r1, r3, lsl #16
 80097d0:	f47f aefd 	bne.w	80095ce <HAL_RCC_OscConfig+0x2ce>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80097d4:	f002 6370 	and.w	r3, r2, #251658240	; 0xf000000
 80097d8:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80097da:	ebb3 6f01 	cmp.w	r3, r1, lsl #24
 80097de:	f47f aef6 	bne.w	80095ce <HAL_RCC_OscConfig+0x2ce>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80097e2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80097e4:	f002 42e0 	and.w	r2, r2, #1879048192	; 0x70000000
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80097e8:	ebb2 7f03 	cmp.w	r2, r3, lsl #28
    return HAL_ERROR;
 80097ec:	bf14      	ite	ne
 80097ee:	2001      	movne	r0, #1
 80097f0:	2000      	moveq	r0, #0
 80097f2:	e6ed      	b.n	80095d0 <HAL_RCC_OscConfig+0x2d0>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 80097f4:	f44f 73aa 	mov.w	r3, #340	; 0x154
 80097f8:	40d3      	lsrs	r3, r2
 80097fa:	07d8      	lsls	r0, r3, #31
 80097fc:	f53f ae98 	bmi.w	8009530 <HAL_RCC_OscConfig+0x230>
 8009800:	e691      	b.n	8009526 <HAL_RCC_OscConfig+0x226>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8009802:	f240 2157 	movw	r1, #599	; 0x257
 8009806:	480e      	ldr	r0, [pc, #56]	; (8009840 <HAL_RCC_OscConfig+0x540>)
 8009808:	f7f8 ffd4 	bl	80027b4 <assert_failed>
 800980c:	e687      	b.n	800951e <HAL_RCC_OscConfig+0x21e>
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 800980e:	f240 215b 	movw	r1, #603	; 0x25b
 8009812:	480b      	ldr	r0, [pc, #44]	; (8009840 <HAL_RCC_OscConfig+0x540>)
 8009814:	f7f8 ffce 	bl	80027b4 <assert_failed>
 8009818:	e694      	b.n	8009544 <HAL_RCC_OscConfig+0x244>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 800981a:	f240 2159 	movw	r1, #601	; 0x259
 800981e:	4808      	ldr	r0, [pc, #32]	; (8009840 <HAL_RCC_OscConfig+0x540>)
 8009820:	f7f8 ffc8 	bl	80027b4 <assert_failed>
 8009824:	e689      	b.n	800953a <HAL_RCC_OscConfig+0x23a>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8009826:	f240 2156 	movw	r1, #598	; 0x256
 800982a:	4805      	ldr	r0, [pc, #20]	; (8009840 <HAL_RCC_OscConfig+0x540>)
 800982c:	f7f8 ffc2 	bl	80027b4 <assert_failed>
 8009830:	e66f      	b.n	8009512 <HAL_RCC_OscConfig+0x212>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8009832:	f240 2155 	movw	r1, #597	; 0x255
 8009836:	4802      	ldr	r0, [pc, #8]	; (8009840 <HAL_RCC_OscConfig+0x540>)
 8009838:	f7f8 ffbc 	bl	80027b4 <assert_failed>
 800983c:	e664      	b.n	8009508 <HAL_RCC_OscConfig+0x208>
 800983e:	bf00      	nop
 8009840:	08024af4 	.word	0x08024af4
 8009844:	40023800 	.word	0x40023800

08009848 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009848:	4916      	ldr	r1, [pc, #88]	; (80098a4 <HAL_RCC_GetSysClockFreq+0x5c>)
{
 800984a:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800984c:	688b      	ldr	r3, [r1, #8]
 800984e:	f003 030c 	and.w	r3, r3, #12
 8009852:	2b04      	cmp	r3, #4
 8009854:	d01b      	beq.n	800988e <HAL_RCC_GetSysClockFreq+0x46>
 8009856:	2b08      	cmp	r3, #8
 8009858:	d117      	bne.n	800988a <HAL_RCC_GetSysClockFreq+0x42>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800985a:	684a      	ldr	r2, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800985c:	684b      	ldr	r3, [r1, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800985e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009862:	6849      	ldr	r1, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8009864:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
 8009868:	d113      	bne.n	8009892 <HAL_RCC_GetSysClockFreq+0x4a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800986a:	480f      	ldr	r0, [pc, #60]	; (80098a8 <HAL_RCC_GetSysClockFreq+0x60>)
 800986c:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8009870:	fba1 0100 	umull	r0, r1, r1, r0
 8009874:	f7f6 fd9c 	bl	80003b0 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8009878:	4b0a      	ldr	r3, [pc, #40]	; (80098a4 <HAL_RCC_GetSysClockFreq+0x5c>)
 800987a:	685b      	ldr	r3, [r3, #4]
 800987c:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8009880:	3301      	adds	r3, #1
 8009882:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco / pllp;
 8009884:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8009888:	bd08      	pop	{r3, pc}
      sysclockfreq = HSI_VALUE;
 800988a:	4807      	ldr	r0, [pc, #28]	; (80098a8 <HAL_RCC_GetSysClockFreq+0x60>)
}
 800988c:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 800988e:	4807      	ldr	r0, [pc, #28]	; (80098ac <HAL_RCC_GetSysClockFreq+0x64>)
}
 8009890:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009892:	4806      	ldr	r0, [pc, #24]	; (80098ac <HAL_RCC_GetSysClockFreq+0x64>)
 8009894:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8009898:	2300      	movs	r3, #0
 800989a:	fba1 0100 	umull	r0, r1, r1, r0
 800989e:	f7f6 fd87 	bl	80003b0 <__aeabi_uldivmod>
 80098a2:	e7e9      	b.n	8009878 <HAL_RCC_GetSysClockFreq+0x30>
 80098a4:	40023800 	.word	0x40023800
 80098a8:	00f42400 	.word	0x00f42400
 80098ac:	007a1200 	.word	0x007a1200

080098b0 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 80098b0:	2800      	cmp	r0, #0
 80098b2:	f000 80e6 	beq.w	8009a82 <HAL_RCC_ClockConfig+0x1d2>
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 80098b6:	6803      	ldr	r3, [r0, #0]
 80098b8:	3b01      	subs	r3, #1
 80098ba:	2b0e      	cmp	r3, #14
{
 80098bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80098c0:	4604      	mov	r4, r0
 80098c2:	460d      	mov	r5, r1
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 80098c4:	f200 80c9 	bhi.w	8009a5a <HAL_RCC_ClockConfig+0x1aa>
  assert_param(IS_FLASH_LATENCY(FLatency));
 80098c8:	2d0f      	cmp	r5, #15
 80098ca:	f200 80b6 	bhi.w	8009a3a <HAL_RCC_ClockConfig+0x18a>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80098ce:	4a82      	ldr	r2, [pc, #520]	; (8009ad8 <HAL_RCC_ClockConfig+0x228>)
 80098d0:	6813      	ldr	r3, [r2, #0]
 80098d2:	f003 030f 	and.w	r3, r3, #15
 80098d6:	42ab      	cmp	r3, r5
 80098d8:	f0c0 80d5 	bcc.w	8009a86 <HAL_RCC_ClockConfig+0x1d6>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80098dc:	6823      	ldr	r3, [r4, #0]
 80098de:	0798      	lsls	r0, r3, #30
 80098e0:	d532      	bpl.n	8009948 <HAL_RCC_ClockConfig+0x98>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80098e2:	0759      	lsls	r1, r3, #29
 80098e4:	d504      	bpl.n	80098f0 <HAL_RCC_ClockConfig+0x40>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80098e6:	497d      	ldr	r1, [pc, #500]	; (8009adc <HAL_RCC_ClockConfig+0x22c>)
 80098e8:	688a      	ldr	r2, [r1, #8]
 80098ea:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 80098ee:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80098f0:	071a      	lsls	r2, r3, #28
 80098f2:	d504      	bpl.n	80098fe <HAL_RCC_ClockConfig+0x4e>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80098f4:	4979      	ldr	r1, [pc, #484]	; (8009adc <HAL_RCC_ClockConfig+0x22c>)
 80098f6:	688a      	ldr	r2, [r1, #8]
 80098f8:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 80098fc:	608a      	str	r2, [r1, #8]
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 80098fe:	68a1      	ldr	r1, [r4, #8]
 8009900:	f031 0280 	bics.w	r2, r1, #128	; 0x80
 8009904:	f021 0620 	bic.w	r6, r1, #32
 8009908:	f021 0040 	bic.w	r0, r1, #64	; 0x40
 800990c:	bf14      	ite	ne
 800990e:	2201      	movne	r2, #1
 8009910:	2200      	moveq	r2, #0
 8009912:	2e90      	cmp	r6, #144	; 0x90
 8009914:	bf0c      	ite	eq
 8009916:	2200      	moveq	r2, #0
 8009918:	f002 0201 	andne.w	r2, r2, #1
 800991c:	29f0      	cmp	r1, #240	; 0xf0
 800991e:	bf0c      	ite	eq
 8009920:	2200      	moveq	r2, #0
 8009922:	f002 0201 	andne.w	r2, r2, #1
 8009926:	28a0      	cmp	r0, #160	; 0xa0
 8009928:	bf0c      	ite	eq
 800992a:	2200      	moveq	r2, #0
 800992c:	f002 0201 	andne.w	r2, r2, #1
 8009930:	b122      	cbz	r2, 800993c <HAL_RCC_ClockConfig+0x8c>
 8009932:	f021 0210 	bic.w	r2, r1, #16
 8009936:	2ac0      	cmp	r2, #192	; 0xc0
 8009938:	f040 80c6 	bne.w	8009ac8 <HAL_RCC_ClockConfig+0x218>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800993c:	4867      	ldr	r0, [pc, #412]	; (8009adc <HAL_RCC_ClockConfig+0x22c>)
 800993e:	6882      	ldr	r2, [r0, #8]
 8009940:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8009944:	4311      	orrs	r1, r2
 8009946:	6081      	str	r1, [r0, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009948:	07df      	lsls	r7, r3, #31
 800994a:	d527      	bpl.n	800999c <HAL_RCC_ClockConfig+0xec>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 800994c:	6863      	ldr	r3, [r4, #4]
 800994e:	2b02      	cmp	r3, #2
 8009950:	f200 8090 	bhi.w	8009a74 <HAL_RCC_ClockConfig+0x1c4>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009954:	4a61      	ldr	r2, [pc, #388]	; (8009adc <HAL_RCC_ClockConfig+0x22c>)
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009956:	2b01      	cmp	r3, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009958:	6812      	ldr	r2, [r2, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800995a:	f000 8087 	beq.w	8009a6c <HAL_RCC_ClockConfig+0x1bc>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800995e:	2b02      	cmp	r3, #2
 8009960:	f000 809f 	beq.w	8009aa2 <HAL_RCC_ClockConfig+0x1f2>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009964:	0791      	lsls	r1, r2, #30
 8009966:	d575      	bpl.n	8009a54 <HAL_RCC_ClockConfig+0x1a4>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009968:	495c      	ldr	r1, [pc, #368]	; (8009adc <HAL_RCC_ClockConfig+0x22c>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800996a:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800996e:	688a      	ldr	r2, [r1, #8]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009970:	460e      	mov	r6, r1
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009972:	f022 0203 	bic.w	r2, r2, #3
 8009976:	4313      	orrs	r3, r2
 8009978:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 800997a:	f7fb f99f 	bl	8004cbc <HAL_GetTick>
 800997e:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009980:	e005      	b.n	800998e <HAL_RCC_ClockConfig+0xde>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009982:	f7fb f99b 	bl	8004cbc <HAL_GetTick>
 8009986:	1bc0      	subs	r0, r0, r7
 8009988:	4540      	cmp	r0, r8
 800998a:	f200 8088 	bhi.w	8009a9e <HAL_RCC_ClockConfig+0x1ee>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800998e:	68b3      	ldr	r3, [r6, #8]
 8009990:	6862      	ldr	r2, [r4, #4]
 8009992:	f003 030c 	and.w	r3, r3, #12
 8009996:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800999a:	d1f2      	bne.n	8009982 <HAL_RCC_ClockConfig+0xd2>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800999c:	4a4e      	ldr	r2, [pc, #312]	; (8009ad8 <HAL_RCC_ClockConfig+0x228>)
 800999e:	6813      	ldr	r3, [r2, #0]
 80099a0:	f003 030f 	and.w	r3, r3, #15
 80099a4:	42ab      	cmp	r3, r5
 80099a6:	d909      	bls.n	80099bc <HAL_RCC_ClockConfig+0x10c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80099a8:	6813      	ldr	r3, [r2, #0]
 80099aa:	f023 030f 	bic.w	r3, r3, #15
 80099ae:	432b      	orrs	r3, r5
 80099b0:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80099b2:	6813      	ldr	r3, [r2, #0]
 80099b4:	f003 030f 	and.w	r3, r3, #15
 80099b8:	42ab      	cmp	r3, r5
 80099ba:	d14b      	bne.n	8009a54 <HAL_RCC_ClockConfig+0x1a4>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80099bc:	6823      	ldr	r3, [r4, #0]
 80099be:	075a      	lsls	r2, r3, #29
 80099c0:	d512      	bpl.n	80099e8 <HAL_RCC_ClockConfig+0x138>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 80099c2:	68e1      	ldr	r1, [r4, #12]
 80099c4:	f421 6000 	bic.w	r0, r1, #2048	; 0x800
 80099c8:	f421 5280 	bic.w	r2, r1, #4096	; 0x1000
 80099cc:	f5b0 5fa0 	cmp.w	r0, #5120	; 0x1400
 80099d0:	bf18      	it	ne
 80099d2:	2a00      	cmpne	r2, #0
 80099d4:	d002      	beq.n	80099dc <HAL_RCC_ClockConfig+0x12c>
 80099d6:	f5b1 5fc0 	cmp.w	r1, #6144	; 0x1800
 80099da:	d16d      	bne.n	8009ab8 <HAL_RCC_ClockConfig+0x208>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80099dc:	483f      	ldr	r0, [pc, #252]	; (8009adc <HAL_RCC_ClockConfig+0x22c>)
 80099de:	6882      	ldr	r2, [r0, #8]
 80099e0:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 80099e4:	430a      	orrs	r2, r1
 80099e6:	6082      	str	r2, [r0, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80099e8:	071b      	lsls	r3, r3, #28
 80099ea:	d513      	bpl.n	8009a14 <HAL_RCC_ClockConfig+0x164>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 80099ec:	6922      	ldr	r2, [r4, #16]
 80099ee:	f422 6100 	bic.w	r1, r2, #2048	; 0x800
 80099f2:	f422 5380 	bic.w	r3, r2, #4096	; 0x1000
 80099f6:	f5b1 5fa0 	cmp.w	r1, #5120	; 0x1400
 80099fa:	bf18      	it	ne
 80099fc:	2b00      	cmpne	r3, #0
 80099fe:	d002      	beq.n	8009a06 <HAL_RCC_ClockConfig+0x156>
 8009a00:	f5b2 5fc0 	cmp.w	r2, #6144	; 0x1800
 8009a04:	d151      	bne.n	8009aaa <HAL_RCC_ClockConfig+0x1fa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8009a06:	4935      	ldr	r1, [pc, #212]	; (8009adc <HAL_RCC_ClockConfig+0x22c>)
 8009a08:	688b      	ldr	r3, [r1, #8]
 8009a0a:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8009a0e:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8009a12:	608b      	str	r3, [r1, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8009a14:	f7ff ff18 	bl	8009848 <HAL_RCC_GetSysClockFreq>
 8009a18:	4b30      	ldr	r3, [pc, #192]	; (8009adc <HAL_RCC_ClockConfig+0x22c>)
 8009a1a:	4c31      	ldr	r4, [pc, #196]	; (8009ae0 <HAL_RCC_ClockConfig+0x230>)
 8009a1c:	689b      	ldr	r3, [r3, #8]
  HAL_InitTick(uwTickPrio);
 8009a1e:	4931      	ldr	r1, [pc, #196]	; (8009ae4 <HAL_RCC_ClockConfig+0x234>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8009a20:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8009a24:	4a30      	ldr	r2, [pc, #192]	; (8009ae8 <HAL_RCC_ClockConfig+0x238>)
 8009a26:	5ce3      	ldrb	r3, [r4, r3]
 8009a28:	fa20 f303 	lsr.w	r3, r0, r3
  HAL_InitTick(uwTickPrio);
 8009a2c:	6808      	ldr	r0, [r1, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8009a2e:	6013      	str	r3, [r2, #0]
  HAL_InitTick(uwTickPrio);
 8009a30:	f7fa fa5c 	bl	8003eec <HAL_InitTick>
  return HAL_OK;
 8009a34:	2000      	movs	r0, #0
}
 8009a36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_FLASH_LATENCY(FLatency));
 8009a3a:	f44f 7138 	mov.w	r1, #736	; 0x2e0
 8009a3e:	482b      	ldr	r0, [pc, #172]	; (8009aec <HAL_RCC_ClockConfig+0x23c>)
 8009a40:	f7f8 feb8 	bl	80027b4 <assert_failed>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009a44:	4b24      	ldr	r3, [pc, #144]	; (8009ad8 <HAL_RCC_ClockConfig+0x228>)
 8009a46:	681a      	ldr	r2, [r3, #0]
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009a48:	6819      	ldr	r1, [r3, #0]
 8009a4a:	f021 010f 	bic.w	r1, r1, #15
 8009a4e:	430d      	orrs	r5, r1
 8009a50:	601d      	str	r5, [r3, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009a52:	681b      	ldr	r3, [r3, #0]
    return HAL_ERROR;
 8009a54:	2001      	movs	r0, #1
}
 8009a56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8009a5a:	f240 21df 	movw	r1, #735	; 0x2df
 8009a5e:	4823      	ldr	r0, [pc, #140]	; (8009aec <HAL_RCC_ClockConfig+0x23c>)
 8009a60:	f7f8 fea8 	bl	80027b4 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8009a64:	2d0f      	cmp	r5, #15
 8009a66:	f67f af32 	bls.w	80098ce <HAL_RCC_ClockConfig+0x1e>
 8009a6a:	e7e6      	b.n	8009a3a <HAL_RCC_ClockConfig+0x18a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009a6c:	0396      	lsls	r6, r2, #14
 8009a6e:	f53f af7b 	bmi.w	8009968 <HAL_RCC_ClockConfig+0xb8>
 8009a72:	e7ef      	b.n	8009a54 <HAL_RCC_ClockConfig+0x1a4>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8009a74:	f240 310b 	movw	r1, #779	; 0x30b
 8009a78:	481c      	ldr	r0, [pc, #112]	; (8009aec <HAL_RCC_ClockConfig+0x23c>)
 8009a7a:	f7f8 fe9b 	bl	80027b4 <assert_failed>
 8009a7e:	6863      	ldr	r3, [r4, #4]
 8009a80:	e768      	b.n	8009954 <HAL_RCC_ClockConfig+0xa4>
    return HAL_ERROR;
 8009a82:	2001      	movs	r0, #1
}
 8009a84:	4770      	bx	lr
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009a86:	6813      	ldr	r3, [r2, #0]
 8009a88:	f023 030f 	bic.w	r3, r3, #15
 8009a8c:	432b      	orrs	r3, r5
 8009a8e:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009a90:	6813      	ldr	r3, [r2, #0]
 8009a92:	f003 030f 	and.w	r3, r3, #15
 8009a96:	42ab      	cmp	r3, r5
 8009a98:	f43f af20 	beq.w	80098dc <HAL_RCC_ClockConfig+0x2c>
 8009a9c:	e7da      	b.n	8009a54 <HAL_RCC_ClockConfig+0x1a4>
        return HAL_TIMEOUT;
 8009a9e:	2003      	movs	r0, #3
 8009aa0:	e7d9      	b.n	8009a56 <HAL_RCC_ClockConfig+0x1a6>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009aa2:	0190      	lsls	r0, r2, #6
 8009aa4:	f53f af60 	bmi.w	8009968 <HAL_RCC_ClockConfig+0xb8>
 8009aa8:	e7d4      	b.n	8009a54 <HAL_RCC_ClockConfig+0x1a4>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8009aaa:	f240 314f 	movw	r1, #847	; 0x34f
 8009aae:	480f      	ldr	r0, [pc, #60]	; (8009aec <HAL_RCC_ClockConfig+0x23c>)
 8009ab0:	f7f8 fe80 	bl	80027b4 <assert_failed>
 8009ab4:	6922      	ldr	r2, [r4, #16]
 8009ab6:	e7a6      	b.n	8009a06 <HAL_RCC_ClockConfig+0x156>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8009ab8:	f44f 7152 	mov.w	r1, #840	; 0x348
 8009abc:	480b      	ldr	r0, [pc, #44]	; (8009aec <HAL_RCC_ClockConfig+0x23c>)
 8009abe:	f7f8 fe79 	bl	80027b4 <assert_failed>
 8009ac2:	68e1      	ldr	r1, [r4, #12]
 8009ac4:	6823      	ldr	r3, [r4, #0]
 8009ac6:	e789      	b.n	80099dc <HAL_RCC_ClockConfig+0x12c>
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8009ac8:	f44f 7141 	mov.w	r1, #772	; 0x304
 8009acc:	4807      	ldr	r0, [pc, #28]	; (8009aec <HAL_RCC_ClockConfig+0x23c>)
 8009ace:	f7f8 fe71 	bl	80027b4 <assert_failed>
 8009ad2:	68a1      	ldr	r1, [r4, #8]
 8009ad4:	6823      	ldr	r3, [r4, #0]
 8009ad6:	e731      	b.n	800993c <HAL_RCC_ClockConfig+0x8c>
 8009ad8:	40023c00 	.word	0x40023c00
 8009adc:	40023800 	.word	0x40023800
 8009ae0:	080241dc 	.word	0x080241dc
 8009ae4:	20000330 	.word	0x20000330
 8009ae8:	200002d0 	.word	0x200002d0
 8009aec:	08024af4 	.word	0x08024af4

08009af0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8009af0:	4b01      	ldr	r3, [pc, #4]	; (8009af8 <HAL_RCC_GetHCLKFreq+0x8>)
}
 8009af2:	6818      	ldr	r0, [r3, #0]
 8009af4:	4770      	bx	lr
 8009af6:	bf00      	nop
 8009af8:	200002d0 	.word	0x200002d0

08009afc <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8009afc:	4b04      	ldr	r3, [pc, #16]	; (8009b10 <HAL_RCC_GetPCLK1Freq+0x14>)
 8009afe:	4a05      	ldr	r2, [pc, #20]	; (8009b14 <HAL_RCC_GetPCLK1Freq+0x18>)
 8009b00:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8009b02:	4905      	ldr	r1, [pc, #20]	; (8009b18 <HAL_RCC_GetPCLK1Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8009b04:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8009b08:	6808      	ldr	r0, [r1, #0]
 8009b0a:	5cd3      	ldrb	r3, [r2, r3]
}
 8009b0c:	40d8      	lsrs	r0, r3
 8009b0e:	4770      	bx	lr
 8009b10:	40023800 	.word	0x40023800
 8009b14:	080241ec 	.word	0x080241ec
 8009b18:	200002d0 	.word	0x200002d0

08009b1c <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8009b1c:	4b04      	ldr	r3, [pc, #16]	; (8009b30 <HAL_RCC_GetPCLK2Freq+0x14>)
 8009b1e:	4a05      	ldr	r2, [pc, #20]	; (8009b34 <HAL_RCC_GetPCLK2Freq+0x18>)
 8009b20:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8009b22:	4905      	ldr	r1, [pc, #20]	; (8009b38 <HAL_RCC_GetPCLK2Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8009b24:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8009b28:	6808      	ldr	r0, [r1, #0]
 8009b2a:	5cd3      	ldrb	r3, [r2, r3]
}
 8009b2c:	40d8      	lsrs	r0, r3
 8009b2e:	4770      	bx	lr
 8009b30:	40023800 	.word	0x40023800
 8009b34:	080241ec 	.word	0x080241ec
 8009b38:	200002d0 	.word	0x200002d0

08009b3c <HAL_RCC_GetClockConfig>:
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8009b3c:	4b0e      	ldr	r3, [pc, #56]	; (8009b78 <HAL_RCC_GetClockConfig+0x3c>)
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8009b3e:	220f      	movs	r2, #15
 8009b40:	6002      	str	r2, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8009b42:	689a      	ldr	r2, [r3, #8]
 8009b44:	f002 0203 	and.w	r2, r2, #3
 8009b48:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8009b4a:	689a      	ldr	r2, [r3, #8]
 8009b4c:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8009b50:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8009b52:	689a      	ldr	r2, [r3, #8]
 8009b54:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 8009b58:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8009b5a:	689b      	ldr	r3, [r3, #8]
 8009b5c:	08db      	lsrs	r3, r3, #3
{
 8009b5e:	b410      	push	{r4}
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8009b60:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8009b64:	4c05      	ldr	r4, [pc, #20]	; (8009b7c <HAL_RCC_GetClockConfig+0x40>)
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8009b66:	6103      	str	r3, [r0, #16]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8009b68:	6823      	ldr	r3, [r4, #0]
}
 8009b6a:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8009b6e:	f003 030f 	and.w	r3, r3, #15
 8009b72:	600b      	str	r3, [r1, #0]
}
 8009b74:	4770      	bx	lr
 8009b76:	bf00      	nop
 8009b78:	40023800 	.word	0x40023800
 8009b7c:	40023c00 	.word	0x40023c00

08009b80 <HAL_RCCEx_PeriphCLKConfig>:
  uint32_t tmpreg1 = 0;
  uint32_t plli2sused = 0;
  uint32_t pllsaiused = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8009b80:	4a54      	ldr	r2, [pc, #336]	; (8009cd4 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8009b82:	6803      	ldr	r3, [r0, #0]
 8009b84:	401a      	ands	r2, r3
{
 8009b86:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009b8a:	4604      	mov	r4, r0
 8009b8c:	b083      	sub	sp, #12
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8009b8e:	2a00      	cmp	r2, #0
 8009b90:	f000 8349 	beq.w	800a226 <HAL_RCCEx_PeriphCLKConfig+0x6a6>

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8009b94:	f013 0601 	ands.w	r6, r3, #1
 8009b98:	d00f      	beq.n	8009bba <HAL_RCCEx_PeriphCLKConfig+0x3a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
 8009b9a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009b9c:	f431 0200 	bics.w	r2, r1, #8388608	; 0x800000
 8009ba0:	f040 834c 	bne.w	800a23c <HAL_RCCEx_PeriphCLKConfig+0x6bc>

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8009ba4:	4a4c      	ldr	r2, [pc, #304]	; (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x158>)

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8009ba6:	fab1 f681 	clz	r6, r1
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8009baa:	6890      	ldr	r0, [r2, #8]
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8009bac:	0976      	lsrs	r6, r6, #5
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8009bae:	f420 0000 	bic.w	r0, r0, #8388608	; 0x800000
 8009bb2:	6090      	str	r0, [r2, #8]
 8009bb4:	6890      	ldr	r0, [r2, #8]
 8009bb6:	4301      	orrs	r1, r0
 8009bb8:	6091      	str	r1, [r2, #8]
      plli2sused = 1;
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8009bba:	f413 2500 	ands.w	r5, r3, #524288	; 0x80000
 8009bbe:	d014      	beq.n	8009bea <HAL_RCCEx_PeriphCLKConfig+0x6a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
 8009bc0:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 8009bc2:	f435 1240 	bics.w	r2, r5, #3145728	; 0x300000
 8009bc6:	f040 836f 	bne.w	800a2a8 <HAL_RCCEx_PeriphCLKConfig+0x728>

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009bca:	4943      	ldr	r1, [pc, #268]	; (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x158>)
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8009bcc:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009bd0:	f8d1 208c 	ldr.w	r2, [r1, #140]	; 0x8c
 8009bd4:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8009bd8:	ea42 0205 	orr.w	r2, r2, r5
 8009bdc:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8009be0:	f000 8327 	beq.w	800a232 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
    {
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8009be4:	fab5 f585 	clz	r5, r5
 8009be8:	096d      	lsrs	r5, r5, #5
      pllsaiused = 1;
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8009bea:	02da      	lsls	r2, r3, #11
 8009bec:	d514      	bpl.n	8009c18 <HAL_RCCEx_PeriphCLKConfig+0x98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));
 8009bee:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8009bf0:	f431 0240 	bics.w	r2, r1, #12582912	; 0xc00000
 8009bf4:	f040 8351 	bne.w	800a29a <HAL_RCCEx_PeriphCLKConfig+0x71a>

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8009bf8:	4837      	ldr	r0, [pc, #220]	; (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x158>)

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8009bfa:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8009bfe:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 8009c02:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 8009c06:	ea42 0201 	orr.w	r2, r2, r1
 8009c0a:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8009c0e:	f000 8313 	beq.w	800a238 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
    {
      pllsaiused = 1;
 8009c12:	2900      	cmp	r1, #0
 8009c14:	bf08      	it	eq
 8009c16:	2501      	moveq	r5, #1
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
  {
      plli2sused = 1;
 8009c18:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8009c1c:	bf18      	it	ne
 8009c1e:	2601      	movne	r6, #1
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8009c20:	069f      	lsls	r7, r3, #26
 8009c22:	f140 8099 	bpl.w	8009d58 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 8009c26:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8009c28:	492c      	ldr	r1, [pc, #176]	; (8009cdc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8009c2a:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8009c2e:	bf18      	it	ne
 8009c30:	f5b2 7f00 	cmpne.w	r2, #512	; 0x200
 8009c34:	f422 2ca0 	bic.w	ip, r2, #327680	; 0x50000
 8009c38:	f422 2710 	bic.w	r7, r2, #589824	; 0x90000
 8009c3c:	4828      	ldr	r0, [pc, #160]	; (8009ce0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009c3e:	bf14      	ite	ne
 8009c40:	2301      	movne	r3, #1
 8009c42:	2300      	moveq	r3, #0
 8009c44:	458c      	cmp	ip, r1
 8009c46:	bf0c      	ite	eq
 8009c48:	2300      	moveq	r3, #0
 8009c4a:	f003 0301 	andne.w	r3, r3, #1
 8009c4e:	f422 3140 	bic.w	r1, r2, #196608	; 0x30000
 8009c52:	f8df c098 	ldr.w	ip, [pc, #152]	; 8009cec <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8009c56:	4287      	cmp	r7, r0
 8009c58:	bf0c      	ite	eq
 8009c5a:	2300      	moveq	r3, #0
 8009c5c:	f003 0301 	andne.w	r3, r3, #1
 8009c60:	f422 1788 	bic.w	r7, r2, #1114112	; 0x110000
 8009c64:	f500 2020 	add.w	r0, r0, #655360	; 0xa0000
 8009c68:	4561      	cmp	r1, ip
 8009c6a:	bf0c      	ite	eq
 8009c6c:	2300      	moveq	r3, #0
 8009c6e:	f003 0301 	andne.w	r3, r3, #1
 8009c72:	f50c 2c00 	add.w	ip, ip, #524288	; 0x80000
 8009c76:	4287      	cmp	r7, r0
 8009c78:	bf0c      	ite	eq
 8009c7a:	2300      	moveq	r3, #0
 8009c7c:	f003 0301 	andne.w	r3, r3, #1
 8009c80:	4f18      	ldr	r7, [pc, #96]	; (8009ce4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8009c82:	f500 2020 	add.w	r0, r0, #655360	; 0xa0000
 8009c86:	4561      	cmp	r1, ip
 8009c88:	bf0c      	ite	eq
 8009c8a:	2300      	moveq	r3, #0
 8009c8c:	f003 0301 	andne.w	r3, r3, #1
 8009c90:	42b9      	cmp	r1, r7
 8009c92:	bf0c      	ite	eq
 8009c94:	2300      	moveq	r3, #0
 8009c96:	f003 0301 	andne.w	r3, r3, #1
 8009c9a:	4281      	cmp	r1, r0
 8009c9c:	bf0c      	ite	eq
 8009c9e:	2300      	moveq	r3, #0
 8009ca0:	f003 0301 	andne.w	r3, r3, #1
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	f040 823f 	bne.w	800a128 <HAL_RCCEx_PeriphCLKConfig+0x5a8>

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8009caa:	4a0b      	ldr	r2, [pc, #44]	; (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x158>)

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8009cac:	4b0e      	ldr	r3, [pc, #56]	; (8009ce8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
    __HAL_RCC_PWR_CLK_ENABLE();
 8009cae:	6c11      	ldr	r1, [r2, #64]	; 0x40

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8009cb0:	461f      	mov	r7, r3
    __HAL_RCC_PWR_CLK_ENABLE();
 8009cb2:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8009cb6:	6411      	str	r1, [r2, #64]	; 0x40
 8009cb8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8009cba:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8009cbe:	9201      	str	r2, [sp, #4]
 8009cc0:	9a01      	ldr	r2, [sp, #4]
    PWR->CR1 |= PWR_CR1_DBP;
 8009cc2:	681a      	ldr	r2, [r3, #0]
 8009cc4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009cc8:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8009cca:	f7fa fff7 	bl	8004cbc <HAL_GetTick>
 8009cce:	4680      	mov	r8, r0
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8009cd0:	e015      	b.n	8009cfe <HAL_RCCEx_PeriphCLKConfig+0x17e>
 8009cd2:	bf00      	nop
 8009cd4:	1dfffff9 	.word	0x1dfffff9
 8009cd8:	40023800 	.word	0x40023800
 8009cdc:	00020300 	.word	0x00020300
 8009ce0:	00040300 	.word	0x00040300
 8009ce4:	00140300 	.word	0x00140300
 8009ce8:	40007000 	.word	0x40007000
 8009cec:	00080300 	.word	0x00080300
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009cf0:	f7fa ffe4 	bl	8004cbc <HAL_GetTick>
 8009cf4:	eba0 0008 	sub.w	r0, r0, r8
 8009cf8:	2864      	cmp	r0, #100	; 0x64
 8009cfa:	f200 8211 	bhi.w	800a120 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8009cfe:	683b      	ldr	r3, [r7, #0]
 8009d00:	05d8      	lsls	r0, r3, #23
 8009d02:	d5f5      	bpl.n	8009cf0 <HAL_RCCEx_PeriphCLKConfig+0x170>
        return HAL_TIMEOUT;
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8009d04:	4ac4      	ldr	r2, [pc, #784]	; (800a018 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009d06:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8009d08:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8009d0a:	f403 7040 	and.w	r0, r3, #768	; 0x300

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8009d0e:	f411 7140 	ands.w	r1, r1, #768	; 0x300
 8009d12:	d011      	beq.n	8009d38 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8009d14:	4281      	cmp	r1, r0
 8009d16:	d00f      	beq.n	8009d38 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009d18:	6f11      	ldr	r1, [r2, #112]	; 0x70

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8009d1a:	6f17      	ldr	r7, [r2, #112]	; 0x70
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009d1c:	f421 7140 	bic.w	r1, r1, #768	; 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 8009d20:	f447 3780 	orr.w	r7, r7, #65536	; 0x10000
 8009d24:	6717      	str	r7, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8009d26:	6f17      	ldr	r7, [r2, #112]	; 0x70
 8009d28:	f427 3780 	bic.w	r7, r7, #65536	; 0x10000
 8009d2c:	6717      	str	r7, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8009d2e:	6711      	str	r1, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8009d30:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8009d32:	07c9      	lsls	r1, r1, #31
 8009d34:	f100 8388 	bmi.w	800a448 <HAL_RCCEx_PeriphCLKConfig+0x8c8>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009d38:	f5b0 7f40 	cmp.w	r0, #768	; 0x300
 8009d3c:	f000 82a4 	beq.w	800a288 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8009d40:	49b5      	ldr	r1, [pc, #724]	; (800a018 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009d42:	688a      	ldr	r2, [r1, #8]
 8009d44:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 8009d48:	608a      	str	r2, [r1, #8]
 8009d4a:	4ab3      	ldr	r2, [pc, #716]	; (800a018 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009d4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009d50:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8009d52:	430b      	orrs	r3, r1
 8009d54:	6713      	str	r3, [r2, #112]	; 0x70
 8009d56:	6823      	ldr	r3, [r4, #0]
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8009d58:	06df      	lsls	r7, r3, #27
 8009d5a:	d510      	bpl.n	8009d7e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
 8009d5c:	6ba7      	ldr	r7, [r4, #56]	; 0x38
 8009d5e:	f037 7280 	bics.w	r2, r7, #16777216	; 0x1000000
 8009d62:	f040 82a8 	bne.w	800a2b6 <HAL_RCCEx_PeriphCLKConfig+0x736>

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8009d66:	4aac      	ldr	r2, [pc, #688]	; (800a018 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009d68:	f8d2 008c 	ldr.w	r0, [r2, #140]	; 0x8c
 8009d6c:	f020 7080 	bic.w	r0, r0, #16777216	; 0x1000000
 8009d70:	f8c2 008c 	str.w	r0, [r2, #140]	; 0x8c
 8009d74:	f8d2 108c 	ldr.w	r1, [r2, #140]	; 0x8c
 8009d78:	4339      	orrs	r1, r7
 8009d7a:	f8c2 108c 	str.w	r1, [r2, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8009d7e:	0458      	lsls	r0, r3, #17
 8009d80:	d50f      	bpl.n	8009da2 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 8009d82:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8009d84:	f431 3280 	bics.w	r2, r1, #65536	; 0x10000
 8009d88:	d003      	beq.n	8009d92 <HAL_RCCEx_PeriphCLKConfig+0x212>
 8009d8a:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 8009d8e:	f040 8264 	bne.w	800a25a <HAL_RCCEx_PeriphCLKConfig+0x6da>

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8009d92:	48a1      	ldr	r0, [pc, #644]	; (800a018 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009d94:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 8009d98:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8009d9c:	430a      	orrs	r2, r1
 8009d9e:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8009da2:	0419      	lsls	r1, r3, #16
 8009da4:	d50f      	bpl.n	8009dc6 <HAL_RCCEx_PeriphCLKConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 8009da6:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8009da8:	f431 2280 	bics.w	r2, r1, #262144	; 0x40000
 8009dac:	d003      	beq.n	8009db6 <HAL_RCCEx_PeriphCLKConfig+0x236>
 8009dae:	f5b1 2f00 	cmp.w	r1, #524288	; 0x80000
 8009db2:	f040 8259 	bne.w	800a268 <HAL_RCCEx_PeriphCLKConfig+0x6e8>

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8009db6:	4898      	ldr	r0, [pc, #608]	; (800a018 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009db8:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 8009dbc:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8009dc0:	430a      	orrs	r2, r1
 8009dc2:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009dc6:	03da      	lsls	r2, r3, #15
 8009dc8:	d50f      	bpl.n	8009dea <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 8009dca:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 8009dcc:	f431 1280 	bics.w	r2, r1, #1048576	; 0x100000
 8009dd0:	d003      	beq.n	8009dda <HAL_RCCEx_PeriphCLKConfig+0x25a>
 8009dd2:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8009dd6:	f040 824f 	bne.w	800a278 <HAL_RCCEx_PeriphCLKConfig+0x6f8>

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8009dda:	488f      	ldr	r0, [pc, #572]	; (800a018 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009ddc:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 8009de0:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8009de4:	430a      	orrs	r2, r1
 8009de6:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009dea:	039f      	lsls	r7, r3, #14
 8009dec:	d50f      	bpl.n	8009e0e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
 8009dee:	6f21      	ldr	r1, [r4, #112]	; 0x70
 8009df0:	f431 0280 	bics.w	r2, r1, #4194304	; 0x400000
 8009df4:	d003      	beq.n	8009dfe <HAL_RCCEx_PeriphCLKConfig+0x27e>
 8009df6:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8009dfa:	f040 8226 	bne.w	800a24a <HAL_RCCEx_PeriphCLKConfig+0x6ca>

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009dfe:	4886      	ldr	r0, [pc, #536]	; (800a018 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009e00:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 8009e04:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 8009e08:	430a      	orrs	r2, r1
 8009e0a:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009e0e:	0658      	lsls	r0, r3, #25
 8009e10:	d50b      	bpl.n	8009e2a <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 8009e12:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8009e14:	2903      	cmp	r1, #3
 8009e16:	f200 8290 	bhi.w	800a33a <HAL_RCCEx_PeriphCLKConfig+0x7ba>

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8009e1a:	487f      	ldr	r0, [pc, #508]	; (800a018 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009e1c:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 8009e20:	f022 0203 	bic.w	r2, r2, #3
 8009e24:	430a      	orrs	r2, r1
 8009e26:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009e2a:	0619      	lsls	r1, r3, #24
 8009e2c:	d50c      	bpl.n	8009e48 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 8009e2e:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8009e30:	f031 020c 	bics.w	r2, r1, #12
 8009e34:	f040 828f 	bne.w	800a356 <HAL_RCCEx_PeriphCLKConfig+0x7d6>

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009e38:	4877      	ldr	r0, [pc, #476]	; (800a018 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009e3a:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 8009e3e:	f022 020c 	bic.w	r2, r2, #12
 8009e42:	430a      	orrs	r2, r1
 8009e44:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8009e48:	05da      	lsls	r2, r3, #23
 8009e4a:	d50c      	bpl.n	8009e66 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 8009e4c:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8009e4e:	f031 0230 	bics.w	r2, r1, #48	; 0x30
 8009e52:	f040 8288 	bne.w	800a366 <HAL_RCCEx_PeriphCLKConfig+0x7e6>

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8009e56:	4870      	ldr	r0, [pc, #448]	; (800a018 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009e58:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 8009e5c:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8009e60:	430a      	orrs	r2, r1
 8009e62:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8009e66:	059f      	lsls	r7, r3, #22
 8009e68:	d50c      	bpl.n	8009e84 <HAL_RCCEx_PeriphCLKConfig+0x304>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 8009e6a:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8009e6c:	f031 02c0 	bics.w	r2, r1, #192	; 0xc0
 8009e70:	f040 8291 	bne.w	800a396 <HAL_RCCEx_PeriphCLKConfig+0x816>

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8009e74:	4868      	ldr	r0, [pc, #416]	; (800a018 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009e76:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 8009e7a:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8009e7e:	430a      	orrs	r2, r1
 8009e80:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8009e84:	0558      	lsls	r0, r3, #21
 8009e86:	d50c      	bpl.n	8009ea2 <HAL_RCCEx_PeriphCLKConfig+0x322>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 8009e88:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8009e8a:	f431 7240 	bics.w	r2, r1, #768	; 0x300
 8009e8e:	f040 828a 	bne.w	800a3a6 <HAL_RCCEx_PeriphCLKConfig+0x826>

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8009e92:	4861      	ldr	r0, [pc, #388]	; (800a018 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009e94:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 8009e98:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8009e9c:	430a      	orrs	r2, r1
 8009e9e:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8009ea2:	0519      	lsls	r1, r3, #20
 8009ea4:	d50c      	bpl.n	8009ec0 <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));
 8009ea6:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8009ea8:	f431 6240 	bics.w	r2, r1, #3072	; 0xc00
 8009eac:	f040 8283 	bne.w	800a3b6 <HAL_RCCEx_PeriphCLKConfig+0x836>

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8009eb0:	4859      	ldr	r0, [pc, #356]	; (800a018 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009eb2:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 8009eb6:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8009eba:	430a      	orrs	r2, r1
 8009ebc:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8009ec0:	04da      	lsls	r2, r3, #19
 8009ec2:	d50c      	bpl.n	8009ede <HAL_RCCEx_PeriphCLKConfig+0x35e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));
 8009ec4:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8009ec6:	f431 5240 	bics.w	r2, r1, #12288	; 0x3000
 8009eca:	f040 827c 	bne.w	800a3c6 <HAL_RCCEx_PeriphCLKConfig+0x846>

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8009ece:	4852      	ldr	r0, [pc, #328]	; (800a018 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009ed0:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 8009ed4:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8009ed8:	430a      	orrs	r2, r1
 8009eda:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8009ede:	049f      	lsls	r7, r3, #18
 8009ee0:	d50c      	bpl.n	8009efc <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));
 8009ee2:	6e21      	ldr	r1, [r4, #96]	; 0x60
 8009ee4:	f431 4240 	bics.w	r2, r1, #49152	; 0xc000
 8009ee8:	f040 824d 	bne.w	800a386 <HAL_RCCEx_PeriphCLKConfig+0x806>

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8009eec:	484a      	ldr	r0, [pc, #296]	; (800a018 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009eee:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 8009ef2:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8009ef6:	430a      	orrs	r2, r1
 8009ef8:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8009efc:	0258      	lsls	r0, r3, #9
 8009efe:	d50c      	bpl.n	8009f1a <HAL_RCCEx_PeriphCLKConfig+0x39a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
 8009f00:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 8009f02:	f031 6280 	bics.w	r2, r1, #67108864	; 0x4000000
 8009f06:	f040 81dd 	bne.w	800a2c4 <HAL_RCCEx_PeriphCLKConfig+0x744>

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8009f0a:	4843      	ldr	r0, [pc, #268]	; (800a018 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009f0c:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 8009f10:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8009f14:	430a      	orrs	r2, r1
 8009f16:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8009f1a:	0299      	lsls	r1, r3, #10
 8009f1c:	d510      	bpl.n	8009f40 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));
 8009f1e:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 8009f20:	f031 6200 	bics.w	r2, r1, #134217728	; 0x8000000
 8009f24:	f040 81d6 	bne.w	800a2d4 <HAL_RCCEx_PeriphCLKConfig+0x754>

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8009f28:	483b      	ldr	r0, [pc, #236]	; (800a018 <HAL_RCCEx_PeriphCLKConfig+0x498>)

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
    {
      pllsaiused = 1;
 8009f2a:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8009f2e:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
      pllsaiused = 1;
 8009f32:	bf08      	it	eq
 8009f34:	2501      	moveq	r5, #1
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8009f36:	f022 6200 	bic.w	r2, r2, #134217728	; 0x8000000
 8009f3a:	430a      	orrs	r2, r1
 8009f3c:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
  {
    pllsaiused = 1;
 8009f40:	f013 0f08 	tst.w	r3, #8
 8009f44:	bf18      	it	ne
 8009f46:	2501      	movne	r5, #1
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009f48:	035a      	lsls	r2, r3, #13
 8009f4a:	d50c      	bpl.n	8009f66 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
 8009f4c:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8009f4e:	f031 7240 	bics.w	r2, r1, #50331648	; 0x3000000
 8009f52:	f040 8210 	bne.w	800a376 <HAL_RCCEx_PeriphCLKConfig+0x7f6>

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009f56:	4830      	ldr	r0, [pc, #192]	; (800a018 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009f58:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 8009f5c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8009f60:	430a      	orrs	r2, r1
 8009f62:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8009f66:	021f      	lsls	r7, r3, #8
 8009f68:	d50d      	bpl.n	8009f86 <HAL_RCCEx_PeriphCLKConfig+0x406>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
 8009f6a:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8009f6e:	f031 5280 	bics.w	r2, r1, #268435456	; 0x10000000
 8009f72:	f040 81b7 	bne.w	800a2e4 <HAL_RCCEx_PeriphCLKConfig+0x764>

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8009f76:	4828      	ldr	r0, [pc, #160]	; (800a018 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009f78:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 8009f7c:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8009f80:	430a      	orrs	r2, r1
 8009f82:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8009f86:	0158      	lsls	r0, r3, #5
 8009f88:	d50d      	bpl.n	8009fa6 <HAL_RCCEx_PeriphCLKConfig+0x426>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));
 8009f8a:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 8009f8e:	f031 5200 	bics.w	r2, r1, #536870912	; 0x20000000
 8009f92:	f040 81b0 	bne.w	800a2f6 <HAL_RCCEx_PeriphCLKConfig+0x776>

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8009f96:	4820      	ldr	r0, [pc, #128]	; (800a018 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009f98:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 8009f9c:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8009fa0:	430a      	orrs	r2, r1
 8009fa2:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8009fa6:	0119      	lsls	r1, r3, #4
 8009fa8:	d50d      	bpl.n	8009fc6 <HAL_RCCEx_PeriphCLKConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
 8009faa:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88
 8009fae:	f031 7200 	bics.w	r2, r1, #33554432	; 0x2000000
 8009fb2:	f040 81b1 	bne.w	800a318 <HAL_RCCEx_PeriphCLKConfig+0x798>

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8009fb6:	4818      	ldr	r0, [pc, #96]	; (800a018 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009fb8:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 8009fbc:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8009fc0:	430a      	orrs	r2, r1
 8009fc2:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8009fc6:	00da      	lsls	r2, r3, #3
 8009fc8:	d50d      	bpl.n	8009fe6 <HAL_RCCEx_PeriphCLKConfig+0x466>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));
 8009fca:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8009fce:	f032 6380 	bics.w	r3, r2, #67108864	; 0x4000000
 8009fd2:	f040 81aa 	bne.w	800a32a <HAL_RCCEx_PeriphCLKConfig+0x7aa>

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8009fd6:	4910      	ldr	r1, [pc, #64]	; (800a018 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009fd8:	f8d1 308c 	ldr.w	r3, [r1, #140]	; 0x8c
 8009fdc:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8009fe0:	4313      	orrs	r3, r2
 8009fe2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8009fe6:	2e01      	cmp	r6, #1
 8009fe8:	f000 80a9 	beq.w	800a13e <HAL_RCCEx_PeriphCLKConfig+0x5be>
 8009fec:	6823      	ldr	r3, [r4, #0]
 8009fee:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009ff2:	f000 80a4 	beq.w	800a13e <HAL_RCCEx_PeriphCLKConfig+0x5be>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8009ff6:	2d01      	cmp	r5, #1
 8009ff8:	d003      	beq.n	800a002 <HAL_RCCEx_PeriphCLKConfig+0x482>
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8009ffa:	2000      	movs	r0, #0
}
 8009ffc:	b003      	add	sp, #12
 8009ffe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_PLLSAI_DISABLE();
 800a002:	4b05      	ldr	r3, [pc, #20]	; (800a018 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a004:	681a      	ldr	r2, [r3, #0]
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800a006:	461d      	mov	r5, r3
    __HAL_RCC_PLLSAI_DISABLE();
 800a008:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800a00c:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800a00e:	f7fa fe55 	bl	8004cbc <HAL_GetTick>
 800a012:	4606      	mov	r6, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800a014:	e007      	b.n	800a026 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800a016:	bf00      	nop
 800a018:	40023800 	.word	0x40023800
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800a01c:	f7fa fe4e 	bl	8004cbc <HAL_GetTick>
 800a020:	1b80      	subs	r0, r0, r6
 800a022:	2864      	cmp	r0, #100	; 0x64
 800a024:	d87c      	bhi.n	800a120 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800a026:	682b      	ldr	r3, [r5, #0]
 800a028:	009f      	lsls	r7, r3, #2
 800a02a:	d4f7      	bmi.n	800a01c <HAL_RCCEx_PeriphCLKConfig+0x49c>
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));
 800a02c:	6963      	ldr	r3, [r4, #20]
 800a02e:	3b32      	subs	r3, #50	; 0x32
 800a030:	f5b3 7fbf 	cmp.w	r3, #382	; 0x17e
 800a034:	d904      	bls.n	800a040 <HAL_RCCEx_PeriphCLKConfig+0x4c0>
 800a036:	f240 2146 	movw	r1, #582	; 0x246
 800a03a:	48b3      	ldr	r0, [pc, #716]	; (800a308 <HAL_RCCEx_PeriphCLKConfig+0x788>)
 800a03c:	f7f8 fbba 	bl	80027b4 <assert_failed>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800a040:	6823      	ldr	r3, [r4, #0]
 800a042:	031d      	lsls	r5, r3, #12
 800a044:	d501      	bpl.n	800a04a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 800a046:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800a048:	b11a      	cbz	r2, 800a052 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800a04a:	02d8      	lsls	r0, r3, #11
 800a04c:	d526      	bpl.n	800a09c <HAL_RCCEx_PeriphCLKConfig+0x51c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800a04e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800a050:	bb22      	cbnz	r2, 800a09c <HAL_RCCEx_PeriphCLKConfig+0x51c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
 800a052:	69a3      	ldr	r3, [r4, #24]
 800a054:	3b02      	subs	r3, #2
 800a056:	2b0d      	cmp	r3, #13
 800a058:	f200 8259 	bhi.w	800a50e <HAL_RCCEx_PeriphCLKConfig+0x98e>
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));
 800a05c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800a05e:	1e59      	subs	r1, r3, #1
 800a060:	291f      	cmp	r1, #31
 800a062:	f200 824c 	bhi.w	800a4fe <HAL_RCCEx_PeriphCLKConfig+0x97e>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800a066:	4aa9      	ldr	r2, [pc, #676]	; (800a30c <HAL_RCCEx_PeriphCLKConfig+0x78c>)
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800a068:	6965      	ldr	r5, [r4, #20]
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800a06a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800a06e:	f8d2 6088 	ldr.w	r6, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800a072:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800a076:	69a0      	ldr	r0, [r4, #24]
 800a078:	f006 46e0 	and.w	r6, r6, #1879048192	; 0x70000000
 800a07c:	4333      	orrs	r3, r6
 800a07e:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 800a082:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 800a086:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800a08a:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 800a08e:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 800a092:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800a096:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800a09a:	6823      	ldr	r3, [r4, #0]
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800a09c:	0299      	lsls	r1, r3, #10
 800a09e:	d504      	bpl.n	800a0aa <HAL_RCCEx_PeriphCLKConfig+0x52a>
 800a0a0:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 800a0a2:	f1b2 6f00 	cmp.w	r2, #134217728	; 0x8000000
 800a0a6:	f000 8215 	beq.w	800a4d4 <HAL_RCCEx_PeriphCLKConfig+0x954>
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800a0aa:	071a      	lsls	r2, r3, #28
 800a0ac:	d526      	bpl.n	800a0fc <HAL_RCCEx_PeriphCLKConfig+0x57c>
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
 800a0ae:	69e3      	ldr	r3, [r4, #28]
 800a0b0:	3b02      	subs	r3, #2
 800a0b2:	2b05      	cmp	r3, #5
 800a0b4:	d904      	bls.n	800a0c0 <HAL_RCCEx_PeriphCLKConfig+0x540>
 800a0b6:	f240 2171 	movw	r1, #625	; 0x271
 800a0ba:	4893      	ldr	r0, [pc, #588]	; (800a308 <HAL_RCCEx_PeriphCLKConfig+0x788>)
 800a0bc:	f7f8 fb7a 	bl	80027b4 <assert_failed>
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));
 800a0c0:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800a0c2:	f430 3340 	bics.w	r3, r0, #196608	; 0x30000
 800a0c6:	f040 8228 	bne.w	800a51a <HAL_RCCEx_PeriphCLKConfig+0x99a>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800a0ca:	4a90      	ldr	r2, [pc, #576]	; (800a30c <HAL_RCCEx_PeriphCLKConfig+0x78c>)
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800a0cc:	6965      	ldr	r5, [r4, #20]
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800a0ce:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800a0d2:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800a0d6:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 800a0da:	69e4      	ldr	r4, [r4, #28]
 800a0dc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800a0e0:	430b      	orrs	r3, r1
 800a0e2:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 800a0e6:	ea43 7304 	orr.w	r3, r3, r4, lsl #28
 800a0ea:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800a0ee:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 800a0f2:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800a0f6:	4303      	orrs	r3, r0
 800a0f8:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    __HAL_RCC_PLLSAI_ENABLE();
 800a0fc:	4b83      	ldr	r3, [pc, #524]	; (800a30c <HAL_RCCEx_PeriphCLKConfig+0x78c>)
 800a0fe:	681a      	ldr	r2, [r3, #0]
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800a100:	461c      	mov	r4, r3
    __HAL_RCC_PLLSAI_ENABLE();
 800a102:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800a106:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800a108:	f7fa fdd8 	bl	8004cbc <HAL_GetTick>
 800a10c:	4605      	mov	r5, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800a10e:	6823      	ldr	r3, [r4, #0]
 800a110:	009b      	lsls	r3, r3, #2
 800a112:	f53f af72 	bmi.w	8009ffa <HAL_RCCEx_PeriphCLKConfig+0x47a>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800a116:	f7fa fdd1 	bl	8004cbc <HAL_GetTick>
 800a11a:	1b40      	subs	r0, r0, r5
 800a11c:	2864      	cmp	r0, #100	; 0x64
 800a11e:	d9f6      	bls.n	800a10e <HAL_RCCEx_PeriphCLKConfig+0x58e>
        return HAL_TIMEOUT;
 800a120:	2003      	movs	r0, #3
}
 800a122:	b003      	add	sp, #12
 800a124:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 800a128:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800a12c:	4b78      	ldr	r3, [pc, #480]	; (800a310 <HAL_RCCEx_PeriphCLKConfig+0x790>)
 800a12e:	429a      	cmp	r2, r3
 800a130:	f43f adbb 	beq.w	8009caa <HAL_RCCEx_PeriphCLKConfig+0x12a>
 800a134:	21b9      	movs	r1, #185	; 0xb9
 800a136:	4874      	ldr	r0, [pc, #464]	; (800a308 <HAL_RCCEx_PeriphCLKConfig+0x788>)
 800a138:	f7f8 fb3c 	bl	80027b4 <assert_failed>
 800a13c:	e5b5      	b.n	8009caa <HAL_RCCEx_PeriphCLKConfig+0x12a>
    __HAL_RCC_PLLI2S_DISABLE();
 800a13e:	4b73      	ldr	r3, [pc, #460]	; (800a30c <HAL_RCCEx_PeriphCLKConfig+0x78c>)
 800a140:	681a      	ldr	r2, [r3, #0]
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a142:	461e      	mov	r6, r3
    __HAL_RCC_PLLI2S_DISABLE();
 800a144:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 800a148:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800a14a:	f7fa fdb7 	bl	8004cbc <HAL_GetTick>
 800a14e:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a150:	e004      	b.n	800a15c <HAL_RCCEx_PeriphCLKConfig+0x5dc>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800a152:	f7fa fdb3 	bl	8004cbc <HAL_GetTick>
 800a156:	1bc0      	subs	r0, r0, r7
 800a158:	2864      	cmp	r0, #100	; 0x64
 800a15a:	d8e1      	bhi.n	800a120 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a15c:	6833      	ldr	r3, [r6, #0]
 800a15e:	011b      	lsls	r3, r3, #4
 800a160:	d4f7      	bmi.n	800a152 <HAL_RCCEx_PeriphCLKConfig+0x5d2>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
 800a162:	6863      	ldr	r3, [r4, #4]
 800a164:	3b32      	subs	r3, #50	; 0x32
 800a166:	f5b3 7fbf 	cmp.w	r3, #382	; 0x17e
 800a16a:	f200 80ee 	bhi.w	800a34a <HAL_RCCEx_PeriphCLKConfig+0x7ca>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800a16e:	6823      	ldr	r3, [r4, #0]
 800a170:	07df      	lsls	r7, r3, #31
 800a172:	d503      	bpl.n	800a17c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
 800a174:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800a176:	2a00      	cmp	r2, #0
 800a178:	f000 8150 	beq.w	800a41c <HAL_RCCEx_PeriphCLKConfig+0x89c>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800a17c:	031e      	lsls	r6, r3, #12
 800a17e:	d504      	bpl.n	800a18a <HAL_RCCEx_PeriphCLKConfig+0x60a>
 800a180:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800a182:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 800a186:	f000 8126 	beq.w	800a3d6 <HAL_RCCEx_PeriphCLKConfig+0x856>
 800a18a:	02d8      	lsls	r0, r3, #11
 800a18c:	d504      	bpl.n	800a198 <HAL_RCCEx_PeriphCLKConfig+0x618>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800a18e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800a190:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 800a194:	f000 811f 	beq.w	800a3d6 <HAL_RCCEx_PeriphCLKConfig+0x856>
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800a198:	01d9      	lsls	r1, r3, #7
 800a19a:	d514      	bpl.n	800a1c6 <HAL_RCCEx_PeriphCLKConfig+0x646>
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 800a19c:	6927      	ldr	r7, [r4, #16]
 800a19e:	2f03      	cmp	r7, #3
 800a1a0:	f200 8175 	bhi.w	800a48e <HAL_RCCEx_PeriphCLKConfig+0x90e>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800a1a4:	4959      	ldr	r1, [pc, #356]	; (800a30c <HAL_RCCEx_PeriphCLKConfig+0x78c>)
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800a1a6:	6860      	ldr	r0, [r4, #4]
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800a1a8:	f8d1 2084 	ldr.w	r2, [r1, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800a1ac:	f8d1 6084 	ldr.w	r6, [r1, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800a1b0:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
 800a1b4:	f006 46e0 	and.w	r6, r6, #1879048192	; 0x70000000
 800a1b8:	4332      	orrs	r2, r6
 800a1ba:	ea42 1280 	orr.w	r2, r2, r0, lsl #6
 800a1be:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800a1c2:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800a1c6:	019a      	lsls	r2, r3, #6
 800a1c8:	d51a      	bpl.n	800a200 <HAL_RCCEx_PeriphCLKConfig+0x680>
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 800a1ca:	6923      	ldr	r3, [r4, #16]
 800a1cc:	2b03      	cmp	r3, #3
 800a1ce:	f200 8173 	bhi.w	800a4b8 <HAL_RCCEx_PeriphCLKConfig+0x938>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 800a1d2:	68a3      	ldr	r3, [r4, #8]
 800a1d4:	3b02      	subs	r3, #2
 800a1d6:	2b05      	cmp	r3, #5
 800a1d8:	f200 8168 	bhi.w	800a4ac <HAL_RCCEx_PeriphCLKConfig+0x92c>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 800a1dc:	68e2      	ldr	r2, [r4, #12]
 800a1de:	1e93      	subs	r3, r2, #2
 800a1e0:	2b0d      	cmp	r3, #13
 800a1e2:	f200 815c 	bhi.w	800a49e <HAL_RCCEx_PeriphCLKConfig+0x91e>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800a1e6:	6923      	ldr	r3, [r4, #16]
 800a1e8:	6861      	ldr	r1, [r4, #4]
 800a1ea:	041b      	lsls	r3, r3, #16
 800a1ec:	68a0      	ldr	r0, [r4, #8]
 800a1ee:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 800a1f2:	4946      	ldr	r1, [pc, #280]	; (800a30c <HAL_RCCEx_PeriphCLKConfig+0x78c>)
 800a1f4:	ea43 7300 	orr.w	r3, r3, r0, lsl #28
 800a1f8:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800a1fc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 800a200:	4b42      	ldr	r3, [pc, #264]	; (800a30c <HAL_RCCEx_PeriphCLKConfig+0x78c>)
 800a202:	681a      	ldr	r2, [r3, #0]
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a204:	461e      	mov	r6, r3
    __HAL_RCC_PLLI2S_ENABLE();
 800a206:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800a20a:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800a20c:	f7fa fd56 	bl	8004cbc <HAL_GetTick>
 800a210:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a212:	e004      	b.n	800a21e <HAL_RCCEx_PeriphCLKConfig+0x69e>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800a214:	f7fa fd52 	bl	8004cbc <HAL_GetTick>
 800a218:	1bc0      	subs	r0, r0, r7
 800a21a:	2864      	cmp	r0, #100	; 0x64
 800a21c:	d880      	bhi.n	800a120 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a21e:	6833      	ldr	r3, [r6, #0]
 800a220:	011b      	lsls	r3, r3, #4
 800a222:	d5f7      	bpl.n	800a214 <HAL_RCCEx_PeriphCLKConfig+0x694>
 800a224:	e6e7      	b.n	8009ff6 <HAL_RCCEx_PeriphCLKConfig+0x476>
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 800a226:	2174      	movs	r1, #116	; 0x74
 800a228:	4837      	ldr	r0, [pc, #220]	; (800a308 <HAL_RCCEx_PeriphCLKConfig+0x788>)
 800a22a:	f7f8 fac3 	bl	80027b4 <assert_failed>
 800a22e:	6823      	ldr	r3, [r4, #0]
 800a230:	e4b0      	b.n	8009b94 <HAL_RCCEx_PeriphCLKConfig+0x14>
  uint32_t pllsaiused = 0;
 800a232:	2500      	movs	r5, #0
      plli2sused = 1;
 800a234:	2601      	movs	r6, #1
 800a236:	e4d8      	b.n	8009bea <HAL_RCCEx_PeriphCLKConfig+0x6a>
      plli2sused = 1;
 800a238:	2601      	movs	r6, #1
 800a23a:	e4ed      	b.n	8009c18 <HAL_RCCEx_PeriphCLKConfig+0x98>
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
 800a23c:	217a      	movs	r1, #122	; 0x7a
 800a23e:	4832      	ldr	r0, [pc, #200]	; (800a308 <HAL_RCCEx_PeriphCLKConfig+0x788>)
 800a240:	f7f8 fab8 	bl	80027b4 <assert_failed>
 800a244:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a246:	6823      	ldr	r3, [r4, #0]
 800a248:	e4ac      	b.n	8009ba4 <HAL_RCCEx_PeriphCLKConfig+0x24>
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
 800a24a:	f240 111b 	movw	r1, #283	; 0x11b
 800a24e:	482e      	ldr	r0, [pc, #184]	; (800a308 <HAL_RCCEx_PeriphCLKConfig+0x788>)
 800a250:	f7f8 fab0 	bl	80027b4 <assert_failed>
 800a254:	6f21      	ldr	r1, [r4, #112]	; 0x70
 800a256:	6823      	ldr	r3, [r4, #0]
 800a258:	e5d1      	b.n	8009dfe <HAL_RCCEx_PeriphCLKConfig+0x27e>
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 800a25a:	21fd      	movs	r1, #253	; 0xfd
 800a25c:	482a      	ldr	r0, [pc, #168]	; (800a308 <HAL_RCCEx_PeriphCLKConfig+0x788>)
 800a25e:	f7f8 faa9 	bl	80027b4 <assert_failed>
 800a262:	6e61      	ldr	r1, [r4, #100]	; 0x64
 800a264:	6823      	ldr	r3, [r4, #0]
 800a266:	e594      	b.n	8009d92 <HAL_RCCEx_PeriphCLKConfig+0x212>
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 800a268:	f240 1107 	movw	r1, #263	; 0x107
 800a26c:	4826      	ldr	r0, [pc, #152]	; (800a308 <HAL_RCCEx_PeriphCLKConfig+0x788>)
 800a26e:	f7f8 faa1 	bl	80027b4 <assert_failed>
 800a272:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 800a274:	6823      	ldr	r3, [r4, #0]
 800a276:	e59e      	b.n	8009db6 <HAL_RCCEx_PeriphCLKConfig+0x236>
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 800a278:	f240 1111 	movw	r1, #273	; 0x111
 800a27c:	4822      	ldr	r0, [pc, #136]	; (800a308 <HAL_RCCEx_PeriphCLKConfig+0x788>)
 800a27e:	f7f8 fa99 	bl	80027b4 <assert_failed>
 800a282:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 800a284:	6823      	ldr	r3, [r4, #0]
 800a286:	e5a8      	b.n	8009dda <HAL_RCCEx_PeriphCLKConfig+0x25a>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a288:	4820      	ldr	r0, [pc, #128]	; (800a30c <HAL_RCCEx_PeriphCLKConfig+0x78c>)
 800a28a:	4922      	ldr	r1, [pc, #136]	; (800a314 <HAL_RCCEx_PeriphCLKConfig+0x794>)
 800a28c:	6882      	ldr	r2, [r0, #8]
 800a28e:	4019      	ands	r1, r3
 800a290:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 800a294:	430a      	orrs	r2, r1
 800a296:	6082      	str	r2, [r0, #8]
 800a298:	e557      	b.n	8009d4a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));
 800a29a:	219e      	movs	r1, #158	; 0x9e
 800a29c:	481a      	ldr	r0, [pc, #104]	; (800a308 <HAL_RCCEx_PeriphCLKConfig+0x788>)
 800a29e:	f7f8 fa89 	bl	80027b4 <assert_failed>
 800a2a2:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800a2a4:	6823      	ldr	r3, [r4, #0]
 800a2a6:	e4a7      	b.n	8009bf8 <HAL_RCCEx_PeriphCLKConfig+0x78>
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
 800a2a8:	218a      	movs	r1, #138	; 0x8a
 800a2aa:	4817      	ldr	r0, [pc, #92]	; (800a308 <HAL_RCCEx_PeriphCLKConfig+0x788>)
 800a2ac:	f7f8 fa82 	bl	80027b4 <assert_failed>
 800a2b0:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 800a2b2:	6823      	ldr	r3, [r4, #0]
 800a2b4:	e489      	b.n	8009bca <HAL_RCCEx_PeriphCLKConfig+0x4a>
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
 800a2b6:	21f3      	movs	r1, #243	; 0xf3
 800a2b8:	4813      	ldr	r0, [pc, #76]	; (800a308 <HAL_RCCEx_PeriphCLKConfig+0x788>)
 800a2ba:	f7f8 fa7b 	bl	80027b4 <assert_failed>
 800a2be:	6ba7      	ldr	r7, [r4, #56]	; 0x38
 800a2c0:	6823      	ldr	r3, [r4, #0]
 800a2c2:	e550      	b.n	8009d66 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
 800a2c4:	f240 1175 	movw	r1, #373	; 0x175
 800a2c8:	480f      	ldr	r0, [pc, #60]	; (800a308 <HAL_RCCEx_PeriphCLKConfig+0x788>)
 800a2ca:	f7f8 fa73 	bl	80027b4 <assert_failed>
 800a2ce:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 800a2d0:	6823      	ldr	r3, [r4, #0]
 800a2d2:	e61a      	b.n	8009f0a <HAL_RCCEx_PeriphCLKConfig+0x38a>
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));
 800a2d4:	f240 117f 	movw	r1, #383	; 0x17f
 800a2d8:	480b      	ldr	r0, [pc, #44]	; (800a308 <HAL_RCCEx_PeriphCLKConfig+0x788>)
 800a2da:	f7f8 fa6b 	bl	80027b4 <assert_failed>
 800a2de:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 800a2e0:	6823      	ldr	r3, [r4, #0]
 800a2e2:	e621      	b.n	8009f28 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
 800a2e4:	f240 11a1 	movw	r1, #417	; 0x1a1
 800a2e8:	4807      	ldr	r0, [pc, #28]	; (800a308 <HAL_RCCEx_PeriphCLKConfig+0x788>)
 800a2ea:	f7f8 fa63 	bl	80027b4 <assert_failed>
 800a2ee:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 800a2f2:	6823      	ldr	r3, [r4, #0]
 800a2f4:	e63f      	b.n	8009f76 <HAL_RCCEx_PeriphCLKConfig+0x3f6>
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));
 800a2f6:	f44f 71d6 	mov.w	r1, #428	; 0x1ac
 800a2fa:	4803      	ldr	r0, [pc, #12]	; (800a308 <HAL_RCCEx_PeriphCLKConfig+0x788>)
 800a2fc:	f7f8 fa5a 	bl	80027b4 <assert_failed>
 800a300:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 800a304:	6823      	ldr	r3, [r4, #0]
 800a306:	e646      	b.n	8009f96 <HAL_RCCEx_PeriphCLKConfig+0x416>
 800a308:	08024b2c 	.word	0x08024b2c
 800a30c:	40023800 	.word	0x40023800
 800a310:	001c0300 	.word	0x001c0300
 800a314:	0ffffcff 	.word	0x0ffffcff
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
 800a318:	f44f 71db 	mov.w	r1, #438	; 0x1b6
 800a31c:	4886      	ldr	r0, [pc, #536]	; (800a538 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800a31e:	f7f8 fa49 	bl	80027b4 <assert_failed>
 800a322:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88
 800a326:	6823      	ldr	r3, [r4, #0]
 800a328:	e645      	b.n	8009fb6 <HAL_RCCEx_PeriphCLKConfig+0x436>
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));
 800a32a:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 800a32e:	4882      	ldr	r0, [pc, #520]	; (800a538 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800a330:	f7f8 fa40 	bl	80027b4 <assert_failed>
 800a334:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 800a338:	e64d      	b.n	8009fd6 <HAL_RCCEx_PeriphCLKConfig+0x456>
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 800a33a:	f240 1125 	movw	r1, #293	; 0x125
 800a33e:	487e      	ldr	r0, [pc, #504]	; (800a538 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800a340:	f7f8 fa38 	bl	80027b4 <assert_failed>
 800a344:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800a346:	6823      	ldr	r3, [r4, #0]
 800a348:	e567      	b.n	8009e1a <HAL_RCCEx_PeriphCLKConfig+0x29a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
 800a34a:	f44f 71ee 	mov.w	r1, #476	; 0x1dc
 800a34e:	487a      	ldr	r0, [pc, #488]	; (800a538 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800a350:	f7f8 fa30 	bl	80027b4 <assert_failed>
 800a354:	e70b      	b.n	800a16e <HAL_RCCEx_PeriphCLKConfig+0x5ee>
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 800a356:	f240 112f 	movw	r1, #303	; 0x12f
 800a35a:	4877      	ldr	r0, [pc, #476]	; (800a538 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800a35c:	f7f8 fa2a 	bl	80027b4 <assert_failed>
 800a360:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800a362:	6823      	ldr	r3, [r4, #0]
 800a364:	e568      	b.n	8009e38 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 800a366:	f240 1139 	movw	r1, #313	; 0x139
 800a36a:	4873      	ldr	r0, [pc, #460]	; (800a538 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800a36c:	f7f8 fa22 	bl	80027b4 <assert_failed>
 800a370:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800a372:	6823      	ldr	r3, [r4, #0]
 800a374:	e56f      	b.n	8009e56 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
 800a376:	f240 1197 	movw	r1, #407	; 0x197
 800a37a:	486f      	ldr	r0, [pc, #444]	; (800a538 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800a37c:	f7f8 fa1a 	bl	80027b4 <assert_failed>
 800a380:	6f61      	ldr	r1, [r4, #116]	; 0x74
 800a382:	6823      	ldr	r3, [r4, #0]
 800a384:	e5e7      	b.n	8009f56 <HAL_RCCEx_PeriphCLKConfig+0x3d6>
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));
 800a386:	f240 116b 	movw	r1, #363	; 0x16b
 800a38a:	486b      	ldr	r0, [pc, #428]	; (800a538 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800a38c:	f7f8 fa12 	bl	80027b4 <assert_failed>
 800a390:	6e21      	ldr	r1, [r4, #96]	; 0x60
 800a392:	6823      	ldr	r3, [r4, #0]
 800a394:	e5aa      	b.n	8009eec <HAL_RCCEx_PeriphCLKConfig+0x36c>
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 800a396:	f240 1143 	movw	r1, #323	; 0x143
 800a39a:	4867      	ldr	r0, [pc, #412]	; (800a538 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800a39c:	f7f8 fa0a 	bl	80027b4 <assert_failed>
 800a3a0:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800a3a2:	6823      	ldr	r3, [r4, #0]
 800a3a4:	e566      	b.n	8009e74 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 800a3a6:	f240 114d 	movw	r1, #333	; 0x14d
 800a3aa:	4863      	ldr	r0, [pc, #396]	; (800a538 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800a3ac:	f7f8 fa02 	bl	80027b4 <assert_failed>
 800a3b0:	6d61      	ldr	r1, [r4, #84]	; 0x54
 800a3b2:	6823      	ldr	r3, [r4, #0]
 800a3b4:	e56d      	b.n	8009e92 <HAL_RCCEx_PeriphCLKConfig+0x312>
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));
 800a3b6:	f240 1157 	movw	r1, #343	; 0x157
 800a3ba:	485f      	ldr	r0, [pc, #380]	; (800a538 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800a3bc:	f7f8 f9fa 	bl	80027b4 <assert_failed>
 800a3c0:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800a3c2:	6823      	ldr	r3, [r4, #0]
 800a3c4:	e574      	b.n	8009eb0 <HAL_RCCEx_PeriphCLKConfig+0x330>
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));
 800a3c6:	f240 1161 	movw	r1, #353	; 0x161
 800a3ca:	485b      	ldr	r0, [pc, #364]	; (800a538 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800a3cc:	f7f8 f9f2 	bl	80027b4 <assert_failed>
 800a3d0:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800a3d2:	6823      	ldr	r3, [r4, #0]
 800a3d4:	e57b      	b.n	8009ece <HAL_RCCEx_PeriphCLKConfig+0x34e>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 800a3d6:	68e3      	ldr	r3, [r4, #12]
 800a3d8:	3b02      	subs	r3, #2
 800a3da:	2b0d      	cmp	r3, #13
 800a3dc:	d851      	bhi.n	800a482 <HAL_RCCEx_PeriphCLKConfig+0x902>
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));
 800a3de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a3e0:	1e5e      	subs	r6, r3, #1
 800a3e2:	2e1f      	cmp	r6, #31
 800a3e4:	d845      	bhi.n	800a472 <HAL_RCCEx_PeriphCLKConfig+0x8f2>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800a3e6:	4a55      	ldr	r2, [pc, #340]	; (800a53c <HAL_RCCEx_PeriphCLKConfig+0x9bc>)
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800a3e8:	6860      	ldr	r0, [r4, #4]
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800a3ea:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800a3ee:	f8d2 7084 	ldr.w	r7, [r2, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800a3f2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800a3f6:	68e1      	ldr	r1, [r4, #12]
 800a3f8:	f007 47e0 	and.w	r7, r7, #1879048192	; 0x70000000
 800a3fc:	433b      	orrs	r3, r7
 800a3fe:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 800a402:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800a406:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800a40a:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 800a40e:	f023 031f 	bic.w	r3, r3, #31
 800a412:	4333      	orrs	r3, r6
 800a414:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800a418:	6823      	ldr	r3, [r4, #0]
 800a41a:	e6bd      	b.n	800a198 <HAL_RCCEx_PeriphCLKConfig+0x618>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 800a41c:	68a7      	ldr	r7, [r4, #8]
 800a41e:	1eba      	subs	r2, r7, #2
 800a420:	2a05      	cmp	r2, #5
 800a422:	d84f      	bhi.n	800a4c4 <HAL_RCCEx_PeriphCLKConfig+0x944>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800a424:	4945      	ldr	r1, [pc, #276]	; (800a53c <HAL_RCCEx_PeriphCLKConfig+0x9bc>)
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800a426:	6860      	ldr	r0, [r4, #4]
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800a428:	f8d1 2084 	ldr.w	r2, [r1, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800a42c:	f8d1 6084 	ldr.w	r6, [r1, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800a430:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 800a434:	f006 6670 	and.w	r6, r6, #251658240	; 0xf000000
 800a438:	4332      	orrs	r2, r6
 800a43a:	ea42 1280 	orr.w	r2, r2, r0, lsl #6
 800a43e:	ea42 7207 	orr.w	r2, r2, r7, lsl #28
 800a442:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84
 800a446:	e699      	b.n	800a17c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a448:	4617      	mov	r7, r2
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a44a:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 800a44e:	f7fa fc35 	bl	8004cbc <HAL_GetTick>
 800a452:	4681      	mov	r9, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a454:	e006      	b.n	800a464 <HAL_RCCEx_PeriphCLKConfig+0x8e4>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a456:	f7fa fc31 	bl	8004cbc <HAL_GetTick>
 800a45a:	eba0 0009 	sub.w	r0, r0, r9
 800a45e:	4540      	cmp	r0, r8
 800a460:	f63f ae5e 	bhi.w	800a120 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a464:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a466:	079b      	lsls	r3, r3, #30
 800a468:	d5f5      	bpl.n	800a456 <HAL_RCCEx_PeriphCLKConfig+0x8d6>
 800a46a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800a46c:	f403 7040 	and.w	r0, r3, #768	; 0x300
 800a470:	e462      	b.n	8009d38 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));
 800a472:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800a476:	4830      	ldr	r0, [pc, #192]	; (800a538 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800a478:	f7f8 f99c 	bl	80027b4 <assert_failed>
 800a47c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a47e:	1e5e      	subs	r6, r3, #1
 800a480:	e7b1      	b.n	800a3e6 <HAL_RCCEx_PeriphCLKConfig+0x866>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 800a482:	f44f 71f9 	mov.w	r1, #498	; 0x1f2
 800a486:	482c      	ldr	r0, [pc, #176]	; (800a538 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800a488:	f7f8 f994 	bl	80027b4 <assert_failed>
 800a48c:	e7a7      	b.n	800a3de <HAL_RCCEx_PeriphCLKConfig+0x85e>
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 800a48e:	f240 2107 	movw	r1, #519	; 0x207
 800a492:	4829      	ldr	r0, [pc, #164]	; (800a538 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800a494:	f7f8 f98e 	bl	80027b4 <assert_failed>
 800a498:	6927      	ldr	r7, [r4, #16]
 800a49a:	6823      	ldr	r3, [r4, #0]
 800a49c:	e682      	b.n	800a1a4 <HAL_RCCEx_PeriphCLKConfig+0x624>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 800a49e:	f44f 7106 	mov.w	r1, #536	; 0x218
 800a4a2:	4825      	ldr	r0, [pc, #148]	; (800a538 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800a4a4:	f7f8 f986 	bl	80027b4 <assert_failed>
 800a4a8:	68e2      	ldr	r2, [r4, #12]
 800a4aa:	e69c      	b.n	800a1e6 <HAL_RCCEx_PeriphCLKConfig+0x666>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 800a4ac:	f240 2117 	movw	r1, #535	; 0x217
 800a4b0:	4821      	ldr	r0, [pc, #132]	; (800a538 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800a4b2:	f7f8 f97f 	bl	80027b4 <assert_failed>
 800a4b6:	e691      	b.n	800a1dc <HAL_RCCEx_PeriphCLKConfig+0x65c>
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 800a4b8:	f240 2116 	movw	r1, #534	; 0x216
 800a4bc:	481e      	ldr	r0, [pc, #120]	; (800a538 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800a4be:	f7f8 f979 	bl	80027b4 <assert_failed>
 800a4c2:	e686      	b.n	800a1d2 <HAL_RCCEx_PeriphCLKConfig+0x652>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 800a4c4:	f44f 71f1 	mov.w	r1, #482	; 0x1e2
 800a4c8:	481b      	ldr	r0, [pc, #108]	; (800a538 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800a4ca:	f7f8 f973 	bl	80027b4 <assert_failed>
 800a4ce:	68a7      	ldr	r7, [r4, #8]
 800a4d0:	6823      	ldr	r3, [r4, #0]
 800a4d2:	e7a7      	b.n	800a424 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
 800a4d4:	6a26      	ldr	r6, [r4, #32]
 800a4d6:	2e03      	cmp	r6, #3
 800a4d8:	d826      	bhi.n	800a528 <HAL_RCCEx_PeriphCLKConfig+0x9a8>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800a4da:	4918      	ldr	r1, [pc, #96]	; (800a53c <HAL_RCCEx_PeriphCLKConfig+0x9bc>)
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800a4dc:	6965      	ldr	r5, [r4, #20]
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800a4de:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800a4e2:	f8d1 0088 	ldr.w	r0, [r1, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800a4e6:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
 800a4ea:	f000 40e0 	and.w	r0, r0, #1879048192	; 0x70000000
 800a4ee:	4302      	orrs	r2, r0
 800a4f0:	ea42 1285 	orr.w	r2, r2, r5, lsl #6
 800a4f4:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 800a4f8:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
 800a4fc:	e5d5      	b.n	800a0aa <HAL_RCCEx_PeriphCLKConfig+0x52a>
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));
 800a4fe:	f240 214f 	movw	r1, #591	; 0x24f
 800a502:	480d      	ldr	r0, [pc, #52]	; (800a538 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800a504:	f7f8 f956 	bl	80027b4 <assert_failed>
 800a508:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800a50a:	1e59      	subs	r1, r3, #1
 800a50c:	e5ab      	b.n	800a066 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
 800a50e:	f240 214d 	movw	r1, #589	; 0x24d
 800a512:	4809      	ldr	r0, [pc, #36]	; (800a538 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800a514:	f7f8 f94e 	bl	80027b4 <assert_failed>
 800a518:	e5a0      	b.n	800a05c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));
 800a51a:	4807      	ldr	r0, [pc, #28]	; (800a538 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800a51c:	f240 2172 	movw	r1, #626	; 0x272
 800a520:	f7f8 f948 	bl	80027b4 <assert_failed>
 800a524:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800a526:	e5d0      	b.n	800a0ca <HAL_RCCEx_PeriphCLKConfig+0x54a>
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
 800a528:	f240 2162 	movw	r1, #610	; 0x262
 800a52c:	4802      	ldr	r0, [pc, #8]	; (800a538 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800a52e:	f7f8 f941 	bl	80027b4 <assert_failed>
 800a532:	6a26      	ldr	r6, [r4, #32]
 800a534:	6823      	ldr	r3, [r4, #0]
 800a536:	e7d0      	b.n	800a4da <HAL_RCCEx_PeriphCLKConfig+0x95a>
 800a538:	08024b2c 	.word	0x08024b2c
 800a53c:	40023800 	.word	0x40023800

0800a540 <HAL_RNG_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 800a540:	b1f8      	cbz	r0, 800a582 <HAL_RNG_Init+0x42>
  {
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_RNG_ALL_INSTANCE(hrng->Instance));
 800a542:	6802      	ldr	r2, [r0, #0]
{
 800a544:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_RNG_ALL_INSTANCE(hrng->Instance));
 800a546:	4b10      	ldr	r3, [pc, #64]	; (800a588 <HAL_RNG_Init+0x48>)
 800a548:	4604      	mov	r4, r0
 800a54a:	429a      	cmp	r2, r3
 800a54c:	d003      	beq.n	800a556 <HAL_RNG_Init+0x16>
 800a54e:	21a3      	movs	r1, #163	; 0xa3
 800a550:	480e      	ldr	r0, [pc, #56]	; (800a58c <HAL_RNG_Init+0x4c>)
 800a552:	f7f8 f92f 	bl	80027b4 <assert_failed>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 800a556:	7963      	ldrb	r3, [r4, #5]
 800a558:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800a55c:	b163      	cbz	r3, 800a578 <HAL_RNG_Init+0x38>
  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 800a55e:	6821      	ldr	r1, [r4, #0]
  hrng->State = HAL_RNG_STATE_BUSY;
 800a560:	2302      	movs	r3, #2

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 800a562:	2200      	movs	r2, #0
  hrng->State = HAL_RNG_STATE_READY;
 800a564:	2501      	movs	r5, #1
  hrng->State = HAL_RNG_STATE_BUSY;
 800a566:	7163      	strb	r3, [r4, #5]
  __HAL_RNG_ENABLE(hrng);
 800a568:	680b      	ldr	r3, [r1, #0]

  /* Return function status */
  return HAL_OK;
 800a56a:	4610      	mov	r0, r2
  __HAL_RNG_ENABLE(hrng);
 800a56c:	f043 0304 	orr.w	r3, r3, #4
 800a570:	600b      	str	r3, [r1, #0]
  hrng->State = HAL_RNG_STATE_READY;
 800a572:	7165      	strb	r5, [r4, #5]
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 800a574:	60a2      	str	r2, [r4, #8]
}
 800a576:	bd38      	pop	{r3, r4, r5, pc}
    hrng->Lock = HAL_UNLOCKED;
 800a578:	7122      	strb	r2, [r4, #4]
    HAL_RNG_MspInit(hrng);
 800a57a:	4620      	mov	r0, r4
 800a57c:	f7f9 f916 	bl	80037ac <HAL_RNG_MspInit>
 800a580:	e7ed      	b.n	800a55e <HAL_RNG_Init+0x1e>
    return HAL_ERROR;
 800a582:	2001      	movs	r0, #1
}
 800a584:	4770      	bx	lr
 800a586:	bf00      	nop
 800a588:	50060800 	.word	0x50060800
 800a58c:	08024b68 	.word	0x08024b68

0800a590 <SPI_WaitFifoStateUntilTimeout.part.1>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 800a590:	4603      	mov	r3, r0
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a592:	e9d0 2000 	ldrd	r2, r0, [r0]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a596:	6851      	ldr	r1, [r2, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a598:	f5b0 7f82 	cmp.w	r0, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a59c:	f021 01e0 	bic.w	r1, r1, #224	; 0xe0
 800a5a0:	6051      	str	r1, [r2, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a5a2:	d013      	beq.n	800a5cc <SPI_WaitFifoStateUntilTimeout.part.1+0x3c>
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a5a4:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800a5a6:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 800a5aa:	d107      	bne.n	800a5bc <SPI_WaitFifoStateUntilTimeout.part.1+0x2c>
        {
          SPI_RESET_CRC(hspi);
 800a5ac:	6811      	ldr	r1, [r2, #0]
 800a5ae:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
 800a5b2:	6011      	str	r1, [r2, #0]
 800a5b4:	6811      	ldr	r1, [r2, #0]
 800a5b6:	f441 5100 	orr.w	r1, r1, #8192	; 0x2000
 800a5ba:	6011      	str	r1, [r2, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a5bc:	2101      	movs	r1, #1

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a5be:	2200      	movs	r2, #0
      }
    }
  }

  return HAL_OK;
}
 800a5c0:	2003      	movs	r0, #3
        hspi->State = HAL_SPI_STATE_READY;
 800a5c2:	f883 105d 	strb.w	r1, [r3, #93]	; 0x5d
        __HAL_UNLOCK(hspi);
 800a5c6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
}
 800a5ca:	4770      	bx	lr
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a5cc:	6899      	ldr	r1, [r3, #8]
 800a5ce:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800a5d2:	d002      	beq.n	800a5da <SPI_WaitFifoStateUntilTimeout.part.1+0x4a>
 800a5d4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800a5d8:	d1e4      	bne.n	800a5a4 <SPI_WaitFifoStateUntilTimeout.part.1+0x14>
          __HAL_SPI_DISABLE(hspi);
 800a5da:	6811      	ldr	r1, [r2, #0]
 800a5dc:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 800a5e0:	6011      	str	r1, [r2, #0]
 800a5e2:	e7df      	b.n	800a5a4 <SPI_WaitFifoStateUntilTimeout.part.1+0x14>

0800a5e4 <SPI_WaitFlagStateUntilTimeout.constprop.9>:
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 800a5e4:	b570      	push	{r4, r5, r6, lr}
 800a5e6:	4605      	mov	r5, r0
 800a5e8:	460c      	mov	r4, r1
 800a5ea:	4616      	mov	r6, r2
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a5ec:	682b      	ldr	r3, [r5, #0]
 800a5ee:	e001      	b.n	800a5f4 <SPI_WaitFlagStateUntilTimeout.constprop.9+0x10>
    if (Timeout != HAL_MAX_DELAY)
 800a5f0:	1c62      	adds	r2, r4, #1
 800a5f2:	d104      	bne.n	800a5fe <SPI_WaitFlagStateUntilTimeout.constprop.9+0x1a>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a5f4:	6898      	ldr	r0, [r3, #8]
 800a5f6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a5fa:	d1f9      	bne.n	800a5f0 <SPI_WaitFlagStateUntilTimeout.constprop.9+0xc>
}
 800a5fc:	bd70      	pop	{r4, r5, r6, pc}
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800a5fe:	f7fa fb5d 	bl	8004cbc <HAL_GetTick>
 800a602:	1b80      	subs	r0, r0, r6
 800a604:	4284      	cmp	r4, r0
 800a606:	d8f1      	bhi.n	800a5ec <SPI_WaitFlagStateUntilTimeout.constprop.9+0x8>
 800a608:	4628      	mov	r0, r5
}
 800a60a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a60e:	f7ff bfbf 	b.w	800a590 <SPI_WaitFifoStateUntilTimeout.part.1>
 800a612:	bf00      	nop

0800a614 <SPI_WaitFifoStateUntilTimeout.constprop.10>:
  * @param  State Fifo state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 800a614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a616:	4606      	mov	r6, r0
 800a618:	460c      	mov	r4, r1
 800a61a:	4615      	mov	r5, r2
 800a61c:	461f      	mov	r7, r3
                                                       uint32_t Timeout, uint32_t Tickstart)
{
  while ((hspi->Instance->SR & Fifo) != State)
 800a61e:	6831      	ldr	r1, [r6, #0]
 800a620:	e005      	b.n	800a62e <SPI_WaitFifoStateUntilTimeout.constprop.10+0x1a>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800a622:	f5b4 6fc0 	cmp.w	r4, #1536	; 0x600
 800a626:	d100      	bne.n	800a62a <SPI_WaitFifoStateUntilTimeout.constprop.10+0x16>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 800a628:	7b0a      	ldrb	r2, [r1, #12]
    }

    if (Timeout != HAL_MAX_DELAY)
 800a62a:	1c6b      	adds	r3, r5, #1
 800a62c:	d103      	bne.n	800a636 <SPI_WaitFifoStateUntilTimeout.constprop.10+0x22>
  while ((hspi->Instance->SR & Fifo) != State)
 800a62e:	6888      	ldr	r0, [r1, #8]
 800a630:	4020      	ands	r0, r4
 800a632:	d1f6      	bne.n	800a622 <SPI_WaitFifoStateUntilTimeout.constprop.10+0xe>
      }
    }
  }

  return HAL_OK;
}
 800a634:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800a636:	f7fa fb41 	bl	8004cbc <HAL_GetTick>
 800a63a:	1bc0      	subs	r0, r0, r7
 800a63c:	4285      	cmp	r5, r0
 800a63e:	d8ee      	bhi.n	800a61e <SPI_WaitFifoStateUntilTimeout.constprop.10+0xa>
 800a640:	4630      	mov	r0, r6
}
 800a642:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a646:	f7ff bfa3 	b.w	800a590 <SPI_WaitFifoStateUntilTimeout.part.1>
 800a64a:	bf00      	nop

0800a64c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a64c:	b570      	push	{r4, r5, r6, lr}
 800a64e:	460d      	mov	r5, r1
 800a650:	4616      	mov	r6, r2
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a652:	4613      	mov	r3, r2
 800a654:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800a658:	462a      	mov	r2, r5
{
 800a65a:	4604      	mov	r4, r0
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a65c:	f7ff ffda 	bl	800a614 <SPI_WaitFifoStateUntilTimeout.constprop.10>
 800a660:	b970      	cbnz	r0, 800a680 <SPI_EndRxTxTransaction+0x34>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a662:	4632      	mov	r2, r6
 800a664:	4629      	mov	r1, r5
 800a666:	4620      	mov	r0, r4
 800a668:	f7ff ffbc 	bl	800a5e4 <SPI_WaitFlagStateUntilTimeout.constprop.9>
 800a66c:	b940      	cbnz	r0, 800a680 <SPI_EndRxTxTransaction+0x34>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a66e:	4633      	mov	r3, r6
 800a670:	462a      	mov	r2, r5
 800a672:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800a676:	4620      	mov	r0, r4
 800a678:	f7ff ffcc 	bl	800a614 <SPI_WaitFifoStateUntilTimeout.constprop.10>
 800a67c:	b900      	cbnz	r0, 800a680 <SPI_EndRxTxTransaction+0x34>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  return HAL_OK;
}
 800a67e:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a680:	6e23      	ldr	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 800a682:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a684:	f043 0320 	orr.w	r3, r3, #32
 800a688:	6623      	str	r3, [r4, #96]	; 0x60
}
 800a68a:	bd70      	pop	{r4, r5, r6, pc}

0800a68c <HAL_SPI_Init>:
  if (hspi == NULL)
 800a68c:	2800      	cmp	r0, #0
 800a68e:	f000 80f9 	beq.w	800a884 <HAL_SPI_Init+0x1f8>
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 800a692:	6802      	ldr	r2, [r0, #0]
 800a694:	4b94      	ldr	r3, [pc, #592]	; (800a8e8 <HAL_SPI_Init+0x25c>)
 800a696:	4995      	ldr	r1, [pc, #596]	; (800a8ec <HAL_SPI_Init+0x260>)
 800a698:	429a      	cmp	r2, r3
 800a69a:	bf18      	it	ne
 800a69c:	428a      	cmpne	r2, r1
 800a69e:	f501 318c 	add.w	r1, r1, #71680	; 0x11800
 800a6a2:	bf14      	ite	ne
 800a6a4:	2301      	movne	r3, #1
 800a6a6:	2300      	moveq	r3, #0
{
 800a6a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 800a6ac:	4d90      	ldr	r5, [pc, #576]	; (800a8f0 <HAL_SPI_Init+0x264>)
 800a6ae:	4604      	mov	r4, r0
 800a6b0:	4890      	ldr	r0, [pc, #576]	; (800a8f4 <HAL_SPI_Init+0x268>)
 800a6b2:	42aa      	cmp	r2, r5
 800a6b4:	bf0c      	ite	eq
 800a6b6:	2300      	moveq	r3, #0
 800a6b8:	f003 0301 	andne.w	r3, r3, #1
 800a6bc:	4282      	cmp	r2, r0
 800a6be:	bf0c      	ite	eq
 800a6c0:	2300      	moveq	r3, #0
 800a6c2:	f003 0301 	andne.w	r3, r3, #1
 800a6c6:	428a      	cmp	r2, r1
 800a6c8:	bf0c      	ite	eq
 800a6ca:	2300      	moveq	r3, #0
 800a6cc:	f003 0301 	andne.w	r3, r3, #1
 800a6d0:	b11b      	cbz	r3, 800a6da <HAL_SPI_Init+0x4e>
 800a6d2:	4b89      	ldr	r3, [pc, #548]	; (800a8f8 <HAL_SPI_Init+0x26c>)
 800a6d4:	429a      	cmp	r2, r3
 800a6d6:	f040 80ee 	bne.w	800a8b6 <HAL_SPI_Init+0x22a>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 800a6da:	6863      	ldr	r3, [r4, #4]
 800a6dc:	b13b      	cbz	r3, 800a6ee <HAL_SPI_Init+0x62>
 800a6de:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a6e2:	d004      	beq.n	800a6ee <HAL_SPI_Init+0x62>
 800a6e4:	f240 1145 	movw	r1, #325	; 0x145
 800a6e8:	4884      	ldr	r0, [pc, #528]	; (800a8fc <HAL_SPI_Init+0x270>)
 800a6ea:	f7f8 f863 	bl	80027b4 <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 800a6ee:	68a3      	ldr	r3, [r4, #8]
 800a6f0:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 800a6f4:	d003      	beq.n	800a6fe <HAL_SPI_Init+0x72>
 800a6f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a6fa:	f040 80c5 	bne.w	800a888 <HAL_SPI_Init+0x1fc>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 800a6fe:	68e2      	ldr	r2, [r4, #12]
 800a700:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
 800a704:	f422 7040 	bic.w	r0, r2, #768	; 0x300
 800a708:	f422 6110 	bic.w	r1, r2, #2304	; 0x900
 800a70c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800a710:	bf18      	it	ne
 800a712:	f5b0 6f00 	cmpne.w	r0, #2048	; 0x800
 800a716:	bf14      	ite	ne
 800a718:	2301      	movne	r3, #1
 800a71a:	2300      	moveq	r3, #0
 800a71c:	f5b2 6f70 	cmp.w	r2, #3840	; 0xf00
 800a720:	bf0c      	ite	eq
 800a722:	2300      	moveq	r3, #0
 800a724:	f003 0301 	andne.w	r3, r3, #1
 800a728:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800a72c:	bf0c      	ite	eq
 800a72e:	2300      	moveq	r3, #0
 800a730:	f003 0301 	andne.w	r3, r3, #1
 800a734:	b12b      	cbz	r3, 800a742 <HAL_SPI_Init+0xb6>
 800a736:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a73a:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 800a73e:	f040 80cc 	bne.w	800a8da <HAL_SPI_Init+0x24e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 800a742:	69a3      	ldr	r3, [r4, #24]
 800a744:	f433 7200 	bics.w	r2, r3, #512	; 0x200
 800a748:	d003      	beq.n	800a752 <HAL_SPI_Init+0xc6>
 800a74a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800a74e:	f040 80a1 	bne.w	800a894 <HAL_SPI_Init+0x208>
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
 800a752:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a754:	f033 0308 	bics.w	r3, r3, #8
 800a758:	d17f      	bne.n	800a85a <HAL_SPI_Init+0x1ce>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800a75a:	69e3      	ldr	r3, [r4, #28]
 800a75c:	f023 0318 	bic.w	r3, r3, #24
 800a760:	2b20      	cmp	r3, #32
 800a762:	d002      	beq.n	800a76a <HAL_SPI_Init+0xde>
 800a764:	2b00      	cmp	r3, #0
 800a766:	f040 80b2 	bne.w	800a8ce <HAL_SPI_Init+0x242>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 800a76a:	6a23      	ldr	r3, [r4, #32]
 800a76c:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800a770:	d169      	bne.n	800a846 <HAL_SPI_Init+0x1ba>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 800a772:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a774:	f033 0210 	bics.w	r2, r3, #16
 800a778:	d17b      	bne.n	800a872 <HAL_SPI_Init+0x1e6>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800a77a:	b943      	cbnz	r3, 800a78e <HAL_SPI_Init+0x102>
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 800a77c:	6923      	ldr	r3, [r4, #16]
 800a77e:	f033 0302 	bics.w	r3, r3, #2
 800a782:	f040 809e 	bne.w	800a8c2 <HAL_SPI_Init+0x236>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 800a786:	6963      	ldr	r3, [r4, #20]
 800a788:	2b01      	cmp	r3, #1
 800a78a:	f200 808e 	bhi.w	800a8aa <HAL_SPI_Init+0x21e>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a78e:	2200      	movs	r2, #0
  if (hspi->State == HAL_SPI_STATE_RESET)
 800a790:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a794:	62a2      	str	r2, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 800a796:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	d04d      	beq.n	800a83a <HAL_SPI_Init+0x1ae>
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a79e:	68e7      	ldr	r7, [r4, #12]
  hspi->State = HAL_SPI_STATE_BUSY;
 800a7a0:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 800a7a2:	6822      	ldr	r2, [r4, #0]
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800a7a4:	f5b7 6fe0 	cmp.w	r7, #1792	; 0x700
  hspi->State = HAL_SPI_STATE_BUSY;
 800a7a8:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800a7ac:	f427 6100 	bic.w	r1, r7, #2048	; 0x800
  __HAL_SPI_DISABLE(hspi);
 800a7b0:	6813      	ldr	r3, [r2, #0]
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800a7b2:	bf94      	ite	ls
 800a7b4:	f44f 5580 	movls.w	r5, #4096	; 0x1000
 800a7b8:	2500      	movhi	r5, #0
  __HAL_SPI_DISABLE(hspi);
 800a7ba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800a7be:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
  __HAL_SPI_DISABLE(hspi);
 800a7c2:	6013      	str	r3, [r2, #0]
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800a7c4:	d135      	bne.n	800a832 <HAL_SPI_Init+0x1a6>
 800a7c6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800a7c8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800a7ca:	b92b      	cbnz	r3, 800a7d8 <HAL_SPI_Init+0x14c>
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a7cc:	f5b7 6fe0 	cmp.w	r7, #1792	; 0x700
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 800a7d0:	bf8c      	ite	hi
 800a7d2:	2302      	movhi	r3, #2
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800a7d4:	2301      	movls	r3, #1
 800a7d6:	6323      	str	r3, [r4, #48]	; 0x30
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800a7d8:	68a1      	ldr	r1, [r4, #8]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a7da:	f04f 0800 	mov.w	r8, #0
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800a7de:	6863      	ldr	r3, [r4, #4]
 800a7e0:	6920      	ldr	r0, [r4, #16]
 800a7e2:	430b      	orrs	r3, r1
 800a7e4:	6961      	ldr	r1, [r4, #20]
 800a7e6:	4303      	orrs	r3, r0
 800a7e8:	430b      	orrs	r3, r1
 800a7ea:	e9d4 0106 	ldrd	r0, r1, [r4, #24]
 800a7ee:	430b      	orrs	r3, r1
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800a7f0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800a7f2:	ea4f 4c10 	mov.w	ip, r0, lsr #16
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800a7f6:	f400 7e00 	and.w	lr, r0, #512	; 0x200
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800a7fa:	430f      	orrs	r7, r1
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800a7fc:	6a21      	ldr	r1, [r4, #32]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800a7fe:	f00c 0c04 	and.w	ip, ip, #4
  return HAL_OK;
 800a802:	4640      	mov	r0, r8
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800a804:	430b      	orrs	r3, r1
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800a806:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a808:	430f      	orrs	r7, r1
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800a80a:	ea43 030e 	orr.w	r3, r3, lr
  hspi->State     = HAL_SPI_STATE_READY;
 800a80e:	f04f 0e01 	mov.w	lr, #1
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800a812:	ea47 070c 	orr.w	r7, r7, ip
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800a816:	4333      	orrs	r3, r6
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800a818:	433d      	orrs	r5, r7
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800a81a:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800a81c:	6055      	str	r5, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a81e:	69d3      	ldr	r3, [r2, #28]
 800a820:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a824:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a826:	f8c4 8060 	str.w	r8, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800a82a:	f884 e05d 	strb.w	lr, [r4, #93]	; 0x5d
}
 800a82e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a832:	2300      	movs	r3, #0
 800a834:	461e      	mov	r6, r3
 800a836:	62a3      	str	r3, [r4, #40]	; 0x28
 800a838:	e7c6      	b.n	800a7c8 <HAL_SPI_Init+0x13c>
    hspi->Lock = HAL_UNLOCKED;
 800a83a:	f884 205c 	strb.w	r2, [r4, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 800a83e:	4620      	mov	r0, r4
 800a840:	f7f8 ffca 	bl	80037d8 <HAL_SPI_MspInit>
 800a844:	e7ab      	b.n	800a79e <HAL_SPI_Init+0x112>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 800a846:	f240 114b 	movw	r1, #331	; 0x14b
 800a84a:	482c      	ldr	r0, [pc, #176]	; (800a8fc <HAL_SPI_Init+0x270>)
 800a84c:	f7f7 ffb2 	bl	80027b4 <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 800a850:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a852:	f033 0210 	bics.w	r2, r3, #16
 800a856:	d090      	beq.n	800a77a <HAL_SPI_Init+0xee>
 800a858:	e00b      	b.n	800a872 <HAL_SPI_Init+0x1e6>
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
 800a85a:	f240 1149 	movw	r1, #329	; 0x149
 800a85e:	4827      	ldr	r0, [pc, #156]	; (800a8fc <HAL_SPI_Init+0x270>)
 800a860:	f7f7 ffa8 	bl	80027b4 <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800a864:	69e3      	ldr	r3, [r4, #28]
 800a866:	f023 0318 	bic.w	r3, r3, #24
 800a86a:	2b20      	cmp	r3, #32
 800a86c:	f47f af7a 	bne.w	800a764 <HAL_SPI_Init+0xd8>
 800a870:	e77b      	b.n	800a76a <HAL_SPI_Init+0xde>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 800a872:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 800a876:	4821      	ldr	r0, [pc, #132]	; (800a8fc <HAL_SPI_Init+0x270>)
 800a878:	f7f7 ff9c 	bl	80027b4 <assert_failed>
 800a87c:	6a63      	ldr	r3, [r4, #36]	; 0x24
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d185      	bne.n	800a78e <HAL_SPI_Init+0x102>
 800a882:	e77b      	b.n	800a77c <HAL_SPI_Init+0xf0>
    return HAL_ERROR;
 800a884:	2001      	movs	r0, #1
}
 800a886:	4770      	bx	lr
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 800a888:	f44f 71a3 	mov.w	r1, #326	; 0x146
 800a88c:	481b      	ldr	r0, [pc, #108]	; (800a8fc <HAL_SPI_Init+0x270>)
 800a88e:	f7f7 ff91 	bl	80027b4 <assert_failed>
 800a892:	e734      	b.n	800a6fe <HAL_SPI_Init+0x72>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 800a894:	f44f 71a4 	mov.w	r1, #328	; 0x148
 800a898:	4818      	ldr	r0, [pc, #96]	; (800a8fc <HAL_SPI_Init+0x270>)
 800a89a:	f7f7 ff8b 	bl	80027b4 <assert_failed>
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
 800a89e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a8a0:	f033 0308 	bics.w	r3, r3, #8
 800a8a4:	f43f af59 	beq.w	800a75a <HAL_SPI_Init+0xce>
 800a8a8:	e7d7      	b.n	800a85a <HAL_SPI_Init+0x1ce>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 800a8aa:	f44f 71a8 	mov.w	r1, #336	; 0x150
 800a8ae:	4813      	ldr	r0, [pc, #76]	; (800a8fc <HAL_SPI_Init+0x270>)
 800a8b0:	f7f7 ff80 	bl	80027b4 <assert_failed>
 800a8b4:	e76b      	b.n	800a78e <HAL_SPI_Init+0x102>
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 800a8b6:	f44f 71a2 	mov.w	r1, #324	; 0x144
 800a8ba:	4810      	ldr	r0, [pc, #64]	; (800a8fc <HAL_SPI_Init+0x270>)
 800a8bc:	f7f7 ff7a 	bl	80027b4 <assert_failed>
 800a8c0:	e70b      	b.n	800a6da <HAL_SPI_Init+0x4e>
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 800a8c2:	f240 114f 	movw	r1, #335	; 0x14f
 800a8c6:	480d      	ldr	r0, [pc, #52]	; (800a8fc <HAL_SPI_Init+0x270>)
 800a8c8:	f7f7 ff74 	bl	80027b4 <assert_failed>
 800a8cc:	e75b      	b.n	800a786 <HAL_SPI_Init+0xfa>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800a8ce:	f44f 71a5 	mov.w	r1, #330	; 0x14a
 800a8d2:	480a      	ldr	r0, [pc, #40]	; (800a8fc <HAL_SPI_Init+0x270>)
 800a8d4:	f7f7 ff6e 	bl	80027b4 <assert_failed>
 800a8d8:	e747      	b.n	800a76a <HAL_SPI_Init+0xde>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 800a8da:	f240 1147 	movw	r1, #327	; 0x147
 800a8de:	4807      	ldr	r0, [pc, #28]	; (800a8fc <HAL_SPI_Init+0x270>)
 800a8e0:	f7f7 ff68 	bl	80027b4 <assert_failed>
 800a8e4:	e72d      	b.n	800a742 <HAL_SPI_Init+0xb6>
 800a8e6:	bf00      	nop
 800a8e8:	40013000 	.word	0x40013000
 800a8ec:	40003800 	.word	0x40003800
 800a8f0:	40003c00 	.word	0x40003c00
 800a8f4:	40013400 	.word	0x40013400
 800a8f8:	40015400 	.word	0x40015400
 800a8fc:	08024ba0 	.word	0x08024ba0

0800a900 <HAL_SPI_Transmit>:
{
 800a900:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a904:	461d      	mov	r5, r3
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 800a906:	6883      	ldr	r3, [r0, #8]
{
 800a908:	b082      	sub	sp, #8
 800a90a:	4604      	mov	r4, r0
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 800a90c:	f433 4300 	bics.w	r3, r3, #32768	; 0x8000
{
 800a910:	4688      	mov	r8, r1
 800a912:	4617      	mov	r7, r2
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 800a914:	f040 8081 	bne.w	800aa1a <HAL_SPI_Transmit+0x11a>
  __HAL_LOCK(hspi);
 800a918:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
 800a91c:	2b01      	cmp	r3, #1
 800a91e:	f000 8086 	beq.w	800aa2e <HAL_SPI_Transmit+0x12e>
 800a922:	2301      	movs	r3, #1
 800a924:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  tickstart = HAL_GetTick();
 800a928:	f7fa f9c8 	bl	8004cbc <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 800a92c:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
  tickstart = HAL_GetTick();
 800a930:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 800a932:	2b01      	cmp	r3, #1
 800a934:	d009      	beq.n	800a94a <HAL_SPI_Transmit+0x4a>
    errorcode = HAL_BUSY;
 800a936:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 800a938:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 800a93a:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 800a93c:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800a940:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 800a944:	b002      	add	sp, #8
 800a946:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if ((pData == NULL) || (Size == 0U))
 800a94a:	f1b8 0f00 	cmp.w	r8, #0
 800a94e:	d072      	beq.n	800aa36 <HAL_SPI_Transmit+0x136>
 800a950:	fab7 f387 	clz	r3, r7
 800a954:	095b      	lsrs	r3, r3, #5
 800a956:	2b00      	cmp	r3, #0
 800a958:	d16d      	bne.n	800aa36 <HAL_SPI_Transmit+0x136>
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a95a:	68a2      	ldr	r2, [r4, #8]
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a95c:	2103      	movs	r1, #3
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800a95e:	6423      	str	r3, [r4, #64]	; 0x40
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a960:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a964:	f884 105d 	strb.w	r1, [r4, #93]	; 0x5d
  hspi->RxXferSize  = 0U;
 800a968:	f8a4 3044 	strh.w	r3, [r4, #68]	; 0x44
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a96c:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800a96e:	f8c4 8038 	str.w	r8, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 800a972:	87e7      	strh	r7, [r4, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800a974:	87a7      	strh	r7, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800a976:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
  hspi->RxISR       = NULL;
 800a97a:	e9c4 3313 	strd	r3, r3, [r4, #76]	; 0x4c
 800a97e:	6823      	ldr	r3, [r4, #0]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a980:	d103      	bne.n	800a98a <HAL_SPI_Transmit+0x8a>
    SPI_1LINE_TX(hspi);
 800a982:	681a      	ldr	r2, [r3, #0]
 800a984:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a988:	601a      	str	r2, [r3, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a98a:	681a      	ldr	r2, [r3, #0]
 800a98c:	0652      	lsls	r2, r2, #25
 800a98e:	d403      	bmi.n	800a998 <HAL_SPI_Transmit+0x98>
    __HAL_SPI_ENABLE(hspi);
 800a990:	681a      	ldr	r2, [r3, #0]
 800a992:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a996:	601a      	str	r2, [r3, #0]
 800a998:	f1a7 0701 	sub.w	r7, r7, #1
 800a99c:	6861      	ldr	r1, [r4, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a99e:	68e2      	ldr	r2, [r4, #12]
 800a9a0:	fab7 f787 	clz	r7, r7
 800a9a4:	097f      	lsrs	r7, r7, #5
 800a9a6:	2900      	cmp	r1, #0
 800a9a8:	bf08      	it	eq
 800a9aa:	2701      	moveq	r7, #1
 800a9ac:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
 800a9b0:	d94c      	bls.n	800aa4c <HAL_SPI_Transmit+0x14c>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a9b2:	b147      	cbz	r7, 800a9c6 <HAL_SPI_Transmit+0xc6>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a9b4:	4642      	mov	r2, r8
 800a9b6:	f832 1b02 	ldrh.w	r1, [r2], #2
 800a9ba:	60d9      	str	r1, [r3, #12]
      hspi->TxXferCount--;
 800a9bc:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a9be:	63a2      	str	r2, [r4, #56]	; 0x38
      hspi->TxXferCount--;
 800a9c0:	3b01      	subs	r3, #1
 800a9c2:	b29b      	uxth	r3, r3
 800a9c4:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 800a9c6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800a9c8:	b29b      	uxth	r3, r3
 800a9ca:	b183      	cbz	r3, 800a9ee <HAL_SPI_Transmit+0xee>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a9cc:	6823      	ldr	r3, [r4, #0]
 800a9ce:	689a      	ldr	r2, [r3, #8]
 800a9d0:	0790      	lsls	r0, r2, #30
 800a9d2:	d532      	bpl.n	800aa3a <HAL_SPI_Transmit+0x13a>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a9d4:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800a9d6:	f831 2b02 	ldrh.w	r2, [r1], #2
 800a9da:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount--;
 800a9dc:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a9de:	63a1      	str	r1, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 800a9e0:	3b01      	subs	r3, #1
 800a9e2:	b29b      	uxth	r3, r3
 800a9e4:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 800a9e6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800a9e8:	b29b      	uxth	r3, r3
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d1ee      	bne.n	800a9cc <HAL_SPI_Transmit+0xcc>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a9ee:	4632      	mov	r2, r6
 800a9f0:	4629      	mov	r1, r5
 800a9f2:	4620      	mov	r0, r4
 800a9f4:	f7ff fe2a 	bl	800a64c <SPI_EndRxTxTransaction>
 800a9f8:	b108      	cbz	r0, 800a9fe <HAL_SPI_Transmit+0xfe>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a9fa:	2320      	movs	r3, #32
 800a9fc:	6623      	str	r3, [r4, #96]	; 0x60
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a9fe:	68a3      	ldr	r3, [r4, #8]
 800aa00:	b933      	cbnz	r3, 800aa10 <HAL_SPI_Transmit+0x110>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800aa02:	6822      	ldr	r2, [r4, #0]
 800aa04:	9301      	str	r3, [sp, #4]
 800aa06:	68d3      	ldr	r3, [r2, #12]
 800aa08:	9301      	str	r3, [sp, #4]
 800aa0a:	6893      	ldr	r3, [r2, #8]
 800aa0c:	9301      	str	r3, [sp, #4]
 800aa0e:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800aa10:	6e20      	ldr	r0, [r4, #96]	; 0x60
    errorcode = HAL_BUSY;
 800aa12:	3000      	adds	r0, #0
 800aa14:	bf18      	it	ne
 800aa16:	2001      	movne	r0, #1
error:
 800aa18:	e78e      	b.n	800a938 <HAL_SPI_Transmit+0x38>
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 800aa1a:	f44f 7147 	mov.w	r1, #796	; 0x31c
 800aa1e:	4827      	ldr	r0, [pc, #156]	; (800aabc <HAL_SPI_Transmit+0x1bc>)
 800aa20:	f7f7 fec8 	bl	80027b4 <assert_failed>
  __HAL_LOCK(hspi);
 800aa24:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
 800aa28:	2b01      	cmp	r3, #1
 800aa2a:	f47f af7a 	bne.w	800a922 <HAL_SPI_Transmit+0x22>
 800aa2e:	2002      	movs	r0, #2
}
 800aa30:	b002      	add	sp, #8
 800aa32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    errorcode = HAL_ERROR;
 800aa36:	2001      	movs	r0, #1
 800aa38:	e77e      	b.n	800a938 <HAL_SPI_Transmit+0x38>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800aa3a:	f7fa f93f 	bl	8004cbc <HAL_GetTick>
 800aa3e:	1b80      	subs	r0, r0, r6
 800aa40:	42a8      	cmp	r0, r5
 800aa42:	d3c0      	bcc.n	800a9c6 <HAL_SPI_Transmit+0xc6>
 800aa44:	1c69      	adds	r1, r5, #1
 800aa46:	d0be      	beq.n	800a9c6 <HAL_SPI_Transmit+0xc6>
          errorcode = HAL_TIMEOUT;
 800aa48:	2003      	movs	r0, #3
 800aa4a:	e775      	b.n	800a938 <HAL_SPI_Transmit+0x38>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800aa4c:	b16f      	cbz	r7, 800aa6a <HAL_SPI_Transmit+0x16a>
      if (hspi->TxXferCount > 1U)
 800aa4e:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 800aa50:	2a01      	cmp	r2, #1
 800aa52:	d92f      	bls.n	800aab4 <HAL_SPI_Transmit+0x1b4>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800aa54:	4642      	mov	r2, r8
 800aa56:	e015      	b.n	800aa84 <HAL_SPI_Transmit+0x184>
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800aa58:	780a      	ldrb	r2, [r1, #0]
 800aa5a:	731a      	strb	r2, [r3, #12]
          hspi->TxXferCount--;
 800aa5c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
          hspi->pTxBuffPtr++;
 800aa5e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 800aa60:	3b01      	subs	r3, #1
          hspi->pTxBuffPtr++;
 800aa62:	3201      	adds	r2, #1
          hspi->TxXferCount--;
 800aa64:	b29b      	uxth	r3, r3
          hspi->pTxBuffPtr++;
 800aa66:	63a2      	str	r2, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 800aa68:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 800aa6a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800aa6c:	b29b      	uxth	r3, r3
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	d0bd      	beq.n	800a9ee <HAL_SPI_Transmit+0xee>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800aa72:	6823      	ldr	r3, [r4, #0]
 800aa74:	689a      	ldr	r2, [r3, #8]
 800aa76:	0792      	lsls	r2, r2, #30
 800aa78:	d514      	bpl.n	800aaa4 <HAL_SPI_Transmit+0x1a4>
        if (hspi->TxXferCount > 1U)
 800aa7a:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 800aa7c:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800aa7e:	2a01      	cmp	r2, #1
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800aa80:	460a      	mov	r2, r1
        if (hspi->TxXferCount > 1U)
 800aa82:	d9e9      	bls.n	800aa58 <HAL_SPI_Transmit+0x158>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800aa84:	f832 1b02 	ldrh.w	r1, [r2], #2
 800aa88:	60d9      	str	r1, [r3, #12]
          hspi->TxXferCount -= 2U;
 800aa8a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800aa8c:	63a2      	str	r2, [r4, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800aa8e:	3b02      	subs	r3, #2
 800aa90:	b29b      	uxth	r3, r3
 800aa92:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 800aa94:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800aa96:	b29b      	uxth	r3, r3
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d0a8      	beq.n	800a9ee <HAL_SPI_Transmit+0xee>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800aa9c:	6823      	ldr	r3, [r4, #0]
 800aa9e:	689a      	ldr	r2, [r3, #8]
 800aaa0:	0792      	lsls	r2, r2, #30
 800aaa2:	d4ea      	bmi.n	800aa7a <HAL_SPI_Transmit+0x17a>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800aaa4:	f7fa f90a 	bl	8004cbc <HAL_GetTick>
 800aaa8:	1b80      	subs	r0, r0, r6
 800aaaa:	42a8      	cmp	r0, r5
 800aaac:	d3dd      	bcc.n	800aa6a <HAL_SPI_Transmit+0x16a>
 800aaae:	1c6b      	adds	r3, r5, #1
 800aab0:	d0db      	beq.n	800aa6a <HAL_SPI_Transmit+0x16a>
 800aab2:	e7c9      	b.n	800aa48 <HAL_SPI_Transmit+0x148>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800aab4:	f898 2000 	ldrb.w	r2, [r8]
 800aab8:	e7cf      	b.n	800aa5a <HAL_SPI_Transmit+0x15a>
 800aaba:	bf00      	nop
 800aabc:	08024ba0 	.word	0x08024ba0

0800aac0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800aac0:	b4f0      	push	{r4, r5, r6, r7}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800aac2:	6a04      	ldr	r4, [r0, #32]
  tmpccmrx |= OC_Config->OCMode;

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800aac4:	688d      	ldr	r5, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800aac6:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
  tmpccmrx |= OC_Config->OCMode;
 800aaca:	680e      	ldr	r6, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800aacc:	4a0f      	ldr	r2, [pc, #60]	; (800ab0c <TIM_OC5_SetConfig+0x4c>)
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800aace:	6204      	str	r4, [r0, #32]
  tmpccer = TIMx->CCER;
 800aad0:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800aad2:	6844      	ldr	r4, [r0, #4]
  tmpccer &= ~TIM_CCER_CC5P;
 800aad4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  tmpccmrx = TIMx->CCMR3;
 800aad8:	6d47      	ldr	r7, [r0, #84]	; 0x54
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800aada:	ea43 4305 	orr.w	r3, r3, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aade:	4d0c      	ldr	r5, [pc, #48]	; (800ab10 <TIM_OC5_SetConfig+0x50>)
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800aae0:	403a      	ands	r2, r7
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aae2:	42a8      	cmp	r0, r5
  tmpccmrx |= OC_Config->OCMode;
 800aae4:	ea42 0206 	orr.w	r2, r2, r6
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aae8:	d00a      	beq.n	800ab00 <TIM_OC5_SetConfig+0x40>
 800aaea:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800aaee:	42a8      	cmp	r0, r5
 800aaf0:	d006      	beq.n	800ab00 <TIM_OC5_SetConfig+0x40>

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800aaf2:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800aaf4:	6044      	str	r4, [r0, #4]
  TIMx->CCMR3 = tmpccmrx;
 800aaf6:	6542      	str	r2, [r0, #84]	; 0x54
  TIMx->CCR5 = OC_Config->Pulse;
 800aaf8:	6581      	str	r1, [r0, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aafa:	6203      	str	r3, [r0, #32]
}
 800aafc:	bcf0      	pop	{r4, r5, r6, r7}
 800aafe:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_OIS5;
 800ab00:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800ab04:	694d      	ldr	r5, [r1, #20]
 800ab06:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
 800ab0a:	e7f2      	b.n	800aaf2 <TIM_OC5_SetConfig+0x32>
 800ab0c:	fffeff8f 	.word	0xfffeff8f
 800ab10:	40010000 	.word	0x40010000

0800ab14 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800ab14:	b4f0      	push	{r4, r5, r6, r7}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800ab16:	6a04      	ldr	r4, [r0, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800ab18:	688d      	ldr	r5, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800ab1a:	f424 1480 	bic.w	r4, r4, #1048576	; 0x100000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ab1e:	680e      	ldr	r6, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800ab20:	4a0f      	ldr	r2, [pc, #60]	; (800ab60 <TIM_OC6_SetConfig+0x4c>)
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800ab22:	6204      	str	r4, [r0, #32]
  tmpccer = TIMx->CCER;
 800ab24:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800ab26:	6844      	ldr	r4, [r0, #4]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800ab28:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
  tmpccmrx = TIMx->CCMR3;
 800ab2c:	6d47      	ldr	r7, [r0, #84]	; 0x54
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800ab2e:	ea43 5305 	orr.w	r3, r3, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ab32:	4d0c      	ldr	r5, [pc, #48]	; (800ab64 <TIM_OC6_SetConfig+0x50>)
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800ab34:	403a      	ands	r2, r7
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ab36:	42a8      	cmp	r0, r5
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ab38:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ab3c:	d00a      	beq.n	800ab54 <TIM_OC6_SetConfig+0x40>
 800ab3e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800ab42:	42a8      	cmp	r0, r5
 800ab44:	d006      	beq.n	800ab54 <TIM_OC6_SetConfig+0x40>

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800ab46:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800ab48:	6044      	str	r4, [r0, #4]
  TIMx->CCMR3 = tmpccmrx;
 800ab4a:	6542      	str	r2, [r0, #84]	; 0x54
  TIMx->CCR6 = OC_Config->Pulse;
 800ab4c:	65c1      	str	r1, [r0, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ab4e:	6203      	str	r3, [r0, #32]
}
 800ab50:	bcf0      	pop	{r4, r5, r6, r7}
 800ab52:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_OIS6;
 800ab54:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800ab58:	694d      	ldr	r5, [r1, #20]
 800ab5a:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
 800ab5e:	e7f2      	b.n	800ab46 <TIM_OC6_SetConfig+0x32>
 800ab60:	feff8fff 	.word	0xfeff8fff
 800ab64:	40010000 	.word	0x40010000

0800ab68 <TIM_OC1_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ab68:	6a02      	ldr	r2, [r0, #32]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800ab6a:	4b2c      	ldr	r3, [pc, #176]	; (800ac1c <TIM_OC1_SetConfig+0xb4>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ab6c:	f022 0201 	bic.w	r2, r2, #1
{
 800ab70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab74:	460e      	mov	r6, r1
  tmpccer |= OC_Config->OCPolarity;
 800ab76:	6889      	ldr	r1, [r1, #8]
{
 800ab78:	4604      	mov	r4, r0
  tmpccmrx |= OC_Config->OCMode;
 800ab7a:	6837      	ldr	r7, [r6, #0]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ab7c:	6202      	str	r2, [r0, #32]
  tmpccer = TIMx->CCER;
 800ab7e:	6a05      	ldr	r5, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800ab80:	f8d0 8004 	ldr.w	r8, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800ab84:	6982      	ldr	r2, [r0, #24]
  tmpccer &= ~TIM_CCER_CC1P;
 800ab86:	f025 0502 	bic.w	r5, r5, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800ab8a:	4013      	ands	r3, r2
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800ab8c:	4a24      	ldr	r2, [pc, #144]	; (800ac20 <TIM_OC1_SetConfig+0xb8>)
  tmpccer |= OC_Config->OCPolarity;
 800ab8e:	430d      	orrs	r5, r1
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800ab90:	4290      	cmp	r0, r2
  tmpccmrx |= OC_Config->OCMode;
 800ab92:	ea47 0703 	orr.w	r7, r7, r3
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800ab96:	d00a      	beq.n	800abae <TIM_OC1_SetConfig+0x46>
 800ab98:	4b22      	ldr	r3, [pc, #136]	; (800ac24 <TIM_OC1_SetConfig+0xbc>)
 800ab9a:	4298      	cmp	r0, r3
 800ab9c:	d007      	beq.n	800abae <TIM_OC1_SetConfig+0x46>
  TIMx->CCR1 = OC_Config->Pulse;
 800ab9e:	6873      	ldr	r3, [r6, #4]
  TIMx->CR2 = tmpcr2;
 800aba0:	f8c4 8004 	str.w	r8, [r4, #4]
  TIMx->CCMR1 = tmpccmrx;
 800aba4:	61a7      	str	r7, [r4, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 800aba6:	6363      	str	r3, [r4, #52]	; 0x34
  TIMx->CCER = tmpccer;
 800aba8:	6225      	str	r5, [r4, #32]
}
 800abaa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800abae:	68f2      	ldr	r2, [r6, #12]
 800abb0:	f032 0308 	bics.w	r3, r2, #8
 800abb4:	d12a      	bne.n	800ac0c <TIM_OC1_SetConfig+0xa4>
    tmpccer &= ~TIM_CCER_CC1NP;
 800abb6:	f025 0508 	bic.w	r5, r5, #8
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800abba:	69b3      	ldr	r3, [r6, #24]
    tmpccer |= OC_Config->OCNPolarity;
 800abbc:	4315      	orrs	r5, r2
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800abbe:	f433 7300 	bics.w	r3, r3, #512	; 0x200
    tmpccer &= ~TIM_CCER_CC1NE;
 800abc2:	f025 0504 	bic.w	r5, r5, #4
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800abc6:	d117      	bne.n	800abf8 <TIM_OC1_SetConfig+0x90>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800abc8:	6973      	ldr	r3, [r6, #20]
 800abca:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800abce:	d106      	bne.n	800abde <TIM_OC1_SetConfig+0x76>
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800abd0:	f428 7240 	bic.w	r2, r8, #768	; 0x300
 800abd4:	69b1      	ldr	r1, [r6, #24]
 800abd6:	430a      	orrs	r2, r1
    tmpcr2 |= OC_Config->OCNIdleState;
 800abd8:	ea42 0803 	orr.w	r8, r2, r3
 800abdc:	e7df      	b.n	800ab9e <TIM_OC1_SetConfig+0x36>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800abde:	f241 7199 	movw	r1, #6041	; 0x1799
 800abe2:	4811      	ldr	r0, [pc, #68]	; (800ac28 <TIM_OC1_SetConfig+0xc0>)
 800abe4:	f7f7 fde6 	bl	80027b4 <assert_failed>
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800abe8:	f428 7240 	bic.w	r2, r8, #768	; 0x300
 800abec:	69b1      	ldr	r1, [r6, #24]
 800abee:	6973      	ldr	r3, [r6, #20]
 800abf0:	430a      	orrs	r2, r1
    tmpcr2 |= OC_Config->OCNIdleState;
 800abf2:	ea42 0803 	orr.w	r8, r2, r3
 800abf6:	e7d2      	b.n	800ab9e <TIM_OC1_SetConfig+0x36>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800abf8:	f241 7198 	movw	r1, #6040	; 0x1798
 800abfc:	480a      	ldr	r0, [pc, #40]	; (800ac28 <TIM_OC1_SetConfig+0xc0>)
 800abfe:	f7f7 fdd9 	bl	80027b4 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800ac02:	6973      	ldr	r3, [r6, #20]
 800ac04:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800ac08:	d0e2      	beq.n	800abd0 <TIM_OC1_SetConfig+0x68>
 800ac0a:	e7e8      	b.n	800abde <TIM_OC1_SetConfig+0x76>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800ac0c:	f241 718b 	movw	r1, #6027	; 0x178b
 800ac10:	4805      	ldr	r0, [pc, #20]	; (800ac28 <TIM_OC1_SetConfig+0xc0>)
 800ac12:	f7f7 fdcf 	bl	80027b4 <assert_failed>
 800ac16:	68f2      	ldr	r2, [r6, #12]
 800ac18:	e7cd      	b.n	800abb6 <TIM_OC1_SetConfig+0x4e>
 800ac1a:	bf00      	nop
 800ac1c:	fffeff8c 	.word	0xfffeff8c
 800ac20:	40010000 	.word	0x40010000
 800ac24:	40010400 	.word	0x40010400
 800ac28:	08024bd8 	.word	0x08024bd8

0800ac2c <TIM_OC3_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ac2c:	6a02      	ldr	r2, [r0, #32]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800ac2e:	4b2e      	ldr	r3, [pc, #184]	; (800ace8 <TIM_OC3_SetConfig+0xbc>)
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ac30:	f422 7280 	bic.w	r2, r2, #256	; 0x100
{
 800ac34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac38:	460e      	mov	r6, r1
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ac3a:	6889      	ldr	r1, [r1, #8]
{
 800ac3c:	4604      	mov	r4, r0
  tmpccmrx |= OC_Config->OCMode;
 800ac3e:	6837      	ldr	r7, [r6, #0]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ac40:	6202      	str	r2, [r0, #32]
  tmpccer = TIMx->CCER;
 800ac42:	6a05      	ldr	r5, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800ac44:	f8d0 8004 	ldr.w	r8, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 800ac48:	69c2      	ldr	r2, [r0, #28]
  tmpccer &= ~TIM_CCER_CC3P;
 800ac4a:	f425 7500 	bic.w	r5, r5, #512	; 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800ac4e:	4013      	ands	r3, r2
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800ac50:	4a26      	ldr	r2, [pc, #152]	; (800acec <TIM_OC3_SetConfig+0xc0>)
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ac52:	ea45 2501 	orr.w	r5, r5, r1, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800ac56:	4290      	cmp	r0, r2
  tmpccmrx |= OC_Config->OCMode;
 800ac58:	ea47 0703 	orr.w	r7, r7, r3
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800ac5c:	d00a      	beq.n	800ac74 <TIM_OC3_SetConfig+0x48>
 800ac5e:	4b24      	ldr	r3, [pc, #144]	; (800acf0 <TIM_OC3_SetConfig+0xc4>)
 800ac60:	4298      	cmp	r0, r3
 800ac62:	d007      	beq.n	800ac74 <TIM_OC3_SetConfig+0x48>
  TIMx->CCR3 = OC_Config->Pulse;
 800ac64:	6873      	ldr	r3, [r6, #4]
  TIMx->CR2 = tmpcr2;
 800ac66:	f8c4 8004 	str.w	r8, [r4, #4]
  TIMx->CCMR2 = tmpccmrx;
 800ac6a:	61e7      	str	r7, [r4, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 800ac6c:	63e3      	str	r3, [r4, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 800ac6e:	6225      	str	r5, [r4, #32]
}
 800ac70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800ac74:	68f2      	ldr	r2, [r6, #12]
 800ac76:	f032 0308 	bics.w	r3, r2, #8
 800ac7a:	d12d      	bne.n	800acd8 <TIM_OC3_SetConfig+0xac>
    tmpccer &= ~TIM_CCER_CC3NP;
 800ac7c:	f425 6500 	bic.w	r5, r5, #2048	; 0x800
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800ac80:	69b3      	ldr	r3, [r6, #24]
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800ac82:	ea45 2502 	orr.w	r5, r5, r2, lsl #8
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800ac86:	f433 7300 	bics.w	r3, r3, #512	; 0x200
    tmpccer &= ~TIM_CCER_CC3NE;
 800ac8a:	f425 6580 	bic.w	r5, r5, #1024	; 0x400
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800ac8e:	d119      	bne.n	800acc4 <TIM_OC3_SetConfig+0x98>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800ac90:	6973      	ldr	r3, [r6, #20]
 800ac92:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800ac96:	d107      	bne.n	800aca8 <TIM_OC3_SetConfig+0x7c>
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800ac98:	f428 5240 	bic.w	r2, r8, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800ac9c:	69b1      	ldr	r1, [r6, #24]
 800ac9e:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
 800aca2:	ea42 1803 	orr.w	r8, r2, r3, lsl #4
 800aca6:	e7dd      	b.n	800ac64 <TIM_OC3_SetConfig+0x38>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800aca8:	f641 012f 	movw	r1, #6191	; 0x182f
 800acac:	4811      	ldr	r0, [pc, #68]	; (800acf4 <TIM_OC3_SetConfig+0xc8>)
 800acae:	f7f7 fd81 	bl	80027b4 <assert_failed>
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800acb2:	f428 5240 	bic.w	r2, r8, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800acb6:	69b1      	ldr	r1, [r6, #24]
 800acb8:	6973      	ldr	r3, [r6, #20]
 800acba:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
 800acbe:	ea42 1803 	orr.w	r8, r2, r3, lsl #4
 800acc2:	e7cf      	b.n	800ac64 <TIM_OC3_SetConfig+0x38>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800acc4:	f641 012e 	movw	r1, #6190	; 0x182e
 800acc8:	480a      	ldr	r0, [pc, #40]	; (800acf4 <TIM_OC3_SetConfig+0xc8>)
 800acca:	f7f7 fd73 	bl	80027b4 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800acce:	6973      	ldr	r3, [r6, #20]
 800acd0:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800acd4:	d0e0      	beq.n	800ac98 <TIM_OC3_SetConfig+0x6c>
 800acd6:	e7e7      	b.n	800aca8 <TIM_OC3_SetConfig+0x7c>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800acd8:	f641 0121 	movw	r1, #6177	; 0x1821
 800acdc:	4805      	ldr	r0, [pc, #20]	; (800acf4 <TIM_OC3_SetConfig+0xc8>)
 800acde:	f7f7 fd69 	bl	80027b4 <assert_failed>
 800ace2:	68f2      	ldr	r2, [r6, #12]
 800ace4:	e7ca      	b.n	800ac7c <TIM_OC3_SetConfig+0x50>
 800ace6:	bf00      	nop
 800ace8:	fffeff8c 	.word	0xfffeff8c
 800acec:	40010000 	.word	0x40010000
 800acf0:	40010400 	.word	0x40010400
 800acf4:	08024bd8 	.word	0x08024bd8

0800acf8 <TIM_OC4_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800acf8:	6a02      	ldr	r2, [r0, #32]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800acfa:	4b1b      	ldr	r3, [pc, #108]	; (800ad68 <TIM_OC4_SetConfig+0x70>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800acfc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
{
 800ad00:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ad02:	460f      	mov	r7, r1
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800ad04:	6889      	ldr	r1, [r1, #8]
{
 800ad06:	4604      	mov	r4, r0
 800ad08:	b083      	sub	sp, #12
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ad0a:	683e      	ldr	r6, [r7, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ad0c:	6202      	str	r2, [r0, #32]
  tmpccer = TIMx->CCER;
 800ad0e:	6a05      	ldr	r5, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800ad10:	6842      	ldr	r2, [r0, #4]
  tmpccer &= ~TIM_CCER_CC4P;
 800ad12:	f425 5500 	bic.w	r5, r5, #8192	; 0x2000
  tmpccmrx = TIMx->CCMR2;
 800ad16:	69c0      	ldr	r0, [r0, #28]
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800ad18:	ea45 3501 	orr.w	r5, r5, r1, lsl #12
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ad1c:	4913      	ldr	r1, [pc, #76]	; (800ad6c <TIM_OC4_SetConfig+0x74>)
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800ad1e:	4003      	ands	r3, r0
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ad20:	428c      	cmp	r4, r1
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ad22:	ea43 2606 	orr.w	r6, r3, r6, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ad26:	d009      	beq.n	800ad3c <TIM_OC4_SetConfig+0x44>
 800ad28:	4b11      	ldr	r3, [pc, #68]	; (800ad70 <TIM_OC4_SetConfig+0x78>)
 800ad2a:	429c      	cmp	r4, r3
 800ad2c:	d006      	beq.n	800ad3c <TIM_OC4_SetConfig+0x44>
  TIMx->CCR4 = OC_Config->Pulse;
 800ad2e:	687b      	ldr	r3, [r7, #4]
  TIMx->CR2 = tmpcr2;
 800ad30:	6062      	str	r2, [r4, #4]
  TIMx->CCMR2 = tmpccmrx;
 800ad32:	61e6      	str	r6, [r4, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 800ad34:	6423      	str	r3, [r4, #64]	; 0x40
  TIMx->CCER = tmpccer;
 800ad36:	6225      	str	r5, [r4, #32]
}
 800ad38:	b003      	add	sp, #12
 800ad3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800ad3c:	697b      	ldr	r3, [r7, #20]
 800ad3e:	f433 7180 	bics.w	r1, r3, #256	; 0x100
 800ad42:	d104      	bne.n	800ad4e <TIM_OC4_SetConfig+0x56>
    tmpcr2 &= ~TIM_CR2_OIS4;
 800ad44:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800ad48:	ea42 1283 	orr.w	r2, r2, r3, lsl #6
 800ad4c:	e7ef      	b.n	800ad2e <TIM_OC4_SetConfig+0x36>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800ad4e:	f641 016d 	movw	r1, #6253	; 0x186d
 800ad52:	4808      	ldr	r0, [pc, #32]	; (800ad74 <TIM_OC4_SetConfig+0x7c>)
 800ad54:	9201      	str	r2, [sp, #4]
 800ad56:	f7f7 fd2d 	bl	80027b4 <assert_failed>
 800ad5a:	9a01      	ldr	r2, [sp, #4]
 800ad5c:	697b      	ldr	r3, [r7, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 800ad5e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800ad62:	ea42 1283 	orr.w	r2, r2, r3, lsl #6
 800ad66:	e7e2      	b.n	800ad2e <TIM_OC4_SetConfig+0x36>
 800ad68:	feff8cff 	.word	0xfeff8cff
 800ad6c:	40010000 	.word	0x40010000
 800ad70:	40010400 	.word	0x40010400
 800ad74:	08024bd8 	.word	0x08024bd8

0800ad78 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800ad78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ad7a:	6803      	ldr	r3, [r0, #0]
{
 800ad7c:	460c      	mov	r4, r1
 800ad7e:	4606      	mov	r6, r0

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800ad80:	6848      	ldr	r0, [r1, #4]
  tmpsmcr = htim->Instance->SMCR;
 800ad82:	6899      	ldr	r1, [r3, #8]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800ad84:	4aac      	ldr	r2, [pc, #688]	; (800b038 <TIM_SlaveTimer_SetConfig+0x2c0>)

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800ad86:	2830      	cmp	r0, #48	; 0x30
  tmpsmcr &= ~TIM_SMCR_TS;
 800ad88:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800ad8c:	6825      	ldr	r5, [r4, #0]
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800ad8e:	ea41 0100 	orr.w	r1, r1, r0
  tmpsmcr &= ~TIM_SMCR_SMS;
 800ad92:	ea02 0201 	and.w	r2, r2, r1
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800ad96:	ea42 0205 	orr.w	r2, r2, r5
  htim->Instance->SMCR = tmpsmcr;
 800ad9a:	609a      	str	r2, [r3, #8]
  switch (sSlaveConfig->InputTrigger)
 800ad9c:	f000 80c9 	beq.w	800af32 <TIM_SlaveTimer_SetConfig+0x1ba>
 800ada0:	f240 80c2 	bls.w	800af28 <TIM_SlaveTimer_SetConfig+0x1b0>
 800ada4:	2850      	cmp	r0, #80	; 0x50
 800ada6:	f000 8159 	beq.w	800b05c <TIM_SlaveTimer_SetConfig+0x2e4>
 800adaa:	d958      	bls.n	800ae5e <TIM_SlaveTimer_SetConfig+0xe6>
 800adac:	2860      	cmp	r0, #96	; 0x60
 800adae:	f000 80ee 	beq.w	800af8e <TIM_SlaveTimer_SetConfig+0x216>
 800adb2:	2870      	cmp	r0, #112	; 0x70
 800adb4:	f040 80e9 	bne.w	800af8a <TIM_SlaveTimer_SetConfig+0x212>
  {
    case TIM_TS_ETRF:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 800adb8:	4aa0      	ldr	r2, [pc, #640]	; (800b03c <TIM_SlaveTimer_SetConfig+0x2c4>)
 800adba:	49a1      	ldr	r1, [pc, #644]	; (800b040 <TIM_SlaveTimer_SetConfig+0x2c8>)
 800adbc:	4293      	cmp	r3, r2
 800adbe:	bf18      	it	ne
 800adc0:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800adc4:	489f      	ldr	r0, [pc, #636]	; (800b044 <TIM_SlaveTimer_SetConfig+0x2cc>)
 800adc6:	bf14      	ite	ne
 800adc8:	2201      	movne	r2, #1
 800adca:	2200      	moveq	r2, #0
 800adcc:	428b      	cmp	r3, r1
 800adce:	bf0c      	ite	eq
 800add0:	2200      	moveq	r2, #0
 800add2:	f002 0201 	andne.w	r2, r2, #1
 800add6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800adda:	4283      	cmp	r3, r0
 800addc:	bf0c      	ite	eq
 800adde:	2200      	moveq	r2, #0
 800ade0:	f002 0201 	andne.w	r2, r2, #1
 800ade4:	f500 407c 	add.w	r0, r0, #64512	; 0xfc00
 800ade8:	428b      	cmp	r3, r1
 800adea:	bf0c      	ite	eq
 800adec:	2200      	moveq	r2, #0
 800adee:	f002 0201 	andne.w	r2, r2, #1
 800adf2:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 800adf6:	4283      	cmp	r3, r0
 800adf8:	bf0c      	ite	eq
 800adfa:	2200      	moveq	r2, #0
 800adfc:	f002 0201 	andne.w	r2, r2, #1
 800ae00:	428b      	cmp	r3, r1
 800ae02:	bf0c      	ite	eq
 800ae04:	2200      	moveq	r2, #0
 800ae06:	f002 0201 	andne.w	r2, r2, #1
 800ae0a:	b11a      	cbz	r2, 800ae14 <TIM_SlaveTimer_SetConfig+0x9c>
 800ae0c:	4a8e      	ldr	r2, [pc, #568]	; (800b048 <TIM_SlaveTimer_SetConfig+0x2d0>)
 800ae0e:	4293      	cmp	r3, r2
 800ae10:	f040 81bf 	bne.w	800b192 <TIM_SlaveTimer_SetConfig+0x41a>
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
 800ae14:	68e3      	ldr	r3, [r4, #12]
 800ae16:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 800ae1a:	f040 819c 	bne.w	800b156 <TIM_SlaveTimer_SetConfig+0x3de>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 800ae1e:	68a3      	ldr	r3, [r4, #8]
 800ae20:	2b0a      	cmp	r3, #10
 800ae22:	bf18      	it	ne
 800ae24:	f5b3 4f00 	cmpne.w	r3, #32768	; 0x8000
 800ae28:	d003      	beq.n	800ae32 <TIM_SlaveTimer_SetConfig+0xba>
 800ae2a:	f033 0302 	bics.w	r3, r3, #2
 800ae2e:	f040 8198 	bne.w	800b162 <TIM_SlaveTimer_SetConfig+0x3ea>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800ae32:	6921      	ldr	r1, [r4, #16]
 800ae34:	290f      	cmp	r1, #15
 800ae36:	d905      	bls.n	800ae44 <TIM_SlaveTimer_SetConfig+0xcc>
 800ae38:	f641 1114 	movw	r1, #6420	; 0x1914
 800ae3c:	4883      	ldr	r0, [pc, #524]	; (800b04c <TIM_SlaveTimer_SetConfig+0x2d4>)
 800ae3e:	f7f7 fcb9 	bl	80027b4 <assert_failed>
 800ae42:	6921      	ldr	r1, [r4, #16]
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 800ae44:	6835      	ldr	r5, [r6, #0]
    }

    default:
      break;
  }
  return HAL_OK;
 800ae46:	2000      	movs	r0, #0
 800ae48:	68e3      	ldr	r3, [r4, #12]
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800ae4a:	68aa      	ldr	r2, [r5, #8]
 800ae4c:	68a4      	ldr	r4, [r4, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ae4e:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 800ae52:	4323      	orrs	r3, r4
 800ae54:	4313      	orrs	r3, r2

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800ae56:	ea43 2301 	orr.w	r3, r3, r1, lsl #8

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ae5a:	60ab      	str	r3, [r5, #8]
}
 800ae5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (sSlaveConfig->InputTrigger)
 800ae5e:	2840      	cmp	r0, #64	; 0x40
 800ae60:	f040 8093 	bne.w	800af8a <TIM_SlaveTimer_SetConfig+0x212>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800ae64:	4a75      	ldr	r2, [pc, #468]	; (800b03c <TIM_SlaveTimer_SetConfig+0x2c4>)
 800ae66:	4976      	ldr	r1, [pc, #472]	; (800b040 <TIM_SlaveTimer_SetConfig+0x2c8>)
 800ae68:	4293      	cmp	r3, r2
 800ae6a:	bf18      	it	ne
 800ae6c:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800ae70:	4874      	ldr	r0, [pc, #464]	; (800b044 <TIM_SlaveTimer_SetConfig+0x2cc>)
 800ae72:	bf14      	ite	ne
 800ae74:	2201      	movne	r2, #1
 800ae76:	2200      	moveq	r2, #0
 800ae78:	428b      	cmp	r3, r1
 800ae7a:	bf0c      	ite	eq
 800ae7c:	2200      	moveq	r2, #0
 800ae7e:	f002 0201 	andne.w	r2, r2, #1
 800ae82:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ae86:	4283      	cmp	r3, r0
 800ae88:	bf0c      	ite	eq
 800ae8a:	2200      	moveq	r2, #0
 800ae8c:	f002 0201 	andne.w	r2, r2, #1
 800ae90:	f500 407c 	add.w	r0, r0, #64512	; 0xfc00
 800ae94:	428b      	cmp	r3, r1
 800ae96:	bf0c      	ite	eq
 800ae98:	2200      	moveq	r2, #0
 800ae9a:	f002 0201 	andne.w	r2, r2, #1
 800ae9e:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 800aea2:	4283      	cmp	r3, r0
 800aea4:	bf0c      	ite	eq
 800aea6:	2200      	moveq	r2, #0
 800aea8:	f002 0201 	andne.w	r2, r2, #1
 800aeac:	f500 4080 	add.w	r0, r0, #16384	; 0x4000
 800aeb0:	428b      	cmp	r3, r1
 800aeb2:	bf0c      	ite	eq
 800aeb4:	2200      	moveq	r2, #0
 800aeb6:	f002 0201 	andne.w	r2, r2, #1
 800aeba:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800aebe:	4283      	cmp	r3, r0
 800aec0:	bf0c      	ite	eq
 800aec2:	2200      	moveq	r2, #0
 800aec4:	f002 0201 	andne.w	r2, r2, #1
 800aec8:	f5a0 3096 	sub.w	r0, r0, #76800	; 0x12c00
 800aecc:	428b      	cmp	r3, r1
 800aece:	bf0c      	ite	eq
 800aed0:	2200      	moveq	r2, #0
 800aed2:	f002 0201 	andne.w	r2, r2, #1
 800aed6:	f5a1 3196 	sub.w	r1, r1, #76800	; 0x12c00
 800aeda:	4283      	cmp	r3, r0
 800aedc:	bf0c      	ite	eq
 800aede:	2200      	moveq	r2, #0
 800aee0:	f002 0201 	andne.w	r2, r2, #1
 800aee4:	428b      	cmp	r3, r1
 800aee6:	bf0c      	ite	eq
 800aee8:	2200      	moveq	r2, #0
 800aeea:	f002 0201 	andne.w	r2, r2, #1
 800aeee:	b11a      	cbz	r2, 800aef8 <TIM_SlaveTimer_SetConfig+0x180>
 800aef0:	4a57      	ldr	r2, [pc, #348]	; (800b050 <TIM_SlaveTimer_SetConfig+0x2d8>)
 800aef2:	4293      	cmp	r3, r2
 800aef4:	f040 8159 	bne.w	800b1aa <TIM_SlaveTimer_SetConfig+0x432>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800aef8:	6923      	ldr	r3, [r4, #16]
 800aefa:	2b0f      	cmp	r3, #15
 800aefc:	f200 811e 	bhi.w	800b13c <TIM_SlaveTimer_SetConfig+0x3c4>
      if(sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800af00:	6823      	ldr	r3, [r4, #0]
 800af02:	2b05      	cmp	r3, #5
 800af04:	f000 8118 	beq.w	800b138 <TIM_SlaveTimer_SetConfig+0x3c0>
      tmpccer = htim->Instance->CCER;
 800af08:	6833      	ldr	r3, [r6, #0]
  return HAL_OK;
 800af0a:	2000      	movs	r0, #0
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800af0c:	6925      	ldr	r5, [r4, #16]
      tmpccer = htim->Instance->CCER;
 800af0e:	6a1c      	ldr	r4, [r3, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800af10:	6a19      	ldr	r1, [r3, #32]
 800af12:	f021 0101 	bic.w	r1, r1, #1
 800af16:	6219      	str	r1, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800af18:	699a      	ldr	r2, [r3, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800af1a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800af1e:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
      htim->Instance->CCMR1 = tmpccmr1;
 800af22:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800af24:	621c      	str	r4, [r3, #32]
}
 800af26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (sSlaveConfig->InputTrigger)
 800af28:	2810      	cmp	r0, #16
 800af2a:	d002      	beq.n	800af32 <TIM_SlaveTimer_SetConfig+0x1ba>
 800af2c:	2820      	cmp	r0, #32
 800af2e:	d000      	beq.n	800af32 <TIM_SlaveTimer_SetConfig+0x1ba>
 800af30:	bb58      	cbnz	r0, 800af8a <TIM_SlaveTimer_SetConfig+0x212>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800af32:	4a42      	ldr	r2, [pc, #264]	; (800b03c <TIM_SlaveTimer_SetConfig+0x2c4>)
 800af34:	4942      	ldr	r1, [pc, #264]	; (800b040 <TIM_SlaveTimer_SetConfig+0x2c8>)
 800af36:	4293      	cmp	r3, r2
 800af38:	bf18      	it	ne
 800af3a:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800af3e:	4d41      	ldr	r5, [pc, #260]	; (800b044 <TIM_SlaveTimer_SetConfig+0x2cc>)
 800af40:	4c44      	ldr	r4, [pc, #272]	; (800b054 <TIM_SlaveTimer_SetConfig+0x2dc>)
 800af42:	bf14      	ite	ne
 800af44:	2201      	movne	r2, #1
 800af46:	2200      	moveq	r2, #0
 800af48:	4843      	ldr	r0, [pc, #268]	; (800b058 <TIM_SlaveTimer_SetConfig+0x2e0>)
 800af4a:	428b      	cmp	r3, r1
 800af4c:	bf0c      	ite	eq
 800af4e:	2200      	moveq	r2, #0
 800af50:	f002 0201 	andne.w	r2, r2, #1
 800af54:	f501 319e 	add.w	r1, r1, #80896	; 0x13c00
 800af58:	42ab      	cmp	r3, r5
 800af5a:	bf0c      	ite	eq
 800af5c:	2200      	moveq	r2, #0
 800af5e:	f002 0201 	andne.w	r2, r2, #1
 800af62:	42a3      	cmp	r3, r4
 800af64:	bf0c      	ite	eq
 800af66:	2200      	moveq	r2, #0
 800af68:	f002 0201 	andne.w	r2, r2, #1
 800af6c:	4283      	cmp	r3, r0
 800af6e:	bf0c      	ite	eq
 800af70:	2200      	moveq	r2, #0
 800af72:	f002 0201 	andne.w	r2, r2, #1
 800af76:	428b      	cmp	r3, r1
 800af78:	bf0c      	ite	eq
 800af7a:	2200      	moveq	r2, #0
 800af7c:	f002 0201 	andne.w	r2, r2, #1
 800af80:	b11a      	cbz	r2, 800af8a <TIM_SlaveTimer_SetConfig+0x212>
 800af82:	4a31      	ldr	r2, [pc, #196]	; (800b048 <TIM_SlaveTimer_SetConfig+0x2d0>)
 800af84:	4293      	cmp	r3, r2
 800af86:	f040 80df 	bne.w	800b148 <TIM_SlaveTimer_SetConfig+0x3d0>
  return HAL_OK;
 800af8a:	2000      	movs	r0, #0
}
 800af8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800af8e:	4a2b      	ldr	r2, [pc, #172]	; (800b03c <TIM_SlaveTimer_SetConfig+0x2c4>)
 800af90:	492b      	ldr	r1, [pc, #172]	; (800b040 <TIM_SlaveTimer_SetConfig+0x2c8>)
 800af92:	4293      	cmp	r3, r2
 800af94:	bf18      	it	ne
 800af96:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800af9a:	482a      	ldr	r0, [pc, #168]	; (800b044 <TIM_SlaveTimer_SetConfig+0x2cc>)
 800af9c:	bf14      	ite	ne
 800af9e:	2201      	movne	r2, #1
 800afa0:	2200      	moveq	r2, #0
 800afa2:	428b      	cmp	r3, r1
 800afa4:	bf0c      	ite	eq
 800afa6:	2200      	moveq	r2, #0
 800afa8:	f002 0201 	andne.w	r2, r2, #1
 800afac:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800afb0:	4283      	cmp	r3, r0
 800afb2:	bf0c      	ite	eq
 800afb4:	2200      	moveq	r2, #0
 800afb6:	f002 0201 	andne.w	r2, r2, #1
 800afba:	f500 407c 	add.w	r0, r0, #64512	; 0xfc00
 800afbe:	428b      	cmp	r3, r1
 800afc0:	bf0c      	ite	eq
 800afc2:	2200      	moveq	r2, #0
 800afc4:	f002 0201 	andne.w	r2, r2, #1
 800afc8:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 800afcc:	4283      	cmp	r3, r0
 800afce:	bf0c      	ite	eq
 800afd0:	2200      	moveq	r2, #0
 800afd2:	f002 0201 	andne.w	r2, r2, #1
 800afd6:	428b      	cmp	r3, r1
 800afd8:	bf0c      	ite	eq
 800afda:	2200      	moveq	r2, #0
 800afdc:	f002 0201 	andne.w	r2, r2, #1
 800afe0:	b11a      	cbz	r2, 800afea <TIM_SlaveTimer_SetConfig+0x272>
 800afe2:	4a19      	ldr	r2, [pc, #100]	; (800b048 <TIM_SlaveTimer_SetConfig+0x2d0>)
 800afe4:	4293      	cmp	r3, r2
 800afe6:	f040 80ce 	bne.w	800b186 <TIM_SlaveTimer_SetConfig+0x40e>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 800afea:	68a3      	ldr	r3, [r4, #8]
 800afec:	2b0a      	cmp	r3, #10
 800afee:	bf18      	it	ne
 800aff0:	f5b3 4f00 	cmpne.w	r3, #32768	; 0x8000
 800aff4:	d003      	beq.n	800affe <TIM_SlaveTimer_SetConfig+0x286>
 800aff6:	f033 0302 	bics.w	r3, r3, #2
 800affa:	f040 80be 	bne.w	800b17a <TIM_SlaveTimer_SetConfig+0x402>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800affe:	6925      	ldr	r5, [r4, #16]
 800b000:	2d0f      	cmp	r5, #15
 800b002:	d905      	bls.n	800b010 <TIM_SlaveTimer_SetConfig+0x298>
 800b004:	f641 114a 	movw	r1, #6474	; 0x194a
 800b008:	4810      	ldr	r0, [pc, #64]	; (800b04c <TIM_SlaveTimer_SetConfig+0x2d4>)
 800b00a:	f7f7 fbd3 	bl	80027b4 <assert_failed>
 800b00e:	6925      	ldr	r5, [r4, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b010:	6833      	ldr	r3, [r6, #0]
  return HAL_OK;
 800b012:	2000      	movs	r0, #0
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b014:	68a6      	ldr	r6, [r4, #8]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b016:	6a1c      	ldr	r4, [r3, #32]
 800b018:	f024 0410 	bic.w	r4, r4, #16
 800b01c:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b01e:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 800b020:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b022:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b026:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b02a:	ea41 3105 	orr.w	r1, r1, r5, lsl #12
  tmpccer |= (TIM_ICPolarity << 4U);
 800b02e:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 800b032:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 800b034:	621a      	str	r2, [r3, #32]
}
 800b036:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b038:	fffefff8 	.word	0xfffefff8
 800b03c:	40010000 	.word	0x40010000
 800b040:	40000400 	.word	0x40000400
 800b044:	40000800 	.word	0x40000800
 800b048:	40001800 	.word	0x40001800
 800b04c:	08024bd8 	.word	0x08024bd8
 800b050:	40002000 	.word	0x40002000
 800b054:	40000c00 	.word	0x40000c00
 800b058:	40010400 	.word	0x40010400
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800b05c:	4a56      	ldr	r2, [pc, #344]	; (800b1b8 <TIM_SlaveTimer_SetConfig+0x440>)
 800b05e:	4957      	ldr	r1, [pc, #348]	; (800b1bc <TIM_SlaveTimer_SetConfig+0x444>)
 800b060:	4293      	cmp	r3, r2
 800b062:	bf18      	it	ne
 800b064:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800b068:	4855      	ldr	r0, [pc, #340]	; (800b1c0 <TIM_SlaveTimer_SetConfig+0x448>)
 800b06a:	bf14      	ite	ne
 800b06c:	2201      	movne	r2, #1
 800b06e:	2200      	moveq	r2, #0
 800b070:	428b      	cmp	r3, r1
 800b072:	bf0c      	ite	eq
 800b074:	2200      	moveq	r2, #0
 800b076:	f002 0201 	andne.w	r2, r2, #1
 800b07a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b07e:	4283      	cmp	r3, r0
 800b080:	bf0c      	ite	eq
 800b082:	2200      	moveq	r2, #0
 800b084:	f002 0201 	andne.w	r2, r2, #1
 800b088:	f500 407c 	add.w	r0, r0, #64512	; 0xfc00
 800b08c:	428b      	cmp	r3, r1
 800b08e:	bf0c      	ite	eq
 800b090:	2200      	moveq	r2, #0
 800b092:	f002 0201 	andne.w	r2, r2, #1
 800b096:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 800b09a:	4283      	cmp	r3, r0
 800b09c:	bf0c      	ite	eq
 800b09e:	2200      	moveq	r2, #0
 800b0a0:	f002 0201 	andne.w	r2, r2, #1
 800b0a4:	f500 4080 	add.w	r0, r0, #16384	; 0x4000
 800b0a8:	428b      	cmp	r3, r1
 800b0aa:	bf0c      	ite	eq
 800b0ac:	2200      	moveq	r2, #0
 800b0ae:	f002 0201 	andne.w	r2, r2, #1
 800b0b2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b0b6:	4283      	cmp	r3, r0
 800b0b8:	bf0c      	ite	eq
 800b0ba:	2200      	moveq	r2, #0
 800b0bc:	f002 0201 	andne.w	r2, r2, #1
 800b0c0:	f5a0 3096 	sub.w	r0, r0, #76800	; 0x12c00
 800b0c4:	428b      	cmp	r3, r1
 800b0c6:	bf0c      	ite	eq
 800b0c8:	2200      	moveq	r2, #0
 800b0ca:	f002 0201 	andne.w	r2, r2, #1
 800b0ce:	f5a1 3196 	sub.w	r1, r1, #76800	; 0x12c00
 800b0d2:	4283      	cmp	r3, r0
 800b0d4:	bf0c      	ite	eq
 800b0d6:	2200      	moveq	r2, #0
 800b0d8:	f002 0201 	andne.w	r2, r2, #1
 800b0dc:	428b      	cmp	r3, r1
 800b0de:	bf0c      	ite	eq
 800b0e0:	2200      	moveq	r2, #0
 800b0e2:	f002 0201 	andne.w	r2, r2, #1
 800b0e6:	b112      	cbz	r2, 800b0ee <TIM_SlaveTimer_SetConfig+0x376>
 800b0e8:	4a36      	ldr	r2, [pc, #216]	; (800b1c4 <TIM_SlaveTimer_SetConfig+0x44c>)
 800b0ea:	4293      	cmp	r3, r2
 800b0ec:	d157      	bne.n	800b19e <TIM_SlaveTimer_SetConfig+0x426>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 800b0ee:	68a3      	ldr	r3, [r4, #8]
 800b0f0:	2b0a      	cmp	r3, #10
 800b0f2:	bf18      	it	ne
 800b0f4:	f5b3 4f00 	cmpne.w	r3, #32768	; 0x8000
 800b0f8:	d002      	beq.n	800b100 <TIM_SlaveTimer_SetConfig+0x388>
 800b0fa:	f033 0302 	bics.w	r3, r3, #2
 800b0fe:	d136      	bne.n	800b16e <TIM_SlaveTimer_SetConfig+0x3f6>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800b100:	6927      	ldr	r7, [r4, #16]
 800b102:	2f0f      	cmp	r7, #15
 800b104:	d905      	bls.n	800b112 <TIM_SlaveTimer_SetConfig+0x39a>
 800b106:	f641 113c 	movw	r1, #6460	; 0x193c
 800b10a:	482f      	ldr	r0, [pc, #188]	; (800b1c8 <TIM_SlaveTimer_SetConfig+0x450>)
 800b10c:	f7f7 fb52 	bl	80027b4 <assert_failed>
 800b110:	6927      	ldr	r7, [r4, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b112:	6833      	ldr	r3, [r6, #0]
  return HAL_OK;
 800b114:	2000      	movs	r0, #0
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b116:	68a1      	ldr	r1, [r4, #8]
  tmpccer = TIMx->CCER;
 800b118:	6a1d      	ldr	r5, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b11a:	6a1c      	ldr	r4, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b11c:	f025 050a 	bic.w	r5, r5, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b120:	f024 0401 	bic.w	r4, r4, #1
  tmpccer |= TIM_ICPolarity;
 800b124:	4329      	orrs	r1, r5
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b126:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b128:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b12a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b12e:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800b132:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b134:	6219      	str	r1, [r3, #32]
}
 800b136:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_ERROR;
 800b138:	2001      	movs	r0, #1
}
 800b13a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800b13c:	f641 1121 	movw	r1, #6433	; 0x1921
 800b140:	4821      	ldr	r0, [pc, #132]	; (800b1c8 <TIM_SlaveTimer_SetConfig+0x450>)
 800b142:	f7f7 fb37 	bl	80027b4 <assert_failed>
 800b146:	e6db      	b.n	800af00 <TIM_SlaveTimer_SetConfig+0x188>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800b148:	f641 1159 	movw	r1, #6489	; 0x1959
 800b14c:	481e      	ldr	r0, [pc, #120]	; (800b1c8 <TIM_SlaveTimer_SetConfig+0x450>)
 800b14e:	f7f7 fb31 	bl	80027b4 <assert_failed>
  return HAL_OK;
 800b152:	2000      	movs	r0, #0
}
 800b154:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
 800b156:	f641 1112 	movw	r1, #6418	; 0x1912
 800b15a:	481b      	ldr	r0, [pc, #108]	; (800b1c8 <TIM_SlaveTimer_SetConfig+0x450>)
 800b15c:	f7f7 fb2a 	bl	80027b4 <assert_failed>
 800b160:	e65d      	b.n	800ae1e <TIM_SlaveTimer_SetConfig+0xa6>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 800b162:	f641 1113 	movw	r1, #6419	; 0x1913
 800b166:	4818      	ldr	r0, [pc, #96]	; (800b1c8 <TIM_SlaveTimer_SetConfig+0x450>)
 800b168:	f7f7 fb24 	bl	80027b4 <assert_failed>
 800b16c:	e661      	b.n	800ae32 <TIM_SlaveTimer_SetConfig+0xba>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 800b16e:	f641 113b 	movw	r1, #6459	; 0x193b
 800b172:	4815      	ldr	r0, [pc, #84]	; (800b1c8 <TIM_SlaveTimer_SetConfig+0x450>)
 800b174:	f7f7 fb1e 	bl	80027b4 <assert_failed>
 800b178:	e7c2      	b.n	800b100 <TIM_SlaveTimer_SetConfig+0x388>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 800b17a:	f641 1149 	movw	r1, #6473	; 0x1949
 800b17e:	4812      	ldr	r0, [pc, #72]	; (800b1c8 <TIM_SlaveTimer_SetConfig+0x450>)
 800b180:	f7f7 fb18 	bl	80027b4 <assert_failed>
 800b184:	e73b      	b.n	800affe <TIM_SlaveTimer_SetConfig+0x286>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800b186:	f641 1148 	movw	r1, #6472	; 0x1948
 800b18a:	480f      	ldr	r0, [pc, #60]	; (800b1c8 <TIM_SlaveTimer_SetConfig+0x450>)
 800b18c:	f7f7 fb12 	bl	80027b4 <assert_failed>
 800b190:	e72b      	b.n	800afea <TIM_SlaveTimer_SetConfig+0x272>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 800b192:	f641 1111 	movw	r1, #6417	; 0x1911
 800b196:	480c      	ldr	r0, [pc, #48]	; (800b1c8 <TIM_SlaveTimer_SetConfig+0x450>)
 800b198:	f7f7 fb0c 	bl	80027b4 <assert_failed>
 800b19c:	e63a      	b.n	800ae14 <TIM_SlaveTimer_SetConfig+0x9c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800b19e:	f641 113a 	movw	r1, #6458	; 0x193a
 800b1a2:	4809      	ldr	r0, [pc, #36]	; (800b1c8 <TIM_SlaveTimer_SetConfig+0x450>)
 800b1a4:	f7f7 fb06 	bl	80027b4 <assert_failed>
 800b1a8:	e7a1      	b.n	800b0ee <TIM_SlaveTimer_SetConfig+0x376>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800b1aa:	f44f 51c9 	mov.w	r1, #6432	; 0x1920
 800b1ae:	4806      	ldr	r0, [pc, #24]	; (800b1c8 <TIM_SlaveTimer_SetConfig+0x450>)
 800b1b0:	f7f7 fb00 	bl	80027b4 <assert_failed>
 800b1b4:	e6a0      	b.n	800aef8 <TIM_SlaveTimer_SetConfig+0x180>
 800b1b6:	bf00      	nop
 800b1b8:	40010000 	.word	0x40010000
 800b1bc:	40000400 	.word	0x40000400
 800b1c0:	40000800 	.word	0x40000800
 800b1c4:	40002000 	.word	0x40002000
 800b1c8:	08024bd8 	.word	0x08024bd8

0800b1cc <HAL_TIM_Base_Start>:
{
 800b1cc:	b538      	push	{r3, r4, r5, lr}
 800b1ce:	4604      	mov	r4, r0
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800b1d0:	4b38      	ldr	r3, [pc, #224]	; (800b2b4 <HAL_TIM_Base_Start+0xe8>)
 800b1d2:	4839      	ldr	r0, [pc, #228]	; (800b2b8 <HAL_TIM_Base_Start+0xec>)
 800b1d4:	6822      	ldr	r2, [r4, #0]
 800b1d6:	4939      	ldr	r1, [pc, #228]	; (800b2bc <HAL_TIM_Base_Start+0xf0>)
 800b1d8:	429a      	cmp	r2, r3
 800b1da:	bf18      	it	ne
 800b1dc:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800b1e0:	4d37      	ldr	r5, [pc, #220]	; (800b2c0 <HAL_TIM_Base_Start+0xf4>)
 800b1e2:	bf14      	ite	ne
 800b1e4:	2301      	movne	r3, #1
 800b1e6:	2300      	moveq	r3, #0
 800b1e8:	4282      	cmp	r2, r0
 800b1ea:	bf0c      	ite	eq
 800b1ec:	2300      	moveq	r3, #0
 800b1ee:	f003 0301 	andne.w	r3, r3, #1
 800b1f2:	f500 6040 	add.w	r0, r0, #3072	; 0xc00
 800b1f6:	428a      	cmp	r2, r1
 800b1f8:	bf0c      	ite	eq
 800b1fa:	2300      	moveq	r3, #0
 800b1fc:	f003 0301 	andne.w	r3, r3, #1
 800b200:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 800b204:	42aa      	cmp	r2, r5
 800b206:	bf0c      	ite	eq
 800b208:	2300      	moveq	r3, #0
 800b20a:	f003 0301 	andne.w	r3, r3, #1
 800b20e:	f505 4578 	add.w	r5, r5, #63488	; 0xf800
 800b212:	4282      	cmp	r2, r0
 800b214:	bf0c      	ite	eq
 800b216:	2300      	moveq	r3, #0
 800b218:	f003 0301 	andne.w	r3, r3, #1
 800b21c:	f500 3098 	add.w	r0, r0, #77824	; 0x13000
 800b220:	428a      	cmp	r2, r1
 800b222:	bf0c      	ite	eq
 800b224:	2300      	moveq	r3, #0
 800b226:	f003 0301 	andne.w	r3, r3, #1
 800b22a:	f501 3198 	add.w	r1, r1, #77824	; 0x13000
 800b22e:	42aa      	cmp	r2, r5
 800b230:	bf0c      	ite	eq
 800b232:	2300      	moveq	r3, #0
 800b234:	f003 0301 	andne.w	r3, r3, #1
 800b238:	f505 4588 	add.w	r5, r5, #17408	; 0x4400
 800b23c:	4282      	cmp	r2, r0
 800b23e:	bf0c      	ite	eq
 800b240:	2300      	moveq	r3, #0
 800b242:	f003 0301 	andne.w	r3, r3, #1
 800b246:	f5a0 3094 	sub.w	r0, r0, #75776	; 0x12800
 800b24a:	428a      	cmp	r2, r1
 800b24c:	bf0c      	ite	eq
 800b24e:	2300      	moveq	r3, #0
 800b250:	f003 0301 	andne.w	r3, r3, #1
 800b254:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 800b258:	42aa      	cmp	r2, r5
 800b25a:	bf0c      	ite	eq
 800b25c:	2300      	moveq	r3, #0
 800b25e:	f003 0301 	andne.w	r3, r3, #1
 800b262:	4282      	cmp	r2, r0
 800b264:	bf0c      	ite	eq
 800b266:	2300      	moveq	r3, #0
 800b268:	f003 0301 	andne.w	r3, r3, #1
 800b26c:	428a      	cmp	r2, r1
 800b26e:	bf0c      	ite	eq
 800b270:	2300      	moveq	r3, #0
 800b272:	f003 0301 	andne.w	r3, r3, #1
 800b276:	b113      	cbz	r3, 800b27e <HAL_TIM_Base_Start+0xb2>
 800b278:	4b12      	ldr	r3, [pc, #72]	; (800b2c4 <HAL_TIM_Base_Start+0xf8>)
 800b27a:	429a      	cmp	r2, r3
 800b27c:	d113      	bne.n	800b2a6 <HAL_TIM_Base_Start+0xda>
  htim->State = HAL_TIM_STATE_BUSY;
 800b27e:	2102      	movs	r1, #2
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b280:	4b11      	ldr	r3, [pc, #68]	; (800b2c8 <HAL_TIM_Base_Start+0xfc>)
  htim->State = HAL_TIM_STATE_BUSY;
 800b282:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b286:	6891      	ldr	r1, [r2, #8]
 800b288:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b28a:	2b06      	cmp	r3, #6
 800b28c:	d006      	beq.n	800b29c <HAL_TIM_Base_Start+0xd0>
 800b28e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b292:	d003      	beq.n	800b29c <HAL_TIM_Base_Start+0xd0>
    __HAL_TIM_ENABLE(htim);
 800b294:	6813      	ldr	r3, [r2, #0]
 800b296:	f043 0301 	orr.w	r3, r3, #1
 800b29a:	6013      	str	r3, [r2, #0]
  htim->State = HAL_TIM_STATE_READY;
 800b29c:	2301      	movs	r3, #1
}
 800b29e:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800b2a0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800b2a4:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800b2a6:	f44f 71c4 	mov.w	r1, #392	; 0x188
 800b2aa:	4808      	ldr	r0, [pc, #32]	; (800b2cc <HAL_TIM_Base_Start+0x100>)
 800b2ac:	f7f7 fa82 	bl	80027b4 <assert_failed>
 800b2b0:	6822      	ldr	r2, [r4, #0]
 800b2b2:	e7e4      	b.n	800b27e <HAL_TIM_Base_Start+0xb2>
 800b2b4:	40010000 	.word	0x40010000
 800b2b8:	40000400 	.word	0x40000400
 800b2bc:	40000800 	.word	0x40000800
 800b2c0:	40000c00 	.word	0x40000c00
 800b2c4:	40002000 	.word	0x40002000
 800b2c8:	00010007 	.word	0x00010007
 800b2cc:	08024bd8 	.word	0x08024bd8

0800b2d0 <HAL_TIM_Base_Start_IT>:
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800b2d0:	6802      	ldr	r2, [r0, #0]
 800b2d2:	4938      	ldr	r1, [pc, #224]	; (800b3b4 <HAL_TIM_Base_Start_IT+0xe4>)
{
 800b2d4:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800b2d6:	4b38      	ldr	r3, [pc, #224]	; (800b3b8 <HAL_TIM_Base_Start_IT+0xe8>)
 800b2d8:	4c38      	ldr	r4, [pc, #224]	; (800b3bc <HAL_TIM_Base_Start_IT+0xec>)
 800b2da:	429a      	cmp	r2, r3
 800b2dc:	bf18      	it	ne
 800b2de:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800b2e2:	4d37      	ldr	r5, [pc, #220]	; (800b3c0 <HAL_TIM_Base_Start_IT+0xf0>)
 800b2e4:	bf14      	ite	ne
 800b2e6:	2301      	movne	r3, #1
 800b2e8:	2300      	moveq	r3, #0
 800b2ea:	42a2      	cmp	r2, r4
 800b2ec:	bf0c      	ite	eq
 800b2ee:	2300      	moveq	r3, #0
 800b2f0:	f003 0301 	andne.w	r3, r3, #1
 800b2f4:	f504 6440 	add.w	r4, r4, #3072	; 0xc00
 800b2f8:	428a      	cmp	r2, r1
 800b2fa:	bf0c      	ite	eq
 800b2fc:	2300      	moveq	r3, #0
 800b2fe:	f003 0301 	andne.w	r3, r3, #1
 800b302:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 800b306:	42aa      	cmp	r2, r5
 800b308:	bf0c      	ite	eq
 800b30a:	2300      	moveq	r3, #0
 800b30c:	f003 0301 	andne.w	r3, r3, #1
 800b310:	f505 4578 	add.w	r5, r5, #63488	; 0xf800
 800b314:	42a2      	cmp	r2, r4
 800b316:	bf0c      	ite	eq
 800b318:	2300      	moveq	r3, #0
 800b31a:	f003 0301 	andne.w	r3, r3, #1
 800b31e:	f504 3498 	add.w	r4, r4, #77824	; 0x13000
 800b322:	428a      	cmp	r2, r1
 800b324:	bf0c      	ite	eq
 800b326:	2300      	moveq	r3, #0
 800b328:	f003 0301 	andne.w	r3, r3, #1
 800b32c:	f501 3198 	add.w	r1, r1, #77824	; 0x13000
 800b330:	42aa      	cmp	r2, r5
 800b332:	bf0c      	ite	eq
 800b334:	2300      	moveq	r3, #0
 800b336:	f003 0301 	andne.w	r3, r3, #1
 800b33a:	f505 4588 	add.w	r5, r5, #17408	; 0x4400
 800b33e:	42a2      	cmp	r2, r4
 800b340:	bf0c      	ite	eq
 800b342:	2300      	moveq	r3, #0
 800b344:	f003 0301 	andne.w	r3, r3, #1
 800b348:	f5a4 3494 	sub.w	r4, r4, #75776	; 0x12800
 800b34c:	428a      	cmp	r2, r1
 800b34e:	bf0c      	ite	eq
 800b350:	2300      	moveq	r3, #0
 800b352:	f003 0301 	andne.w	r3, r3, #1
 800b356:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 800b35a:	42aa      	cmp	r2, r5
 800b35c:	bf0c      	ite	eq
 800b35e:	2300      	moveq	r3, #0
 800b360:	f003 0301 	andne.w	r3, r3, #1
 800b364:	42a2      	cmp	r2, r4
 800b366:	bf0c      	ite	eq
 800b368:	2300      	moveq	r3, #0
 800b36a:	f003 0301 	andne.w	r3, r3, #1
 800b36e:	428a      	cmp	r2, r1
 800b370:	bf0c      	ite	eq
 800b372:	2300      	moveq	r3, #0
 800b374:	f003 0301 	andne.w	r3, r3, #1
 800b378:	b113      	cbz	r3, 800b380 <HAL_TIM_Base_Start_IT+0xb0>
 800b37a:	4b12      	ldr	r3, [pc, #72]	; (800b3c4 <HAL_TIM_Base_Start_IT+0xf4>)
 800b37c:	429a      	cmp	r2, r3
 800b37e:	d111      	bne.n	800b3a4 <HAL_TIM_Base_Start_IT+0xd4>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b380:	68d1      	ldr	r1, [r2, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b382:	4b11      	ldr	r3, [pc, #68]	; (800b3c8 <HAL_TIM_Base_Start_IT+0xf8>)
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b384:	f041 0101 	orr.w	r1, r1, #1
 800b388:	60d1      	str	r1, [r2, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b38a:	6891      	ldr	r1, [r2, #8]
 800b38c:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b38e:	2b06      	cmp	r3, #6
 800b390:	d006      	beq.n	800b3a0 <HAL_TIM_Base_Start_IT+0xd0>
 800b392:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b396:	d003      	beq.n	800b3a0 <HAL_TIM_Base_Start_IT+0xd0>
    __HAL_TIM_ENABLE(htim);
 800b398:	6813      	ldr	r3, [r2, #0]
 800b39a:	f043 0301 	orr.w	r3, r3, #1
 800b39e:	6013      	str	r3, [r2, #0]
}
 800b3a0:	2000      	movs	r0, #0
 800b3a2:	bd38      	pop	{r3, r4, r5, pc}
 800b3a4:	4604      	mov	r4, r0
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800b3a6:	f44f 71de 	mov.w	r1, #444	; 0x1bc
 800b3aa:	4808      	ldr	r0, [pc, #32]	; (800b3cc <HAL_TIM_Base_Start_IT+0xfc>)
 800b3ac:	f7f7 fa02 	bl	80027b4 <assert_failed>
 800b3b0:	6822      	ldr	r2, [r4, #0]
 800b3b2:	e7e5      	b.n	800b380 <HAL_TIM_Base_Start_IT+0xb0>
 800b3b4:	40000800 	.word	0x40000800
 800b3b8:	40010000 	.word	0x40010000
 800b3bc:	40000400 	.word	0x40000400
 800b3c0:	40000c00 	.word	0x40000c00
 800b3c4:	40002000 	.word	0x40002000
 800b3c8:	00010007 	.word	0x00010007
 800b3cc:	08024bd8 	.word	0x08024bd8

0800b3d0 <HAL_TIM_OC_MspInit>:
 800b3d0:	4770      	bx	lr
 800b3d2:	bf00      	nop

0800b3d4 <HAL_TIM_PWM_MspInit>:
 800b3d4:	4770      	bx	lr
 800b3d6:	bf00      	nop

0800b3d8 <HAL_TIM_IC_MspInit>:
 800b3d8:	4770      	bx	lr
 800b3da:	bf00      	nop

0800b3dc <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800b3dc:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800b3e0:	2b01      	cmp	r3, #1
 800b3e2:	f000 81c8 	beq.w	800b776 <HAL_TIM_ConfigClockSource+0x39a>
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800b3e6:	680a      	ldr	r2, [r1, #0]
 800b3e8:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 800b3ec:	bf18      	it	ne
 800b3ee:	f5b2 5f00 	cmpne.w	r2, #8192	; 0x2000
{
 800b3f2:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800b3f4:	bf14      	ite	ne
 800b3f6:	2301      	movne	r3, #1
 800b3f8:	2300      	moveq	r3, #0
 800b3fa:	f032 0630 	bics.w	r6, r2, #48	; 0x30
 800b3fe:	4604      	mov	r4, r0
 800b400:	460d      	mov	r5, r1
  __HAL_LOCK(htim);
 800b402:	f04f 0001 	mov.w	r0, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800b406:	f04f 0102 	mov.w	r1, #2
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800b40a:	bf08      	it	eq
 800b40c:	2300      	moveq	r3, #0
  __HAL_LOCK(htim);
 800b40e:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800b412:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800b416:	b113      	cbz	r3, 800b41e <HAL_TIM_ConfigClockSource+0x42>
 800b418:	2e40      	cmp	r6, #64	; 0x40
 800b41a:	f040 8242 	bne.w	800b8a2 <HAL_TIM_ConfigClockSource+0x4c6>
  tmpsmcr = htim->Instance->SMCR;
 800b41e:	6823      	ldr	r3, [r4, #0]
  switch (sClockSourceConfig->ClockSource)
 800b420:	2a40      	cmp	r2, #64	; 0x40
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b422:	49a5      	ldr	r1, [pc, #660]	; (800b6b8 <HAL_TIM_ConfigClockSource+0x2dc>)
  tmpsmcr = htim->Instance->SMCR;
 800b424:	6898      	ldr	r0, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b426:	ea01 0100 	and.w	r1, r1, r0
  htim->Instance->SMCR = tmpsmcr;
 800b42a:	6099      	str	r1, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 800b42c:	f000 81d3 	beq.w	800b7d6 <HAL_TIM_ConfigClockSource+0x3fa>
 800b430:	f240 81a3 	bls.w	800b77a <HAL_TIM_ConfigClockSource+0x39e>
 800b434:	2a70      	cmp	r2, #112	; 0x70
 800b436:	f000 814d 	beq.w	800b6d4 <HAL_TIM_ConfigClockSource+0x2f8>
 800b43a:	d84c      	bhi.n	800b4d6 <HAL_TIM_ConfigClockSource+0xfa>
 800b43c:	2a50      	cmp	r2, #80	; 0x50
 800b43e:	f000 8095 	beq.w	800b56c <HAL_TIM_ConfigClockSource+0x190>
 800b442:	2a60      	cmp	r2, #96	; 0x60
 800b444:	f040 812f 	bne.w	800b6a6 <HAL_TIM_ConfigClockSource+0x2ca>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800b448:	4a9c      	ldr	r2, [pc, #624]	; (800b6bc <HAL_TIM_ConfigClockSource+0x2e0>)
 800b44a:	499d      	ldr	r1, [pc, #628]	; (800b6c0 <HAL_TIM_ConfigClockSource+0x2e4>)
 800b44c:	4293      	cmp	r3, r2
 800b44e:	bf18      	it	ne
 800b450:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800b454:	489b      	ldr	r0, [pc, #620]	; (800b6c4 <HAL_TIM_ConfigClockSource+0x2e8>)
 800b456:	bf14      	ite	ne
 800b458:	2201      	movne	r2, #1
 800b45a:	2200      	moveq	r2, #0
 800b45c:	428b      	cmp	r3, r1
 800b45e:	bf0c      	ite	eq
 800b460:	2200      	moveq	r2, #0
 800b462:	f002 0201 	andne.w	r2, r2, #1
 800b466:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b46a:	4283      	cmp	r3, r0
 800b46c:	bf0c      	ite	eq
 800b46e:	2200      	moveq	r2, #0
 800b470:	f002 0201 	andne.w	r2, r2, #1
 800b474:	428b      	cmp	r3, r1
 800b476:	bf0c      	ite	eq
 800b478:	2200      	moveq	r2, #0
 800b47a:	f002 0201 	andne.w	r2, r2, #1
 800b47e:	b11a      	cbz	r2, 800b488 <HAL_TIM_ConfigClockSource+0xac>
 800b480:	4a91      	ldr	r2, [pc, #580]	; (800b6c8 <HAL_TIM_ConfigClockSource+0x2ec>)
 800b482:	4293      	cmp	r3, r2
 800b484:	f040 8201 	bne.w	800b88a <HAL_TIM_ConfigClockSource+0x4ae>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800b488:	686b      	ldr	r3, [r5, #4]
 800b48a:	2b0a      	cmp	r3, #10
 800b48c:	bf18      	it	ne
 800b48e:	f5b3 4f00 	cmpne.w	r3, #32768	; 0x8000
 800b492:	d003      	beq.n	800b49c <HAL_TIM_ConfigClockSource+0xc0>
 800b494:	f033 0302 	bics.w	r3, r3, #2
 800b498:	f040 8216 	bne.w	800b8c8 <HAL_TIM_ConfigClockSource+0x4ec>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800b49c:	68ee      	ldr	r6, [r5, #12]
 800b49e:	2e0f      	cmp	r6, #15
 800b4a0:	f200 823f 	bhi.w	800b922 <HAL_TIM_ConfigClockSource+0x546>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b4a4:	6823      	ldr	r3, [r4, #0]
 800b4a6:	686d      	ldr	r5, [r5, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b4a8:	6a18      	ldr	r0, [r3, #32]
 800b4aa:	f020 0010 	bic.w	r0, r0, #16
 800b4ae:	6218      	str	r0, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b4b0:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 800b4b2:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b4b4:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b4b8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b4bc:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  tmpccer |= (TIM_ICPolarity << 4U);
 800b4c0:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 800b4c4:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 800b4c6:	621a      	str	r2, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 800b4c8:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800b4ca:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b4ce:	f042 0267 	orr.w	r2, r2, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 800b4d2:	609a      	str	r2, [r3, #8]
 800b4d4:	e0e7      	b.n	800b6a6 <HAL_TIM_ConfigClockSource+0x2ca>
  switch (sClockSourceConfig->ClockSource)
 800b4d6:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 800b4da:	f000 808d 	beq.w	800b5f8 <HAL_TIM_ConfigClockSource+0x21c>
 800b4de:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800b4e2:	f040 80e0 	bne.w	800b6a6 <HAL_TIM_ConfigClockSource+0x2ca>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 800b4e6:	4a75      	ldr	r2, [pc, #468]	; (800b6bc <HAL_TIM_ConfigClockSource+0x2e0>)
 800b4e8:	4975      	ldr	r1, [pc, #468]	; (800b6c0 <HAL_TIM_ConfigClockSource+0x2e4>)
 800b4ea:	4293      	cmp	r3, r2
 800b4ec:	bf18      	it	ne
 800b4ee:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800b4f2:	4874      	ldr	r0, [pc, #464]	; (800b6c4 <HAL_TIM_ConfigClockSource+0x2e8>)
 800b4f4:	bf14      	ite	ne
 800b4f6:	2201      	movne	r2, #1
 800b4f8:	2200      	moveq	r2, #0
 800b4fa:	428b      	cmp	r3, r1
 800b4fc:	bf0c      	ite	eq
 800b4fe:	2200      	moveq	r2, #0
 800b500:	f002 0201 	andne.w	r2, r2, #1
 800b504:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b508:	4283      	cmp	r3, r0
 800b50a:	bf0c      	ite	eq
 800b50c:	2200      	moveq	r2, #0
 800b50e:	f002 0201 	andne.w	r2, r2, #1
 800b512:	428b      	cmp	r3, r1
 800b514:	bf0c      	ite	eq
 800b516:	2200      	moveq	r2, #0
 800b518:	f002 0201 	andne.w	r2, r2, #1
 800b51c:	b11a      	cbz	r2, 800b526 <HAL_TIM_ConfigClockSource+0x14a>
 800b51e:	4a6a      	ldr	r2, [pc, #424]	; (800b6c8 <HAL_TIM_ConfigClockSource+0x2ec>)
 800b520:	4293      	cmp	r3, r2
 800b522:	f040 81b8 	bne.w	800b896 <HAL_TIM_ConfigClockSource+0x4ba>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800b526:	68ab      	ldr	r3, [r5, #8]
 800b528:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 800b52c:	f040 8207 	bne.w	800b93e <HAL_TIM_ConfigClockSource+0x562>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800b530:	686b      	ldr	r3, [r5, #4]
 800b532:	2b0a      	cmp	r3, #10
 800b534:	bf18      	it	ne
 800b536:	f5b3 4f00 	cmpne.w	r3, #32768	; 0x8000
 800b53a:	d003      	beq.n	800b544 <HAL_TIM_ConfigClockSource+0x168>
 800b53c:	f033 0302 	bics.w	r3, r3, #2
 800b540:	f040 81bc 	bne.w	800b8bc <HAL_TIM_ConfigClockSource+0x4e0>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800b544:	68e8      	ldr	r0, [r5, #12]
 800b546:	280f      	cmp	r0, #15
 800b548:	f200 81dd 	bhi.w	800b906 <HAL_TIM_ConfigClockSource+0x52a>
      TIM_ETR_SetConfig(htim->Instance,
 800b54c:	6822      	ldr	r2, [r4, #0]
 800b54e:	68ab      	ldr	r3, [r5, #8]
  tmpsmcr = TIMx->SMCR;
 800b550:	6891      	ldr	r1, [r2, #8]
 800b552:	686d      	ldr	r5, [r5, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b554:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
 800b558:	432b      	orrs	r3, r5
 800b55a:	430b      	orrs	r3, r1
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b55c:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
  TIMx->SMCR = tmpsmcr;
 800b560:	6093      	str	r3, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b562:	6893      	ldr	r3, [r2, #8]
 800b564:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800b568:	6093      	str	r3, [r2, #8]
      break;
 800b56a:	e09c      	b.n	800b6a6 <HAL_TIM_ConfigClockSource+0x2ca>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800b56c:	4a53      	ldr	r2, [pc, #332]	; (800b6bc <HAL_TIM_ConfigClockSource+0x2e0>)
 800b56e:	4954      	ldr	r1, [pc, #336]	; (800b6c0 <HAL_TIM_ConfigClockSource+0x2e4>)
 800b570:	4293      	cmp	r3, r2
 800b572:	bf18      	it	ne
 800b574:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800b578:	4852      	ldr	r0, [pc, #328]	; (800b6c4 <HAL_TIM_ConfigClockSource+0x2e8>)
 800b57a:	bf14      	ite	ne
 800b57c:	2201      	movne	r2, #1
 800b57e:	2200      	moveq	r2, #0
 800b580:	428b      	cmp	r3, r1
 800b582:	bf0c      	ite	eq
 800b584:	2200      	moveq	r2, #0
 800b586:	f002 0201 	andne.w	r2, r2, #1
 800b58a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b58e:	4283      	cmp	r3, r0
 800b590:	bf0c      	ite	eq
 800b592:	2200      	moveq	r2, #0
 800b594:	f002 0201 	andne.w	r2, r2, #1
 800b598:	428b      	cmp	r3, r1
 800b59a:	bf0c      	ite	eq
 800b59c:	2200      	moveq	r2, #0
 800b59e:	f002 0201 	andne.w	r2, r2, #1
 800b5a2:	b11a      	cbz	r2, 800b5ac <HAL_TIM_ConfigClockSource+0x1d0>
 800b5a4:	4a48      	ldr	r2, [pc, #288]	; (800b6c8 <HAL_TIM_ConfigClockSource+0x2ec>)
 800b5a6:	4293      	cmp	r3, r2
 800b5a8:	f040 8169 	bne.w	800b87e <HAL_TIM_ConfigClockSource+0x4a2>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800b5ac:	686b      	ldr	r3, [r5, #4]
 800b5ae:	2b0a      	cmp	r3, #10
 800b5b0:	bf18      	it	ne
 800b5b2:	f5b3 4f00 	cmpne.w	r3, #32768	; 0x8000
 800b5b6:	d003      	beq.n	800b5c0 <HAL_TIM_ConfigClockSource+0x1e4>
 800b5b8:	f033 0302 	bics.w	r3, r3, #2
 800b5bc:	f040 818a 	bne.w	800b8d4 <HAL_TIM_ConfigClockSource+0x4f8>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800b5c0:	68ee      	ldr	r6, [r5, #12]
 800b5c2:	2e0f      	cmp	r6, #15
 800b5c4:	f200 81b4 	bhi.w	800b930 <HAL_TIM_ConfigClockSource+0x554>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b5c8:	6823      	ldr	r3, [r4, #0]
 800b5ca:	6869      	ldr	r1, [r5, #4]
  tmpccer = TIMx->CCER;
 800b5cc:	6a1d      	ldr	r5, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b5ce:	6a18      	ldr	r0, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b5d0:	f025 050a 	bic.w	r5, r5, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b5d4:	f020 0001 	bic.w	r0, r0, #1
  tmpccer |= TIM_ICPolarity;
 800b5d8:	4329      	orrs	r1, r5
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b5da:	6218      	str	r0, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b5dc:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b5de:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b5e2:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800b5e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b5e8:	6219      	str	r1, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 800b5ea:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800b5ec:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b5f0:	f042 0257 	orr.w	r2, r2, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 800b5f4:	609a      	str	r2, [r3, #8]
 800b5f6:	e056      	b.n	800b6a6 <HAL_TIM_ConfigClockSource+0x2ca>
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 800b5f8:	4a30      	ldr	r2, [pc, #192]	; (800b6bc <HAL_TIM_ConfigClockSource+0x2e0>)
 800b5fa:	4831      	ldr	r0, [pc, #196]	; (800b6c0 <HAL_TIM_ConfigClockSource+0x2e4>)
 800b5fc:	4293      	cmp	r3, r2
 800b5fe:	bf18      	it	ne
 800b600:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800b604:	492f      	ldr	r1, [pc, #188]	; (800b6c4 <HAL_TIM_ConfigClockSource+0x2e8>)
 800b606:	4d31      	ldr	r5, [pc, #196]	; (800b6cc <HAL_TIM_ConfigClockSource+0x2f0>)
 800b608:	bf14      	ite	ne
 800b60a:	2201      	movne	r2, #1
 800b60c:	2200      	moveq	r2, #0
 800b60e:	4283      	cmp	r3, r0
 800b610:	bf0c      	ite	eq
 800b612:	2200      	moveq	r2, #0
 800b614:	f002 0201 	andne.w	r2, r2, #1
 800b618:	f500 6040 	add.w	r0, r0, #3072	; 0xc00
 800b61c:	428b      	cmp	r3, r1
 800b61e:	bf0c      	ite	eq
 800b620:	2200      	moveq	r2, #0
 800b622:	f002 0201 	andne.w	r2, r2, #1
 800b626:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 800b62a:	42ab      	cmp	r3, r5
 800b62c:	bf0c      	ite	eq
 800b62e:	2200      	moveq	r2, #0
 800b630:	f002 0201 	andne.w	r2, r2, #1
 800b634:	f505 4578 	add.w	r5, r5, #63488	; 0xf800
 800b638:	4283      	cmp	r3, r0
 800b63a:	bf0c      	ite	eq
 800b63c:	2200      	moveq	r2, #0
 800b63e:	f002 0201 	andne.w	r2, r2, #1
 800b642:	f500 3098 	add.w	r0, r0, #77824	; 0x13000
 800b646:	428b      	cmp	r3, r1
 800b648:	bf0c      	ite	eq
 800b64a:	2200      	moveq	r2, #0
 800b64c:	f002 0201 	andne.w	r2, r2, #1
 800b650:	f501 3198 	add.w	r1, r1, #77824	; 0x13000
 800b654:	42ab      	cmp	r3, r5
 800b656:	bf0c      	ite	eq
 800b658:	2200      	moveq	r2, #0
 800b65a:	f002 0201 	andne.w	r2, r2, #1
 800b65e:	f505 4588 	add.w	r5, r5, #17408	; 0x4400
 800b662:	4283      	cmp	r3, r0
 800b664:	bf0c      	ite	eq
 800b666:	2200      	moveq	r2, #0
 800b668:	f002 0201 	andne.w	r2, r2, #1
 800b66c:	f5a0 3094 	sub.w	r0, r0, #75776	; 0x12800
 800b670:	428b      	cmp	r3, r1
 800b672:	bf0c      	ite	eq
 800b674:	2200      	moveq	r2, #0
 800b676:	f002 0201 	andne.w	r2, r2, #1
 800b67a:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 800b67e:	42ab      	cmp	r3, r5
 800b680:	bf0c      	ite	eq
 800b682:	2200      	moveq	r2, #0
 800b684:	f002 0201 	andne.w	r2, r2, #1
 800b688:	4283      	cmp	r3, r0
 800b68a:	bf0c      	ite	eq
 800b68c:	2200      	moveq	r2, #0
 800b68e:	f002 0201 	andne.w	r2, r2, #1
 800b692:	428b      	cmp	r3, r1
 800b694:	bf0c      	ite	eq
 800b696:	2200      	moveq	r2, #0
 800b698:	f002 0201 	andne.w	r2, r2, #1
 800b69c:	b11a      	cbz	r2, 800b6a6 <HAL_TIM_ConfigClockSource+0x2ca>
 800b69e:	4a0c      	ldr	r2, [pc, #48]	; (800b6d0 <HAL_TIM_ConfigClockSource+0x2f4>)
 800b6a0:	4293      	cmp	r3, r2
 800b6a2:	f040 8158 	bne.w	800b956 <HAL_TIM_ConfigClockSource+0x57a>
  __HAL_UNLOCK(htim);
 800b6a6:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800b6a8:	2201      	movs	r2, #1
  return HAL_OK;
 800b6aa:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
 800b6ac:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800b6b0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800b6b4:	bd70      	pop	{r4, r5, r6, pc}
 800b6b6:	bf00      	nop
 800b6b8:	fffe0088 	.word	0xfffe0088
 800b6bc:	40010000 	.word	0x40010000
 800b6c0:	40000400 	.word	0x40000400
 800b6c4:	40000800 	.word	0x40000800
 800b6c8:	40010400 	.word	0x40010400
 800b6cc:	40000c00 	.word	0x40000c00
 800b6d0:	40002000 	.word	0x40002000
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 800b6d4:	4aa3      	ldr	r2, [pc, #652]	; (800b964 <HAL_TIM_ConfigClockSource+0x588>)
 800b6d6:	49a4      	ldr	r1, [pc, #656]	; (800b968 <HAL_TIM_ConfigClockSource+0x58c>)
 800b6d8:	4293      	cmp	r3, r2
 800b6da:	bf18      	it	ne
 800b6dc:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800b6e0:	48a2      	ldr	r0, [pc, #648]	; (800b96c <HAL_TIM_ConfigClockSource+0x590>)
 800b6e2:	bf14      	ite	ne
 800b6e4:	2201      	movne	r2, #1
 800b6e6:	2200      	moveq	r2, #0
 800b6e8:	428b      	cmp	r3, r1
 800b6ea:	bf0c      	ite	eq
 800b6ec:	2200      	moveq	r2, #0
 800b6ee:	f002 0201 	andne.w	r2, r2, #1
 800b6f2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b6f6:	4283      	cmp	r3, r0
 800b6f8:	bf0c      	ite	eq
 800b6fa:	2200      	moveq	r2, #0
 800b6fc:	f002 0201 	andne.w	r2, r2, #1
 800b700:	f500 407c 	add.w	r0, r0, #64512	; 0xfc00
 800b704:	428b      	cmp	r3, r1
 800b706:	bf0c      	ite	eq
 800b708:	2200      	moveq	r2, #0
 800b70a:	f002 0201 	andne.w	r2, r2, #1
 800b70e:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 800b712:	4283      	cmp	r3, r0
 800b714:	bf0c      	ite	eq
 800b716:	2200      	moveq	r2, #0
 800b718:	f002 0201 	andne.w	r2, r2, #1
 800b71c:	428b      	cmp	r3, r1
 800b71e:	bf0c      	ite	eq
 800b720:	2200      	moveq	r2, #0
 800b722:	f002 0201 	andne.w	r2, r2, #1
 800b726:	b11a      	cbz	r2, 800b730 <HAL_TIM_ConfigClockSource+0x354>
 800b728:	4a91      	ldr	r2, [pc, #580]	; (800b970 <HAL_TIM_ConfigClockSource+0x594>)
 800b72a:	4293      	cmp	r3, r2
 800b72c:	f040 80de 	bne.w	800b8ec <HAL_TIM_ConfigClockSource+0x510>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800b730:	68ab      	ldr	r3, [r5, #8]
 800b732:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 800b736:	f040 8108 	bne.w	800b94a <HAL_TIM_ConfigClockSource+0x56e>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800b73a:	686b      	ldr	r3, [r5, #4]
 800b73c:	2b0a      	cmp	r3, #10
 800b73e:	bf18      	it	ne
 800b740:	f5b3 4f00 	cmpne.w	r3, #32768	; 0x8000
 800b744:	d003      	beq.n	800b74e <HAL_TIM_ConfigClockSource+0x372>
 800b746:	f033 0302 	bics.w	r3, r3, #2
 800b74a:	f040 80c9 	bne.w	800b8e0 <HAL_TIM_ConfigClockSource+0x504>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800b74e:	68e8      	ldr	r0, [r5, #12]
 800b750:	280f      	cmp	r0, #15
 800b752:	f200 80d1 	bhi.w	800b8f8 <HAL_TIM_ConfigClockSource+0x51c>
      TIM_ETR_SetConfig(htim->Instance,
 800b756:	6822      	ldr	r2, [r4, #0]
 800b758:	68ab      	ldr	r3, [r5, #8]
  tmpsmcr = TIMx->SMCR;
 800b75a:	6891      	ldr	r1, [r2, #8]
 800b75c:	686d      	ldr	r5, [r5, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b75e:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
 800b762:	432b      	orrs	r3, r5
 800b764:	430b      	orrs	r3, r1
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b766:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
  TIMx->SMCR = tmpsmcr;
 800b76a:	6093      	str	r3, [r2, #8]
      tmpsmcr = htim->Instance->SMCR;
 800b76c:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b76e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 800b772:	6093      	str	r3, [r2, #8]
      break;
 800b774:	e797      	b.n	800b6a6 <HAL_TIM_ConfigClockSource+0x2ca>
  __HAL_LOCK(htim);
 800b776:	2002      	movs	r0, #2
}
 800b778:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 800b77a:	2a10      	cmp	r2, #16
 800b77c:	d004      	beq.n	800b788 <HAL_TIM_ConfigClockSource+0x3ac>
 800b77e:	d96d      	bls.n	800b85c <HAL_TIM_ConfigClockSource+0x480>
 800b780:	2a20      	cmp	r2, #32
 800b782:	d001      	beq.n	800b788 <HAL_TIM_ConfigClockSource+0x3ac>
 800b784:	2a30      	cmp	r2, #48	; 0x30
 800b786:	d18e      	bne.n	800b6a6 <HAL_TIM_ConfigClockSource+0x2ca>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 800b788:	4976      	ldr	r1, [pc, #472]	; (800b964 <HAL_TIM_ConfigClockSource+0x588>)
 800b78a:	4877      	ldr	r0, [pc, #476]	; (800b968 <HAL_TIM_ConfigClockSource+0x58c>)
 800b78c:	428b      	cmp	r3, r1
 800b78e:	bf18      	it	ne
 800b790:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800b794:	4e75      	ldr	r6, [pc, #468]	; (800b96c <HAL_TIM_ConfigClockSource+0x590>)
 800b796:	bf14      	ite	ne
 800b798:	2101      	movne	r1, #1
 800b79a:	2100      	moveq	r1, #0
 800b79c:	4283      	cmp	r3, r0
 800b79e:	bf0c      	ite	eq
 800b7a0:	2100      	moveq	r1, #0
 800b7a2:	f001 0101 	andne.w	r1, r1, #1
 800b7a6:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 800b7aa:	42b3      	cmp	r3, r6
 800b7ac:	bf0c      	ite	eq
 800b7ae:	2100      	moveq	r1, #0
 800b7b0:	f001 0101 	andne.w	r1, r1, #1
 800b7b4:	4283      	cmp	r3, r0
 800b7b6:	bf0c      	ite	eq
 800b7b8:	2100      	moveq	r1, #0
 800b7ba:	f001 0101 	andne.w	r1, r1, #1
 800b7be:	b111      	cbz	r1, 800b7c6 <HAL_TIM_ConfigClockSource+0x3ea>
 800b7c0:	496c      	ldr	r1, [pc, #432]	; (800b974 <HAL_TIM_ConfigClockSource+0x598>)
 800b7c2:	428b      	cmp	r3, r1
 800b7c4:	d153      	bne.n	800b86e <HAL_TIM_ConfigClockSource+0x492>
  tmpsmcr = TIMx->SMCR;
 800b7c6:	6899      	ldr	r1, [r3, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b7c8:	f042 0207 	orr.w	r2, r2, #7
  tmpsmcr &= ~TIM_SMCR_TS;
 800b7cc:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b7d0:	430a      	orrs	r2, r1
  TIMx->SMCR = tmpsmcr;
 800b7d2:	609a      	str	r2, [r3, #8]
 800b7d4:	e767      	b.n	800b6a6 <HAL_TIM_ConfigClockSource+0x2ca>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800b7d6:	4a63      	ldr	r2, [pc, #396]	; (800b964 <HAL_TIM_ConfigClockSource+0x588>)
 800b7d8:	4963      	ldr	r1, [pc, #396]	; (800b968 <HAL_TIM_ConfigClockSource+0x58c>)
 800b7da:	4293      	cmp	r3, r2
 800b7dc:	bf18      	it	ne
 800b7de:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800b7e2:	4862      	ldr	r0, [pc, #392]	; (800b96c <HAL_TIM_ConfigClockSource+0x590>)
 800b7e4:	bf14      	ite	ne
 800b7e6:	2201      	movne	r2, #1
 800b7e8:	2200      	moveq	r2, #0
 800b7ea:	428b      	cmp	r3, r1
 800b7ec:	bf0c      	ite	eq
 800b7ee:	2200      	moveq	r2, #0
 800b7f0:	f002 0201 	andne.w	r2, r2, #1
 800b7f4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b7f8:	4283      	cmp	r3, r0
 800b7fa:	bf0c      	ite	eq
 800b7fc:	2200      	moveq	r2, #0
 800b7fe:	f002 0201 	andne.w	r2, r2, #1
 800b802:	428b      	cmp	r3, r1
 800b804:	bf0c      	ite	eq
 800b806:	2200      	moveq	r2, #0
 800b808:	f002 0201 	andne.w	r2, r2, #1
 800b80c:	b112      	cbz	r2, 800b814 <HAL_TIM_ConfigClockSource+0x438>
 800b80e:	4a59      	ldr	r2, [pc, #356]	; (800b974 <HAL_TIM_ConfigClockSource+0x598>)
 800b810:	4293      	cmp	r3, r2
 800b812:	d126      	bne.n	800b862 <HAL_TIM_ConfigClockSource+0x486>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800b814:	686b      	ldr	r3, [r5, #4]
 800b816:	2b0a      	cmp	r3, #10
 800b818:	bf18      	it	ne
 800b81a:	f5b3 4f00 	cmpne.w	r3, #32768	; 0x8000
 800b81e:	d002      	beq.n	800b826 <HAL_TIM_ConfigClockSource+0x44a>
 800b820:	f033 0302 	bics.w	r3, r3, #2
 800b824:	d144      	bne.n	800b8b0 <HAL_TIM_ConfigClockSource+0x4d4>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800b826:	68ee      	ldr	r6, [r5, #12]
 800b828:	2e0f      	cmp	r6, #15
 800b82a:	d873      	bhi.n	800b914 <HAL_TIM_ConfigClockSource+0x538>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b82c:	6823      	ldr	r3, [r4, #0]
 800b82e:	6869      	ldr	r1, [r5, #4]
  tmpccer = TIMx->CCER;
 800b830:	6a1d      	ldr	r5, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b832:	6a18      	ldr	r0, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b834:	f025 050a 	bic.w	r5, r5, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b838:	f020 0001 	bic.w	r0, r0, #1
  tmpccer |= TIM_ICPolarity;
 800b83c:	4329      	orrs	r1, r5
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b83e:	6218      	str	r0, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b840:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b842:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b846:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800b84a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b84c:	6219      	str	r1, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 800b84e:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800b850:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b854:	f042 0247 	orr.w	r2, r2, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 800b858:	609a      	str	r2, [r3, #8]
 800b85a:	e724      	b.n	800b6a6 <HAL_TIM_ConfigClockSource+0x2ca>
  switch (sClockSourceConfig->ClockSource)
 800b85c:	2a00      	cmp	r2, #0
 800b85e:	d093      	beq.n	800b788 <HAL_TIM_ConfigClockSource+0x3ac>
 800b860:	e721      	b.n	800b6a6 <HAL_TIM_ConfigClockSource+0x2ca>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800b862:	f241 2169 	movw	r1, #4713	; 0x1269
 800b866:	4844      	ldr	r0, [pc, #272]	; (800b978 <HAL_TIM_ConfigClockSource+0x59c>)
 800b868:	f7f6 ffa4 	bl	80027b4 <assert_failed>
 800b86c:	e7d2      	b.n	800b814 <HAL_TIM_ConfigClockSource+0x438>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 800b86e:	f241 217c 	movw	r1, #4732	; 0x127c
 800b872:	4841      	ldr	r0, [pc, #260]	; (800b978 <HAL_TIM_ConfigClockSource+0x59c>)
 800b874:	f7f6 ff9e 	bl	80027b4 <assert_failed>
 800b878:	682a      	ldr	r2, [r5, #0]
 800b87a:	6823      	ldr	r3, [r4, #0]
 800b87c:	e7a3      	b.n	800b7c6 <HAL_TIM_ConfigClockSource+0x3ea>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800b87e:	f241 2149 	movw	r1, #4681	; 0x1249
 800b882:	483d      	ldr	r0, [pc, #244]	; (800b978 <HAL_TIM_ConfigClockSource+0x59c>)
 800b884:	f7f6 ff96 	bl	80027b4 <assert_failed>
 800b888:	e690      	b.n	800b5ac <HAL_TIM_ConfigClockSource+0x1d0>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800b88a:	f241 2159 	movw	r1, #4697	; 0x1259
 800b88e:	483a      	ldr	r0, [pc, #232]	; (800b978 <HAL_TIM_ConfigClockSource+0x59c>)
 800b890:	f7f6 ff90 	bl	80027b4 <assert_failed>
 800b894:	e5f8      	b.n	800b488 <HAL_TIM_ConfigClockSource+0xac>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 800b896:	f241 2135 	movw	r1, #4661	; 0x1235
 800b89a:	4837      	ldr	r0, [pc, #220]	; (800b978 <HAL_TIM_ConfigClockSource+0x59c>)
 800b89c:	f7f6 ff8a 	bl	80027b4 <assert_failed>
 800b8a0:	e641      	b.n	800b526 <HAL_TIM_ConfigClockSource+0x14a>
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800b8a2:	f241 210a 	movw	r1, #4618	; 0x120a
 800b8a6:	4834      	ldr	r0, [pc, #208]	; (800b978 <HAL_TIM_ConfigClockSource+0x59c>)
 800b8a8:	f7f6 ff84 	bl	80027b4 <assert_failed>
 800b8ac:	682a      	ldr	r2, [r5, #0]
 800b8ae:	e5b6      	b.n	800b41e <HAL_TIM_ConfigClockSource+0x42>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800b8b0:	f241 216c 	movw	r1, #4716	; 0x126c
 800b8b4:	4830      	ldr	r0, [pc, #192]	; (800b978 <HAL_TIM_ConfigClockSource+0x59c>)
 800b8b6:	f7f6 ff7d 	bl	80027b4 <assert_failed>
 800b8ba:	e7b4      	b.n	800b826 <HAL_TIM_ConfigClockSource+0x44a>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800b8bc:	f241 2139 	movw	r1, #4665	; 0x1239
 800b8c0:	482d      	ldr	r0, [pc, #180]	; (800b978 <HAL_TIM_ConfigClockSource+0x59c>)
 800b8c2:	f7f6 ff77 	bl	80027b4 <assert_failed>
 800b8c6:	e63d      	b.n	800b544 <HAL_TIM_ConfigClockSource+0x168>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800b8c8:	f241 215c 	movw	r1, #4700	; 0x125c
 800b8cc:	482a      	ldr	r0, [pc, #168]	; (800b978 <HAL_TIM_ConfigClockSource+0x59c>)
 800b8ce:	f7f6 ff71 	bl	80027b4 <assert_failed>
 800b8d2:	e5e3      	b.n	800b49c <HAL_TIM_ConfigClockSource+0xc0>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800b8d4:	f241 214c 	movw	r1, #4684	; 0x124c
 800b8d8:	4827      	ldr	r0, [pc, #156]	; (800b978 <HAL_TIM_ConfigClockSource+0x59c>)
 800b8da:	f7f6 ff6b 	bl	80027b4 <assert_failed>
 800b8de:	e66f      	b.n	800b5c0 <HAL_TIM_ConfigClockSource+0x1e4>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800b8e0:	f241 2121 	movw	r1, #4641	; 0x1221
 800b8e4:	4824      	ldr	r0, [pc, #144]	; (800b978 <HAL_TIM_ConfigClockSource+0x59c>)
 800b8e6:	f7f6 ff65 	bl	80027b4 <assert_failed>
 800b8ea:	e730      	b.n	800b74e <HAL_TIM_ConfigClockSource+0x372>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 800b8ec:	f241 211d 	movw	r1, #4637	; 0x121d
 800b8f0:	4821      	ldr	r0, [pc, #132]	; (800b978 <HAL_TIM_ConfigClockSource+0x59c>)
 800b8f2:	f7f6 ff5f 	bl	80027b4 <assert_failed>
 800b8f6:	e71b      	b.n	800b730 <HAL_TIM_ConfigClockSource+0x354>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800b8f8:	481f      	ldr	r0, [pc, #124]	; (800b978 <HAL_TIM_ConfigClockSource+0x59c>)
 800b8fa:	f241 2122 	movw	r1, #4642	; 0x1222
 800b8fe:	f7f6 ff59 	bl	80027b4 <assert_failed>
 800b902:	68e8      	ldr	r0, [r5, #12]
 800b904:	e727      	b.n	800b756 <HAL_TIM_ConfigClockSource+0x37a>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800b906:	481c      	ldr	r0, [pc, #112]	; (800b978 <HAL_TIM_ConfigClockSource+0x59c>)
 800b908:	f241 213a 	movw	r1, #4666	; 0x123a
 800b90c:	f7f6 ff52 	bl	80027b4 <assert_failed>
 800b910:	68e8      	ldr	r0, [r5, #12]
 800b912:	e61b      	b.n	800b54c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800b914:	f241 216d 	movw	r1, #4717	; 0x126d
 800b918:	4817      	ldr	r0, [pc, #92]	; (800b978 <HAL_TIM_ConfigClockSource+0x59c>)
 800b91a:	f7f6 ff4b 	bl	80027b4 <assert_failed>
 800b91e:	68ee      	ldr	r6, [r5, #12]
 800b920:	e784      	b.n	800b82c <HAL_TIM_ConfigClockSource+0x450>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800b922:	f241 215d 	movw	r1, #4701	; 0x125d
 800b926:	4814      	ldr	r0, [pc, #80]	; (800b978 <HAL_TIM_ConfigClockSource+0x59c>)
 800b928:	f7f6 ff44 	bl	80027b4 <assert_failed>
 800b92c:	68ee      	ldr	r6, [r5, #12]
 800b92e:	e5b9      	b.n	800b4a4 <HAL_TIM_ConfigClockSource+0xc8>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800b930:	f241 214d 	movw	r1, #4685	; 0x124d
 800b934:	4810      	ldr	r0, [pc, #64]	; (800b978 <HAL_TIM_ConfigClockSource+0x59c>)
 800b936:	f7f6 ff3d 	bl	80027b4 <assert_failed>
 800b93a:	68ee      	ldr	r6, [r5, #12]
 800b93c:	e644      	b.n	800b5c8 <HAL_TIM_ConfigClockSource+0x1ec>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800b93e:	f241 2138 	movw	r1, #4664	; 0x1238
 800b942:	480d      	ldr	r0, [pc, #52]	; (800b978 <HAL_TIM_ConfigClockSource+0x59c>)
 800b944:	f7f6 ff36 	bl	80027b4 <assert_failed>
 800b948:	e5f2      	b.n	800b530 <HAL_TIM_ConfigClockSource+0x154>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800b94a:	f44f 5191 	mov.w	r1, #4640	; 0x1220
 800b94e:	480a      	ldr	r0, [pc, #40]	; (800b978 <HAL_TIM_ConfigClockSource+0x59c>)
 800b950:	f7f6 ff30 	bl	80027b4 <assert_failed>
 800b954:	e6f1      	b.n	800b73a <HAL_TIM_ConfigClockSource+0x35e>
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 800b956:	f241 2116 	movw	r1, #4630	; 0x1216
 800b95a:	4807      	ldr	r0, [pc, #28]	; (800b978 <HAL_TIM_ConfigClockSource+0x59c>)
 800b95c:	f7f6 ff2a 	bl	80027b4 <assert_failed>
 800b960:	e6a1      	b.n	800b6a6 <HAL_TIM_ConfigClockSource+0x2ca>
 800b962:	bf00      	nop
 800b964:	40010000 	.word	0x40010000
 800b968:	40000400 	.word	0x40000400
 800b96c:	40000800 	.word	0x40000800
 800b970:	40001800 	.word	0x40001800
 800b974:	40010400 	.word	0x40010400
 800b978:	08024bd8 	.word	0x08024bd8

0800b97c <HAL_TIM_SlaveConfigSynchro>:
{
 800b97c:	b570      	push	{r4, r5, r6, lr}
 800b97e:	4604      	mov	r4, r0
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
 800b980:	4b39      	ldr	r3, [pc, #228]	; (800ba68 <HAL_TIM_SlaveConfigSynchro+0xec>)
 800b982:	483a      	ldr	r0, [pc, #232]	; (800ba6c <HAL_TIM_SlaveConfigSynchro+0xf0>)
{
 800b984:	460d      	mov	r5, r1
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
 800b986:	6822      	ldr	r2, [r4, #0]
 800b988:	4939      	ldr	r1, [pc, #228]	; (800ba70 <HAL_TIM_SlaveConfigSynchro+0xf4>)
 800b98a:	429a      	cmp	r2, r3
 800b98c:	bf18      	it	ne
 800b98e:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800b992:	4e38      	ldr	r6, [pc, #224]	; (800ba74 <HAL_TIM_SlaveConfigSynchro+0xf8>)
 800b994:	bf14      	ite	ne
 800b996:	2301      	movne	r3, #1
 800b998:	2300      	moveq	r3, #0
 800b99a:	4282      	cmp	r2, r0
 800b99c:	bf0c      	ite	eq
 800b99e:	2300      	moveq	r3, #0
 800b9a0:	f003 0301 	andne.w	r3, r3, #1
 800b9a4:	f500 3080 	add.w	r0, r0, #65536	; 0x10000
 800b9a8:	428a      	cmp	r2, r1
 800b9aa:	bf0c      	ite	eq
 800b9ac:	2300      	moveq	r3, #0
 800b9ae:	f003 0301 	andne.w	r3, r3, #1
 800b9b2:	f501 319c 	add.w	r1, r1, #79872	; 0x13800
 800b9b6:	42b2      	cmp	r2, r6
 800b9b8:	bf0c      	ite	eq
 800b9ba:	2300      	moveq	r3, #0
 800b9bc:	f003 0301 	andne.w	r3, r3, #1
 800b9c0:	4282      	cmp	r2, r0
 800b9c2:	bf0c      	ite	eq
 800b9c4:	2300      	moveq	r3, #0
 800b9c6:	f003 0301 	andne.w	r3, r3, #1
 800b9ca:	428a      	cmp	r2, r1
 800b9cc:	bf0c      	ite	eq
 800b9ce:	2300      	moveq	r3, #0
 800b9d0:	f003 0301 	andne.w	r3, r3, #1
 800b9d4:	b113      	cbz	r3, 800b9dc <HAL_TIM_SlaveConfigSynchro+0x60>
 800b9d6:	4b28      	ldr	r3, [pc, #160]	; (800ba78 <HAL_TIM_SlaveConfigSynchro+0xfc>)
 800b9d8:	429a      	cmp	r2, r3
 800b9da:	d138      	bne.n	800ba4e <HAL_TIM_SlaveConfigSynchro+0xd2>
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
 800b9dc:	682b      	ldr	r3, [r5, #0]
 800b9de:	1f1a      	subs	r2, r3, #4
 800b9e0:	2a03      	cmp	r2, #3
 800b9e2:	d902      	bls.n	800b9ea <HAL_TIM_SlaveConfigSynchro+0x6e>
 800b9e4:	f433 3380 	bics.w	r3, r3, #65536	; 0x10000
 800b9e8:	d12b      	bne.n	800ba42 <HAL_TIM_SlaveConfigSynchro+0xc6>
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));
 800b9ea:	686b      	ldr	r3, [r5, #4]
 800b9ec:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800b9f0:	2b40      	cmp	r3, #64	; 0x40
 800b9f2:	d000      	beq.n	800b9f6 <HAL_TIM_SlaveConfigSynchro+0x7a>
 800b9f4:	bb8b      	cbnz	r3, 800ba5a <HAL_TIM_SlaveConfigSynchro+0xde>
  __HAL_LOCK(htim);
 800b9f6:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800b9fa:	2b01      	cmp	r3, #1
 800b9fc:	d01f      	beq.n	800ba3e <HAL_TIM_SlaveConfigSynchro+0xc2>
 800b9fe:	2601      	movs	r6, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800ba00:	2302      	movs	r3, #2
  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800ba02:	4629      	mov	r1, r5
 800ba04:	4620      	mov	r0, r4
  __HAL_LOCK(htim);
 800ba06:	f884 603c 	strb.w	r6, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800ba0a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800ba0e:	f7ff f9b3 	bl	800ad78 <TIM_SlaveTimer_SetConfig>
 800ba12:	b968      	cbnz	r0, 800ba30 <HAL_TIM_SlaveConfigSynchro+0xb4>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800ba14:	6823      	ldr	r3, [r4, #0]
 800ba16:	68da      	ldr	r2, [r3, #12]
 800ba18:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ba1c:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800ba1e:	68da      	ldr	r2, [r3, #12]
 800ba20:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800ba24:	60da      	str	r2, [r3, #12]
  htim->State = HAL_TIM_STATE_READY;
 800ba26:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800ba2a:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 800ba2e:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_UNLOCK(htim);
 800ba30:	2300      	movs	r3, #0
    htim->State = HAL_TIM_STATE_READY;
 800ba32:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
    return HAL_ERROR;
 800ba36:	4630      	mov	r0, r6
    __HAL_UNLOCK(htim);
 800ba38:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800ba3c:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(htim);
 800ba3e:	2002      	movs	r0, #2
}
 800ba40:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
 800ba42:	f241 21bc 	movw	r1, #4796	; 0x12bc
 800ba46:	480d      	ldr	r0, [pc, #52]	; (800ba7c <HAL_TIM_SlaveConfigSynchro+0x100>)
 800ba48:	f7f6 feb4 	bl	80027b4 <assert_failed>
 800ba4c:	e7cd      	b.n	800b9ea <HAL_TIM_SlaveConfigSynchro+0x6e>
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
 800ba4e:	f241 21bb 	movw	r1, #4795	; 0x12bb
 800ba52:	480a      	ldr	r0, [pc, #40]	; (800ba7c <HAL_TIM_SlaveConfigSynchro+0x100>)
 800ba54:	f7f6 feae 	bl	80027b4 <assert_failed>
 800ba58:	e7c0      	b.n	800b9dc <HAL_TIM_SlaveConfigSynchro+0x60>
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));
 800ba5a:	f241 21bd 	movw	r1, #4797	; 0x12bd
 800ba5e:	4807      	ldr	r0, [pc, #28]	; (800ba7c <HAL_TIM_SlaveConfigSynchro+0x100>)
 800ba60:	f7f6 fea8 	bl	80027b4 <assert_failed>
 800ba64:	e7c7      	b.n	800b9f6 <HAL_TIM_SlaveConfigSynchro+0x7a>
 800ba66:	bf00      	nop
 800ba68:	40010000 	.word	0x40010000
 800ba6c:	40000400 	.word	0x40000400
 800ba70:	40000800 	.word	0x40000800
 800ba74:	40000c00 	.word	0x40000c00
 800ba78:	40001800 	.word	0x40001800
 800ba7c:	08024bd8 	.word	0x08024bd8

0800ba80 <HAL_TIM_OC_DelayElapsedCallback>:
 800ba80:	4770      	bx	lr
 800ba82:	bf00      	nop

0800ba84 <TIM_DMACaptureCplt>:
{
 800ba84:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ba86:	6b84      	ldr	r4, [r0, #56]	; 0x38
  htim->State = HAL_TIM_STATE_READY;
 800ba88:	2301      	movs	r3, #1
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800ba8a:	6a62      	ldr	r2, [r4, #36]	; 0x24
  htim->State = HAL_TIM_STATE_READY;
 800ba8c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800ba90:	4282      	cmp	r2, r0
 800ba92:	d00f      	beq.n	800bab4 <TIM_DMACaptureCplt+0x30>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800ba94:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800ba96:	4283      	cmp	r3, r0
 800ba98:	d01b      	beq.n	800bad2 <TIM_DMACaptureCplt+0x4e>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800ba9a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800ba9c:	4283      	cmp	r3, r0
 800ba9e:	d010      	beq.n	800bac2 <TIM_DMACaptureCplt+0x3e>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800baa0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800baa2:	4283      	cmp	r3, r0
 800baa4:	d005      	beq.n	800bab2 <TIM_DMACaptureCplt+0x2e>
  HAL_TIM_IC_CaptureCallback(htim);
 800baa6:	4620      	mov	r0, r4
 800baa8:	f7f5 fdea 	bl	8001680 <HAL_TIM_IC_CaptureCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800baac:	2300      	movs	r3, #0
 800baae:	7723      	strb	r3, [r4, #28]
}
 800bab0:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800bab2:	2308      	movs	r3, #8
 800bab4:	7723      	strb	r3, [r4, #28]
  HAL_TIM_IC_CaptureCallback(htim);
 800bab6:	4620      	mov	r0, r4
 800bab8:	f7f5 fde2 	bl	8001680 <HAL_TIM_IC_CaptureCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800babc:	2300      	movs	r3, #0
 800babe:	7723      	strb	r3, [r4, #28]
}
 800bac0:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800bac2:	2304      	movs	r3, #4
  HAL_TIM_IC_CaptureCallback(htim);
 800bac4:	4620      	mov	r0, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800bac6:	7723      	strb	r3, [r4, #28]
  HAL_TIM_IC_CaptureCallback(htim);
 800bac8:	f7f5 fdda 	bl	8001680 <HAL_TIM_IC_CaptureCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bacc:	2300      	movs	r3, #0
 800bace:	7723      	strb	r3, [r4, #28]
}
 800bad0:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800bad2:	2302      	movs	r3, #2
  HAL_TIM_IC_CaptureCallback(htim);
 800bad4:	4620      	mov	r0, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800bad6:	7723      	strb	r3, [r4, #28]
  HAL_TIM_IC_CaptureCallback(htim);
 800bad8:	f7f5 fdd2 	bl	8001680 <HAL_TIM_IC_CaptureCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800badc:	2300      	movs	r3, #0
 800bade:	7723      	strb	r3, [r4, #28]
}
 800bae0:	bd10      	pop	{r4, pc}
 800bae2:	bf00      	nop

0800bae4 <HAL_TIM_IC_CaptureHalfCpltCallback>:
 800bae4:	4770      	bx	lr
 800bae6:	bf00      	nop

0800bae8 <TIM_DMACaptureHalfCplt>:
{
 800bae8:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800baea:	6b84      	ldr	r4, [r0, #56]	; 0x38
  htim->State = HAL_TIM_STATE_READY;
 800baec:	2301      	movs	r3, #1
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800baee:	6a62      	ldr	r2, [r4, #36]	; 0x24
  htim->State = HAL_TIM_STATE_READY;
 800baf0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800baf4:	4282      	cmp	r2, r0
 800baf6:	d00f      	beq.n	800bb18 <TIM_DMACaptureHalfCplt+0x30>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800baf8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800bafa:	4283      	cmp	r3, r0
 800bafc:	d01b      	beq.n	800bb36 <TIM_DMACaptureHalfCplt+0x4e>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800bafe:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800bb00:	4283      	cmp	r3, r0
 800bb02:	d010      	beq.n	800bb26 <TIM_DMACaptureHalfCplt+0x3e>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800bb04:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800bb06:	4283      	cmp	r3, r0
 800bb08:	d005      	beq.n	800bb16 <TIM_DMACaptureHalfCplt+0x2e>
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 800bb0a:	4620      	mov	r0, r4
 800bb0c:	f7ff ffea 	bl	800bae4 <HAL_TIM_IC_CaptureHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bb10:	2300      	movs	r3, #0
 800bb12:	7723      	strb	r3, [r4, #28]
}
 800bb14:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800bb16:	2308      	movs	r3, #8
 800bb18:	7723      	strb	r3, [r4, #28]
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 800bb1a:	4620      	mov	r0, r4
 800bb1c:	f7ff ffe2 	bl	800bae4 <HAL_TIM_IC_CaptureHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bb20:	2300      	movs	r3, #0
 800bb22:	7723      	strb	r3, [r4, #28]
}
 800bb24:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800bb26:	2304      	movs	r3, #4
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 800bb28:	4620      	mov	r0, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800bb2a:	7723      	strb	r3, [r4, #28]
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 800bb2c:	f7ff ffda 	bl	800bae4 <HAL_TIM_IC_CaptureHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bb30:	2300      	movs	r3, #0
 800bb32:	7723      	strb	r3, [r4, #28]
}
 800bb34:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800bb36:	2302      	movs	r3, #2
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 800bb38:	4620      	mov	r0, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800bb3a:	7723      	strb	r3, [r4, #28]
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 800bb3c:	f7ff ffd2 	bl	800bae4 <HAL_TIM_IC_CaptureHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bb40:	2300      	movs	r3, #0
 800bb42:	7723      	strb	r3, [r4, #28]
}
 800bb44:	bd10      	pop	{r4, pc}
 800bb46:	bf00      	nop

0800bb48 <HAL_TIM_PWM_PulseFinishedCallback>:
 800bb48:	4770      	bx	lr
 800bb4a:	bf00      	nop

0800bb4c <HAL_TIM_TriggerCallback>:
 800bb4c:	4770      	bx	lr
 800bb4e:	bf00      	nop

0800bb50 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800bb50:	6803      	ldr	r3, [r0, #0]
 800bb52:	691a      	ldr	r2, [r3, #16]
 800bb54:	0791      	lsls	r1, r2, #30
{
 800bb56:	b510      	push	{r4, lr}
 800bb58:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800bb5a:	d502      	bpl.n	800bb62 <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800bb5c:	68da      	ldr	r2, [r3, #12]
 800bb5e:	0792      	lsls	r2, r2, #30
 800bb60:	d468      	bmi.n	800bc34 <HAL_TIM_IRQHandler+0xe4>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800bb62:	691a      	ldr	r2, [r3, #16]
 800bb64:	0752      	lsls	r2, r2, #29
 800bb66:	d502      	bpl.n	800bb6e <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800bb68:	68da      	ldr	r2, [r3, #12]
 800bb6a:	0750      	lsls	r0, r2, #29
 800bb6c:	d44f      	bmi.n	800bc0e <HAL_TIM_IRQHandler+0xbe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800bb6e:	691a      	ldr	r2, [r3, #16]
 800bb70:	0711      	lsls	r1, r2, #28
 800bb72:	d502      	bpl.n	800bb7a <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800bb74:	68da      	ldr	r2, [r3, #12]
 800bb76:	0712      	lsls	r2, r2, #28
 800bb78:	d437      	bmi.n	800bbea <HAL_TIM_IRQHandler+0x9a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800bb7a:	691a      	ldr	r2, [r3, #16]
 800bb7c:	06d0      	lsls	r0, r2, #27
 800bb7e:	d502      	bpl.n	800bb86 <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800bb80:	68da      	ldr	r2, [r3, #12]
 800bb82:	06d1      	lsls	r1, r2, #27
 800bb84:	d41e      	bmi.n	800bbc4 <HAL_TIM_IRQHandler+0x74>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800bb86:	691a      	ldr	r2, [r3, #16]
 800bb88:	07d2      	lsls	r2, r2, #31
 800bb8a:	d502      	bpl.n	800bb92 <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800bb8c:	68da      	ldr	r2, [r3, #12]
 800bb8e:	07d0      	lsls	r0, r2, #31
 800bb90:	d469      	bmi.n	800bc66 <HAL_TIM_IRQHandler+0x116>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800bb92:	691a      	ldr	r2, [r3, #16]
 800bb94:	0611      	lsls	r1, r2, #24
 800bb96:	d502      	bpl.n	800bb9e <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800bb98:	68da      	ldr	r2, [r3, #12]
 800bb9a:	0612      	lsls	r2, r2, #24
 800bb9c:	d46b      	bmi.n	800bc76 <HAL_TIM_IRQHandler+0x126>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800bb9e:	691a      	ldr	r2, [r3, #16]
 800bba0:	05d0      	lsls	r0, r2, #23
 800bba2:	d502      	bpl.n	800bbaa <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800bba4:	68da      	ldr	r2, [r3, #12]
 800bba6:	0611      	lsls	r1, r2, #24
 800bba8:	d46d      	bmi.n	800bc86 <HAL_TIM_IRQHandler+0x136>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800bbaa:	691a      	ldr	r2, [r3, #16]
 800bbac:	0652      	lsls	r2, r2, #25
 800bbae:	d502      	bpl.n	800bbb6 <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800bbb0:	68da      	ldr	r2, [r3, #12]
 800bbb2:	0650      	lsls	r0, r2, #25
 800bbb4:	d46f      	bmi.n	800bc96 <HAL_TIM_IRQHandler+0x146>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800bbb6:	691a      	ldr	r2, [r3, #16]
 800bbb8:	0691      	lsls	r1, r2, #26
 800bbba:	d502      	bpl.n	800bbc2 <HAL_TIM_IRQHandler+0x72>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800bbbc:	68da      	ldr	r2, [r3, #12]
 800bbbe:	0692      	lsls	r2, r2, #26
 800bbc0:	d449      	bmi.n	800bc56 <HAL_TIM_IRQHandler+0x106>
}
 800bbc2:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800bbc4:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800bbc8:	2208      	movs	r2, #8
        HAL_TIM_IC_CaptureCallback(htim);
 800bbca:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800bbcc:	6119      	str	r1, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800bbce:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800bbd0:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800bbd2:	f413 7f40 	tst.w	r3, #768	; 0x300
 800bbd6:	d16f      	bne.n	800bcb8 <HAL_TIM_IRQHandler+0x168>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bbd8:	f7ff ff52 	bl	800ba80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bbdc:	4620      	mov	r0, r4
 800bbde:	f7ff ffb3 	bl	800bb48 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bbe2:	2200      	movs	r2, #0
 800bbe4:	6823      	ldr	r3, [r4, #0]
 800bbe6:	7722      	strb	r2, [r4, #28]
 800bbe8:	e7cd      	b.n	800bb86 <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800bbea:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800bbee:	2204      	movs	r2, #4
        HAL_TIM_IC_CaptureCallback(htim);
 800bbf0:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800bbf2:	6119      	str	r1, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800bbf4:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800bbf6:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800bbf8:	079b      	lsls	r3, r3, #30
 800bbfa:	d15a      	bne.n	800bcb2 <HAL_TIM_IRQHandler+0x162>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bbfc:	f7ff ff40 	bl	800ba80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bc00:	4620      	mov	r0, r4
 800bc02:	f7ff ffa1 	bl	800bb48 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bc06:	2200      	movs	r2, #0
 800bc08:	6823      	ldr	r3, [r4, #0]
 800bc0a:	7722      	strb	r2, [r4, #28]
 800bc0c:	e7b5      	b.n	800bb7a <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800bc0e:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800bc12:	2202      	movs	r2, #2
        HAL_TIM_IC_CaptureCallback(htim);
 800bc14:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800bc16:	6119      	str	r1, [r3, #16]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800bc18:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800bc1a:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800bc1c:	f413 7f40 	tst.w	r3, #768	; 0x300
 800bc20:	d144      	bne.n	800bcac <HAL_TIM_IRQHandler+0x15c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bc22:	f7ff ff2d 	bl	800ba80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bc26:	4620      	mov	r0, r4
 800bc28:	f7ff ff8e 	bl	800bb48 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bc2c:	2200      	movs	r2, #0
 800bc2e:	6823      	ldr	r3, [r4, #0]
 800bc30:	7722      	strb	r2, [r4, #28]
 800bc32:	e79c      	b.n	800bb6e <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800bc34:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800bc38:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800bc3a:	6119      	str	r1, [r3, #16]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800bc3c:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800bc3e:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800bc40:	0799      	lsls	r1, r3, #30
 800bc42:	d130      	bne.n	800bca6 <HAL_TIM_IRQHandler+0x156>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800bc44:	f7ff ff1c 	bl	800ba80 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bc48:	4620      	mov	r0, r4
 800bc4a:	f7ff ff7d 	bl	800bb48 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bc4e:	2200      	movs	r2, #0
 800bc50:	6823      	ldr	r3, [r4, #0]
 800bc52:	7722      	strb	r2, [r4, #28]
 800bc54:	e785      	b.n	800bb62 <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800bc56:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 800bc5a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800bc5c:	611a      	str	r2, [r3, #16]
}
 800bc5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 800bc62:	f001 bc63 	b.w	800d52c <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800bc66:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 800bc6a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800bc6c:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800bc6e:	f7f5 fd57 	bl	8001720 <HAL_TIM_PeriodElapsedCallback>
 800bc72:	6823      	ldr	r3, [r4, #0]
 800bc74:	e78d      	b.n	800bb92 <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800bc76:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 800bc7a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800bc7c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800bc7e:	f001 fc57 	bl	800d530 <HAL_TIMEx_BreakCallback>
 800bc82:	6823      	ldr	r3, [r4, #0]
 800bc84:	e78b      	b.n	800bb9e <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800bc86:	f46f 7280 	mvn.w	r2, #256	; 0x100
      HAL_TIMEx_Break2Callback(htim);
 800bc8a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800bc8c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 800bc8e:	f001 fc51 	bl	800d534 <HAL_TIMEx_Break2Callback>
 800bc92:	6823      	ldr	r3, [r4, #0]
 800bc94:	e789      	b.n	800bbaa <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800bc96:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 800bc9a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800bc9c:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800bc9e:	f7ff ff55 	bl	800bb4c <HAL_TIM_TriggerCallback>
 800bca2:	6823      	ldr	r3, [r4, #0]
 800bca4:	e787      	b.n	800bbb6 <HAL_TIM_IRQHandler+0x66>
          HAL_TIM_IC_CaptureCallback(htim);
 800bca6:	f7f5 fceb 	bl	8001680 <HAL_TIM_IC_CaptureCallback>
 800bcaa:	e7d0      	b.n	800bc4e <HAL_TIM_IRQHandler+0xfe>
        HAL_TIM_IC_CaptureCallback(htim);
 800bcac:	f7f5 fce8 	bl	8001680 <HAL_TIM_IC_CaptureCallback>
 800bcb0:	e7bc      	b.n	800bc2c <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 800bcb2:	f7f5 fce5 	bl	8001680 <HAL_TIM_IC_CaptureCallback>
 800bcb6:	e7a6      	b.n	800bc06 <HAL_TIM_IRQHandler+0xb6>
        HAL_TIM_IC_CaptureCallback(htim);
 800bcb8:	f7f5 fce2 	bl	8001680 <HAL_TIM_IC_CaptureCallback>
 800bcbc:	e791      	b.n	800bbe2 <HAL_TIM_IRQHandler+0x92>
 800bcbe:	bf00      	nop

0800bcc0 <HAL_TIM_ErrorCallback>:
 800bcc0:	4770      	bx	lr
 800bcc2:	bf00      	nop

0800bcc4 <TIM_DMAError>:
{
 800bcc4:	b508      	push	{r3, lr}
  htim->State = HAL_TIM_STATE_READY;
 800bcc6:	2201      	movs	r2, #1
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800bcc8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  HAL_TIM_ErrorCallback(htim);
 800bcca:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
 800bccc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  HAL_TIM_ErrorCallback(htim);
 800bcd0:	f7ff fff6 	bl	800bcc0 <HAL_TIM_ErrorCallback>
}
 800bcd4:	bd08      	pop	{r3, pc}
 800bcd6:	bf00      	nop

0800bcd8 <TIM_Base_SetConfig>:
{
 800bcd8:	b4f0      	push	{r4, r5, r6, r7}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800bcda:	4e32      	ldr	r6, [pc, #200]	; (800bda4 <TIM_Base_SetConfig+0xcc>)
 800bcdc:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800bce0:	4f31      	ldr	r7, [pc, #196]	; (800bda8 <TIM_Base_SetConfig+0xd0>)
 800bce2:	eba0 0606 	sub.w	r6, r0, r6
  tmpcr1 = TIMx->CR1;
 800bce6:	6803      	ldr	r3, [r0, #0]
 800bce8:	eba0 0707 	sub.w	r7, r0, r7
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800bcec:	fab6 f686 	clz	r6, r6
 800bcf0:	fab7 f787 	clz	r7, r7
 800bcf4:	ea4f 1656 	mov.w	r6, r6, lsr #5
 800bcf8:	ea4f 1757 	mov.w	r7, r7, lsr #5
 800bcfc:	d025      	beq.n	800bd4a <TIM_Base_SetConfig+0x72>
 800bcfe:	bb26      	cbnz	r6, 800bd4a <TIM_Base_SetConfig+0x72>
 800bd00:	4a2a      	ldr	r2, [pc, #168]	; (800bdac <TIM_Base_SetConfig+0xd4>)
 800bd02:	4290      	cmp	r0, r2
 800bd04:	d03e      	beq.n	800bd84 <TIM_Base_SetConfig+0xac>
 800bd06:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800bd0a:	4290      	cmp	r0, r2
 800bd0c:	d03a      	beq.n	800bd84 <TIM_Base_SetConfig+0xac>
 800bd0e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800bd12:	4290      	cmp	r0, r2
 800bd14:	d03b      	beq.n	800bd8e <TIM_Base_SetConfig+0xb6>
 800bd16:	2f00      	cmp	r7, #0
 800bd18:	d139      	bne.n	800bd8e <TIM_Base_SetConfig+0xb6>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800bd1a:	4a25      	ldr	r2, [pc, #148]	; (800bdb0 <TIM_Base_SetConfig+0xd8>)
 800bd1c:	4290      	cmp	r0, r2
 800bd1e:	d018      	beq.n	800bd52 <TIM_Base_SetConfig+0x7a>
 800bd20:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800bd24:	4290      	cmp	r0, r2
 800bd26:	d014      	beq.n	800bd52 <TIM_Base_SetConfig+0x7a>
 800bd28:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800bd2c:	4290      	cmp	r0, r2
 800bd2e:	d010      	beq.n	800bd52 <TIM_Base_SetConfig+0x7a>
 800bd30:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 800bd34:	4290      	cmp	r0, r2
 800bd36:	d00c      	beq.n	800bd52 <TIM_Base_SetConfig+0x7a>
 800bd38:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800bd3c:	4290      	cmp	r0, r2
 800bd3e:	d008      	beq.n	800bd52 <TIM_Base_SetConfig+0x7a>
 800bd40:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800bd44:	4290      	cmp	r0, r2
 800bd46:	d108      	bne.n	800bd5a <TIM_Base_SetConfig+0x82>
 800bd48:	e003      	b.n	800bd52 <TIM_Base_SetConfig+0x7a>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800bd4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800bd4e:	684d      	ldr	r5, [r1, #4]
 800bd50:	432b      	orrs	r3, r5
    tmpcr1 &= ~TIM_CR1_CKD;
 800bd52:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800bd56:	68cd      	ldr	r5, [r1, #12]
 800bd58:	432b      	orrs	r3, r5
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800bd5a:	694a      	ldr	r2, [r1, #20]
 800bd5c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 800bd60:	688c      	ldr	r4, [r1, #8]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800bd62:	4313      	orrs	r3, r2
  TIMx->PSC = Structure->Prescaler;
 800bd64:	680a      	ldr	r2, [r1, #0]
  TIMx->CR1 = tmpcr1;
 800bd66:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800bd68:	62c4      	str	r4, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800bd6a:	6282      	str	r2, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800bd6c:	b926      	cbnz	r6, 800bd78 <TIM_Base_SetConfig+0xa0>
 800bd6e:	b91f      	cbnz	r7, 800bd78 <TIM_Base_SetConfig+0xa0>
  TIMx->EGR = TIM_EGR_UG;
 800bd70:	2301      	movs	r3, #1
}
 800bd72:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->EGR = TIM_EGR_UG;
 800bd74:	6143      	str	r3, [r0, #20]
}
 800bd76:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 800bd78:	690b      	ldr	r3, [r1, #16]
 800bd7a:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 800bd7c:	2301      	movs	r3, #1
}
 800bd7e:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->EGR = TIM_EGR_UG;
 800bd80:	6143      	str	r3, [r0, #20]
}
 800bd82:	4770      	bx	lr
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800bd84:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800bd88:	684a      	ldr	r2, [r1, #4]
 800bd8a:	4313      	orrs	r3, r2
 800bd8c:	e7e1      	b.n	800bd52 <TIM_Base_SetConfig+0x7a>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800bd8e:	4a09      	ldr	r2, [pc, #36]	; (800bdb4 <TIM_Base_SetConfig+0xdc>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800bd90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800bd94:	684c      	ldr	r4, [r1, #4]
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800bd96:	4290      	cmp	r0, r2
    tmpcr1 |= Structure->CounterMode;
 800bd98:	ea43 0304 	orr.w	r3, r3, r4
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800bd9c:	d0d9      	beq.n	800bd52 <TIM_Base_SetConfig+0x7a>
 800bd9e:	2f00      	cmp	r7, #0
 800bda0:	d1d7      	bne.n	800bd52 <TIM_Base_SetConfig+0x7a>
 800bda2:	e7ba      	b.n	800bd1a <TIM_Base_SetConfig+0x42>
 800bda4:	40010000 	.word	0x40010000
 800bda8:	40010400 	.word	0x40010400
 800bdac:	40000400 	.word	0x40000400
 800bdb0:	40014000 	.word	0x40014000
 800bdb4:	40000c00 	.word	0x40000c00

0800bdb8 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 800bdb8:	2800      	cmp	r0, #0
 800bdba:	f000 8097 	beq.w	800beec <HAL_TIM_Base_Init+0x134>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800bdbe:	6802      	ldr	r2, [r0, #0]
 800bdc0:	4956      	ldr	r1, [pc, #344]	; (800bf1c <HAL_TIM_Base_Init+0x164>)
{
 800bdc2:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800bdc4:	4b56      	ldr	r3, [pc, #344]	; (800bf20 <HAL_TIM_Base_Init+0x168>)
 800bdc6:	4604      	mov	r4, r0
 800bdc8:	4856      	ldr	r0, [pc, #344]	; (800bf24 <HAL_TIM_Base_Init+0x16c>)
 800bdca:	429a      	cmp	r2, r3
 800bdcc:	bf18      	it	ne
 800bdce:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800bdd2:	4d55      	ldr	r5, [pc, #340]	; (800bf28 <HAL_TIM_Base_Init+0x170>)
 800bdd4:	bf14      	ite	ne
 800bdd6:	2301      	movne	r3, #1
 800bdd8:	2300      	moveq	r3, #0
 800bdda:	4282      	cmp	r2, r0
 800bddc:	bf0c      	ite	eq
 800bdde:	2300      	moveq	r3, #0
 800bde0:	f003 0301 	andne.w	r3, r3, #1
 800bde4:	f500 6040 	add.w	r0, r0, #3072	; 0xc00
 800bde8:	428a      	cmp	r2, r1
 800bdea:	bf0c      	ite	eq
 800bdec:	2300      	moveq	r3, #0
 800bdee:	f003 0301 	andne.w	r3, r3, #1
 800bdf2:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 800bdf6:	42aa      	cmp	r2, r5
 800bdf8:	bf0c      	ite	eq
 800bdfa:	2300      	moveq	r3, #0
 800bdfc:	f003 0301 	andne.w	r3, r3, #1
 800be00:	f505 4578 	add.w	r5, r5, #63488	; 0xf800
 800be04:	4282      	cmp	r2, r0
 800be06:	bf0c      	ite	eq
 800be08:	2300      	moveq	r3, #0
 800be0a:	f003 0301 	andne.w	r3, r3, #1
 800be0e:	f500 3098 	add.w	r0, r0, #77824	; 0x13000
 800be12:	428a      	cmp	r2, r1
 800be14:	bf0c      	ite	eq
 800be16:	2300      	moveq	r3, #0
 800be18:	f003 0301 	andne.w	r3, r3, #1
 800be1c:	f501 3198 	add.w	r1, r1, #77824	; 0x13000
 800be20:	42aa      	cmp	r2, r5
 800be22:	bf0c      	ite	eq
 800be24:	2300      	moveq	r3, #0
 800be26:	f003 0301 	andne.w	r3, r3, #1
 800be2a:	f505 4588 	add.w	r5, r5, #17408	; 0x4400
 800be2e:	4282      	cmp	r2, r0
 800be30:	bf0c      	ite	eq
 800be32:	2300      	moveq	r3, #0
 800be34:	f003 0301 	andne.w	r3, r3, #1
 800be38:	f5a0 3094 	sub.w	r0, r0, #75776	; 0x12800
 800be3c:	428a      	cmp	r2, r1
 800be3e:	bf0c      	ite	eq
 800be40:	2300      	moveq	r3, #0
 800be42:	f003 0301 	andne.w	r3, r3, #1
 800be46:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 800be4a:	42aa      	cmp	r2, r5
 800be4c:	bf0c      	ite	eq
 800be4e:	2300      	moveq	r3, #0
 800be50:	f003 0301 	andne.w	r3, r3, #1
 800be54:	4282      	cmp	r2, r0
 800be56:	bf0c      	ite	eq
 800be58:	2300      	moveq	r3, #0
 800be5a:	f003 0301 	andne.w	r3, r3, #1
 800be5e:	428a      	cmp	r2, r1
 800be60:	bf0c      	ite	eq
 800be62:	2300      	moveq	r3, #0
 800be64:	f003 0301 	andne.w	r3, r3, #1
 800be68:	b113      	cbz	r3, 800be70 <HAL_TIM_Base_Init+0xb8>
 800be6a:	4b30      	ldr	r3, [pc, #192]	; (800bf2c <HAL_TIM_Base_Init+0x174>)
 800be6c:	429a      	cmp	r2, r3
 800be6e:	d14f      	bne.n	800bf10 <HAL_TIM_Base_Init+0x158>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800be70:	68a2      	ldr	r2, [r4, #8]
 800be72:	f032 0310 	bics.w	r3, r2, #16
 800be76:	f022 0140 	bic.w	r1, r2, #64	; 0x40
 800be7a:	bf14      	ite	ne
 800be7c:	2301      	movne	r3, #1
 800be7e:	2300      	moveq	r3, #0
 800be80:	2920      	cmp	r1, #32
 800be82:	bf0c      	ite	eq
 800be84:	2300      	moveq	r3, #0
 800be86:	f003 0301 	andne.w	r3, r3, #1
 800be8a:	b10b      	cbz	r3, 800be90 <HAL_TIM_Base_Init+0xd8>
 800be8c:	2a40      	cmp	r2, #64	; 0x40
 800be8e:	d139      	bne.n	800bf04 <HAL_TIM_Base_Init+0x14c>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800be90:	6923      	ldr	r3, [r4, #16]
 800be92:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800be96:	d002      	beq.n	800be9e <HAL_TIM_Base_Init+0xe6>
 800be98:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800be9c:	d128      	bne.n	800bef0 <HAL_TIM_Base_Init+0x138>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800be9e:	69a3      	ldr	r3, [r4, #24]
 800bea0:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800bea4:	d116      	bne.n	800bed4 <HAL_TIM_Base_Init+0x11c>
  if (htim->State == HAL_TIM_STATE_RESET)
 800bea6:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800beaa:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800beae:	b15b      	cbz	r3, 800bec8 <HAL_TIM_Base_Init+0x110>
  htim->State = HAL_TIM_STATE_BUSY;
 800beb0:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800beb2:	6820      	ldr	r0, [r4, #0]
 800beb4:	1d21      	adds	r1, r4, #4
  htim->State = HAL_TIM_STATE_BUSY;
 800beb6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800beba:	f7ff ff0d 	bl	800bcd8 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 800bebe:	2301      	movs	r3, #1
  return HAL_OK;
 800bec0:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800bec2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800bec6:	bd38      	pop	{r3, r4, r5, pc}
    htim->Lock = HAL_UNLOCKED;
 800bec8:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 800becc:	4620      	mov	r0, r4
 800bece:	f7f7 fd41 	bl	8003954 <HAL_TIM_Base_MspInit>
 800bed2:	e7ed      	b.n	800beb0 <HAL_TIM_Base_Init+0xf8>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800bed4:	f44f 718c 	mov.w	r1, #280	; 0x118
 800bed8:	4815      	ldr	r0, [pc, #84]	; (800bf30 <HAL_TIM_Base_Init+0x178>)
 800beda:	f7f6 fc6b 	bl	80027b4 <assert_failed>
  if (htim->State == HAL_TIM_STATE_RESET)
 800bede:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800bee2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800bee6:	2b00      	cmp	r3, #0
 800bee8:	d1e2      	bne.n	800beb0 <HAL_TIM_Base_Init+0xf8>
 800beea:	e7ed      	b.n	800bec8 <HAL_TIM_Base_Init+0x110>
    return HAL_ERROR;
 800beec:	2001      	movs	r0, #1
}
 800beee:	4770      	bx	lr
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800bef0:	f240 1117 	movw	r1, #279	; 0x117
 800bef4:	480e      	ldr	r0, [pc, #56]	; (800bf30 <HAL_TIM_Base_Init+0x178>)
 800bef6:	f7f6 fc5d 	bl	80027b4 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800befa:	69a3      	ldr	r3, [r4, #24]
 800befc:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800bf00:	d0d1      	beq.n	800bea6 <HAL_TIM_Base_Init+0xee>
 800bf02:	e7e7      	b.n	800bed4 <HAL_TIM_Base_Init+0x11c>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800bf04:	f44f 718b 	mov.w	r1, #278	; 0x116
 800bf08:	4809      	ldr	r0, [pc, #36]	; (800bf30 <HAL_TIM_Base_Init+0x178>)
 800bf0a:	f7f6 fc53 	bl	80027b4 <assert_failed>
 800bf0e:	e7bf      	b.n	800be90 <HAL_TIM_Base_Init+0xd8>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800bf10:	f240 1115 	movw	r1, #277	; 0x115
 800bf14:	4806      	ldr	r0, [pc, #24]	; (800bf30 <HAL_TIM_Base_Init+0x178>)
 800bf16:	f7f6 fc4d 	bl	80027b4 <assert_failed>
 800bf1a:	e7a9      	b.n	800be70 <HAL_TIM_Base_Init+0xb8>
 800bf1c:	40000800 	.word	0x40000800
 800bf20:	40010000 	.word	0x40010000
 800bf24:	40000400 	.word	0x40000400
 800bf28:	40000c00 	.word	0x40000c00
 800bf2c:	40002000 	.word	0x40002000
 800bf30:	08024bd8 	.word	0x08024bd8

0800bf34 <HAL_TIM_OC_Init>:
  if (htim == NULL)
 800bf34:	2800      	cmp	r0, #0
 800bf36:	f000 8097 	beq.w	800c068 <HAL_TIM_OC_Init+0x134>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800bf3a:	6802      	ldr	r2, [r0, #0]
 800bf3c:	4956      	ldr	r1, [pc, #344]	; (800c098 <HAL_TIM_OC_Init+0x164>)
{
 800bf3e:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800bf40:	4b56      	ldr	r3, [pc, #344]	; (800c09c <HAL_TIM_OC_Init+0x168>)
 800bf42:	4604      	mov	r4, r0
 800bf44:	4856      	ldr	r0, [pc, #344]	; (800c0a0 <HAL_TIM_OC_Init+0x16c>)
 800bf46:	429a      	cmp	r2, r3
 800bf48:	bf18      	it	ne
 800bf4a:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800bf4e:	4d55      	ldr	r5, [pc, #340]	; (800c0a4 <HAL_TIM_OC_Init+0x170>)
 800bf50:	bf14      	ite	ne
 800bf52:	2301      	movne	r3, #1
 800bf54:	2300      	moveq	r3, #0
 800bf56:	4282      	cmp	r2, r0
 800bf58:	bf0c      	ite	eq
 800bf5a:	2300      	moveq	r3, #0
 800bf5c:	f003 0301 	andne.w	r3, r3, #1
 800bf60:	f500 6040 	add.w	r0, r0, #3072	; 0xc00
 800bf64:	428a      	cmp	r2, r1
 800bf66:	bf0c      	ite	eq
 800bf68:	2300      	moveq	r3, #0
 800bf6a:	f003 0301 	andne.w	r3, r3, #1
 800bf6e:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 800bf72:	42aa      	cmp	r2, r5
 800bf74:	bf0c      	ite	eq
 800bf76:	2300      	moveq	r3, #0
 800bf78:	f003 0301 	andne.w	r3, r3, #1
 800bf7c:	f505 4578 	add.w	r5, r5, #63488	; 0xf800
 800bf80:	4282      	cmp	r2, r0
 800bf82:	bf0c      	ite	eq
 800bf84:	2300      	moveq	r3, #0
 800bf86:	f003 0301 	andne.w	r3, r3, #1
 800bf8a:	f500 3098 	add.w	r0, r0, #77824	; 0x13000
 800bf8e:	428a      	cmp	r2, r1
 800bf90:	bf0c      	ite	eq
 800bf92:	2300      	moveq	r3, #0
 800bf94:	f003 0301 	andne.w	r3, r3, #1
 800bf98:	f501 3198 	add.w	r1, r1, #77824	; 0x13000
 800bf9c:	42aa      	cmp	r2, r5
 800bf9e:	bf0c      	ite	eq
 800bfa0:	2300      	moveq	r3, #0
 800bfa2:	f003 0301 	andne.w	r3, r3, #1
 800bfa6:	f505 4588 	add.w	r5, r5, #17408	; 0x4400
 800bfaa:	4282      	cmp	r2, r0
 800bfac:	bf0c      	ite	eq
 800bfae:	2300      	moveq	r3, #0
 800bfb0:	f003 0301 	andne.w	r3, r3, #1
 800bfb4:	f5a0 3094 	sub.w	r0, r0, #75776	; 0x12800
 800bfb8:	428a      	cmp	r2, r1
 800bfba:	bf0c      	ite	eq
 800bfbc:	2300      	moveq	r3, #0
 800bfbe:	f003 0301 	andne.w	r3, r3, #1
 800bfc2:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 800bfc6:	42aa      	cmp	r2, r5
 800bfc8:	bf0c      	ite	eq
 800bfca:	2300      	moveq	r3, #0
 800bfcc:	f003 0301 	andne.w	r3, r3, #1
 800bfd0:	4282      	cmp	r2, r0
 800bfd2:	bf0c      	ite	eq
 800bfd4:	2300      	moveq	r3, #0
 800bfd6:	f003 0301 	andne.w	r3, r3, #1
 800bfda:	428a      	cmp	r2, r1
 800bfdc:	bf0c      	ite	eq
 800bfde:	2300      	moveq	r3, #0
 800bfe0:	f003 0301 	andne.w	r3, r3, #1
 800bfe4:	b113      	cbz	r3, 800bfec <HAL_TIM_OC_Init+0xb8>
 800bfe6:	4b30      	ldr	r3, [pc, #192]	; (800c0a8 <HAL_TIM_OC_Init+0x174>)
 800bfe8:	429a      	cmp	r2, r3
 800bfea:	d14f      	bne.n	800c08c <HAL_TIM_OC_Init+0x158>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800bfec:	68a2      	ldr	r2, [r4, #8]
 800bfee:	f032 0310 	bics.w	r3, r2, #16
 800bff2:	f022 0140 	bic.w	r1, r2, #64	; 0x40
 800bff6:	bf14      	ite	ne
 800bff8:	2301      	movne	r3, #1
 800bffa:	2300      	moveq	r3, #0
 800bffc:	2920      	cmp	r1, #32
 800bffe:	bf0c      	ite	eq
 800c000:	2300      	moveq	r3, #0
 800c002:	f003 0301 	andne.w	r3, r3, #1
 800c006:	b10b      	cbz	r3, 800c00c <HAL_TIM_OC_Init+0xd8>
 800c008:	2a40      	cmp	r2, #64	; 0x40
 800c00a:	d139      	bne.n	800c080 <HAL_TIM_OC_Init+0x14c>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800c00c:	6923      	ldr	r3, [r4, #16]
 800c00e:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800c012:	d002      	beq.n	800c01a <HAL_TIM_OC_Init+0xe6>
 800c014:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c018:	d128      	bne.n	800c06c <HAL_TIM_OC_Init+0x138>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800c01a:	69a3      	ldr	r3, [r4, #24]
 800c01c:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800c020:	d116      	bne.n	800c050 <HAL_TIM_OC_Init+0x11c>
  if (htim->State == HAL_TIM_STATE_RESET)
 800c022:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800c026:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800c02a:	b15b      	cbz	r3, 800c044 <HAL_TIM_OC_Init+0x110>
  htim->State = HAL_TIM_STATE_BUSY;
 800c02c:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800c02e:	6820      	ldr	r0, [r4, #0]
 800c030:	1d21      	adds	r1, r4, #4
  htim->State = HAL_TIM_STATE_BUSY;
 800c032:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800c036:	f7ff fe4f 	bl	800bcd8 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 800c03a:	2301      	movs	r3, #1
  return HAL_OK;
 800c03c:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800c03e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800c042:	bd38      	pop	{r3, r4, r5, pc}
    htim->Lock = HAL_UNLOCKED;
 800c044:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_OC_MspInit(htim);
 800c048:	4620      	mov	r0, r4
 800c04a:	f7ff f9c1 	bl	800b3d0 <HAL_TIM_OC_MspInit>
 800c04e:	e7ed      	b.n	800c02c <HAL_TIM_OC_Init+0xf8>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800c050:	f44f 7119 	mov.w	r1, #612	; 0x264
 800c054:	4815      	ldr	r0, [pc, #84]	; (800c0ac <HAL_TIM_OC_Init+0x178>)
 800c056:	f7f6 fbad 	bl	80027b4 <assert_failed>
  if (htim->State == HAL_TIM_STATE_RESET)
 800c05a:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800c05e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800c062:	2b00      	cmp	r3, #0
 800c064:	d1e2      	bne.n	800c02c <HAL_TIM_OC_Init+0xf8>
 800c066:	e7ed      	b.n	800c044 <HAL_TIM_OC_Init+0x110>
    return HAL_ERROR;
 800c068:	2001      	movs	r0, #1
}
 800c06a:	4770      	bx	lr
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800c06c:	f240 2163 	movw	r1, #611	; 0x263
 800c070:	480e      	ldr	r0, [pc, #56]	; (800c0ac <HAL_TIM_OC_Init+0x178>)
 800c072:	f7f6 fb9f 	bl	80027b4 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800c076:	69a3      	ldr	r3, [r4, #24]
 800c078:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800c07c:	d0d1      	beq.n	800c022 <HAL_TIM_OC_Init+0xee>
 800c07e:	e7e7      	b.n	800c050 <HAL_TIM_OC_Init+0x11c>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800c080:	f240 2162 	movw	r1, #610	; 0x262
 800c084:	4809      	ldr	r0, [pc, #36]	; (800c0ac <HAL_TIM_OC_Init+0x178>)
 800c086:	f7f6 fb95 	bl	80027b4 <assert_failed>
 800c08a:	e7bf      	b.n	800c00c <HAL_TIM_OC_Init+0xd8>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800c08c:	f240 2161 	movw	r1, #609	; 0x261
 800c090:	4806      	ldr	r0, [pc, #24]	; (800c0ac <HAL_TIM_OC_Init+0x178>)
 800c092:	f7f6 fb8f 	bl	80027b4 <assert_failed>
 800c096:	e7a9      	b.n	800bfec <HAL_TIM_OC_Init+0xb8>
 800c098:	40000800 	.word	0x40000800
 800c09c:	40010000 	.word	0x40010000
 800c0a0:	40000400 	.word	0x40000400
 800c0a4:	40000c00 	.word	0x40000c00
 800c0a8:	40002000 	.word	0x40002000
 800c0ac:	08024bd8 	.word	0x08024bd8

0800c0b0 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 800c0b0:	2800      	cmp	r0, #0
 800c0b2:	f000 8097 	beq.w	800c1e4 <HAL_TIM_PWM_Init+0x134>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800c0b6:	6802      	ldr	r2, [r0, #0]
 800c0b8:	4956      	ldr	r1, [pc, #344]	; (800c214 <HAL_TIM_PWM_Init+0x164>)
{
 800c0ba:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800c0bc:	4b56      	ldr	r3, [pc, #344]	; (800c218 <HAL_TIM_PWM_Init+0x168>)
 800c0be:	4604      	mov	r4, r0
 800c0c0:	4856      	ldr	r0, [pc, #344]	; (800c21c <HAL_TIM_PWM_Init+0x16c>)
 800c0c2:	429a      	cmp	r2, r3
 800c0c4:	bf18      	it	ne
 800c0c6:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800c0ca:	4d55      	ldr	r5, [pc, #340]	; (800c220 <HAL_TIM_PWM_Init+0x170>)
 800c0cc:	bf14      	ite	ne
 800c0ce:	2301      	movne	r3, #1
 800c0d0:	2300      	moveq	r3, #0
 800c0d2:	4282      	cmp	r2, r0
 800c0d4:	bf0c      	ite	eq
 800c0d6:	2300      	moveq	r3, #0
 800c0d8:	f003 0301 	andne.w	r3, r3, #1
 800c0dc:	f500 6040 	add.w	r0, r0, #3072	; 0xc00
 800c0e0:	428a      	cmp	r2, r1
 800c0e2:	bf0c      	ite	eq
 800c0e4:	2300      	moveq	r3, #0
 800c0e6:	f003 0301 	andne.w	r3, r3, #1
 800c0ea:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 800c0ee:	42aa      	cmp	r2, r5
 800c0f0:	bf0c      	ite	eq
 800c0f2:	2300      	moveq	r3, #0
 800c0f4:	f003 0301 	andne.w	r3, r3, #1
 800c0f8:	f505 4578 	add.w	r5, r5, #63488	; 0xf800
 800c0fc:	4282      	cmp	r2, r0
 800c0fe:	bf0c      	ite	eq
 800c100:	2300      	moveq	r3, #0
 800c102:	f003 0301 	andne.w	r3, r3, #1
 800c106:	f500 3098 	add.w	r0, r0, #77824	; 0x13000
 800c10a:	428a      	cmp	r2, r1
 800c10c:	bf0c      	ite	eq
 800c10e:	2300      	moveq	r3, #0
 800c110:	f003 0301 	andne.w	r3, r3, #1
 800c114:	f501 3198 	add.w	r1, r1, #77824	; 0x13000
 800c118:	42aa      	cmp	r2, r5
 800c11a:	bf0c      	ite	eq
 800c11c:	2300      	moveq	r3, #0
 800c11e:	f003 0301 	andne.w	r3, r3, #1
 800c122:	f505 4588 	add.w	r5, r5, #17408	; 0x4400
 800c126:	4282      	cmp	r2, r0
 800c128:	bf0c      	ite	eq
 800c12a:	2300      	moveq	r3, #0
 800c12c:	f003 0301 	andne.w	r3, r3, #1
 800c130:	f5a0 3094 	sub.w	r0, r0, #75776	; 0x12800
 800c134:	428a      	cmp	r2, r1
 800c136:	bf0c      	ite	eq
 800c138:	2300      	moveq	r3, #0
 800c13a:	f003 0301 	andne.w	r3, r3, #1
 800c13e:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 800c142:	42aa      	cmp	r2, r5
 800c144:	bf0c      	ite	eq
 800c146:	2300      	moveq	r3, #0
 800c148:	f003 0301 	andne.w	r3, r3, #1
 800c14c:	4282      	cmp	r2, r0
 800c14e:	bf0c      	ite	eq
 800c150:	2300      	moveq	r3, #0
 800c152:	f003 0301 	andne.w	r3, r3, #1
 800c156:	428a      	cmp	r2, r1
 800c158:	bf0c      	ite	eq
 800c15a:	2300      	moveq	r3, #0
 800c15c:	f003 0301 	andne.w	r3, r3, #1
 800c160:	b113      	cbz	r3, 800c168 <HAL_TIM_PWM_Init+0xb8>
 800c162:	4b30      	ldr	r3, [pc, #192]	; (800c224 <HAL_TIM_PWM_Init+0x174>)
 800c164:	429a      	cmp	r2, r3
 800c166:	d14f      	bne.n	800c208 <HAL_TIM_PWM_Init+0x158>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800c168:	68a2      	ldr	r2, [r4, #8]
 800c16a:	f032 0310 	bics.w	r3, r2, #16
 800c16e:	f022 0140 	bic.w	r1, r2, #64	; 0x40
 800c172:	bf14      	ite	ne
 800c174:	2301      	movne	r3, #1
 800c176:	2300      	moveq	r3, #0
 800c178:	2920      	cmp	r1, #32
 800c17a:	bf0c      	ite	eq
 800c17c:	2300      	moveq	r3, #0
 800c17e:	f003 0301 	andne.w	r3, r3, #1
 800c182:	b10b      	cbz	r3, 800c188 <HAL_TIM_PWM_Init+0xd8>
 800c184:	2a40      	cmp	r2, #64	; 0x40
 800c186:	d139      	bne.n	800c1fc <HAL_TIM_PWM_Init+0x14c>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800c188:	6923      	ldr	r3, [r4, #16]
 800c18a:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800c18e:	d002      	beq.n	800c196 <HAL_TIM_PWM_Init+0xe6>
 800c190:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c194:	d128      	bne.n	800c1e8 <HAL_TIM_PWM_Init+0x138>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800c196:	69a3      	ldr	r3, [r4, #24]
 800c198:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800c19c:	d116      	bne.n	800c1cc <HAL_TIM_PWM_Init+0x11c>
  if (htim->State == HAL_TIM_STATE_RESET)
 800c19e:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800c1a2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800c1a6:	b15b      	cbz	r3, 800c1c0 <HAL_TIM_PWM_Init+0x110>
  htim->State = HAL_TIM_STATE_BUSY;
 800c1a8:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c1aa:	6820      	ldr	r0, [r4, #0]
 800c1ac:	1d21      	adds	r1, r4, #4
  htim->State = HAL_TIM_STATE_BUSY;
 800c1ae:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c1b2:	f7ff fd91 	bl	800bcd8 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 800c1b6:	2301      	movs	r3, #1
  return HAL_OK;
 800c1b8:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800c1ba:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800c1be:	bd38      	pop	{r3, r4, r5, pc}
    htim->Lock = HAL_UNLOCKED;
 800c1c0:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 800c1c4:	4620      	mov	r0, r4
 800c1c6:	f7ff f905 	bl	800b3d4 <HAL_TIM_PWM_MspInit>
 800c1ca:	e7ed      	b.n	800c1a8 <HAL_TIM_PWM_Init+0xf8>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800c1cc:	f240 41a5 	movw	r1, #1189	; 0x4a5
 800c1d0:	4815      	ldr	r0, [pc, #84]	; (800c228 <HAL_TIM_PWM_Init+0x178>)
 800c1d2:	f7f6 faef 	bl	80027b4 <assert_failed>
  if (htim->State == HAL_TIM_STATE_RESET)
 800c1d6:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800c1da:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d1e2      	bne.n	800c1a8 <HAL_TIM_PWM_Init+0xf8>
 800c1e2:	e7ed      	b.n	800c1c0 <HAL_TIM_PWM_Init+0x110>
    return HAL_ERROR;
 800c1e4:	2001      	movs	r0, #1
}
 800c1e6:	4770      	bx	lr
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800c1e8:	f240 41a4 	movw	r1, #1188	; 0x4a4
 800c1ec:	480e      	ldr	r0, [pc, #56]	; (800c228 <HAL_TIM_PWM_Init+0x178>)
 800c1ee:	f7f6 fae1 	bl	80027b4 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800c1f2:	69a3      	ldr	r3, [r4, #24]
 800c1f4:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800c1f8:	d0d1      	beq.n	800c19e <HAL_TIM_PWM_Init+0xee>
 800c1fa:	e7e7      	b.n	800c1cc <HAL_TIM_PWM_Init+0x11c>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800c1fc:	f240 41a3 	movw	r1, #1187	; 0x4a3
 800c200:	4809      	ldr	r0, [pc, #36]	; (800c228 <HAL_TIM_PWM_Init+0x178>)
 800c202:	f7f6 fad7 	bl	80027b4 <assert_failed>
 800c206:	e7bf      	b.n	800c188 <HAL_TIM_PWM_Init+0xd8>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800c208:	f240 41a2 	movw	r1, #1186	; 0x4a2
 800c20c:	4806      	ldr	r0, [pc, #24]	; (800c228 <HAL_TIM_PWM_Init+0x178>)
 800c20e:	f7f6 fad1 	bl	80027b4 <assert_failed>
 800c212:	e7a9      	b.n	800c168 <HAL_TIM_PWM_Init+0xb8>
 800c214:	40000800 	.word	0x40000800
 800c218:	40010000 	.word	0x40010000
 800c21c:	40000400 	.word	0x40000400
 800c220:	40000c00 	.word	0x40000c00
 800c224:	40002000 	.word	0x40002000
 800c228:	08024bd8 	.word	0x08024bd8

0800c22c <HAL_TIM_IC_Init>:
  if (htim == NULL)
 800c22c:	2800      	cmp	r0, #0
 800c22e:	f000 8097 	beq.w	800c360 <HAL_TIM_IC_Init+0x134>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800c232:	6802      	ldr	r2, [r0, #0]
 800c234:	4956      	ldr	r1, [pc, #344]	; (800c390 <HAL_TIM_IC_Init+0x164>)
{
 800c236:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800c238:	4b56      	ldr	r3, [pc, #344]	; (800c394 <HAL_TIM_IC_Init+0x168>)
 800c23a:	4604      	mov	r4, r0
 800c23c:	4856      	ldr	r0, [pc, #344]	; (800c398 <HAL_TIM_IC_Init+0x16c>)
 800c23e:	429a      	cmp	r2, r3
 800c240:	bf18      	it	ne
 800c242:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800c246:	4d55      	ldr	r5, [pc, #340]	; (800c39c <HAL_TIM_IC_Init+0x170>)
 800c248:	bf14      	ite	ne
 800c24a:	2301      	movne	r3, #1
 800c24c:	2300      	moveq	r3, #0
 800c24e:	4282      	cmp	r2, r0
 800c250:	bf0c      	ite	eq
 800c252:	2300      	moveq	r3, #0
 800c254:	f003 0301 	andne.w	r3, r3, #1
 800c258:	f500 6040 	add.w	r0, r0, #3072	; 0xc00
 800c25c:	428a      	cmp	r2, r1
 800c25e:	bf0c      	ite	eq
 800c260:	2300      	moveq	r3, #0
 800c262:	f003 0301 	andne.w	r3, r3, #1
 800c266:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 800c26a:	42aa      	cmp	r2, r5
 800c26c:	bf0c      	ite	eq
 800c26e:	2300      	moveq	r3, #0
 800c270:	f003 0301 	andne.w	r3, r3, #1
 800c274:	f505 4578 	add.w	r5, r5, #63488	; 0xf800
 800c278:	4282      	cmp	r2, r0
 800c27a:	bf0c      	ite	eq
 800c27c:	2300      	moveq	r3, #0
 800c27e:	f003 0301 	andne.w	r3, r3, #1
 800c282:	f500 3098 	add.w	r0, r0, #77824	; 0x13000
 800c286:	428a      	cmp	r2, r1
 800c288:	bf0c      	ite	eq
 800c28a:	2300      	moveq	r3, #0
 800c28c:	f003 0301 	andne.w	r3, r3, #1
 800c290:	f501 3198 	add.w	r1, r1, #77824	; 0x13000
 800c294:	42aa      	cmp	r2, r5
 800c296:	bf0c      	ite	eq
 800c298:	2300      	moveq	r3, #0
 800c29a:	f003 0301 	andne.w	r3, r3, #1
 800c29e:	f505 4588 	add.w	r5, r5, #17408	; 0x4400
 800c2a2:	4282      	cmp	r2, r0
 800c2a4:	bf0c      	ite	eq
 800c2a6:	2300      	moveq	r3, #0
 800c2a8:	f003 0301 	andne.w	r3, r3, #1
 800c2ac:	f5a0 3094 	sub.w	r0, r0, #75776	; 0x12800
 800c2b0:	428a      	cmp	r2, r1
 800c2b2:	bf0c      	ite	eq
 800c2b4:	2300      	moveq	r3, #0
 800c2b6:	f003 0301 	andne.w	r3, r3, #1
 800c2ba:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 800c2be:	42aa      	cmp	r2, r5
 800c2c0:	bf0c      	ite	eq
 800c2c2:	2300      	moveq	r3, #0
 800c2c4:	f003 0301 	andne.w	r3, r3, #1
 800c2c8:	4282      	cmp	r2, r0
 800c2ca:	bf0c      	ite	eq
 800c2cc:	2300      	moveq	r3, #0
 800c2ce:	f003 0301 	andne.w	r3, r3, #1
 800c2d2:	428a      	cmp	r2, r1
 800c2d4:	bf0c      	ite	eq
 800c2d6:	2300      	moveq	r3, #0
 800c2d8:	f003 0301 	andne.w	r3, r3, #1
 800c2dc:	b113      	cbz	r3, 800c2e4 <HAL_TIM_IC_Init+0xb8>
 800c2de:	4b30      	ldr	r3, [pc, #192]	; (800c3a0 <HAL_TIM_IC_Init+0x174>)
 800c2e0:	429a      	cmp	r2, r3
 800c2e2:	d14f      	bne.n	800c384 <HAL_TIM_IC_Init+0x158>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800c2e4:	68a2      	ldr	r2, [r4, #8]
 800c2e6:	f032 0310 	bics.w	r3, r2, #16
 800c2ea:	f022 0140 	bic.w	r1, r2, #64	; 0x40
 800c2ee:	bf14      	ite	ne
 800c2f0:	2301      	movne	r3, #1
 800c2f2:	2300      	moveq	r3, #0
 800c2f4:	2920      	cmp	r1, #32
 800c2f6:	bf0c      	ite	eq
 800c2f8:	2300      	moveq	r3, #0
 800c2fa:	f003 0301 	andne.w	r3, r3, #1
 800c2fe:	b10b      	cbz	r3, 800c304 <HAL_TIM_IC_Init+0xd8>
 800c300:	2a40      	cmp	r2, #64	; 0x40
 800c302:	d139      	bne.n	800c378 <HAL_TIM_IC_Init+0x14c>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800c304:	6923      	ldr	r3, [r4, #16]
 800c306:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800c30a:	d002      	beq.n	800c312 <HAL_TIM_IC_Init+0xe6>
 800c30c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c310:	d128      	bne.n	800c364 <HAL_TIM_IC_Init+0x138>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800c312:	69a3      	ldr	r3, [r4, #24]
 800c314:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800c318:	d116      	bne.n	800c348 <HAL_TIM_IC_Init+0x11c>
  if (htim->State == HAL_TIM_STATE_RESET)
 800c31a:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800c31e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800c322:	b15b      	cbz	r3, 800c33c <HAL_TIM_IC_Init+0x110>
  htim->State = HAL_TIM_STATE_BUSY;
 800c324:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c326:	6820      	ldr	r0, [r4, #0]
 800c328:	1d21      	adds	r1, r4, #4
  htim->State = HAL_TIM_STATE_BUSY;
 800c32a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c32e:	f7ff fcd3 	bl	800bcd8 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 800c332:	2301      	movs	r3, #1
  return HAL_OK;
 800c334:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800c336:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800c33a:	bd38      	pop	{r3, r4, r5, pc}
    htim->Lock = HAL_UNLOCKED;
 800c33c:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_IC_MspInit(htim);
 800c340:	4620      	mov	r0, r4
 800c342:	f7ff f849 	bl	800b3d8 <HAL_TIM_IC_MspInit>
 800c346:	e7ed      	b.n	800c324 <HAL_TIM_IC_Init+0xf8>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800c348:	f240 61e7 	movw	r1, #1767	; 0x6e7
 800c34c:	4815      	ldr	r0, [pc, #84]	; (800c3a4 <HAL_TIM_IC_Init+0x178>)
 800c34e:	f7f6 fa31 	bl	80027b4 <assert_failed>
  if (htim->State == HAL_TIM_STATE_RESET)
 800c352:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800c356:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800c35a:	2b00      	cmp	r3, #0
 800c35c:	d1e2      	bne.n	800c324 <HAL_TIM_IC_Init+0xf8>
 800c35e:	e7ed      	b.n	800c33c <HAL_TIM_IC_Init+0x110>
    return HAL_ERROR;
 800c360:	2001      	movs	r0, #1
}
 800c362:	4770      	bx	lr
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800c364:	f240 61e6 	movw	r1, #1766	; 0x6e6
 800c368:	480e      	ldr	r0, [pc, #56]	; (800c3a4 <HAL_TIM_IC_Init+0x178>)
 800c36a:	f7f6 fa23 	bl	80027b4 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800c36e:	69a3      	ldr	r3, [r4, #24]
 800c370:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800c374:	d0d1      	beq.n	800c31a <HAL_TIM_IC_Init+0xee>
 800c376:	e7e7      	b.n	800c348 <HAL_TIM_IC_Init+0x11c>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800c378:	f240 61e5 	movw	r1, #1765	; 0x6e5
 800c37c:	4809      	ldr	r0, [pc, #36]	; (800c3a4 <HAL_TIM_IC_Init+0x178>)
 800c37e:	f7f6 fa19 	bl	80027b4 <assert_failed>
 800c382:	e7bf      	b.n	800c304 <HAL_TIM_IC_Init+0xd8>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800c384:	f240 61e4 	movw	r1, #1764	; 0x6e4
 800c388:	4806      	ldr	r0, [pc, #24]	; (800c3a4 <HAL_TIM_IC_Init+0x178>)
 800c38a:	f7f6 fa13 	bl	80027b4 <assert_failed>
 800c38e:	e7a9      	b.n	800c2e4 <HAL_TIM_IC_Init+0xb8>
 800c390:	40000800 	.word	0x40000800
 800c394:	40010000 	.word	0x40010000
 800c398:	40000400 	.word	0x40000400
 800c39c:	40000c00 	.word	0x40000c00
 800c3a0:	40002000 	.word	0x40002000
 800c3a4:	08024bd8 	.word	0x08024bd8

0800c3a8 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c3a8:	6a02      	ldr	r2, [r0, #32]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c3aa:	4b2e      	ldr	r3, [pc, #184]	; (800c464 <TIM_OC2_SetConfig+0xbc>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c3ac:	f022 0210 	bic.w	r2, r2, #16
{
 800c3b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c3b4:	460e      	mov	r6, r1
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800c3b6:	6889      	ldr	r1, [r1, #8]
{
 800c3b8:	4604      	mov	r4, r0
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c3ba:	6837      	ldr	r7, [r6, #0]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c3bc:	6202      	str	r2, [r0, #32]
  tmpccer = TIMx->CCER;
 800c3be:	6a05      	ldr	r5, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800c3c0:	f8d0 8004 	ldr.w	r8, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800c3c4:	6982      	ldr	r2, [r0, #24]
  tmpccer &= ~TIM_CCER_CC2P;
 800c3c6:	f025 0520 	bic.w	r5, r5, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c3ca:	4013      	ands	r3, r2
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c3cc:	4a26      	ldr	r2, [pc, #152]	; (800c468 <TIM_OC2_SetConfig+0xc0>)
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800c3ce:	ea45 1501 	orr.w	r5, r5, r1, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c3d2:	4290      	cmp	r0, r2
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c3d4:	ea43 2707 	orr.w	r7, r3, r7, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c3d8:	d00a      	beq.n	800c3f0 <TIM_OC2_SetConfig+0x48>
 800c3da:	4b24      	ldr	r3, [pc, #144]	; (800c46c <TIM_OC2_SetConfig+0xc4>)
 800c3dc:	4298      	cmp	r0, r3
 800c3de:	d007      	beq.n	800c3f0 <TIM_OC2_SetConfig+0x48>
  TIMx->CCR2 = OC_Config->Pulse;
 800c3e0:	6873      	ldr	r3, [r6, #4]
  TIMx->CR2 = tmpcr2;
 800c3e2:	f8c4 8004 	str.w	r8, [r4, #4]
  TIMx->CCMR1 = tmpccmrx;
 800c3e6:	61a7      	str	r7, [r4, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800c3e8:	63a3      	str	r3, [r4, #56]	; 0x38
  TIMx->CCER = tmpccer;
 800c3ea:	6225      	str	r5, [r4, #32]
}
 800c3ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800c3f0:	68f2      	ldr	r2, [r6, #12]
 800c3f2:	f032 0308 	bics.w	r3, r2, #8
 800c3f6:	d12d      	bne.n	800c454 <TIM_OC2_SetConfig+0xac>
    tmpccer &= ~TIM_CCER_CC2NP;
 800c3f8:	f025 0580 	bic.w	r5, r5, #128	; 0x80
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800c3fc:	69b3      	ldr	r3, [r6, #24]
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800c3fe:	ea45 1502 	orr.w	r5, r5, r2, lsl #4
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800c402:	f433 7300 	bics.w	r3, r3, #512	; 0x200
    tmpccer &= ~TIM_CCER_CC2NE;
 800c406:	f025 0540 	bic.w	r5, r5, #64	; 0x40
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800c40a:	d119      	bne.n	800c440 <TIM_OC2_SetConfig+0x98>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800c40c:	6973      	ldr	r3, [r6, #20]
 800c40e:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800c412:	d107      	bne.n	800c424 <TIM_OC2_SetConfig+0x7c>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800c414:	f428 6240 	bic.w	r2, r8, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c418:	69b1      	ldr	r1, [r6, #24]
 800c41a:	ea42 0281 	orr.w	r2, r2, r1, lsl #2
 800c41e:	ea42 0883 	orr.w	r8, r2, r3, lsl #2
 800c422:	e7dd      	b.n	800c3e0 <TIM_OC2_SetConfig+0x38>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800c424:	f241 71e5 	movw	r1, #6117	; 0x17e5
 800c428:	4811      	ldr	r0, [pc, #68]	; (800c470 <TIM_OC2_SetConfig+0xc8>)
 800c42a:	f7f6 f9c3 	bl	80027b4 <assert_failed>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800c42e:	f428 6240 	bic.w	r2, r8, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c432:	69b1      	ldr	r1, [r6, #24]
 800c434:	6973      	ldr	r3, [r6, #20]
 800c436:	ea42 0281 	orr.w	r2, r2, r1, lsl #2
 800c43a:	ea42 0883 	orr.w	r8, r2, r3, lsl #2
 800c43e:	e7cf      	b.n	800c3e0 <TIM_OC2_SetConfig+0x38>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800c440:	f241 71e4 	movw	r1, #6116	; 0x17e4
 800c444:	480a      	ldr	r0, [pc, #40]	; (800c470 <TIM_OC2_SetConfig+0xc8>)
 800c446:	f7f6 f9b5 	bl	80027b4 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800c44a:	6973      	ldr	r3, [r6, #20]
 800c44c:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800c450:	d0e0      	beq.n	800c414 <TIM_OC2_SetConfig+0x6c>
 800c452:	e7e7      	b.n	800c424 <TIM_OC2_SetConfig+0x7c>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800c454:	f241 71d6 	movw	r1, #6102	; 0x17d6
 800c458:	4805      	ldr	r0, [pc, #20]	; (800c470 <TIM_OC2_SetConfig+0xc8>)
 800c45a:	f7f6 f9ab 	bl	80027b4 <assert_failed>
 800c45e:	68f2      	ldr	r2, [r6, #12]
 800c460:	e7ca      	b.n	800c3f8 <TIM_OC2_SetConfig+0x50>
 800c462:	bf00      	nop
 800c464:	feff8cff 	.word	0xfeff8cff
 800c468:	40010000 	.word	0x40010000
 800c46c:	40010400 	.word	0x40010400
 800c470:	08024bd8 	.word	0x08024bd8

0800c474 <HAL_TIM_OC_ConfigChannel>:
  assert_param(IS_TIM_CHANNELS(Channel));
 800c474:	2a14      	cmp	r2, #20
{
 800c476:	b570      	push	{r4, r5, r6, lr}
 800c478:	4615      	mov	r5, r2
 800c47a:	4604      	mov	r4, r0
 800c47c:	460e      	mov	r6, r1
  assert_param(IS_TIM_CHANNELS(Channel));
 800c47e:	f240 808f 	bls.w	800c5a0 <HAL_TIM_OC_ConfigChannel+0x12c>
 800c482:	2a3c      	cmp	r2, #60	; 0x3c
 800c484:	f040 8091 	bne.w	800c5aa <HAL_TIM_OC_ConfigChannel+0x136>
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
 800c488:	6833      	ldr	r3, [r6, #0]
 800c48a:	f023 0210 	bic.w	r2, r3, #16
 800c48e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800c492:	2a40      	cmp	r2, #64	; 0x40
 800c494:	bf18      	it	ne
 800c496:	2b00      	cmpne	r3, #0
 800c498:	d003      	beq.n	800c4a2 <HAL_TIM_OC_ConfigChannel+0x2e>
 800c49a:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800c49e:	f040 8137 	bne.w	800c710 <HAL_TIM_OC_ConfigChannel+0x29c>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 800c4a2:	68b3      	ldr	r3, [r6, #8]
 800c4a4:	f033 0302 	bics.w	r3, r3, #2
 800c4a8:	f040 8085 	bne.w	800c5b6 <HAL_TIM_OC_ConfigChannel+0x142>
  __HAL_LOCK(htim);
 800c4ac:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800c4b0:	2b01      	cmp	r3, #1
 800c4b2:	f000 808a 	beq.w	800c5ca <HAL_TIM_OC_ConfigChannel+0x156>
 800c4b6:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800c4b8:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 800c4ba:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800c4be:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  switch (Channel)
 800c4c2:	2d14      	cmp	r5, #20
 800c4c4:	d864      	bhi.n	800c590 <HAL_TIM_OC_ConfigChannel+0x11c>
 800c4c6:	e8df f015 	tbh	[pc, r5, lsl #1]
 800c4ca:	0015      	.short	0x0015
 800c4cc:	00630063 	.word	0x00630063
 800c4d0:	00820063 	.word	0x00820063
 800c4d4:	00630063 	.word	0x00630063
 800c4d8:	00b50063 	.word	0x00b50063
 800c4dc:	00630063 	.word	0x00630063
 800c4e0:	00d90063 	.word	0x00d90063
 800c4e4:	00630063 	.word	0x00630063
 800c4e8:	00fd0063 	.word	0x00fd0063
 800c4ec:	00630063 	.word	0x00630063
 800c4f0:	01090063 	.word	0x01090063
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800c4f4:	6820      	ldr	r0, [r4, #0]
 800c4f6:	4b97      	ldr	r3, [pc, #604]	; (800c754 <HAL_TIM_OC_ConfigChannel+0x2e0>)
 800c4f8:	4a97      	ldr	r2, [pc, #604]	; (800c758 <HAL_TIM_OC_ConfigChannel+0x2e4>)
 800c4fa:	4298      	cmp	r0, r3
 800c4fc:	bf18      	it	ne
 800c4fe:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 800c502:	4996      	ldr	r1, [pc, #600]	; (800c75c <HAL_TIM_OC_ConfigChannel+0x2e8>)
 800c504:	bf14      	ite	ne
 800c506:	2301      	movne	r3, #1
 800c508:	2300      	moveq	r3, #0
 800c50a:	4290      	cmp	r0, r2
 800c50c:	bf0c      	ite	eq
 800c50e:	2300      	moveq	r3, #0
 800c510:	f003 0301 	andne.w	r3, r3, #1
 800c514:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c518:	4288      	cmp	r0, r1
 800c51a:	bf0c      	ite	eq
 800c51c:	2300      	moveq	r3, #0
 800c51e:	f003 0301 	andne.w	r3, r3, #1
 800c522:	f501 417c 	add.w	r1, r1, #64512	; 0xfc00
 800c526:	4290      	cmp	r0, r2
 800c528:	bf0c      	ite	eq
 800c52a:	2300      	moveq	r3, #0
 800c52c:	f003 0301 	andne.w	r3, r3, #1
 800c530:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 800c534:	4288      	cmp	r0, r1
 800c536:	bf0c      	ite	eq
 800c538:	2300      	moveq	r3, #0
 800c53a:	f003 0301 	andne.w	r3, r3, #1
 800c53e:	f501 4180 	add.w	r1, r1, #16384	; 0x4000
 800c542:	4290      	cmp	r0, r2
 800c544:	bf0c      	ite	eq
 800c546:	2300      	moveq	r3, #0
 800c548:	f003 0301 	andne.w	r3, r3, #1
 800c54c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c550:	4288      	cmp	r0, r1
 800c552:	bf0c      	ite	eq
 800c554:	2300      	moveq	r3, #0
 800c556:	f003 0301 	andne.w	r3, r3, #1
 800c55a:	f5a1 3196 	sub.w	r1, r1, #76800	; 0x12c00
 800c55e:	4290      	cmp	r0, r2
 800c560:	bf0c      	ite	eq
 800c562:	2300      	moveq	r3, #0
 800c564:	f003 0301 	andne.w	r3, r3, #1
 800c568:	f5a2 3296 	sub.w	r2, r2, #76800	; 0x12c00
 800c56c:	4288      	cmp	r0, r1
 800c56e:	bf0c      	ite	eq
 800c570:	2300      	moveq	r3, #0
 800c572:	f003 0301 	andne.w	r3, r3, #1
 800c576:	4290      	cmp	r0, r2
 800c578:	bf0c      	ite	eq
 800c57a:	2300      	moveq	r3, #0
 800c57c:	f003 0301 	andne.w	r3, r3, #1
 800c580:	b11b      	cbz	r3, 800c58a <HAL_TIM_OC_ConfigChannel+0x116>
 800c582:	4b77      	ldr	r3, [pc, #476]	; (800c760 <HAL_TIM_OC_ConfigChannel+0x2ec>)
 800c584:	4298      	cmp	r0, r3
 800c586:	f040 80de 	bne.w	800c746 <HAL_TIM_OC_ConfigChannel+0x2d2>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c58a:	4631      	mov	r1, r6
 800c58c:	f7fe faec 	bl	800ab68 <TIM_OC1_SetConfig>
  __HAL_UNLOCK(htim);
 800c590:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800c592:	2201      	movs	r2, #1
  return HAL_OK;
 800c594:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
 800c596:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800c59a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800c59e:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_TIM_CHANNELS(Channel));
 800c5a0:	4b70      	ldr	r3, [pc, #448]	; (800c764 <HAL_TIM_OC_ConfigChannel+0x2f0>)
 800c5a2:	40d3      	lsrs	r3, r2
 800c5a4:	07db      	lsls	r3, r3, #31
 800c5a6:	f53f af6f 	bmi.w	800c488 <HAL_TIM_OC_ConfigChannel+0x14>
 800c5aa:	f640 5155 	movw	r1, #3413	; 0xd55
 800c5ae:	486e      	ldr	r0, [pc, #440]	; (800c768 <HAL_TIM_OC_ConfigChannel+0x2f4>)
 800c5b0:	f7f6 f900 	bl	80027b4 <assert_failed>
 800c5b4:	e768      	b.n	800c488 <HAL_TIM_OC_ConfigChannel+0x14>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 800c5b6:	f640 5157 	movw	r1, #3415	; 0xd57
 800c5ba:	486b      	ldr	r0, [pc, #428]	; (800c768 <HAL_TIM_OC_ConfigChannel+0x2f4>)
 800c5bc:	f7f6 f8fa 	bl	80027b4 <assert_failed>
  __HAL_LOCK(htim);
 800c5c0:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800c5c4:	2b01      	cmp	r3, #1
 800c5c6:	f47f af76 	bne.w	800c4b6 <HAL_TIM_OC_ConfigChannel+0x42>
 800c5ca:	2002      	movs	r0, #2
}
 800c5cc:	bd70      	pop	{r4, r5, r6, pc}
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800c5ce:	6820      	ldr	r0, [r4, #0]
 800c5d0:	4b60      	ldr	r3, [pc, #384]	; (800c754 <HAL_TIM_OC_ConfigChannel+0x2e0>)
 800c5d2:	4a61      	ldr	r2, [pc, #388]	; (800c758 <HAL_TIM_OC_ConfigChannel+0x2e4>)
 800c5d4:	4298      	cmp	r0, r3
 800c5d6:	bf18      	it	ne
 800c5d8:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 800c5dc:	495f      	ldr	r1, [pc, #380]	; (800c75c <HAL_TIM_OC_ConfigChannel+0x2e8>)
 800c5de:	bf14      	ite	ne
 800c5e0:	2301      	movne	r3, #1
 800c5e2:	2300      	moveq	r3, #0
 800c5e4:	4290      	cmp	r0, r2
 800c5e6:	bf0c      	ite	eq
 800c5e8:	2300      	moveq	r3, #0
 800c5ea:	f003 0301 	andne.w	r3, r3, #1
 800c5ee:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c5f2:	4288      	cmp	r0, r1
 800c5f4:	bf0c      	ite	eq
 800c5f6:	2300      	moveq	r3, #0
 800c5f8:	f003 0301 	andne.w	r3, r3, #1
 800c5fc:	f501 417c 	add.w	r1, r1, #64512	; 0xfc00
 800c600:	4290      	cmp	r0, r2
 800c602:	bf0c      	ite	eq
 800c604:	2300      	moveq	r3, #0
 800c606:	f003 0301 	andne.w	r3, r3, #1
 800c60a:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 800c60e:	4288      	cmp	r0, r1
 800c610:	bf0c      	ite	eq
 800c612:	2300      	moveq	r3, #0
 800c614:	f003 0301 	andne.w	r3, r3, #1
 800c618:	4290      	cmp	r0, r2
 800c61a:	bf0c      	ite	eq
 800c61c:	2300      	moveq	r3, #0
 800c61e:	f003 0301 	andne.w	r3, r3, #1
 800c622:	b11b      	cbz	r3, 800c62c <HAL_TIM_OC_ConfigChannel+0x1b8>
 800c624:	4b51      	ldr	r3, [pc, #324]	; (800c76c <HAL_TIM_OC_ConfigChannel+0x2f8>)
 800c626:	4298      	cmp	r0, r3
 800c628:	f040 8086 	bne.w	800c738 <HAL_TIM_OC_ConfigChannel+0x2c4>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c62c:	4631      	mov	r1, r6
 800c62e:	f7ff febb 	bl	800c3a8 <TIM_OC2_SetConfig>
      break;
 800c632:	e7ad      	b.n	800c590 <HAL_TIM_OC_ConfigChannel+0x11c>
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800c634:	6820      	ldr	r0, [r4, #0]
 800c636:	4b47      	ldr	r3, [pc, #284]	; (800c754 <HAL_TIM_OC_ConfigChannel+0x2e0>)
 800c638:	4a47      	ldr	r2, [pc, #284]	; (800c758 <HAL_TIM_OC_ConfigChannel+0x2e4>)
 800c63a:	4298      	cmp	r0, r3
 800c63c:	bf18      	it	ne
 800c63e:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 800c642:	4946      	ldr	r1, [pc, #280]	; (800c75c <HAL_TIM_OC_ConfigChannel+0x2e8>)
 800c644:	bf14      	ite	ne
 800c646:	2301      	movne	r3, #1
 800c648:	2300      	moveq	r3, #0
 800c64a:	4290      	cmp	r0, r2
 800c64c:	bf0c      	ite	eq
 800c64e:	2300      	moveq	r3, #0
 800c650:	f003 0301 	andne.w	r3, r3, #1
 800c654:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c658:	4288      	cmp	r0, r1
 800c65a:	bf0c      	ite	eq
 800c65c:	2300      	moveq	r3, #0
 800c65e:	f003 0301 	andne.w	r3, r3, #1
 800c662:	4290      	cmp	r0, r2
 800c664:	bf0c      	ite	eq
 800c666:	2300      	moveq	r3, #0
 800c668:	f003 0301 	andne.w	r3, r3, #1
 800c66c:	b113      	cbz	r3, 800c674 <HAL_TIM_OC_ConfigChannel+0x200>
 800c66e:	4b40      	ldr	r3, [pc, #256]	; (800c770 <HAL_TIM_OC_ConfigChannel+0x2fc>)
 800c670:	4298      	cmp	r0, r3
 800c672:	d15a      	bne.n	800c72a <HAL_TIM_OC_ConfigChannel+0x2b6>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c674:	4631      	mov	r1, r6
 800c676:	f7fe fad9 	bl	800ac2c <TIM_OC3_SetConfig>
      break;
 800c67a:	e789      	b.n	800c590 <HAL_TIM_OC_ConfigChannel+0x11c>
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800c67c:	6820      	ldr	r0, [r4, #0]
 800c67e:	4b35      	ldr	r3, [pc, #212]	; (800c754 <HAL_TIM_OC_ConfigChannel+0x2e0>)
 800c680:	4a35      	ldr	r2, [pc, #212]	; (800c758 <HAL_TIM_OC_ConfigChannel+0x2e4>)
 800c682:	4298      	cmp	r0, r3
 800c684:	bf18      	it	ne
 800c686:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 800c68a:	4934      	ldr	r1, [pc, #208]	; (800c75c <HAL_TIM_OC_ConfigChannel+0x2e8>)
 800c68c:	bf14      	ite	ne
 800c68e:	2301      	movne	r3, #1
 800c690:	2300      	moveq	r3, #0
 800c692:	4290      	cmp	r0, r2
 800c694:	bf0c      	ite	eq
 800c696:	2300      	moveq	r3, #0
 800c698:	f003 0301 	andne.w	r3, r3, #1
 800c69c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c6a0:	4288      	cmp	r0, r1
 800c6a2:	bf0c      	ite	eq
 800c6a4:	2300      	moveq	r3, #0
 800c6a6:	f003 0301 	andne.w	r3, r3, #1
 800c6aa:	4290      	cmp	r0, r2
 800c6ac:	bf0c      	ite	eq
 800c6ae:	2300      	moveq	r3, #0
 800c6b0:	f003 0301 	andne.w	r3, r3, #1
 800c6b4:	b113      	cbz	r3, 800c6bc <HAL_TIM_OC_ConfigChannel+0x248>
 800c6b6:	4b2e      	ldr	r3, [pc, #184]	; (800c770 <HAL_TIM_OC_ConfigChannel+0x2fc>)
 800c6b8:	4298      	cmp	r0, r3
 800c6ba:	d12f      	bne.n	800c71c <HAL_TIM_OC_ConfigChannel+0x2a8>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c6bc:	4631      	mov	r1, r6
 800c6be:	f7fe fb1b 	bl	800acf8 <TIM_OC4_SetConfig>
      break;
 800c6c2:	e765      	b.n	800c590 <HAL_TIM_OC_ConfigChannel+0x11c>
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 800c6c4:	6820      	ldr	r0, [r4, #0]
 800c6c6:	4b23      	ldr	r3, [pc, #140]	; (800c754 <HAL_TIM_OC_ConfigChannel+0x2e0>)
 800c6c8:	4298      	cmp	r0, r3
 800c6ca:	d003      	beq.n	800c6d4 <HAL_TIM_OC_ConfigChannel+0x260>
 800c6cc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c6d0:	4298      	cmp	r0, r3
 800c6d2:	d116      	bne.n	800c702 <HAL_TIM_OC_ConfigChannel+0x28e>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800c6d4:	4631      	mov	r1, r6
 800c6d6:	f7fe f9f3 	bl	800aac0 <TIM_OC5_SetConfig>
      break;
 800c6da:	e759      	b.n	800c590 <HAL_TIM_OC_ConfigChannel+0x11c>
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 800c6dc:	6820      	ldr	r0, [r4, #0]
 800c6de:	4b1d      	ldr	r3, [pc, #116]	; (800c754 <HAL_TIM_OC_ConfigChannel+0x2e0>)
 800c6e0:	4298      	cmp	r0, r3
 800c6e2:	d003      	beq.n	800c6ec <HAL_TIM_OC_ConfigChannel+0x278>
 800c6e4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c6e8:	4298      	cmp	r0, r3
 800c6ea:	d103      	bne.n	800c6f4 <HAL_TIM_OC_ConfigChannel+0x280>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800c6ec:	4631      	mov	r1, r6
 800c6ee:	f7fe fa11 	bl	800ab14 <TIM_OC6_SetConfig>
      break;
 800c6f2:	e74d      	b.n	800c590 <HAL_TIM_OC_ConfigChannel+0x11c>
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 800c6f4:	481c      	ldr	r0, [pc, #112]	; (800c768 <HAL_TIM_OC_ConfigChannel+0x2f4>)
 800c6f6:	f640 5195 	movw	r1, #3477	; 0xd95
 800c6fa:	f7f6 f85b 	bl	80027b4 <assert_failed>
 800c6fe:	6820      	ldr	r0, [r4, #0]
 800c700:	e7f4      	b.n	800c6ec <HAL_TIM_OC_ConfigChannel+0x278>
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 800c702:	4819      	ldr	r0, [pc, #100]	; (800c768 <HAL_TIM_OC_ConfigChannel+0x2f4>)
 800c704:	f640 518b 	movw	r1, #3467	; 0xd8b
 800c708:	f7f6 f854 	bl	80027b4 <assert_failed>
 800c70c:	6820      	ldr	r0, [r4, #0]
 800c70e:	e7e1      	b.n	800c6d4 <HAL_TIM_OC_ConfigChannel+0x260>
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
 800c710:	f640 5156 	movw	r1, #3414	; 0xd56
 800c714:	4814      	ldr	r0, [pc, #80]	; (800c768 <HAL_TIM_OC_ConfigChannel+0x2f4>)
 800c716:	f7f6 f84d 	bl	80027b4 <assert_failed>
 800c71a:	e6c2      	b.n	800c4a2 <HAL_TIM_OC_ConfigChannel+0x2e>
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800c71c:	4812      	ldr	r0, [pc, #72]	; (800c768 <HAL_TIM_OC_ConfigChannel+0x2f4>)
 800c71e:	f640 5181 	movw	r1, #3457	; 0xd81
 800c722:	f7f6 f847 	bl	80027b4 <assert_failed>
 800c726:	6820      	ldr	r0, [r4, #0]
 800c728:	e7c8      	b.n	800c6bc <HAL_TIM_OC_ConfigChannel+0x248>
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800c72a:	480f      	ldr	r0, [pc, #60]	; (800c768 <HAL_TIM_OC_ConfigChannel+0x2f4>)
 800c72c:	f640 5177 	movw	r1, #3447	; 0xd77
 800c730:	f7f6 f840 	bl	80027b4 <assert_failed>
 800c734:	6820      	ldr	r0, [r4, #0]
 800c736:	e79d      	b.n	800c674 <HAL_TIM_OC_ConfigChannel+0x200>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800c738:	480b      	ldr	r0, [pc, #44]	; (800c768 <HAL_TIM_OC_ConfigChannel+0x2f4>)
 800c73a:	f640 516d 	movw	r1, #3437	; 0xd6d
 800c73e:	f7f6 f839 	bl	80027b4 <assert_failed>
 800c742:	6820      	ldr	r0, [r4, #0]
 800c744:	e772      	b.n	800c62c <HAL_TIM_OC_ConfigChannel+0x1b8>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800c746:	4808      	ldr	r0, [pc, #32]	; (800c768 <HAL_TIM_OC_ConfigChannel+0x2f4>)
 800c748:	f640 5163 	movw	r1, #3427	; 0xd63
 800c74c:	f7f6 f832 	bl	80027b4 <assert_failed>
 800c750:	6820      	ldr	r0, [r4, #0]
 800c752:	e71a      	b.n	800c58a <HAL_TIM_OC_ConfigChannel+0x116>
 800c754:	40010000 	.word	0x40010000
 800c758:	40000400 	.word	0x40000400
 800c75c:	40000800 	.word	0x40000800
 800c760:	40002000 	.word	0x40002000
 800c764:	00111111 	.word	0x00111111
 800c768:	08024bd8 	.word	0x08024bd8
 800c76c:	40001800 	.word	0x40001800
 800c770:	40010400 	.word	0x40010400

0800c774 <HAL_TIM_PWM_ConfigChannel>:
  assert_param(IS_TIM_CHANNELS(Channel));
 800c774:	2a14      	cmp	r2, #20
{
 800c776:	b570      	push	{r4, r5, r6, lr}
 800c778:	4616      	mov	r6, r2
 800c77a:	4604      	mov	r4, r0
 800c77c:	460d      	mov	r5, r1
  assert_param(IS_TIM_CHANNELS(Channel));
 800c77e:	f240 809f 	bls.w	800c8c0 <HAL_TIM_PWM_ConfigChannel+0x14c>
 800c782:	2a3c      	cmp	r2, #60	; 0x3c
 800c784:	f040 80a1 	bne.w	800c8ca <HAL_TIM_PWM_ConfigChannel+0x156>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 800c788:	682a      	ldr	r2, [r5, #0]
 800c78a:	4b97      	ldr	r3, [pc, #604]	; (800c9e8 <HAL_TIM_PWM_ConfigChannel+0x274>)
 800c78c:	4013      	ands	r3, r2
 800c78e:	2b60      	cmp	r3, #96	; 0x60
 800c790:	d005      	beq.n	800c79e <HAL_TIM_PWM_ConfigChannel+0x2a>
 800c792:	f022 0210 	bic.w	r2, r2, #16
 800c796:	4b95      	ldr	r3, [pc, #596]	; (800c9ec <HAL_TIM_PWM_ConfigChannel+0x278>)
 800c798:	429a      	cmp	r2, r3
 800c79a:	f040 819e 	bne.w	800cada <HAL_TIM_PWM_ConfigChannel+0x366>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 800c79e:	68ab      	ldr	r3, [r5, #8]
 800c7a0:	f033 0302 	bics.w	r3, r3, #2
 800c7a4:	f040 8097 	bne.w	800c8d6 <HAL_TIM_PWM_ConfigChannel+0x162>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 800c7a8:	692b      	ldr	r3, [r5, #16]
 800c7aa:	f033 0304 	bics.w	r3, r3, #4
 800c7ae:	f040 809c 	bne.w	800c8ea <HAL_TIM_PWM_ConfigChannel+0x176>
  __HAL_LOCK(htim);
 800c7b2:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800c7b6:	2b01      	cmp	r3, #1
 800c7b8:	f000 80a1 	beq.w	800c8fe <HAL_TIM_PWM_ConfigChannel+0x18a>
 800c7bc:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800c7be:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 800c7c0:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800c7c4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  switch (Channel)
 800c7c8:	2e14      	cmp	r6, #20
 800c7ca:	d871      	bhi.n	800c8b0 <HAL_TIM_PWM_ConfigChannel+0x13c>
 800c7cc:	e8df f016 	tbh	[pc, r6, lsl #1]
 800c7d0:	00700015 	.word	0x00700015
 800c7d4:	00700070 	.word	0x00700070
 800c7d8:	00700099 	.word	0x00700099
 800c7dc:	00700070 	.word	0x00700070
 800c7e0:	007000da 	.word	0x007000da
 800c7e4:	00700070 	.word	0x00700070
 800c7e8:	00700120 	.word	0x00700120
 800c7ec:	00700070 	.word	0x00700070
 800c7f0:	00700152 	.word	0x00700152
 800c7f4:	00700070 	.word	0x00700070
 800c7f8:	016b      	.short	0x016b
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800c7fa:	6820      	ldr	r0, [r4, #0]
 800c7fc:	4b7c      	ldr	r3, [pc, #496]	; (800c9f0 <HAL_TIM_PWM_ConfigChannel+0x27c>)
 800c7fe:	4a7d      	ldr	r2, [pc, #500]	; (800c9f4 <HAL_TIM_PWM_ConfigChannel+0x280>)
 800c800:	4298      	cmp	r0, r3
 800c802:	bf18      	it	ne
 800c804:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 800c808:	497b      	ldr	r1, [pc, #492]	; (800c9f8 <HAL_TIM_PWM_ConfigChannel+0x284>)
 800c80a:	bf14      	ite	ne
 800c80c:	2301      	movne	r3, #1
 800c80e:	2300      	moveq	r3, #0
 800c810:	4290      	cmp	r0, r2
 800c812:	bf0c      	ite	eq
 800c814:	2300      	moveq	r3, #0
 800c816:	f003 0301 	andne.w	r3, r3, #1
 800c81a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c81e:	4288      	cmp	r0, r1
 800c820:	bf0c      	ite	eq
 800c822:	2300      	moveq	r3, #0
 800c824:	f003 0301 	andne.w	r3, r3, #1
 800c828:	f501 417c 	add.w	r1, r1, #64512	; 0xfc00
 800c82c:	4290      	cmp	r0, r2
 800c82e:	bf0c      	ite	eq
 800c830:	2300      	moveq	r3, #0
 800c832:	f003 0301 	andne.w	r3, r3, #1
 800c836:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 800c83a:	4288      	cmp	r0, r1
 800c83c:	bf0c      	ite	eq
 800c83e:	2300      	moveq	r3, #0
 800c840:	f003 0301 	andne.w	r3, r3, #1
 800c844:	f501 4180 	add.w	r1, r1, #16384	; 0x4000
 800c848:	4290      	cmp	r0, r2
 800c84a:	bf0c      	ite	eq
 800c84c:	2300      	moveq	r3, #0
 800c84e:	f003 0301 	andne.w	r3, r3, #1
 800c852:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c856:	4288      	cmp	r0, r1
 800c858:	bf0c      	ite	eq
 800c85a:	2300      	moveq	r3, #0
 800c85c:	f003 0301 	andne.w	r3, r3, #1
 800c860:	f5a1 3196 	sub.w	r1, r1, #76800	; 0x12c00
 800c864:	4290      	cmp	r0, r2
 800c866:	bf0c      	ite	eq
 800c868:	2300      	moveq	r3, #0
 800c86a:	f003 0301 	andne.w	r3, r3, #1
 800c86e:	f5a2 3296 	sub.w	r2, r2, #76800	; 0x12c00
 800c872:	4288      	cmp	r0, r1
 800c874:	bf0c      	ite	eq
 800c876:	2300      	moveq	r3, #0
 800c878:	f003 0301 	andne.w	r3, r3, #1
 800c87c:	4290      	cmp	r0, r2
 800c87e:	bf0c      	ite	eq
 800c880:	2300      	moveq	r3, #0
 800c882:	f003 0301 	andne.w	r3, r3, #1
 800c886:	b11b      	cbz	r3, 800c890 <HAL_TIM_PWM_ConfigChannel+0x11c>
 800c888:	4b5c      	ldr	r3, [pc, #368]	; (800c9fc <HAL_TIM_PWM_ConfigChannel+0x288>)
 800c88a:	4298      	cmp	r0, r3
 800c88c:	f040 814e 	bne.w	800cb2c <HAL_TIM_PWM_ConfigChannel+0x3b8>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c890:	4629      	mov	r1, r5
 800c892:	f7fe f969 	bl	800ab68 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c896:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c898:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c89a:	6999      	ldr	r1, [r3, #24]
 800c89c:	f041 0108 	orr.w	r1, r1, #8
 800c8a0:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c8a2:	6999      	ldr	r1, [r3, #24]
 800c8a4:	f021 0104 	bic.w	r1, r1, #4
 800c8a8:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c8aa:	699a      	ldr	r2, [r3, #24]
 800c8ac:	4302      	orrs	r2, r0
 800c8ae:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 800c8b0:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800c8b2:	2201      	movs	r2, #1
  return HAL_OK;
 800c8b4:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
 800c8b6:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800c8ba:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800c8be:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_TIM_CHANNELS(Channel));
 800c8c0:	4b4f      	ldr	r3, [pc, #316]	; (800ca00 <HAL_TIM_PWM_ConfigChannel+0x28c>)
 800c8c2:	40d3      	lsrs	r3, r2
 800c8c4:	07db      	lsls	r3, r3, #31
 800c8c6:	f53f af5f 	bmi.w	800c788 <HAL_TIM_PWM_ConfigChannel+0x14>
 800c8ca:	f640 611c 	movw	r1, #3612	; 0xe1c
 800c8ce:	484d      	ldr	r0, [pc, #308]	; (800ca04 <HAL_TIM_PWM_ConfigChannel+0x290>)
 800c8d0:	f7f5 ff70 	bl	80027b4 <assert_failed>
 800c8d4:	e758      	b.n	800c788 <HAL_TIM_PWM_ConfigChannel+0x14>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 800c8d6:	f640 611e 	movw	r1, #3614	; 0xe1e
 800c8da:	484a      	ldr	r0, [pc, #296]	; (800ca04 <HAL_TIM_PWM_ConfigChannel+0x290>)
 800c8dc:	f7f5 ff6a 	bl	80027b4 <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 800c8e0:	692b      	ldr	r3, [r5, #16]
 800c8e2:	f033 0304 	bics.w	r3, r3, #4
 800c8e6:	f43f af64 	beq.w	800c7b2 <HAL_TIM_PWM_ConfigChannel+0x3e>
 800c8ea:	f640 611f 	movw	r1, #3615	; 0xe1f
 800c8ee:	4845      	ldr	r0, [pc, #276]	; (800ca04 <HAL_TIM_PWM_ConfigChannel+0x290>)
 800c8f0:	f7f5 ff60 	bl	80027b4 <assert_failed>
  __HAL_LOCK(htim);
 800c8f4:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800c8f8:	2b01      	cmp	r3, #1
 800c8fa:	f47f af5f 	bne.w	800c7bc <HAL_TIM_PWM_ConfigChannel+0x48>
 800c8fe:	2002      	movs	r0, #2
}
 800c900:	bd70      	pop	{r4, r5, r6, pc}
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800c902:	6820      	ldr	r0, [r4, #0]
 800c904:	4b3a      	ldr	r3, [pc, #232]	; (800c9f0 <HAL_TIM_PWM_ConfigChannel+0x27c>)
 800c906:	4a3b      	ldr	r2, [pc, #236]	; (800c9f4 <HAL_TIM_PWM_ConfigChannel+0x280>)
 800c908:	4298      	cmp	r0, r3
 800c90a:	bf18      	it	ne
 800c90c:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 800c910:	4939      	ldr	r1, [pc, #228]	; (800c9f8 <HAL_TIM_PWM_ConfigChannel+0x284>)
 800c912:	bf14      	ite	ne
 800c914:	2301      	movne	r3, #1
 800c916:	2300      	moveq	r3, #0
 800c918:	4290      	cmp	r0, r2
 800c91a:	bf0c      	ite	eq
 800c91c:	2300      	moveq	r3, #0
 800c91e:	f003 0301 	andne.w	r3, r3, #1
 800c922:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c926:	4288      	cmp	r0, r1
 800c928:	bf0c      	ite	eq
 800c92a:	2300      	moveq	r3, #0
 800c92c:	f003 0301 	andne.w	r3, r3, #1
 800c930:	f501 417c 	add.w	r1, r1, #64512	; 0xfc00
 800c934:	4290      	cmp	r0, r2
 800c936:	bf0c      	ite	eq
 800c938:	2300      	moveq	r3, #0
 800c93a:	f003 0301 	andne.w	r3, r3, #1
 800c93e:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 800c942:	4288      	cmp	r0, r1
 800c944:	bf0c      	ite	eq
 800c946:	2300      	moveq	r3, #0
 800c948:	f003 0301 	andne.w	r3, r3, #1
 800c94c:	4290      	cmp	r0, r2
 800c94e:	bf0c      	ite	eq
 800c950:	2300      	moveq	r3, #0
 800c952:	f003 0301 	andne.w	r3, r3, #1
 800c956:	b11b      	cbz	r3, 800c960 <HAL_TIM_PWM_ConfigChannel+0x1ec>
 800c958:	4b2b      	ldr	r3, [pc, #172]	; (800ca08 <HAL_TIM_PWM_ConfigChannel+0x294>)
 800c95a:	4298      	cmp	r0, r3
 800c95c:	f040 80df 	bne.w	800cb1e <HAL_TIM_PWM_ConfigChannel+0x3aa>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c960:	4629      	mov	r1, r5
 800c962:	f7ff fd21 	bl	800c3a8 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c966:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c968:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c96a:	6999      	ldr	r1, [r3, #24]
 800c96c:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 800c970:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c972:	6999      	ldr	r1, [r3, #24]
 800c974:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800c978:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c97a:	699a      	ldr	r2, [r3, #24]
 800c97c:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800c980:	619a      	str	r2, [r3, #24]
      break;
 800c982:	e795      	b.n	800c8b0 <HAL_TIM_PWM_ConfigChannel+0x13c>
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800c984:	6820      	ldr	r0, [r4, #0]
 800c986:	4b1a      	ldr	r3, [pc, #104]	; (800c9f0 <HAL_TIM_PWM_ConfigChannel+0x27c>)
 800c988:	4a1a      	ldr	r2, [pc, #104]	; (800c9f4 <HAL_TIM_PWM_ConfigChannel+0x280>)
 800c98a:	4298      	cmp	r0, r3
 800c98c:	bf18      	it	ne
 800c98e:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 800c992:	4919      	ldr	r1, [pc, #100]	; (800c9f8 <HAL_TIM_PWM_ConfigChannel+0x284>)
 800c994:	bf14      	ite	ne
 800c996:	2301      	movne	r3, #1
 800c998:	2300      	moveq	r3, #0
 800c99a:	4290      	cmp	r0, r2
 800c99c:	bf0c      	ite	eq
 800c99e:	2300      	moveq	r3, #0
 800c9a0:	f003 0301 	andne.w	r3, r3, #1
 800c9a4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c9a8:	4288      	cmp	r0, r1
 800c9aa:	bf0c      	ite	eq
 800c9ac:	2300      	moveq	r3, #0
 800c9ae:	f003 0301 	andne.w	r3, r3, #1
 800c9b2:	4290      	cmp	r0, r2
 800c9b4:	bf0c      	ite	eq
 800c9b6:	2300      	moveq	r3, #0
 800c9b8:	f003 0301 	andne.w	r3, r3, #1
 800c9bc:	b11b      	cbz	r3, 800c9c6 <HAL_TIM_PWM_ConfigChannel+0x252>
 800c9be:	4b13      	ldr	r3, [pc, #76]	; (800ca0c <HAL_TIM_PWM_ConfigChannel+0x298>)
 800c9c0:	4298      	cmp	r0, r3
 800c9c2:	f040 80a5 	bne.w	800cb10 <HAL_TIM_PWM_ConfigChannel+0x39c>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c9c6:	4629      	mov	r1, r5
 800c9c8:	f7fe f930 	bl	800ac2c <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c9cc:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c9ce:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c9d0:	69d9      	ldr	r1, [r3, #28]
 800c9d2:	f041 0108 	orr.w	r1, r1, #8
 800c9d6:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c9d8:	69d9      	ldr	r1, [r3, #28]
 800c9da:	f021 0104 	bic.w	r1, r1, #4
 800c9de:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c9e0:	69da      	ldr	r2, [r3, #28]
 800c9e2:	4302      	orrs	r2, r0
 800c9e4:	61da      	str	r2, [r3, #28]
      break;
 800c9e6:	e763      	b.n	800c8b0 <HAL_TIM_PWM_ConfigChannel+0x13c>
 800c9e8:	fffeffef 	.word	0xfffeffef
 800c9ec:	00010040 	.word	0x00010040
 800c9f0:	40010000 	.word	0x40010000
 800c9f4:	40000400 	.word	0x40000400
 800c9f8:	40000800 	.word	0x40000800
 800c9fc:	40002000 	.word	0x40002000
 800ca00:	00111111 	.word	0x00111111
 800ca04:	08024bd8 	.word	0x08024bd8
 800ca08:	40001800 	.word	0x40001800
 800ca0c:	40010400 	.word	0x40010400
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800ca10:	6820      	ldr	r0, [r4, #0]
 800ca12:	4b4a      	ldr	r3, [pc, #296]	; (800cb3c <HAL_TIM_PWM_ConfigChannel+0x3c8>)
 800ca14:	4a4a      	ldr	r2, [pc, #296]	; (800cb40 <HAL_TIM_PWM_ConfigChannel+0x3cc>)
 800ca16:	4298      	cmp	r0, r3
 800ca18:	bf18      	it	ne
 800ca1a:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 800ca1e:	4949      	ldr	r1, [pc, #292]	; (800cb44 <HAL_TIM_PWM_ConfigChannel+0x3d0>)
 800ca20:	bf14      	ite	ne
 800ca22:	2301      	movne	r3, #1
 800ca24:	2300      	moveq	r3, #0
 800ca26:	4290      	cmp	r0, r2
 800ca28:	bf0c      	ite	eq
 800ca2a:	2300      	moveq	r3, #0
 800ca2c:	f003 0301 	andne.w	r3, r3, #1
 800ca30:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ca34:	4288      	cmp	r0, r1
 800ca36:	bf0c      	ite	eq
 800ca38:	2300      	moveq	r3, #0
 800ca3a:	f003 0301 	andne.w	r3, r3, #1
 800ca3e:	4290      	cmp	r0, r2
 800ca40:	bf0c      	ite	eq
 800ca42:	2300      	moveq	r3, #0
 800ca44:	f003 0301 	andne.w	r3, r3, #1
 800ca48:	b113      	cbz	r3, 800ca50 <HAL_TIM_PWM_ConfigChannel+0x2dc>
 800ca4a:	4b3f      	ldr	r3, [pc, #252]	; (800cb48 <HAL_TIM_PWM_ConfigChannel+0x3d4>)
 800ca4c:	4298      	cmp	r0, r3
 800ca4e:	d158      	bne.n	800cb02 <HAL_TIM_PWM_ConfigChannel+0x38e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800ca50:	4629      	mov	r1, r5
 800ca52:	f7fe f951 	bl	800acf8 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800ca56:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800ca58:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800ca5a:	69d9      	ldr	r1, [r3, #28]
 800ca5c:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 800ca60:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800ca62:	69d9      	ldr	r1, [r3, #28]
 800ca64:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800ca68:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800ca6a:	69da      	ldr	r2, [r3, #28]
 800ca6c:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800ca70:	61da      	str	r2, [r3, #28]
      break;
 800ca72:	e71d      	b.n	800c8b0 <HAL_TIM_PWM_ConfigChannel+0x13c>
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 800ca74:	6820      	ldr	r0, [r4, #0]
 800ca76:	4b31      	ldr	r3, [pc, #196]	; (800cb3c <HAL_TIM_PWM_ConfigChannel+0x3c8>)
 800ca78:	4298      	cmp	r0, r3
 800ca7a:	d003      	beq.n	800ca84 <HAL_TIM_PWM_ConfigChannel+0x310>
 800ca7c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ca80:	4298      	cmp	r0, r3
 800ca82:	d137      	bne.n	800caf4 <HAL_TIM_PWM_ConfigChannel+0x380>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800ca84:	4629      	mov	r1, r5
 800ca86:	f7fe f81b 	bl	800aac0 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800ca8a:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800ca8c:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800ca8e:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800ca90:	f041 0108 	orr.w	r1, r1, #8
 800ca94:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800ca96:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800ca98:	f021 0104 	bic.w	r1, r1, #4
 800ca9c:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800ca9e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800caa0:	4302      	orrs	r2, r0
 800caa2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800caa4:	e704      	b.n	800c8b0 <HAL_TIM_PWM_ConfigChannel+0x13c>
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 800caa6:	6820      	ldr	r0, [r4, #0]
 800caa8:	4b24      	ldr	r3, [pc, #144]	; (800cb3c <HAL_TIM_PWM_ConfigChannel+0x3c8>)
 800caaa:	4298      	cmp	r0, r3
 800caac:	d003      	beq.n	800cab6 <HAL_TIM_PWM_ConfigChannel+0x342>
 800caae:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800cab2:	4298      	cmp	r0, r3
 800cab4:	d117      	bne.n	800cae6 <HAL_TIM_PWM_ConfigChannel+0x372>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800cab6:	4629      	mov	r1, r5
 800cab8:	f7fe f82c 	bl	800ab14 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800cabc:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800cabe:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800cac0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800cac2:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 800cac6:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800cac8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800caca:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800cace:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800cad0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800cad2:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800cad6:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800cad8:	e6ea      	b.n	800c8b0 <HAL_TIM_PWM_ConfigChannel+0x13c>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 800cada:	f640 611d 	movw	r1, #3613	; 0xe1d
 800cade:	481b      	ldr	r0, [pc, #108]	; (800cb4c <HAL_TIM_PWM_ConfigChannel+0x3d8>)
 800cae0:	f7f5 fe68 	bl	80027b4 <assert_failed>
 800cae4:	e65b      	b.n	800c79e <HAL_TIM_PWM_ConfigChannel+0x2a>
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 800cae6:	4819      	ldr	r0, [pc, #100]	; (800cb4c <HAL_TIM_PWM_ConfigChannel+0x3d8>)
 800cae8:	f44f 6168 	mov.w	r1, #3712	; 0xe80
 800caec:	f7f5 fe62 	bl	80027b4 <assert_failed>
 800caf0:	6820      	ldr	r0, [r4, #0]
 800caf2:	e7e0      	b.n	800cab6 <HAL_TIM_PWM_ConfigChannel+0x342>
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 800caf4:	4815      	ldr	r0, [pc, #84]	; (800cb4c <HAL_TIM_PWM_ConfigChannel+0x3d8>)
 800caf6:	f640 616f 	movw	r1, #3695	; 0xe6f
 800cafa:	f7f5 fe5b 	bl	80027b4 <assert_failed>
 800cafe:	6820      	ldr	r0, [r4, #0]
 800cb00:	e7c0      	b.n	800ca84 <HAL_TIM_PWM_ConfigChannel+0x310>
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800cb02:	4812      	ldr	r0, [pc, #72]	; (800cb4c <HAL_TIM_PWM_ConfigChannel+0x3d8>)
 800cb04:	f640 615e 	movw	r1, #3678	; 0xe5e
 800cb08:	f7f5 fe54 	bl	80027b4 <assert_failed>
 800cb0c:	6820      	ldr	r0, [r4, #0]
 800cb0e:	e79f      	b.n	800ca50 <HAL_TIM_PWM_ConfigChannel+0x2dc>
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800cb10:	480e      	ldr	r0, [pc, #56]	; (800cb4c <HAL_TIM_PWM_ConfigChannel+0x3d8>)
 800cb12:	f640 614d 	movw	r1, #3661	; 0xe4d
 800cb16:	f7f5 fe4d 	bl	80027b4 <assert_failed>
 800cb1a:	6820      	ldr	r0, [r4, #0]
 800cb1c:	e753      	b.n	800c9c6 <HAL_TIM_PWM_ConfigChannel+0x252>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800cb1e:	480b      	ldr	r0, [pc, #44]	; (800cb4c <HAL_TIM_PWM_ConfigChannel+0x3d8>)
 800cb20:	f640 613c 	movw	r1, #3644	; 0xe3c
 800cb24:	f7f5 fe46 	bl	80027b4 <assert_failed>
 800cb28:	6820      	ldr	r0, [r4, #0]
 800cb2a:	e719      	b.n	800c960 <HAL_TIM_PWM_ConfigChannel+0x1ec>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800cb2c:	4807      	ldr	r0, [pc, #28]	; (800cb4c <HAL_TIM_PWM_ConfigChannel+0x3d8>)
 800cb2e:	f640 612b 	movw	r1, #3627	; 0xe2b
 800cb32:	f7f5 fe3f 	bl	80027b4 <assert_failed>
 800cb36:	6820      	ldr	r0, [r4, #0]
 800cb38:	e6aa      	b.n	800c890 <HAL_TIM_PWM_ConfigChannel+0x11c>
 800cb3a:	bf00      	nop
 800cb3c:	40010000 	.word	0x40010000
 800cb40:	40000400 	.word	0x40000400
 800cb44:	40000800 	.word	0x40000800
 800cb48:	40010400 	.word	0x40010400
 800cb4c:	08024bd8 	.word	0x08024bd8

0800cb50 <TIM_TI1_SetConfig>:
{
 800cb50:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cb52:	6a04      	ldr	r4, [r0, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800cb54:	4e1b      	ldr	r6, [pc, #108]	; (800cbc4 <TIM_TI1_SetConfig+0x74>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cb56:	f024 0401 	bic.w	r4, r4, #1
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800cb5a:	42b0      	cmp	r0, r6
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cb5c:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cb5e:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 800cb60:	6a05      	ldr	r5, [r0, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800cb62:	d01d      	beq.n	800cba0 <TIM_TI1_SetConfig+0x50>
 800cb64:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800cb68:	d01a      	beq.n	800cba0 <TIM_TI1_SetConfig+0x50>
 800cb6a:	f5a6 467c 	sub.w	r6, r6, #64512	; 0xfc00
 800cb6e:	42b0      	cmp	r0, r6
 800cb70:	d016      	beq.n	800cba0 <TIM_TI1_SetConfig+0x50>
 800cb72:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800cb76:	42b0      	cmp	r0, r6
 800cb78:	d012      	beq.n	800cba0 <TIM_TI1_SetConfig+0x50>
 800cb7a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800cb7e:	42b0      	cmp	r0, r6
 800cb80:	d00e      	beq.n	800cba0 <TIM_TI1_SetConfig+0x50>
 800cb82:	f506 4678 	add.w	r6, r6, #63488	; 0xf800
 800cb86:	42b0      	cmp	r0, r6
 800cb88:	d00a      	beq.n	800cba0 <TIM_TI1_SetConfig+0x50>
 800cb8a:	f506 5670 	add.w	r6, r6, #15360	; 0x3c00
 800cb8e:	42b0      	cmp	r0, r6
 800cb90:	d006      	beq.n	800cba0 <TIM_TI1_SetConfig+0x50>
 800cb92:	f5a6 3694 	sub.w	r6, r6, #75776	; 0x12800
 800cb96:	42b0      	cmp	r0, r6
 800cb98:	d002      	beq.n	800cba0 <TIM_TI1_SetConfig+0x50>
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800cb9a:	f044 0201 	orr.w	r2, r4, #1
 800cb9e:	e002      	b.n	800cba6 <TIM_TI1_SetConfig+0x56>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800cba0:	f024 0403 	bic.w	r4, r4, #3
    tmpccmr1 |= TIM_ICSelection;
 800cba4:	4322      	orrs	r2, r4
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800cba6:	011b      	lsls	r3, r3, #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800cba8:	f025 040a 	bic.w	r4, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800cbac:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800cbb0:	f001 010a 	and.w	r1, r1, #10
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800cbb4:	b2db      	uxtb	r3, r3
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800cbb6:	4321      	orrs	r1, r4
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800cbb8:	4313      	orrs	r3, r2
}
 800cbba:	bc70      	pop	{r4, r5, r6}
  TIMx->CCMR1 = tmpccmr1;
 800cbbc:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800cbbe:	6201      	str	r1, [r0, #32]
}
 800cbc0:	4770      	bx	lr
 800cbc2:	bf00      	nop
 800cbc4:	40010000 	.word	0x40010000

0800cbc8 <HAL_TIM_IC_ConfigChannel>:
{
 800cbc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800cbca:	4bb1      	ldr	r3, [pc, #708]	; (800ce90 <HAL_TIM_IC_ConfigChannel+0x2c8>)
{
 800cbcc:	460c      	mov	r4, r1
  assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800cbce:	6801      	ldr	r1, [r0, #0]
{
 800cbd0:	4605      	mov	r5, r0
  assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800cbd2:	4fb0      	ldr	r7, [pc, #704]	; (800ce94 <HAL_TIM_IC_ConfigChannel+0x2cc>)
{
 800cbd4:	4616      	mov	r6, r2
  assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800cbd6:	4299      	cmp	r1, r3
 800cbd8:	bf18      	it	ne
 800cbda:	f1b1 4f80 	cmpne.w	r1, #1073741824	; 0x40000000
 800cbde:	48ae      	ldr	r0, [pc, #696]	; (800ce98 <HAL_TIM_IC_ConfigChannel+0x2d0>)
 800cbe0:	4aae      	ldr	r2, [pc, #696]	; (800ce9c <HAL_TIM_IC_ConfigChannel+0x2d4>)
 800cbe2:	bf14      	ite	ne
 800cbe4:	2301      	movne	r3, #1
 800cbe6:	2300      	moveq	r3, #0
 800cbe8:	42b9      	cmp	r1, r7
 800cbea:	bf0c      	ite	eq
 800cbec:	2300      	moveq	r3, #0
 800cbee:	f003 0301 	andne.w	r3, r3, #1
 800cbf2:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 800cbf6:	4281      	cmp	r1, r0
 800cbf8:	bf0c      	ite	eq
 800cbfa:	2300      	moveq	r3, #0
 800cbfc:	f003 0301 	andne.w	r3, r3, #1
 800cc00:	f500 309c 	add.w	r0, r0, #79872	; 0x13800
 800cc04:	4291      	cmp	r1, r2
 800cc06:	bf0c      	ite	eq
 800cc08:	2300      	moveq	r3, #0
 800cc0a:	f003 0301 	andne.w	r3, r3, #1
 800cc0e:	f502 329c 	add.w	r2, r2, #79872	; 0x13800
 800cc12:	42b9      	cmp	r1, r7
 800cc14:	bf0c      	ite	eq
 800cc16:	2300      	moveq	r3, #0
 800cc18:	f003 0301 	andne.w	r3, r3, #1
 800cc1c:	f507 4788 	add.w	r7, r7, #17408	; 0x4400
 800cc20:	4281      	cmp	r1, r0
 800cc22:	bf0c      	ite	eq
 800cc24:	2300      	moveq	r3, #0
 800cc26:	f003 0301 	andne.w	r3, r3, #1
 800cc2a:	f5a0 3094 	sub.w	r0, r0, #75776	; 0x12800
 800cc2e:	4291      	cmp	r1, r2
 800cc30:	bf0c      	ite	eq
 800cc32:	2300      	moveq	r3, #0
 800cc34:	f003 0301 	andne.w	r3, r3, #1
 800cc38:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800cc3c:	42b9      	cmp	r1, r7
 800cc3e:	bf0c      	ite	eq
 800cc40:	2300      	moveq	r3, #0
 800cc42:	f003 0301 	andne.w	r3, r3, #1
 800cc46:	4281      	cmp	r1, r0
 800cc48:	bf0c      	ite	eq
 800cc4a:	2300      	moveq	r3, #0
 800cc4c:	f003 0301 	andne.w	r3, r3, #1
 800cc50:	4291      	cmp	r1, r2
 800cc52:	bf0c      	ite	eq
 800cc54:	2300      	moveq	r3, #0
 800cc56:	f003 0301 	andne.w	r3, r3, #1
 800cc5a:	b11b      	cbz	r3, 800cc64 <HAL_TIM_IC_ConfigChannel+0x9c>
 800cc5c:	4b90      	ldr	r3, [pc, #576]	; (800cea0 <HAL_TIM_IC_ConfigChannel+0x2d8>)
 800cc5e:	4299      	cmp	r1, r3
 800cc60:	f040 80fb 	bne.w	800ce5a <HAL_TIM_IC_ConfigChannel+0x292>
  assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
 800cc64:	6823      	ldr	r3, [r4, #0]
 800cc66:	f033 0202 	bics.w	r2, r3, #2
 800cc6a:	d001      	beq.n	800cc70 <HAL_TIM_IC_ConfigChannel+0xa8>
 800cc6c:	2b0a      	cmp	r3, #10
 800cc6e:	d16d      	bne.n	800cd4c <HAL_TIM_IC_ConfigChannel+0x184>
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
 800cc70:	6863      	ldr	r3, [r4, #4]
 800cc72:	3b01      	subs	r3, #1
 800cc74:	2b02      	cmp	r3, #2
 800cc76:	d872      	bhi.n	800cd5e <HAL_TIM_IC_ConfigChannel+0x196>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
 800cc78:	68a3      	ldr	r3, [r4, #8]
 800cc7a:	f033 030c 	bics.w	r3, r3, #12
 800cc7e:	d177      	bne.n	800cd70 <HAL_TIM_IC_ConfigChannel+0x1a8>
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));
 800cc80:	68e3      	ldr	r3, [r4, #12]
 800cc82:	2b0f      	cmp	r3, #15
 800cc84:	d87c      	bhi.n	800cd80 <HAL_TIM_IC_ConfigChannel+0x1b8>
  __HAL_LOCK(htim);
 800cc86:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 800cc8a:	2b01      	cmp	r3, #1
 800cc8c:	f000 8082 	beq.w	800cd94 <HAL_TIM_IC_ConfigChannel+0x1cc>
 800cc90:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800cc92:	2302      	movs	r3, #2
 800cc94:	6828      	ldr	r0, [r5, #0]
  __HAL_LOCK(htim);
 800cc96:	f885 203c 	strb.w	r2, [r5, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800cc9a:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
  if (Channel == TIM_CHANNEL_1)
 800cc9e:	2e00      	cmp	r6, #0
 800cca0:	d07a      	beq.n	800cd98 <HAL_TIM_IC_ConfigChannel+0x1d0>
 800cca2:	4b7b      	ldr	r3, [pc, #492]	; (800ce90 <HAL_TIM_IC_ConfigChannel+0x2c8>)
 800cca4:	497b      	ldr	r1, [pc, #492]	; (800ce94 <HAL_TIM_IC_ConfigChannel+0x2cc>)
 800cca6:	4298      	cmp	r0, r3
 800cca8:	bf18      	it	ne
 800ccaa:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 800ccae:	4a7a      	ldr	r2, [pc, #488]	; (800ce98 <HAL_TIM_IC_ConfigChannel+0x2d0>)
 800ccb0:	bf14      	ite	ne
 800ccb2:	2301      	movne	r3, #1
 800ccb4:	2300      	moveq	r3, #0
 800ccb6:	4288      	cmp	r0, r1
 800ccb8:	bf0c      	ite	eq
 800ccba:	2300      	moveq	r3, #0
 800ccbc:	f003 0301 	andne.w	r3, r3, #1
 800ccc0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ccc4:	4290      	cmp	r0, r2
 800ccc6:	bf0c      	ite	eq
 800ccc8:	2300      	moveq	r3, #0
 800ccca:	f003 0301 	andne.w	r3, r3, #1
 800ccce:	f502 427c 	add.w	r2, r2, #64512	; 0xfc00
 800ccd2:	4288      	cmp	r0, r1
 800ccd4:	bf0c      	ite	eq
 800ccd6:	2300      	moveq	r3, #0
 800ccd8:	f003 0301 	andne.w	r3, r3, #1
 800ccdc:	4290      	cmp	r0, r2
 800ccde:	bf0c      	ite	eq
 800cce0:	2300      	moveq	r3, #0
 800cce2:	f003 0301 	andne.w	r3, r3, #1
  else if (Channel == TIM_CHANNEL_2)
 800cce6:	2e04      	cmp	r6, #4
 800cce8:	d065      	beq.n	800cdb6 <HAL_TIM_IC_ConfigChannel+0x1ee>
  else if (Channel == TIM_CHANNEL_3)
 800ccea:	2e08      	cmp	r6, #8
 800ccec:	f000 8091 	beq.w	800ce12 <HAL_TIM_IC_ConfigChannel+0x24a>
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800ccf0:	2b00      	cmp	r3, #0
 800ccf2:	f040 80b8 	bne.w	800ce66 <HAL_TIM_IC_ConfigChannel+0x29e>
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ccf6:	6a01      	ldr	r1, [r0, #32]
    TIM_TI4_SetConfig(htim->Instance,
 800ccf8:	6823      	ldr	r3, [r4, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ccfa:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
    TIM_TI4_SetConfig(htim->Instance,
 800ccfe:	6867      	ldr	r7, [r4, #4]
 800cd00:	68e2      	ldr	r2, [r4, #12]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800cd02:	031b      	lsls	r3, r3, #12
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800cd04:	6201      	str	r1, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 800cd06:	69c1      	ldr	r1, [r0, #28]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800cd08:	0312      	lsls	r2, r2, #12
  tmpccer = TIMx->CCER;
 800cd0a:	6a06      	ldr	r6, [r0, #32]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800cd0c:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800cd10:	f421 7140 	bic.w	r1, r1, #768	; 0x300
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800cd14:	b292      	uxth	r2, r2
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800cd16:	f426 4620 	bic.w	r6, r6, #40960	; 0xa000
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800cd1a:	68a4      	ldr	r4, [r4, #8]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800cd1c:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800cd20:	4333      	orrs	r3, r6
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800cd22:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800cd26:	430a      	orrs	r2, r1
  TIMx->CCMR2 = tmpccmr2;
 800cd28:	61c2      	str	r2, [r0, #28]
  TIMx->CCER = tmpccer ;
 800cd2a:	6203      	str	r3, [r0, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800cd2c:	69c2      	ldr	r2, [r0, #28]
 800cd2e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800cd32:	61c2      	str	r2, [r0, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800cd34:	69c3      	ldr	r3, [r0, #28]
 800cd36:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 800cd3a:	61c3      	str	r3, [r0, #28]
  __HAL_UNLOCK(htim);
 800cd3c:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800cd3e:	2201      	movs	r2, #1
  return HAL_OK;
 800cd40:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
 800cd42:	f885 203d 	strb.w	r2, [r5, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800cd46:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
}
 800cd4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
 800cd4c:	f640 51b8 	movw	r1, #3512	; 0xdb8
 800cd50:	4854      	ldr	r0, [pc, #336]	; (800cea4 <HAL_TIM_IC_ConfigChannel+0x2dc>)
 800cd52:	f7f5 fd2f 	bl	80027b4 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
 800cd56:	6863      	ldr	r3, [r4, #4]
 800cd58:	3b01      	subs	r3, #1
 800cd5a:	2b02      	cmp	r3, #2
 800cd5c:	d98c      	bls.n	800cc78 <HAL_TIM_IC_ConfigChannel+0xb0>
 800cd5e:	f640 51b9 	movw	r1, #3513	; 0xdb9
 800cd62:	4850      	ldr	r0, [pc, #320]	; (800cea4 <HAL_TIM_IC_ConfigChannel+0x2dc>)
 800cd64:	f7f5 fd26 	bl	80027b4 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
 800cd68:	68a3      	ldr	r3, [r4, #8]
 800cd6a:	f033 030c 	bics.w	r3, r3, #12
 800cd6e:	d087      	beq.n	800cc80 <HAL_TIM_IC_ConfigChannel+0xb8>
 800cd70:	f640 51ba 	movw	r1, #3514	; 0xdba
 800cd74:	484b      	ldr	r0, [pc, #300]	; (800cea4 <HAL_TIM_IC_ConfigChannel+0x2dc>)
 800cd76:	f7f5 fd1d 	bl	80027b4 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));
 800cd7a:	68e3      	ldr	r3, [r4, #12]
 800cd7c:	2b0f      	cmp	r3, #15
 800cd7e:	d982      	bls.n	800cc86 <HAL_TIM_IC_ConfigChannel+0xbe>
 800cd80:	f640 51bb 	movw	r1, #3515	; 0xdbb
 800cd84:	4847      	ldr	r0, [pc, #284]	; (800cea4 <HAL_TIM_IC_ConfigChannel+0x2dc>)
 800cd86:	f7f5 fd15 	bl	80027b4 <assert_failed>
  __HAL_LOCK(htim);
 800cd8a:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 800cd8e:	2b01      	cmp	r3, #1
 800cd90:	f47f af7e 	bne.w	800cc90 <HAL_TIM_IC_ConfigChannel+0xc8>
 800cd94:	2002      	movs	r0, #2
}
 800cd96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TIM_TI1_SetConfig(htim->Instance,
 800cd98:	e9d4 1200 	ldrd	r1, r2, [r4]
 800cd9c:	68e3      	ldr	r3, [r4, #12]
 800cd9e:	f7ff fed7 	bl	800cb50 <TIM_TI1_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800cda2:	682b      	ldr	r3, [r5, #0]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800cda4:	68a0      	ldr	r0, [r4, #8]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800cda6:	6999      	ldr	r1, [r3, #24]
 800cda8:	f021 010c 	bic.w	r1, r1, #12
 800cdac:	6199      	str	r1, [r3, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800cdae:	699a      	ldr	r2, [r3, #24]
 800cdb0:	4302      	orrs	r2, r0
 800cdb2:	619a      	str	r2, [r3, #24]
 800cdb4:	e7c2      	b.n	800cd3c <HAL_TIM_IC_ConfigChannel+0x174>
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800cdb6:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 800cdba:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 800cdbe:	4288      	cmp	r0, r1
 800cdc0:	bf18      	it	ne
 800cdc2:	4290      	cmpne	r0, r2
 800cdc4:	d001      	beq.n	800cdca <HAL_TIM_IC_ConfigChannel+0x202>
 800cdc6:	2b00      	cmp	r3, #0
 800cdc8:	d15b      	bne.n	800ce82 <HAL_TIM_IC_ConfigChannel+0x2ba>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cdca:	6a01      	ldr	r1, [r0, #32]
    TIM_TI2_SetConfig(htim->Instance,
 800cdcc:	6823      	ldr	r3, [r4, #0]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cdce:	f021 0110 	bic.w	r1, r1, #16
    TIM_TI2_SetConfig(htim->Instance,
 800cdd2:	6867      	ldr	r7, [r4, #4]
 800cdd4:	68e2      	ldr	r2, [r4, #12]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800cdd6:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cdd8:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cdda:	6981      	ldr	r1, [r0, #24]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800cddc:	0312      	lsls	r2, r2, #12
  tmpccer = TIMx->CCER;
 800cdde:	6a06      	ldr	r6, [r0, #32]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800cde0:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800cde4:	f421 7140 	bic.w	r1, r1, #768	; 0x300
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800cde8:	b292      	uxth	r2, r2
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800cdea:	f026 06a0 	bic.w	r6, r6, #160	; 0xa0
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800cdee:	68a4      	ldr	r4, [r4, #8]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800cdf0:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800cdf4:	4333      	orrs	r3, r6
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800cdf6:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800cdfa:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1 ;
 800cdfc:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 800cdfe:	6203      	str	r3, [r0, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800ce00:	6982      	ldr	r2, [r0, #24]
 800ce02:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800ce06:	6182      	str	r2, [r0, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800ce08:	6983      	ldr	r3, [r0, #24]
 800ce0a:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 800ce0e:	6183      	str	r3, [r0, #24]
 800ce10:	e794      	b.n	800cd3c <HAL_TIM_IC_ConfigChannel+0x174>
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800ce12:	2b00      	cmp	r3, #0
 800ce14:	d12e      	bne.n	800ce74 <HAL_TIM_IC_ConfigChannel+0x2ac>
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ce16:	6a06      	ldr	r6, [r0, #32]
    TIM_TI3_SetConfig(htim->Instance,
 800ce18:	6823      	ldr	r3, [r4, #0]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ce1a:	f426 7680 	bic.w	r6, r6, #256	; 0x100
    TIM_TI3_SetConfig(htim->Instance,
 800ce1e:	6861      	ldr	r1, [r4, #4]
 800ce20:	68e2      	ldr	r2, [r4, #12]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800ce22:	021b      	lsls	r3, r3, #8
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ce24:	6206      	str	r6, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 800ce26:	69c7      	ldr	r7, [r0, #28]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800ce28:	0112      	lsls	r2, r2, #4
  tmpccer = TIMx->CCER;
 800ce2a:	6a06      	ldr	r6, [r0, #32]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800ce2c:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800ce30:	f027 0703 	bic.w	r7, r7, #3
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800ce34:	b2d2      	uxtb	r2, r2
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800ce36:	f426 6620 	bic.w	r6, r6, #2560	; 0xa00
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800ce3a:	68a4      	ldr	r4, [r4, #8]
  tmpccmr2 |= TIM_ICSelection;
 800ce3c:	4339      	orrs	r1, r7
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800ce3e:	4333      	orrs	r3, r6
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800ce40:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800ce44:	430a      	orrs	r2, r1
  TIMx->CCMR2 = tmpccmr2;
 800ce46:	61c2      	str	r2, [r0, #28]
  TIMx->CCER = tmpccer;
 800ce48:	6203      	str	r3, [r0, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800ce4a:	69c2      	ldr	r2, [r0, #28]
 800ce4c:	f022 020c 	bic.w	r2, r2, #12
 800ce50:	61c2      	str	r2, [r0, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800ce52:	69c3      	ldr	r3, [r0, #28]
 800ce54:	4323      	orrs	r3, r4
 800ce56:	61c3      	str	r3, [r0, #28]
 800ce58:	e770      	b.n	800cd3c <HAL_TIM_IC_ConfigChannel+0x174>
  assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800ce5a:	f640 51b7 	movw	r1, #3511	; 0xdb7
 800ce5e:	4811      	ldr	r0, [pc, #68]	; (800cea4 <HAL_TIM_IC_ConfigChannel+0x2dc>)
 800ce60:	f7f5 fca8 	bl	80027b4 <assert_failed>
 800ce64:	e6fe      	b.n	800cc64 <HAL_TIM_IC_ConfigChannel+0x9c>
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800ce66:	480f      	ldr	r0, [pc, #60]	; (800cea4 <HAL_TIM_IC_ConfigChannel+0x2dc>)
 800ce68:	f640 51f3 	movw	r1, #3571	; 0xdf3
 800ce6c:	f7f5 fca2 	bl	80027b4 <assert_failed>
 800ce70:	6828      	ldr	r0, [r5, #0]
 800ce72:	e740      	b.n	800ccf6 <HAL_TIM_IC_ConfigChannel+0x12e>
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800ce74:	480b      	ldr	r0, [pc, #44]	; (800cea4 <HAL_TIM_IC_ConfigChannel+0x2dc>)
 800ce76:	f640 51e3 	movw	r1, #3555	; 0xde3
 800ce7a:	f7f5 fc9b 	bl	80027b4 <assert_failed>
 800ce7e:	6828      	ldr	r0, [r5, #0]
 800ce80:	e7c9      	b.n	800ce16 <HAL_TIM_IC_ConfigChannel+0x24e>
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800ce82:	4808      	ldr	r0, [pc, #32]	; (800cea4 <HAL_TIM_IC_ConfigChannel+0x2dc>)
 800ce84:	f640 51d3 	movw	r1, #3539	; 0xdd3
 800ce88:	f7f5 fc94 	bl	80027b4 <assert_failed>
 800ce8c:	6828      	ldr	r0, [r5, #0]
 800ce8e:	e79c      	b.n	800cdca <HAL_TIM_IC_ConfigChannel+0x202>
 800ce90:	40010000 	.word	0x40010000
 800ce94:	40000400 	.word	0x40000400
 800ce98:	40000800 	.word	0x40000800
 800ce9c:	40000c00 	.word	0x40000c00
 800cea0:	40002000 	.word	0x40002000
 800cea4:	08024bd8 	.word	0x08024bd8

0800cea8 <TIM_CCxChannelCmd>:
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 800cea8:	4b2b      	ldr	r3, [pc, #172]	; (800cf58 <TIM_CCxChannelCmd+0xb0>)
 800ceaa:	4298      	cmp	r0, r3
{
 800ceac:	b530      	push	{r4, r5, lr}
 800ceae:	4604      	mov	r4, r0
 800ceb0:	b083      	sub	sp, #12
 800ceb2:	460d      	mov	r5, r1
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 800ceb4:	d031      	beq.n	800cf1a <TIM_CCxChannelCmd+0x72>
 800ceb6:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800ceba:	d02e      	beq.n	800cf1a <TIM_CCxChannelCmd+0x72>
 800cebc:	f5a3 437c 	sub.w	r3, r3, #64512	; 0xfc00
 800cec0:	4298      	cmp	r0, r3
 800cec2:	d02a      	beq.n	800cf1a <TIM_CCxChannelCmd+0x72>
 800cec4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800cec8:	4298      	cmp	r0, r3
 800ceca:	d026      	beq.n	800cf1a <TIM_CCxChannelCmd+0x72>
 800cecc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ced0:	4298      	cmp	r0, r3
 800ced2:	d022      	beq.n	800cf1a <TIM_CCxChannelCmd+0x72>
 800ced4:	f503 4378 	add.w	r3, r3, #63488	; 0xf800
 800ced8:	4298      	cmp	r0, r3
 800ceda:	d01e      	beq.n	800cf1a <TIM_CCxChannelCmd+0x72>
 800cedc:	f503 5370 	add.w	r3, r3, #15360	; 0x3c00
 800cee0:	4298      	cmp	r0, r3
 800cee2:	d01a      	beq.n	800cf1a <TIM_CCxChannelCmd+0x72>
 800cee4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800cee8:	4298      	cmp	r0, r3
 800ceea:	d016      	beq.n	800cf1a <TIM_CCxChannelCmd+0x72>
 800ceec:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800cef0:	4298      	cmp	r0, r3
 800cef2:	d012      	beq.n	800cf1a <TIM_CCxChannelCmd+0x72>
 800cef4:	f5a3 3398 	sub.w	r3, r3, #77824	; 0x13000
 800cef8:	4298      	cmp	r0, r3
 800cefa:	d00e      	beq.n	800cf1a <TIM_CCxChannelCmd+0x72>
 800cefc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800cf00:	4298      	cmp	r0, r3
 800cf02:	d00a      	beq.n	800cf1a <TIM_CCxChannelCmd+0x72>
 800cf04:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800cf08:	4298      	cmp	r0, r3
 800cf0a:	d006      	beq.n	800cf1a <TIM_CCxChannelCmd+0x72>
 800cf0c:	f641 21c2 	movw	r1, #6850	; 0x1ac2
 800cf10:	4812      	ldr	r0, [pc, #72]	; (800cf5c <TIM_CCxChannelCmd+0xb4>)
 800cf12:	9201      	str	r2, [sp, #4]
 800cf14:	f7f5 fc4e 	bl	80027b4 <assert_failed>
 800cf18:	9a01      	ldr	r2, [sp, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
 800cf1a:	2d14      	cmp	r5, #20
 800cf1c:	d910      	bls.n	800cf40 <TIM_CCxChannelCmd+0x98>
 800cf1e:	2d3c      	cmp	r5, #60	; 0x3c
 800cf20:	d112      	bne.n	800cf48 <TIM_CCxChannelCmd+0xa0>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800cf22:	f005 051f 	and.w	r5, r5, #31
 800cf26:	2101      	movs	r1, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800cf28:	6a23      	ldr	r3, [r4, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800cf2a:	40a9      	lsls	r1, r5

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800cf2c:	fa02 f505 	lsl.w	r5, r2, r5
  TIMx->CCER &= ~tmp;
 800cf30:	ea23 0301 	bic.w	r3, r3, r1
 800cf34:	6223      	str	r3, [r4, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800cf36:	6a22      	ldr	r2, [r4, #32]
 800cf38:	4315      	orrs	r5, r2
 800cf3a:	6225      	str	r5, [r4, #32]
}
 800cf3c:	b003      	add	sp, #12
 800cf3e:	bd30      	pop	{r4, r5, pc}
  assert_param(IS_TIM_CHANNELS(Channel));
 800cf40:	4b07      	ldr	r3, [pc, #28]	; (800cf60 <TIM_CCxChannelCmd+0xb8>)
 800cf42:	40eb      	lsrs	r3, r5
 800cf44:	07db      	lsls	r3, r3, #31
 800cf46:	d4ec      	bmi.n	800cf22 <TIM_CCxChannelCmd+0x7a>
 800cf48:	f641 21c3 	movw	r1, #6851	; 0x1ac3
 800cf4c:	4803      	ldr	r0, [pc, #12]	; (800cf5c <TIM_CCxChannelCmd+0xb4>)
 800cf4e:	9201      	str	r2, [sp, #4]
 800cf50:	f7f5 fc30 	bl	80027b4 <assert_failed>
 800cf54:	9a01      	ldr	r2, [sp, #4]
 800cf56:	e7e4      	b.n	800cf22 <TIM_CCxChannelCmd+0x7a>
 800cf58:	40010000 	.word	0x40010000
 800cf5c:	08024bd8 	.word	0x08024bd8
 800cf60:	00111111 	.word	0x00111111

0800cf64 <HAL_TIM_IC_Start_DMA>:
{
 800cf64:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cf66:	4604      	mov	r4, r0
 800cf68:	460d      	mov	r5, r1
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800cf6a:	4883      	ldr	r0, [pc, #524]	; (800d178 <HAL_TIM_IC_Start_DMA+0x214>)
{
 800cf6c:	b083      	sub	sp, #12
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800cf6e:	6821      	ldr	r1, [r4, #0]
 800cf70:	4281      	cmp	r1, r0
 800cf72:	f000 8083 	beq.w	800d07c <HAL_TIM_IC_Start_DMA+0x118>
 800cf76:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
 800cf7a:	d053      	beq.n	800d024 <HAL_TIM_IC_Start_DMA+0xc0>
 800cf7c:	487f      	ldr	r0, [pc, #508]	; (800d17c <HAL_TIM_IC_Start_DMA+0x218>)
 800cf7e:	4281      	cmp	r1, r0
 800cf80:	d050      	beq.n	800d024 <HAL_TIM_IC_Start_DMA+0xc0>
 800cf82:	487f      	ldr	r0, [pc, #508]	; (800d180 <HAL_TIM_IC_Start_DMA+0x21c>)
 800cf84:	4281      	cmp	r1, r0
 800cf86:	d04d      	beq.n	800d024 <HAL_TIM_IC_Start_DMA+0xc0>
 800cf88:	487e      	ldr	r0, [pc, #504]	; (800d184 <HAL_TIM_IC_Start_DMA+0x220>)
 800cf8a:	4281      	cmp	r1, r0
 800cf8c:	d04a      	beq.n	800d024 <HAL_TIM_IC_Start_DMA+0xc0>
 800cf8e:	487e      	ldr	r0, [pc, #504]	; (800d188 <HAL_TIM_IC_Start_DMA+0x224>)
 800cf90:	4281      	cmp	r1, r0
 800cf92:	d073      	beq.n	800d07c <HAL_TIM_IC_Start_DMA+0x118>
 800cf94:	487d      	ldr	r0, [pc, #500]	; (800d18c <HAL_TIM_IC_Start_DMA+0x228>)
 800cf96:	4281      	cmp	r1, r0
 800cf98:	f000 80d5 	beq.w	800d146 <HAL_TIM_IC_Start_DMA+0x1e2>
 800cf9c:	487c      	ldr	r0, [pc, #496]	; (800d190 <HAL_TIM_IC_Start_DMA+0x22c>)
 800cf9e:	4281      	cmp	r1, r0
 800cfa0:	f040 80d6 	bne.w	800d150 <HAL_TIM_IC_Start_DMA+0x1ec>
 800cfa4:	2d00      	cmp	r5, #0
 800cfa6:	f000 80c4 	beq.w	800d132 <HAL_TIM_IC_Start_DMA+0x1ce>
 800cfaa:	f640 0115 	movw	r1, #2069	; 0x815
 800cfae:	4879      	ldr	r0, [pc, #484]	; (800d194 <HAL_TIM_IC_Start_DMA+0x230>)
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
 800cfb0:	4e72      	ldr	r6, [pc, #456]	; (800d17c <HAL_TIM_IC_Start_DMA+0x218>)
 800cfb2:	4f73      	ldr	r7, [pc, #460]	; (800d180 <HAL_TIM_IC_Start_DMA+0x21c>)
 800cfb4:	e9cd 2300 	strd	r2, r3, [sp]
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800cfb8:	f7f5 fbfc 	bl	80027b4 <assert_failed>
 800cfbc:	6820      	ldr	r0, [r4, #0]
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
 800cfbe:	496e      	ldr	r1, [pc, #440]	; (800d178 <HAL_TIM_IC_Start_DMA+0x214>)
 800cfc0:	4288      	cmp	r0, r1
 800cfc2:	bf18      	it	ne
 800cfc4:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 800cfc8:	bf14      	ite	ne
 800cfca:	2101      	movne	r1, #1
 800cfcc:	2100      	moveq	r1, #0
 800cfce:	42b0      	cmp	r0, r6
 800cfd0:	bf0c      	ite	eq
 800cfd2:	2100      	moveq	r1, #0
 800cfd4:	f001 0101 	andne.w	r1, r1, #1
 800cfd8:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 800cfdc:	42b8      	cmp	r0, r7
 800cfde:	bf0c      	ite	eq
 800cfe0:	2100      	moveq	r1, #0
 800cfe2:	f001 0101 	andne.w	r1, r1, #1
 800cfe6:	42b0      	cmp	r0, r6
 800cfe8:	bf0c      	ite	eq
 800cfea:	2100      	moveq	r1, #0
 800cfec:	f001 0101 	andne.w	r1, r1, #1
 800cff0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cff4:	2900      	cmp	r1, #0
 800cff6:	f040 8098 	bne.w	800d12a <HAL_TIM_IC_Start_DMA+0x1c6>
  if (htim->State == HAL_TIM_STATE_BUSY)
 800cffa:	f894 003d 	ldrb.w	r0, [r4, #61]	; 0x3d
 800cffe:	b2c0      	uxtb	r0, r0
 800d000:	2802      	cmp	r0, #2
 800d002:	d039      	beq.n	800d078 <HAL_TIM_IC_Start_DMA+0x114>
  else if (htim->State == HAL_TIM_STATE_READY)
 800d004:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
 800d008:	2901      	cmp	r1, #1
 800d00a:	d03e      	beq.n	800d08a <HAL_TIM_IC_Start_DMA+0x126>
 800d00c:	6820      	ldr	r0, [r4, #0]
  switch (Channel)
 800d00e:	2d0c      	cmp	r5, #12
 800d010:	d820      	bhi.n	800d054 <HAL_TIM_IC_Start_DMA+0xf0>
 800d012:	e8df f005 	tbb	[pc, r5]
 800d016:	1f0b      	.short	0x1f0b
 800d018:	1f411f1f 	.word	0x1f411f1f
 800d01c:	1f571f1f 	.word	0x1f571f1f
 800d020:	1f1f      	.short	0x1f1f
 800d022:	6d          	.byte	0x6d
 800d023:	00          	.byte	0x00
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800d024:	f035 010c 	bics.w	r1, r5, #12
 800d028:	d1bf      	bne.n	800cfaa <HAL_TIM_IC_Start_DMA+0x46>
 800d02a:	e7e6      	b.n	800cffa <HAL_TIM_IC_Start_DMA+0x96>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 800d02c:	6a66      	ldr	r6, [r4, #36]	; 0x24
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData, Length) != HAL_OK)
 800d02e:	f100 0134 	add.w	r1, r0, #52	; 0x34
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800d032:	4f59      	ldr	r7, [pc, #356]	; (800d198 <HAL_TIM_IC_Start_DMA+0x234>)
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 800d034:	f8df c17c 	ldr.w	ip, [pc, #380]	; 800d1b4 <HAL_TIM_IC_Start_DMA+0x250>
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData, Length) != HAL_OK)
 800d038:	4630      	mov	r0, r6
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800d03a:	6437      	str	r7, [r6, #64]	; 0x40
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800d03c:	4f57      	ldr	r7, [pc, #348]	; (800d19c <HAL_TIM_IC_Start_DMA+0x238>)
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 800d03e:	f8c6 c03c 	str.w	ip, [r6, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800d042:	64f7      	str	r7, [r6, #76]	; 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData, Length) != HAL_OK)
 800d044:	f7f8 ff32 	bl	8005eac <HAL_DMA_Start_IT>
 800d048:	bb18      	cbnz	r0, 800d092 <HAL_TIM_IC_Start_DMA+0x12e>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800d04a:	6820      	ldr	r0, [r4, #0]
 800d04c:	68c3      	ldr	r3, [r0, #12]
 800d04e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800d052:	60c3      	str	r3, [r0, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800d054:	4629      	mov	r1, r5
 800d056:	2201      	movs	r2, #1
 800d058:	f7ff ff26 	bl	800cea8 <TIM_CCxChannelCmd>
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d05c:	6822      	ldr	r2, [r4, #0]
 800d05e:	4b50      	ldr	r3, [pc, #320]	; (800d1a0 <HAL_TIM_IC_Start_DMA+0x23c>)
 800d060:	6891      	ldr	r1, [r2, #8]
 800d062:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d064:	2b06      	cmp	r3, #6
 800d066:	d05d      	beq.n	800d124 <HAL_TIM_IC_Start_DMA+0x1c0>
 800d068:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d06c:	d05a      	beq.n	800d124 <HAL_TIM_IC_Start_DMA+0x1c0>
    __HAL_TIM_ENABLE(htim);
 800d06e:	6813      	ldr	r3, [r2, #0]
  return HAL_OK;
 800d070:	2000      	movs	r0, #0
    __HAL_TIM_ENABLE(htim);
 800d072:	f043 0301 	orr.w	r3, r3, #1
 800d076:	6013      	str	r3, [r2, #0]
}
 800d078:	b003      	add	sp, #12
 800d07a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800d07c:	2d14      	cmp	r5, #20
 800d07e:	d894      	bhi.n	800cfaa <HAL_TIM_IC_Start_DMA+0x46>
 800d080:	4948      	ldr	r1, [pc, #288]	; (800d1a4 <HAL_TIM_IC_Start_DMA+0x240>)
 800d082:	40e9      	lsrs	r1, r5
 800d084:	07c9      	lsls	r1, r1, #31
 800d086:	d4b8      	bmi.n	800cffa <HAL_TIM_IC_Start_DMA+0x96>
 800d088:	e78f      	b.n	800cfaa <HAL_TIM_IC_Start_DMA+0x46>
    if ((pData == NULL) && (Length > 0U))
 800d08a:	2a00      	cmp	r2, #0
 800d08c:	d146      	bne.n	800d11c <HAL_TIM_IC_Start_DMA+0x1b8>
 800d08e:	2b00      	cmp	r3, #0
 800d090:	d044      	beq.n	800d11c <HAL_TIM_IC_Start_DMA+0x1b8>
      return HAL_ERROR;
 800d092:	2001      	movs	r0, #1
}
 800d094:	b003      	add	sp, #12
 800d096:	bdf0      	pop	{r4, r5, r6, r7, pc}
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 800d098:	6aa6      	ldr	r6, [r4, #40]	; 0x28
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData, Length) != HAL_OK)
 800d09a:	f100 0138 	add.w	r1, r0, #56	; 0x38
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800d09e:	4f3e      	ldr	r7, [pc, #248]	; (800d198 <HAL_TIM_IC_Start_DMA+0x234>)
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 800d0a0:	f8df c110 	ldr.w	ip, [pc, #272]	; 800d1b4 <HAL_TIM_IC_Start_DMA+0x250>
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData, Length) != HAL_OK)
 800d0a4:	4630      	mov	r0, r6
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800d0a6:	6437      	str	r7, [r6, #64]	; 0x40
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800d0a8:	4f3c      	ldr	r7, [pc, #240]	; (800d19c <HAL_TIM_IC_Start_DMA+0x238>)
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 800d0aa:	f8c6 c03c 	str.w	ip, [r6, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800d0ae:	64f7      	str	r7, [r6, #76]	; 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData, Length) != HAL_OK)
 800d0b0:	f7f8 fefc 	bl	8005eac <HAL_DMA_Start_IT>
 800d0b4:	2800      	cmp	r0, #0
 800d0b6:	d1ec      	bne.n	800d092 <HAL_TIM_IC_Start_DMA+0x12e>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800d0b8:	6820      	ldr	r0, [r4, #0]
 800d0ba:	68c3      	ldr	r3, [r0, #12]
 800d0bc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800d0c0:	60c3      	str	r3, [r0, #12]
      break;
 800d0c2:	e7c7      	b.n	800d054 <HAL_TIM_IC_Start_DMA+0xf0>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 800d0c4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData, Length) != HAL_OK)
 800d0c6:	f100 013c 	add.w	r1, r0, #60	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800d0ca:	4f33      	ldr	r7, [pc, #204]	; (800d198 <HAL_TIM_IC_Start_DMA+0x234>)
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 800d0cc:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800d1b4 <HAL_TIM_IC_Start_DMA+0x250>
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData, Length) != HAL_OK)
 800d0d0:	4630      	mov	r0, r6
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800d0d2:	6437      	str	r7, [r6, #64]	; 0x40
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800d0d4:	4f31      	ldr	r7, [pc, #196]	; (800d19c <HAL_TIM_IC_Start_DMA+0x238>)
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 800d0d6:	f8c6 c03c 	str.w	ip, [r6, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800d0da:	64f7      	str	r7, [r6, #76]	; 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData, Length) != HAL_OK)
 800d0dc:	f7f8 fee6 	bl	8005eac <HAL_DMA_Start_IT>
 800d0e0:	2800      	cmp	r0, #0
 800d0e2:	d1d6      	bne.n	800d092 <HAL_TIM_IC_Start_DMA+0x12e>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800d0e4:	6820      	ldr	r0, [r4, #0]
 800d0e6:	68c3      	ldr	r3, [r0, #12]
 800d0e8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800d0ec:	60c3      	str	r3, [r0, #12]
      break;
 800d0ee:	e7b1      	b.n	800d054 <HAL_TIM_IC_Start_DMA+0xf0>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 800d0f0:	6b26      	ldr	r6, [r4, #48]	; 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData, Length) != HAL_OK)
 800d0f2:	f100 0140 	add.w	r1, r0, #64	; 0x40
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800d0f6:	4f28      	ldr	r7, [pc, #160]	; (800d198 <HAL_TIM_IC_Start_DMA+0x234>)
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 800d0f8:	f8df c0b8 	ldr.w	ip, [pc, #184]	; 800d1b4 <HAL_TIM_IC_Start_DMA+0x250>
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData, Length) != HAL_OK)
 800d0fc:	4630      	mov	r0, r6
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800d0fe:	6437      	str	r7, [r6, #64]	; 0x40
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800d100:	4f26      	ldr	r7, [pc, #152]	; (800d19c <HAL_TIM_IC_Start_DMA+0x238>)
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 800d102:	f8c6 c03c 	str.w	ip, [r6, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800d106:	64f7      	str	r7, [r6, #76]	; 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData, Length) != HAL_OK)
 800d108:	f7f8 fed0 	bl	8005eac <HAL_DMA_Start_IT>
 800d10c:	2800      	cmp	r0, #0
 800d10e:	d1c0      	bne.n	800d092 <HAL_TIM_IC_Start_DMA+0x12e>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800d110:	6820      	ldr	r0, [r4, #0]
 800d112:	68c3      	ldr	r3, [r0, #12]
 800d114:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800d118:	60c3      	str	r3, [r0, #12]
      break;
 800d11a:	e79b      	b.n	800d054 <HAL_TIM_IC_Start_DMA+0xf0>
      htim->State = HAL_TIM_STATE_BUSY;
 800d11c:	2102      	movs	r1, #2
 800d11e:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
 800d122:	e773      	b.n	800d00c <HAL_TIM_IC_Start_DMA+0xa8>
  return HAL_OK;
 800d124:	2000      	movs	r0, #0
}
 800d126:	b003      	add	sp, #12
 800d128:	bdf0      	pop	{r4, r5, r6, r7, pc}
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
 800d12a:	4917      	ldr	r1, [pc, #92]	; (800d188 <HAL_TIM_IC_Start_DMA+0x224>)
 800d12c:	4288      	cmp	r0, r1
 800d12e:	f43f af64 	beq.w	800cffa <HAL_TIM_IC_Start_DMA+0x96>
 800d132:	f640 0116 	movw	r1, #2070	; 0x816
 800d136:	4817      	ldr	r0, [pc, #92]	; (800d194 <HAL_TIM_IC_Start_DMA+0x230>)
 800d138:	e9cd 2300 	strd	r2, r3, [sp]
 800d13c:	f7f5 fb3a 	bl	80027b4 <assert_failed>
 800d140:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d144:	e759      	b.n	800cffa <HAL_TIM_IC_Start_DMA+0x96>
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800d146:	f035 0104 	bics.w	r1, r5, #4
 800d14a:	f47f af2e 	bne.w	800cfaa <HAL_TIM_IC_Start_DMA+0x46>
 800d14e:	e7f0      	b.n	800d132 <HAL_TIM_IC_Start_DMA+0x1ce>
 800d150:	4815      	ldr	r0, [pc, #84]	; (800d1a8 <HAL_TIM_IC_Start_DMA+0x244>)
 800d152:	4281      	cmp	r1, r0
 800d154:	f43f af26 	beq.w	800cfa4 <HAL_TIM_IC_Start_DMA+0x40>
 800d158:	f5a0 3098 	sub.w	r0, r0, #77824	; 0x13000
 800d15c:	4281      	cmp	r1, r0
 800d15e:	d0f2      	beq.n	800d146 <HAL_TIM_IC_Start_DMA+0x1e2>
 800d160:	4812      	ldr	r0, [pc, #72]	; (800d1ac <HAL_TIM_IC_Start_DMA+0x248>)
 800d162:	4281      	cmp	r1, r0
 800d164:	f43f af1e 	beq.w	800cfa4 <HAL_TIM_IC_Start_DMA+0x40>
 800d168:	4811      	ldr	r0, [pc, #68]	; (800d1b0 <HAL_TIM_IC_Start_DMA+0x24c>)
 800d16a:	4281      	cmp	r1, r0
 800d16c:	f47f af1d 	bne.w	800cfaa <HAL_TIM_IC_Start_DMA+0x46>
 800d170:	2d00      	cmp	r5, #0
 800d172:	f47f af1a 	bne.w	800cfaa <HAL_TIM_IC_Start_DMA+0x46>
 800d176:	e7dc      	b.n	800d132 <HAL_TIM_IC_Start_DMA+0x1ce>
 800d178:	40010000 	.word	0x40010000
 800d17c:	40000400 	.word	0x40000400
 800d180:	40000800 	.word	0x40000800
 800d184:	40000c00 	.word	0x40000c00
 800d188:	40010400 	.word	0x40010400
 800d18c:	40014000 	.word	0x40014000
 800d190:	40014400 	.word	0x40014400
 800d194:	08024bd8 	.word	0x08024bd8
 800d198:	0800bae9 	.word	0x0800bae9
 800d19c:	0800bcc5 	.word	0x0800bcc5
 800d1a0:	00010007 	.word	0x00010007
 800d1a4:	00111111 	.word	0x00111111
 800d1a8:	40014800 	.word	0x40014800
 800d1ac:	40001c00 	.word	0x40001c00
 800d1b0:	40002000 	.word	0x40002000
 800d1b4:	0800ba85 	.word	0x0800ba85

0800d1b8 <HAL_TIM_IC_Stop_DMA>:
{
 800d1b8:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800d1ba:	4a5a      	ldr	r2, [pc, #360]	; (800d324 <HAL_TIM_IC_Stop_DMA+0x16c>)
{
 800d1bc:	4604      	mov	r4, r0
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800d1be:	6803      	ldr	r3, [r0, #0]
{
 800d1c0:	460d      	mov	r5, r1
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800d1c2:	4293      	cmp	r3, r2
 800d1c4:	f000 808e 	beq.w	800d2e4 <HAL_TIM_IC_Stop_DMA+0x12c>
 800d1c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d1cc:	d04a      	beq.n	800d264 <HAL_TIM_IC_Stop_DMA+0xac>
 800d1ce:	4a56      	ldr	r2, [pc, #344]	; (800d328 <HAL_TIM_IC_Stop_DMA+0x170>)
 800d1d0:	4293      	cmp	r3, r2
 800d1d2:	d047      	beq.n	800d264 <HAL_TIM_IC_Stop_DMA+0xac>
 800d1d4:	4a55      	ldr	r2, [pc, #340]	; (800d32c <HAL_TIM_IC_Stop_DMA+0x174>)
 800d1d6:	4293      	cmp	r3, r2
 800d1d8:	d044      	beq.n	800d264 <HAL_TIM_IC_Stop_DMA+0xac>
 800d1da:	4a55      	ldr	r2, [pc, #340]	; (800d330 <HAL_TIM_IC_Stop_DMA+0x178>)
 800d1dc:	4293      	cmp	r3, r2
 800d1de:	d041      	beq.n	800d264 <HAL_TIM_IC_Stop_DMA+0xac>
 800d1e0:	4a54      	ldr	r2, [pc, #336]	; (800d334 <HAL_TIM_IC_Stop_DMA+0x17c>)
 800d1e2:	4293      	cmp	r3, r2
 800d1e4:	d07e      	beq.n	800d2e4 <HAL_TIM_IC_Stop_DMA+0x12c>
 800d1e6:	4a54      	ldr	r2, [pc, #336]	; (800d338 <HAL_TIM_IC_Stop_DMA+0x180>)
 800d1e8:	4293      	cmp	r3, r2
 800d1ea:	f000 8082 	beq.w	800d2f2 <HAL_TIM_IC_Stop_DMA+0x13a>
 800d1ee:	4a53      	ldr	r2, [pc, #332]	; (800d33c <HAL_TIM_IC_Stop_DMA+0x184>)
 800d1f0:	4293      	cmp	r3, r2
 800d1f2:	f040 8083 	bne.w	800d2fc <HAL_TIM_IC_Stop_DMA+0x144>
 800d1f6:	b325      	cbz	r5, 800d242 <HAL_TIM_IC_Stop_DMA+0x8a>
 800d1f8:	f640 019a 	movw	r1, #2202	; 0x89a
 800d1fc:	4850      	ldr	r0, [pc, #320]	; (800d340 <HAL_TIM_IC_Stop_DMA+0x188>)
 800d1fe:	f7f5 fad9 	bl	80027b4 <assert_failed>
 800d202:	6823      	ldr	r3, [r4, #0]
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
 800d204:	4a47      	ldr	r2, [pc, #284]	; (800d324 <HAL_TIM_IC_Stop_DMA+0x16c>)
 800d206:	4948      	ldr	r1, [pc, #288]	; (800d328 <HAL_TIM_IC_Stop_DMA+0x170>)
 800d208:	4293      	cmp	r3, r2
 800d20a:	bf18      	it	ne
 800d20c:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800d210:	4846      	ldr	r0, [pc, #280]	; (800d32c <HAL_TIM_IC_Stop_DMA+0x174>)
 800d212:	bf14      	ite	ne
 800d214:	2201      	movne	r2, #1
 800d216:	2200      	moveq	r2, #0
 800d218:	428b      	cmp	r3, r1
 800d21a:	bf0c      	ite	eq
 800d21c:	2200      	moveq	r2, #0
 800d21e:	f002 0201 	andne.w	r2, r2, #1
 800d222:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d226:	4283      	cmp	r3, r0
 800d228:	bf0c      	ite	eq
 800d22a:	2200      	moveq	r2, #0
 800d22c:	f002 0201 	andne.w	r2, r2, #1
 800d230:	428b      	cmp	r3, r1
 800d232:	bf0c      	ite	eq
 800d234:	2200      	moveq	r2, #0
 800d236:	f002 0201 	andne.w	r2, r2, #1
 800d23a:	b142      	cbz	r2, 800d24e <HAL_TIM_IC_Stop_DMA+0x96>
 800d23c:	4a3d      	ldr	r2, [pc, #244]	; (800d334 <HAL_TIM_IC_Stop_DMA+0x17c>)
 800d23e:	4293      	cmp	r3, r2
 800d240:	d005      	beq.n	800d24e <HAL_TIM_IC_Stop_DMA+0x96>
 800d242:	f640 019b 	movw	r1, #2203	; 0x89b
 800d246:	483e      	ldr	r0, [pc, #248]	; (800d340 <HAL_TIM_IC_Stop_DMA+0x188>)
 800d248:	f7f5 fab4 	bl	80027b4 <assert_failed>
 800d24c:	6823      	ldr	r3, [r4, #0]
  switch (Channel)
 800d24e:	2d0c      	cmp	r5, #12
 800d250:	d814      	bhi.n	800d27c <HAL_TIM_IC_Stop_DMA+0xc4>
 800d252:	e8df f005 	tbb	[pc, r5]
 800d256:	130b      	.short	0x130b
 800d258:	133e1313 	.word	0x133e1313
 800d25c:	13351313 	.word	0x13351313
 800d260:	1313      	.short	0x1313
 800d262:	2c          	.byte	0x2c
 800d263:	00          	.byte	0x00
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800d264:	f035 020c 	bics.w	r2, r5, #12
 800d268:	d1c6      	bne.n	800d1f8 <HAL_TIM_IC_Stop_DMA+0x40>
 800d26a:	e7f0      	b.n	800d24e <HAL_TIM_IC_Stop_DMA+0x96>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800d26c:	68da      	ldr	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800d26e:	6a60      	ldr	r0, [r4, #36]	; 0x24
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800d270:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800d274:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800d276:	f7f8 febb 	bl	8005ff0 <HAL_DMA_Abort_IT>
 800d27a:	6823      	ldr	r3, [r4, #0]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800d27c:	4629      	mov	r1, r5
 800d27e:	4618      	mov	r0, r3
 800d280:	2200      	movs	r2, #0
 800d282:	f7ff fe11 	bl	800cea8 <TIM_CCxChannelCmd>
  __HAL_TIM_DISABLE(htim);
 800d286:	6823      	ldr	r3, [r4, #0]
 800d288:	f241 1211 	movw	r2, #4369	; 0x1111
 800d28c:	6a19      	ldr	r1, [r3, #32]
 800d28e:	4211      	tst	r1, r2
 800d290:	d108      	bne.n	800d2a4 <HAL_TIM_IC_Stop_DMA+0xec>
 800d292:	6a19      	ldr	r1, [r3, #32]
 800d294:	f240 4244 	movw	r2, #1092	; 0x444
 800d298:	4211      	tst	r1, r2
 800d29a:	d103      	bne.n	800d2a4 <HAL_TIM_IC_Stop_DMA+0xec>
 800d29c:	681a      	ldr	r2, [r3, #0]
 800d29e:	f022 0201 	bic.w	r2, r2, #1
 800d2a2:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 800d2a4:	2301      	movs	r3, #1
}
 800d2a6:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800d2a8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800d2ac:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800d2ae:	68da      	ldr	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800d2b0:	6b20      	ldr	r0, [r4, #48]	; 0x30
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800d2b2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800d2b6:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800d2b8:	f7f8 fe9a 	bl	8005ff0 <HAL_DMA_Abort_IT>
 800d2bc:	6823      	ldr	r3, [r4, #0]
      break;
 800d2be:	e7dd      	b.n	800d27c <HAL_TIM_IC_Stop_DMA+0xc4>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800d2c0:	68da      	ldr	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800d2c2:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800d2c4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800d2c8:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800d2ca:	f7f8 fe91 	bl	8005ff0 <HAL_DMA_Abort_IT>
 800d2ce:	6823      	ldr	r3, [r4, #0]
      break;
 800d2d0:	e7d4      	b.n	800d27c <HAL_TIM_IC_Stop_DMA+0xc4>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800d2d2:	68da      	ldr	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800d2d4:	6aa0      	ldr	r0, [r4, #40]	; 0x28
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800d2d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d2da:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800d2dc:	f7f8 fe88 	bl	8005ff0 <HAL_DMA_Abort_IT>
 800d2e0:	6823      	ldr	r3, [r4, #0]
      break;
 800d2e2:	e7cb      	b.n	800d27c <HAL_TIM_IC_Stop_DMA+0xc4>
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800d2e4:	2d14      	cmp	r5, #20
 800d2e6:	d887      	bhi.n	800d1f8 <HAL_TIM_IC_Stop_DMA+0x40>
 800d2e8:	4a16      	ldr	r2, [pc, #88]	; (800d344 <HAL_TIM_IC_Stop_DMA+0x18c>)
 800d2ea:	40ea      	lsrs	r2, r5
 800d2ec:	07d2      	lsls	r2, r2, #31
 800d2ee:	d4ae      	bmi.n	800d24e <HAL_TIM_IC_Stop_DMA+0x96>
 800d2f0:	e782      	b.n	800d1f8 <HAL_TIM_IC_Stop_DMA+0x40>
 800d2f2:	f035 0304 	bics.w	r3, r5, #4
 800d2f6:	f47f af7f 	bne.w	800d1f8 <HAL_TIM_IC_Stop_DMA+0x40>
 800d2fa:	e7a2      	b.n	800d242 <HAL_TIM_IC_Stop_DMA+0x8a>
 800d2fc:	4a12      	ldr	r2, [pc, #72]	; (800d348 <HAL_TIM_IC_Stop_DMA+0x190>)
 800d2fe:	4293      	cmp	r3, r2
 800d300:	f43f af79 	beq.w	800d1f6 <HAL_TIM_IC_Stop_DMA+0x3e>
 800d304:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 800d308:	4293      	cmp	r3, r2
 800d30a:	d0f2      	beq.n	800d2f2 <HAL_TIM_IC_Stop_DMA+0x13a>
 800d30c:	4a0f      	ldr	r2, [pc, #60]	; (800d34c <HAL_TIM_IC_Stop_DMA+0x194>)
 800d30e:	4293      	cmp	r3, r2
 800d310:	f43f af71 	beq.w	800d1f6 <HAL_TIM_IC_Stop_DMA+0x3e>
 800d314:	4a0e      	ldr	r2, [pc, #56]	; (800d350 <HAL_TIM_IC_Stop_DMA+0x198>)
 800d316:	4293      	cmp	r3, r2
 800d318:	f47f af6e 	bne.w	800d1f8 <HAL_TIM_IC_Stop_DMA+0x40>
 800d31c:	2d00      	cmp	r5, #0
 800d31e:	f47f af6b 	bne.w	800d1f8 <HAL_TIM_IC_Stop_DMA+0x40>
 800d322:	e78e      	b.n	800d242 <HAL_TIM_IC_Stop_DMA+0x8a>
 800d324:	40010000 	.word	0x40010000
 800d328:	40000400 	.word	0x40000400
 800d32c:	40000800 	.word	0x40000800
 800d330:	40000c00 	.word	0x40000c00
 800d334:	40010400 	.word	0x40010400
 800d338:	40014000 	.word	0x40014000
 800d33c:	40014400 	.word	0x40014400
 800d340:	08024bd8 	.word	0x08024bd8
 800d344:	00111111 	.word	0x00111111
 800d348:	40014800 	.word	0x40014800
 800d34c:	40001c00 	.word	0x40001c00
 800d350:	40002000 	.word	0x40002000

0800d354 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d354:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d358:	4604      	mov	r4, r0
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 800d35a:	4b6d      	ldr	r3, [pc, #436]	; (800d510 <HAL_TIMEx_MasterConfigSynchronization+0x1bc>)
 800d35c:	486d      	ldr	r0, [pc, #436]	; (800d514 <HAL_TIMEx_MasterConfigSynchronization+0x1c0>)
{
 800d35e:	460d      	mov	r5, r1
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 800d360:	6822      	ldr	r2, [r4, #0]
 800d362:	496d      	ldr	r1, [pc, #436]	; (800d518 <HAL_TIMEx_MasterConfigSynchronization+0x1c4>)
 800d364:	429a      	cmp	r2, r3
 800d366:	bf18      	it	ne
 800d368:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800d36c:	4e6b      	ldr	r6, [pc, #428]	; (800d51c <HAL_TIMEx_MasterConfigSynchronization+0x1c8>)
 800d36e:	bf14      	ite	ne
 800d370:	2301      	movne	r3, #1
 800d372:	2300      	moveq	r3, #0
 800d374:	4282      	cmp	r2, r0
 800d376:	bf0c      	ite	eq
 800d378:	2300      	moveq	r3, #0
 800d37a:	f003 0301 	andne.w	r3, r3, #1
 800d37e:	f500 6040 	add.w	r0, r0, #3072	; 0xc00
 800d382:	428a      	cmp	r2, r1
 800d384:	bf0c      	ite	eq
 800d386:	2300      	moveq	r3, #0
 800d388:	f003 0301 	andne.w	r3, r3, #1
 800d38c:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 800d390:	42b2      	cmp	r2, r6
 800d392:	bf0c      	ite	eq
 800d394:	2300      	moveq	r3, #0
 800d396:	f003 0301 	andne.w	r3, r3, #1
 800d39a:	4282      	cmp	r2, r0
 800d39c:	bf0c      	ite	eq
 800d39e:	2300      	moveq	r3, #0
 800d3a0:	f003 0301 	andne.w	r3, r3, #1
 800d3a4:	428a      	cmp	r2, r1
 800d3a6:	bf0c      	ite	eq
 800d3a8:	2300      	moveq	r3, #0
 800d3aa:	f003 0301 	andne.w	r3, r3, #1
 800d3ae:	b11b      	cbz	r3, 800d3b8 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800d3b0:	4b5b      	ldr	r3, [pc, #364]	; (800d520 <HAL_TIMEx_MasterConfigSynchronization+0x1cc>)
 800d3b2:	429a      	cmp	r2, r3
 800d3b4:	f040 808c 	bne.w	800d4d0 <HAL_TIMEx_MasterConfigSynchronization+0x17c>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 800d3b8:	682b      	ldr	r3, [r5, #0]
 800d3ba:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800d3be:	2b40      	cmp	r3, #64	; 0x40
 800d3c0:	d002      	beq.n	800d3c8 <HAL_TIMEx_MasterConfigSynchronization+0x74>
 800d3c2:	2b00      	cmp	r3, #0
 800d3c4:	f040 808a 	bne.w	800d4dc <HAL_TIMEx_MasterConfigSynchronization+0x188>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 800d3c8:	68ab      	ldr	r3, [r5, #8]
 800d3ca:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800d3ce:	d173      	bne.n	800d4b8 <HAL_TIMEx_MasterConfigSynchronization+0x164>

  /* Check input state */
  __HAL_LOCK(htim);
 800d3d0:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800d3d4:	2b01      	cmp	r3, #1
 800d3d6:	d078      	beq.n	800d4ca <HAL_TIMEx_MasterConfigSynchronization+0x176>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d3d8:	6822      	ldr	r2, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800d3da:	2102      	movs	r1, #2

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d3dc:	f8df 9130 	ldr.w	r9, [pc, #304]	; 800d510 <HAL_TIMEx_MasterConfigSynchronization+0x1bc>
  __HAL_LOCK(htim);
 800d3e0:	2301      	movs	r3, #1
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d3e2:	f8df 813c 	ldr.w	r8, [pc, #316]	; 800d520 <HAL_TIMEx_MasterConfigSynchronization+0x1cc>
  htim->State = HAL_TIM_STATE_BUSY;
 800d3e6:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d3ea:	eba2 0009 	sub.w	r0, r2, r9
 800d3ee:	eba2 0108 	sub.w	r1, r2, r8
  tmpcr2 = htim->Instance->CR2;
 800d3f2:	6857      	ldr	r7, [r2, #4]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d3f4:	fab0 f080 	clz	r0, r0
  __HAL_LOCK(htim);
 800d3f8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d3fc:	fab1 f181 	clz	r1, r1
  tmpsmcr = htim->Instance->SMCR;
 800d400:	6896      	ldr	r6, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d402:	0940      	lsrs	r0, r0, #5
 800d404:	0949      	lsrs	r1, r1, #5
 800d406:	ea50 0301 	orrs.w	r3, r0, r1
 800d40a:	d135      	bne.n	800d478 <HAL_TIMEx_MasterConfigSynchronization+0x124>
 800d40c:	4619      	mov	r1, r3
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d40e:	430b      	orrs	r3, r1
 800d410:	4840      	ldr	r0, [pc, #256]	; (800d514 <HAL_TIMEx_MasterConfigSynchronization+0x1c0>)
 800d412:	4941      	ldr	r1, [pc, #260]	; (800d518 <HAL_TIMEx_MasterConfigSynchronization+0x1c4>)
  tmpcr2 &= ~TIM_CR2_MMS;
 800d414:	f027 0770 	bic.w	r7, r7, #112	; 0x70
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d418:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800d41c:	bf08      	it	eq
 800d41e:	f043 0301 	orreq.w	r3, r3, #1
 800d422:	f8df c0f8 	ldr.w	ip, [pc, #248]	; 800d51c <HAL_TIMEx_MasterConfigSynchronization+0x1c8>
 800d426:	4282      	cmp	r2, r0
 800d428:	bf08      	it	eq
 800d42a:	f043 0301 	orreq.w	r3, r3, #1
 800d42e:	f500 309e 	add.w	r0, r0, #80896	; 0x13c00
 800d432:	428a      	cmp	r2, r1
 800d434:	bf08      	it	eq
 800d436:	f043 0301 	orreq.w	r3, r3, #1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d43a:	6829      	ldr	r1, [r5, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d43c:	4562      	cmp	r2, ip
 800d43e:	bf08      	it	eq
 800d440:	f043 0301 	orreq.w	r3, r3, #1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d444:	430f      	orrs	r7, r1
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d446:	4282      	cmp	r2, r0
 800d448:	bf08      	it	eq
 800d44a:	f043 0301 	orreq.w	r3, r3, #1
  htim->Instance->CR2 = tmpcr2;
 800d44e:	6057      	str	r7, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d450:	f013 0fff 	tst.w	r3, #255	; 0xff
 800d454:	d102      	bne.n	800d45c <HAL_TIMEx_MasterConfigSynchronization+0x108>
 800d456:	4b33      	ldr	r3, [pc, #204]	; (800d524 <HAL_TIMEx_MasterConfigSynchronization+0x1d0>)
 800d458:	429a      	cmp	r2, r3
 800d45a:	d104      	bne.n	800d466 <HAL_TIMEx_MasterConfigSynchronization+0x112>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d45c:	68ab      	ldr	r3, [r5, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d45e:	f026 0680 	bic.w	r6, r6, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d462:	431e      	orrs	r6, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d464:	6096      	str	r6, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 800d466:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800d468:	2201      	movs	r2, #1

  return HAL_OK;
 800d46a:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
 800d46c:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800d470:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800d474:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
 800d478:	f8d5 e004 	ldr.w	lr, [r5, #4]
 800d47c:	f42e 1340 	bic.w	r3, lr, #3145728	; 0x300000
 800d480:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800d484:	bf18      	it	ne
 800d486:	2b00      	cmpne	r3, #0
 800d488:	bf14      	ite	ne
 800d48a:	f04f 0c01 	movne.w	ip, #1
 800d48e:	f04f 0c00 	moveq.w	ip, #0
 800d492:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800d496:	bf0c      	ite	eq
 800d498:	f04f 0c00 	moveq.w	ip, #0
 800d49c:	f00c 0c01 	andne.w	ip, ip, #1
 800d4a0:	f1bc 0f00 	cmp.w	ip, #0
 800d4a4:	d002      	beq.n	800d4ac <HAL_TIMEx_MasterConfigSynchronization+0x158>
 800d4a6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800d4aa:	d11d      	bne.n	800d4e8 <HAL_TIMEx_MasterConfigSynchronization+0x194>
    tmpcr2 &= ~TIM_CR2_MMS2;
 800d4ac:	f427 0770 	bic.w	r7, r7, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800d4b0:	4603      	mov	r3, r0
 800d4b2:	ea47 070e 	orr.w	r7, r7, lr
 800d4b6:	e7aa      	b.n	800d40e <HAL_TIMEx_MasterConfigSynchronization+0xba>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 800d4b8:	f44f 61cd 	mov.w	r1, #1640	; 0x668
 800d4bc:	481a      	ldr	r0, [pc, #104]	; (800d528 <HAL_TIMEx_MasterConfigSynchronization+0x1d4>)
 800d4be:	f7f5 f979 	bl	80027b4 <assert_failed>
  __HAL_LOCK(htim);
 800d4c2:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800d4c6:	2b01      	cmp	r3, #1
 800d4c8:	d186      	bne.n	800d3d8 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 800d4ca:	2002      	movs	r0, #2
}
 800d4cc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 800d4d0:	f240 6166 	movw	r1, #1638	; 0x666
 800d4d4:	4814      	ldr	r0, [pc, #80]	; (800d528 <HAL_TIMEx_MasterConfigSynchronization+0x1d4>)
 800d4d6:	f7f5 f96d 	bl	80027b4 <assert_failed>
 800d4da:	e76d      	b.n	800d3b8 <HAL_TIMEx_MasterConfigSynchronization+0x64>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 800d4dc:	f240 6167 	movw	r1, #1639	; 0x667
 800d4e0:	4811      	ldr	r0, [pc, #68]	; (800d528 <HAL_TIMEx_MasterConfigSynchronization+0x1d4>)
 800d4e2:	f7f5 f967 	bl	80027b4 <assert_failed>
 800d4e6:	e76f      	b.n	800d3c8 <HAL_TIMEx_MasterConfigSynchronization+0x74>
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
 800d4e8:	f240 617a 	movw	r1, #1658	; 0x67a
 800d4ec:	480e      	ldr	r0, [pc, #56]	; (800d528 <HAL_TIMEx_MasterConfigSynchronization+0x1d4>)
 800d4ee:	f7f5 f961 	bl	80027b4 <assert_failed>
 800d4f2:	6822      	ldr	r2, [r4, #0]
 800d4f4:	f8d5 e004 	ldr.w	lr, [r5, #4]
 800d4f8:	eba2 0309 	sub.w	r3, r2, r9
 800d4fc:	eba2 0c08 	sub.w	ip, r2, r8
 800d500:	4258      	negs	r0, r3
 800d502:	4158      	adcs	r0, r3
 800d504:	f1dc 0100 	rsbs	r1, ip, #0
 800d508:	eb41 010c 	adc.w	r1, r1, ip
 800d50c:	e7ce      	b.n	800d4ac <HAL_TIMEx_MasterConfigSynchronization+0x158>
 800d50e:	bf00      	nop
 800d510:	40010000 	.word	0x40010000
 800d514:	40000400 	.word	0x40000400
 800d518:	40000800 	.word	0x40000800
 800d51c:	40000c00 	.word	0x40000c00
 800d520:	40010400 	.word	0x40010400
 800d524:	40001800 	.word	0x40001800
 800d528:	08024c10 	.word	0x08024c10

0800d52c <HAL_TIMEx_CommutCallback>:
 800d52c:	4770      	bx	lr
 800d52e:	bf00      	nop

0800d530 <HAL_TIMEx_BreakCallback>:
 800d530:	4770      	bx	lr
 800d532:	bf00      	nop

0800d534 <HAL_TIMEx_Break2Callback>:
 800d534:	4770      	bx	lr
 800d536:	bf00      	nop

0800d538 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d538:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800d53c:	6f86      	ldr	r6, [r0, #120]	; 0x78
 800d53e:	2e20      	cmp	r6, #32
 800d540:	d149      	bne.n	800d5d6 <HAL_UART_Receive_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800d542:	2900      	cmp	r1, #0
 800d544:	d04a      	beq.n	800d5dc <HAL_UART_Receive_DMA+0xa4>
 800d546:	fab2 f782 	clz	r7, r2
 800d54a:	097f      	lsrs	r7, r7, #5
 800d54c:	2f00      	cmp	r7, #0
 800d54e:	d145      	bne.n	800d5dc <HAL_UART_Receive_DMA+0xa4>
    {
      return HAL_ERROR;
    }

    __HAL_LOCK(huart);
 800d550:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 800d554:	2b01      	cmp	r3, #1
 800d556:	d03e      	beq.n	800d5d6 <HAL_UART_Receive_DMA+0x9e>
 800d558:	4613      	mov	r3, r2
 800d55a:	2401      	movs	r4, #1

    huart->pRxBuffPtr = pData;
    huart->RxXferSize = Size;

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d55c:	2222      	movs	r2, #34	; 0x22

    if (huart->hdmarx != NULL)
 800d55e:	f8d0 e06c 	ldr.w	lr, [r0, #108]	; 0x6c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d562:	67c7      	str	r7, [r0, #124]	; 0x7c
 800d564:	4605      	mov	r5, r0
    huart->pRxBuffPtr = pData;
 800d566:	6541      	str	r1, [r0, #84]	; 0x54
    huart->RxXferSize = Size;
 800d568:	f8a0 3058 	strh.w	r3, [r0, #88]	; 0x58
    __HAL_LOCK(huart);
 800d56c:	f880 4070 	strb.w	r4, [r0, #112]	; 0x70
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d570:	6782      	str	r2, [r0, #120]	; 0x78
 800d572:	f8d0 c000 	ldr.w	ip, [r0]
    if (huart->hdmarx != NULL)
 800d576:	f1be 0f00 	cmp.w	lr, #0
 800d57a:	d015      	beq.n	800d5a8 <HAL_UART_Receive_DMA+0x70>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800d57c:	481c      	ldr	r0, [pc, #112]	; (800d5f0 <HAL_UART_Receive_DMA+0xb8>)

      /* Set the DMA abort callback */
      huart->hdmarx->XferAbortCallback = NULL;

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800d57e:	460a      	mov	r2, r1
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800d580:	f8df 8070 	ldr.w	r8, [pc, #112]	; 800d5f4 <HAL_UART_Receive_DMA+0xbc>
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800d584:	f10c 0124 	add.w	r1, ip, #36	; 0x24
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 800d588:	f8df c06c 	ldr.w	ip, [pc, #108]	; 800d5f8 <HAL_UART_Receive_DMA+0xc0>
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800d58c:	f8ce 003c 	str.w	r0, [lr, #60]	; 0x3c
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800d590:	4670      	mov	r0, lr
      huart->hdmarx->XferAbortCallback = NULL;
 800d592:	f8ce 7050 	str.w	r7, [lr, #80]	; 0x50
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800d596:	f8ce 8040 	str.w	r8, [lr, #64]	; 0x40
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 800d59a:	f8ce c04c 	str.w	ip, [lr, #76]	; 0x4c
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800d59e:	f7f8 fc85 	bl	8005eac <HAL_DMA_Start_IT>
 800d5a2:	b9f0      	cbnz	r0, 800d5e2 <HAL_UART_Receive_DMA+0xaa>
 800d5a4:	f8d5 c000 	ldr.w	ip, [r5]
      }
    }
    __HAL_UNLOCK(huart);

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d5a8:	f8dc 3000 	ldr.w	r3, [ip]
    __HAL_UNLOCK(huart);
 800d5ac:	2000      	movs	r0, #0
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d5ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    __HAL_UNLOCK(huart);
 800d5b2:	f885 0070 	strb.w	r0, [r5, #112]	; 0x70
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d5b6:	f8cc 3000 	str.w	r3, [ip]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d5ba:	f8dc 3008 	ldr.w	r3, [ip, #8]
 800d5be:	f043 0301 	orr.w	r3, r3, #1
 800d5c2:	f8cc 3008 	str.w	r3, [ip, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d5c6:	f8dc 3008 	ldr.w	r3, [ip, #8]
 800d5ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d5ce:	f8cc 3008 	str.w	r3, [ip, #8]
  }
  else
  {
    return HAL_BUSY;
  }
}
 800d5d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 800d5d6:	2002      	movs	r0, #2
}
 800d5d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return HAL_ERROR;
 800d5dc:	2001      	movs	r0, #1
}
 800d5de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d5e2:	2310      	movs	r3, #16
        __HAL_UNLOCK(huart);
 800d5e4:	f885 7070 	strb.w	r7, [r5, #112]	; 0x70
        return HAL_ERROR;
 800d5e8:	4620      	mov	r0, r4
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d5ea:	67eb      	str	r3, [r5, #124]	; 0x7c
        huart->gState = HAL_UART_STATE_READY;
 800d5ec:	676e      	str	r6, [r5, #116]	; 0x74
        return HAL_ERROR;
 800d5ee:	e7f3      	b.n	800d5d8 <HAL_UART_Receive_DMA+0xa0>
 800d5f0:	0800d601 	.word	0x0800d601
 800d5f4:	0800d63d 	.word	0x0800d63d
 800d5f8:	0800d649 	.word	0x0800d649

0800d5fc <HAL_UART_TxCpltCallback>:
 800d5fc:	4770      	bx	lr
 800d5fe:	bf00      	nop

0800d600 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800d600:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800d602:	69c3      	ldr	r3, [r0, #28]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d604:	6b80      	ldr	r0, [r0, #56]	; 0x38
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800d606:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d60a:	d011      	beq.n	800d630 <UART_DMAReceiveCplt+0x30>
  {
    huart->RxXferCount = 0U;

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d60c:	6803      	ldr	r3, [r0, #0]
    huart->RxXferCount = 0U;
 800d60e:	2200      	movs	r2, #0
    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800d610:	2120      	movs	r1, #32
    huart->RxXferCount = 0U;
 800d612:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d616:	681a      	ldr	r2, [r3, #0]
 800d618:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800d61c:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d61e:	689a      	ldr	r2, [r3, #8]
 800d620:	f022 0201 	bic.w	r2, r2, #1
 800d624:	609a      	str	r2, [r3, #8]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d626:	689a      	ldr	r2, [r3, #8]
 800d628:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d62c:	609a      	str	r2, [r3, #8]
    huart->RxState = HAL_UART_STATE_READY;
 800d62e:	6781      	str	r1, [r0, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 800d630:	f7f5 fa24 	bl	8002a7c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d634:	bd08      	pop	{r3, pc}
 800d636:	bf00      	nop

0800d638 <HAL_UART_RxHalfCpltCallback>:
 800d638:	4770      	bx	lr
 800d63a:	bf00      	nop

0800d63c <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d63c:	b508      	push	{r3, lr}
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 800d63e:	6b80      	ldr	r0, [r0, #56]	; 0x38
 800d640:	f7ff fffa 	bl	800d638 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d644:	bd08      	pop	{r3, pc}
 800d646:	bf00      	nop

0800d648 <UART_DMAError>:
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d648:	6b83      	ldr	r3, [r0, #56]	; 0x38

  const HAL_UART_StateTypeDef gstate = huart->gState;
  const HAL_UART_StateTypeDef rxstate = huart->RxState;

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800d64a:	681a      	ldr	r2, [r3, #0]
{
 800d64c:	b510      	push	{r4, lr}
  const HAL_UART_StateTypeDef gstate = huart->gState;
 800d64e:	6f5c      	ldr	r4, [r3, #116]	; 0x74
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800d650:	6f98      	ldr	r0, [r3, #120]	; 0x78
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800d652:	6891      	ldr	r1, [r2, #8]
 800d654:	0609      	lsls	r1, r1, #24
 800d656:	d501      	bpl.n	800d65c <UART_DMAError+0x14>
 800d658:	2c21      	cmp	r4, #33	; 0x21
 800d65a:	d01b      	beq.n	800d694 <UART_DMAError+0x4c>
    huart->TxXferCount = 0U;
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800d65c:	6891      	ldr	r1, [r2, #8]
 800d65e:	0649      	lsls	r1, r1, #25
 800d660:	d501      	bpl.n	800d666 <UART_DMAError+0x1e>
 800d662:	2822      	cmp	r0, #34	; 0x22
 800d664:	d007      	beq.n	800d676 <UART_DMAError+0x2e>
  {
    huart->RxXferCount = 0U;
    UART_EndRxTransfer(huart);
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800d666:	6fda      	ldr	r2, [r3, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d668:	4618      	mov	r0, r3
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800d66a:	f042 0210 	orr.w	r2, r2, #16
 800d66e:	67da      	str	r2, [r3, #124]	; 0x7c
  HAL_UART_ErrorCallback(huart);
 800d670:	f7f5 fa44 	bl	8002afc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d674:	bd10      	pop	{r4, pc}
    huart->RxXferCount = 0U;
 800d676:	2000      	movs	r0, #0
  huart->RxState = HAL_UART_STATE_READY;
 800d678:	2420      	movs	r4, #32
    huart->RxXferCount = 0U;
 800d67a:	f8a3 005a 	strh.w	r0, [r3, #90]	; 0x5a
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d67e:	6811      	ldr	r1, [r2, #0]
 800d680:	f421 7190 	bic.w	r1, r1, #288	; 0x120
 800d684:	6011      	str	r1, [r2, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d686:	6891      	ldr	r1, [r2, #8]
 800d688:	f021 0101 	bic.w	r1, r1, #1
 800d68c:	6091      	str	r1, [r2, #8]
  huart->RxISR = NULL;
 800d68e:	6618      	str	r0, [r3, #96]	; 0x60
  huart->RxState = HAL_UART_STATE_READY;
 800d690:	679c      	str	r4, [r3, #120]	; 0x78
 800d692:	e7e8      	b.n	800d666 <UART_DMAError+0x1e>
    huart->TxXferCount = 0U;
 800d694:	2100      	movs	r1, #0
  huart->gState = HAL_UART_STATE_READY;
 800d696:	2420      	movs	r4, #32
    huart->TxXferCount = 0U;
 800d698:	f8a3 1052 	strh.w	r1, [r3, #82]	; 0x52
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800d69c:	6811      	ldr	r1, [r2, #0]
 800d69e:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
 800d6a2:	6011      	str	r1, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 800d6a4:	675c      	str	r4, [r3, #116]	; 0x74
 800d6a6:	e7d9      	b.n	800d65c <UART_DMAError+0x14>

0800d6a8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d6a8:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
  huart->RxXferCount = 0U;
 800d6aa:	2200      	movs	r2, #0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d6ac:	6b83      	ldr	r3, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 800d6ae:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d6b2:	4618      	mov	r0, r3
  huart->TxXferCount = 0U;
 800d6b4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
  HAL_UART_ErrorCallback(huart);
 800d6b8:	f7f5 fa20 	bl	8002afc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d6bc:	bd08      	pop	{r3, pc}
 800d6be:	bf00      	nop

0800d6c0 <HAL_UARTEx_WakeupCallback>:
}
 800d6c0:	4770      	bx	lr
 800d6c2:	bf00      	nop

0800d6c4 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800d6c4:	6803      	ldr	r3, [r0, #0]
{
 800d6c6:	b570      	push	{r4, r5, r6, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800d6c8:	69da      	ldr	r2, [r3, #28]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800d6ca:	f640 060f 	movw	r6, #2063	; 0x80f
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800d6ce:	6819      	ldr	r1, [r3, #0]
{
 800d6d0:	4604      	mov	r4, r0
  if (errorflags == 0U)
 800d6d2:	4232      	tst	r2, r6
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800d6d4:	689d      	ldr	r5, [r3, #8]
  if (errorflags == 0U)
 800d6d6:	d052      	beq.n	800d77e <HAL_UART_IRQHandler+0xba>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800d6d8:	f015 0001 	ands.w	r0, r5, #1
 800d6dc:	d058      	beq.n	800d790 <HAL_UART_IRQHandler+0xcc>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800d6de:	07d5      	lsls	r5, r2, #31
 800d6e0:	d507      	bpl.n	800d6f2 <HAL_UART_IRQHandler+0x2e>
 800d6e2:	05ce      	lsls	r6, r1, #23
 800d6e4:	d505      	bpl.n	800d6f2 <HAL_UART_IRQHandler+0x2e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d6e6:	2501      	movs	r5, #1
 800d6e8:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d6ea:	6fe5      	ldr	r5, [r4, #124]	; 0x7c
 800d6ec:	f045 0501 	orr.w	r5, r5, #1
 800d6f0:	67e5      	str	r5, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d6f2:	0795      	lsls	r5, r2, #30
 800d6f4:	d474      	bmi.n	800d7e0 <HAL_UART_IRQHandler+0x11c>
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d6f6:	0755      	lsls	r5, r2, #29
 800d6f8:	d501      	bpl.n	800d6fe <HAL_UART_IRQHandler+0x3a>
 800d6fa:	2800      	cmp	r0, #0
 800d6fc:	d17a      	bne.n	800d7f4 <HAL_UART_IRQHandler+0x130>
    if (((isrflags & USART_ISR_ORE) != 0U)
 800d6fe:	0716      	lsls	r6, r2, #28
 800d700:	d503      	bpl.n	800d70a <HAL_UART_IRQHandler+0x46>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800d702:	068d      	lsls	r5, r1, #26
 800d704:	d47d      	bmi.n	800d802 <HAL_UART_IRQHandler+0x13e>
 800d706:	2800      	cmp	r0, #0
 800d708:	d17b      	bne.n	800d802 <HAL_UART_IRQHandler+0x13e>
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800d70a:	0510      	lsls	r0, r2, #20
 800d70c:	d508      	bpl.n	800d720 <HAL_UART_IRQHandler+0x5c>
 800d70e:	014e      	lsls	r6, r1, #5
 800d710:	d506      	bpl.n	800d720 <HAL_UART_IRQHandler+0x5c>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d712:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800d716:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800d718:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800d71a:	f040 0020 	orr.w	r0, r0, #32
 800d71e:	67e0      	str	r0, [r4, #124]	; 0x7c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d720:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800d722:	2800      	cmp	r0, #0
 800d724:	d04b      	beq.n	800d7be <HAL_UART_IRQHandler+0xfa>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800d726:	0695      	lsls	r5, r2, #26
 800d728:	d501      	bpl.n	800d72e <HAL_UART_IRQHandler+0x6a>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800d72a:	0688      	lsls	r0, r1, #26
 800d72c:	d474      	bmi.n	800d818 <HAL_UART_IRQHandler+0x154>
      errorcode = huart->ErrorCode;
 800d72e:	6fe5      	ldr	r5, [r4, #124]	; 0x7c
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800d730:	6899      	ldr	r1, [r3, #8]
 800d732:	0649      	lsls	r1, r1, #25
 800d734:	d402      	bmi.n	800d73c <HAL_UART_IRQHandler+0x78>
 800d736:	f015 0528 	ands.w	r5, r5, #40	; 0x28
 800d73a:	d074      	beq.n	800d826 <HAL_UART_IRQHandler+0x162>
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d73c:	681a      	ldr	r2, [r3, #0]
  huart->RxState = HAL_UART_STATE_READY;
 800d73e:	2020      	movs	r0, #32
  huart->RxISR = NULL;
 800d740:	2100      	movs	r1, #0
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d742:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800d746:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d748:	689a      	ldr	r2, [r3, #8]
 800d74a:	f022 0201 	bic.w	r2, r2, #1
 800d74e:	609a      	str	r2, [r3, #8]
  huart->RxState = HAL_UART_STATE_READY;
 800d750:	67a0      	str	r0, [r4, #120]	; 0x78
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d752:	689a      	ldr	r2, [r3, #8]
  huart->RxISR = NULL;
 800d754:	6621      	str	r1, [r4, #96]	; 0x60
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d756:	0652      	lsls	r2, r2, #25
 800d758:	d55a      	bpl.n	800d810 <HAL_UART_IRQHandler+0x14c>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d75a:	689a      	ldr	r2, [r3, #8]
          if (huart->hdmarx != NULL)
 800d75c:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d75e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d762:	609a      	str	r2, [r3, #8]
          if (huart->hdmarx != NULL)
 800d764:	2900      	cmp	r1, #0
 800d766:	d053      	beq.n	800d810 <HAL_UART_IRQHandler+0x14c>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800d768:	4b31      	ldr	r3, [pc, #196]	; (800d830 <HAL_UART_IRQHandler+0x16c>)
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800d76a:	4608      	mov	r0, r1
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800d76c:	650b      	str	r3, [r1, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800d76e:	f7f8 fc3f 	bl	8005ff0 <HAL_DMA_Abort_IT>
 800d772:	b320      	cbz	r0, 800d7be <HAL_UART_IRQHandler+0xfa>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800d774:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
}
 800d776:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800d77a:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800d77c:	4718      	bx	r3
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800d77e:	0696      	lsls	r6, r2, #26
 800d780:	d509      	bpl.n	800d796 <HAL_UART_IRQHandler+0xd2>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800d782:	068e      	lsls	r6, r1, #26
 800d784:	d507      	bpl.n	800d796 <HAL_UART_IRQHandler+0xd2>
      if (huart->RxISR != NULL)
 800d786:	6e03      	ldr	r3, [r0, #96]	; 0x60
 800d788:	b1cb      	cbz	r3, 800d7be <HAL_UART_IRQHandler+0xfa>
}
 800d78a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      huart->TxISR(huart);
 800d78e:	4718      	bx	r3
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 800d790:	f411 7f90 	tst.w	r1, #288	; 0x120
 800d794:	d1a3      	bne.n	800d6de <HAL_UART_IRQHandler+0x1a>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800d796:	02d6      	lsls	r6, r2, #11
 800d798:	d409      	bmi.n	800d7ae <HAL_UART_IRQHandler+0xea>
  if (((isrflags & USART_ISR_TXE) != 0U)
 800d79a:	0616      	lsls	r6, r2, #24
 800d79c:	d510      	bpl.n	800d7c0 <HAL_UART_IRQHandler+0xfc>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800d79e:	060d      	lsls	r5, r1, #24
 800d7a0:	d50e      	bpl.n	800d7c0 <HAL_UART_IRQHandler+0xfc>
    if (huart->TxISR != NULL)
 800d7a2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d7a4:	b15b      	cbz	r3, 800d7be <HAL_UART_IRQHandler+0xfa>
      huart->TxISR(huart);
 800d7a6:	4620      	mov	r0, r4
}
 800d7a8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      huart->TxISR(huart);
 800d7ac:	4718      	bx	r3
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800d7ae:	0268      	lsls	r0, r5, #9
 800d7b0:	d5f3      	bpl.n	800d79a <HAL_UART_IRQHandler+0xd6>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800d7b2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 800d7b6:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800d7b8:	621a      	str	r2, [r3, #32]
    HAL_UARTEx_WakeupCallback(huart);
 800d7ba:	f7ff ff81 	bl	800d6c0 <HAL_UARTEx_WakeupCallback>
}
 800d7be:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800d7c0:	0650      	lsls	r0, r2, #25
 800d7c2:	d5fc      	bpl.n	800d7be <HAL_UART_IRQHandler+0xfa>
 800d7c4:	064a      	lsls	r2, r1, #25
 800d7c6:	d5fa      	bpl.n	800d7be <HAL_UART_IRQHandler+0xfa>
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d7c8:	681a      	ldr	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d7ca:	2520      	movs	r5, #32

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800d7cc:	2100      	movs	r1, #0
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800d7ce:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d7d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d7d4:	601a      	str	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 800d7d6:	6765      	str	r5, [r4, #116]	; 0x74
  huart->TxISR = NULL;
 800d7d8:	6661      	str	r1, [r4, #100]	; 0x64
  HAL_UART_TxCpltCallback(huart);
 800d7da:	f7ff ff0f 	bl	800d5fc <HAL_UART_TxCpltCallback>
}
 800d7de:	bd70      	pop	{r4, r5, r6, pc}
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d7e0:	2800      	cmp	r0, #0
 800d7e2:	d08c      	beq.n	800d6fe <HAL_UART_IRQHandler+0x3a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d7e4:	2502      	movs	r5, #2
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d7e6:	0756      	lsls	r6, r2, #29
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d7e8:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d7ea:	6fe5      	ldr	r5, [r4, #124]	; 0x7c
 800d7ec:	f045 0504 	orr.w	r5, r5, #4
 800d7f0:	67e5      	str	r5, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d7f2:	d584      	bpl.n	800d6fe <HAL_UART_IRQHandler+0x3a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800d7f4:	2504      	movs	r5, #4
 800d7f6:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d7f8:	6fe5      	ldr	r5, [r4, #124]	; 0x7c
 800d7fa:	f045 0502 	orr.w	r5, r5, #2
 800d7fe:	67e5      	str	r5, [r4, #124]	; 0x7c
 800d800:	e77d      	b.n	800d6fe <HAL_UART_IRQHandler+0x3a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d802:	2008      	movs	r0, #8
 800d804:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800d806:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800d808:	f040 0008 	orr.w	r0, r0, #8
 800d80c:	67e0      	str	r0, [r4, #124]	; 0x7c
 800d80e:	e77c      	b.n	800d70a <HAL_UART_IRQHandler+0x46>
            HAL_UART_ErrorCallback(huart);
 800d810:	4620      	mov	r0, r4
 800d812:	f7f5 f973 	bl	8002afc <HAL_UART_ErrorCallback>
}
 800d816:	bd70      	pop	{r4, r5, r6, pc}
        if (huart->RxISR != NULL)
 800d818:	6e22      	ldr	r2, [r4, #96]	; 0x60
 800d81a:	2a00      	cmp	r2, #0
 800d81c:	d087      	beq.n	800d72e <HAL_UART_IRQHandler+0x6a>
          huart->RxISR(huart);
 800d81e:	4620      	mov	r0, r4
 800d820:	4790      	blx	r2
 800d822:	6823      	ldr	r3, [r4, #0]
 800d824:	e783      	b.n	800d72e <HAL_UART_IRQHandler+0x6a>
        HAL_UART_ErrorCallback(huart);
 800d826:	4620      	mov	r0, r4
 800d828:	f7f5 f968 	bl	8002afc <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d82c:	67e5      	str	r5, [r4, #124]	; 0x7c
}
 800d82e:	bd70      	pop	{r4, r5, r6, pc}
 800d830:	0800d6a9 	.word	0x0800d6a9

0800d834 <UART_SetConfig>:
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800d834:	4bba      	ldr	r3, [pc, #744]	; (800db20 <UART_SetConfig+0x2ec>)
 800d836:	6842      	ldr	r2, [r0, #4]
 800d838:	429a      	cmp	r2, r3
{
 800d83a:	b570      	push	{r4, r5, r6, lr}
 800d83c:	4604      	mov	r4, r0
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800d83e:	f200 80bf 	bhi.w	800d9c0 <UART_SetConfig+0x18c>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 800d842:	68a3      	ldr	r3, [r4, #8]
 800d844:	f433 5280 	bics.w	r2, r3, #4096	; 0x1000
 800d848:	d002      	beq.n	800d850 <UART_SetConfig+0x1c>
 800d84a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800d84e:	d17c      	bne.n	800d94a <UART_SetConfig+0x116>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 800d850:	68e3      	ldr	r3, [r4, #12]
 800d852:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 800d856:	f040 8082 	bne.w	800d95e <UART_SetConfig+0x12a>
  assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 800d85a:	6a23      	ldr	r3, [r4, #32]
 800d85c:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 800d860:	f040 8087 	bne.w	800d972 <UART_SetConfig+0x13e>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 800d864:	6923      	ldr	r3, [r4, #16]
 800d866:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 800d86a:	d002      	beq.n	800d872 <UART_SetConfig+0x3e>
 800d86c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800d870:	d165      	bne.n	800d93e <UART_SetConfig+0x10a>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 800d872:	6963      	ldr	r3, [r4, #20]
 800d874:	f033 020c 	bics.w	r2, r3, #12
 800d878:	d148      	bne.n	800d90c <UART_SetConfig+0xd8>
 800d87a:	2b00      	cmp	r3, #0
 800d87c:	d046      	beq.n	800d90c <UART_SetConfig+0xd8>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 800d87e:	69a3      	ldr	r3, [r4, #24]
 800d880:	f433 7340 	bics.w	r3, r3, #768	; 0x300
 800d884:	d14b      	bne.n	800d91e <UART_SetConfig+0xea>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 800d886:	69e0      	ldr	r0, [r4, #28]
 800d888:	f430 4300 	bics.w	r3, r0, #32768	; 0x8000
 800d88c:	d150      	bne.n	800d930 <UART_SetConfig+0xfc>
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d88e:	6823      	ldr	r3, [r4, #0]
 800d890:	6921      	ldr	r1, [r4, #16]
 800d892:	68a2      	ldr	r2, [r4, #8]
 800d894:	681e      	ldr	r6, [r3, #0]
 800d896:	430a      	orrs	r2, r1
 800d898:	4da2      	ldr	r5, [pc, #648]	; (800db24 <UART_SetConfig+0x2f0>)
 800d89a:	6961      	ldr	r1, [r4, #20]
 800d89c:	4035      	ands	r5, r6
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d89e:	68e6      	ldr	r6, [r4, #12]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d8a0:	430a      	orrs	r2, r1
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800d8a2:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d8a4:	432a      	orrs	r2, r5
  tmpreg |= huart->Init.OneBitSampling;
 800d8a6:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d8a8:	4302      	orrs	r2, r0
  tmpreg |= huart->Init.OneBitSampling;
 800d8aa:	4329      	orrs	r1, r5
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d8ac:	4d9e      	ldr	r5, [pc, #632]	; (800db28 <UART_SetConfig+0x2f4>)
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d8ae:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d8b0:	685a      	ldr	r2, [r3, #4]
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d8b2:	42ab      	cmp	r3, r5
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d8b4:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800d8b8:	ea42 0206 	orr.w	r2, r2, r6
 800d8bc:	605a      	str	r2, [r3, #4]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d8be:	689a      	ldr	r2, [r3, #8]
 800d8c0:	f422 6230 	bic.w	r2, r2, #2816	; 0xb00
 800d8c4:	ea41 0102 	orr.w	r1, r1, r2
 800d8c8:	6099      	str	r1, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d8ca:	d07f      	beq.n	800d9cc <UART_SetConfig+0x198>
 800d8cc:	4a97      	ldr	r2, [pc, #604]	; (800db2c <UART_SetConfig+0x2f8>)
 800d8ce:	4293      	cmp	r3, r2
 800d8d0:	d055      	beq.n	800d97e <UART_SetConfig+0x14a>
 800d8d2:	4a97      	ldr	r2, [pc, #604]	; (800db30 <UART_SetConfig+0x2fc>)
 800d8d4:	4293      	cmp	r3, r2
 800d8d6:	f000 80f1 	beq.w	800dabc <UART_SetConfig+0x288>
 800d8da:	4a96      	ldr	r2, [pc, #600]	; (800db34 <UART_SetConfig+0x300>)
 800d8dc:	4293      	cmp	r3, r2
 800d8de:	f000 813b 	beq.w	800db58 <UART_SetConfig+0x324>
 800d8e2:	4a95      	ldr	r2, [pc, #596]	; (800db38 <UART_SetConfig+0x304>)
 800d8e4:	4293      	cmp	r3, r2
 800d8e6:	f000 8091 	beq.w	800da0c <UART_SetConfig+0x1d8>
 800d8ea:	4a94      	ldr	r2, [pc, #592]	; (800db3c <UART_SetConfig+0x308>)
 800d8ec:	4293      	cmp	r3, r2
 800d8ee:	f000 80fd 	beq.w	800daec <UART_SetConfig+0x2b8>
 800d8f2:	4a93      	ldr	r2, [pc, #588]	; (800db40 <UART_SetConfig+0x30c>)
 800d8f4:	4293      	cmp	r3, r2
 800d8f6:	f000 8160 	beq.w	800dbba <UART_SetConfig+0x386>
 800d8fa:	4a92      	ldr	r2, [pc, #584]	; (800db44 <UART_SetConfig+0x310>)
 800d8fc:	4293      	cmp	r3, r2
 800d8fe:	f000 816e 	beq.w	800dbde <UART_SetConfig+0x3aa>
  huart->RxISR = NULL;
 800d902:	2300      	movs	r3, #0
      ret = HAL_ERROR;
 800d904:	2001      	movs	r0, #1
  huart->TxISR = NULL;
 800d906:	e9c4 3318 	strd	r3, r3, [r4, #96]	; 0x60
}
 800d90a:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_UART_MODE(huart->Init.Mode));
 800d90c:	f640 21c4 	movw	r1, #2756	; 0xac4
 800d910:	488d      	ldr	r0, [pc, #564]	; (800db48 <UART_SetConfig+0x314>)
 800d912:	f7f4 ff4f 	bl	80027b4 <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 800d916:	69a3      	ldr	r3, [r4, #24]
 800d918:	f433 7340 	bics.w	r3, r3, #768	; 0x300
 800d91c:	d0b3      	beq.n	800d886 <UART_SetConfig+0x52>
 800d91e:	488a      	ldr	r0, [pc, #552]	; (800db48 <UART_SetConfig+0x314>)
 800d920:	f640 21c5 	movw	r1, #2757	; 0xac5
 800d924:	f7f4 ff46 	bl	80027b4 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 800d928:	69e0      	ldr	r0, [r4, #28]
 800d92a:	f430 4300 	bics.w	r3, r0, #32768	; 0x8000
 800d92e:	d0ae      	beq.n	800d88e <UART_SetConfig+0x5a>
 800d930:	4885      	ldr	r0, [pc, #532]	; (800db48 <UART_SetConfig+0x314>)
 800d932:	f640 21c6 	movw	r1, #2758	; 0xac6
 800d936:	f7f4 ff3d 	bl	80027b4 <assert_failed>
 800d93a:	69e0      	ldr	r0, [r4, #28]
 800d93c:	e7a7      	b.n	800d88e <UART_SetConfig+0x5a>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 800d93e:	f640 21c3 	movw	r1, #2755	; 0xac3
 800d942:	4881      	ldr	r0, [pc, #516]	; (800db48 <UART_SetConfig+0x314>)
 800d944:	f7f4 ff36 	bl	80027b4 <assert_failed>
 800d948:	e793      	b.n	800d872 <UART_SetConfig+0x3e>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 800d94a:	f640 21bf 	movw	r1, #2751	; 0xabf
 800d94e:	487e      	ldr	r0, [pc, #504]	; (800db48 <UART_SetConfig+0x314>)
 800d950:	f7f4 ff30 	bl	80027b4 <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 800d954:	68e3      	ldr	r3, [r4, #12]
 800d956:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 800d95a:	f43f af7e 	beq.w	800d85a <UART_SetConfig+0x26>
 800d95e:	f44f 612c 	mov.w	r1, #2752	; 0xac0
 800d962:	4879      	ldr	r0, [pc, #484]	; (800db48 <UART_SetConfig+0x314>)
 800d964:	f7f4 ff26 	bl	80027b4 <assert_failed>
  assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 800d968:	6a23      	ldr	r3, [r4, #32]
 800d96a:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 800d96e:	f43f af79 	beq.w	800d864 <UART_SetConfig+0x30>
 800d972:	f640 21c1 	movw	r1, #2753	; 0xac1
 800d976:	4874      	ldr	r0, [pc, #464]	; (800db48 <UART_SetConfig+0x314>)
 800d978:	f7f4 ff1c 	bl	80027b4 <assert_failed>
 800d97c:	e772      	b.n	800d864 <UART_SetConfig+0x30>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d97e:	4b73      	ldr	r3, [pc, #460]	; (800db4c <UART_SetConfig+0x318>)
 800d980:	4a73      	ldr	r2, [pc, #460]	; (800db50 <UART_SetConfig+0x31c>)
 800d982:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d986:	f003 030c 	and.w	r3, r3, #12
 800d98a:	5cd3      	ldrb	r3, [r2, r3]
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d98c:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800d990:	d024      	beq.n	800d9dc <UART_SetConfig+0x1a8>
    switch (clocksource)
 800d992:	2b08      	cmp	r3, #8
 800d994:	d8b5      	bhi.n	800d902 <UART_SetConfig+0xce>
 800d996:	a201      	add	r2, pc, #4	; (adr r2, 800d99c <UART_SetConfig+0x168>)
 800d998:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d99c:	0800daab 	.word	0x0800daab
 800d9a0:	0800da3b 	.word	0x0800da3b
 800d9a4:	0800db93 	.word	0x0800db93
 800d9a8:	0800d903 	.word	0x0800d903
 800d9ac:	0800db03 	.word	0x0800db03
 800d9b0:	0800d903 	.word	0x0800d903
 800d9b4:	0800d903 	.word	0x0800d903
 800d9b8:	0800d903 	.word	0x0800d903
 800d9bc:	0800dadd 	.word	0x0800dadd
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800d9c0:	f640 21be 	movw	r1, #2750	; 0xabe
 800d9c4:	4860      	ldr	r0, [pc, #384]	; (800db48 <UART_SetConfig+0x314>)
 800d9c6:	f7f4 fef5 	bl	80027b4 <assert_failed>
 800d9ca:	e73a      	b.n	800d842 <UART_SetConfig+0xe>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d9cc:	4b5f      	ldr	r3, [pc, #380]	; (800db4c <UART_SetConfig+0x318>)
 800d9ce:	4a61      	ldr	r2, [pc, #388]	; (800db54 <UART_SetConfig+0x320>)
 800d9d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d9d4:	f003 0303 	and.w	r3, r3, #3
 800d9d8:	5cd3      	ldrb	r3, [r2, r3]
 800d9da:	e7d7      	b.n	800d98c <UART_SetConfig+0x158>
    switch (clocksource)
 800d9dc:	2b08      	cmp	r3, #8
 800d9de:	d890      	bhi.n	800d902 <UART_SetConfig+0xce>
 800d9e0:	a201      	add	r2, pc, #4	; (adr r2, 800d9e8 <UART_SetConfig+0x1b4>)
 800d9e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d9e6:	bf00      	nop
 800d9e8:	0800db15 	.word	0x0800db15
 800d9ec:	0800da67 	.word	0x0800da67
 800d9f0:	0800db73 	.word	0x0800db73
 800d9f4:	0800d903 	.word	0x0800d903
 800d9f8:	0800db1b 	.word	0x0800db1b
 800d9fc:	0800d903 	.word	0x0800d903
 800da00:	0800d903 	.word	0x0800d903
 800da04:	0800d903 	.word	0x0800d903
 800da08:	0800db83 	.word	0x0800db83
  UART_GETCLOCKSOURCE(huart, clocksource);
 800da0c:	4b4f      	ldr	r3, [pc, #316]	; (800db4c <UART_SetConfig+0x318>)
 800da0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800da12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800da16:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800da1a:	d06f      	beq.n	800dafc <UART_SetConfig+0x2c8>
 800da1c:	d93f      	bls.n	800da9e <UART_SetConfig+0x26a>
 800da1e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800da22:	f000 80a3 	beq.w	800db6c <UART_SetConfig+0x338>
 800da26:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800da2a:	d054      	beq.n	800dad6 <UART_SetConfig+0x2a2>
 800da2c:	e769      	b.n	800d902 <UART_SetConfig+0xce>
 800da2e:	2b00      	cmp	r3, #0
 800da30:	f47f af67 	bne.w	800d902 <UART_SetConfig+0xce>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800da34:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800da38:	d015      	beq.n	800da66 <UART_SetConfig+0x232>
        pclk = HAL_RCC_GetPCLK2Freq();
 800da3a:	f7fc f86f 	bl	8009b1c <HAL_RCC_GetPCLK2Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800da3e:	6862      	ldr	r2, [r4, #4]
 800da40:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 800da44:	fbb3 f3f2 	udiv	r3, r3, r2
 800da48:	b29b      	uxth	r3, r3
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800da4a:	f1a3 0110 	sub.w	r1, r3, #16
 800da4e:	f64f 72ef 	movw	r2, #65519	; 0xffef
 800da52:	4291      	cmp	r1, r2
 800da54:	f63f af55 	bhi.w	800d902 <UART_SetConfig+0xce>
      huart->Instance->BRR = usartdiv;
 800da58:	6822      	ldr	r2, [r4, #0]
 800da5a:	2000      	movs	r0, #0
 800da5c:	60d3      	str	r3, [r2, #12]
  huart->RxISR = NULL;
 800da5e:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 800da60:	e9c4 3318 	strd	r3, r3, [r4, #96]	; 0x60
}
 800da64:	bd70      	pop	{r4, r5, r6, pc}
        pclk = HAL_RCC_GetPCLK2Freq();
 800da66:	f7fc f859 	bl	8009b1c <HAL_RCC_GetPCLK2Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800da6a:	6862      	ldr	r2, [r4, #4]
 800da6c:	0853      	lsrs	r3, r2, #1
 800da6e:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 800da72:	fbb3 f3f2 	udiv	r3, r3, r2
 800da76:	b29b      	uxth	r3, r3
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800da78:	f1a3 0110 	sub.w	r1, r3, #16
 800da7c:	f64f 72ef 	movw	r2, #65519	; 0xffef
 800da80:	4291      	cmp	r1, r2
 800da82:	f63f af3e 	bhi.w	800d902 <UART_SetConfig+0xce>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800da86:	f023 020f 	bic.w	r2, r3, #15
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800da8a:	f3c3 0342 	ubfx	r3, r3, #1, #3
      huart->Instance->BRR = brrtemp;
 800da8e:	6821      	ldr	r1, [r4, #0]
 800da90:	2000      	movs	r0, #0
 800da92:	4313      	orrs	r3, r2
 800da94:	60cb      	str	r3, [r1, #12]
  huart->RxISR = NULL;
 800da96:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 800da98:	e9c4 3318 	strd	r3, r3, [r4, #96]	; 0x60
}
 800da9c:	bd70      	pop	{r4, r5, r6, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 800da9e:	2b00      	cmp	r3, #0
 800daa0:	f47f af2f 	bne.w	800d902 <UART_SetConfig+0xce>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800daa4:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800daa8:	d034      	beq.n	800db14 <UART_SetConfig+0x2e0>
        pclk = HAL_RCC_GetPCLK1Freq();
 800daaa:	f7fc f827 	bl	8009afc <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800daae:	6862      	ldr	r2, [r4, #4]
 800dab0:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 800dab4:	fbb3 f3f2 	udiv	r3, r3, r2
 800dab8:	b29b      	uxth	r3, r3
        break;
 800daba:	e7c6      	b.n	800da4a <UART_SetConfig+0x216>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800dabc:	4b23      	ldr	r3, [pc, #140]	; (800db4c <UART_SetConfig+0x318>)
 800dabe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800dac2:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800dac6:	2b10      	cmp	r3, #16
 800dac8:	d018      	beq.n	800dafc <UART_SetConfig+0x2c8>
 800daca:	d9e8      	bls.n	800da9e <UART_SetConfig+0x26a>
 800dacc:	2b20      	cmp	r3, #32
 800dace:	d04d      	beq.n	800db6c <UART_SetConfig+0x338>
 800dad0:	2b30      	cmp	r3, #48	; 0x30
 800dad2:	f47f af16 	bne.w	800d902 <UART_SetConfig+0xce>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800dad6:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800dada:	d052      	beq.n	800db82 <UART_SetConfig+0x34e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800dadc:	6862      	ldr	r2, [r4, #4]
 800dade:	0853      	lsrs	r3, r2, #1
 800dae0:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800dae4:	fbb3 f3f2 	udiv	r3, r3, r2
 800dae8:	b29b      	uxth	r3, r3
        break;
 800daea:	e7ae      	b.n	800da4a <UART_SetConfig+0x216>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800daec:	4b17      	ldr	r3, [pc, #92]	; (800db4c <UART_SetConfig+0x318>)
 800daee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800daf2:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800daf6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800dafa:	d152      	bne.n	800dba2 <UART_SetConfig+0x36e>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800dafc:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800db00:	d00b      	beq.n	800db1a <UART_SetConfig+0x2e6>
        pclk = HAL_RCC_GetSysClockFreq();
 800db02:	f7fb fea1 	bl	8009848 <HAL_RCC_GetSysClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800db06:	6862      	ldr	r2, [r4, #4]
 800db08:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 800db0c:	fbb3 f3f2 	udiv	r3, r3, r2
 800db10:	b29b      	uxth	r3, r3
        break;
 800db12:	e79a      	b.n	800da4a <UART_SetConfig+0x216>
        pclk = HAL_RCC_GetPCLK1Freq();
 800db14:	f7fb fff2 	bl	8009afc <HAL_RCC_GetPCLK1Freq>
 800db18:	e7a7      	b.n	800da6a <UART_SetConfig+0x236>
        pclk = HAL_RCC_GetSysClockFreq();
 800db1a:	f7fb fe95 	bl	8009848 <HAL_RCC_GetSysClockFreq>
 800db1e:	e7a4      	b.n	800da6a <UART_SetConfig+0x236>
 800db20:	019bfcc0 	.word	0x019bfcc0
 800db24:	efff69f3 	.word	0xefff69f3
 800db28:	40011000 	.word	0x40011000
 800db2c:	40004400 	.word	0x40004400
 800db30:	40004800 	.word	0x40004800
 800db34:	40004c00 	.word	0x40004c00
 800db38:	40005000 	.word	0x40005000
 800db3c:	40011400 	.word	0x40011400
 800db40:	40007800 	.word	0x40007800
 800db44:	40007c00 	.word	0x40007c00
 800db48:	08024c60 	.word	0x08024c60
 800db4c:	40023800 	.word	0x40023800
 800db50:	08024c50 	.word	0x08024c50
 800db54:	08024c4c 	.word	0x08024c4c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800db58:	4b2a      	ldr	r3, [pc, #168]	; (800dc04 <UART_SetConfig+0x3d0>)
 800db5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800db5e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800db62:	2b40      	cmp	r3, #64	; 0x40
 800db64:	d0ca      	beq.n	800dafc <UART_SetConfig+0x2c8>
 800db66:	d99a      	bls.n	800da9e <UART_SetConfig+0x26a>
 800db68:	2b80      	cmp	r3, #128	; 0x80
 800db6a:	d123      	bne.n	800dbb4 <UART_SetConfig+0x380>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800db6c:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800db70:	d10f      	bne.n	800db92 <UART_SetConfig+0x35e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800db72:	6862      	ldr	r2, [r4, #4]
 800db74:	4b24      	ldr	r3, [pc, #144]	; (800dc08 <UART_SetConfig+0x3d4>)
 800db76:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 800db7a:	fbb3 f3f2 	udiv	r3, r3, r2
 800db7e:	b29b      	uxth	r3, r3
        break;
 800db80:	e77a      	b.n	800da78 <UART_SetConfig+0x244>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800db82:	6862      	ldr	r2, [r4, #4]
 800db84:	0853      	lsrs	r3, r2, #1
 800db86:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800db8a:	fbb3 f3f2 	udiv	r3, r3, r2
 800db8e:	b29b      	uxth	r3, r3
        break;
 800db90:	e772      	b.n	800da78 <UART_SetConfig+0x244>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800db92:	6862      	ldr	r2, [r4, #4]
 800db94:	4b1d      	ldr	r3, [pc, #116]	; (800dc0c <UART_SetConfig+0x3d8>)
 800db96:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 800db9a:	fbb3 f3f2 	udiv	r3, r3, r2
 800db9e:	b29b      	uxth	r3, r3
        break;
 800dba0:	e753      	b.n	800da4a <UART_SetConfig+0x216>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800dba2:	f67f af44 	bls.w	800da2e <UART_SetConfig+0x1fa>
 800dba6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800dbaa:	d0df      	beq.n	800db6c <UART_SetConfig+0x338>
 800dbac:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800dbb0:	d091      	beq.n	800dad6 <UART_SetConfig+0x2a2>
 800dbb2:	e6a6      	b.n	800d902 <UART_SetConfig+0xce>
 800dbb4:	2bc0      	cmp	r3, #192	; 0xc0
 800dbb6:	d08e      	beq.n	800dad6 <UART_SetConfig+0x2a2>
 800dbb8:	e6a3      	b.n	800d902 <UART_SetConfig+0xce>
 800dbba:	4b12      	ldr	r3, [pc, #72]	; (800dc04 <UART_SetConfig+0x3d0>)
 800dbbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800dbc0:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800dbc4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800dbc8:	d098      	beq.n	800dafc <UART_SetConfig+0x2c8>
 800dbca:	f67f af68 	bls.w	800da9e <UART_SetConfig+0x26a>
 800dbce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800dbd2:	d0cb      	beq.n	800db6c <UART_SetConfig+0x338>
 800dbd4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800dbd8:	f43f af7d 	beq.w	800dad6 <UART_SetConfig+0x2a2>
 800dbdc:	e691      	b.n	800d902 <UART_SetConfig+0xce>
 800dbde:	4b09      	ldr	r3, [pc, #36]	; (800dc04 <UART_SetConfig+0x3d0>)
 800dbe0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800dbe4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800dbe8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800dbec:	d086      	beq.n	800dafc <UART_SetConfig+0x2c8>
 800dbee:	f67f af56 	bls.w	800da9e <UART_SetConfig+0x26a>
 800dbf2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800dbf6:	d0b9      	beq.n	800db6c <UART_SetConfig+0x338>
 800dbf8:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800dbfc:	f43f af6b 	beq.w	800dad6 <UART_SetConfig+0x2a2>
 800dc00:	e67f      	b.n	800d902 <UART_SetConfig+0xce>
 800dc02:	bf00      	nop
 800dc04:	40023800 	.word	0x40023800
 800dc08:	01e84800 	.word	0x01e84800
 800dc0c:	00f42400 	.word	0x00f42400

0800dc10 <UART_AdvFeatureConfig>:
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 800dc10:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800dc12:	2bff      	cmp	r3, #255	; 0xff
{
 800dc14:	b510      	push	{r4, lr}
 800dc16:	4604      	mov	r4, r0
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 800dc18:	d87d      	bhi.n	800dd16 <UART_AdvFeatureConfig+0x106>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800dc1a:	07da      	lsls	r2, r3, #31
 800dc1c:	d50a      	bpl.n	800dc34 <UART_AdvFeatureConfig+0x24>
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 800dc1e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800dc20:	f431 3200 	bics.w	r2, r1, #131072	; 0x20000
 800dc24:	f040 8097 	bne.w	800dd56 <UART_AdvFeatureConfig+0x146>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800dc28:	6820      	ldr	r0, [r4, #0]
 800dc2a:	6842      	ldr	r2, [r0, #4]
 800dc2c:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800dc30:	430a      	orrs	r2, r1
 800dc32:	6042      	str	r2, [r0, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800dc34:	0798      	lsls	r0, r3, #30
 800dc36:	d50a      	bpl.n	800dc4e <UART_AdvFeatureConfig+0x3e>
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 800dc38:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800dc3a:	f431 3280 	bics.w	r2, r1, #65536	; 0x10000
 800dc3e:	f040 8092 	bne.w	800dd66 <UART_AdvFeatureConfig+0x156>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800dc42:	6820      	ldr	r0, [r4, #0]
 800dc44:	6842      	ldr	r2, [r0, #4]
 800dc46:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800dc4a:	430a      	orrs	r2, r1
 800dc4c:	6042      	str	r2, [r0, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800dc4e:	0759      	lsls	r1, r3, #29
 800dc50:	d50a      	bpl.n	800dc68 <UART_AdvFeatureConfig+0x58>
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 800dc52:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800dc54:	f431 2280 	bics.w	r2, r1, #262144	; 0x40000
 800dc58:	f040 808d 	bne.w	800dd76 <UART_AdvFeatureConfig+0x166>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800dc5c:	6820      	ldr	r0, [r4, #0]
 800dc5e:	6842      	ldr	r2, [r0, #4]
 800dc60:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800dc64:	430a      	orrs	r2, r1
 800dc66:	6042      	str	r2, [r0, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800dc68:	071a      	lsls	r2, r3, #28
 800dc6a:	d50a      	bpl.n	800dc82 <UART_AdvFeatureConfig+0x72>
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 800dc6c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800dc6e:	f431 4200 	bics.w	r2, r1, #32768	; 0x8000
 800dc72:	f040 8088 	bne.w	800dd86 <UART_AdvFeatureConfig+0x176>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800dc76:	6820      	ldr	r0, [r4, #0]
 800dc78:	6842      	ldr	r2, [r0, #4]
 800dc7a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800dc7e:	430a      	orrs	r2, r1
 800dc80:	6042      	str	r2, [r0, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800dc82:	06d8      	lsls	r0, r3, #27
 800dc84:	d50a      	bpl.n	800dc9c <UART_AdvFeatureConfig+0x8c>
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 800dc86:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800dc88:	f431 5280 	bics.w	r2, r1, #4096	; 0x1000
 800dc8c:	f040 8083 	bne.w	800dd96 <UART_AdvFeatureConfig+0x186>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800dc90:	6820      	ldr	r0, [r4, #0]
 800dc92:	6882      	ldr	r2, [r0, #8]
 800dc94:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800dc98:	430a      	orrs	r2, r1
 800dc9a:	6082      	str	r2, [r0, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800dc9c:	0699      	lsls	r1, r3, #26
 800dc9e:	d509      	bpl.n	800dcb4 <UART_AdvFeatureConfig+0xa4>
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 800dca0:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800dca2:	f431 5200 	bics.w	r2, r1, #8192	; 0x2000
 800dca6:	d17e      	bne.n	800dda6 <UART_AdvFeatureConfig+0x196>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800dca8:	6820      	ldr	r0, [r4, #0]
 800dcaa:	6882      	ldr	r2, [r0, #8]
 800dcac:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800dcb0:	430a      	orrs	r2, r1
 800dcb2:	6082      	str	r2, [r0, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800dcb4:	065a      	lsls	r2, r3, #25
 800dcb6:	d521      	bpl.n	800dcfc <UART_AdvFeatureConfig+0xec>
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 800dcb8:	4b46      	ldr	r3, [pc, #280]	; (800ddd4 <UART_AdvFeatureConfig+0x1c4>)
 800dcba:	6822      	ldr	r2, [r4, #0]
 800dcbc:	4846      	ldr	r0, [pc, #280]	; (800ddd8 <UART_AdvFeatureConfig+0x1c8>)
 800dcbe:	4947      	ldr	r1, [pc, #284]	; (800dddc <UART_AdvFeatureConfig+0x1cc>)
 800dcc0:	429a      	cmp	r2, r3
 800dcc2:	bf18      	it	ne
 800dcc4:	4282      	cmpne	r2, r0
 800dcc6:	bf14      	ite	ne
 800dcc8:	2301      	movne	r3, #1
 800dcca:	2300      	moveq	r3, #0
 800dccc:	428a      	cmp	r2, r1
 800dcce:	bf0c      	ite	eq
 800dcd0:	2300      	moveq	r3, #0
 800dcd2:	f003 0301 	andne.w	r3, r3, #1
 800dcd6:	b113      	cbz	r3, 800dcde <UART_AdvFeatureConfig+0xce>
 800dcd8:	4b41      	ldr	r3, [pc, #260]	; (800dde0 <UART_AdvFeatureConfig+0x1d0>)
 800dcda:	429a      	cmp	r2, r3
 800dcdc:	d16b      	bne.n	800ddb6 <UART_AdvFeatureConfig+0x1a6>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 800dcde:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800dce0:	f432 1380 	bics.w	r3, r2, #1048576	; 0x100000
 800dce4:	d130      	bne.n	800dd48 <UART_AdvFeatureConfig+0x138>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800dce6:	6821      	ldr	r1, [r4, #0]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800dce8:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800dcec:	684b      	ldr	r3, [r1, #4]
 800dcee:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800dcf2:	ea43 0302 	orr.w	r3, r3, r2
 800dcf6:	604b      	str	r3, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800dcf8:	d01b      	beq.n	800dd32 <UART_AdvFeatureConfig+0x122>
 800dcfa:	6a63      	ldr	r3, [r4, #36]	; 0x24
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800dcfc:	061b      	lsls	r3, r3, #24
 800dcfe:	d509      	bpl.n	800dd14 <UART_AdvFeatureConfig+0x104>
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 800dd00:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 800dd02:	f432 2300 	bics.w	r3, r2, #524288	; 0x80000
 800dd06:	d10d      	bne.n	800dd24 <UART_AdvFeatureConfig+0x114>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800dd08:	6821      	ldr	r1, [r4, #0]
 800dd0a:	684b      	ldr	r3, [r1, #4]
 800dd0c:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800dd10:	4313      	orrs	r3, r2
 800dd12:	604b      	str	r3, [r1, #4]
}
 800dd14:	bd10      	pop	{r4, pc}
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 800dd16:	f640 3143 	movw	r1, #2883	; 0xb43
 800dd1a:	4832      	ldr	r0, [pc, #200]	; (800dde4 <UART_AdvFeatureConfig+0x1d4>)
 800dd1c:	f7f4 fd4a 	bl	80027b4 <assert_failed>
 800dd20:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dd22:	e77a      	b.n	800dc1a <UART_AdvFeatureConfig+0xa>
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 800dd24:	f44f 6138 	mov.w	r1, #2944	; 0xb80
 800dd28:	482e      	ldr	r0, [pc, #184]	; (800dde4 <UART_AdvFeatureConfig+0x1d4>)
 800dd2a:	f7f4 fd43 	bl	80027b4 <assert_failed>
 800dd2e:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 800dd30:	e7ea      	b.n	800dd08 <UART_AdvFeatureConfig+0xf8>
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 800dd32:	6c60      	ldr	r0, [r4, #68]	; 0x44
 800dd34:	f430 03c0 	bics.w	r3, r0, #6291456	; 0x600000
 800dd38:	d143      	bne.n	800ddc2 <UART_AdvFeatureConfig+0x1b2>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800dd3a:	684a      	ldr	r2, [r1, #4]
 800dd3c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dd3e:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800dd42:	4302      	orrs	r2, r0
 800dd44:	604a      	str	r2, [r1, #4]
 800dd46:	e7d9      	b.n	800dcfc <UART_AdvFeatureConfig+0xec>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 800dd48:	f640 3173 	movw	r1, #2931	; 0xb73
 800dd4c:	4825      	ldr	r0, [pc, #148]	; (800dde4 <UART_AdvFeatureConfig+0x1d4>)
 800dd4e:	f7f4 fd31 	bl	80027b4 <assert_failed>
 800dd52:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800dd54:	e7c7      	b.n	800dce6 <UART_AdvFeatureConfig+0xd6>
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 800dd56:	f640 3148 	movw	r1, #2888	; 0xb48
 800dd5a:	4822      	ldr	r0, [pc, #136]	; (800dde4 <UART_AdvFeatureConfig+0x1d4>)
 800dd5c:	f7f4 fd2a 	bl	80027b4 <assert_failed>
 800dd60:	e9d4 3109 	ldrd	r3, r1, [r4, #36]	; 0x24
 800dd64:	e760      	b.n	800dc28 <UART_AdvFeatureConfig+0x18>
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 800dd66:	f640 314f 	movw	r1, #2895	; 0xb4f
 800dd6a:	481e      	ldr	r0, [pc, #120]	; (800dde4 <UART_AdvFeatureConfig+0x1d4>)
 800dd6c:	f7f4 fd22 	bl	80027b4 <assert_failed>
 800dd70:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800dd72:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dd74:	e765      	b.n	800dc42 <UART_AdvFeatureConfig+0x32>
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 800dd76:	f640 3156 	movw	r1, #2902	; 0xb56
 800dd7a:	481a      	ldr	r0, [pc, #104]	; (800dde4 <UART_AdvFeatureConfig+0x1d4>)
 800dd7c:	f7f4 fd1a 	bl	80027b4 <assert_failed>
 800dd80:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800dd82:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dd84:	e76a      	b.n	800dc5c <UART_AdvFeatureConfig+0x4c>
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 800dd86:	f640 315d 	movw	r1, #2909	; 0xb5d
 800dd8a:	4816      	ldr	r0, [pc, #88]	; (800dde4 <UART_AdvFeatureConfig+0x1d4>)
 800dd8c:	f7f4 fd12 	bl	80027b4 <assert_failed>
 800dd90:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800dd92:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dd94:	e76f      	b.n	800dc76 <UART_AdvFeatureConfig+0x66>
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 800dd96:	f640 3164 	movw	r1, #2916	; 0xb64
 800dd9a:	4812      	ldr	r0, [pc, #72]	; (800dde4 <UART_AdvFeatureConfig+0x1d4>)
 800dd9c:	f7f4 fd0a 	bl	80027b4 <assert_failed>
 800dda0:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800dda2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dda4:	e774      	b.n	800dc90 <UART_AdvFeatureConfig+0x80>
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 800dda6:	f640 316b 	movw	r1, #2923	; 0xb6b
 800ddaa:	480e      	ldr	r0, [pc, #56]	; (800dde4 <UART_AdvFeatureConfig+0x1d4>)
 800ddac:	f7f4 fd02 	bl	80027b4 <assert_failed>
 800ddb0:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800ddb2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ddb4:	e778      	b.n	800dca8 <UART_AdvFeatureConfig+0x98>
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 800ddb6:	f640 3172 	movw	r1, #2930	; 0xb72
 800ddba:	480a      	ldr	r0, [pc, #40]	; (800dde4 <UART_AdvFeatureConfig+0x1d4>)
 800ddbc:	f7f4 fcfa 	bl	80027b4 <assert_failed>
 800ddc0:	e78d      	b.n	800dcde <UART_AdvFeatureConfig+0xce>
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 800ddc2:	f640 3178 	movw	r1, #2936	; 0xb78
 800ddc6:	4807      	ldr	r0, [pc, #28]	; (800dde4 <UART_AdvFeatureConfig+0x1d4>)
 800ddc8:	f7f4 fcf4 	bl	80027b4 <assert_failed>
 800ddcc:	6821      	ldr	r1, [r4, #0]
 800ddce:	6c60      	ldr	r0, [r4, #68]	; 0x44
 800ddd0:	e7b3      	b.n	800dd3a <UART_AdvFeatureConfig+0x12a>
 800ddd2:	bf00      	nop
 800ddd4:	40011000 	.word	0x40011000
 800ddd8:	40004400 	.word	0x40004400
 800dddc:	40004800 	.word	0x40004800
 800dde0:	40011400 	.word	0x40011400
 800dde4:	08024c60 	.word	0x08024c60

0800dde8 <UART_WaitOnFlagUntilTimeout>:
{
 800dde8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ddec:	9d08      	ldr	r5, [sp, #32]
 800ddee:	4680      	mov	r8, r0
 800ddf0:	460f      	mov	r7, r1
 800ddf2:	4616      	mov	r6, r2
 800ddf4:	4699      	mov	r9, r3
 800ddf6:	6804      	ldr	r4, [r0, #0]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ddf8:	e001      	b.n	800ddfe <UART_WaitOnFlagUntilTimeout+0x16>
    if (Timeout != HAL_MAX_DELAY)
 800ddfa:	1c68      	adds	r0, r5, #1
 800ddfc:	d10a      	bne.n	800de14 <UART_WaitOnFlagUntilTimeout+0x2c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ddfe:	69e0      	ldr	r0, [r4, #28]
 800de00:	ea37 0300 	bics.w	r3, r7, r0
 800de04:	bf0c      	ite	eq
 800de06:	2001      	moveq	r0, #1
 800de08:	2000      	movne	r0, #0
 800de0a:	42b0      	cmp	r0, r6
 800de0c:	d0f5      	beq.n	800ddfa <UART_WaitOnFlagUntilTimeout+0x12>
  return HAL_OK;
 800de0e:	2000      	movs	r0, #0
}
 800de10:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800de14:	f7f6 ff52 	bl	8004cbc <HAL_GetTick>
 800de18:	eba0 0009 	sub.w	r0, r0, r9
 800de1c:	fab5 f285 	clz	r2, r5
 800de20:	42a8      	cmp	r0, r5
 800de22:	ea4f 1252 	mov.w	r2, r2, lsr #5
 800de26:	d81e      	bhi.n	800de66 <UART_WaitOnFlagUntilTimeout+0x7e>
 800de28:	b9ea      	cbnz	r2, 800de66 <UART_WaitOnFlagUntilTimeout+0x7e>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800de2a:	f8d8 4000 	ldr.w	r4, [r8]
 800de2e:	6823      	ldr	r3, [r4, #0]
 800de30:	0759      	lsls	r1, r3, #29
 800de32:	d5e4      	bpl.n	800ddfe <UART_WaitOnFlagUntilTimeout+0x16>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800de34:	69e3      	ldr	r3, [r4, #28]
 800de36:	051b      	lsls	r3, r3, #20
 800de38:	d5e1      	bpl.n	800ddfe <UART_WaitOnFlagUntilTimeout+0x16>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800de3a:	f44f 6100 	mov.w	r1, #2048	; 0x800
          huart->gState = HAL_UART_STATE_READY;
 800de3e:	2320      	movs	r3, #32
          return HAL_TIMEOUT;
 800de40:	2003      	movs	r0, #3
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800de42:	6221      	str	r1, [r4, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800de44:	6821      	ldr	r1, [r4, #0]
 800de46:	f421 71d0 	bic.w	r1, r1, #416	; 0x1a0
 800de4a:	6021      	str	r1, [r4, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800de4c:	68a1      	ldr	r1, [r4, #8]
 800de4e:	f021 0101 	bic.w	r1, r1, #1
 800de52:	60a1      	str	r1, [r4, #8]
          huart->gState = HAL_UART_STATE_READY;
 800de54:	f8c8 3074 	str.w	r3, [r8, #116]	; 0x74
          __HAL_UNLOCK(huart);
 800de58:	f888 2070 	strb.w	r2, [r8, #112]	; 0x70
          huart->RxState = HAL_UART_STATE_READY;
 800de5c:	f8c8 3078 	str.w	r3, [r8, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800de60:	f8c8 307c 	str.w	r3, [r8, #124]	; 0x7c
          return HAL_TIMEOUT;
 800de64:	e7d4      	b.n	800de10 <UART_WaitOnFlagUntilTimeout+0x28>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800de66:	f8d8 3000 	ldr.w	r3, [r8]
        huart->gState = HAL_UART_STATE_READY;
 800de6a:	2120      	movs	r1, #32
        __HAL_UNLOCK(huart);
 800de6c:	2400      	movs	r4, #0
 800de6e:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800de70:	681a      	ldr	r2, [r3, #0]
 800de72:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800de76:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800de78:	689a      	ldr	r2, [r3, #8]
 800de7a:	f022 0201 	bic.w	r2, r2, #1
 800de7e:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 800de80:	f8c8 1074 	str.w	r1, [r8, #116]	; 0x74
        __HAL_UNLOCK(huart);
 800de84:	f888 4070 	strb.w	r4, [r8, #112]	; 0x70
        huart->RxState = HAL_UART_STATE_READY;
 800de88:	f8c8 1078 	str.w	r1, [r8, #120]	; 0x78
 800de8c:	e7c0      	b.n	800de10 <UART_WaitOnFlagUntilTimeout+0x28>
 800de8e:	bf00      	nop

0800de90 <HAL_UART_Transmit>:
{
 800de90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800de94:	461f      	mov	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 800de96:	6f43      	ldr	r3, [r0, #116]	; 0x74
{
 800de98:	b084      	sub	sp, #16
  if (huart->gState == HAL_UART_STATE_READY)
 800de9a:	2b20      	cmp	r3, #32
 800de9c:	d145      	bne.n	800df2a <HAL_UART_Transmit+0x9a>
 800de9e:	460d      	mov	r5, r1
    if ((pData == NULL) || (Size == 0U))
 800dea0:	2900      	cmp	r1, #0
 800dea2:	d046      	beq.n	800df32 <HAL_UART_Transmit+0xa2>
 800dea4:	fab2 f682 	clz	r6, r2
 800dea8:	9203      	str	r2, [sp, #12]
 800deaa:	0976      	lsrs	r6, r6, #5
 800deac:	2e00      	cmp	r6, #0
 800deae:	d140      	bne.n	800df32 <HAL_UART_Transmit+0xa2>
    __HAL_LOCK(huart);
 800deb0:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 800deb4:	4604      	mov	r4, r0
 800deb6:	2b01      	cmp	r3, #1
 800deb8:	d037      	beq.n	800df2a <HAL_UART_Transmit+0x9a>
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800deba:	2321      	movs	r3, #33	; 0x21
    __HAL_LOCK(huart);
 800debc:	2101      	movs	r1, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800debe:	67c6      	str	r6, [r0, #124]	; 0x7c
    __HAL_LOCK(huart);
 800dec0:	f880 1070 	strb.w	r1, [r0, #112]	; 0x70
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800dec4:	6743      	str	r3, [r0, #116]	; 0x74
    tickstart = HAL_GetTick();
 800dec6:	f7f6 fef9 	bl	8004cbc <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800deca:	68a3      	ldr	r3, [r4, #8]
    huart->TxXferSize  = Size;
 800decc:	9a03      	ldr	r2, [sp, #12]
    tickstart = HAL_GetTick();
 800dece:	4680      	mov	r8, r0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ded0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    huart->TxXferSize  = Size;
 800ded4:	f8a4 2050 	strh.w	r2, [r4, #80]	; 0x50
    huart->TxXferCount = Size;
 800ded8:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800dedc:	d03d      	beq.n	800df5a <HAL_UART_Transmit+0xca>
    while (huart->TxXferCount > 0U)
 800dede:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
    __HAL_UNLOCK(huart);
 800dee2:	2200      	movs	r2, #0
    while (huart->TxXferCount > 0U)
 800dee4:	b29b      	uxth	r3, r3
    __HAL_UNLOCK(huart);
 800dee6:	f884 2070 	strb.w	r2, [r4, #112]	; 0x70
    while (huart->TxXferCount > 0U)
 800deea:	b96b      	cbnz	r3, 800df08 <HAL_UART_Transmit+0x78>
 800deec:	e029      	b.n	800df42 <HAL_UART_Transmit+0xb2>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800deee:	f815 2b01 	ldrb.w	r2, [r5], #1
 800def2:	629a      	str	r2, [r3, #40]	; 0x28
      huart->TxXferCount--;
 800def4:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 800def8:	3b01      	subs	r3, #1
 800defa:	b29b      	uxth	r3, r3
 800defc:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800df00:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 800df04:	b29b      	uxth	r3, r3
 800df06:	b1e3      	cbz	r3, 800df42 <HAL_UART_Transmit+0xb2>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800df08:	9700      	str	r7, [sp, #0]
 800df0a:	4643      	mov	r3, r8
 800df0c:	2200      	movs	r2, #0
 800df0e:	2180      	movs	r1, #128	; 0x80
 800df10:	4620      	mov	r0, r4
 800df12:	f7ff ff69 	bl	800dde8 <UART_WaitOnFlagUntilTimeout>
 800df16:	b980      	cbnz	r0, 800df3a <HAL_UART_Transmit+0xaa>
 800df18:	6823      	ldr	r3, [r4, #0]
      if (pdata8bits == NULL)
 800df1a:	2d00      	cmp	r5, #0
 800df1c:	d1e7      	bne.n	800deee <HAL_UART_Transmit+0x5e>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800df1e:	f836 2b02 	ldrh.w	r2, [r6], #2
 800df22:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800df26:	629a      	str	r2, [r3, #40]	; 0x28
 800df28:	e7e4      	b.n	800def4 <HAL_UART_Transmit+0x64>
    return HAL_BUSY;
 800df2a:	2002      	movs	r0, #2
}
 800df2c:	b004      	add	sp, #16
 800df2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 800df32:	2001      	movs	r0, #1
}
 800df34:	b004      	add	sp, #16
 800df36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return HAL_TIMEOUT;
 800df3a:	2003      	movs	r0, #3
}
 800df3c:	b004      	add	sp, #16
 800df3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800df42:	9700      	str	r7, [sp, #0]
 800df44:	4643      	mov	r3, r8
 800df46:	2200      	movs	r2, #0
 800df48:	2140      	movs	r1, #64	; 0x40
 800df4a:	4620      	mov	r0, r4
 800df4c:	f7ff ff4c 	bl	800dde8 <UART_WaitOnFlagUntilTimeout>
 800df50:	2800      	cmp	r0, #0
 800df52:	d1f2      	bne.n	800df3a <HAL_UART_Transmit+0xaa>
    huart->gState = HAL_UART_STATE_READY;
 800df54:	2320      	movs	r3, #32
 800df56:	6763      	str	r3, [r4, #116]	; 0x74
    return HAL_OK;
 800df58:	e7e8      	b.n	800df2c <HAL_UART_Transmit+0x9c>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800df5a:	6923      	ldr	r3, [r4, #16]
 800df5c:	2b00      	cmp	r3, #0
 800df5e:	d1be      	bne.n	800dede <HAL_UART_Transmit+0x4e>
 800df60:	462e      	mov	r6, r5
      pdata8bits  = NULL;
 800df62:	461d      	mov	r5, r3
 800df64:	e7bb      	b.n	800dede <HAL_UART_Transmit+0x4e>
 800df66:	bf00      	nop

0800df68 <UART_CheckIdleState>:
{
 800df68:	b570      	push	{r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800df6a:	2500      	movs	r5, #0
{
 800df6c:	4604      	mov	r4, r0
 800df6e:	b082      	sub	sp, #8
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800df70:	67c5      	str	r5, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 800df72:	f7f6 fea3 	bl	8004cbc <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800df76:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800df78:	4606      	mov	r6, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800df7a:	681a      	ldr	r2, [r3, #0]
 800df7c:	0712      	lsls	r2, r2, #28
 800df7e:	d40b      	bmi.n	800df98 <UART_CheckIdleState+0x30>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800df80:	681b      	ldr	r3, [r3, #0]
 800df82:	075b      	lsls	r3, r3, #29
 800df84:	d417      	bmi.n	800dfb6 <UART_CheckIdleState+0x4e>
  __HAL_UNLOCK(huart);
 800df86:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 800df88:	2220      	movs	r2, #32
  return HAL_OK;
 800df8a:	4618      	mov	r0, r3
  huart->gState = HAL_UART_STATE_READY;
 800df8c:	6762      	str	r2, [r4, #116]	; 0x74
  __HAL_UNLOCK(huart);
 800df8e:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
  huart->RxState = HAL_UART_STATE_READY;
 800df92:	67a2      	str	r2, [r4, #120]	; 0x78
}
 800df94:	b002      	add	sp, #8
 800df96:	bd70      	pop	{r4, r5, r6, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800df98:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
 800df9c:	462a      	mov	r2, r5
 800df9e:	4633      	mov	r3, r6
 800dfa0:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800dfa4:	9000      	str	r0, [sp, #0]
 800dfa6:	4620      	mov	r0, r4
 800dfa8:	f7ff ff1e 	bl	800dde8 <UART_WaitOnFlagUntilTimeout>
 800dfac:	b978      	cbnz	r0, 800dfce <UART_CheckIdleState+0x66>
 800dfae:	6823      	ldr	r3, [r4, #0]
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800dfb0:	681b      	ldr	r3, [r3, #0]
 800dfb2:	075b      	lsls	r3, r3, #29
 800dfb4:	d5e7      	bpl.n	800df86 <UART_CheckIdleState+0x1e>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800dfb6:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
 800dfba:	4633      	mov	r3, r6
 800dfbc:	2200      	movs	r2, #0
 800dfbe:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800dfc2:	9000      	str	r0, [sp, #0]
 800dfc4:	4620      	mov	r0, r4
 800dfc6:	f7ff ff0f 	bl	800dde8 <UART_WaitOnFlagUntilTimeout>
 800dfca:	2800      	cmp	r0, #0
 800dfcc:	d0db      	beq.n	800df86 <UART_CheckIdleState+0x1e>
      return HAL_TIMEOUT;
 800dfce:	2003      	movs	r0, #3
}
 800dfd0:	b002      	add	sp, #8
 800dfd2:	bd70      	pop	{r4, r5, r6, pc}

0800dfd4 <HAL_UART_Init>:
  if (huart == NULL)
 800dfd4:	2800      	cmp	r0, #0
 800dfd6:	d06c      	beq.n	800e0b2 <HAL_UART_Init+0xde>
 800dfd8:	6802      	ldr	r2, [r0, #0]
 800dfda:	493a      	ldr	r1, [pc, #232]	; (800e0c4 <HAL_UART_Init+0xf0>)
{
 800dfdc:	b538      	push	{r3, r4, r5, lr}
 800dfde:	4b3a      	ldr	r3, [pc, #232]	; (800e0c8 <HAL_UART_Init+0xf4>)
 800dfe0:	4604      	mov	r4, r0
 800dfe2:	483a      	ldr	r0, [pc, #232]	; (800e0cc <HAL_UART_Init+0xf8>)
 800dfe4:	4d3a      	ldr	r5, [pc, #232]	; (800e0d0 <HAL_UART_Init+0xfc>)
 800dfe6:	429a      	cmp	r2, r3
 800dfe8:	bf18      	it	ne
 800dfea:	4282      	cmpne	r2, r0
 800dfec:	f5a0 6040 	sub.w	r0, r0, #3072	; 0xc00
 800dff0:	bf14      	ite	ne
 800dff2:	2301      	movne	r3, #1
 800dff4:	2300      	moveq	r3, #0
 800dff6:	428a      	cmp	r2, r1
 800dff8:	bf0c      	ite	eq
 800dffa:	2300      	moveq	r3, #0
 800dffc:	f003 0301 	andne.w	r3, r3, #1
 800e000:	f5a1 6180 	sub.w	r1, r1, #1024	; 0x400
 800e004:	42aa      	cmp	r2, r5
 800e006:	bf0c      	ite	eq
 800e008:	2300      	moveq	r3, #0
 800e00a:	f003 0301 	andne.w	r3, r3, #1
 800e00e:	f5a5 4518 	sub.w	r5, r5, #38912	; 0x9800
 800e012:	4282      	cmp	r2, r0
 800e014:	bf0c      	ite	eq
 800e016:	2300      	moveq	r3, #0
 800e018:	f003 0301 	andne.w	r3, r3, #1
 800e01c:	f500 5060 	add.w	r0, r0, #14336	; 0x3800
 800e020:	428a      	cmp	r2, r1
 800e022:	bf0c      	ite	eq
 800e024:	2300      	moveq	r3, #0
 800e026:	f003 0301 	andne.w	r3, r3, #1
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 800e02a:	69a1      	ldr	r1, [r4, #24]
 800e02c:	42aa      	cmp	r2, r5
 800e02e:	bf0c      	ite	eq
 800e030:	2300      	moveq	r3, #0
 800e032:	f003 0301 	andne.w	r3, r3, #1
 800e036:	4282      	cmp	r2, r0
 800e038:	bf0c      	ite	eq
 800e03a:	2300      	moveq	r3, #0
 800e03c:	f003 0301 	andne.w	r3, r3, #1
 800e040:	bb19      	cbnz	r1, 800e08a <HAL_UART_Init+0xb6>
    assert_param(IS_UART_INSTANCE(huart->Instance));
 800e042:	2b00      	cmp	r3, #0
 800e044:	d137      	bne.n	800e0b6 <HAL_UART_Init+0xe2>
  if (huart->gState == HAL_UART_STATE_RESET)
 800e046:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800e048:	b34b      	cbz	r3, 800e09e <HAL_UART_Init+0xca>
  __HAL_UART_DISABLE(huart);
 800e04a:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800e04c:	2324      	movs	r3, #36	; 0x24
  if (UART_SetConfig(huart) == HAL_ERROR)
 800e04e:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 800e050:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 800e052:	6813      	ldr	r3, [r2, #0]
 800e054:	f023 0301 	bic.w	r3, r3, #1
 800e058:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800e05a:	f7ff fbeb 	bl	800d834 <UART_SetConfig>
 800e05e:	2801      	cmp	r0, #1
 800e060:	d01b      	beq.n	800e09a <HAL_UART_Init+0xc6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800e062:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e064:	bb0b      	cbnz	r3, 800e0aa <HAL_UART_Init+0xd6>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e066:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 800e068:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e06a:	685a      	ldr	r2, [r3, #4]
 800e06c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800e070:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800e072:	689a      	ldr	r2, [r3, #8]
 800e074:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800e078:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800e07a:	681a      	ldr	r2, [r3, #0]
 800e07c:	f042 0201 	orr.w	r2, r2, #1
 800e080:	601a      	str	r2, [r3, #0]
}
 800e082:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  return (UART_CheckIdleState(huart));
 800e086:	f7ff bf6f 	b.w	800df68 <UART_CheckIdleState>
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 800e08a:	2b00      	cmp	r3, #0
 800e08c:	d0db      	beq.n	800e046 <HAL_UART_Init+0x72>
 800e08e:	f44f 7195 	mov.w	r1, #298	; 0x12a
 800e092:	4810      	ldr	r0, [pc, #64]	; (800e0d4 <HAL_UART_Init+0x100>)
 800e094:	f7f4 fb8e 	bl	80027b4 <assert_failed>
 800e098:	e7d5      	b.n	800e046 <HAL_UART_Init+0x72>
}
 800e09a:	2001      	movs	r0, #1
 800e09c:	bd38      	pop	{r3, r4, r5, pc}
    huart->Lock = HAL_UNLOCKED;
 800e09e:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
    HAL_UART_MspInit(huart);
 800e0a2:	4620      	mov	r0, r4
 800e0a4:	f7f5 fda0 	bl	8003be8 <HAL_UART_MspInit>
 800e0a8:	e7cf      	b.n	800e04a <HAL_UART_Init+0x76>
    UART_AdvFeatureConfig(huart);
 800e0aa:	4620      	mov	r0, r4
 800e0ac:	f7ff fdb0 	bl	800dc10 <UART_AdvFeatureConfig>
 800e0b0:	e7d9      	b.n	800e066 <HAL_UART_Init+0x92>
}
 800e0b2:	2001      	movs	r0, #1
 800e0b4:	4770      	bx	lr
    assert_param(IS_UART_INSTANCE(huart->Instance));
 800e0b6:	f240 112f 	movw	r1, #303	; 0x12f
 800e0ba:	4806      	ldr	r0, [pc, #24]	; (800e0d4 <HAL_UART_Init+0x100>)
 800e0bc:	f7f4 fb7a 	bl	80027b4 <assert_failed>
 800e0c0:	e7c1      	b.n	800e046 <HAL_UART_Init+0x72>
 800e0c2:	bf00      	nop
 800e0c4:	40004c00 	.word	0x40004c00
 800e0c8:	40011400 	.word	0x40011400
 800e0cc:	40005000 	.word	0x40005000
 800e0d0:	40011000 	.word	0x40011000
 800e0d4:	08024c60 	.word	0x08024c60

0800e0d8 <HAL_MultiProcessor_Init>:
  if (huart == NULL)
 800e0d8:	2800      	cmp	r0, #0
 800e0da:	d04d      	beq.n	800e178 <HAL_MultiProcessor_Init+0xa0>
  assert_param(IS_UART_WAKEUPMETHOD(WakeUpMethod));
 800e0dc:	f432 6300 	bics.w	r3, r2, #2048	; 0x800
{
 800e0e0:	b570      	push	{r4, r5, r6, lr}
 800e0e2:	4604      	mov	r4, r0
 800e0e4:	4615      	mov	r5, r2
 800e0e6:	460e      	mov	r6, r1
  assert_param(IS_UART_WAKEUPMETHOD(WakeUpMethod));
 800e0e8:	d130      	bne.n	800e14c <HAL_MultiProcessor_Init+0x74>
  if (huart->gState == HAL_UART_STATE_RESET)
 800e0ea:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800e0ec:	b343      	cbz	r3, 800e140 <HAL_MultiProcessor_Init+0x68>
  __HAL_UART_DISABLE(huart);
 800e0ee:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800e0f0:	2324      	movs	r3, #36	; 0x24
  if (UART_SetConfig(huart) == HAL_ERROR)
 800e0f2:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 800e0f4:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 800e0f6:	6813      	ldr	r3, [r2, #0]
 800e0f8:	f023 0301 	bic.w	r3, r3, #1
 800e0fc:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800e0fe:	f7ff fb99 	bl	800d834 <UART_SetConfig>
 800e102:	2801      	cmp	r0, #1
 800e104:	d02b      	beq.n	800e15e <HAL_MultiProcessor_Init+0x86>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800e106:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e108:	2b00      	cmp	r3, #0
 800e10a:	d131      	bne.n	800e170 <HAL_MultiProcessor_Init+0x98>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e10c:	6823      	ldr	r3, [r4, #0]
  if (WakeUpMethod == UART_WAKEUPMETHOD_ADDRESSMARK)
 800e10e:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e112:	685a      	ldr	r2, [r3, #4]
 800e114:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800e118:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800e11a:	689a      	ldr	r2, [r3, #8]
 800e11c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800e120:	609a      	str	r2, [r3, #8]
  if (WakeUpMethod == UART_WAKEUPMETHOD_ADDRESSMARK)
 800e122:	d01e      	beq.n	800e162 <HAL_MultiProcessor_Init+0x8a>
  MODIFY_REG(huart->Instance->CR1, USART_CR1_WAKE, WakeUpMethod);
 800e124:	6819      	ldr	r1, [r3, #0]
  return (UART_CheckIdleState(huart));
 800e126:	4620      	mov	r0, r4
  MODIFY_REG(huart->Instance->CR1, USART_CR1_WAKE, WakeUpMethod);
 800e128:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 800e12c:	4329      	orrs	r1, r5
 800e12e:	6019      	str	r1, [r3, #0]
  __HAL_UART_ENABLE(huart);
 800e130:	681a      	ldr	r2, [r3, #0]
 800e132:	f042 0201 	orr.w	r2, r2, #1
}
 800e136:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  __HAL_UART_ENABLE(huart);
 800e13a:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 800e13c:	f7ff bf14 	b.w	800df68 <UART_CheckIdleState>
    huart->Lock = HAL_UNLOCKED;
 800e140:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
    HAL_UART_MspInit(huart);
 800e144:	4620      	mov	r0, r4
 800e146:	f7f5 fd4f 	bl	8003be8 <HAL_UART_MspInit>
 800e14a:	e7d0      	b.n	800e0ee <HAL_MultiProcessor_Init+0x16>
  assert_param(IS_UART_WAKEUPMETHOD(WakeUpMethod));
 800e14c:	f240 211b 	movw	r1, #539	; 0x21b
 800e150:	480a      	ldr	r0, [pc, #40]	; (800e17c <HAL_MultiProcessor_Init+0xa4>)
 800e152:	f7f4 fb2f 	bl	80027b4 <assert_failed>
  if (huart->gState == HAL_UART_STATE_RESET)
 800e156:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800e158:	2b00      	cmp	r3, #0
 800e15a:	d1c8      	bne.n	800e0ee <HAL_MultiProcessor_Init+0x16>
 800e15c:	e7f0      	b.n	800e140 <HAL_MultiProcessor_Init+0x68>
}
 800e15e:	2001      	movs	r0, #1
 800e160:	bd70      	pop	{r4, r5, r6, pc}
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)Address << UART_CR2_ADDRESS_LSB_POS));
 800e162:	6859      	ldr	r1, [r3, #4]
 800e164:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 800e168:	ea41 6606 	orr.w	r6, r1, r6, lsl #24
 800e16c:	605e      	str	r6, [r3, #4]
 800e16e:	e7d9      	b.n	800e124 <HAL_MultiProcessor_Init+0x4c>
    UART_AdvFeatureConfig(huart);
 800e170:	4620      	mov	r0, r4
 800e172:	f7ff fd4d 	bl	800dc10 <UART_AdvFeatureConfig>
 800e176:	e7c9      	b.n	800e10c <HAL_MultiProcessor_Init+0x34>
}
 800e178:	2001      	movs	r0, #1
 800e17a:	4770      	bx	lr
 800e17c:	08024c60 	.word	0x08024c60

0800e180 <HAL_RS485Ex_Init>:
                                   uint32_t DeassertionTime)
{
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 800e180:	2800      	cmp	r0, #0
 800e182:	f000 8092 	beq.w	800e2aa <HAL_RS485Ex_Init+0x12a>
{
 800e186:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  {
    return HAL_ERROR;
  }
  /* Check the Driver Enable UART instance */
  assert_param(IS_UART_DRIVER_ENABLE_INSTANCE(huart->Instance));
 800e18a:	4c4b      	ldr	r4, [pc, #300]	; (800e2b8 <HAL_RS485Ex_Init+0x138>)
 800e18c:	461d      	mov	r5, r3
 800e18e:	460e      	mov	r6, r1
 800e190:	6803      	ldr	r3, [r0, #0]
 800e192:	494a      	ldr	r1, [pc, #296]	; (800e2bc <HAL_RS485Ex_Init+0x13c>)
 800e194:	4617      	mov	r7, r2
 800e196:	4a4a      	ldr	r2, [pc, #296]	; (800e2c0 <HAL_RS485Ex_Init+0x140>)
 800e198:	4680      	mov	r8, r0
 800e19a:	42a3      	cmp	r3, r4
 800e19c:	bf18      	it	ne
 800e19e:	428b      	cmpne	r3, r1
 800e1a0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e1a4:	bf14      	ite	ne
 800e1a6:	2401      	movne	r4, #1
 800e1a8:	2400      	moveq	r4, #0
 800e1aa:	4293      	cmp	r3, r2
 800e1ac:	bf0c      	ite	eq
 800e1ae:	2400      	moveq	r4, #0
 800e1b0:	f004 0401 	andne.w	r4, r4, #1
 800e1b4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e1b8:	428b      	cmp	r3, r1
 800e1ba:	bf0c      	ite	eq
 800e1bc:	2400      	moveq	r4, #0
 800e1be:	f004 0401 	andne.w	r4, r4, #1
 800e1c2:	f501 4148 	add.w	r1, r1, #51200	; 0xc800
 800e1c6:	4293      	cmp	r3, r2
 800e1c8:	bf0c      	ite	eq
 800e1ca:	2400      	moveq	r4, #0
 800e1cc:	f004 0401 	andne.w	r4, r4, #1
 800e1d0:	f502 5220 	add.w	r2, r2, #10240	; 0x2800
 800e1d4:	428b      	cmp	r3, r1
 800e1d6:	bf0c      	ite	eq
 800e1d8:	2400      	moveq	r4, #0
 800e1da:	f004 0401 	andne.w	r4, r4, #1
 800e1de:	4293      	cmp	r3, r2
 800e1e0:	bf0c      	ite	eq
 800e1e2:	2400      	moveq	r4, #0
 800e1e4:	f004 0401 	andne.w	r4, r4, #1
 800e1e8:	b11c      	cbz	r4, 800e1f2 <HAL_RS485Ex_Init+0x72>
 800e1ea:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800e1ee:	4293      	cmp	r3, r2
 800e1f0:	d15d      	bne.n	800e2ae <HAL_RS485Ex_Init+0x12e>

  /* Check the Driver Enable polarity */
  assert_param(IS_UART_DE_POLARITY(Polarity));
 800e1f2:	f436 4300 	bics.w	r3, r6, #32768	; 0x8000
 800e1f6:	d14a      	bne.n	800e28e <HAL_RS485Ex_Init+0x10e>

  /* Check the Driver Enable assertion time */
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));
 800e1f8:	2f1f      	cmp	r7, #31
 800e1fa:	d841      	bhi.n	800e280 <HAL_RS485Ex_Init+0x100>

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));
 800e1fc:	2d1f      	cmp	r5, #31
 800e1fe:	d836      	bhi.n	800e26e <HAL_RS485Ex_Init+0xee>

  if (huart->gState == HAL_UART_STATE_RESET)
 800e200:	f8d8 3074 	ldr.w	r3, [r8, #116]	; 0x74
 800e204:	b36b      	cbz	r3, 800e262 <HAL_RS485Ex_Init+0xe2>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800e206:	f8d8 2000 	ldr.w	r2, [r8]
  huart->gState = HAL_UART_STATE_BUSY;
 800e20a:	2324      	movs	r3, #36	; 0x24

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800e20c:	4640      	mov	r0, r8
  huart->gState = HAL_UART_STATE_BUSY;
 800e20e:	f8c8 3074 	str.w	r3, [r8, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 800e212:	6813      	ldr	r3, [r2, #0]
 800e214:	f023 0301 	bic.w	r3, r3, #1
 800e218:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800e21a:	f7ff fb0b 	bl	800d834 <UART_SetConfig>
 800e21e:	2801      	cmp	r0, #1
 800e220:	d03c      	beq.n	800e29c <HAL_RS485Ex_Init+0x11c>
  {
    return HAL_ERROR;
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800e222:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
 800e226:	2b00      	cmp	r3, #0
 800e228:	d13b      	bne.n	800e2a2 <HAL_RS485Ex_Init+0x122>
  {
    UART_AdvFeatureConfig(huart);
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 800e22a:	f8d8 3000 	ldr.w	r3, [r8]
  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 800e22e:	042d      	lsls	r5, r5, #16
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 800e230:	4a24      	ldr	r2, [pc, #144]	; (800e2c4 <HAL_RS485Ex_Init+0x144>)

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800e232:	4640      	mov	r0, r8
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 800e234:	6899      	ldr	r1, [r3, #8]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 800e236:	ea45 5747 	orr.w	r7, r5, r7, lsl #21
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 800e23a:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 800e23e:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 800e240:	6899      	ldr	r1, [r3, #8]
 800e242:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 800e246:	430e      	orrs	r6, r1
 800e248:	609e      	str	r6, [r3, #8]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 800e24a:	6819      	ldr	r1, [r3, #0]
 800e24c:	400a      	ands	r2, r1
 800e24e:	4317      	orrs	r7, r2
 800e250:	601f      	str	r7, [r3, #0]
  __HAL_UART_ENABLE(huart);
 800e252:	681a      	ldr	r2, [r3, #0]
 800e254:	f042 0201 	orr.w	r2, r2, #1
}
 800e258:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_UART_ENABLE(huart);
 800e25c:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 800e25e:	f7ff be83 	b.w	800df68 <UART_CheckIdleState>
    huart->Lock = HAL_UNLOCKED;
 800e262:	f888 3070 	strb.w	r3, [r8, #112]	; 0x70
    HAL_UART_MspInit(huart);
 800e266:	4640      	mov	r0, r8
 800e268:	f7f5 fcbe 	bl	8003be8 <HAL_UART_MspInit>
 800e26c:	e7cb      	b.n	800e206 <HAL_RS485Ex_Init+0x86>
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));
 800e26e:	21aa      	movs	r1, #170	; 0xaa
 800e270:	4815      	ldr	r0, [pc, #84]	; (800e2c8 <HAL_RS485Ex_Init+0x148>)
 800e272:	f7f4 fa9f 	bl	80027b4 <assert_failed>
  if (huart->gState == HAL_UART_STATE_RESET)
 800e276:	f8d8 3074 	ldr.w	r3, [r8, #116]	; 0x74
 800e27a:	2b00      	cmp	r3, #0
 800e27c:	d1c3      	bne.n	800e206 <HAL_RS485Ex_Init+0x86>
 800e27e:	e7f0      	b.n	800e262 <HAL_RS485Ex_Init+0xe2>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));
 800e280:	21a7      	movs	r1, #167	; 0xa7
 800e282:	4811      	ldr	r0, [pc, #68]	; (800e2c8 <HAL_RS485Ex_Init+0x148>)
 800e284:	f7f4 fa96 	bl	80027b4 <assert_failed>
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));
 800e288:	2d1f      	cmp	r5, #31
 800e28a:	d9b9      	bls.n	800e200 <HAL_RS485Ex_Init+0x80>
 800e28c:	e7ef      	b.n	800e26e <HAL_RS485Ex_Init+0xee>
  assert_param(IS_UART_DE_POLARITY(Polarity));
 800e28e:	21a4      	movs	r1, #164	; 0xa4
 800e290:	480d      	ldr	r0, [pc, #52]	; (800e2c8 <HAL_RS485Ex_Init+0x148>)
 800e292:	f7f4 fa8f 	bl	80027b4 <assert_failed>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));
 800e296:	2f1f      	cmp	r7, #31
 800e298:	d9b0      	bls.n	800e1fc <HAL_RS485Ex_Init+0x7c>
 800e29a:	e7f1      	b.n	800e280 <HAL_RS485Ex_Init+0x100>
}
 800e29c:	2001      	movs	r0, #1
 800e29e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    UART_AdvFeatureConfig(huart);
 800e2a2:	4640      	mov	r0, r8
 800e2a4:	f7ff fcb4 	bl	800dc10 <UART_AdvFeatureConfig>
 800e2a8:	e7bf      	b.n	800e22a <HAL_RS485Ex_Init+0xaa>
}
 800e2aa:	2001      	movs	r0, #1
 800e2ac:	4770      	bx	lr
  assert_param(IS_UART_DRIVER_ENABLE_INSTANCE(huart->Instance));
 800e2ae:	21a1      	movs	r1, #161	; 0xa1
 800e2b0:	4805      	ldr	r0, [pc, #20]	; (800e2c8 <HAL_RS485Ex_Init+0x148>)
 800e2b2:	f7f4 fa7f 	bl	80027b4 <assert_failed>
 800e2b6:	e79c      	b.n	800e1f2 <HAL_RS485Ex_Init+0x72>
 800e2b8:	40011000 	.word	0x40011000
 800e2bc:	40004400 	.word	0x40004400
 800e2c0:	40004800 	.word	0x40004800
 800e2c4:	fc00ffff 	.word	0xfc00ffff
 800e2c8:	08024c9c 	.word	0x08024c9c

0800e2cc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800e2cc:	4b0b      	ldr	r3, [pc, #44]	; (800e2fc <USB_CoreReset+0x30>)
 800e2ce:	e001      	b.n	800e2d4 <USB_CoreReset+0x8>
  uint32_t count = 0U;

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800e2d0:	3b01      	subs	r3, #1
 800e2d2:	d010      	beq.n	800e2f6 <USB_CoreReset+0x2a>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800e2d4:	6902      	ldr	r2, [r0, #16]
 800e2d6:	2a00      	cmp	r2, #0
 800e2d8:	dafa      	bge.n	800e2d0 <USB_CoreReset+0x4>

  /* Core Soft Reset */
  count = 0U;
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800e2da:	6903      	ldr	r3, [r0, #16]
 800e2dc:	4a07      	ldr	r2, [pc, #28]	; (800e2fc <USB_CoreReset+0x30>)
 800e2de:	f043 0301 	orr.w	r3, r3, #1
 800e2e2:	6103      	str	r3, [r0, #16]
 800e2e4:	e001      	b.n	800e2ea <USB_CoreReset+0x1e>

  do
  {
    if (++count > 200000U)
 800e2e6:	3a01      	subs	r2, #1
 800e2e8:	d005      	beq.n	800e2f6 <USB_CoreReset+0x2a>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800e2ea:	6903      	ldr	r3, [r0, #16]
 800e2ec:	f013 0301 	ands.w	r3, r3, #1
 800e2f0:	d1f9      	bne.n	800e2e6 <USB_CoreReset+0x1a>

  return HAL_OK;
 800e2f2:	4618      	mov	r0, r3
}
 800e2f4:	4770      	bx	lr
      return HAL_TIMEOUT;
 800e2f6:	2003      	movs	r0, #3
 800e2f8:	4770      	bx	lr
 800e2fa:	bf00      	nop
 800e2fc:	00030d40 	.word	0x00030d40

0800e300 <USB_CoreInit>:
{
 800e300:	b084      	sub	sp, #16
 800e302:	b538      	push	{r3, r4, r5, lr}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800e304:	9d0a      	ldr	r5, [sp, #40]	; 0x28
{
 800e306:	ac05      	add	r4, sp, #20
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800e308:	2d01      	cmp	r5, #1
{
 800e30a:	e884 000e 	stmia.w	r4, {r1, r2, r3}
 800e30e:	4601      	mov	r1, r0
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800e310:	d121      	bne.n	800e356 <USB_CoreInit+0x56>
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800e312:	6b82      	ldr	r2, [r0, #56]	; 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800e314:	4b18      	ldr	r3, [pc, #96]	; (800e378 <USB_CoreInit+0x78>)
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800e316:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
    if (cfg.use_external_vbus == 1U)
 800e31a:	9811      	ldr	r0, [sp, #68]	; 0x44
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800e31c:	638a      	str	r2, [r1, #56]	; 0x38
    if (cfg.use_external_vbus == 1U)
 800e31e:	2801      	cmp	r0, #1
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800e320:	68ca      	ldr	r2, [r1, #12]
 800e322:	ea03 0302 	and.w	r3, r3, r2
 800e326:	60cb      	str	r3, [r1, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800e328:	68cb      	ldr	r3, [r1, #12]
 800e32a:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800e32e:	60cb      	str	r3, [r1, #12]
    if (cfg.use_external_vbus == 1U)
 800e330:	d01c      	beq.n	800e36c <USB_CoreInit+0x6c>
    ret = USB_CoreReset(USBx);
 800e332:	4608      	mov	r0, r1
 800e334:	f7ff ffca 	bl	800e2cc <USB_CoreReset>
  if (cfg.dma_enable == 1U)
 800e338:	9b08      	ldr	r3, [sp, #32]
 800e33a:	2b01      	cmp	r3, #1
 800e33c:	d107      	bne.n	800e34e <USB_CoreInit+0x4e>
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800e33e:	688b      	ldr	r3, [r1, #8]
 800e340:	f043 0306 	orr.w	r3, r3, #6
 800e344:	608b      	str	r3, [r1, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800e346:	688b      	ldr	r3, [r1, #8]
 800e348:	f043 0320 	orr.w	r3, r3, #32
 800e34c:	608b      	str	r3, [r1, #8]
}
 800e34e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e352:	b004      	add	sp, #16
 800e354:	4770      	bx	lr
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800e356:	68c3      	ldr	r3, [r0, #12]
 800e358:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e35c:	60c3      	str	r3, [r0, #12]
    ret = USB_CoreReset(USBx);
 800e35e:	f7ff ffb5 	bl	800e2cc <USB_CoreReset>
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800e362:	6b8b      	ldr	r3, [r1, #56]	; 0x38
 800e364:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800e368:	638b      	str	r3, [r1, #56]	; 0x38
 800e36a:	e7e5      	b.n	800e338 <USB_CoreInit+0x38>
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800e36c:	68cb      	ldr	r3, [r1, #12]
 800e36e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e372:	60cb      	str	r3, [r1, #12]
 800e374:	e7dd      	b.n	800e332 <USB_CoreInit+0x32>
 800e376:	bf00      	nop
 800e378:	ffbdffbf 	.word	0xffbdffbf

0800e37c <USB_SetTurnaroundTime>:
  if (speed == USBD_FS_SPEED)
 800e37c:	2a02      	cmp	r2, #2
{
 800e37e:	4603      	mov	r3, r0
 800e380:	b410      	push	{r4}
  if (speed == USBD_FS_SPEED)
 800e382:	d00c      	beq.n	800e39e <USB_SetTurnaroundTime+0x22>
 800e384:	f44f 5410 	mov.w	r4, #9216	; 0x2400
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800e388:	68d9      	ldr	r1, [r3, #12]
}
 800e38a:	2000      	movs	r0, #0
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800e38c:	f421 5170 	bic.w	r1, r1, #15360	; 0x3c00
 800e390:	60d9      	str	r1, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800e392:	68da      	ldr	r2, [r3, #12]
 800e394:	4322      	orrs	r2, r4
}
 800e396:	f85d 4b04 	ldr.w	r4, [sp], #4
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800e39a:	60da      	str	r2, [r3, #12]
}
 800e39c:	4770      	bx	lr
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800e39e:	4a29      	ldr	r2, [pc, #164]	; (800e444 <USB_SetTurnaroundTime+0xc8>)
 800e3a0:	4829      	ldr	r0, [pc, #164]	; (800e448 <USB_SetTurnaroundTime+0xcc>)
 800e3a2:	440a      	add	r2, r1
 800e3a4:	4282      	cmp	r2, r0
 800e3a6:	d93a      	bls.n	800e41e <USB_SetTurnaroundTime+0xa2>
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800e3a8:	4a28      	ldr	r2, [pc, #160]	; (800e44c <USB_SetTurnaroundTime+0xd0>)
 800e3aa:	4829      	ldr	r0, [pc, #164]	; (800e450 <USB_SetTurnaroundTime+0xd4>)
 800e3ac:	440a      	add	r2, r1
 800e3ae:	4282      	cmp	r2, r0
 800e3b0:	d932      	bls.n	800e418 <USB_SetTurnaroundTime+0x9c>
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800e3b2:	4a28      	ldr	r2, [pc, #160]	; (800e454 <USB_SetTurnaroundTime+0xd8>)
 800e3b4:	4828      	ldr	r0, [pc, #160]	; (800e458 <USB_SetTurnaroundTime+0xdc>)
 800e3b6:	440a      	add	r2, r1
 800e3b8:	4282      	cmp	r2, r0
 800e3ba:	d933      	bls.n	800e424 <USB_SetTurnaroundTime+0xa8>
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800e3bc:	4a27      	ldr	r2, [pc, #156]	; (800e45c <USB_SetTurnaroundTime+0xe0>)
 800e3be:	f500 30c3 	add.w	r0, r0, #99840	; 0x18600
 800e3c2:	440a      	add	r2, r1
 800e3c4:	30a0      	adds	r0, #160	; 0xa0
 800e3c6:	4282      	cmp	r2, r0
 800e3c8:	d92f      	bls.n	800e42a <USB_SetTurnaroundTime+0xae>
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800e3ca:	4a25      	ldr	r2, [pc, #148]	; (800e460 <USB_SetTurnaroundTime+0xe4>)
 800e3cc:	4825      	ldr	r0, [pc, #148]	; (800e464 <USB_SetTurnaroundTime+0xe8>)
 800e3ce:	440a      	add	r2, r1
 800e3d0:	4282      	cmp	r2, r0
 800e3d2:	d92d      	bls.n	800e430 <USB_SetTurnaroundTime+0xb4>
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800e3d4:	4a24      	ldr	r2, [pc, #144]	; (800e468 <USB_SetTurnaroundTime+0xec>)
 800e3d6:	f500 2092 	add.w	r0, r0, #299008	; 0x49000
 800e3da:	440a      	add	r2, r1
 800e3dc:	f500 7078 	add.w	r0, r0, #992	; 0x3e0
 800e3e0:	4282      	cmp	r2, r0
 800e3e2:	d928      	bls.n	800e436 <USB_SetTurnaroundTime+0xba>
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800e3e4:	4a21      	ldr	r2, [pc, #132]	; (800e46c <USB_SetTurnaroundTime+0xf0>)
 800e3e6:	f500 20c3 	add.w	r0, r0, #399360	; 0x61800
 800e3ea:	440a      	add	r2, r1
 800e3ec:	f500 7020 	add.w	r0, r0, #640	; 0x280
 800e3f0:	4282      	cmp	r2, r0
 800e3f2:	d9c7      	bls.n	800e384 <USB_SetTurnaroundTime+0x8>
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800e3f4:	4a1e      	ldr	r2, [pc, #120]	; (800e470 <USB_SetTurnaroundTime+0xf4>)
 800e3f6:	f500 10b7 	add.w	r0, r0, #1499136	; 0x16e000
 800e3fa:	440a      	add	r2, r1
 800e3fc:	f500 7058 	add.w	r0, r0, #864	; 0x360
 800e400:	4282      	cmp	r2, r0
 800e402:	d91b      	bls.n	800e43c <USB_SetTurnaroundTime+0xc0>
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800e404:	4a1b      	ldr	r2, [pc, #108]	; (800e474 <USB_SetTurnaroundTime+0xf8>)
 800e406:	4c1c      	ldr	r4, [pc, #112]	; (800e478 <USB_SetTurnaroundTime+0xfc>)
 800e408:	440a      	add	r2, r1
 800e40a:	42a2      	cmp	r2, r4
 800e40c:	bf8c      	ite	hi
 800e40e:	f44f 54c0 	movhi.w	r4, #6144	; 0x1800
 800e412:	f44f 54e0 	movls.w	r4, #7168	; 0x1c00
 800e416:	e7b7      	b.n	800e388 <USB_SetTurnaroundTime+0xc>
 800e418:	f44f 5460 	mov.w	r4, #14336	; 0x3800
 800e41c:	e7b4      	b.n	800e388 <USB_SetTurnaroundTime+0xc>
 800e41e:	f44f 5470 	mov.w	r4, #15360	; 0x3c00
 800e422:	e7b1      	b.n	800e388 <USB_SetTurnaroundTime+0xc>
 800e424:	f44f 5450 	mov.w	r4, #13312	; 0x3400
 800e428:	e7ae      	b.n	800e388 <USB_SetTurnaroundTime+0xc>
 800e42a:	f44f 5440 	mov.w	r4, #12288	; 0x3000
 800e42e:	e7ab      	b.n	800e388 <USB_SetTurnaroundTime+0xc>
 800e430:	f44f 5430 	mov.w	r4, #11264	; 0x2c00
 800e434:	e7a8      	b.n	800e388 <USB_SetTurnaroundTime+0xc>
 800e436:	f44f 5420 	mov.w	r4, #10240	; 0x2800
 800e43a:	e7a5      	b.n	800e388 <USB_SetTurnaroundTime+0xc>
 800e43c:	f44f 5400 	mov.w	r4, #8192	; 0x2000
 800e440:	e7a2      	b.n	800e388 <USB_SetTurnaroundTime+0xc>
 800e442:	bf00      	nop
 800e444:	ff275340 	.word	0xff275340
 800e448:	000c34ff 	.word	0x000c34ff
 800e44c:	ff1b1e40 	.word	0xff1b1e40
 800e450:	000f423f 	.word	0x000f423f
 800e454:	ff0bdc00 	.word	0xff0bdc00
 800e458:	00124f7f 	.word	0x00124f7f
 800e45c:	fef98c80 	.word	0xfef98c80
 800e460:	fee5b660 	.word	0xfee5b660
 800e464:	0016e35f 	.word	0x0016e35f
 800e468:	feced300 	.word	0xfeced300
 800e46c:	feb35bc0 	.word	0xfeb35bc0
 800e470:	fe91ca00 	.word	0xfe91ca00
 800e474:	fe5954e0 	.word	0xfe5954e0
 800e478:	00419cdf 	.word	0x00419cdf

0800e47c <USB_EnableGlobalInt>:
{
 800e47c:	4602      	mov	r2, r0
}
 800e47e:	2000      	movs	r0, #0
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800e480:	6893      	ldr	r3, [r2, #8]
 800e482:	f043 0301 	orr.w	r3, r3, #1
 800e486:	6093      	str	r3, [r2, #8]
}
 800e488:	4770      	bx	lr
 800e48a:	bf00      	nop

0800e48c <USB_DisableGlobalInt>:
{
 800e48c:	4602      	mov	r2, r0
}
 800e48e:	2000      	movs	r0, #0
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800e490:	6893      	ldr	r3, [r2, #8]
 800e492:	f023 0301 	bic.w	r3, r3, #1
 800e496:	6093      	str	r3, [r2, #8]
}
 800e498:	4770      	bx	lr
 800e49a:	bf00      	nop

0800e49c <USB_SetCurrentMode>:
{
 800e49c:	b508      	push	{r3, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800e49e:	68c3      	ldr	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 800e4a0:	2901      	cmp	r1, #1
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800e4a2:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800e4a6:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 800e4a8:	d00b      	beq.n	800e4c2 <USB_SetCurrentMode+0x26>
  else if (mode == USB_DEVICE_MODE)
 800e4aa:	b941      	cbnz	r1, 800e4be <USB_SetCurrentMode+0x22>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800e4ac:	68c3      	ldr	r3, [r0, #12]
 800e4ae:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800e4b2:	60c3      	str	r3, [r0, #12]
  HAL_Delay(50U);
 800e4b4:	2032      	movs	r0, #50	; 0x32
 800e4b6:	f7f6 fc07 	bl	8004cc8 <HAL_Delay>
  return HAL_OK;
 800e4ba:	2000      	movs	r0, #0
}
 800e4bc:	bd08      	pop	{r3, pc}
    return HAL_ERROR;
 800e4be:	2001      	movs	r0, #1
}
 800e4c0:	bd08      	pop	{r3, pc}
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800e4c2:	68c3      	ldr	r3, [r0, #12]
 800e4c4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800e4c8:	60c3      	str	r3, [r0, #12]
 800e4ca:	e7f3      	b.n	800e4b4 <USB_SetCurrentMode+0x18>

0800e4cc <USB_DevInit>:
{
 800e4cc:	b084      	sub	sp, #16
 800e4ce:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  for (i = 0U; i < 15U; i++)
 800e4d2:	2400      	movs	r4, #0
{
 800e4d4:	ae08      	add	r6, sp, #32
 800e4d6:	4605      	mov	r5, r0
 800e4d8:	f8dd c034 	ldr.w	ip, [sp, #52]	; 0x34
    USBx->DIEPTXF[i] = 0U;
 800e4dc:	4620      	mov	r0, r4
{
 800e4de:	e886 000e 	stmia.w	r6, {r1, r2, r3}
 800e4e2:	9912      	ldr	r1, [sp, #72]	; 0x48
 800e4e4:	9e08      	ldr	r6, [sp, #32]
 800e4e6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    USBx->DIEPTXF[i] = 0U;
 800e4e8:	f104 0340 	add.w	r3, r4, #64	; 0x40
  for (i = 0U; i < 15U; i++)
 800e4ec:	3401      	adds	r4, #1
    USBx->DIEPTXF[i] = 0U;
 800e4ee:	eb05 0383 	add.w	r3, r5, r3, lsl #2
  for (i = 0U; i < 15U; i++)
 800e4f2:	2c0f      	cmp	r4, #15
    USBx->DIEPTXF[i] = 0U;
 800e4f4:	6058      	str	r0, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800e4f6:	d1f7      	bne.n	800e4e8 <USB_DevInit+0x1c>
 800e4f8:	f505 6700 	add.w	r7, r5, #2048	; 0x800
  if (cfg.vbus_sensing_enable == 0U)
 800e4fc:	2900      	cmp	r1, #0
 800e4fe:	f040 809e 	bne.w	800e63e <USB_DevInit+0x172>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800e502:	687b      	ldr	r3, [r7, #4]
 800e504:	f043 0302 	orr.w	r3, r3, #2
 800e508:	607b      	str	r3, [r7, #4]
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800e50a:	6bab      	ldr	r3, [r5, #56]	; 0x38
 800e50c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800e510:	63ab      	str	r3, [r5, #56]	; 0x38
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800e512:	682b      	ldr	r3, [r5, #0]
 800e514:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e518:	602b      	str	r3, [r5, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800e51a:	682b      	ldr	r3, [r5, #0]
 800e51c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e520:	602b      	str	r3, [r5, #0]
  USBx_PCGCCTL = 0U;
 800e522:	2300      	movs	r3, #0
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800e524:	f1bc 0f01 	cmp.w	ip, #1
  USBx_PCGCCTL = 0U;
 800e528:	f8c5 3e00 	str.w	r3, [r5, #3584]	; 0xe00
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800e52c:	f8d5 3800 	ldr.w	r3, [r5, #2048]	; 0x800
 800e530:	f8c5 3800 	str.w	r3, [r5, #2048]	; 0x800
  USBx_DEVICE->DCFG |= speed;
 800e534:	f8d5 3800 	ldr.w	r3, [r5, #2048]	; 0x800
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800e538:	d03b      	beq.n	800e5b2 <USB_DevInit+0xe6>
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 800e53a:	f1bc 0f03 	cmp.w	ip, #3
 800e53e:	d038      	beq.n	800e5b2 <USB_DevInit+0xe6>
  USBx_DEVICE->DCFG |= speed;
 800e540:	f043 0303 	orr.w	r3, r3, #3
 800e544:	f8c5 3800 	str.w	r3, [r5, #2048]	; 0x800
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800e548:	f44f 6284 	mov.w	r2, #1056	; 0x420
 800e54c:	4b43      	ldr	r3, [pc, #268]	; (800e65c <USB_DevInit+0x190>)
 800e54e:	612a      	str	r2, [r5, #16]
 800e550:	e001      	b.n	800e556 <USB_DevInit+0x8a>
    if (++count > 200000U)
 800e552:	3b01      	subs	r3, #1
 800e554:	d07a      	beq.n	800e64c <USB_DevInit+0x180>
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800e556:	6928      	ldr	r0, [r5, #16]
 800e558:	f010 0020 	ands.w	r0, r0, #32
 800e55c:	d1f9      	bne.n	800e552 <USB_DevInit+0x86>
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800e55e:	2210      	movs	r2, #16
 800e560:	4b3e      	ldr	r3, [pc, #248]	; (800e65c <USB_DevInit+0x190>)
 800e562:	612a      	str	r2, [r5, #16]
 800e564:	e001      	b.n	800e56a <USB_DevInit+0x9e>
    if (++count > 200000U)
 800e566:	3b01      	subs	r3, #1
 800e568:	d06e      	beq.n	800e648 <USB_DevInit+0x17c>
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800e56a:	692a      	ldr	r2, [r5, #16]
 800e56c:	06d2      	lsls	r2, r2, #27
 800e56e:	d4fa      	bmi.n	800e566 <USB_DevInit+0x9a>
  USBx_DEVICE->DIEPMSK = 0U;
 800e570:	2200      	movs	r2, #0
 800e572:	613a      	str	r2, [r7, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800e574:	617a      	str	r2, [r7, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800e576:	61fa      	str	r2, [r7, #28]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e578:	b316      	cbz	r6, 800e5c0 <USB_DevInit+0xf4>
 800e57a:	f505 6310 	add.w	r3, r5, #2304	; 0x900
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800e57e:	f04f 4890 	mov.w	r8, #1207959552	; 0x48000000
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800e582:	f04f 6900 	mov.w	r9, #134217728	; 0x8000000
      USBx_INEP(i)->DIEPCTL = 0U;
 800e586:	4694      	mov	ip, r2
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800e588:	f64f 3e7f 	movw	lr, #64383	; 0xfb7f
 800e58c:	e009      	b.n	800e5a2 <USB_DevInit+0xd6>
      USBx_INEP(i)->DIEPCTL = 0U;
 800e58e:	f8c3 c000 	str.w	ip, [r3]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e592:	3201      	adds	r2, #1
    USBx_INEP(i)->DIEPTSIZ = 0U;
 800e594:	f8c3 c010 	str.w	ip, [r3, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800e598:	f8c3 e008 	str.w	lr, [r3, #8]
 800e59c:	3320      	adds	r3, #32
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e59e:	42b2      	cmp	r2, r6
 800e5a0:	d031      	beq.n	800e606 <USB_DevInit+0x13a>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800e5a2:	681c      	ldr	r4, [r3, #0]
 800e5a4:	2c00      	cmp	r4, #0
 800e5a6:	daf2      	bge.n	800e58e <USB_DevInit+0xc2>
      if (i == 0U)
 800e5a8:	2a00      	cmp	r2, #0
 800e5aa:	d054      	beq.n	800e656 <USB_DevInit+0x18a>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800e5ac:	f8c3 8000 	str.w	r8, [r3]
 800e5b0:	e7ef      	b.n	800e592 <USB_DevInit+0xc6>
    if (cfg.speed == USBD_HS_SPEED)
 800e5b2:	2a00      	cmp	r2, #0
 800e5b4:	d0c6      	beq.n	800e544 <USB_DevInit+0x78>
  USBx_DEVICE->DCFG |= speed;
 800e5b6:	f043 0301 	orr.w	r3, r3, #1
 800e5ba:	f8c5 3800 	str.w	r3, [r5, #2048]	; 0x800
 800e5be:	e7c3      	b.n	800e548 <USB_DevInit+0x7c>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800e5c0:	693b      	ldr	r3, [r7, #16]
  USBx->GINTMSK = 0U;
 800e5c2:	2600      	movs	r6, #0
  USBx->GINTSTS = 0xBFFFFFFFU;
 800e5c4:	f06f 4480 	mvn.w	r4, #1073741824	; 0x40000000
  if (cfg.dma_enable == 0U)
 800e5c8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800e5ca:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e5ce:	613b      	str	r3, [r7, #16]
  USBx->GINTMSK = 0U;
 800e5d0:	61ae      	str	r6, [r5, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 800e5d2:	616c      	str	r4, [r5, #20]
  if (cfg.dma_enable == 0U)
 800e5d4:	b91a      	cbnz	r2, 800e5de <USB_DevInit+0x112>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800e5d6:	69ab      	ldr	r3, [r5, #24]
 800e5d8:	f043 0310 	orr.w	r3, r3, #16
 800e5dc:	61ab      	str	r3, [r5, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800e5de:	69ac      	ldr	r4, [r5, #24]
 800e5e0:	4b1f      	ldr	r3, [pc, #124]	; (800e660 <USB_DevInit+0x194>)
  if (cfg.Sof_enable != 0U)
 800e5e2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800e5e4:	4323      	orrs	r3, r4
 800e5e6:	61ab      	str	r3, [r5, #24]
  if (cfg.Sof_enable != 0U)
 800e5e8:	b11a      	cbz	r2, 800e5f2 <USB_DevInit+0x126>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800e5ea:	69ab      	ldr	r3, [r5, #24]
 800e5ec:	f043 0308 	orr.w	r3, r3, #8
 800e5f0:	61ab      	str	r3, [r5, #24]
  if (cfg.vbus_sensing_enable == 1U)
 800e5f2:	2901      	cmp	r1, #1
 800e5f4:	d103      	bne.n	800e5fe <USB_DevInit+0x132>
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800e5f6:	69aa      	ldr	r2, [r5, #24]
 800e5f8:	4b1a      	ldr	r3, [pc, #104]	; (800e664 <USB_DevInit+0x198>)
 800e5fa:	4313      	orrs	r3, r2
 800e5fc:	61ab      	str	r3, [r5, #24]
}
 800e5fe:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e602:	b004      	add	sp, #16
 800e604:	4770      	bx	lr
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e606:	2400      	movs	r4, #0
 800e608:	f505 6330 	add.w	r3, r5, #2816	; 0xb00
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800e60c:	f04f 4890 	mov.w	r8, #1207959552	; 0x48000000
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800e610:	f04f 6900 	mov.w	r9, #134217728	; 0x8000000
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800e614:	46a4      	mov	ip, r4
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800e616:	f64f 3e7f 	movw	lr, #64383	; 0xfb7f
 800e61a:	e009      	b.n	800e630 <USB_DevInit+0x164>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800e61c:	f8c3 c000 	str.w	ip, [r3]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e620:	3401      	adds	r4, #1
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800e622:	f8c3 c010 	str.w	ip, [r3, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800e626:	f8c3 e008 	str.w	lr, [r3, #8]
 800e62a:	3320      	adds	r3, #32
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e62c:	4294      	cmp	r4, r2
 800e62e:	d0c7      	beq.n	800e5c0 <USB_DevInit+0xf4>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800e630:	681e      	ldr	r6, [r3, #0]
 800e632:	2e00      	cmp	r6, #0
 800e634:	daf2      	bge.n	800e61c <USB_DevInit+0x150>
      if (i == 0U)
 800e636:	b15c      	cbz	r4, 800e650 <USB_DevInit+0x184>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800e638:	f8c3 8000 	str.w	r8, [r3]
 800e63c:	e7f0      	b.n	800e620 <USB_DevInit+0x154>
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800e63e:	6bab      	ldr	r3, [r5, #56]	; 0x38
 800e640:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800e644:	63ab      	str	r3, [r5, #56]	; 0x38
 800e646:	e76c      	b.n	800e522 <USB_DevInit+0x56>
    ret = HAL_ERROR;
 800e648:	2001      	movs	r0, #1
 800e64a:	e791      	b.n	800e570 <USB_DevInit+0xa4>
    ret = HAL_ERROR;
 800e64c:	2001      	movs	r0, #1
 800e64e:	e786      	b.n	800e55e <USB_DevInit+0x92>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800e650:	f8c3 9000 	str.w	r9, [r3]
 800e654:	e7e4      	b.n	800e620 <USB_DevInit+0x154>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800e656:	f8c3 9000 	str.w	r9, [r3]
 800e65a:	e79a      	b.n	800e592 <USB_DevInit+0xc6>
 800e65c:	00030d40 	.word	0x00030d40
 800e660:	803c3800 	.word	0x803c3800
 800e664:	40000004 	.word	0x40000004

0800e668 <USB_FlushTxFifo>:
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800e668:	0189      	lsls	r1, r1, #6
 800e66a:	4a07      	ldr	r2, [pc, #28]	; (800e688 <USB_FlushTxFifo+0x20>)
 800e66c:	f041 0120 	orr.w	r1, r1, #32
 800e670:	6101      	str	r1, [r0, #16]
 800e672:	e001      	b.n	800e678 <USB_FlushTxFifo+0x10>
    if (++count > 200000U)
 800e674:	3a01      	subs	r2, #1
 800e676:	d005      	beq.n	800e684 <USB_FlushTxFifo+0x1c>
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800e678:	6903      	ldr	r3, [r0, #16]
 800e67a:	f013 0320 	ands.w	r3, r3, #32
 800e67e:	d1f9      	bne.n	800e674 <USB_FlushTxFifo+0xc>
  return HAL_OK;
 800e680:	4618      	mov	r0, r3
 800e682:	4770      	bx	lr
      return HAL_TIMEOUT;
 800e684:	2003      	movs	r0, #3
}
 800e686:	4770      	bx	lr
 800e688:	00030d40 	.word	0x00030d40

0800e68c <USB_GetDevSpeed>:
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800e68c:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800e690:	f013 0006 	ands.w	r0, r3, #6
 800e694:	d004      	beq.n	800e6a0 <USB_GetDevSpeed+0x14>
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800e696:	f013 0f02 	tst.w	r3, #2
    speed = 0xFU;
 800e69a:	bf14      	ite	ne
 800e69c:	2002      	movne	r0, #2
 800e69e:	200f      	moveq	r0, #15
}
 800e6a0:	4770      	bx	lr
 800e6a2:	bf00      	nop

0800e6a4 <USB_ActivateEndpoint>:
{
 800e6a4:	b470      	push	{r4, r5, r6}
  uint32_t epnum = (uint32_t)ep->num;
 800e6a6:	780a      	ldrb	r2, [r1, #0]
 800e6a8:	2301      	movs	r3, #1
  if (ep->is_in == 1U)
 800e6aa:	784d      	ldrb	r5, [r1, #1]
 800e6ac:	f500 6400 	add.w	r4, r0, #2048	; 0x800
 800e6b0:	f002 060f 	and.w	r6, r2, #15
 800e6b4:	eb00 1042 	add.w	r0, r0, r2, lsl #5
 800e6b8:	2d01      	cmp	r5, #1
 800e6ba:	fa03 f306 	lsl.w	r3, r3, r6
 800e6be:	d017      	beq.n	800e6f0 <USB_ActivateEndpoint+0x4c>
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800e6c0:	69e2      	ldr	r2, [r4, #28]
 800e6c2:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 800e6c6:	61e3      	str	r3, [r4, #28]
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800e6c8:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800e6cc:	041b      	lsls	r3, r3, #16
 800e6ce:	d40c      	bmi.n	800e6ea <USB_ActivateEndpoint+0x46>
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800e6d0:	688a      	ldr	r2, [r1, #8]
 800e6d2:	4b14      	ldr	r3, [pc, #80]	; (800e724 <USB_ActivateEndpoint+0x80>)
 800e6d4:	f3c2 020a 	ubfx	r2, r2, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800e6d8:	78cc      	ldrb	r4, [r1, #3]
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800e6da:	f8d0 1b00 	ldr.w	r1, [r0, #2816]	; 0xb00
 800e6de:	4313      	orrs	r3, r2
 800e6e0:	ea43 4384 	orr.w	r3, r3, r4, lsl #18
 800e6e4:	430b      	orrs	r3, r1
 800e6e6:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 800e6ea:	2000      	movs	r0, #0
 800e6ec:	bc70      	pop	{r4, r5, r6}
 800e6ee:	4770      	bx	lr
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800e6f0:	69e5      	ldr	r5, [r4, #28]
 800e6f2:	432b      	orrs	r3, r5
 800e6f4:	61e3      	str	r3, [r4, #28]
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800e6f6:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800e6fa:	041c      	lsls	r4, r3, #16
 800e6fc:	d4f5      	bmi.n	800e6ea <USB_ActivateEndpoint+0x46>
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800e6fe:	688c      	ldr	r4, [r1, #8]
 800e700:	4b08      	ldr	r3, [pc, #32]	; (800e724 <USB_ActivateEndpoint+0x80>)
 800e702:	f3c4 040a 	ubfx	r4, r4, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800e706:	78cd      	ldrb	r5, [r1, #3]
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800e708:	f8d0 1900 	ldr.w	r1, [r0, #2304]	; 0x900
 800e70c:	4323      	orrs	r3, r4
 800e70e:	ea43 4385 	orr.w	r3, r3, r5, lsl #18
 800e712:	ea43 5282 	orr.w	r2, r3, r2, lsl #22
 800e716:	430a      	orrs	r2, r1
}
 800e718:	bc70      	pop	{r4, r5, r6}
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800e71a:	f8c0 2900 	str.w	r2, [r0, #2304]	; 0x900
}
 800e71e:	2000      	movs	r0, #0
 800e720:	4770      	bx	lr
 800e722:	bf00      	nop
 800e724:	10008000 	.word	0x10008000

0800e728 <USB_DeactivateEndpoint>:
{
 800e728:	b410      	push	{r4}
  uint32_t epnum = (uint32_t)ep->num;
 800e72a:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800e72c:	7849      	ldrb	r1, [r1, #1]
 800e72e:	eb00 1243 	add.w	r2, r0, r3, lsl #5
 800e732:	2901      	cmp	r1, #1
 800e734:	d02a      	beq.n	800e78c <USB_DeactivateEndpoint+0x64>
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800e736:	f8d2 1b00 	ldr.w	r1, [r2, #2816]	; 0xb00
 800e73a:	2900      	cmp	r1, #0
 800e73c:	db19      	blt.n	800e772 <USB_DeactivateEndpoint+0x4a>
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800e73e:	f003 010f 	and.w	r1, r3, #15
 800e742:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800e746:	4c26      	ldr	r4, [pc, #152]	; (800e7e0 <USB_DeactivateEndpoint+0xb8>)
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800e748:	408b      	lsls	r3, r1
 800e74a:	f8d0 183c 	ldr.w	r1, [r0, #2108]	; 0x83c
 800e74e:	43db      	mvns	r3, r3
 800e750:	4019      	ands	r1, r3
 800e752:	f8c0 183c 	str.w	r1, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800e756:	f8d0 181c 	ldr.w	r1, [r0, #2076]	; 0x81c
 800e75a:	400b      	ands	r3, r1
 800e75c:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
}
 800e760:	2000      	movs	r0, #0
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800e762:	f8d2 3b00 	ldr.w	r3, [r2, #2816]	; 0xb00
 800e766:	401c      	ands	r4, r3
 800e768:	f8c2 4b00 	str.w	r4, [r2, #2816]	; 0xb00
}
 800e76c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e770:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800e772:	f8d2 1b00 	ldr.w	r1, [r2, #2816]	; 0xb00
 800e776:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
 800e77a:	f8c2 1b00 	str.w	r1, [r2, #2816]	; 0xb00
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800e77e:	f8d2 1b00 	ldr.w	r1, [r2, #2816]	; 0xb00
 800e782:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 800e786:	f8c2 1b00 	str.w	r1, [r2, #2816]	; 0xb00
 800e78a:	e7d8      	b.n	800e73e <USB_DeactivateEndpoint+0x16>
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800e78c:	f8d2 1900 	ldr.w	r1, [r2, #2304]	; 0x900
 800e790:	2900      	cmp	r1, #0
 800e792:	da0b      	bge.n	800e7ac <USB_DeactivateEndpoint+0x84>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800e794:	f8d2 1900 	ldr.w	r1, [r2, #2304]	; 0x900
 800e798:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
 800e79c:	f8c2 1900 	str.w	r1, [r2, #2304]	; 0x900
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800e7a0:	f8d2 1900 	ldr.w	r1, [r2, #2304]	; 0x900
 800e7a4:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 800e7a8:	f8c2 1900 	str.w	r1, [r2, #2304]	; 0x900
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800e7ac:	f003 040f 	and.w	r4, r3, #15
 800e7b0:	2301      	movs	r3, #1
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800e7b2:	490c      	ldr	r1, [pc, #48]	; (800e7e4 <USB_DeactivateEndpoint+0xbc>)
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800e7b4:	40a3      	lsls	r3, r4
 800e7b6:	f8d0 483c 	ldr.w	r4, [r0, #2108]	; 0x83c
 800e7ba:	43db      	mvns	r3, r3
 800e7bc:	401c      	ands	r4, r3
 800e7be:	f8c0 483c 	str.w	r4, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800e7c2:	f8d0 481c 	ldr.w	r4, [r0, #2076]	; 0x81c
 800e7c6:	4023      	ands	r3, r4
}
 800e7c8:	f85d 4b04 	ldr.w	r4, [sp], #4
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800e7cc:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
}
 800e7d0:	2000      	movs	r0, #0
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800e7d2:	f8d2 3900 	ldr.w	r3, [r2, #2304]	; 0x900
 800e7d6:	4019      	ands	r1, r3
 800e7d8:	f8c2 1900 	str.w	r1, [r2, #2304]	; 0x900
}
 800e7dc:	4770      	bx	lr
 800e7de:	bf00      	nop
 800e7e0:	eff37800 	.word	0xeff37800
 800e7e4:	ec337800 	.word	0xec337800

0800e7e8 <USB_EPStartXfer>:
{
 800e7e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if (ep->is_in == 1U)
 800e7ec:	784f      	ldrb	r7, [r1, #1]
 800e7ee:	780b      	ldrb	r3, [r1, #0]
 800e7f0:	2f01      	cmp	r7, #1
 800e7f2:	694c      	ldr	r4, [r1, #20]
 800e7f4:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 800e7f8:	78ce      	ldrb	r6, [r1, #3]
 800e7fa:	d055      	beq.n	800e8a8 <USB_EPStartXfer+0xc0>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800e7fc:	f503 6730 	add.w	r7, r3, #2816	; 0xb00
 800e800:	f8df e208 	ldr.w	lr, [pc, #520]	; 800ea0c <USB_EPStartXfer+0x224>
 800e804:	f8d7 c010 	ldr.w	ip, [r7, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800e808:	4d7e      	ldr	r5, [pc, #504]	; (800ea04 <USB_EPStartXfer+0x21c>)
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800e80a:	ea0c 0e0e 	and.w	lr, ip, lr
 800e80e:	f8d1 c008 	ldr.w	ip, [r1, #8]
 800e812:	f8c7 e010 	str.w	lr, [r7, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800e816:	f8d7 e010 	ldr.w	lr, [r7, #16]
 800e81a:	ea0e 0505 	and.w	r5, lr, r5
 800e81e:	613d      	str	r5, [r7, #16]
    if (ep->xfer_len == 0U)
 800e820:	b38c      	cbz	r4, 800e886 <USB_EPStartXfer+0x9e>
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800e822:	eb04 050c 	add.w	r5, r4, ip
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800e826:	4c78      	ldr	r4, [pc, #480]	; (800ea08 <USB_EPStartXfer+0x220>)
 800e828:	f8d7 8010 	ldr.w	r8, [r7, #16]
    if (dma == 1U)
 800e82c:	2a01      	cmp	r2, #1
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800e82e:	f105 35ff 	add.w	r5, r5, #4294967295
 800e832:	fbb5 f5fc 	udiv	r5, r5, ip
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800e836:	ea04 4ec5 	and.w	lr, r4, r5, lsl #19
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800e83a:	b2ad      	uxth	r5, r5
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800e83c:	ea4e 0e08 	orr.w	lr, lr, r8
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800e840:	fb0c f405 	mul.w	r4, ip, r5
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800e844:	f8c7 e010 	str.w	lr, [r7, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800e848:	693d      	ldr	r5, [r7, #16]
 800e84a:	f3c4 0412 	ubfx	r4, r4, #0, #19
 800e84e:	ea44 0405 	orr.w	r4, r4, r5
 800e852:	613c      	str	r4, [r7, #16]
    if (dma == 1U)
 800e854:	d023      	beq.n	800e89e <USB_EPStartXfer+0xb6>
    if (ep->type == EP_TYPE_ISOC)
 800e856:	2e01      	cmp	r6, #1
 800e858:	d10c      	bne.n	800e874 <USB_EPStartXfer+0x8c>
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800e85a:	f8d0 2808 	ldr.w	r2, [r0, #2056]	; 0x808
 800e85e:	f412 7f80 	tst.w	r2, #256	; 0x100
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800e862:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	; 0xb00
 800e866:	bf0c      	ite	eq
 800e868:	f042 5200 	orreq.w	r2, r2, #536870912	; 0x20000000
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800e86c:	f042 5280 	orrne.w	r2, r2, #268435456	; 0x10000000
 800e870:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800e874:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	; 0xb00
 800e878:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 800e87c:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
}
 800e880:	2000      	movs	r0, #0
 800e882:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800e886:	693d      	ldr	r5, [r7, #16]
 800e888:	f3cc 0412 	ubfx	r4, ip, #0, #19
    if (dma == 1U)
 800e88c:	2a01      	cmp	r2, #1
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800e88e:	ea44 0405 	orr.w	r4, r4, r5
 800e892:	613c      	str	r4, [r7, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800e894:	693c      	ldr	r4, [r7, #16]
 800e896:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 800e89a:	613c      	str	r4, [r7, #16]
    if (dma == 1U)
 800e89c:	d1db      	bne.n	800e856 <USB_EPStartXfer+0x6e>
      if ((uint32_t)ep->xfer_buff != 0U)
 800e89e:	68ca      	ldr	r2, [r1, #12]
 800e8a0:	2a00      	cmp	r2, #0
 800e8a2:	d0d8      	beq.n	800e856 <USB_EPStartXfer+0x6e>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800e8a4:	617a      	str	r2, [r7, #20]
 800e8a6:	e7d6      	b.n	800e856 <USB_EPStartXfer+0x6e>
 800e8a8:	f503 6510 	add.w	r5, r3, #2304	; 0x900
    if (ep->xfer_len == 0U)
 800e8ac:	b3ec      	cbz	r4, 800e92a <USB_EPStartXfer+0x142>
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800e8ae:	f8d1 8008 	ldr.w	r8, [r1, #8]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800e8b2:	f3c4 0c12 	ubfx	ip, r4, #0, #19
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800e8b6:	f8d5 9010 	ldr.w	r9, [r5, #16]
      if (ep->type == EP_TYPE_ISOC)
 800e8ba:	2e01      	cmp	r6, #1
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800e8bc:	eb08 0e04 	add.w	lr, r8, r4
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800e8c0:	f8df a148 	ldr.w	sl, [pc, #328]	; 800ea0c <USB_EPStartXfer+0x224>
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800e8c4:	f10e 3eff 	add.w	lr, lr, #4294967295
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800e8c8:	ea09 0a0a 	and.w	sl, r9, sl
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800e8cc:	f8df 9134 	ldr.w	r9, [pc, #308]	; 800ea04 <USB_EPStartXfer+0x21c>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800e8d0:	f8c5 a010 	str.w	sl, [r5, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800e8d4:	f8d5 a010 	ldr.w	sl, [r5, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800e8d8:	fbbe f8f8 	udiv	r8, lr, r8
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800e8dc:	ea0a 0909 	and.w	r9, sl, r9
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800e8e0:	f8df e124 	ldr.w	lr, [pc, #292]	; 800ea08 <USB_EPStartXfer+0x220>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800e8e4:	f8c5 9010 	str.w	r9, [r5, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800e8e8:	ea0e 4ec8 	and.w	lr, lr, r8, lsl #19
 800e8ec:	f8d5 8010 	ldr.w	r8, [r5, #16]
 800e8f0:	ea4e 0e08 	orr.w	lr, lr, r8
 800e8f4:	f8c5 e010 	str.w	lr, [r5, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800e8f8:	f8d5 e010 	ldr.w	lr, [r5, #16]
 800e8fc:	ea4c 0c0e 	orr.w	ip, ip, lr
 800e900:	f8c5 c010 	str.w	ip, [r5, #16]
      if (ep->type == EP_TYPE_ISOC)
 800e904:	d052      	beq.n	800e9ac <USB_EPStartXfer+0x1c4>
    if (dma == 1U)
 800e906:	2a01      	cmp	r2, #1
 800e908:	d05a      	beq.n	800e9c0 <USB_EPStartXfer+0x1d8>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800e90a:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
 800e90e:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 800e912:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800e916:	780b      	ldrb	r3, [r1, #0]
 800e918:	f8d0 2834 	ldr.w	r2, [r0, #2100]	; 0x834
 800e91c:	f003 030f 	and.w	r3, r3, #15
 800e920:	409f      	lsls	r7, r3
 800e922:	4317      	orrs	r7, r2
 800e924:	f8c0 7834 	str.w	r7, [r0, #2100]	; 0x834
 800e928:	e7aa      	b.n	800e880 <USB_EPStartXfer+0x98>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800e92a:	f8d5 e010 	ldr.w	lr, [r5, #16]
    if (dma == 1U)
 800e92e:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800e930:	f8df c0d0 	ldr.w	ip, [pc, #208]	; 800ea04 <USB_EPStartXfer+0x21c>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800e934:	4f35      	ldr	r7, [pc, #212]	; (800ea0c <USB_EPStartXfer+0x224>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800e936:	ea0e 0c0c 	and.w	ip, lr, ip
 800e93a:	f8c5 c010 	str.w	ip, [r5, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800e93e:	f8d5 c010 	ldr.w	ip, [r5, #16]
 800e942:	f44c 2c00 	orr.w	ip, ip, #524288	; 0x80000
 800e946:	f8c5 c010 	str.w	ip, [r5, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800e94a:	f8d5 c010 	ldr.w	ip, [r5, #16]
 800e94e:	ea0c 0707 	and.w	r7, ip, r7
 800e952:	612f      	str	r7, [r5, #16]
    if (dma == 1U)
 800e954:	d034      	beq.n	800e9c0 <USB_EPStartXfer+0x1d8>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800e956:	f8d3 5900 	ldr.w	r5, [r3, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 800e95a:	2e01      	cmp	r6, #1
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800e95c:	f045 4504 	orr.w	r5, r5, #2214592512	; 0x84000000
 800e960:	f8c3 5900 	str.w	r5, [r3, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 800e964:	d18c      	bne.n	800e880 <USB_EPStartXfer+0x98>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800e966:	f8d0 5808 	ldr.w	r5, [r0, #2056]	; 0x808
 800e96a:	f415 7f80 	tst.w	r5, #256	; 0x100
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800e96e:	f8d3 5900 	ldr.w	r5, [r3, #2304]	; 0x900
 800e972:	bf0c      	ite	eq
 800e974:	f045 5500 	orreq.w	r5, r5, #536870912	; 0x20000000
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800e978:	f045 5580 	orrne.w	r5, r5, #268435456	; 0x10000000
 800e97c:	f8c3 5900 	str.w	r5, [r3, #2304]	; 0x900
  if (dma == 0U)
 800e980:	2a00      	cmp	r2, #0
 800e982:	f47f af7d 	bne.w	800e880 <USB_EPStartXfer+0x98>
    count32b = ((uint32_t)len + 3U) / 4U;
 800e986:	b2a2      	uxth	r2, r4
 800e988:	3203      	adds	r2, #3
    for (i = 0U; i < count32b; i++)
 800e98a:	0892      	lsrs	r2, r2, #2
 800e98c:	f43f af78 	beq.w	800e880 <USB_EPStartXfer+0x98>
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800e990:	780c      	ldrb	r4, [r1, #0]
        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800e992:	68cb      	ldr	r3, [r1, #12]
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800e994:	eb00 3004 	add.w	r0, r0, r4, lsl #12
 800e998:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 800e99c:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
 800e9a0:	f853 1b04 	ldr.w	r1, [r3], #4
    for (i = 0U; i < count32b; i++)
 800e9a4:	4293      	cmp	r3, r2
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800e9a6:	6001      	str	r1, [r0, #0]
    for (i = 0U; i < count32b; i++)
 800e9a8:	d1fa      	bne.n	800e9a0 <USB_EPStartXfer+0x1b8>
 800e9aa:	e769      	b.n	800e880 <USB_EPStartXfer+0x98>
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800e9ac:	692f      	ldr	r7, [r5, #16]
    if (dma == 1U)
 800e9ae:	2a01      	cmp	r2, #1
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800e9b0:	f027 47c0 	bic.w	r7, r7, #1610612736	; 0x60000000
 800e9b4:	612f      	str	r7, [r5, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800e9b6:	692f      	ldr	r7, [r5, #16]
 800e9b8:	f047 5700 	orr.w	r7, r7, #536870912	; 0x20000000
 800e9bc:	612f      	str	r7, [r5, #16]
    if (dma == 1U)
 800e9be:	d11a      	bne.n	800e9f6 <USB_EPStartXfer+0x20e>
      if ((uint32_t)ep->dma_addr != 0U)
 800e9c0:	690a      	ldr	r2, [r1, #16]
 800e9c2:	b102      	cbz	r2, 800e9c6 <USB_EPStartXfer+0x1de>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800e9c4:	616a      	str	r2, [r5, #20]
      if (ep->type == EP_TYPE_ISOC)
 800e9c6:	2e01      	cmp	r6, #1
 800e9c8:	d10c      	bne.n	800e9e4 <USB_EPStartXfer+0x1fc>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800e9ca:	f8d0 2808 	ldr.w	r2, [r0, #2056]	; 0x808
 800e9ce:	f412 7f80 	tst.w	r2, #256	; 0x100
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800e9d2:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
 800e9d6:	bf0c      	ite	eq
 800e9d8:	f042 5200 	orreq.w	r2, r2, #536870912	; 0x20000000
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800e9dc:	f042 5280 	orrne.w	r2, r2, #268435456	; 0x10000000
 800e9e0:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800e9e4:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
}
 800e9e8:	2000      	movs	r0, #0
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800e9ea:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 800e9ee:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
}
 800e9f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800e9f6:	f8d3 5900 	ldr.w	r5, [r3, #2304]	; 0x900
 800e9fa:	f045 4504 	orr.w	r5, r5, #2214592512	; 0x84000000
 800e9fe:	f8c3 5900 	str.w	r5, [r3, #2304]	; 0x900
 800ea02:	e7b0      	b.n	800e966 <USB_EPStartXfer+0x17e>
 800ea04:	e007ffff 	.word	0xe007ffff
 800ea08:	1ff80000 	.word	0x1ff80000
 800ea0c:	fff80000 	.word	0xfff80000

0800ea10 <USB_EP0StartXfer>:
{
 800ea10:	b4f0      	push	{r4, r5, r6, r7}
  if (ep->is_in == 1U)
 800ea12:	784b      	ldrb	r3, [r1, #1]
 800ea14:	780c      	ldrb	r4, [r1, #0]
 800ea16:	2b01      	cmp	r3, #1
 800ea18:	694d      	ldr	r5, [r1, #20]
 800ea1a:	eb00 1444 	add.w	r4, r0, r4, lsl #5
 800ea1e:	d026      	beq.n	800ea6e <USB_EP0StartXfer+0x5e>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800ea20:	f504 6330 	add.w	r3, r4, #2816	; 0xb00
 800ea24:	4f3c      	ldr	r7, [pc, #240]	; (800eb18 <USB_EP0StartXfer+0x108>)
 800ea26:	6918      	ldr	r0, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800ea28:	4e3c      	ldr	r6, [pc, #240]	; (800eb1c <USB_EP0StartXfer+0x10c>)
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800ea2a:	4007      	ands	r7, r0
 800ea2c:	6888      	ldr	r0, [r1, #8]
 800ea2e:	611f      	str	r7, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800ea30:	691f      	ldr	r7, [r3, #16]
 800ea32:	403e      	ands	r6, r7
 800ea34:	611e      	str	r6, [r3, #16]
    if (ep->xfer_len > 0U)
 800ea36:	b105      	cbz	r5, 800ea3a <USB_EP0StartXfer+0x2a>
      ep->xfer_len = ep->maxpacket;
 800ea38:	6148      	str	r0, [r1, #20]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800ea3a:	691d      	ldr	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800ea3c:	f3c0 0012 	ubfx	r0, r0, #0, #19
    if (dma == 1U)
 800ea40:	2a01      	cmp	r2, #1
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800ea42:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 800ea46:	611d      	str	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800ea48:	691d      	ldr	r5, [r3, #16]
 800ea4a:	ea40 0005 	orr.w	r0, r0, r5
 800ea4e:	6118      	str	r0, [r3, #16]
    if (dma == 1U)
 800ea50:	d008      	beq.n	800ea64 <USB_EP0StartXfer+0x54>
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800ea52:	f8d4 3b00 	ldr.w	r3, [r4, #2816]	; 0xb00
 800ea56:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800ea5a:	f8c4 3b00 	str.w	r3, [r4, #2816]	; 0xb00
}
 800ea5e:	2000      	movs	r0, #0
 800ea60:	bcf0      	pop	{r4, r5, r6, r7}
 800ea62:	4770      	bx	lr
      if ((uint32_t)ep->xfer_buff != 0U)
 800ea64:	68ca      	ldr	r2, [r1, #12]
 800ea66:	2a00      	cmp	r2, #0
 800ea68:	d0f3      	beq.n	800ea52 <USB_EP0StartXfer+0x42>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800ea6a:	615a      	str	r2, [r3, #20]
 800ea6c:	e7f1      	b.n	800ea52 <USB_EP0StartXfer+0x42>
 800ea6e:	f504 6310 	add.w	r3, r4, #2304	; 0x900
    if (ep->xfer_len == 0U)
 800ea72:	2d00      	cmp	r5, #0
 800ea74:	d033      	beq.n	800eade <USB_EP0StartXfer+0xce>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ea76:	f8d3 c010 	ldr.w	ip, [r3, #16]
 800ea7a:	4f27      	ldr	r7, [pc, #156]	; (800eb18 <USB_EP0StartXfer+0x108>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ea7c:	4e27      	ldr	r6, [pc, #156]	; (800eb1c <USB_EP0StartXfer+0x10c>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ea7e:	ea0c 0707 	and.w	r7, ip, r7
      if (ep->xfer_len > ep->maxpacket)
 800ea82:	f8d1 c008 	ldr.w	ip, [r1, #8]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ea86:	611f      	str	r7, [r3, #16]
      if (ep->xfer_len > ep->maxpacket)
 800ea88:	45ac      	cmp	ip, r5
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ea8a:	691f      	ldr	r7, [r3, #16]
 800ea8c:	ea06 0607 	and.w	r6, r6, r7
 800ea90:	611e      	str	r6, [r3, #16]
      if (ep->xfer_len > ep->maxpacket)
 800ea92:	d202      	bcs.n	800ea9a <USB_EP0StartXfer+0x8a>
        ep->xfer_len = ep->maxpacket;
 800ea94:	4665      	mov	r5, ip
 800ea96:	f8c1 c014 	str.w	ip, [r1, #20]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800ea9a:	691e      	ldr	r6, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800ea9c:	f3c5 0512 	ubfx	r5, r5, #0, #19
    if (dma == 1U)
 800eaa0:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800eaa2:	f446 2600 	orr.w	r6, r6, #524288	; 0x80000
 800eaa6:	611e      	str	r6, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800eaa8:	691e      	ldr	r6, [r3, #16]
 800eaaa:	ea45 0506 	orr.w	r5, r5, r6
 800eaae:	611d      	str	r5, [r3, #16]
    if (dma == 1U)
 800eab0:	d026      	beq.n	800eb00 <USB_EP0StartXfer+0xf0>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800eab2:	f8d4 3900 	ldr.w	r3, [r4, #2304]	; 0x900
      if (ep->xfer_len > 0U)
 800eab6:	694a      	ldr	r2, [r1, #20]
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800eab8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800eabc:	f8c4 3900 	str.w	r3, [r4, #2304]	; 0x900
      if (ep->xfer_len > 0U)
 800eac0:	2a00      	cmp	r2, #0
 800eac2:	d0cc      	beq.n	800ea5e <USB_EP0StartXfer+0x4e>
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800eac4:	780a      	ldrb	r2, [r1, #0]
 800eac6:	2301      	movs	r3, #1
 800eac8:	f8d0 1834 	ldr.w	r1, [r0, #2100]	; 0x834
 800eacc:	f002 020f 	and.w	r2, r2, #15
 800ead0:	4093      	lsls	r3, r2
 800ead2:	430b      	orrs	r3, r1
}
 800ead4:	bcf0      	pop	{r4, r5, r6, r7}
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800ead6:	f8c0 3834 	str.w	r3, [r0, #2100]	; 0x834
}
 800eada:	2000      	movs	r0, #0
 800eadc:	4770      	bx	lr
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800eade:	691f      	ldr	r7, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800eae0:	f5a5 2500 	sub.w	r5, r5, #524288	; 0x80000
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800eae4:	4e0d      	ldr	r6, [pc, #52]	; (800eb1c <USB_EP0StartXfer+0x10c>)
    if (dma == 1U)
 800eae6:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800eae8:	ea06 0607 	and.w	r6, r6, r7
 800eaec:	611e      	str	r6, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800eaee:	691e      	ldr	r6, [r3, #16]
 800eaf0:	f446 2600 	orr.w	r6, r6, #524288	; 0x80000
 800eaf4:	611e      	str	r6, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800eaf6:	691e      	ldr	r6, [r3, #16]
 800eaf8:	ea05 0506 	and.w	r5, r5, r6
 800eafc:	611d      	str	r5, [r3, #16]
    if (dma == 1U)
 800eafe:	d1d8      	bne.n	800eab2 <USB_EP0StartXfer+0xa2>
      if ((uint32_t)ep->dma_addr != 0U)
 800eb00:	690a      	ldr	r2, [r1, #16]
 800eb02:	b102      	cbz	r2, 800eb06 <USB_EP0StartXfer+0xf6>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800eb04:	615a      	str	r2, [r3, #20]
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800eb06:	f8d4 3900 	ldr.w	r3, [r4, #2304]	; 0x900
}
 800eb0a:	2000      	movs	r0, #0
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800eb0c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800eb10:	f8c4 3900 	str.w	r3, [r4, #2304]	; 0x900
}
 800eb14:	bcf0      	pop	{r4, r5, r6, r7}
 800eb16:	4770      	bx	lr
 800eb18:	fff80000 	.word	0xfff80000
 800eb1c:	e007ffff 	.word	0xe007ffff

0800eb20 <USB_WritePacket>:
{
 800eb20:	b410      	push	{r4}
 800eb22:	f89d 4004 	ldrb.w	r4, [sp, #4]
  if (dma == 0U)
 800eb26:	b96c      	cbnz	r4, 800eb44 <USB_WritePacket+0x24>
    count32b = ((uint32_t)len + 3U) / 4U;
 800eb28:	3303      	adds	r3, #3
    for (i = 0U; i < count32b; i++)
 800eb2a:	089b      	lsrs	r3, r3, #2
 800eb2c:	d00a      	beq.n	800eb44 <USB_WritePacket+0x24>
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800eb2e:	eb00 3002 	add.w	r0, r0, r2, lsl #12
 800eb32:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800eb36:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
 800eb3a:	f851 2b04 	ldr.w	r2, [r1], #4
    for (i = 0U; i < count32b; i++)
 800eb3e:	428b      	cmp	r3, r1
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800eb40:	6002      	str	r2, [r0, #0]
    for (i = 0U; i < count32b; i++)
 800eb42:	d1fa      	bne.n	800eb3a <USB_WritePacket+0x1a>
}
 800eb44:	2000      	movs	r0, #0
 800eb46:	f85d 4b04 	ldr.w	r4, [sp], #4
 800eb4a:	4770      	bx	lr

0800eb4c <USB_ReadPacket>:
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800eb4c:	3203      	adds	r2, #3
  for (i = 0U; i < count32b; i++)
 800eb4e:	0892      	lsrs	r2, r2, #2
 800eb50:	d00c      	beq.n	800eb6c <USB_ReadPacket+0x20>
{
 800eb52:	b410      	push	{r4}
 800eb54:	f500 5480 	add.w	r4, r0, #4096	; 0x1000
 800eb58:	eb01 0082 	add.w	r0, r1, r2, lsl #2
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800eb5c:	6823      	ldr	r3, [r4, #0]
 800eb5e:	f841 3b04 	str.w	r3, [r1], #4
  for (i = 0U; i < count32b; i++)
 800eb62:	4281      	cmp	r1, r0
 800eb64:	d1fa      	bne.n	800eb5c <USB_ReadPacket+0x10>
}
 800eb66:	f85d 4b04 	ldr.w	r4, [sp], #4
 800eb6a:	4770      	bx	lr
  uint32_t *pDest = (uint32_t *)dest;
 800eb6c:	4608      	mov	r0, r1
}
 800eb6e:	4770      	bx	lr

0800eb70 <USB_EPSetStall>:
  uint32_t epnum = (uint32_t)ep->num;
 800eb70:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800eb72:	784a      	ldrb	r2, [r1, #1]
 800eb74:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 800eb78:	3300      	adds	r3, #0
 800eb7a:	bf18      	it	ne
 800eb7c:	2301      	movne	r3, #1
 800eb7e:	2a01      	cmp	r2, #1
 800eb80:	d012      	beq.n	800eba8 <USB_EPSetStall+0x38>
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800eb82:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	; 0xb00
 800eb86:	2a00      	cmp	r2, #0
 800eb88:	db06      	blt.n	800eb98 <USB_EPSetStall+0x28>
 800eb8a:	b12b      	cbz	r3, 800eb98 <USB_EPSetStall+0x28>
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800eb8c:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800eb90:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800eb94:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800eb98:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800eb9c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800eba0:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 800eba4:	2000      	movs	r0, #0
 800eba6:	4770      	bx	lr
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800eba8:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 800ebac:	2a00      	cmp	r2, #0
 800ebae:	db06      	blt.n	800ebbe <USB_EPSetStall+0x4e>
 800ebb0:	b12b      	cbz	r3, 800ebbe <USB_EPSetStall+0x4e>
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800ebb2:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800ebb6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800ebba:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800ebbe:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800ebc2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800ebc6:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 800ebca:	2000      	movs	r0, #0
 800ebcc:	4770      	bx	lr
 800ebce:	bf00      	nop

0800ebd0 <USB_EPClearStall>:
{
 800ebd0:	78cb      	ldrb	r3, [r1, #3]
 800ebd2:	780a      	ldrb	r2, [r1, #0]
  if (ep->is_in == 1U)
 800ebd4:	7849      	ldrb	r1, [r1, #1]
 800ebd6:	3b02      	subs	r3, #2
 800ebd8:	eb00 1042 	add.w	r0, r0, r2, lsl #5
 800ebdc:	2901      	cmp	r1, #1
 800ebde:	b2db      	uxtb	r3, r3
 800ebe0:	d011      	beq.n	800ec06 <USB_EPClearStall+0x36>
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800ebe2:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	; 0xb00
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800ebe6:	2b01      	cmp	r3, #1
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800ebe8:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 800ebec:	f8c0 2b00 	str.w	r2, [r0, #2816]	; 0xb00
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800ebf0:	d901      	bls.n	800ebf6 <USB_EPClearStall+0x26>
}
 800ebf2:	2000      	movs	r0, #0
 800ebf4:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800ebf6:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800ebfa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ebfe:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 800ec02:	2000      	movs	r0, #0
 800ec04:	4770      	bx	lr
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800ec06:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800ec0a:	2b01      	cmp	r3, #1
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800ec0c:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 800ec10:	f8c0 2900 	str.w	r2, [r0, #2304]	; 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800ec14:	d8ed      	bhi.n	800ebf2 <USB_EPClearStall+0x22>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800ec16:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800ec1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ec1e:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 800ec22:	2000      	movs	r0, #0
 800ec24:	4770      	bx	lr
 800ec26:	bf00      	nop

0800ec28 <USB_SetDevAddress>:
{
 800ec28:	4603      	mov	r3, r0
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800ec2a:	0109      	lsls	r1, r1, #4
}
 800ec2c:	2000      	movs	r0, #0
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800ec2e:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800ec32:	f401 61fe 	and.w	r1, r1, #2032	; 0x7f0
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800ec36:	f422 62fe 	bic.w	r2, r2, #2032	; 0x7f0
 800ec3a:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800ec3e:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
 800ec42:	4311      	orrs	r1, r2
 800ec44:	f8c3 1800 	str.w	r1, [r3, #2048]	; 0x800
}
 800ec48:	4770      	bx	lr
 800ec4a:	bf00      	nop

0800ec4c <USB_DevConnect>:
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800ec4c:	f500 6200 	add.w	r2, r0, #2048	; 0x800
  HAL_Delay(3U);
 800ec50:	2003      	movs	r0, #3
{
 800ec52:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800ec54:	6853      	ldr	r3, [r2, #4]
 800ec56:	f023 0302 	bic.w	r3, r3, #2
 800ec5a:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 800ec5c:	f7f6 f834 	bl	8004cc8 <HAL_Delay>
}
 800ec60:	2000      	movs	r0, #0
 800ec62:	bd08      	pop	{r3, pc}

0800ec64 <USB_DevDisconnect>:
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800ec64:	f500 6200 	add.w	r2, r0, #2048	; 0x800
  HAL_Delay(3U);
 800ec68:	2003      	movs	r0, #3
{
 800ec6a:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800ec6c:	6853      	ldr	r3, [r2, #4]
 800ec6e:	f043 0302 	orr.w	r3, r3, #2
 800ec72:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 800ec74:	f7f6 f828 	bl	8004cc8 <HAL_Delay>
}
 800ec78:	2000      	movs	r0, #0
 800ec7a:	bd08      	pop	{r3, pc}

0800ec7c <USB_ReadInterrupts>:
  tmpreg = USBx->GINTSTS;
 800ec7c:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
 800ec7e:	6980      	ldr	r0, [r0, #24]
}
 800ec80:	4010      	ands	r0, r2
 800ec82:	4770      	bx	lr

0800ec84 <USB_ReadDevAllOutEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 800ec84:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 800ec88:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800ec8c:	69c0      	ldr	r0, [r0, #28]
 800ec8e:	4018      	ands	r0, r3
}
 800ec90:	0c00      	lsrs	r0, r0, #16
 800ec92:	4770      	bx	lr

0800ec94 <USB_ReadDevAllInEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 800ec94:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 800ec98:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800ec9c:	69c0      	ldr	r0, [r0, #28]
 800ec9e:	4018      	ands	r0, r3
}
 800eca0:	b280      	uxth	r0, r0
 800eca2:	4770      	bx	lr

0800eca4 <USB_ReadDevOutEPInterrupt>:
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800eca4:	eb00 1141 	add.w	r1, r0, r1, lsl #5
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800eca8:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800ecac:	f8d1 2b08 	ldr.w	r2, [r1, #2824]	; 0xb08
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800ecb0:	6940      	ldr	r0, [r0, #20]
}
 800ecb2:	4010      	ands	r0, r2
 800ecb4:	4770      	bx	lr
 800ecb6:	bf00      	nop

0800ecb8 <USB_ReadDevInEPInterrupt>:
  msk = USBx_DEVICE->DIEPMSK;
 800ecb8:	f500 6200 	add.w	r2, r0, #2048	; 0x800
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800ecbc:	eb00 1041 	add.w	r0, r0, r1, lsl #5
{
 800ecc0:	b410      	push	{r4}
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800ecc2:	f001 040f 	and.w	r4, r1, #15
  msk = USBx_DEVICE->DIEPMSK;
 800ecc6:	6911      	ldr	r1, [r2, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800ecc8:	6b53      	ldr	r3, [r2, #52]	; 0x34
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800ecca:	f500 6010 	add.w	r0, r0, #2304	; 0x900
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800ecce:	40e3      	lsrs	r3, r4
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800ecd0:	6880      	ldr	r0, [r0, #8]
}
 800ecd2:	f85d 4b04 	ldr.w	r4, [sp], #4
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800ecd6:	01db      	lsls	r3, r3, #7
 800ecd8:	b2db      	uxtb	r3, r3
 800ecda:	430b      	orrs	r3, r1
}
 800ecdc:	4018      	ands	r0, r3
 800ecde:	4770      	bx	lr

0800ece0 <USB_GetMode>:
  return ((USBx->GINTSTS) & 0x1U);
 800ece0:	6940      	ldr	r0, [r0, #20]
}
 800ece2:	f000 0001 	and.w	r0, r0, #1
 800ece6:	4770      	bx	lr

0800ece8 <USB_ActivateSetup>:
{
 800ece8:	4603      	mov	r3, r0
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800ecea:	4a09      	ldr	r2, [pc, #36]	; (800ed10 <USB_ActivateSetup+0x28>)
}
 800ecec:	2000      	movs	r0, #0
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800ecee:	f503 6100 	add.w	r1, r3, #2048	; 0x800
{
 800ecf2:	b410      	push	{r4}
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800ecf4:	f8d3 4900 	ldr.w	r4, [r3, #2304]	; 0x900
 800ecf8:	4022      	ands	r2, r4
}
 800ecfa:	f85d 4b04 	ldr.w	r4, [sp], #4
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800ecfe:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800ed02:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 800ed06:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ed0a:	604b      	str	r3, [r1, #4]
}
 800ed0c:	4770      	bx	lr
 800ed0e:	bf00      	nop
 800ed10:	fffff800 	.word	0xfffff800

0800ed14 <USB_EP0_OutStart>:
{
 800ed14:	b430      	push	{r4, r5}
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800ed16:	4c12      	ldr	r4, [pc, #72]	; (800ed60 <USB_EP0_OutStart+0x4c>)
 800ed18:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800ed1c:	6c05      	ldr	r5, [r0, #64]	; 0x40
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800ed1e:	42a5      	cmp	r5, r4
 800ed20:	d903      	bls.n	800ed2a <USB_EP0_OutStart+0x16>
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ed22:	f8d0 4b00 	ldr.w	r4, [r0, #2816]	; 0xb00
 800ed26:	2c00      	cmp	r4, #0
 800ed28:	db16      	blt.n	800ed58 <USB_EP0_OutStart+0x44>
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800ed2a:	2400      	movs	r4, #0
  if (dma == 1U)
 800ed2c:	2901      	cmp	r1, #1
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800ed2e:	611c      	str	r4, [r3, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800ed30:	691c      	ldr	r4, [r3, #16]
 800ed32:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 800ed36:	611c      	str	r4, [r3, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800ed38:	691c      	ldr	r4, [r3, #16]
 800ed3a:	f044 0418 	orr.w	r4, r4, #24
 800ed3e:	611c      	str	r4, [r3, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800ed40:	691c      	ldr	r4, [r3, #16]
 800ed42:	f044 44c0 	orr.w	r4, r4, #1610612736	; 0x60000000
 800ed46:	611c      	str	r4, [r3, #16]
  if (dma == 1U)
 800ed48:	d106      	bne.n	800ed58 <USB_EP0_OutStart+0x44>
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800ed4a:	615a      	str	r2, [r3, #20]
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800ed4c:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800ed50:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800ed54:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 800ed58:	2000      	movs	r0, #0
 800ed5a:	bc30      	pop	{r4, r5}
 800ed5c:	4770      	bx	lr
 800ed5e:	bf00      	nop
 800ed60:	4f54300a 	.word	0x4f54300a

0800ed64 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800ed64:	b508      	push	{r3, lr}
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800ed66:	4903      	ldr	r1, [pc, #12]	; (800ed74 <MX_FATFS_Init+0x10>)
 800ed68:	4803      	ldr	r0, [pc, #12]	; (800ed78 <MX_FATFS_Init+0x14>)
 800ed6a:	f001 f97f 	bl	801006c <FATFS_LinkDriver>
 800ed6e:	4b03      	ldr	r3, [pc, #12]	; (800ed7c <MX_FATFS_Init+0x18>)
 800ed70:	7018      	strb	r0, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800ed72:	bd08      	pop	{r3, pc}
 800ed74:	200232c4 	.word	0x200232c4
 800ed78:	20000338 	.word	0x20000338
 800ed7c:	200232c8 	.word	0x200232c8

0800ed80 <USER_initialize>:
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 800ed80:	4b02      	ldr	r3, [pc, #8]	; (800ed8c <USER_initialize+0xc>)
 800ed82:	2201      	movs	r2, #1
 800ed84:	701a      	strb	r2, [r3, #0]
    return Stat;
 800ed86:	7818      	ldrb	r0, [r3, #0]
  /* USER CODE END INIT */
}
 800ed88:	4770      	bx	lr
 800ed8a:	bf00      	nop
 800ed8c:	20000334 	.word	0x20000334

0800ed90 <USER_read>:
)
{
  /* USER CODE BEGIN READ */
    return RES_OK;
  /* USER CODE END READ */
}
 800ed90:	2000      	movs	r0, #0
 800ed92:	4770      	bx	lr

0800ed94 <USER_ioctl>:
{
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
    return res;
  /* USER CODE END IOCTL */
}
 800ed94:	2001      	movs	r0, #1
 800ed96:	4770      	bx	lr

0800ed98 <USER_write>:
 800ed98:	2000      	movs	r0, #0
 800ed9a:	4770      	bx	lr

0800ed9c <USER_status>:
 800ed9c:	4b02      	ldr	r3, [pc, #8]	; (800eda8 <USER_status+0xc>)
 800ed9e:	2201      	movs	r2, #1
 800eda0:	701a      	strb	r2, [r3, #0]
 800eda2:	7818      	ldrb	r0, [r3, #0]
 800eda4:	4770      	bx	lr
 800eda6:	bf00      	nop
 800eda8:	20000334 	.word	0x20000334

0800edac <MX_LWIP_Init>:
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
  /* Initilialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 800edac:	2100      	movs	r1, #0
{
 800edae:	b5f0      	push	{r4, r5, r6, r7, lr}
  tcpip_init( NULL, NULL );
 800edb0:	4608      	mov	r0, r1
{
 800edb2:	b08f      	sub	sp, #60	; 0x3c
  tcpip_init( NULL, NULL );
 800edb4:	f003 fdae 	bl	8012914 <tcpip_init>

  /* IP addresses initialization with DHCP (IPv4) */
  ipaddr.addr = 0;
 800edb8:	2400      	movs	r4, #0
  netmask.addr = 0;
 800edba:	4f20      	ldr	r7, [pc, #128]	; (800ee3c <MX_LWIP_Init+0x90>)
  gw.addr = 0;

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 800edbc:	4b20      	ldr	r3, [pc, #128]	; (800ee40 <MX_LWIP_Init+0x94>)
 800edbe:	4e21      	ldr	r6, [pc, #132]	; (800ee44 <MX_LWIP_Init+0x98>)
 800edc0:	463a      	mov	r2, r7
 800edc2:	9302      	str	r3, [sp, #8]
 800edc4:	9400      	str	r4, [sp, #0]
  ipaddr.addr = 0;
 800edc6:	4820      	ldr	r0, [pc, #128]	; (800ee48 <MX_LWIP_Init+0x9c>)
  netmask.addr = 0;
 800edc8:	603c      	str	r4, [r7, #0]
  gw.addr = 0;
 800edca:	4d20      	ldr	r5, [pc, #128]	; (800ee4c <MX_LWIP_Init+0xa0>)
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 800edcc:	4601      	mov	r1, r0
 800edce:	4f20      	ldr	r7, [pc, #128]	; (800ee50 <MX_LWIP_Init+0xa4>)
 800edd0:	462b      	mov	r3, r5
  ipaddr.addr = 0;
 800edd2:	6004      	str	r4, [r0, #0]
  gw.addr = 0;
 800edd4:	602c      	str	r4, [r5, #0]
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 800edd6:	4630      	mov	r0, r6
 800edd8:	9701      	str	r7, [sp, #4]
 800edda:	f006 fb97 	bl	801550c <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800edde:	4630      	mov	r0, r6
 800ede0:	f006 fc40 	bl	8015664 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 800ede4:	f896 3035 	ldrb.w	r3, [r6, #53]	; 0x35
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 800ede8:	4630      	mov	r0, r6
  if (netif_is_link_up(&gnetif))
 800edea:	075b      	lsls	r3, r3, #29
 800edec:	d422      	bmi.n	800ee34 <MX_LWIP_Init+0x88>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 800edee:	f006 fc61 	bl	80156b4 <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 800edf2:	4918      	ldr	r1, [pc, #96]	; (800ee54 <MX_LWIP_Init+0xa8>)

  link_arg.netif = &gnetif;
  link_arg.semaphore = Netif_LinkSemaphore;
  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(LinkThr, ethernetif_set_link, osPriorityBelowNormal, 0, configMINIMAL_STACK_SIZE * 2);
 800edf4:	ac07      	add	r4, sp, #28
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 800edf6:	4813      	ldr	r0, [pc, #76]	; (800ee44 <MX_LWIP_Init+0x98>)
 800edf8:	f006 fcc4 	bl	8015784 <netif_set_link_callback>
  osSemaphoreDef(Netif_SEM);
 800edfc:	2300      	movs	r3, #0
  Netif_LinkSemaphore = osSemaphoreCreate(osSemaphore(Netif_SEM) , 1 );
 800edfe:	2101      	movs	r1, #1
 800ee00:	a805      	add	r0, sp, #20
  link_arg.netif = &gnetif;
 800ee02:	4f15      	ldr	r7, [pc, #84]	; (800ee58 <MX_LWIP_Init+0xac>)
  osThreadDef(LinkThr, ethernetif_set_link, osPriorityBelowNormal, 0, configMINIMAL_STACK_SIZE * 2);
 800ee04:	4d15      	ldr	r5, [pc, #84]	; (800ee5c <MX_LWIP_Init+0xb0>)
  osSemaphoreDef(Netif_SEM);
 800ee06:	e9cd 3305 	strd	r3, r3, [sp, #20]
  Netif_LinkSemaphore = osSemaphoreCreate(osSemaphore(Netif_SEM) , 1 );
 800ee0a:	f001 fa0f 	bl	801022c <osSemaphoreCreate>
 800ee0e:	4b14      	ldr	r3, [pc, #80]	; (800ee60 <MX_LWIP_Init+0xb4>)
  link_arg.semaphore = Netif_LinkSemaphore;
 800ee10:	6078      	str	r0, [r7, #4]
  Netif_LinkSemaphore = osSemaphoreCreate(osSemaphore(Netif_SEM) , 1 );
 800ee12:	6018      	str	r0, [r3, #0]
  link_arg.netif = &gnetif;
 800ee14:	603e      	str	r6, [r7, #0]
  osThreadDef(LinkThr, ethernetif_set_link, osPriorityBelowNormal, 0, configMINIMAL_STACK_SIZE * 2);
 800ee16:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ee18:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ee1a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800ee1e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(LinkThr), &link_arg);
 800ee22:	4639      	mov	r1, r7
 800ee24:	a807      	add	r0, sp, #28
 800ee26:	f001 f955 	bl	80100d4 <osThreadCreate>
/* USER CODE END OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */

  /* Start DHCP negotiation for a network interface (IPv4) */
  dhcp_start(&gnetif);
 800ee2a:	4806      	ldr	r0, [pc, #24]	; (800ee44 <MX_LWIP_Init+0x98>)
 800ee2c:	f00d fa9c 	bl	801c368 <dhcp_start>

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800ee30:	b00f      	add	sp, #60	; 0x3c
 800ee32:	bdf0      	pop	{r4, r5, r6, r7, pc}
    netif_set_up(&gnetif);
 800ee34:	f006 fc1c 	bl	8015670 <netif_set_up>
 800ee38:	e7db      	b.n	800edf2 <MX_LWIP_Init+0x46>
 800ee3a:	bf00      	nop
 800ee3c:	20023778 	.word	0x20023778
 800ee40:	0801288d 	.word	0x0801288d
 800ee44:	20023738 	.word	0x20023738
 800ee48:	20023774 	.word	0x20023774
 800ee4c:	2002377c 	.word	0x2002377c
 800ee50:	0800f161 	.word	0x0800f161
 800ee54:	0800f351 	.word	0x0800f351
 800ee58:	20023730 	.word	0x20023730
 800ee5c:	08022ff4 	.word	0x08022ff4
 800ee60:	200015dc 	.word	0x200015dc

0800ee64 <low_level_output>:
 *       to become availale since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800ee64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 800ee68:	f8df a0b0 	ldr.w	sl, [pc, #176]	; 800ef1c <low_level_output+0xb8>
{
 800ee6c:	b083      	sub	sp, #12
  uint32_t payloadoffset = 0;
  DmaTxDesc = heth.TxDesc;
  bufferoffset = 0;

  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 800ee6e:	468b      	mov	fp, r1
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 800ee70:	f8da 402c 	ldr.w	r4, [sl, #44]	; 0x2c
 800ee74:	68a3      	ldr	r3, [r4, #8]
  for(q = p; q != NULL; q = q->next)
 800ee76:	2900      	cmp	r1, #0
 800ee78:	d048      	beq.n	800ef0c <low_level_output+0xa8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800ee7a:	6822      	ldr	r2, [r4, #0]
 800ee7c:	2a00      	cmp	r2, #0
 800ee7e:	db1f      	blt.n	800eec0 <low_level_output+0x5c>
  bufferoffset = 0;
 800ee80:	2000      	movs	r0, #0
      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
      payloadoffset = 0;

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800ee82:	f240 59f4 	movw	r9, #1524	; 0x5f4
  uint32_t framelength = 0;
 800ee86:	4680      	mov	r8, r0
      byteslefttocopy = q->len;
 800ee88:	f8bb 200a 	ldrh.w	r2, [fp, #10]
      payloadoffset = 0;
 800ee8c:	2700      	movs	r7, #0
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800ee8e:	1816      	adds	r6, r2, r0
 800ee90:	454e      	cmp	r6, r9
 800ee92:	d803      	bhi.n	800ee9c <low_level_output+0x38>
 800ee94:	e027      	b.n	800eee6 <low_level_output+0x82>
 800ee96:	454e      	cmp	r6, r9
        {
          errval = ERR_USE;
          goto error;
        }

        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 800ee98:	68a3      	ldr	r3, [r4, #8]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800ee9a:	d923      	bls.n	800eee4 <low_level_output+0x80>
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 800ee9c:	eba9 0500 	sub.w	r5, r9, r0
 800eea0:	f8db 1004 	ldr.w	r1, [fp, #4]
 800eea4:	4418      	add	r0, r3

        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 800eea6:	f2a6 56f4 	subw	r6, r6, #1524	; 0x5f4
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 800eeaa:	4439      	add	r1, r7
 800eeac:	462a      	mov	r2, r5
 800eeae:	f00f ff06 	bl	801ecbe <memcpy>
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 800eeb2:	68e4      	ldr	r4, [r4, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
        bufferoffset = 0;
 800eeb4:	2000      	movs	r0, #0
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 800eeb6:	442f      	add	r7, r5
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800eeb8:	6823      	ldr	r3, [r4, #0]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 800eeba:	44a8      	add	r8, r5
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800eebc:	4283      	cmp	r3, r0
 800eebe:	daea      	bge.n	800ee96 <low_level_output+0x32>
        errval = ERR_USE;
 800eec0:	f06f 0007 	mvn.w	r0, #7
  errval = ERR_OK;

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 800eec4:	f8da 3000 	ldr.w	r3, [sl]
 800eec8:	f241 0214 	movw	r2, #4116	; 0x1014
 800eecc:	5899      	ldr	r1, [r3, r2]
 800eece:	0689      	lsls	r1, r1, #26
 800eed0:	d505      	bpl.n	800eede <low_level_output+0x7a>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 800eed2:	2520      	movs	r5, #32

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 800eed4:	f241 0104 	movw	r1, #4100	; 0x1004
 800eed8:	2400      	movs	r4, #0
    heth.Instance->DMASR = ETH_DMASR_TUS;
 800eeda:	509d      	str	r5, [r3, r2]
    heth.Instance->DMATPDR = 0;
 800eedc:	505c      	str	r4, [r3, r1]
  }
  return errval;
}
 800eede:	b003      	add	sp, #12
 800eee0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 800eee4:	4632      	mov	r2, r6
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 800eee6:	f8db 1004 	ldr.w	r1, [fp, #4]
 800eeea:	4418      	add	r0, r3
 800eeec:	9301      	str	r3, [sp, #4]
      framelength = framelength + byteslefttocopy;
 800eeee:	4490      	add	r8, r2
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 800eef0:	4439      	add	r1, r7
 800eef2:	f00f fee4 	bl	801ecbe <memcpy>
  for(q = p; q != NULL; q = q->next)
 800eef6:	f8db b000 	ldr.w	fp, [fp]
 800eefa:	9b01      	ldr	r3, [sp, #4]
 800eefc:	f1bb 0f00 	cmp.w	fp, #0
 800ef00:	d005      	beq.n	800ef0e <low_level_output+0xaa>
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800ef02:	6822      	ldr	r2, [r4, #0]
 800ef04:	4630      	mov	r0, r6
 800ef06:	2a00      	cmp	r2, #0
 800ef08:	dabe      	bge.n	800ee88 <low_level_output+0x24>
 800ef0a:	e7d9      	b.n	800eec0 <low_level_output+0x5c>
  uint32_t framelength = 0;
 800ef0c:	4688      	mov	r8, r1
  HAL_ETH_TransmitFrame(&heth, framelength);
 800ef0e:	4641      	mov	r1, r8
 800ef10:	4802      	ldr	r0, [pc, #8]	; (800ef1c <low_level_output+0xb8>)
 800ef12:	f7f7 feff 	bl	8006d14 <HAL_ETH_TransmitFrame>
  errval = ERR_OK;
 800ef16:	2000      	movs	r0, #0
 800ef18:	e7d4      	b.n	800eec4 <low_level_output+0x60>
 800ef1a:	bf00      	nop
 800ef1c:	20025050 	.word	0x20025050

0800ef20 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void const * argument)
{
 800ef20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef24:	f8df a10c 	ldr.w	sl, [pc, #268]	; 800f034 <ethernetif_input+0x114>
 800ef28:	b083      	sub	sp, #12
 800ef2a:	9001      	str	r0, [sp, #4]
  struct pbuf *p;
  struct netif *netif = (struct netif *) argument;

  for( ;; )
  {
    if (osSemaphoreWait(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800ef2c:	4b3f      	ldr	r3, [pc, #252]	; (800f02c <ethernetif_input+0x10c>)
 800ef2e:	f04f 31ff 	mov.w	r1, #4294967295
 800ef32:	6818      	ldr	r0, [r3, #0]
 800ef34:	f001 f9a4 	bl	8010280 <osSemaphoreWait>
 800ef38:	2800      	cmp	r0, #0
 800ef3a:	d1f7      	bne.n	800ef2c <ethernetif_input+0xc>
    {
      do
      {
        LOCK_TCPIP_CORE();
 800ef3c:	483c      	ldr	r0, [pc, #240]	; (800f030 <ethernetif_input+0x110>)
 800ef3e:	f00f faaf 	bl	801e4a0 <sys_mutex_lock>
  if (HAL_ETH_GetReceivedFrame_IT(&heth) != HAL_OK)
 800ef42:	483c      	ldr	r0, [pc, #240]	; (800f034 <ethernetif_input+0x114>)
 800ef44:	f7f7 ff64 	bl	8006e10 <HAL_ETH_GetReceivedFrame_IT>
 800ef48:	4604      	mov	r4, r0
 800ef4a:	2800      	cmp	r0, #0
 800ef4c:	d169      	bne.n	800f022 <ethernetif_input+0x102>
  len = heth.RxFrameInfos.length;
 800ef4e:	f8ba 103c 	ldrh.w	r1, [sl, #60]	; 0x3c
  if (len > 0)
 800ef52:	bb71      	cbnz	r1, 800efb2 <ethernetif_input+0x92>
  struct pbuf *p = NULL;
 800ef54:	2300      	movs	r3, #0
 800ef56:	9300      	str	r3, [sp, #0]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800ef58:	f8da 0038 	ldr.w	r0, [sl, #56]	; 0x38
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800ef5c:	f8da 3030 	ldr.w	r3, [sl, #48]	; 0x30
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800ef60:	b140      	cbz	r0, 800ef74 <ethernetif_input+0x54>
 800ef62:	2100      	movs	r1, #0
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 800ef64:	681a      	ldr	r2, [r3, #0]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800ef66:	3101      	adds	r1, #1
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 800ef68:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800ef6c:	4281      	cmp	r1, r0
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 800ef6e:	601a      	str	r2, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800ef70:	68db      	ldr	r3, [r3, #12]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800ef72:	d1f7      	bne.n	800ef64 <ethernetif_input+0x44>
    heth.RxFrameInfos.SegCount =0;
 800ef74:	2100      	movs	r1, #0
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 800ef76:	f8da 3000 	ldr.w	r3, [sl]
 800ef7a:	f241 0214 	movw	r2, #4116	; 0x1014
    heth.RxFrameInfos.SegCount =0;
 800ef7e:	f8ca 1038 	str.w	r1, [sl, #56]	; 0x38
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 800ef82:	5899      	ldr	r1, [r3, r2]
 800ef84:	0609      	lsls	r1, r1, #24
 800ef86:	d505      	bpl.n	800ef94 <ethernetif_input+0x74>
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 800ef88:	2080      	movs	r0, #128	; 0x80
    heth.Instance->DMARPDR = 0;
 800ef8a:	f241 0108 	movw	r1, #4104	; 0x1008
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 800ef8e:	5098      	str	r0, [r3, r2]
    heth.Instance->DMARPDR = 0;
 800ef90:	2200      	movs	r2, #0
 800ef92:	505a      	str	r2, [r3, r1]
        p = low_level_input( netif );
        if   (p != NULL)
 800ef94:	9800      	ldr	r0, [sp, #0]
 800ef96:	2800      	cmp	r0, #0
 800ef98:	d043      	beq.n	800f022 <ethernetif_input+0x102>
        {
          if (netif->input( p, netif) != ERR_OK )
 800ef9a:	9901      	ldr	r1, [sp, #4]
 800ef9c:	690b      	ldr	r3, [r1, #16]
 800ef9e:	4798      	blx	r3
 800efa0:	b918      	cbnz	r0, 800efaa <ethernetif_input+0x8a>
          {
            pbuf_free(p);
          }
        }
        UNLOCK_TCPIP_CORE();
 800efa2:	4823      	ldr	r0, [pc, #140]	; (800f030 <ethernetif_input+0x110>)
 800efa4:	f00f fa82 	bl	801e4ac <sys_mutex_unlock>
 800efa8:	e7c8      	b.n	800ef3c <ethernetif_input+0x1c>
            pbuf_free(p);
 800efaa:	9800      	ldr	r0, [sp, #0]
 800efac:	f006 fcd4 	bl	8015958 <pbuf_free>
 800efb0:	e7f7      	b.n	800efa2 <ethernetif_input+0x82>
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 800efb2:	f44f 72c1 	mov.w	r2, #386	; 0x182
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 800efb6:	f8da 5040 	ldr.w	r5, [sl, #64]	; 0x40
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 800efba:	f006 fd3b 	bl	8015a34 <pbuf_alloc>
  if (p != NULL)
 800efbe:	9000      	str	r0, [sp, #0]
 800efc0:	2800      	cmp	r0, #0
 800efc2:	d0c7      	beq.n	800ef54 <ethernetif_input+0x34>
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 800efc4:	46a8      	mov	r8, r5
    bufferoffset = 0;
 800efc6:	4621      	mov	r1, r4
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800efc8:	f8da 6030 	ldr.w	r6, [sl, #48]	; 0x30
 800efcc:	4683      	mov	fp, r0
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800efce:	f240 59f4 	movw	r9, #1524	; 0x5f4
      byteslefttocopy = q->len;
 800efd2:	f8bb 200a 	ldrh.w	r2, [fp, #10]
      payloadoffset = 0;
 800efd6:	2500      	movs	r5, #0
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800efd8:	1854      	adds	r4, r2, r1
 800efda:	454c      	cmp	r4, r9
 800efdc:	d914      	bls.n	800f008 <ethernetif_input+0xe8>
      payloadoffset = 0;
 800efde:	4643      	mov	r3, r8
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 800efe0:	eba9 0701 	sub.w	r7, r9, r1
 800efe4:	f8db 0004 	ldr.w	r0, [fp, #4]
        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 800efe8:	f2a4 54f4 	subw	r4, r4, #1524	; 0x5f4
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 800efec:	4419      	add	r1, r3
 800efee:	4428      	add	r0, r5
 800eff0:	463a      	mov	r2, r7
 800eff2:	f00f fe64 	bl	801ecbe <memcpy>
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800eff6:	68f6      	ldr	r6, [r6, #12]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800eff8:	454c      	cmp	r4, r9
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 800effa:	443d      	add	r5, r7
        bufferoffset = 0;
 800effc:	f04f 0100 	mov.w	r1, #0
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 800f000:	68b3      	ldr	r3, [r6, #8]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800f002:	d8ed      	bhi.n	800efe0 <ethernetif_input+0xc0>
 800f004:	4698      	mov	r8, r3
        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 800f006:	4622      	mov	r2, r4
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 800f008:	f8db 0004 	ldr.w	r0, [fp, #4]
 800f00c:	4441      	add	r1, r8
 800f00e:	4428      	add	r0, r5
 800f010:	f00f fe55 	bl	801ecbe <memcpy>
    for(q = p; q != NULL; q = q->next)
 800f014:	f8db b000 	ldr.w	fp, [fp]
 800f018:	4621      	mov	r1, r4
 800f01a:	f1bb 0f00 	cmp.w	fp, #0
 800f01e:	d1d8      	bne.n	800efd2 <ethernetif_input+0xb2>
 800f020:	e79a      	b.n	800ef58 <ethernetif_input+0x38>
        UNLOCK_TCPIP_CORE();
 800f022:	4803      	ldr	r0, [pc, #12]	; (800f030 <ethernetif_input+0x110>)
 800f024:	f00f fa42 	bl	801e4ac <sys_mutex_unlock>
 800f028:	e780      	b.n	800ef2c <ethernetif_input+0xc>
 800f02a:	bf00      	nop
 800f02c:	200015e0 	.word	0x200015e0
 800f030:	200268a8 	.word	0x200268a8
 800f034:	20025050 	.word	0x20025050

0800f038 <HAL_ETH_MspInit>:
  if(ethHandle->Instance==ETH)
 800f038:	6802      	ldr	r2, [r0, #0]
 800f03a:	4b41      	ldr	r3, [pc, #260]	; (800f140 <HAL_ETH_MspInit+0x108>)
{
 800f03c:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(ethHandle->Instance==ETH)
 800f03e:	429a      	cmp	r2, r3
{
 800f040:	b08d      	sub	sp, #52	; 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f042:	f04f 0400 	mov.w	r4, #0
 800f046:	e9cd 4407 	strd	r4, r4, [sp, #28]
 800f04a:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
 800f04e:	940b      	str	r4, [sp, #44]	; 0x2c
  if(ethHandle->Instance==ETH)
 800f050:	d001      	beq.n	800f056 <HAL_ETH_MspInit+0x1e>
}
 800f052:	b00d      	add	sp, #52	; 0x34
 800f054:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_ETH_CLK_ENABLE();
 800f056:	f5a3 4390 	sub.w	r3, r3, #18432	; 0x4800
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f05a:	2702      	movs	r7, #2
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800f05c:	2032      	movs	r0, #50	; 0x32
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f05e:	2603      	movs	r6, #3
    __HAL_RCC_ETH_CLK_ENABLE();
 800f060:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800f062:	250b      	movs	r5, #11
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800f064:	a907      	add	r1, sp, #28
    __HAL_RCC_ETH_CLK_ENABLE();
 800f066:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 800f06a:	631a      	str	r2, [r3, #48]	; 0x30
 800f06c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f06e:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 800f072:	9200      	str	r2, [sp, #0]
 800f074:	9a00      	ldr	r2, [sp, #0]
 800f076:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f078:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800f07c:	631a      	str	r2, [r3, #48]	; 0x30
 800f07e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f080:	f002 6280 	and.w	r2, r2, #67108864	; 0x4000000
 800f084:	9201      	str	r2, [sp, #4]
 800f086:	9a01      	ldr	r2, [sp, #4]
 800f088:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f08a:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 800f08e:	631a      	str	r2, [r3, #48]	; 0x30
 800f090:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f092:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 800f096:	9202      	str	r2, [sp, #8]
 800f098:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800f09a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f09c:	f042 0204 	orr.w	r2, r2, #4
 800f0a0:	631a      	str	r2, [r3, #48]	; 0x30
 800f0a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f0a4:	f002 0204 	and.w	r2, r2, #4
 800f0a8:	9203      	str	r2, [sp, #12]
 800f0aa:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800f0ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f0ae:	f042 0201 	orr.w	r2, r2, #1
 800f0b2:	631a      	str	r2, [r3, #48]	; 0x30
 800f0b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f0b6:	f002 0201 	and.w	r2, r2, #1
 800f0ba:	9204      	str	r2, [sp, #16]
 800f0bc:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800f0be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f0c0:	433a      	orrs	r2, r7
 800f0c2:	631a      	str	r2, [r3, #48]	; 0x30
 800f0c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f0c6:	403a      	ands	r2, r7
 800f0c8:	9205      	str	r2, [sp, #20]
 800f0ca:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800f0cc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f0ce:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800f0d2:	631a      	str	r2, [r3, #48]	; 0x30
 800f0d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800f0d6:	9007      	str	r0, [sp, #28]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800f0d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800f0dc:	4819      	ldr	r0, [pc, #100]	; (800f144 <HAL_ETH_MspInit+0x10c>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f0de:	9708      	str	r7, [sp, #32]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800f0e0:	9306      	str	r3, [sp, #24]
 800f0e2:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800f0e4:	e9cd 650a 	strd	r6, r5, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800f0e8:	f7f8 fbdc 	bl	80078a4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800f0ec:	2386      	movs	r3, #134	; 0x86
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f0ee:	a907      	add	r1, sp, #28
 800f0f0:	4815      	ldr	r0, [pc, #84]	; (800f148 <HAL_ETH_MspInit+0x110>)
    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800f0f2:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f0f4:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f0f6:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800f0f8:	e9cd 650a 	strd	r6, r5, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f0fc:	f7f8 fbd2 	bl	80078a4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800f100:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800f104:	a907      	add	r1, sp, #28
 800f106:	4811      	ldr	r0, [pc, #68]	; (800f14c <HAL_ETH_MspInit+0x114>)
    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800f108:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f10a:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f10c:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800f10e:	e9cd 650a 	strd	r6, r5, [sp, #40]	; 0x28
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800f112:	f7f8 fbc7 	bl	80078a4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800f116:	f44f 5320 	mov.w	r3, #10240	; 0x2800
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800f11a:	a907      	add	r1, sp, #28
 800f11c:	480c      	ldr	r0, [pc, #48]	; (800f150 <HAL_ETH_MspInit+0x118>)
    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800f11e:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f120:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f122:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800f124:	e9cd 650a 	strd	r6, r5, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800f128:	f7f8 fbbc 	bl	80078a4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ETH_IRQn, 6, 0);
 800f12c:	4622      	mov	r2, r4
 800f12e:	2106      	movs	r1, #6
 800f130:	203d      	movs	r0, #61	; 0x3d
 800f132:	f7f6 fa23 	bl	800557c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800f136:	203d      	movs	r0, #61	; 0x3d
 800f138:	f7f6 fa66 	bl	8005608 <HAL_NVIC_EnableIRQ>
}
 800f13c:	b00d      	add	sp, #52	; 0x34
 800f13e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f140:	40028000 	.word	0x40028000
 800f144:	40020800 	.word	0x40020800
 800f148:	40020000 	.word	0x40020000
 800f14c:	40020400 	.word	0x40020400
 800f150:	40021800 	.word	0x40021800

0800f154 <HAL_ETH_RxCpltCallback>:
  osSemaphoreRelease(s_xSemaphore);
 800f154:	4b01      	ldr	r3, [pc, #4]	; (800f15c <HAL_ETH_RxCpltCallback+0x8>)
 800f156:	6818      	ldr	r0, [r3, #0]
 800f158:	f001 b8be 	b.w	80102d8 <osSemaphoreRelease>
 800f15c:	200015e0 	.word	0x200015e0

0800f160 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800f160:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800f164:	4604      	mov	r4, r0
{
 800f166:	b08d      	sub	sp, #52	; 0x34
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800f168:	2800      	cmp	r0, #0
 800f16a:	f000 8099 	beq.w	800f2a0 <ethernetif_init+0x140>
  uint32_t regvalue = 0;
 800f16e:	f04f 0800 	mov.w	r8, #0
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 800f172:	f247 4073 	movw	r0, #29811	; 0x7473
  MACAddr[0] = 0x00;
 800f176:	a90c      	add	r1, sp, #48	; 0x30
 800f178:	4b4d      	ldr	r3, [pc, #308]	; (800f2b0 <ethernetif_init+0x150>)
  heth.Instance = ETH;
 800f17a:	4d4e      	ldr	r5, [pc, #312]	; (800f2b4 <ethernetif_init+0x154>)
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 800f17c:	f44f 0900 	mov.w	r9, #8388608	; 0x800000
  heth.Instance = ETH;
 800f180:	4a4d      	ldr	r2, [pc, #308]	; (800f2b8 <ethernetif_init+0x158>)
heth.Init.MACAddr[5] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF;
 800f182:	f8df e168 	ldr.w	lr, [pc, #360]	; 800f2ec <ethernetif_init+0x18c>
 800f186:	4f4d      	ldr	r7, [pc, #308]	; (800f2bc <ethernetif_init+0x15c>)
  netif->name[0] = IFNAME0;
 800f188:	86e0      	strh	r0, [r4, #54]	; 0x36
  uint32_t regvalue = 0;
 800f18a:	f8cd 8000 	str.w	r8, [sp]
  MACAddr[0] = 0x00;
 800f18e:	f841 3d2c 	str.w	r3, [r1, #-44]!
heth.Init.MACAddr[5] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF;
 800f192:	683e      	ldr	r6, [r7, #0]
 800f194:	f8de 3000 	ldr.w	r3, [lr]
 800f198:	4849      	ldr	r0, [pc, #292]	; (800f2c0 <ethernetif_init+0x160>)
  heth.Instance = ETH;
 800f19a:	602a      	str	r2, [r5, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 800f19c:	2201      	movs	r2, #1
heth.Init.MACAddr[5] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF;
 800f19e:	4073      	eors	r3, r6
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 800f1a0:	f8a5 8010 	strh.w	r8, [r5, #16]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 800f1a4:	606a      	str	r2, [r5, #4]
heth.Init.MACAddr[5] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF;
 800f1a6:	6806      	ldr	r6, [r0, #0]
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800f1a8:	f8df 8144 	ldr.w	r8, [pc, #324]	; 800f2f0 <ethernetif_init+0x190>
heth.Init.MACAddr[5] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF;
 800f1ac:	4073      	eors	r3, r6
 800f1ae:	f88d 3009 	strb.w	r3, [sp, #9]
heth.Init.MACAddr[4] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF00 >> 8;		// fiddle mac address; eventually use EEPROM stored value? TODO
 800f1b2:	683f      	ldr	r7, [r7, #0]
 800f1b4:	f8de 3000 	ldr.w	r3, [lr]
 800f1b8:	f8d0 c000 	ldr.w	ip, [r0]
  hal_eth_init_status = HAL_ETH_Init(&heth);
 800f1bc:	4628      	mov	r0, r5
heth.Init.MACAddr[4] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF00 >> 8;		// fiddle mac address; eventually use EEPROM stored value? TODO
 800f1be:	407b      	eors	r3, r7

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800f1c0:	4f40      	ldr	r7, [pc, #256]	; (800f2c4 <ethernetif_init+0x164>)
  netif->output = etharp_output;
 800f1c2:	f8c4 8014 	str.w	r8, [r4, #20]
heth.Init.MACAddr[4] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF00 >> 8;		// fiddle mac address; eventually use EEPROM stored value? TODO
 800f1c6:	ea83 030c 	eor.w	r3, r3, ip
  netif->linkoutput = low_level_output;
 800f1ca:	61a7      	str	r7, [r4, #24]
  heth.Init.MACAddr = &MACAddr[0];
 800f1cc:	6169      	str	r1, [r5, #20]
heth.Init.MACAddr[4] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF00 >> 8;		// fiddle mac address; eventually use EEPROM stored value? TODO
 800f1ce:	f88d 3008 	strb.w	r3, [sp, #8]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 800f1d2:	f8c5 9020 	str.w	r9, [r5, #32]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_SOFTWARE;
 800f1d6:	e9c5 2206 	strd	r2, r2, [r5, #24]
  hal_eth_init_status = HAL_ETH_Init(&heth);
 800f1da:	f7f7 ff39 	bl	8007050 <HAL_ETH_Init>
  if (hal_eth_init_status == HAL_OK)
 800f1de:	b928      	cbnz	r0, 800f1ec <ethernetif_init+0x8c>
    netif->flags |= NETIF_FLAG_LINK_UP;
 800f1e0:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 800f1e4:	f043 0304 	orr.w	r3, r3, #4
 800f1e8:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 800f1ec:	2304      	movs	r3, #4
 800f1ee:	4a36      	ldr	r2, [pc, #216]	; (800f2c8 <ethernetif_init+0x168>)
 800f1f0:	4936      	ldr	r1, [pc, #216]	; (800f2cc <ethernetif_init+0x16c>)
  osSemaphoreDef(SEM);
 800f1f2:	2700      	movs	r7, #0
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 800f1f4:	482f      	ldr	r0, [pc, #188]	; (800f2b4 <ethernetif_init+0x154>)
 800f1f6:	f7f7 fd01 	bl	8006bfc <HAL_ETH_DMATxDescListInit>
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 800f1fa:	2304      	movs	r3, #4
 800f1fc:	4a34      	ldr	r2, [pc, #208]	; (800f2d0 <ethernetif_init+0x170>)
 800f1fe:	4935      	ldr	r1, [pc, #212]	; (800f2d4 <ethernetif_init+0x174>)
 800f200:	482c      	ldr	r0, [pc, #176]	; (800f2b4 <ethernetif_init+0x154>)
 800f202:	f7f7 fd45 	bl	8006c90 <HAL_ETH_DMARxDescListInit>
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800f206:	696b      	ldr	r3, [r5, #20]
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800f208:	2006      	movs	r0, #6
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800f20a:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
  netif->mtu = 1500;
 800f20e:	f240 55dc 	movw	r5, #1500	; 0x5dc
  s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM), 1);
 800f212:	2101      	movs	r1, #1
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800f214:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800f218:	f042 020a 	orr.w	r2, r2, #10
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800f21c:	781e      	ldrb	r6, [r3, #0]
  s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM), 1);
 800f21e:	a803      	add	r0, sp, #12
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800f220:	f884 602e 	strb.w	r6, [r4, #46]	; 0x2e
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800f224:	785e      	ldrb	r6, [r3, #1]
 800f226:	f884 602f 	strb.w	r6, [r4, #47]	; 0x2f
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800f22a:	789e      	ldrb	r6, [r3, #2]
 800f22c:	f884 6030 	strb.w	r6, [r4, #48]	; 0x30
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800f230:	78de      	ldrb	r6, [r3, #3]
  osSemaphoreDef(SEM);
 800f232:	9703      	str	r7, [sp, #12]
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800f234:	f884 6031 	strb.w	r6, [r4, #49]	; 0x31
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800f238:	791e      	ldrb	r6, [r3, #4]
 800f23a:	f884 6032 	strb.w	r6, [r4, #50]	; 0x32
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800f23e:	795b      	ldrb	r3, [r3, #5]
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800f240:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800f244:	f884 3033 	strb.w	r3, [r4, #51]	; 0x33
  netif->mtu = 1500;
 800f248:	85a5      	strh	r5, [r4, #44]	; 0x2c
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 800f24a:	ad05      	add	r5, sp, #20
  osSemaphoreDef(SEM);
 800f24c:	9704      	str	r7, [sp, #16]
  s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM), 1);
 800f24e:	f000 ffed 	bl	801022c <osSemaphoreCreate>
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 800f252:	4e21      	ldr	r6, [pc, #132]	; (800f2d8 <ethernetif_init+0x178>)
  s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM), 1);
 800f254:	4b21      	ldr	r3, [pc, #132]	; (800f2dc <ethernetif_init+0x17c>)
 800f256:	6018      	str	r0, [r3, #0]
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 800f258:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800f25a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800f25c:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 800f260:	e885 0007 	stmia.w	r5, {r0, r1, r2}
  osThreadCreate (osThread(EthIf), netif);
 800f264:	4621      	mov	r1, r4
 800f266:	a805      	add	r0, sp, #20
 800f268:	f000 ff34 	bl	80100d4 <osThreadCreate>
  HAL_ETH_Start(&heth);
 800f26c:	4811      	ldr	r0, [pc, #68]	; (800f2b4 <ethernetif_init+0x154>)
 800f26e:	f7f8 f845 	bl	80072fc <HAL_ETH_Start>
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR, &regvalue);
 800f272:	466a      	mov	r2, sp
 800f274:	211d      	movs	r1, #29
 800f276:	480f      	ldr	r0, [pc, #60]	; (800f2b4 <ethernetif_init+0x154>)
 800f278:	f7f7 fe5a 	bl	8006f30 <HAL_ETH_ReadPHYRegister>
  regvalue |= (PHY_ISFR_INT4);
 800f27c:	9b00      	ldr	r3, [sp, #0]
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 800f27e:	211d      	movs	r1, #29
 800f280:	480c      	ldr	r0, [pc, #48]	; (800f2b4 <ethernetif_init+0x154>)
  regvalue |= (PHY_ISFR_INT4);
 800f282:	f043 030b 	orr.w	r3, r3, #11
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 800f286:	461a      	mov	r2, r3
  regvalue |= (PHY_ISFR_INT4);
 800f288:	9300      	str	r3, [sp, #0]
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 800f28a:	f7f7 fe99 	bl	8006fc0 <HAL_ETH_WritePHYRegister>
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR , &regvalue);
 800f28e:	466a      	mov	r2, sp
 800f290:	211d      	movs	r1, #29
 800f292:	4808      	ldr	r0, [pc, #32]	; (800f2b4 <ethernetif_init+0x154>)
 800f294:	f7f7 fe4c 	bl	8006f30 <HAL_ETH_ReadPHYRegister>

  /* initialize the hardware */
  low_level_init(netif);

  return ERR_OK;
}
 800f298:	4638      	mov	r0, r7
 800f29a:	b00d      	add	sp, #52	; 0x34
 800f29c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800f2a0:	4b0f      	ldr	r3, [pc, #60]	; (800f2e0 <ethernetif_init+0x180>)
 800f2a2:	f240 2237 	movw	r2, #567	; 0x237
 800f2a6:	490f      	ldr	r1, [pc, #60]	; (800f2e4 <ethernetif_init+0x184>)
 800f2a8:	480f      	ldr	r0, [pc, #60]	; (800f2e8 <ethernetif_init+0x188>)
 800f2aa:	f010 fcad 	bl	801fc08 <iprintf>
 800f2ae:	e75e      	b.n	800f16e <ethernetif_init+0xe>
 800f2b0:	00e18000 	.word	0x00e18000
 800f2b4:	20025050 	.word	0x20025050
 800f2b8:	40028000 	.word	0x40028000
 800f2bc:	1ff0f424 	.word	0x1ff0f424
 800f2c0:	1ff0f428 	.word	0x1ff0f428
 800f2c4:	0800ee65 	.word	0x0800ee65
 800f2c8:	20025098 	.word	0x20025098
 800f2cc:	20023780 	.word	0x20023780
 800f2d0:	20023800 	.word	0x20023800
 800f2d4:	20024fd0 	.word	0x20024fd0
 800f2d8:	08023010 	.word	0x08023010
 800f2dc:	200015e0 	.word	0x200015e0
 800f2e0:	08024ce0 	.word	0x08024ce0
 800f2e4:	08024cfc 	.word	0x08024cfc
 800f2e8:	08024d0c 	.word	0x08024d0c
 800f2ec:	1ff0f420 	.word	0x1ff0f420
 800f2f0:	0801ce69 	.word	0x0801ce69

0800f2f4 <sys_now>:
 800f2f4:	f7f5 bce2 	b.w	8004cbc <HAL_GetTick>

0800f2f8 <ethernetif_set_link>:
  * @param  netif: the network interface
  * @retval None
  */
void ethernetif_set_link(void const *argument)

{
 800f2f8:	b570      	push	{r4, r5, r6, lr}
 800f2fa:	b082      	sub	sp, #8
  uint32_t regvalue = 0;
 800f2fc:	2300      	movs	r3, #0
{
 800f2fe:	4606      	mov	r6, r0
  struct link_str *link_arg = (struct link_str *)argument;

  for(;;)
  {
    /* Read PHY_BSR*/
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 800f300:	4d11      	ldr	r5, [pc, #68]	; (800f348 <ethernetif_set_link+0x50>)
  uint32_t regvalue = 0;
 800f302:	ac02      	add	r4, sp, #8
 800f304:	f844 3d04 	str.w	r3, [r4, #-4]!
 800f308:	e005      	b.n	800f316 <ethernetif_set_link+0x1e>

    regvalue &= PHY_LINKED_STATUS;

    /* Check whether the netif link down and the PHY link is up */
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 800f30a:	b9cb      	cbnz	r3, 800f340 <ethernetif_set_link+0x48>
    {
      /* network cable is connected */
      netif_set_link_up(link_arg->netif);
    }
    else if(netif_is_link_up(link_arg->netif) && (!regvalue))
 800f30c:	0753      	lsls	r3, r2, #29
 800f30e:	d414      	bmi.n	800f33a <ethernetif_set_link+0x42>
      /* network cable is dis-connected */
      netif_set_link_down(link_arg->netif);
    }

    /* Suspend thread for 200 ms */
    osDelay(200);
 800f310:	20c8      	movs	r0, #200	; 0xc8
 800f312:	f000 ff09 	bl	8010128 <osDelay>
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 800f316:	4622      	mov	r2, r4
 800f318:	2101      	movs	r1, #1
 800f31a:	4628      	mov	r0, r5
 800f31c:	f7f7 fe08 	bl	8006f30 <HAL_ETH_ReadPHYRegister>
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 800f320:	6830      	ldr	r0, [r6, #0]
    regvalue &= PHY_LINKED_STATUS;
 800f322:	9b01      	ldr	r3, [sp, #4]
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 800f324:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
    regvalue &= PHY_LINKED_STATUS;
 800f328:	f003 0304 	and.w	r3, r3, #4
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 800f32c:	0751      	lsls	r1, r2, #29
    regvalue &= PHY_LINKED_STATUS;
 800f32e:	9301      	str	r3, [sp, #4]
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 800f330:	d5eb      	bpl.n	800f30a <ethernetif_set_link+0x12>
    else if(netif_is_link_up(link_arg->netif) && (!regvalue))
 800f332:	0752      	lsls	r2, r2, #29
 800f334:	d5ec      	bpl.n	800f310 <ethernetif_set_link+0x18>
 800f336:	2b00      	cmp	r3, #0
 800f338:	d1ea      	bne.n	800f310 <ethernetif_set_link+0x18>
      netif_set_link_down(link_arg->netif);
 800f33a:	f006 fa09 	bl	8015750 <netif_set_link_down>
 800f33e:	e7e7      	b.n	800f310 <ethernetif_set_link+0x18>
      netif_set_link_up(link_arg->netif);
 800f340:	f006 f9e0 	bl	8015704 <netif_set_link_up>
 800f344:	e7e4      	b.n	800f310 <ethernetif_set_link+0x18>
 800f346:	bf00      	nop
 800f348:	20025050 	.word	0x20025050

0800f34c <ethernetif_notify_conn_changed>:
{
  /* NOTE : This is function could be implemented in user file
            when the callback is needed,
  */

}
 800f34c:	4770      	bx	lr
 800f34e:	bf00      	nop

0800f350 <ethernetif_update_config>:
{
 800f350:	b570      	push	{r4, r5, r6, lr}
  if(netif_is_link_up(netif))
 800f352:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
{
 800f356:	b082      	sub	sp, #8
  __IO uint32_t tickstart = 0;
 800f358:	2100      	movs	r1, #0
{
 800f35a:	4605      	mov	r5, r0
  if(netif_is_link_up(netif))
 800f35c:	0758      	lsls	r0, r3, #29
  __IO uint32_t tickstart = 0;
 800f35e:	9100      	str	r1, [sp, #0]
  uint32_t regvalue = 0;
 800f360:	9101      	str	r1, [sp, #4]
  if(netif_is_link_up(netif))
 800f362:	d539      	bpl.n	800f3d8 <ethernetif_update_config+0x88>
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 800f364:	4c32      	ldr	r4, [pc, #200]	; (800f430 <ethernetif_update_config+0xe0>)
 800f366:	6863      	ldr	r3, [r4, #4]
 800f368:	b9e3      	cbnz	r3, 800f3a4 <ethernetif_update_config+0x54>
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
 800f36a:	68a3      	ldr	r3, [r4, #8]
 800f36c:	f433 4380 	bics.w	r3, r3, #16384	; 0x4000
 800f370:	d141      	bne.n	800f3f6 <ethernetif_update_config+0xa6>
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));
 800f372:	68e3      	ldr	r3, [r4, #12]
 800f374:	f433 6200 	bics.w	r2, r3, #2048	; 0x800
 800f378:	d136      	bne.n	800f3e8 <ethernetif_update_config+0x98>
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 800f37a:	68a2      	ldr	r2, [r4, #8]
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800f37c:	08db      	lsrs	r3, r3, #3
 800f37e:	2100      	movs	r1, #0
 800f380:	482b      	ldr	r0, [pc, #172]	; (800f430 <ethernetif_update_config+0xe0>)
 800f382:	ea43 0252 	orr.w	r2, r3, r2, lsr #1
 800f386:	b292      	uxth	r2, r2
 800f388:	f7f7 fe1a 	bl	8006fc0 <HAL_ETH_WritePHYRegister>
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 800f38c:	2100      	movs	r1, #0
 800f38e:	4828      	ldr	r0, [pc, #160]	; (800f430 <ethernetif_update_config+0xe0>)
 800f390:	f7f8 f834 	bl	80073fc <HAL_ETH_ConfigMAC>
    HAL_ETH_Start(&heth);
 800f394:	4826      	ldr	r0, [pc, #152]	; (800f430 <ethernetif_update_config+0xe0>)
 800f396:	f7f7 ffb1 	bl	80072fc <HAL_ETH_Start>
  ethernetif_notify_conn_changed(netif);
 800f39a:	4628      	mov	r0, r5
 800f39c:	f7ff ffd6 	bl	800f34c <ethernetif_notify_conn_changed>
}
 800f3a0:	b002      	add	sp, #8
 800f3a2:	bd70      	pop	{r4, r5, r6, pc}
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 800f3a4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800f3a8:	4620      	mov	r0, r4
 800f3aa:	f7f7 fe09 	bl	8006fc0 <HAL_ETH_WritePHYRegister>
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 800f3ae:	4626      	mov	r6, r4
      tickstart = HAL_GetTick();
 800f3b0:	f7f5 fc84 	bl	8004cbc <HAL_GetTick>
 800f3b4:	9000      	str	r0, [sp, #0]
 800f3b6:	e002      	b.n	800f3be <ethernetif_update_config+0x6e>
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 800f3b8:	9b01      	ldr	r3, [sp, #4]
 800f3ba:	069a      	lsls	r2, r3, #26
 800f3bc:	d425      	bmi.n	800f40a <ethernetif_update_config+0xba>
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 800f3be:	aa01      	add	r2, sp, #4
 800f3c0:	2101      	movs	r1, #1
 800f3c2:	4630      	mov	r0, r6
 800f3c4:	f7f7 fdb4 	bl	8006f30 <HAL_ETH_ReadPHYRegister>
        if((HAL_GetTick() - tickstart ) > 1000)
 800f3c8:	f7f5 fc78 	bl	8004cbc <HAL_GetTick>
 800f3cc:	9b00      	ldr	r3, [sp, #0]
 800f3ce:	1ac0      	subs	r0, r0, r3
 800f3d0:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800f3d4:	d9f0      	bls.n	800f3b8 <ethernetif_update_config+0x68>
    error :
 800f3d6:	e7c8      	b.n	800f36a <ethernetif_update_config+0x1a>
    HAL_ETH_Stop(&heth);
 800f3d8:	4815      	ldr	r0, [pc, #84]	; (800f430 <ethernetif_update_config+0xe0>)
 800f3da:	f7f7 ffcf 	bl	800737c <HAL_ETH_Stop>
  ethernetif_notify_conn_changed(netif);
 800f3de:	4628      	mov	r0, r5
 800f3e0:	f7ff ffb4 	bl	800f34c <ethernetif_notify_conn_changed>
}
 800f3e4:	b002      	add	sp, #8
 800f3e6:	bd70      	pop	{r4, r5, r6, pc}
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));
 800f3e8:	f44f 7138 	mov.w	r1, #736	; 0x2e0
 800f3ec:	4811      	ldr	r0, [pc, #68]	; (800f434 <ethernetif_update_config+0xe4>)
 800f3ee:	f7f3 f9e1 	bl	80027b4 <assert_failed>
 800f3f2:	68e3      	ldr	r3, [r4, #12]
 800f3f4:	e7c1      	b.n	800f37a <ethernetif_update_config+0x2a>
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
 800f3f6:	f240 21df 	movw	r1, #735	; 0x2df
 800f3fa:	480e      	ldr	r0, [pc, #56]	; (800f434 <ethernetif_update_config+0xe4>)
 800f3fc:	f7f3 f9da 	bl	80027b4 <assert_failed>
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));
 800f400:	68e3      	ldr	r3, [r4, #12]
 800f402:	f433 6200 	bics.w	r2, r3, #2048	; 0x800
 800f406:	d0b8      	beq.n	800f37a <ethernetif_update_config+0x2a>
 800f408:	e7ee      	b.n	800f3e8 <ethernetif_update_config+0x98>
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 800f40a:	aa01      	add	r2, sp, #4
 800f40c:	211f      	movs	r1, #31
 800f40e:	4808      	ldr	r0, [pc, #32]	; (800f430 <ethernetif_update_config+0xe0>)
 800f410:	f7f7 fd8e 	bl	8006f30 <HAL_ETH_ReadPHYRegister>
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 800f414:	9b01      	ldr	r3, [sp, #4]
 800f416:	f013 0210 	ands.w	r2, r3, #16
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 800f41a:	bf18      	it	ne
 800f41c:	f44f 6200 	movne.w	r2, #2048	; 0x800
      if(regvalue & PHY_SPEED_STATUS)
 800f420:	075b      	lsls	r3, r3, #29
        heth.Init.Speed = ETH_SPEED_10M;
 800f422:	bf4c      	ite	mi
 800f424:	2300      	movmi	r3, #0
        heth.Init.Speed = ETH_SPEED_100M;
 800f426:	f44f 4380 	movpl.w	r3, #16384	; 0x4000
        heth.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 800f42a:	60e2      	str	r2, [r4, #12]
        heth.Init.Speed = ETH_SPEED_100M;
 800f42c:	60a3      	str	r3, [r4, #8]
 800f42e:	e7ad      	b.n	800f38c <ethernetif_update_config+0x3c>
 800f430:	20025050 	.word	0x20025050
 800f434:	08024ce0 	.word	0x08024ce0

0800f438 <USBD_CDC_EP0_RxReady>:
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800f438:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
 800f43c:	b183      	cbz	r3, 800f460 <USBD_CDC_EP0_RxReady+0x28>
{
 800f43e:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f440:	f8d0 42bc 	ldr.w	r4, [r0, #700]	; 0x2bc
  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800f444:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 800f448:	28ff      	cmp	r0, #255	; 0xff
 800f44a:	d007      	beq.n	800f45c <USBD_CDC_EP0_RxReady+0x24>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800f44c:	689b      	ldr	r3, [r3, #8]
 800f44e:	4621      	mov	r1, r4
 800f450:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 800f454:	4798      	blx	r3
                                                      (uint8_t *)hcdc->data,
                                                      (uint16_t)hcdc->CmdLength);
    hcdc->CmdOpCode = 0xFFU;
 800f456:	23ff      	movs	r3, #255	; 0xff
 800f458:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200

  }

  return (uint8_t)USBD_OK;
}
 800f45c:	2000      	movs	r0, #0
 800f45e:	bd10      	pop	{r4, pc}
 800f460:	2000      	movs	r0, #0
 800f462:	4770      	bx	lr

0800f464 <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800f464:	2343      	movs	r3, #67	; 0x43
 800f466:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_CfgFSDesc;
}
 800f468:	4800      	ldr	r0, [pc, #0]	; (800f46c <USBD_CDC_GetFSCfgDesc+0x8>)
 800f46a:	4770      	bx	lr
 800f46c:	20000384 	.word	0x20000384

0800f470 <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800f470:	2343      	movs	r3, #67	; 0x43
 800f472:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_CfgHSDesc;
}
 800f474:	4800      	ldr	r0, [pc, #0]	; (800f478 <USBD_CDC_GetHSCfgDesc+0x8>)
 800f476:	4770      	bx	lr
 800f478:	200003c8 	.word	0x200003c8

0800f47c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800f47c:	2343      	movs	r3, #67	; 0x43
 800f47e:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
}
 800f480:	4800      	ldr	r0, [pc, #0]	; (800f484 <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 800f482:	4770      	bx	lr
 800f484:	20000418 	.word	0x20000418

0800f488 <USBD_CDC_GetDeviceQualifierDescriptor>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800f488:	230a      	movs	r3, #10
 800f48a:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_DeviceQualifierDesc;
}
 800f48c:	4800      	ldr	r0, [pc, #0]	; (800f490 <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 800f48e:	4770      	bx	lr
 800f490:	2000040c 	.word	0x2000040c

0800f494 <USBD_CDC_DataOut>:
{
 800f494:	b538      	push	{r3, r4, r5, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f496:	f8d0 42bc 	ldr.w	r4, [r0, #700]	; 0x2bc
  if (pdev->pClassData == NULL)
 800f49a:	b174      	cbz	r4, 800f4ba <USBD_CDC_DataOut+0x26>
 800f49c:	4605      	mov	r5, r0
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800f49e:	f00f fa69 	bl	801e974 <USBD_LL_GetRxDataSize>
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800f4a2:	f504 7103 	add.w	r1, r4, #524	; 0x20c
 800f4a6:	f8d5 32c0 	ldr.w	r3, [r5, #704]	; 0x2c0
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800f4aa:	f8c4 020c 	str.w	r0, [r4, #524]	; 0x20c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800f4ae:	68db      	ldr	r3, [r3, #12]
 800f4b0:	f8d4 0204 	ldr.w	r0, [r4, #516]	; 0x204
 800f4b4:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 800f4b6:	2000      	movs	r0, #0
}
 800f4b8:	bd38      	pop	{r3, r4, r5, pc}
    return (uint8_t)USBD_FAIL;
 800f4ba:	2003      	movs	r0, #3
}
 800f4bc:	bd38      	pop	{r3, r4, r5, pc}
 800f4be:	bf00      	nop

0800f4c0 <USBD_CDC_DataIn>:
{
 800f4c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (pdev->pClassData == NULL)
 800f4c2:	f8d0 72bc 	ldr.w	r7, [r0, #700]	; 0x2bc
 800f4c6:	b1a7      	cbz	r7, 800f4f2 <USBD_CDC_DataIn+0x32>
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800f4c8:	eb01 0581 	add.w	r5, r1, r1, lsl #2
 800f4cc:	4603      	mov	r3, r0
 800f4ce:	460a      	mov	r2, r1
 800f4d0:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 800f4d4:	69ae      	ldr	r6, [r5, #24]
 800f4d6:	b976      	cbnz	r6, 800f4f6 <USBD_CDC_DataIn+0x36>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800f4d8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
    hcdc->TxState = 0U;
 800f4dc:	2400      	movs	r4, #0
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800f4de:	f507 7104 	add.w	r1, r7, #528	; 0x210
 800f4e2:	f8d7 0208 	ldr.w	r0, [r7, #520]	; 0x208
 800f4e6:	691b      	ldr	r3, [r3, #16]
    hcdc->TxState = 0U;
 800f4e8:	f8c7 4214 	str.w	r4, [r7, #532]	; 0x214
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800f4ec:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 800f4ee:	4620      	mov	r0, r4
}
 800f4f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return (uint8_t)USBD_FAIL;
 800f4f2:	2003      	movs	r0, #3
}
 800f4f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800f4f6:	ebc1 0cc1 	rsb	ip, r1, r1, lsl #3
 800f4fa:	f8d0 42c4 	ldr.w	r4, [r0, #708]	; 0x2c4
 800f4fe:	eb04 048c 	add.w	r4, r4, ip, lsl #2
 800f502:	f8d4 c044 	ldr.w	ip, [r4, #68]	; 0x44
 800f506:	fbb6 f4fc 	udiv	r4, r6, ip
 800f50a:	fb0c 6414 	mls	r4, ip, r4, r6
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800f50e:	2c00      	cmp	r4, #0
 800f510:	d1e2      	bne.n	800f4d8 <USBD_CDC_DataIn+0x18>
    pdev->ep_in[epnum].total_length = 0U;
 800f512:	61ac      	str	r4, [r5, #24]
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800f514:	4623      	mov	r3, r4
 800f516:	4622      	mov	r2, r4
 800f518:	f00f fa10 	bl	801e93c <USBD_LL_Transmit>
  return (uint8_t)USBD_OK;
 800f51c:	4620      	mov	r0, r4
}
 800f51e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f520 <USBD_CDC_Setup>:
{
 800f520:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f524:	780b      	ldrb	r3, [r1, #0]
{
 800f526:	b082      	sub	sp, #8
  uint8_t ifalt = 0U;
 800f528:	2700      	movs	r7, #0
{
 800f52a:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f52c:	f013 0260 	ands.w	r2, r3, #96	; 0x60
{
 800f530:	4606      	mov	r6, r0
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f532:	f8d0 82bc 	ldr.w	r8, [r0, #700]	; 0x2bc
  uint8_t ifalt = 0U;
 800f536:	f88d 7005 	strb.w	r7, [sp, #5]
  uint16_t status_info = 0U;
 800f53a:	f8ad 7006 	strh.w	r7, [sp, #6]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f53e:	d01c      	beq.n	800f57a <USBD_CDC_Setup+0x5a>
 800f540:	2a20      	cmp	r2, #32
 800f542:	d112      	bne.n	800f56a <USBD_CDC_Setup+0x4a>
    if (req->wLength != 0U)
 800f544:	88cd      	ldrh	r5, [r1, #6]
 800f546:	f891 c001 	ldrb.w	ip, [r1, #1]
 800f54a:	2d00      	cmp	r5, #0
 800f54c:	d147      	bne.n	800f5de <USBD_CDC_Setup+0xbe>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800f54e:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
 800f552:	462a      	mov	r2, r5
 800f554:	4660      	mov	r0, ip
 800f556:	689b      	ldr	r3, [r3, #8]
 800f558:	4798      	blx	r3
  USBD_StatusTypeDef ret = USBD_OK;
 800f55a:	4628      	mov	r0, r5
}
 800f55c:	b002      	add	sp, #8
 800f55e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f562:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800f566:	2b03      	cmp	r3, #3
 800f568:	d049      	beq.n	800f5fe <USBD_CDC_Setup+0xde>
      USBD_CtlError(pdev, req);
 800f56a:	4630      	mov	r0, r6
 800f56c:	4621      	mov	r1, r4
 800f56e:	f000 fd05 	bl	800ff7c <USBD_CtlError>
      ret = USBD_FAIL;
 800f572:	2003      	movs	r0, #3
}
 800f574:	b002      	add	sp, #8
 800f576:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    switch (req->bRequest)
 800f57a:	784b      	ldrb	r3, [r1, #1]
 800f57c:	2b0b      	cmp	r3, #11
 800f57e:	d8f4      	bhi.n	800f56a <USBD_CDC_Setup+0x4a>
 800f580:	a201      	add	r2, pc, #4	; (adr r2, 800f588 <USBD_CDC_Setup+0x68>)
 800f582:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f586:	bf00      	nop
 800f588:	0800f563 	.word	0x0800f563
 800f58c:	0800f5c1 	.word	0x0800f5c1
 800f590:	0800f56b 	.word	0x0800f56b
 800f594:	0800f56b 	.word	0x0800f56b
 800f598:	0800f56b 	.word	0x0800f56b
 800f59c:	0800f56b 	.word	0x0800f56b
 800f5a0:	0800f56b 	.word	0x0800f56b
 800f5a4:	0800f56b 	.word	0x0800f56b
 800f5a8:	0800f56b 	.word	0x0800f56b
 800f5ac:	0800f56b 	.word	0x0800f56b
 800f5b0:	0800f5c9 	.word	0x0800f5c9
 800f5b4:	0800f5b9 	.word	0x0800f5b9
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800f5b8:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800f5bc:	2b03      	cmp	r3, #3
 800f5be:	d1d4      	bne.n	800f56a <USBD_CDC_Setup+0x4a>
  USBD_StatusTypeDef ret = USBD_OK;
 800f5c0:	2000      	movs	r0, #0
}
 800f5c2:	b002      	add	sp, #8
 800f5c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f5c8:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800f5cc:	2b03      	cmp	r3, #3
 800f5ce:	d1cc      	bne.n	800f56a <USBD_CDC_Setup+0x4a>
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800f5d0:	2201      	movs	r2, #1
 800f5d2:	f10d 0105 	add.w	r1, sp, #5
 800f5d6:	f000 fd03 	bl	800ffe0 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 800f5da:	2000      	movs	r0, #0
 800f5dc:	e7ca      	b.n	800f574 <USBD_CDC_Setup+0x54>
      if ((req->bmRequest & 0x80U) != 0U)
 800f5de:	061b      	lsls	r3, r3, #24
 800f5e0:	d514      	bpl.n	800f60c <USBD_CDC_Setup+0xec>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800f5e2:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
 800f5e6:	462a      	mov	r2, r5
 800f5e8:	4660      	mov	r0, ip
 800f5ea:	4641      	mov	r1, r8
 800f5ec:	689b      	ldr	r3, [r3, #8]
 800f5ee:	4798      	blx	r3
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 800f5f0:	88e2      	ldrh	r2, [r4, #6]
 800f5f2:	4641      	mov	r1, r8
 800f5f4:	4630      	mov	r0, r6
 800f5f6:	f000 fcf3 	bl	800ffe0 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 800f5fa:	4638      	mov	r0, r7
 800f5fc:	e7ba      	b.n	800f574 <USBD_CDC_Setup+0x54>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800f5fe:	2202      	movs	r2, #2
 800f600:	f10d 0106 	add.w	r1, sp, #6
 800f604:	f000 fcec 	bl	800ffe0 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 800f608:	2000      	movs	r0, #0
 800f60a:	e7b3      	b.n	800f574 <USBD_CDC_Setup+0x54>
        hcdc->CmdOpCode = req->bRequest;
 800f60c:	f888 c200 	strb.w	ip, [r8, #512]	; 0x200
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800f610:	462a      	mov	r2, r5
        hcdc->CmdLength = (uint8_t)req->wLength;
 800f612:	f888 5201 	strb.w	r5, [r8, #513]	; 0x201
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800f616:	4641      	mov	r1, r8
 800f618:	f000 fcf8 	bl	801000c <USBD_CtlPrepareRx>
  USBD_StatusTypeDef ret = USBD_OK;
 800f61c:	4638      	mov	r0, r7
 800f61e:	e7a9      	b.n	800f574 <USBD_CDC_Setup+0x54>

0800f620 <USBD_CDC_DeInit>:
{
 800f620:	b538      	push	{r3, r4, r5, lr}
 800f622:	4604      	mov	r4, r0
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800f624:	2500      	movs	r5, #0
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800f626:	2181      	movs	r1, #129	; 0x81
 800f628:	f00f f93c 	bl	801e8a4 <USBD_LL_CloseEP>
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800f62c:	2101      	movs	r1, #1
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800f62e:	8725      	strh	r5, [r4, #56]	; 0x38
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800f630:	4620      	mov	r0, r4
 800f632:	f00f f937 	bl	801e8a4 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800f636:	f8a4 5178 	strh.w	r5, [r4, #376]	; 0x178
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800f63a:	4620      	mov	r0, r4
 800f63c:	2182      	movs	r1, #130	; 0x82
 800f63e:	f00f f931 	bl	801e8a4 <USBD_LL_CloseEP>
  if (pdev->pClassData != NULL)
 800f642:	f8d4 32bc 	ldr.w	r3, [r4, #700]	; 0x2bc
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800f646:	64e5      	str	r5, [r4, #76]	; 0x4c
  if (pdev->pClassData != NULL)
 800f648:	b14b      	cbz	r3, 800f65e <USBD_CDC_DeInit+0x3e>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800f64a:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
 800f64e:	685b      	ldr	r3, [r3, #4]
 800f650:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800f652:	f8d4 02bc 	ldr.w	r0, [r4, #700]	; 0x2bc
 800f656:	f00f fb09 	bl	801ec6c <free>
    pdev->pClassData = NULL;
 800f65a:	f8c4 52bc 	str.w	r5, [r4, #700]	; 0x2bc
}
 800f65e:	2000      	movs	r0, #0
 800f660:	bd38      	pop	{r3, r4, r5, pc}
 800f662:	bf00      	nop

0800f664 <USBD_CDC_Init>:
{
 800f664:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f668:	4604      	mov	r4, r0
  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800f66a:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800f66e:	f00f faf5 	bl	801ec5c <malloc>
  if (hcdc == NULL)
 800f672:	4605      	mov	r5, r0
 800f674:	2800      	cmp	r0, #0
 800f676:	d04a      	beq.n	800f70e <USBD_CDC_Init+0xaa>
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f678:	7c23      	ldrb	r3, [r4, #16]
     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800f67a:	2601      	movs	r6, #1
  pdev->pClassData = (void *)hcdc;
 800f67c:	f8c4 02bc 	str.w	r0, [r4, #700]	; 0x2bc
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f680:	b393      	cbz	r3, 800f6e8 <USBD_CDC_Init+0x84>
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800f682:	2340      	movs	r3, #64	; 0x40
 800f684:	2181      	movs	r1, #129	; 0x81
 800f686:	2202      	movs	r2, #2
 800f688:	4620      	mov	r0, r4
 800f68a:	f00f f8f9 	bl	801e880 <USBD_LL_OpenEP>
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800f68e:	4631      	mov	r1, r6
 800f690:	2340      	movs	r3, #64	; 0x40
     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800f692:	8726      	strh	r6, [r4, #56]	; 0x38
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800f694:	2202      	movs	r2, #2
 800f696:	4620      	mov	r0, r4
 800f698:	f00f f8f2 	bl	801e880 <USBD_LL_OpenEP>
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800f69c:	2310      	movs	r3, #16
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800f69e:	2203      	movs	r2, #3
 800f6a0:	2182      	movs	r1, #130	; 0x82
      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800f6a2:	f8a4 6178 	strh.w	r6, [r4, #376]	; 0x178
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800f6a6:	4620      	mov	r0, r4
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800f6a8:	f8a4 304e 	strh.w	r3, [r4, #78]	; 0x4e
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800f6ac:	2308      	movs	r3, #8
 800f6ae:	f00f f8e7 	bl	801e880 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800f6b2:	2701      	movs	r7, #1
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800f6b4:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
  hcdc->TxState = 0U;
 800f6b8:	2600      	movs	r6, #0
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800f6ba:	f8a4 704c 	strh.w	r7, [r4, #76]	; 0x4c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800f6be:	681b      	ldr	r3, [r3, #0]
 800f6c0:	4798      	blx	r3
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f6c2:	f894 8010 	ldrb.w	r8, [r4, #16]
  hcdc->TxState = 0U;
 800f6c6:	f8c5 6214 	str.w	r6, [r5, #532]	; 0x214
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800f6ca:	4639      	mov	r1, r7
  hcdc->RxState = 0U;
 800f6cc:	f8c5 6218 	str.w	r6, [r5, #536]	; 0x218
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800f6d0:	4620      	mov	r0, r4
 800f6d2:	f8d5 2204 	ldr.w	r2, [r5, #516]	; 0x204
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f6d6:	f1b8 0f00 	cmp.w	r8, #0
 800f6da:	d011      	beq.n	800f700 <USBD_CDC_Init+0x9c>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800f6dc:	2340      	movs	r3, #64	; 0x40
 800f6de:	f00f f93b 	bl	801e958 <USBD_LL_PrepareReceive>
  return (uint8_t)USBD_OK;
 800f6e2:	4630      	mov	r0, r6
}
 800f6e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800f6e8:	f44f 7300 	mov.w	r3, #512	; 0x200
 800f6ec:	2181      	movs	r1, #129	; 0x81
 800f6ee:	2202      	movs	r2, #2
 800f6f0:	4620      	mov	r0, r4
 800f6f2:	f00f f8c5 	bl	801e880 <USBD_LL_OpenEP>
     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800f6f6:	8726      	strh	r6, [r4, #56]	; 0x38
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800f6f8:	4631      	mov	r1, r6
 800f6fa:	f44f 7300 	mov.w	r3, #512	; 0x200
 800f6fe:	e7c9      	b.n	800f694 <USBD_CDC_Init+0x30>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800f700:	f44f 7300 	mov.w	r3, #512	; 0x200
 800f704:	f00f f928 	bl	801e958 <USBD_LL_PrepareReceive>
  return (uint8_t)USBD_OK;
 800f708:	4640      	mov	r0, r8
}
 800f70a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    pdev->pClassData = NULL;
 800f70e:	f8c4 02bc 	str.w	r0, [r4, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800f712:	2002      	movs	r0, #2
}
 800f714:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800f718 <USBD_CDC_RegisterInterface>:
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
  if (fops == NULL)
 800f718:	b119      	cbz	r1, 800f722 <USBD_CDC_RegisterInterface+0xa>
  {
    return (uint8_t)USBD_FAIL;
  }

  pdev->pUserData = fops;
 800f71a:	f8c0 12c0 	str.w	r1, [r0, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800f71e:	2000      	movs	r0, #0
 800f720:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 800f722:	2003      	movs	r0, #3
}
 800f724:	4770      	bx	lr
 800f726:	bf00      	nop

0800f728 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f728:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc

  hcdc->TxBuffer = pbuff;
  hcdc->TxLength = length;

  return (uint8_t)USBD_OK;
}
 800f72c:	2000      	movs	r0, #0
  hcdc->TxBuffer = pbuff;
 800f72e:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800f732:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
 800f736:	4770      	bx	lr

0800f738 <USBD_CDC_SetRxBuffer>:
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;

  hcdc->RxBuffer = pbuff;
 800f738:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc

  return (uint8_t)USBD_OK;
}
 800f73c:	2000      	movs	r0, #0
  hcdc->RxBuffer = pbuff;
 800f73e:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
}
 800f742:	4770      	bx	lr

0800f744 <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f744:	f8d0 22bc 	ldr.w	r2, [r0, #700]	; 0x2bc

  if (pdev->pClassData == NULL)
 800f748:	b18a      	cbz	r2, 800f76e <USBD_CDC_ReceivePacket+0x2a>
 800f74a:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
{
 800f74e:	b510      	push	{r4, lr}
  {
    return (uint8_t)USBD_FAIL;
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f750:	7c04      	ldrb	r4, [r0, #16]
 800f752:	b12c      	cbz	r4, 800f760 <USBD_CDC_ReceivePacket+0x1c>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800f754:	2340      	movs	r3, #64	; 0x40
 800f756:	2101      	movs	r1, #1
 800f758:	f00f f8fe 	bl	801e958 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800f75c:	2000      	movs	r0, #0
}
 800f75e:	bd10      	pop	{r4, pc}
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800f760:	f44f 7300 	mov.w	r3, #512	; 0x200
 800f764:	2101      	movs	r1, #1
 800f766:	f00f f8f7 	bl	801e958 <USBD_LL_PrepareReceive>
  return (uint8_t)USBD_OK;
 800f76a:	4620      	mov	r0, r4
}
 800f76c:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 800f76e:	2003      	movs	r0, #3
}
 800f770:	4770      	bx	lr
 800f772:	bf00      	nop

0800f774 <USBD_Init>:
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800f774:	4603      	mov	r3, r0
 800f776:	b1a8      	cbz	r0, 800f7a4 <USBD_Init+0x30>
#endif
    return USBD_FAIL;
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 800f778:	f8d0 02b8 	ldr.w	r0, [r0, #696]	; 0x2b8
 800f77c:	b110      	cbz	r0, 800f784 <USBD_Init+0x10>
  {
    pdev->pClass = NULL;
 800f77e:	2000      	movs	r0, #0
 800f780:	f8c3 02b8 	str.w	r0, [r3, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 800f784:	f8d3 02cc 	ldr.w	r0, [r3, #716]	; 0x2cc
 800f788:	b110      	cbz	r0, 800f790 <USBD_Init+0x1c>
  {
    pdev->pConfDesc = NULL;
 800f78a:	2000      	movs	r0, #0
 800f78c:	f8c3 02cc 	str.w	r0, [r3, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800f790:	b109      	cbz	r1, 800f796 <USBD_Init+0x22>
  {
    pdev->pDesc = pdesc;
 800f792:	f8c3 12b4 	str.w	r1, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800f796:	2101      	movs	r1, #1
  pdev->id = id;
 800f798:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800f79a:	4618      	mov	r0, r3
  pdev->dev_state = USBD_STATE_DEFAULT;
 800f79c:	f883 129c 	strb.w	r1, [r3, #668]	; 0x29c
  ret = USBD_LL_Init(pdev);
 800f7a0:	f00f b82e 	b.w	801e800 <USBD_LL_Init>

  return ret;
}
 800f7a4:	2003      	movs	r0, #3
 800f7a6:	4770      	bx	lr

0800f7a8 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800f7a8:	b530      	push	{r4, r5, lr}
  uint16_t len = 0U;
 800f7aa:	2400      	movs	r4, #0
{
 800f7ac:	b083      	sub	sp, #12
  uint16_t len = 0U;
 800f7ae:	f8ad 4006 	strh.w	r4, [sp, #6]

  if (pclass == NULL)
 800f7b2:	b159      	cbz	r1, 800f7cc <USBD_RegisterClass+0x24>
 800f7b4:	4605      	mov	r5, r0
#endif
    return USBD_FAIL;
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800f7b6:	f8c0 12b8 	str.w	r1, [r0, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 800f7ba:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 800f7bc:	f10d 0006 	add.w	r0, sp, #6
 800f7c0:	4798      	blx	r3
 800f7c2:	f8c5 02cc 	str.w	r0, [r5, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
}
 800f7c6:	4620      	mov	r0, r4
 800f7c8:	b003      	add	sp, #12
 800f7ca:	bd30      	pop	{r4, r5, pc}
    return USBD_FAIL;
 800f7cc:	2403      	movs	r4, #3
 800f7ce:	e7fa      	b.n	800f7c6 <USBD_RegisterClass+0x1e>

0800f7d0 <USBD_Start>:
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800f7d0:	f00f b848 	b.w	801e864 <USBD_LL_Start>

0800f7d4 <USBD_SetClassConfig>:

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
  USBD_StatusTypeDef ret = USBD_FAIL;

  if (pdev->pClass != NULL)
 800f7d4:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800f7d8:	b10b      	cbz	r3, 800f7de <USBD_SetClassConfig+0xa>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800f7da:	681b      	ldr	r3, [r3, #0]
 800f7dc:	4718      	bx	r3
  }

  return ret;
}
 800f7de:	2003      	movs	r0, #3
 800f7e0:	4770      	bx	lr
 800f7e2:	bf00      	nop

0800f7e4 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f7e4:	b508      	push	{r3, lr}
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800f7e6:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800f7ea:	b10b      	cbz	r3, 800f7f0 <USBD_ClrClassConfig+0xc>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800f7ec:	685b      	ldr	r3, [r3, #4]
 800f7ee:	4798      	blx	r3
  }

  return USBD_OK;
}
 800f7f0:	2000      	movs	r0, #0
 800f7f2:	bd08      	pop	{r3, pc}

0800f7f4 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800f7f4:	b538      	push	{r3, r4, r5, lr}
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800f7f6:	f200 25aa 	addw	r5, r0, #682	; 0x2aa
{
 800f7fa:	4604      	mov	r4, r0
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800f7fc:	4628      	mov	r0, r5
 800f7fe:	f000 fba9 	bl	800ff54 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;

  pdev->ep0_data_len = pdev->request.wLength;

  switch (pdev->request.bmRequest & 0x1FU)
 800f802:	f894 12aa 	ldrb.w	r1, [r4, #682]	; 0x2aa
  pdev->ep0_state = USBD_EP0_SETUP;
 800f806:	2001      	movs	r0, #1
  pdev->ep0_data_len = pdev->request.wLength;
 800f808:	f8b4 22b0 	ldrh.w	r2, [r4, #688]	; 0x2b0
  switch (pdev->request.bmRequest & 0x1FU)
 800f80c:	f001 031f 	and.w	r3, r1, #31
  pdev->ep0_state = USBD_EP0_SETUP;
 800f810:	f8c4 0294 	str.w	r0, [r4, #660]	; 0x294
  switch (pdev->request.bmRequest & 0x1FU)
 800f814:	4283      	cmp	r3, r0
  pdev->ep0_data_len = pdev->request.wLength;
 800f816:	f8c4 2298 	str.w	r2, [r4, #664]	; 0x298
  switch (pdev->request.bmRequest & 0x1FU)
 800f81a:	d015      	beq.n	800f848 <USBD_LL_SetupStage+0x54>
 800f81c:	d30e      	bcc.n	800f83c <USBD_LL_SetupStage+0x48>
 800f81e:	2b02      	cmp	r3, #2
 800f820:	d105      	bne.n	800f82e <USBD_LL_SetupStage+0x3a>
    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
      break;

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800f822:	4629      	mov	r1, r5
 800f824:	4620      	mov	r0, r4
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
      break;
  }

  return ret;
}
 800f826:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800f82a:	f000 baf5 	b.w	800fe18 <USBD_StdEPReq>
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800f82e:	4620      	mov	r0, r4
 800f830:	f001 0180 	and.w	r1, r1, #128	; 0x80
}
 800f834:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800f838:	f00f b842 	b.w	801e8c0 <USBD_LL_StallEP>
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800f83c:	4629      	mov	r1, r5
 800f83e:	4620      	mov	r0, r4
}
 800f840:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800f844:	f000 b8fe 	b.w	800fa44 <USBD_StdDevReq>
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800f848:	4629      	mov	r1, r5
 800f84a:	4620      	mov	r0, r4
}
 800f84c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800f850:	f000 baaa 	b.w	800fda8 <USBD_StdItfReq>

0800f854 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800f854:	b570      	push	{r4, r5, r6, lr}
 800f856:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800f858:	b931      	cbnz	r1, 800f868 <USBD_LL_DataOutStage+0x14>
 800f85a:	460d      	mov	r5, r1
  {
    pep = &pdev->ep_out[0];

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800f85c:	f8d0 1294 	ldr.w	r1, [r0, #660]	; 0x294
 800f860:	2903      	cmp	r1, #3
 800f862:	d00c      	beq.n	800f87e <USBD_LL_DataOutStage+0x2a>
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 800f864:	2000      	movs	r0, #0
}
 800f866:	bd70      	pop	{r4, r5, r6, pc}
  else if ((pdev->pClass->DataOut != NULL) &&
 800f868:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
 800f86c:	6992      	ldr	r2, [r2, #24]
 800f86e:	b1da      	cbz	r2, 800f8a8 <USBD_LL_DataOutStage+0x54>
 800f870:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800f874:	2b03      	cmp	r3, #3
 800f876:	d117      	bne.n	800f8a8 <USBD_LL_DataOutStage+0x54>
}
 800f878:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800f87c:	4710      	bx	r2
 800f87e:	4611      	mov	r1, r2
      if (pep->rem_length > pep->maxpacket)
 800f880:	f8d0 315c 	ldr.w	r3, [r0, #348]	; 0x15c
 800f884:	f8d0 2160 	ldr.w	r2, [r0, #352]	; 0x160
 800f888:	4293      	cmp	r3, r2
 800f88a:	d80f      	bhi.n	800f8ac <USBD_LL_DataOutStage+0x58>
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800f88c:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800f890:	691b      	ldr	r3, [r3, #16]
 800f892:	b123      	cbz	r3, 800f89e <USBD_LL_DataOutStage+0x4a>
 800f894:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 800f898:	2a03      	cmp	r2, #3
 800f89a:	d100      	bne.n	800f89e <USBD_LL_DataOutStage+0x4a>
          pdev->pClass->EP0_RxReady(pdev);
 800f89c:	4798      	blx	r3
        (void)USBD_CtlSendStatus(pdev);
 800f89e:	4620      	mov	r0, r4
 800f8a0:	f000 fbcc 	bl	801003c <USBD_CtlSendStatus>
  return USBD_OK;
 800f8a4:	2000      	movs	r0, #0
 800f8a6:	e7de      	b.n	800f866 <USBD_LL_DataOutStage+0x12>
    return USBD_FAIL;
 800f8a8:	2003      	movs	r0, #3
}
 800f8aa:	bd70      	pop	{r4, r5, r6, pc}
        pep->rem_length -= pep->maxpacket;
 800f8ac:	1a9b      	subs	r3, r3, r2
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800f8ae:	429a      	cmp	r2, r3
        pep->rem_length -= pep->maxpacket;
 800f8b0:	f8c0 315c 	str.w	r3, [r0, #348]	; 0x15c
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800f8b4:	bf28      	it	cs
 800f8b6:	461a      	movcs	r2, r3
 800f8b8:	f000 fbb8 	bl	801002c <USBD_CtlContinueRx>
  return USBD_OK;
 800f8bc:	4628      	mov	r0, r5
}
 800f8be:	bd70      	pop	{r4, r5, r6, pc}

0800f8c0 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800f8c0:	b570      	push	{r4, r5, r6, lr}
 800f8c2:	4604      	mov	r4, r0
 800f8c4:	b082      	sub	sp, #8
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800f8c6:	b951      	cbnz	r1, 800f8de <USBD_LL_DataInStage+0x1e>
  {
    pep = &pdev->ep_in[0];

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800f8c8:	f8d0 5294 	ldr.w	r5, [r0, #660]	; 0x294
 800f8cc:	2d02      	cmp	r5, #2
 800f8ce:	d016      	beq.n	800f8fe <USBD_LL_DataInStage+0x3e>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800f8d0:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
    {
      (void)USBD_RunTestMode(pdev);
      pdev->dev_test_mode = 0U;
 800f8d4:	2000      	movs	r0, #0
    if (pdev->dev_test_mode == 1U)
 800f8d6:	2b01      	cmp	r3, #1
 800f8d8:	d00d      	beq.n	800f8f6 <USBD_LL_DataInStage+0x36>
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
}
 800f8da:	b002      	add	sp, #8
 800f8dc:	bd70      	pop	{r4, r5, r6, pc}
  else if ((pdev->pClass->DataIn != NULL) &&
 800f8de:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800f8e2:	695b      	ldr	r3, [r3, #20]
 800f8e4:	b33b      	cbz	r3, 800f936 <USBD_LL_DataInStage+0x76>
 800f8e6:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 800f8ea:	2a03      	cmp	r2, #3
 800f8ec:	d123      	bne.n	800f936 <USBD_LL_DataInStage+0x76>
}
 800f8ee:	b002      	add	sp, #8
 800f8f0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800f8f4:	4718      	bx	r3
      pdev->dev_test_mode = 0U;
 800f8f6:	f884 02a0 	strb.w	r0, [r4, #672]	; 0x2a0
}
 800f8fa:	b002      	add	sp, #8
 800f8fc:	bd70      	pop	{r4, r5, r6, pc}
      if (pep->rem_length > pep->maxpacket)
 800f8fe:	e9d0 5607 	ldrd	r5, r6, [r0, #28]
 800f902:	42b5      	cmp	r5, r6
 800f904:	d81a      	bhi.n	800f93c <USBD_LL_DataInStage+0x7c>
        if ((pep->maxpacket == pep->rem_length) &&
 800f906:	d027      	beq.n	800f958 <USBD_LL_DataInStage+0x98>
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800f908:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 800f90c:	68db      	ldr	r3, [r3, #12]
 800f90e:	b12b      	cbz	r3, 800f91c <USBD_LL_DataInStage+0x5c>
 800f910:	f894 229c 	ldrb.w	r2, [r4, #668]	; 0x29c
 800f914:	2a03      	cmp	r2, #3
 800f916:	d101      	bne.n	800f91c <USBD_LL_DataInStage+0x5c>
            pdev->pClass->EP0_TxSent(pdev);
 800f918:	4620      	mov	r0, r4
 800f91a:	4798      	blx	r3
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800f91c:	2180      	movs	r1, #128	; 0x80
 800f91e:	4620      	mov	r0, r4
 800f920:	f00e ffce 	bl	801e8c0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800f924:	4620      	mov	r0, r4
 800f926:	f000 fb95 	bl	8010054 <USBD_CtlReceiveStatus>
    if (pdev->dev_test_mode == 1U)
 800f92a:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
      pdev->dev_test_mode = 0U;
 800f92e:	2000      	movs	r0, #0
    if (pdev->dev_test_mode == 1U)
 800f930:	2b01      	cmp	r3, #1
 800f932:	d1d2      	bne.n	800f8da <USBD_LL_DataInStage+0x1a>
 800f934:	e7df      	b.n	800f8f6 <USBD_LL_DataInStage+0x36>
    return USBD_FAIL;
 800f936:	2003      	movs	r0, #3
}
 800f938:	b002      	add	sp, #8
 800f93a:	bd70      	pop	{r4, r5, r6, pc}
        pep->rem_length -= pep->maxpacket;
 800f93c:	1bad      	subs	r5, r5, r6
 800f93e:	9101      	str	r1, [sp, #4]
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800f940:	4611      	mov	r1, r2
        pep->rem_length -= pep->maxpacket;
 800f942:	61c5      	str	r5, [r0, #28]
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800f944:	462a      	mov	r2, r5
 800f946:	f000 fb59 	bl	800fffc <USBD_CtlContinueSendData>
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800f94a:	9b01      	ldr	r3, [sp, #4]
 800f94c:	4620      	mov	r0, r4
 800f94e:	461a      	mov	r2, r3
 800f950:	4619      	mov	r1, r3
 800f952:	f00f f801 	bl	801e958 <USBD_LL_PrepareReceive>
 800f956:	e7bb      	b.n	800f8d0 <USBD_LL_DataInStage+0x10>
            (pep->total_length >= pep->maxpacket) &&
 800f958:	6982      	ldr	r2, [r0, #24]
        if ((pep->maxpacket == pep->rem_length) &&
 800f95a:	4295      	cmp	r5, r2
 800f95c:	d8d4      	bhi.n	800f908 <USBD_LL_DataInStage+0x48>
            (pep->total_length >= pep->maxpacket) &&
 800f95e:	f8d0 5298 	ldr.w	r5, [r0, #664]	; 0x298
 800f962:	42aa      	cmp	r2, r5
 800f964:	d2d0      	bcs.n	800f908 <USBD_LL_DataInStage+0x48>
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800f966:	460a      	mov	r2, r1
 800f968:	9101      	str	r1, [sp, #4]
 800f96a:	f000 fb47 	bl	800fffc <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800f96e:	9b01      	ldr	r3, [sp, #4]
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800f970:	4620      	mov	r0, r4
          pdev->ep0_data_len = 0U;
 800f972:	f8c4 3298 	str.w	r3, [r4, #664]	; 0x298
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800f976:	461a      	mov	r2, r3
 800f978:	4619      	mov	r1, r3
 800f97a:	f00e ffed 	bl	801e958 <USBD_LL_PrepareReceive>
 800f97e:	e7a7      	b.n	800f8d0 <USBD_LL_DataInStage+0x10>

0800f980 <USBD_LL_Reset>:

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
  pdev->ep0_state = USBD_EP0_IDLE;
 800f980:	2100      	movs	r1, #0
  pdev->dev_state = USBD_STATE_DEFAULT;
 800f982:	2201      	movs	r2, #1
  pdev->dev_config = 0U;
  pdev->dev_remote_wakeup = 0U;

  if (pdev->pClassData != NULL)
 800f984:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc
{
 800f988:	b570      	push	{r4, r5, r6, lr}
 800f98a:	4604      	mov	r4, r0
  pdev->dev_state = USBD_STATE_DEFAULT;
 800f98c:	f880 229c 	strb.w	r2, [r0, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800f990:	f8c0 1294 	str.w	r1, [r0, #660]	; 0x294
  pdev->dev_config = 0U;
 800f994:	6041      	str	r1, [r0, #4]
  pdev->dev_remote_wakeup = 0U;
 800f996:	f8c0 12a4 	str.w	r1, [r0, #676]	; 0x2a4
  if (pdev->pClassData != NULL)
 800f99a:	b11b      	cbz	r3, 800f9a4 <USBD_LL_Reset+0x24>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800f99c:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800f9a0:	685b      	ldr	r3, [r3, #4]
 800f9a2:	4798      	blx	r3

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800f9a4:	2540      	movs	r5, #64	; 0x40
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800f9a6:	2200      	movs	r2, #0
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800f9a8:	2601      	movs	r6, #1
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800f9aa:	4620      	mov	r0, r4
 800f9ac:	462b      	mov	r3, r5
 800f9ae:	4611      	mov	r1, r2
 800f9b0:	f00e ff66 	bl	801e880 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800f9b4:	f8a4 6164 	strh.w	r6, [r4, #356]	; 0x164
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800f9b8:	f8c4 5160 	str.w	r5, [r4, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800f9bc:	462b      	mov	r3, r5
 800f9be:	2200      	movs	r2, #0
 800f9c0:	2180      	movs	r1, #128	; 0x80
 800f9c2:	4620      	mov	r0, r4
 800f9c4:	f00e ff5c 	bl	801e880 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800f9c8:	84a6      	strh	r6, [r4, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800f9ca:	6225      	str	r5, [r4, #32]

  return USBD_OK;
}
 800f9cc:	2000      	movs	r0, #0
 800f9ce:	bd70      	pop	{r4, r5, r6, pc}

0800f9d0 <USBD_LL_SetSpeed>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 800f9d0:	7401      	strb	r1, [r0, #16]

  return USBD_OK;
}
 800f9d2:	2000      	movs	r0, #0
 800f9d4:	4770      	bx	lr
 800f9d6:	bf00      	nop

0800f9d8 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800f9d8:	4603      	mov	r3, r0
  pdev->dev_old_state = pdev->dev_state;
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800f9da:	2104      	movs	r1, #4

  return USBD_OK;
}
 800f9dc:	2000      	movs	r0, #0
  pdev->dev_old_state = pdev->dev_state;
 800f9de:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800f9e2:	f883 129c 	strb.w	r1, [r3, #668]	; 0x29c
  pdev->dev_old_state = pdev->dev_state;
 800f9e6:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
}
 800f9ea:	4770      	bx	lr

0800f9ec <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800f9ec:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800f9f0:	2b04      	cmp	r3, #4
 800f9f2:	d103      	bne.n	800f9fc <USBD_LL_Resume+0x10>
  {
    pdev->dev_state = pdev->dev_old_state;
 800f9f4:	f890 329d 	ldrb.w	r3, [r0, #669]	; 0x29d
 800f9f8:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
  }

  return USBD_OK;
}
 800f9fc:	2000      	movs	r0, #0
 800f9fe:	4770      	bx	lr

0800fa00 <USBD_LL_SOF>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fa00:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 800fa04:	2a03      	cmp	r2, #3
 800fa06:	d001      	beq.n	800fa0c <USBD_LL_SOF+0xc>
      pdev->pClass->SOF(pdev);
    }
  }

  return USBD_OK;
}
 800fa08:	2000      	movs	r0, #0
 800fa0a:	4770      	bx	lr
{
 800fa0c:	b508      	push	{r3, lr}
    if (pdev->pClass->SOF != NULL)
 800fa0e:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800fa12:	69db      	ldr	r3, [r3, #28]
 800fa14:	b103      	cbz	r3, 800fa18 <USBD_LL_SOF+0x18>
      pdev->pClass->SOF(pdev);
 800fa16:	4798      	blx	r3
}
 800fa18:	2000      	movs	r0, #0
 800fa1a:	bd08      	pop	{r3, pc}

0800fa1c <USBD_LL_IsoINIncomplete>:
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
}
 800fa1c:	2000      	movs	r0, #0
 800fa1e:	4770      	bx	lr

0800fa20 <USBD_LL_IsoOUTIncomplete>:
 800fa20:	2000      	movs	r0, #0
 800fa22:	4770      	bx	lr

0800fa24 <USBD_LL_DevConnected>:
 800fa24:	2000      	movs	r0, #0
 800fa26:	4770      	bx	lr

0800fa28 <USBD_LL_DevDisconnected>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800fa28:	2101      	movs	r1, #1

  if (pdev->pClass != NULL)
 800fa2a:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
  pdev->dev_state = USBD_STATE_DEFAULT;
 800fa2e:	f880 129c 	strb.w	r1, [r0, #668]	; 0x29c
  if (pdev->pClass != NULL)
 800fa32:	b12a      	cbz	r2, 800fa40 <USBD_LL_DevDisconnected+0x18>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800fa34:	6852      	ldr	r2, [r2, #4]
 800fa36:	7901      	ldrb	r1, [r0, #4]
{
 800fa38:	b508      	push	{r3, lr}
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800fa3a:	4790      	blx	r2
  }

  return USBD_OK;
}
 800fa3c:	2000      	movs	r0, #0
 800fa3e:	bd08      	pop	{r3, pc}
 800fa40:	2000      	movs	r0, #0
 800fa42:	4770      	bx	lr

0800fa44 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fa44:	b570      	push	{r4, r5, r6, lr}
  USBD_StatusTypeDef ret = USBD_OK;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800fa46:	780b      	ldrb	r3, [r1, #0]
{
 800fa48:	b082      	sub	sp, #8
 800fa4a:	460d      	mov	r5, r1
 800fa4c:	4604      	mov	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800fa4e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800fa52:	2b20      	cmp	r3, #32
 800fa54:	d028      	beq.n	800faa8 <USBD_StdDevReq+0x64>
 800fa56:	2b40      	cmp	r3, #64	; 0x40
 800fa58:	d026      	beq.n	800faa8 <USBD_StdDevReq+0x64>
 800fa5a:	b15b      	cbz	r3, 800fa74 <USBD_StdDevReq+0x30>

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800fa5c:	2180      	movs	r1, #128	; 0x80
 800fa5e:	4620      	mov	r0, r4
 800fa60:	f00e ff2e 	bl	801e8c0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800fa64:	2100      	movs	r1, #0
 800fa66:	4620      	mov	r0, r4
  USBD_StatusTypeDef ret = USBD_OK;
 800fa68:	460d      	mov	r5, r1
  (void)USBD_LL_StallEP(pdev, 0U);
 800fa6a:	f00e ff29 	bl	801e8c0 <USBD_LL_StallEP>
}
 800fa6e:	4628      	mov	r0, r5
 800fa70:	b002      	add	sp, #8
 800fa72:	bd70      	pop	{r4, r5, r6, pc}
    switch (req->bRequest)
 800fa74:	784b      	ldrb	r3, [r1, #1]
 800fa76:	2b09      	cmp	r3, #9
 800fa78:	d8f0      	bhi.n	800fa5c <USBD_StdDevReq+0x18>
 800fa7a:	a201      	add	r2, pc, #4	; (adr r2, 800fa80 <USBD_StdDevReq+0x3c>)
 800fa7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fa80:	0800fb1f 	.word	0x0800fb1f
 800fa84:	0800fb4d 	.word	0x0800fb4d
 800fa88:	0800fa5d 	.word	0x0800fa5d
 800fa8c:	0800fb69 	.word	0x0800fb69
 800fa90:	0800fa5d 	.word	0x0800fa5d
 800fa94:	0800fb75 	.word	0x0800fb75
 800fa98:	0800fbb7 	.word	0x0800fbb7
 800fa9c:	0800fa5d 	.word	0x0800fa5d
 800faa0:	0800fbdb 	.word	0x0800fbdb
 800faa4:	0800fabd 	.word	0x0800fabd
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800faa8:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 800faac:	4629      	mov	r1, r5
 800faae:	4620      	mov	r0, r4
 800fab0:	689b      	ldr	r3, [r3, #8]
 800fab2:	4798      	blx	r3
 800fab4:	4605      	mov	r5, r0
}
 800fab6:	4628      	mov	r0, r5
 800fab8:	b002      	add	sp, #8
 800faba:	bd70      	pop	{r4, r5, r6, pc}
  cfgidx = (uint8_t)(req->wValue);
 800fabc:	7889      	ldrb	r1, [r1, #2]
 800fabe:	4eae      	ldr	r6, [pc, #696]	; (800fd78 <USBD_StdDevReq+0x334>)
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800fac0:	2901      	cmp	r1, #1
  cfgidx = (uint8_t)(req->wValue);
 800fac2:	7031      	strb	r1, [r6, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800fac4:	f200 8114 	bhi.w	800fcf0 <USBD_StdDevReq+0x2ac>
  switch (pdev->dev_state)
 800fac8:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800facc:	2b02      	cmp	r3, #2
 800face:	f000 811c 	beq.w	800fd0a <USBD_StdDevReq+0x2c6>
 800fad2:	2b03      	cmp	r3, #3
 800fad4:	f040 812a 	bne.w	800fd2c <USBD_StdDevReq+0x2e8>
    if (cfgidx == 0U)
 800fad8:	2900      	cmp	r1, #0
 800fada:	f000 814f 	beq.w	800fd7c <USBD_StdDevReq+0x338>
    else if (cfgidx != pdev->dev_config)
 800fade:	6841      	ldr	r1, [r0, #4]
 800fae0:	2901      	cmp	r1, #1
 800fae2:	f000 8130 	beq.w	800fd46 <USBD_StdDevReq+0x302>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800fae6:	b2c9      	uxtb	r1, r1
 800fae8:	f7ff fe7c 	bl	800f7e4 <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 800faec:	7831      	ldrb	r1, [r6, #0]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 800faee:	4620      	mov	r0, r4
      pdev->dev_config = cfgidx;
 800faf0:	6061      	str	r1, [r4, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 800faf2:	f7ff fe6f 	bl	800f7d4 <USBD_SetClassConfig>
      if (ret != USBD_OK)
 800faf6:	4605      	mov	r5, r0
 800faf8:	2800      	cmp	r0, #0
 800fafa:	f000 8124 	beq.w	800fd46 <USBD_StdDevReq+0x302>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800fafe:	2180      	movs	r1, #128	; 0x80
 800fb00:	4620      	mov	r0, r4
 800fb02:	f00e fedd 	bl	801e8c0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800fb06:	2100      	movs	r1, #0
 800fb08:	4620      	mov	r0, r4
 800fb0a:	f00e fed9 	bl	801e8c0 <USBD_LL_StallEP>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800fb0e:	7921      	ldrb	r1, [r4, #4]
 800fb10:	4620      	mov	r0, r4
 800fb12:	f7ff fe67 	bl	800f7e4 <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800fb16:	2302      	movs	r3, #2
 800fb18:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 800fb1c:	e7a7      	b.n	800fa6e <USBD_StdDevReq+0x2a>
  switch (pdev->dev_state)
 800fb1e:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800fb22:	2203      	movs	r2, #3
 800fb24:	3b01      	subs	r3, #1
 800fb26:	2b02      	cmp	r3, #2
 800fb28:	d898      	bhi.n	800fa5c <USBD_StdDevReq+0x18>
    if (req->wLength != 0x2U)
 800fb2a:	88cb      	ldrh	r3, [r1, #6]
 800fb2c:	2b02      	cmp	r3, #2
 800fb2e:	d195      	bne.n	800fa5c <USBD_StdDevReq+0x18>
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800fb30:	2101      	movs	r1, #1
    if (pdev->dev_remote_wakeup != 0U)
 800fb32:	f8d0 32a4 	ldr.w	r3, [r0, #676]	; 0x2a4
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800fb36:	60c1      	str	r1, [r0, #12]
    if (pdev->dev_remote_wakeup != 0U)
 800fb38:	b103      	cbz	r3, 800fb3c <USBD_StdDevReq+0xf8>
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800fb3a:	60c2      	str	r2, [r0, #12]
    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800fb3c:	2202      	movs	r2, #2
 800fb3e:	f104 010c 	add.w	r1, r4, #12
 800fb42:	4620      	mov	r0, r4
  USBD_StatusTypeDef ret = USBD_OK;
 800fb44:	2500      	movs	r5, #0
    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800fb46:	f000 fa4b 	bl	800ffe0 <USBD_CtlSendData>
 800fb4a:	e790      	b.n	800fa6e <USBD_StdDevReq+0x2a>
  switch (pdev->dev_state)
 800fb4c:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800fb50:	3b01      	subs	r3, #1
 800fb52:	2b02      	cmp	r3, #2
 800fb54:	d882      	bhi.n	800fa5c <USBD_StdDevReq+0x18>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800fb56:	884b      	ldrh	r3, [r1, #2]
        pdev->dev_remote_wakeup = 0U;
 800fb58:	2500      	movs	r5, #0
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800fb5a:	2b01      	cmp	r3, #1
 800fb5c:	d187      	bne.n	800fa6e <USBD_StdDevReq+0x2a>
        pdev->dev_remote_wakeup = 0U;
 800fb5e:	f8c0 52a4 	str.w	r5, [r0, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800fb62:	f000 fa6b 	bl	801003c <USBD_CtlSendStatus>
 800fb66:	e782      	b.n	800fa6e <USBD_StdDevReq+0x2a>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800fb68:	884b      	ldrh	r3, [r1, #2]
 800fb6a:	2b01      	cmp	r3, #1
 800fb6c:	f000 80f0 	beq.w	800fd50 <USBD_StdDevReq+0x30c>
  USBD_StatusTypeDef ret = USBD_OK;
 800fb70:	2500      	movs	r5, #0
 800fb72:	e77c      	b.n	800fa6e <USBD_StdDevReq+0x2a>
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800fb74:	888b      	ldrh	r3, [r1, #4]
 800fb76:	2b00      	cmp	r3, #0
 800fb78:	f47f af70 	bne.w	800fa5c <USBD_StdDevReq+0x18>
 800fb7c:	88ce      	ldrh	r6, [r1, #6]
 800fb7e:	2e00      	cmp	r6, #0
 800fb80:	f47f af6c 	bne.w	800fa5c <USBD_StdDevReq+0x18>
 800fb84:	884d      	ldrh	r5, [r1, #2]
 800fb86:	2d7f      	cmp	r5, #127	; 0x7f
 800fb88:	f63f af68 	bhi.w	800fa5c <USBD_StdDevReq+0x18>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fb8c:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800fb90:	2b03      	cmp	r3, #3
 800fb92:	f43f af63 	beq.w	800fa5c <USBD_StdDevReq+0x18>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800fb96:	b2e9      	uxtb	r1, r5
      pdev->dev_address = dev_addr;
 800fb98:	f880 129e 	strb.w	r1, [r0, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800fb9c:	f00e fec0 	bl	801e920 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800fba0:	4620      	mov	r0, r4
 800fba2:	f000 fa4b 	bl	801003c <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 800fba6:	2d00      	cmp	r5, #0
 800fba8:	f000 80fa 	beq.w	800fda0 <USBD_StdDevReq+0x35c>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800fbac:	2302      	movs	r3, #2
  USBD_StatusTypeDef ret = USBD_OK;
 800fbae:	4635      	mov	r5, r6
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800fbb0:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 800fbb4:	e75b      	b.n	800fa6e <USBD_StdDevReq+0x2a>
      USBD_GetDescriptor(pdev, req);
 800fbb6:	884a      	ldrh	r2, [r1, #2]
  uint16_t len = 0U;
 800fbb8:	2100      	movs	r1, #0
  switch (req->wValue >> 8)
 800fbba:	0a13      	lsrs	r3, r2, #8
  uint16_t len = 0U;
 800fbbc:	f8ad 1006 	strh.w	r1, [sp, #6]
  switch (req->wValue >> 8)
 800fbc0:	3b01      	subs	r3, #1
 800fbc2:	2b0e      	cmp	r3, #14
 800fbc4:	d86d      	bhi.n	800fca2 <USBD_StdDevReq+0x25e>
 800fbc6:	e8df f003 	tbb	[pc, r3]
 800fbca:	5b53      	.short	0x5b53
 800fbcc:	4a6c6c37 	.word	0x4a6c6c37
 800fbd0:	6c6c6c3f 	.word	0x6c6c6c3f
 800fbd4:	6c6c6c6c 	.word	0x6c6c6c6c
 800fbd8:	1c          	.byte	0x1c
 800fbd9:	00          	.byte	0x00
  if (req->wLength != 1U)
 800fbda:	88ca      	ldrh	r2, [r1, #6]
 800fbdc:	2a01      	cmp	r2, #1
 800fbde:	f47f af3d 	bne.w	800fa5c <USBD_StdDevReq+0x18>
    switch (pdev->dev_state)
 800fbe2:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800fbe6:	2b00      	cmp	r3, #0
 800fbe8:	f43f af38 	beq.w	800fa5c <USBD_StdDevReq+0x18>
 800fbec:	2b02      	cmp	r3, #2
 800fbee:	f240 80b5 	bls.w	800fd5c <USBD_StdDevReq+0x318>
 800fbf2:	2b03      	cmp	r3, #3
 800fbf4:	f47f af32 	bne.w	800fa5c <USBD_StdDevReq+0x18>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800fbf8:	1d01      	adds	r1, r0, #4
  USBD_StatusTypeDef ret = USBD_OK;
 800fbfa:	2500      	movs	r5, #0
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800fbfc:	f000 f9f0 	bl	800ffe0 <USBD_CtlSendData>
 800fc00:	e735      	b.n	800fa6e <USBD_StdDevReq+0x2a>
    if (pdev->pDesc->GetBOSDescriptor != NULL)
 800fc02:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800fc06:	69db      	ldr	r3, [r3, #28]
 800fc08:	2b00      	cmp	r3, #0
 800fc0a:	d04a      	beq.n	800fca2 <USBD_StdDevReq+0x25e>
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800fc0c:	f10d 0106 	add.w	r1, sp, #6
 800fc10:	7c20      	ldrb	r0, [r4, #16]
 800fc12:	4798      	blx	r3
    if (req->wLength != 0U)
 800fc14:	88eb      	ldrh	r3, [r5, #6]
 800fc16:	2b00      	cmp	r3, #0
 800fc18:	d073      	beq.n	800fd02 <USBD_StdDevReq+0x2be>
      if (len != 0U)
 800fc1a:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800fc1e:	2a00      	cmp	r2, #0
 800fc20:	d03f      	beq.n	800fca2 <USBD_StdDevReq+0x25e>
        len = MIN(len, req->wLength);
 800fc22:	4293      	cmp	r3, r2
        (void)USBD_CtlSendData(pdev, pbuf, len);
 800fc24:	4601      	mov	r1, r0
 800fc26:	4620      	mov	r0, r4
        len = MIN(len, req->wLength);
 800fc28:	bf28      	it	cs
 800fc2a:	4613      	movcs	r3, r2
        (void)USBD_CtlSendData(pdev, pbuf, len);
 800fc2c:	461a      	mov	r2, r3
        len = MIN(len, req->wLength);
 800fc2e:	f8ad 3006 	strh.w	r3, [sp, #6]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 800fc32:	f000 f9d5 	bl	800ffe0 <USBD_CtlSendData>
 800fc36:	e79b      	b.n	800fb70 <USBD_StdDevReq+0x12c>
    switch ((uint8_t)(req->wValue))
 800fc38:	b2d2      	uxtb	r2, r2
 800fc3a:	2a05      	cmp	r2, #5
 800fc3c:	d831      	bhi.n	800fca2 <USBD_StdDevReq+0x25e>
 800fc3e:	e8df f002 	tbb	[pc, r2]
 800fc42:	512b      	.short	0x512b
 800fc44:	393f454b 	.word	0x393f454b
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800fc48:	7c03      	ldrb	r3, [r0, #16]
 800fc4a:	bb53      	cbnz	r3, 800fca2 <USBD_StdDevReq+0x25e>
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800fc4c:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800fc50:	f10d 0006 	add.w	r0, sp, #6
 800fc54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fc56:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800fc58:	2307      	movs	r3, #7
 800fc5a:	7043      	strb	r3, [r0, #1]
 800fc5c:	e7da      	b.n	800fc14 <USBD_StdDevReq+0x1d0>
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800fc5e:	7c03      	ldrb	r3, [r0, #16]
 800fc60:	b9fb      	cbnz	r3, 800fca2 <USBD_StdDevReq+0x25e>
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800fc62:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800fc66:	f10d 0006 	add.w	r0, sp, #6
 800fc6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800fc6c:	4798      	blx	r3
 800fc6e:	e7d1      	b.n	800fc14 <USBD_StdDevReq+0x1d0>
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800fc70:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800fc74:	f10d 0106 	add.w	r1, sp, #6
 800fc78:	7c00      	ldrb	r0, [r0, #16]
 800fc7a:	681b      	ldr	r3, [r3, #0]
 800fc7c:	4798      	blx	r3
 800fc7e:	e7c9      	b.n	800fc14 <USBD_StdDevReq+0x1d0>
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800fc80:	7c02      	ldrb	r2, [r0, #16]
 800fc82:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800fc86:	2a00      	cmp	r2, #0
 800fc88:	d16f      	bne.n	800fd6a <USBD_StdDevReq+0x326>
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800fc8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fc8c:	f10d 0006 	add.w	r0, sp, #6
 800fc90:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800fc92:	2302      	movs	r3, #2
 800fc94:	7043      	strb	r3, [r0, #1]
 800fc96:	e7bd      	b.n	800fc14 <USBD_StdDevReq+0x1d0>
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800fc98:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800fc9c:	685b      	ldr	r3, [r3, #4]
 800fc9e:	2b00      	cmp	r3, #0
 800fca0:	d1b4      	bne.n	800fc0c <USBD_StdDevReq+0x1c8>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800fca2:	2180      	movs	r1, #128	; 0x80
 800fca4:	4620      	mov	r0, r4
 800fca6:	f00e fe0b 	bl	801e8c0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800fcaa:	4620      	mov	r0, r4
 800fcac:	2100      	movs	r1, #0
 800fcae:	f00e fe07 	bl	801e8c0 <USBD_LL_StallEP>
 800fcb2:	e75d      	b.n	800fb70 <USBD_StdDevReq+0x12c>
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800fcb4:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800fcb8:	699b      	ldr	r3, [r3, #24]
 800fcba:	2b00      	cmp	r3, #0
 800fcbc:	d1a6      	bne.n	800fc0c <USBD_StdDevReq+0x1c8>
 800fcbe:	e7f0      	b.n	800fca2 <USBD_StdDevReq+0x25e>
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800fcc0:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800fcc4:	695b      	ldr	r3, [r3, #20]
 800fcc6:	2b00      	cmp	r3, #0
 800fcc8:	d1a0      	bne.n	800fc0c <USBD_StdDevReq+0x1c8>
 800fcca:	e7ea      	b.n	800fca2 <USBD_StdDevReq+0x25e>
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800fccc:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800fcd0:	691b      	ldr	r3, [r3, #16]
 800fcd2:	2b00      	cmp	r3, #0
 800fcd4:	d19a      	bne.n	800fc0c <USBD_StdDevReq+0x1c8>
 800fcd6:	e7e4      	b.n	800fca2 <USBD_StdDevReq+0x25e>
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800fcd8:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800fcdc:	68db      	ldr	r3, [r3, #12]
 800fcde:	2b00      	cmp	r3, #0
 800fce0:	d194      	bne.n	800fc0c <USBD_StdDevReq+0x1c8>
 800fce2:	e7de      	b.n	800fca2 <USBD_StdDevReq+0x25e>
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800fce4:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800fce8:	689b      	ldr	r3, [r3, #8]
 800fcea:	2b00      	cmp	r3, #0
 800fcec:	d18e      	bne.n	800fc0c <USBD_StdDevReq+0x1c8>
 800fcee:	e7d8      	b.n	800fca2 <USBD_StdDevReq+0x25e>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800fcf0:	2180      	movs	r1, #128	; 0x80
    return USBD_FAIL;
 800fcf2:	2503      	movs	r5, #3
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800fcf4:	f00e fde4 	bl	801e8c0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800fcf8:	4620      	mov	r0, r4
 800fcfa:	2100      	movs	r1, #0
 800fcfc:	f00e fde0 	bl	801e8c0 <USBD_LL_StallEP>
 800fd00:	e6b5      	b.n	800fa6e <USBD_StdDevReq+0x2a>
      (void)USBD_CtlSendStatus(pdev);
 800fd02:	4620      	mov	r0, r4
 800fd04:	f000 f99a 	bl	801003c <USBD_CtlSendStatus>
 800fd08:	e732      	b.n	800fb70 <USBD_StdDevReq+0x12c>
    if (cfgidx != 0U)
 800fd0a:	b1e1      	cbz	r1, 800fd46 <USBD_StdDevReq+0x302>
      pdev->dev_config = cfgidx;
 800fd0c:	2101      	movs	r1, #1
 800fd0e:	6041      	str	r1, [r0, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 800fd10:	f7ff fd60 	bl	800f7d4 <USBD_SetClassConfig>
      if (ret != USBD_OK)
 800fd14:	4605      	mov	r5, r0
 800fd16:	2800      	cmp	r0, #0
 800fd18:	d03b      	beq.n	800fd92 <USBD_StdDevReq+0x34e>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800fd1a:	2180      	movs	r1, #128	; 0x80
 800fd1c:	4620      	mov	r0, r4
 800fd1e:	f00e fdcf 	bl	801e8c0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800fd22:	4620      	mov	r0, r4
 800fd24:	2100      	movs	r1, #0
 800fd26:	f00e fdcb 	bl	801e8c0 <USBD_LL_StallEP>
 800fd2a:	e6a0      	b.n	800fa6e <USBD_StdDevReq+0x2a>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800fd2c:	2180      	movs	r1, #128	; 0x80
    ret = USBD_FAIL;
 800fd2e:	2503      	movs	r5, #3
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800fd30:	f00e fdc6 	bl	801e8c0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800fd34:	2100      	movs	r1, #0
 800fd36:	4620      	mov	r0, r4
 800fd38:	f00e fdc2 	bl	801e8c0 <USBD_LL_StallEP>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 800fd3c:	7831      	ldrb	r1, [r6, #0]
 800fd3e:	4620      	mov	r0, r4
 800fd40:	f7ff fd50 	bl	800f7e4 <USBD_ClrClassConfig>
 800fd44:	e693      	b.n	800fa6e <USBD_StdDevReq+0x2a>
      (void)USBD_CtlSendStatus(pdev);
 800fd46:	4620      	mov	r0, r4
  USBD_StatusTypeDef ret = USBD_OK;
 800fd48:	2500      	movs	r5, #0
      (void)USBD_CtlSendStatus(pdev);
 800fd4a:	f000 f977 	bl	801003c <USBD_CtlSendStatus>
 800fd4e:	e68e      	b.n	800fa6e <USBD_StdDevReq+0x2a>
    pdev->dev_remote_wakeup = 1U;
 800fd50:	f8c0 32a4 	str.w	r3, [r0, #676]	; 0x2a4
  USBD_StatusTypeDef ret = USBD_OK;
 800fd54:	2500      	movs	r5, #0
    (void)USBD_CtlSendStatus(pdev);
 800fd56:	f000 f971 	bl	801003c <USBD_CtlSendStatus>
 800fd5a:	e688      	b.n	800fa6e <USBD_StdDevReq+0x2a>
      pdev->dev_default_config = 0U;
 800fd5c:	2500      	movs	r5, #0
 800fd5e:	4601      	mov	r1, r0
 800fd60:	f841 5f08 	str.w	r5, [r1, #8]!
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800fd64:	f000 f93c 	bl	800ffe0 <USBD_CtlSendData>
 800fd68:	e681      	b.n	800fa6e <USBD_StdDevReq+0x2a>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800fd6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fd6c:	f10d 0006 	add.w	r0, sp, #6
 800fd70:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800fd72:	2302      	movs	r3, #2
 800fd74:	7043      	strb	r3, [r0, #1]
 800fd76:	e74d      	b.n	800fc14 <USBD_StdDevReq+0x1d0>
 800fd78:	200015e4 	.word	0x200015e4
      pdev->dev_state = USBD_STATE_ADDRESSED;
 800fd7c:	2302      	movs	r3, #2
      pdev->dev_config = cfgidx;
 800fd7e:	6041      	str	r1, [r0, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800fd80:	460d      	mov	r5, r1
      pdev->dev_state = USBD_STATE_ADDRESSED;
 800fd82:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800fd86:	f7ff fd2d 	bl	800f7e4 <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 800fd8a:	4620      	mov	r0, r4
 800fd8c:	f000 f956 	bl	801003c <USBD_CtlSendStatus>
 800fd90:	e66d      	b.n	800fa6e <USBD_StdDevReq+0x2a>
        (void)USBD_CtlSendStatus(pdev);
 800fd92:	4620      	mov	r0, r4
 800fd94:	f000 f952 	bl	801003c <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 800fd98:	2303      	movs	r3, #3
 800fd9a:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 800fd9e:	e666      	b.n	800fa6e <USBD_StdDevReq+0x2a>
        pdev->dev_state = USBD_STATE_DEFAULT;
 800fda0:	2301      	movs	r3, #1
 800fda2:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 800fda6:	e662      	b.n	800fa6e <USBD_StdDevReq+0x2a>

0800fda8 <USBD_StdItfReq>:
{
 800fda8:	b570      	push	{r4, r5, r6, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800fdaa:	780b      	ldrb	r3, [r1, #0]
{
 800fdac:	460d      	mov	r5, r1
 800fdae:	4604      	mov	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800fdb0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800fdb4:	2b20      	cmp	r3, #32
 800fdb6:	d00d      	beq.n	800fdd4 <USBD_StdItfReq+0x2c>
 800fdb8:	2b40      	cmp	r3, #64	; 0x40
 800fdba:	d00b      	beq.n	800fdd4 <USBD_StdItfReq+0x2c>
 800fdbc:	b153      	cbz	r3, 800fdd4 <USBD_StdItfReq+0x2c>
  USBD_StatusTypeDef ret = USBD_OK;
 800fdbe:	2600      	movs	r6, #0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800fdc0:	2180      	movs	r1, #128	; 0x80
 800fdc2:	4620      	mov	r0, r4
 800fdc4:	f00e fd7c 	bl	801e8c0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800fdc8:	4620      	mov	r0, r4
 800fdca:	4631      	mov	r1, r6
 800fdcc:	f00e fd78 	bl	801e8c0 <USBD_LL_StallEP>
}
 800fdd0:	4630      	mov	r0, r6
 800fdd2:	bd70      	pop	{r4, r5, r6, pc}
    switch (pdev->dev_state)
 800fdd4:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 800fdd8:	3b01      	subs	r3, #1
 800fdda:	2b02      	cmp	r3, #2
 800fddc:	d8ef      	bhi.n	800fdbe <USBD_StdItfReq+0x16>
      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800fdde:	792b      	ldrb	r3, [r5, #4]
 800fde0:	2b01      	cmp	r3, #1
 800fde2:	d80f      	bhi.n	800fe04 <USBD_StdItfReq+0x5c>
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800fde4:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 800fde8:	4629      	mov	r1, r5
 800fdea:	4620      	mov	r0, r4
 800fdec:	689b      	ldr	r3, [r3, #8]
 800fdee:	4798      	blx	r3
        if ((req->wLength == 0U) && (ret == USBD_OK))
 800fdf0:	88eb      	ldrh	r3, [r5, #6]
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800fdf2:	4606      	mov	r6, r0
        if ((req->wLength == 0U) && (ret == USBD_OK))
 800fdf4:	2b00      	cmp	r3, #0
 800fdf6:	d1eb      	bne.n	800fdd0 <USBD_StdItfReq+0x28>
 800fdf8:	2800      	cmp	r0, #0
 800fdfa:	d1e9      	bne.n	800fdd0 <USBD_StdItfReq+0x28>
          (void)USBD_CtlSendStatus(pdev);
 800fdfc:	4620      	mov	r0, r4
 800fdfe:	f000 f91d 	bl	801003c <USBD_CtlSendStatus>
 800fe02:	e7e5      	b.n	800fdd0 <USBD_StdItfReq+0x28>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800fe04:	2180      	movs	r1, #128	; 0x80
 800fe06:	4620      	mov	r0, r4
 800fe08:	f00e fd5a 	bl	801e8c0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800fe0c:	2100      	movs	r1, #0
 800fe0e:	4620      	mov	r0, r4
  USBD_StatusTypeDef ret = USBD_OK;
 800fe10:	460e      	mov	r6, r1
  (void)USBD_LL_StallEP(pdev, 0U);
 800fe12:	f00e fd55 	bl	801e8c0 <USBD_LL_StallEP>
 800fe16:	e7db      	b.n	800fdd0 <USBD_StdItfReq+0x28>

0800fe18 <USBD_StdEPReq>:
{
 800fe18:	b570      	push	{r4, r5, r6, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800fe1a:	780b      	ldrb	r3, [r1, #0]
{
 800fe1c:	4605      	mov	r5, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800fe1e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800fe22:	2b20      	cmp	r3, #32
 800fe24:	d027      	beq.n	800fe76 <USBD_StdEPReq+0x5e>
 800fe26:	2b40      	cmp	r3, #64	; 0x40
 800fe28:	d025      	beq.n	800fe76 <USBD_StdEPReq+0x5e>
 800fe2a:	460c      	mov	r4, r1
 800fe2c:	b14b      	cbz	r3, 800fe42 <USBD_StdEPReq+0x2a>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800fe2e:	2180      	movs	r1, #128	; 0x80
 800fe30:	4628      	mov	r0, r5
 800fe32:	f00e fd45 	bl	801e8c0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800fe36:	4628      	mov	r0, r5
 800fe38:	2100      	movs	r1, #0
 800fe3a:	f00e fd41 	bl	801e8c0 <USBD_LL_StallEP>
}
 800fe3e:	2000      	movs	r0, #0
 800fe40:	bd70      	pop	{r4, r5, r6, pc}
    switch (req->bRequest)
 800fe42:	784b      	ldrb	r3, [r1, #1]
  ep_addr = LOBYTE(req->wIndex);
 800fe44:	888a      	ldrh	r2, [r1, #4]
    switch (req->bRequest)
 800fe46:	2b01      	cmp	r3, #1
  ep_addr = LOBYTE(req->wIndex);
 800fe48:	b2d1      	uxtb	r1, r2
    switch (req->bRequest)
 800fe4a:	d03d      	beq.n	800fec8 <USBD_StdEPReq+0xb0>
 800fe4c:	d31a      	bcc.n	800fe84 <USBD_StdEPReq+0x6c>
 800fe4e:	2b03      	cmp	r3, #3
 800fe50:	d1ed      	bne.n	800fe2e <USBD_StdEPReq+0x16>
      switch (pdev->dev_state)
 800fe52:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800fe56:	2b02      	cmp	r3, #2
 800fe58:	d04d      	beq.n	800fef6 <USBD_StdEPReq+0xde>
 800fe5a:	2b03      	cmp	r3, #3
 800fe5c:	d1e7      	bne.n	800fe2e <USBD_StdEPReq+0x16>
        if (req->wValue == USB_FEATURE_EP_HALT)
 800fe5e:	8863      	ldrh	r3, [r4, #2]
 800fe60:	b92b      	cbnz	r3, 800fe6e <USBD_StdEPReq+0x56>
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800fe62:	064a      	lsls	r2, r1, #25
 800fe64:	d003      	beq.n	800fe6e <USBD_StdEPReq+0x56>
 800fe66:	88e3      	ldrh	r3, [r4, #6]
 800fe68:	b90b      	cbnz	r3, 800fe6e <USBD_StdEPReq+0x56>
            (void)USBD_LL_StallEP(pdev, ep_addr);
 800fe6a:	f00e fd29 	bl	801e8c0 <USBD_LL_StallEP>
        (void)USBD_CtlSendStatus(pdev);
 800fe6e:	4628      	mov	r0, r5
 800fe70:	f000 f8e4 	bl	801003c <USBD_CtlSendStatus>
        break;
 800fe74:	e7e3      	b.n	800fe3e <USBD_StdEPReq+0x26>
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800fe76:	f8d5 32b8 	ldr.w	r3, [r5, #696]	; 0x2b8
 800fe7a:	4628      	mov	r0, r5
 800fe7c:	689b      	ldr	r3, [r3, #8]
}
 800fe7e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800fe82:	4718      	bx	r3
      switch (pdev->dev_state)
 800fe84:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800fe88:	2b02      	cmp	r3, #2
 800fe8a:	d03d      	beq.n	800ff08 <USBD_StdEPReq+0xf0>
 800fe8c:	2b03      	cmp	r3, #3
 800fe8e:	d1ce      	bne.n	800fe2e <USBD_StdEPReq+0x16>
 800fe90:	f001 030f 	and.w	r3, r1, #15
        if ((ep_addr & 0x80U) == 0x80U)
 800fe94:	0612      	lsls	r2, r2, #24
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800fe96:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800fe9a:	eb00 0383 	add.w	r3, r0, r3, lsl #2
        if ((ep_addr & 0x80U) == 0x80U)
 800fe9e:	d445      	bmi.n	800ff2c <USBD_StdEPReq+0x114>
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800fea0:	f8b3 3164 	ldrh.w	r3, [r3, #356]	; 0x164
 800fea4:	2b00      	cmp	r3, #0
 800fea6:	d0c2      	beq.n	800fe2e <USBD_StdEPReq+0x16>
 800fea8:	f001 037f 	and.w	r3, r1, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800feac:	2414      	movs	r4, #20
 800feae:	fb04 0403 	mla	r4, r4, r3, r0
 800feb2:	f504 74aa 	add.w	r4, r4, #340	; 0x154
          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800feb6:	2b00      	cmp	r3, #0
 800feb8:	d144      	bne.n	800ff44 <USBD_StdEPReq+0x12c>
            pep->status = 0x0001U;
 800feba:	6023      	str	r3, [r4, #0]
          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800febc:	4621      	mov	r1, r4
 800febe:	4628      	mov	r0, r5
 800fec0:	2202      	movs	r2, #2
 800fec2:	f000 f88d 	bl	800ffe0 <USBD_CtlSendData>
          break;
 800fec6:	e7ba      	b.n	800fe3e <USBD_StdEPReq+0x26>
      switch (pdev->dev_state)
 800fec8:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800fecc:	2b02      	cmp	r3, #2
 800fece:	d012      	beq.n	800fef6 <USBD_StdEPReq+0xde>
 800fed0:	2b03      	cmp	r3, #3
 800fed2:	d1ac      	bne.n	800fe2e <USBD_StdEPReq+0x16>
        if (req->wValue == USB_FEATURE_EP_HALT)
 800fed4:	8863      	ldrh	r3, [r4, #2]
 800fed6:	2b00      	cmp	r3, #0
 800fed8:	d1b1      	bne.n	800fe3e <USBD_StdEPReq+0x26>
          if ((ep_addr & 0x7FU) != 0x00U)
 800feda:	064e      	lsls	r6, r1, #25
 800fedc:	d001      	beq.n	800fee2 <USBD_StdEPReq+0xca>
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800fede:	f00e fcfd 	bl	801e8dc <USBD_LL_ClearStallEP>
          (void)USBD_CtlSendStatus(pdev);
 800fee2:	4628      	mov	r0, r5
 800fee4:	f000 f8aa 	bl	801003c <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800fee8:	f8d5 32b8 	ldr.w	r3, [r5, #696]	; 0x2b8
 800feec:	4621      	mov	r1, r4
 800feee:	4628      	mov	r0, r5
 800fef0:	689b      	ldr	r3, [r3, #8]
 800fef2:	4798      	blx	r3
 800fef4:	e7a3      	b.n	800fe3e <USBD_StdEPReq+0x26>
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800fef6:	064b      	lsls	r3, r1, #25
 800fef8:	d099      	beq.n	800fe2e <USBD_StdEPReq+0x16>
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800fefa:	f00e fce1 	bl	801e8c0 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800fefe:	4628      	mov	r0, r5
 800ff00:	2180      	movs	r1, #128	; 0x80
 800ff02:	f00e fcdd 	bl	801e8c0 <USBD_LL_StallEP>
 800ff06:	e79a      	b.n	800fe3e <USBD_StdEPReq+0x26>
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ff08:	0648      	lsls	r0, r1, #25
 800ff0a:	d190      	bne.n	800fe2e <USBD_StdEPReq+0x16>
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ff0c:	0611      	lsls	r1, r2, #24
        pep->status = 0x0000U;
 800ff0e:	f04f 0400 	mov.w	r4, #0
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ff12:	4628      	mov	r0, r5
 800ff14:	f04f 0202 	mov.w	r2, #2
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ff18:	bf4c      	ite	mi
 800ff1a:	f105 0314 	addmi.w	r3, r5, #20
 800ff1e:	f505 73aa 	addpl.w	r3, r5, #340	; 0x154
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ff22:	4619      	mov	r1, r3
        pep->status = 0x0000U;
 800ff24:	601c      	str	r4, [r3, #0]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ff26:	f000 f85b 	bl	800ffe0 <USBD_CtlSendData>
        break;
 800ff2a:	e788      	b.n	800fe3e <USBD_StdEPReq+0x26>
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800ff2c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800ff2e:	2b00      	cmp	r3, #0
 800ff30:	f43f af7d 	beq.w	800fe2e <USBD_StdEPReq+0x16>
 800ff34:	f001 037f 	and.w	r3, r1, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ff38:	1c5c      	adds	r4, r3, #1
 800ff3a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 800ff3e:	eb00 0484 	add.w	r4, r0, r4, lsl #2
 800ff42:	e7b8      	b.n	800feb6 <USBD_StdEPReq+0x9e>
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800ff44:	4628      	mov	r0, r5
 800ff46:	f00e fcd7 	bl	801e8f8 <USBD_LL_IsStallEP>
 800ff4a:	b108      	cbz	r0, 800ff50 <USBD_StdEPReq+0x138>
            pep->status = 0x0001U;
 800ff4c:	2301      	movs	r3, #1
 800ff4e:	e7b4      	b.n	800feba <USBD_StdEPReq+0xa2>
            pep->status = 0x0000U;
 800ff50:	6020      	str	r0, [r4, #0]
 800ff52:	e7b3      	b.n	800febc <USBD_StdEPReq+0xa4>

0800ff54 <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pbuff);
 800ff54:	780b      	ldrb	r3, [r1, #0]
 800ff56:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pbuff);
 800ff58:	784b      	ldrb	r3, [r1, #1]
 800ff5a:	7043      	strb	r3, [r0, #1]

  _Byte1 = *(uint8_t *)_pbuff;
  _pbuff++;
  _Byte2 = *(uint8_t *)_pbuff;

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800ff5c:	78ca      	ldrb	r2, [r1, #3]
 800ff5e:	788b      	ldrb	r3, [r1, #2]
 800ff60:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wValue = SWAPBYTE(pbuff);
 800ff64:	8043      	strh	r3, [r0, #2]
 800ff66:	794a      	ldrb	r2, [r1, #5]
 800ff68:	790b      	ldrb	r3, [r1, #4]
 800ff6a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wIndex = SWAPBYTE(pbuff);
 800ff6e:	8083      	strh	r3, [r0, #4]
 800ff70:	79ca      	ldrb	r2, [r1, #7]
 800ff72:	798b      	ldrb	r3, [r1, #6]
 800ff74:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wLength = SWAPBYTE(pbuff);
 800ff78:	80c3      	strh	r3, [r0, #6]
}
 800ff7a:	4770      	bx	lr

0800ff7c <USBD_CtlError>:
{
 800ff7c:	b510      	push	{r4, lr}
 800ff7e:	4604      	mov	r4, r0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800ff80:	2180      	movs	r1, #128	; 0x80
 800ff82:	f00e fc9d 	bl	801e8c0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800ff86:	2100      	movs	r1, #0
 800ff88:	4620      	mov	r0, r4
}
 800ff8a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  (void)USBD_LL_StallEP(pdev, 0U);
 800ff8e:	f00e bc97 	b.w	801e8c0 <USBD_LL_StallEP>
 800ff92:	bf00      	nop

0800ff94 <USBD_GetString>:
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
  uint8_t idx = 0U;
  uint8_t *pdesc;

  if (desc == NULL)
 800ff94:	b300      	cbz	r0, 800ffd8 <USBD_GetString+0x44>
static uint8_t USBD_GetLen(uint8_t *buf)
{
  uint8_t  len = 0U;
  uint8_t *pbuff = buf;

  while (*pbuff != (uint8_t)'\0')
 800ff96:	7803      	ldrb	r3, [r0, #0]
{
 800ff98:	b430      	push	{r4, r5}
  while (*pbuff != (uint8_t)'\0')
 800ff9a:	b1f3      	cbz	r3, 800ffda <USBD_GetString+0x46>
 800ff9c:	4604      	mov	r4, r0
  uint8_t  len = 0U;
 800ff9e:	2300      	movs	r3, #0
  {
    len++;
 800ffa0:	3301      	adds	r3, #1
  while (*pbuff != (uint8_t)'\0')
 800ffa2:	f814 5f01 	ldrb.w	r5, [r4, #1]!
    len++;
 800ffa6:	b2db      	uxtb	r3, r3
  while (*pbuff != (uint8_t)'\0')
 800ffa8:	2d00      	cmp	r5, #0
 800ffaa:	d1f9      	bne.n	800ffa0 <USBD_GetString+0xc>
 800ffac:	005b      	lsls	r3, r3, #1
 800ffae:	3302      	adds	r3, #2
  unicode[idx] = USB_DESC_TYPE_STRING;
 800ffb0:	2403      	movs	r4, #3
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800ffb2:	8013      	strh	r3, [r2, #0]
  unicode[idx] = *(uint8_t *)len;
 800ffb4:	700b      	strb	r3, [r1, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800ffb6:	704c      	strb	r4, [r1, #1]
  while (*pdesc != (uint8_t)'\0')
 800ffb8:	7804      	ldrb	r4, [r0, #0]
 800ffba:	b15c      	cbz	r4, 800ffd4 <USBD_GetString+0x40>
  idx++;
 800ffbc:	2302      	movs	r3, #2
    unicode[idx] = 0U;
 800ffbe:	2500      	movs	r5, #0
    idx++;
 800ffc0:	1c5a      	adds	r2, r3, #1
    unicode[idx] = *pdesc;
 800ffc2:	54cc      	strb	r4, [r1, r3]
    idx++;
 800ffc4:	3302      	adds	r3, #2
    unicode[idx] = 0U;
 800ffc6:	b2d2      	uxtb	r2, r2
    idx++;
 800ffc8:	b2db      	uxtb	r3, r3
    unicode[idx] = 0U;
 800ffca:	548d      	strb	r5, [r1, r2]
  while (*pdesc != (uint8_t)'\0')
 800ffcc:	f810 4f01 	ldrb.w	r4, [r0, #1]!
 800ffd0:	2c00      	cmp	r4, #0
 800ffd2:	d1f5      	bne.n	800ffc0 <USBD_GetString+0x2c>
}
 800ffd4:	bc30      	pop	{r4, r5}
 800ffd6:	4770      	bx	lr
 800ffd8:	4770      	bx	lr
  while (*pbuff != (uint8_t)'\0')
 800ffda:	2302      	movs	r3, #2
 800ffdc:	e7e8      	b.n	800ffb0 <USBD_GetString+0x1c>
 800ffde:	bf00      	nop

0800ffe0 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800ffe0:	b570      	push	{r4, r5, r6, lr}
 800ffe2:	4615      	mov	r5, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800ffe4:	2602      	movs	r6, #2
  pdev->ep_in[0].total_length = len;
  pdev->ep_in[0].rem_length = len;

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ffe6:	460a      	mov	r2, r1
 800ffe8:	2100      	movs	r1, #0
  pdev->ep_in[0].total_length = len;
 800ffea:	6185      	str	r5, [r0, #24]
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ffec:	462b      	mov	r3, r5
  pdev->ep_in[0].rem_length = len;
 800ffee:	61c5      	str	r5, [r0, #28]
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800fff0:	f8c0 6294 	str.w	r6, [r0, #660]	; 0x294
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800fff4:	f00e fca2 	bl	801e93c <USBD_LL_Transmit>

  return USBD_OK;
}
 800fff8:	2000      	movs	r0, #0
 800fffa:	bd70      	pop	{r4, r5, r6, pc}

0800fffc <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800fffc:	b508      	push	{r3, lr}
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800fffe:	4613      	mov	r3, r2
 8010000:	460a      	mov	r2, r1
 8010002:	2100      	movs	r1, #0
 8010004:	f00e fc9a 	bl	801e93c <USBD_LL_Transmit>

  return USBD_OK;
}
 8010008:	2000      	movs	r0, #0
 801000a:	bd08      	pop	{r3, pc}

0801000c <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 801000c:	b570      	push	{r4, r5, r6, lr}
 801000e:	4615      	mov	r5, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8010010:	2603      	movs	r6, #3
  pdev->ep_out[0].total_length = len;
  pdev->ep_out[0].rem_length = len;

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8010012:	460a      	mov	r2, r1
 8010014:	2100      	movs	r1, #0
  pdev->ep_out[0].total_length = len;
 8010016:	f8c0 5158 	str.w	r5, [r0, #344]	; 0x158
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801001a:	462b      	mov	r3, r5
  pdev->ep_out[0].rem_length = len;
 801001c:	f8c0 515c 	str.w	r5, [r0, #348]	; 0x15c
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8010020:	f8c0 6294 	str.w	r6, [r0, #660]	; 0x294
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8010024:	f00e fc98 	bl	801e958 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8010028:	2000      	movs	r0, #0
 801002a:	bd70      	pop	{r4, r5, r6, pc}

0801002c <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 801002c:	b508      	push	{r3, lr}
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801002e:	4613      	mov	r3, r2
 8010030:	460a      	mov	r2, r1
 8010032:	2100      	movs	r1, #0
 8010034:	f00e fc90 	bl	801e958 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8010038:	2000      	movs	r0, #0
 801003a:	bd08      	pop	{r3, pc}

0801003c <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 801003c:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 801003e:	2204      	movs	r2, #4

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8010040:	2300      	movs	r3, #0
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8010042:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8010046:	4619      	mov	r1, r3
 8010048:	461a      	mov	r2, r3
 801004a:	f00e fc77 	bl	801e93c <USBD_LL_Transmit>

  return USBD_OK;
}
 801004e:	2000      	movs	r0, #0
 8010050:	bd08      	pop	{r3, pc}
 8010052:	bf00      	nop

08010054 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8010054:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8010056:	2205      	movs	r2, #5

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8010058:	2300      	movs	r3, #0
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 801005a:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801005e:	4619      	mov	r1, r3
 8010060:	461a      	mov	r2, r3
 8010062:	f00e fc79 	bl	801e958 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8010066:	2000      	movs	r0, #0
 8010068:	bd08      	pop	{r3, pc}
 801006a:	bf00      	nop

0801006c <FATFS_LinkDriver>:
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
  uint8_t ret = 1;
  uint8_t DiskNum = 0;

  if(disk.nbr < _VOLUMES)
 801006c:	4b11      	ldr	r3, [pc, #68]	; (80100b4 <FATFS_LinkDriver+0x48>)
 801006e:	7a5a      	ldrb	r2, [r3, #9]
 8010070:	b10a      	cbz	r2, 8010076 <FATFS_LinkDriver+0xa>
  uint8_t ret = 1;
 8010072:	2001      	movs	r0, #1
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
  return FATFS_LinkDriverEx(drv, path, 0);
}
 8010074:	4770      	bx	lr
{
 8010076:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010078:	f002 04ff 	and.w	r4, r2, #255	; 0xff
    disk.is_initialized[disk.nbr] = 0;
 801007c:	f893 e009 	ldrb.w	lr, [r3, #9]
    disk.drv[disk.nbr] = drv;
 8010080:	7a5e      	ldrb	r6, [r3, #9]
    path[1] = ':';
 8010082:	f04f 0c3a 	mov.w	ip, #58	; 0x3a
    disk.lun[disk.nbr] = lun;
 8010086:	7a5d      	ldrb	r5, [r3, #9]
    path[2] = '/';
 8010088:	272f      	movs	r7, #47	; 0x2f
    DiskNum = disk.nbr++;
 801008a:	7a5a      	ldrb	r2, [r3, #9]
    disk.drv[disk.nbr] = drv;
 801008c:	eb03 0686 	add.w	r6, r3, r6, lsl #2
    disk.lun[disk.nbr] = lun;
 8010090:	441d      	add	r5, r3
    disk.is_initialized[disk.nbr] = 0;
 8010092:	f803 400e 	strb.w	r4, [r3, lr]
    DiskNum = disk.nbr++;
 8010096:	b2d2      	uxtb	r2, r2
    disk.drv[disk.nbr] = drv;
 8010098:	6070      	str	r0, [r6, #4]
    disk.lun[disk.nbr] = lun;
 801009a:	722c      	strb	r4, [r5, #8]
    DiskNum = disk.nbr++;
 801009c:	1c50      	adds	r0, r2, #1
    path[0] = DiskNum + '0';
 801009e:	3230      	adds	r2, #48	; 0x30
    DiskNum = disk.nbr++;
 80100a0:	b2c0      	uxtb	r0, r0
 80100a2:	7258      	strb	r0, [r3, #9]
    path[3] = 0;
 80100a4:	4620      	mov	r0, r4
    path[0] = DiskNum + '0';
 80100a6:	700a      	strb	r2, [r1, #0]
    path[3] = 0;
 80100a8:	70cc      	strb	r4, [r1, #3]
    path[1] = ':';
 80100aa:	f881 c001 	strb.w	ip, [r1, #1]
    path[2] = '/';
 80100ae:	708f      	strb	r7, [r1, #2]
}
 80100b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80100b2:	bf00      	nop
 80100b4:	200015e8 	.word	0x200015e8

080100b8 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80100b8:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 80100ba:	f001 f929 	bl	8011310 <vTaskStartScheduler>
  
  return osOK;
}
 80100be:	2000      	movs	r0, #0
 80100c0:	bd08      	pop	{r3, pc}
 80100c2:	bf00      	nop

080100c4 <osKernelSysTick>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80100c4:	f3ef 8305 	mrs	r3, IPSR
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
  if (inHandlerMode()) {
 80100c8:	b90b      	cbnz	r3, 80100ce <osKernelSysTick+0xa>
    return xTaskGetTickCountFromISR();
  }
  else {
    return xTaskGetTickCount();
 80100ca:	f001 b971 	b.w	80113b0 <xTaskGetTickCount>
    return xTaskGetTickCountFromISR();
 80100ce:	f001 b975 	b.w	80113bc <xTaskGetTickCountFromISR>
 80100d2:	bf00      	nop

080100d4 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80100d4:	b570      	push	{r4, r5, r6, lr}
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80100d6:	6945      	ldr	r5, [r0, #20]
{
 80100d8:	460b      	mov	r3, r1
 80100da:	b086      	sub	sp, #24
 80100dc:	6902      	ldr	r2, [r0, #16]
 80100de:	f9b0 4008 	ldrsh.w	r4, [r0, #8]
 80100e2:	e9d0 1600 	ldrd	r1, r6, [r0]
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80100e6:	b16d      	cbz	r5, 8010104 <osThreadCreate+0x30>
 80100e8:	6980      	ldr	r0, [r0, #24]
 80100ea:	b158      	cbz	r0, 8010104 <osThreadCreate+0x30>
  if (priority != osPriorityError) {
 80100ec:	2c84      	cmp	r4, #132	; 0x84
    fpriority += (priority - osPriorityIdle);
 80100ee:	bf14      	ite	ne
 80100f0:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80100f2:	2400      	moveq	r4, #0
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80100f4:	e9cd 5001 	strd	r5, r0, [sp, #4]
 80100f8:	9400      	str	r4, [sp, #0]
 80100fa:	4630      	mov	r0, r6
 80100fc:	f001 f896 	bl	801122c <xTaskCreateStatic>
    return NULL;
  }     
#endif
  
  return handle;
}
 8010100:	b006      	add	sp, #24
 8010102:	bd70      	pop	{r4, r5, r6, pc}
  if (priority != osPriorityError) {
 8010104:	2c84      	cmp	r4, #132	; 0x84
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8010106:	ad05      	add	r5, sp, #20
 8010108:	b292      	uxth	r2, r2
 801010a:	4630      	mov	r0, r6
    fpriority += (priority - osPriorityIdle);
 801010c:	bf14      	ite	ne
 801010e:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8010110:	2400      	moveq	r4, #0
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8010112:	9501      	str	r5, [sp, #4]
 8010114:	9400      	str	r4, [sp, #0]
 8010116:	f001 f8c7 	bl	80112a8 <xTaskCreate>
 801011a:	2801      	cmp	r0, #1
 801011c:	bf0c      	ite	eq
 801011e:	9805      	ldreq	r0, [sp, #20]
      return NULL;
 8010120:	2000      	movne	r0, #0
}
 8010122:	b006      	add	sp, #24
 8010124:	bd70      	pop	{r4, r5, r6, pc}
 8010126:	bf00      	nop

08010128 <osDelay>:
osStatus osDelay (uint32_t millisec)
{
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8010128:	2800      	cmp	r0, #0
 801012a:	bf08      	it	eq
 801012c:	2001      	moveq	r0, #1
{
 801012e:	b508      	push	{r3, lr}
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8010130:	f001 fa7c 	bl	801162c <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8010134:	2000      	movs	r0, #0
 8010136:	bd08      	pop	{r3, pc}

08010138 <osTimerCreate>:
* @param  argument      argument to the timer call back function.
* @retval  timer ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osTimerCreate shall be consistent in every CMSIS-RTOS.
*/
osTimerId osTimerCreate (const osTimerDef_t *timer_def, os_timer_type type, void *argument)
{
 8010138:	f1a1 0101 	sub.w	r1, r1, #1
 801013c:	4613      	mov	r3, r2
 801013e:	b510      	push	{r4, lr}
 8010140:	fab1 f181 	clz	r1, r1
 8010144:	b082      	sub	sp, #8
 8010146:	e9d0 2400 	ldrd	r2, r4, [r0]
 801014a:	0949      	lsrs	r1, r1, #5
#if (configUSE_TIMERS == 1)

#if( ( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) 
  if(timer_def->controlblock != NULL) {
 801014c:	b144      	cbz	r4, 8010160 <osTimerCreate+0x28>
    return xTimerCreateStatic((const char *)"",
 801014e:	4808      	ldr	r0, [pc, #32]	; (8010170 <osTimerCreate+0x38>)
 8010150:	e9cd 2400 	strd	r2, r4, [sp]
 8010154:	460a      	mov	r2, r1
 8010156:	2101      	movs	r1, #1
 8010158:	f001 fe5a 	bl	8011e10 <xTimerCreateStatic>
#endif

#else 
	return NULL;
#endif
}
 801015c:	b002      	add	sp, #8
 801015e:	bd10      	pop	{r4, pc}
    return xTimerCreate((const char *)"",
 8010160:	9200      	str	r2, [sp, #0]
 8010162:	460a      	mov	r2, r1
 8010164:	2101      	movs	r1, #1
 8010166:	4802      	ldr	r0, [pc, #8]	; (8010170 <osTimerCreate+0x38>)
 8010168:	f001 fe22 	bl	8011db0 <xTimerCreate>
}
 801016c:	b002      	add	sp, #8
 801016e:	bd10      	pop	{r4, pc}
 8010170:	08023140 	.word	0x08023140

08010174 <osMutexCreate>:
{
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 8010174:	6841      	ldr	r1, [r0, #4]
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8010176:	2001      	movs	r0, #1
  if (mutex_def->controlblock != NULL) {
 8010178:	b109      	cbz	r1, 801017e <osMutexCreate+0xa>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 801017a:	f000 bbb5 	b.w	80108e8 <xQueueCreateMutexStatic>
     }
  else {
    return xSemaphoreCreateMutex(); 
 801017e:	f000 bbc9 	b.w	8010914 <xQueueCreateMutex>
 8010182:	bf00      	nop

08010184 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8010184:	b510      	push	{r4, lr}
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8010186:	2400      	movs	r4, #0
{
 8010188:	b082      	sub	sp, #8
  portBASE_TYPE taskWoken = pdFALSE;  
 801018a:	9401      	str	r4, [sp, #4]
  
  
  if (mutex_id == NULL) {
 801018c:	b300      	cbz	r0, 80101d0 <osMutexWait+0x4c>
 801018e:	f3ef 8305 	mrs	r3, IPSR
    if (ticks == 0) {
      ticks = 1;
    }
  }
  
  if (inHandlerMode()) {
 8010192:	b933      	cbnz	r3, 80101a2 <osMutexWait+0x1e>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
      return osErrorOS;
    }
	portEND_SWITCHING_ISR(taskWoken);
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 8010194:	f000 fd64 	bl	8010c60 <xQueueSemaphoreTake>
 8010198:	2801      	cmp	r0, #1
 801019a:	d116      	bne.n	80101ca <osMutexWait+0x46>
    return osErrorOS;
  }
  
  return osOK;
 801019c:	2000      	movs	r0, #0
}
 801019e:	b002      	add	sp, #8
 80101a0:	bd10      	pop	{r4, pc}
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 80101a2:	aa01      	add	r2, sp, #4
 80101a4:	4621      	mov	r1, r4
 80101a6:	f000 fe31 	bl	8010e0c <xQueueReceiveFromISR>
 80101aa:	2801      	cmp	r0, #1
 80101ac:	d10d      	bne.n	80101ca <osMutexWait+0x46>
	portEND_SWITCHING_ISR(taskWoken);
 80101ae:	9b01      	ldr	r3, [sp, #4]
 80101b0:	2b00      	cmp	r3, #0
 80101b2:	d0f3      	beq.n	801019c <osMutexWait+0x18>
 80101b4:	4b08      	ldr	r3, [pc, #32]	; (80101d8 <osMutexWait+0x54>)
 80101b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80101ba:	601a      	str	r2, [r3, #0]
 80101bc:	f3bf 8f4f 	dsb	sy
 80101c0:	f3bf 8f6f 	isb	sy
  return osOK;
 80101c4:	4620      	mov	r0, r4
}
 80101c6:	b002      	add	sp, #8
 80101c8:	bd10      	pop	{r4, pc}
      return osErrorOS;
 80101ca:	20ff      	movs	r0, #255	; 0xff
}
 80101cc:	b002      	add	sp, #8
 80101ce:	bd10      	pop	{r4, pc}
    return osErrorParameter;
 80101d0:	2080      	movs	r0, #128	; 0x80
}
 80101d2:	b002      	add	sp, #8
 80101d4:	bd10      	pop	{r4, pc}
 80101d6:	bf00      	nop
 80101d8:	e000ed04 	.word	0xe000ed04

080101dc <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 80101dc:	b510      	push	{r4, lr}
  osStatus result = osOK;
  portBASE_TYPE taskWoken = pdFALSE;
 80101de:	2400      	movs	r4, #0
{
 80101e0:	b082      	sub	sp, #8
  portBASE_TYPE taskWoken = pdFALSE;
 80101e2:	9401      	str	r4, [sp, #4]
 80101e4:	f3ef 8305 	mrs	r3, IPSR
  
  if (inHandlerMode()) {
 80101e8:	b14b      	cbz	r3, 80101fe <osMutexRelease+0x22>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 80101ea:	a901      	add	r1, sp, #4
 80101ec:	f000 fc16 	bl	8010a1c <xQueueGiveFromISR>
 80101f0:	2801      	cmp	r0, #1
 80101f2:	d10a      	bne.n	801020a <osMutexRelease+0x2e>
      return osErrorOS;
    }
    portEND_SWITCHING_ISR(taskWoken);
 80101f4:	9b01      	ldr	r3, [sp, #4]
 80101f6:	b95b      	cbnz	r3, 8010210 <osMutexRelease+0x34>
  osStatus result = osOK;
 80101f8:	2000      	movs	r0, #0
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
  {
    result = osErrorOS;
  }
  return result;
}
 80101fa:	b002      	add	sp, #8
 80101fc:	bd10      	pop	{r4, pc}
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 80101fe:	461a      	mov	r2, r3
 8010200:	4619      	mov	r1, r3
 8010202:	f000 faa7 	bl	8010754 <xQueueGenericSend>
 8010206:	2801      	cmp	r0, #1
 8010208:	d0f6      	beq.n	80101f8 <osMutexRelease+0x1c>
    result = osErrorOS;
 801020a:	20ff      	movs	r0, #255	; 0xff
}
 801020c:	b002      	add	sp, #8
 801020e:	bd10      	pop	{r4, pc}
    portEND_SWITCHING_ISR(taskWoken);
 8010210:	4b05      	ldr	r3, [pc, #20]	; (8010228 <osMutexRelease+0x4c>)
 8010212:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010216:	601a      	str	r2, [r3, #0]
 8010218:	f3bf 8f4f 	dsb	sy
 801021c:	f3bf 8f6f 	isb	sy
  osStatus result = osOK;
 8010220:	4620      	mov	r0, r4
}
 8010222:	b002      	add	sp, #8
 8010224:	bd10      	pop	{r4, pc}
 8010226:	bf00      	nop
 8010228:	e000ed04 	.word	0xe000ed04

0801022c <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 801022c:	b530      	push	{r4, r5, lr}
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 801022e:	6844      	ldr	r4, [r0, #4]
{ 
 8010230:	b083      	sub	sp, #12
  if (semaphore_def->controlblock != NULL){
 8010232:	b16c      	cbz	r4, 8010250 <osSemaphoreCreate+0x24>
    if (count == 1) {
 8010234:	2901      	cmp	r1, #1
 8010236:	d11d      	bne.n	8010274 <osSemaphoreCreate+0x48>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8010238:	2503      	movs	r5, #3
 801023a:	2200      	movs	r2, #0
 801023c:	4608      	mov	r0, r1
 801023e:	4623      	mov	r3, r4
 8010240:	9500      	str	r5, [sp, #0]
 8010242:	4611      	mov	r1, r2
 8010244:	f000 f9fc 	bl	8010640 <xQueueGenericCreateStatic>
 8010248:	4605      	mov	r5, r0
#else
    return NULL;
#endif
  }
#endif
}
 801024a:	4628      	mov	r0, r5
 801024c:	b003      	add	sp, #12
 801024e:	bd30      	pop	{r4, r5, pc}
    if (count == 1) {
 8010250:	2901      	cmp	r1, #1
 8010252:	d113      	bne.n	801027c <osSemaphoreCreate+0x50>
      vSemaphoreCreateBinary(sema);
 8010254:	4608      	mov	r0, r1
 8010256:	2203      	movs	r2, #3
 8010258:	4621      	mov	r1, r4
 801025a:	f000 fa49 	bl	80106f0 <xQueueGenericCreate>
 801025e:	4605      	mov	r5, r0
 8010260:	2800      	cmp	r0, #0
 8010262:	d0f2      	beq.n	801024a <osSemaphoreCreate+0x1e>
 8010264:	4623      	mov	r3, r4
 8010266:	4622      	mov	r2, r4
 8010268:	4621      	mov	r1, r4
 801026a:	f000 fa73 	bl	8010754 <xQueueGenericSend>
}
 801026e:	4628      	mov	r0, r5
 8010270:	b003      	add	sp, #12
 8010272:	bd30      	pop	{r4, r5, pc}
      return NULL;
 8010274:	2500      	movs	r5, #0
}
 8010276:	4628      	mov	r0, r5
 8010278:	b003      	add	sp, #12
 801027a:	bd30      	pop	{r4, r5, pc}
      return NULL;
 801027c:	4625      	mov	r5, r4
 801027e:	e7e4      	b.n	801024a <osSemaphoreCreate+0x1e>

08010280 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8010280:	b510      	push	{r4, lr}
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8010282:	2400      	movs	r4, #0
{
 8010284:	b082      	sub	sp, #8
  portBASE_TYPE taskWoken = pdFALSE;  
 8010286:	9401      	str	r4, [sp, #4]
  
  
  if (semaphore_id == NULL) {
 8010288:	b300      	cbz	r0, 80102cc <osSemaphoreWait+0x4c>
 801028a:	f3ef 8305 	mrs	r3, IPSR
    if (ticks == 0) {
      ticks = 1;
    }
  }
  
  if (inHandlerMode()) {
 801028e:	b933      	cbnz	r3, 801029e <osSemaphoreWait+0x1e>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
      return osErrorOS;
    }
	portEND_SWITCHING_ISR(taskWoken);
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8010290:	f000 fce6 	bl	8010c60 <xQueueSemaphoreTake>
 8010294:	2801      	cmp	r0, #1
 8010296:	d116      	bne.n	80102c6 <osSemaphoreWait+0x46>
    return osErrorOS;
  }
  
  return osOK;
 8010298:	2000      	movs	r0, #0
}
 801029a:	b002      	add	sp, #8
 801029c:	bd10      	pop	{r4, pc}
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 801029e:	aa01      	add	r2, sp, #4
 80102a0:	4621      	mov	r1, r4
 80102a2:	f000 fdb3 	bl	8010e0c <xQueueReceiveFromISR>
 80102a6:	2801      	cmp	r0, #1
 80102a8:	d10d      	bne.n	80102c6 <osSemaphoreWait+0x46>
	portEND_SWITCHING_ISR(taskWoken);
 80102aa:	9b01      	ldr	r3, [sp, #4]
 80102ac:	2b00      	cmp	r3, #0
 80102ae:	d0f3      	beq.n	8010298 <osSemaphoreWait+0x18>
 80102b0:	4b08      	ldr	r3, [pc, #32]	; (80102d4 <osSemaphoreWait+0x54>)
 80102b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80102b6:	601a      	str	r2, [r3, #0]
 80102b8:	f3bf 8f4f 	dsb	sy
 80102bc:	f3bf 8f6f 	isb	sy
  return osOK;
 80102c0:	4620      	mov	r0, r4
}
 80102c2:	b002      	add	sp, #8
 80102c4:	bd10      	pop	{r4, pc}
      return osErrorOS;
 80102c6:	20ff      	movs	r0, #255	; 0xff
}
 80102c8:	b002      	add	sp, #8
 80102ca:	bd10      	pop	{r4, pc}
    return osErrorParameter;
 80102cc:	2080      	movs	r0, #128	; 0x80
}
 80102ce:	b002      	add	sp, #8
 80102d0:	bd10      	pop	{r4, pc}
 80102d2:	bf00      	nop
 80102d4:	e000ed04 	.word	0xe000ed04

080102d8 <osSemaphoreRelease>:
 80102d8:	f7ff bf80 	b.w	80101dc <osMutexRelease>

080102dc <osMessageCreate>:
{
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 80102dc:	6882      	ldr	r2, [r0, #8]
{
 80102de:	b530      	push	{r4, r5, lr}
 80102e0:	e9d0 4100 	ldrd	r4, r1, [r0]
 80102e4:	b083      	sub	sp, #12
  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 80102e6:	b10a      	cbz	r2, 80102ec <osMessageCreate+0x10>
 80102e8:	68c3      	ldr	r3, [r0, #12]
 80102ea:	b933      	cbnz	r3, 80102fa <osMessageCreate+0x1e>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 80102ec:	4620      	mov	r0, r4
 80102ee:	2200      	movs	r2, #0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 80102f0:	b003      	add	sp, #12
 80102f2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 80102f6:	f000 b9fb 	b.w	80106f0 <xQueueGenericCreate>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 80102fa:	2500      	movs	r5, #0
 80102fc:	4620      	mov	r0, r4
 80102fe:	9500      	str	r5, [sp, #0]
 8010300:	f000 f99e 	bl	8010640 <xQueueGenericCreateStatic>
}
 8010304:	b003      	add	sp, #12
 8010306:	bd30      	pop	{r4, r5, pc}

08010308 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8010308:	b510      	push	{r4, lr}
  portBASE_TYPE taskWoken = pdFALSE;
 801030a:	2400      	movs	r4, #0
{
 801030c:	b084      	sub	sp, #16
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
  if (ticks == 0) {
    ticks = 1;
 801030e:	42a2      	cmp	r2, r4
 8010310:	bf08      	it	eq
 8010312:	2201      	moveq	r2, #1
{
 8010314:	9101      	str	r1, [sp, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8010316:	9403      	str	r4, [sp, #12]
 8010318:	f3ef 8305 	mrs	r3, IPSR
  }
  
  if (inHandlerMode()) {
 801031c:	b15b      	cbz	r3, 8010336 <osMessagePut+0x2e>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 801031e:	4623      	mov	r3, r4
 8010320:	aa03      	add	r2, sp, #12
 8010322:	a901      	add	r1, sp, #4
 8010324:	f000 fb08 	bl	8010938 <xQueueGenericSendFromISR>
 8010328:	2801      	cmp	r0, #1
 801032a:	d109      	bne.n	8010340 <osMessagePut+0x38>
      return osErrorOS;
    }
    portEND_SWITCHING_ISR(taskWoken);
 801032c:	9b03      	ldr	r3, [sp, #12]
 801032e:	b953      	cbnz	r3, 8010346 <osMessagePut+0x3e>
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
      return osErrorOS;
    }
  }
  
  return osOK;
 8010330:	2000      	movs	r0, #0
}
 8010332:	b004      	add	sp, #16
 8010334:	bd10      	pop	{r4, pc}
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8010336:	a901      	add	r1, sp, #4
 8010338:	f000 fa0c 	bl	8010754 <xQueueGenericSend>
 801033c:	2801      	cmp	r0, #1
 801033e:	d0f7      	beq.n	8010330 <osMessagePut+0x28>
      return osErrorOS;
 8010340:	20ff      	movs	r0, #255	; 0xff
}
 8010342:	b004      	add	sp, #16
 8010344:	bd10      	pop	{r4, pc}
    portEND_SWITCHING_ISR(taskWoken);
 8010346:	4b05      	ldr	r3, [pc, #20]	; (801035c <osMessagePut+0x54>)
 8010348:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801034c:	601a      	str	r2, [r3, #0]
 801034e:	f3bf 8f4f 	dsb	sy
 8010352:	f3bf 8f6f 	isb	sy
  return osOK;
 8010356:	4620      	mov	r0, r4
}
 8010358:	b004      	add	sp, #16
 801035a:	bd10      	pop	{r4, pc}
 801035c:	e000ed04 	.word	0xe000ed04

08010360 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8010360:	b570      	push	{r4, r5, r6, lr}
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
  event.value.v = 0;
 8010362:	2500      	movs	r5, #0
{
 8010364:	b084      	sub	sp, #16
 8010366:	4604      	mov	r4, r0
  event.value.v = 0;
 8010368:	e9cd 5102 	strd	r5, r1, [sp, #8]
  
  if (queue_id == NULL) {
 801036c:	b359      	cbz	r1, 80103c6 <osMessageGet+0x66>
    event.status = osErrorParameter;
    return event;
  }
  
  taskWoken = pdFALSE;
 801036e:	9500      	str	r5, [sp, #0]
 8010370:	f3ef 8305 	mrs	r3, IPSR
    if (ticks == 0) {
      ticks = 1;
    }
  }
  
  if (inHandlerMode()) {
 8010374:	b99b      	cbnz	r3, 801039e <osMessageGet+0x3e>
      event.status = osOK;
    }
    portEND_SWITCHING_ISR(taskWoken);
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8010376:	4608      	mov	r0, r1
 8010378:	a902      	add	r1, sp, #8
 801037a:	4616      	mov	r6, r2
 801037c:	f000 fbae 	bl	8010adc <xQueueReceive>
 8010380:	2801      	cmp	r0, #1
 8010382:	d02e      	beq.n	80103e2 <osMessageGet+0x82>
      /* We have mail */
      event.status = osEventMessage;
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8010384:	2e00      	cmp	r6, #0
 8010386:	bf0c      	ite	eq
 8010388:	2300      	moveq	r3, #0
 801038a:	2340      	movne	r3, #64	; 0x40
 801038c:	9301      	str	r3, [sp, #4]
    }
  }
  
  return event;
 801038e:	ab04      	add	r3, sp, #16
 8010390:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 8010394:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8010398:	4620      	mov	r0, r4
 801039a:	b004      	add	sp, #16
 801039c:	bd70      	pop	{r4, r5, r6, pc}
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 801039e:	4608      	mov	r0, r1
 80103a0:	466a      	mov	r2, sp
 80103a2:	a902      	add	r1, sp, #8
 80103a4:	f000 fd32 	bl	8010e0c <xQueueReceiveFromISR>
 80103a8:	2801      	cmp	r0, #1
 80103aa:	d017      	beq.n	80103dc <osMessageGet+0x7c>
      event.status = osOK;
 80103ac:	9501      	str	r5, [sp, #4]
    portEND_SWITCHING_ISR(taskWoken);
 80103ae:	9b00      	ldr	r3, [sp, #0]
 80103b0:	2b00      	cmp	r3, #0
 80103b2:	d0ec      	beq.n	801038e <osMessageGet+0x2e>
 80103b4:	4b0c      	ldr	r3, [pc, #48]	; (80103e8 <osMessageGet+0x88>)
 80103b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80103ba:	601a      	str	r2, [r3, #0]
 80103bc:	f3bf 8f4f 	dsb	sy
 80103c0:	f3bf 8f6f 	isb	sy
 80103c4:	e7e3      	b.n	801038e <osMessageGet+0x2e>
    event.status = osErrorParameter;
 80103c6:	ab04      	add	r3, sp, #16
 80103c8:	2280      	movs	r2, #128	; 0x80
 80103ca:	f843 2d0c 	str.w	r2, [r3, #-12]!
    return event;
 80103ce:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80103d2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 80103d6:	4620      	mov	r0, r4
 80103d8:	b004      	add	sp, #16
 80103da:	bd70      	pop	{r4, r5, r6, pc}
      event.status = osEventMessage;
 80103dc:	2310      	movs	r3, #16
 80103de:	9301      	str	r3, [sp, #4]
 80103e0:	e7e5      	b.n	80103ae <osMessageGet+0x4e>
      event.status = osEventMessage;
 80103e2:	2310      	movs	r3, #16
 80103e4:	9301      	str	r3, [sp, #4]
 80103e6:	e7d2      	b.n	801038e <osMessageGet+0x2e>
 80103e8:	e000ed04 	.word	0xe000ed04

080103ec <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80103ec:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80103f0:	f04f 31ff 	mov.w	r1, #4294967295
	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80103f4:	2200      	movs	r2, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80103f6:	6081      	str	r1, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80103f8:	6002      	str	r2, [r0, #0]
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80103fa:	6043      	str	r3, [r0, #4]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80103fc:	e9c0 3303 	strd	r3, r3, [r0, #12]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8010400:	4770      	bx	lr
 8010402:	bf00      	nop

08010404 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8010404:	2300      	movs	r3, #0
 8010406:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8010408:	4770      	bx	lr
 801040a:	bf00      	nop

0801040c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 801040c:	6843      	ldr	r3, [r0, #4]
	pxIndex->pxPrevious = pxNewListItem;

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 801040e:	6802      	ldr	r2, [r0, #0]
{
 8010410:	b410      	push	{r4}
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8010412:	689c      	ldr	r4, [r3, #8]
	( pxList->uxNumberOfItems )++;
 8010414:	3201      	adds	r2, #1
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8010416:	e9c1 3401 	strd	r3, r4, [r1, #4]
	pxIndex->pxPrevious->pxNext = pxNewListItem;
 801041a:	689c      	ldr	r4, [r3, #8]
 801041c:	6061      	str	r1, [r4, #4]
	pxIndex->pxPrevious = pxNewListItem;
 801041e:	6099      	str	r1, [r3, #8]
}
 8010420:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxNewListItem->pxContainer = pxList;
 8010424:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8010426:	6002      	str	r2, [r0, #0]
}
 8010428:	4770      	bx	lr
 801042a:	bf00      	nop

0801042c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801042c:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 801042e:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8010430:	1c6b      	adds	r3, r5, #1
 8010432:	d011      	beq.n	8010458 <vListInsert+0x2c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8010434:	f100 0208 	add.w	r2, r0, #8
 8010438:	e000      	b.n	801043c <vListInsert+0x10>
 801043a:	461a      	mov	r2, r3
 801043c:	6853      	ldr	r3, [r2, #4]
 801043e:	681c      	ldr	r4, [r3, #0]
 8010440:	42ac      	cmp	r4, r5
 8010442:	d9fa      	bls.n	801043a <vListInsert+0xe>

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 8010444:	6804      	ldr	r4, [r0, #0]
	pxNewListItem->pxNext = pxIterator->pxNext;
 8010446:	604b      	str	r3, [r1, #4]
	( pxList->uxNumberOfItems )++;
 8010448:	3401      	adds	r4, #1
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 801044a:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 801044c:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 801044e:	6051      	str	r1, [r2, #4]
	pxNewListItem->pxContainer = pxList;
 8010450:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8010452:	6004      	str	r4, [r0, #0]
}
 8010454:	bc30      	pop	{r4, r5}
 8010456:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 8010458:	6902      	ldr	r2, [r0, #16]
 801045a:	6853      	ldr	r3, [r2, #4]
 801045c:	e7f2      	b.n	8010444 <vListInsert+0x18>
 801045e:	bf00      	nop

08010460 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8010460:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8010462:	e9d0 2101 	ldrd	r2, r1, [r0, #4]
{
 8010466:	b410      	push	{r4}

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8010468:	685c      	ldr	r4, [r3, #4]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 801046a:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 801046c:	6881      	ldr	r1, [r0, #8]
	if( pxList->pxIndex == pxItemToRemove )
 801046e:	4284      	cmp	r4, r0

	pxItemToRemove->pxContainer = NULL;
	( pxList->uxNumberOfItems )--;

	return pxList->uxNumberOfItems;
}
 8010470:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8010474:	604a      	str	r2, [r1, #4]
	( pxList->uxNumberOfItems )--;
 8010476:	681a      	ldr	r2, [r3, #0]
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8010478:	bf08      	it	eq
 801047a:	6059      	streq	r1, [r3, #4]
	pxItemToRemove->pxContainer = NULL;
 801047c:	2100      	movs	r1, #0
	( pxList->uxNumberOfItems )--;
 801047e:	3a01      	subs	r2, #1
	pxItemToRemove->pxContainer = NULL;
 8010480:	6101      	str	r1, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8010482:	601a      	str	r2, [r3, #0]
	return pxList->uxNumberOfItems;
 8010484:	6818      	ldr	r0, [r3, #0]
}
 8010486:	4770      	bx	lr

08010488 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8010488:	b570      	push	{r4, r5, r6, lr}
 801048a:	4616      	mov	r6, r2

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 801048c:	6c02      	ldr	r2, [r0, #64]	; 0x40
{
 801048e:	4604      	mov	r4, r0
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010490:	6b85      	ldr	r5, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8010492:	b92a      	cbnz	r2, 80104a0 <prvCopyDataToQueue+0x18>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8010494:	6806      	ldr	r6, [r0, #0]
 8010496:	3501      	adds	r5, #1
 8010498:	b366      	cbz	r6, 80104f4 <prvCopyDataToQueue+0x6c>
BaseType_t xReturn = pdFALSE;
 801049a:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 801049c:	63a5      	str	r5, [r4, #56]	; 0x38

	return xReturn;
}
 801049e:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 80104a0:	b97e      	cbnz	r6, 80104c2 <prvCopyDataToQueue+0x3a>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80104a2:	6840      	ldr	r0, [r0, #4]
 80104a4:	3501      	adds	r5, #1
 80104a6:	f00e fc0a 	bl	801ecbe <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80104aa:	6863      	ldr	r3, [r4, #4]
 80104ac:	6c21      	ldr	r1, [r4, #64]	; 0x40
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80104ae:	68a2      	ldr	r2, [r4, #8]
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80104b0:	440b      	add	r3, r1
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80104b2:	4293      	cmp	r3, r2
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80104b4:	6063      	str	r3, [r4, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80104b6:	d3f0      	bcc.n	801049a <prvCopyDataToQueue+0x12>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80104b8:	6823      	ldr	r3, [r4, #0]
BaseType_t xReturn = pdFALSE;
 80104ba:	4630      	mov	r0, r6
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80104bc:	63a5      	str	r5, [r4, #56]	; 0x38
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80104be:	6063      	str	r3, [r4, #4]
}
 80104c0:	bd70      	pop	{r4, r5, r6, pc}
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80104c2:	68c0      	ldr	r0, [r0, #12]
 80104c4:	f00e fbfb 	bl	801ecbe <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80104c8:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80104ca:	68e3      	ldr	r3, [r4, #12]
 80104cc:	4252      	negs	r2, r2
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80104ce:	6821      	ldr	r1, [r4, #0]
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80104d0:	4413      	add	r3, r2
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80104d2:	428b      	cmp	r3, r1
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80104d4:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80104d6:	d202      	bcs.n	80104de <prvCopyDataToQueue+0x56>
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80104d8:	68a3      	ldr	r3, [r4, #8]
 80104da:	441a      	add	r2, r3
 80104dc:	60e2      	str	r2, [r4, #12]
		if( xPosition == queueOVERWRITE )
 80104de:	2e02      	cmp	r6, #2
 80104e0:	d003      	beq.n	80104ea <prvCopyDataToQueue+0x62>
 80104e2:	3501      	adds	r5, #1
BaseType_t xReturn = pdFALSE;
 80104e4:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80104e6:	63a5      	str	r5, [r4, #56]	; 0x38
}
 80104e8:	bd70      	pop	{r4, r5, r6, pc}
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80104ea:	2d00      	cmp	r5, #0
 80104ec:	d1d5      	bne.n	801049a <prvCopyDataToQueue+0x12>
 80104ee:	2501      	movs	r5, #1
BaseType_t xReturn = pdFALSE;
 80104f0:	2000      	movs	r0, #0
 80104f2:	e7d3      	b.n	801049c <prvCopyDataToQueue+0x14>
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80104f4:	6880      	ldr	r0, [r0, #8]
 80104f6:	f001 fa57 	bl	80119a8 <xTaskPriorityDisinherit>
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80104fa:	60a6      	str	r6, [r4, #8]
 80104fc:	e7ce      	b.n	801049c <prvCopyDataToQueue+0x14>
 80104fe:	bf00      	nop

08010500 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8010500:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8010502:	b172      	cbz	r2, 8010522 <prvCopyDataFromQueue+0x22>
 8010504:	460b      	mov	r3, r1
{
 8010506:	b410      	push	{r4}
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8010508:	e9d0 4102 	ldrd	r4, r1, [r0, #8]
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801050c:	4411      	add	r1, r2
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 801050e:	42a1      	cmp	r1, r4
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8010510:	60c1      	str	r1, [r0, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8010512:	d301      	bcc.n	8010518 <prvCopyDataFromQueue+0x18>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8010514:	6801      	ldr	r1, [r0, #0]
 8010516:	60c1      	str	r1, [r0, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8010518:	4618      	mov	r0, r3
	}
}
 801051a:	f85d 4b04 	ldr.w	r4, [sp], #4
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 801051e:	f00e bbce 	b.w	801ecbe <memcpy>
 8010522:	4770      	bx	lr

08010524 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8010524:	b570      	push	{r4, r5, r6, lr}
 8010526:	4605      	mov	r5, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8010528:	f001 feb4 	bl	8012294 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 801052c:	f895 4045 	ldrb.w	r4, [r5, #69]	; 0x45
 8010530:	b264      	sxtb	r4, r4

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8010532:	2c00      	cmp	r4, #0
 8010534:	dd16      	ble.n	8010564 <prvUnlockQueue+0x40>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010536:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8010538:	b1a3      	cbz	r3, 8010564 <prvUnlockQueue+0x40>
 801053a:	f105 0624 	add.w	r6, r5, #36	; 0x24
 801053e:	e005      	b.n	801054c <prvUnlockQueue+0x28>
 8010540:	3c01      	subs	r4, #1
 8010542:	b2e3      	uxtb	r3, r4
 8010544:	b25c      	sxtb	r4, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8010546:	b16b      	cbz	r3, 8010564 <prvUnlockQueue+0x40>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010548:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 801054a:	b15b      	cbz	r3, 8010564 <prvUnlockQueue+0x40>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801054c:	4630      	mov	r0, r6
 801054e:	f001 f919 	bl	8011784 <xTaskRemoveFromEventList>
 8010552:	2800      	cmp	r0, #0
 8010554:	d0f4      	beq.n	8010540 <prvUnlockQueue+0x1c>
 8010556:	3c01      	subs	r4, #1
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8010558:	f001 f9b2 	bl	80118c0 <vTaskMissedYield>
 801055c:	b2e3      	uxtb	r3, r4
 801055e:	b25c      	sxtb	r4, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8010560:	2b00      	cmp	r3, #0
 8010562:	d1f1      	bne.n	8010548 <prvUnlockQueue+0x24>
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8010564:	23ff      	movs	r3, #255	; 0xff
 8010566:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 801056a:	f001 feb9 	bl	80122e0 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 801056e:	f001 fe91 	bl	8012294 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8010572:	f895 4044 	ldrb.w	r4, [r5, #68]	; 0x44
 8010576:	b264      	sxtb	r4, r4

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8010578:	2c00      	cmp	r4, #0
 801057a:	dd16      	ble.n	80105aa <prvUnlockQueue+0x86>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801057c:	692b      	ldr	r3, [r5, #16]
 801057e:	b1a3      	cbz	r3, 80105aa <prvUnlockQueue+0x86>
 8010580:	f105 0610 	add.w	r6, r5, #16
 8010584:	e005      	b.n	8010592 <prvUnlockQueue+0x6e>
 8010586:	3c01      	subs	r4, #1
 8010588:	b2e3      	uxtb	r3, r4
 801058a:	b25c      	sxtb	r4, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 801058c:	b16b      	cbz	r3, 80105aa <prvUnlockQueue+0x86>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801058e:	692b      	ldr	r3, [r5, #16]
 8010590:	b15b      	cbz	r3, 80105aa <prvUnlockQueue+0x86>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010592:	4630      	mov	r0, r6
 8010594:	f001 f8f6 	bl	8011784 <xTaskRemoveFromEventList>
 8010598:	2800      	cmp	r0, #0
 801059a:	d0f4      	beq.n	8010586 <prvUnlockQueue+0x62>
 801059c:	3c01      	subs	r4, #1
				{
					vTaskMissedYield();
 801059e:	f001 f98f 	bl	80118c0 <vTaskMissedYield>
 80105a2:	b2e3      	uxtb	r3, r4
 80105a4:	b25c      	sxtb	r4, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80105a6:	2b00      	cmp	r3, #0
 80105a8:	d1f1      	bne.n	801058e <prvUnlockQueue+0x6a>
			{
				break;
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80105aa:	23ff      	movs	r3, #255	; 0xff
 80105ac:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
}
 80105b0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 80105b4:	f001 be94 	b.w	80122e0 <vPortExitCritical>

080105b8 <xQueueGenericReset>:
{
 80105b8:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
 80105ba:	b1e0      	cbz	r0, 80105f6 <xQueueGenericReset+0x3e>
 80105bc:	4604      	mov	r4, r0
 80105be:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
 80105c0:	f001 fe68 	bl	8012294 <vPortEnterCritical>
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80105c4:	2000      	movs	r0, #0
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80105c6:	6822      	ldr	r2, [r4, #0]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80105c8:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->cRxLock = queueUNLOCKED;
 80105ca:	20ff      	movs	r0, #255	; 0xff
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80105cc:	6062      	str	r2, [r4, #4]
		pxQueue->cRxLock = queueUNLOCKED;
 80105ce:	f884 0044 	strb.w	r0, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80105d2:	f884 0045 	strb.w	r0, [r4, #69]	; 0x45
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80105d6:	e9d4 310f 	ldrd	r3, r1, [r4, #60]	; 0x3c
 80105da:	fb03 f301 	mul.w	r3, r3, r1
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80105de:	1a59      	subs	r1, r3, r1
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80105e0:	4413      	add	r3, r2
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80105e2:	440a      	add	r2, r1
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80105e4:	60a3      	str	r3, [r4, #8]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80105e6:	60e2      	str	r2, [r4, #12]
		if( xNewQueue == pdFALSE )
 80105e8:	b985      	cbnz	r5, 801060c <xQueueGenericReset+0x54>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80105ea:	6923      	ldr	r3, [r4, #16]
 80105ec:	b9bb      	cbnz	r3, 801061e <xQueueGenericReset+0x66>
	taskEXIT_CRITICAL();
 80105ee:	f001 fe77 	bl	80122e0 <vPortExitCritical>
}
 80105f2:	2001      	movs	r0, #1
 80105f4:	bd38      	pop	{r3, r4, r5, pc}

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80105f6:	f04f 0330 	mov.w	r3, #48	; 0x30
 80105fa:	b672      	cpsid	i
 80105fc:	f383 8811 	msr	BASEPRI, r3
 8010600:	f3bf 8f6f 	isb	sy
 8010604:	f3bf 8f4f 	dsb	sy
 8010608:	b662      	cpsie	i
 801060a:	e7fe      	b.n	801060a <xQueueGenericReset+0x52>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 801060c:	f104 0010 	add.w	r0, r4, #16
 8010610:	f7ff feec 	bl	80103ec <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8010614:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8010618:	f7ff fee8 	bl	80103ec <vListInitialise>
 801061c:	e7e7      	b.n	80105ee <xQueueGenericReset+0x36>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801061e:	f104 0010 	add.w	r0, r4, #16
 8010622:	f001 f8af 	bl	8011784 <xTaskRemoveFromEventList>
 8010626:	2800      	cmp	r0, #0
 8010628:	d0e1      	beq.n	80105ee <xQueueGenericReset+0x36>
					queueYIELD_IF_USING_PREEMPTION();
 801062a:	4b04      	ldr	r3, [pc, #16]	; (801063c <xQueueGenericReset+0x84>)
 801062c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010630:	601a      	str	r2, [r3, #0]
 8010632:	f3bf 8f4f 	dsb	sy
 8010636:	f3bf 8f6f 	isb	sy
 801063a:	e7d8      	b.n	80105ee <xQueueGenericReset+0x36>
 801063c:	e000ed04 	.word	0xe000ed04

08010640 <xQueueGenericCreateStatic>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8010640:	b950      	cbnz	r0, 8010658 <xQueueGenericCreateStatic+0x18>
 8010642:	f04f 0330 	mov.w	r3, #48	; 0x30
 8010646:	b672      	cpsid	i
 8010648:	f383 8811 	msr	BASEPRI, r3
 801064c:	f3bf 8f6f 	isb	sy
 8010650:	f3bf 8f4f 	dsb	sy
 8010654:	b662      	cpsie	i
 8010656:	e7fe      	b.n	8010656 <xQueueGenericCreateStatic+0x16>
		configASSERT( pxStaticQueue != NULL );
 8010658:	b163      	cbz	r3, 8010674 <xQueueGenericCreateStatic+0x34>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 801065a:	b1b2      	cbz	r2, 801068a <xQueueGenericCreateStatic+0x4a>
 801065c:	b9a9      	cbnz	r1, 801068a <xQueueGenericCreateStatic+0x4a>
 801065e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8010662:	b672      	cpsid	i
 8010664:	f383 8811 	msr	BASEPRI, r3
 8010668:	f3bf 8f6f 	isb	sy
 801066c:	f3bf 8f4f 	dsb	sy
 8010670:	b662      	cpsie	i
 8010672:	e7fe      	b.n	8010672 <xQueueGenericCreateStatic+0x32>
 8010674:	f04f 0330 	mov.w	r3, #48	; 0x30
 8010678:	b672      	cpsid	i
 801067a:	f383 8811 	msr	BASEPRI, r3
 801067e:	f3bf 8f6f 	isb	sy
 8010682:	f3bf 8f4f 	dsb	sy
 8010686:	b662      	cpsie	i
 8010688:	e7fe      	b.n	8010688 <xQueueGenericCreateStatic+0x48>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 801068a:	b95a      	cbnz	r2, 80106a4 <xQueueGenericCreateStatic+0x64>
 801068c:	b151      	cbz	r1, 80106a4 <xQueueGenericCreateStatic+0x64>
 801068e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8010692:	b672      	cpsid	i
 8010694:	f383 8811 	msr	BASEPRI, r3
 8010698:	f3bf 8f6f 	isb	sy
 801069c:	f3bf 8f4f 	dsb	sy
 80106a0:	b662      	cpsie	i
 80106a2:	e7fe      	b.n	80106a2 <xQueueGenericCreateStatic+0x62>
	{
 80106a4:	b530      	push	{r4, r5, lr}
			volatile size_t xSize = sizeof( StaticQueue_t );
 80106a6:	2448      	movs	r4, #72	; 0x48
	{
 80106a8:	b083      	sub	sp, #12
			volatile size_t xSize = sizeof( StaticQueue_t );
 80106aa:	9401      	str	r4, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 80106ac:	9c01      	ldr	r4, [sp, #4]
 80106ae:	2c48      	cmp	r4, #72	; 0x48
 80106b0:	d00a      	beq.n	80106c8 <xQueueGenericCreateStatic+0x88>
 80106b2:	f04f 0330 	mov.w	r3, #48	; 0x30
 80106b6:	b672      	cpsid	i
 80106b8:	f383 8811 	msr	BASEPRI, r3
 80106bc:	f3bf 8f6f 	isb	sy
 80106c0:	f3bf 8f4f 	dsb	sy
 80106c4:	b662      	cpsie	i
 80106c6:	e7fe      	b.n	80106c6 <xQueueGenericCreateStatic+0x86>
 80106c8:	461c      	mov	r4, r3
 80106ca:	4613      	mov	r3, r2
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80106cc:	2501      	movs	r5, #1
 80106ce:	460a      	mov	r2, r1
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80106d0:	2900      	cmp	r1, #0
 80106d2:	bf08      	it	eq
 80106d4:	4623      	moveq	r3, r4
	pxNewQueue->uxLength = uxQueueLength;
 80106d6:	63e0      	str	r0, [r4, #60]	; 0x3c
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80106d8:	4629      	mov	r1, r5
 80106da:	4620      	mov	r0, r4
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80106dc:	6023      	str	r3, [r4, #0]
	pxNewQueue->uxItemSize = uxItemSize;
 80106de:	6422      	str	r2, [r4, #64]	; 0x40
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80106e0:	f884 5046 	strb.w	r5, [r4, #70]	; 0x46
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80106e4:	9b01      	ldr	r3, [sp, #4]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80106e6:	f7ff ff67 	bl	80105b8 <xQueueGenericReset>
	}
 80106ea:	4620      	mov	r0, r4
 80106ec:	b003      	add	sp, #12
 80106ee:	bd30      	pop	{r4, r5, pc}

080106f0 <xQueueGenericCreate>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80106f0:	b950      	cbnz	r0, 8010708 <xQueueGenericCreate+0x18>
 80106f2:	f04f 0330 	mov.w	r3, #48	; 0x30
 80106f6:	b672      	cpsid	i
 80106f8:	f383 8811 	msr	BASEPRI, r3
 80106fc:	f3bf 8f6f 	isb	sy
 8010700:	f3bf 8f4f 	dsb	sy
 8010704:	b662      	cpsie	i
 8010706:	e7fe      	b.n	8010706 <xQueueGenericCreate+0x16>
	{
 8010708:	b570      	push	{r4, r5, r6, lr}
 801070a:	4606      	mov	r6, r0
 801070c:	460d      	mov	r5, r1
		if( uxItemSize == ( UBaseType_t ) 0 )
 801070e:	b169      	cbz	r1, 801072c <xQueueGenericCreate+0x3c>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010710:	fb01 f000 	mul.w	r0, r1, r0
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8010714:	3048      	adds	r0, #72	; 0x48
 8010716:	f001 ff25 	bl	8012564 <pvPortMalloc>
		if( pxNewQueue != NULL )
 801071a:	4604      	mov	r4, r0
 801071c:	b1b0      	cbz	r0, 801074c <xQueueGenericCreate+0x5c>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 801071e:	2200      	movs	r2, #0
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8010720:	f100 0348 	add.w	r3, r0, #72	; 0x48
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8010724:	f880 2046 	strb.w	r2, [r0, #70]	; 0x46
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8010728:	6003      	str	r3, [r0, #0]
 801072a:	e007      	b.n	801073c <xQueueGenericCreate+0x4c>
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 801072c:	2048      	movs	r0, #72	; 0x48
 801072e:	f001 ff19 	bl	8012564 <pvPortMalloc>
		if( pxNewQueue != NULL )
 8010732:	4604      	mov	r4, r0
 8010734:	b150      	cbz	r0, 801074c <xQueueGenericCreate+0x5c>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8010736:	f884 5046 	strb.w	r5, [r4, #70]	; 0x46
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 801073a:	6024      	str	r4, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 801073c:	63e6      	str	r6, [r4, #60]	; 0x3c
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 801073e:	2101      	movs	r1, #1
	pxNewQueue->uxItemSize = uxItemSize;
 8010740:	6425      	str	r5, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8010742:	4620      	mov	r0, r4
 8010744:	f7ff ff38 	bl	80105b8 <xQueueGenericReset>
	}
 8010748:	4620      	mov	r0, r4
 801074a:	bd70      	pop	{r4, r5, r6, pc}
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 801074c:	2400      	movs	r4, #0
	}
 801074e:	4620      	mov	r0, r4
 8010750:	bd70      	pop	{r4, r5, r6, pc}
 8010752:	bf00      	nop

08010754 <xQueueGenericSend>:
{
 8010754:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010758:	b084      	sub	sp, #16
 801075a:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 801075c:	2800      	cmp	r0, #0
 801075e:	f000 80a3 	beq.w	80108a8 <xQueueGenericSend+0x154>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010762:	2900      	cmp	r1, #0
 8010764:	f000 8091 	beq.w	801088a <xQueueGenericSend+0x136>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8010768:	2b02      	cmp	r3, #2
 801076a:	d10d      	bne.n	8010788 <xQueueGenericSend+0x34>
 801076c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 801076e:	2a01      	cmp	r2, #1
 8010770:	d00a      	beq.n	8010788 <xQueueGenericSend+0x34>
 8010772:	f04f 0330 	mov.w	r3, #48	; 0x30
 8010776:	b672      	cpsid	i
 8010778:	f383 8811 	msr	BASEPRI, r3
 801077c:	f3bf 8f6f 	isb	sy
 8010780:	f3bf 8f4f 	dsb	sy
 8010784:	b662      	cpsie	i
 8010786:	e7fe      	b.n	8010786 <xQueueGenericSend+0x32>
 8010788:	4604      	mov	r4, r0
 801078a:	461e      	mov	r6, r3
 801078c:	4689      	mov	r9, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801078e:	f001 f8a3 	bl	80118d8 <xTaskGetSchedulerState>
 8010792:	b960      	cbnz	r0, 80107ae <xQueueGenericSend+0x5a>
 8010794:	9b01      	ldr	r3, [sp, #4]
 8010796:	b153      	cbz	r3, 80107ae <xQueueGenericSend+0x5a>
 8010798:	f04f 0330 	mov.w	r3, #48	; 0x30
 801079c:	b672      	cpsid	i
 801079e:	f383 8811 	msr	BASEPRI, r3
 80107a2:	f3bf 8f6f 	isb	sy
 80107a6:	f3bf 8f4f 	dsb	sy
 80107aa:	b662      	cpsie	i
 80107ac:	e7fe      	b.n	80107ac <xQueueGenericSend+0x58>
 80107ae:	f1a6 0502 	sub.w	r5, r6, #2
{
 80107b2:	2700      	movs	r7, #0
					portYIELD_WITHIN_API();
 80107b4:	f8df a12c 	ldr.w	sl, [pc, #300]	; 80108e4 <xQueueGenericSend+0x190>
 80107b8:	fab5 f585 	clz	r5, r5
		prvLockQueue( pxQueue );
 80107bc:	46b8      	mov	r8, r7
 80107be:	096d      	lsrs	r5, r5, #5
 80107c0:	e007      	b.n	80107d2 <xQueueGenericSend+0x7e>
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 80107c2:	f001 fd8d 	bl	80122e0 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 80107c6:	4620      	mov	r0, r4
 80107c8:	f7ff feac 	bl	8010524 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80107cc:	f000 fea8 	bl	8011520 <xTaskResumeAll>
 80107d0:	2701      	movs	r7, #1
		taskENTER_CRITICAL();
 80107d2:	f001 fd5f 	bl	8012294 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80107d6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80107d8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80107da:	429a      	cmp	r2, r3
 80107dc:	d33f      	bcc.n	801085e <xQueueGenericSend+0x10a>
 80107de:	2d00      	cmp	r5, #0
 80107e0:	d13d      	bne.n	801085e <xQueueGenericSend+0x10a>
				if( xTicksToWait == ( TickType_t ) 0 )
 80107e2:	9b01      	ldr	r3, [sp, #4]
 80107e4:	2b00      	cmp	r3, #0
 80107e6:	d06a      	beq.n	80108be <xQueueGenericSend+0x16a>
				else if( xEntryTimeSet == pdFALSE )
 80107e8:	b917      	cbnz	r7, 80107f0 <xQueueGenericSend+0x9c>
					vTaskInternalSetTimeOutState( &xTimeOut );
 80107ea:	a802      	add	r0, sp, #8
 80107ec:	f001 f812 	bl	8011814 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 80107f0:	f001 fd76 	bl	80122e0 <vPortExitCritical>
		vTaskSuspendAll();
 80107f4:	f000 fdd4 	bl	80113a0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80107f8:	f001 fd4c 	bl	8012294 <vPortEnterCritical>
 80107fc:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8010800:	2bff      	cmp	r3, #255	; 0xff
 8010802:	d101      	bne.n	8010808 <xQueueGenericSend+0xb4>
 8010804:	f884 8044 	strb.w	r8, [r4, #68]	; 0x44
 8010808:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 801080c:	2bff      	cmp	r3, #255	; 0xff
 801080e:	d101      	bne.n	8010814 <xQueueGenericSend+0xc0>
 8010810:	f884 8045 	strb.w	r8, [r4, #69]	; 0x45
 8010814:	f001 fd64 	bl	80122e0 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010818:	a901      	add	r1, sp, #4
 801081a:	a802      	add	r0, sp, #8
 801081c:	f001 f806 	bl	801182c <xTaskCheckForTimeOut>
 8010820:	2800      	cmp	r0, #0
 8010822:	d157      	bne.n	80108d4 <xQueueGenericSend+0x180>
	taskENTER_CRITICAL();
 8010824:	f001 fd36 	bl	8012294 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8010828:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 801082a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 801082c:	429a      	cmp	r2, r3
 801082e:	d1c8      	bne.n	80107c2 <xQueueGenericSend+0x6e>
	taskEXIT_CRITICAL();
 8010830:	f001 fd56 	bl	80122e0 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8010834:	9901      	ldr	r1, [sp, #4]
 8010836:	f104 0010 	add.w	r0, r4, #16
 801083a:	f000 ff67 	bl	801170c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 801083e:	4620      	mov	r0, r4
 8010840:	f7ff fe70 	bl	8010524 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8010844:	f000 fe6c 	bl	8011520 <xTaskResumeAll>
 8010848:	2800      	cmp	r0, #0
 801084a:	d1c1      	bne.n	80107d0 <xQueueGenericSend+0x7c>
					portYIELD_WITHIN_API();
 801084c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8010850:	f8ca 3000 	str.w	r3, [sl]
 8010854:	f3bf 8f4f 	dsb	sy
 8010858:	f3bf 8f6f 	isb	sy
 801085c:	e7b8      	b.n	80107d0 <xQueueGenericSend+0x7c>
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 801085e:	4632      	mov	r2, r6
 8010860:	4649      	mov	r1, r9
 8010862:	4620      	mov	r0, r4
 8010864:	f7ff fe10 	bl	8010488 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010868:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801086a:	bb63      	cbnz	r3, 80108c6 <xQueueGenericSend+0x172>
					else if( xYieldRequired != pdFALSE )
 801086c:	b138      	cbz	r0, 801087e <xQueueGenericSend+0x12a>
						queueYIELD_IF_USING_PREEMPTION();
 801086e:	4b1d      	ldr	r3, [pc, #116]	; (80108e4 <xQueueGenericSend+0x190>)
 8010870:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010874:	601a      	str	r2, [r3, #0]
 8010876:	f3bf 8f4f 	dsb	sy
 801087a:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 801087e:	f001 fd2f 	bl	80122e0 <vPortExitCritical>
				return pdPASS;
 8010882:	2001      	movs	r0, #1
}
 8010884:	b004      	add	sp, #16
 8010886:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801088a:	6c02      	ldr	r2, [r0, #64]	; 0x40
 801088c:	2a00      	cmp	r2, #0
 801088e:	f43f af6b 	beq.w	8010768 <xQueueGenericSend+0x14>
 8010892:	f04f 0330 	mov.w	r3, #48	; 0x30
 8010896:	b672      	cpsid	i
 8010898:	f383 8811 	msr	BASEPRI, r3
 801089c:	f3bf 8f6f 	isb	sy
 80108a0:	f3bf 8f4f 	dsb	sy
 80108a4:	b662      	cpsie	i
 80108a6:	e7fe      	b.n	80108a6 <xQueueGenericSend+0x152>
 80108a8:	f04f 0330 	mov.w	r3, #48	; 0x30
 80108ac:	b672      	cpsid	i
 80108ae:	f383 8811 	msr	BASEPRI, r3
 80108b2:	f3bf 8f6f 	isb	sy
 80108b6:	f3bf 8f4f 	dsb	sy
 80108ba:	b662      	cpsie	i
 80108bc:	e7fe      	b.n	80108bc <xQueueGenericSend+0x168>
					taskEXIT_CRITICAL();
 80108be:	f001 fd0f 	bl	80122e0 <vPortExitCritical>
					return errQUEUE_FULL;
 80108c2:	4628      	mov	r0, r5
 80108c4:	e7de      	b.n	8010884 <xQueueGenericSend+0x130>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80108c6:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80108ca:	f000 ff5b 	bl	8011784 <xTaskRemoveFromEventList>
 80108ce:	2800      	cmp	r0, #0
 80108d0:	d1cd      	bne.n	801086e <xQueueGenericSend+0x11a>
 80108d2:	e7d4      	b.n	801087e <xQueueGenericSend+0x12a>
			prvUnlockQueue( pxQueue );
 80108d4:	4620      	mov	r0, r4
 80108d6:	f7ff fe25 	bl	8010524 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80108da:	f000 fe21 	bl	8011520 <xTaskResumeAll>
			return errQUEUE_FULL;
 80108de:	2000      	movs	r0, #0
 80108e0:	e7d0      	b.n	8010884 <xQueueGenericSend+0x130>
 80108e2:	bf00      	nop
 80108e4:	e000ed04 	.word	0xe000ed04

080108e8 <xQueueCreateMutexStatic>:
	{
 80108e8:	b510      	push	{r4, lr}
		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80108ea:	2200      	movs	r2, #0
	{
 80108ec:	b082      	sub	sp, #8
		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80108ee:	460b      	mov	r3, r1
 80108f0:	9000      	str	r0, [sp, #0]
 80108f2:	4611      	mov	r1, r2
 80108f4:	2001      	movs	r0, #1
 80108f6:	f7ff fea3 	bl	8010640 <xQueueGenericCreateStatic>
		if( pxNewQueue != NULL )
 80108fa:	4604      	mov	r4, r0
 80108fc:	b138      	cbz	r0, 801090e <xQueueCreateMutexStatic+0x26>
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80108fe:	2300      	movs	r3, #0
 8010900:	6083      	str	r3, [r0, #8]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8010902:	461a      	mov	r2, r3
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8010904:	6003      	str	r3, [r0, #0]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8010906:	4619      	mov	r1, r3
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8010908:	60c3      	str	r3, [r0, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 801090a:	f7ff ff23 	bl	8010754 <xQueueGenericSend>
	}
 801090e:	4620      	mov	r0, r4
 8010910:	b002      	add	sp, #8
 8010912:	bd10      	pop	{r4, pc}

08010914 <xQueueCreateMutex>:
	{
 8010914:	b510      	push	{r4, lr}
		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8010916:	4602      	mov	r2, r0
 8010918:	2100      	movs	r1, #0
 801091a:	2001      	movs	r0, #1
 801091c:	f7ff fee8 	bl	80106f0 <xQueueGenericCreate>
		if( pxNewQueue != NULL )
 8010920:	4604      	mov	r4, r0
 8010922:	b138      	cbz	r0, 8010934 <xQueueCreateMutex+0x20>
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8010924:	2300      	movs	r3, #0
 8010926:	6083      	str	r3, [r0, #8]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8010928:	461a      	mov	r2, r3
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 801092a:	6003      	str	r3, [r0, #0]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 801092c:	4619      	mov	r1, r3
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 801092e:	60c3      	str	r3, [r0, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8010930:	f7ff ff10 	bl	8010754 <xQueueGenericSend>
	}
 8010934:	4620      	mov	r0, r4
 8010936:	bd10      	pop	{r4, pc}

08010938 <xQueueGenericSendFromISR>:
{
 8010938:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 801093c:	2800      	cmp	r0, #0
 801093e:	d03e      	beq.n	80109be <xQueueGenericSendFromISR+0x86>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010940:	b379      	cbz	r1, 80109a2 <xQueueGenericSendFromISR+0x6a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8010942:	2b02      	cmp	r3, #2
 8010944:	d10d      	bne.n	8010962 <xQueueGenericSendFromISR+0x2a>
 8010946:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8010948:	2c01      	cmp	r4, #1
 801094a:	d00a      	beq.n	8010962 <xQueueGenericSendFromISR+0x2a>
 801094c:	f04f 0330 	mov.w	r3, #48	; 0x30
 8010950:	b672      	cpsid	i
 8010952:	f383 8811 	msr	BASEPRI, r3
 8010956:	f3bf 8f6f 	isb	sy
 801095a:	f3bf 8f4f 	dsb	sy
 801095e:	b662      	cpsie	i
 8010960:	e7fe      	b.n	8010960 <xQueueGenericSendFromISR+0x28>
 8010962:	4604      	mov	r4, r0
 8010964:	461f      	mov	r7, r3
 8010966:	4690      	mov	r8, r2
 8010968:	4689      	mov	r9, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801096a:	f001 fda1 	bl	80124b0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 801096e:	f3ef 8611 	mrs	r6, BASEPRI
 8010972:	f04f 0330 	mov.w	r3, #48	; 0x30
 8010976:	b672      	cpsid	i
 8010978:	f383 8811 	msr	BASEPRI, r3
 801097c:	f3bf 8f6f 	isb	sy
 8010980:	f3bf 8f4f 	dsb	sy
 8010984:	b662      	cpsie	i
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8010986:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8010988:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 801098a:	429a      	cmp	r2, r3
 801098c:	d322      	bcc.n	80109d4 <xQueueGenericSendFromISR+0x9c>
 801098e:	f1a7 0002 	sub.w	r0, r7, #2
 8010992:	fab0 f080 	clz	r0, r0
 8010996:	0940      	lsrs	r0, r0, #5
 8010998:	b9e0      	cbnz	r0, 80109d4 <xQueueGenericSendFromISR+0x9c>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 801099a:	f386 8811 	msr	BASEPRI, r6
}
 801099e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80109a2:	6c04      	ldr	r4, [r0, #64]	; 0x40
 80109a4:	2c00      	cmp	r4, #0
 80109a6:	d0cc      	beq.n	8010942 <xQueueGenericSendFromISR+0xa>
	__asm volatile
 80109a8:	f04f 0330 	mov.w	r3, #48	; 0x30
 80109ac:	b672      	cpsid	i
 80109ae:	f383 8811 	msr	BASEPRI, r3
 80109b2:	f3bf 8f6f 	isb	sy
 80109b6:	f3bf 8f4f 	dsb	sy
 80109ba:	b662      	cpsie	i
 80109bc:	e7fe      	b.n	80109bc <xQueueGenericSendFromISR+0x84>
 80109be:	f04f 0330 	mov.w	r3, #48	; 0x30
 80109c2:	b672      	cpsid	i
 80109c4:	f383 8811 	msr	BASEPRI, r3
 80109c8:	f3bf 8f6f 	isb	sy
 80109cc:	f3bf 8f4f 	dsb	sy
 80109d0:	b662      	cpsie	i
 80109d2:	e7fe      	b.n	80109d2 <xQueueGenericSendFromISR+0x9a>
			const int8_t cTxLock = pxQueue->cTxLock;
 80109d4:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80109d8:	463a      	mov	r2, r7
 80109da:	4649      	mov	r1, r9
 80109dc:	4620      	mov	r0, r4
			const int8_t cTxLock = pxQueue->cTxLock;
 80109de:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80109e0:	f7ff fd52 	bl	8010488 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 80109e4:	1c6b      	adds	r3, r5, #1
 80109e6:	d008      	beq.n	80109fa <xQueueGenericSendFromISR+0xc2>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80109e8:	1c6b      	adds	r3, r5, #1
			xReturn = pdPASS;
 80109ea:	2001      	movs	r0, #1
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80109ec:	b25b      	sxtb	r3, r3
 80109ee:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	__asm volatile
 80109f2:	f386 8811 	msr	BASEPRI, r6
}
 80109f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80109fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80109fc:	b90b      	cbnz	r3, 8010a02 <xQueueGenericSendFromISR+0xca>
			xReturn = pdPASS;
 80109fe:	2001      	movs	r0, #1
 8010a00:	e7cb      	b.n	801099a <xQueueGenericSendFromISR+0x62>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010a02:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8010a06:	f000 febd 	bl	8011784 <xTaskRemoveFromEventList>
							if( pxHigherPriorityTaskWoken != NULL )
 8010a0a:	2800      	cmp	r0, #0
 8010a0c:	d0f7      	beq.n	80109fe <xQueueGenericSendFromISR+0xc6>
 8010a0e:	f1b8 0f00 	cmp.w	r8, #0
 8010a12:	d0f4      	beq.n	80109fe <xQueueGenericSendFromISR+0xc6>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8010a14:	2001      	movs	r0, #1
 8010a16:	f8c8 0000 	str.w	r0, [r8]
 8010a1a:	e7be      	b.n	801099a <xQueueGenericSendFromISR+0x62>

08010a1c <xQueueGiveFromISR>:
	configASSERT( pxQueue );
 8010a1c:	2800      	cmp	r0, #0
 8010a1e:	d032      	beq.n	8010a86 <xQueueGiveFromISR+0x6a>
	configASSERT( pxQueue->uxItemSize == 0 );
 8010a20:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8010a22:	b153      	cbz	r3, 8010a3a <xQueueGiveFromISR+0x1e>
	__asm volatile
 8010a24:	f04f 0330 	mov.w	r3, #48	; 0x30
 8010a28:	b672      	cpsid	i
 8010a2a:	f383 8811 	msr	BASEPRI, r3
 8010a2e:	f3bf 8f6f 	isb	sy
 8010a32:	f3bf 8f4f 	dsb	sy
 8010a36:	b662      	cpsie	i
 8010a38:	e7fe      	b.n	8010a38 <xQueueGiveFromISR+0x1c>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8010a3a:	6803      	ldr	r3, [r0, #0]
 8010a3c:	b373      	cbz	r3, 8010a9c <xQueueGiveFromISR+0x80>
{
 8010a3e:	b570      	push	{r4, r5, r6, lr}
 8010a40:	4604      	mov	r4, r0
 8010a42:	460d      	mov	r5, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010a44:	f001 fd34 	bl	80124b0 <vPortValidateInterruptPriority>
	__asm volatile
 8010a48:	f3ef 8611 	mrs	r6, BASEPRI
 8010a4c:	f04f 0330 	mov.w	r3, #48	; 0x30
 8010a50:	b672      	cpsid	i
 8010a52:	f383 8811 	msr	BASEPRI, r3
 8010a56:	f3bf 8f6f 	isb	sy
 8010a5a:	f3bf 8f4f 	dsb	sy
 8010a5e:	b662      	cpsie	i
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010a60:	6ba2      	ldr	r2, [r4, #56]	; 0x38
		if( uxMessagesWaiting < pxQueue->uxLength )
 8010a62:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8010a64:	4293      	cmp	r3, r2
 8010a66:	d92b      	bls.n	8010ac0 <xQueueGiveFromISR+0xa4>
			const int8_t cTxLock = pxQueue->cTxLock;
 8010a68:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8010a6c:	3201      	adds	r2, #1
			const int8_t cTxLock = pxQueue->cTxLock;
 8010a6e:	b25b      	sxtb	r3, r3
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8010a70:	63a2      	str	r2, [r4, #56]	; 0x38
			if( cTxLock == queueUNLOCKED )
 8010a72:	1c5a      	adds	r2, r3, #1
 8010a74:	d020      	beq.n	8010ab8 <xQueueGiveFromISR+0x9c>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8010a76:	3301      	adds	r3, #1
			xReturn = pdPASS;
 8010a78:	2001      	movs	r0, #1
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8010a7a:	b25b      	sxtb	r3, r3
 8010a7c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	__asm volatile
 8010a80:	f386 8811 	msr	BASEPRI, r6
}
 8010a84:	bd70      	pop	{r4, r5, r6, pc}
	__asm volatile
 8010a86:	f04f 0330 	mov.w	r3, #48	; 0x30
 8010a8a:	b672      	cpsid	i
 8010a8c:	f383 8811 	msr	BASEPRI, r3
 8010a90:	f3bf 8f6f 	isb	sy
 8010a94:	f3bf 8f4f 	dsb	sy
 8010a98:	b662      	cpsie	i
 8010a9a:	e7fe      	b.n	8010a9a <xQueueGiveFromISR+0x7e>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8010a9c:	6883      	ldr	r3, [r0, #8]
 8010a9e:	2b00      	cmp	r3, #0
 8010aa0:	d0cd      	beq.n	8010a3e <xQueueGiveFromISR+0x22>
 8010aa2:	f04f 0330 	mov.w	r3, #48	; 0x30
 8010aa6:	b672      	cpsid	i
 8010aa8:	f383 8811 	msr	BASEPRI, r3
 8010aac:	f3bf 8f6f 	isb	sy
 8010ab0:	f3bf 8f4f 	dsb	sy
 8010ab4:	b662      	cpsie	i
 8010ab6:	e7fe      	b.n	8010ab6 <xQueueGiveFromISR+0x9a>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010ab8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010aba:	b91b      	cbnz	r3, 8010ac4 <xQueueGiveFromISR+0xa8>
			xReturn = pdPASS;
 8010abc:	2001      	movs	r0, #1
 8010abe:	e7df      	b.n	8010a80 <xQueueGiveFromISR+0x64>
			xReturn = errQUEUE_FULL;
 8010ac0:	2000      	movs	r0, #0
 8010ac2:	e7dd      	b.n	8010a80 <xQueueGiveFromISR+0x64>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010ac4:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8010ac8:	f000 fe5c 	bl	8011784 <xTaskRemoveFromEventList>
							if( pxHigherPriorityTaskWoken != NULL )
 8010acc:	2d00      	cmp	r5, #0
 8010ace:	d0f5      	beq.n	8010abc <xQueueGiveFromISR+0xa0>
 8010ad0:	2800      	cmp	r0, #0
 8010ad2:	d0f3      	beq.n	8010abc <xQueueGiveFromISR+0xa0>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8010ad4:	2001      	movs	r0, #1
 8010ad6:	6028      	str	r0, [r5, #0]
 8010ad8:	e7d2      	b.n	8010a80 <xQueueGiveFromISR+0x64>
 8010ada:	bf00      	nop

08010adc <xQueueReceive>:
{
 8010adc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010ae0:	b085      	sub	sp, #20
 8010ae2:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 8010ae4:	2800      	cmp	r0, #0
 8010ae6:	f000 809f 	beq.w	8010c28 <xQueueReceive+0x14c>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010aea:	2900      	cmp	r1, #0
 8010aec:	f000 808d 	beq.w	8010c0a <xQueueReceive+0x12e>
 8010af0:	4604      	mov	r4, r0
 8010af2:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8010af4:	f000 fef0 	bl	80118d8 <xTaskGetSchedulerState>
 8010af8:	b960      	cbnz	r0, 8010b14 <xQueueReceive+0x38>
 8010afa:	9b01      	ldr	r3, [sp, #4]
 8010afc:	b153      	cbz	r3, 8010b14 <xQueueReceive+0x38>
 8010afe:	f04f 0330 	mov.w	r3, #48	; 0x30
 8010b02:	b672      	cpsid	i
 8010b04:	f383 8811 	msr	BASEPRI, r3
 8010b08:	f3bf 8f6f 	isb	sy
 8010b0c:	f3bf 8f4f 	dsb	sy
 8010b10:	b662      	cpsie	i
 8010b12:	e7fe      	b.n	8010b12 <xQueueReceive+0x36>
		taskENTER_CRITICAL();
 8010b14:	f001 fbbe 	bl	8012294 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010b18:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010b1a:	2d00      	cmp	r5, #0
 8010b1c:	d144      	bne.n	8010ba8 <xQueueReceive+0xcc>
				if( xTicksToWait == ( TickType_t ) 0 )
 8010b1e:	9b01      	ldr	r3, [sp, #4]
 8010b20:	2b00      	cmp	r3, #0
 8010b22:	d06c      	beq.n	8010bfe <xQueueReceive+0x122>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010b24:	a802      	add	r0, sp, #8
		prvLockQueue( pxQueue );
 8010b26:	462e      	mov	r6, r5
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8010b28:	f104 0924 	add.w	r9, r4, #36	; 0x24
					portYIELD_WITHIN_API();
 8010b2c:	f8df 812c 	ldr.w	r8, [pc, #300]	; 8010c5c <xQueueReceive+0x180>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010b30:	f000 fe70 	bl	8011814 <vTaskInternalSetTimeOutState>
 8010b34:	e012      	b.n	8010b5c <xQueueReceive+0x80>
	taskENTER_CRITICAL();
 8010b36:	f001 fbad 	bl	8012294 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8010b3a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8010b3c:	2b00      	cmp	r3, #0
 8010b3e:	d048      	beq.n	8010bd2 <xQueueReceive+0xf6>
	taskEXIT_CRITICAL();
 8010b40:	f001 fbce 	bl	80122e0 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 8010b44:	4620      	mov	r0, r4
 8010b46:	f7ff fced 	bl	8010524 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8010b4a:	f000 fce9 	bl	8011520 <xTaskResumeAll>
		taskENTER_CRITICAL();
 8010b4e:	f001 fba1 	bl	8012294 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010b52:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010b54:	bb45      	cbnz	r5, 8010ba8 <xQueueReceive+0xcc>
				if( xTicksToWait == ( TickType_t ) 0 )
 8010b56:	9b01      	ldr	r3, [sp, #4]
 8010b58:	2b00      	cmp	r3, #0
 8010b5a:	d050      	beq.n	8010bfe <xQueueReceive+0x122>
		taskEXIT_CRITICAL();
 8010b5c:	f001 fbc0 	bl	80122e0 <vPortExitCritical>
		vTaskSuspendAll();
 8010b60:	f000 fc1e 	bl	80113a0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8010b64:	f001 fb96 	bl	8012294 <vPortEnterCritical>
 8010b68:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8010b6c:	2bff      	cmp	r3, #255	; 0xff
 8010b6e:	d02d      	beq.n	8010bcc <xQueueReceive+0xf0>
 8010b70:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8010b74:	2bff      	cmp	r3, #255	; 0xff
 8010b76:	d026      	beq.n	8010bc6 <xQueueReceive+0xea>
 8010b78:	f001 fbb2 	bl	80122e0 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010b7c:	a901      	add	r1, sp, #4
 8010b7e:	a802      	add	r0, sp, #8
 8010b80:	f000 fe54 	bl	801182c <xTaskCheckForTimeOut>
 8010b84:	2800      	cmp	r0, #0
 8010b86:	d0d6      	beq.n	8010b36 <xQueueReceive+0x5a>
			prvUnlockQueue( pxQueue );
 8010b88:	4620      	mov	r0, r4
 8010b8a:	f7ff fccb 	bl	8010524 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010b8e:	f000 fcc7 	bl	8011520 <xTaskResumeAll>
	taskENTER_CRITICAL();
 8010b92:	f001 fb7f 	bl	8012294 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8010b96:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8010b98:	b38b      	cbz	r3, 8010bfe <xQueueReceive+0x122>
	taskEXIT_CRITICAL();
 8010b9a:	f001 fba1 	bl	80122e0 <vPortExitCritical>
		taskENTER_CRITICAL();
 8010b9e:	f001 fb79 	bl	8012294 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010ba2:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010ba4:	2d00      	cmp	r5, #0
 8010ba6:	d0d6      	beq.n	8010b56 <xQueueReceive+0x7a>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8010ba8:	3d01      	subs	r5, #1
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8010baa:	4639      	mov	r1, r7
 8010bac:	4620      	mov	r0, r4
 8010bae:	f7ff fca7 	bl	8010500 <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8010bb2:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010bb4:	6923      	ldr	r3, [r4, #16]
 8010bb6:	2b00      	cmp	r3, #0
 8010bb8:	d141      	bne.n	8010c3e <xQueueReceive+0x162>
				taskEXIT_CRITICAL();
 8010bba:	f001 fb91 	bl	80122e0 <vPortExitCritical>
				return pdPASS;
 8010bbe:	2001      	movs	r0, #1
}
 8010bc0:	b005      	add	sp, #20
 8010bc2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		prvLockQueue( pxQueue );
 8010bc6:	f884 6045 	strb.w	r6, [r4, #69]	; 0x45
 8010bca:	e7d5      	b.n	8010b78 <xQueueReceive+0x9c>
 8010bcc:	f884 6044 	strb.w	r6, [r4, #68]	; 0x44
 8010bd0:	e7ce      	b.n	8010b70 <xQueueReceive+0x94>
	taskEXIT_CRITICAL();
 8010bd2:	f001 fb85 	bl	80122e0 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8010bd6:	9901      	ldr	r1, [sp, #4]
 8010bd8:	4648      	mov	r0, r9
 8010bda:	f000 fd97 	bl	801170c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8010bde:	4620      	mov	r0, r4
 8010be0:	f7ff fca0 	bl	8010524 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8010be4:	f000 fc9c 	bl	8011520 <xTaskResumeAll>
 8010be8:	2800      	cmp	r0, #0
 8010bea:	d1d8      	bne.n	8010b9e <xQueueReceive+0xc2>
					portYIELD_WITHIN_API();
 8010bec:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8010bf0:	f8c8 3000 	str.w	r3, [r8]
 8010bf4:	f3bf 8f4f 	dsb	sy
 8010bf8:	f3bf 8f6f 	isb	sy
 8010bfc:	e7cf      	b.n	8010b9e <xQueueReceive+0xc2>
					taskEXIT_CRITICAL();
 8010bfe:	f001 fb6f 	bl	80122e0 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8010c02:	2000      	movs	r0, #0
}
 8010c04:	b005      	add	sp, #20
 8010c06:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010c0a:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8010c0c:	2b00      	cmp	r3, #0
 8010c0e:	f43f af6f 	beq.w	8010af0 <xQueueReceive+0x14>
 8010c12:	f04f 0330 	mov.w	r3, #48	; 0x30
 8010c16:	b672      	cpsid	i
 8010c18:	f383 8811 	msr	BASEPRI, r3
 8010c1c:	f3bf 8f6f 	isb	sy
 8010c20:	f3bf 8f4f 	dsb	sy
 8010c24:	b662      	cpsie	i
 8010c26:	e7fe      	b.n	8010c26 <xQueueReceive+0x14a>
 8010c28:	f04f 0330 	mov.w	r3, #48	; 0x30
 8010c2c:	b672      	cpsid	i
 8010c2e:	f383 8811 	msr	BASEPRI, r3
 8010c32:	f3bf 8f6f 	isb	sy
 8010c36:	f3bf 8f4f 	dsb	sy
 8010c3a:	b662      	cpsie	i
 8010c3c:	e7fe      	b.n	8010c3c <xQueueReceive+0x160>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010c3e:	f104 0010 	add.w	r0, r4, #16
 8010c42:	f000 fd9f 	bl	8011784 <xTaskRemoveFromEventList>
 8010c46:	2800      	cmp	r0, #0
 8010c48:	d0b7      	beq.n	8010bba <xQueueReceive+0xde>
						queueYIELD_IF_USING_PREEMPTION();
 8010c4a:	4b04      	ldr	r3, [pc, #16]	; (8010c5c <xQueueReceive+0x180>)
 8010c4c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010c50:	601a      	str	r2, [r3, #0]
 8010c52:	f3bf 8f4f 	dsb	sy
 8010c56:	f3bf 8f6f 	isb	sy
 8010c5a:	e7ae      	b.n	8010bba <xQueueReceive+0xde>
 8010c5c:	e000ed04 	.word	0xe000ed04

08010c60 <xQueueSemaphoreTake>:
{
 8010c60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010c64:	b084      	sub	sp, #16
 8010c66:	9101      	str	r1, [sp, #4]
	configASSERT( ( pxQueue ) );
 8010c68:	b160      	cbz	r0, 8010c84 <xQueueSemaphoreTake+0x24>
	configASSERT( pxQueue->uxItemSize == 0 );
 8010c6a:	6c05      	ldr	r5, [r0, #64]	; 0x40
 8010c6c:	b1ad      	cbz	r5, 8010c9a <xQueueSemaphoreTake+0x3a>
 8010c6e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8010c72:	b672      	cpsid	i
 8010c74:	f383 8811 	msr	BASEPRI, r3
 8010c78:	f3bf 8f6f 	isb	sy
 8010c7c:	f3bf 8f4f 	dsb	sy
 8010c80:	b662      	cpsie	i
 8010c82:	e7fe      	b.n	8010c82 <xQueueSemaphoreTake+0x22>
 8010c84:	f04f 0330 	mov.w	r3, #48	; 0x30
 8010c88:	b672      	cpsid	i
 8010c8a:	f383 8811 	msr	BASEPRI, r3
 8010c8e:	f3bf 8f6f 	isb	sy
 8010c92:	f3bf 8f4f 	dsb	sy
 8010c96:	b662      	cpsie	i
 8010c98:	e7fe      	b.n	8010c98 <xQueueSemaphoreTake+0x38>
 8010c9a:	4604      	mov	r4, r0
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8010c9c:	f000 fe1c 	bl	80118d8 <xTaskGetSchedulerState>
 8010ca0:	b960      	cbnz	r0, 8010cbc <xQueueSemaphoreTake+0x5c>
 8010ca2:	9d01      	ldr	r5, [sp, #4]
 8010ca4:	b155      	cbz	r5, 8010cbc <xQueueSemaphoreTake+0x5c>
 8010ca6:	f04f 0330 	mov.w	r3, #48	; 0x30
 8010caa:	b672      	cpsid	i
 8010cac:	f383 8811 	msr	BASEPRI, r3
 8010cb0:	f3bf 8f6f 	isb	sy
 8010cb4:	f3bf 8f4f 	dsb	sy
 8010cb8:	b662      	cpsie	i
 8010cba:	e7fe      	b.n	8010cba <xQueueSemaphoreTake+0x5a>
 8010cbc:	462e      	mov	r6, r5
		prvLockQueue( pxQueue );
 8010cbe:	2700      	movs	r7, #0
					portYIELD_WITHIN_API();
 8010cc0:	f8df 8144 	ldr.w	r8, [pc, #324]	; 8010e08 <xQueueSemaphoreTake+0x1a8>
 8010cc4:	e00c      	b.n	8010ce0 <xQueueSemaphoreTake+0x80>
	taskENTER_CRITICAL();
 8010cc6:	f001 fae5 	bl	8012294 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8010cca:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8010ccc:	2b00      	cmp	r3, #0
 8010cce:	d039      	beq.n	8010d44 <xQueueSemaphoreTake+0xe4>
	taskEXIT_CRITICAL();
 8010cd0:	f001 fb06 	bl	80122e0 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 8010cd4:	4620      	mov	r0, r4
 8010cd6:	f7ff fc25 	bl	8010524 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8010cda:	f000 fc21 	bl	8011520 <xTaskResumeAll>
 8010cde:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 8010ce0:	f001 fad8 	bl	8012294 <vPortEnterCritical>
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8010ce4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8010ce6:	2b00      	cmp	r3, #0
 8010ce8:	d171      	bne.n	8010dce <xQueueSemaphoreTake+0x16e>
				if( xTicksToWait == ( TickType_t ) 0 )
 8010cea:	9b01      	ldr	r3, [sp, #4]
 8010cec:	2b00      	cmp	r3, #0
 8010cee:	d061      	beq.n	8010db4 <xQueueSemaphoreTake+0x154>
				else if( xEntryTimeSet == pdFALSE )
 8010cf0:	b916      	cbnz	r6, 8010cf8 <xQueueSemaphoreTake+0x98>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010cf2:	a802      	add	r0, sp, #8
 8010cf4:	f000 fd8e 	bl	8011814 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 8010cf8:	f001 faf2 	bl	80122e0 <vPortExitCritical>
		vTaskSuspendAll();
 8010cfc:	f000 fb50 	bl	80113a0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8010d00:	f001 fac8 	bl	8012294 <vPortEnterCritical>
 8010d04:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8010d08:	2bff      	cmp	r3, #255	; 0xff
 8010d0a:	d101      	bne.n	8010d10 <xQueueSemaphoreTake+0xb0>
 8010d0c:	f884 7044 	strb.w	r7, [r4, #68]	; 0x44
 8010d10:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8010d14:	2bff      	cmp	r3, #255	; 0xff
 8010d16:	d101      	bne.n	8010d1c <xQueueSemaphoreTake+0xbc>
 8010d18:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8010d1c:	f001 fae0 	bl	80122e0 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010d20:	a901      	add	r1, sp, #4
 8010d22:	a802      	add	r0, sp, #8
 8010d24:	f000 fd82 	bl	801182c <xTaskCheckForTimeOut>
 8010d28:	2800      	cmp	r0, #0
 8010d2a:	d0cc      	beq.n	8010cc6 <xQueueSemaphoreTake+0x66>
			prvUnlockQueue( pxQueue );
 8010d2c:	4620      	mov	r0, r4
 8010d2e:	f7ff fbf9 	bl	8010524 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010d32:	f000 fbf5 	bl	8011520 <xTaskResumeAll>
	taskENTER_CRITICAL();
 8010d36:	f001 faad 	bl	8012294 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8010d3a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8010d3c:	b1db      	cbz	r3, 8010d76 <xQueueSemaphoreTake+0x116>
	taskEXIT_CRITICAL();
 8010d3e:	f001 facf 	bl	80122e0 <vPortExitCritical>
 8010d42:	e7cc      	b.n	8010cde <xQueueSemaphoreTake+0x7e>
 8010d44:	f001 facc 	bl	80122e0 <vPortExitCritical>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8010d48:	6823      	ldr	r3, [r4, #0]
 8010d4a:	b1db      	cbz	r3, 8010d84 <xQueueSemaphoreTake+0x124>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8010d4c:	9901      	ldr	r1, [sp, #4]
 8010d4e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8010d52:	f000 fcdb 	bl	801170c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8010d56:	4620      	mov	r0, r4
 8010d58:	f7ff fbe4 	bl	8010524 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8010d5c:	f000 fbe0 	bl	8011520 <xTaskResumeAll>
 8010d60:	2800      	cmp	r0, #0
 8010d62:	d1bc      	bne.n	8010cde <xQueueSemaphoreTake+0x7e>
					portYIELD_WITHIN_API();
 8010d64:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8010d68:	f8c8 3000 	str.w	r3, [r8]
 8010d6c:	f3bf 8f4f 	dsb	sy
 8010d70:	f3bf 8f6f 	isb	sy
 8010d74:	e7b3      	b.n	8010cde <xQueueSemaphoreTake+0x7e>
	taskEXIT_CRITICAL();
 8010d76:	f001 fab3 	bl	80122e0 <vPortExitCritical>
					if( xInheritanceOccurred != pdFALSE )
 8010d7a:	b965      	cbnz	r5, 8010d96 <xQueueSemaphoreTake+0x136>
}
 8010d7c:	4628      	mov	r0, r5
 8010d7e:	b004      	add	sp, #16
 8010d80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
						taskENTER_CRITICAL();
 8010d84:	f001 fa86 	bl	8012294 <vPortEnterCritical>
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8010d88:	68a0      	ldr	r0, [r4, #8]
 8010d8a:	f000 fdb5 	bl	80118f8 <xTaskPriorityInherit>
 8010d8e:	4605      	mov	r5, r0
						taskEXIT_CRITICAL();
 8010d90:	f001 faa6 	bl	80122e0 <vPortExitCritical>
 8010d94:	e7da      	b.n	8010d4c <xQueueSemaphoreTake+0xec>
						taskENTER_CRITICAL();
 8010d96:	f001 fa7d 	bl	8012294 <vPortEnterCritical>
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8010d9a:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8010d9c:	b119      	cbz	r1, 8010da6 <xQueueSemaphoreTake+0x146>
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8010d9e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8010da0:	6819      	ldr	r1, [r3, #0]
 8010da2:	f1c1 0107 	rsb	r1, r1, #7
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8010da6:	68a0      	ldr	r0, [r4, #8]
				return errQUEUE_EMPTY;
 8010da8:	2500      	movs	r5, #0
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8010daa:	f000 fe5b 	bl	8011a64 <vTaskPriorityDisinheritAfterTimeout>
						taskEXIT_CRITICAL();
 8010dae:	f001 fa97 	bl	80122e0 <vPortExitCritical>
 8010db2:	e7e3      	b.n	8010d7c <xQueueSemaphoreTake+0x11c>
						configASSERT( xInheritanceOccurred == pdFALSE );
 8010db4:	2d00      	cmp	r5, #0
 8010db6:	d0fa      	beq.n	8010dae <xQueueSemaphoreTake+0x14e>
 8010db8:	f04f 0330 	mov.w	r3, #48	; 0x30
 8010dbc:	b672      	cpsid	i
 8010dbe:	f383 8811 	msr	BASEPRI, r3
 8010dc2:	f3bf 8f6f 	isb	sy
 8010dc6:	f3bf 8f4f 	dsb	sy
 8010dca:	b662      	cpsie	i
 8010dcc:	e7fe      	b.n	8010dcc <xQueueSemaphoreTake+0x16c>
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8010dce:	3b01      	subs	r3, #1
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8010dd0:	6822      	ldr	r2, [r4, #0]
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8010dd2:	63a3      	str	r3, [r4, #56]	; 0x38
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8010dd4:	b912      	cbnz	r2, 8010ddc <xQueueSemaphoreTake+0x17c>
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8010dd6:	f000 fea7 	bl	8011b28 <pvTaskIncrementMutexHeldCount>
 8010dda:	60a0      	str	r0, [r4, #8]
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010ddc:	6923      	ldr	r3, [r4, #16]
 8010dde:	b91b      	cbnz	r3, 8010de8 <xQueueSemaphoreTake+0x188>
				taskEXIT_CRITICAL();
 8010de0:	f001 fa7e 	bl	80122e0 <vPortExitCritical>
				return pdPASS;
 8010de4:	2501      	movs	r5, #1
 8010de6:	e7c9      	b.n	8010d7c <xQueueSemaphoreTake+0x11c>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010de8:	f104 0010 	add.w	r0, r4, #16
 8010dec:	f000 fcca 	bl	8011784 <xTaskRemoveFromEventList>
 8010df0:	2800      	cmp	r0, #0
 8010df2:	d0f5      	beq.n	8010de0 <xQueueSemaphoreTake+0x180>
						queueYIELD_IF_USING_PREEMPTION();
 8010df4:	4b04      	ldr	r3, [pc, #16]	; (8010e08 <xQueueSemaphoreTake+0x1a8>)
 8010df6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010dfa:	601a      	str	r2, [r3, #0]
 8010dfc:	f3bf 8f4f 	dsb	sy
 8010e00:	f3bf 8f6f 	isb	sy
 8010e04:	e7ec      	b.n	8010de0 <xQueueSemaphoreTake+0x180>
 8010e06:	bf00      	nop
 8010e08:	e000ed04 	.word	0xe000ed04

08010e0c <xQueueReceiveFromISR>:
{
 8010e0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 8010e10:	b1c8      	cbz	r0, 8010e46 <xQueueReceiveFromISR+0x3a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010e12:	2900      	cmp	r1, #0
 8010e14:	d033      	beq.n	8010e7e <xQueueReceiveFromISR+0x72>
 8010e16:	4605      	mov	r5, r0
 8010e18:	4690      	mov	r8, r2
 8010e1a:	4689      	mov	r9, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010e1c:	f001 fb48 	bl	80124b0 <vPortValidateInterruptPriority>
	__asm volatile
 8010e20:	f3ef 8711 	mrs	r7, BASEPRI
 8010e24:	f04f 0330 	mov.w	r3, #48	; 0x30
 8010e28:	b672      	cpsid	i
 8010e2a:	f383 8811 	msr	BASEPRI, r3
 8010e2e:	f3bf 8f6f 	isb	sy
 8010e32:	f3bf 8f4f 	dsb	sy
 8010e36:	b662      	cpsie	i
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010e38:	6bac      	ldr	r4, [r5, #56]	; 0x38
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010e3a:	b97c      	cbnz	r4, 8010e5c <xQueueReceiveFromISR+0x50>
			xReturn = pdFAIL;
 8010e3c:	4620      	mov	r0, r4
	__asm volatile
 8010e3e:	f387 8811 	msr	BASEPRI, r7
}
 8010e42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	__asm volatile
 8010e46:	f04f 0330 	mov.w	r3, #48	; 0x30
 8010e4a:	b672      	cpsid	i
 8010e4c:	f383 8811 	msr	BASEPRI, r3
 8010e50:	f3bf 8f6f 	isb	sy
 8010e54:	f3bf 8f4f 	dsb	sy
 8010e58:	b662      	cpsie	i
 8010e5a:	e7fe      	b.n	8010e5a <xQueueReceiveFromISR+0x4e>
			const int8_t cRxLock = pxQueue->cRxLock;
 8010e5c:	f895 6044 	ldrb.w	r6, [r5, #68]	; 0x44
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8010e60:	4649      	mov	r1, r9
 8010e62:	4628      	mov	r0, r5
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8010e64:	3c01      	subs	r4, #1
			const int8_t cRxLock = pxQueue->cRxLock;
 8010e66:	b276      	sxtb	r6, r6
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8010e68:	f7ff fb4a 	bl	8010500 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8010e6c:	63ac      	str	r4, [r5, #56]	; 0x38
			if( cRxLock == queueUNLOCKED )
 8010e6e:	1c73      	adds	r3, r6, #1
 8010e70:	d013      	beq.n	8010e9a <xQueueReceiveFromISR+0x8e>
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8010e72:	1c73      	adds	r3, r6, #1
			xReturn = pdPASS;
 8010e74:	2001      	movs	r0, #1
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8010e76:	b25b      	sxtb	r3, r3
 8010e78:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
 8010e7c:	e7df      	b.n	8010e3e <xQueueReceiveFromISR+0x32>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010e7e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8010e80:	2b00      	cmp	r3, #0
 8010e82:	d0c8      	beq.n	8010e16 <xQueueReceiveFromISR+0xa>
 8010e84:	f04f 0330 	mov.w	r3, #48	; 0x30
 8010e88:	b672      	cpsid	i
 8010e8a:	f383 8811 	msr	BASEPRI, r3
 8010e8e:	f3bf 8f6f 	isb	sy
 8010e92:	f3bf 8f4f 	dsb	sy
 8010e96:	b662      	cpsie	i
 8010e98:	e7fe      	b.n	8010e98 <xQueueReceiveFromISR+0x8c>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010e9a:	692b      	ldr	r3, [r5, #16]
 8010e9c:	b90b      	cbnz	r3, 8010ea2 <xQueueReceiveFromISR+0x96>
			xReturn = pdPASS;
 8010e9e:	2001      	movs	r0, #1
 8010ea0:	e7cd      	b.n	8010e3e <xQueueReceiveFromISR+0x32>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010ea2:	f105 0010 	add.w	r0, r5, #16
 8010ea6:	f000 fc6d 	bl	8011784 <xTaskRemoveFromEventList>
						if( pxHigherPriorityTaskWoken != NULL )
 8010eaa:	f1b8 0f00 	cmp.w	r8, #0
 8010eae:	d0f6      	beq.n	8010e9e <xQueueReceiveFromISR+0x92>
 8010eb0:	2800      	cmp	r0, #0
 8010eb2:	d0f4      	beq.n	8010e9e <xQueueReceiveFromISR+0x92>
							*pxHigherPriorityTaskWoken = pdTRUE;
 8010eb4:	2001      	movs	r0, #1
 8010eb6:	f8c8 0000 	str.w	r0, [r8]
 8010eba:	e7c0      	b.n	8010e3e <xQueueReceiveFromISR+0x32>

08010ebc <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010ebc:	2300      	movs	r3, #0
 8010ebe:	4a08      	ldr	r2, [pc, #32]	; (8010ee0 <vQueueAddToRegistry+0x24>)
	{
 8010ec0:	b430      	push	{r4, r5}
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8010ec2:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
 8010ec6:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8010eca:	b124      	cbz	r4, 8010ed6 <vQueueAddToRegistry+0x1a>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010ecc:	3301      	adds	r3, #1
 8010ece:	2b08      	cmp	r3, #8
 8010ed0:	d1f7      	bne.n	8010ec2 <vQueueAddToRegistry+0x6>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8010ed2:	bc30      	pop	{r4, r5}
 8010ed4:	4770      	bx	lr
				xQueueRegistry[ ux ].xHandle = xQueue;
 8010ed6:	6068      	str	r0, [r5, #4]
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8010ed8:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
	}
 8010edc:	bc30      	pop	{r4, r5}
 8010ede:	4770      	bx	lr
 8010ee0:	20026868 	.word	0x20026868

08010ee4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8010ee4:	b570      	push	{r4, r5, r6, lr}
 8010ee6:	4604      	mov	r4, r0
 8010ee8:	460d      	mov	r5, r1
 8010eea:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8010eec:	f001 f9d2 	bl	8012294 <vPortEnterCritical>
 8010ef0:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8010ef4:	2bff      	cmp	r3, #255	; 0xff
 8010ef6:	d102      	bne.n	8010efe <vQueueWaitForMessageRestricted+0x1a>
 8010ef8:	2300      	movs	r3, #0
 8010efa:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8010efe:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8010f02:	2bff      	cmp	r3, #255	; 0xff
 8010f04:	d102      	bne.n	8010f0c <vQueueWaitForMessageRestricted+0x28>
 8010f06:	2300      	movs	r3, #0
 8010f08:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8010f0c:	f001 f9e8 	bl	80122e0 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8010f10:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8010f12:	b92b      	cbnz	r3, 8010f20 <vQueueWaitForMessageRestricted+0x3c>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8010f14:	4632      	mov	r2, r6
 8010f16:	4629      	mov	r1, r5
 8010f18:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8010f1c:	f000 fc12 	bl	8011744 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8010f20:	4620      	mov	r0, r4
	}
 8010f22:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		prvUnlockQueue( pxQueue );
 8010f26:	f7ff bafd 	b.w	8010524 <prvUnlockQueue>
 8010f2a:	bf00      	nop

08010f2c <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8010f2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010f30:	4604      	mov	r4, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8010f32:	f001 f9af 	bl	8012294 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8010f36:	4a35      	ldr	r2, [pc, #212]	; (801100c <prvAddNewTaskToReadyList+0xe0>)
		if( pxCurrentTCB == NULL )
 8010f38:	4d35      	ldr	r5, [pc, #212]	; (8011010 <prvAddNewTaskToReadyList+0xe4>)
		uxCurrentNumberOfTasks++;
 8010f3a:	6813      	ldr	r3, [r2, #0]
 8010f3c:	3301      	adds	r3, #1
 8010f3e:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8010f40:	682b      	ldr	r3, [r5, #0]
 8010f42:	2b00      	cmp	r3, #0
 8010f44:	d034      	beq.n	8010fb0 <prvAddNewTaskToReadyList+0x84>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8010f46:	4f33      	ldr	r7, [pc, #204]	; (8011014 <prvAddNewTaskToReadyList+0xe8>)
 8010f48:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8010f4a:	683b      	ldr	r3, [r7, #0]
 8010f4c:	b343      	cbz	r3, 8010fa0 <prvAddNewTaskToReadyList+0x74>
 8010f4e:	f8df 80e8 	ldr.w	r8, [pc, #232]	; 8011038 <prvAddNewTaskToReadyList+0x10c>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8010f52:	f8df c0e8 	ldr.w	ip, [pc, #232]	; 801103c <prvAddNewTaskToReadyList+0x110>
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8010f56:	2301      	movs	r3, #1
 8010f58:	4e2f      	ldr	r6, [pc, #188]	; (8011018 <prvAddNewTaskToReadyList+0xec>)
		uxTaskNumber++;
 8010f5a:	f8dc 2000 	ldr.w	r2, [ip]
		prvAddTaskToReadyList( pxNewTCB );
 8010f5e:	4083      	lsls	r3, r0
 8010f60:	6831      	ldr	r1, [r6, #0]
 8010f62:	eb00 0080 	add.w	r0, r0, r0, lsl #2
		uxTaskNumber++;
 8010f66:	3201      	adds	r2, #1
		prvAddTaskToReadyList( pxNewTCB );
 8010f68:	430b      	orrs	r3, r1
 8010f6a:	eb08 0080 	add.w	r0, r8, r0, lsl #2
 8010f6e:	1d21      	adds	r1, r4, #4
		uxTaskNumber++;
 8010f70:	f8cc 2000 	str.w	r2, [ip]
		prvAddTaskToReadyList( pxNewTCB );
 8010f74:	6033      	str	r3, [r6, #0]
 8010f76:	f7ff fa49 	bl	801040c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8010f7a:	f001 f9b1 	bl	80122e0 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8010f7e:	683b      	ldr	r3, [r7, #0]
 8010f80:	b163      	cbz	r3, 8010f9c <prvAddNewTaskToReadyList+0x70>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8010f82:	682a      	ldr	r2, [r5, #0]
 8010f84:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8010f86:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8010f88:	429a      	cmp	r2, r3
 8010f8a:	d207      	bcs.n	8010f9c <prvAddNewTaskToReadyList+0x70>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8010f8c:	4b23      	ldr	r3, [pc, #140]	; (801101c <prvAddNewTaskToReadyList+0xf0>)
 8010f8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010f92:	601a      	str	r2, [r3, #0]
 8010f94:	f3bf 8f4f 	dsb	sy
 8010f98:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010f9c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8010fa0:	682b      	ldr	r3, [r5, #0]
 8010fa2:	f8df 8094 	ldr.w	r8, [pc, #148]	; 8011038 <prvAddNewTaskToReadyList+0x10c>
 8010fa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010fa8:	4283      	cmp	r3, r0
 8010faa:	d8d2      	bhi.n	8010f52 <prvAddNewTaskToReadyList+0x26>
					pxCurrentTCB = pxNewTCB;
 8010fac:	602c      	str	r4, [r5, #0]
 8010fae:	e7d0      	b.n	8010f52 <prvAddNewTaskToReadyList+0x26>
			pxCurrentTCB = pxNewTCB;
 8010fb0:	602c      	str	r4, [r5, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8010fb2:	6813      	ldr	r3, [r2, #0]
 8010fb4:	2b01      	cmp	r3, #1
 8010fb6:	d004      	beq.n	8010fc2 <prvAddNewTaskToReadyList+0x96>
 8010fb8:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8010fba:	f8df 807c 	ldr.w	r8, [pc, #124]	; 8011038 <prvAddNewTaskToReadyList+0x10c>
 8010fbe:	4f15      	ldr	r7, [pc, #84]	; (8011014 <prvAddNewTaskToReadyList+0xe8>)
 8010fc0:	e7c7      	b.n	8010f52 <prvAddNewTaskToReadyList+0x26>
 8010fc2:	f8df 8074 	ldr.w	r8, [pc, #116]	; 8011038 <prvAddNewTaskToReadyList+0x10c>
 8010fc6:	4646      	mov	r6, r8
 8010fc8:	f108 078c 	add.w	r7, r8, #140	; 0x8c
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8010fcc:	4630      	mov	r0, r6
 8010fce:	3614      	adds	r6, #20
 8010fd0:	f7ff fa0c 	bl	80103ec <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010fd4:	42b7      	cmp	r7, r6
 8010fd6:	d1f9      	bne.n	8010fcc <prvAddNewTaskToReadyList+0xa0>
	}

	vListInitialise( &xDelayedTaskList1 );
 8010fd8:	f8df 9064 	ldr.w	r9, [pc, #100]	; 8011040 <prvAddNewTaskToReadyList+0x114>
	vListInitialise( &xDelayedTaskList2 );
 8010fdc:	4e10      	ldr	r6, [pc, #64]	; (8011020 <prvAddNewTaskToReadyList+0xf4>)
	vListInitialise( &xDelayedTaskList1 );
 8010fde:	4648      	mov	r0, r9
 8010fe0:	4f0c      	ldr	r7, [pc, #48]	; (8011014 <prvAddNewTaskToReadyList+0xe8>)
 8010fe2:	f7ff fa03 	bl	80103ec <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8010fe6:	4630      	mov	r0, r6
 8010fe8:	f7ff fa00 	bl	80103ec <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8010fec:	480d      	ldr	r0, [pc, #52]	; (8011024 <prvAddNewTaskToReadyList+0xf8>)
 8010fee:	f7ff f9fd 	bl	80103ec <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8010ff2:	480d      	ldr	r0, [pc, #52]	; (8011028 <prvAddNewTaskToReadyList+0xfc>)
 8010ff4:	f7ff f9fa 	bl	80103ec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8010ff8:	480c      	ldr	r0, [pc, #48]	; (801102c <prvAddNewTaskToReadyList+0x100>)
 8010ffa:	f7ff f9f7 	bl	80103ec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8010ffe:	4a0c      	ldr	r2, [pc, #48]	; (8011030 <prvAddNewTaskToReadyList+0x104>)
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8011000:	4b0c      	ldr	r3, [pc, #48]	; (8011034 <prvAddNewTaskToReadyList+0x108>)
	pxDelayedTaskList = &xDelayedTaskList1;
 8011002:	f8c2 9000 	str.w	r9, [r2]
 8011006:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8011008:	601e      	str	r6, [r3, #0]
 801100a:	e7a2      	b.n	8010f52 <prvAddNewTaskToReadyList+0x26>
 801100c:	2000168c 	.word	0x2000168c
 8011010:	200015f4 	.word	0x200015f4
 8011014:	200016e8 	.word	0x200016e8
 8011018:	200016a0 	.word	0x200016a0
 801101c:	e000ed04 	.word	0xe000ed04
 8011020:	200016b8 	.word	0x200016b8
 8011024:	200016d4 	.word	0x200016d4
 8011028:	20001700 	.word	0x20001700
 801102c:	200016ec 	.word	0x200016ec
 8011030:	200015f8 	.word	0x200015f8
 8011034:	200015fc 	.word	0x200015fc
 8011038:	20001600 	.word	0x20001600
 801103c:	2000169c 	.word	0x2000169c
 8011040:	200016a4 	.word	0x200016a4

08011044 <prvDeleteTCB>:
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8011044:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8011048:	b173      	cbz	r3, 8011068 <prvDeleteTCB+0x24>
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
				vPortFree( pxTCB );
			}
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 801104a:	2b01      	cmp	r3, #1
 801104c:	d016      	beq.n	801107c <prvDeleteTCB+0x38>
			}
			else
			{
				/* Neither the stack nor the TCB were allocated dynamically, so
				nothing needs to be freed. */
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 801104e:	2b02      	cmp	r3, #2
 8011050:	d016      	beq.n	8011080 <prvDeleteTCB+0x3c>
 8011052:	f04f 0330 	mov.w	r3, #48	; 0x30
 8011056:	b672      	cpsid	i
 8011058:	f383 8811 	msr	BASEPRI, r3
 801105c:	f3bf 8f6f 	isb	sy
 8011060:	f3bf 8f4f 	dsb	sy
 8011064:	b662      	cpsie	i
 8011066:	e7fe      	b.n	8011066 <prvDeleteTCB+0x22>
	{
 8011068:	b510      	push	{r4, lr}
 801106a:	4604      	mov	r4, r0
				vPortFree( pxTCB->pxStack );
 801106c:	6b00      	ldr	r0, [r0, #48]	; 0x30
 801106e:	f001 fb17 	bl	80126a0 <vPortFree>
				vPortFree( pxTCB );
 8011072:	4620      	mov	r0, r4
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8011074:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				vPortFree( pxTCB );
 8011078:	f001 bb12 	b.w	80126a0 <vPortFree>
				vPortFree( pxTCB );
 801107c:	f001 bb10 	b.w	80126a0 <vPortFree>
 8011080:	4770      	bx	lr
 8011082:	bf00      	nop

08011084 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8011084:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8011086:	4b1a      	ldr	r3, [pc, #104]	; (80110f0 <prvAddCurrentTaskToDelayedList+0x6c>)
{
 8011088:	4606      	mov	r6, r0
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801108a:	4d1a      	ldr	r5, [pc, #104]	; (80110f4 <prvAddCurrentTaskToDelayedList+0x70>)
{
 801108c:	460f      	mov	r7, r1
const TickType_t xConstTickCount = xTickCount;
 801108e:	681c      	ldr	r4, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011090:	6828      	ldr	r0, [r5, #0]
 8011092:	3004      	adds	r0, #4
 8011094:	f7ff f9e4 	bl	8010460 <uxListRemove>
 8011098:	b940      	cbnz	r0, 80110ac <prvAddCurrentTaskToDelayedList+0x28>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 801109a:	682b      	ldr	r3, [r5, #0]
 801109c:	2201      	movs	r2, #1
 801109e:	4916      	ldr	r1, [pc, #88]	; (80110f8 <prvAddCurrentTaskToDelayedList+0x74>)
 80110a0:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80110a2:	680b      	ldr	r3, [r1, #0]
 80110a4:	4082      	lsls	r2, r0
 80110a6:	ea23 0302 	bic.w	r3, r3, r2
 80110aa:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80110ac:	1c73      	adds	r3, r6, #1
 80110ae:	d100      	bne.n	80110b2 <prvAddCurrentTaskToDelayedList+0x2e>
 80110b0:	b9bf      	cbnz	r7, 80110e2 <prvAddCurrentTaskToDelayedList+0x5e>
 80110b2:	19a4      	adds	r4, r4, r6
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80110b4:	682b      	ldr	r3, [r5, #0]
 80110b6:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 80110b8:	d20b      	bcs.n	80110d2 <prvAddCurrentTaskToDelayedList+0x4e>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80110ba:	4b10      	ldr	r3, [pc, #64]	; (80110fc <prvAddCurrentTaskToDelayedList+0x78>)
 80110bc:	6818      	ldr	r0, [r3, #0]
 80110be:	6829      	ldr	r1, [r5, #0]
 80110c0:	3104      	adds	r1, #4
 80110c2:	f7ff f9b3 	bl	801042c <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
 80110c6:	4b0e      	ldr	r3, [pc, #56]	; (8011100 <prvAddCurrentTaskToDelayedList+0x7c>)
 80110c8:	681a      	ldr	r2, [r3, #0]
 80110ca:	42a2      	cmp	r2, r4
 80110cc:	d900      	bls.n	80110d0 <prvAddCurrentTaskToDelayedList+0x4c>
				{
					xNextTaskUnblockTime = xTimeToWake;
 80110ce:	601c      	str	r4, [r3, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80110d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80110d2:	4b0c      	ldr	r3, [pc, #48]	; (8011104 <prvAddCurrentTaskToDelayedList+0x80>)
 80110d4:	6818      	ldr	r0, [r3, #0]
 80110d6:	6829      	ldr	r1, [r5, #0]
}
 80110d8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80110dc:	3104      	adds	r1, #4
 80110de:	f7ff b9a5 	b.w	801042c <vListInsert>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80110e2:	6829      	ldr	r1, [r5, #0]
 80110e4:	4808      	ldr	r0, [pc, #32]	; (8011108 <prvAddCurrentTaskToDelayedList+0x84>)
 80110e6:	3104      	adds	r1, #4
}
 80110e8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80110ec:	f7ff b98e 	b.w	801040c <vListInsertEnd>
 80110f0:	20001714 	.word	0x20001714
 80110f4:	200015f4 	.word	0x200015f4
 80110f8:	200016a0 	.word	0x200016a0
 80110fc:	200015f8 	.word	0x200015f8
 8011100:	200016cc 	.word	0x200016cc
 8011104:	200015fc 	.word	0x200015fc
 8011108:	200016ec 	.word	0x200016ec

0801110c <prvIdleTask>:
{
 801110c:	b580      	push	{r7, lr}
 801110e:	4c16      	ldr	r4, [pc, #88]	; (8011168 <prvIdleTask+0x5c>)
				taskYIELD();
 8011110:	f04f 5980 	mov.w	r9, #268435456	; 0x10000000
 8011114:	4e15      	ldr	r6, [pc, #84]	; (801116c <prvIdleTask+0x60>)
 8011116:	4d16      	ldr	r5, [pc, #88]	; (8011170 <prvIdleTask+0x64>)
 8011118:	f8df a058 	ldr.w	sl, [pc, #88]	; 8011174 <prvIdleTask+0x68>
 801111c:	f8df 8058 	ldr.w	r8, [pc, #88]	; 8011178 <prvIdleTask+0x6c>
 8011120:	e011      	b.n	8011146 <prvIdleTask+0x3a>
			taskENTER_CRITICAL();
 8011122:	f001 f8b7 	bl	8012294 <vPortEnterCritical>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011126:	68f3      	ldr	r3, [r6, #12]
 8011128:	68df      	ldr	r7, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801112a:	1d38      	adds	r0, r7, #4
 801112c:	f7ff f998 	bl	8010460 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8011130:	682b      	ldr	r3, [r5, #0]
 8011132:	3b01      	subs	r3, #1
 8011134:	602b      	str	r3, [r5, #0]
				--uxDeletedTasksWaitingCleanUp;
 8011136:	6823      	ldr	r3, [r4, #0]
 8011138:	3b01      	subs	r3, #1
 801113a:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
 801113c:	f001 f8d0 	bl	80122e0 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 8011140:	4638      	mov	r0, r7
 8011142:	f7ff ff7f 	bl	8011044 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8011146:	6823      	ldr	r3, [r4, #0]
 8011148:	2b00      	cmp	r3, #0
 801114a:	d1ea      	bne.n	8011122 <prvIdleTask+0x16>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 801114c:	f8da 3000 	ldr.w	r3, [sl]
 8011150:	2b01      	cmp	r3, #1
 8011152:	d905      	bls.n	8011160 <prvIdleTask+0x54>
				taskYIELD();
 8011154:	f8c8 9000 	str.w	r9, [r8]
 8011158:	f3bf 8f4f 	dsb	sy
 801115c:	f3bf 8f6f 	isb	sy
			vApplicationIdleHook();
 8011160:	f7ef fd26 	bl	8000bb0 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 8011164:	e7ef      	b.n	8011146 <prvIdleTask+0x3a>
 8011166:	bf00      	nop
 8011168:	20001690 	.word	0x20001690
 801116c:	20001700 	.word	0x20001700
 8011170:	2000168c 	.word	0x2000168c
 8011174:	20001600 	.word	0x20001600
 8011178:	e000ed04 	.word	0xe000ed04

0801117c <prvResetNextTaskUnblockTime.part.1>:
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801117c:	4a03      	ldr	r2, [pc, #12]	; (801118c <prvResetNextTaskUnblockTime.part.1+0x10>)
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 801117e:	4b04      	ldr	r3, [pc, #16]	; (8011190 <prvResetNextTaskUnblockTime.part.1+0x14>)
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011180:	6812      	ldr	r2, [r2, #0]
 8011182:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8011184:	68d2      	ldr	r2, [r2, #12]
 8011186:	6852      	ldr	r2, [r2, #4]
 8011188:	601a      	str	r2, [r3, #0]
}
 801118a:	4770      	bx	lr
 801118c:	200015f8 	.word	0x200015f8
 8011190:	200016cc 	.word	0x200016cc

08011194 <prvInitialiseNewTask.isra.2>:
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8011194:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011198:	9c0a      	ldr	r4, [sp, #40]	; 0x28
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 801119a:	f06f 4540 	mvn.w	r5, #3221225472	; 0xc0000000
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 801119e:	4681      	mov	r9, r0
 80111a0:	469a      	mov	sl, r3
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80111a2:	6b27      	ldr	r7, [r4, #48]	; 0x30
 80111a4:	4415      	add	r5, r2
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 80111a6:	9e08      	ldr	r6, [sp, #32]
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80111a8:	eb07 0785 	add.w	r7, r7, r5, lsl #2
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 80111ac:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80111b0:	f027 0707 	bic.w	r7, r7, #7
	if( pcName != NULL )
 80111b4:	2900      	cmp	r1, #0
 80111b6:	d035      	beq.n	8011224 <prvInitialiseNewTask.isra.2+0x90>
 80111b8:	1e4a      	subs	r2, r1, #1
 80111ba:	f104 0033 	add.w	r0, r4, #51	; 0x33
 80111be:	310f      	adds	r1, #15
 80111c0:	e001      	b.n	80111c6 <prvInitialiseNewTask.isra.2+0x32>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80111c2:	428a      	cmp	r2, r1
 80111c4:	d006      	beq.n	80111d4 <prvInitialiseNewTask.isra.2+0x40>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80111c6:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 80111ca:	f800 3f01 	strb.w	r3, [r0, #1]!
			if( pcName[ x ] == ( char ) 0x00 )
 80111ce:	7815      	ldrb	r5, [r2, #0]
 80111d0:	2d00      	cmp	r5, #0
 80111d2:	d1f6      	bne.n	80111c2 <prvInitialiseNewTask.isra.2+0x2e>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80111d4:	2300      	movs	r3, #0
 80111d6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80111da:	2e06      	cmp	r6, #6
		pxNewTCB->uxMutexesHeld = 0;
 80111dc:	f04f 0500 	mov.w	r5, #0
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80111e0:	f104 0004 	add.w	r0, r4, #4
 80111e4:	bf28      	it	cs
 80111e6:	2606      	movcs	r6, #6
	pxNewTCB->uxPriority = uxPriority;
 80111e8:	62e6      	str	r6, [r4, #44]	; 0x2c
		pxNewTCB->uxMutexesHeld = 0;
 80111ea:	e9c4 6511 	strd	r6, r5, [r4, #68]	; 0x44
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80111ee:	f1c6 0607 	rsb	r6, r6, #7
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80111f2:	f7ff f907 	bl	8010404 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80111f6:	f104 0018 	add.w	r0, r4, #24
 80111fa:	f7ff f903 	bl	8010404 <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 80111fe:	64e5      	str	r5, [r4, #76]	; 0x4c
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8011200:	4652      	mov	r2, sl
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011202:	61a6      	str	r6, [r4, #24]
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8011204:	4649      	mov	r1, r9
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8011206:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 801120a:	4638      	mov	r0, r7
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 801120c:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 801120e:	6264      	str	r4, [r4, #36]	; 0x24
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8011210:	f001 f814 	bl	801223c <pxPortInitialiseStack>
 8011214:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 8011216:	f1b8 0f00 	cmp.w	r8, #0
 801121a:	d001      	beq.n	8011220 <prvInitialiseNewTask.isra.2+0x8c>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 801121c:	f8c8 4000 	str.w	r4, [r8]
}
 8011220:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8011224:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
 8011228:	e7d7      	b.n	80111da <prvInitialiseNewTask.isra.2+0x46>
 801122a:	bf00      	nop

0801122c <xTaskCreateStatic>:
	{
 801122c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801122e:	b087      	sub	sp, #28
 8011230:	e9dd 650c 	ldrd	r6, r5, [sp, #48]	; 0x30
 8011234:	9c0e      	ldr	r4, [sp, #56]	; 0x38
		configASSERT( puxStackBuffer != NULL );
 8011236:	b1dd      	cbz	r5, 8011270 <xTaskCreateStatic+0x44>
		configASSERT( pxTaskBuffer != NULL );
 8011238:	b17c      	cbz	r4, 801125a <xTaskCreateStatic+0x2e>
			volatile size_t xSize = sizeof( StaticTask_t );
 801123a:	2754      	movs	r7, #84	; 0x54
 801123c:	9705      	str	r7, [sp, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 801123e:	9f05      	ldr	r7, [sp, #20]
 8011240:	2f54      	cmp	r7, #84	; 0x54
 8011242:	d020      	beq.n	8011286 <xTaskCreateStatic+0x5a>
 8011244:	f04f 0330 	mov.w	r3, #48	; 0x30
 8011248:	b672      	cpsid	i
 801124a:	f383 8811 	msr	BASEPRI, r3
 801124e:	f3bf 8f6f 	isb	sy
 8011252:	f3bf 8f4f 	dsb	sy
 8011256:	b662      	cpsie	i
 8011258:	e7fe      	b.n	8011258 <xTaskCreateStatic+0x2c>
 801125a:	f04f 0330 	mov.w	r3, #48	; 0x30
 801125e:	b672      	cpsid	i
 8011260:	f383 8811 	msr	BASEPRI, r3
 8011264:	f3bf 8f6f 	isb	sy
 8011268:	f3bf 8f4f 	dsb	sy
 801126c:	b662      	cpsie	i
 801126e:	e7fe      	b.n	801126e <xTaskCreateStatic+0x42>
 8011270:	f04f 0330 	mov.w	r3, #48	; 0x30
 8011274:	b672      	cpsid	i
 8011276:	f383 8811 	msr	BASEPRI, r3
 801127a:	f3bf 8f6f 	isb	sy
 801127e:	f3bf 8f4f 	dsb	sy
 8011282:	b662      	cpsie	i
 8011284:	e7fe      	b.n	8011284 <xTaskCreateStatic+0x58>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8011286:	6325      	str	r5, [r4, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8011288:	2702      	movs	r7, #2
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 801128a:	ad04      	add	r5, sp, #16
 801128c:	9402      	str	r4, [sp, #8]
 801128e:	9600      	str	r6, [sp, #0]
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8011290:	f884 7051 	strb.w	r7, [r4, #81]	; 0x51
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8011294:	9501      	str	r5, [sp, #4]
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8011296:	9d05      	ldr	r5, [sp, #20]
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8011298:	f7ff ff7c 	bl	8011194 <prvInitialiseNewTask.isra.2>
			prvAddNewTaskToReadyList( pxNewTCB );
 801129c:	4620      	mov	r0, r4
 801129e:	f7ff fe45 	bl	8010f2c <prvAddNewTaskToReadyList>
	}
 80112a2:	9804      	ldr	r0, [sp, #16]
 80112a4:	b007      	add	sp, #28
 80112a6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080112a8 <xTaskCreate>:
	{
 80112a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80112ac:	4607      	mov	r7, r0
 80112ae:	b085      	sub	sp, #20
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80112b0:	0090      	lsls	r0, r2, #2
	{
 80112b2:	4616      	mov	r6, r2
 80112b4:	4688      	mov	r8, r1
 80112b6:	4699      	mov	r9, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80112b8:	f001 f954 	bl	8012564 <pvPortMalloc>
			if( pxStack != NULL )
 80112bc:	b320      	cbz	r0, 8011308 <xTaskCreate+0x60>
 80112be:	4605      	mov	r5, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80112c0:	2054      	movs	r0, #84	; 0x54
 80112c2:	f001 f94f 	bl	8012564 <pvPortMalloc>
				if( pxNewTCB != NULL )
 80112c6:	4604      	mov	r4, r0
 80112c8:	b1b0      	cbz	r0, 80112f8 <xTaskCreate+0x50>
					pxNewTCB->pxStack = pxStack;
 80112ca:	6305      	str	r5, [r0, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80112cc:	f04f 0c00 	mov.w	ip, #0
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80112d0:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80112d2:	464b      	mov	r3, r9
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80112d4:	f884 c051 	strb.w	ip, [r4, #81]	; 0x51
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80112d8:	4632      	mov	r2, r6
 80112da:	9501      	str	r5, [sp, #4]
 80112dc:	4641      	mov	r1, r8
 80112de:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80112e0:	4638      	mov	r0, r7
 80112e2:	9402      	str	r4, [sp, #8]
 80112e4:	9500      	str	r5, [sp, #0]
 80112e6:	f7ff ff55 	bl	8011194 <prvInitialiseNewTask.isra.2>
			prvAddNewTaskToReadyList( pxNewTCB );
 80112ea:	4620      	mov	r0, r4
 80112ec:	f7ff fe1e 	bl	8010f2c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80112f0:	2001      	movs	r0, #1
	}
 80112f2:	b005      	add	sp, #20
 80112f4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
 80112f8:	4628      	mov	r0, r5
 80112fa:	f001 f9d1 	bl	80126a0 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80112fe:	f04f 30ff 	mov.w	r0, #4294967295
	}
 8011302:	b005      	add	sp, #20
 8011304:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8011308:	f04f 30ff 	mov.w	r0, #4294967295
		return xReturn;
 801130c:	e7f1      	b.n	80112f2 <xTaskCreate+0x4a>
 801130e:	bf00      	nop

08011310 <vTaskStartScheduler>:
{
 8011310:	b530      	push	{r4, r5, lr}
 8011312:	b089      	sub	sp, #36	; 0x24
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8011314:	2400      	movs	r4, #0
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8011316:	aa07      	add	r2, sp, #28
 8011318:	a906      	add	r1, sp, #24
 801131a:	a805      	add	r0, sp, #20
		StackType_t *pxIdleTaskStackBuffer = NULL;
 801131c:	e9cd 4405 	strd	r4, r4, [sp, #20]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8011320:	f7ef fc4c 	bl	8000bbc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8011324:	9a07      	ldr	r2, [sp, #28]
 8011326:	4623      	mov	r3, r4
 8011328:	9400      	str	r4, [sp, #0]
 801132a:	e9dd 0105 	ldrd	r0, r1, [sp, #20]
 801132e:	e9cd 1001 	strd	r1, r0, [sp, #4]
 8011332:	4916      	ldr	r1, [pc, #88]	; (801138c <vTaskStartScheduler+0x7c>)
 8011334:	4816      	ldr	r0, [pc, #88]	; (8011390 <vTaskStartScheduler+0x80>)
 8011336:	f7ff ff79 	bl	801122c <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 801133a:	b320      	cbz	r0, 8011386 <vTaskStartScheduler+0x76>
			xReturn = xTimerCreateTimerTask();
 801133c:	f000 fd04 	bl	8011d48 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 8011340:	2801      	cmp	r0, #1
 8011342:	d00c      	beq.n	801135e <vTaskStartScheduler+0x4e>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8011344:	3001      	adds	r0, #1
 8011346:	d11e      	bne.n	8011386 <vTaskStartScheduler+0x76>
 8011348:	f04f 0330 	mov.w	r3, #48	; 0x30
 801134c:	b672      	cpsid	i
 801134e:	f383 8811 	msr	BASEPRI, r3
 8011352:	f3bf 8f6f 	isb	sy
 8011356:	f3bf 8f4f 	dsb	sy
 801135a:	b662      	cpsie	i
 801135c:	e7fe      	b.n	801135c <vTaskStartScheduler+0x4c>
 801135e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8011362:	b672      	cpsid	i
 8011364:	f383 8811 	msr	BASEPRI, r3
 8011368:	f3bf 8f6f 	isb	sy
 801136c:	f3bf 8f4f 	dsb	sy
 8011370:	b662      	cpsie	i
		xNextTaskUnblockTime = portMAX_DELAY;
 8011372:	4908      	ldr	r1, [pc, #32]	; (8011394 <vTaskStartScheduler+0x84>)
 8011374:	f04f 35ff 	mov.w	r5, #4294967295
		xSchedulerRunning = pdTRUE;
 8011378:	4a07      	ldr	r2, [pc, #28]	; (8011398 <vTaskStartScheduler+0x88>)
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 801137a:	4b08      	ldr	r3, [pc, #32]	; (801139c <vTaskStartScheduler+0x8c>)
		xNextTaskUnblockTime = portMAX_DELAY;
 801137c:	600d      	str	r5, [r1, #0]
		xSchedulerRunning = pdTRUE;
 801137e:	6010      	str	r0, [r2, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8011380:	601c      	str	r4, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 8011382:	f001 f82d 	bl	80123e0 <xPortStartScheduler>
}
 8011386:	b009      	add	sp, #36	; 0x24
 8011388:	bd30      	pop	{r4, r5, pc}
 801138a:	bf00      	nop
 801138c:	08024d3c 	.word	0x08024d3c
 8011390:	0801110d 	.word	0x0801110d
 8011394:	200016cc 	.word	0x200016cc
 8011398:	200016e8 	.word	0x200016e8
 801139c:	20001714 	.word	0x20001714

080113a0 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 80113a0:	4a02      	ldr	r2, [pc, #8]	; (80113ac <vTaskSuspendAll+0xc>)
 80113a2:	6813      	ldr	r3, [r2, #0]
 80113a4:	3301      	adds	r3, #1
 80113a6:	6013      	str	r3, [r2, #0]
}
 80113a8:	4770      	bx	lr
 80113aa:	bf00      	nop
 80113ac:	20001698 	.word	0x20001698

080113b0 <xTaskGetTickCount>:
		xTicks = xTickCount;
 80113b0:	4b01      	ldr	r3, [pc, #4]	; (80113b8 <xTaskGetTickCount+0x8>)
 80113b2:	6818      	ldr	r0, [r3, #0]
}
 80113b4:	4770      	bx	lr
 80113b6:	bf00      	nop
 80113b8:	20001714 	.word	0x20001714

080113bc <xTaskGetTickCountFromISR>:
{
 80113bc:	b508      	push	{r3, lr}
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80113be:	f001 f877 	bl	80124b0 <vPortValidateInterruptPriority>
		xReturn = xTickCount;
 80113c2:	4b01      	ldr	r3, [pc, #4]	; (80113c8 <xTaskGetTickCountFromISR+0xc>)
 80113c4:	6818      	ldr	r0, [r3, #0]
}
 80113c6:	bd08      	pop	{r3, pc}
 80113c8:	20001714 	.word	0x20001714

080113cc <xTaskIncrementTick>:
{
 80113cc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80113d0:	4b48      	ldr	r3, [pc, #288]	; (80114f4 <xTaskIncrementTick+0x128>)
 80113d2:	681b      	ldr	r3, [r3, #0]
 80113d4:	b9bb      	cbnz	r3, 8011406 <xTaskIncrementTick+0x3a>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80113d6:	4b48      	ldr	r3, [pc, #288]	; (80114f8 <xTaskIncrementTick+0x12c>)
 80113d8:	681e      	ldr	r6, [r3, #0]
 80113da:	3601      	adds	r6, #1
		xTickCount = xConstTickCount;
 80113dc:	601e      	str	r6, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80113de:	b1fe      	cbz	r6, 8011420 <xTaskIncrementTick+0x54>
 80113e0:	4d46      	ldr	r5, [pc, #280]	; (80114fc <xTaskIncrementTick+0x130>)
		if( xConstTickCount >= xNextTaskUnblockTime )
 80113e2:	682b      	ldr	r3, [r5, #0]
BaseType_t xSwitchRequired = pdFALSE;
 80113e4:	2400      	movs	r4, #0
		if( xConstTickCount >= xNextTaskUnblockTime )
 80113e6:	42b3      	cmp	r3, r6
 80113e8:	d92c      	bls.n	8011444 <xTaskIncrementTick+0x78>
 80113ea:	4f45      	ldr	r7, [pc, #276]	; (8011500 <xTaskIncrementTick+0x134>)
 80113ec:	f8df 8128 	ldr.w	r8, [pc, #296]	; 8011518 <xTaskIncrementTick+0x14c>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80113f0:	f8d8 3000 	ldr.w	r3, [r8]
 80113f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80113f6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80113fa:	009b      	lsls	r3, r3, #2
 80113fc:	58fb      	ldr	r3, [r7, r3]
				xSwitchRequired = pdTRUE;
 80113fe:	2b02      	cmp	r3, #2
 8011400:	bf28      	it	cs
 8011402:	2401      	movcs	r4, #1
 8011404:	e004      	b.n	8011410 <xTaskIncrementTick+0x44>
		++uxPendedTicks;
 8011406:	4a3f      	ldr	r2, [pc, #252]	; (8011504 <xTaskIncrementTick+0x138>)
BaseType_t xSwitchRequired = pdFALSE;
 8011408:	2400      	movs	r4, #0
		++uxPendedTicks;
 801140a:	6813      	ldr	r3, [r2, #0]
 801140c:	3301      	adds	r3, #1
 801140e:	6013      	str	r3, [r2, #0]
		if( xYieldPending != pdFALSE )
 8011410:	4b3d      	ldr	r3, [pc, #244]	; (8011508 <xTaskIncrementTick+0x13c>)
 8011412:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
 8011414:	2b00      	cmp	r3, #0
}
 8011416:	bf0c      	ite	eq
 8011418:	4620      	moveq	r0, r4
 801141a:	2001      	movne	r0, #1
 801141c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			taskSWITCH_DELAYED_LISTS();
 8011420:	f8df b0f8 	ldr.w	fp, [pc, #248]	; 801151c <xTaskIncrementTick+0x150>
 8011424:	f8db 2000 	ldr.w	r2, [fp]
 8011428:	6812      	ldr	r2, [r2, #0]
 801142a:	2a00      	cmp	r2, #0
 801142c:	d04b      	beq.n	80114c6 <xTaskIncrementTick+0xfa>
 801142e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8011432:	b672      	cpsid	i
 8011434:	f383 8811 	msr	BASEPRI, r3
 8011438:	f3bf 8f6f 	isb	sy
 801143c:	f3bf 8f4f 	dsb	sy
 8011440:	b662      	cpsie	i
 8011442:	e7fe      	b.n	8011442 <xTaskIncrementTick+0x76>
 8011444:	f8df b0d4 	ldr.w	fp, [pc, #212]	; 801151c <xTaskIncrementTick+0x150>
 8011448:	4f2d      	ldr	r7, [pc, #180]	; (8011500 <xTaskIncrementTick+0x134>)
 801144a:	f8df 80cc 	ldr.w	r8, [pc, #204]	; 8011518 <xTaskIncrementTick+0x14c>
 801144e:	e02f      	b.n	80114b0 <xTaskIncrementTick+0xe4>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011450:	f8db 2000 	ldr.w	r2, [fp]
 8011454:	68d2      	ldr	r2, [r2, #12]
 8011456:	f8d2 900c 	ldr.w	r9, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 801145a:	f8d9 1004 	ldr.w	r1, [r9, #4]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801145e:	f109 0a04 	add.w	sl, r9, #4
					if( xConstTickCount < xItemValue )
 8011462:	428e      	cmp	r6, r1
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011464:	4650      	mov	r0, sl
					if( xConstTickCount < xItemValue )
 8011466:	d32c      	bcc.n	80114c2 <xTaskIncrementTick+0xf6>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011468:	f7fe fffa 	bl	8010460 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 801146c:	f8d9 1028 	ldr.w	r1, [r9, #40]	; 0x28
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8011470:	f109 0018 	add.w	r0, r9, #24
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8011474:	b109      	cbz	r1, 801147a <xTaskIncrementTick+0xae>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8011476:	f7fe fff3 	bl	8010460 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 801147a:	4a24      	ldr	r2, [pc, #144]	; (801150c <xTaskIncrementTick+0x140>)
 801147c:	f04f 0c01 	mov.w	ip, #1
 8011480:	f8d9 002c 	ldr.w	r0, [r9, #44]	; 0x2c
 8011484:	4651      	mov	r1, sl
 8011486:	6813      	ldr	r3, [r2, #0]
 8011488:	fa0c fc00 	lsl.w	ip, ip, r0
 801148c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8011490:	ea4c 0c03 	orr.w	ip, ip, r3
 8011494:	eb07 0080 	add.w	r0, r7, r0, lsl #2
 8011498:	f8c2 c000 	str.w	ip, [r2]
 801149c:	f7fe ffb6 	bl	801040c <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80114a0:	f8d8 0000 	ldr.w	r0, [r8]
 80114a4:	f8d9 102c 	ldr.w	r1, [r9, #44]	; 0x2c
 80114a8:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 80114aa:	4291      	cmp	r1, r2
 80114ac:	bf28      	it	cs
 80114ae:	2401      	movcs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80114b0:	f8db 2000 	ldr.w	r2, [fp]
 80114b4:	6812      	ldr	r2, [r2, #0]
 80114b6:	2a00      	cmp	r2, #0
 80114b8:	d1ca      	bne.n	8011450 <xTaskIncrementTick+0x84>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80114ba:	f04f 33ff 	mov.w	r3, #4294967295
 80114be:	602b      	str	r3, [r5, #0]
					break;
 80114c0:	e796      	b.n	80113f0 <xTaskIncrementTick+0x24>
						xNextTaskUnblockTime = xItemValue;
 80114c2:	6029      	str	r1, [r5, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80114c4:	e794      	b.n	80113f0 <xTaskIncrementTick+0x24>
			taskSWITCH_DELAYED_LISTS();
 80114c6:	4a12      	ldr	r2, [pc, #72]	; (8011510 <xTaskIncrementTick+0x144>)
 80114c8:	f8db 0000 	ldr.w	r0, [fp]
 80114cc:	4911      	ldr	r1, [pc, #68]	; (8011514 <xTaskIncrementTick+0x148>)
 80114ce:	6814      	ldr	r4, [r2, #0]
		xNextTaskUnblockTime = portMAX_DELAY;
 80114d0:	4d0a      	ldr	r5, [pc, #40]	; (80114fc <xTaskIncrementTick+0x130>)
			taskSWITCH_DELAYED_LISTS();
 80114d2:	f8cb 4000 	str.w	r4, [fp]
 80114d6:	6010      	str	r0, [r2, #0]
 80114d8:	680a      	ldr	r2, [r1, #0]
 80114da:	3201      	adds	r2, #1
 80114dc:	600a      	str	r2, [r1, #0]
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80114de:	f8db 3000 	ldr.w	r3, [fp]
 80114e2:	681b      	ldr	r3, [r3, #0]
 80114e4:	b91b      	cbnz	r3, 80114ee <xTaskIncrementTick+0x122>
		xNextTaskUnblockTime = portMAX_DELAY;
 80114e6:	f04f 33ff 	mov.w	r3, #4294967295
 80114ea:	602b      	str	r3, [r5, #0]
 80114ec:	e779      	b.n	80113e2 <xTaskIncrementTick+0x16>
 80114ee:	f7ff fe45 	bl	801117c <prvResetNextTaskUnblockTime.part.1>
 80114f2:	e776      	b.n	80113e2 <xTaskIncrementTick+0x16>
 80114f4:	20001698 	.word	0x20001698
 80114f8:	20001714 	.word	0x20001714
 80114fc:	200016cc 	.word	0x200016cc
 8011500:	20001600 	.word	0x20001600
 8011504:	20001694 	.word	0x20001694
 8011508:	20001718 	.word	0x20001718
 801150c:	200016a0 	.word	0x200016a0
 8011510:	200015fc 	.word	0x200015fc
 8011514:	200016d0 	.word	0x200016d0
 8011518:	200015f4 	.word	0x200015f4
 801151c:	200015f8 	.word	0x200015f8

08011520 <xTaskResumeAll>:
{
 8011520:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	configASSERT( uxSchedulerSuspended );
 8011524:	4c36      	ldr	r4, [pc, #216]	; (8011600 <xTaskResumeAll+0xe0>)
 8011526:	6823      	ldr	r3, [r4, #0]
 8011528:	b953      	cbnz	r3, 8011540 <xTaskResumeAll+0x20>
 801152a:	f04f 0330 	mov.w	r3, #48	; 0x30
 801152e:	b672      	cpsid	i
 8011530:	f383 8811 	msr	BASEPRI, r3
 8011534:	f3bf 8f6f 	isb	sy
 8011538:	f3bf 8f4f 	dsb	sy
 801153c:	b662      	cpsie	i
 801153e:	e7fe      	b.n	801153e <xTaskResumeAll+0x1e>
	taskENTER_CRITICAL();
 8011540:	f000 fea8 	bl	8012294 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8011544:	6823      	ldr	r3, [r4, #0]
 8011546:	3b01      	subs	r3, #1
 8011548:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801154a:	6824      	ldr	r4, [r4, #0]
 801154c:	bb74      	cbnz	r4, 80115ac <xTaskResumeAll+0x8c>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 801154e:	4b2d      	ldr	r3, [pc, #180]	; (8011604 <xTaskResumeAll+0xe4>)
 8011550:	681b      	ldr	r3, [r3, #0]
 8011552:	b35b      	cbz	r3, 80115ac <xTaskResumeAll+0x8c>
 8011554:	4d2c      	ldr	r5, [pc, #176]	; (8011608 <xTaskResumeAll+0xe8>)
 8011556:	4f2d      	ldr	r7, [pc, #180]	; (801160c <xTaskResumeAll+0xec>)
					prvAddTaskToReadyList( pxTCB );
 8011558:	4e2d      	ldr	r6, [pc, #180]	; (8011610 <xTaskResumeAll+0xf0>)
 801155a:	f8df 90c8 	ldr.w	r9, [pc, #200]	; 8011624 <xTaskResumeAll+0x104>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801155e:	f8df b0c8 	ldr.w	fp, [pc, #200]	; 8011628 <xTaskResumeAll+0x108>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8011562:	683b      	ldr	r3, [r7, #0]
					prvAddTaskToReadyList( pxTCB );
 8011564:	f04f 0801 	mov.w	r8, #1
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8011568:	b333      	cbz	r3, 80115b8 <xTaskResumeAll+0x98>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801156a:	68fb      	ldr	r3, [r7, #12]
 801156c:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801156e:	f104 0a04 	add.w	sl, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8011572:	f104 0018 	add.w	r0, r4, #24
 8011576:	f7fe ff73 	bl	8010460 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801157a:	4650      	mov	r0, sl
 801157c:	f7fe ff70 	bl	8010460 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8011580:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8011582:	6832      	ldr	r2, [r6, #0]
 8011584:	4651      	mov	r1, sl
 8011586:	fa08 f300 	lsl.w	r3, r8, r0
 801158a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 801158e:	4313      	orrs	r3, r2
 8011590:	eb09 0080 	add.w	r0, r9, r0, lsl #2
 8011594:	6033      	str	r3, [r6, #0]
 8011596:	f7fe ff39 	bl	801040c <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801159a:	f8db 3000 	ldr.w	r3, [fp]
 801159e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80115a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80115a2:	429a      	cmp	r2, r3
 80115a4:	d3dd      	bcc.n	8011562 <xTaskResumeAll+0x42>
						xYieldPending = pdTRUE;
 80115a6:	f8c5 8000 	str.w	r8, [r5]
 80115aa:	e7da      	b.n	8011562 <xTaskResumeAll+0x42>
BaseType_t xAlreadyYielded = pdFALSE;
 80115ac:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 80115ae:	f000 fe97 	bl	80122e0 <vPortExitCritical>
}
 80115b2:	4620      	mov	r0, r4
 80115b4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if( pxTCB != NULL )
 80115b8:	b13c      	cbz	r4, 80115ca <xTaskResumeAll+0xaa>
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80115ba:	4b16      	ldr	r3, [pc, #88]	; (8011614 <xTaskResumeAll+0xf4>)
 80115bc:	681b      	ldr	r3, [r3, #0]
 80115be:	681b      	ldr	r3, [r3, #0]
 80115c0:	b9db      	cbnz	r3, 80115fa <xTaskResumeAll+0xda>
		xNextTaskUnblockTime = portMAX_DELAY;
 80115c2:	4b15      	ldr	r3, [pc, #84]	; (8011618 <xTaskResumeAll+0xf8>)
 80115c4:	f04f 32ff 	mov.w	r2, #4294967295
 80115c8:	601a      	str	r2, [r3, #0]
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80115ca:	4e14      	ldr	r6, [pc, #80]	; (801161c <xTaskResumeAll+0xfc>)
 80115cc:	6834      	ldr	r4, [r6, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80115ce:	b13c      	cbz	r4, 80115e0 <xTaskResumeAll+0xc0>
								xYieldPending = pdTRUE;
 80115d0:	2701      	movs	r7, #1
							if( xTaskIncrementTick() != pdFALSE )
 80115d2:	f7ff fefb 	bl	80113cc <xTaskIncrementTick>
 80115d6:	b100      	cbz	r0, 80115da <xTaskResumeAll+0xba>
								xYieldPending = pdTRUE;
 80115d8:	602f      	str	r7, [r5, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80115da:	3c01      	subs	r4, #1
 80115dc:	d1f9      	bne.n	80115d2 <xTaskResumeAll+0xb2>
						uxPendedTicks = 0;
 80115de:	6034      	str	r4, [r6, #0]
				if( xYieldPending != pdFALSE )
 80115e0:	682b      	ldr	r3, [r5, #0]
 80115e2:	2b00      	cmp	r3, #0
 80115e4:	d0e2      	beq.n	80115ac <xTaskResumeAll+0x8c>
					taskYIELD_IF_USING_PREEMPTION();
 80115e6:	4b0e      	ldr	r3, [pc, #56]	; (8011620 <xTaskResumeAll+0x100>)
 80115e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80115ec:	601a      	str	r2, [r3, #0]
 80115ee:	f3bf 8f4f 	dsb	sy
 80115f2:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 80115f6:	2401      	movs	r4, #1
 80115f8:	e7d9      	b.n	80115ae <xTaskResumeAll+0x8e>
 80115fa:	f7ff fdbf 	bl	801117c <prvResetNextTaskUnblockTime.part.1>
 80115fe:	e7e4      	b.n	80115ca <xTaskResumeAll+0xaa>
 8011600:	20001698 	.word	0x20001698
 8011604:	2000168c 	.word	0x2000168c
 8011608:	20001718 	.word	0x20001718
 801160c:	200016d4 	.word	0x200016d4
 8011610:	200016a0 	.word	0x200016a0
 8011614:	200015f8 	.word	0x200015f8
 8011618:	200016cc 	.word	0x200016cc
 801161c:	20001694 	.word	0x20001694
 8011620:	e000ed04 	.word	0xe000ed04
 8011624:	20001600 	.word	0x20001600
 8011628:	200015f4 	.word	0x200015f4

0801162c <vTaskDelay>:
	{
 801162c:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 801162e:	b1a8      	cbz	r0, 801165c <vTaskDelay+0x30>
			configASSERT( uxSchedulerSuspended == 0 );
 8011630:	4b0f      	ldr	r3, [pc, #60]	; (8011670 <vTaskDelay+0x44>)
 8011632:	6819      	ldr	r1, [r3, #0]
 8011634:	b151      	cbz	r1, 801164c <vTaskDelay+0x20>
 8011636:	f04f 0330 	mov.w	r3, #48	; 0x30
 801163a:	b672      	cpsid	i
 801163c:	f383 8811 	msr	BASEPRI, r3
 8011640:	f3bf 8f6f 	isb	sy
 8011644:	f3bf 8f4f 	dsb	sy
 8011648:	b662      	cpsie	i
 801164a:	e7fe      	b.n	801164a <vTaskDelay+0x1e>
	++uxSchedulerSuspended;
 801164c:	681a      	ldr	r2, [r3, #0]
 801164e:	3201      	adds	r2, #1
 8011650:	601a      	str	r2, [r3, #0]
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8011652:	f7ff fd17 	bl	8011084 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8011656:	f7ff ff63 	bl	8011520 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 801165a:	b938      	cbnz	r0, 801166c <vTaskDelay+0x40>
			portYIELD_WITHIN_API();
 801165c:	4b05      	ldr	r3, [pc, #20]	; (8011674 <vTaskDelay+0x48>)
 801165e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011662:	601a      	str	r2, [r3, #0]
 8011664:	f3bf 8f4f 	dsb	sy
 8011668:	f3bf 8f6f 	isb	sy
	}
 801166c:	bd08      	pop	{r3, pc}
 801166e:	bf00      	nop
 8011670:	20001698 	.word	0x20001698
 8011674:	e000ed04 	.word	0xe000ed04

08011678 <vTaskSwitchContext>:
{
 8011678:	b538      	push	{r3, r4, r5, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 801167a:	4b1f      	ldr	r3, [pc, #124]	; (80116f8 <vTaskSwitchContext+0x80>)
 801167c:	681b      	ldr	r3, [r3, #0]
 801167e:	bb03      	cbnz	r3, 80116c2 <vTaskSwitchContext+0x4a>
		xYieldPending = pdFALSE;
 8011680:	4a1e      	ldr	r2, [pc, #120]	; (80116fc <vTaskSwitchContext+0x84>)
		taskCHECK_FOR_STACK_OVERFLOW();
 8011682:	4c1f      	ldr	r4, [pc, #124]	; (8011700 <vTaskSwitchContext+0x88>)
		xYieldPending = pdFALSE;
 8011684:	6013      	str	r3, [r2, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8011686:	6822      	ldr	r2, [r4, #0]
 8011688:	6823      	ldr	r3, [r4, #0]
 801168a:	6812      	ldr	r2, [r2, #0]
 801168c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801168e:	429a      	cmp	r2, r3
 8011690:	d926      	bls.n	80116e0 <vTaskSwitchContext+0x68>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011692:	4b1c      	ldr	r3, [pc, #112]	; (8011704 <vTaskSwitchContext+0x8c>)
 8011694:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8011696:	fab3 f383 	clz	r3, r3
 801169a:	b2db      	uxtb	r3, r3
 801169c:	481a      	ldr	r0, [pc, #104]	; (8011708 <vTaskSwitchContext+0x90>)
 801169e:	f1c3 031f 	rsb	r3, r3, #31
 80116a2:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 80116a6:	0092      	lsls	r2, r2, #2
 80116a8:	5881      	ldr	r1, [r0, r2]
 80116aa:	1885      	adds	r5, r0, r2
 80116ac:	b169      	cbz	r1, 80116ca <vTaskSwitchContext+0x52>
 80116ae:	6869      	ldr	r1, [r5, #4]
 80116b0:	3208      	adds	r2, #8
 80116b2:	6849      	ldr	r1, [r1, #4]
 80116b4:	4402      	add	r2, r0
 80116b6:	4291      	cmp	r1, r2
 80116b8:	6069      	str	r1, [r5, #4]
 80116ba:	d017      	beq.n	80116ec <vTaskSwitchContext+0x74>
 80116bc:	68cb      	ldr	r3, [r1, #12]
 80116be:	6023      	str	r3, [r4, #0]
}
 80116c0:	bd38      	pop	{r3, r4, r5, pc}
		xYieldPending = pdTRUE;
 80116c2:	4b0e      	ldr	r3, [pc, #56]	; (80116fc <vTaskSwitchContext+0x84>)
 80116c4:	2201      	movs	r2, #1
 80116c6:	601a      	str	r2, [r3, #0]
}
 80116c8:	bd38      	pop	{r3, r4, r5, pc}
	__asm volatile
 80116ca:	f04f 0330 	mov.w	r3, #48	; 0x30
 80116ce:	b672      	cpsid	i
 80116d0:	f383 8811 	msr	BASEPRI, r3
 80116d4:	f3bf 8f6f 	isb	sy
 80116d8:	f3bf 8f4f 	dsb	sy
 80116dc:	b662      	cpsie	i
 80116de:	e7fe      	b.n	80116de <vTaskSwitchContext+0x66>
		taskCHECK_FOR_STACK_OVERFLOW();
 80116e0:	6820      	ldr	r0, [r4, #0]
 80116e2:	6821      	ldr	r1, [r4, #0]
 80116e4:	3134      	adds	r1, #52	; 0x34
 80116e6:	f7ef fa65 	bl	8000bb4 <vApplicationStackOverflowHook>
 80116ea:	e7d2      	b.n	8011692 <vTaskSwitchContext+0x1a>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80116ec:	2214      	movs	r2, #20
 80116ee:	6849      	ldr	r1, [r1, #4]
 80116f0:	fb02 0303 	mla	r3, r2, r3, r0
 80116f4:	6059      	str	r1, [r3, #4]
 80116f6:	e7e1      	b.n	80116bc <vTaskSwitchContext+0x44>
 80116f8:	20001698 	.word	0x20001698
 80116fc:	20001718 	.word	0x20001718
 8011700:	200015f4 	.word	0x200015f4
 8011704:	200016a0 	.word	0x200016a0
 8011708:	20001600 	.word	0x20001600

0801170c <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 801170c:	b950      	cbnz	r0, 8011724 <vTaskPlaceOnEventList+0x18>
 801170e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8011712:	b672      	cpsid	i
 8011714:	f383 8811 	msr	BASEPRI, r3
 8011718:	f3bf 8f6f 	isb	sy
 801171c:	f3bf 8f4f 	dsb	sy
 8011720:	b662      	cpsie	i
 8011722:	e7fe      	b.n	8011722 <vTaskPlaceOnEventList+0x16>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8011724:	4b06      	ldr	r3, [pc, #24]	; (8011740 <vTaskPlaceOnEventList+0x34>)
{
 8011726:	b510      	push	{r4, lr}
 8011728:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801172a:	6819      	ldr	r1, [r3, #0]
 801172c:	3118      	adds	r1, #24
 801172e:	f7fe fe7d 	bl	801042c <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8011732:	4620      	mov	r0, r4
 8011734:	2101      	movs	r1, #1
}
 8011736:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 801173a:	f7ff bca3 	b.w	8011084 <prvAddCurrentTaskToDelayedList>
 801173e:	bf00      	nop
 8011740:	200015f4 	.word	0x200015f4

08011744 <vTaskPlaceOnEventListRestricted>:
	{
 8011744:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
 8011746:	b180      	cbz	r0, 801176a <vTaskPlaceOnEventListRestricted+0x26>
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8011748:	4b0d      	ldr	r3, [pc, #52]	; (8011780 <vTaskPlaceOnEventListRestricted+0x3c>)
 801174a:	460d      	mov	r5, r1
 801174c:	4614      	mov	r4, r2
 801174e:	6819      	ldr	r1, [r3, #0]
 8011750:	3118      	adds	r1, #24
 8011752:	f7fe fe5b 	bl	801040c <vListInsertEnd>
			xTicksToWait = portMAX_DELAY;
 8011756:	2c00      	cmp	r4, #0
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8011758:	4621      	mov	r1, r4
 801175a:	bf0c      	ite	eq
 801175c:	4628      	moveq	r0, r5
 801175e:	f04f 30ff 	movne.w	r0, #4294967295
	}
 8011762:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8011766:	f7ff bc8d 	b.w	8011084 <prvAddCurrentTaskToDelayedList>
 801176a:	f04f 0330 	mov.w	r3, #48	; 0x30
 801176e:	b672      	cpsid	i
 8011770:	f383 8811 	msr	BASEPRI, r3
 8011774:	f3bf 8f6f 	isb	sy
 8011778:	f3bf 8f4f 	dsb	sy
 801177c:	b662      	cpsie	i
 801177e:	e7fe      	b.n	801177e <vTaskPlaceOnEventListRestricted+0x3a>
 8011780:	200015f4 	.word	0x200015f4

08011784 <xTaskRemoveFromEventList>:
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011784:	68c3      	ldr	r3, [r0, #12]
{
 8011786:	b570      	push	{r4, r5, r6, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011788:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 801178a:	b34c      	cbz	r4, 80117e0 <xTaskRemoveFromEventList+0x5c>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 801178c:	f104 0518 	add.w	r5, r4, #24
 8011790:	4628      	mov	r0, r5
 8011792:	f7fe fe65 	bl	8010460 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011796:	4b19      	ldr	r3, [pc, #100]	; (80117fc <xTaskRemoveFromEventList+0x78>)
 8011798:	681b      	ldr	r3, [r3, #0]
 801179a:	b9e3      	cbnz	r3, 80117d6 <xTaskRemoveFromEventList+0x52>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 801179c:	1d26      	adds	r6, r4, #4
		prvAddTaskToReadyList( pxUnblockedTCB );
 801179e:	4d18      	ldr	r5, [pc, #96]	; (8011800 <xTaskRemoveFromEventList+0x7c>)
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80117a0:	4630      	mov	r0, r6
 80117a2:	f7fe fe5d 	bl	8010460 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80117a6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80117a8:	2301      	movs	r3, #1
 80117aa:	4631      	mov	r1, r6
 80117ac:	682e      	ldr	r6, [r5, #0]
 80117ae:	eb02 0082 	add.w	r0, r2, r2, lsl #2
 80117b2:	4093      	lsls	r3, r2
 80117b4:	4a13      	ldr	r2, [pc, #76]	; (8011804 <xTaskRemoveFromEventList+0x80>)
 80117b6:	4333      	orrs	r3, r6
 80117b8:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 80117bc:	602b      	str	r3, [r5, #0]
 80117be:	f7fe fe25 	bl	801040c <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80117c2:	4b11      	ldr	r3, [pc, #68]	; (8011808 <xTaskRemoveFromEventList+0x84>)
 80117c4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80117c6:	681b      	ldr	r3, [r3, #0]
 80117c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80117ca:	429a      	cmp	r2, r3
 80117cc:	d913      	bls.n	80117f6 <xTaskRemoveFromEventList+0x72>
		xYieldPending = pdTRUE;
 80117ce:	4b0f      	ldr	r3, [pc, #60]	; (801180c <xTaskRemoveFromEventList+0x88>)
 80117d0:	2001      	movs	r0, #1
 80117d2:	6018      	str	r0, [r3, #0]
}
 80117d4:	bd70      	pop	{r4, r5, r6, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80117d6:	4629      	mov	r1, r5
 80117d8:	480d      	ldr	r0, [pc, #52]	; (8011810 <xTaskRemoveFromEventList+0x8c>)
 80117da:	f7fe fe17 	bl	801040c <vListInsertEnd>
 80117de:	e7f0      	b.n	80117c2 <xTaskRemoveFromEventList+0x3e>
 80117e0:	f04f 0330 	mov.w	r3, #48	; 0x30
 80117e4:	b672      	cpsid	i
 80117e6:	f383 8811 	msr	BASEPRI, r3
 80117ea:	f3bf 8f6f 	isb	sy
 80117ee:	f3bf 8f4f 	dsb	sy
 80117f2:	b662      	cpsie	i
 80117f4:	e7fe      	b.n	80117f4 <xTaskRemoveFromEventList+0x70>
		xReturn = pdFALSE;
 80117f6:	2000      	movs	r0, #0
}
 80117f8:	bd70      	pop	{r4, r5, r6, pc}
 80117fa:	bf00      	nop
 80117fc:	20001698 	.word	0x20001698
 8011800:	200016a0 	.word	0x200016a0
 8011804:	20001600 	.word	0x20001600
 8011808:	200015f4 	.word	0x200015f4
 801180c:	20001718 	.word	0x20001718
 8011810:	200016d4 	.word	0x200016d4

08011814 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8011814:	4a03      	ldr	r2, [pc, #12]	; (8011824 <vTaskInternalSetTimeOutState+0x10>)
	pxTimeOut->xTimeOnEntering = xTickCount;
 8011816:	4b04      	ldr	r3, [pc, #16]	; (8011828 <vTaskInternalSetTimeOutState+0x14>)
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8011818:	6812      	ldr	r2, [r2, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 801181a:	681b      	ldr	r3, [r3, #0]
 801181c:	e9c0 2300 	strd	r2, r3, [r0]
}
 8011820:	4770      	bx	lr
 8011822:	bf00      	nop
 8011824:	200016d0 	.word	0x200016d0
 8011828:	20001714 	.word	0x20001714

0801182c <xTaskCheckForTimeOut>:
{
 801182c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
 801182e:	b350      	cbz	r0, 8011886 <xTaskCheckForTimeOut+0x5a>
	configASSERT( pxTicksToWait );
 8011830:	b1f1      	cbz	r1, 8011870 <xTaskCheckForTimeOut+0x44>
 8011832:	460d      	mov	r5, r1
 8011834:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8011836:	f000 fd2d 	bl	8012294 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 801183a:	f8df c080 	ldr.w	ip, [pc, #128]	; 80118bc <xTaskCheckForTimeOut+0x90>
			if( *pxTicksToWait == portMAX_DELAY )
 801183e:	682b      	ldr	r3, [r5, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8011840:	6867      	ldr	r7, [r4, #4]
		const TickType_t xConstTickCount = xTickCount;
 8011842:	f8dc 6000 	ldr.w	r6, [ip]
			if( *pxTicksToWait == portMAX_DELAY )
 8011846:	1c5a      	adds	r2, r3, #1
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8011848:	eba6 0007 	sub.w	r0, r6, r7
			if( *pxTicksToWait == portMAX_DELAY )
 801184c:	d026      	beq.n	801189c <xTaskCheckForTimeOut+0x70>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 801184e:	491a      	ldr	r1, [pc, #104]	; (80118b8 <xTaskCheckForTimeOut+0x8c>)
 8011850:	6822      	ldr	r2, [r4, #0]
 8011852:	f8d1 e000 	ldr.w	lr, [r1]
 8011856:	4572      	cmp	r2, lr
 8011858:	d001      	beq.n	801185e <xTaskCheckForTimeOut+0x32>
 801185a:	42b7      	cmp	r7, r6
 801185c:	d929      	bls.n	80118b2 <xTaskCheckForTimeOut+0x86>
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 801185e:	4283      	cmp	r3, r0
 8011860:	d81e      	bhi.n	80118a0 <xTaskCheckForTimeOut+0x74>
			*pxTicksToWait = 0;
 8011862:	2300      	movs	r3, #0
			xReturn = pdTRUE;
 8011864:	2601      	movs	r6, #1
			*pxTicksToWait = 0;
 8011866:	602b      	str	r3, [r5, #0]
	taskEXIT_CRITICAL();
 8011868:	f000 fd3a 	bl	80122e0 <vPortExitCritical>
}
 801186c:	4630      	mov	r0, r6
 801186e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011870:	f04f 0330 	mov.w	r3, #48	; 0x30
 8011874:	b672      	cpsid	i
 8011876:	f383 8811 	msr	BASEPRI, r3
 801187a:	f3bf 8f6f 	isb	sy
 801187e:	f3bf 8f4f 	dsb	sy
 8011882:	b662      	cpsie	i
 8011884:	e7fe      	b.n	8011884 <xTaskCheckForTimeOut+0x58>
 8011886:	f04f 0330 	mov.w	r3, #48	; 0x30
 801188a:	b672      	cpsid	i
 801188c:	f383 8811 	msr	BASEPRI, r3
 8011890:	f3bf 8f6f 	isb	sy
 8011894:	f3bf 8f4f 	dsb	sy
 8011898:	b662      	cpsie	i
 801189a:	e7fe      	b.n	801189a <xTaskCheckForTimeOut+0x6e>
				xReturn = pdFALSE;
 801189c:	2600      	movs	r6, #0
 801189e:	e7e3      	b.n	8011868 <xTaskCheckForTimeOut+0x3c>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80118a0:	6809      	ldr	r1, [r1, #0]
			*pxTicksToWait -= xElapsedTime;
 80118a2:	1a1b      	subs	r3, r3, r0
	pxTimeOut->xTimeOnEntering = xTickCount;
 80118a4:	f8dc 2000 	ldr.w	r2, [ip]
			xReturn = pdFALSE;
 80118a8:	2600      	movs	r6, #0
			*pxTicksToWait -= xElapsedTime;
 80118aa:	602b      	str	r3, [r5, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80118ac:	e9c4 1200 	strd	r1, r2, [r4]
 80118b0:	e7da      	b.n	8011868 <xTaskCheckForTimeOut+0x3c>
			xReturn = pdTRUE;
 80118b2:	2601      	movs	r6, #1
 80118b4:	e7d8      	b.n	8011868 <xTaskCheckForTimeOut+0x3c>
 80118b6:	bf00      	nop
 80118b8:	200016d0 	.word	0x200016d0
 80118bc:	20001714 	.word	0x20001714

080118c0 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 80118c0:	4b01      	ldr	r3, [pc, #4]	; (80118c8 <vTaskMissedYield+0x8>)
 80118c2:	2201      	movs	r2, #1
 80118c4:	601a      	str	r2, [r3, #0]
}
 80118c6:	4770      	bx	lr
 80118c8:	20001718 	.word	0x20001718

080118cc <xTaskGetCurrentTaskHandle>:
		xReturn = pxCurrentTCB;
 80118cc:	4b01      	ldr	r3, [pc, #4]	; (80118d4 <xTaskGetCurrentTaskHandle+0x8>)
 80118ce:	6818      	ldr	r0, [r3, #0]
	}
 80118d0:	4770      	bx	lr
 80118d2:	bf00      	nop
 80118d4:	200015f4 	.word	0x200015f4

080118d8 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 80118d8:	4b05      	ldr	r3, [pc, #20]	; (80118f0 <xTaskGetSchedulerState+0x18>)
 80118da:	681b      	ldr	r3, [r3, #0]
 80118dc:	b133      	cbz	r3, 80118ec <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80118de:	4b05      	ldr	r3, [pc, #20]	; (80118f4 <xTaskGetSchedulerState+0x1c>)
 80118e0:	681b      	ldr	r3, [r3, #0]
 80118e2:	2b00      	cmp	r3, #0
				xReturn = taskSCHEDULER_SUSPENDED;
 80118e4:	bf0c      	ite	eq
 80118e6:	2002      	moveq	r0, #2
 80118e8:	2000      	movne	r0, #0
 80118ea:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 80118ec:	2001      	movs	r0, #1
	}
 80118ee:	4770      	bx	lr
 80118f0:	200016e8 	.word	0x200016e8
 80118f4:	20001698 	.word	0x20001698

080118f8 <xTaskPriorityInherit>:
	{
 80118f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		if( pxMutexHolder != NULL )
 80118fc:	4607      	mov	r7, r0
 80118fe:	b1c8      	cbz	r0, 8011934 <xTaskPriorityInherit+0x3c>
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8011900:	4c26      	ldr	r4, [pc, #152]	; (801199c <xTaskPriorityInherit+0xa4>)
 8011902:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8011904:	6821      	ldr	r1, [r4, #0]
 8011906:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 8011908:	428a      	cmp	r2, r1
 801190a:	d215      	bcs.n	8011938 <xTaskPriorityInherit+0x40>
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 801190c:	6981      	ldr	r1, [r0, #24]
 801190e:	2900      	cmp	r1, #0
 8011910:	db04      	blt.n	801191c <xTaskPriorityInherit+0x24>
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011912:	6821      	ldr	r1, [r4, #0]
 8011914:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 8011916:	f1c1 0107 	rsb	r1, r1, #7
 801191a:	6181      	str	r1, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 801191c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8011920:	4d1f      	ldr	r5, [pc, #124]	; (80119a0 <xTaskPriorityInherit+0xa8>)
 8011922:	6979      	ldr	r1, [r7, #20]
 8011924:	eb05 0282 	add.w	r2, r5, r2, lsl #2
 8011928:	4291      	cmp	r1, r2
 801192a:	d00e      	beq.n	801194a <xTaskPriorityInherit+0x52>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 801192c:	6822      	ldr	r2, [r4, #0]
				xReturn = pdTRUE;
 801192e:	2001      	movs	r0, #1
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8011930:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8011932:	62fa      	str	r2, [r7, #44]	; 0x2c
	}
 8011934:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8011938:	6822      	ldr	r2, [r4, #0]
 801193a:	6c40      	ldr	r0, [r0, #68]	; 0x44
 801193c:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 801193e:	4298      	cmp	r0, r3
 8011940:	bf2c      	ite	cs
 8011942:	2000      	movcs	r0, #0
 8011944:	2001      	movcc	r0, #1
	}
 8011946:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801194a:	f107 0804 	add.w	r8, r7, #4
 801194e:	4640      	mov	r0, r8
 8011950:	f7fe fd86 	bl	8010460 <uxListRemove>
 8011954:	b9f8      	cbnz	r0, 8011996 <xTaskPriorityInherit+0x9e>
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 8011956:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011958:	4e12      	ldr	r6, [pc, #72]	; (80119a4 <xTaskPriorityInherit+0xac>)
 801195a:	eb02 0382 	add.w	r3, r2, r2, lsl #2
 801195e:	009b      	lsls	r3, r3, #2
 8011960:	58eb      	ldr	r3, [r5, r3]
 8011962:	b933      	cbnz	r3, 8011972 <xTaskPriorityInherit+0x7a>
 8011964:	2101      	movs	r1, #1
 8011966:	6833      	ldr	r3, [r6, #0]
 8011968:	fa01 f202 	lsl.w	r2, r1, r2
 801196c:	ea23 0202 	bic.w	r2, r3, r2
 8011970:	6032      	str	r2, [r6, #0]
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8011972:	6822      	ldr	r2, [r4, #0]
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8011974:	2401      	movs	r4, #1
 8011976:	6833      	ldr	r3, [r6, #0]
 8011978:	4641      	mov	r1, r8
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 801197a:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 801197c:	fa04 f200 	lsl.w	r2, r4, r0
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8011980:	62f8      	str	r0, [r7, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8011982:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8011986:	4313      	orrs	r3, r2
 8011988:	eb05 0080 	add.w	r0, r5, r0, lsl #2
 801198c:	6033      	str	r3, [r6, #0]
 801198e:	f7fe fd3d 	bl	801040c <vListInsertEnd>
				xReturn = pdTRUE;
 8011992:	4620      	mov	r0, r4
 8011994:	e7ce      	b.n	8011934 <xTaskPriorityInherit+0x3c>
 8011996:	4e03      	ldr	r6, [pc, #12]	; (80119a4 <xTaskPriorityInherit+0xac>)
 8011998:	e7eb      	b.n	8011972 <xTaskPriorityInherit+0x7a>
 801199a:	bf00      	nop
 801199c:	200015f4 	.word	0x200015f4
 80119a0:	20001600 	.word	0x20001600
 80119a4:	200016a0 	.word	0x200016a0

080119a8 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 80119a8:	b178      	cbz	r0, 80119ca <xTaskPriorityDisinherit+0x22>
	{
 80119aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
			configASSERT( pxTCB == pxCurrentTCB );
 80119ac:	4b2a      	ldr	r3, [pc, #168]	; (8011a58 <xTaskPriorityDisinherit+0xb0>)
 80119ae:	681b      	ldr	r3, [r3, #0]
 80119b0:	4283      	cmp	r3, r0
 80119b2:	d00c      	beq.n	80119ce <xTaskPriorityDisinherit+0x26>
 80119b4:	f04f 0330 	mov.w	r3, #48	; 0x30
 80119b8:	b672      	cpsid	i
 80119ba:	f383 8811 	msr	BASEPRI, r3
 80119be:	f3bf 8f6f 	isb	sy
 80119c2:	f3bf 8f4f 	dsb	sy
 80119c6:	b662      	cpsie	i
 80119c8:	e7fe      	b.n	80119c8 <xTaskPriorityDisinherit+0x20>
	BaseType_t xReturn = pdFALSE;
 80119ca:	2000      	movs	r0, #0
	}
 80119cc:	4770      	bx	lr
			configASSERT( pxTCB->uxMutexesHeld );
 80119ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80119d0:	b953      	cbnz	r3, 80119e8 <xTaskPriorityDisinherit+0x40>
 80119d2:	f04f 0330 	mov.w	r3, #48	; 0x30
 80119d6:	b672      	cpsid	i
 80119d8:	f383 8811 	msr	BASEPRI, r3
 80119dc:	f3bf 8f6f 	isb	sy
 80119e0:	f3bf 8f4f 	dsb	sy
 80119e4:	b662      	cpsie	i
 80119e6:	e7fe      	b.n	80119e6 <xTaskPriorityDisinherit+0x3e>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80119e8:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
			( pxTCB->uxMutexesHeld )--;
 80119ea:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80119ec:	6c42      	ldr	r2, [r0, #68]	; 0x44
			( pxTCB->uxMutexesHeld )--;
 80119ee:	6483      	str	r3, [r0, #72]	; 0x48
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80119f0:	4291      	cmp	r1, r2
 80119f2:	d000      	beq.n	80119f6 <xTaskPriorityDisinherit+0x4e>
 80119f4:	b10b      	cbz	r3, 80119fa <xTaskPriorityDisinherit+0x52>
	BaseType_t xReturn = pdFALSE;
 80119f6:	2000      	movs	r0, #0
	}
 80119f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80119fa:	1d07      	adds	r7, r0, #4
 80119fc:	4604      	mov	r4, r0
 80119fe:	4638      	mov	r0, r7
 8011a00:	f7fe fd2e 	bl	8010460 <uxListRemove>
 8011a04:	b1b8      	cbz	r0, 8011a36 <xTaskPriorityDisinherit+0x8e>
 8011a06:	4815      	ldr	r0, [pc, #84]	; (8011a5c <xTaskPriorityDisinherit+0xb4>)
 8011a08:	4a15      	ldr	r2, [pc, #84]	; (8011a60 <xTaskPriorityDisinherit+0xb8>)
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8011a0a:	6c63      	ldr	r3, [r4, #68]	; 0x44
					prvAddTaskToReadyList( pxTCB );
 8011a0c:	2501      	movs	r5, #1
 8011a0e:	f04f 0c14 	mov.w	ip, #20
 8011a12:	f8d2 e000 	ldr.w	lr, [r2]
 8011a16:	fa05 f603 	lsl.w	r6, r5, r3
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8011a1a:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 8011a1c:	fb0c 0003 	mla	r0, ip, r3, r0
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011a20:	f1c3 0307 	rsb	r3, r3, #7
					prvAddTaskToReadyList( pxTCB );
 8011a24:	ea46 060e 	orr.w	r6, r6, lr
 8011a28:	4639      	mov	r1, r7
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011a2a:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8011a2c:	6016      	str	r6, [r2, #0]
 8011a2e:	f7fe fced 	bl	801040c <vListInsertEnd>
					xReturn = pdTRUE;
 8011a32:	4628      	mov	r0, r5
	}
 8011a34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8011a36:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8011a38:	2314      	movs	r3, #20
 8011a3a:	4808      	ldr	r0, [pc, #32]	; (8011a5c <xTaskPriorityDisinherit+0xb4>)
 8011a3c:	fb03 f301 	mul.w	r3, r3, r1
 8011a40:	4a07      	ldr	r2, [pc, #28]	; (8011a60 <xTaskPriorityDisinherit+0xb8>)
 8011a42:	58c3      	ldr	r3, [r0, r3]
 8011a44:	2b00      	cmp	r3, #0
 8011a46:	d1e0      	bne.n	8011a0a <xTaskPriorityDisinherit+0x62>
 8011a48:	2501      	movs	r5, #1
 8011a4a:	6813      	ldr	r3, [r2, #0]
 8011a4c:	408d      	lsls	r5, r1
 8011a4e:	ea23 0305 	bic.w	r3, r3, r5
 8011a52:	6013      	str	r3, [r2, #0]
 8011a54:	e7d9      	b.n	8011a0a <xTaskPriorityDisinherit+0x62>
 8011a56:	bf00      	nop
 8011a58:	200015f4 	.word	0x200015f4
 8011a5c:	20001600 	.word	0x20001600
 8011a60:	200016a0 	.word	0x200016a0

08011a64 <vTaskPriorityDisinheritAfterTimeout>:
		if( pxMutexHolder != NULL )
 8011a64:	b1b8      	cbz	r0, 8011a96 <vTaskPriorityDisinheritAfterTimeout+0x32>
	{
 8011a66:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
			configASSERT( pxTCB->uxMutexesHeld );
 8011a68:	6c84      	ldr	r4, [r0, #72]	; 0x48
 8011a6a:	b954      	cbnz	r4, 8011a82 <vTaskPriorityDisinheritAfterTimeout+0x1e>
 8011a6c:	f04f 0330 	mov.w	r3, #48	; 0x30
 8011a70:	b672      	cpsid	i
 8011a72:	f383 8811 	msr	BASEPRI, r3
 8011a76:	f3bf 8f6f 	isb	sy
 8011a7a:	f3bf 8f4f 	dsb	sy
 8011a7e:	b662      	cpsie	i
 8011a80:	e7fe      	b.n	8011a80 <vTaskPriorityDisinheritAfterTimeout+0x1c>
 8011a82:	6c43      	ldr	r3, [r0, #68]	; 0x44
			if( pxTCB->uxPriority != uxPriorityToUse )
 8011a84:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8011a86:	428b      	cmp	r3, r1
 8011a88:	bf38      	it	cc
 8011a8a:	460b      	movcc	r3, r1
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8011a8c:	429a      	cmp	r2, r3
 8011a8e:	d001      	beq.n	8011a94 <vTaskPriorityDisinheritAfterTimeout+0x30>
 8011a90:	2c01      	cmp	r4, #1
 8011a92:	d001      	beq.n	8011a98 <vTaskPriorityDisinheritAfterTimeout+0x34>
	}
 8011a94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011a96:	4770      	bx	lr
					configASSERT( pxTCB != pxCurrentTCB );
 8011a98:	4920      	ldr	r1, [pc, #128]	; (8011b1c <vTaskPriorityDisinheritAfterTimeout+0xb8>)
 8011a9a:	6809      	ldr	r1, [r1, #0]
 8011a9c:	4281      	cmp	r1, r0
 8011a9e:	d022      	beq.n	8011ae6 <vTaskPriorityDisinheritAfterTimeout+0x82>
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8011aa0:	6981      	ldr	r1, [r0, #24]
					pxTCB->uxPriority = uxPriorityToUse;
 8011aa2:	62c3      	str	r3, [r0, #44]	; 0x2c
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8011aa4:	2900      	cmp	r1, #0
 8011aa6:	db02      	blt.n	8011aae <vTaskPriorityDisinheritAfterTimeout+0x4a>
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011aa8:	f1c3 0307 	rsb	r3, r3, #7
 8011aac:	6183      	str	r3, [r0, #24]
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8011aae:	4e1c      	ldr	r6, [pc, #112]	; (8011b20 <vTaskPriorityDisinheritAfterTimeout+0xbc>)
 8011ab0:	2514      	movs	r5, #20
 8011ab2:	6943      	ldr	r3, [r0, #20]
 8011ab4:	fb05 6202 	mla	r2, r5, r2, r6
 8011ab8:	4293      	cmp	r3, r2
 8011aba:	d1eb      	bne.n	8011a94 <vTaskPriorityDisinheritAfterTimeout+0x30>
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011abc:	1d07      	adds	r7, r0, #4
 8011abe:	4604      	mov	r4, r0
 8011ac0:	4638      	mov	r0, r7
 8011ac2:	f7fe fccd 	bl	8010460 <uxListRemove>
 8011ac6:	b1c8      	cbz	r0, 8011afc <vTaskPriorityDisinheritAfterTimeout+0x98>
 8011ac8:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8011aca:	4b16      	ldr	r3, [pc, #88]	; (8011b24 <vTaskPriorityDisinheritAfterTimeout+0xc0>)
						prvAddTaskToReadyList( pxTCB );
 8011acc:	2201      	movs	r2, #1
 8011ace:	681c      	ldr	r4, [r3, #0]
 8011ad0:	2514      	movs	r5, #20
 8011ad2:	4639      	mov	r1, r7
 8011ad4:	4082      	lsls	r2, r0
 8011ad6:	fb05 6000 	mla	r0, r5, r0, r6
 8011ada:	4322      	orrs	r2, r4
 8011adc:	601a      	str	r2, [r3, #0]
	}
 8011ade:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
						prvAddTaskToReadyList( pxTCB );
 8011ae2:	f7fe bc93 	b.w	801040c <vListInsertEnd>
 8011ae6:	f04f 0330 	mov.w	r3, #48	; 0x30
 8011aea:	b672      	cpsid	i
 8011aec:	f383 8811 	msr	BASEPRI, r3
 8011af0:	f3bf 8f6f 	isb	sy
 8011af4:	f3bf 8f4f 	dsb	sy
 8011af8:	b662      	cpsie	i
 8011afa:	e7fe      	b.n	8011afa <vTaskPriorityDisinheritAfterTimeout+0x96>
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8011afc:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8011afe:	2201      	movs	r2, #1
 8011b00:	fb05 f500 	mul.w	r5, r5, r0
 8011b04:	fa02 f400 	lsl.w	r4, r2, r0
 8011b08:	5973      	ldr	r3, [r6, r5]
 8011b0a:	b10b      	cbz	r3, 8011b10 <vTaskPriorityDisinheritAfterTimeout+0xac>
 8011b0c:	4b05      	ldr	r3, [pc, #20]	; (8011b24 <vTaskPriorityDisinheritAfterTimeout+0xc0>)
 8011b0e:	e7dd      	b.n	8011acc <vTaskPriorityDisinheritAfterTimeout+0x68>
 8011b10:	4b04      	ldr	r3, [pc, #16]	; (8011b24 <vTaskPriorityDisinheritAfterTimeout+0xc0>)
 8011b12:	681a      	ldr	r2, [r3, #0]
 8011b14:	ea22 0204 	bic.w	r2, r2, r4
 8011b18:	601a      	str	r2, [r3, #0]
 8011b1a:	e7d7      	b.n	8011acc <vTaskPriorityDisinheritAfterTimeout+0x68>
 8011b1c:	200015f4 	.word	0x200015f4
 8011b20:	20001600 	.word	0x20001600
 8011b24:	200016a0 	.word	0x200016a0

08011b28 <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 8011b28:	4b04      	ldr	r3, [pc, #16]	; (8011b3c <pvTaskIncrementMutexHeldCount+0x14>)
 8011b2a:	681a      	ldr	r2, [r3, #0]
 8011b2c:	b11a      	cbz	r2, 8011b36 <pvTaskIncrementMutexHeldCount+0xe>
			( pxCurrentTCB->uxMutexesHeld )++;
 8011b2e:	6819      	ldr	r1, [r3, #0]
 8011b30:	6c8a      	ldr	r2, [r1, #72]	; 0x48
 8011b32:	3201      	adds	r2, #1
 8011b34:	648a      	str	r2, [r1, #72]	; 0x48
		return pxCurrentTCB;
 8011b36:	6818      	ldr	r0, [r3, #0]
	}
 8011b38:	4770      	bx	lr
 8011b3a:	bf00      	nop
 8011b3c:	200015f4 	.word	0x200015f4

08011b40 <ulTaskNotifyTake>:
	{
 8011b40:	b570      	push	{r4, r5, r6, lr}
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8011b42:	4c17      	ldr	r4, [pc, #92]	; (8011ba0 <ulTaskNotifyTake+0x60>)
	{
 8011b44:	4606      	mov	r6, r0
 8011b46:	460d      	mov	r5, r1
		taskENTER_CRITICAL();
 8011b48:	f000 fba4 	bl	8012294 <vPortEnterCritical>
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8011b4c:	6823      	ldr	r3, [r4, #0]
 8011b4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011b50:	b923      	cbnz	r3, 8011b5c <ulTaskNotifyTake+0x1c>
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8011b52:	6823      	ldr	r3, [r4, #0]
 8011b54:	2101      	movs	r1, #1
 8011b56:	f883 1050 	strb.w	r1, [r3, #80]	; 0x50
				if( xTicksToWait > ( TickType_t ) 0 )
 8011b5a:	b9ad      	cbnz	r5, 8011b88 <ulTaskNotifyTake+0x48>
		taskEXIT_CRITICAL();
 8011b5c:	f000 fbc0 	bl	80122e0 <vPortExitCritical>
		taskENTER_CRITICAL();
 8011b60:	f000 fb98 	bl	8012294 <vPortEnterCritical>
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8011b64:	6823      	ldr	r3, [r4, #0]
 8011b66:	6cdd      	ldr	r5, [r3, #76]	; 0x4c
			if( ulReturn != 0UL )
 8011b68:	b11d      	cbz	r5, 8011b72 <ulTaskNotifyTake+0x32>
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8011b6a:	6823      	ldr	r3, [r4, #0]
				if( xClearCountOnExit != pdFALSE )
 8011b6c:	b94e      	cbnz	r6, 8011b82 <ulTaskNotifyTake+0x42>
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 8011b6e:	1e6a      	subs	r2, r5, #1
 8011b70:	64da      	str	r2, [r3, #76]	; 0x4c
			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8011b72:	6823      	ldr	r3, [r4, #0]
 8011b74:	2200      	movs	r2, #0
 8011b76:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		taskEXIT_CRITICAL();
 8011b7a:	f000 fbb1 	bl	80122e0 <vPortExitCritical>
	}
 8011b7e:	4628      	mov	r0, r5
 8011b80:	bd70      	pop	{r4, r5, r6, pc}
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8011b82:	2200      	movs	r2, #0
 8011b84:	64da      	str	r2, [r3, #76]	; 0x4c
 8011b86:	e7f4      	b.n	8011b72 <ulTaskNotifyTake+0x32>
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8011b88:	4628      	mov	r0, r5
 8011b8a:	f7ff fa7b 	bl	8011084 <prvAddCurrentTaskToDelayedList>
					portYIELD_WITHIN_API();
 8011b8e:	4b05      	ldr	r3, [pc, #20]	; (8011ba4 <ulTaskNotifyTake+0x64>)
 8011b90:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011b94:	601a      	str	r2, [r3, #0]
 8011b96:	f3bf 8f4f 	dsb	sy
 8011b9a:	f3bf 8f6f 	isb	sy
 8011b9e:	e7dd      	b.n	8011b5c <ulTaskNotifyTake+0x1c>
 8011ba0:	200015f4 	.word	0x200015f4
 8011ba4:	e000ed04 	.word	0xe000ed04

08011ba8 <vTaskNotifyGiveFromISR>:
		configASSERT( xTaskToNotify );
 8011ba8:	b308      	cbz	r0, 8011bee <vTaskNotifyGiveFromISR+0x46>
	{
 8011baa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011bae:	4604      	mov	r4, r0
 8011bb0:	460e      	mov	r6, r1
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8011bb2:	f000 fc7d 	bl	80124b0 <vPortValidateInterruptPriority>
	__asm volatile
 8011bb6:	f3ef 8711 	mrs	r7, BASEPRI
 8011bba:	f04f 0330 	mov.w	r3, #48	; 0x30
 8011bbe:	b672      	cpsid	i
 8011bc0:	f383 8811 	msr	BASEPRI, r3
 8011bc4:	f3bf 8f6f 	isb	sy
 8011bc8:	f3bf 8f4f 	dsb	sy
 8011bcc:	b662      	cpsie	i
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8011bce:	2302      	movs	r3, #2
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8011bd0:	f894 5050 	ldrb.w	r5, [r4, #80]	; 0x50
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8011bd4:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8011bd8:	b2ed      	uxtb	r5, r5
			( pxTCB->ulNotifiedValue )++;
 8011bda:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8011bdc:	2d01      	cmp	r5, #1
			( pxTCB->ulNotifiedValue )++;
 8011bde:	f103 0301 	add.w	r3, r3, #1
 8011be2:	64e3      	str	r3, [r4, #76]	; 0x4c
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8011be4:	d00e      	beq.n	8011c04 <vTaskNotifyGiveFromISR+0x5c>
	__asm volatile
 8011be6:	f387 8811 	msr	BASEPRI, r7
	}
 8011bea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__asm volatile
 8011bee:	f04f 0330 	mov.w	r3, #48	; 0x30
 8011bf2:	b672      	cpsid	i
 8011bf4:	f383 8811 	msr	BASEPRI, r3
 8011bf8:	f3bf 8f6f 	isb	sy
 8011bfc:	f3bf 8f4f 	dsb	sy
 8011c00:	b662      	cpsie	i
 8011c02:	e7fe      	b.n	8011c02 <vTaskNotifyGiveFromISR+0x5a>
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8011c04:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8011c06:	b153      	cbz	r3, 8011c1e <vTaskNotifyGiveFromISR+0x76>
 8011c08:	f04f 0330 	mov.w	r3, #48	; 0x30
 8011c0c:	b672      	cpsid	i
 8011c0e:	f383 8811 	msr	BASEPRI, r3
 8011c12:	f3bf 8f6f 	isb	sy
 8011c16:	f3bf 8f4f 	dsb	sy
 8011c1a:	b662      	cpsie	i
 8011c1c:	e7fe      	b.n	8011c1c <vTaskNotifyGiveFromISR+0x74>
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011c1e:	4b16      	ldr	r3, [pc, #88]	; (8011c78 <vTaskNotifyGiveFromISR+0xd0>)
 8011c20:	681b      	ldr	r3, [r3, #0]
 8011c22:	bb13      	cbnz	r3, 8011c6a <vTaskNotifyGiveFromISR+0xc2>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011c24:	f104 0804 	add.w	r8, r4, #4
 8011c28:	4640      	mov	r0, r8
 8011c2a:	f7fe fc19 	bl	8010460 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8011c2e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8011c30:	4a12      	ldr	r2, [pc, #72]	; (8011c7c <vTaskNotifyGiveFromISR+0xd4>)
 8011c32:	f04f 0c14 	mov.w	ip, #20
 8011c36:	fa05 f300 	lsl.w	r3, r5, r0
 8011c3a:	4d11      	ldr	r5, [pc, #68]	; (8011c80 <vTaskNotifyGiveFromISR+0xd8>)
 8011c3c:	f8d2 e000 	ldr.w	lr, [r2]
 8011c40:	4641      	mov	r1, r8
 8011c42:	fb0c 5000 	mla	r0, ip, r0, r5
 8011c46:	ea43 030e 	orr.w	r3, r3, lr
 8011c4a:	6013      	str	r3, [r2, #0]
 8011c4c:	f7fe fbde 	bl	801040c <vListInsertEnd>
				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8011c50:	4b0c      	ldr	r3, [pc, #48]	; (8011c84 <vTaskNotifyGiveFromISR+0xdc>)
 8011c52:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8011c54:	681b      	ldr	r3, [r3, #0]
 8011c56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011c58:	429a      	cmp	r2, r3
 8011c5a:	d9c4      	bls.n	8011be6 <vTaskNotifyGiveFromISR+0x3e>
					if( pxHigherPriorityTaskWoken != NULL )
 8011c5c:	b10e      	cbz	r6, 8011c62 <vTaskNotifyGiveFromISR+0xba>
						*pxHigherPriorityTaskWoken = pdTRUE;
 8011c5e:	2301      	movs	r3, #1
 8011c60:	6033      	str	r3, [r6, #0]
					xYieldPending = pdTRUE;
 8011c62:	4b09      	ldr	r3, [pc, #36]	; (8011c88 <vTaskNotifyGiveFromISR+0xe0>)
 8011c64:	2201      	movs	r2, #1
 8011c66:	601a      	str	r2, [r3, #0]
 8011c68:	e7bd      	b.n	8011be6 <vTaskNotifyGiveFromISR+0x3e>
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8011c6a:	f104 0118 	add.w	r1, r4, #24
 8011c6e:	4807      	ldr	r0, [pc, #28]	; (8011c8c <vTaskNotifyGiveFromISR+0xe4>)
 8011c70:	f7fe fbcc 	bl	801040c <vListInsertEnd>
 8011c74:	e7ec      	b.n	8011c50 <vTaskNotifyGiveFromISR+0xa8>
 8011c76:	bf00      	nop
 8011c78:	20001698 	.word	0x20001698
 8011c7c:	200016a0 	.word	0x200016a0
 8011c80:	20001600 	.word	0x20001600
 8011c84:	200015f4 	.word	0x200015f4
 8011c88:	20001718 	.word	0x20001718
 8011c8c:	200016d4 	.word	0x200016d4

08011c90 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8011c90:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
	{
		if( xTimerQueue == NULL )
 8011c92:	4c14      	ldr	r4, [pc, #80]	; (8011ce4 <prvCheckForValidListAndQueue+0x54>)
{
 8011c94:	b083      	sub	sp, #12
	taskENTER_CRITICAL();
 8011c96:	f000 fafd 	bl	8012294 <vPortEnterCritical>
		if( xTimerQueue == NULL )
 8011c9a:	6825      	ldr	r5, [r4, #0]
 8011c9c:	b125      	cbz	r5, 8011ca8 <prvCheckForValidListAndQueue+0x18>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
}
 8011c9e:	b003      	add	sp, #12
 8011ca0:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	taskEXIT_CRITICAL();
 8011ca4:	f000 bb1c 	b.w	80122e0 <vPortExitCritical>
			vListInitialise( &xActiveTimerList1 );
 8011ca8:	4f0f      	ldr	r7, [pc, #60]	; (8011ce8 <prvCheckForValidListAndQueue+0x58>)
			vListInitialise( &xActiveTimerList2 );
 8011caa:	4e10      	ldr	r6, [pc, #64]	; (8011cec <prvCheckForValidListAndQueue+0x5c>)
			vListInitialise( &xActiveTimerList1 );
 8011cac:	4638      	mov	r0, r7
 8011cae:	f7fe fb9d 	bl	80103ec <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8011cb2:	4630      	mov	r0, r6
 8011cb4:	f7fe fb9a 	bl	80103ec <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8011cb8:	4b0d      	ldr	r3, [pc, #52]	; (8011cf0 <prvCheckForValidListAndQueue+0x60>)
			pxOverflowTimerList = &xActiveTimerList2;
 8011cba:	4a0e      	ldr	r2, [pc, #56]	; (8011cf4 <prvCheckForValidListAndQueue+0x64>)
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8011cbc:	2110      	movs	r1, #16
 8011cbe:	9500      	str	r5, [sp, #0]
 8011cc0:	200a      	movs	r0, #10
			pxCurrentTimerList = &xActiveTimerList1;
 8011cc2:	601f      	str	r7, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8011cc4:	6016      	str	r6, [r2, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8011cc6:	4b0c      	ldr	r3, [pc, #48]	; (8011cf8 <prvCheckForValidListAndQueue+0x68>)
 8011cc8:	4a0c      	ldr	r2, [pc, #48]	; (8011cfc <prvCheckForValidListAndQueue+0x6c>)
 8011cca:	f7fe fcb9 	bl	8010640 <xQueueGenericCreateStatic>
 8011cce:	6020      	str	r0, [r4, #0]
				if( xTimerQueue != NULL )
 8011cd0:	2800      	cmp	r0, #0
 8011cd2:	d0e4      	beq.n	8011c9e <prvCheckForValidListAndQueue+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8011cd4:	490a      	ldr	r1, [pc, #40]	; (8011d00 <prvCheckForValidListAndQueue+0x70>)
 8011cd6:	f7ff f8f1 	bl	8010ebc <vQueueAddToRegistry>
}
 8011cda:	b003      	add	sp, #12
 8011cdc:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	taskEXIT_CRITICAL();
 8011ce0:	f000 bafe 	b.w	80122e0 <vPortExitCritical>
 8011ce4:	20001838 	.word	0x20001838
 8011ce8:	200017c4 	.word	0x200017c4
 8011cec:	200017d8 	.word	0x200017d8
 8011cf0:	2000171c 	.word	0x2000171c
 8011cf4:	20001720 	.word	0x20001720
 8011cf8:	200017f0 	.word	0x200017f0
 8011cfc:	20001724 	.word	0x20001724
 8011d00:	08024d44 	.word	0x08024d44

08011d04 <prvInsertTimerInActiveList>:
	if( xNextExpiryTime <= xTimeNow )
 8011d04:	4291      	cmp	r1, r2
{
 8011d06:	b508      	push	{r3, lr}
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8011d08:	6100      	str	r0, [r0, #16]
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8011d0a:	6041      	str	r1, [r0, #4]
	if( xNextExpiryTime <= xTimeNow )
 8011d0c:	d805      	bhi.n	8011d1a <prvInsertTimerInActiveList+0x16>
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011d0e:	1ad2      	subs	r2, r2, r3
 8011d10:	6983      	ldr	r3, [r0, #24]
 8011d12:	429a      	cmp	r2, r3
 8011d14:	d30c      	bcc.n	8011d30 <prvInsertTimerInActiveList+0x2c>
			xProcessTimerNow = pdTRUE;
 8011d16:	2001      	movs	r0, #1
}
 8011d18:	bd08      	pop	{r3, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8011d1a:	429a      	cmp	r2, r3
 8011d1c:	d201      	bcs.n	8011d22 <prvInsertTimerInActiveList+0x1e>
 8011d1e:	4299      	cmp	r1, r3
 8011d20:	d2f9      	bcs.n	8011d16 <prvInsertTimerInActiveList+0x12>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8011d22:	4b07      	ldr	r3, [pc, #28]	; (8011d40 <prvInsertTimerInActiveList+0x3c>)
 8011d24:	1d01      	adds	r1, r0, #4
 8011d26:	6818      	ldr	r0, [r3, #0]
 8011d28:	f7fe fb80 	bl	801042c <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 8011d2c:	2000      	movs	r0, #0
}
 8011d2e:	bd08      	pop	{r3, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8011d30:	4b04      	ldr	r3, [pc, #16]	; (8011d44 <prvInsertTimerInActiveList+0x40>)
 8011d32:	1d01      	adds	r1, r0, #4
 8011d34:	6818      	ldr	r0, [r3, #0]
 8011d36:	f7fe fb79 	bl	801042c <vListInsert>
 8011d3a:	2000      	movs	r0, #0
}
 8011d3c:	bd08      	pop	{r3, pc}
 8011d3e:	bf00      	nop
 8011d40:	2000171c 	.word	0x2000171c
 8011d44:	20001720 	.word	0x20001720

08011d48 <xTimerCreateTimerTask>:
{
 8011d48:	b530      	push	{r4, r5, lr}
 8011d4a:	b089      	sub	sp, #36	; 0x24
	prvCheckForValidListAndQueue();
 8011d4c:	f7ff ffa0 	bl	8011c90 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 8011d50:	4b13      	ldr	r3, [pc, #76]	; (8011da0 <xTimerCreateTimerTask+0x58>)
 8011d52:	681b      	ldr	r3, [r3, #0]
 8011d54:	b1cb      	cbz	r3, 8011d8a <xTimerCreateTimerTask+0x42>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8011d56:	2400      	movs	r4, #0
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8011d58:	aa07      	add	r2, sp, #28
 8011d5a:	a906      	add	r1, sp, #24
 8011d5c:	a805      	add	r0, sp, #20
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8011d5e:	e9cd 4405 	strd	r4, r4, [sp, #20]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8011d62:	f7ee ff39 	bl	8000bd8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8011d66:	9806      	ldr	r0, [sp, #24]
 8011d68:	2102      	movs	r1, #2
 8011d6a:	9d05      	ldr	r5, [sp, #20]
 8011d6c:	4623      	mov	r3, r4
 8011d6e:	9a07      	ldr	r2, [sp, #28]
 8011d70:	9100      	str	r1, [sp, #0]
 8011d72:	490c      	ldr	r1, [pc, #48]	; (8011da4 <xTimerCreateTimerTask+0x5c>)
 8011d74:	e9cd 0501 	strd	r0, r5, [sp, #4]
 8011d78:	480b      	ldr	r0, [pc, #44]	; (8011da8 <xTimerCreateTimerTask+0x60>)
 8011d7a:	f7ff fa57 	bl	801122c <xTaskCreateStatic>
 8011d7e:	4b0b      	ldr	r3, [pc, #44]	; (8011dac <xTimerCreateTimerTask+0x64>)
 8011d80:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 8011d82:	b110      	cbz	r0, 8011d8a <xTimerCreateTimerTask+0x42>
}
 8011d84:	2001      	movs	r0, #1
 8011d86:	b009      	add	sp, #36	; 0x24
 8011d88:	bd30      	pop	{r4, r5, pc}
 8011d8a:	f04f 0330 	mov.w	r3, #48	; 0x30
 8011d8e:	b672      	cpsid	i
 8011d90:	f383 8811 	msr	BASEPRI, r3
 8011d94:	f3bf 8f6f 	isb	sy
 8011d98:	f3bf 8f4f 	dsb	sy
 8011d9c:	b662      	cpsie	i
 8011d9e:	e7fe      	b.n	8011d9e <xTimerCreateTimerTask+0x56>
 8011da0:	20001838 	.word	0x20001838
 8011da4:	08024d4c 	.word	0x08024d4c
 8011da8:	08011f95 	.word	0x08011f95
 8011dac:	2000183c 	.word	0x2000183c

08011db0 <xTimerCreate>:
	{
 8011db0:	e92d 42f0 	stmdb	sp!, {r4, r5, r6, r7, r9, lr}
 8011db4:	4681      	mov	r9, r0
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8011db6:	2028      	movs	r0, #40	; 0x28
	{
 8011db8:	460d      	mov	r5, r1
 8011dba:	4616      	mov	r6, r2
 8011dbc:	461f      	mov	r7, r3
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8011dbe:	f000 fbd1 	bl	8012564 <pvPortMalloc>
		if( pxNewTimer != NULL )
 8011dc2:	4604      	mov	r4, r0
 8011dc4:	b300      	cbz	r0, 8011e08 <xTimerCreate+0x58>
			pxNewTimer->ucStatus = 0x00;
 8011dc6:	2300      	movs	r3, #0
 8011dc8:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8011dcc:	b955      	cbnz	r5, 8011de4 <xTimerCreate+0x34>
 8011dce:	f04f 0330 	mov.w	r3, #48	; 0x30
 8011dd2:	b672      	cpsid	i
 8011dd4:	f383 8811 	msr	BASEPRI, r3
 8011dd8:	f3bf 8f6f 	isb	sy
 8011ddc:	f3bf 8f4f 	dsb	sy
 8011de0:	b662      	cpsie	i
 8011de2:	e7fe      	b.n	8011de2 <xTimerCreate+0x32>
		prvCheckForValidListAndQueue();
 8011de4:	f7ff ff54 	bl	8011c90 <prvCheckForValidListAndQueue>
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8011de8:	9b06      	ldr	r3, [sp, #24]
		pxNewTimer->pcTimerName = pcTimerName;
 8011dea:	f8c4 9000 	str.w	r9, [r4]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8011dee:	1d20      	adds	r0, r4, #4
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8011df0:	61a5      	str	r5, [r4, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 8011df2:	61e7      	str	r7, [r4, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8011df4:	6223      	str	r3, [r4, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8011df6:	f7fe fb05 	bl	8010404 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8011dfa:	b12e      	cbz	r6, 8011e08 <xTimerCreate+0x58>
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8011dfc:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8011e00:	f043 0304 	orr.w	r3, r3, #4
 8011e04:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
	}
 8011e08:	4620      	mov	r0, r4
 8011e0a:	e8bd 82f0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, pc}
 8011e0e:	bf00      	nop

08011e10 <xTimerCreateStatic>:
	{
 8011e10:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
			volatile size_t xSize = sizeof( StaticTimer_t );
 8011e14:	2428      	movs	r4, #40	; 0x28
	{
 8011e16:	b083      	sub	sp, #12
			volatile size_t xSize = sizeof( StaticTimer_t );
 8011e18:	9401      	str	r4, [sp, #4]
			configASSERT( xSize == sizeof( Timer_t ) );
 8011e1a:	9d01      	ldr	r5, [sp, #4]
 8011e1c:	2d28      	cmp	r5, #40	; 0x28
	{
 8011e1e:	e9dd 640a 	ldrd	r6, r4, [sp, #40]	; 0x28
			configASSERT( xSize == sizeof( Timer_t ) );
 8011e22:	d00a      	beq.n	8011e3a <xTimerCreateStatic+0x2a>
 8011e24:	f04f 0330 	mov.w	r3, #48	; 0x30
 8011e28:	b672      	cpsid	i
 8011e2a:	f383 8811 	msr	BASEPRI, r3
 8011e2e:	f3bf 8f6f 	isb	sy
 8011e32:	f3bf 8f4f 	dsb	sy
 8011e36:	b662      	cpsie	i
 8011e38:	e7fe      	b.n	8011e38 <xTimerCreateStatic+0x28>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8011e3a:	9d01      	ldr	r5, [sp, #4]
		configASSERT( pxTimerBuffer );
 8011e3c:	b954      	cbnz	r4, 8011e54 <xTimerCreateStatic+0x44>
 8011e3e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8011e42:	b672      	cpsid	i
 8011e44:	f383 8811 	msr	BASEPRI, r3
 8011e48:	f3bf 8f6f 	isb	sy
 8011e4c:	f3bf 8f4f 	dsb	sy
 8011e50:	b662      	cpsie	i
 8011e52:	e7fe      	b.n	8011e52 <xTimerCreateStatic+0x42>
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 8011e54:	2502      	movs	r5, #2
 8011e56:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8011e5a:	b951      	cbnz	r1, 8011e72 <xTimerCreateStatic+0x62>
 8011e5c:	f04f 0330 	mov.w	r3, #48	; 0x30
 8011e60:	b672      	cpsid	i
 8011e62:	f383 8811 	msr	BASEPRI, r3
 8011e66:	f3bf 8f6f 	isb	sy
 8011e6a:	f3bf 8f4f 	dsb	sy
 8011e6e:	b662      	cpsie	i
 8011e70:	e7fe      	b.n	8011e70 <xTimerCreateStatic+0x60>
 8011e72:	4681      	mov	r9, r0
 8011e74:	4698      	mov	r8, r3
 8011e76:	460d      	mov	r5, r1
 8011e78:	4617      	mov	r7, r2
		prvCheckForValidListAndQueue();
 8011e7a:	f7ff ff09 	bl	8011c90 <prvCheckForValidListAndQueue>
		pxNewTimer->pcTimerName = pcTimerName;
 8011e7e:	f8c4 9000 	str.w	r9, [r4]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8011e82:	61a5      	str	r5, [r4, #24]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8011e84:	1d20      	adds	r0, r4, #4
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8011e86:	e9c4 8607 	strd	r8, r6, [r4, #28]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8011e8a:	f7fe fabb 	bl	8010404 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8011e8e:	b12f      	cbz	r7, 8011e9c <xTimerCreateStatic+0x8c>
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8011e90:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8011e94:	f043 0304 	orr.w	r3, r3, #4
 8011e98:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
	}
 8011e9c:	4620      	mov	r0, r4
 8011e9e:	b003      	add	sp, #12
 8011ea0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08011ea4 <xTimerGenericCommand>:
	configASSERT( xTimer );
 8011ea4:	b1c0      	cbz	r0, 8011ed8 <xTimerGenericCommand+0x34>
{
 8011ea6:	b570      	push	{r4, r5, r6, lr}
	if( xTimerQueue != NULL )
 8011ea8:	4d17      	ldr	r5, [pc, #92]	; (8011f08 <xTimerGenericCommand+0x64>)
 8011eaa:	4604      	mov	r4, r0
{
 8011eac:	b084      	sub	sp, #16
	if( xTimerQueue != NULL )
 8011eae:	6828      	ldr	r0, [r5, #0]
 8011eb0:	b180      	cbz	r0, 8011ed4 <xTimerGenericCommand+0x30>
 8011eb2:	4616      	mov	r6, r2
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8011eb4:	2905      	cmp	r1, #5
 8011eb6:	461a      	mov	r2, r3
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8011eb8:	9402      	str	r4, [sp, #8]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8011eba:	e9cd 1600 	strd	r1, r6, [sp]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8011ebe:	dc16      	bgt.n	8011eee <xTimerGenericCommand+0x4a>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8011ec0:	f7ff fd0a 	bl	80118d8 <xTaskGetSchedulerState>
 8011ec4:	2802      	cmp	r0, #2
 8011ec6:	d018      	beq.n	8011efa <xTimerGenericCommand+0x56>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8011ec8:	2300      	movs	r3, #0
 8011eca:	6828      	ldr	r0, [r5, #0]
 8011ecc:	4669      	mov	r1, sp
 8011ece:	461a      	mov	r2, r3
 8011ed0:	f7fe fc40 	bl	8010754 <xQueueGenericSend>
}
 8011ed4:	b004      	add	sp, #16
 8011ed6:	bd70      	pop	{r4, r5, r6, pc}
 8011ed8:	f04f 0330 	mov.w	r3, #48	; 0x30
 8011edc:	b672      	cpsid	i
 8011ede:	f383 8811 	msr	BASEPRI, r3
 8011ee2:	f3bf 8f6f 	isb	sy
 8011ee6:	f3bf 8f4f 	dsb	sy
 8011eea:	b662      	cpsie	i
 8011eec:	e7fe      	b.n	8011eec <xTimerGenericCommand+0x48>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8011eee:	2300      	movs	r3, #0
 8011ef0:	4669      	mov	r1, sp
 8011ef2:	f7fe fd21 	bl	8010938 <xQueueGenericSendFromISR>
}
 8011ef6:	b004      	add	sp, #16
 8011ef8:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8011efa:	6828      	ldr	r0, [r5, #0]
 8011efc:	2300      	movs	r3, #0
 8011efe:	9a08      	ldr	r2, [sp, #32]
 8011f00:	4669      	mov	r1, sp
 8011f02:	f7fe fc27 	bl	8010754 <xQueueGenericSend>
 8011f06:	e7e5      	b.n	8011ed4 <xTimerGenericCommand+0x30>
 8011f08:	20001838 	.word	0x20001838

08011f0c <prvSwitchTimerLists>:
{
 8011f0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011f10:	4e1e      	ldr	r6, [pc, #120]	; (8011f8c <prvSwitchTimerLists+0x80>)
 8011f12:	b082      	sub	sp, #8
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8011f14:	f04f 0800 	mov.w	r8, #0
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8011f18:	e00d      	b.n	8011f36 <prvSwitchTimerLists+0x2a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8011f1a:	68db      	ldr	r3, [r3, #12]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011f1c:	68dc      	ldr	r4, [r3, #12]
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8011f1e:	681f      	ldr	r7, [r3, #0]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8011f20:	1d25      	adds	r5, r4, #4
 8011f22:	4628      	mov	r0, r5
 8011f24:	f7fe fa9c 	bl	8010460 <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8011f28:	6a23      	ldr	r3, [r4, #32]
 8011f2a:	4620      	mov	r0, r4
 8011f2c:	4798      	blx	r3
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8011f2e:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8011f32:	075b      	lsls	r3, r3, #29
 8011f34:	d40a      	bmi.n	8011f4c <prvSwitchTimerLists+0x40>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8011f36:	6833      	ldr	r3, [r6, #0]
 8011f38:	681a      	ldr	r2, [r3, #0]
 8011f3a:	2a00      	cmp	r2, #0
 8011f3c:	d1ed      	bne.n	8011f1a <prvSwitchTimerLists+0xe>
	pxCurrentTimerList = pxOverflowTimerList;
 8011f3e:	4a14      	ldr	r2, [pc, #80]	; (8011f90 <prvSwitchTimerLists+0x84>)
 8011f40:	6811      	ldr	r1, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8011f42:	6013      	str	r3, [r2, #0]
	pxCurrentTimerList = pxOverflowTimerList;
 8011f44:	6031      	str	r1, [r6, #0]
}
 8011f46:	b002      	add	sp, #8
 8011f48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8011f4c:	69a0      	ldr	r0, [r4, #24]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8011f4e:	4629      	mov	r1, r5
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8011f50:	2300      	movs	r3, #0
 8011f52:	463a      	mov	r2, r7
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8011f54:	183d      	adds	r5, r7, r0
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8011f56:	4620      	mov	r0, r4
			if( xReloadTime > xNextExpireTime )
 8011f58:	42af      	cmp	r7, r5
 8011f5a:	d205      	bcs.n	8011f68 <prvSwitchTimerLists+0x5c>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8011f5c:	6065      	str	r5, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8011f5e:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8011f60:	6830      	ldr	r0, [r6, #0]
 8011f62:	f7fe fa63 	bl	801042c <vListInsert>
 8011f66:	e7e6      	b.n	8011f36 <prvSwitchTimerLists+0x2a>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8011f68:	f8cd 8000 	str.w	r8, [sp]
 8011f6c:	4619      	mov	r1, r3
 8011f6e:	f7ff ff99 	bl	8011ea4 <xTimerGenericCommand>
				configASSERT( xResult );
 8011f72:	2800      	cmp	r0, #0
 8011f74:	d1df      	bne.n	8011f36 <prvSwitchTimerLists+0x2a>
 8011f76:	f04f 0330 	mov.w	r3, #48	; 0x30
 8011f7a:	b672      	cpsid	i
 8011f7c:	f383 8811 	msr	BASEPRI, r3
 8011f80:	f3bf 8f6f 	isb	sy
 8011f84:	f3bf 8f4f 	dsb	sy
 8011f88:	b662      	cpsie	i
 8011f8a:	e7fe      	b.n	8011f8a <prvSwitchTimerLists+0x7e>
 8011f8c:	2000171c 	.word	0x2000171c
 8011f90:	20001720 	.word	0x20001720

08011f94 <prvTimerTask>:
{
 8011f94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011f98:	4f82      	ldr	r7, [pc, #520]	; (80121a4 <prvTimerTask+0x210>)
 8011f9a:	b087      	sub	sp, #28
 8011f9c:	4e82      	ldr	r6, [pc, #520]	; (80121a8 <prvTimerTask+0x214>)
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8011f9e:	f04f 0900 	mov.w	r9, #0
 8011fa2:	4c82      	ldr	r4, [pc, #520]	; (80121ac <prvTimerTask+0x218>)
 8011fa4:	f8df a20c 	ldr.w	sl, [pc, #524]	; 80121b4 <prvTimerTask+0x220>
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8011fa8:	683b      	ldr	r3, [r7, #0]
 8011faa:	681d      	ldr	r5, [r3, #0]
 8011fac:	2d00      	cmp	r5, #0
 8011fae:	f000 8099 	beq.w	80120e4 <prvTimerTask+0x150>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8011fb2:	68db      	ldr	r3, [r3, #12]
 8011fb4:	681d      	ldr	r5, [r3, #0]
	vTaskSuspendAll();
 8011fb6:	f7ff f9f3 	bl	80113a0 <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 8011fba:	f7ff f9f9 	bl	80113b0 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8011fbe:	6833      	ldr	r3, [r6, #0]
	xTimeNow = xTaskGetTickCount();
 8011fc0:	4683      	mov	fp, r0
	if( xTimeNow < xLastTime )
 8011fc2:	4298      	cmp	r0, r3
 8011fc4:	f0c0 8096 	bcc.w	80120f4 <prvTimerTask+0x160>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8011fc8:	4285      	cmp	r5, r0
	xLastTime = xTimeNow;
 8011fca:	6030      	str	r0, [r6, #0]
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8011fcc:	f240 80a5 	bls.w	801211a <prvTimerTask+0x186>
 8011fd0:	2200      	movs	r2, #0
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8011fd2:	eba5 010b 	sub.w	r1, r5, fp
 8011fd6:	6820      	ldr	r0, [r4, #0]
 8011fd8:	f7fe ff84 	bl	8010ee4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8011fdc:	f7ff faa0 	bl	8011520 <xTaskResumeAll>
 8011fe0:	b938      	cbnz	r0, 8011ff2 <prvTimerTask+0x5e>
					portYIELD_WITHIN_API();
 8011fe2:	4b73      	ldr	r3, [pc, #460]	; (80121b0 <prvTimerTask+0x21c>)
 8011fe4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011fe8:	601a      	str	r2, [r3, #0]
 8011fea:	f3bf 8f4f 	dsb	sy
 8011fee:	f3bf 8f6f 	isb	sy
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8011ff2:	2200      	movs	r2, #0
 8011ff4:	a902      	add	r1, sp, #8
 8011ff6:	6820      	ldr	r0, [r4, #0]
 8011ff8:	f7fe fd70 	bl	8010adc <xQueueReceive>
 8011ffc:	2800      	cmp	r0, #0
 8011ffe:	d0d3      	beq.n	8011fa8 <prvTimerTask+0x14>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8012000:	9b02      	ldr	r3, [sp, #8]
 8012002:	9d04      	ldr	r5, [sp, #16]
 8012004:	2b00      	cmp	r3, #0
 8012006:	da07      	bge.n	8012018 <prvTimerTask+0x84>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8012008:	9b03      	ldr	r3, [sp, #12]
 801200a:	4628      	mov	r0, r5
 801200c:	9905      	ldr	r1, [sp, #20]
 801200e:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8012010:	9b02      	ldr	r3, [sp, #8]
 8012012:	2b00      	cmp	r3, #0
 8012014:	dbed      	blt.n	8011ff2 <prvTimerTask+0x5e>
 8012016:	9d04      	ldr	r5, [sp, #16]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8012018:	696b      	ldr	r3, [r5, #20]
 801201a:	b113      	cbz	r3, 8012022 <prvTimerTask+0x8e>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801201c:	1d28      	adds	r0, r5, #4
 801201e:	f7fe fa1f 	bl	8010460 <uxListRemove>
	xTimeNow = xTaskGetTickCount();
 8012022:	f7ff f9c5 	bl	80113b0 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8012026:	6833      	ldr	r3, [r6, #0]
	xTimeNow = xTaskGetTickCount();
 8012028:	4680      	mov	r8, r0
	if( xTimeNow < xLastTime )
 801202a:	4298      	cmp	r0, r3
 801202c:	d369      	bcc.n	8012102 <prvTimerTask+0x16e>
			switch( xMessage.xMessageID )
 801202e:	9b02      	ldr	r3, [sp, #8]
	xLastTime = xTimeNow;
 8012030:	f8c6 8000 	str.w	r8, [r6]
			switch( xMessage.xMessageID )
 8012034:	2b09      	cmp	r3, #9
 8012036:	d8dc      	bhi.n	8011ff2 <prvTimerTask+0x5e>
 8012038:	e8df f003 	tbb	[pc, r3]
 801203c:	20272727 	.word	0x20272727
 8012040:	2727050e 	.word	0x2727050e
 8012044:	0e20      	.short	0x0e20
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8012046:	f895 3024 	ldrb.w	r3, [r5, #36]	; 0x24
 801204a:	079a      	lsls	r2, r3, #30
 801204c:	d57c      	bpl.n	8012148 <prvTimerTask+0x1b4>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801204e:	f023 0301 	bic.w	r3, r3, #1
 8012052:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
 8012056:	e7cc      	b.n	8011ff2 <prvTimerTask+0x5e>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8012058:	f895 3024 	ldrb.w	r3, [r5, #36]	; 0x24
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 801205c:	9903      	ldr	r1, [sp, #12]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 801205e:	f043 0301 	orr.w	r3, r3, #1
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8012062:	61a9      	str	r1, [r5, #24]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8012064:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8012068:	2900      	cmp	r1, #0
 801206a:	f000 8090 	beq.w	801218e <prvTimerTask+0x1fa>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 801206e:	4441      	add	r1, r8
 8012070:	4628      	mov	r0, r5
 8012072:	4643      	mov	r3, r8
 8012074:	4642      	mov	r2, r8
 8012076:	f7ff fe45 	bl	8011d04 <prvInsertTimerInActiveList>
 801207a:	e7ba      	b.n	8011ff2 <prvTimerTask+0x5e>
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801207c:	f895 3024 	ldrb.w	r3, [r5, #36]	; 0x24
 8012080:	f023 0301 	bic.w	r3, r3, #1
 8012084:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
 8012088:	e7b3      	b.n	8011ff2 <prvTimerTask+0x5e>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 801208a:	f895 c024 	ldrb.w	ip, [r5, #36]	; 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 801208e:	4642      	mov	r2, r8
 8012090:	9b03      	ldr	r3, [sp, #12]
 8012092:	4628      	mov	r0, r5
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8012094:	f04c 0c01 	orr.w	ip, ip, #1
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8012098:	69a9      	ldr	r1, [r5, #24]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 801209a:	f885 c024 	strb.w	ip, [r5, #36]	; 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 801209e:	4419      	add	r1, r3
 80120a0:	f7ff fe30 	bl	8011d04 <prvInsertTimerInActiveList>
 80120a4:	2800      	cmp	r0, #0
 80120a6:	d0a4      	beq.n	8011ff2 <prvTimerTask+0x5e>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80120a8:	6a2b      	ldr	r3, [r5, #32]
 80120aa:	4628      	mov	r0, r5
 80120ac:	4798      	blx	r3
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80120ae:	f895 3024 	ldrb.w	r3, [r5, #36]	; 0x24
 80120b2:	0759      	lsls	r1, r3, #29
 80120b4:	d59d      	bpl.n	8011ff2 <prvTimerTask+0x5e>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80120b6:	69aa      	ldr	r2, [r5, #24]
 80120b8:	2300      	movs	r3, #0
 80120ba:	4628      	mov	r0, r5
 80120bc:	9d03      	ldr	r5, [sp, #12]
 80120be:	f8cd 9000 	str.w	r9, [sp]
 80120c2:	4619      	mov	r1, r3
 80120c4:	442a      	add	r2, r5
 80120c6:	f7ff feed 	bl	8011ea4 <xTimerGenericCommand>
							configASSERT( xResult );
 80120ca:	2800      	cmp	r0, #0
 80120cc:	d191      	bne.n	8011ff2 <prvTimerTask+0x5e>
 80120ce:	f04f 0330 	mov.w	r3, #48	; 0x30
 80120d2:	b672      	cpsid	i
 80120d4:	f383 8811 	msr	BASEPRI, r3
 80120d8:	f3bf 8f6f 	isb	sy
 80120dc:	f3bf 8f4f 	dsb	sy
 80120e0:	b662      	cpsie	i
 80120e2:	e7fe      	b.n	80120e2 <prvTimerTask+0x14e>
	vTaskSuspendAll();
 80120e4:	f7ff f95c 	bl	80113a0 <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 80120e8:	f7ff f962 	bl	80113b0 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 80120ec:	6833      	ldr	r3, [r6, #0]
	xTimeNow = xTaskGetTickCount();
 80120ee:	4683      	mov	fp, r0
	if( xTimeNow < xLastTime )
 80120f0:	4298      	cmp	r0, r3
 80120f2:	d209      	bcs.n	8012108 <prvTimerTask+0x174>
		prvSwitchTimerLists();
 80120f4:	f7ff ff0a 	bl	8011f0c <prvSwitchTimerLists>
	xLastTime = xTimeNow;
 80120f8:	f8c6 b000 	str.w	fp, [r6]
			( void ) xTaskResumeAll();
 80120fc:	f7ff fa10 	bl	8011520 <xTaskResumeAll>
 8012100:	e777      	b.n	8011ff2 <prvTimerTask+0x5e>
		prvSwitchTimerLists();
 8012102:	f7ff ff03 	bl	8011f0c <prvSwitchTimerLists>
 8012106:	e792      	b.n	801202e <prvTimerTask+0x9a>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8012108:	f8da 3000 	ldr.w	r3, [sl]
	xLastTime = xTimeNow;
 801210c:	f8c6 b000 	str.w	fp, [r6]
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8012110:	681a      	ldr	r2, [r3, #0]
 8012112:	fab2 f282 	clz	r2, r2
 8012116:	0952      	lsrs	r2, r2, #5
 8012118:	e75b      	b.n	8011fd2 <prvTimerTask+0x3e>
				( void ) xTaskResumeAll();
 801211a:	f7ff fa01 	bl	8011520 <xTaskResumeAll>
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801211e:	683b      	ldr	r3, [r7, #0]
 8012120:	68db      	ldr	r3, [r3, #12]
 8012122:	f8d3 800c 	ldr.w	r8, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8012126:	f108 0004 	add.w	r0, r8, #4
 801212a:	f7fe f999 	bl	8010460 <uxListRemove>
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801212e:	f898 3024 	ldrb.w	r3, [r8, #36]	; 0x24
 8012132:	0758      	lsls	r0, r3, #29
 8012134:	d40c      	bmi.n	8012150 <prvTimerTask+0x1bc>
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8012136:	f023 0301 	bic.w	r3, r3, #1
 801213a:	f888 3024 	strb.w	r3, [r8, #36]	; 0x24
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801213e:	f8d8 3020 	ldr.w	r3, [r8, #32]
 8012142:	4640      	mov	r0, r8
 8012144:	4798      	blx	r3
 8012146:	e754      	b.n	8011ff2 <prvTimerTask+0x5e>
							vPortFree( pxTimer );
 8012148:	4628      	mov	r0, r5
 801214a:	f000 faa9 	bl	80126a0 <vPortFree>
 801214e:	e750      	b.n	8011ff2 <prvTimerTask+0x5e>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8012150:	f8d8 1018 	ldr.w	r1, [r8, #24]
 8012154:	465a      	mov	r2, fp
 8012156:	462b      	mov	r3, r5
 8012158:	4640      	mov	r0, r8
 801215a:	4429      	add	r1, r5
 801215c:	f7ff fdd2 	bl	8011d04 <prvInsertTimerInActiveList>
 8012160:	2800      	cmp	r0, #0
 8012162:	d0ec      	beq.n	801213e <prvTimerTask+0x1aa>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8012164:	2300      	movs	r3, #0
 8012166:	f8cd 9000 	str.w	r9, [sp]
 801216a:	462a      	mov	r2, r5
 801216c:	4640      	mov	r0, r8
 801216e:	4619      	mov	r1, r3
 8012170:	f7ff fe98 	bl	8011ea4 <xTimerGenericCommand>
			configASSERT( xResult );
 8012174:	2800      	cmp	r0, #0
 8012176:	d1e2      	bne.n	801213e <prvTimerTask+0x1aa>
 8012178:	f04f 0330 	mov.w	r3, #48	; 0x30
 801217c:	b672      	cpsid	i
 801217e:	f383 8811 	msr	BASEPRI, r3
 8012182:	f3bf 8f6f 	isb	sy
 8012186:	f3bf 8f4f 	dsb	sy
 801218a:	b662      	cpsie	i
 801218c:	e7fe      	b.n	801218c <prvTimerTask+0x1f8>
 801218e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8012192:	b672      	cpsid	i
 8012194:	f383 8811 	msr	BASEPRI, r3
 8012198:	f3bf 8f6f 	isb	sy
 801219c:	f3bf 8f4f 	dsb	sy
 80121a0:	b662      	cpsie	i
 80121a2:	e7fe      	b.n	80121a2 <prvTimerTask+0x20e>
 80121a4:	2000171c 	.word	0x2000171c
 80121a8:	200017ec 	.word	0x200017ec
 80121ac:	20001838 	.word	0x20001838
 80121b0:	e000ed04 	.word	0xe000ed04
 80121b4:	20001720 	.word	0x20001720

080121b8 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80121b8:	4b10      	ldr	r3, [pc, #64]	; (80121fc <prvTaskExitError+0x44>)
{
 80121ba:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 80121bc:	2200      	movs	r2, #0
	configASSERT( uxCriticalNesting == ~0UL );
 80121be:	681b      	ldr	r3, [r3, #0]
volatile uint32_t ulDummy = 0;
 80121c0:	9201      	str	r2, [sp, #4]
	configASSERT( uxCriticalNesting == ~0UL );
 80121c2:	3301      	adds	r3, #1
 80121c4:	d00a      	beq.n	80121dc <prvTaskExitError+0x24>
 80121c6:	f04f 0330 	mov.w	r3, #48	; 0x30
 80121ca:	b672      	cpsid	i
 80121cc:	f383 8811 	msr	BASEPRI, r3
 80121d0:	f3bf 8f6f 	isb	sy
 80121d4:	f3bf 8f4f 	dsb	sy
 80121d8:	b662      	cpsie	i
 80121da:	e7fe      	b.n	80121da <prvTaskExitError+0x22>
 80121dc:	f04f 0330 	mov.w	r3, #48	; 0x30
 80121e0:	b672      	cpsid	i
 80121e2:	f383 8811 	msr	BASEPRI, r3
 80121e6:	f3bf 8f6f 	isb	sy
 80121ea:	f3bf 8f4f 	dsb	sy
 80121ee:	b662      	cpsie	i
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80121f0:	9b01      	ldr	r3, [sp, #4]
 80121f2:	2b00      	cmp	r3, #0
 80121f4:	d0fc      	beq.n	80121f0 <prvTaskExitError+0x38>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80121f6:	b002      	add	sp, #8
 80121f8:	4770      	bx	lr
 80121fa:	bf00      	nop
 80121fc:	2000045c 	.word	0x2000045c

08012200 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8012200:	4808      	ldr	r0, [pc, #32]	; (8012224 <prvPortStartFirstTask+0x24>)
 8012202:	6800      	ldr	r0, [r0, #0]
 8012204:	6800      	ldr	r0, [r0, #0]
 8012206:	f380 8808 	msr	MSP, r0
 801220a:	f04f 0000 	mov.w	r0, #0
 801220e:	f380 8814 	msr	CONTROL, r0
 8012212:	b662      	cpsie	i
 8012214:	b661      	cpsie	f
 8012216:	f3bf 8f4f 	dsb	sy
 801221a:	f3bf 8f6f 	isb	sy
 801221e:	df00      	svc	0
 8012220:	bf00      	nop
 8012222:	0000      	.short	0x0000
 8012224:	e000ed08 	.word	0xe000ed08

08012228 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8012228:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8012238 <vPortEnableVFP+0x10>
 801222c:	6801      	ldr	r1, [r0, #0]
 801222e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8012232:	6001      	str	r1, [r0, #0]
 8012234:	4770      	bx	lr
 8012236:	0000      	.short	0x0000
 8012238:	e000ed88 	.word	0xe000ed88

0801223c <pxPortInitialiseStack>:
{
 801223c:	b470      	push	{r4, r5, r6}
 801223e:	4603      	mov	r3, r0
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8012240:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8012244:	4d08      	ldr	r5, [pc, #32]	; (8012268 <pxPortInitialiseStack+0x2c>)
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8012246:	f06f 0402 	mvn.w	r4, #2
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 801224a:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 801224e:	f840 2c20 	str.w	r2, [r0, #-32]
}
 8012252:	3844      	subs	r0, #68	; 0x44
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8012254:	63c1      	str	r1, [r0, #60]	; 0x3c
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8012256:	f843 6c04 	str.w	r6, [r3, #-4]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 801225a:	f843 5c0c 	str.w	r5, [r3, #-12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 801225e:	f843 4c24 	str.w	r4, [r3, #-36]
}
 8012262:	bc70      	pop	{r4, r5, r6}
 8012264:	4770      	bx	lr
 8012266:	bf00      	nop
 8012268:	080121b9 	.word	0x080121b9
 801226c:	00000000 	.word	0x00000000

08012270 <SVC_Handler>:
	__asm volatile (
 8012270:	4b07      	ldr	r3, [pc, #28]	; (8012290 <pxCurrentTCBConst2>)
 8012272:	6819      	ldr	r1, [r3, #0]
 8012274:	6808      	ldr	r0, [r1, #0]
 8012276:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801227a:	f380 8809 	msr	PSP, r0
 801227e:	f3bf 8f6f 	isb	sy
 8012282:	f04f 0000 	mov.w	r0, #0
 8012286:	f380 8811 	msr	BASEPRI, r0
 801228a:	4770      	bx	lr
 801228c:	f3af 8000 	nop.w

08012290 <pxCurrentTCBConst2>:
 8012290:	200015f4 	.word	0x200015f4

08012294 <vPortEnterCritical>:
 8012294:	f04f 0330 	mov.w	r3, #48	; 0x30
 8012298:	b672      	cpsid	i
 801229a:	f383 8811 	msr	BASEPRI, r3
 801229e:	f3bf 8f6f 	isb	sy
 80122a2:	f3bf 8f4f 	dsb	sy
 80122a6:	b662      	cpsie	i
	uxCriticalNesting++;
 80122a8:	4a0b      	ldr	r2, [pc, #44]	; (80122d8 <vPortEnterCritical+0x44>)
 80122aa:	6813      	ldr	r3, [r2, #0]
 80122ac:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 80122ae:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 80122b0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 80122b2:	d000      	beq.n	80122b6 <vPortEnterCritical+0x22>
}
 80122b4:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80122b6:	4b09      	ldr	r3, [pc, #36]	; (80122dc <vPortEnterCritical+0x48>)
 80122b8:	681b      	ldr	r3, [r3, #0]
 80122ba:	f013 0fff 	tst.w	r3, #255	; 0xff
 80122be:	d0f9      	beq.n	80122b4 <vPortEnterCritical+0x20>
 80122c0:	f04f 0330 	mov.w	r3, #48	; 0x30
 80122c4:	b672      	cpsid	i
 80122c6:	f383 8811 	msr	BASEPRI, r3
 80122ca:	f3bf 8f6f 	isb	sy
 80122ce:	f3bf 8f4f 	dsb	sy
 80122d2:	b662      	cpsie	i
 80122d4:	e7fe      	b.n	80122d4 <vPortEnterCritical+0x40>
 80122d6:	bf00      	nop
 80122d8:	2000045c 	.word	0x2000045c
 80122dc:	e000ed04 	.word	0xe000ed04

080122e0 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 80122e0:	4a09      	ldr	r2, [pc, #36]	; (8012308 <vPortExitCritical+0x28>)
 80122e2:	6813      	ldr	r3, [r2, #0]
 80122e4:	b953      	cbnz	r3, 80122fc <vPortExitCritical+0x1c>
 80122e6:	f04f 0330 	mov.w	r3, #48	; 0x30
 80122ea:	b672      	cpsid	i
 80122ec:	f383 8811 	msr	BASEPRI, r3
 80122f0:	f3bf 8f6f 	isb	sy
 80122f4:	f3bf 8f4f 	dsb	sy
 80122f8:	b662      	cpsie	i
 80122fa:	e7fe      	b.n	80122fa <vPortExitCritical+0x1a>
	uxCriticalNesting--;
 80122fc:	3b01      	subs	r3, #1
 80122fe:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8012300:	b90b      	cbnz	r3, 8012306 <vPortExitCritical+0x26>
	__asm volatile
 8012302:	f383 8811 	msr	BASEPRI, r3
}
 8012306:	4770      	bx	lr
 8012308:	2000045c 	.word	0x2000045c
 801230c:	00000000 	.word	0x00000000

08012310 <PendSV_Handler>:
	__asm volatile
 8012310:	f3ef 8009 	mrs	r0, PSP
 8012314:	f3bf 8f6f 	isb	sy
 8012318:	4b15      	ldr	r3, [pc, #84]	; (8012370 <pxCurrentTCBConst>)
 801231a:	681a      	ldr	r2, [r3, #0]
 801231c:	f01e 0f10 	tst.w	lr, #16
 8012320:	bf08      	it	eq
 8012322:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8012326:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801232a:	6010      	str	r0, [r2, #0]
 801232c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8012330:	f04f 0030 	mov.w	r0, #48	; 0x30
 8012334:	b672      	cpsid	i
 8012336:	f380 8811 	msr	BASEPRI, r0
 801233a:	f3bf 8f4f 	dsb	sy
 801233e:	f3bf 8f6f 	isb	sy
 8012342:	b662      	cpsie	i
 8012344:	f7ff f998 	bl	8011678 <vTaskSwitchContext>
 8012348:	f04f 0000 	mov.w	r0, #0
 801234c:	f380 8811 	msr	BASEPRI, r0
 8012350:	bc09      	pop	{r0, r3}
 8012352:	6819      	ldr	r1, [r3, #0]
 8012354:	6808      	ldr	r0, [r1, #0]
 8012356:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801235a:	f01e 0f10 	tst.w	lr, #16
 801235e:	bf08      	it	eq
 8012360:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8012364:	f380 8809 	msr	PSP, r0
 8012368:	f3bf 8f6f 	isb	sy
 801236c:	4770      	bx	lr
 801236e:	bf00      	nop

08012370 <pxCurrentTCBConst>:
 8012370:	200015f4 	.word	0x200015f4

08012374 <SysTick_Handler>:
{
 8012374:	b508      	push	{r3, lr}
	__asm volatile
 8012376:	f04f 0330 	mov.w	r3, #48	; 0x30
 801237a:	b672      	cpsid	i
 801237c:	f383 8811 	msr	BASEPRI, r3
 8012380:	f3bf 8f6f 	isb	sy
 8012384:	f3bf 8f4f 	dsb	sy
 8012388:	b662      	cpsie	i
		if( xTaskIncrementTick() != pdFALSE )
 801238a:	f7ff f81f 	bl	80113cc <xTaskIncrementTick>
 801238e:	b118      	cbz	r0, 8012398 <SysTick_Handler+0x24>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8012390:	4b03      	ldr	r3, [pc, #12]	; (80123a0 <SysTick_Handler+0x2c>)
 8012392:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012396:	601a      	str	r2, [r3, #0]
	__asm volatile
 8012398:	2300      	movs	r3, #0
 801239a:	f383 8811 	msr	BASEPRI, r3
}
 801239e:	bd08      	pop	{r3, pc}
 80123a0:	e000ed04 	.word	0xe000ed04

080123a4 <vPortSetupTimerInterrupt>:
{
 80123a4:	b410      	push	{r4}
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80123a6:	2300      	movs	r3, #0
 80123a8:	4a08      	ldr	r2, [pc, #32]	; (80123cc <vPortSetupTimerInterrupt+0x28>)
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80123aa:	4c09      	ldr	r4, [pc, #36]	; (80123d0 <vPortSetupTimerInterrupt+0x2c>)
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80123ac:	2107      	movs	r1, #7
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80123ae:	4809      	ldr	r0, [pc, #36]	; (80123d4 <vPortSetupTimerInterrupt+0x30>)
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80123b0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80123b2:	6023      	str	r3, [r4, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80123b4:	4c08      	ldr	r4, [pc, #32]	; (80123d8 <vPortSetupTimerInterrupt+0x34>)
 80123b6:	6803      	ldr	r3, [r0, #0]
 80123b8:	4808      	ldr	r0, [pc, #32]	; (80123dc <vPortSetupTimerInterrupt+0x38>)
 80123ba:	fba4 4303 	umull	r4, r3, r4, r3
}
 80123be:	f85d 4b04 	ldr.w	r4, [sp], #4
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80123c2:	099b      	lsrs	r3, r3, #6
 80123c4:	3b01      	subs	r3, #1
 80123c6:	6003      	str	r3, [r0, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80123c8:	6011      	str	r1, [r2, #0]
}
 80123ca:	4770      	bx	lr
 80123cc:	e000e010 	.word	0xe000e010
 80123d0:	e000e018 	.word	0xe000e018
 80123d4:	200002d0 	.word	0x200002d0
 80123d8:	10624dd3 	.word	0x10624dd3
 80123dc:	e000e014 	.word	0xe000e014

080123e0 <xPortStartScheduler>:
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80123e0:	4b2d      	ldr	r3, [pc, #180]	; (8012498 <xPortStartScheduler+0xb8>)
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80123e2:	492e      	ldr	r1, [pc, #184]	; (801249c <xPortStartScheduler+0xbc>)
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80123e4:	482e      	ldr	r0, [pc, #184]	; (80124a0 <xPortStartScheduler+0xc0>)
{
 80123e6:	b530      	push	{r4, r5, lr}
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80123e8:	781a      	ldrb	r2, [r3, #0]
{
 80123ea:	b083      	sub	sp, #12
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80123ec:	25ff      	movs	r5, #255	; 0xff
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80123ee:	2407      	movs	r4, #7
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80123f0:	b2d2      	uxtb	r2, r2
 80123f2:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80123f4:	701d      	strb	r5, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80123f6:	781b      	ldrb	r3, [r3, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80123f8:	6004      	str	r4, [r0, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80123fa:	b2db      	uxtb	r3, r3
 80123fc:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8012400:	f89d 3003 	ldrb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8012404:	f89d 2003 	ldrb.w	r2, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8012408:	f003 0330 	and.w	r3, r3, #48	; 0x30
 801240c:	700b      	strb	r3, [r1, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801240e:	0611      	lsls	r1, r2, #24
 8012410:	d510      	bpl.n	8012434 <xPortStartScheduler+0x54>
 8012412:	2306      	movs	r3, #6
 8012414:	e000      	b.n	8012418 <xPortStartScheduler+0x38>
 8012416:	460b      	mov	r3, r1
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8012418:	f89d 2003 	ldrb.w	r2, [sp, #3]
 801241c:	1e59      	subs	r1, r3, #1
 801241e:	0052      	lsls	r2, r2, #1
 8012420:	b2d2      	uxtb	r2, r2
 8012422:	f88d 2003 	strb.w	r2, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8012426:	f89d 2003 	ldrb.w	r2, [sp, #3]
 801242a:	0612      	lsls	r2, r2, #24
 801242c:	d4f3      	bmi.n	8012416 <xPortStartScheduler+0x36>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 801242e:	2b03      	cmp	r3, #3
 8012430:	6003      	str	r3, [r0, #0]
 8012432:	d00a      	beq.n	801244a <xPortStartScheduler+0x6a>
	__asm volatile
 8012434:	f04f 0330 	mov.w	r3, #48	; 0x30
 8012438:	b672      	cpsid	i
 801243a:	f383 8811 	msr	BASEPRI, r3
 801243e:	f3bf 8f6f 	isb	sy
 8012442:	f3bf 8f4f 	dsb	sy
 8012446:	b662      	cpsie	i
 8012448:	e7fe      	b.n	8012448 <xPortStartScheduler+0x68>
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 801244a:	9901      	ldr	r1, [sp, #4]
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801244c:	021b      	lsls	r3, r3, #8
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801244e:	4a15      	ldr	r2, [pc, #84]	; (80124a4 <xPortStartScheduler+0xc4>)
	uxCriticalNesting = 0;
 8012450:	2400      	movs	r4, #0
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8012452:	b2c9      	uxtb	r1, r1
 8012454:	4d10      	ldr	r5, [pc, #64]	; (8012498 <xPortStartScheduler+0xb8>)
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8012456:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 801245a:	6003      	str	r3, [r0, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 801245c:	7029      	strb	r1, [r5, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801245e:	6813      	ldr	r3, [r2, #0]
 8012460:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8012464:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8012466:	6813      	ldr	r3, [r2, #0]
 8012468:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 801246c:	6013      	str	r3, [r2, #0]
	vPortSetupTimerInterrupt();
 801246e:	f7ff ff99 	bl	80123a4 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8012472:	4b0d      	ldr	r3, [pc, #52]	; (80124a8 <xPortStartScheduler+0xc8>)
 8012474:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
 8012476:	f7ff fed7 	bl	8012228 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 801247a:	4a0c      	ldr	r2, [pc, #48]	; (80124ac <xPortStartScheduler+0xcc>)
 801247c:	6813      	ldr	r3, [r2, #0]
 801247e:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8012482:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 8012484:	f7ff febc 	bl	8012200 <prvPortStartFirstTask>
	vTaskSwitchContext();
 8012488:	f7ff f8f6 	bl	8011678 <vTaskSwitchContext>
	prvTaskExitError();
 801248c:	f7ff fe94 	bl	80121b8 <prvTaskExitError>
}
 8012490:	4620      	mov	r0, r4
 8012492:	b003      	add	sp, #12
 8012494:	bd30      	pop	{r4, r5, pc}
 8012496:	bf00      	nop
 8012498:	e000e400 	.word	0xe000e400
 801249c:	20001840 	.word	0x20001840
 80124a0:	20001844 	.word	0x20001844
 80124a4:	e000ed20 	.word	0xe000ed20
 80124a8:	2000045c 	.word	0x2000045c
 80124ac:	e000ef34 	.word	0xe000ef34

080124b0 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80124b0:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80124b4:	2b0f      	cmp	r3, #15
 80124b6:	d910      	bls.n	80124da <vPortValidateInterruptPriority+0x2a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80124b8:	4912      	ldr	r1, [pc, #72]	; (8012504 <vPortValidateInterruptPriority+0x54>)
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80124ba:	4a13      	ldr	r2, [pc, #76]	; (8012508 <vPortValidateInterruptPriority+0x58>)
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80124bc:	5c5b      	ldrb	r3, [r3, r1]
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80124be:	7812      	ldrb	r2, [r2, #0]
 80124c0:	429a      	cmp	r2, r3
 80124c2:	d90a      	bls.n	80124da <vPortValidateInterruptPriority+0x2a>
 80124c4:	f04f 0330 	mov.w	r3, #48	; 0x30
 80124c8:	b672      	cpsid	i
 80124ca:	f383 8811 	msr	BASEPRI, r3
 80124ce:	f3bf 8f6f 	isb	sy
 80124d2:	f3bf 8f4f 	dsb	sy
 80124d6:	b662      	cpsie	i
 80124d8:	e7fe      	b.n	80124d8 <vPortValidateInterruptPriority+0x28>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80124da:	4b0c      	ldr	r3, [pc, #48]	; (801250c <vPortValidateInterruptPriority+0x5c>)
 80124dc:	4a0c      	ldr	r2, [pc, #48]	; (8012510 <vPortValidateInterruptPriority+0x60>)
 80124de:	681b      	ldr	r3, [r3, #0]
 80124e0:	6812      	ldr	r2, [r2, #0]
 80124e2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80124e6:	4293      	cmp	r3, r2
 80124e8:	d90a      	bls.n	8012500 <vPortValidateInterruptPriority+0x50>
 80124ea:	f04f 0330 	mov.w	r3, #48	; 0x30
 80124ee:	b672      	cpsid	i
 80124f0:	f383 8811 	msr	BASEPRI, r3
 80124f4:	f3bf 8f6f 	isb	sy
 80124f8:	f3bf 8f4f 	dsb	sy
 80124fc:	b662      	cpsie	i
 80124fe:	e7fe      	b.n	80124fe <vPortValidateInterruptPriority+0x4e>
	}
 8012500:	4770      	bx	lr
 8012502:	bf00      	nop
 8012504:	e000e3f0 	.word	0xe000e3f0
 8012508:	20001840 	.word	0x20001840
 801250c:	e000ed0c 	.word	0xe000ed0c
 8012510:	20001844 	.word	0x20001844

08012514 <prvInsertBlockIntoFreeList>:
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8012514:	4b11      	ldr	r3, [pc, #68]	; (801255c <prvInsertBlockIntoFreeList+0x48>)
{
 8012516:	b430      	push	{r4, r5}
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8012518:	681a      	ldr	r2, [r3, #0]
 801251a:	4282      	cmp	r2, r0
 801251c:	d201      	bcs.n	8012522 <prvInsertBlockIntoFreeList+0xe>
 801251e:	4613      	mov	r3, r2
 8012520:	e7fa      	b.n	8012518 <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8012522:	685c      	ldr	r4, [r3, #4]
 8012524:	1919      	adds	r1, r3, r4
 8012526:	4288      	cmp	r0, r1
 8012528:	d103      	bne.n	8012532 <prvInsertBlockIntoFreeList+0x1e>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 801252a:	6841      	ldr	r1, [r0, #4]
 801252c:	4618      	mov	r0, r3
 801252e:	4421      	add	r1, r4
 8012530:	6059      	str	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8012532:	6844      	ldr	r4, [r0, #4]
 8012534:	1901      	adds	r1, r0, r4
 8012536:	428a      	cmp	r2, r1
 8012538:	d109      	bne.n	801254e <prvInsertBlockIntoFreeList+0x3a>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801253a:	4909      	ldr	r1, [pc, #36]	; (8012560 <prvInsertBlockIntoFreeList+0x4c>)
 801253c:	6809      	ldr	r1, [r1, #0]
 801253e:	428a      	cmp	r2, r1
 8012540:	d005      	beq.n	801254e <prvInsertBlockIntoFreeList+0x3a>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8012542:	e9d2 5100 	ldrd	r5, r1, [r2]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8012546:	4421      	add	r1, r4
 8012548:	e9c0 5100 	strd	r5, r1, [r0]
 801254c:	e000      	b.n	8012550 <prvInsertBlockIntoFreeList+0x3c>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 801254e:	6002      	str	r2, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8012550:	4298      	cmp	r0, r3
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012552:	bc30      	pop	{r4, r5}
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8012554:	bf18      	it	ne
 8012556:	6018      	strne	r0, [r3, #0]
}
 8012558:	4770      	bx	lr
 801255a:	bf00      	nop
 801255c:	20021858 	.word	0x20021858
 8012560:	20001848 	.word	0x20001848

08012564 <pvPortMalloc>:
{
 8012564:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012568:	4604      	mov	r4, r0
	vTaskSuspendAll();
 801256a:	f7fe ff19 	bl	80113a0 <vTaskSuspendAll>
		if( pxEnd == NULL )
 801256e:	4845      	ldr	r0, [pc, #276]	; (8012684 <pvPortMalloc+0x120>)
 8012570:	6803      	ldr	r3, [r0, #0]
 8012572:	2b00      	cmp	r3, #0
 8012574:	d037      	beq.n	80125e6 <pvPortMalloc+0x82>
 8012576:	4b44      	ldr	r3, [pc, #272]	; (8012688 <pvPortMalloc+0x124>)
 8012578:	681f      	ldr	r7, [r3, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 801257a:	423c      	tst	r4, r7
 801257c:	d156      	bne.n	801262c <pvPortMalloc+0xc8>
			if( xWantedSize > 0 )
 801257e:	2c00      	cmp	r4, #0
 8012580:	d054      	beq.n	801262c <pvPortMalloc+0xc8>
				xWantedSize += xHeapStructSize;
 8012582:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8012586:	0759      	lsls	r1, r3, #29
 8012588:	d002      	beq.n	8012590 <pvPortMalloc+0x2c>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801258a:	f023 0307 	bic.w	r3, r3, #7
 801258e:	3308      	adds	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8012590:	2b00      	cmp	r3, #0
 8012592:	d04b      	beq.n	801262c <pvPortMalloc+0xc8>
 8012594:	f8df 8104 	ldr.w	r8, [pc, #260]	; 801269c <pvPortMalloc+0x138>
 8012598:	f8d8 6000 	ldr.w	r6, [r8]
 801259c:	429e      	cmp	r6, r3
 801259e:	d345      	bcc.n	801262c <pvPortMalloc+0xc8>
				pxBlock = xStart.pxNextFreeBlock;
 80125a0:	493a      	ldr	r1, [pc, #232]	; (801268c <pvPortMalloc+0x128>)
 80125a2:	680c      	ldr	r4, [r1, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80125a4:	e003      	b.n	80125ae <pvPortMalloc+0x4a>
 80125a6:	6825      	ldr	r5, [r4, #0]
 80125a8:	b125      	cbz	r5, 80125b4 <pvPortMalloc+0x50>
 80125aa:	4621      	mov	r1, r4
 80125ac:	462c      	mov	r4, r5
 80125ae:	6862      	ldr	r2, [r4, #4]
 80125b0:	429a      	cmp	r2, r3
 80125b2:	d3f8      	bcc.n	80125a6 <pvPortMalloc+0x42>
				if( pxBlock != pxEnd )
 80125b4:	6800      	ldr	r0, [r0, #0]
 80125b6:	42a0      	cmp	r0, r4
 80125b8:	d038      	beq.n	801262c <pvPortMalloc+0xc8>
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80125ba:	eba2 0c03 	sub.w	ip, r2, r3
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80125be:	6820      	ldr	r0, [r4, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80125c0:	680d      	ldr	r5, [r1, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80125c2:	f1bc 0f10 	cmp.w	ip, #16
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80125c6:	6008      	str	r0, [r1, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80125c8:	d93e      	bls.n	8012648 <pvPortMalloc+0xe4>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80125ca:	18e0      	adds	r0, r4, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80125cc:	0742      	lsls	r2, r0, #29
 80125ce:	d035      	beq.n	801263c <pvPortMalloc+0xd8>
 80125d0:	f04f 0330 	mov.w	r3, #48	; 0x30
 80125d4:	b672      	cpsid	i
 80125d6:	f383 8811 	msr	BASEPRI, r3
 80125da:	f3bf 8f6f 	isb	sy
 80125de:	f3bf 8f4f 	dsb	sy
 80125e2:	b662      	cpsie	i
 80125e4:	e7fe      	b.n	80125e4 <pvPortMalloc+0x80>
	uxAddress = ( size_t ) ucHeap;
 80125e6:	4b2a      	ldr	r3, [pc, #168]	; (8012690 <pvPortMalloc+0x12c>)
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80125e8:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
	uxAddress -= xHeapStructSize;
 80125ec:	4a29      	ldr	r2, [pc, #164]	; (8012694 <pvPortMalloc+0x130>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80125ee:	075d      	lsls	r5, r3, #29
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80125f0:	4f29      	ldr	r7, [pc, #164]	; (8012698 <pvPortMalloc+0x134>)
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80125f2:	f022 0207 	bic.w	r2, r2, #7
	xStart.xBlockSize = ( size_t ) 0;
 80125f6:	f04f 0500 	mov.w	r5, #0
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80125fa:	bf18      	it	ne
 80125fc:	3307      	addne	r3, #7
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80125fe:	f8df c09c 	ldr.w	ip, [pc, #156]	; 801269c <pvPortMalloc+0x138>
	pxEnd = ( void * ) uxAddress;
 8012602:	6002      	str	r2, [r0, #0]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8012604:	bf18      	it	ne
 8012606:	f023 0307 	bicne.w	r3, r3, #7
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 801260a:	4619      	mov	r1, r3
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 801260c:	1ad3      	subs	r3, r2, r3
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801260e:	603b      	str	r3, [r7, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8012610:	4637      	mov	r7, r6
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8012612:	f8cc 3000 	str.w	r3, [ip]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8012616:	423c      	tst	r4, r7
	pxEnd->pxNextFreeBlock = NULL;
 8012618:	e9c2 5500 	strd	r5, r5, [r2]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 801261c:	e9c1 2300 	strd	r2, r3, [r1]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8012620:	4b1a      	ldr	r3, [pc, #104]	; (801268c <pvPortMalloc+0x128>)
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8012622:	4a19      	ldr	r2, [pc, #100]	; (8012688 <pvPortMalloc+0x124>)
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8012624:	e9c3 1500 	strd	r1, r5, [r3]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8012628:	6016      	str	r6, [r2, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 801262a:	d0a8      	beq.n	801257e <pvPortMalloc+0x1a>
	( void ) xTaskResumeAll();
 801262c:	f7fe ff78 	bl	8011520 <xTaskResumeAll>
			vApplicationMallocFailedHook();
 8012630:	2500      	movs	r5, #0
 8012632:	f7ee fac1 	bl	8000bb8 <vApplicationMallocFailedHook>
}
 8012636:	4628      	mov	r0, r5
 8012638:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 801263c:	f8c0 c004 	str.w	ip, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8012640:	6063      	str	r3, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8012642:	f7ff ff67 	bl	8012514 <prvInsertBlockIntoFreeList>
 8012646:	6862      	ldr	r2, [r4, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8012648:	4913      	ldr	r1, [pc, #76]	; (8012698 <pvPortMalloc+0x134>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 801264a:	1ab6      	subs	r6, r6, r2
					pxBlock->pxNextFreeBlock = NULL;
 801264c:	2300      	movs	r3, #0
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 801264e:	433a      	orrs	r2, r7
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8012650:	6808      	ldr	r0, [r1, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8012652:	3508      	adds	r5, #8
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8012654:	f8c8 6000 	str.w	r6, [r8]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8012658:	4286      	cmp	r6, r0
					pxBlock->pxNextFreeBlock = NULL;
 801265a:	e9c4 3200 	strd	r3, r2, [r4]
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801265e:	bf38      	it	cc
 8012660:	600e      	strcc	r6, [r1, #0]
	( void ) xTaskResumeAll();
 8012662:	f7fe ff5d 	bl	8011520 <xTaskResumeAll>
		if( pvReturn == NULL )
 8012666:	2d00      	cmp	r5, #0
 8012668:	d0e2      	beq.n	8012630 <pvPortMalloc+0xcc>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 801266a:	076b      	lsls	r3, r5, #29
 801266c:	d0e3      	beq.n	8012636 <pvPortMalloc+0xd2>
 801266e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8012672:	b672      	cpsid	i
 8012674:	f383 8811 	msr	BASEPRI, r3
 8012678:	f3bf 8f6f 	isb	sy
 801267c:	f3bf 8f4f 	dsb	sy
 8012680:	b662      	cpsie	i
 8012682:	e7fe      	b.n	8012682 <pvPortMalloc+0x11e>
 8012684:	20001848 	.word	0x20001848
 8012688:	2002184c 	.word	0x2002184c
 801268c:	20021858 	.word	0x20021858
 8012690:	2000184c 	.word	0x2000184c
 8012694:	20021844 	.word	0x20021844
 8012698:	20021854 	.word	0x20021854
 801269c:	20021850 	.word	0x20021850

080126a0 <vPortFree>:
	if( pv != NULL )
 80126a0:	b1f0      	cbz	r0, 80126e0 <vPortFree+0x40>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80126a2:	4a1b      	ldr	r2, [pc, #108]	; (8012710 <vPortFree+0x70>)
 80126a4:	f850 3c04 	ldr.w	r3, [r0, #-4]
 80126a8:	6812      	ldr	r2, [r2, #0]
 80126aa:	4213      	tst	r3, r2
 80126ac:	d10a      	bne.n	80126c4 <vPortFree+0x24>
 80126ae:	f04f 0330 	mov.w	r3, #48	; 0x30
 80126b2:	b672      	cpsid	i
 80126b4:	f383 8811 	msr	BASEPRI, r3
 80126b8:	f3bf 8f6f 	isb	sy
 80126bc:	f3bf 8f4f 	dsb	sy
 80126c0:	b662      	cpsie	i
 80126c2:	e7fe      	b.n	80126c2 <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80126c4:	f850 1c08 	ldr.w	r1, [r0, #-8]
 80126c8:	b159      	cbz	r1, 80126e2 <vPortFree+0x42>
 80126ca:	f04f 0330 	mov.w	r3, #48	; 0x30
 80126ce:	b672      	cpsid	i
 80126d0:	f383 8811 	msr	BASEPRI, r3
 80126d4:	f3bf 8f6f 	isb	sy
 80126d8:	f3bf 8f4f 	dsb	sy
 80126dc:	b662      	cpsie	i
 80126de:	e7fe      	b.n	80126de <vPortFree+0x3e>
 80126e0:	4770      	bx	lr
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80126e2:	ea23 0302 	bic.w	r3, r3, r2
{
 80126e6:	b510      	push	{r4, lr}
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80126e8:	f840 3c04 	str.w	r3, [r0, #-4]
 80126ec:	4604      	mov	r4, r0
				vTaskSuspendAll();
 80126ee:	f7fe fe57 	bl	80113a0 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 80126f2:	4a08      	ldr	r2, [pc, #32]	; (8012714 <vPortFree+0x74>)
 80126f4:	f854 3c04 	ldr.w	r3, [r4, #-4]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80126f8:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 80126fc:	6811      	ldr	r1, [r2, #0]
 80126fe:	440b      	add	r3, r1
 8012700:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8012702:	f7ff ff07 	bl	8012514 <prvInsertBlockIntoFreeList>
}
 8012706:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 801270a:	f7fe bf09 	b.w	8011520 <xTaskResumeAll>
 801270e:	bf00      	nop
 8012710:	2002184c 	.word	0x2002184c
 8012714:	20021850 	.word	0x20021850

08012718 <pbuf_free_int>:
 */
static void
pbuf_free_int(void *p)
{
  struct pbuf *q = (struct pbuf *)p;
  pbuf_free(q);
 8012718:	f003 b91e 	b.w	8015958 <pbuf_free>

0801271c <tcpip_thread>:
{
 801271c:	b580      	push	{r7, lr}
  LOCK_TCPIP_CORE();
 801271e:	483a      	ldr	r0, [pc, #232]	; (8012808 <tcpip_thread+0xec>)
{
 8012720:	b082      	sub	sp, #8
  LOCK_TCPIP_CORE();
 8012722:	f00b febd 	bl	801e4a0 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 8012726:	4b39      	ldr	r3, [pc, #228]	; (801280c <tcpip_thread+0xf0>)
 8012728:	681b      	ldr	r3, [r3, #0]
 801272a:	b113      	cbz	r3, 8012732 <tcpip_thread+0x16>
    tcpip_init_done(tcpip_init_done_arg);
 801272c:	4a38      	ldr	r2, [pc, #224]	; (8012810 <tcpip_thread+0xf4>)
 801272e:	6810      	ldr	r0, [r2, #0]
 8012730:	4798      	blx	r3
  UNLOCK_TCPIP_CORE();
 8012732:	4d35      	ldr	r5, [pc, #212]	; (8012808 <tcpip_thread+0xec>)
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 8012734:	4e37      	ldr	r6, [pc, #220]	; (8012814 <tcpip_thread+0xf8>)
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8012736:	4f38      	ldr	r7, [pc, #224]	; (8012818 <tcpip_thread+0xfc>)
 8012738:	e010      	b.n	801275c <tcpip_thread+0x40>
  } else if (sleeptime == 0) {
 801273a:	b168      	cbz	r0, 8012758 <tcpip_thread+0x3c>
  UNLOCK_TCPIP_CORE();
 801273c:	4628      	mov	r0, r5
 801273e:	f00b feb5 	bl	801e4ac <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 8012742:	4622      	mov	r2, r4
 8012744:	a901      	add	r1, sp, #4
 8012746:	4630      	mov	r0, r6
 8012748:	f00b fe50 	bl	801e3ec <sys_arch_mbox_fetch>
 801274c:	4604      	mov	r4, r0
  LOCK_TCPIP_CORE();
 801274e:	4628      	mov	r0, r5
 8012750:	f00b fea6 	bl	801e4a0 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 8012754:	3401      	adds	r4, #1
 8012756:	d111      	bne.n	801277c <tcpip_thread+0x60>
    sys_check_timeouts();
 8012758:	f008 f87e 	bl	801a858 <sys_check_timeouts>
  sleeptime = sys_timeouts_sleeptime();
 801275c:	f008 f8a0 	bl	801a8a0 <sys_timeouts_sleeptime>
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 8012760:	1c43      	adds	r3, r0, #1
  sleeptime = sys_timeouts_sleeptime();
 8012762:	4604      	mov	r4, r0
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 8012764:	d1e9      	bne.n	801273a <tcpip_thread+0x1e>
    UNLOCK_TCPIP_CORE();
 8012766:	4628      	mov	r0, r5
 8012768:	f00b fea0 	bl	801e4ac <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 801276c:	2200      	movs	r2, #0
 801276e:	a901      	add	r1, sp, #4
 8012770:	4630      	mov	r0, r6
 8012772:	f00b fe3b 	bl	801e3ec <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 8012776:	4628      	mov	r0, r5
 8012778:	f00b fe92 	bl	801e4a0 <sys_mutex_lock>
    if (msg == NULL) {
 801277c:	9c01      	ldr	r4, [sp, #4]
 801277e:	2c00      	cmp	r4, #0
 8012780:	d033      	beq.n	80127ea <tcpip_thread+0xce>
  switch (msg->type) {
 8012782:	7823      	ldrb	r3, [r4, #0]
 8012784:	2b04      	cmp	r3, #4
 8012786:	d837      	bhi.n	80127f8 <tcpip_thread+0xdc>
 8012788:	e8df f003 	tbb	[pc, r3]
 801278c:	070f1822 	.word	0x070f1822
 8012790:	03          	.byte	0x03
 8012791:	00          	.byte	0x00
      msg->msg.cb.function(msg->msg.cb.ctx);
 8012792:	e9d4 3001 	ldrd	r3, r0, [r4, #4]
 8012796:	4798      	blx	r3
 8012798:	e7e0      	b.n	801275c <tcpip_thread+0x40>
      msg->msg.cb.function(msg->msg.cb.ctx);
 801279a:	e9d4 3001 	ldrd	r3, r0, [r4, #4]
 801279e:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 80127a0:	4621      	mov	r1, r4
 80127a2:	2009      	movs	r0, #9
 80127a4:	f002 fdfe 	bl	80153a4 <memp_free>
 80127a8:	e7d8      	b.n	801275c <tcpip_thread+0x40>
      sys_untimeout(msg->msg.tmo.h, msg->msg.tmo.arg);
 80127aa:	e9d4 0102 	ldrd	r0, r1, [r4, #8]
 80127ae:	f008 f835 	bl	801a81c <sys_untimeout>
      memp_free(MEMP_TCPIP_MSG_API, msg);
 80127b2:	4621      	mov	r1, r4
 80127b4:	2009      	movs	r0, #9
 80127b6:	f002 fdf5 	bl	80153a4 <memp_free>
 80127ba:	e7cf      	b.n	801275c <tcpip_thread+0x40>
      sys_timeout(msg->msg.tmo.msecs, msg->msg.tmo.h, msg->msg.tmo.arg);
 80127bc:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 80127c0:	6860      	ldr	r0, [r4, #4]
 80127c2:	f007 fff3 	bl	801a7ac <sys_timeout>
      memp_free(MEMP_TCPIP_MSG_API, msg);
 80127c6:	4621      	mov	r1, r4
 80127c8:	2009      	movs	r0, #9
 80127ca:	f002 fdeb 	bl	80153a4 <memp_free>
 80127ce:	e7c5      	b.n	801275c <tcpip_thread+0x40>
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 80127d0:	e9d4 1302 	ldrd	r1, r3, [r4, #8]
 80127d4:	6860      	ldr	r0, [r4, #4]
 80127d6:	4798      	blx	r3
 80127d8:	b110      	cbz	r0, 80127e0 <tcpip_thread+0xc4>
        pbuf_free(msg->msg.inp.p);
 80127da:	6860      	ldr	r0, [r4, #4]
 80127dc:	f003 f8bc 	bl	8015958 <pbuf_free>
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 80127e0:	4621      	mov	r1, r4
 80127e2:	200a      	movs	r0, #10
 80127e4:	f002 fdde 	bl	80153a4 <memp_free>
 80127e8:	e7b8      	b.n	801275c <tcpip_thread+0x40>
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 80127ea:	463b      	mov	r3, r7
 80127ec:	2291      	movs	r2, #145	; 0x91
 80127ee:	490b      	ldr	r1, [pc, #44]	; (801281c <tcpip_thread+0x100>)
 80127f0:	480b      	ldr	r0, [pc, #44]	; (8012820 <tcpip_thread+0x104>)
 80127f2:	f00d fa09 	bl	801fc08 <iprintf>
      continue;
 80127f6:	e7b1      	b.n	801275c <tcpip_thread+0x40>
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 80127f8:	463b      	mov	r3, r7
 80127fa:	22cf      	movs	r2, #207	; 0xcf
 80127fc:	4907      	ldr	r1, [pc, #28]	; (801281c <tcpip_thread+0x100>)
 80127fe:	4808      	ldr	r0, [pc, #32]	; (8012820 <tcpip_thread+0x104>)
 8012800:	f00d fa02 	bl	801fc08 <iprintf>
 8012804:	e7aa      	b.n	801275c <tcpip_thread+0x40>
 8012806:	bf00      	nop
 8012808:	200268a8 	.word	0x200268a8
 801280c:	20021860 	.word	0x20021860
 8012810:	20021864 	.word	0x20021864
 8012814:	20021868 	.word	0x20021868
 8012818:	08024dbc 	.word	0x08024dbc
 801281c:	08024dec 	.word	0x08024dec
 8012820:	08024d0c 	.word	0x08024d0c

08012824 <tcpip_inpkt>:
{
 8012824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012826:	4607      	mov	r7, r0
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8012828:	4814      	ldr	r0, [pc, #80]	; (801287c <tcpip_inpkt+0x58>)
{
 801282a:	460e      	mov	r6, r1
 801282c:	4615      	mov	r5, r2
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 801282e:	f00b fdff 	bl	801e430 <sys_mbox_valid>
 8012832:	b188      	cbz	r0, 8012858 <tcpip_inpkt+0x34>
  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 8012834:	22fe      	movs	r2, #254	; 0xfe
 8012836:	4912      	ldr	r1, [pc, #72]	; (8012880 <tcpip_inpkt+0x5c>)
 8012838:	200a      	movs	r0, #10
 801283a:	f002 fd8f 	bl	801535c <memp_malloc_fn>
  if (msg == NULL) {
 801283e:	4604      	mov	r4, r0
 8012840:	b1c0      	cbz	r0, 8012874 <tcpip_inpkt+0x50>
  msg->type = TCPIP_MSG_INPKT;
 8012842:	2300      	movs	r3, #0
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8012844:	4601      	mov	r1, r0
  msg->msg.inp.input_fn = input_fn;
 8012846:	60c5      	str	r5, [r0, #12]
  msg->type = TCPIP_MSG_INPKT;
 8012848:	7003      	strb	r3, [r0, #0]
  msg->msg.inp.netif = inp;
 801284a:	e9c0 7601 	strd	r7, r6, [r0, #4]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 801284e:	480b      	ldr	r0, [pc, #44]	; (801287c <tcpip_inpkt+0x58>)
 8012850:	f00b fdba 	bl	801e3c8 <sys_mbox_trypost>
 8012854:	b938      	cbnz	r0, 8012866 <tcpip_inpkt+0x42>
}
 8012856:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8012858:	4b09      	ldr	r3, [pc, #36]	; (8012880 <tcpip_inpkt+0x5c>)
 801285a:	22fc      	movs	r2, #252	; 0xfc
 801285c:	4909      	ldr	r1, [pc, #36]	; (8012884 <tcpip_inpkt+0x60>)
 801285e:	480a      	ldr	r0, [pc, #40]	; (8012888 <tcpip_inpkt+0x64>)
 8012860:	f00d f9d2 	bl	801fc08 <iprintf>
 8012864:	e7e6      	b.n	8012834 <tcpip_inpkt+0x10>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8012866:	4621      	mov	r1, r4
 8012868:	200a      	movs	r0, #10
 801286a:	f002 fd9b 	bl	80153a4 <memp_free>
    return ERR_MEM;
 801286e:	f04f 30ff 	mov.w	r0, #4294967295
}
 8012872:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return ERR_MEM;
 8012874:	f04f 30ff 	mov.w	r0, #4294967295
}
 8012878:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801287a:	bf00      	nop
 801287c:	20021868 	.word	0x20021868
 8012880:	08024dbc 	.word	0x08024dbc
 8012884:	08024dac 	.word	0x08024dac
 8012888:	08024d0c 	.word	0x08024d0c

0801288c <tcpip_input>:
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 801288c:	f891 3035 	ldrb.w	r3, [r1, #53]	; 0x35
 8012890:	f013 0f18 	tst.w	r3, #24
 8012894:	d102      	bne.n	801289c <tcpip_input+0x10>
    return tcpip_inpkt(p, inp, ip_input);
 8012896:	4a03      	ldr	r2, [pc, #12]	; (80128a4 <tcpip_input+0x18>)
 8012898:	f7ff bfc4 	b.w	8012824 <tcpip_inpkt>
    return tcpip_inpkt(p, inp, ethernet_input);
 801289c:	4a02      	ldr	r2, [pc, #8]	; (80128a8 <tcpip_input+0x1c>)
 801289e:	f7ff bfc1 	b.w	8012824 <tcpip_inpkt>
 80128a2:	bf00      	nop
 80128a4:	0801d36d 	.word	0x0801d36d
 80128a8:	0801e241 	.word	0x0801e241

080128ac <tcpip_try_callback>:
{
 80128ac:	b570      	push	{r4, r5, r6, lr}
 80128ae:	4606      	mov	r6, r0
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 80128b0:	4814      	ldr	r0, [pc, #80]	; (8012904 <tcpip_try_callback+0x58>)
{
 80128b2:	460d      	mov	r5, r1
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 80128b4:	f00b fdbc 	bl	801e430 <sys_mbox_valid>
 80128b8:	b188      	cbz	r0, 80128de <tcpip_try_callback+0x32>
  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 80128ba:	f240 125f 	movw	r2, #351	; 0x15f
 80128be:	4912      	ldr	r1, [pc, #72]	; (8012908 <tcpip_try_callback+0x5c>)
 80128c0:	2009      	movs	r0, #9
 80128c2:	f002 fd4b 	bl	801535c <memp_malloc_fn>
  if (msg == NULL) {
 80128c6:	4604      	mov	r4, r0
 80128c8:	b1c0      	cbz	r0, 80128fc <tcpip_try_callback+0x50>
  msg->type = TCPIP_MSG_CALLBACK;
 80128ca:	2303      	movs	r3, #3
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 80128cc:	4601      	mov	r1, r0
  msg->msg.cb.ctx = ctx;
 80128ce:	e9c0 6501 	strd	r6, r5, [r0, #4]
  msg->type = TCPIP_MSG_CALLBACK;
 80128d2:	7003      	strb	r3, [r0, #0]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 80128d4:	480b      	ldr	r0, [pc, #44]	; (8012904 <tcpip_try_callback+0x58>)
 80128d6:	f00b fd77 	bl	801e3c8 <sys_mbox_trypost>
 80128da:	b940      	cbnz	r0, 80128ee <tcpip_try_callback+0x42>
}
 80128dc:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 80128de:	4b0a      	ldr	r3, [pc, #40]	; (8012908 <tcpip_try_callback+0x5c>)
 80128e0:	f240 125d 	movw	r2, #349	; 0x15d
 80128e4:	4909      	ldr	r1, [pc, #36]	; (801290c <tcpip_try_callback+0x60>)
 80128e6:	480a      	ldr	r0, [pc, #40]	; (8012910 <tcpip_try_callback+0x64>)
 80128e8:	f00d f98e 	bl	801fc08 <iprintf>
 80128ec:	e7e5      	b.n	80128ba <tcpip_try_callback+0xe>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 80128ee:	4621      	mov	r1, r4
 80128f0:	2009      	movs	r0, #9
 80128f2:	f002 fd57 	bl	80153a4 <memp_free>
    return ERR_MEM;
 80128f6:	f04f 30ff 	mov.w	r0, #4294967295
}
 80128fa:	bd70      	pop	{r4, r5, r6, pc}
    return ERR_MEM;
 80128fc:	f04f 30ff 	mov.w	r0, #4294967295
}
 8012900:	bd70      	pop	{r4, r5, r6, pc}
 8012902:	bf00      	nop
 8012904:	20021868 	.word	0x20021868
 8012908:	08024dbc 	.word	0x08024dbc
 801290c:	08024dac 	.word	0x08024dac
 8012910:	08024d0c 	.word	0x08024d0c

08012914 <tcpip_init>:
{
 8012914:	b530      	push	{r4, r5, lr}
 8012916:	b083      	sub	sp, #12
 8012918:	4605      	mov	r5, r0
 801291a:	460c      	mov	r4, r1
  lwip_init();
 801291c:	f001 ff9c 	bl	8014858 <lwip_init>
  tcpip_init_done = initfunc;
 8012920:	4a12      	ldr	r2, [pc, #72]	; (801296c <tcpip_init+0x58>)
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 8012922:	2106      	movs	r1, #6
  tcpip_init_done_arg = arg;
 8012924:	4b12      	ldr	r3, [pc, #72]	; (8012970 <tcpip_init+0x5c>)
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 8012926:	4813      	ldr	r0, [pc, #76]	; (8012974 <tcpip_init+0x60>)
  tcpip_init_done = initfunc;
 8012928:	6015      	str	r5, [r2, #0]
  tcpip_init_done_arg = arg;
 801292a:	601c      	str	r4, [r3, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 801292c:	f00b fd28 	bl	801e380 <sys_mbox_new>
 8012930:	b9a0      	cbnz	r0, 801295c <tcpip_init+0x48>
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 8012932:	4811      	ldr	r0, [pc, #68]	; (8012978 <tcpip_init+0x64>)
 8012934:	f00b fd8e 	bl	801e454 <sys_mutex_new>
 8012938:	b130      	cbz	r0, 8012948 <tcpip_init+0x34>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 801293a:	4b10      	ldr	r3, [pc, #64]	; (801297c <tcpip_init+0x68>)
 801293c:	f240 2265 	movw	r2, #613	; 0x265
 8012940:	490f      	ldr	r1, [pc, #60]	; (8012980 <tcpip_init+0x6c>)
 8012942:	4810      	ldr	r0, [pc, #64]	; (8012984 <tcpip_init+0x70>)
 8012944:	f00d f960 	bl	801fc08 <iprintf>
  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 8012948:	2200      	movs	r2, #0
 801294a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801294e:	490e      	ldr	r1, [pc, #56]	; (8012988 <tcpip_init+0x74>)
 8012950:	9200      	str	r2, [sp, #0]
 8012952:	480e      	ldr	r0, [pc, #56]	; (801298c <tcpip_init+0x78>)
 8012954:	f00b fdae 	bl	801e4b4 <sys_thread_new>
}
 8012958:	b003      	add	sp, #12
 801295a:	bd30      	pop	{r4, r5, pc}
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 801295c:	4b07      	ldr	r3, [pc, #28]	; (801297c <tcpip_init+0x68>)
 801295e:	f240 2261 	movw	r2, #609	; 0x261
 8012962:	490b      	ldr	r1, [pc, #44]	; (8012990 <tcpip_init+0x7c>)
 8012964:	4807      	ldr	r0, [pc, #28]	; (8012984 <tcpip_init+0x70>)
 8012966:	f00d f94f 	bl	801fc08 <iprintf>
 801296a:	e7e2      	b.n	8012932 <tcpip_init+0x1e>
 801296c:	20021860 	.word	0x20021860
 8012970:	20021864 	.word	0x20021864
 8012974:	20021868 	.word	0x20021868
 8012978:	200268a8 	.word	0x200268a8
 801297c:	08024dbc 	.word	0x08024dbc
 8012980:	08024d78 	.word	0x08024d78
 8012984:	08024d0c 	.word	0x08024d0c
 8012988:	0801271d 	.word	0x0801271d
 801298c:	08024d9c 	.word	0x08024d9c
 8012990:	08024d54 	.word	0x08024d54

08012994 <pbuf_free_callback>:
 * @return ERR_OK if callback could be enqueued, an err_t if not
 */
err_t
pbuf_free_callback(struct pbuf *p)
{
  return tcpip_try_callback(pbuf_free_int, p);
 8012994:	4601      	mov	r1, r0
 8012996:	4801      	ldr	r0, [pc, #4]	; (801299c <pbuf_free_callback+0x8>)
 8012998:	f7ff bf88 	b.w	80128ac <tcpip_try_callback>
 801299c:	08012719 	.word	0x08012719

080129a0 <fs_open>:
err_t
fs_open(struct fs_file *file, const char *name)
{
  const struct fsdata_file *f;

  if ((file == NULL) || (name == NULL)) {
 80129a0:	b1e8      	cbz	r0, 80129de <fs_open+0x3e>
 80129a2:	b1e1      	cbz	r1, 80129de <fs_open+0x3e>
{
 80129a4:	b570      	push	{r4, r5, r6, lr}
 80129a6:	460d      	mov	r5, r1
 80129a8:	4606      	mov	r6, r0
 80129aa:	490f      	ldr	r1, [pc, #60]	; (80129e8 <fs_open+0x48>)
    return ERR_OK;
  }
  file->is_custom_file = 0;
#endif /* LWIP_HTTPD_CUSTOM_FILES */

  for (f = FS_ROOT; f != NULL; f = f->next) {
 80129ac:	4c0f      	ldr	r4, [pc, #60]	; (80129ec <fs_open+0x4c>)
 80129ae:	e000      	b.n	80129b2 <fs_open+0x12>
 80129b0:	6861      	ldr	r1, [r4, #4]
    if (!strcmp(name, (const char *)f->name)) {
 80129b2:	4628      	mov	r0, r5
 80129b4:	f7ed fc44 	bl	8000240 <strcmp>
 80129b8:	b130      	cbz	r0, 80129c8 <fs_open+0x28>
  for (f = FS_ROOT; f != NULL; f = f->next) {
 80129ba:	6824      	ldr	r4, [r4, #0]
 80129bc:	2c00      	cmp	r4, #0
 80129be:	d1f7      	bne.n	80129b0 <fs_open+0x10>
#endif /* #if LWIP_HTTPD_FILE_STATE */
      return ERR_OK;
    }
  }
  /* file not found */
  return ERR_VAL;
 80129c0:	f06f 0305 	mvn.w	r3, #5
}
 80129c4:	4618      	mov	r0, r3
 80129c6:	bd70      	pop	{r4, r5, r6, pc}
      file->len = f->len;
 80129c8:	68e2      	ldr	r2, [r4, #12]
      return ERR_OK;
 80129ca:	4603      	mov	r3, r0
      file->data = (const char *)f->data;
 80129cc:	68a1      	ldr	r1, [r4, #8]
      file->pextension = NULL;
 80129ce:	e9c6 2002 	strd	r2, r0, [r6, #8]
      file->len = f->len;
 80129d2:	e9c6 1200 	strd	r1, r2, [r6]
      file->flags = f->flags;
 80129d6:	7c22      	ldrb	r2, [r4, #16]
}
 80129d8:	4618      	mov	r0, r3
      file->flags = f->flags;
 80129da:	7432      	strb	r2, [r6, #16]
}
 80129dc:	bd70      	pop	{r4, r5, r6, pc}
    return ERR_ARG;
 80129de:	f06f 030f 	mvn.w	r3, #15
}
 80129e2:	4618      	mov	r0, r3
 80129e4:	4770      	bx	lr
 80129e6:	bf00      	nop
 80129e8:	0802fc90 	.word	0x0802fc90
 80129ec:	0803adfc 	.word	0x0803adfc

080129f0 <fs_close>:
#endif /* LWIP_HTTPD_CUSTOM_FILES */
#if LWIP_HTTPD_FILE_STATE
  fs_state_free(file, file->state);
#endif /* #if LWIP_HTTPD_FILE_STATE */
  LWIP_UNUSED_ARG(file);
}
 80129f0:	4770      	bx	lr
 80129f2:	bf00      	nop

080129f4 <fs_bytes_left>:
#endif /* LWIP_HTTPD_FS_ASYNC_READ */
/*-----------------------------------------------------------------------------------*/
int
fs_bytes_left(struct fs_file *file)
{
  return file->len - file->index;
 80129f4:	e9d0 2001 	ldrd	r2, r0, [r0, #4]
}
 80129f8:	1a10      	subs	r0, r2, r0
 80129fa:	4770      	bx	lr

080129fc <http_write>:
 * @param apiflags directly passed to tcp_write
 * @return the return value of tcp_write
 */
static err_t
http_write(struct altcp_pcb *pcb, const void *ptr, u16_t *length, u8_t apiflags)
{
 80129fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  u16_t len, max_len;
  err_t err;
  LWIP_ASSERT("length != NULL", length != NULL);
  len = *length;
 8012a00:	8814      	ldrh	r4, [r2, #0]
  if (len == 0) {
 8012a02:	b374      	cbz	r4, 8012a62 <http_write+0x66>
 8012a04:	461f      	mov	r7, r3
  if (max_len < len) {
    len = max_len;
  }
#ifdef HTTPD_MAX_WRITE_LEN
  /* Additional limitation: e.g. don't enqueue more than 2*mss at once */
  max_len = HTTPD_MAX_WRITE_LEN(pcb);
 8012a06:	8e43      	ldrh	r3, [r0, #50]	; 0x32
 8012a08:	4605      	mov	r5, r0
 8012a0a:	4690      	mov	r8, r2
 8012a0c:	005b      	lsls	r3, r3, #1
 8012a0e:	f8b0 2064 	ldrh.w	r2, [r0, #100]	; 0x64
 8012a12:	460e      	mov	r6, r1
 8012a14:	b298      	uxth	r0, r3
 8012a16:	4290      	cmp	r0, r2
 8012a18:	bf28      	it	cs
 8012a1a:	4610      	movcs	r0, r2
 8012a1c:	4284      	cmp	r4, r0
 8012a1e:	bf28      	it	cs
 8012a20:	4604      	movcs	r4, r0
    len = max_len;
  }
#endif /* HTTPD_MAX_WRITE_LEN */
  do {
    LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("Trying to send %d bytes\n", len));
    err = altcp_write(pcb, ptr, len, apiflags);
 8012a22:	463b      	mov	r3, r7
 8012a24:	4622      	mov	r2, r4
 8012a26:	4631      	mov	r1, r6
 8012a28:	4628      	mov	r0, r5
 8012a2a:	f006 fd41 	bl	80194b0 <tcp_write>
    if (err == ERR_MEM) {
 8012a2e:	1c43      	adds	r3, r0, #1
 8012a30:	d003      	beq.n	8012a3a <http_write+0x3e>
      LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE,
                  ("Send failed, trying less (%d bytes)\n", len));
    }
  } while ((err == ERR_MEM) && (len > 1));

  if (err == ERR_OK) {
 8012a32:	b950      	cbnz	r0, 8012a4a <http_write+0x4e>
    LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("Sent %d bytes\n", len));
    *length = len;
 8012a34:	f8a8 4000 	strh.w	r4, [r8]
 8012a38:	e00a      	b.n	8012a50 <http_write+0x54>
      if ((altcp_sndbuf(pcb) == 0) ||
 8012a3a:	f8b5 3064 	ldrh.w	r3, [r5, #100]	; 0x64
 8012a3e:	b123      	cbz	r3, 8012a4a <http_write+0x4e>
 8012a40:	f8b5 3066 	ldrh.w	r3, [r5, #102]	; 0x66
        len /= 2;
 8012a44:	0864      	lsrs	r4, r4, #1
      if ((altcp_sndbuf(pcb) == 0) ||
 8012a46:	2b08      	cmp	r3, #8
 8012a48:	d908      	bls.n	8012a5c <http_write+0x60>
  } else {
    LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("Send failed with err %d (\"%s\")\n", err, lwip_strerr(err)));
    *length = 0;
 8012a4a:	2300      	movs	r3, #0
 8012a4c:	f8a8 3000 	strh.w	r3, [r8]

#if LWIP_HTTPD_SUPPORT_11_KEEPALIVE
  /* ensure nagle is normally enabled (only disabled for persistent connections
     when all data has been enqueued but the connection stays open for the next
     request */
  altcp_nagle_enable(pcb);
 8012a50:	8b6b      	ldrh	r3, [r5, #26]
 8012a52:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8012a56:	836b      	strh	r3, [r5, #26]
#endif

  return err;
}
 8012a58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  } while ((err == ERR_MEM) && (len > 1));
 8012a5c:	2c01      	cmp	r4, #1
 8012a5e:	d8e0      	bhi.n	8012a22 <http_write+0x26>
 8012a60:	e7f3      	b.n	8012a4a <http_write+0x4e>
    return ERR_OK;
 8012a62:	4620      	mov	r0, r4
}
 8012a64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08012a68 <http_state_eof>:
{
 8012a68:	b510      	push	{r4, lr}
 8012a6a:	4604      	mov	r4, r0
  if (hs->handle) {
 8012a6c:	6940      	ldr	r0, [r0, #20]
 8012a6e:	b118      	cbz	r0, 8012a78 <http_state_eof+0x10>
    fs_close(hs->handle);
 8012a70:	f7ff ffbe 	bl	80129f0 <fs_close>
    hs->handle = NULL;
 8012a74:	2300      	movs	r3, #0
 8012a76:	6163      	str	r3, [r4, #20]
  if (hs->ssi) {
 8012a78:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8012a7a:	b118      	cbz	r0, 8012a84 <http_state_eof+0x1c>
    HTTP_FREE_SSI_STATE(ssi);
 8012a7c:	f002 f8ac 	bl	8014bd8 <mem_free>
    hs->ssi = NULL;
 8012a80:	2300      	movs	r3, #0
 8012a82:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (hs->req) {
 8012a84:	6a20      	ldr	r0, [r4, #32]
 8012a86:	b118      	cbz	r0, 8012a90 <http_state_eof+0x28>
    pbuf_free(hs->req);
 8012a88:	f002 ff66 	bl	8015958 <pbuf_free>
    hs->req = NULL;
 8012a8c:	2300      	movs	r3, #0
 8012a8e:	6223      	str	r3, [r4, #32]
}
 8012a90:	bd10      	pop	{r4, pc}
 8012a92:	bf00      	nop

08012a94 <http_get_404_file>:
 * @param uri pointer that receives the actual file name URI
 * @return file struct for the error page or NULL no matching file was found
 */
static struct fs_file *
http_get_404_file(struct http_state *hs, const char **uri)
{
 8012a94:	b538      	push	{r3, r4, r5, lr}
 8012a96:	460d      	mov	r5, r1
  err_t err;

  *uri = "/404.html";
 8012a98:	490c      	ldr	r1, [pc, #48]	; (8012acc <http_get_404_file+0x38>)
  err = fs_open(&hs->file_handle, *uri);
 8012a9a:	4604      	mov	r4, r0
  *uri = "/404.html";
 8012a9c:	6029      	str	r1, [r5, #0]
  err = fs_open(&hs->file_handle, *uri);
 8012a9e:	f7ff ff7f 	bl	80129a0 <fs_open>
  if (err != ERR_OK) {
 8012aa2:	b908      	cbnz	r0, 8012aa8 <http_get_404_file+0x14>
      }
    }
  }

  return &hs->file_handle;
}
 8012aa4:	4620      	mov	r0, r4
 8012aa6:	bd38      	pop	{r3, r4, r5, pc}
    *uri = "/404.htm";
 8012aa8:	4909      	ldr	r1, [pc, #36]	; (8012ad0 <http_get_404_file+0x3c>)
    err = fs_open(&hs->file_handle, *uri);
 8012aaa:	4620      	mov	r0, r4
    *uri = "/404.htm";
 8012aac:	6029      	str	r1, [r5, #0]
    err = fs_open(&hs->file_handle, *uri);
 8012aae:	f7ff ff77 	bl	80129a0 <fs_open>
    if (err != ERR_OK) {
 8012ab2:	2800      	cmp	r0, #0
 8012ab4:	d0f6      	beq.n	8012aa4 <http_get_404_file+0x10>
      *uri = "/404.shtml";
 8012ab6:	4907      	ldr	r1, [pc, #28]	; (8012ad4 <http_get_404_file+0x40>)
      err = fs_open(&hs->file_handle, *uri);
 8012ab8:	4620      	mov	r0, r4
      *uri = "/404.shtml";
 8012aba:	6029      	str	r1, [r5, #0]
      err = fs_open(&hs->file_handle, *uri);
 8012abc:	f7ff ff70 	bl	80129a0 <fs_open>
      if (err != ERR_OK) {
 8012ac0:	2800      	cmp	r0, #0
 8012ac2:	d0ef      	beq.n	8012aa4 <http_get_404_file+0x10>
        *uri = NULL;
 8012ac4:	2300      	movs	r3, #0
        return NULL;
 8012ac6:	461c      	mov	r4, r3
        *uri = NULL;
 8012ac8:	602b      	str	r3, [r5, #0]
        return NULL;
 8012aca:	e7eb      	b.n	8012aa4 <http_get_404_file+0x10>
 8012acc:	0803ae6c 	.word	0x0803ae6c
 8012ad0:	0803ae78 	.word	0x0803ae78
 8012ad4:	0803ae84 	.word	0x0803ae84

08012ad8 <http_accept>:
  struct http_state *hs;
  LWIP_UNUSED_ARG(err);
  LWIP_UNUSED_ARG(arg);
  LWIP_DEBUGF(HTTPD_DEBUG, ("http_accept %p / %p\n", (void *)pcb, arg));

  if ((err != ERR_OK) || (pcb == NULL)) {
 8012ad8:	bb82      	cbnz	r2, 8012b3c <http_accept+0x64>
{
 8012ada:	b570      	push	{r4, r5, r6, lr}
  if ((err != ERR_OK) || (pcb == NULL)) {
 8012adc:	fab1 f581 	clz	r5, r1
 8012ae0:	096d      	lsrs	r5, r5, #5
 8012ae2:	bb45      	cbnz	r5, 8012b36 <http_accept+0x5e>
 8012ae4:	460c      	mov	r4, r1
    return ERR_VAL;
  }

  /* Set priority */
  altcp_setprio(pcb, HTTPD_TCP_PRIO);
 8012ae6:	2101      	movs	r1, #1
 8012ae8:	4620      	mov	r0, r4
 8012aea:	f003 fd81 	bl	80165f0 <tcp_setprio>
  struct http_state *ret = HTTP_ALLOC_HTTP_STATE();
 8012aee:	2034      	movs	r0, #52	; 0x34
 8012af0:	f002 fa42 	bl	8014f78 <mem_malloc>
  if (ret != NULL) {
 8012af4:	4606      	mov	r6, r0
 8012af6:	b1d8      	cbz	r0, 8012b30 <http_accept+0x58>
  memset(hs, 0, sizeof(struct http_state));
 8012af8:	2234      	movs	r2, #52	; 0x34
 8012afa:	4629      	mov	r1, r5
 8012afc:	f00c f903 	bl	801ed06 <memset>
  }
  hs->pcb = pcb;

  /* Tell TCP that this is the structure we wish to be passed for our
     callbacks. */
  altcp_arg(pcb, hs);
 8012b00:	4631      	mov	r1, r6
 8012b02:	4620      	mov	r0, r4
  hs->pcb = pcb;
 8012b04:	61f4      	str	r4, [r6, #28]
  altcp_arg(pcb, hs);
 8012b06:	f003 fda9 	bl	801665c <tcp_arg>

  /* Set up the various callback functions */
  altcp_recv(pcb, http_recv);
 8012b0a:	4620      	mov	r0, r4
 8012b0c:	490d      	ldr	r1, [pc, #52]	; (8012b44 <http_accept+0x6c>)
 8012b0e:	f003 fda9 	bl	8016664 <tcp_recv>
  altcp_err(pcb, http_err);
 8012b12:	4620      	mov	r0, r4
 8012b14:	490c      	ldr	r1, [pc, #48]	; (8012b48 <http_accept+0x70>)
 8012b16:	f003 fddd 	bl	80166d4 <tcp_err>
  altcp_poll(pcb, http_poll, HTTPD_POLL_INTERVAL);
 8012b1a:	2204      	movs	r2, #4
 8012b1c:	4620      	mov	r0, r4
 8012b1e:	490b      	ldr	r1, [pc, #44]	; (8012b4c <http_accept+0x74>)
 8012b20:	f003 fdfa 	bl	8016718 <tcp_poll>
  altcp_sent(pcb, http_sent);
 8012b24:	4620      	mov	r0, r4
 8012b26:	490a      	ldr	r1, [pc, #40]	; (8012b50 <http_accept+0x78>)
 8012b28:	f003 fdb8 	bl	801669c <tcp_sent>

  return ERR_OK;
 8012b2c:	4628      	mov	r0, r5
}
 8012b2e:	bd70      	pop	{r4, r5, r6, pc}
    return ERR_MEM;
 8012b30:	f04f 30ff 	mov.w	r0, #4294967295
}
 8012b34:	bd70      	pop	{r4, r5, r6, pc}
    return ERR_VAL;
 8012b36:	f06f 0005 	mvn.w	r0, #5
}
 8012b3a:	bd70      	pop	{r4, r5, r6, pc}
    return ERR_VAL;
 8012b3c:	f06f 0005 	mvn.w	r0, #5
}
 8012b40:	4770      	bx	lr
 8012b42:	bf00      	nop
 8012b44:	08013711 	.word	0x08013711
 8012b48:	08013b65 	.word	0x08013b65
 8012b4c:	080136b9 	.word	0x080136b9
 8012b50:	0801369d 	.word	0x0801369d

08012b54 <http_init_file>:
{
 8012b54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012b58:	b087      	sub	sp, #28
 8012b5a:	4604      	mov	r4, r0
  if (file != NULL) {
 8012b5c:	460d      	mov	r5, r1
{
 8012b5e:	f89d 7040 	ldrb.w	r7, [sp, #64]	; 0x40
 8012b62:	9e11      	ldr	r6, [sp, #68]	; 0x44
 8012b64:	e9cd 2303 	strd	r2, r3, [sp, #12]
  if (file != NULL) {
 8012b68:	2900      	cmp	r1, #0
 8012b6a:	f000 80ad 	beq.w	8012cc8 <http_init_file+0x174>
    LWIP_ASSERT("file->data != NULL", file->data != NULL);
 8012b6e:	680b      	ldr	r3, [r1, #0]
 8012b70:	2b00      	cmp	r3, #0
 8012b72:	f000 80af 	beq.w	8012cd4 <http_init_file+0x180>
    if (tag_check) {
 8012b76:	2f00      	cmp	r7, #0
 8012b78:	d16e      	bne.n	8012c58 <http_init_file+0x104>
    hs->handle = file;
 8012b7a:	6165      	str	r5, [r4, #20]
    if (params != NULL) {
 8012b7c:	2e00      	cmp	r6, #0
 8012b7e:	d04e      	beq.n	8012c1e <http_init_file+0xca>
 8012b80:	4b64      	ldr	r3, [pc, #400]	; (8012d14 <http_init_file+0x1c0>)
  if (!params || (params[0] == '\0')) {
 8012b82:	7837      	ldrb	r7, [r6, #0]
 8012b84:	9305      	str	r3, [sp, #20]
 8012b86:	2f00      	cmp	r7, #0
 8012b88:	d041      	beq.n	8012c0e <http_init_file+0xba>
  for (loop = 0; (loop < LWIP_HTTPD_MAX_CGI_PARAMETERS) && pair; loop++) {
 8012b8a:	2700      	movs	r7, #0
 8012b8c:	f8df a188 	ldr.w	sl, [pc, #392]	; 8012d18 <http_init_file+0x1c4>
 8012b90:	4699      	mov	r9, r3
 8012b92:	46b3      	mov	fp, r6
 8012b94:	e016      	b.n	8012bc4 <http_init_file+0x70>
      *pair = '\0';
 8012b96:	f04f 0300 	mov.w	r3, #0
 8012b9a:	f808 3b01 	strb.w	r3, [r8], #1
 8012b9e:	f1b8 0f00 	cmp.w	r8, #0
 8012ba2:	bf08      	it	eq
 8012ba4:	2600      	moveq	r6, #0
    equals = strchr(equals, '=');
 8012ba6:	4658      	mov	r0, fp
 8012ba8:	213d      	movs	r1, #61	; 0x3d
 8012baa:	f00d fa1d 	bl	801ffe8 <strchr>
    if (equals) {
 8012bae:	b338      	cbz	r0, 8012c00 <http_init_file+0xac>
      *equals = '\0';
 8012bb0:	f04f 0300 	mov.w	r3, #0
  for (loop = 0; (loop < LWIP_HTTPD_MAX_CGI_PARAMETERS) && pair; loop++) {
 8012bb4:	46c3      	mov	fp, r8
 8012bb6:	f109 0904 	add.w	r9, r9, #4
      *equals = '\0';
 8012bba:	f800 3b01 	strb.w	r3, [r0], #1
      http_cgi_param_vals[loop] = equals + 1;
 8012bbe:	f849 0c04 	str.w	r0, [r9, #-4]
  for (loop = 0; (loop < LWIP_HTTPD_MAX_CGI_PARAMETERS) && pair; loop++) {
 8012bc2:	b326      	cbz	r6, 8012c0e <http_init_file+0xba>
 8012bc4:	3701      	adds	r7, #1
    pair = strchr(pair, '&');
 8012bc6:	2126      	movs	r1, #38	; 0x26
 8012bc8:	4658      	mov	r0, fp
    http_cgi_params[loop] = pair;
 8012bca:	f84a bb04 	str.w	fp, [sl], #4
    pair = strchr(pair, '&');
 8012bce:	f00d fa0b 	bl	801ffe8 <strchr>
 8012bd2:	2f0f      	cmp	r7, #15
    if (pair) {
 8012bd4:	4680      	mov	r8, r0
 8012bd6:	bfcc      	ite	gt
 8012bd8:	2600      	movgt	r6, #0
 8012bda:	2601      	movle	r6, #1
 8012bdc:	2800      	cmp	r0, #0
 8012bde:	d1da      	bne.n	8012b96 <http_init_file+0x42>
      pair = strchr(equals, ' ');
 8012be0:	2120      	movs	r1, #32
 8012be2:	4658      	mov	r0, fp
 8012be4:	f00d fa00 	bl	801ffe8 <strchr>
      if (pair) {
 8012be8:	2800      	cmp	r0, #0
 8012bea:	f000 8090 	beq.w	8012d0e <http_init_file+0x1ba>
        *pair = '\0';
 8012bee:	f880 8000 	strb.w	r8, [r0]
    equals = strchr(equals, '=');
 8012bf2:	213d      	movs	r1, #61	; 0x3d
 8012bf4:	4658      	mov	r0, fp
        *pair = '\0';
 8012bf6:	4646      	mov	r6, r8
    equals = strchr(equals, '=');
 8012bf8:	f00d f9f6 	bl	801ffe8 <strchr>
    if (equals) {
 8012bfc:	2800      	cmp	r0, #0
 8012bfe:	d1d7      	bne.n	8012bb0 <http_init_file+0x5c>
      http_cgi_param_vals[loop] = NULL;
 8012c00:	f8c9 0000 	str.w	r0, [r9]
  for (loop = 0; (loop < LWIP_HTTPD_MAX_CGI_PARAMETERS) && pair; loop++) {
 8012c04:	46c3      	mov	fp, r8
 8012c06:	f109 0904 	add.w	r9, r9, #4
 8012c0a:	2e00      	cmp	r6, #0
 8012c0c:	d1da      	bne.n	8012bc4 <http_init_file+0x70>
      httpd_cgi_handler(file, uri, count, http_cgi_params, http_cgi_param_vals
 8012c0e:	9b05      	ldr	r3, [sp, #20]
 8012c10:	463a      	mov	r2, r7
 8012c12:	9904      	ldr	r1, [sp, #16]
 8012c14:	4628      	mov	r0, r5
 8012c16:	9300      	str	r3, [sp, #0]
 8012c18:	4b3f      	ldr	r3, [pc, #252]	; (8012d18 <http_init_file+0x1c4>)
 8012c1a:	f7f1 fe5f 	bl	80048dc <httpd_cgi_handler>
    LWIP_ASSERT("File length must be positive!", (file->len >= 0));
 8012c1e:	e9d5 3200 	ldrd	r3, r2, [r5]
 8012c22:	2a00      	cmp	r2, #0
    hs->file = file->data;
 8012c24:	61a3      	str	r3, [r4, #24]
    LWIP_ASSERT("File length must be positive!", (file->len >= 0));
 8012c26:	db69      	blt.n	8012cfc <http_init_file+0x1a8>
    hs->retries = 0;
 8012c28:	2100      	movs	r1, #0
    LWIP_ASSERT("HTTP headers not included in file system",
 8012c2a:	6963      	ldr	r3, [r4, #20]
      hs->left = (u32_t)file->len;
 8012c2c:	6262      	str	r2, [r4, #36]	; 0x24
    hs->retries = 0;
 8012c2e:	f884 1028 	strb.w	r1, [r4, #40]	; 0x28
    LWIP_ASSERT("HTTP headers not included in file system",
 8012c32:	7c1b      	ldrb	r3, [r3, #16]
 8012c34:	07d9      	lsls	r1, r3, #31
 8012c36:	d52a      	bpl.n	8012c8e <http_init_file+0x13a>
    if (is_09 && ((hs->handle->flags & FS_FILE_FLAGS_HEADER_INCLUDED) != 0)) {
 8012c38:	9b03      	ldr	r3, [sp, #12]
 8012c3a:	2b00      	cmp	r3, #0
 8012c3c:	d136      	bne.n	8012cac <http_init_file+0x158>
  if (hs->keepalive) {
 8012c3e:	f894 3029 	ldrb.w	r3, [r4, #41]	; 0x29
 8012c42:	b12b      	cbz	r3, 8012c50 <http_init_file+0xfc>
    if (hs->ssi != NULL) {
 8012c44:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8012c46:	2b00      	cmp	r3, #0
 8012c48:	d04f      	beq.n	8012cea <http_init_file+0x196>
      hs->keepalive = 0;
 8012c4a:	2300      	movs	r3, #0
 8012c4c:	f884 3029 	strb.w	r3, [r4, #41]	; 0x29
}
 8012c50:	2000      	movs	r0, #0
 8012c52:	b007      	add	sp, #28
 8012c54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  struct http_ssi_state *ret = HTTP_ALLOC_SSI_STATE();
 8012c58:	f44f 7090 	mov.w	r0, #288	; 0x120
 8012c5c:	f002 f98c 	bl	8014f78 <mem_malloc>
  if (ret != NULL) {
 8012c60:	4607      	mov	r7, r0
 8012c62:	2800      	cmp	r0, #0
 8012c64:	d089      	beq.n	8012b7a <http_init_file+0x26>
    memset(ret, 0, sizeof(struct http_ssi_state));
 8012c66:	f44f 7290 	mov.w	r2, #288	; 0x120
 8012c6a:	2100      	movs	r1, #0
 8012c6c:	f00c f84b 	bl	801ed06 <memset>
        ssi->tag_index = 0;
 8012c70:	2200      	movs	r2, #0
        ssi->parse_left = file->len;
 8012c72:	e9d5 3100 	ldrd	r3, r1, [r5]
        ssi->tag_index = 0;
 8012c76:	823a      	strh	r2, [r7, #16]
        ssi->tag_state = TAG_NONE;
 8012c78:	f887 211e 	strb.w	r2, [r7, #286]	; 0x11e
        ssi->parsed = file->data;
 8012c7c:	603b      	str	r3, [r7, #0]
        ssi->parse_left = file->len;
 8012c7e:	e9c7 3102 	strd	r3, r1, [r7, #8]
        hs->ssi = ssi;
 8012c82:	62e7      	str	r7, [r4, #44]	; 0x2c
    hs->handle = file;
 8012c84:	6165      	str	r5, [r4, #20]
    if (params != NULL) {
 8012c86:	2e00      	cmp	r6, #0
 8012c88:	f47f af7a 	bne.w	8012b80 <http_init_file+0x2c>
 8012c8c:	e7c7      	b.n	8012c1e <http_init_file+0xca>
    LWIP_ASSERT("HTTP headers not included in file system",
 8012c8e:	4b23      	ldr	r3, [pc, #140]	; (8012d1c <http_init_file+0x1c8>)
 8012c90:	f640 1244 	movw	r2, #2372	; 0x944
 8012c94:	4922      	ldr	r1, [pc, #136]	; (8012d20 <http_init_file+0x1cc>)
 8012c96:	4823      	ldr	r0, [pc, #140]	; (8012d24 <http_init_file+0x1d0>)
 8012c98:	f00c ffb6 	bl	801fc08 <iprintf>
    if (is_09 && ((hs->handle->flags & FS_FILE_FLAGS_HEADER_INCLUDED) != 0)) {
 8012c9c:	9b03      	ldr	r3, [sp, #12]
 8012c9e:	2b00      	cmp	r3, #0
 8012ca0:	d0cd      	beq.n	8012c3e <http_init_file+0xea>
 8012ca2:	6963      	ldr	r3, [r4, #20]
 8012ca4:	7c1b      	ldrb	r3, [r3, #16]
 8012ca6:	07db      	lsls	r3, r3, #31
 8012ca8:	d5c9      	bpl.n	8012c3e <http_init_file+0xea>
 8012caa:	6a62      	ldr	r2, [r4, #36]	; 0x24
      char *file_start = lwip_strnstr(hs->file, CRLF CRLF, hs->left);
 8012cac:	491e      	ldr	r1, [pc, #120]	; (8012d28 <http_init_file+0x1d4>)
 8012cae:	69a0      	ldr	r0, [r4, #24]
 8012cb0:	f000 ffea 	bl	8013c88 <lwip_strnstr>
      if (file_start != NULL) {
 8012cb4:	2800      	cmp	r0, #0
 8012cb6:	d0c2      	beq.n	8012c3e <http_init_file+0xea>
        int diff = file_start + 4 - hs->file;
 8012cb8:	3004      	adds	r0, #4
 8012cba:	69a2      	ldr	r2, [r4, #24]
        hs->left -= (u32_t)diff;
 8012cbc:	6a63      	ldr	r3, [r4, #36]	; 0x24
        int diff = file_start + 4 - hs->file;
 8012cbe:	1a82      	subs	r2, r0, r2
        hs->file += diff;
 8012cc0:	61a0      	str	r0, [r4, #24]
        hs->left -= (u32_t)diff;
 8012cc2:	1a9b      	subs	r3, r3, r2
 8012cc4:	6263      	str	r3, [r4, #36]	; 0x24
 8012cc6:	e7ba      	b.n	8012c3e <http_init_file+0xea>
    hs->file = NULL;
 8012cc8:	e9c0 1105 	strd	r1, r1, [r0, #20]
    hs->left = 0;
 8012ccc:	6261      	str	r1, [r4, #36]	; 0x24
    hs->retries = 0;
 8012cce:	f884 1028 	strb.w	r1, [r4, #40]	; 0x28
 8012cd2:	e7b4      	b.n	8012c3e <http_init_file+0xea>
    LWIP_ASSERT("file->data != NULL", file->data != NULL);
 8012cd4:	4b11      	ldr	r3, [pc, #68]	; (8012d1c <http_init_file+0x1c8>)
 8012cd6:	f640 120b 	movw	r2, #2315	; 0x90b
 8012cda:	4914      	ldr	r1, [pc, #80]	; (8012d2c <http_init_file+0x1d8>)
 8012cdc:	4811      	ldr	r0, [pc, #68]	; (8012d24 <http_init_file+0x1d0>)
 8012cde:	f00c ff93 	bl	801fc08 <iprintf>
    if (tag_check) {
 8012ce2:	2f00      	cmp	r7, #0
 8012ce4:	f43f af49 	beq.w	8012b7a <http_init_file+0x26>
 8012ce8:	e7b6      	b.n	8012c58 <http_init_file+0x104>
      if ((hs->handle != NULL) &&
 8012cea:	6963      	ldr	r3, [r4, #20]
 8012cec:	2b00      	cmp	r3, #0
 8012cee:	d0af      	beq.n	8012c50 <http_init_file+0xfc>
 8012cf0:	7c1b      	ldrb	r3, [r3, #16]
 8012cf2:	f003 0303 	and.w	r3, r3, #3
 8012cf6:	2b01      	cmp	r3, #1
 8012cf8:	d1aa      	bne.n	8012c50 <http_init_file+0xfc>
 8012cfa:	e7a6      	b.n	8012c4a <http_init_file+0xf6>
    LWIP_ASSERT("File length must be positive!", (file->len >= 0));
 8012cfc:	f640 1234 	movw	r2, #2356	; 0x934
 8012d00:	4b06      	ldr	r3, [pc, #24]	; (8012d1c <http_init_file+0x1c8>)
 8012d02:	490b      	ldr	r1, [pc, #44]	; (8012d30 <http_init_file+0x1dc>)
 8012d04:	4807      	ldr	r0, [pc, #28]	; (8012d24 <http_init_file+0x1d0>)
 8012d06:	f00c ff7f 	bl	801fc08 <iprintf>
 8012d0a:	686a      	ldr	r2, [r5, #4]
 8012d0c:	e78c      	b.n	8012c28 <http_init_file+0xd4>
      if (pair) {
 8012d0e:	4646      	mov	r6, r8
 8012d10:	e749      	b.n	8012ba6 <http_init_file+0x52>
 8012d12:	bf00      	nop
 8012d14:	2002186c 	.word	0x2002186c
 8012d18:	200218ac 	.word	0x200218ac
 8012d1c:	0803ae90 	.word	0x0803ae90
 8012d20:	0803aefc 	.word	0x0803aefc
 8012d24:	08024d0c 	.word	0x08024d0c
 8012d28:	0802313c 	.word	0x0802313c
 8012d2c:	0803aec8 	.word	0x0803aec8
 8012d30:	0803aedc 	.word	0x0803aedc

08012d34 <http_find_file>:
{
 8012d34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012d38:	4605      	mov	r5, r0
 8012d3a:	b087      	sub	sp, #28
  size_t uri_len = strlen(uri);
 8012d3c:	4608      	mov	r0, r1
 8012d3e:	460c      	mov	r4, r1
{
 8012d40:	9105      	str	r1, [sp, #20]
 8012d42:	4690      	mov	r8, r2
 8012d44:	462e      	mov	r6, r5
  size_t uri_len = strlen(uri);
 8012d46:	f7ed fa85 	bl	8000254 <strlen>
  if ((uri_len > 0) && (uri[uri_len - 1] == '/') &&
 8012d4a:	4607      	mov	r7, r0
 8012d4c:	b118      	cbz	r0, 8012d56 <http_find_file+0x22>
 8012d4e:	1e43      	subs	r3, r0, #1
 8012d50:	5ce2      	ldrb	r2, [r4, r3]
 8012d52:	2a2f      	cmp	r2, #47	; 0x2f
 8012d54:	d064      	beq.n	8012e20 <http_find_file+0xec>
  u8_t tag_check = 0;
 8012d56:	f04f 0900 	mov.w	r9, #0
    params = (char *)strchr(uri, '?');
 8012d5a:	213f      	movs	r1, #63	; 0x3f
 8012d5c:	4620      	mov	r0, r4
 8012d5e:	f00d f943 	bl	801ffe8 <strchr>
    if (params != NULL) {
 8012d62:	4607      	mov	r7, r0
 8012d64:	b118      	cbz	r0, 8012d6e <http_find_file+0x3a>
      *params = '\0';
 8012d66:	2300      	movs	r3, #0
 8012d68:	f807 3b01 	strb.w	r3, [r7], #1
 8012d6c:	9c05      	ldr	r4, [sp, #20]
    err = fs_open(&hs->file_handle, uri);
 8012d6e:	4621      	mov	r1, r4
 8012d70:	4628      	mov	r0, r5
 8012d72:	f7ff fe15 	bl	80129a0 <fs_open>
    if (err == ERR_OK) {
 8012d76:	b998      	cbnz	r0, 8012da0 <http_find_file+0x6c>
    if (file != NULL) {
 8012d78:	b1ce      	cbz	r6, 8012dae <http_find_file+0x7a>
      if (file->flags & FS_FILE_FLAGS_SSI) {
 8012d7a:	7c33      	ldrb	r3, [r6, #16]
 8012d7c:	9c05      	ldr	r4, [sp, #20]
 8012d7e:	f013 0908 	ands.w	r9, r3, #8
 8012d82:	d01b      	beq.n	8012dbc <http_find_file+0x88>
        tag_check = 1;
 8012d84:	f04f 0901 	mov.w	r9, #1
  return http_init_file(hs, file, is_09, uri, tag_check, params);
 8012d88:	4623      	mov	r3, r4
 8012d8a:	4642      	mov	r2, r8
 8012d8c:	4631      	mov	r1, r6
 8012d8e:	9701      	str	r7, [sp, #4]
 8012d90:	f8cd 9000 	str.w	r9, [sp]
 8012d94:	4628      	mov	r0, r5
 8012d96:	f7ff fedd 	bl	8012b54 <http_init_file>
}
 8012d9a:	b007      	add	sp, #28
 8012d9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      file = http_get_404_file(hs, &uri);
 8012da0:	a905      	add	r1, sp, #20
 8012da2:	4628      	mov	r0, r5
 8012da4:	f7ff fe76 	bl	8012a94 <http_get_404_file>
 8012da8:	4606      	mov	r6, r0
    if (file != NULL) {
 8012daa:	2e00      	cmp	r6, #0
 8012dac:	d1e5      	bne.n	8012d7a <http_find_file+0x46>
    file = http_get_404_file(hs, &uri);
 8012dae:	a905      	add	r1, sp, #20
 8012db0:	4628      	mov	r0, r5
 8012db2:	f7ff fe6f 	bl	8012a94 <http_get_404_file>
 8012db6:	9c05      	ldr	r4, [sp, #20]
 8012db8:	4606      	mov	r6, r0
 8012dba:	e7e5      	b.n	8012d88 <http_find_file+0x54>
    char *param = (char *)strstr(uri, "?");
 8012dbc:	213f      	movs	r1, #63	; 0x3f
 8012dbe:	4620      	mov	r0, r4
 8012dc0:	f00d f912 	bl	801ffe8 <strchr>
    if (param != NULL) {
 8012dc4:	4682      	mov	sl, r0
 8012dc6:	b108      	cbz	r0, 8012dcc <http_find_file+0x98>
      *param = 0;
 8012dc8:	f880 9000 	strb.w	r9, [r0]
    for (sub = strstr(sub, "."); sub != NULL; sub = strstr(sub, ".")) {
 8012dcc:	212e      	movs	r1, #46	; 0x2e
 8012dce:	4620      	mov	r0, r4
 8012dd0:	f00d f90a 	bl	801ffe8 <strchr>
 8012dd4:	4681      	mov	r9, r0
 8012dd6:	b908      	cbnz	r0, 8012ddc <http_find_file+0xa8>
 8012dd8:	e08b      	b.n	8012ef2 <http_find_file+0x1be>
 8012dda:	4681      	mov	r9, r0
 8012ddc:	212e      	movs	r1, #46	; 0x2e
 8012dde:	f109 0001 	add.w	r0, r9, #1
 8012de2:	f00d f901 	bl	801ffe8 <strchr>
 8012de6:	2800      	cmp	r0, #0
 8012de8:	d1f7      	bne.n	8012dda <http_find_file+0xa6>
 8012dea:	4c43      	ldr	r4, [pc, #268]	; (8012ef8 <http_find_file+0x1c4>)
      if (!lwip_stricmp(ext, g_pcSSIExtensions[loop])) {
 8012dec:	4648      	mov	r0, r9
    for (sub = strstr(sub, "."); sub != NULL; sub = strstr(sub, ".")) {
 8012dee:	4943      	ldr	r1, [pc, #268]	; (8012efc <http_find_file+0x1c8>)
 8012df0:	f104 0b10 	add.w	fp, r4, #16
      if (!lwip_stricmp(ext, g_pcSSIExtensions[loop])) {
 8012df4:	f000 ff70 	bl	8013cd8 <lwip_stricmp>
 8012df8:	b140      	cbz	r0, 8012e0c <http_find_file+0xd8>
    for (loop = 0; loop < NUM_SHTML_EXTENSIONS; loop++) {
 8012dfa:	455c      	cmp	r4, fp
 8012dfc:	d04c      	beq.n	8012e98 <http_find_file+0x164>
 8012dfe:	f854 1b04 	ldr.w	r1, [r4], #4
      if (!lwip_stricmp(ext, g_pcSSIExtensions[loop])) {
 8012e02:	4648      	mov	r0, r9
 8012e04:	f000 ff68 	bl	8013cd8 <lwip_stricmp>
 8012e08:	2800      	cmp	r0, #0
 8012e0a:	d1f6      	bne.n	8012dfa <http_find_file+0xc6>
        tag_check = 1;
 8012e0c:	f04f 0901 	mov.w	r9, #1
    if (param != NULL) {
 8012e10:	f1ba 0f00 	cmp.w	sl, #0
 8012e14:	d002      	beq.n	8012e1c <http_find_file+0xe8>
      *param = '?';
 8012e16:	233f      	movs	r3, #63	; 0x3f
 8012e18:	f88a 3000 	strb.w	r3, [sl]
 8012e1c:	9c05      	ldr	r4, [sp, #20]
 8012e1e:	e7b3      	b.n	8012d88 <http_find_file+0x54>
  if ((uri_len > 0) && (uri[uri_len - 1] == '/') &&
 8012e20:	f8df a0dc 	ldr.w	sl, [pc, #220]	; 8012f00 <http_find_file+0x1cc>
      ((uri != http_uri_buf) || (uri_len == 1))) {
 8012e24:	4554      	cmp	r4, sl
 8012e26:	d106      	bne.n	8012e36 <http_find_file+0x102>
 8012e28:	f1a0 0201 	sub.w	r2, r0, #1
 8012e2c:	fab2 f282 	clz	r2, r2
 8012e30:	0952      	lsrs	r2, r2, #5
 8012e32:	2a00      	cmp	r2, #0
 8012e34:	d05a      	beq.n	8012eec <http_find_file+0x1b8>
    size_t copy_len = LWIP_MIN(sizeof(http_uri_buf) - 1, uri_len - 1);
 8012e36:	2b3f      	cmp	r3, #63	; 0x3f
 8012e38:	bf28      	it	cs
 8012e3a:	233f      	movcs	r3, #63	; 0x3f
    if (copy_len > 0) {
 8012e3c:	2f01      	cmp	r7, #1
    size_t copy_len = LWIP_MIN(sizeof(http_uri_buf) - 1, uri_len - 1);
 8012e3e:	9302      	str	r3, [sp, #8]
    if (copy_len > 0) {
 8012e40:	d008      	beq.n	8012e54 <http_find_file+0x120>
      MEMCPY(http_uri_buf, uri, copy_len);
 8012e42:	4621      	mov	r1, r4
 8012e44:	461a      	mov	r2, r3
 8012e46:	482e      	ldr	r0, [pc, #184]	; (8012f00 <http_find_file+0x1cc>)
 8012e48:	461c      	mov	r4, r3
 8012e4a:	f00b ff38 	bl	801ecbe <memcpy>
      http_uri_buf[copy_len] = 0;
 8012e4e:	2300      	movs	r3, #0
 8012e50:	f80a 3004 	strb.w	r3, [sl, r4]
{
 8012e54:	f04f 0900 	mov.w	r9, #0
        file_name = http_uri_buf;
 8012e58:	f8df b0a4 	ldr.w	fp, [pc, #164]	; 8012f00 <http_find_file+0x1cc>
 8012e5c:	9603      	str	r6, [sp, #12]
 8012e5e:	9e02      	ldr	r6, [sp, #8]
 8012e60:	f8cd 8008 	str.w	r8, [sp, #8]
      if (copy_len > 0) {
 8012e64:	2f01      	cmp	r7, #1
        file_name = http_uri_buf;
 8012e66:	465c      	mov	r4, fp
      if (copy_len > 0) {
 8012e68:	d012      	beq.n	8012e90 <http_find_file+0x15c>
        if (len_left > 0) {
 8012e6a:	f1d6 033f 	rsbs	r3, r6, #63	; 0x3f
 8012e6e:	d116      	bne.n	8012e9e <http_find_file+0x16a>
      err = fs_open(&hs->file_handle, file_name);
 8012e70:	4621      	mov	r1, r4
 8012e72:	4628      	mov	r0, r5
 8012e74:	f7ff fd94 	bl	80129a0 <fs_open>
      if (err == ERR_OK) {
 8012e78:	b358      	cbz	r0, 8012ed2 <http_find_file+0x19e>
    for (loop = 0; loop < NUM_DEFAULT_FILENAMES; loop++) {
 8012e7a:	f109 0901 	add.w	r9, r9, #1
 8012e7e:	f1b9 0f05 	cmp.w	r9, #5
 8012e82:	d1ef      	bne.n	8012e64 <http_find_file+0x130>
 8012e84:	9c05      	ldr	r4, [sp, #20]
  u8_t tag_check = 0;
 8012e86:	f04f 0900 	mov.w	r9, #0
 8012e8a:	e9dd 8602 	ldrd	r8, r6, [sp, #8]
 8012e8e:	e764      	b.n	8012d5a <http_find_file+0x26>
        file_name = httpd_default_filenames[loop].name;
 8012e90:	4b1c      	ldr	r3, [pc, #112]	; (8012f04 <http_find_file+0x1d0>)
 8012e92:	f853 4039 	ldr.w	r4, [r3, r9, lsl #3]
 8012e96:	e7eb      	b.n	8012e70 <http_find_file+0x13c>
  u8_t tag_check = 0;
 8012e98:	f04f 0900 	mov.w	r9, #0
 8012e9c:	e7b8      	b.n	8012e10 <http_find_file+0xdc>
 8012e9e:	9304      	str	r3, [sp, #16]
          MEMCPY(&http_uri_buf[copy_len], httpd_default_filenames[loop].name, name_copy_len);
 8012ea0:	eb0a 0806 	add.w	r8, sl, r6
          size_t name_len = strlen(httpd_default_filenames[loop].name);
 8012ea4:	4b17      	ldr	r3, [pc, #92]	; (8012f04 <http_find_file+0x1d0>)
 8012ea6:	f853 1039 	ldr.w	r1, [r3, r9, lsl #3]
 8012eaa:	4608      	mov	r0, r1
 8012eac:	468a      	mov	sl, r1
 8012eae:	f7ed f9d1 	bl	8000254 <strlen>
          size_t name_copy_len = LWIP_MIN(len_left, name_len);
 8012eb2:	9b04      	ldr	r3, [sp, #16]
          MEMCPY(&http_uri_buf[copy_len], httpd_default_filenames[loop].name, name_copy_len);
 8012eb4:	4651      	mov	r1, sl
        file_name = http_uri_buf;
 8012eb6:	46da      	mov	sl, fp
          size_t name_copy_len = LWIP_MIN(len_left, name_len);
 8012eb8:	4283      	cmp	r3, r0
 8012eba:	bf28      	it	cs
 8012ebc:	4603      	movcs	r3, r0
          MEMCPY(&http_uri_buf[copy_len], httpd_default_filenames[loop].name, name_copy_len);
 8012ebe:	4640      	mov	r0, r8
 8012ec0:	461a      	mov	r2, r3
 8012ec2:	9304      	str	r3, [sp, #16]
 8012ec4:	f00b fefb 	bl	801ecbe <memcpy>
          http_uri_buf[copy_len + name_copy_len] = 0;
 8012ec8:	2200      	movs	r2, #0
 8012eca:	9b04      	ldr	r3, [sp, #16]
 8012ecc:	f808 2003 	strb.w	r2, [r8, r3]
 8012ed0:	e7ce      	b.n	8012e70 <http_find_file+0x13c>
        tag_check = httpd_default_filenames[loop].shtml;
 8012ed2:	4b0c      	ldr	r3, [pc, #48]	; (8012f04 <http_find_file+0x1d0>)
        uri = file_name;
 8012ed4:	9405      	str	r4, [sp, #20]
        tag_check = httpd_default_filenames[loop].shtml;
 8012ed6:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8012eda:	e9dd 8602 	ldrd	r8, r6, [sp, #8]
 8012ede:	f899 9004 	ldrb.w	r9, [r9, #4]
  if (file == NULL) {
 8012ee2:	2d00      	cmp	r5, #0
 8012ee4:	f43f af39 	beq.w	8012d5a <http_find_file+0x26>
  char *params = NULL;
 8012ee8:	4607      	mov	r7, r0
 8012eea:	e74d      	b.n	8012d88 <http_find_file+0x54>
 8012eec:	4654      	mov	r4, sl
  u8_t tag_check = 0;
 8012eee:	4691      	mov	r9, r2
 8012ef0:	e733      	b.n	8012d5a <http_find_file+0x26>
    for (sub = strstr(sub, "."); sub != NULL; sub = strstr(sub, ".")) {
 8012ef2:	46a1      	mov	r9, r4
 8012ef4:	e779      	b.n	8012dea <http_find_file+0xb6>
 8012ef6:	bf00      	nop
 8012ef8:	0803ae14 	.word	0x0803ae14
 8012efc:	0803ae4c 	.word	0x0803ae4c
 8012f00:	200218ec 	.word	0x200218ec
 8012f04:	0803b098 	.word	0x0803b098

08012f08 <http_post_rxpbuf>:
{
 8012f08:	b570      	push	{r4, r5, r6, lr}
 8012f0a:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8012f0c:	4604      	mov	r4, r0
  if (p != NULL) {
 8012f0e:	b1d1      	cbz	r1, 8012f46 <http_post_rxpbuf+0x3e>
    if (hs->post_content_len_left < p->tot_len) {
 8012f10:	890a      	ldrh	r2, [r1, #8]
 8012f12:	429a      	cmp	r2, r3
      hs->post_content_len_left = 0;
 8012f14:	bf8c      	ite	hi
 8012f16:	2300      	movhi	r3, #0
      hs->post_content_len_left -= p->tot_len;
 8012f18:	1a9b      	subls	r3, r3, r2
 8012f1a:	6303      	str	r3, [r0, #48]	; 0x30
    err = httpd_post_receive_data(hs, p);
 8012f1c:	f7f1 fdde 	bl	8004adc <httpd_post_receive_data>
  if (err != ERR_OK) {
 8012f20:	b180      	cbz	r0, 8012f44 <http_post_rxpbuf+0x3c>
    hs->post_content_len_left = 0;
 8012f22:	2300      	movs	r3, #0
 8012f24:	6323      	str	r3, [r4, #48]	; 0x30
  http_uri_buf[0] = 0;
 8012f26:	4d0a      	ldr	r5, [pc, #40]	; (8012f50 <http_post_rxpbuf+0x48>)
 8012f28:	2600      	movs	r6, #0
  httpd_post_finished(hs, http_uri_buf, LWIP_HTTPD_URI_BUF_LEN);
 8012f2a:	4620      	mov	r0, r4
 8012f2c:	223f      	movs	r2, #63	; 0x3f
 8012f2e:	4629      	mov	r1, r5
  http_uri_buf[0] = 0;
 8012f30:	702e      	strb	r6, [r5, #0]
  httpd_post_finished(hs, http_uri_buf, LWIP_HTTPD_URI_BUF_LEN);
 8012f32:	f7f1 fde3 	bl	8004afc <httpd_post_finished>
  return http_find_file(hs, http_uri_buf, 0);
 8012f36:	4632      	mov	r2, r6
 8012f38:	4629      	mov	r1, r5
 8012f3a:	4620      	mov	r0, r4
}
 8012f3c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  return http_find_file(hs, http_uri_buf, 0);
 8012f40:	f7ff bef8 	b.w	8012d34 <http_find_file>
 8012f44:	6b23      	ldr	r3, [r4, #48]	; 0x30
  if (hs->post_content_len_left == 0) {
 8012f46:	2b00      	cmp	r3, #0
 8012f48:	d0ed      	beq.n	8012f26 <http_post_rxpbuf+0x1e>
}
 8012f4a:	2000      	movs	r0, #0
 8012f4c:	bd70      	pop	{r4, r5, r6, pc}
 8012f4e:	bf00      	nop
 8012f50:	200218ec 	.word	0x200218ec

08012f54 <http_find_error_file>:
  if (error_nr == 501) {
 8012f54:	f240 12f5 	movw	r2, #501	; 0x1f5
    uri3 = "/400.shtml";
 8012f58:	4b16      	ldr	r3, [pc, #88]	; (8012fb4 <http_find_error_file+0x60>)
 8012f5a:	4291      	cmp	r1, r2
 8012f5c:	4a16      	ldr	r2, [pc, #88]	; (8012fb8 <http_find_error_file+0x64>)
{
 8012f5e:	b5f0      	push	{r4, r5, r6, r7, lr}
    uri3 = "/400.shtml";
 8012f60:	4c16      	ldr	r4, [pc, #88]	; (8012fbc <http_find_error_file+0x68>)
 8012f62:	bf18      	it	ne
 8012f64:	461c      	movne	r4, r3
 8012f66:	4b16      	ldr	r3, [pc, #88]	; (8012fc0 <http_find_error_file+0x6c>)
{
 8012f68:	b083      	sub	sp, #12
  if (fs_open(&hs->file_handle, uri1) == ERR_OK) {
 8012f6a:	4621      	mov	r1, r4
    uri3 = "/400.shtml";
 8012f6c:	4e15      	ldr	r6, [pc, #84]	; (8012fc4 <http_find_error_file+0x70>)
 8012f6e:	4d16      	ldr	r5, [pc, #88]	; (8012fc8 <http_find_error_file+0x74>)
 8012f70:	bf04      	itt	eq
 8012f72:	4616      	moveq	r6, r2
 8012f74:	461d      	moveq	r5, r3
{
 8012f76:	4607      	mov	r7, r0
  if (fs_open(&hs->file_handle, uri1) == ERR_OK) {
 8012f78:	f7ff fd12 	bl	80129a0 <fs_open>
 8012f7c:	b128      	cbz	r0, 8012f8a <http_find_error_file+0x36>
  } else if (fs_open(&hs->file_handle, uri2) == ERR_OK) {
 8012f7e:	4629      	mov	r1, r5
 8012f80:	4638      	mov	r0, r7
 8012f82:	f7ff fd0d 	bl	80129a0 <fs_open>
 8012f86:	b958      	cbnz	r0, 8012fa0 <http_find_error_file+0x4c>
    uri = uri2;
 8012f88:	462c      	mov	r4, r5
  return http_init_file(hs, &hs->file_handle, 0, uri, 0, NULL);
 8012f8a:	2500      	movs	r5, #0
 8012f8c:	4623      	mov	r3, r4
 8012f8e:	4639      	mov	r1, r7
 8012f90:	4638      	mov	r0, r7
 8012f92:	9501      	str	r5, [sp, #4]
 8012f94:	462a      	mov	r2, r5
 8012f96:	9500      	str	r5, [sp, #0]
 8012f98:	f7ff fddc 	bl	8012b54 <http_init_file>
}
 8012f9c:	b003      	add	sp, #12
 8012f9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  } else if (fs_open(&hs->file_handle, uri3) == ERR_OK) {
 8012fa0:	4631      	mov	r1, r6
 8012fa2:	4638      	mov	r0, r7
 8012fa4:	f7ff fcfc 	bl	80129a0 <fs_open>
 8012fa8:	b908      	cbnz	r0, 8012fae <http_find_error_file+0x5a>
    uri = uri3;
 8012faa:	4634      	mov	r4, r6
 8012fac:	e7ed      	b.n	8012f8a <http_find_error_file+0x36>
    return ERR_ARG;
 8012fae:	f06f 000f 	mvn.w	r0, #15
 8012fb2:	e7f3      	b.n	8012f9c <http_find_error_file+0x48>
 8012fb4:	0803ae60 	.word	0x0803ae60
 8012fb8:	0803ae24 	.word	0x0803ae24
 8012fbc:	0803ae3c 	.word	0x0803ae3c
 8012fc0:	0803ae30 	.word	0x0803ae30
 8012fc4:	0803ae48 	.word	0x0803ae48
 8012fc8:	0803ae54 	.word	0x0803ae54

08012fcc <http_close_or_abort_conn.constprop.9>:
http_close_or_abort_conn(struct altcp_pcb *pcb, struct http_state *hs, u8_t abort_conn)
 8012fcc:	b538      	push	{r3, r4, r5, lr}
 8012fce:	4604      	mov	r4, r0
  if (hs != NULL) {
 8012fd0:	460d      	mov	r5, r1
 8012fd2:	b381      	cbz	r1, 8013036 <http_close_or_abort_conn.constprop.9+0x6a>
    if ((hs->post_content_len_left != 0)
 8012fd4:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8012fd6:	bb33      	cbnz	r3, 8013026 <http_close_or_abort_conn.constprop.9+0x5a>
  altcp_arg(pcb, NULL);
 8012fd8:	2100      	movs	r1, #0
 8012fda:	4620      	mov	r0, r4
 8012fdc:	f003 fb3e 	bl	801665c <tcp_arg>
  altcp_recv(pcb, NULL);
 8012fe0:	2100      	movs	r1, #0
 8012fe2:	4620      	mov	r0, r4
 8012fe4:	f003 fb3e 	bl	8016664 <tcp_recv>
  altcp_err(pcb, NULL);
 8012fe8:	2100      	movs	r1, #0
 8012fea:	4620      	mov	r0, r4
 8012fec:	f003 fb72 	bl	80166d4 <tcp_err>
  altcp_poll(pcb, NULL, 0);
 8012ff0:	2200      	movs	r2, #0
 8012ff2:	4620      	mov	r0, r4
 8012ff4:	4611      	mov	r1, r2
 8012ff6:	f003 fb8f 	bl	8016718 <tcp_poll>
  altcp_sent(pcb, NULL);
 8012ffa:	2100      	movs	r1, #0
 8012ffc:	4620      	mov	r0, r4
 8012ffe:	f003 fb4d 	bl	801669c <tcp_sent>
    http_state_eof(hs);
 8013002:	4628      	mov	r0, r5
 8013004:	f7ff fd30 	bl	8012a68 <http_state_eof>
    HTTP_FREE_HTTP_STATE(hs);
 8013008:	4628      	mov	r0, r5
 801300a:	f001 fde5 	bl	8014bd8 <mem_free>
  err = altcp_close(pcb);
 801300e:	4620      	mov	r0, r4
 8013010:	f004 f988 	bl	8017324 <tcp_close>
  if (err != ERR_OK) {
 8013014:	4605      	mov	r5, r0
 8013016:	b120      	cbz	r0, 8013022 <http_close_or_abort_conn.constprop.9+0x56>
    altcp_poll(pcb, http_poll, HTTPD_POLL_INTERVAL);
 8013018:	4620      	mov	r0, r4
 801301a:	2204      	movs	r2, #4
 801301c:	4910      	ldr	r1, [pc, #64]	; (8013060 <http_close_or_abort_conn.constprop.9+0x94>)
 801301e:	f003 fb7b 	bl	8016718 <tcp_poll>
}
 8013022:	4628      	mov	r0, r5
 8013024:	bd38      	pop	{r3, r4, r5, pc}
      http_uri_buf[0] = 0;
 8013026:	490f      	ldr	r1, [pc, #60]	; (8013064 <http_close_or_abort_conn.constprop.9+0x98>)
 8013028:	2300      	movs	r3, #0
      httpd_post_finished(hs, http_uri_buf, LWIP_HTTPD_URI_BUF_LEN);
 801302a:	223f      	movs	r2, #63	; 0x3f
 801302c:	4628      	mov	r0, r5
      http_uri_buf[0] = 0;
 801302e:	700b      	strb	r3, [r1, #0]
      httpd_post_finished(hs, http_uri_buf, LWIP_HTTPD_URI_BUF_LEN);
 8013030:	f7f1 fd64 	bl	8004afc <httpd_post_finished>
 8013034:	e7d0      	b.n	8012fd8 <http_close_or_abort_conn.constprop.9+0xc>
  altcp_arg(pcb, NULL);
 8013036:	f003 fb11 	bl	801665c <tcp_arg>
  altcp_recv(pcb, NULL);
 801303a:	4629      	mov	r1, r5
 801303c:	4620      	mov	r0, r4
 801303e:	f003 fb11 	bl	8016664 <tcp_recv>
  altcp_err(pcb, NULL);
 8013042:	4629      	mov	r1, r5
 8013044:	4620      	mov	r0, r4
 8013046:	f003 fb45 	bl	80166d4 <tcp_err>
  altcp_poll(pcb, NULL, 0);
 801304a:	4629      	mov	r1, r5
 801304c:	4620      	mov	r0, r4
 801304e:	462a      	mov	r2, r5
 8013050:	f003 fb62 	bl	8016718 <tcp_poll>
  altcp_sent(pcb, NULL);
 8013054:	4629      	mov	r1, r5
 8013056:	4620      	mov	r0, r4
 8013058:	f003 fb20 	bl	801669c <tcp_sent>
 801305c:	e7d7      	b.n	801300e <http_close_or_abort_conn.constprop.9+0x42>
 801305e:	bf00      	nop
 8013060:	080136b9 	.word	0x080136b9
 8013064:	200218ec 	.word	0x200218ec

08013068 <http_eof>:
  if (hs->keepalive) {
 8013068:	f891 2029 	ldrb.w	r2, [r1, #41]	; 0x29
 801306c:	b90a      	cbnz	r2, 8013072 <http_eof+0xa>
  return http_close_or_abort_conn(pcb, hs, 0);
 801306e:	f7ff bfad 	b.w	8012fcc <http_close_or_abort_conn.constprop.9>
{
 8013072:	b538      	push	{r3, r4, r5, lr}
 8013074:	460c      	mov	r4, r1
 8013076:	4605      	mov	r5, r0
    http_state_eof(hs);
 8013078:	4608      	mov	r0, r1
 801307a:	f7ff fcf5 	bl	8012a68 <http_state_eof>
  memset(hs, 0, sizeof(struct http_state));
 801307e:	2234      	movs	r2, #52	; 0x34
 8013080:	2100      	movs	r1, #0
 8013082:	4620      	mov	r0, r4
 8013084:	f00b fe3f 	bl	801ed06 <memset>
    hs->keepalive = 1;
 8013088:	2301      	movs	r3, #1
    hs->pcb = pcb;
 801308a:	61e5      	str	r5, [r4, #28]
    hs->keepalive = 1;
 801308c:	f884 3029 	strb.w	r3, [r4, #41]	; 0x29
    altcp_nagle_disable(pcb);
 8013090:	8b6b      	ldrh	r3, [r5, #26]
 8013092:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013096:	836b      	strh	r3, [r5, #26]
}
 8013098:	bd38      	pop	{r3, r4, r5, pc}
 801309a:	bf00      	nop

0801309c <http_send>:
{
 801309c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80130a0:	b089      	sub	sp, #36	; 0x24
  if (hs == NULL) {
 80130a2:	2900      	cmp	r1, #0
 80130a4:	d05f      	beq.n	8013166 <http_send+0xca>
  if (hs->left == 0) {
 80130a6:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 80130a8:	460d      	mov	r5, r1
 80130aa:	4683      	mov	fp, r0
 80130ac:	b323      	cbz	r3, 80130f8 <http_send+0x5c>
  if (hs->ssi) {
 80130ae:	6aec      	ldr	r4, [r5, #44]	; 0x2c
 80130b0:	69a9      	ldr	r1, [r5, #24]
 80130b2:	2c00      	cmp	r4, #0
 80130b4:	d032      	beq.n	801311c <http_send+0x80>
  if (ssi->parsed > hs->file) {
 80130b6:	6826      	ldr	r6, [r4, #0]
  len = altcp_sndbuf(pcb);
 80130b8:	f8bb 2064 	ldrh.w	r2, [fp, #100]	; 0x64
  if (ssi->parsed > hs->file) {
 80130bc:	428e      	cmp	r6, r1
  len = altcp_sndbuf(pcb);
 80130be:	f8ad 201e 	strh.w	r2, [sp, #30]
  if (ssi->parsed > hs->file) {
 80130c2:	d955      	bls.n	8013170 <http_send+0xd4>
    len = (u16_t)LWIP_MIN(ssi->parsed - hs->file, 0xffff);
 80130c4:	1a76      	subs	r6, r6, r1
 80130c6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80130ca:	aa08      	add	r2, sp, #32
    err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 80130cc:	4658      	mov	r0, fp
    len = (u16_t)LWIP_MIN(ssi->parsed - hs->file, 0xffff);
 80130ce:	429e      	cmp	r6, r3
 80130d0:	bfa8      	it	ge
 80130d2:	461e      	movge	r6, r3
    err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 80130d4:	2300      	movs	r3, #0
    len = (u16_t)LWIP_MIN(ssi->parsed - hs->file, 0xffff);
 80130d6:	f822 6d02 	strh.w	r6, [r2, #-2]!
    err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 80130da:	f7ff fc8f 	bl	80129fc <http_write>
    if (err == ERR_OK) {
 80130de:	4606      	mov	r6, r0
 80130e0:	2800      	cmp	r0, #0
 80130e2:	f000 81c0 	beq.w	8013466 <http_send+0x3ca>
    if (altcp_sndbuf(pcb) == 0) {
 80130e6:	f8bb 3064 	ldrh.w	r3, [fp, #100]	; 0x64
  u8_t data_to_send = 0;
 80130ea:	2700      	movs	r7, #0
    if (altcp_sndbuf(pcb) == 0) {
 80130ec:	2b00      	cmp	r3, #0
 80130ee:	f000 81c8 	beq.w	8013482 <http_send+0x3e6>
 80130f2:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 80130f6:	e03d      	b.n	8013174 <http_send+0xd8>
  if (hs->handle == NULL) {
 80130f8:	6948      	ldr	r0, [r1, #20]
 80130fa:	2800      	cmp	r0, #0
 80130fc:	d02f      	beq.n	801315e <http_send+0xc2>
  bytes_left = fs_bytes_left(hs->handle);
 80130fe:	f7ff fc79 	bl	80129f4 <fs_bytes_left>
  if (bytes_left <= 0) {
 8013102:	2800      	cmp	r0, #0
 8013104:	dd2b      	ble.n	801315e <http_send+0xc2>
  LWIP_ASSERT("SSI and DYNAMIC_HEADERS turned off but eof not reached", 0);
 8013106:	49b2      	ldr	r1, [pc, #712]	; (80133d0 <http_send+0x334>)
 8013108:	f240 429d 	movw	r2, #1181	; 0x49d
 801310c:	4bb1      	ldr	r3, [pc, #708]	; (80133d4 <http_send+0x338>)
 801310e:	48b2      	ldr	r0, [pc, #712]	; (80133d8 <http_send+0x33c>)
 8013110:	f00c fd7a 	bl	801fc08 <iprintf>
  if (hs->ssi) {
 8013114:	6aec      	ldr	r4, [r5, #44]	; 0x2c
 8013116:	69a9      	ldr	r1, [r5, #24]
 8013118:	2c00      	cmp	r4, #0
 801311a:	d1cc      	bne.n	80130b6 <http_send+0x1a>
  len = (u16_t)LWIP_MIN(hs->left, 0xffff);
 801311c:	f64f 70fe 	movw	r0, #65534	; 0xfffe
 8013120:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8013124:	6a6e      	ldr	r6, [r5, #36]	; 0x24
 8013126:	aa08      	add	r2, sp, #32
 8013128:	4286      	cmp	r6, r0
 801312a:	bf88      	it	hi
 801312c:	461e      	movhi	r6, r3
  err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 801312e:	4623      	mov	r3, r4
 8013130:	4658      	mov	r0, fp
  len = (u16_t)LWIP_MIN(hs->left, 0xffff);
 8013132:	f822 6d02 	strh.w	r6, [r2, #-2]!
  err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8013136:	f7ff fc61 	bl	80129fc <http_write>
  if (err == ERR_OK) {
 801313a:	2800      	cmp	r0, #0
 801313c:	f040 8278 	bne.w	8013630 <http_send+0x594>
    hs->file += len;
 8013140:	f8bd 101e 	ldrh.w	r1, [sp, #30]
    data_to_send = 1;
 8013144:	2701      	movs	r7, #1
    hs->file += len;
 8013146:	69aa      	ldr	r2, [r5, #24]
    hs->left -= len;
 8013148:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    hs->file += len;
 801314a:	440a      	add	r2, r1
    hs->left -= len;
 801314c:	1a5b      	subs	r3, r3, r1
    hs->file += len;
 801314e:	61aa      	str	r2, [r5, #24]
    hs->left -= len;
 8013150:	626b      	str	r3, [r5, #36]	; 0x24
  if ((hs->left == 0) && (fs_bytes_left(hs->handle) <= 0)) {
 8013152:	b94b      	cbnz	r3, 8013168 <http_send+0xcc>
 8013154:	6968      	ldr	r0, [r5, #20]
 8013156:	f7ff fc4d 	bl	80129f4 <fs_bytes_left>
 801315a:	2800      	cmp	r0, #0
 801315c:	dc04      	bgt.n	8013168 <http_send+0xcc>
    http_eof(pcb, hs);
 801315e:	4629      	mov	r1, r5
 8013160:	4658      	mov	r0, fp
 8013162:	f7ff ff81 	bl	8013068 <http_eof>
      return 0;
 8013166:	2700      	movs	r7, #0
}
 8013168:	4638      	mov	r0, r7
 801316a:	b009      	add	sp, #36	; 0x24
 801316c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  u8_t data_to_send = 0;
 8013170:	2700      	movs	r7, #0
  err_t err = ERR_OK;
 8013172:	463e      	mov	r6, r7
          LWIP_ASSERT("hs->started >= hs->file", ssi->tag_started >= hs->file);
 8013174:	46d9      	mov	r9, fp
 8013176:	f894 311e 	ldrb.w	r3, [r4, #286]	; 0x11e
              ssi->tag_index = 0;
 801317a:	f04f 0a00 	mov.w	sl, #0
          LWIP_ASSERT("hs->started >= hs->file", ssi->tag_started >= hs->file);
 801317e:	46bb      	mov	fp, r7
  while (((ssi->tag_state == TAG_SENDING) || ssi->parse_left) && (err == ERR_OK)) {
 8013180:	2b04      	cmp	r3, #4
 8013182:	d003      	beq.n	801318c <http_send+0xf0>
 8013184:	68e1      	ldr	r1, [r4, #12]
 8013186:	2900      	cmp	r1, #0
 8013188:	f000 8196 	beq.w	80134b8 <http_send+0x41c>
 801318c:	2e00      	cmp	r6, #0
 801318e:	f040 8245 	bne.w	801361c <http_send+0x580>
    if (len == 0) {
 8013192:	2a00      	cmp	r2, #0
 8013194:	f000 8248 	beq.w	8013628 <http_send+0x58c>
    switch (ssi->tag_state) {
 8013198:	2b04      	cmp	r3, #4
 801319a:	d8f1      	bhi.n	8013180 <http_send+0xe4>
 801319c:	e8df f003 	tbb	[pc, r3]
 80131a0:	253d606e 	.word	0x253d606e
 80131a4:	03          	.byte	0x03
 80131a5:	00          	.byte	0x00
        if (ssi->tag_end > hs->file) {
 80131a6:	68a0      	ldr	r0, [r4, #8]
 80131a8:	69a9      	ldr	r1, [r5, #24]
 80131aa:	4288      	cmp	r0, r1
 80131ac:	f240 8086 	bls.w	80132bc <http_send+0x220>
          LWIP_ASSERT("hs->started >= hs->file", ssi->tag_started >= hs->file);
 80131b0:	6863      	ldr	r3, [r4, #4]
 80131b2:	4299      	cmp	r1, r3
 80131b4:	f200 8228 	bhi.w	8013608 <http_send+0x56c>
          len = (u16_t)LWIP_MIN(ssi->tag_started - hs->file, 0xffff);
 80131b8:	1a5a      	subs	r2, r3, r1
 80131ba:	f64f 70fe 	movw	r0, #65534	; 0xfffe
 80131be:	4282      	cmp	r2, r0
 80131c0:	f340 80ed 	ble.w	801339e <http_send+0x302>
 80131c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80131c8:	f8ad 301e 	strh.w	r3, [sp, #30]
            err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 80131cc:	2300      	movs	r3, #0
 80131ce:	f10d 021e 	add.w	r2, sp, #30
 80131d2:	4648      	mov	r0, r9
 80131d4:	f7ff fc12 	bl	80129fc <http_write>
          if (err == ERR_OK) {
 80131d8:	2800      	cmp	r0, #0
 80131da:	f000 8184 	beq.w	80134e6 <http_send+0x44a>
 80131de:	4606      	mov	r6, r0
 80131e0:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 80131e4:	f894 311e 	ldrb.w	r3, [r4, #286]	; 0x11e
 80131e8:	e7ca      	b.n	8013180 <http_send+0xe4>
 80131ea:	6820      	ldr	r0, [r4, #0]
 80131ec:	68e7      	ldr	r7, [r4, #12]
        if ((ssi->tag_index == 0) && ((*ssi->parsed == ' ') ||
 80131ee:	8a21      	ldrh	r1, [r4, #16]
 80131f0:	f810 cb01 	ldrb.w	ip, [r0], #1
 80131f4:	f107 3eff 	add.w	lr, r7, #4294967295
 80131f8:	2900      	cmp	r1, #0
 80131fa:	d14d      	bne.n	8013298 <http_send+0x1fc>
 80131fc:	f1ac 0709 	sub.w	r7, ip, #9
 8013200:	b2ff      	uxtb	r7, r7
 8013202:	2f17      	cmp	r7, #23
 8013204:	d848      	bhi.n	8013298 <http_send+0x1fc>
 8013206:	f8df 81d8 	ldr.w	r8, [pc, #472]	; 80133e0 <http_send+0x344>
 801320a:	fa28 f707 	lsr.w	r7, r8, r7
                                      (*ssi->parsed == '\t') || (*ssi->parsed == '\n') ||
 801320e:	07ff      	lsls	r7, r7, #31
 8013210:	d542      	bpl.n	8013298 <http_send+0x1fc>
          ssi->parse_left--;
 8013212:	f8c4 e00c 	str.w	lr, [r4, #12]
          ssi->parsed++;
 8013216:	6020      	str	r0, [r4, #0]
 8013218:	e7b2      	b.n	8013180 <http_send+0xe4>
 801321a:	6820      	ldr	r0, [r4, #0]
        if ((ssi->tag_index == 0) && ((*ssi->parsed == ' ') ||
 801321c:	f8b4 c010 	ldrh.w	ip, [r4, #16]
 8013220:	f890 e000 	ldrb.w	lr, [r0]
 8013224:	f1bc 0f00 	cmp.w	ip, #0
 8013228:	d163      	bne.n	80132f2 <http_send+0x256>
 801322a:	f1ae 0709 	sub.w	r7, lr, #9
 801322e:	b2ff      	uxtb	r7, r7
 8013230:	2f17      	cmp	r7, #23
 8013232:	d94f      	bls.n	80132d4 <http_send+0x238>
 8013234:	68e1      	ldr	r1, [r4, #12]
 8013236:	f100 0801 	add.w	r8, r0, #1
 801323a:	3901      	subs	r1, #1
 801323c:	9101      	str	r1, [sp, #4]
        if ((*ssi->parsed == http_ssi_tag_desc[ssi->tag_type].lead_out[0]) ||
 801323e:	7d27      	ldrb	r7, [r4, #20]
 8013240:	4966      	ldr	r1, [pc, #408]	; (80133dc <http_send+0x340>)
 8013242:	eb01 07c7 	add.w	r7, r1, r7, lsl #3
 8013246:	687f      	ldr	r7, [r7, #4]
 8013248:	783f      	ldrb	r7, [r7, #0]
 801324a:	4577      	cmp	r7, lr
 801324c:	f000 80a2 	beq.w	8013394 <http_send+0x2f8>
            ssi->tag_name[ssi->tag_index++] = *ssi->parsed;
 8013250:	f10c 0701 	add.w	r7, ip, #1
 8013254:	44a4      	add	ip, r4
 8013256:	8227      	strh	r7, [r4, #16]
 8013258:	7800      	ldrb	r0, [r0, #0]
 801325a:	f88c 0016 	strb.w	r0, [ip, #22]
 801325e:	e09c      	b.n	801339a <http_send+0x2fe>
        if (http_ssi_tag_desc[ssi->tag_type].lead_in[ssi->tag_index] == 0) {
 8013260:	495e      	ldr	r1, [pc, #376]	; (80133dc <http_send+0x340>)
 8013262:	7d20      	ldrb	r0, [r4, #20]
 8013264:	8a27      	ldrh	r7, [r4, #16]
 8013266:	f851 1030 	ldr.w	r1, [r1, r0, lsl #3]
 801326a:	5dc9      	ldrb	r1, [r1, r7]
 801326c:	2900      	cmp	r1, #0
 801326e:	f040 8082 	bne.w	8013376 <http_send+0x2da>
          ssi->tag_state = TAG_FOUND;
 8013272:	2302      	movs	r3, #2
          ssi->tag_index = 0;
 8013274:	8221      	strh	r1, [r4, #16]
          ssi->tag_state = TAG_FOUND;
 8013276:	f884 311e 	strb.w	r3, [r4, #286]	; 0x11e
 801327a:	e783      	b.n	8013184 <http_send+0xe8>
          if (*ssi->parsed == http_ssi_tag_desc[tag_type].lead_in[0]) {
 801327c:	6821      	ldr	r1, [r4, #0]
 801327e:	7808      	ldrb	r0, [r1, #0]
 8013280:	283c      	cmp	r0, #60	; 0x3c
 8013282:	f000 81d7 	beq.w	8013634 <http_send+0x598>
 8013286:	282f      	cmp	r0, #47	; 0x2f
 8013288:	f000 81dd 	beq.w	8013646 <http_send+0x5aa>
        ssi->parse_left--;
 801328c:	68e0      	ldr	r0, [r4, #12]
        ssi->parsed++;
 801328e:	3101      	adds	r1, #1
        ssi->parse_left--;
 8013290:	3801      	subs	r0, #1
        ssi->parsed++;
 8013292:	6021      	str	r1, [r4, #0]
        ssi->parse_left--;
 8013294:	60e0      	str	r0, [r4, #12]
 8013296:	e773      	b.n	8013180 <http_send+0xe4>
        if (*ssi->parsed == http_ssi_tag_desc[ssi->tag_type].lead_out[ssi->tag_index]) {
 8013298:	f894 8014 	ldrb.w	r8, [r4, #20]
 801329c:	4f4f      	ldr	r7, [pc, #316]	; (80133dc <http_send+0x340>)
 801329e:	eb07 07c8 	add.w	r7, r7, r8, lsl #3
 80132a2:	687f      	ldr	r7, [r7, #4]
 80132a4:	f817 8001 	ldrb.w	r8, [r7, r1]
 80132a8:	45e0      	cmp	r8, ip
 80132aa:	f000 809b 	beq.w	80133e4 <http_send+0x348>
          ssi->parse_left--;
 80132ae:	f8c4 e00c 	str.w	lr, [r4, #12]
          ssi->tag_state = TAG_NONE;
 80132b2:	2300      	movs	r3, #0
          ssi->parsed++;
 80132b4:	6020      	str	r0, [r4, #0]
          ssi->tag_state = TAG_NONE;
 80132b6:	f884 a11e 	strb.w	sl, [r4, #286]	; 0x11e
 80132ba:	e763      	b.n	8013184 <http_send+0xe8>
          if (ssi->tag_index < ssi->tag_insert_len) {
 80132bc:	8a21      	ldrh	r1, [r4, #16]
 80132be:	8a63      	ldrh	r3, [r4, #18]
 80132c0:	4299      	cmp	r1, r3
 80132c2:	f0c0 8189 	bcc.w	80135d8 <http_send+0x53c>
              ssi->tag_index = 0;
 80132c6:	f8a4 a010 	strh.w	sl, [r4, #16]
              ssi->parsed = ssi->tag_end;
 80132ca:	2300      	movs	r3, #0
              ssi->tag_state = TAG_NONE;
 80132cc:	f884 a11e 	strb.w	sl, [r4, #286]	; 0x11e
              ssi->parsed = ssi->tag_end;
 80132d0:	6020      	str	r0, [r4, #0]
 80132d2:	e757      	b.n	8013184 <http_send+0xe8>
        if ((ssi->tag_index == 0) && ((*ssi->parsed == ' ') ||
 80132d4:	4942      	ldr	r1, [pc, #264]	; (80133e0 <http_send+0x344>)
 80132d6:	f100 0801 	add.w	r8, r0, #1
 80132da:	fa21 f707 	lsr.w	r7, r1, r7
 80132de:	68e1      	ldr	r1, [r4, #12]
                                      (*ssi->parsed == '\t') || (*ssi->parsed == '\n') ||
 80132e0:	07ff      	lsls	r7, r7, #31
 80132e2:	f101 31ff 	add.w	r1, r1, #4294967295
 80132e6:	9101      	str	r1, [sp, #4]
 80132e8:	d5a9      	bpl.n	801323e <http_send+0x1a2>
        ssi->parse_left--;
 80132ea:	60e1      	str	r1, [r4, #12]
        ssi->parsed++;
 80132ec:	f8c4 8000 	str.w	r8, [r4]
 80132f0:	e746      	b.n	8013180 <http_send+0xe4>
        if ((*ssi->parsed == http_ssi_tag_desc[ssi->tag_type].lead_out[0]) ||
 80132f2:	4f3a      	ldr	r7, [pc, #232]	; (80133dc <http_send+0x340>)
 80132f4:	7d21      	ldrb	r1, [r4, #20]
 80132f6:	eb07 01c1 	add.w	r1, r7, r1, lsl #3
 80132fa:	6849      	ldr	r1, [r1, #4]
 80132fc:	f891 8000 	ldrb.w	r8, [r1]
 8013300:	45f0      	cmp	r8, lr
 8013302:	d01a      	beq.n	801333a <http_send+0x29e>
            (*ssi->parsed == ' ')  || (*ssi->parsed == '\t') ||
 8013304:	f1ae 0e09 	sub.w	lr, lr, #9
 8013308:	fa5f fe8e 	uxtb.w	lr, lr
 801330c:	f1be 0f17 	cmp.w	lr, #23
 8013310:	d90c      	bls.n	801332c <http_send+0x290>
 8013312:	68e1      	ldr	r1, [r4, #12]
          if (ssi->tag_index < LWIP_HTTPD_MAX_TAG_NAME_LEN) {
 8013314:	f1bc 0f07 	cmp.w	ip, #7
 8013318:	f100 0801 	add.w	r8, r0, #1
 801331c:	f101 31ff 	add.w	r1, r1, #4294967295
 8013320:	9101      	str	r1, [sp, #4]
 8013322:	d995      	bls.n	8013250 <http_send+0x1b4>
            ssi->tag_state = TAG_NONE;
 8013324:	2300      	movs	r3, #0
 8013326:	f884 a11e 	strb.w	sl, [r4, #286]	; 0x11e
 801332a:	e036      	b.n	801339a <http_send+0x2fe>
            (*ssi->parsed == ' ')  || (*ssi->parsed == '\t') ||
 801332c:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 80133e0 <http_send+0x344>
 8013330:	fa28 fe0e 	lsr.w	lr, r8, lr
            (*ssi->parsed == '\n') || (*ssi->parsed == '\r')) {
 8013334:	f01e 0f01 	tst.w	lr, #1
 8013338:	d0eb      	beq.n	8013312 <http_send+0x276>
            ssi->tag_state = TAG_LEADOUT;
 801333a:	2303      	movs	r3, #3
            LWIP_ASSERT("ssi->tag_index <= 0xff", ssi->tag_index <= 0xff);
 801333c:	f1bc 0fff 	cmp.w	ip, #255	; 0xff
            ssi->tag_state = TAG_LEADOUT;
 8013340:	f884 311e 	strb.w	r3, [r4, #286]	; 0x11e
            LWIP_ASSERT("ssi->tag_index <= 0xff", ssi->tag_index <= 0xff);
 8013344:	f200 80a9 	bhi.w	801349a <http_send+0x3fe>
            ssi->tag_name[ssi->tag_index] = '\0';
 8013348:	eb04 030c 	add.w	r3, r4, ip
            ssi->tag_name_len = (u8_t)ssi->tag_index;
 801334c:	f884 c015 	strb.w	ip, [r4, #21]
 8013350:	f100 0801 	add.w	r8, r0, #1
            ssi->tag_name[ssi->tag_index] = '\0';
 8013354:	f883 a016 	strb.w	sl, [r3, #22]
            if (*ssi->parsed == http_ssi_tag_desc[ssi->tag_type].lead_out[0]) {
 8013358:	780b      	ldrb	r3, [r1, #0]
 801335a:	7802      	ldrb	r2, [r0, #0]
 801335c:	429a      	cmp	r2, r3
 801335e:	f000 8092 	beq.w	8013486 <http_send+0x3ea>
 8013362:	68e1      	ldr	r1, [r4, #12]
              ssi->tag_index = 0;
 8013364:	f8a4 a010 	strh.w	sl, [r4, #16]
 8013368:	1e4b      	subs	r3, r1, #1
 801336a:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 801336e:	9301      	str	r3, [sp, #4]
 8013370:	f894 311e 	ldrb.w	r3, [r4, #286]	; 0x11e
 8013374:	e011      	b.n	801339a <http_send+0x2fe>
          if (*ssi->parsed == http_ssi_tag_desc[ssi->tag_type].lead_in[ssi->tag_index]) {
 8013376:	6820      	ldr	r0, [r4, #0]
 8013378:	f890 c000 	ldrb.w	ip, [r0]
 801337c:	458c      	cmp	ip, r1
 801337e:	f000 8128 	beq.w	80135d2 <http_send+0x536>
            ssi->tag_state = TAG_NONE;
 8013382:	2300      	movs	r3, #0
 8013384:	f884 a11e 	strb.w	sl, [r4, #286]	; 0x11e
          ssi->parse_left--;
 8013388:	68e1      	ldr	r1, [r4, #12]
          ssi->parsed++;
 801338a:	3001      	adds	r0, #1
          ssi->parse_left--;
 801338c:	3901      	subs	r1, #1
          ssi->parsed++;
 801338e:	6020      	str	r0, [r4, #0]
          ssi->parse_left--;
 8013390:	60e1      	str	r1, [r4, #12]
 8013392:	e6f5      	b.n	8013180 <http_send+0xe4>
            ssi->tag_state = TAG_NONE;
 8013394:	2300      	movs	r3, #0
 8013396:	f884 a11e 	strb.w	sl, [r4, #286]	; 0x11e
        ssi->parse_left--;
 801339a:	9901      	ldr	r1, [sp, #4]
 801339c:	e7a5      	b.n	80132ea <http_send+0x24e>
          len = (u16_t)LWIP_MIN(ssi->tag_started - hs->file, 0xffff);
 801339e:	b292      	uxth	r2, r2
 80133a0:	f8ad 201e 	strh.w	r2, [sp, #30]
          if (len != 0) {
 80133a4:	2a00      	cmp	r2, #0
 80133a6:	f47f af11 	bne.w	80131cc <http_send+0x130>
            if (ssi->tag_started <= hs->file) {
 80133aa:	428b      	cmp	r3, r1
 80133ac:	d805      	bhi.n	80133ba <http_send+0x31e>
              len += (u16_t)(ssi->tag_end - ssi->tag_started);
 80133ae:	68a0      	ldr	r0, [r4, #8]
 80133b0:	1ac3      	subs	r3, r0, r3
 80133b2:	441a      	add	r2, r3
 80133b4:	b292      	uxth	r2, r2
 80133b6:	f8ad 201e 	strh.w	r2, [sp, #30]
            hs->left -= len;
 80133ba:	6a68      	ldr	r0, [r5, #36]	; 0x24
            hs->file += len;
 80133bc:	4411      	add	r1, r2
 80133be:	f894 311e 	ldrb.w	r3, [r4, #286]	; 0x11e
            data_to_send = 1;
 80133c2:	f04f 0b01 	mov.w	fp, #1
            hs->left -= len;
 80133c6:	1a80      	subs	r0, r0, r2
            hs->file += len;
 80133c8:	61a9      	str	r1, [r5, #24]
            hs->left -= len;
 80133ca:	6268      	str	r0, [r5, #36]	; 0x24
 80133cc:	e6d8      	b.n	8013180 <http_send+0xe4>
 80133ce:	bf00      	nop
 80133d0:	0803afa8 	.word	0x0803afa8
 80133d4:	0803ae90 	.word	0x0803ae90
 80133d8:	08024d0c 	.word	0x08024d0c
 80133dc:	0803b088 	.word	0x0803b088
 80133e0:	00800013 	.word	0x00800013
          ssi->tag_index++;
 80133e4:	3101      	adds	r1, #1
          ssi->parse_left--;
 80133e6:	f8c4 e00c 	str.w	lr, [r4, #12]
          ssi->parsed++;
 80133ea:	6020      	str	r0, [r4, #0]
          ssi->tag_index++;
 80133ec:	b289      	uxth	r1, r1
 80133ee:	8221      	strh	r1, [r4, #16]
          if (http_ssi_tag_desc[ssi->tag_type].lead_out[ssi->tag_index] == 0) {
 80133f0:	5c79      	ldrb	r1, [r7, r1]
 80133f2:	2900      	cmp	r1, #0
 80133f4:	f47f aec4 	bne.w	8013180 <http_send+0xe4>
  ssi = hs->ssi;
 80133f8:	f8d5 802c 	ldr.w	r8, [r5, #44]	; 0x2c
  LWIP_ASSERT("ssi != NULL", ssi != NULL);
 80133fc:	f1b8 0f00 	cmp.w	r8, #0
 8013400:	f000 812e 	beq.w	8013660 <http_send+0x5c4>
  if (httpd_ssi_handler
 8013404:	4b9a      	ldr	r3, [pc, #616]	; (8013670 <http_send+0x5d4>)
 8013406:	f108 0116 	add.w	r1, r8, #22
 801340a:	681b      	ldr	r3, [r3, #0]
 801340c:	9101      	str	r1, [sp, #4]
 801340e:	9302      	str	r3, [sp, #8]
 8013410:	2b00      	cmp	r3, #0
 8013412:	d070      	beq.n	80134f6 <http_send+0x45a>
      && httpd_tags && httpd_num_tags
 8013414:	4b97      	ldr	r3, [pc, #604]	; (8013674 <http_send+0x5d8>)
 8013416:	681b      	ldr	r3, [r3, #0]
 8013418:	2b00      	cmp	r3, #0
 801341a:	d06c      	beq.n	80134f6 <http_send+0x45a>
 801341c:	4a96      	ldr	r2, [pc, #600]	; (8013678 <http_send+0x5dc>)
 801341e:	6812      	ldr	r2, [r2, #0]
    for (tag = 0; tag < httpd_num_tags; tag++) {
 8013420:	2a00      	cmp	r2, #0
 8013422:	dd68      	ble.n	80134f6 <http_send+0x45a>
 8013424:	2700      	movs	r7, #0
 8013426:	3b04      	subs	r3, #4
 8013428:	9505      	str	r5, [sp, #20]
 801342a:	463d      	mov	r5, r7
 801342c:	4617      	mov	r7, r2
 801342e:	e9cd 4603 	strd	r4, r6, [sp, #12]
 8013432:	461c      	mov	r4, r3
 8013434:	460e      	mov	r6, r1
 8013436:	e002      	b.n	801343e <http_send+0x3a2>
 8013438:	3501      	adds	r5, #1
 801343a:	42af      	cmp	r7, r5
 801343c:	d058      	beq.n	80134f0 <http_send+0x454>
      if (strcmp(ssi->tag_name, httpd_tags[tag]) == 0)
 801343e:	f854 1f04 	ldr.w	r1, [r4, #4]!
 8013442:	4630      	mov	r0, r6
 8013444:	f7ec fefc 	bl	8000240 <strcmp>
 8013448:	2800      	cmp	r0, #0
 801344a:	d1f5      	bne.n	8013438 <http_send+0x39c>
 801344c:	462f      	mov	r7, r5
        ssi->tag_insert_len = httpd_ssi_handler(tag, ssi->tag_insert,
 801344e:	22fe      	movs	r2, #254	; 0xfe
 8013450:	f108 011f 	add.w	r1, r8, #31
 8013454:	9b02      	ldr	r3, [sp, #8]
 8013456:	4638      	mov	r0, r7
 8013458:	9d05      	ldr	r5, [sp, #20]
 801345a:	e9dd 4603 	ldrd	r4, r6, [sp, #12]
 801345e:	4798      	blx	r3
 8013460:	f8a8 0012 	strh.w	r0, [r8, #18]
 8013464:	e082      	b.n	801356c <http_send+0x4d0>
      hs->file += len;
 8013466:	f8bd 101e 	ldrh.w	r1, [sp, #30]
      data_to_send = 1;
 801346a:	2701      	movs	r7, #1
      hs->left -= len;
 801346c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
      hs->file += len;
 801346e:	69aa      	ldr	r2, [r5, #24]
      hs->left -= len;
 8013470:	1a5b      	subs	r3, r3, r1
      hs->file += len;
 8013472:	440a      	add	r2, r1
      hs->left -= len;
 8013474:	626b      	str	r3, [r5, #36]	; 0x24
    if (altcp_sndbuf(pcb) == 0) {
 8013476:	f8bb 3064 	ldrh.w	r3, [fp, #100]	; 0x64
      hs->file += len;
 801347a:	61aa      	str	r2, [r5, #24]
    if (altcp_sndbuf(pcb) == 0) {
 801347c:	2b00      	cmp	r3, #0
 801347e:	f47f ae38 	bne.w	80130f2 <http_send+0x56>
 8013482:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8013484:	e665      	b.n	8013152 <http_send+0xb6>
              ssi->tag_index = 1;
 8013486:	2201      	movs	r2, #1
 8013488:	68e1      	ldr	r1, [r4, #12]
 801348a:	f894 311e 	ldrb.w	r3, [r4, #286]	; 0x11e
 801348e:	8222      	strh	r2, [r4, #16]
 8013490:	1e4a      	subs	r2, r1, #1
 8013492:	9201      	str	r2, [sp, #4]
 8013494:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 8013498:	e77f      	b.n	801339a <http_send+0x2fe>
            LWIP_ASSERT("ssi->tag_index <= 0xff", ssi->tag_index <= 0xff);
 801349a:	4b78      	ldr	r3, [pc, #480]	; (801367c <http_send+0x5e0>)
 801349c:	f240 523a 	movw	r2, #1338	; 0x53a
 80134a0:	4977      	ldr	r1, [pc, #476]	; (8013680 <http_send+0x5e4>)
 80134a2:	4878      	ldr	r0, [pc, #480]	; (8013684 <http_send+0x5e8>)
 80134a4:	f00c fbb0 	bl	801fc08 <iprintf>
 80134a8:	7d23      	ldrb	r3, [r4, #20]
 80134aa:	f8b4 c010 	ldrh.w	ip, [r4, #16]
 80134ae:	eb07 07c3 	add.w	r7, r7, r3, lsl #3
 80134b2:	6820      	ldr	r0, [r4, #0]
 80134b4:	6879      	ldr	r1, [r7, #4]
 80134b6:	e747      	b.n	8013348 <http_send+0x2ac>
 80134b8:	465f      	mov	r7, fp
 80134ba:	46cb      	mov	fp, r9
  if ((ssi->tag_state != TAG_SENDING) && (ssi->parsed > hs->file)) {
 80134bc:	6824      	ldr	r4, [r4, #0]
 80134be:	69a9      	ldr	r1, [r5, #24]
 80134c0:	428c      	cmp	r4, r1
 80134c2:	d9de      	bls.n	8013482 <http_send+0x3e6>
      len = (u16_t)LWIP_MIN(ssi->parsed - hs->file, 0xffff);
 80134c4:	1a64      	subs	r4, r4, r1
 80134c6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80134ca:	aa08      	add	r2, sp, #32
    err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 80134cc:	4658      	mov	r0, fp
      len = (u16_t)LWIP_MIN(ssi->parsed - hs->file, 0xffff);
 80134ce:	429c      	cmp	r4, r3
 80134d0:	bfa8      	it	ge
 80134d2:	461c      	movge	r4, r3
    err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 80134d4:	2300      	movs	r3, #0
      len = (u16_t)LWIP_MIN(ssi->parsed - hs->file, 0xffff);
 80134d6:	f822 4d02 	strh.w	r4, [r2, #-2]!
    err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 80134da:	f7ff fa8f 	bl	80129fc <http_write>
    if (err == ERR_OK) {
 80134de:	2800      	cmp	r0, #0
 80134e0:	f43f ae2e 	beq.w	8013140 <http_send+0xa4>
 80134e4:	e7cd      	b.n	8013482 <http_send+0x3e6>
 80134e6:	6863      	ldr	r3, [r4, #4]
 80134e8:	69a9      	ldr	r1, [r5, #24]
 80134ea:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 80134ee:	e75c      	b.n	80133aa <http_send+0x30e>
 80134f0:	e9dd 4603 	ldrd	r4, r6, [sp, #12]
 80134f4:	9d05      	ldr	r5, [sp, #20]
  len = LWIP_MIN(sizeof(ssi->tag_name), LWIP_MIN(strlen(ssi->tag_name),
 80134f6:	9801      	ldr	r0, [sp, #4]
  MEMCPY(ssi->tag_insert, UNKNOWN_TAG1_TEXT, UNKNOWN_TAG1_LEN);
 80134f8:	f108 071f 	add.w	r7, r8, #31
  len = LWIP_MIN(sizeof(ssi->tag_name), LWIP_MIN(strlen(ssi->tag_name),
 80134fc:	f7ec feaa 	bl	8000254 <strlen>
 8013500:	2809      	cmp	r0, #9
  MEMCPY(ssi->tag_insert, UNKNOWN_TAG1_TEXT, UNKNOWN_TAG1_LEN);
 8013502:	f8df c194 	ldr.w	ip, [pc, #404]	; 8013698 <http_send+0x5fc>
 8013506:	bf28      	it	cs
 8013508:	2009      	movcs	r0, #9
 801350a:	9002      	str	r0, [sp, #8]
 801350c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013510:	f8bc c000 	ldrh.w	ip, [ip]
 8013514:	f8c8 001f 	str.w	r0, [r8, #31]
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN], ssi->tag_name, len);
 8013518:	f108 0031 	add.w	r0, r8, #49	; 0x31
  MEMCPY(ssi->tag_insert, UNKNOWN_TAG1_TEXT, UNKNOWN_TAG1_LEN);
 801351c:	f8a8 c02f 	strh.w	ip, [r8, #47]	; 0x2f
 8013520:	f8c8 1023 	str.w	r1, [r8, #35]	; 0x23
 8013524:	f8c8 2027 	str.w	r2, [r8, #39]	; 0x27
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN], ssi->tag_name, len);
 8013528:	9901      	ldr	r1, [sp, #4]
 801352a:	9a02      	ldr	r2, [sp, #8]
  MEMCPY(ssi->tag_insert, UNKNOWN_TAG1_TEXT, UNKNOWN_TAG1_LEN);
 801352c:	f8c8 302b 	str.w	r3, [r8, #43]	; 0x2b
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN], ssi->tag_name, len);
 8013530:	f00b fbc5 	bl	801ecbe <memcpy>
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN + len], UNKNOWN_TAG2_TEXT, UNKNOWN_TAG2_LEN);
 8013534:	9802      	ldr	r0, [sp, #8]
 8013536:	4b54      	ldr	r3, [pc, #336]	; (8013688 <http_send+0x5ec>)
 8013538:	f100 0131 	add.w	r1, r0, #49	; 0x31
  ssi->tag_insert[UNKNOWN_TAG1_LEN + len + UNKNOWN_TAG2_LEN] = 0;
 801353c:	eb08 0e00 	add.w	lr, r8, r0
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN + len], UNKNOWN_TAG2_TEXT, UNKNOWN_TAG2_LEN);
 8013540:	f8b3 c004 	ldrh.w	ip, [r3, #4]
 8013544:	eb08 0201 	add.w	r2, r8, r1
 8013548:	6818      	ldr	r0, [r3, #0]
 801354a:	799b      	ldrb	r3, [r3, #6]
 801354c:	f848 0001 	str.w	r0, [r8, r1]
  len = strlen(ssi->tag_insert);
 8013550:	4638      	mov	r0, r7
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN + len], UNKNOWN_TAG2_TEXT, UNKNOWN_TAG2_LEN);
 8013552:	f8a2 c004 	strh.w	ip, [r2, #4]
 8013556:	7193      	strb	r3, [r2, #6]
  ssi->tag_insert[UNKNOWN_TAG1_LEN + len + UNKNOWN_TAG2_LEN] = 0;
 8013558:	f88e a038 	strb.w	sl, [lr, #56]	; 0x38
  len = strlen(ssi->tag_insert);
 801355c:	f7ec fe7a 	bl	8000254 <strlen>
  LWIP_ASSERT("len <= 0xffff", len <= 0xffff);
 8013560:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
  len = strlen(ssi->tag_insert);
 8013564:	4607      	mov	r7, r0
  LWIP_ASSERT("len <= 0xffff", len <= 0xffff);
 8013566:	d273      	bcs.n	8013650 <http_send+0x5b4>
  ssi->tag_insert_len = (u16_t)len;
 8013568:	f8a8 7012 	strh.w	r7, [r8, #18]
            if (ssi->tag_end > hs->file) {
 801356c:	69a9      	ldr	r1, [r5, #24]
            ssi->tag_state = TAG_SENDING;
 801356e:	2304      	movs	r3, #4
            ssi->tag_index = 0;
 8013570:	f8a4 a010 	strh.w	sl, [r4, #16]
            ssi->tag_state = TAG_SENDING;
 8013574:	f884 311e 	strb.w	r3, [r4, #286]	; 0x11e
            ssi->parsed = ssi->tag_started;
 8013578:	e9d4 0200 	ldrd	r0, r2, [r4]
            if (ssi->tag_end > hs->file) {
 801357c:	4288      	cmp	r0, r1
            ssi->tag_end = ssi->parsed;
 801357e:	60a0      	str	r0, [r4, #8]
            ssi->parsed = ssi->tag_started;
 8013580:	6022      	str	r2, [r4, #0]
            if (ssi->tag_end > hs->file) {
 8013582:	d962      	bls.n	801364a <http_send+0x5ae>
              len = (u16_t)LWIP_MIN(ssi->tag_started - hs->file, 0xffff);
 8013584:	1a56      	subs	r6, r2, r1
 8013586:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801358a:	aa08      	add	r2, sp, #32
              err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 801358c:	4648      	mov	r0, r9
              len = (u16_t)LWIP_MIN(ssi->tag_started - hs->file, 0xffff);
 801358e:	429e      	cmp	r6, r3
 8013590:	bfa8      	it	ge
 8013592:	461e      	movge	r6, r3
              err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8013594:	2300      	movs	r3, #0
              len = (u16_t)LWIP_MIN(ssi->tag_started - hs->file, 0xffff);
 8013596:	f822 6d02 	strh.w	r6, [r2, #-2]!
              err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 801359a:	f7ff fa2f 	bl	80129fc <http_write>
              if (err == ERR_OK) {
 801359e:	4606      	mov	r6, r0
 80135a0:	2800      	cmp	r0, #0
 80135a2:	f47f ae1d 	bne.w	80131e0 <http_send+0x144>
                if (ssi->tag_started <= hs->file) {
 80135a6:	6860      	ldr	r0, [r4, #4]
 80135a8:	69ab      	ldr	r3, [r5, #24]
 80135aa:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 80135ae:	4298      	cmp	r0, r3
 80135b0:	d805      	bhi.n	80135be <http_send+0x522>
                  len += (u16_t)(ssi->tag_end - ssi->tag_started);
 80135b2:	68a1      	ldr	r1, [r4, #8]
 80135b4:	1a09      	subs	r1, r1, r0
 80135b6:	440a      	add	r2, r1
 80135b8:	b292      	uxth	r2, r2
 80135ba:	f8ad 201e 	strh.w	r2, [sp, #30]
                hs->left -= len;
 80135be:	6a69      	ldr	r1, [r5, #36]	; 0x24
                hs->file += len;
 80135c0:	1898      	adds	r0, r3, r2
                data_to_send = 1;
 80135c2:	f04f 0b01 	mov.w	fp, #1
 80135c6:	f894 311e 	ldrb.w	r3, [r4, #286]	; 0x11e
                hs->left -= len;
 80135ca:	1a89      	subs	r1, r1, r2
                hs->file += len;
 80135cc:	61a8      	str	r0, [r5, #24]
                hs->left -= len;
 80135ce:	6269      	str	r1, [r5, #36]	; 0x24
 80135d0:	e5d6      	b.n	8013180 <http_send+0xe4>
            ssi->tag_index++;
 80135d2:	3701      	adds	r7, #1
 80135d4:	8227      	strh	r7, [r4, #16]
 80135d6:	e6d7      	b.n	8013388 <http_send+0x2ec>
            len = (ssi->tag_insert_len - ssi->tag_index);
 80135d8:	1a5e      	subs	r6, r3, r1
 80135da:	aa08      	add	r2, sp, #32
            err = http_write(pcb, &(ssi->tag_insert[ssi->tag_index]), &len,
 80135dc:	311f      	adds	r1, #31
 80135de:	2301      	movs	r3, #1
            len = (ssi->tag_insert_len - ssi->tag_index);
 80135e0:	f822 6d02 	strh.w	r6, [r2, #-2]!
            err = http_write(pcb, &(ssi->tag_insert[ssi->tag_index]), &len,
 80135e4:	4648      	mov	r0, r9
 80135e6:	4421      	add	r1, r4
 80135e8:	f7ff fa08 	bl	80129fc <http_write>
              ssi->tag_index += len;
 80135ec:	f8bd 201e 	ldrh.w	r2, [sp, #30]
            if (err == ERR_OK) {
 80135f0:	4606      	mov	r6, r0
 80135f2:	2800      	cmp	r0, #0
 80135f4:	f47f adf6 	bne.w	80131e4 <http_send+0x148>
              ssi->tag_index += len;
 80135f8:	8a21      	ldrh	r1, [r4, #16]
              data_to_send = 1;
 80135fa:	f04f 0b01 	mov.w	fp, #1
 80135fe:	f894 311e 	ldrb.w	r3, [r4, #286]	; 0x11e
              ssi->tag_index += len;
 8013602:	4411      	add	r1, r2
 8013604:	8221      	strh	r1, [r4, #16]
 8013606:	e5bb      	b.n	8013180 <http_send+0xe4>
          LWIP_ASSERT("hs->started >= hs->file", ssi->tag_started >= hs->file);
 8013608:	4b1c      	ldr	r3, [pc, #112]	; (801367c <http_send+0x5e0>)
 801360a:	f240 52ac 	movw	r2, #1452	; 0x5ac
 801360e:	491f      	ldr	r1, [pc, #124]	; (801368c <http_send+0x5f0>)
 8013610:	481c      	ldr	r0, [pc, #112]	; (8013684 <http_send+0x5e8>)
 8013612:	f00c faf9 	bl	801fc08 <iprintf>
 8013616:	6863      	ldr	r3, [r4, #4]
 8013618:	69a9      	ldr	r1, [r5, #24]
 801361a:	e5cd      	b.n	80131b8 <http_send+0x11c>
  if ((ssi->tag_state != TAG_SENDING) && (ssi->parsed > hs->file)) {
 801361c:	2b04      	cmp	r3, #4
 801361e:	465f      	mov	r7, fp
 8013620:	46cb      	mov	fp, r9
 8013622:	f43f af2e 	beq.w	8013482 <http_send+0x3e6>
 8013626:	e749      	b.n	80134bc <http_send+0x420>
 8013628:	465f      	mov	r7, fp
 801362a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 801362c:	46cb      	mov	fp, r9
 801362e:	e590      	b.n	8013152 <http_send+0xb6>
  u8_t data_to_send = 0;
 8013630:	4627      	mov	r7, r4
 8013632:	e726      	b.n	8013482 <http_send+0x3e6>
        for (tag_type = 0; tag_type < LWIP_ARRAYSIZE(http_ssi_tag_desc); tag_type++) {
 8013634:	2300      	movs	r3, #0
            ssi->tag_state = TAG_LEADIN;
 8013636:	2001      	movs	r0, #1
            ssi->tag_type = tag_type;
 8013638:	7523      	strb	r3, [r4, #20]
            ssi->tag_started = ssi->parsed;
 801363a:	6061      	str	r1, [r4, #4]
 801363c:	4603      	mov	r3, r0
            ssi->tag_state = TAG_LEADIN;
 801363e:	f884 011e 	strb.w	r0, [r4, #286]	; 0x11e
            ssi->tag_index = 1;
 8013642:	8220      	strh	r0, [r4, #16]
 8013644:	e622      	b.n	801328c <http_send+0x1f0>
        for (tag_type = 0; tag_type < LWIP_ARRAYSIZE(http_ssi_tag_desc); tag_type++) {
 8013646:	2301      	movs	r3, #1
 8013648:	e7f5      	b.n	8013636 <http_send+0x59a>
 801364a:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 801364e:	e59d      	b.n	801318c <http_send+0xf0>
  LWIP_ASSERT("len <= 0xffff", len <= 0xffff);
 8013650:	4b0a      	ldr	r3, [pc, #40]	; (801367c <http_send+0x5e0>)
 8013652:	f240 323f 	movw	r2, #831	; 0x33f
 8013656:	490e      	ldr	r1, [pc, #56]	; (8013690 <http_send+0x5f4>)
 8013658:	480a      	ldr	r0, [pc, #40]	; (8013684 <http_send+0x5e8>)
 801365a:	f00c fad5 	bl	801fc08 <iprintf>
 801365e:	e783      	b.n	8013568 <http_send+0x4cc>
  LWIP_ASSERT("ssi != NULL", ssi != NULL);
 8013660:	4b06      	ldr	r3, [pc, #24]	; (801367c <http_send+0x5e0>)
 8013662:	f240 3206 	movw	r2, #774	; 0x306
 8013666:	490b      	ldr	r1, [pc, #44]	; (8013694 <http_send+0x5f8>)
 8013668:	4806      	ldr	r0, [pc, #24]	; (8013684 <http_send+0x5e8>)
 801366a:	f00c facd 	bl	801fc08 <iprintf>
 801366e:	e6c9      	b.n	8013404 <http_send+0x368>
 8013670:	20021d30 	.word	0x20021d30
 8013674:	20021d34 	.word	0x20021d34
 8013678:	2002192c 	.word	0x2002192c
 801367c:	0803ae90 	.word	0x0803ae90
 8013680:	0803afe0 	.word	0x0803afe0
 8013684:	08024d0c 	.word	0x08024d0c
 8013688:	0803b018 	.word	0x0803b018
 801368c:	0803b030 	.word	0x0803b030
 8013690:	0803b020 	.word	0x0803b020
 8013694:	0803aff8 	.word	0x0803aff8
 8013698:	0803b004 	.word	0x0803b004

0801369c <http_sent>:
  if (hs == NULL) {
 801369c:	b150      	cbz	r0, 80136b4 <http_sent+0x18>
  hs->retries = 0;
 801369e:	2200      	movs	r2, #0
{
 80136a0:	b508      	push	{r3, lr}
 80136a2:	4603      	mov	r3, r0
 80136a4:	4608      	mov	r0, r1
  hs->retries = 0;
 80136a6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  http_send(pcb, hs);
 80136aa:	4619      	mov	r1, r3
 80136ac:	f7ff fcf6 	bl	801309c <http_send>
}
 80136b0:	2000      	movs	r0, #0
 80136b2:	bd08      	pop	{r3, pc}
 80136b4:	2000      	movs	r0, #0
 80136b6:	4770      	bx	lr

080136b8 <http_poll>:
{
 80136b8:	b510      	push	{r4, lr}
 80136ba:	460c      	mov	r4, r1
  if (hs == NULL) {
 80136bc:	b1a8      	cbz	r0, 80136ea <http_poll+0x32>
    hs->retries++;
 80136be:	f890 3028 	ldrb.w	r3, [r0, #40]	; 0x28
 80136c2:	3301      	adds	r3, #1
 80136c4:	b2db      	uxtb	r3, r3
    if (hs->retries == HTTPD_MAX_RETRIES) {
 80136c6:	2b04      	cmp	r3, #4
    hs->retries++;
 80136c8:	f880 3028 	strb.w	r3, [r0, #40]	; 0x28
    if (hs->retries == HTTPD_MAX_RETRIES) {
 80136cc:	d019      	beq.n	8013702 <http_poll+0x4a>
    if (hs->handle) {
 80136ce:	6943      	ldr	r3, [r0, #20]
 80136d0:	b123      	cbz	r3, 80136dc <http_poll+0x24>
      if (http_send(pcb, hs)) {
 80136d2:	4601      	mov	r1, r0
 80136d4:	4620      	mov	r0, r4
 80136d6:	f7ff fce1 	bl	801309c <http_send>
 80136da:	b908      	cbnz	r0, 80136e0 <http_poll+0x28>
  return ERR_OK;
 80136dc:	2000      	movs	r0, #0
}
 80136de:	bd10      	pop	{r4, pc}
        altcp_output(pcb);
 80136e0:	4620      	mov	r0, r4
 80136e2:	f006 fd0f 	bl	801a104 <tcp_output>
  return ERR_OK;
 80136e6:	2000      	movs	r0, #0
 80136e8:	e7f9      	b.n	80136de <http_poll+0x26>
  return http_close_or_abort_conn(pcb, hs, 0);
 80136ea:	4601      	mov	r1, r0
 80136ec:	4620      	mov	r0, r4
 80136ee:	f7ff fc6d 	bl	8012fcc <http_close_or_abort_conn.constprop.9>
    if (closed == ERR_MEM) {
 80136f2:	3001      	adds	r0, #1
 80136f4:	d1f2      	bne.n	80136dc <http_poll+0x24>
      altcp_abort(pcb);
 80136f6:	4620      	mov	r0, r4
 80136f8:	f003 fbfe 	bl	8016ef8 <tcp_abort>
      return ERR_ABRT;
 80136fc:	f06f 000c 	mvn.w	r0, #12
}
 8013700:	bd10      	pop	{r4, pc}
  return http_close_or_abort_conn(pcb, hs, 0);
 8013702:	4601      	mov	r1, r0
 8013704:	4620      	mov	r0, r4
 8013706:	f7ff fc61 	bl	8012fcc <http_close_or_abort_conn.constprop.9>
      return ERR_OK;
 801370a:	2000      	movs	r0, #0
}
 801370c:	bd10      	pop	{r4, pc}
 801370e:	bf00      	nop

08013710 <http_recv>:
{
 8013710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013714:	4605      	mov	r5, r0
 8013716:	b08d      	sub	sp, #52	; 0x34
 8013718:	460e      	mov	r6, r1
 801371a:	4614      	mov	r4, r2
  if ((err != ERR_OK) || (p == NULL) || (hs == NULL)) {
 801371c:	b99b      	cbnz	r3, 8013746 <http_recv+0x36>
 801371e:	fab2 f782 	clz	r7, r2
 8013722:	097f      	lsrs	r7, r7, #5
 8013724:	b97f      	cbnz	r7, 8013746 <http_recv+0x36>
 8013726:	8911      	ldrh	r1, [r2, #8]
 8013728:	b1b8      	cbz	r0, 801375a <http_recv+0x4a>
    altcp_recved(pcb, p->tot_len);
 801372a:	4630      	mov	r0, r6
 801372c:	f002 ff08 	bl	8016540 <tcp_recved>
  if (hs->post_content_len_left > 0) {
 8013730:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8013732:	b9cb      	cbnz	r3, 8013768 <http_recv+0x58>
    if (hs->handle == NULL) {
 8013734:	696f      	ldr	r7, [r5, #20]
 8013736:	b32f      	cbz	r7, 8013784 <http_recv+0x74>
      pbuf_free(p);
 8013738:	4620      	mov	r0, r4
 801373a:	f002 f90d 	bl	8015958 <pbuf_free>
}
 801373e:	2000      	movs	r0, #0
 8013740:	b00d      	add	sp, #52	; 0x34
 8013742:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (p != NULL) {
 8013746:	b93c      	cbnz	r4, 8013758 <http_recv+0x48>
  return http_close_or_abort_conn(pcb, hs, 0);
 8013748:	4629      	mov	r1, r5
 801374a:	4630      	mov	r0, r6
 801374c:	f7ff fc3e 	bl	8012fcc <http_close_or_abort_conn.constprop.9>
}
 8013750:	2000      	movs	r0, #0
 8013752:	b00d      	add	sp, #52	; 0x34
 8013754:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013758:	8921      	ldrh	r1, [r4, #8]
      altcp_recved(pcb, p->tot_len);
 801375a:	4630      	mov	r0, r6
 801375c:	f002 fef0 	bl	8016540 <tcp_recved>
      pbuf_free(p);
 8013760:	4620      	mov	r0, r4
 8013762:	f002 f8f9 	bl	8015958 <pbuf_free>
 8013766:	e7ef      	b.n	8013748 <http_recv+0x38>
    hs->retries = 0;
 8013768:	f885 7028 	strb.w	r7, [r5, #40]	; 0x28
    http_post_rxpbuf(hs, p);
 801376c:	4621      	mov	r1, r4
 801376e:	4628      	mov	r0, r5
 8013770:	f7ff fbca 	bl	8012f08 <http_post_rxpbuf>
    if (hs->post_content_len_left == 0) {
 8013774:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8013776:	2b00      	cmp	r3, #0
 8013778:	d1ea      	bne.n	8013750 <http_recv+0x40>
      http_send(pcb, hs);
 801377a:	4629      	mov	r1, r5
 801377c:	4630      	mov	r0, r6
 801377e:	f7ff fc8d 	bl	801309c <http_send>
 8013782:	e7e5      	b.n	8013750 <http_recv+0x40>
  if ((hs->handle != NULL) || (hs->file != NULL)) {
 8013784:	69ab      	ldr	r3, [r5, #24]
 8013786:	6a28      	ldr	r0, [r5, #32]
 8013788:	2b00      	cmp	r3, #0
 801378a:	f040 814b 	bne.w	8013a24 <http_recv+0x314>
  if (hs->req == NULL) {
 801378e:	2800      	cmp	r0, #0
 8013790:	f000 80e9 	beq.w	8013966 <http_recv+0x256>
    pbuf_cat(hs->req, p);
 8013794:	4621      	mov	r1, r4
 8013796:	f002 fa67 	bl	8015c68 <pbuf_cat>
  pbuf_ref(p);
 801379a:	4620      	mov	r0, r4
 801379c:	f002 fa50 	bl	8015c40 <pbuf_ref>
  if (hs->req->next != NULL) {
 80137a0:	6a28      	ldr	r0, [r5, #32]
 80137a2:	6803      	ldr	r3, [r0, #0]
 80137a4:	2b00      	cmp	r3, #0
 80137a6:	f000 8110 	beq.w	80139ca <http_recv+0x2ba>
    data_len = LWIP_MIN(hs->req->tot_len, LWIP_HTTPD_MAX_REQ_LENGTH);
 80137aa:	8907      	ldrh	r7, [r0, #8]
 80137ac:	f240 32ff 	movw	r2, #1023	; 0x3ff
    pbuf_copy_partial(hs->req, httpd_req_buf, data_len, 0);
 80137b0:	49bb      	ldr	r1, [pc, #748]	; (8013aa0 <http_recv+0x390>)
 80137b2:	2300      	movs	r3, #0
    data_len = LWIP_MIN(hs->req->tot_len, LWIP_HTTPD_MAX_REQ_LENGTH);
 80137b4:	4297      	cmp	r7, r2
    data = httpd_req_buf;
 80137b6:	4688      	mov	r8, r1
    data_len = LWIP_MIN(hs->req->tot_len, LWIP_HTTPD_MAX_REQ_LENGTH);
 80137b8:	bf28      	it	cs
 80137ba:	4617      	movcs	r7, r2
    pbuf_copy_partial(hs->req, httpd_req_buf, data_len, 0);
 80137bc:	463a      	mov	r2, r7
 80137be:	f002 fb5b 	bl	8015e78 <pbuf_copy_partial>
  if (data_len >= MIN_REQ_LEN) {
 80137c2:	2f06      	cmp	r7, #6
 80137c4:	f240 80d1 	bls.w	801396a <http_recv+0x25a>
    crlf = lwip_strnstr(data, CRLF, data_len);
 80137c8:	463a      	mov	r2, r7
 80137ca:	49b6      	ldr	r1, [pc, #728]	; (8013aa4 <http_recv+0x394>)
 80137cc:	4640      	mov	r0, r8
 80137ce:	f000 fa5b 	bl	8013c88 <lwip_strnstr>
    if (crlf != NULL) {
 80137d2:	2800      	cmp	r0, #0
 80137d4:	f000 80c9 	beq.w	801396a <http_recv+0x25a>
      if (!strncmp(data, "GET ", 4)) {
 80137d8:	2204      	movs	r2, #4
 80137da:	49b3      	ldr	r1, [pc, #716]	; (8013aa8 <http_recv+0x398>)
 80137dc:	4640      	mov	r0, r8
 80137de:	f00c fc18 	bl	8020012 <strncmp>
 80137e2:	9005      	str	r0, [sp, #20]
 80137e4:	2800      	cmp	r0, #0
 80137e6:	f040 80fa 	bne.w	80139de <http_recv+0x2ce>
      left_len = (u16_t)(data_len - ((sp1 + 1) - data));
 80137ea:	f1a7 0a04 	sub.w	sl, r7, #4
 80137ee:	f108 0b04 	add.w	fp, r8, #4
        sp1 = data + 3;
 80137f2:	f108 0303 	add.w	r3, r8, #3
      sp2 = lwip_strnstr(sp1 + 1, " ", left_len);
 80137f6:	49ad      	ldr	r1, [pc, #692]	; (8013aac <http_recv+0x39c>)
 80137f8:	fa1f fa8a 	uxth.w	sl, sl
 80137fc:	4658      	mov	r0, fp
        sp1 = data + 3;
 80137fe:	9304      	str	r3, [sp, #16]
      sp2 = lwip_strnstr(sp1 + 1, " ", left_len);
 8013800:	4652      	mov	r2, sl
 8013802:	f000 fa41 	bl	8013c88 <lwip_strnstr>
      if (sp2 == NULL) {
 8013806:	9b05      	ldr	r3, [sp, #20]
 8013808:	4681      	mov	r9, r0
 801380a:	2800      	cmp	r0, #0
 801380c:	f000 811b 	beq.w	8013a46 <http_recv+0x336>
      int is_09 = 0;
 8013810:	469a      	mov	sl, r3
 8013812:	9305      	str	r3, [sp, #20]
      if ((sp2 != 0) && (sp2 > sp1)) {
 8013814:	f1b9 0f00 	cmp.w	r9, #0
 8013818:	f000 80a7 	beq.w	801396a <http_recv+0x25a>
 801381c:	9b04      	ldr	r3, [sp, #16]
 801381e:	4599      	cmp	r9, r3
 8013820:	f240 80a3 	bls.w	801396a <http_recv+0x25a>
        if (lwip_strnstr(data, CRLF CRLF, data_len) != NULL) {
 8013824:	463a      	mov	r2, r7
 8013826:	49a2      	ldr	r1, [pc, #648]	; (8013ab0 <http_recv+0x3a0>)
 8013828:	4640      	mov	r0, r8
 801382a:	f000 fa2d 	bl	8013c88 <lwip_strnstr>
 801382e:	2800      	cmp	r0, #0
 8013830:	f000 809b 	beq.w	801396a <http_recv+0x25a>
          if (!is_09 && (lwip_strnstr(data, HTTP11_CONNECTIONKEEPALIVE, data_len) ||
 8013834:	9b05      	ldr	r3, [sp, #20]
 8013836:	f1ba 0f00 	cmp.w	sl, #0
 801383a:	f000 8115 	beq.w	8013a68 <http_recv+0x358>
            hs->keepalive = 0;
 801383e:	2200      	movs	r2, #0
 8013840:	f885 2029 	strb.w	r2, [r5, #41]	; 0x29
      uri_len = (u16_t)(sp2 - (sp1 + 1));
 8013844:	eba9 020b 	sub.w	r2, r9, fp
          *sp1 = 0;
 8013848:	2100      	movs	r1, #0
 801384a:	9804      	ldr	r0, [sp, #16]
          uri[uri_len] = 0;
 801384c:	b292      	uxth	r2, r2
          *sp1 = 0;
 801384e:	7001      	strb	r1, [r0, #0]
          uri[uri_len] = 0;
 8013850:	eb0b 0002 	add.w	r0, fp, r2
 8013854:	f80b 1002 	strb.w	r1, [fp, r2]
 8013858:	9005      	str	r0, [sp, #20]
          if (is_post) {
 801385a:	2b00      	cmp	r3, #0
 801385c:	f000 80ec 	beq.w	8013a38 <http_recv+0x328>
  char *crlfcrlf = lwip_strnstr(uri_end + 1, CRLF CRLF, data_len - (uri_end + 1 - data));
 8013860:	f109 0301 	add.w	r3, r9, #1
 8013864:	4992      	ldr	r1, [pc, #584]	; (8013ab0 <http_recv+0x3a0>)
            struct pbuf *q = hs->req;
 8013866:	f8d5 a020 	ldr.w	sl, [r5, #32]
  char *crlfcrlf = lwip_strnstr(uri_end + 1, CRLF CRLF, data_len - (uri_end + 1 - data));
 801386a:	eba3 0208 	sub.w	r2, r3, r8
 801386e:	4618      	mov	r0, r3
 8013870:	9306      	str	r3, [sp, #24]
 8013872:	1aba      	subs	r2, r7, r2
 8013874:	f000 fa08 	bl	8013c88 <lwip_strnstr>
  if (crlfcrlf != NULL) {
 8013878:	9008      	str	r0, [sp, #32]
 801387a:	2800      	cmp	r0, #0
 801387c:	f000 8166 	beq.w	8013b4c <http_recv+0x43c>
    char *scontent_len = lwip_strnstr(uri_end + 1, HTTP_HDR_CONTENT_LEN, crlfcrlf - (uri_end + 1));
 8013880:	9b06      	ldr	r3, [sp, #24]
 8013882:	498c      	ldr	r1, [pc, #560]	; (8013ab4 <http_recv+0x3a4>)
 8013884:	1ac2      	subs	r2, r0, r3
 8013886:	4618      	mov	r0, r3
 8013888:	f000 f9fe 	bl	8013c88 <lwip_strnstr>
    if (scontent_len != NULL) {
 801388c:	2800      	cmp	r0, #0
 801388e:	f000 80ff 	beq.w	8013a90 <http_recv+0x380>
      char *scontent_len_end = lwip_strnstr(scontent_len + HTTP_HDR_CONTENT_LEN_LEN, CRLF, HTTP_HDR_CONTENT_LEN_DIGIT_MAX_LEN);
 8013892:	f100 0310 	add.w	r3, r0, #16
 8013896:	9009      	str	r0, [sp, #36]	; 0x24
 8013898:	220a      	movs	r2, #10
 801389a:	4982      	ldr	r1, [pc, #520]	; (8013aa4 <http_recv+0x394>)
 801389c:	4618      	mov	r0, r3
 801389e:	9307      	str	r3, [sp, #28]
 80138a0:	f000 f9f2 	bl	8013c88 <lwip_strnstr>
      if (scontent_len_end != NULL) {
 80138a4:	2800      	cmp	r0, #0
 80138a6:	f000 80f3 	beq.w	8013a90 <http_recv+0x380>
        content_len = atoi(content_len_num);
 80138aa:	9b07      	ldr	r3, [sp, #28]
 80138ac:	4618      	mov	r0, r3
 80138ae:	f00b f895 	bl	801e9dc <atoi>
        if (content_len == 0) {
 80138b2:	1e01      	subs	r1, r0, #0
 80138b4:	9107      	str	r1, [sp, #28]
 80138b6:	f000 80e3 	beq.w	8013a80 <http_recv+0x370>
        if (content_len >= 0) {
 80138ba:	f2c0 80e9 	blt.w	8013a90 <http_recv+0x380>
          u16_t hdr_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - data);
 80138be:	9b08      	ldr	r3, [sp, #32]
          u8_t post_auto_wnd = 1;
 80138c0:	2001      	movs	r0, #1
          u16_t hdr_data_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - hdr_start_after_uri);
 80138c2:	9a06      	ldr	r2, [sp, #24]
          u8_t post_auto_wnd = 1;
 80138c4:	f10d 0c30 	add.w	ip, sp, #48	; 0x30
          u16_t hdr_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - data);
 80138c8:	3304      	adds	r3, #4
          http_uri_buf[0] = 0;
 80138ca:	f04f 0e00 	mov.w	lr, #0
          u8_t post_auto_wnd = 1;
 80138ce:	f80c 0d01 	strb.w	r0, [ip, #-1]!
          err = httpd_post_begin(hs, uri, hdr_start_after_uri, hdr_data_len, content_len,
 80138d2:	4659      	mov	r1, fp
          u16_t hdr_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - data);
 80138d4:	eba3 0808 	sub.w	r8, r3, r8
          u16_t hdr_data_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - hdr_start_after_uri);
 80138d8:	1a9b      	subs	r3, r3, r2
          http_uri_buf[0] = 0;
 80138da:	4877      	ldr	r0, [pc, #476]	; (8013ab8 <http_recv+0x3a8>)
          err = httpd_post_begin(hs, uri, hdr_start_after_uri, hdr_data_len, content_len,
 80138dc:	f04f 0b3f 	mov.w	fp, #63	; 0x3f
          u16_t hdr_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - data);
 80138e0:	4547      	cmp	r7, r8
          err = httpd_post_begin(hs, uri, hdr_start_after_uri, hdr_data_len, content_len,
 80138e2:	9a06      	ldr	r2, [sp, #24]
          http_uri_buf[0] = 0;
 80138e4:	f880 e000 	strb.w	lr, [r0]
          u16_t hdr_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - data);
 80138e8:	bfb4      	ite	lt
 80138ea:	46b8      	movlt	r8, r7
 80138ec:	fa1f f888 	uxthge.w	r8, r8
          u16_t hdr_data_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - hdr_start_after_uri);
 80138f0:	429f      	cmp	r7, r3
 80138f2:	bfa8      	it	ge
 80138f4:	b29f      	uxthge	r7, r3
          err = httpd_post_begin(hs, uri, hdr_start_after_uri, hdr_data_len, content_len,
 80138f6:	463b      	mov	r3, r7
          http_uri_buf[0] = 0;
 80138f8:	4607      	mov	r7, r0
          *crlfcrlf = 0;
 80138fa:	9808      	ldr	r0, [sp, #32]
 80138fc:	f880 e000 	strb.w	lr, [r0]
          err = httpd_post_begin(hs, uri, hdr_start_after_uri, hdr_data_len, content_len,
 8013900:	4628      	mov	r0, r5
 8013902:	9701      	str	r7, [sp, #4]
 8013904:	9f07      	ldr	r7, [sp, #28]
 8013906:	f8cd c00c 	str.w	ip, [sp, #12]
 801390a:	9700      	str	r7, [sp, #0]
 801390c:	f8cd b008 	str.w	fp, [sp, #8]
 8013910:	f7f1 f8ec 	bl	8004aec <httpd_post_begin>
          if (err == ERR_OK) {
 8013914:	2800      	cmp	r0, #0
 8013916:	f040 80f9 	bne.w	8013b0c <http_recv+0x3fc>
            hs->post_content_len_left = (u32_t)content_len;
 801391a:	632f      	str	r7, [r5, #48]	; 0x30
            while ((q != NULL) && (q->len <= start_offset)) {
 801391c:	f1ba 0f00 	cmp.w	sl, #0
 8013920:	d011      	beq.n	8013946 <http_recv+0x236>
 8013922:	f8ba 300a 	ldrh.w	r3, [sl, #10]
 8013926:	4598      	cmp	r8, r3
 8013928:	f0c0 80d5 	bcc.w	8013ad6 <http_recv+0x3c6>
 801392c:	4652      	mov	r2, sl
 801392e:	e003      	b.n	8013938 <http_recv+0x228>
 8013930:	8953      	ldrh	r3, [r2, #10]
 8013932:	4543      	cmp	r3, r8
 8013934:	f200 80ce 	bhi.w	8013ad4 <http_recv+0x3c4>
              start_offset -= q->len;
 8013938:	eba8 0803 	sub.w	r8, r8, r3
              q = q->next;
 801393c:	6812      	ldr	r2, [r2, #0]
              start_offset -= q->len;
 801393e:	fa1f f888 	uxth.w	r8, r8
            while ((q != NULL) && (q->len <= start_offset)) {
 8013942:	2a00      	cmp	r2, #0
 8013944:	d1f4      	bne.n	8013930 <http_recv+0x220>
            } else if (hs->post_content_len_left == 0) {
 8013946:	9b07      	ldr	r3, [sp, #28]
 8013948:	2b00      	cmp	r3, #0
 801394a:	f000 80f4 	beq.w	8013b36 <http_recv+0x426>
        if (hs->req != NULL) {
 801394e:	6a28      	ldr	r0, [r5, #32]
 8013950:	2800      	cmp	r0, #0
 8013952:	f000 80ec 	beq.w	8013b2e <http_recv+0x41e>
          pbuf_free(hs->req);
 8013956:	f001 ffff 	bl	8015958 <pbuf_free>
          hs->req = NULL;
 801395a:	2300      	movs	r3, #0
      pbuf_free(p);
 801395c:	4620      	mov	r0, r4
          hs->req = NULL;
 801395e:	622b      	str	r3, [r5, #32]
      pbuf_free(p);
 8013960:	f001 fffa 	bl	8015958 <pbuf_free>
 8013964:	e706      	b.n	8013774 <http_recv+0x64>
    hs->req = p;
 8013966:	622c      	str	r4, [r5, #32]
 8013968:	e717      	b.n	801379a <http_recv+0x8a>
  clen = pbuf_clen(hs->req);
 801396a:	6a28      	ldr	r0, [r5, #32]
 801396c:	f002 f95c 	bl	8015c28 <pbuf_clen>
  if ((hs->req->tot_len <= LWIP_HTTPD_REQ_BUFSIZE) &&
 8013970:	6a2b      	ldr	r3, [r5, #32]
 8013972:	891b      	ldrh	r3, [r3, #8]
 8013974:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8013978:	d202      	bcs.n	8013980 <http_recv+0x270>
 801397a:	2805      	cmp	r0, #5
 801397c:	f67f aedc 	bls.w	8013738 <http_recv+0x28>
    return http_find_error_file(hs, 400);
 8013980:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8013984:	4628      	mov	r0, r5
 8013986:	f7ff fae5 	bl	8012f54 <http_find_error_file>
 801398a:	4607      	mov	r7, r0
      LWIP_ASSERT("http_parse_request: unexpected return value", parsed == ERR_OK
 801398c:	f107 0310 	add.w	r3, r7, #16
 8013990:	b2db      	uxtb	r3, r3
 8013992:	2b10      	cmp	r3, #16
 8013994:	d91d      	bls.n	80139d2 <http_recv+0x2c2>
 8013996:	4b49      	ldr	r3, [pc, #292]	; (8013abc <http_recv+0x3ac>)
 8013998:	f640 2205 	movw	r2, #2565	; 0xa05
 801399c:	4948      	ldr	r1, [pc, #288]	; (8013ac0 <http_recv+0x3b0>)
 801399e:	4849      	ldr	r0, [pc, #292]	; (8013ac4 <http_recv+0x3b4>)
 80139a0:	f00c f932 	bl	801fc08 <iprintf>
      if (parsed != ERR_INPROGRESS) {
 80139a4:	1d7b      	adds	r3, r7, #5
 80139a6:	f43f aec7 	beq.w	8013738 <http_recv+0x28>
        if (hs->req != NULL) {
 80139aa:	6a28      	ldr	r0, [r5, #32]
 80139ac:	b118      	cbz	r0, 80139b6 <http_recv+0x2a6>
          pbuf_free(hs->req);
 80139ae:	f001 ffd3 	bl	8015958 <pbuf_free>
          hs->req = NULL;
 80139b2:	2300      	movs	r3, #0
 80139b4:	622b      	str	r3, [r5, #32]
      pbuf_free(p);
 80139b6:	4620      	mov	r0, r4
 80139b8:	f001 ffce 	bl	8015958 <pbuf_free>
      if (parsed == ERR_OK) {
 80139bc:	2f00      	cmp	r7, #0
 80139be:	f43f aed9 	beq.w	8013774 <http_recv+0x64>
      } else if (parsed == ERR_ARG) {
 80139c2:	3710      	adds	r7, #16
 80139c4:	f43f aec0 	beq.w	8013748 <http_recv+0x38>
 80139c8:	e6c2      	b.n	8013750 <http_recv+0x40>
    data = (char *)p->payload;
 80139ca:	f8d4 8004 	ldr.w	r8, [r4, #4]
    data_len = p->len;
 80139ce:	8967      	ldrh	r7, [r4, #10]
 80139d0:	e6f7      	b.n	80137c2 <http_recv+0xb2>
      LWIP_ASSERT("http_parse_request: unexpected return value", parsed == ERR_OK
 80139d2:	4a3d      	ldr	r2, [pc, #244]	; (8013ac8 <http_recv+0x3b8>)
 80139d4:	fa22 f303 	lsr.w	r3, r2, r3
 80139d8:	07da      	lsls	r2, r3, #31
 80139da:	d4e3      	bmi.n	80139a4 <http_recv+0x294>
 80139dc:	e7db      	b.n	8013996 <http_recv+0x286>
      } else if (!strncmp(data, "POST ", 5)) {
 80139de:	2205      	movs	r2, #5
 80139e0:	493a      	ldr	r1, [pc, #232]	; (8013acc <http_recv+0x3bc>)
 80139e2:	4640      	mov	r0, r8
 80139e4:	f00c fb15 	bl	8020012 <strncmp>
 80139e8:	4682      	mov	sl, r0
 80139ea:	b988      	cbnz	r0, 8013a10 <http_recv+0x300>
      left_len = (u16_t)(data_len - ((sp1 + 1) - data));
 80139ec:	1f7b      	subs	r3, r7, #5
        sp1 = data + 4;
 80139ee:	f108 0204 	add.w	r2, r8, #4
      left_len = (u16_t)(data_len - ((sp1 + 1) - data));
 80139f2:	f108 0b05 	add.w	fp, r8, #5
      sp2 = lwip_strnstr(sp1 + 1, " ", left_len);
 80139f6:	492d      	ldr	r1, [pc, #180]	; (8013aac <http_recv+0x39c>)
 80139f8:	b29b      	uxth	r3, r3
        sp1 = data + 4;
 80139fa:	9204      	str	r2, [sp, #16]
      sp2 = lwip_strnstr(sp1 + 1, " ", left_len);
 80139fc:	4658      	mov	r0, fp
 80139fe:	461a      	mov	r2, r3
 8013a00:	9305      	str	r3, [sp, #20]
 8013a02:	f000 f941 	bl	8013c88 <lwip_strnstr>
      if (sp2 == NULL) {
 8013a06:	9b05      	ldr	r3, [sp, #20]
 8013a08:	4681      	mov	r9, r0
 8013a0a:	b338      	cbz	r0, 8013a5c <http_recv+0x34c>
        is_post = 1;
 8013a0c:	2301      	movs	r3, #1
 8013a0e:	e700      	b.n	8013812 <http_recv+0x102>
        data[4] = 0;
 8013a10:	2300      	movs	r3, #0
        return http_find_error_file(hs, 501);
 8013a12:	f240 11f5 	movw	r1, #501	; 0x1f5
 8013a16:	4628      	mov	r0, r5
        data[4] = 0;
 8013a18:	f888 3004 	strb.w	r3, [r8, #4]
        return http_find_error_file(hs, 501);
 8013a1c:	f7ff fa9a 	bl	8012f54 <http_find_error_file>
 8013a20:	4607      	mov	r7, r0
 8013a22:	e7b3      	b.n	801398c <http_recv+0x27c>
        if (hs->req != NULL) {
 8013a24:	2800      	cmp	r0, #0
 8013a26:	f43f ae87 	beq.w	8013738 <http_recv+0x28>
          pbuf_free(hs->req);
 8013a2a:	f001 ff95 	bl	8015958 <pbuf_free>
          hs->req = NULL;
 8013a2e:	622f      	str	r7, [r5, #32]
      pbuf_free(p);
 8013a30:	4620      	mov	r0, r4
 8013a32:	f001 ff91 	bl	8015958 <pbuf_free>
 8013a36:	e68b      	b.n	8013750 <http_recv+0x40>
            return http_find_file(hs, uri, is_09);
 8013a38:	4652      	mov	r2, sl
 8013a3a:	4659      	mov	r1, fp
 8013a3c:	4628      	mov	r0, r5
 8013a3e:	f7ff f979 	bl	8012d34 <http_find_file>
 8013a42:	4607      	mov	r7, r0
 8013a44:	e7a2      	b.n	801398c <http_recv+0x27c>
        sp2 = lwip_strnstr(sp1 + 1, CRLF, left_len);
 8013a46:	4652      	mov	r2, sl
 8013a48:	4916      	ldr	r1, [pc, #88]	; (8013aa4 <http_recv+0x394>)
 8013a4a:	4658      	mov	r0, fp
 8013a4c:	9305      	str	r3, [sp, #20]
        is_09 = 1;
 8013a4e:	f04f 0a01 	mov.w	sl, #1
        sp2 = lwip_strnstr(sp1 + 1, CRLF, left_len);
 8013a52:	f000 f919 	bl	8013c88 <lwip_strnstr>
 8013a56:	9b05      	ldr	r3, [sp, #20]
 8013a58:	4681      	mov	r9, r0
 8013a5a:	e6da      	b.n	8013812 <http_recv+0x102>
 8013a5c:	461a      	mov	r2, r3
 8013a5e:	4658      	mov	r0, fp
 8013a60:	4910      	ldr	r1, [pc, #64]	; (8013aa4 <http_recv+0x394>)
 8013a62:	f000 f911 	bl	8013c88 <lwip_strnstr>
 8013a66:	e78b      	b.n	8013980 <http_recv+0x270>
          if (!is_09 && (lwip_strnstr(data, HTTP11_CONNECTIONKEEPALIVE, data_len) ||
 8013a68:	463a      	mov	r2, r7
 8013a6a:	4919      	ldr	r1, [pc, #100]	; (8013ad0 <http_recv+0x3c0>)
 8013a6c:	4640      	mov	r0, r8
 8013a6e:	f000 f90b 	bl	8013c88 <lwip_strnstr>
 8013a72:	9b05      	ldr	r3, [sp, #20]
 8013a74:	2800      	cmp	r0, #0
 8013a76:	d050      	beq.n	8013b1a <http_recv+0x40a>
            hs->keepalive = 1;
 8013a78:	2201      	movs	r2, #1
 8013a7a:	f885 2029 	strb.w	r2, [r5, #41]	; 0x29
 8013a7e:	e6e1      	b.n	8013844 <http_recv+0x134>
          if ((content_len_num[0] != '0') || (content_len_num[1] != '\r')) {
 8013a80:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013a82:	7c13      	ldrb	r3, [r2, #16]
 8013a84:	2b30      	cmp	r3, #48	; 0x30
 8013a86:	d103      	bne.n	8013a90 <http_recv+0x380>
 8013a88:	7c53      	ldrb	r3, [r2, #17]
 8013a8a:	2b0d      	cmp	r3, #13
 8013a8c:	f43f af17 	beq.w	80138be <http_recv+0x1ae>
              *sp1 = ' ';
 8013a90:	2320      	movs	r3, #32
 8013a92:	9a04      	ldr	r2, [sp, #16]
 8013a94:	7013      	strb	r3, [r2, #0]
              uri[uri_len] = ' ';
 8013a96:	9a05      	ldr	r2, [sp, #20]
              *sp2 = ' ';
 8013a98:	f889 3000 	strb.w	r3, [r9]
              uri[uri_len] = ' ';
 8013a9c:	7013      	strb	r3, [r2, #0]
 8013a9e:	e76f      	b.n	8013980 <http_recv+0x270>
 8013aa0:	20021930 	.word	0x20021930
 8013aa4:	08023e30 	.word	0x08023e30
 8013aa8:	0803af28 	.word	0x0803af28
 8013aac:	080244f4 	.word	0x080244f4
 8013ab0:	0802313c 	.word	0x0802313c
 8013ab4:	0803af68 	.word	0x0803af68
 8013ab8:	200218ec 	.word	0x200218ec
 8013abc:	0803ae90 	.word	0x0803ae90
 8013ac0:	0803af7c 	.word	0x0803af7c
 8013ac4:	08024d0c 	.word	0x08024d0c
 8013ac8:	00010901 	.word	0x00010901
 8013acc:	0803af30 	.word	0x0803af30
 8013ad0:	0803af38 	.word	0x0803af38
 8013ad4:	4692      	mov	sl, r2
              pbuf_remove_header(q, start_offset);
 8013ad6:	4641      	mov	r1, r8
 8013ad8:	4650      	mov	r0, sl
 8013ada:	f001 ff01 	bl	80158e0 <pbuf_remove_header>
              pbuf_ref(q);
 8013ade:	4650      	mov	r0, sl
 8013ae0:	f002 f8ae 	bl	8015c40 <pbuf_ref>
              return http_post_rxpbuf(hs, q);
 8013ae4:	4651      	mov	r1, sl
 8013ae6:	4628      	mov	r0, r5
 8013ae8:	f7ff fa0e 	bl	8012f08 <http_post_rxpbuf>
 8013aec:	4607      	mov	r7, r0
            if (err != ERR_OK) {
 8013aee:	2f00      	cmp	r7, #0
 8013af0:	f43f af2d 	beq.w	801394e <http_recv+0x23e>
              *sp1 = ' ';
 8013af4:	2320      	movs	r3, #32
 8013af6:	9a04      	ldr	r2, [sp, #16]
            if (err == ERR_ARG) {
 8013af8:	f117 0f10 	cmn.w	r7, #16
              *sp1 = ' ';
 8013afc:	7013      	strb	r3, [r2, #0]
              uri[uri_len] = ' ';
 8013afe:	9a05      	ldr	r2, [sp, #20]
              *sp2 = ' ';
 8013b00:	f889 3000 	strb.w	r3, [r9]
              uri[uri_len] = ' ';
 8013b04:	7013      	strb	r3, [r2, #0]
            if (err == ERR_ARG) {
 8013b06:	f43f af3b 	beq.w	8013980 <http_recv+0x270>
 8013b0a:	e73f      	b.n	801398c <http_recv+0x27c>
            return http_find_file(hs, http_uri_buf, 0);
 8013b0c:	2200      	movs	r2, #0
 8013b0e:	4913      	ldr	r1, [pc, #76]	; (8013b5c <http_recv+0x44c>)
 8013b10:	4628      	mov	r0, r5
 8013b12:	f7ff f90f 	bl	8012d34 <http_find_file>
 8013b16:	4607      	mov	r7, r0
 8013b18:	e7e9      	b.n	8013aee <http_recv+0x3de>
                         lwip_strnstr(data, HTTP11_CONNECTIONKEEPALIVE2, data_len))) {
 8013b1a:	463a      	mov	r2, r7
 8013b1c:	4910      	ldr	r1, [pc, #64]	; (8013b60 <http_recv+0x450>)
 8013b1e:	4640      	mov	r0, r8
 8013b20:	9305      	str	r3, [sp, #20]
 8013b22:	f000 f8b1 	bl	8013c88 <lwip_strnstr>
          if (!is_09 && (lwip_strnstr(data, HTTP11_CONNECTIONKEEPALIVE, data_len) ||
 8013b26:	9b05      	ldr	r3, [sp, #20]
 8013b28:	2800      	cmp	r0, #0
 8013b2a:	d1a5      	bne.n	8013a78 <http_recv+0x368>
 8013b2c:	e687      	b.n	801383e <http_recv+0x12e>
      pbuf_free(p);
 8013b2e:	4620      	mov	r0, r4
 8013b30:	f001 ff12 	bl	8015958 <pbuf_free>
 8013b34:	e61e      	b.n	8013774 <http_recv+0x64>
              q = pbuf_alloc(PBUF_RAW, 0, PBUF_REF);
 8013b36:	9907      	ldr	r1, [sp, #28]
 8013b38:	2241      	movs	r2, #65	; 0x41
 8013b3a:	4608      	mov	r0, r1
 8013b3c:	f001 ff7a 	bl	8015a34 <pbuf_alloc>
              return http_post_rxpbuf(hs, q);
 8013b40:	4601      	mov	r1, r0
 8013b42:	4628      	mov	r0, r5
 8013b44:	f7ff f9e0 	bl	8012f08 <http_post_rxpbuf>
 8013b48:	4607      	mov	r7, r0
 8013b4a:	e7d0      	b.n	8013aee <http_recv+0x3de>
              *sp1 = ' ';
 8013b4c:	2320      	movs	r3, #32
 8013b4e:	9a04      	ldr	r2, [sp, #16]
 8013b50:	7013      	strb	r3, [r2, #0]
              uri[uri_len] = ' ';
 8013b52:	9a05      	ldr	r2, [sp, #20]
              *sp2 = ' ';
 8013b54:	f889 3000 	strb.w	r3, [r9]
              uri[uri_len] = ' ';
 8013b58:	7013      	strb	r3, [r2, #0]
 8013b5a:	e5ed      	b.n	8013738 <http_recv+0x28>
 8013b5c:	200218ec 	.word	0x200218ec
 8013b60:	0803af50 	.word	0x0803af50

08013b64 <http_err>:
  if (hs != NULL) {
 8013b64:	b140      	cbz	r0, 8013b78 <http_err+0x14>
{
 8013b66:	b510      	push	{r4, lr}
 8013b68:	4604      	mov	r4, r0
    http_state_eof(hs);
 8013b6a:	f7fe ff7d 	bl	8012a68 <http_state_eof>
    HTTP_FREE_HTTP_STATE(hs);
 8013b6e:	4620      	mov	r0, r4
}
 8013b70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HTTP_FREE_HTTP_STATE(hs);
 8013b74:	f001 b830 	b.w	8014bd8 <mem_free>
 8013b78:	4770      	bx	lr
 8013b7a:	bf00      	nop

08013b7c <httpd_init>:
 * @ingroup httpd
 * Initialize the httpd: set up a listening PCB and bind it to the defined port
 */
void
httpd_init(void)
{
 8013b7c:	b510      	push	{r4, lr}
#endif
  LWIP_DEBUGF(HTTPD_DEBUG, ("httpd_init\n"));

  /* LWIP_ASSERT_CORE_LOCKED(); is checked by tcp_new() */

  pcb = altcp_tcp_new_ip_type(IPADDR_TYPE_ANY);
 8013b7e:	202e      	movs	r0, #46	; 0x2e
 8013b80:	f003 fafe 	bl	8017180 <tcp_new_ip_type>
  LWIP_ASSERT("httpd_init: tcp_new failed", pcb != NULL);
 8013b84:	b310      	cbz	r0, 8013bcc <httpd_init+0x50>
 8013b86:	4604      	mov	r4, r0
    altcp_setprio(pcb, HTTPD_TCP_PRIO);
 8013b88:	2101      	movs	r1, #1
 8013b8a:	f002 fd31 	bl	80165f0 <tcp_setprio>
    err = altcp_bind(pcb, IP_ANY_TYPE, port);
 8013b8e:	2250      	movs	r2, #80	; 0x50
 8013b90:	4917      	ldr	r1, [pc, #92]	; (8013bf0 <httpd_init+0x74>)
 8013b92:	4620      	mov	r0, r4
 8013b94:	f002 fbca 	bl	801632c <tcp_bind>
    LWIP_ASSERT("httpd_init: tcp_bind failed", err == ERR_OK);
 8013b98:	bb08      	cbnz	r0, 8013bde <httpd_init+0x62>
    pcb = altcp_listen(pcb);
 8013b9a:	4620      	mov	r0, r4
 8013b9c:	21ff      	movs	r1, #255	; 0xff
 8013b9e:	f002 fc93 	bl	80164c8 <tcp_listen_with_backlog>
    LWIP_ASSERT("httpd_init: tcp_listen failed", pcb != NULL);
 8013ba2:	4604      	mov	r4, r0
 8013ba4:	b128      	cbz	r0, 8013bb2 <httpd_init+0x36>
    altcp_accept(pcb, http_accept);
 8013ba6:	4620      	mov	r0, r4
 8013ba8:	4912      	ldr	r1, [pc, #72]	; (8013bf4 <httpd_init+0x78>)
  httpd_init_pcb(pcb, HTTPD_SERVER_PORT);
}
 8013baa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    altcp_accept(pcb, http_accept);
 8013bae:	f002 bdad 	b.w	801670c <tcp_accept>
    LWIP_ASSERT("httpd_init: tcp_listen failed", pcb != NULL);
 8013bb2:	4911      	ldr	r1, [pc, #68]	; (8013bf8 <httpd_init+0x7c>)
 8013bb4:	f640 2259 	movw	r2, #2649	; 0xa59
 8013bb8:	4b10      	ldr	r3, [pc, #64]	; (8013bfc <httpd_init+0x80>)
 8013bba:	4811      	ldr	r0, [pc, #68]	; (8013c00 <httpd_init+0x84>)
 8013bbc:	f00c f824 	bl	801fc08 <iprintf>
    altcp_accept(pcb, http_accept);
 8013bc0:	4620      	mov	r0, r4
 8013bc2:	490c      	ldr	r1, [pc, #48]	; (8013bf4 <httpd_init+0x78>)
}
 8013bc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    altcp_accept(pcb, http_accept);
 8013bc8:	f002 bda0 	b.w	801670c <tcp_accept>
  LWIP_ASSERT("httpd_init: tcp_new failed", pcb != NULL);
 8013bcc:	4b0b      	ldr	r3, [pc, #44]	; (8013bfc <httpd_init+0x80>)
 8013bce:	f640 2272 	movw	r2, #2674	; 0xa72
 8013bd2:	490c      	ldr	r1, [pc, #48]	; (8013c04 <httpd_init+0x88>)
 8013bd4:	480a      	ldr	r0, [pc, #40]	; (8013c00 <httpd_init+0x84>)
}
 8013bd6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  LWIP_ASSERT("httpd_init: tcp_new failed", pcb != NULL);
 8013bda:	f00c b815 	b.w	801fc08 <iprintf>
    LWIP_ASSERT("httpd_init: tcp_bind failed", err == ERR_OK);
 8013bde:	4b07      	ldr	r3, [pc, #28]	; (8013bfc <httpd_init+0x80>)
 8013be0:	f640 2257 	movw	r2, #2647	; 0xa57
 8013be4:	4908      	ldr	r1, [pc, #32]	; (8013c08 <httpd_init+0x8c>)
 8013be6:	4806      	ldr	r0, [pc, #24]	; (8013c00 <httpd_init+0x84>)
 8013be8:	f00c f80e 	bl	801fc08 <iprintf>
 8013bec:	e7d5      	b.n	8013b9a <httpd_init+0x1e>
 8013bee:	bf00      	nop
 8013bf0:	0803d9fc 	.word	0x0803d9fc
 8013bf4:	08012ad9 	.word	0x08012ad9
 8013bf8:	0803b0f8 	.word	0x0803b0f8
 8013bfc:	0803ae90 	.word	0x0803ae90
 8013c00:	08024d0c 	.word	0x08024d0c
 8013c04:	0803b0c0 	.word	0x0803b0c0
 8013c08:	0803b0dc 	.word	0x0803b0dc

08013c0c <http_set_ssi_handler>:
 * @param tags an array of SSI tag strings to search for in SSI-enabled files
 * @param num_tags number of tags in the 'tags' array
 */
void
http_set_ssi_handler(tSSIHandler ssi_handler, const char **tags, int num_tags)
{
 8013c0c:	b570      	push	{r4, r5, r6, lr}
 8013c0e:	460d      	mov	r5, r1
 8013c10:	4614      	mov	r4, r2
  LWIP_DEBUGF(HTTPD_DEBUG, ("http_set_ssi_handler\n"));

  LWIP_ASSERT("no ssi_handler given", ssi_handler != NULL);
 8013c12:	4606      	mov	r6, r0
 8013c14:	b1c8      	cbz	r0, 8013c4a <http_set_ssi_handler+0x3e>
  httpd_ssi_handler = ssi_handler;
 8013c16:	4b11      	ldr	r3, [pc, #68]	; (8013c5c <http_set_ssi_handler+0x50>)
 8013c18:	601e      	str	r6, [r3, #0]

#if LWIP_HTTPD_SSI_RAW
  LWIP_UNUSED_ARG(tags);
  LWIP_UNUSED_ARG(num_tags);
#else /* LWIP_HTTPD_SSI_RAW */
  LWIP_ASSERT("no tags given", tags != NULL);
 8013c1a:	b175      	cbz	r5, 8013c3a <http_set_ssi_handler+0x2e>
  LWIP_ASSERT("invalid number of tags", num_tags > 0);
 8013c1c:	2c00      	cmp	r4, #0
 8013c1e:	dd04      	ble.n	8013c2a <http_set_ssi_handler+0x1e>

  httpd_tags = tags;
 8013c20:	4a0f      	ldr	r2, [pc, #60]	; (8013c60 <http_set_ssi_handler+0x54>)
  httpd_num_tags = num_tags;
 8013c22:	4b10      	ldr	r3, [pc, #64]	; (8013c64 <http_set_ssi_handler+0x58>)
  httpd_tags = tags;
 8013c24:	6015      	str	r5, [r2, #0]
  httpd_num_tags = num_tags;
 8013c26:	601c      	str	r4, [r3, #0]
#endif /* !LWIP_HTTPD_SSI_RAW */
}
 8013c28:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("invalid number of tags", num_tags > 0);
 8013c2a:	4b0f      	ldr	r3, [pc, #60]	; (8013c68 <http_set_ssi_handler+0x5c>)
 8013c2c:	f640 229f 	movw	r2, #2719	; 0xa9f
 8013c30:	490e      	ldr	r1, [pc, #56]	; (8013c6c <http_set_ssi_handler+0x60>)
 8013c32:	480f      	ldr	r0, [pc, #60]	; (8013c70 <http_set_ssi_handler+0x64>)
 8013c34:	f00b ffe8 	bl	801fc08 <iprintf>
 8013c38:	e7f2      	b.n	8013c20 <http_set_ssi_handler+0x14>
  LWIP_ASSERT("no tags given", tags != NULL);
 8013c3a:	4b0b      	ldr	r3, [pc, #44]	; (8013c68 <http_set_ssi_handler+0x5c>)
 8013c3c:	f640 229e 	movw	r2, #2718	; 0xa9e
 8013c40:	490c      	ldr	r1, [pc, #48]	; (8013c74 <http_set_ssi_handler+0x68>)
 8013c42:	480b      	ldr	r0, [pc, #44]	; (8013c70 <http_set_ssi_handler+0x64>)
 8013c44:	f00b ffe0 	bl	801fc08 <iprintf>
 8013c48:	e7e8      	b.n	8013c1c <http_set_ssi_handler+0x10>
  LWIP_ASSERT("no ssi_handler given", ssi_handler != NULL);
 8013c4a:	4b07      	ldr	r3, [pc, #28]	; (8013c68 <http_set_ssi_handler+0x5c>)
 8013c4c:	f640 2297 	movw	r2, #2711	; 0xa97
 8013c50:	4909      	ldr	r1, [pc, #36]	; (8013c78 <http_set_ssi_handler+0x6c>)
 8013c52:	4807      	ldr	r0, [pc, #28]	; (8013c70 <http_set_ssi_handler+0x64>)
 8013c54:	f00b ffd8 	bl	801fc08 <iprintf>
 8013c58:	e7dd      	b.n	8013c16 <http_set_ssi_handler+0xa>
 8013c5a:	bf00      	nop
 8013c5c:	20021d30 	.word	0x20021d30
 8013c60:	20021d34 	.word	0x20021d34
 8013c64:	2002192c 	.word	0x2002192c
 8013c68:	0803ae90 	.word	0x0803ae90
 8013c6c:	0803b070 	.word	0x0803b070
 8013c70:	08024d0c 	.word	0x08024d0c
 8013c74:	0803b060 	.word	0x0803b060
 8013c78:	0803b048 	.word	0x0803b048

08013c7c <lwip_htons>:
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
  return PP_HTONS(n);
 8013c7c:	ba40      	rev16	r0, r0
}
 8013c7e:	b280      	uxth	r0, r0
 8013c80:	4770      	bx	lr
 8013c82:	bf00      	nop

08013c84 <lwip_htonl>:
 */
u32_t
lwip_htonl(u32_t n)
{
  return PP_HTONL(n);
}
 8013c84:	ba00      	rev	r0, r0
 8013c86:	4770      	bx	lr

08013c88 <lwip_strnstr>:
 * lwIP default implementation for strnstr() non-standard function.
 * This can be \#defined to strnstr() depending on your platform port.
 */
char *
lwip_strnstr(const char *buffer, const char *token, size_t n)
{
 8013c88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013c8c:	4604      	mov	r4, r0
  const char *p;
  size_t tokenlen = strlen(token);
 8013c8e:	4608      	mov	r0, r1
{
 8013c90:	4688      	mov	r8, r1
 8013c92:	4616      	mov	r6, r2
  size_t tokenlen = strlen(token);
 8013c94:	f7ec fade 	bl	8000254 <strlen>
  if (tokenlen == 0) {
 8013c98:	b1c0      	cbz	r0, 8013ccc <lwip_strnstr+0x44>
 8013c9a:	4605      	mov	r5, r0
    return LWIP_CONST_CAST(char *, buffer);
  }
  for (p = buffer; *p && (p + tokenlen <= buffer + n); p++) {
 8013c9c:	7820      	ldrb	r0, [r4, #0]
 8013c9e:	b1b0      	cbz	r0, 8013cce <lwip_strnstr+0x46>
 8013ca0:	4426      	add	r6, r4
 8013ca2:	1963      	adds	r3, r4, r5
 8013ca4:	429e      	cmp	r6, r3
 8013ca6:	d314      	bcc.n	8013cd2 <lwip_strnstr+0x4a>
    if ((*p == *token) && (strncmp(p, token, tokenlen) == 0)) {
 8013ca8:	f898 7000 	ldrb.w	r7, [r8]
 8013cac:	e005      	b.n	8013cba <lwip_strnstr+0x32>
  for (p = buffer; *p && (p + tokenlen <= buffer + n); p++) {
 8013cae:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8013cb2:	1963      	adds	r3, r4, r5
 8013cb4:	b158      	cbz	r0, 8013cce <lwip_strnstr+0x46>
 8013cb6:	429e      	cmp	r6, r3
 8013cb8:	d30b      	bcc.n	8013cd2 <lwip_strnstr+0x4a>
    if ((*p == *token) && (strncmp(p, token, tokenlen) == 0)) {
 8013cba:	4287      	cmp	r7, r0
 8013cbc:	d1f7      	bne.n	8013cae <lwip_strnstr+0x26>
 8013cbe:	462a      	mov	r2, r5
 8013cc0:	4641      	mov	r1, r8
 8013cc2:	4620      	mov	r0, r4
 8013cc4:	f00c f9a5 	bl	8020012 <strncmp>
 8013cc8:	2800      	cmp	r0, #0
 8013cca:	d1f0      	bne.n	8013cae <lwip_strnstr+0x26>
 8013ccc:	4620      	mov	r0, r4
      return LWIP_CONST_CAST(char *, p);
    }
  }
  return NULL;
}
 8013cce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return NULL;
 8013cd2:	2000      	movs	r0, #0
}
 8013cd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08013cd8 <lwip_stricmp>:
lwip_stricmp(const char *str1, const char *str2)
{
  char c1, c2;

  do {
    c1 = *str1++;
 8013cd8:	f810 3b01 	ldrb.w	r3, [r0], #1
    c2 = *str2++;
 8013cdc:	f811 2b01 	ldrb.w	r2, [r1], #1
    if (c1 != c2) {
 8013ce0:	4293      	cmp	r3, r2
 8013ce2:	d01c      	beq.n	8013d1e <lwip_stricmp+0x46>
{
 8013ce4:	b430      	push	{r4, r5}
 8013ce6:	f043 0420 	orr.w	r4, r3, #32
 8013cea:	f042 0520 	orr.w	r5, r2, #32
 8013cee:	f1a4 0261 	sub.w	r2, r4, #97	; 0x61
      char c1_upc = c1 | 0x20;
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 8013cf2:	2a19      	cmp	r2, #25
 8013cf4:	d810      	bhi.n	8013d18 <lwip_stricmp+0x40>
        /* characters are not equal an one is in the alphabet range:
        downcase both chars and check again */
        char c2_upc = c2 | 0x20;
        if (c1_upc != c2_upc) {
 8013cf6:	42ac      	cmp	r4, r5
 8013cf8:	d10e      	bne.n	8013d18 <lwip_stricmp+0x40>
      } else {
        /* characters are not equal but none is in the alphabet range */
        return 1;
      }
    }
  } while (c1 != 0);
 8013cfa:	b1a3      	cbz	r3, 8013d26 <lwip_stricmp+0x4e>
    c1 = *str1++;
 8013cfc:	f810 3b01 	ldrb.w	r3, [r0], #1
    c2 = *str2++;
 8013d00:	f811 2b01 	ldrb.w	r2, [r1], #1
    if (c1 != c2) {
 8013d04:	4293      	cmp	r3, r2
 8013d06:	d0f8      	beq.n	8013cfa <lwip_stricmp+0x22>
 8013d08:	f043 0420 	orr.w	r4, r3, #32
 8013d0c:	f042 0520 	orr.w	r5, r2, #32
 8013d10:	f1a4 0261 	sub.w	r2, r4, #97	; 0x61
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 8013d14:	2a19      	cmp	r2, #25
 8013d16:	d9ee      	bls.n	8013cf6 <lwip_stricmp+0x1e>
        return 1;
 8013d18:	2001      	movs	r0, #1
  return 0;
}
 8013d1a:	bc30      	pop	{r4, r5}
 8013d1c:	4770      	bx	lr
  } while (c1 != 0);
 8013d1e:	2b00      	cmp	r3, #0
 8013d20:	d1da      	bne.n	8013cd8 <lwip_stricmp>
  return 0;
 8013d22:	4618      	mov	r0, r3
}
 8013d24:	4770      	bx	lr
  return 0;
 8013d26:	4618      	mov	r0, r3
}
 8013d28:	bc30      	pop	{r4, r5}
 8013d2a:	4770      	bx	lr

08013d2c <lwip_strnicmp>:
 * lwIP default implementation for strnicmp() non-standard function.
 * This can be \#defined to strnicmp() depending on your platform port.
 */
int
lwip_strnicmp(const char *str1, const char *str2, size_t len)
{
 8013d2c:	b470      	push	{r4, r5, r6}
 8013d2e:	e005      	b.n	8013d3c <lwip_strnicmp+0x10>
      char c1_upc = c1 | 0x20;
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
        /* characters are not equal an one is in the alphabet range:
        downcase both chars and check again */
        char c2_upc = c2 | 0x20;
        if (c1_upc != c2_upc) {
 8013d30:	42b5      	cmp	r5, r6
 8013d32:	d111      	bne.n	8013d58 <lwip_strnicmp+0x2c>
        /* characters are not equal but none is in the alphabet range */
        return 1;
      }
    }
    len--;
  } while ((len != 0) && (c1 != 0));
 8013d34:	f112 32ff 	adds.w	r2, r2, #4294967295
 8013d38:	d011      	beq.n	8013d5e <lwip_strnicmp+0x32>
 8013d3a:	b183      	cbz	r3, 8013d5e <lwip_strnicmp+0x32>
    c1 = *str1++;
 8013d3c:	f810 3b01 	ldrb.w	r3, [r0], #1
    c2 = *str2++;
 8013d40:	f811 4b01 	ldrb.w	r4, [r1], #1
    if (c1 != c2) {
 8013d44:	42a3      	cmp	r3, r4
 8013d46:	d0f5      	beq.n	8013d34 <lwip_strnicmp+0x8>
 8013d48:	f043 0520 	orr.w	r5, r3, #32
 8013d4c:	f044 0620 	orr.w	r6, r4, #32
 8013d50:	f1a5 0461 	sub.w	r4, r5, #97	; 0x61
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 8013d54:	2c19      	cmp	r4, #25
 8013d56:	d9eb      	bls.n	8013d30 <lwip_strnicmp+0x4>
        return 1;
 8013d58:	2001      	movs	r0, #1
  return 0;
}
 8013d5a:	bc70      	pop	{r4, r5, r6}
 8013d5c:	4770      	bx	lr
  return 0;
 8013d5e:	2000      	movs	r0, #0
}
 8013d60:	bc70      	pop	{r4, r5, r6}
 8013d62:	4770      	bx	lr

08013d64 <dns_call_found>:
 * @param idx dns table index of the entry that is resolved or removed
 * @param addr IP address for the hostname (or NULL on error or memory shortage)
 */
static void
dns_call_found(u8_t idx, ip_addr_t *addr)
{
 8013d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013d68:	0106      	lsls	r6, r0, #4
 8013d6a:	4c24      	ldr	r4, [pc, #144]	; (8013dfc <dns_call_found+0x98>)
 8013d6c:	4605      	mov	r5, r0
 8013d6e:	468a      	mov	sl, r1
#endif /* LWIP_IPV4 && LWIP_IPV6 */

#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_NO_MULTIPLE_OUTSTANDING) != 0)
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
    if (dns_requests[i].found && (dns_requests[i].dns_table_idx == idx)) {
      (*dns_requests[i].found)(dns_table[idx].name, addr, dns_requests[i].arg);
 8013d70:	eb06 0800 	add.w	r8, r6, r0
 8013d74:	4f22      	ldr	r7, [pc, #136]	; (8013e00 <dns_call_found+0x9c>)
 8013d76:	f104 0930 	add.w	r9, r4, #48	; 0x30
 8013d7a:	ea4f 1808 	mov.w	r8, r8, lsl #4
 8013d7e:	f108 0810 	add.w	r8, r8, #16
    if (dns_requests[i].found && (dns_requests[i].dns_table_idx == idx)) {
 8013d82:	6823      	ldr	r3, [r4, #0]
      (*dns_requests[i].found)(dns_table[idx].name, addr, dns_requests[i].arg);
 8013d84:	4651      	mov	r1, sl
 8013d86:	eb07 0008 	add.w	r0, r7, r8
    if (dns_requests[i].found && (dns_requests[i].dns_table_idx == idx)) {
 8013d8a:	b133      	cbz	r3, 8013d9a <dns_call_found+0x36>
 8013d8c:	7a22      	ldrb	r2, [r4, #8]
 8013d8e:	42aa      	cmp	r2, r5
 8013d90:	d103      	bne.n	8013d9a <dns_call_found+0x36>
      (*dns_requests[i].found)(dns_table[idx].name, addr, dns_requests[i].arg);
 8013d92:	6862      	ldr	r2, [r4, #4]
 8013d94:	4798      	blx	r3
      /* flush this entry */
      dns_requests[i].found = NULL;
 8013d96:	2300      	movs	r3, #0
 8013d98:	6023      	str	r3, [r4, #0]
 8013d9a:	340c      	adds	r4, #12
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 8013d9c:	454c      	cmp	r4, r9
 8013d9e:	d1f0      	bne.n	8013d82 <dns_call_found+0x1e>
 8013da0:	1973      	adds	r3, r6, r5
 8013da2:	2400      	movs	r4, #0
 8013da4:	eb07 1303 	add.w	r3, r7, r3, lsl #4
 8013da8:	4f15      	ldr	r7, [pc, #84]	; (8013e00 <dns_call_found+0x9c>)
 8013daa:	7bd9      	ldrb	r1, [r3, #15]
 8013dac:	463a      	mov	r2, r7
  dns_requests[idx].found = NULL;
#endif
#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) != 0)
  /* close the pcb used unless other request are using it */
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
    if (i == idx) {
 8013dae:	b2e3      	uxtb	r3, r4
 8013db0:	3401      	adds	r4, #1
 8013db2:	42ab      	cmp	r3, r5
 8013db4:	d002      	beq.n	8013dbc <dns_call_found+0x58>
      continue; /* only check other requests */
    }
    if (dns_table[i].state == DNS_STATE_ASKING) {
 8013db6:	7a93      	ldrb	r3, [r2, #10]
 8013db8:	2b02      	cmp	r3, #2
 8013dba:	d015      	beq.n	8013de8 <dns_call_found+0x84>
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 8013dbc:	2c04      	cmp	r4, #4
 8013dbe:	f502 7288 	add.w	r2, r2, #272	; 0x110
 8013dc2:	d1f4      	bne.n	8013dae <dns_call_found+0x4a>
        dns_table[idx].pcb_idx = DNS_MAX_SOURCE_PORTS;
        break;
      }
    }
  }
  if (dns_table[idx].pcb_idx < DNS_MAX_SOURCE_PORTS) {
 8013dc4:	2903      	cmp	r1, #3
 8013dc6:	d80d      	bhi.n	8013de4 <dns_call_found+0x80>
    /* if we come here, the pcb is not used any more and can be removed */
    udp_remove(dns_pcbs[dns_table[idx].pcb_idx]);
    dns_pcbs[dns_table[idx].pcb_idx] = NULL;
 8013dc8:	4435      	add	r5, r6
    udp_remove(dns_pcbs[dns_table[idx].pcb_idx]);
 8013dca:	f8df 8038 	ldr.w	r8, [pc, #56]	; 8013e04 <dns_call_found+0xa0>
    dns_pcbs[dns_table[idx].pcb_idx] = NULL;
 8013dce:	eb07 1705 	add.w	r7, r7, r5, lsl #4
    udp_remove(dns_pcbs[dns_table[idx].pcb_idx]);
 8013dd2:	f858 0021 	ldr.w	r0, [r8, r1, lsl #2]
 8013dd6:	f007 f8d9 	bl	801af8c <udp_remove>
    dns_pcbs[dns_table[idx].pcb_idx] = NULL;
 8013dda:	2200      	movs	r2, #0
 8013ddc:	7bfb      	ldrb	r3, [r7, #15]
    dns_table[idx].pcb_idx = DNS_MAX_SOURCE_PORTS;
 8013dde:	73fc      	strb	r4, [r7, #15]
    dns_pcbs[dns_table[idx].pcb_idx] = NULL;
 8013de0:	f848 2023 	str.w	r2, [r8, r3, lsl #2]
  }
#endif
}
 8013de4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      if (dns_table[i].pcb_idx == dns_table[idx].pcb_idx) {
 8013de8:	7bd3      	ldrb	r3, [r2, #15]
 8013dea:	428b      	cmp	r3, r1
 8013dec:	d1e6      	bne.n	8013dbc <dns_call_found+0x58>
        dns_table[idx].pcb_idx = DNS_MAX_SOURCE_PORTS;
 8013dee:	4435      	add	r5, r6
 8013df0:	2304      	movs	r3, #4
 8013df2:	eb07 1705 	add.w	r7, r7, r5, lsl #4
 8013df6:	73fb      	strb	r3, [r7, #15]
 8013df8:	e7f4      	b.n	8013de4 <dns_call_found+0x80>
 8013dfa:	bf00      	nop
 8013dfc:	20021d4c 	.word	0x20021d4c
 8013e00:	20021d88 	.word	0x20021d88
 8013e04:	20021d3c 	.word	0x20021d3c

08013e08 <dns_send>:
{
 8013e08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ASSERT("dns server out of array", entry->server_idx < DNS_MAX_SERVERS);
 8013e0c:	0103      	lsls	r3, r0, #4
{
 8013e0e:	b087      	sub	sp, #28
 8013e10:	4681      	mov	r9, r0
  LWIP_ASSERT("dns server out of array", entry->server_idx < DNS_MAX_SERVERS);
 8013e12:	181c      	adds	r4, r3, r0
 8013e14:	9301      	str	r3, [sp, #4]
 8013e16:	4b60      	ldr	r3, [pc, #384]	; (8013f98 <dns_send+0x190>)
 8013e18:	eb03 1404 	add.w	r4, r3, r4, lsl #4
 8013e1c:	7ae3      	ldrb	r3, [r4, #11]
 8013e1e:	2b01      	cmp	r3, #1
 8013e20:	d907      	bls.n	8013e32 <dns_send+0x2a>
 8013e22:	4b5e      	ldr	r3, [pc, #376]	; (8013f9c <dns_send+0x194>)
 8013e24:	f240 22fa 	movw	r2, #762	; 0x2fa
 8013e28:	495d      	ldr	r1, [pc, #372]	; (8013fa0 <dns_send+0x198>)
 8013e2a:	485e      	ldr	r0, [pc, #376]	; (8013fa4 <dns_send+0x19c>)
 8013e2c:	f00b feec 	bl	801fc08 <iprintf>
 8013e30:	7ae3      	ldrb	r3, [r4, #11]
  if (ip_addr_isany_val(dns_servers[entry->server_idx])
 8013e32:	4a5d      	ldr	r2, [pc, #372]	; (8013fa8 <dns_send+0x1a0>)
 8013e34:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8013e38:	2c00      	cmp	r4, #0
 8013e3a:	f000 8099 	beq.w	8013f70 <dns_send+0x168>
  p = pbuf_alloc(PBUF_TRANSPORT, (u16_t)(SIZEOF_DNS_HDR + strlen(entry->name) + 2 +
 8013e3e:	9b01      	ldr	r3, [sp, #4]
 8013e40:	4e55      	ldr	r6, [pc, #340]	; (8013f98 <dns_send+0x190>)
 8013e42:	eb03 0409 	add.w	r4, r3, r9
 8013e46:	0124      	lsls	r4, r4, #4
 8013e48:	f104 0510 	add.w	r5, r4, #16
 8013e4c:	4435      	add	r5, r6
 8013e4e:	4628      	mov	r0, r5
 8013e50:	f7ec fa00 	bl	8000254 <strlen>
 8013e54:	f100 0112 	add.w	r1, r0, #18
 8013e58:	f44f 7220 	mov.w	r2, #640	; 0x280
 8013e5c:	2036      	movs	r0, #54	; 0x36
 8013e5e:	b289      	uxth	r1, r1
 8013e60:	f001 fde8 	bl	8015a34 <pbuf_alloc>
  if (p != NULL) {
 8013e64:	4680      	mov	r8, r0
 8013e66:	2800      	cmp	r0, #0
 8013e68:	f000 8093 	beq.w	8013f92 <dns_send+0x18a>
    hdr.id = lwip_htons(entry->txid);
 8013e6c:	4434      	add	r4, r6
    memset(&hdr, 0, SIZEOF_DNS_HDR);
 8013e6e:	2300      	movs	r3, #0
    query_idx = SIZEOF_DNS_HDR;
 8013e70:	260c      	movs	r6, #12
    --hostname;
 8013e72:	3d01      	subs	r5, #1
    hdr.id = lwip_htons(entry->txid);
 8013e74:	8920      	ldrh	r0, [r4, #8]
      if (query_idx + n + 1 > 0xFFFF) {
 8013e76:	f64f 7bfe 	movw	fp, #65534	; 0xfffe
    memset(&hdr, 0, SIZEOF_DNS_HDR);
 8013e7a:	9304      	str	r3, [sp, #16]
 8013e7c:	9303      	str	r3, [sp, #12]
 8013e7e:	9305      	str	r3, [sp, #20]
    hdr.id = lwip_htons(entry->txid);
 8013e80:	f7ff fefc 	bl	8013c7c <lwip_htons>
    hdr.flags1 = DNS_FLAG1_RD;
 8013e84:	2201      	movs	r2, #1
    hdr.numquestions = PP_HTONS(1);
 8013e86:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdr.id = lwip_htons(entry->txid);
 8013e8a:	f8ad 000c 	strh.w	r0, [sp, #12]
    pbuf_take(p, &hdr, SIZEOF_DNS_HDR);
 8013e8e:	eb0d 0106 	add.w	r1, sp, r6
    hdr.flags1 = DNS_FLAG1_RD;
 8013e92:	f88d 200e 	strb.w	r2, [sp, #14]
    pbuf_take(p, &hdr, SIZEOF_DNS_HDR);
 8013e96:	4640      	mov	r0, r8
 8013e98:	4632      	mov	r2, r6
    hdr.numquestions = PP_HTONS(1);
 8013e9a:	f8ad 3010 	strh.w	r3, [sp, #16]
    pbuf_take(p, &hdr, SIZEOF_DNS_HDR);
 8013e9e:	f002 f83f 	bl	8015f20 <pbuf_take>
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 8013ea2:	786b      	ldrb	r3, [r5, #1]
      ++hostname;
 8013ea4:	1c6f      	adds	r7, r5, #1
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 8013ea6:	2b2e      	cmp	r3, #46	; 0x2e
 8013ea8:	d051      	beq.n	8013f4e <dns_send+0x146>
 8013eaa:	2b00      	cmp	r3, #0
 8013eac:	d04f      	beq.n	8013f4e <dns_send+0x146>
      ++hostname;
 8013eae:	463d      	mov	r5, r7
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 8013eb0:	2400      	movs	r4, #0
 8013eb2:	e000      	b.n	8013eb6 <dns_send+0xae>
 8013eb4:	b12b      	cbz	r3, 8013ec2 <dns_send+0xba>
 8013eb6:	f815 3f01 	ldrb.w	r3, [r5, #1]!
        ++n;
 8013eba:	3401      	adds	r4, #1
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 8013ebc:	2b2e      	cmp	r3, #46	; 0x2e
        ++n;
 8013ebe:	b2e4      	uxtb	r4, r4
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 8013ec0:	d1f8      	bne.n	8013eb4 <dns_send+0xac>
 8013ec2:	4623      	mov	r3, r4
 8013ec4:	eba5 0a07 	sub.w	sl, r5, r7
      if (query_idx + n + 1 > 0xFFFF) {
 8013ec8:	4433      	add	r3, r6
 8013eca:	fa1f fa8a 	uxth.w	sl, sl
 8013ece:	455b      	cmp	r3, fp
 8013ed0:	dc45      	bgt.n	8013f5e <dns_send+0x156>
      pbuf_put_at(p, query_idx, n);
 8013ed2:	4622      	mov	r2, r4
 8013ed4:	4631      	mov	r1, r6
 8013ed6:	4640      	mov	r0, r8
      query_idx = (u16_t)(query_idx + n + 1);
 8013ed8:	4434      	add	r4, r6
      pbuf_put_at(p, query_idx, n);
 8013eda:	f002 f8ef 	bl	80160bc <pbuf_put_at>
      pbuf_take_at(p, hostname_part, copy_len, (u16_t)(query_idx + 1));
 8013ede:	1c73      	adds	r3, r6, #1
      query_idx = (u16_t)(query_idx + n + 1);
 8013ee0:	b2a4      	uxth	r4, r4
      pbuf_take_at(p, hostname_part, copy_len, (u16_t)(query_idx + 1));
 8013ee2:	4652      	mov	r2, sl
 8013ee4:	4639      	mov	r1, r7
 8013ee6:	b29b      	uxth	r3, r3
 8013ee8:	4640      	mov	r0, r8
      query_idx = (u16_t)(query_idx + n + 1);
 8013eea:	1c66      	adds	r6, r4, #1
      pbuf_take_at(p, hostname_part, copy_len, (u16_t)(query_idx + 1));
 8013eec:	f002 f880 	bl	8015ff0 <pbuf_take_at>
    } while (*hostname != 0);
 8013ef0:	782a      	ldrb	r2, [r5, #0]
      query_idx = (u16_t)(query_idx + n + 1);
 8013ef2:	b2b6      	uxth	r6, r6
    } while (*hostname != 0);
 8013ef4:	2a00      	cmp	r2, #0
 8013ef6:	d1d4      	bne.n	8013ea2 <dns_send+0x9a>
    pbuf_put_at(p, query_idx, 0);
 8013ef8:	4631      	mov	r1, r6
 8013efa:	4640      	mov	r0, r8
 8013efc:	f002 f8de 	bl	80160bc <pbuf_put_at>
      qry.type = PP_HTONS(DNS_RRTYPE_A);
 8013f00:	a906      	add	r1, sp, #24
    query_idx++;
 8013f02:	1ca3      	adds	r3, r4, #2
      qry.type = PP_HTONS(DNS_RRTYPE_A);
 8013f04:	f04f 2001 	mov.w	r0, #16777472	; 0x1000100
    pbuf_take_at(p, &qry, SIZEOF_DNS_QUERY, query_idx);
 8013f08:	2204      	movs	r2, #4
    err = udp_sendto(dns_pcbs[pcb_idx], p, dst, dst_port);
 8013f0a:	4d27      	ldr	r5, [pc, #156]	; (8013fa8 <dns_send+0x1a0>)
      qry.type = PP_HTONS(DNS_RRTYPE_A);
 8013f0c:	f841 0d10 	str.w	r0, [r1, #-16]!
    pbuf_take_at(p, &qry, SIZEOF_DNS_QUERY, query_idx);
 8013f10:	b29b      	uxth	r3, r3
 8013f12:	4640      	mov	r0, r8
 8013f14:	f002 f86c 	bl	8015ff0 <pbuf_take_at>
      dst = &dns_servers[entry->server_idx];
 8013f18:	9b01      	ldr	r3, [sp, #4]
 8013f1a:	4a1f      	ldr	r2, [pc, #124]	; (8013f98 <dns_send+0x190>)
    err = udp_sendto(dns_pcbs[pcb_idx], p, dst, dst_port);
 8013f1c:	4641      	mov	r1, r8
      dst = &dns_servers[entry->server_idx];
 8013f1e:	444b      	add	r3, r9
    err = udp_sendto(dns_pcbs[pcb_idx], p, dst, dst_port);
 8013f20:	4822      	ldr	r0, [pc, #136]	; (8013fac <dns_send+0x1a4>)
      dst = &dns_servers[entry->server_idx];
 8013f22:	4699      	mov	r9, r3
    err = udp_sendto(dns_pcbs[pcb_idx], p, dst, dst_port);
 8013f24:	2335      	movs	r3, #53	; 0x35
      dst = &dns_servers[entry->server_idx];
 8013f26:	eb02 1a09 	add.w	sl, r2, r9, lsl #4
 8013f2a:	f89a 200b 	ldrb.w	r2, [sl, #11]
    err = udp_sendto(dns_pcbs[pcb_idx], p, dst, dst_port);
 8013f2e:	f89a 400f 	ldrb.w	r4, [sl, #15]
 8013f32:	eb05 0282 	add.w	r2, r5, r2, lsl #2
 8013f36:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 8013f3a:	f006 ff81 	bl	801ae40 <udp_sendto>
 8013f3e:	4605      	mov	r5, r0
    pbuf_free(p);
 8013f40:	4640      	mov	r0, r8
 8013f42:	f001 fd09 	bl	8015958 <pbuf_free>
}
 8013f46:	4628      	mov	r0, r5
 8013f48:	b007      	add	sp, #28
 8013f4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 8013f4e:	f04f 0a00 	mov.w	sl, #0
      ++hostname;
 8013f52:	463d      	mov	r5, r7
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 8013f54:	4653      	mov	r3, sl
 8013f56:	4654      	mov	r4, sl
      if (query_idx + n + 1 > 0xFFFF) {
 8013f58:	4433      	add	r3, r6
 8013f5a:	455b      	cmp	r3, fp
 8013f5c:	ddb9      	ble.n	8013ed2 <dns_send+0xca>
  return ERR_VAL;
 8013f5e:	f06f 0505 	mvn.w	r5, #5
  pbuf_free(p);
 8013f62:	4640      	mov	r0, r8
 8013f64:	f001 fcf8 	bl	8015958 <pbuf_free>
}
 8013f68:	4628      	mov	r0, r5
 8013f6a:	b007      	add	sp, #28
 8013f6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    dns_call_found(idx, NULL);
 8013f70:	4648      	mov	r0, r9
 8013f72:	4621      	mov	r1, r4
 8013f74:	f7ff fef6 	bl	8013d64 <dns_call_found>
    entry->state = DNS_STATE_UNUSED;
 8013f78:	9b01      	ldr	r3, [sp, #4]
    return ERR_OK;
 8013f7a:	4625      	mov	r5, r4
    entry->state = DNS_STATE_UNUSED;
 8013f7c:	444b      	add	r3, r9
}
 8013f7e:	4628      	mov	r0, r5
    entry->state = DNS_STATE_UNUSED;
 8013f80:	4699      	mov	r9, r3
 8013f82:	4b05      	ldr	r3, [pc, #20]	; (8013f98 <dns_send+0x190>)
 8013f84:	eb03 1a09 	add.w	sl, r3, r9, lsl #4
 8013f88:	f88a 400a 	strb.w	r4, [sl, #10]
}
 8013f8c:	b007      	add	sp, #28
 8013f8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    err = ERR_MEM;
 8013f92:	f04f 35ff 	mov.w	r5, #4294967295
 8013f96:	e7d6      	b.n	8013f46 <dns_send+0x13e>
 8013f98:	20021d88 	.word	0x20021d88
 8013f9c:	0803b1c8 	.word	0x0803b1c8
 8013fa0:	0803b1f8 	.word	0x0803b1f8
 8013fa4:	08024d0c 	.word	0x08024d0c
 8013fa8:	20021d80 	.word	0x20021d80
 8013fac:	20021d3c 	.word	0x20021d3c

08013fb0 <dns_check_entry>:
dns_check_entry(u8_t i)
{
  err_t err;
  struct dns_table_entry *entry = &dns_table[i];

  LWIP_ASSERT("array index out of bounds", i < DNS_TABLE_SIZE);
 8013fb0:	2803      	cmp	r0, #3
{
 8013fb2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013fb6:	4604      	mov	r4, r0
  LWIP_ASSERT("array index out of bounds", i < DNS_TABLE_SIZE);
 8013fb8:	d84a      	bhi.n	8014050 <dns_check_entry+0xa0>

  switch (entry->state) {
 8013fba:	0125      	lsls	r5, r4, #4
 8013fbc:	4e39      	ldr	r6, [pc, #228]	; (80140a4 <dns_check_entry+0xf4>)
 8013fbe:	192b      	adds	r3, r5, r4
 8013fc0:	eb06 1303 	add.w	r3, r6, r3, lsl #4
 8013fc4:	7a9b      	ldrb	r3, [r3, #10]
 8013fc6:	2b03      	cmp	r3, #3
 8013fc8:	d84e      	bhi.n	8014068 <dns_check_entry+0xb8>
 8013fca:	e8df f003 	tbb	[pc, r3]
 8013fce:	100e      	.short	0x100e
 8013fd0:	022c      	.short	0x022c
        }
      }
      break;
    case DNS_STATE_DONE:
      /* if the time to live is nul */
      if ((entry->ttl == 0) || (--entry->ttl == 0)) {
 8013fd2:	192b      	adds	r3, r5, r4
 8013fd4:	011b      	lsls	r3, r3, #4
 8013fd6:	58f2      	ldr	r2, [r6, r3]
 8013fd8:	b112      	cbz	r2, 8013fe0 <dns_check_entry+0x30>
 8013fda:	3a01      	subs	r2, #1
 8013fdc:	50f2      	str	r2, [r6, r3]
 8013fde:	b922      	cbnz	r2, 8013fea <dns_check_entry+0x3a>
        LWIP_DEBUGF(DNS_DEBUG, ("dns_check_entry: \"%s\": flush\n", entry->name));
        /* flush this entry, there cannot be any related pending entries in this state */
        entry->state = DNS_STATE_UNUSED;
 8013fe0:	442c      	add	r4, r5
 8013fe2:	2300      	movs	r3, #0
 8013fe4:	eb06 1604 	add.w	r6, r6, r4, lsl #4
 8013fe8:	72b3      	strb	r3, [r6, #10]
      break;
    default:
      LWIP_ASSERT("unknown dns_table entry state:", 0);
      break;
  }
}
 8013fea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013fee:	4f2e      	ldr	r7, [pc, #184]	; (80140a8 <dns_check_entry+0xf8>)
  txid = (u16_t)DNS_RAND_TXID();
 8013ff0:	f00b fe9a 	bl	801fd28 <rand>
 8013ff4:	4b2b      	ldr	r3, [pc, #172]	; (80140a4 <dns_check_entry+0xf4>)
 8013ff6:	b281      	uxth	r1, r0
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 8013ff8:	7a9a      	ldrb	r2, [r3, #10]
 8013ffa:	2a02      	cmp	r2, #2
 8013ffc:	d030      	beq.n	8014060 <dns_check_entry+0xb0>
 8013ffe:	f503 7388 	add.w	r3, r3, #272	; 0x110
  for (i = 0; i < DNS_TABLE_SIZE; i++) {
 8014002:	429f      	cmp	r7, r3
 8014004:	d1f8      	bne.n	8013ff8 <dns_check_entry+0x48>
      entry->txid = dns_create_txid();
 8014006:	4425      	add	r5, r4
      err = dns_send(i);
 8014008:	4620      	mov	r0, r4
      entry->server_idx = 0;
 801400a:	2201      	movs	r2, #1
      entry->state = DNS_STATE_ASKING;
 801400c:	2402      	movs	r4, #2
      entry->txid = dns_create_txid();
 801400e:	012d      	lsls	r5, r5, #4
 8014010:	f105 0308 	add.w	r3, r5, #8
 8014014:	4435      	add	r5, r6
 8014016:	441e      	add	r6, r3
 8014018:	8129      	strh	r1, [r5, #8]
      entry->state = DNS_STATE_ASKING;
 801401a:	8074      	strh	r4, [r6, #2]
      entry->server_idx = 0;
 801401c:	80b2      	strh	r2, [r6, #4]
}
 801401e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      err = dns_send(i);
 8014022:	f7ff bef1 	b.w	8013e08 <dns_send>
      if (--entry->tmr == 0) {
 8014026:	192a      	adds	r2, r5, r4
 8014028:	eb06 1202 	add.w	r2, r6, r2, lsl #4
 801402c:	7b13      	ldrb	r3, [r2, #12]
 801402e:	3b01      	subs	r3, #1
 8014030:	b2db      	uxtb	r3, r3
 8014032:	7313      	strb	r3, [r2, #12]
 8014034:	2b00      	cmp	r3, #0
 8014036:	d1d8      	bne.n	8013fea <dns_check_entry+0x3a>
        if (++entry->retries == DNS_MAX_RETRIES) {
 8014038:	7b53      	ldrb	r3, [r2, #13]
 801403a:	3301      	adds	r3, #1
 801403c:	b2db      	uxtb	r3, r3
 801403e:	2b04      	cmp	r3, #4
 8014040:	7353      	strb	r3, [r2, #13]
 8014042:	d01a      	beq.n	801407a <dns_check_entry+0xca>
          entry->tmr = entry->retries;
 8014044:	7313      	strb	r3, [r2, #12]
        err = dns_send(i);
 8014046:	4620      	mov	r0, r4
}
 8014048:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        err = dns_send(i);
 801404c:	f7ff bedc 	b.w	8013e08 <dns_send>
  LWIP_ASSERT("array index out of bounds", i < DNS_TABLE_SIZE);
 8014050:	4b16      	ldr	r3, [pc, #88]	; (80140ac <dns_check_entry+0xfc>)
 8014052:	f240 421c 	movw	r2, #1052	; 0x41c
 8014056:	4916      	ldr	r1, [pc, #88]	; (80140b0 <dns_check_entry+0x100>)
 8014058:	4816      	ldr	r0, [pc, #88]	; (80140b4 <dns_check_entry+0x104>)
 801405a:	f00b fdd5 	bl	801fc08 <iprintf>
 801405e:	e7ac      	b.n	8013fba <dns_check_entry+0xa>
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 8014060:	891a      	ldrh	r2, [r3, #8]
 8014062:	428a      	cmp	r2, r1
 8014064:	d1cb      	bne.n	8013ffe <dns_check_entry+0x4e>
 8014066:	e7c3      	b.n	8013ff0 <dns_check_entry+0x40>
      LWIP_ASSERT("unknown dns_table entry state:", 0);
 8014068:	4b10      	ldr	r3, [pc, #64]	; (80140ac <dns_check_entry+0xfc>)
 801406a:	f240 425b 	movw	r2, #1115	; 0x45b
 801406e:	4912      	ldr	r1, [pc, #72]	; (80140b8 <dns_check_entry+0x108>)
 8014070:	4810      	ldr	r0, [pc, #64]	; (80140b4 <dns_check_entry+0x104>)
}
 8014072:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      LWIP_ASSERT("unknown dns_table entry state:", 0);
 8014076:	f00b bdc7 	b.w	801fc08 <iprintf>
    if ((pentry->server_idx + 1 < DNS_MAX_SERVERS) && !ip_addr_isany_val(dns_servers[pentry->server_idx + 1])) {
 801407a:	7ad3      	ldrb	r3, [r2, #11]
 801407c:	b93b      	cbnz	r3, 801408e <dns_check_entry+0xde>
 801407e:	490f      	ldr	r1, [pc, #60]	; (80140bc <dns_check_entry+0x10c>)
 8014080:	6849      	ldr	r1, [r1, #4]
 8014082:	b121      	cbz	r1, 801408e <dns_check_entry+0xde>
            entry->server_idx++;
 8014084:	2101      	movs	r1, #1
            entry->retries = 0;
 8014086:	7353      	strb	r3, [r2, #13]
            entry->server_idx++;
 8014088:	72d1      	strb	r1, [r2, #11]
            entry->tmr = 1;
 801408a:	7311      	strb	r1, [r2, #12]
 801408c:	e7db      	b.n	8014046 <dns_check_entry+0x96>
            dns_call_found(i, NULL);
 801408e:	4620      	mov	r0, r4
            entry->state = DNS_STATE_UNUSED;
 8014090:	442c      	add	r4, r5
            dns_call_found(i, NULL);
 8014092:	2100      	movs	r1, #0
 8014094:	f7ff fe66 	bl	8013d64 <dns_call_found>
            entry->state = DNS_STATE_UNUSED;
 8014098:	2300      	movs	r3, #0
 801409a:	eb06 1604 	add.w	r6, r6, r4, lsl #4
 801409e:	72b3      	strb	r3, [r6, #10]
            break;
 80140a0:	e7a3      	b.n	8013fea <dns_check_entry+0x3a>
 80140a2:	bf00      	nop
 80140a4:	20021d88 	.word	0x20021d88
 80140a8:	200221c8 	.word	0x200221c8
 80140ac:	0803b1c8 	.word	0x0803b1c8
 80140b0:	0803b18c 	.word	0x0803b18c
 80140b4:	08024d0c 	.word	0x08024d0c
 80140b8:	0803b1a8 	.word	0x0803b1a8
 80140bc:	20021d80 	.word	0x20021d80

080140c0 <dns_recv>:
/**
 * Receive input function for DNS response packets arriving for the dns UDP pcb.
 */
static void
dns_recv(void *arg, struct udp_pcb *pcb, struct pbuf *p, const ip_addr_t *addr, u16_t port)
{
 80140c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80140c4:	4699      	mov	r9, r3
  LWIP_UNUSED_ARG(arg);
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(port);

  /* is the dns message big enough ? */
  if (p->tot_len < (SIZEOF_DNS_HDR + SIZEOF_DNS_QUERY)) {
 80140c6:	8913      	ldrh	r3, [r2, #8]
{
 80140c8:	b08d      	sub	sp, #52	; 0x34
 80140ca:	4614      	mov	r4, r2
  if (p->tot_len < (SIZEOF_DNS_HDR + SIZEOF_DNS_QUERY)) {
 80140cc:	2b0f      	cmp	r3, #15
 80140ce:	d908      	bls.n	80140e2 <dns_recv+0x22>
    /* free pbuf and return */
    goto ignore_packet;
  }

  /* copy dns payload inside static buffer for processing */
  if (pbuf_copy_partial(p, &hdr, SIZEOF_DNS_HDR, 0) == SIZEOF_DNS_HDR) {
 80140d0:	2300      	movs	r3, #0
 80140d2:	220c      	movs	r2, #12
 80140d4:	a906      	add	r1, sp, #24
 80140d6:	4620      	mov	r0, r4
 80140d8:	f001 fece 	bl	8015e78 <pbuf_copy_partial>
 80140dc:	280c      	cmp	r0, #12
 80140de:	4606      	mov	r6, r0
 80140e0:	d005      	beq.n	80140ee <dns_recv+0x2e>
    }
  }

ignore_packet:
  /* deallocate memory and return */
  pbuf_free(p);
 80140e2:	4620      	mov	r0, r4
 80140e4:	f001 fc38 	bl	8015958 <pbuf_free>
  return;
}
 80140e8:	b00d      	add	sp, #52	; 0x34
 80140ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80140ee:	f8df 8300 	ldr.w	r8, [pc, #768]	; 80143f0 <dns_recv+0x330>
    txid = lwip_htons(hdr.id);
 80140f2:	2500      	movs	r5, #0
 80140f4:	f8bd 0018 	ldrh.w	r0, [sp, #24]
 80140f8:	f7ff fdc0 	bl	8013c7c <lwip_htons>
 80140fc:	4643      	mov	r3, r8
 80140fe:	b2ef      	uxtb	r7, r5
      if ((entry->state == DNS_STATE_ASKING) &&
 8014100:	7a9a      	ldrb	r2, [r3, #10]
 8014102:	2a02      	cmp	r2, #2
 8014104:	d008      	beq.n	8014118 <dns_recv+0x58>
 8014106:	3501      	adds	r5, #1
 8014108:	f503 7388 	add.w	r3, r3, #272	; 0x110
    for (i = 0; i < DNS_TABLE_SIZE; i++) {
 801410c:	2d04      	cmp	r5, #4
 801410e:	d0e8      	beq.n	80140e2 <dns_recv+0x22>
      if ((entry->state == DNS_STATE_ASKING) &&
 8014110:	7a9a      	ldrb	r2, [r3, #10]
 8014112:	b2ef      	uxtb	r7, r5
 8014114:	2a02      	cmp	r2, #2
 8014116:	d1f6      	bne.n	8014106 <dns_recv+0x46>
 8014118:	891a      	ldrh	r2, [r3, #8]
 801411a:	4282      	cmp	r2, r0
 801411c:	d1f3      	bne.n	8014106 <dns_recv+0x46>
        nquestions = lwip_htons(hdr.numquestions);
 801411e:	f8bd 001c 	ldrh.w	r0, [sp, #28]
 8014122:	f7ff fdab 	bl	8013c7c <lwip_htons>
 8014126:	4682      	mov	sl, r0
        nanswers   = lwip_htons(hdr.numanswers);
 8014128:	f8bd 001e 	ldrh.w	r0, [sp, #30]
 801412c:	f7ff fda6 	bl	8013c7c <lwip_htons>
        if ((hdr.flags1 & DNS_FLAG1_RESPONSE) == 0) {
 8014130:	f89d 301a 	ldrb.w	r3, [sp, #26]
        nanswers   = lwip_htons(hdr.numanswers);
 8014134:	4683      	mov	fp, r0
        if (nquestions != 1) {
 8014136:	09db      	lsrs	r3, r3, #7
 8014138:	d0d3      	beq.n	80140e2 <dns_recv+0x22>
 801413a:	f1ba 0f01 	cmp.w	sl, #1
 801413e:	d1d0      	bne.n	80140e2 <dns_recv+0x22>
          if (!ip_addr_cmp(addr, &dns_servers[entry->server_idx])) {
 8014140:	eb05 1305 	add.w	r3, r5, r5, lsl #4
 8014144:	49a8      	ldr	r1, [pc, #672]	; (80143e8 <dns_recv+0x328>)
 8014146:	f8d9 2000 	ldr.w	r2, [r9]
 801414a:	eb08 1303 	add.w	r3, r8, r3, lsl #4
 801414e:	7adb      	ldrb	r3, [r3, #11]
 8014150:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8014154:	429a      	cmp	r2, r3
 8014156:	d1c4      	bne.n	80140e2 <dns_recv+0x22>
 8014158:	f44f 7388 	mov.w	r3, #272	; 0x110
        res_idx = dns_compare_name(entry->name, p, SIZEOF_DNS_HDR);
 801415c:	9502      	str	r5, [sp, #8]
 801415e:	fb03 f305 	mul.w	r3, r3, r5
 8014162:	4625      	mov	r5, r4
 8014164:	9301      	str	r3, [sp, #4]
 8014166:	3310      	adds	r3, #16
 8014168:	4443      	add	r3, r8
 801416a:	9300      	str	r3, [sp, #0]
    n = pbuf_try_get_at(p, response_offset);
 801416c:	4631      	mov	r1, r6
 801416e:	4628      	mov	r0, r5
 8014170:	f001 ff90 	bl	8016094 <pbuf_try_get_at>
    if ((n < 0) || (response_offset == 0xFFFF)) {
 8014174:	2800      	cmp	r0, #0
 8014176:	db3c      	blt.n	80141f2 <dns_recv+0x132>
 8014178:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801417c:	429e      	cmp	r6, r3
 801417e:	d038      	beq.n	80141f2 <dns_recv+0x132>
    if ((n & 0xc0) == 0xc0) {
 8014180:	f000 02c0 	and.w	r2, r0, #192	; 0xc0
    response_offset++;
 8014184:	1c73      	adds	r3, r6, #1
    if ((n & 0xc0) == 0xc0) {
 8014186:	2ac0      	cmp	r2, #192	; 0xc0
    response_offset++;
 8014188:	b29e      	uxth	r6, r3
    if ((n & 0xc0) == 0xc0) {
 801418a:	d032      	beq.n	80141f2 <dns_recv+0x132>
      while (n > 0) {
 801418c:	b398      	cbz	r0, 80141f6 <dns_recv+0x136>
 801418e:	9c00      	ldr	r4, [sp, #0]
 8014190:	eb04 0a00 	add.w	sl, r4, r0
 8014194:	e026      	b.n	80141e4 <dns_recv+0x124>
        if (lwip_tolower((*query)) != lwip_tolower((u8_t)c)) {
 8014196:	f814 2b01 	ldrb.w	r2, [r4], #1
 801419a:	9200      	str	r2, [sp, #0]
 801419c:	f00a fd50 	bl	801ec40 <__locale_ctype_ptr>
 80141a0:	9a00      	ldr	r2, [sp, #0]
        ++query;
 80141a2:	9400      	str	r4, [sp, #0]
        if (lwip_tolower((*query)) != lwip_tolower((u8_t)c)) {
 80141a4:	4410      	add	r0, r2
 80141a6:	7843      	ldrb	r3, [r0, #1]
 80141a8:	f003 0303 	and.w	r3, r3, #3
 80141ac:	2b01      	cmp	r3, #1
 80141ae:	bf08      	it	eq
 80141b0:	3220      	addeq	r2, #32
 80141b2:	9203      	str	r2, [sp, #12]
 80141b4:	f00a fd44 	bl	801ec40 <__locale_ctype_ptr>
 80141b8:	fa5f f389 	uxtb.w	r3, r9
 80141bc:	9a03      	ldr	r2, [sp, #12]
        response_offset++;
 80141be:	f106 0c01 	add.w	ip, r6, #1
        if (lwip_tolower((*query)) != lwip_tolower((u8_t)c)) {
 80141c2:	4418      	add	r0, r3
 80141c4:	7841      	ldrb	r1, [r0, #1]
 80141c6:	f001 0103 	and.w	r1, r1, #3
 80141ca:	2901      	cmp	r1, #1
 80141cc:	bf08      	it	eq
 80141ce:	3320      	addeq	r3, #32
        if (response_offset == 0xFFFF) {
 80141d0:	429a      	cmp	r2, r3
 80141d2:	d10e      	bne.n	80141f2 <dns_recv+0x132>
 80141d4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80141d8:	429e      	cmp	r6, r3
        response_offset++;
 80141da:	fa1f f68c 	uxth.w	r6, ip
        if (response_offset == 0xFFFF) {
 80141de:	d008      	beq.n	80141f2 <dns_recv+0x132>
      while (n > 0) {
 80141e0:	45a2      	cmp	sl, r4
 80141e2:	d008      	beq.n	80141f6 <dns_recv+0x136>
        int c = pbuf_try_get_at(p, response_offset);
 80141e4:	4631      	mov	r1, r6
 80141e6:	4628      	mov	r0, r5
 80141e8:	f001 ff54 	bl	8016094 <pbuf_try_get_at>
        if (c < 0) {
 80141ec:	f1b0 0900 	subs.w	r9, r0, #0
 80141f0:	dad1      	bge.n	8014196 <dns_recv+0xd6>
 80141f2:	462c      	mov	r4, r5
 80141f4:	e775      	b.n	80140e2 <dns_recv+0x22>
      ++query;
 80141f6:	9b00      	ldr	r3, [sp, #0]
    n = pbuf_try_get_at(p, response_offset);
 80141f8:	4631      	mov	r1, r6
 80141fa:	4628      	mov	r0, r5
      ++query;
 80141fc:	3301      	adds	r3, #1
 80141fe:	9300      	str	r3, [sp, #0]
    n = pbuf_try_get_at(p, response_offset);
 8014200:	f001 ff48 	bl	8016094 <pbuf_try_get_at>
    if (n < 0) {
 8014204:	2800      	cmp	r0, #0
 8014206:	dbf4      	blt.n	80141f2 <dns_recv+0x132>
  } while (n != 0);
 8014208:	d1b0      	bne.n	801416c <dns_recv+0xac>
  if (response_offset == 0xFFFF) {
 801420a:	f64f 79ff 	movw	r9, #65535	; 0xffff
 801420e:	462c      	mov	r4, r5
 8014210:	9d02      	ldr	r5, [sp, #8]
 8014212:	454e      	cmp	r6, r9
 8014214:	f43f af65 	beq.w	80140e2 <dns_recv+0x22>
  return (u16_t)(response_offset + 1);
 8014218:	f106 0a01 	add.w	sl, r6, #1
 801421c:	fa1f fa8a 	uxth.w	sl, sl
        if (res_idx == 0xFFFF) {
 8014220:	45ca      	cmp	sl, r9
 8014222:	f43f af5e 	beq.w	80140e2 <dns_recv+0x22>
        if (pbuf_copy_partial(p, &qry, SIZEOF_DNS_QUERY, res_idx) != SIZEOF_DNS_QUERY) {
 8014226:	4653      	mov	r3, sl
 8014228:	2204      	movs	r2, #4
 801422a:	a904      	add	r1, sp, #16
 801422c:	4620      	mov	r0, r4
 801422e:	f001 fe23 	bl	8015e78 <pbuf_copy_partial>
 8014232:	2804      	cmp	r0, #4
 8014234:	f47f af55 	bne.w	80140e2 <dns_recv+0x22>
        if ((qry.cls != PP_HTONS(DNS_RRCLASS_IN)) ||
 8014238:	f8bd 3012 	ldrh.w	r3, [sp, #18]
 801423c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8014240:	f47f af4f 	bne.w	80140e2 <dns_recv+0x22>
            (LWIP_DNS_ADDRTYPE_IS_IPV6(entry->reqaddrtype) && (qry.type != PP_HTONS(DNS_RRTYPE_AAAA))) ||
 8014244:	f8bd 3010 	ldrh.w	r3, [sp, #16]
        if (res_idx + SIZEOF_DNS_QUERY > 0xFFFF) {
 8014248:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801424c:	f47f af49 	bne.w	80140e2 <dns_recv+0x22>
 8014250:	f64f 73fb 	movw	r3, #65531	; 0xfffb
 8014254:	459a      	cmp	sl, r3
 8014256:	f63f af44 	bhi.w	80140e2 <dns_recv+0x22>
        if (hdr.flags2 & DNS_FLAG2_ERR_MASK) {
 801425a:	f89d 301b 	ldrb.w	r3, [sp, #27]
        res_idx = (u16_t)(res_idx + SIZEOF_DNS_QUERY);
 801425e:	3605      	adds	r6, #5
        if (hdr.flags2 & DNS_FLAG2_ERR_MASK) {
 8014260:	071b      	lsls	r3, r3, #28
        res_idx = (u16_t)(res_idx + SIZEOF_DNS_QUERY);
 8014262:	b2b6      	uxth	r6, r6
        if (hdr.flags2 & DNS_FLAG2_ERR_MASK) {
 8014264:	d04d      	beq.n	8014302 <dns_recv+0x242>
    if ((pentry->server_idx + 1 < DNS_MAX_SERVERS) && !ip_addr_isany_val(dns_servers[pentry->server_idx + 1])) {
 8014266:	f44f 7388 	mov.w	r3, #272	; 0x110
 801426a:	fb03 8305 	mla	r3, r3, r5, r8
 801426e:	7adb      	ldrb	r3, [r3, #11]
 8014270:	2b00      	cmp	r3, #0
 8014272:	d16e      	bne.n	8014352 <dns_recv+0x292>
 8014274:	4b5c      	ldr	r3, [pc, #368]	; (80143e8 <dns_recv+0x328>)
 8014276:	685b      	ldr	r3, [r3, #4]
 8014278:	2b00      	cmp	r3, #0
 801427a:	d06a      	beq.n	8014352 <dns_recv+0x292>
            entry->tmr     = 1;
 801427c:	f44f 7388 	mov.w	r3, #272	; 0x110
 8014280:	f240 3201 	movw	r2, #769	; 0x301
            dns_check_entry(i);
 8014284:	4638      	mov	r0, r7
            entry->tmr     = 1;
 8014286:	fb03 8505 	mla	r5, r3, r5, r8
 801428a:	81aa      	strh	r2, [r5, #12]
            dns_check_entry(i);
 801428c:	f7ff fe90 	bl	8013fb0 <dns_check_entry>
            goto ignore_packet;
 8014290:	e727      	b.n	80140e2 <dns_recv+0x22>
    n = pbuf_try_get_at(p, offset++);
 8014292:	4656      	mov	r6, sl
  if (offset == 0xFFFF) {
 8014294:	454e      	cmp	r6, r9
 8014296:	f43f af24 	beq.w	80140e2 <dns_recv+0x22>
  return (u16_t)(offset + 1);
 801429a:	f106 0a01 	add.w	sl, r6, #1
 801429e:	fa1f fa8a 	uxth.w	sl, sl
            if (res_idx == 0xFFFF) {
 80142a2:	45ca      	cmp	sl, r9
 80142a4:	f43f af1d 	beq.w	80140e2 <dns_recv+0x22>
            if (pbuf_copy_partial(p, &ans, SIZEOF_DNS_ANSWER, res_idx) != SIZEOF_DNS_ANSWER) {
 80142a8:	4653      	mov	r3, sl
 80142aa:	220a      	movs	r2, #10
 80142ac:	a909      	add	r1, sp, #36	; 0x24
 80142ae:	4620      	mov	r0, r4
 80142b0:	f001 fde2 	bl	8015e78 <pbuf_copy_partial>
            if (res_idx + SIZEOF_DNS_ANSWER > 0xFFFF) {
 80142b4:	280a      	cmp	r0, #10
 80142b6:	f47f af14 	bne.w	80140e2 <dns_recv+0x22>
 80142ba:	f64f 73f5 	movw	r3, #65525	; 0xfff5
 80142be:	459a      	cmp	sl, r3
 80142c0:	f63f af0f 	bhi.w	80140e2 <dns_recv+0x22>
            if (ans.cls == PP_HTONS(DNS_RRCLASS_IN)) {
 80142c4:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
            res_idx = (u16_t)(res_idx + SIZEOF_DNS_ANSWER);
 80142c8:	360b      	adds	r6, #11
 80142ca:	f8bd 002c 	ldrh.w	r0, [sp, #44]	; 0x2c
            if (ans.cls == PP_HTONS(DNS_RRCLASS_IN)) {
 80142ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
            res_idx = (u16_t)(res_idx + SIZEOF_DNS_ANSWER);
 80142d2:	b2b6      	uxth	r6, r6
            if (ans.cls == PP_HTONS(DNS_RRCLASS_IN)) {
 80142d4:	d104      	bne.n	80142e0 <dns_recv+0x220>
              if ((ans.type == PP_HTONS(DNS_RRTYPE_A)) && (ans.len == PP_HTONS(sizeof(ip4_addr_t)))) {
 80142d6:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
 80142da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80142de:	d046      	beq.n	801436e <dns_recv+0x2ae>
            if ((int)(res_idx + lwip_htons(ans.len)) > 0xFFFF) {
 80142e0:	f7ff fccc 	bl	8013c7c <lwip_htons>
 80142e4:	4430      	add	r0, r6
 80142e6:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 80142ea:	f6bf aefa 	bge.w	80140e2 <dns_recv+0x22>
            res_idx = (u16_t)(res_idx + lwip_htons(ans.len));
 80142ee:	f8bd 002c 	ldrh.w	r0, [sp, #44]	; 0x2c
            --nanswers;
 80142f2:	f10b 3bff 	add.w	fp, fp, #4294967295
            res_idx = (u16_t)(res_idx + lwip_htons(ans.len));
 80142f6:	f7ff fcc1 	bl	8013c7c <lwip_htons>
 80142fa:	4406      	add	r6, r0
            --nanswers;
 80142fc:	fa1f fb8b 	uxth.w	fp, fp
            res_idx = (u16_t)(res_idx + lwip_htons(ans.len));
 8014300:	b2b6      	uxth	r6, r6
          while ((nanswers > 0) && (res_idx < p->tot_len)) {
 8014302:	f1bb 0f00 	cmp.w	fp, #0
 8014306:	d024      	beq.n	8014352 <dns_recv+0x292>
 8014308:	8923      	ldrh	r3, [r4, #8]
 801430a:	42b3      	cmp	r3, r6
 801430c:	d812      	bhi.n	8014334 <dns_recv+0x274>
 801430e:	e020      	b.n	8014352 <dns_recv+0x292>
      offset = (u16_t)(offset + n);
 8014310:	b29e      	uxth	r6, r3
    if ((n < 0) || (offset == 0)) {
 8014312:	f1ba 0f00 	cmp.w	sl, #0
 8014316:	f43f aee4 	beq.w	80140e2 <dns_recv+0x22>
    if ((n & 0xc0) == 0xc0) {
 801431a:	2ac0      	cmp	r2, #192	; 0xc0
    n = pbuf_try_get_at(p, offset);
 801431c:	4631      	mov	r1, r6
    if ((n & 0xc0) == 0xc0) {
 801431e:	d0b8      	beq.n	8014292 <dns_recv+0x1d2>
      if (offset + n >= p->tot_len) {
 8014320:	8922      	ldrh	r2, [r4, #8]
 8014322:	4293      	cmp	r3, r2
 8014324:	f6bf aedd 	bge.w	80140e2 <dns_recv+0x22>
    n = pbuf_try_get_at(p, offset);
 8014328:	f001 feb4 	bl	8016094 <pbuf_try_get_at>
    if (n < 0) {
 801432c:	2800      	cmp	r0, #0
 801432e:	f6ff aed8 	blt.w	80140e2 <dns_recv+0x22>
  } while (n != 0);
 8014332:	d0af      	beq.n	8014294 <dns_recv+0x1d4>
    n = pbuf_try_get_at(p, offset++);
 8014334:	f106 0a01 	add.w	sl, r6, #1
 8014338:	4631      	mov	r1, r6
 801433a:	4620      	mov	r0, r4
 801433c:	f001 feaa 	bl	8016094 <pbuf_try_get_at>
    if ((n < 0) || (offset == 0)) {
 8014340:	1e03      	subs	r3, r0, #0
    n = pbuf_try_get_at(p, offset++);
 8014342:	fa1f fa8a 	uxth.w	sl, sl
    n = pbuf_try_get_at(p, offset);
 8014346:	4620      	mov	r0, r4
    if ((n & 0xc0) == 0xc0) {
 8014348:	f003 02c0 	and.w	r2, r3, #192	; 0xc0
      if (offset + n >= p->tot_len) {
 801434c:	4453      	add	r3, sl
    if ((n < 0) || (offset == 0)) {
 801434e:	dadf      	bge.n	8014310 <dns_recv+0x250>
 8014350:	e6c7      	b.n	80140e2 <dns_recv+0x22>
        pbuf_free(p);
 8014352:	4620      	mov	r0, r4
 8014354:	f001 fb00 	bl	8015958 <pbuf_free>
        dns_call_found(i, NULL);
 8014358:	4638      	mov	r0, r7
 801435a:	2100      	movs	r1, #0
 801435c:	f7ff fd02 	bl	8013d64 <dns_call_found>
        dns_table[i].state = DNS_STATE_UNUSED;
 8014360:	f44f 7388 	mov.w	r3, #272	; 0x110
 8014364:	2200      	movs	r2, #0
 8014366:	fb03 8505 	mla	r5, r3, r5, r8
 801436a:	72aa      	strb	r2, [r5, #10]
        return;
 801436c:	e6bc      	b.n	80140e8 <dns_recv+0x28>
              if ((ans.type == PP_HTONS(DNS_RRTYPE_A)) && (ans.len == PP_HTONS(sizeof(ip4_addr_t)))) {
 801436e:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8014372:	d1b5      	bne.n	80142e0 <dns_recv+0x220>
                  if (pbuf_copy_partial(p, &ip4addr, sizeof(ip4_addr_t), res_idx) != sizeof(ip4_addr_t)) {
 8014374:	4633      	mov	r3, r6
 8014376:	2204      	movs	r2, #4
 8014378:	a905      	add	r1, sp, #20
 801437a:	4620      	mov	r0, r4
 801437c:	f001 fd7c 	bl	8015e78 <pbuf_copy_partial>
 8014380:	2804      	cmp	r0, #4
 8014382:	f47f aeae 	bne.w	80140e2 <dns_recv+0x22>
                  ip_addr_copy_from_ip4(dns_table[i].ipaddr, ip4addr);
 8014386:	f44f 7388 	mov.w	r3, #272	; 0x110
                  pbuf_free(p);
 801438a:	4620      	mov	r0, r4
                  ip_addr_copy_from_ip4(dns_table[i].ipaddr, ip4addr);
 801438c:	9a05      	ldr	r2, [sp, #20]
 801438e:	fb03 f405 	mul.w	r4, r3, r5
 8014392:	eb08 0604 	add.w	r6, r8, r4
 8014396:	6072      	str	r2, [r6, #4]
                  pbuf_free(p);
 8014398:	f001 fade 	bl	8015958 <pbuf_free>
                  dns_correct_response(i, lwip_ntohl(ans.ttl));
 801439c:	980a      	ldr	r0, [sp, #40]	; 0x28
 801439e:	f7ff fc71 	bl	8013c84 <lwip_htonl>
  if (entry->ttl > DNS_MAX_TTL) {
 80143a2:	4b12      	ldr	r3, [pc, #72]	; (80143ec <dns_recv+0x32c>)
  dns_call_found(idx, &entry->ipaddr);
 80143a4:	9901      	ldr	r1, [sp, #4]
  entry->state = DNS_STATE_DONE;
 80143a6:	2203      	movs	r2, #3
  if (entry->ttl > DNS_MAX_TTL) {
 80143a8:	4298      	cmp	r0, r3
  entry->ttl = ttl;
 80143aa:	f848 0004 	str.w	r0, [r8, r4]
  dns_call_found(idx, &entry->ipaddr);
 80143ae:	f101 0104 	add.w	r1, r1, #4
  entry->state = DNS_STATE_DONE;
 80143b2:	72b2      	strb	r2, [r6, #10]
    entry->ttl = DNS_MAX_TTL;
 80143b4:	bf88      	it	hi
 80143b6:	f848 3004 	strhi.w	r3, [r8, r4]
  dns_call_found(idx, &entry->ipaddr);
 80143ba:	4638      	mov	r0, r7
 80143bc:	4441      	add	r1, r8
 80143be:	f7ff fcd1 	bl	8013d64 <dns_call_found>
  if (entry->ttl == 0) {
 80143c2:	f44f 7388 	mov.w	r3, #272	; 0x110
 80143c6:	fb03 f505 	mul.w	r5, r3, r5
 80143ca:	f858 3005 	ldr.w	r3, [r8, r5]
 80143ce:	44a8      	add	r8, r5
 80143d0:	2b00      	cmp	r3, #0
 80143d2:	f47f ae89 	bne.w	80140e8 <dns_recv+0x28>
    if (entry->state == DNS_STATE_DONE) {
 80143d6:	f898 200a 	ldrb.w	r2, [r8, #10]
 80143da:	2a03      	cmp	r2, #3
 80143dc:	f47f ae84 	bne.w	80140e8 <dns_recv+0x28>
      entry->state = DNS_STATE_UNUSED;
 80143e0:	f888 300a 	strb.w	r3, [r8, #10]
 80143e4:	e680      	b.n	80140e8 <dns_recv+0x28>
 80143e6:	bf00      	nop
 80143e8:	20021d80 	.word	0x20021d80
 80143ec:	00093a80 	.word	0x00093a80
 80143f0:	20021d88 	.word	0x20021d88

080143f4 <dns_init>:
}
 80143f4:	4770      	bx	lr
 80143f6:	bf00      	nop

080143f8 <dns_setserver>:
  if (numdns < DNS_MAX_SERVERS) {
 80143f8:	2801      	cmp	r0, #1
 80143fa:	d900      	bls.n	80143fe <dns_setserver+0x6>
}
 80143fc:	4770      	bx	lr
    if (dnsserver != NULL) {
 80143fe:	b121      	cbz	r1, 801440a <dns_setserver+0x12>
      dns_servers[numdns] = (*dnsserver);
 8014400:	680a      	ldr	r2, [r1, #0]
 8014402:	4b05      	ldr	r3, [pc, #20]	; (8014418 <dns_setserver+0x20>)
 8014404:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
 8014408:	4770      	bx	lr
      dns_servers[numdns] = *IP_ADDR_ANY;
 801440a:	4a04      	ldr	r2, [pc, #16]	; (801441c <dns_setserver+0x24>)
 801440c:	4b02      	ldr	r3, [pc, #8]	; (8014418 <dns_setserver+0x20>)
 801440e:	6812      	ldr	r2, [r2, #0]
 8014410:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
}
 8014414:	4770      	bx	lr
 8014416:	bf00      	nop
 8014418:	20021d80 	.word	0x20021d80
 801441c:	0803d9fc 	.word	0x0803d9fc

08014420 <dns_tmr>:
{
 8014420:	b508      	push	{r3, lr}
    dns_check_entry(i);
 8014422:	2000      	movs	r0, #0
 8014424:	f7ff fdc4 	bl	8013fb0 <dns_check_entry>
 8014428:	2001      	movs	r0, #1
 801442a:	f7ff fdc1 	bl	8013fb0 <dns_check_entry>
 801442e:	2002      	movs	r0, #2
 8014430:	f7ff fdbe 	bl	8013fb0 <dns_check_entry>
 8014434:	2003      	movs	r0, #3
}
 8014436:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    dns_check_entry(i);
 801443a:	f7ff bdb9 	b.w	8013fb0 <dns_check_entry>
 801443e:	bf00      	nop

08014440 <dns_gethostbyname_addrtype>:
#if LWIP_DNS_SUPPORT_MDNS_QUERIES
  u8_t is_mdns;
#endif
  /* not initialized or no valid server yet, or invalid addr pointer
   * or invalid hostname or invalid hostname length */
  if ((addr == NULL) ||
 8014440:	2900      	cmp	r1, #0
 8014442:	f000 8139 	beq.w	80146b8 <dns_gethostbyname_addrtype+0x278>
{
 8014446:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if ((addr == NULL) ||
 801444a:	fab0 f580 	clz	r5, r0
{
 801444e:	b083      	sub	sp, #12
 8014450:	4604      	mov	r4, r0
  if ((addr == NULL) ||
 8014452:	096d      	lsrs	r5, r5, #5
 8014454:	2d00      	cmp	r5, #0
 8014456:	f040 808c 	bne.w	8014572 <dns_gethostbyname_addrtype+0x132>
      (!hostname) || (!hostname[0])) {
 801445a:	7806      	ldrb	r6, [r0, #0]
 801445c:	2e00      	cmp	r6, #0
 801445e:	f000 8088 	beq.w	8014572 <dns_gethostbyname_addrtype+0x132>
 8014462:	468b      	mov	fp, r1
 8014464:	461f      	mov	r7, r3
 8014466:	4616      	mov	r6, r2
#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) == 0)
  if (dns_pcbs[0] == NULL) {
    return ERR_ARG;
  }
#endif
  hostnamelen = strlen(hostname);
 8014468:	f7eb fef4 	bl	8000254 <strlen>
  if (hostnamelen >= DNS_MAX_NAME_LENGTH) {
 801446c:	28ff      	cmp	r0, #255	; 0xff
  hostnamelen = strlen(hostname);
 801446e:	4680      	mov	r8, r0
  if (hostnamelen >= DNS_MAX_NAME_LENGTH) {
 8014470:	d87f      	bhi.n	8014572 <dns_gethostbyname_addrtype+0x132>
    return ERR_OK;
  }
#endif /* LWIP_HAVE_LOOPIF */

  /* host name already in octet notation? set ip addr and return ERR_OK */
  if (ipaddr_aton(hostname, addr)) {
 8014472:	4659      	mov	r1, fp
 8014474:	4620      	mov	r0, r4
 8014476:	f009 f985 	bl	801d784 <ip4addr_aton>
 801447a:	b118      	cbz	r0, 8014484 <dns_gethostbyname_addrtype+0x44>
#if LWIP_IPV4 && LWIP_IPV6
    if ((IP_IS_V6(addr) && (dns_addrtype != LWIP_DNS_ADDRTYPE_IPV4)) ||
        (IP_IS_V4(addr) && (dns_addrtype != LWIP_DNS_ADDRTYPE_IPV6)))
#endif /* LWIP_IPV4 && LWIP_IPV6 */
    {
      return ERR_OK;
 801447c:	4628      	mov	r0, r5
  }

  /* queue query with specified callback */
  return dns_enqueue(hostname, hostnamelen, found, callback_arg LWIP_DNS_ADDRTYPE_ARG(dns_addrtype)
                     LWIP_DNS_ISMDNS_ARG(is_mdns));
}
 801447e:	b003      	add	sp, #12
 8014480:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014484:	f8df a244 	ldr.w	sl, [pc, #580]	; 80146cc <dns_gethostbyname_addrtype+0x28c>
  if (ipaddr_aton(hostname, addr)) {
 8014488:	4605      	mov	r5, r0
 801448a:	46d1      	mov	r9, sl
    if ((dns_table[i].state == DNS_STATE_DONE) &&
 801448c:	f899 300a 	ldrb.w	r3, [r9, #10]
 8014490:	2b03      	cmp	r3, #3
 8014492:	d03b      	beq.n	801450c <dns_gethostbyname_addrtype+0xcc>
 8014494:	3501      	adds	r5, #1
 8014496:	f509 7988 	add.w	r9, r9, #272	; 0x110
  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 801449a:	2d04      	cmp	r5, #4
 801449c:	d1f6      	bne.n	801448c <dns_gethostbyname_addrtype+0x4c>
    if (ip_addr_isany_val(dns_servers[0])) {
 801449e:	4b88      	ldr	r3, [pc, #544]	; (80146c0 <dns_gethostbyname_addrtype+0x280>)
 80144a0:	681b      	ldr	r3, [r3, #0]
 80144a2:	2b00      	cmp	r3, #0
 80144a4:	f000 80f2 	beq.w	801468c <dns_gethostbyname_addrtype+0x24c>
 80144a8:	f8df b220 	ldr.w	fp, [pc, #544]	; 80146cc <dns_gethostbyname_addrtype+0x28c>
  for (i = 0; i < DNS_TABLE_SIZE; i++) {
 80144ac:	2500      	movs	r5, #0
 80144ae:	4b85      	ldr	r3, [pc, #532]	; (80146c4 <dns_gethostbyname_addrtype+0x284>)
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 80144b0:	f89b 200a 	ldrb.w	r2, [fp, #10]
 80144b4:	2a02      	cmp	r2, #2
 80144b6:	d045      	beq.n	8014544 <dns_gethostbyname_addrtype+0x104>
  for (i = 0; i < DNS_TABLE_SIZE; i++) {
 80144b8:	3501      	adds	r5, #1
 80144ba:	f50b 7b88 	add.w	fp, fp, #272	; 0x110
 80144be:	b2ed      	uxtb	r5, r5
 80144c0:	2d04      	cmp	r5, #4
 80144c2:	d1f5      	bne.n	80144b0 <dns_gethostbyname_addrtype+0x70>
      u8_t age = (u8_t)(dns_seqno - entry->seqno);
 80144c4:	2300      	movs	r3, #0
 80144c6:	4a80      	ldr	r2, [pc, #512]	; (80146c8 <dns_gethostbyname_addrtype+0x288>)
  lseqi = DNS_TABLE_SIZE;
 80144c8:	4629      	mov	r1, r5
      u8_t age = (u8_t)(dns_seqno - entry->seqno);
 80144ca:	7810      	ldrb	r0, [r2, #0]
  lseq = 0;
 80144cc:	469c      	mov	ip, r3
    if (entry->state == DNS_STATE_UNUSED) {
 80144ce:	f89a 200a 	ldrb.w	r2, [sl, #10]
 80144d2:	fa5f fb83 	uxtb.w	fp, r3
 80144d6:	2a00      	cmp	r2, #0
 80144d8:	f000 80a9 	beq.w	801462e <dns_gethostbyname_addrtype+0x1ee>
    if (entry->state == DNS_STATE_DONE) {
 80144dc:	2a03      	cmp	r2, #3
 80144de:	f103 0301 	add.w	r3, r3, #1
 80144e2:	d026      	beq.n	8014532 <dns_gethostbyname_addrtype+0xf2>
  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 80144e4:	2b04      	cmp	r3, #4
 80144e6:	f50a 7a88 	add.w	sl, sl, #272	; 0x110
 80144ea:	d1f0      	bne.n	80144ce <dns_gethostbyname_addrtype+0x8e>
    if ((lseqi >= DNS_TABLE_SIZE) || (dns_table[lseqi].state != DNS_STATE_DONE)) {
 80144ec:	2904      	cmp	r1, #4
 80144ee:	d008      	beq.n	8014502 <dns_gethostbyname_addrtype+0xc2>
 80144f0:	eb01 1301 	add.w	r3, r1, r1, lsl #4
 80144f4:	4a75      	ldr	r2, [pc, #468]	; (80146cc <dns_gethostbyname_addrtype+0x28c>)
 80144f6:	eb02 1903 	add.w	r9, r2, r3, lsl #4
 80144fa:	f899 300a 	ldrb.w	r3, [r9, #10]
 80144fe:	2b03      	cmp	r3, #3
 8014500:	d03a      	beq.n	8014578 <dns_gethostbyname_addrtype+0x138>
      return ERR_MEM;
 8014502:	f04f 30ff 	mov.w	r0, #4294967295
}
 8014506:	b003      	add	sp, #12
 8014508:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        (lwip_strnicmp(name, dns_table[i].name, sizeof(dns_table[i].name)) == 0) &&
 801450c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8014510:	f109 0110 	add.w	r1, r9, #16
 8014514:	4620      	mov	r0, r4
 8014516:	f7ff fc09 	bl	8013d2c <lwip_strnicmp>
    if ((dns_table[i].state == DNS_STATE_DONE) &&
 801451a:	2800      	cmp	r0, #0
 801451c:	d1ba      	bne.n	8014494 <dns_gethostbyname_addrtype+0x54>
        ip_addr_copy(*addr, dns_table[i].ipaddr);
 801451e:	4b6b      	ldr	r3, [pc, #428]	; (80146cc <dns_gethostbyname_addrtype+0x28c>)
 8014520:	eb05 1505 	add.w	r5, r5, r5, lsl #4
 8014524:	eb03 1905 	add.w	r9, r3, r5, lsl #4
 8014528:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801452c:	f8cb 3000 	str.w	r3, [fp]
 8014530:	e7a5      	b.n	801447e <dns_gethostbyname_addrtype+0x3e>
      u8_t age = (u8_t)(dns_seqno - entry->seqno);
 8014532:	f89a 200e 	ldrb.w	r2, [sl, #14]
 8014536:	1a82      	subs	r2, r0, r2
 8014538:	b2d2      	uxtb	r2, r2
      if (age > lseq) {
 801453a:	4562      	cmp	r2, ip
 801453c:	d9d2      	bls.n	80144e4 <dns_gethostbyname_addrtype+0xa4>
 801453e:	4659      	mov	r1, fp
 8014540:	4694      	mov	ip, r2
 8014542:	e7cf      	b.n	80144e4 <dns_gethostbyname_addrtype+0xa4>
        (lwip_strnicmp(name, dns_table[i].name, sizeof(dns_table[i].name)) == 0)) {
 8014544:	f44f 7280 	mov.w	r2, #256	; 0x100
 8014548:	f10b 0110 	add.w	r1, fp, #16
 801454c:	4620      	mov	r0, r4
 801454e:	9300      	str	r3, [sp, #0]
 8014550:	f7ff fbec 	bl	8013d2c <lwip_strnicmp>
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 8014554:	9b00      	ldr	r3, [sp, #0]
 8014556:	2800      	cmp	r0, #0
 8014558:	d1ae      	bne.n	80144b8 <dns_gethostbyname_addrtype+0x78>
        if (dns_requests[r].found == 0) {
 801455a:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 801455e:	3001      	adds	r0, #1
 8014560:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8014564:	0092      	lsls	r2, r2, #2
 8014566:	2900      	cmp	r1, #0
 8014568:	f000 8095 	beq.w	8014696 <dns_gethostbyname_addrtype+0x256>
      for (r = 0; r < DNS_MAX_REQUESTS; r++) {
 801456c:	2804      	cmp	r0, #4
 801456e:	d1f4      	bne.n	801455a <dns_gethostbyname_addrtype+0x11a>
 8014570:	e7a2      	b.n	80144b8 <dns_gethostbyname_addrtype+0x78>
    return ERR_ARG;
 8014572:	f06f 000f 	mvn.w	r0, #15
 8014576:	e782      	b.n	801447e <dns_gethostbyname_addrtype+0x3e>
      entry = &dns_table[i];
 8014578:	468b      	mov	fp, r1
 801457a:	f8cd 9000 	str.w	r9, [sp]
 801457e:	f04f 0900 	mov.w	r9, #0
    if (dns_requests[r].found == NULL) {
 8014582:	ea4f 0a49 	mov.w	sl, r9, lsl #1
 8014586:	4b4f      	ldr	r3, [pc, #316]	; (80146c4 <dns_gethostbyname_addrtype+0x284>)
 8014588:	eb0a 0209 	add.w	r2, sl, r9
 801458c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014590:	0092      	lsls	r2, r2, #2
 8014592:	b12b      	cbz	r3, 80145a0 <dns_gethostbyname_addrtype+0x160>
 8014594:	f109 0901 	add.w	r9, r9, #1
  for (r = 0; r < DNS_MAX_REQUESTS; r++) {
 8014598:	f1b9 0f04 	cmp.w	r9, #4
 801459c:	d1f1      	bne.n	8014582 <dns_gethostbyname_addrtype+0x142>
 801459e:	e7b0      	b.n	8014502 <dns_gethostbyname_addrtype+0xc2>
 80145a0:	4611      	mov	r1, r2
  req->dns_table_idx = i;
 80145a2:	4a48      	ldr	r2, [pc, #288]	; (80146c4 <dns_gethostbyname_addrtype+0x284>)
  entry->state = DNS_STATE_NEW;
 80145a4:	f04f 0e01 	mov.w	lr, #1
  req->dns_table_idx = i;
 80145a8:	eb02 0c01 	add.w	ip, r2, r1
 80145ac:	9101      	str	r1, [sp, #4]
  MEMCPY(entry->name, name, namelen);
 80145ae:	4621      	mov	r1, r4
  entry->seqno = dns_seqno;
 80145b0:	9c00      	ldr	r4, [sp, #0]
  req->found = found;
 80145b2:	4a44      	ldr	r2, [pc, #272]	; (80146c4 <dns_gethostbyname_addrtype+0x284>)
  entry->seqno = dns_seqno;
 80145b4:	73a0      	strb	r0, [r4, #14]
  req->found = found;
 80145b6:	9801      	ldr	r0, [sp, #4]
  req->arg   = callback_arg;
 80145b8:	f8cc 7004 	str.w	r7, [ip, #4]
  req->found = found;
 80145bc:	5016      	str	r6, [r2, r0]
  MEMCPY(entry->name, name, namelen);
 80145be:	4626      	mov	r6, r4
 80145c0:	4620      	mov	r0, r4
 80145c2:	4642      	mov	r2, r8
  entry->state = DNS_STATE_NEW;
 80145c4:	4637      	mov	r7, r6
 80145c6:	f886 e00a 	strb.w	lr, [r6, #10]
 80145ca:	4e41      	ldr	r6, [pc, #260]	; (80146d0 <dns_gethostbyname_addrtype+0x290>)
  MEMCPY(entry->name, name, namelen);
 80145cc:	3010      	adds	r0, #16
  req->dns_table_idx = i;
 80145ce:	f88c b008 	strb.w	fp, [ip, #8]
  entry->name[namelen] = 0;
 80145d2:	461c      	mov	r4, r3
 80145d4:	9301      	str	r3, [sp, #4]
 80145d6:	44b8      	add	r8, r7
  MEMCPY(entry->name, name, namelen);
 80145d8:	f00a fb71 	bl	801ecbe <memcpy>
  entry->name[namelen] = 0;
 80145dc:	9b01      	ldr	r3, [sp, #4]
 80145de:	4632      	mov	r2, r6
 80145e0:	f888 3010 	strb.w	r3, [r8, #16]
    if (dns_pcbs[i] == NULL) {
 80145e4:	f852 3b04 	ldr.w	r3, [r2], #4
 80145e8:	b2e7      	uxtb	r7, r4
 80145ea:	b33b      	cbz	r3, 801463c <dns_gethostbyname_addrtype+0x1fc>
 80145ec:	3401      	adds	r4, #1
  for (i = 0; i < DNS_MAX_SOURCE_PORTS; i++) {
 80145ee:	2c04      	cmp	r4, #4
 80145f0:	d1f8      	bne.n	80145e4 <dns_gethostbyname_addrtype+0x1a4>
  for (i = 0, idx = (u8_t)(dns_last_pcb_idx + 1); i < DNS_MAX_SOURCE_PORTS; i++, idx++) {
 80145f2:	4938      	ldr	r1, [pc, #224]	; (80146d4 <dns_gethostbyname_addrtype+0x294>)
 80145f4:	780f      	ldrb	r7, [r1, #0]
 80145f6:	3701      	adds	r7, #1
 80145f8:	b2ff      	uxtb	r7, r7
    if (idx >= DNS_MAX_SOURCE_PORTS) {
 80145fa:	2f03      	cmp	r7, #3
 80145fc:	463b      	mov	r3, r7
 80145fe:	d901      	bls.n	8014604 <dns_gethostbyname_addrtype+0x1c4>
 8014600:	2700      	movs	r7, #0
      idx = 0;
 8014602:	463b      	mov	r3, r7
    if (dns_pcbs[idx] != NULL) {
 8014604:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  for (i = 0, idx = (u8_t)(dns_last_pcb_idx + 1); i < DNS_MAX_SOURCE_PORTS; i++, idx++) {
 8014608:	1c7a      	adds	r2, r7, #1
 801460a:	3d01      	subs	r5, #1
    if (dns_pcbs[idx] != NULL) {
 801460c:	2b00      	cmp	r3, #0
 801460e:	d140      	bne.n	8014692 <dns_gethostbyname_addrtype+0x252>
  for (i = 0, idx = (u8_t)(dns_last_pcb_idx + 1); i < DNS_MAX_SOURCE_PORTS; i++, idx++) {
 8014610:	f015 05ff 	ands.w	r5, r5, #255	; 0xff
 8014614:	b2d7      	uxtb	r7, r2
 8014616:	d1f0      	bne.n	80145fa <dns_gethostbyname_addrtype+0x1ba>
    entry->state = DNS_STATE_UNUSED;
 8014618:	9a00      	ldr	r2, [sp, #0]
    req->found = NULL;
 801461a:	44d1      	add	r9, sl
  entry->pcb_idx = dns_alloc_pcb();
 801461c:	2304      	movs	r3, #4
    req->found = NULL;
 801461e:	4929      	ldr	r1, [pc, #164]	; (80146c4 <dns_gethostbyname_addrtype+0x284>)
    entry->state = DNS_STATE_UNUSED;
 8014620:	7295      	strb	r5, [r2, #10]
    return ERR_MEM;
 8014622:	f04f 30ff 	mov.w	r0, #4294967295
    req->found = NULL;
 8014626:	f841 5029 	str.w	r5, [r1, r9, lsl #2]
  entry->pcb_idx = dns_alloc_pcb();
 801462a:	73d3      	strb	r3, [r2, #15]
 801462c:	e727      	b.n	801447e <dns_gethostbyname_addrtype+0x3e>
    entry = &dns_table[i];
 801462e:	eb03 1303 	add.w	r3, r3, r3, lsl #4
 8014632:	4a26      	ldr	r2, [pc, #152]	; (80146cc <dns_gethostbyname_addrtype+0x28c>)
 8014634:	eb02 1303 	add.w	r3, r2, r3, lsl #4
 8014638:	9300      	str	r3, [sp, #0]
 801463a:	e7a0      	b.n	801457e <dns_gethostbyname_addrtype+0x13e>
  pcb = udp_new_ip_type(IPADDR_TYPE_ANY);
 801463c:	202e      	movs	r0, #46	; 0x2e
 801463e:	f006 fce5 	bl	801b00c <udp_new_ip_type>
  if (pcb == NULL) {
 8014642:	4680      	mov	r8, r0
 8014644:	b3a8      	cbz	r0, 80146b2 <dns_gethostbyname_addrtype+0x272>
    u16_t port = (u16_t)DNS_RAND_TXID();
 8014646:	f00b fb6f 	bl	801fd28 <rand>
 801464a:	b282      	uxth	r2, r0
    if (DNS_PORT_ALLOWED(port)) {
 801464c:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8014650:	d3f9      	bcc.n	8014646 <dns_gethostbyname_addrtype+0x206>
      err = udp_bind(pcb, IP_ANY_TYPE, port);
 8014652:	4921      	ldr	r1, [pc, #132]	; (80146d8 <dns_gethostbyname_addrtype+0x298>)
 8014654:	4640      	mov	r0, r8
 8014656:	f006 fa63 	bl	801ab20 <udp_bind>
  } while (err == ERR_USE);
 801465a:	f110 0f08 	cmn.w	r0, #8
 801465e:	d0f2      	beq.n	8014646 <dns_gethostbyname_addrtype+0x206>
  if (err != ERR_OK) {
 8014660:	bb00      	cbnz	r0, 80146a4 <dns_gethostbyname_addrtype+0x264>
  udp_recv(pcb, dns_recv, NULL);
 8014662:	4602      	mov	r2, r0
 8014664:	491d      	ldr	r1, [pc, #116]	; (80146dc <dns_gethostbyname_addrtype+0x29c>)
 8014666:	4640      	mov	r0, r8
 8014668:	f006 fc7e 	bl	801af68 <udp_recv>
      dns_last_pcb_idx = i;
 801466c:	4b19      	ldr	r3, [pc, #100]	; (80146d4 <dns_gethostbyname_addrtype+0x294>)
    dns_pcbs[i] = dns_alloc_random_port();
 801466e:	f846 8024 	str.w	r8, [r6, r4, lsl #2]
      dns_last_pcb_idx = i;
 8014672:	701f      	strb	r7, [r3, #0]
  dns_seqno++;
 8014674:	4a14      	ldr	r2, [pc, #80]	; (80146c8 <dns_gethostbyname_addrtype+0x288>)
  dns_check_entry(i);
 8014676:	4658      	mov	r0, fp
  entry->pcb_idx = dns_alloc_pcb();
 8014678:	9900      	ldr	r1, [sp, #0]
  dns_seqno++;
 801467a:	7813      	ldrb	r3, [r2, #0]
  entry->pcb_idx = dns_alloc_pcb();
 801467c:	73cf      	strb	r7, [r1, #15]
  dns_seqno++;
 801467e:	3301      	adds	r3, #1
 8014680:	7013      	strb	r3, [r2, #0]
  dns_check_entry(i);
 8014682:	f7ff fc95 	bl	8013fb0 <dns_check_entry>
  return ERR_INPROGRESS;
 8014686:	f06f 0004 	mvn.w	r0, #4
 801468a:	e6f8      	b.n	801447e <dns_gethostbyname_addrtype+0x3e>
      return ERR_VAL;
 801468c:	f06f 0005 	mvn.w	r0, #5
 8014690:	e6f5      	b.n	801447e <dns_gethostbyname_addrtype+0x3e>
      dns_last_pcb_idx = idx;
 8014692:	700f      	strb	r7, [r1, #0]
 8014694:	e7ee      	b.n	8014674 <dns_gethostbyname_addrtype+0x234>
          dns_requests[r].found = found;
 8014696:	1899      	adds	r1, r3, r2
 8014698:	509e      	str	r6, [r3, r2]
          return ERR_INPROGRESS;
 801469a:	f06f 0004 	mvn.w	r0, #4
          dns_requests[r].arg = callback_arg;
 801469e:	604f      	str	r7, [r1, #4]
          dns_requests[r].dns_table_idx = i;
 80146a0:	720d      	strb	r5, [r1, #8]
 80146a2:	e6ec      	b.n	801447e <dns_gethostbyname_addrtype+0x3e>
    udp_remove(pcb);
 80146a4:	4640      	mov	r0, r8
 80146a6:	f006 fc71 	bl	801af8c <udp_remove>
    dns_pcbs[i] = dns_alloc_random_port();
 80146aa:	2300      	movs	r3, #0
 80146ac:	f846 3024 	str.w	r3, [r6, r4, lsl #2]
 80146b0:	e79f      	b.n	80145f2 <dns_gethostbyname_addrtype+0x1b2>
 80146b2:	f846 8024 	str.w	r8, [r6, r4, lsl #2]
 80146b6:	e79c      	b.n	80145f2 <dns_gethostbyname_addrtype+0x1b2>
    return ERR_ARG;
 80146b8:	f06f 000f 	mvn.w	r0, #15
}
 80146bc:	4770      	bx	lr
 80146be:	bf00      	nop
 80146c0:	20021d80 	.word	0x20021d80
 80146c4:	20021d4c 	.word	0x20021d4c
 80146c8:	20021d7c 	.word	0x20021d7c
 80146cc:	20021d88 	.word	0x20021d88
 80146d0:	20021d3c 	.word	0x20021d3c
 80146d4:	20021d38 	.word	0x20021d38
 80146d8:	0803d9fc 	.word	0x0803d9fc
 80146dc:	080140c1 	.word	0x080140c1

080146e0 <dns_gethostbyname>:
{
 80146e0:	b510      	push	{r4, lr}
  return dns_gethostbyname_addrtype(hostname, addr, found, callback_arg, LWIP_DNS_ADDRTYPE_DEFAULT);
 80146e2:	2400      	movs	r4, #0
{
 80146e4:	b082      	sub	sp, #8
  return dns_gethostbyname_addrtype(hostname, addr, found, callback_arg, LWIP_DNS_ADDRTYPE_DEFAULT);
 80146e6:	9400      	str	r4, [sp, #0]
 80146e8:	f7ff feaa 	bl	8014440 <dns_gethostbyname_addrtype>
}
 80146ec:	b002      	add	sp, #8
 80146ee:	bd10      	pop	{r4, pc}

080146f0 <lwip_standard_chksum>:
u16_t
lwip_standard_chksum(const void *dataptr, int len)
{
  const u8_t *pb = (const u8_t *)dataptr;
  const u16_t *ps;
  u16_t t = 0;
 80146f0:	2300      	movs	r3, #0
{
 80146f2:	b470      	push	{r4, r5, r6}
  u32_t sum = 0;
  int odd = ((mem_ptr_t)pb & 1);

  /* Get aligned to u16_t */
  if (odd && len > 0) {
 80146f4:	4299      	cmp	r1, r3
{
 80146f6:	b083      	sub	sp, #12
  int odd = ((mem_ptr_t)pb & 1);
 80146f8:	f000 0601 	and.w	r6, r0, #1
  u16_t t = 0;
 80146fc:	f8ad 3006 	strh.w	r3, [sp, #6]
  if (odd && len > 0) {
 8014700:	dd05      	ble.n	801470e <lwip_standard_chksum+0x1e>
 8014702:	b126      	cbz	r6, 801470e <lwip_standard_chksum+0x1e>
    ((u8_t *)&t)[1] = *pb++;
 8014704:	7803      	ldrb	r3, [r0, #0]
    len--;
 8014706:	3901      	subs	r1, #1
    ((u8_t *)&t)[1] = *pb++;
 8014708:	3001      	adds	r0, #1
 801470a:	f88d 3007 	strb.w	r3, [sp, #7]
  }

  /* Add the bulk of the data */
  ps = (const u16_t *)(const void *)pb;
  while (len > 1) {
 801470e:	2901      	cmp	r1, #1
 8014710:	dd26      	ble.n	8014760 <lwip_standard_chksum+0x70>
 8014712:	3902      	subs	r1, #2
  u32_t sum = 0;
 8014714:	2300      	movs	r3, #0
 8014716:	084d      	lsrs	r5, r1, #1
 8014718:	1c6c      	adds	r4, r5, #1
 801471a:	eb00 0444 	add.w	r4, r0, r4, lsl #1
    sum += *ps++;
 801471e:	f830 2b02 	ldrh.w	r2, [r0], #2
  while (len > 1) {
 8014722:	4284      	cmp	r4, r0
    sum += *ps++;
 8014724:	4413      	add	r3, r2
  while (len > 1) {
 8014726:	d1fa      	bne.n	801471e <lwip_standard_chksum+0x2e>
 8014728:	ebc5 75c5 	rsb	r5, r5, r5, lsl #31
 801472c:	eb01 0145 	add.w	r1, r1, r5, lsl #1
    len -= 2;
  }

  /* Consume left-over byte, if any */
  if (len > 0) {
 8014730:	2901      	cmp	r1, #1
 8014732:	d102      	bne.n	801473a <lwip_standard_chksum+0x4a>
    ((u8_t *)&t)[0] = *(const u8_t *)ps;
 8014734:	7802      	ldrb	r2, [r0, #0]
 8014736:	f88d 2006 	strb.w	r2, [sp, #6]
  }

  /* Add end bytes */
  sum += t;
 801473a:	f8bd 0006 	ldrh.w	r0, [sp, #6]
 801473e:	4403      	add	r3, r0

  /* Fold 32-bit sum to 16 bits
     calling this twice is probably faster than if statements... */
  sum = FOLD_U32T(sum);
 8014740:	b298      	uxth	r0, r3
 8014742:	eb00 4313 	add.w	r3, r0, r3, lsr #16
  sum = FOLD_U32T(sum);
 8014746:	b298      	uxth	r0, r3
 8014748:	eb00 4013 	add.w	r0, r0, r3, lsr #16

  /* Swap if alignment was odd */
  if (odd) {
 801474c:	b126      	cbz	r6, 8014758 <lwip_standard_chksum+0x68>
    sum = SWAP_BYTES_IN_WORD(sum);
 801474e:	0203      	lsls	r3, r0, #8
 8014750:	f3c0 2007 	ubfx	r0, r0, #8, #8
 8014754:	b29b      	uxth	r3, r3
 8014756:	4318      	orrs	r0, r3
  }

  return (u16_t)sum;
}
 8014758:	b280      	uxth	r0, r0
 801475a:	b003      	add	sp, #12
 801475c:	bc70      	pop	{r4, r5, r6}
 801475e:	4770      	bx	lr
  u32_t sum = 0;
 8014760:	2300      	movs	r3, #0
 8014762:	e7e5      	b.n	8014730 <lwip_standard_chksum+0x40>

08014764 <inet_chksum_pseudo>:
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */
u16_t
inet_chksum_pseudo(struct pbuf *p, u8_t proto, u16_t proto_len,
                   const ip4_addr_t *src, const ip4_addr_t *dest)
{
 8014764:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014768:	9d06      	ldr	r5, [sp, #24]
 801476a:	4617      	mov	r7, r2
  u32_t acc;
  u32_t addr;

  addr = ip4_addr_get_u32(src);
 801476c:	681c      	ldr	r4, [r3, #0]
{
 801476e:	4688      	mov	r8, r1
  acc = (addr & 0xffffUL);
  acc = (u32_t)(acc + ((addr >> 16) & 0xffffUL));
  addr = ip4_addr_get_u32(dest);
 8014770:	682b      	ldr	r3, [r5, #0]
  acc = (u32_t)(acc + (addr & 0xffffUL));
  acc = (u32_t)(acc + ((addr >> 16) & 0xffffUL));
 8014772:	0c1a      	lsrs	r2, r3, #16
 8014774:	fa12 f383 	uxtah	r3, r2, r3
 8014778:	fa13 f384 	uxtah	r3, r3, r4
 801477c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
  /* fold down to 16 bits */
  acc = FOLD_U32T(acc);
 8014780:	b29c      	uxth	r4, r3
 8014782:	eb04 4313 	add.w	r3, r4, r3, lsr #16
  acc = FOLD_U32T(acc);
 8014786:	b29c      	uxth	r4, r3
 8014788:	eb04 4413 	add.w	r4, r4, r3, lsr #16
  for (q = p; q != NULL; q = q->next) {
 801478c:	b1f8      	cbz	r0, 80147ce <inet_chksum_pseudo+0x6a>
 801478e:	4605      	mov	r5, r0
  int swapped = 0;
 8014790:	2600      	movs	r6, #0
    acc += LWIP_CHKSUM(q->payload, q->len);
 8014792:	8969      	ldrh	r1, [r5, #10]
 8014794:	6868      	ldr	r0, [r5, #4]
 8014796:	f7ff ffab 	bl	80146f0 <lwip_standard_chksum>
 801479a:	4404      	add	r4, r0
    if (q->len % 2 != 0) {
 801479c:	896b      	ldrh	r3, [r5, #10]
    acc = FOLD_U32T(acc);
 801479e:	b2a0      	uxth	r0, r4
    if (q->len % 2 != 0) {
 80147a0:	f013 0f01 	tst.w	r3, #1
    acc = FOLD_U32T(acc);
 80147a4:	eb00 4414 	add.w	r4, r0, r4, lsr #16
      acc = SWAP_BYTES_IN_WORD(acc);
 80147a8:	ea4f 2004 	mov.w	r0, r4, lsl #8
 80147ac:	f3c4 2307 	ubfx	r3, r4, #8, #8
    if (q->len % 2 != 0) {
 80147b0:	d004      	beq.n	80147bc <inet_chksum_pseudo+0x58>
      acc = SWAP_BYTES_IN_WORD(acc);
 80147b2:	b280      	uxth	r0, r0
 80147b4:	f086 0601 	eor.w	r6, r6, #1
 80147b8:	ea40 0403 	orr.w	r4, r0, r3
  for (q = p; q != NULL; q = q->next) {
 80147bc:	682d      	ldr	r5, [r5, #0]
 80147be:	2d00      	cmp	r5, #0
 80147c0:	d1e7      	bne.n	8014792 <inet_chksum_pseudo+0x2e>
  if (swapped) {
 80147c2:	b126      	cbz	r6, 80147ce <inet_chksum_pseudo+0x6a>
    acc = SWAP_BYTES_IN_WORD(acc);
 80147c4:	0223      	lsls	r3, r4, #8
 80147c6:	f3c4 2407 	ubfx	r4, r4, #8, #8
 80147ca:	b29b      	uxth	r3, r3
 80147cc:	431c      	orrs	r4, r3
  acc += (u32_t)lwip_htons((u16_t)proto);
 80147ce:	4640      	mov	r0, r8
 80147d0:	f7ff fa54 	bl	8013c7c <lwip_htons>
 80147d4:	4605      	mov	r5, r0
  acc += (u32_t)lwip_htons(proto_len);
 80147d6:	4638      	mov	r0, r7
 80147d8:	f7ff fa50 	bl	8013c7c <lwip_htons>
 80147dc:	4428      	add	r0, r5
 80147de:	4404      	add	r4, r0
  acc = FOLD_U32T(acc);
 80147e0:	b2a0      	uxth	r0, r4
 80147e2:	eb00 4414 	add.w	r4, r0, r4, lsr #16
  acc = FOLD_U32T(acc);
 80147e6:	b2a0      	uxth	r0, r4
 80147e8:	eb00 4014 	add.w	r0, r0, r4, lsr #16
  return (u16_t)~(acc & 0xffffUL);
 80147ec:	43c0      	mvns	r0, r0

  return inet_cksum_pseudo_base(p, proto, proto_len, acc);
}
 80147ee:	b280      	uxth	r0, r0
 80147f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080147f4 <ip_chksum_pseudo>:
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
  {
    return inet_chksum_pseudo(p, proto, proto_len, ip_2_ip4(src), ip_2_ip4(dest));
 80147f4:	f7ff bfb6 	b.w	8014764 <inet_chksum_pseudo>

080147f8 <inet_chksum>:
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */

u16_t
inet_chksum(const void *dataptr, u16_t len)
{
 80147f8:	b508      	push	{r3, lr}
  return (u16_t)~(unsigned int)LWIP_CHKSUM(dataptr, len);
 80147fa:	f7ff ff79 	bl	80146f0 <lwip_standard_chksum>
 80147fe:	43c0      	mvns	r0, r0
}
 8014800:	b280      	uxth	r0, r0
 8014802:	bd08      	pop	{r3, pc}

08014804 <inet_chksum_pbuf>:
  u32_t acc;
  struct pbuf *q;
  int swapped = 0;

  acc = 0;
  for (q = p; q != NULL; q = q->next) {
 8014804:	b320      	cbz	r0, 8014850 <inet_chksum_pbuf+0x4c>
{
 8014806:	b570      	push	{r4, r5, r6, lr}
  int swapped = 0;
 8014808:	2600      	movs	r6, #0
 801480a:	4605      	mov	r5, r0
  acc = 0;
 801480c:	4634      	mov	r4, r6
    acc += LWIP_CHKSUM(q->payload, q->len);
 801480e:	8969      	ldrh	r1, [r5, #10]
 8014810:	6868      	ldr	r0, [r5, #4]
 8014812:	f7ff ff6d 	bl	80146f0 <lwip_standard_chksum>
 8014816:	4404      	add	r4, r0
    acc = FOLD_U32T(acc);
    if (q->len % 2 != 0) {
 8014818:	896b      	ldrh	r3, [r5, #10]
    acc = FOLD_U32T(acc);
 801481a:	b2a0      	uxth	r0, r4
    if (q->len % 2 != 0) {
 801481c:	f013 0f01 	tst.w	r3, #1
    acc = FOLD_U32T(acc);
 8014820:	eb00 4414 	add.w	r4, r0, r4, lsr #16
      swapped = !swapped;
      acc = SWAP_BYTES_IN_WORD(acc);
 8014824:	ea4f 2004 	mov.w	r0, r4, lsl #8
 8014828:	f3c4 2307 	ubfx	r3, r4, #8, #8
    if (q->len % 2 != 0) {
 801482c:	d004      	beq.n	8014838 <inet_chksum_pbuf+0x34>
      acc = SWAP_BYTES_IN_WORD(acc);
 801482e:	b280      	uxth	r0, r0
 8014830:	f086 0601 	eor.w	r6, r6, #1
 8014834:	ea40 0403 	orr.w	r4, r0, r3
  for (q = p; q != NULL; q = q->next) {
 8014838:	682d      	ldr	r5, [r5, #0]
 801483a:	2d00      	cmp	r5, #0
 801483c:	d1e7      	bne.n	801480e <inet_chksum_pbuf+0xa>
    }
  }

  if (swapped) {
 801483e:	b126      	cbz	r6, 801484a <inet_chksum_pbuf+0x46>
    acc = SWAP_BYTES_IN_WORD(acc);
 8014840:	0220      	lsls	r0, r4, #8
 8014842:	f3c4 2407 	ubfx	r4, r4, #8, #8
 8014846:	b280      	uxth	r0, r0
 8014848:	4304      	orrs	r4, r0
 801484a:	43e4      	mvns	r4, r4
 801484c:	b2a0      	uxth	r0, r4
  }
  return (u16_t)~(acc & 0xffffUL);
}
 801484e:	bd70      	pop	{r4, r5, r6, pc}
  for (q = p; q != NULL; q = q->next) {
 8014850:	f64f 70ff 	movw	r0, #65535	; 0xffff
}
 8014854:	4770      	bx	lr
 8014856:	bf00      	nop

08014858 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 8014858:	b508      	push	{r3, lr}
#ifndef LWIP_SKIP_PACKING_CHECK
  LWIP_ASSERT("Struct packing not implemented correctly. Check your lwIP port.", sizeof(struct packed_struct_test) == PACKED_STRUCT_TEST_EXPECTED_SIZE);
#endif

  /* Modules initialization */
  stats_init();
 801485a:	f001 fcd3 	bl	8016204 <stats_init>
#if !NO_SYS
  sys_init();
 801485e:	f009 fded 	bl	801e43c <sys_init>
#endif /* !NO_SYS */
  mem_init();
 8014862:	f000 f97b 	bl	8014b5c <mem_init>
  memp_init();
 8014866:	f000 fd5d 	bl	8015324 <memp_init>
  pbuf_init();
  netif_init();
 801486a:	f000 fe21 	bl	80154b0 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 801486e:	f006 f829 	bl	801a8c4 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 8014872:	f001 fd31 	bl	80162d8 <tcp_init>
#endif /* LWIP_TCP */
#if LWIP_IGMP
  igmp_init();
#endif /* LWIP_IGMP */
#if LWIP_DNS
  dns_init();
 8014876:	f7ff fdbd 	bl	80143f4 <dns_init>
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
#endif /* LWIP_TIMERS */
}
 801487a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  sys_timeouts_init();
 801487e:	f005 bfb3 	b.w	801a7e8 <sys_timeouts_init>
 8014882:	bf00      	nop

08014884 <mem_link_valid>:
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
  nmem = ptr_to_mem(mem->next);
  pmem = ptr_to_mem(mem->prev);
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8014884:	f642 63e0 	movw	r3, #12000	; 0x2ee0
  pmem = ptr_to_mem(mem->prev);
 8014888:	8841      	ldrh	r1, [r0, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 801488a:	4299      	cmp	r1, r3
{
 801488c:	b430      	push	{r4, r5}
  nmem = ptr_to_mem(mem->next);
 801488e:	8804      	ldrh	r4, [r0, #0]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8014890:	d804      	bhi.n	801489c <mem_link_valid+0x18>
 8014892:	429c      	cmp	r4, r3
 8014894:	bf94      	ite	ls
 8014896:	2300      	movls	r3, #0
 8014898:	2301      	movhi	r3, #1
 801489a:	b113      	cbz	r3, 80148a2 <mem_link_valid+0x1e>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
    return 0;
 801489c:	2000      	movs	r0, #0
  }
  return 1;
}
 801489e:	bc30      	pop	{r4, r5}
 80148a0:	4770      	bx	lr
  return (mem_size_t)((u8_t *)mem - ram);
 80148a2:	4a0b      	ldr	r2, [pc, #44]	; (80148d0 <mem_link_valid+0x4c>)
 80148a4:	6815      	ldr	r5, [r2, #0]
 80148a6:	1b40      	subs	r0, r0, r5
 80148a8:	b282      	uxth	r2, r0
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 80148aa:	4291      	cmp	r1, r2
 80148ac:	d002      	beq.n	80148b4 <mem_link_valid+0x30>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 80148ae:	5a69      	ldrh	r1, [r5, r1]
 80148b0:	4291      	cmp	r1, r2
 80148b2:	d1f3      	bne.n	801489c <mem_link_valid+0x18>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 80148b4:	4b07      	ldr	r3, [pc, #28]	; (80148d4 <mem_link_valid+0x50>)
  return (struct mem *)(void *)&ram[ptr];
 80148b6:	442c      	add	r4, r5
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 80148b8:	681b      	ldr	r3, [r3, #0]
 80148ba:	42a3      	cmp	r3, r4
 80148bc:	d006      	beq.n	80148cc <mem_link_valid+0x48>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 80148be:	8860      	ldrh	r0, [r4, #2]
 80148c0:	1a80      	subs	r0, r0, r2
 80148c2:	fab0 f080 	clz	r0, r0
}
 80148c6:	bc30      	pop	{r4, r5}
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 80148c8:	0940      	lsrs	r0, r0, #5
}
 80148ca:	4770      	bx	lr
  return 1;
 80148cc:	2001      	movs	r0, #1
 80148ce:	e7e6      	b.n	801489e <mem_link_valid+0x1a>
 80148d0:	200221d4 	.word	0x200221d4
 80148d4:	200221d8 	.word	0x200221d8

080148d8 <mem_sanity>:

#if MEM_SANITY_CHECK
static void
mem_sanity(void)
{
 80148d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  struct mem *mem;
  u8_t last_used;

  /* begin with first element here */
  mem = (struct mem *)ram;
 80148dc:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8014a90 <mem_sanity+0x1b8>
 80148e0:	f8d8 6000 	ldr.w	r6, [r8]
  LWIP_ASSERT("heap element used valid", (mem->used == 0) || (mem->used == 1));
 80148e4:	7935      	ldrb	r5, [r6, #4]
 80148e6:	2d01      	cmp	r5, #1
 80148e8:	d907      	bls.n	80148fa <mem_sanity+0x22>
 80148ea:	4b60      	ldr	r3, [pc, #384]	; (8014a6c <mem_sanity+0x194>)
 80148ec:	f240 223f 	movw	r2, #575	; 0x23f
 80148f0:	495f      	ldr	r1, [pc, #380]	; (8014a70 <mem_sanity+0x198>)
 80148f2:	4860      	ldr	r0, [pc, #384]	; (8014a74 <mem_sanity+0x19c>)
 80148f4:	f00b f988 	bl	801fc08 <iprintf>
 80148f8:	7935      	ldrb	r5, [r6, #4]
  last_used = mem->used;
  LWIP_ASSERT("heap element prev ptr valid", mem->prev == 0);
 80148fa:	8873      	ldrh	r3, [r6, #2]
 80148fc:	2b00      	cmp	r3, #0
 80148fe:	f040 80ac 	bne.w	8014a5a <mem_sanity+0x182>
  LWIP_ASSERT("heap element next ptr valid", mem->next <= MEM_SIZE_ALIGNED);
 8014902:	8834      	ldrh	r4, [r6, #0]
 8014904:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 8014908:	429c      	cmp	r4, r3
 801490a:	f200 809d 	bhi.w	8014a48 <mem_sanity+0x170>
  return (struct mem *)(void *)&ram[ptr];
 801490e:	f8d8 3000 	ldr.w	r3, [r8]
 8014912:	441c      	add	r4, r3
  LWIP_ASSERT("heap element next ptr aligned", LWIP_MEM_ALIGN(ptr_to_mem(mem->next) == ptr_to_mem(mem->next)));

  /* check all elements before the end of the heap */
  for (mem = ptr_to_mem(mem->next);
 8014914:	429c      	cmp	r4, r3
 8014916:	d965      	bls.n	80149e4 <mem_sanity+0x10c>
       ((u8_t *)mem > ram) && (mem < ram_end);
 8014918:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8014a94 <mem_sanity+0x1bc>
 801491c:	f8d9 2000 	ldr.w	r2, [r9]
 8014920:	4294      	cmp	r4, r2
 8014922:	d25f      	bcs.n	80149e4 <mem_sanity+0x10c>
       mem = ptr_to_mem(mem->next)) {
    LWIP_ASSERT("heap element aligned", LWIP_MEM_ALIGN(mem) == mem);
 8014924:	4f51      	ldr	r7, [pc, #324]	; (8014a6c <mem_sanity+0x194>)
 8014926:	f8df a170 	ldr.w	sl, [pc, #368]	; 8014a98 <mem_sanity+0x1c0>
 801492a:	4e52      	ldr	r6, [pc, #328]	; (8014a74 <mem_sanity+0x19c>)
 801492c:	e017      	b.n	801495e <mem_sanity+0x86>
    LWIP_ASSERT("heap element prev ptr aligned", LWIP_MEM_ALIGN(ptr_to_mem(mem->prev) == ptr_to_mem(mem->prev)));
    LWIP_ASSERT("heap element next ptr aligned", LWIP_MEM_ALIGN(ptr_to_mem(mem->next) == ptr_to_mem(mem->next)));

    if (last_used == 0) {
      /* 2 unused elements in a row? */
      LWIP_ASSERT("heap element unused?", mem->used == 1);
 801492e:	2b01      	cmp	r3, #1
 8014930:	d006      	beq.n	8014940 <mem_sanity+0x68>
 8014932:	463b      	mov	r3, r7
 8014934:	f240 2251 	movw	r2, #593	; 0x251
 8014938:	494f      	ldr	r1, [pc, #316]	; (8014a78 <mem_sanity+0x1a0>)
 801493a:	4630      	mov	r0, r6
 801493c:	f00b f964 	bl	801fc08 <iprintf>
    } else {
      LWIP_ASSERT("heap element unused member", (mem->used == 0) || (mem->used == 1));
    }

    LWIP_ASSERT("heap element link valid", mem_link_valid(mem));
 8014940:	4620      	mov	r0, r4
 8014942:	f7ff ff9f 	bl	8014884 <mem_link_valid>
 8014946:	b388      	cbz	r0, 80149ac <mem_sanity+0xd4>
  return (struct mem *)(void *)&ram[ptr];
 8014948:	f8d8 3000 	ldr.w	r3, [r8]
 801494c:	8822      	ldrh	r2, [r4, #0]

    /* used/unused altering */
    last_used = mem->used;
 801494e:	7925      	ldrb	r5, [r4, #4]
  return (struct mem *)(void *)&ram[ptr];
 8014950:	189c      	adds	r4, r3, r2
  for (mem = ptr_to_mem(mem->next);
 8014952:	42a3      	cmp	r3, r4
 8014954:	d246      	bcs.n	80149e4 <mem_sanity+0x10c>
       ((u8_t *)mem > ram) && (mem < ram_end);
 8014956:	f8d9 2000 	ldr.w	r2, [r9]
 801495a:	42a2      	cmp	r2, r4
 801495c:	d942      	bls.n	80149e4 <mem_sanity+0x10c>
    LWIP_ASSERT("heap element aligned", LWIP_MEM_ALIGN(mem) == mem);
 801495e:	1ce3      	adds	r3, r4, #3
 8014960:	f023 0303 	bic.w	r3, r3, #3
 8014964:	429c      	cmp	r4, r3
 8014966:	d006      	beq.n	8014976 <mem_sanity+0x9e>
 8014968:	463b      	mov	r3, r7
 801496a:	f240 2249 	movw	r2, #585	; 0x249
 801496e:	4651      	mov	r1, sl
 8014970:	4630      	mov	r0, r6
 8014972:	f00b f949 	bl	801fc08 <iprintf>
    LWIP_ASSERT("heap element prev ptr valid", mem->prev <= MEM_SIZE_ALIGNED);
 8014976:	8862      	ldrh	r2, [r4, #2]
 8014978:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 801497c:	429a      	cmp	r2, r3
 801497e:	d81d      	bhi.n	80149bc <mem_sanity+0xe4>
    LWIP_ASSERT("heap element next ptr valid", mem->next <= MEM_SIZE_ALIGNED);
 8014980:	8822      	ldrh	r2, [r4, #0]
 8014982:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 8014986:	429a      	cmp	r2, r3
 8014988:	d824      	bhi.n	80149d4 <mem_sanity+0xfc>
 801498a:	7923      	ldrb	r3, [r4, #4]
    if (last_used == 0) {
 801498c:	2d00      	cmp	r5, #0
 801498e:	d0ce      	beq.n	801492e <mem_sanity+0x56>
      LWIP_ASSERT("heap element unused member", (mem->used == 0) || (mem->used == 1));
 8014990:	2b01      	cmp	r3, #1
 8014992:	d9d5      	bls.n	8014940 <mem_sanity+0x68>
 8014994:	463b      	mov	r3, r7
 8014996:	f240 2253 	movw	r2, #595	; 0x253
 801499a:	4938      	ldr	r1, [pc, #224]	; (8014a7c <mem_sanity+0x1a4>)
 801499c:	4630      	mov	r0, r6
 801499e:	f00b f933 	bl	801fc08 <iprintf>
    LWIP_ASSERT("heap element link valid", mem_link_valid(mem));
 80149a2:	4620      	mov	r0, r4
 80149a4:	f7ff ff6e 	bl	8014884 <mem_link_valid>
 80149a8:	2800      	cmp	r0, #0
 80149aa:	d1cd      	bne.n	8014948 <mem_sanity+0x70>
 80149ac:	463b      	mov	r3, r7
 80149ae:	f240 2256 	movw	r2, #598	; 0x256
 80149b2:	4933      	ldr	r1, [pc, #204]	; (8014a80 <mem_sanity+0x1a8>)
 80149b4:	4630      	mov	r0, r6
 80149b6:	f00b f927 	bl	801fc08 <iprintf>
 80149ba:	e7c5      	b.n	8014948 <mem_sanity+0x70>
    LWIP_ASSERT("heap element prev ptr valid", mem->prev <= MEM_SIZE_ALIGNED);
 80149bc:	463b      	mov	r3, r7
 80149be:	f240 224a 	movw	r2, #586	; 0x24a
 80149c2:	4930      	ldr	r1, [pc, #192]	; (8014a84 <mem_sanity+0x1ac>)
 80149c4:	4630      	mov	r0, r6
 80149c6:	f00b f91f 	bl	801fc08 <iprintf>
    LWIP_ASSERT("heap element next ptr valid", mem->next <= MEM_SIZE_ALIGNED);
 80149ca:	8822      	ldrh	r2, [r4, #0]
 80149cc:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 80149d0:	429a      	cmp	r2, r3
 80149d2:	d9da      	bls.n	801498a <mem_sanity+0xb2>
 80149d4:	463b      	mov	r3, r7
 80149d6:	f240 224b 	movw	r2, #587	; 0x24b
 80149da:	492b      	ldr	r1, [pc, #172]	; (8014a88 <mem_sanity+0x1b0>)
 80149dc:	4630      	mov	r0, r6
 80149de:	f00b f913 	bl	801fc08 <iprintf>
 80149e2:	e7d2      	b.n	801498a <mem_sanity+0xb2>
  return (struct mem *)(void *)&ram[ptr];
 80149e4:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 80149e8:	441a      	add	r2, r3
  }
  LWIP_ASSERT("heap end ptr sanity", mem == ptr_to_mem(MEM_SIZE_ALIGNED));
 80149ea:	4294      	cmp	r4, r2
 80149ec:	d006      	beq.n	80149fc <mem_sanity+0x124>
 80149ee:	4b1f      	ldr	r3, [pc, #124]	; (8014a6c <mem_sanity+0x194>)
 80149f0:	f240 225b 	movw	r2, #603	; 0x25b
 80149f4:	4925      	ldr	r1, [pc, #148]	; (8014a8c <mem_sanity+0x1b4>)
 80149f6:	481f      	ldr	r0, [pc, #124]	; (8014a74 <mem_sanity+0x19c>)
 80149f8:	f00b f906 	bl	801fc08 <iprintf>
  LWIP_ASSERT("heap element used valid", mem->used == 1);
 80149fc:	7923      	ldrb	r3, [r4, #4]
 80149fe:	2b01      	cmp	r3, #1
 8014a00:	d006      	beq.n	8014a10 <mem_sanity+0x138>
 8014a02:	4b1a      	ldr	r3, [pc, #104]	; (8014a6c <mem_sanity+0x194>)
 8014a04:	f44f 7217 	mov.w	r2, #604	; 0x25c
 8014a08:	4919      	ldr	r1, [pc, #100]	; (8014a70 <mem_sanity+0x198>)
 8014a0a:	481a      	ldr	r0, [pc, #104]	; (8014a74 <mem_sanity+0x19c>)
 8014a0c:	f00b f8fc 	bl	801fc08 <iprintf>
  LWIP_ASSERT("heap element prev ptr valid", mem->prev == MEM_SIZE_ALIGNED);
 8014a10:	8862      	ldrh	r2, [r4, #2]
 8014a12:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 8014a16:	429a      	cmp	r2, r3
 8014a18:	d006      	beq.n	8014a28 <mem_sanity+0x150>
 8014a1a:	4b14      	ldr	r3, [pc, #80]	; (8014a6c <mem_sanity+0x194>)
 8014a1c:	f240 225d 	movw	r2, #605	; 0x25d
 8014a20:	4918      	ldr	r1, [pc, #96]	; (8014a84 <mem_sanity+0x1ac>)
 8014a22:	4814      	ldr	r0, [pc, #80]	; (8014a74 <mem_sanity+0x19c>)
 8014a24:	f00b f8f0 	bl	801fc08 <iprintf>
  LWIP_ASSERT("heap element next ptr valid", mem->next == MEM_SIZE_ALIGNED);
 8014a28:	8822      	ldrh	r2, [r4, #0]
 8014a2a:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 8014a2e:	429a      	cmp	r2, r3
 8014a30:	d008      	beq.n	8014a44 <mem_sanity+0x16c>
 8014a32:	4b0e      	ldr	r3, [pc, #56]	; (8014a6c <mem_sanity+0x194>)
 8014a34:	f240 225e 	movw	r2, #606	; 0x25e
 8014a38:	4913      	ldr	r1, [pc, #76]	; (8014a88 <mem_sanity+0x1b0>)
 8014a3a:	480e      	ldr	r0, [pc, #56]	; (8014a74 <mem_sanity+0x19c>)
}
 8014a3c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  LWIP_ASSERT("heap element next ptr valid", mem->next == MEM_SIZE_ALIGNED);
 8014a40:	f00b b8e2 	b.w	801fc08 <iprintf>
}
 8014a44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  LWIP_ASSERT("heap element next ptr valid", mem->next <= MEM_SIZE_ALIGNED);
 8014a48:	4b08      	ldr	r3, [pc, #32]	; (8014a6c <mem_sanity+0x194>)
 8014a4a:	f240 2242 	movw	r2, #578	; 0x242
 8014a4e:	490e      	ldr	r1, [pc, #56]	; (8014a88 <mem_sanity+0x1b0>)
 8014a50:	4808      	ldr	r0, [pc, #32]	; (8014a74 <mem_sanity+0x19c>)
 8014a52:	f00b f8d9 	bl	801fc08 <iprintf>
 8014a56:	8834      	ldrh	r4, [r6, #0]
 8014a58:	e759      	b.n	801490e <mem_sanity+0x36>
  LWIP_ASSERT("heap element prev ptr valid", mem->prev == 0);
 8014a5a:	4b04      	ldr	r3, [pc, #16]	; (8014a6c <mem_sanity+0x194>)
 8014a5c:	f240 2241 	movw	r2, #577	; 0x241
 8014a60:	4908      	ldr	r1, [pc, #32]	; (8014a84 <mem_sanity+0x1ac>)
 8014a62:	4804      	ldr	r0, [pc, #16]	; (8014a74 <mem_sanity+0x19c>)
 8014a64:	f00b f8d0 	bl	801fc08 <iprintf>
 8014a68:	e74b      	b.n	8014902 <mem_sanity+0x2a>
 8014a6a:	bf00      	nop
 8014a6c:	0803b42c 	.word	0x0803b42c
 8014a70:	0803b45c 	.word	0x0803b45c
 8014a74:	08024d0c 	.word	0x08024d0c
 8014a78:	0803b4c4 	.word	0x0803b4c4
 8014a7c:	0803b4dc 	.word	0x0803b4dc
 8014a80:	0803b4f8 	.word	0x0803b4f8
 8014a84:	0803b474 	.word	0x0803b474
 8014a88:	0803b490 	.word	0x0803b490
 8014a8c:	0803b510 	.word	0x0803b510
 8014a90:	200221d4 	.word	0x200221d4
 8014a94:	200221d8 	.word	0x200221d8
 8014a98:	0803b4ac 	.word	0x0803b4ac

08014a9c <mem_overflow_check_raw>:
{
 8014a9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014aa0:	1e4c      	subs	r4, r1, #1
 8014aa2:	310f      	adds	r1, #15
 8014aa4:	b0a3      	sub	sp, #140	; 0x8c
 8014aa6:	4606      	mov	r6, r0
 8014aa8:	4615      	mov	r5, r2
 8014aaa:	4699      	mov	r9, r3
      snprintf(errstr, sizeof(errstr), "detected mem overflow in %s%s", descr1, descr2);
 8014aac:	f8df 8078 	ldr.w	r8, [pc, #120]	; 8014b28 <mem_overflow_check_raw+0x8c>
 8014ab0:	4404      	add	r4, r0
 8014ab2:	180f      	adds	r7, r1, r0
      LWIP_ASSERT(errstr, 0);
 8014ab4:	f8df b074 	ldr.w	fp, [pc, #116]	; 8014b2c <mem_overflow_check_raw+0x90>
 8014ab8:	f8df a074 	ldr.w	sl, [pc, #116]	; 8014b30 <mem_overflow_check_raw+0x94>
    if (m[k] != 0xcd) {
 8014abc:	f814 3f01 	ldrb.w	r3, [r4, #1]!
      snprintf(errstr, sizeof(errstr), "detected mem overflow in %s%s", descr1, descr2);
 8014ac0:	4642      	mov	r2, r8
 8014ac2:	2180      	movs	r1, #128	; 0x80
 8014ac4:	a802      	add	r0, sp, #8
    if (m[k] != 0xcd) {
 8014ac6:	2bcd      	cmp	r3, #205	; 0xcd
      snprintf(errstr, sizeof(errstr), "detected mem overflow in %s%s", descr1, descr2);
 8014ac8:	462b      	mov	r3, r5
    if (m[k] != 0xcd) {
 8014aca:	d009      	beq.n	8014ae0 <mem_overflow_check_raw+0x44>
      snprintf(errstr, sizeof(errstr), "detected mem overflow in %s%s", descr1, descr2);
 8014acc:	f8cd 9000 	str.w	r9, [sp]
 8014ad0:	f00b f9be 	bl	801fe50 <sniprintf>
      LWIP_ASSERT(errstr, 0);
 8014ad4:	465b      	mov	r3, fp
 8014ad6:	a902      	add	r1, sp, #8
 8014ad8:	226d      	movs	r2, #109	; 0x6d
 8014ada:	4650      	mov	r0, sl
 8014adc:	f00b f894 	bl	801fc08 <iprintf>
  for (k = 0; k < MEM_SANITY_REGION_AFTER_ALIGNED; k++) {
 8014ae0:	42bc      	cmp	r4, r7
 8014ae2:	d1eb      	bne.n	8014abc <mem_overflow_check_raw+0x20>
 8014ae4:	f1a6 0411 	sub.w	r4, r6, #17
      snprintf(errstr, sizeof(errstr), "detected mem underflow in %s%s", descr1, descr2);
 8014ae8:	4f0e      	ldr	r7, [pc, #56]	; (8014b24 <mem_overflow_check_raw+0x88>)
 8014aea:	3e01      	subs	r6, #1
      LWIP_ASSERT(errstr, 0);
 8014aec:	f8df a03c 	ldr.w	sl, [pc, #60]	; 8014b2c <mem_overflow_check_raw+0x90>
 8014af0:	f8df 803c 	ldr.w	r8, [pc, #60]	; 8014b30 <mem_overflow_check_raw+0x94>
    if (m[k] != 0xcd) {
 8014af4:	f814 3f01 	ldrb.w	r3, [r4, #1]!
      snprintf(errstr, sizeof(errstr), "detected mem underflow in %s%s", descr1, descr2);
 8014af8:	463a      	mov	r2, r7
 8014afa:	2180      	movs	r1, #128	; 0x80
 8014afc:	a802      	add	r0, sp, #8
    if (m[k] != 0xcd) {
 8014afe:	2bcd      	cmp	r3, #205	; 0xcd
      snprintf(errstr, sizeof(errstr), "detected mem underflow in %s%s", descr1, descr2);
 8014b00:	462b      	mov	r3, r5
    if (m[k] != 0xcd) {
 8014b02:	d009      	beq.n	8014b18 <mem_overflow_check_raw+0x7c>
      snprintf(errstr, sizeof(errstr), "detected mem underflow in %s%s", descr1, descr2);
 8014b04:	f8cd 9000 	str.w	r9, [sp]
 8014b08:	f00b f9a2 	bl	801fe50 <sniprintf>
      LWIP_ASSERT(errstr, 0);
 8014b0c:	4653      	mov	r3, sl
 8014b0e:	a902      	add	r1, sp, #8
 8014b10:	2278      	movs	r2, #120	; 0x78
 8014b12:	4640      	mov	r0, r8
 8014b14:	f00b f878 	bl	801fc08 <iprintf>
  for (k = 0; k < MEM_SANITY_REGION_BEFORE_ALIGNED; k++) {
 8014b18:	42b4      	cmp	r4, r6
 8014b1a:	d1eb      	bne.n	8014af4 <mem_overflow_check_raw+0x58>
}
 8014b1c:	b023      	add	sp, #140	; 0x8c
 8014b1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014b22:	bf00      	nop
 8014b24:	0803b40c 	.word	0x0803b40c
 8014b28:	0803b3ec 	.word	0x0803b3ec
 8014b2c:	0803b42c 	.word	0x0803b42c
 8014b30:	08024d0c 	.word	0x08024d0c

08014b34 <mem_overflow_init_raw>:
  memset(m, 0xcd, MEM_SANITY_REGION_BEFORE_ALIGNED);
 8014b34:	f04f 33cd 	mov.w	r3, #3452816845	; 0xcdcdcdcd
  m = (u8_t *)p + size;
 8014b38:	1842      	adds	r2, r0, r1
{
 8014b3a:	b410      	push	{r4}
  memset(m, 0xcd, MEM_SANITY_REGION_BEFORE_ALIGNED);
 8014b3c:	f840 3c10 	str.w	r3, [r0, #-16]
 8014b40:	f840 3c0c 	str.w	r3, [r0, #-12]
 8014b44:	f840 3c08 	str.w	r3, [r0, #-8]
 8014b48:	f840 3c04 	str.w	r3, [r0, #-4]
  memset(m, 0xcd, MEM_SANITY_REGION_AFTER_ALIGNED);
 8014b4c:	5043      	str	r3, [r0, r1]
 8014b4e:	6053      	str	r3, [r2, #4]
 8014b50:	6093      	str	r3, [r2, #8]
 8014b52:	60d3      	str	r3, [r2, #12]
}
 8014b54:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014b58:	4770      	bx	lr
 8014b5a:	bf00      	nop

08014b5c <mem_init>:
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 8014b5c:	4b14      	ldr	r3, [pc, #80]	; (8014bb0 <mem_init+0x54>)
  ram_end->prev = MEM_SIZE_ALIGNED;
 8014b5e:	f642 60e4 	movw	r0, #12004	; 0x2ee4
  mem->prev = 0;
 8014b62:	2100      	movs	r1, #0
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 8014b64:	4a13      	ldr	r2, [pc, #76]	; (8014bb4 <mem_init+0x58>)
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 8014b66:	f023 0303 	bic.w	r3, r3, #3
{
 8014b6a:	b570      	push	{r4, r5, r6, lr}
  mem->next = MEM_SIZE_ALIGNED;
 8014b6c:	f642 64e0 	movw	r4, #12000	; 0x2ee0
  ram_end->prev = MEM_SIZE_ALIGNED;
 8014b70:	2501      	movs	r5, #1
  ram_end->next = MEM_SIZE_ALIGNED;
 8014b72:	4e11      	ldr	r6, [pc, #68]	; (8014bb8 <mem_init+0x5c>)
  mem->prev = 0;
 8014b74:	7119      	strb	r1, [r3, #4]
  return (struct mem *)(void *)&ram[ptr];
 8014b76:	1919      	adds	r1, r3, r4
  mem->next = MEM_SIZE_ALIGNED;
 8014b78:	601c      	str	r4, [r3, #0]
  ram_end->next = MEM_SIZE_ALIGNED;
 8014b7a:	511e      	str	r6, [r3, r4]
  ram_end->prev = MEM_SIZE_ALIGNED;
 8014b7c:	541d      	strb	r5, [r3, r0]
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 8014b7e:	4d0f      	ldr	r5, [pc, #60]	; (8014bbc <mem_init+0x60>)
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 8014b80:	6011      	str	r1, [r2, #0]
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 8014b82:	602b      	str	r3, [r5, #0]
  MEM_SANITY();
 8014b84:	f7ff fea8 	bl	80148d8 <mem_sanity>
  lfree = (struct mem *)(void *)ram;
 8014b88:	682a      	ldr	r2, [r5, #0]
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);
 8014b8a:	490d      	ldr	r1, [pc, #52]	; (8014bc0 <mem_init+0x64>)
  lfree = (struct mem *)(void *)ram;
 8014b8c:	4b0d      	ldr	r3, [pc, #52]	; (8014bc4 <mem_init+0x68>)
  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 8014b8e:	480e      	ldr	r0, [pc, #56]	; (8014bc8 <mem_init+0x6c>)
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);
 8014b90:	f8a1 40aa 	strh.w	r4, [r1, #170]	; 0xaa
  lfree = (struct mem *)(void *)ram;
 8014b94:	601a      	str	r2, [r3, #0]
  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 8014b96:	f009 fc5d 	bl	801e454 <sys_mutex_new>
 8014b9a:	b900      	cbnz	r0, 8014b9e <mem_init+0x42>
}
 8014b9c:	bd70      	pop	{r4, r5, r6, pc}
    LWIP_ASSERT("failed to create mem_mutex", 0);
 8014b9e:	4b0b      	ldr	r3, [pc, #44]	; (8014bcc <mem_init+0x70>)
 8014ba0:	f240 221f 	movw	r2, #543	; 0x21f
 8014ba4:	490a      	ldr	r1, [pc, #40]	; (8014bd0 <mem_init+0x74>)
 8014ba6:	480b      	ldr	r0, [pc, #44]	; (8014bd4 <mem_init+0x78>)
}
 8014ba8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    LWIP_ASSERT("failed to create mem_mutex", 0);
 8014bac:	f00b b82c 	b.w	801fc08 <iprintf>
 8014bb0:	200268c7 	.word	0x200268c7
 8014bb4:	200221d8 	.word	0x200221d8
 8014bb8:	2ee02ee0 	.word	0x2ee02ee0
 8014bbc:	200221d4 	.word	0x200221d4
 8014bc0:	20035fa4 	.word	0x20035fa4
 8014bc4:	200221c8 	.word	0x200221c8
 8014bc8:	200221d0 	.word	0x200221d0
 8014bcc:	0803b42c 	.word	0x0803b42c
 8014bd0:	0803b330 	.word	0x0803b330
 8014bd4:	08024d0c 	.word	0x08024d0c

08014bd8 <mem_free>:
mem_free(void *rmem)
{
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 8014bd8:	b300      	cbz	r0, 8014c1c <mem_free+0x44>
{
 8014bda:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 8014bde:	f010 0803 	ands.w	r8, r0, #3
 8014be2:	4604      	mov	r4, r0
 8014be4:	d11b      	bne.n	8014c1e <mem_free+0x46>

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 8014be6:	4e5e      	ldr	r6, [pc, #376]	; (8014d60 <mem_free+0x188>)
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8014be8:	f1a0 0518 	sub.w	r5, r0, #24
  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 8014bec:	6833      	ldr	r3, [r6, #0]
 8014bee:	42ab      	cmp	r3, r5
 8014bf0:	d805      	bhi.n	8014bfe <mem_free+0x26>
 8014bf2:	4f5c      	ldr	r7, [pc, #368]	; (8014d64 <mem_free+0x18c>)
 8014bf4:	f100 030c 	add.w	r3, r0, #12
 8014bf8:	683a      	ldr	r2, [r7, #0]
 8014bfa:	429a      	cmp	r2, r3
 8014bfc:	d214      	bcs.n	8014c28 <mem_free+0x50>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 8014bfe:	4b5a      	ldr	r3, [pc, #360]	; (8014d68 <mem_free+0x190>)
 8014c00:	f240 227f 	movw	r2, #639	; 0x27f
 8014c04:	4959      	ldr	r1, [pc, #356]	; (8014d6c <mem_free+0x194>)
    MEM_STATS_INC_LOCKED(illegal);
    return;
  }

  if (!mem_link_valid(mem)) {
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 8014c06:	485a      	ldr	r0, [pc, #360]	; (8014d70 <mem_free+0x198>)
 8014c08:	f00a fffe 	bl	801fc08 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8014c0c:	4a59      	ldr	r2, [pc, #356]	; (8014d74 <mem_free+0x19c>)
 8014c0e:	f8b2 30b0 	ldrh.w	r3, [r2, #176]	; 0xb0
 8014c12:	3301      	adds	r3, #1
 8014c14:	f8a2 30b0 	strh.w	r3, [r2, #176]	; 0xb0
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 8014c18:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014c1c:	4770      	bx	lr
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 8014c1e:	4b52      	ldr	r3, [pc, #328]	; (8014d68 <mem_free+0x190>)
 8014c20:	f240 2273 	movw	r2, #627	; 0x273
 8014c24:	4954      	ldr	r1, [pc, #336]	; (8014d78 <mem_free+0x1a0>)
 8014c26:	e7ee      	b.n	8014c06 <mem_free+0x2e>
  mem_overflow_check_raw(p, mem->user_size, "heap", "");
 8014c28:	4b54      	ldr	r3, [pc, #336]	; (8014d7c <mem_free+0x1a4>)
 8014c2a:	4a55      	ldr	r2, [pc, #340]	; (8014d80 <mem_free+0x1a8>)
 8014c2c:	f830 1c12 	ldrh.w	r1, [r0, #-18]
 8014c30:	f7ff ff34 	bl	8014a9c <mem_overflow_check_raw>
  if (!mem->used) {
 8014c34:	f814 3c14 	ldrb.w	r3, [r4, #-20]
 8014c38:	2b00      	cmp	r3, #0
 8014c3a:	d06e      	beq.n	8014d1a <mem_free+0x142>
  if (!mem_link_valid(mem)) {
 8014c3c:	4628      	mov	r0, r5
 8014c3e:	f7ff fe21 	bl	8014884 <mem_link_valid>
 8014c42:	2800      	cmp	r0, #0
 8014c44:	d06e      	beq.n	8014d24 <mem_free+0x14c>
  if (mem < lfree) {
 8014c46:	f8df 9158 	ldr.w	r9, [pc, #344]	; 8014da0 <mem_free+0x1c8>
  mem->used = 0;
 8014c4a:	f804 8c14 	strb.w	r8, [r4, #-20]
  if (mem < lfree) {
 8014c4e:	f8d9 3000 	ldr.w	r3, [r9]
 8014c52:	42ab      	cmp	r3, r5
 8014c54:	d901      	bls.n	8014c5a <mem_free+0x82>
    lfree = mem;
 8014c56:	f8c9 5000 	str.w	r5, [r9]
  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));
 8014c5a:	4846      	ldr	r0, [pc, #280]	; (8014d74 <mem_free+0x19c>)
 8014c5c:	f834 3c18 	ldrh.w	r3, [r4, #-24]
 8014c60:	f8b0 20ac 	ldrh.w	r2, [r0, #172]	; 0xac
 8014c64:	6831      	ldr	r1, [r6, #0]
 8014c66:	1ad2      	subs	r2, r2, r3
 8014c68:	eba5 0c01 	sub.w	ip, r5, r1
  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 8014c6c:	42a9      	cmp	r1, r5
  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));
 8014c6e:	4462      	add	r2, ip
 8014c70:	f8a0 20ac 	strh.w	r2, [r0, #172]	; 0xac
  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 8014c74:	d83a      	bhi.n	8014cec <mem_free+0x114>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 8014c76:	683a      	ldr	r2, [r7, #0]
 8014c78:	4295      	cmp	r5, r2
 8014c7a:	d258      	bcs.n	8014d2e <mem_free+0x156>
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 8014c7c:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 8014c80:	4293      	cmp	r3, r2
 8014c82:	d85c      	bhi.n	8014d3e <mem_free+0x166>
  return (struct mem *)(void *)&ram[ptr];
 8014c84:	6832      	ldr	r2, [r6, #0]
 8014c86:	4413      	add	r3, r2
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 8014c88:	429d      	cmp	r5, r3
 8014c8a:	d013      	beq.n	8014cb4 <mem_free+0xdc>
 8014c8c:	7919      	ldrb	r1, [r3, #4]
 8014c8e:	b989      	cbnz	r1, 8014cb4 <mem_free+0xdc>
 8014c90:	6839      	ldr	r1, [r7, #0]
 8014c92:	428b      	cmp	r3, r1
 8014c94:	d00e      	beq.n	8014cb4 <mem_free+0xdc>
    if (lfree == nmem) {
 8014c96:	f8d9 1000 	ldr.w	r1, [r9]
 8014c9a:	428b      	cmp	r3, r1
 8014c9c:	d05c      	beq.n	8014d58 <mem_free+0x180>
    mem->next = nmem->next;
 8014c9e:	8818      	ldrh	r0, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 8014ca0:	f642 61e0 	movw	r1, #12000	; 0x2ee0
    mem->next = nmem->next;
 8014ca4:	f824 0c18 	strh.w	r0, [r4, #-24]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 8014ca8:	881b      	ldrh	r3, [r3, #0]
 8014caa:	428b      	cmp	r3, r1
 8014cac:	d002      	beq.n	8014cb4 <mem_free+0xdc>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 8014cae:	4413      	add	r3, r2
  return (mem_size_t)((u8_t *)mem - ram);
 8014cb0:	1aa9      	subs	r1, r5, r2
 8014cb2:	8059      	strh	r1, [r3, #2]
  pmem = ptr_to_mem(mem->prev);
 8014cb4:	f834 1c16 	ldrh.w	r1, [r4, #-22]
  return (struct mem *)(void *)&ram[ptr];
 8014cb8:	1853      	adds	r3, r2, r1
  if (pmem != mem && pmem->used == 0) {
 8014cba:	429d      	cmp	r5, r3
 8014cbc:	d010      	beq.n	8014ce0 <mem_free+0x108>
 8014cbe:	7918      	ldrb	r0, [r3, #4]
 8014cc0:	b970      	cbnz	r0, 8014ce0 <mem_free+0x108>
    if (lfree == mem) {
 8014cc2:	f8d9 0000 	ldr.w	r0, [r9]
 8014cc6:	4285      	cmp	r5, r0
 8014cc8:	d043      	beq.n	8014d52 <mem_free+0x17a>
    pmem->next = mem->next;
 8014cca:	f834 3c18 	ldrh.w	r3, [r4, #-24]
    if (mem->next != MEM_SIZE_ALIGNED) {
 8014cce:	f642 60e0 	movw	r0, #12000	; 0x2ee0
    pmem->next = mem->next;
 8014cd2:	5253      	strh	r3, [r2, r1]
    if (mem->next != MEM_SIZE_ALIGNED) {
 8014cd4:	f834 3c18 	ldrh.w	r3, [r4, #-24]
 8014cd8:	4283      	cmp	r3, r0
 8014cda:	d001      	beq.n	8014ce0 <mem_free+0x108>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 8014cdc:	441a      	add	r2, r3
 8014cde:	8051      	strh	r1, [r2, #2]
  MEM_SANITY();
 8014ce0:	f7ff fdfa 	bl	80148d8 <mem_sanity>
  mem_free_count = 1;
 8014ce4:	4b27      	ldr	r3, [pc, #156]	; (8014d84 <mem_free+0x1ac>)
 8014ce6:	2201      	movs	r2, #1
 8014ce8:	701a      	strb	r2, [r3, #0]
 8014cea:	e795      	b.n	8014c18 <mem_free+0x40>
  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 8014cec:	4b1e      	ldr	r3, [pc, #120]	; (8014d68 <mem_free+0x190>)
 8014cee:	f240 12df 	movw	r2, #479	; 0x1df
 8014cf2:	4925      	ldr	r1, [pc, #148]	; (8014d88 <mem_free+0x1b0>)
 8014cf4:	481e      	ldr	r0, [pc, #120]	; (8014d70 <mem_free+0x198>)
 8014cf6:	f00a ff87 	bl	801fc08 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 8014cfa:	683b      	ldr	r3, [r7, #0]
 8014cfc:	429d      	cmp	r5, r3
 8014cfe:	d216      	bcs.n	8014d2e <mem_free+0x156>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 8014d00:	f814 3c14 	ldrb.w	r3, [r4, #-20]
 8014d04:	b133      	cbz	r3, 8014d14 <mem_free+0x13c>
 8014d06:	4b18      	ldr	r3, [pc, #96]	; (8014d68 <mem_free+0x190>)
 8014d08:	f240 12e1 	movw	r2, #481	; 0x1e1
 8014d0c:	491f      	ldr	r1, [pc, #124]	; (8014d8c <mem_free+0x1b4>)
 8014d0e:	4818      	ldr	r0, [pc, #96]	; (8014d70 <mem_free+0x198>)
 8014d10:	f00a ff7a 	bl	801fc08 <iprintf>
 8014d14:	f834 3c18 	ldrh.w	r3, [r4, #-24]
 8014d18:	e7b0      	b.n	8014c7c <mem_free+0xa4>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 8014d1a:	4b13      	ldr	r3, [pc, #76]	; (8014d68 <mem_free+0x190>)
 8014d1c:	f44f 7223 	mov.w	r2, #652	; 0x28c
 8014d20:	491b      	ldr	r1, [pc, #108]	; (8014d90 <mem_free+0x1b8>)
 8014d22:	e770      	b.n	8014c06 <mem_free+0x2e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 8014d24:	4b10      	ldr	r3, [pc, #64]	; (8014d68 <mem_free+0x190>)
 8014d26:	f240 2295 	movw	r2, #661	; 0x295
 8014d2a:	491a      	ldr	r1, [pc, #104]	; (8014d94 <mem_free+0x1bc>)
 8014d2c:	e76b      	b.n	8014c06 <mem_free+0x2e>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 8014d2e:	4b0e      	ldr	r3, [pc, #56]	; (8014d68 <mem_free+0x190>)
 8014d30:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8014d34:	4918      	ldr	r1, [pc, #96]	; (8014d98 <mem_free+0x1c0>)
 8014d36:	480e      	ldr	r0, [pc, #56]	; (8014d70 <mem_free+0x198>)
 8014d38:	f00a ff66 	bl	801fc08 <iprintf>
 8014d3c:	e7e0      	b.n	8014d00 <mem_free+0x128>
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 8014d3e:	4b0a      	ldr	r3, [pc, #40]	; (8014d68 <mem_free+0x190>)
 8014d40:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 8014d44:	4915      	ldr	r1, [pc, #84]	; (8014d9c <mem_free+0x1c4>)
 8014d46:	480a      	ldr	r0, [pc, #40]	; (8014d70 <mem_free+0x198>)
 8014d48:	f00a ff5e 	bl	801fc08 <iprintf>
 8014d4c:	f834 3c18 	ldrh.w	r3, [r4, #-24]
 8014d50:	e798      	b.n	8014c84 <mem_free+0xac>
      lfree = pmem;
 8014d52:	f8c9 3000 	str.w	r3, [r9]
 8014d56:	e7b8      	b.n	8014cca <mem_free+0xf2>
      lfree = mem;
 8014d58:	f8c9 5000 	str.w	r5, [r9]
 8014d5c:	e79f      	b.n	8014c9e <mem_free+0xc6>
 8014d5e:	bf00      	nop
 8014d60:	200221d4 	.word	0x200221d4
 8014d64:	200221d8 	.word	0x200221d8
 8014d68:	0803b42c 	.word	0x0803b42c
 8014d6c:	0803b234 	.word	0x0803b234
 8014d70:	08024d0c 	.word	0x08024d0c
 8014d74:	20035fa4 	.word	0x20035fa4
 8014d78:	0803b210 	.word	0x0803b210
 8014d7c:	08023140 	.word	0x08023140
 8014d80:	0803b250 	.word	0x0803b250
 8014d84:	200221cc 	.word	0x200221cc
 8014d88:	0803b2b4 	.word	0x0803b2b4
 8014d8c:	0803b2e8 	.word	0x0803b2e8
 8014d90:	0803b258 	.word	0x0803b258
 8014d94:	0803b280 	.word	0x0803b280
 8014d98:	0803b2cc 	.word	0x0803b2cc
 8014d9c:	0803b304 	.word	0x0803b304
 8014da0:	200221c8 	.word	0x200221c8

08014da4 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 8014da4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 8014da8:	1ccc      	adds	r4, r1, #3
    newsize = MIN_SIZE_ALIGNED;
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 8014daa:	f642 63e0 	movw	r3, #12000	; 0x2ee0
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 8014dae:	f024 0403 	bic.w	r4, r4, #3
 8014db2:	b2a4      	uxth	r4, r4
 8014db4:	2c0c      	cmp	r4, #12
 8014db6:	bf38      	it	cc
 8014db8:	240c      	movcc	r4, #12
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
 8014dba:	3420      	adds	r4, #32
 8014dbc:	b2a4      	uxth	r4, r4
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 8014dbe:	429c      	cmp	r4, r3
 8014dc0:	d87a      	bhi.n	8014eb8 <mem_trim+0x114>
 8014dc2:	42a1      	cmp	r1, r4
 8014dc4:	d878      	bhi.n	8014eb8 <mem_trim+0x114>
    return NULL;
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 8014dc6:	4f60      	ldr	r7, [pc, #384]	; (8014f48 <mem_trim+0x1a4>)
 8014dc8:	4605      	mov	r5, r0
 8014dca:	460e      	mov	r6, r1
 8014dcc:	683b      	ldr	r3, [r7, #0]
 8014dce:	4283      	cmp	r3, r0
 8014dd0:	d85a      	bhi.n	8014e88 <mem_trim+0xe4>
 8014dd2:	4b5e      	ldr	r3, [pc, #376]	; (8014f4c <mem_trim+0x1a8>)
 8014dd4:	681b      	ldr	r3, [r3, #0]
 8014dd6:	4283      	cmp	r3, r0
 8014dd8:	d956      	bls.n	8014e88 <mem_trim+0xe4>
  mem_overflow_check_raw(p, mem->user_size, "heap", "");
 8014dda:	4b5d      	ldr	r3, [pc, #372]	; (8014f50 <mem_trim+0x1ac>)
 8014ddc:	4628      	mov	r0, r5
 8014dde:	4a5d      	ldr	r2, [pc, #372]	; (8014f54 <mem_trim+0x1b0>)
    MEM_STATS_INC_LOCKED(illegal);
    return rmem;
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8014de0:	f1a5 0818 	sub.w	r8, r5, #24
  mem_overflow_check_raw(p, mem->user_size, "heap", "");
 8014de4:	f835 1c12 	ldrh.w	r1, [r5, #-18]
 8014de8:	f7ff fe58 	bl	8014a9c <mem_overflow_check_raw>
  return (mem_size_t)((u8_t *)mem - ram);
 8014dec:	683b      	ldr	r3, [r7, #0]
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 8014dee:	f835 2c18 	ldrh.w	r2, [r5, #-24]
  return (mem_size_t)((u8_t *)mem - ram);
 8014df2:	eba8 0803 	sub.w	r8, r8, r3
  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 8014df6:	f1a2 0928 	sub.w	r9, r2, #40	; 0x28
  return (mem_size_t)((u8_t *)mem - ram);
 8014dfa:	fa1f f888 	uxth.w	r8, r8
  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 8014dfe:	eba9 0908 	sub.w	r9, r9, r8
 8014e02:	fa1f f989 	uxth.w	r9, r9
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 8014e06:	454c      	cmp	r4, r9
 8014e08:	d858      	bhi.n	8014ebc <mem_trim+0x118>
  if (newsize > size) {
    /* not supported */
    return NULL;
  }
  if (newsize == size) {
 8014e0a:	f000 8084 	beq.w	8014f16 <mem_trim+0x172>
  return (struct mem *)(void *)&ram[ptr];
 8014e0e:	eb03 0a02 	add.w	sl, r3, r2

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();

  mem2 = ptr_to_mem(mem->next);
  if (mem2->used == 0) {
 8014e12:	f89a 1004 	ldrb.w	r1, [sl, #4]
 8014e16:	2900      	cmp	r1, #0
 8014e18:	d159      	bne.n	8014ece <mem_trim+0x12a>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8014e1a:	f642 61e0 	movw	r1, #12000	; 0x2ee0
 8014e1e:	428a      	cmp	r2, r1
 8014e20:	d07d      	beq.n	8014f1e <mem_trim+0x17a>
    /* remember the old next pointer */
    next = mem2->next;
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8014e22:	f108 0208 	add.w	r2, r8, #8
    if (lfree == mem2) {
 8014e26:	484c      	ldr	r0, [pc, #304]	; (8014f58 <mem_trim+0x1b4>)
    next = mem2->next;
 8014e28:	f8ba 7000 	ldrh.w	r7, [sl]
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8014e2c:	4422      	add	r2, r4
    if (lfree == mem2) {
 8014e2e:	f8d0 c000 	ldr.w	ip, [r0]
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8014e32:	b292      	uxth	r2, r2
    if (lfree == mem2) {
 8014e34:	45d4      	cmp	ip, sl
 8014e36:	eb03 0102 	add.w	r1, r3, r2
 8014e3a:	d06e      	beq.n	8014f1a <mem_trim+0x176>
      lfree = ptr_to_mem(ptr2);
    }
    mem2 = ptr_to_mem(ptr2);
    mem2->used = 0;
 8014e3c:	f04f 0c00 	mov.w	ip, #0
    /* restore the next pointer */
    mem2->next = next;
 8014e40:	800f      	strh	r7, [r1, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 8014e42:	f8a1 8002 	strh.w	r8, [r1, #2]
    /* link mem to it */
    mem->next = ptr2;
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8014e46:	f642 60e0 	movw	r0, #12000	; 0x2ee0
    mem2->used = 0;
 8014e4a:	f881 c004 	strb.w	ip, [r1, #4]
    mem->next = ptr2;
 8014e4e:	f825 2c18 	strh.w	r2, [r5, #-24]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8014e52:	8809      	ldrh	r1, [r1, #0]
 8014e54:	4281      	cmp	r1, r0
 8014e56:	d001      	beq.n	8014e5c <mem_trim+0xb8>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8014e58:	440b      	add	r3, r1
 8014e5a:	805a      	strh	r2, [r3, #2]
    mem2->prev = ptr;
    mem->next = ptr2;
    if (mem2->next != MEM_SIZE_ALIGNED) {
      ptr_to_mem(mem2->next)->prev = ptr2;
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
 8014e5c:	4a3f      	ldr	r2, [pc, #252]	; (8014f5c <mem_trim+0x1b8>)
 8014e5e:	f8b2 30ac 	ldrh.w	r3, [r2, #172]	; 0xac
 8014e62:	441c      	add	r4, r3
 8014e64:	eba4 0909 	sub.w	r9, r4, r9
 8014e68:	f8a2 90ac 	strh.w	r9, [r2, #172]	; 0xac
  mem_overflow_init_raw(p, user_size);
 8014e6c:	4628      	mov	r0, r5
 8014e6e:	4631      	mov	r1, r6
  mem->user_size = user_size;
 8014e70:	f825 6c12 	strh.w	r6, [r5, #-18]
  mem_overflow_init_raw(p, user_size);
 8014e74:	f7ff fe5e 	bl	8014b34 <mem_overflow_init_raw>
    -> the remaining space stays unused since it is too small
  } */
#if MEM_OVERFLOW_CHECK
  mem_overflow_init_element(mem, new_size);
#endif
  MEM_SANITY();
 8014e78:	f7ff fd2e 	bl	80148d8 <mem_sanity>
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
 8014e7c:	4b38      	ldr	r3, [pc, #224]	; (8014f60 <mem_trim+0x1bc>)
 8014e7e:	2201      	movs	r2, #1
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
 8014e80:	4628      	mov	r0, r5
  mem_free_count = 1;
 8014e82:	701a      	strb	r2, [r3, #0]
}
 8014e84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 8014e88:	4b36      	ldr	r3, [pc, #216]	; (8014f64 <mem_trim+0x1c0>)
 8014e8a:	f240 22d2 	movw	r2, #722	; 0x2d2
 8014e8e:	4936      	ldr	r1, [pc, #216]	; (8014f68 <mem_trim+0x1c4>)
 8014e90:	4836      	ldr	r0, [pc, #216]	; (8014f6c <mem_trim+0x1c8>)
 8014e92:	f00a feb9 	bl	801fc08 <iprintf>
  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 8014e96:	683b      	ldr	r3, [r7, #0]
 8014e98:	42ab      	cmp	r3, r5
 8014e9a:	d908      	bls.n	8014eae <mem_trim+0x10a>
    MEM_STATS_INC_LOCKED(illegal);
 8014e9c:	4a2f      	ldr	r2, [pc, #188]	; (8014f5c <mem_trim+0x1b8>)
    return rmem;
 8014e9e:	4628      	mov	r0, r5
    MEM_STATS_INC_LOCKED(illegal);
 8014ea0:	f8b2 30b0 	ldrh.w	r3, [r2, #176]	; 0xb0
 8014ea4:	3301      	adds	r3, #1
 8014ea6:	f8a2 30b0 	strh.w	r3, [r2, #176]	; 0xb0
}
 8014eaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 8014eae:	4b27      	ldr	r3, [pc, #156]	; (8014f4c <mem_trim+0x1a8>)
 8014eb0:	681b      	ldr	r3, [r3, #0]
 8014eb2:	429d      	cmp	r5, r3
 8014eb4:	d2f2      	bcs.n	8014e9c <mem_trim+0xf8>
 8014eb6:	e790      	b.n	8014dda <mem_trim+0x36>
    return NULL;
 8014eb8:	2000      	movs	r0, #0
 8014eba:	e7f6      	b.n	8014eaa <mem_trim+0x106>
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 8014ebc:	4b29      	ldr	r3, [pc, #164]	; (8014f64 <mem_trim+0x1c0>)
 8014ebe:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 8014ec2:	492b      	ldr	r1, [pc, #172]	; (8014f70 <mem_trim+0x1cc>)
 8014ec4:	4829      	ldr	r0, [pc, #164]	; (8014f6c <mem_trim+0x1c8>)
 8014ec6:	f00a fe9f 	bl	801fc08 <iprintf>
    return NULL;
 8014eca:	2000      	movs	r0, #0
 8014ecc:	e7ed      	b.n	8014eaa <mem_trim+0x106>
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 8014ece:	f104 0114 	add.w	r1, r4, #20
 8014ed2:	4549      	cmp	r1, r9
 8014ed4:	d8ca      	bhi.n	8014e6c <mem_trim+0xc8>
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8014ed6:	f108 0a08 	add.w	sl, r8, #8
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8014eda:	f642 61e0 	movw	r1, #12000	; 0x2ee0
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8014ede:	44a2      	add	sl, r4
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8014ee0:	428a      	cmp	r2, r1
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8014ee2:	fa1f fa8a 	uxth.w	sl, sl
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8014ee6:	d023      	beq.n	8014f30 <mem_trim+0x18c>
    if (mem2 < lfree) {
 8014ee8:	481b      	ldr	r0, [pc, #108]	; (8014f58 <mem_trim+0x1b4>)
  return (struct mem *)(void *)&ram[ptr];
 8014eea:	eb03 010a 	add.w	r1, r3, sl
    if (mem2 < lfree) {
 8014eee:	6807      	ldr	r7, [r0, #0]
 8014ef0:	428f      	cmp	r7, r1
 8014ef2:	d900      	bls.n	8014ef6 <mem_trim+0x152>
      lfree = mem2;
 8014ef4:	6001      	str	r1, [r0, #0]
    mem2->used = 0;
 8014ef6:	2700      	movs	r7, #0
    mem2->next = mem->next;
 8014ef8:	800a      	strh	r2, [r1, #0]
    mem2->prev = ptr;
 8014efa:	f8a1 8002 	strh.w	r8, [r1, #2]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8014efe:	f642 60e0 	movw	r0, #12000	; 0x2ee0
    mem2->used = 0;
 8014f02:	710f      	strb	r7, [r1, #4]
    mem->next = ptr2;
 8014f04:	f825 ac18 	strh.w	sl, [r5, #-24]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8014f08:	880a      	ldrh	r2, [r1, #0]
 8014f0a:	4282      	cmp	r2, r0
 8014f0c:	d0a6      	beq.n	8014e5c <mem_trim+0xb8>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8014f0e:	4413      	add	r3, r2
 8014f10:	f8a3 a002 	strh.w	sl, [r3, #2]
 8014f14:	e7a2      	b.n	8014e5c <mem_trim+0xb8>
 8014f16:	4628      	mov	r0, r5
 8014f18:	e7c7      	b.n	8014eaa <mem_trim+0x106>
      lfree = ptr_to_mem(ptr2);
 8014f1a:	6001      	str	r1, [r0, #0]
 8014f1c:	e78e      	b.n	8014e3c <mem_trim+0x98>
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8014f1e:	4b11      	ldr	r3, [pc, #68]	; (8014f64 <mem_trim+0x1c0>)
 8014f20:	f240 22f5 	movw	r2, #757	; 0x2f5
 8014f24:	4913      	ldr	r1, [pc, #76]	; (8014f74 <mem_trim+0x1d0>)
 8014f26:	4811      	ldr	r0, [pc, #68]	; (8014f6c <mem_trim+0x1c8>)
 8014f28:	f00a fe6e 	bl	801fc08 <iprintf>
 8014f2c:	683b      	ldr	r3, [r7, #0]
 8014f2e:	e778      	b.n	8014e22 <mem_trim+0x7e>
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8014f30:	4b0c      	ldr	r3, [pc, #48]	; (8014f64 <mem_trim+0x1c0>)
 8014f32:	f240 3216 	movw	r2, #790	; 0x316
 8014f36:	490f      	ldr	r1, [pc, #60]	; (8014f74 <mem_trim+0x1d0>)
 8014f38:	480c      	ldr	r0, [pc, #48]	; (8014f6c <mem_trim+0x1c8>)
 8014f3a:	f00a fe65 	bl	801fc08 <iprintf>
 8014f3e:	683b      	ldr	r3, [r7, #0]
 8014f40:	f835 2c18 	ldrh.w	r2, [r5, #-24]
 8014f44:	e7d0      	b.n	8014ee8 <mem_trim+0x144>
 8014f46:	bf00      	nop
 8014f48:	200221d4 	.word	0x200221d4
 8014f4c:	200221d8 	.word	0x200221d8
 8014f50:	08023140 	.word	0x08023140
 8014f54:	0803b250 	.word	0x0803b250
 8014f58:	200221c8 	.word	0x200221c8
 8014f5c:	20035fa4 	.word	0x20035fa4
 8014f60:	200221cc 	.word	0x200221cc
 8014f64:	0803b42c 	.word	0x0803b42c
 8014f68:	0803b524 	.word	0x0803b524
 8014f6c:	08024d0c 	.word	0x08024d0c
 8014f70:	0803b53c 	.word	0x0803b53c
 8014f74:	0803b55c 	.word	0x0803b55c

08014f78 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 8014f78:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 8014f7c:	2800      	cmp	r0, #0
 8014f7e:	f000 80e0 	beq.w	8015142 <mem_malloc+0x1ca>
    return NULL;
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 8014f82:	f100 0a03 	add.w	sl, r0, #3
    size = MIN_SIZE_ALIGNED;
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 8014f86:	f642 64e0 	movw	r4, #12000	; 0x2ee0
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 8014f8a:	f02a 0a03 	bic.w	sl, sl, #3
 8014f8e:	fa1f fa8a 	uxth.w	sl, sl
 8014f92:	f1ba 0f0c 	cmp.w	sl, #12
 8014f96:	bf38      	it	cc
 8014f98:	f04f 0a0c 	movcc.w	sl, #12
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
 8014f9c:	f10a 0720 	add.w	r7, sl, #32
 8014fa0:	b2bf      	uxth	r7, r7
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 8014fa2:	42a7      	cmp	r7, r4
 8014fa4:	f200 80cd 	bhi.w	8015142 <mem_malloc+0x1ca>
 8014fa8:	42b8      	cmp	r0, r7
 8014faa:	bf94      	ite	ls
 8014fac:	2500      	movls	r5, #0
 8014fae:	2501      	movhi	r5, #1
 8014fb0:	2d00      	cmp	r5, #0
 8014fb2:	f040 80c6 	bne.w	8015142 <mem_malloc+0x1ca>
 8014fb6:	4681      	mov	r9, r0
    return NULL;
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 8014fb8:	4871      	ldr	r0, [pc, #452]	; (8015180 <mem_malloc+0x208>)
 8014fba:	f009 fa71 	bl	801e4a0 <sys_mutex_lock>
  return (mem_size_t)((u8_t *)mem - ram);
 8014fbe:	4b71      	ldr	r3, [pc, #452]	; (8015184 <mem_malloc+0x20c>)
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
      mem_free_count = 0;
 8014fc0:	46ae      	mov	lr, r5
 8014fc2:	f8df 81ec 	ldr.w	r8, [pc, #492]	; 80151b0 <mem_malloc+0x238>
 8014fc6:	eba4 0c07 	sub.w	ip, r4, r7
  return (mem_size_t)((u8_t *)mem - ram);
 8014fca:	6818      	ldr	r0, [r3, #0]
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 8014fcc:	f06f 0b07 	mvn.w	fp, #7
      mem_free_count = 0;
 8014fd0:	4d6d      	ldr	r5, [pc, #436]	; (8015188 <mem_malloc+0x210>)
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8014fd2:	f8d8 6000 	ldr.w	r6, [r8]
  return (mem_size_t)((u8_t *)mem - ram);
 8014fd6:	1a36      	subs	r6, r6, r0
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8014fd8:	b2b3      	uxth	r3, r6
 8014fda:	459c      	cmp	ip, r3
  return (mem_size_t)((u8_t *)mem - ram);
 8014fdc:	461e      	mov	r6, r3
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8014fde:	d918      	bls.n	8015012 <mem_malloc+0x9a>
      mem_free_count = 0;
 8014fe0:	f885 e000 	strb.w	lr, [r5]
  return (struct mem *)(void *)&ram[ptr];
 8014fe4:	18c4      	adds	r4, r0, r3
      if (mem_free_count != 0) {
 8014fe6:	782a      	ldrb	r2, [r5, #0]
 8014fe8:	b132      	cbz	r2, 8014ff8 <mem_malloc+0x80>
 8014fea:	e7f2      	b.n	8014fd2 <mem_malloc+0x5a>
      mem_free_count = 0;
 8014fec:	f885 e000 	strb.w	lr, [r5]
 8014ff0:	461e      	mov	r6, r3
      if (mem_free_count != 0) {
 8014ff2:	782a      	ldrb	r2, [r5, #0]
 8014ff4:	2a00      	cmp	r2, #0
 8014ff6:	d1ec      	bne.n	8014fd2 <mem_malloc+0x5a>
      if ((!mem->used) &&
 8014ff8:	7921      	ldrb	r1, [r4, #4]
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 8014ffa:	ebab 0303 	sub.w	r3, fp, r3
 8014ffe:	8822      	ldrh	r2, [r4, #0]
      if ((!mem->used) &&
 8015000:	b911      	cbnz	r1, 8015008 <mem_malloc+0x90>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 8015002:	4413      	add	r3, r2
      if ((!mem->used) &&
 8015004:	42bb      	cmp	r3, r7
 8015006:	d211      	bcs.n	801502c <mem_malloc+0xb4>
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8015008:	4594      	cmp	ip, r2
 801500a:	4613      	mov	r3, r2
  return (struct mem *)(void *)&ram[ptr];
 801500c:	eb00 0402 	add.w	r4, r0, r2
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8015010:	d8ec      	bhi.n	8014fec <mem_malloc+0x74>
    }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
 8015012:	4a5e      	ldr	r2, [pc, #376]	; (801518c <mem_malloc+0x214>)
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 8015014:	2500      	movs	r5, #0
  sys_mutex_unlock(&mem_mutex);
 8015016:	485a      	ldr	r0, [pc, #360]	; (8015180 <mem_malloc+0x208>)
  MEM_STATS_INC(err);
 8015018:	f8b2 30a8 	ldrh.w	r3, [r2, #168]	; 0xa8
 801501c:	3301      	adds	r3, #1
 801501e:	f8a2 30a8 	strh.w	r3, [r2, #168]	; 0xa8
  sys_mutex_unlock(&mem_mutex);
 8015022:	f009 fa43 	bl	801e4ac <sys_mutex_unlock>
}
 8015026:	4628      	mov	r0, r5
 8015028:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 801502c:	f107 0114 	add.w	r1, r7, #20
 8015030:	428b      	cmp	r3, r1
 8015032:	d258      	bcs.n	80150e6 <mem_malloc+0x16e>
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
 8015034:	4955      	ldr	r1, [pc, #340]	; (801518c <mem_malloc+0x214>)
          mem->used = 1;
 8015036:	2301      	movs	r3, #1
 8015038:	7123      	strb	r3, [r4, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
 801503a:	f8b1 30ac 	ldrh.w	r3, [r1, #172]	; 0xac
 801503e:	f8b1 c0ae 	ldrh.w	ip, [r1, #174]	; 0xae
 8015042:	4413      	add	r3, r2
 8015044:	1b9b      	subs	r3, r3, r6
 8015046:	b29b      	uxth	r3, r3
 8015048:	459c      	cmp	ip, r3
 801504a:	f8a1 30ac 	strh.w	r3, [r1, #172]	; 0xac
 801504e:	bf38      	it	cc
 8015050:	f8a1 30ae 	strhcc.w	r3, [r1, #174]	; 0xae
          while (cur->used && cur != ram_end) {
 8015054:	4e4e      	ldr	r6, [pc, #312]	; (8015190 <mem_malloc+0x218>)
            mem_free_count = 0;
 8015056:	f04f 0c00 	mov.w	ip, #0
          while (cur->used && cur != ram_end) {
 801505a:	6831      	ldr	r1, [r6, #0]
        if (mem == lfree) {
 801505c:	f8d8 3000 	ldr.w	r3, [r8]
 8015060:	42a3      	cmp	r3, r4
 8015062:	d11b      	bne.n	801509c <mem_malloc+0x124>
          struct mem *cur = lfree;
 8015064:	f8d8 3000 	ldr.w	r3, [r8]
          while (cur->used && cur != ram_end) {
 8015068:	791a      	ldrb	r2, [r3, #4]
 801506a:	b94a      	cbnz	r2, 8015080 <mem_malloc+0x108>
 801506c:	e00b      	b.n	8015086 <mem_malloc+0x10e>
            mem_free_count = 0;
 801506e:	f885 c000 	strb.w	ip, [r5]
            if (mem_free_count != 0) {
 8015072:	782a      	ldrb	r2, [r5, #0]
 8015074:	2a00      	cmp	r2, #0
 8015076:	d1f1      	bne.n	801505c <mem_malloc+0xe4>
  return (struct mem *)(void *)&ram[ptr];
 8015078:	881b      	ldrh	r3, [r3, #0]
 801507a:	4403      	add	r3, r0
          while (cur->used && cur != ram_end) {
 801507c:	791a      	ldrb	r2, [r3, #4]
 801507e:	b112      	cbz	r2, 8015086 <mem_malloc+0x10e>
 8015080:	4299      	cmp	r1, r3
 8015082:	d1f4      	bne.n	801506e <mem_malloc+0xf6>
 8015084:	460b      	mov	r3, r1
          lfree = cur;
 8015086:	f8c8 3000 	str.w	r3, [r8]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 801508a:	f8d8 3000 	ldr.w	r3, [r8]
 801508e:	428b      	cmp	r3, r1
 8015090:	d004      	beq.n	801509c <mem_malloc+0x124>
 8015092:	f8d8 3000 	ldr.w	r3, [r8]
 8015096:	791b      	ldrb	r3, [r3, #4]
 8015098:	2b00      	cmp	r3, #0
 801509a:	d15e      	bne.n	801515a <mem_malloc+0x1e2>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 801509c:	3708      	adds	r7, #8
        sys_mutex_unlock(&mem_mutex);
 801509e:	4838      	ldr	r0, [pc, #224]	; (8015180 <mem_malloc+0x208>)
 80150a0:	f009 fa04 	bl	801e4ac <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 80150a4:	6833      	ldr	r3, [r6, #0]
 80150a6:	4427      	add	r7, r4
 80150a8:	42bb      	cmp	r3, r7
 80150aa:	d34e      	bcc.n	801514a <mem_malloc+0x1d2>
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 80150ac:	07a3      	lsls	r3, r4, #30
 80150ae:	d00d      	beq.n	80150cc <mem_malloc+0x154>
 80150b0:	4b38      	ldr	r3, [pc, #224]	; (8015194 <mem_malloc+0x21c>)
 80150b2:	f44f 726f 	mov.w	r2, #956	; 0x3bc
 80150b6:	4938      	ldr	r1, [pc, #224]	; (8015198 <mem_malloc+0x220>)
 80150b8:	4838      	ldr	r0, [pc, #224]	; (801519c <mem_malloc+0x224>)
 80150ba:	f00a fda5 	bl	801fc08 <iprintf>
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 80150be:	4b35      	ldr	r3, [pc, #212]	; (8015194 <mem_malloc+0x21c>)
 80150c0:	f240 32be 	movw	r2, #958	; 0x3be
 80150c4:	4936      	ldr	r1, [pc, #216]	; (80151a0 <mem_malloc+0x228>)
 80150c6:	4835      	ldr	r0, [pc, #212]	; (801519c <mem_malloc+0x224>)
 80150c8:	f00a fd9e 	bl	801fc08 <iprintf>
  void *p = (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 80150cc:	f104 0518 	add.w	r5, r4, #24
  mem_overflow_init_raw(p, user_size);
 80150d0:	4649      	mov	r1, r9
  mem->user_size = user_size;
 80150d2:	f8a4 9006 	strh.w	r9, [r4, #6]
  mem_overflow_init_raw(p, user_size);
 80150d6:	4628      	mov	r0, r5
 80150d8:	f7ff fd2c 	bl	8014b34 <mem_overflow_init_raw>
        MEM_SANITY();
 80150dc:	f7ff fbfc 	bl	80148d8 <mem_sanity>
}
 80150e0:	4628      	mov	r0, r5
 80150e2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 80150e6:	f10a 0a28 	add.w	sl, sl, #40	; 0x28
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 80150ea:	f642 63e0 	movw	r3, #12000	; 0x2ee0
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 80150ee:	44b2      	add	sl, r6
 80150f0:	fa1f fa8a 	uxth.w	sl, sl
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 80150f4:	459a      	cmp	sl, r3
 80150f6:	d038      	beq.n	801516a <mem_malloc+0x1f2>
  return (struct mem *)(void *)&ram[ptr];
 80150f8:	eb00 030a 	add.w	r3, r0, sl
          mem2->used = 0;
 80150fc:	2100      	movs	r1, #0
          mem->used = 1;
 80150fe:	f04f 0c01 	mov.w	ip, #1
          mem2->used = 0;
 8015102:	7119      	strb	r1, [r3, #4]
          if (mem2->next != MEM_SIZE_ALIGNED) {
 8015104:	f642 61e0 	movw	r1, #12000	; 0x2ee0
          mem2->next = mem->next;
 8015108:	f820 200a 	strh.w	r2, [r0, sl]
          mem2->prev = ptr;
 801510c:	805e      	strh	r6, [r3, #2]
          mem->next = ptr2;
 801510e:	f8a4 a000 	strh.w	sl, [r4]
          mem->used = 1;
 8015112:	f884 c004 	strb.w	ip, [r4, #4]
          if (mem2->next != MEM_SIZE_ALIGNED) {
 8015116:	f830 300a 	ldrh.w	r3, [r0, sl]
 801511a:	428b      	cmp	r3, r1
 801511c:	d002      	beq.n	8015124 <mem_malloc+0x1ac>
            ptr_to_mem(mem2->next)->prev = ptr2;
 801511e:	4403      	add	r3, r0
 8015120:	f8a3 a002 	strh.w	sl, [r3, #2]
          MEM_STATS_INC_USED(used, (size + SIZEOF_STRUCT_MEM));
 8015124:	4a19      	ldr	r2, [pc, #100]	; (801518c <mem_malloc+0x214>)
 8015126:	f8b2 30ac 	ldrh.w	r3, [r2, #172]	; 0xac
 801512a:	f8b2 10ae 	ldrh.w	r1, [r2, #174]	; 0xae
 801512e:	3308      	adds	r3, #8
 8015130:	443b      	add	r3, r7
 8015132:	b29b      	uxth	r3, r3
 8015134:	4299      	cmp	r1, r3
 8015136:	f8a2 30ac 	strh.w	r3, [r2, #172]	; 0xac
 801513a:	d28b      	bcs.n	8015054 <mem_malloc+0xdc>
 801513c:	f8a2 30ae 	strh.w	r3, [r2, #174]	; 0xae
 8015140:	e788      	b.n	8015054 <mem_malloc+0xdc>
    return NULL;
 8015142:	2500      	movs	r5, #0
}
 8015144:	4628      	mov	r0, r5
 8015146:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 801514a:	4b12      	ldr	r3, [pc, #72]	; (8015194 <mem_malloc+0x21c>)
 801514c:	f240 32ba 	movw	r2, #954	; 0x3ba
 8015150:	4914      	ldr	r1, [pc, #80]	; (80151a4 <mem_malloc+0x22c>)
 8015152:	4812      	ldr	r0, [pc, #72]	; (801519c <mem_malloc+0x224>)
 8015154:	f00a fd58 	bl	801fc08 <iprintf>
 8015158:	e7a8      	b.n	80150ac <mem_malloc+0x134>
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 801515a:	4b0e      	ldr	r3, [pc, #56]	; (8015194 <mem_malloc+0x21c>)
 801515c:	f240 32b5 	movw	r2, #949	; 0x3b5
 8015160:	4911      	ldr	r1, [pc, #68]	; (80151a8 <mem_malloc+0x230>)
 8015162:	480e      	ldr	r0, [pc, #56]	; (801519c <mem_malloc+0x224>)
 8015164:	f00a fd50 	bl	801fc08 <iprintf>
 8015168:	e798      	b.n	801509c <mem_malloc+0x124>
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 801516a:	4b0a      	ldr	r3, [pc, #40]	; (8015194 <mem_malloc+0x21c>)
 801516c:	f240 3287 	movw	r2, #903	; 0x387
 8015170:	490e      	ldr	r1, [pc, #56]	; (80151ac <mem_malloc+0x234>)
 8015172:	480a      	ldr	r0, [pc, #40]	; (801519c <mem_malloc+0x224>)
 8015174:	f00a fd48 	bl	801fc08 <iprintf>
 8015178:	4b02      	ldr	r3, [pc, #8]	; (8015184 <mem_malloc+0x20c>)
 801517a:	8822      	ldrh	r2, [r4, #0]
 801517c:	6818      	ldr	r0, [r3, #0]
 801517e:	e7bb      	b.n	80150f8 <mem_malloc+0x180>
 8015180:	200221d0 	.word	0x200221d0
 8015184:	200221d4 	.word	0x200221d4
 8015188:	200221cc 	.word	0x200221cc
 801518c:	20035fa4 	.word	0x20035fa4
 8015190:	200221d8 	.word	0x200221d8
 8015194:	0803b42c 	.word	0x0803b42c
 8015198:	0803b398 	.word	0x0803b398
 801519c:	08024d0c 	.word	0x08024d0c
 80151a0:	0803b3c8 	.word	0x0803b3c8
 80151a4:	0803b368 	.word	0x0803b368
 80151a8:	0803b34c 	.word	0x0803b34c
 80151ac:	0803b55c 	.word	0x0803b55c
 80151b0:	200221c8 	.word	0x200221c8

080151b4 <memp_overflow_check_all>:
 *
 * @see memp_overflow_check_element for a description of the check
 */
static void
memp_overflow_check_all(void)
{
 80151b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80151b8:	f8df 8054 	ldr.w	r8, [pc, #84]	; 8015210 <memp_overflow_check_all+0x5c>
 80151bc:	2308      	movs	r3, #8
 80151be:	4d11      	ldr	r5, [pc, #68]	; (8015204 <memp_overflow_check_all+0x50>)
 80151c0:	f108 093c 	add.w	r9, r8, #60	; 0x3c
 80151c4:	4e10      	ldr	r6, [pc, #64]	; (8015208 <memp_overflow_check_all+0x54>)
  mem_overflow_check_raw((u8_t *)p + MEMP_SIZE, desc->size, "pool ", desc->desc);
 80151c6:	4f11      	ldr	r7, [pc, #68]	; (801520c <memp_overflow_check_all+0x58>)
  struct memp *p;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);

  for (i = 0; i < MEMP_MAX; ++i) {
    p = (struct memp *)LWIP_MEM_ALIGN(memp_pools[i]->base);
 80151c8:	3503      	adds	r5, #3
 80151ca:	f025 0503 	bic.w	r5, r5, #3
    for (j = 0; j < memp_pools[i]->num; ++j) {
 80151ce:	b183      	cbz	r3, 80151f2 <memp_overflow_check_all+0x3e>
 80151d0:	8931      	ldrh	r1, [r6, #8]
 80151d2:	2400      	movs	r4, #0
 80151d4:	3401      	adds	r4, #1
  mem_overflow_check_raw((u8_t *)p + MEMP_SIZE, desc->size, "pool ", desc->desc);
 80151d6:	6833      	ldr	r3, [r6, #0]
 80151d8:	463a      	mov	r2, r7
 80151da:	f105 001c 	add.w	r0, r5, #28
 80151de:	f7ff fc5d 	bl	8014a9c <mem_overflow_check_raw>
      memp_overflow_check_element(p, memp_pools[i]);
      p = LWIP_ALIGNMENT_CAST(struct memp *, ((u8_t *)p + MEMP_SIZE + memp_pools[i]->size + MEM_SANITY_REGION_AFTER_ALIGNED));
 80151e2:	8931      	ldrh	r1, [r6, #8]
    for (j = 0; j < memp_pools[i]->num; ++j) {
 80151e4:	b2a4      	uxth	r4, r4
 80151e6:	8973      	ldrh	r3, [r6, #10]
      p = LWIP_ALIGNMENT_CAST(struct memp *, ((u8_t *)p + MEMP_SIZE + memp_pools[i]->size + MEM_SANITY_REGION_AFTER_ALIGNED));
 80151e8:	f101 022c 	add.w	r2, r1, #44	; 0x2c
    for (j = 0; j < memp_pools[i]->num; ++j) {
 80151ec:	42a3      	cmp	r3, r4
      p = LWIP_ALIGNMENT_CAST(struct memp *, ((u8_t *)p + MEMP_SIZE + memp_pools[i]->size + MEM_SANITY_REGION_AFTER_ALIGNED));
 80151ee:	4415      	add	r5, r2
    for (j = 0; j < memp_pools[i]->num; ++j) {
 80151f0:	d8f0      	bhi.n	80151d4 <memp_overflow_check_all+0x20>
  for (i = 0; i < MEMP_MAX; ++i) {
 80151f2:	45c1      	cmp	r9, r8
 80151f4:	d004      	beq.n	8015200 <memp_overflow_check_all+0x4c>
 80151f6:	f858 6b04 	ldr.w	r6, [r8], #4
 80151fa:	68f5      	ldr	r5, [r6, #12]
 80151fc:	8973      	ldrh	r3, [r6, #10]
 80151fe:	e7e3      	b.n	80151c8 <memp_overflow_check_all+0x14>
    }
  }
  SYS_ARCH_UNPROTECT(old_level);
}
 8015200:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015204:	2002a198 	.word	0x2002a198
 8015208:	0803b67c 	.word	0x0803b67c
 801520c:	0803b76c 	.word	0x0803b76c
 8015210:	0803b778 	.word	0x0803b778

08015214 <do_memp_malloc_pool_fn.isra.3>:

static void *
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
 8015214:	b570      	push	{r4, r5, r6, lr}
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);

  memp = *desc->tab;
 8015216:	680c      	ldr	r4, [r1, #0]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 8015218:	b1e4      	cbz	r4, 8015254 <do_memp_malloc_pool_fn.isra.3+0x40>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 801521a:	6826      	ldr	r6, [r4, #0]
 801521c:	4605      	mov	r5, r0
#if MEMP_OVERFLOW_CHECK
    memp->next = NULL;
 801521e:	2000      	movs	r0, #0
    *desc->tab = memp->next;
 8015220:	600e      	str	r6, [r1, #0]
    memp->next = NULL;
 8015222:	6020      	str	r0, [r4, #0]
#endif /* MEMP_OVERFLOW_CHECK */
#endif /* !MEMP_MEM_MALLOC */
#if MEMP_OVERFLOW_CHECK
    memp->file = file;
    memp->line = line;
 8015224:	e9c4 2301 	strd	r2, r3, [r4, #4]
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 8015228:	07a3      	lsls	r3, r4, #30
 801522a:	d10b      	bne.n	8015244 <do_memp_malloc_pool_fn.isra.3+0x30>
                ((mem_ptr_t)memp % MEM_ALIGNMENT) == 0);
#if MEMP_STATS
    desc->stats->used++;
 801522c:	682a      	ldr	r2, [r5, #0]
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 801522e:	f104 001c 	add.w	r0, r4, #28
    desc->stats->used++;
 8015232:	8893      	ldrh	r3, [r2, #4]
    if (desc->stats->used > desc->stats->max) {
 8015234:	88d1      	ldrh	r1, [r2, #6]
    desc->stats->used++;
 8015236:	3301      	adds	r3, #1
 8015238:	b29b      	uxth	r3, r3
    if (desc->stats->used > desc->stats->max) {
 801523a:	4299      	cmp	r1, r3
    desc->stats->used++;
 801523c:	8093      	strh	r3, [r2, #4]
      desc->stats->max = desc->stats->used;
 801523e:	bf38      	it	cc
 8015240:	80d3      	strhcc	r3, [r2, #6]
    SYS_ARCH_UNPROTECT(old_level);
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
}
 8015242:	bd70      	pop	{r4, r5, r6, pc}
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 8015244:	4b06      	ldr	r3, [pc, #24]	; (8015260 <do_memp_malloc_pool_fn.isra.3+0x4c>)
 8015246:	f240 1219 	movw	r2, #281	; 0x119
 801524a:	4906      	ldr	r1, [pc, #24]	; (8015264 <do_memp_malloc_pool_fn.isra.3+0x50>)
 801524c:	4806      	ldr	r0, [pc, #24]	; (8015268 <do_memp_malloc_pool_fn.isra.3+0x54>)
 801524e:	f00a fcdb 	bl	801fc08 <iprintf>
 8015252:	e7eb      	b.n	801522c <do_memp_malloc_pool_fn.isra.3+0x18>
    desc->stats->err++;
 8015254:	6802      	ldr	r2, [r0, #0]
 8015256:	4620      	mov	r0, r4
 8015258:	8813      	ldrh	r3, [r2, #0]
 801525a:	3301      	adds	r3, #1
 801525c:	8013      	strh	r3, [r2, #0]
}
 801525e:	bd70      	pop	{r4, r5, r6, pc}
 8015260:	0803b59c 	.word	0x0803b59c
 8015264:	0803b5cc 	.word	0x0803b5cc
 8015268:	08024d0c 	.word	0x08024d0c

0801526c <do_memp_free_pool.isra.5>:
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 801526c:	0793      	lsls	r3, r2, #30
do_memp_free_pool(const struct memp_desc *desc, void *mem)
 801526e:	b570      	push	{r4, r5, r6, lr}
 8015270:	4614      	mov	r4, r2
 8015272:	4606      	mov	r6, r0
 8015274:	460d      	mov	r5, r1
  LWIP_ASSERT("memp_free: mem properly aligned",
 8015276:	d122      	bne.n	80152be <do_memp_free_pool.isra.5+0x52>
#if MEMP_OVERFLOW_CHECK == 1
  memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

#if MEMP_STATS
  desc->stats->used--;
 8015278:	6830      	ldr	r0, [r6, #0]
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 801527a:	f1a4 021c 	sub.w	r2, r4, #28
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 801527e:	6829      	ldr	r1, [r5, #0]
  desc->stats->used--;
 8015280:	8883      	ldrh	r3, [r0, #4]
  memp->next = *desc->tab;
 8015282:	680d      	ldr	r5, [r1, #0]
  desc->stats->used--;
 8015284:	3b01      	subs	r3, #1
 8015286:	8083      	strh	r3, [r0, #4]
  memp->next = *desc->tab;
 8015288:	f844 5c1c 	str.w	r5, [r4, #-28]
  *desc->tab = memp;
 801528c:	600a      	str	r2, [r1, #0]
  if (t != NULL) {
 801528e:	b162      	cbz	r2, 80152aa <do_memp_free_pool.isra.5+0x3e>
    for (h = t->next; (t != NULL) && (h != NULL); t = t->next,
 8015290:	f854 3c1c 	ldr.w	r3, [r4, #-28]
 8015294:	b14a      	cbz	r2, 80152aa <do_memp_free_pool.isra.5+0x3e>
 8015296:	b143      	cbz	r3, 80152aa <do_memp_free_pool.isra.5+0x3e>
      if (t == h) {
 8015298:	429a      	cmp	r2, r3
 801529a:	d007      	beq.n	80152ac <do_memp_free_pool.isra.5+0x40>
         h = ((h->next != NULL) ? h->next->next : NULL)) {
 801529c:	681b      	ldr	r3, [r3, #0]
    for (h = t->next; (t != NULL) && (h != NULL); t = t->next,
 801529e:	6812      	ldr	r2, [r2, #0]
         h = ((h->next != NULL) ? h->next->next : NULL)) {
 80152a0:	2b00      	cmp	r3, #0
 80152a2:	d0f7      	beq.n	8015294 <do_memp_free_pool.isra.5+0x28>
 80152a4:	681b      	ldr	r3, [r3, #0]
    for (h = t->next; (t != NULL) && (h != NULL); t = t->next,
 80152a6:	2a00      	cmp	r2, #0
 80152a8:	d1f5      	bne.n	8015296 <do_memp_free_pool.isra.5+0x2a>
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 80152aa:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
 80152ac:	4b08      	ldr	r3, [pc, #32]	; (80152d0 <do_memp_free_pool.isra.5+0x64>)
 80152ae:	f240 1285 	movw	r2, #389	; 0x185
 80152b2:	4908      	ldr	r1, [pc, #32]	; (80152d4 <do_memp_free_pool.isra.5+0x68>)
 80152b4:	4808      	ldr	r0, [pc, #32]	; (80152d8 <do_memp_free_pool.isra.5+0x6c>)
}
 80152b6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
 80152ba:	f00a bca5 	b.w	801fc08 <iprintf>
  LWIP_ASSERT("memp_free: mem properly aligned",
 80152be:	4b04      	ldr	r3, [pc, #16]	; (80152d0 <do_memp_free_pool.isra.5+0x64>)
 80152c0:	f240 126d 	movw	r2, #365	; 0x16d
 80152c4:	4905      	ldr	r1, [pc, #20]	; (80152dc <do_memp_free_pool.isra.5+0x70>)
 80152c6:	4804      	ldr	r0, [pc, #16]	; (80152d8 <do_memp_free_pool.isra.5+0x6c>)
 80152c8:	f00a fc9e 	bl	801fc08 <iprintf>
 80152cc:	e7d4      	b.n	8015278 <do_memp_free_pool.isra.5+0xc>
 80152ce:	bf00      	nop
 80152d0:	0803b59c 	.word	0x0803b59c
 80152d4:	0803b590 	.word	0x0803b590
 80152d8:	08024d0c 	.word	0x08024d0c
 80152dc:	0803b570 	.word	0x0803b570

080152e0 <memp_init_pool>:
{
 80152e0:	b570      	push	{r4, r5, r6, lr}
  *desc->tab = NULL;
 80152e2:	2200      	movs	r2, #0
{
 80152e4:	4605      	mov	r5, r0
  *desc->tab = NULL;
 80152e6:	e9d0 4303 	ldrd	r4, r3, [r0, #12]
  for (i = 0; i < desc->num; ++i) {
 80152ea:	8940      	ldrh	r0, [r0, #10]
  *desc->tab = NULL;
 80152ec:	601a      	str	r2, [r3, #0]
  for (i = 0; i < desc->num; ++i) {
 80152ee:	b1a8      	cbz	r0, 801531c <memp_init_pool+0x3c>
 80152f0:	3403      	adds	r4, #3
 80152f2:	8929      	ldrh	r1, [r5, #8]
 80152f4:	4616      	mov	r6, r2
 80152f6:	f024 0403 	bic.w	r4, r4, #3
 80152fa:	e001      	b.n	8015300 <memp_init_pool+0x20>
 80152fc:	692b      	ldr	r3, [r5, #16]
 80152fe:	681a      	ldr	r2, [r3, #0]
    memp->next = *desc->tab;
 8015300:	6022      	str	r2, [r4, #0]
  mem_overflow_init_raw((u8_t *)p + MEMP_SIZE, desc->size);
 8015302:	f104 001c 	add.w	r0, r4, #28
    *desc->tab = memp;
 8015306:	601c      	str	r4, [r3, #0]
  for (i = 0; i < desc->num; ++i) {
 8015308:	3601      	adds	r6, #1
  mem_overflow_init_raw((u8_t *)p + MEMP_SIZE, desc->size);
 801530a:	f7ff fc13 	bl	8014b34 <mem_overflow_init_raw>
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 801530e:	8929      	ldrh	r1, [r5, #8]
  for (i = 0; i < desc->num; ++i) {
 8015310:	8968      	ldrh	r0, [r5, #10]
                                   + MEM_SANITY_REGION_AFTER_ALIGNED
 8015312:	f101 032c 	add.w	r3, r1, #44	; 0x2c
  for (i = 0; i < desc->num; ++i) {
 8015316:	42b0      	cmp	r0, r6
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 8015318:	441c      	add	r4, r3
  for (i = 0; i < desc->num; ++i) {
 801531a:	dcef      	bgt.n	80152fc <memp_init_pool+0x1c>
  desc->stats->avail = desc->num;
 801531c:	686b      	ldr	r3, [r5, #4]
 801531e:	8058      	strh	r0, [r3, #2]
}
 8015320:	bd70      	pop	{r4, r5, r6, pc}
 8015322:	bf00      	nop

08015324 <memp_init>:
{
 8015324:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015326:	4c0a      	ldr	r4, [pc, #40]	; (8015350 <memp_init+0x2c>)
 8015328:	4e0a      	ldr	r6, [pc, #40]	; (8015354 <memp_init+0x30>)
 801532a:	f104 0740 	add.w	r7, r4, #64	; 0x40
 801532e:	4d0a      	ldr	r5, [pc, #40]	; (8015358 <memp_init+0x34>)
 8015330:	e001      	b.n	8015336 <memp_init+0x12>
 8015332:	f856 5b04 	ldr.w	r5, [r6], #4
    memp_init_pool(memp_pools[i]);
 8015336:	4628      	mov	r0, r5
 8015338:	f7ff ffd2 	bl	80152e0 <memp_init_pool>
    lwip_stats.memp[i] = memp_pools[i]->stats;
 801533c:	686b      	ldr	r3, [r5, #4]
 801533e:	f844 3b04 	str.w	r3, [r4], #4
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8015342:	42bc      	cmp	r4, r7
 8015344:	d1f5      	bne.n	8015332 <memp_init+0xe>
}
 8015346:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  memp_overflow_check_all();
 801534a:	f7ff bf33 	b.w	80151b4 <memp_overflow_check_all>
 801534e:	bf00      	nop
 8015350:	20036058 	.word	0x20036058
 8015354:	0803b778 	.word	0x0803b778
 8015358:	0803b67c 	.word	0x0803b67c

0801535c <memp_malloc_fn>:
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 801535c:	280f      	cmp	r0, #15
{
 801535e:	b570      	push	{r4, r5, r6, lr}
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 8015360:	d80f      	bhi.n	8015382 <memp_malloc_fn+0x26>
 8015362:	460d      	mov	r5, r1
 8015364:	4616      	mov	r6, r2
 8015366:	4604      	mov	r4, r0
  memp_overflow_check_all();
 8015368:	f7ff ff24 	bl	80151b4 <memp_overflow_check_all>
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
 801536c:	4909      	ldr	r1, [pc, #36]	; (8015394 <memp_malloc_fn+0x38>)
 801536e:	4633      	mov	r3, r6
 8015370:	462a      	mov	r2, r5
 8015372:	f851 0024 	ldr.w	r0, [r1, r4, lsl #2]
}
 8015376:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
 801537a:	6901      	ldr	r1, [r0, #16]
 801537c:	3004      	adds	r0, #4
 801537e:	f7ff bf49 	b.w	8015214 <do_memp_malloc_pool_fn.isra.3>
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 8015382:	4b05      	ldr	r3, [pc, #20]	; (8015398 <memp_malloc_fn+0x3c>)
 8015384:	f240 1257 	movw	r2, #343	; 0x157
 8015388:	4904      	ldr	r1, [pc, #16]	; (801539c <memp_malloc_fn+0x40>)
 801538a:	4805      	ldr	r0, [pc, #20]	; (80153a0 <memp_malloc_fn+0x44>)
 801538c:	f00a fc3c 	bl	801fc08 <iprintf>
}
 8015390:	2000      	movs	r0, #0
 8015392:	bd70      	pop	{r4, r5, r6, pc}
 8015394:	0803b774 	.word	0x0803b774
 8015398:	0803b59c 	.word	0x0803b59c
 801539c:	0803b74c 	.word	0x0803b74c
 80153a0:	08024d0c 	.word	0x08024d0c

080153a4 <memp_free>:
{
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 80153a4:	280f      	cmp	r0, #15
 80153a6:	d811      	bhi.n	80153cc <memp_free+0x28>

  if (mem == NULL) {
 80153a8:	b179      	cbz	r1, 80153ca <memp_free+0x26>
{
 80153aa:	b570      	push	{r4, r5, r6, lr}
 80153ac:	460d      	mov	r5, r1
 80153ae:	4604      	mov	r4, r0
    return;
  }

#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
 80153b0:	f7ff ff00 	bl	80151b4 <memp_overflow_check_all>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 80153b4:	4b09      	ldr	r3, [pc, #36]	; (80153dc <memp_free+0x38>)
 80153b6:	462a      	mov	r2, r5
 80153b8:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 80153bc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  do_memp_free_pool(memp_pools[type], mem);
 80153c0:	f100 0110 	add.w	r1, r0, #16
 80153c4:	3004      	adds	r0, #4
 80153c6:	f7ff bf51 	b.w	801526c <do_memp_free_pool.isra.5>
 80153ca:	4770      	bx	lr
  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 80153cc:	4b04      	ldr	r3, [pc, #16]	; (80153e0 <memp_free+0x3c>)
 80153ce:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 80153d2:	4904      	ldr	r1, [pc, #16]	; (80153e4 <memp_free+0x40>)
 80153d4:	4804      	ldr	r0, [pc, #16]	; (80153e8 <memp_free+0x44>)
 80153d6:	f00a bc17 	b.w	801fc08 <iprintf>
 80153da:	bf00      	nop
 80153dc:	0803b774 	.word	0x0803b774
 80153e0:	0803b59c 	.word	0x0803b59c
 80153e4:	0803b730 	.word	0x0803b730
 80153e8:	08024d0c 	.word	0x08024d0c

080153ec <netif_null_output_ip4>:
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
}
 80153ec:	f06f 000b 	mvn.w	r0, #11
 80153f0:	4770      	bx	lr
 80153f2:	bf00      	nop

080153f4 <netif_issue_reports>:
{
 80153f4:	b538      	push	{r3, r4, r5, lr}
 80153f6:	460d      	mov	r5, r1
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 80153f8:	4604      	mov	r4, r0
 80153fa:	b198      	cbz	r0, 8015424 <netif_issue_reports+0x30>
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 80153fc:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8015400:	f003 0205 	and.w	r2, r3, #5
 8015404:	2a05      	cmp	r2, #5
 8015406:	d000      	beq.n	801540a <netif_issue_reports+0x16>
}
 8015408:	bd38      	pop	{r3, r4, r5, pc}
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 801540a:	07ea      	lsls	r2, r5, #31
 801540c:	d5fc      	bpl.n	8015408 <netif_issue_reports+0x14>
 801540e:	6862      	ldr	r2, [r4, #4]
 8015410:	2a00      	cmp	r2, #0
 8015412:	d0f9      	beq.n	8015408 <netif_issue_reports+0x14>
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 8015414:	071b      	lsls	r3, r3, #28
 8015416:	d5f7      	bpl.n	8015408 <netif_issue_reports+0x14>
      etharp_gratuitous(netif);
 8015418:	1d21      	adds	r1, r4, #4
 801541a:	4620      	mov	r0, r4
}
 801541c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      etharp_gratuitous(netif);
 8015420:	f007 bdd6 	b.w	801cfd0 <etharp_request>
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 8015424:	4b03      	ldr	r3, [pc, #12]	; (8015434 <netif_issue_reports+0x40>)
 8015426:	f240 326d 	movw	r2, #877	; 0x36d
 801542a:	4903      	ldr	r1, [pc, #12]	; (8015438 <netif_issue_reports+0x44>)
 801542c:	4803      	ldr	r0, [pc, #12]	; (801543c <netif_issue_reports+0x48>)
 801542e:	f00a fbeb 	bl	801fc08 <iprintf>
 8015432:	e7e3      	b.n	80153fc <netif_issue_reports+0x8>
 8015434:	0803b8fc 	.word	0x0803b8fc
 8015438:	0803b930 	.word	0x0803b930
 801543c:	08024d0c 	.word	0x08024d0c

08015440 <netif_do_set_ipaddr>:
{
 8015440:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015442:	4604      	mov	r4, r0
 8015444:	b083      	sub	sp, #12
 8015446:	4617      	mov	r7, r2
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 8015448:	460d      	mov	r5, r1
 801544a:	b319      	cbz	r1, 8015494 <netif_do_set_ipaddr+0x54>
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 801544c:	6863      	ldr	r3, [r4, #4]
 801544e:	682a      	ldr	r2, [r5, #0]
 8015450:	429a      	cmp	r2, r3
 8015452:	d01c      	beq.n	801548e <netif_do_set_ipaddr+0x4e>
    *ip_2_ip4(&new_addr) = *ipaddr;
 8015454:	ae02      	add	r6, sp, #8
    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 8015456:	603b      	str	r3, [r7, #0]
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 8015458:	4638      	mov	r0, r7
    *ip_2_ip4(&new_addr) = *ipaddr;
 801545a:	f846 2d04 	str.w	r2, [r6, #-4]!
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 801545e:	4631      	mov	r1, r6
 8015460:	f002 f928 	bl	80176b4 <tcp_netif_ip_addr_changed>
  udp_netif_ip_addr_changed(old_addr, new_addr);
 8015464:	4631      	mov	r1, r6
 8015466:	4638      	mov	r0, r7
 8015468:	f005 fdd2 	bl	801b010 <udp_netif_ip_addr_changed>
  raw_netif_ip_addr_changed(old_addr, new_addr);
 801546c:	4631      	mov	r1, r6
 801546e:	4638      	mov	r0, r7
 8015470:	f000 feae 	bl	80161d0 <raw_netif_ip_addr_changed>
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 8015474:	682b      	ldr	r3, [r5, #0]
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 8015476:	2101      	movs	r1, #1
 8015478:	4620      	mov	r0, r4
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 801547a:	6063      	str	r3, [r4, #4]
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 801547c:	f7ff ffba 	bl	80153f4 <netif_issue_reports>
    NETIF_STATUS_CALLBACK(netif);
 8015480:	69e3      	ldr	r3, [r4, #28]
 8015482:	b10b      	cbz	r3, 8015488 <netif_do_set_ipaddr+0x48>
 8015484:	4620      	mov	r0, r4
 8015486:	4798      	blx	r3
    return 1; /* address changed */
 8015488:	2001      	movs	r0, #1
}
 801548a:	b003      	add	sp, #12
 801548c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  return 0; /* address unchanged */
 801548e:	2000      	movs	r0, #0
}
 8015490:	b003      	add	sp, #12
 8015492:	bdf0      	pop	{r4, r5, r6, r7, pc}
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 8015494:	4b03      	ldr	r3, [pc, #12]	; (80154a4 <netif_do_set_ipaddr+0x64>)
 8015496:	f240 12cb 	movw	r2, #459	; 0x1cb
 801549a:	4903      	ldr	r1, [pc, #12]	; (80154a8 <netif_do_set_ipaddr+0x68>)
 801549c:	4803      	ldr	r0, [pc, #12]	; (80154ac <netif_do_set_ipaddr+0x6c>)
 801549e:	f00a fbb3 	bl	801fc08 <iprintf>
 80154a2:	e7d3      	b.n	801544c <netif_do_set_ipaddr+0xc>
 80154a4:	0803b8fc 	.word	0x0803b8fc
 80154a8:	0803b8ec 	.word	0x0803b8ec
 80154ac:	08024d0c 	.word	0x08024d0c

080154b0 <netif_init>:
}
 80154b0:	4770      	bx	lr
 80154b2:	bf00      	nop

080154b4 <netif_set_addr>:
{
 80154b4:	b5f0      	push	{r4, r5, r6, r7, lr}
    ipaddr = IP4_ADDR_ANY4;
 80154b6:	4c14      	ldr	r4, [pc, #80]	; (8015508 <netif_set_addr+0x54>)
{
 80154b8:	b083      	sub	sp, #12
 80154ba:	4605      	mov	r5, r0
    ipaddr = IP4_ADDR_ANY4;
 80154bc:	2900      	cmp	r1, #0
 80154be:	bf14      	ite	ne
 80154c0:	460e      	movne	r6, r1
 80154c2:	4626      	moveq	r6, r4
    netmask = IP4_ADDR_ANY4;
 80154c4:	2a00      	cmp	r2, #0
 80154c6:	bf14      	ite	ne
 80154c8:	4617      	movne	r7, r2
 80154ca:	4627      	moveq	r7, r4
    gw = IP4_ADDR_ANY4;
 80154cc:	2b00      	cmp	r3, #0
 80154ce:	bf18      	it	ne
 80154d0:	461c      	movne	r4, r3
  remove = ip4_addr_isany(ipaddr);
 80154d2:	6833      	ldr	r3, [r6, #0]
 80154d4:	b193      	cbz	r3, 80154fc <netif_set_addr+0x48>
 80154d6:	2200      	movs	r2, #0
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 80154d8:	683b      	ldr	r3, [r7, #0]
 80154da:	68a9      	ldr	r1, [r5, #8]
 80154dc:	428b      	cmp	r3, r1
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 80154de:	68e9      	ldr	r1, [r5, #12]
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 80154e0:	bf18      	it	ne
 80154e2:	60ab      	strne	r3, [r5, #8]
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 80154e4:	6823      	ldr	r3, [r4, #0]
 80154e6:	428b      	cmp	r3, r1
    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 80154e8:	bf18      	it	ne
 80154ea:	60eb      	strne	r3, [r5, #12]
  if (!remove) {
 80154ec:	b922      	cbnz	r2, 80154f8 <netif_set_addr+0x44>
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 80154ee:	4631      	mov	r1, r6
 80154f0:	4628      	mov	r0, r5
 80154f2:	aa01      	add	r2, sp, #4
 80154f4:	f7ff ffa4 	bl	8015440 <netif_do_set_ipaddr>
}
 80154f8:	b003      	add	sp, #12
 80154fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 80154fc:	aa01      	add	r2, sp, #4
 80154fe:	4631      	mov	r1, r6
 8015500:	f7ff ff9e 	bl	8015440 <netif_do_set_ipaddr>
 8015504:	2201      	movs	r2, #1
 8015506:	e7e7      	b.n	80154d8 <netif_set_addr+0x24>
 8015508:	0803d9fc 	.word	0x0803d9fc

0801550c <netif_add>:
{
 801550c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015510:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 8015512:	4606      	mov	r6, r0
 8015514:	2800      	cmp	r0, #0
 8015516:	f000 8087 	beq.w	8015628 <netif_add+0x11c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 801551a:	2f00      	cmp	r7, #0
 801551c:	d07b      	beq.n	8015616 <netif_add+0x10a>
 801551e:	4688      	mov	r8, r1
  netif->num = netif_num;
 8015520:	f8df b130 	ldr.w	fp, [pc, #304]	; 8015654 <netif_add+0x148>
  netif->state = state;
 8015524:	990a      	ldr	r1, [sp, #40]	; 0x28
  ip_addr_set_zero_ip4(&netif->ip_addr);
 8015526:	2400      	movs	r4, #0
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 8015528:	4d44      	ldr	r5, [pc, #272]	; (801563c <netif_add+0x130>)
  netif->state = state;
 801552a:	6241      	str	r1, [r0, #36]	; 0x24
  netif->num = netif_num;
 801552c:	f89b e000 	ldrb.w	lr, [fp]
  netif_set_addr(netif, ipaddr, netmask, gw);
 8015530:	42a3      	cmp	r3, r4
 8015532:	bf08      	it	eq
 8015534:	462b      	moveq	r3, r5
  netif->input = input;
 8015536:	990c      	ldr	r1, [sp, #48]	; 0x30
  netif_set_addr(netif, ipaddr, netmask, gw);
 8015538:	42a2      	cmp	r2, r4
 801553a:	bf08      	it	eq
 801553c:	462a      	moveq	r2, r5
  netif->output = netif_null_output_ip4;
 801553e:	f8df c118 	ldr.w	ip, [pc, #280]	; 8015658 <netif_add+0x14c>
  netif->input = input;
 8015542:	6101      	str	r1, [r0, #16]
  netif_set_addr(netif, ipaddr, netmask, gw);
 8015544:	45a0      	cmp	r8, r4
 8015546:	bf14      	ite	ne
 8015548:	4641      	movne	r1, r8
 801554a:	4629      	moveq	r1, r5
  netif->num = netif_num;
 801554c:	f880 e038 	strb.w	lr, [r0, #56]	; 0x38
  ip_addr_set_zero_ip4(&netif->gw);
 8015550:	60c4      	str	r4, [r0, #12]
  netif->mtu = 0;
 8015552:	8584      	strh	r4, [r0, #44]	; 0x2c
  netif->flags = 0;
 8015554:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
  memset(netif->client_data, 0, sizeof(netif->client_data));
 8015558:	6284      	str	r4, [r0, #40]	; 0x28
  netif->output = netif_null_output_ip4;
 801555a:	f8c0 c014 	str.w	ip, [r0, #20]
  ip_addr_set_zero_ip4(&netif->netmask);
 801555e:	e9c0 4401 	strd	r4, r4, [r0, #4]
  netif->link_callback = NULL;
 8015562:	e9c0 4407 	strd	r4, r4, [r0, #28]
  netif_set_addr(netif, ipaddr, netmask, gw);
 8015566:	f7ff ffa5 	bl	80154b4 <netif_set_addr>
  if (init(netif) != ERR_OK) {
 801556a:	4630      	mov	r0, r6
 801556c:	47b8      	blx	r7
 801556e:	2800      	cmp	r0, #0
 8015570:	d14f      	bne.n	8015612 <netif_add+0x106>
 8015572:	f896 3038 	ldrb.w	r3, [r6, #56]	; 0x38
 8015576:	f8df 90e4 	ldr.w	r9, [pc, #228]	; 801565c <netif_add+0x150>
        LWIP_ASSERT("netif already added", netif2 != netif);
 801557a:	f8df 80cc 	ldr.w	r8, [pc, #204]	; 8015648 <netif_add+0x13c>
 801557e:	f8df a0e0 	ldr.w	sl, [pc, #224]	; 8015660 <netif_add+0x154>
 8015582:	4f2f      	ldr	r7, [pc, #188]	; (8015640 <netif_add+0x134>)
      if (netif->num == 255) {
 8015584:	2bff      	cmp	r3, #255	; 0xff
 8015586:	d102      	bne.n	801558e <netif_add+0x82>
        netif->num = 0;
 8015588:	2300      	movs	r3, #0
 801558a:	f886 3038 	strb.w	r3, [r6, #56]	; 0x38
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 801558e:	f8d9 4000 	ldr.w	r4, [r9]
 8015592:	b3b4      	cbz	r4, 8015602 <netif_add+0xf6>
      num_netifs = 0;
 8015594:	2500      	movs	r5, #0
 8015596:	e007      	b.n	80155a8 <netif_add+0x9c>
        if (netif2->num == netif->num) {
 8015598:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 801559c:	f896 2038 	ldrb.w	r2, [r6, #56]	; 0x38
 80155a0:	4293      	cmp	r3, r2
 80155a2:	d014      	beq.n	80155ce <netif_add+0xc2>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 80155a4:	6824      	ldr	r4, [r4, #0]
 80155a6:	b1fc      	cbz	r4, 80155e8 <netif_add+0xdc>
        LWIP_ASSERT("netif already added", netif2 != netif);
 80155a8:	42a6      	cmp	r6, r4
        num_netifs++;
 80155aa:	f105 0501 	add.w	r5, r5, #1
        LWIP_ASSERT("netif already added", netif2 != netif);
 80155ae:	d013      	beq.n	80155d8 <netif_add+0xcc>
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 80155b0:	2dff      	cmp	r5, #255	; 0xff
 80155b2:	ddf1      	ble.n	8015598 <netif_add+0x8c>
 80155b4:	4643      	mov	r3, r8
 80155b6:	f240 128d 	movw	r2, #397	; 0x18d
 80155ba:	4922      	ldr	r1, [pc, #136]	; (8015644 <netif_add+0x138>)
 80155bc:	4638      	mov	r0, r7
 80155be:	f00a fb23 	bl	801fc08 <iprintf>
        if (netif2->num == netif->num) {
 80155c2:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 80155c6:	f896 2038 	ldrb.w	r2, [r6, #56]	; 0x38
 80155ca:	4293      	cmp	r3, r2
 80155cc:	d1ea      	bne.n	80155a4 <netif_add+0x98>
          netif->num++;
 80155ce:	3301      	adds	r3, #1
 80155d0:	b2db      	uxtb	r3, r3
 80155d2:	f886 3038 	strb.w	r3, [r6, #56]	; 0x38
 80155d6:	e7d5      	b.n	8015584 <netif_add+0x78>
        LWIP_ASSERT("netif already added", netif2 != netif);
 80155d8:	4643      	mov	r3, r8
 80155da:	f240 128b 	movw	r2, #395	; 0x18b
 80155de:	4651      	mov	r1, sl
 80155e0:	4638      	mov	r0, r7
 80155e2:	f00a fb11 	bl	801fc08 <iprintf>
 80155e6:	e7e3      	b.n	80155b0 <netif_add+0xa4>
  if (netif->num == 254) {
 80155e8:	2afe      	cmp	r2, #254	; 0xfe
 80155ea:	f8d9 4000 	ldr.w	r4, [r9]
 80155ee:	d00c      	beq.n	801560a <netif_add+0xfe>
    netif_num = (u8_t)(netif->num + 1);
 80155f0:	3201      	adds	r2, #1
 80155f2:	f88b 2000 	strb.w	r2, [fp]
  return netif;
 80155f6:	4630      	mov	r0, r6
  netif->next = netif_list;
 80155f8:	6034      	str	r4, [r6, #0]
  netif_list = netif;
 80155fa:	f8c9 6000 	str.w	r6, [r9]
}
 80155fe:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015602:	f896 2038 	ldrb.w	r2, [r6, #56]	; 0x38
  if (netif->num == 254) {
 8015606:	2afe      	cmp	r2, #254	; 0xfe
 8015608:	d1f2      	bne.n	80155f0 <netif_add+0xe4>
    netif_num = 0;
 801560a:	2300      	movs	r3, #0
 801560c:	f88b 3000 	strb.w	r3, [fp]
 8015610:	e7f1      	b.n	80155f6 <netif_add+0xea>
    return NULL;
 8015612:	4620      	mov	r0, r4
 8015614:	e7f3      	b.n	80155fe <netif_add+0xf2>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 8015616:	4b0c      	ldr	r3, [pc, #48]	; (8015648 <netif_add+0x13c>)
 8015618:	f44f 7294 	mov.w	r2, #296	; 0x128
 801561c:	490b      	ldr	r1, [pc, #44]	; (801564c <netif_add+0x140>)
 801561e:	4808      	ldr	r0, [pc, #32]	; (8015640 <netif_add+0x134>)
 8015620:	f00a faf2 	bl	801fc08 <iprintf>
 8015624:	4638      	mov	r0, r7
 8015626:	e7ea      	b.n	80155fe <netif_add+0xf2>
  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 8015628:	4b07      	ldr	r3, [pc, #28]	; (8015648 <netif_add+0x13c>)
 801562a:	f240 1227 	movw	r2, #295	; 0x127
 801562e:	4908      	ldr	r1, [pc, #32]	; (8015650 <netif_add+0x144>)
 8015630:	4803      	ldr	r0, [pc, #12]	; (8015640 <netif_add+0x134>)
 8015632:	f00a fae9 	bl	801fc08 <iprintf>
 8015636:	4630      	mov	r0, r6
 8015638:	e7e1      	b.n	80155fe <netif_add+0xf2>
 801563a:	bf00      	nop
 801563c:	0803d9fc 	.word	0x0803d9fc
 8015640:	08024d0c 	.word	0x08024d0c
 8015644:	0803b8bc 	.word	0x0803b8bc
 8015648:	0803b8fc 	.word	0x0803b8fc
 801564c:	0803b884 	.word	0x0803b884
 8015650:	0803b868 	.word	0x0803b868
 8015654:	200222dc 	.word	0x200222dc
 8015658:	080153ed 	.word	0x080153ed
 801565c:	20035f98 	.word	0x20035f98
 8015660:	0803b8a8 	.word	0x0803b8a8

08015664 <netif_set_default>:
  netif_default = netif;
 8015664:	4b01      	ldr	r3, [pc, #4]	; (801566c <netif_set_default+0x8>)
 8015666:	6018      	str	r0, [r3, #0]
}
 8015668:	4770      	bx	lr
 801566a:	bf00      	nop
 801566c:	20035f9c 	.word	0x20035f9c

08015670 <netif_set_up>:
  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 8015670:	b198      	cbz	r0, 801569a <netif_set_up+0x2a>
{
 8015672:	b510      	push	{r4, lr}
  if (!(netif->flags & NETIF_FLAG_UP)) {
 8015674:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
 8015678:	4604      	mov	r4, r0
 801567a:	07d3      	lsls	r3, r2, #31
 801567c:	d40c      	bmi.n	8015698 <netif_set_up+0x28>
    netif_set_flags(netif, NETIF_FLAG_UP);
 801567e:	f042 0201 	orr.w	r2, r2, #1
    NETIF_STATUS_CALLBACK(netif);
 8015682:	69c3      	ldr	r3, [r0, #28]
    netif_set_flags(netif, NETIF_FLAG_UP);
 8015684:	f880 2035 	strb.w	r2, [r0, #53]	; 0x35
    NETIF_STATUS_CALLBACK(netif);
 8015688:	b103      	cbz	r3, 801568c <netif_set_up+0x1c>
 801568a:	4798      	blx	r3
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 801568c:	4620      	mov	r0, r4
 801568e:	2103      	movs	r1, #3
}
 8015690:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8015694:	f7ff beae 	b.w	80153f4 <netif_issue_reports>
}
 8015698:	bd10      	pop	{r4, pc}
  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 801569a:	4b03      	ldr	r3, [pc, #12]	; (80156a8 <netif_set_up+0x38>)
 801569c:	f44f 7254 	mov.w	r2, #848	; 0x350
 80156a0:	4902      	ldr	r1, [pc, #8]	; (80156ac <netif_set_up+0x3c>)
 80156a2:	4803      	ldr	r0, [pc, #12]	; (80156b0 <netif_set_up+0x40>)
 80156a4:	f00a bab0 	b.w	801fc08 <iprintf>
 80156a8:	0803b8fc 	.word	0x0803b8fc
 80156ac:	0803b9bc 	.word	0x0803b9bc
 80156b0:	08024d0c 	.word	0x08024d0c

080156b4 <netif_set_down>:
  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 80156b4:	b190      	cbz	r0, 80156dc <netif_set_down+0x28>
{
 80156b6:	b510      	push	{r4, lr}
  if (netif->flags & NETIF_FLAG_UP) {
 80156b8:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
 80156bc:	4604      	mov	r4, r0
 80156be:	07d1      	lsls	r1, r2, #31
 80156c0:	d50b      	bpl.n	80156da <netif_set_down+0x26>
    netif_clear_flags(netif, NETIF_FLAG_UP);
 80156c2:	f022 0301 	bic.w	r3, r2, #1
 80156c6:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    if (netif->flags & NETIF_FLAG_ETHARP) {
 80156ca:	0713      	lsls	r3, r2, #28
 80156cc:	d40d      	bmi.n	80156ea <netif_set_down+0x36>
    NETIF_STATUS_CALLBACK(netif);
 80156ce:	69e3      	ldr	r3, [r4, #28]
 80156d0:	b11b      	cbz	r3, 80156da <netif_set_down+0x26>
 80156d2:	4620      	mov	r0, r4
}
 80156d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    NETIF_STATUS_CALLBACK(netif);
 80156d8:	4718      	bx	r3
}
 80156da:	bd10      	pop	{r4, pc}
  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 80156dc:	4b04      	ldr	r3, [pc, #16]	; (80156f0 <netif_set_down+0x3c>)
 80156de:	f240 329b 	movw	r2, #923	; 0x39b
 80156e2:	4904      	ldr	r1, [pc, #16]	; (80156f4 <netif_set_down+0x40>)
 80156e4:	4804      	ldr	r0, [pc, #16]	; (80156f8 <netif_set_down+0x44>)
 80156e6:	f00a ba8f 	b.w	801fc08 <iprintf>
      etharp_cleanup_netif(netif);
 80156ea:	f007 f9c3 	bl	801ca74 <etharp_cleanup_netif>
 80156ee:	e7ee      	b.n	80156ce <netif_set_down+0x1a>
 80156f0:	0803b8fc 	.word	0x0803b8fc
 80156f4:	0803b954 	.word	0x0803b954
 80156f8:	08024d0c 	.word	0x08024d0c

080156fc <netif_set_status_callback>:
  if (netif) {
 80156fc:	b100      	cbz	r0, 8015700 <netif_set_status_callback+0x4>
    netif->status_callback = status_callback;
 80156fe:	61c1      	str	r1, [r0, #28]
}
 8015700:	4770      	bx	lr
 8015702:	bf00      	nop

08015704 <netif_set_link_up>:
  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 8015704:	b1b8      	cbz	r0, 8015736 <netif_set_link_up+0x32>
{
 8015706:	b510      	push	{r4, lr}
  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 8015708:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
 801570c:	4604      	mov	r4, r0
 801570e:	0753      	lsls	r3, r2, #29
 8015710:	d500      	bpl.n	8015714 <netif_set_link_up+0x10>
}
 8015712:	bd10      	pop	{r4, pc}
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 8015714:	f042 0204 	orr.w	r2, r2, #4
 8015718:	f880 2035 	strb.w	r2, [r0, #53]	; 0x35
    dhcp_network_changed(netif);
 801571c:	f006 fc9c 	bl	801c058 <dhcp_network_changed>
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8015720:	2103      	movs	r1, #3
 8015722:	4620      	mov	r0, r4
 8015724:	f7ff fe66 	bl	80153f4 <netif_issue_reports>
    NETIF_LINK_CALLBACK(netif);
 8015728:	6a23      	ldr	r3, [r4, #32]
 801572a:	2b00      	cmp	r3, #0
 801572c:	d0f1      	beq.n	8015712 <netif_set_link_up+0xe>
 801572e:	4620      	mov	r0, r4
}
 8015730:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    NETIF_LINK_CALLBACK(netif);
 8015734:	4718      	bx	r3
  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 8015736:	4b03      	ldr	r3, [pc, #12]	; (8015744 <netif_set_link_up+0x40>)
 8015738:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 801573c:	4902      	ldr	r1, [pc, #8]	; (8015748 <netif_set_link_up+0x44>)
 801573e:	4803      	ldr	r0, [pc, #12]	; (801574c <netif_set_link_up+0x48>)
 8015740:	f00a ba62 	b.w	801fc08 <iprintf>
 8015744:	0803b8fc 	.word	0x0803b8fc
 8015748:	0803b998 	.word	0x0803b998
 801574c:	08024d0c 	.word	0x08024d0c

08015750 <netif_set_link_down>:
  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 8015750:	b158      	cbz	r0, 801576a <netif_set_link_down+0x1a>
  if (netif->flags & NETIF_FLAG_LINK_UP) {
 8015752:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8015756:	0759      	lsls	r1, r3, #29
 8015758:	d506      	bpl.n	8015768 <netif_set_link_down+0x18>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 801575a:	f023 0304 	bic.w	r3, r3, #4
    NETIF_LINK_CALLBACK(netif);
 801575e:	6a01      	ldr	r1, [r0, #32]
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 8015760:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    NETIF_LINK_CALLBACK(netif);
 8015764:	b101      	cbz	r1, 8015768 <netif_set_link_down+0x18>
 8015766:	4708      	bx	r1
}
 8015768:	4770      	bx	lr
  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 801576a:	4b03      	ldr	r3, [pc, #12]	; (8015778 <netif_set_link_down+0x28>)
 801576c:	f240 4206 	movw	r2, #1030	; 0x406
 8015770:	4902      	ldr	r1, [pc, #8]	; (801577c <netif_set_link_down+0x2c>)
 8015772:	4803      	ldr	r0, [pc, #12]	; (8015780 <netif_set_link_down+0x30>)
 8015774:	f00a ba48 	b.w	801fc08 <iprintf>
 8015778:	0803b8fc 	.word	0x0803b8fc
 801577c:	0803b974 	.word	0x0803b974
 8015780:	08024d0c 	.word	0x08024d0c

08015784 <netif_set_link_callback>:
  if (netif) {
 8015784:	b100      	cbz	r0, 8015788 <netif_set_link_callback+0x4>
    netif->link_callback = link_callback;
 8015786:	6201      	str	r1, [r0, #32]
}
 8015788:	4770      	bx	lr
 801578a:	bf00      	nop

0801578c <netif_get_by_index>:
{
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 801578c:	b1a0      	cbz	r0, 80157b8 <netif_get_by_index+0x2c>
    NETIF_FOREACH(netif) {
 801578e:	4b0b      	ldr	r3, [pc, #44]	; (80157bc <netif_get_by_index+0x30>)
 8015790:	681a      	ldr	r2, [r3, #0]
 8015792:	b17a      	cbz	r2, 80157b4 <netif_get_by_index+0x28>
      if (idx == netif_get_index(netif)) {
 8015794:	f892 3038 	ldrb.w	r3, [r2, #56]	; 0x38
 8015798:	3301      	adds	r3, #1
 801579a:	b2db      	uxtb	r3, r3
 801579c:	4298      	cmp	r0, r3
 801579e:	d106      	bne.n	80157ae <netif_get_by_index+0x22>
 80157a0:	e008      	b.n	80157b4 <netif_get_by_index+0x28>
 80157a2:	f892 3038 	ldrb.w	r3, [r2, #56]	; 0x38
 80157a6:	3301      	adds	r3, #1
 80157a8:	b2db      	uxtb	r3, r3
 80157aa:	4283      	cmp	r3, r0
 80157ac:	d002      	beq.n	80157b4 <netif_get_by_index+0x28>
    NETIF_FOREACH(netif) {
 80157ae:	6812      	ldr	r2, [r2, #0]
 80157b0:	2a00      	cmp	r2, #0
 80157b2:	d1f6      	bne.n	80157a2 <netif_get_by_index+0x16>
      }
    }
  }

  return NULL;
}
 80157b4:	4610      	mov	r0, r2
 80157b6:	4770      	bx	lr
  return NULL;
 80157b8:	4602      	mov	r2, r0
 80157ba:	e7fb      	b.n	80157b4 <netif_get_by_index+0x28>
 80157bc:	20035f98 	.word	0x20035f98

080157c0 <pbuf_free_ooseq_callback>:
pbuf_free_ooseq(void)
{
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 80157c0:	4907      	ldr	r1, [pc, #28]	; (80157e0 <pbuf_free_ooseq_callback+0x20>)
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 80157c2:	2200      	movs	r2, #0
 80157c4:	4b07      	ldr	r3, [pc, #28]	; (80157e4 <pbuf_free_ooseq_callback+0x24>)
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 80157c6:	6808      	ldr	r0, [r1, #0]
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 80157c8:	701a      	strb	r2, [r3, #0]
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 80157ca:	b910      	cbnz	r0, 80157d2 <pbuf_free_ooseq_callback+0x12>
 80157cc:	e006      	b.n	80157dc <pbuf_free_ooseq_callback+0x1c>
 80157ce:	68c0      	ldr	r0, [r0, #12]
 80157d0:	b120      	cbz	r0, 80157dc <pbuf_free_ooseq_callback+0x1c>
    if (pcb->ooseq != NULL) {
 80157d2:	6f43      	ldr	r3, [r0, #116]	; 0x74
 80157d4:	2b00      	cmp	r3, #0
 80157d6:	d0fa      	beq.n	80157ce <pbuf_free_ooseq_callback+0xe>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 80157d8:	f001 bf96 	b.w	8017708 <tcp_free_ooseq>
static void
pbuf_free_ooseq_callback(void *arg)
{
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
}
 80157dc:	4770      	bx	lr
 80157de:	bf00      	nop
 80157e0:	200360b0 	.word	0x200360b0
 80157e4:	20035fa0 	.word	0x20035fa0

080157e8 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 80157e8:	b538      	push	{r3, r4, r5, lr}
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 80157ea:	b308      	cbz	r0, 8015830 <pbuf_add_header_impl+0x48>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 80157ec:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 80157f0:	d21b      	bcs.n	801582a <pbuf_add_header_impl+0x42>
    return 1;
  }
  if (header_size_increment == 0) {
 80157f2:	b191      	cbz	r1, 801581a <pbuf_add_header_impl+0x32>
    return 0;
  }

  increment_magnitude = (u16_t)header_size_increment;
 80157f4:	b28c      	uxth	r4, r1
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 80157f6:	8903      	ldrh	r3, [r0, #8]
 80157f8:	4423      	add	r3, r4
 80157fa:	b29b      	uxth	r3, r3
 80157fc:	429c      	cmp	r4, r3
 80157fe:	d814      	bhi.n	801582a <pbuf_add_header_impl+0x42>
  }

  type_internal = p->type_internal;

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 8015800:	f990 500c 	ldrsb.w	r5, [r0, #12]
 8015804:	2d00      	cmp	r5, #0
 8015806:	db0a      	blt.n	801581e <pbuf_add_header_impl+0x36>
      return 1;
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 8015808:	b17a      	cbz	r2, 801582a <pbuf_add_header_impl+0x42>
      payload = (u8_t *)p->payload - header_size_increment;
 801580a:	6842      	ldr	r2, [r0, #4]
 801580c:	1a52      	subs	r2, r2, r1
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
  p->len = (u16_t)(p->len + increment_magnitude);
 801580e:	8945      	ldrh	r5, [r0, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);


  return 0;
 8015810:	2100      	movs	r1, #0
  p->payload = payload;
 8015812:	6042      	str	r2, [r0, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 8015814:	442c      	add	r4, r5
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 8015816:	8103      	strh	r3, [r0, #8]
  p->len = (u16_t)(p->len + increment_magnitude);
 8015818:	8144      	strh	r4, [r0, #10]
}
 801581a:	4608      	mov	r0, r1
 801581c:	bd38      	pop	{r3, r4, r5, pc}
    payload = (u8_t *)p->payload - header_size_increment;
 801581e:	6842      	ldr	r2, [r0, #4]
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 8015820:	f100 0510 	add.w	r5, r0, #16
    payload = (u8_t *)p->payload - header_size_increment;
 8015824:	1a52      	subs	r2, r2, r1
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 8015826:	42aa      	cmp	r2, r5
 8015828:	d2f1      	bcs.n	801580e <pbuf_add_header_impl+0x26>
    return 1;
 801582a:	2101      	movs	r1, #1
}
 801582c:	4608      	mov	r0, r1
 801582e:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("p != NULL", p != NULL);
 8015830:	4b04      	ldr	r3, [pc, #16]	; (8015844 <pbuf_add_header_impl+0x5c>)
 8015832:	f240 12df 	movw	r2, #479	; 0x1df
 8015836:	4904      	ldr	r1, [pc, #16]	; (8015848 <pbuf_add_header_impl+0x60>)
 8015838:	4804      	ldr	r0, [pc, #16]	; (801584c <pbuf_add_header_impl+0x64>)
 801583a:	f00a f9e5 	bl	801fc08 <iprintf>
    return 1;
 801583e:	2101      	movs	r1, #1
}
 8015840:	4608      	mov	r0, r1
 8015842:	bd38      	pop	{r3, r4, r5, pc}
 8015844:	0803b9d8 	.word	0x0803b9d8
 8015848:	0803d3b0 	.word	0x0803d3b0
 801584c:	08024d0c 	.word	0x08024d0c

08015850 <pbuf_alloc_reference>:
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 8015850:	f022 0340 	bic.w	r3, r2, #64	; 0x40
 8015854:	2b01      	cmp	r3, #1
{
 8015856:	b570      	push	{r4, r5, r6, lr}
 8015858:	4614      	mov	r4, r2
 801585a:	4606      	mov	r6, r0
 801585c:	460d      	mov	r5, r1
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 801585e:	d111      	bne.n	8015884 <pbuf_alloc_reference+0x34>
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 8015860:	f44f 72a6 	mov.w	r2, #332	; 0x14c
 8015864:	490b      	ldr	r1, [pc, #44]	; (8015894 <pbuf_alloc_reference+0x44>)
 8015866:	200e      	movs	r0, #14
 8015868:	f7ff fd78 	bl	801535c <memp_malloc_fn>
  if (p == NULL) {
 801586c:	b148      	cbz	r0, 8015882 <pbuf_alloc_reference+0x32>
  p->next = NULL;
 801586e:	2300      	movs	r3, #0
  p->ref = 1;
 8015870:	2201      	movs	r2, #1
  p->payload = payload;
 8015872:	6046      	str	r6, [r0, #4]
  p->tot_len = tot_len;
 8015874:	8105      	strh	r5, [r0, #8]
  p->len = len;
 8015876:	8145      	strh	r5, [r0, #10]
  p->type_internal = (u8_t)type;
 8015878:	7304      	strb	r4, [r0, #12]
  p->next = NULL;
 801587a:	6003      	str	r3, [r0, #0]
  p->flags = flags;
 801587c:	7343      	strb	r3, [r0, #13]
  p->if_idx = NETIF_NO_INDEX;
 801587e:	73c3      	strb	r3, [r0, #15]
  p->ref = 1;
 8015880:	7382      	strb	r2, [r0, #14]
}
 8015882:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 8015884:	4b03      	ldr	r3, [pc, #12]	; (8015894 <pbuf_alloc_reference+0x44>)
 8015886:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 801588a:	4903      	ldr	r1, [pc, #12]	; (8015898 <pbuf_alloc_reference+0x48>)
 801588c:	4803      	ldr	r0, [pc, #12]	; (801589c <pbuf_alloc_reference+0x4c>)
 801588e:	f00a f9bb 	bl	801fc08 <iprintf>
 8015892:	e7e5      	b.n	8015860 <pbuf_alloc_reference+0x10>
 8015894:	0803b9d8 	.word	0x0803b9d8
 8015898:	0803ba24 	.word	0x0803ba24
 801589c:	08024d0c 	.word	0x08024d0c

080158a0 <pbuf_alloced_custom>:
  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 80158a0:	3003      	adds	r0, #3
 80158a2:	f020 0003 	bic.w	r0, r0, #3
{
 80158a6:	b470      	push	{r4, r5, r6}
  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 80158a8:	180e      	adds	r6, r1, r0
{
 80158aa:	f8bd 5010 	ldrh.w	r5, [sp, #16]
 80158ae:	9c03      	ldr	r4, [sp, #12]
  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 80158b0:	42ae      	cmp	r6, r5
 80158b2:	d80f      	bhi.n	80158d4 <pbuf_alloced_custom+0x34>
  if (payload_mem != NULL) {
 80158b4:	b104      	cbz	r4, 80158b8 <pbuf_alloced_custom+0x18>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 80158b6:	4404      	add	r4, r0
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 80158b8:	4618      	mov	r0, r3
  p->flags = flags;
 80158ba:	2602      	movs	r6, #2
  p->next = NULL;
 80158bc:	2300      	movs	r3, #0
  p->ref = 1;
 80158be:	2501      	movs	r5, #1
  p->payload = payload;
 80158c0:	6044      	str	r4, [r0, #4]
  p->tot_len = tot_len;
 80158c2:	8101      	strh	r1, [r0, #8]
  p->len = len;
 80158c4:	8141      	strh	r1, [r0, #10]
  p->type_internal = (u8_t)type;
 80158c6:	7302      	strb	r2, [r0, #12]
  p->flags = flags;
 80158c8:	7346      	strb	r6, [r0, #13]
  p->ref = 1;
 80158ca:	7385      	strb	r5, [r0, #14]
  p->next = NULL;
 80158cc:	6003      	str	r3, [r0, #0]
  p->if_idx = NETIF_NO_INDEX;
 80158ce:	73c3      	strb	r3, [r0, #15]
}
 80158d0:	bc70      	pop	{r4, r5, r6}
 80158d2:	4770      	bx	lr
    return NULL;
 80158d4:	2000      	movs	r0, #0
 80158d6:	e7fb      	b.n	80158d0 <pbuf_alloced_custom+0x30>

080158d8 <pbuf_add_header>:
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
  return pbuf_add_header_impl(p, header_size_increment, 0);
 80158d8:	2200      	movs	r2, #0
 80158da:	f7ff bf85 	b.w	80157e8 <pbuf_add_header_impl>
 80158de:	bf00      	nop

080158e0 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 80158e0:	b538      	push	{r3, r4, r5, lr}
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 80158e2:	b1a8      	cbz	r0, 8015910 <pbuf_remove_header+0x30>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 80158e4:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 80158e8:	d20f      	bcs.n	801590a <pbuf_remove_header+0x2a>
    return 1;
  }
  if (header_size_decrement == 0) {
 80158ea:	b161      	cbz	r1, 8015906 <pbuf_remove_header+0x26>
    return 0;
  }

  increment_magnitude = (u16_t)header_size_decrement;
 80158ec:	b28a      	uxth	r2, r1
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 80158ee:	8943      	ldrh	r3, [r0, #10]
 80158f0:	4293      	cmp	r3, r2
 80158f2:	d317      	bcc.n	8015924 <pbuf_remove_header+0x44>
  /* remember current payload pointer */
  payload = p->payload;
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 80158f4:	6845      	ldr	r5, [r0, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 80158f6:	1a9b      	subs	r3, r3, r2
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 80158f8:	8904      	ldrh	r4, [r0, #8]
  p->payload = (u8_t *)p->payload + header_size_decrement;
 80158fa:	440d      	add	r5, r1

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 80158fc:	2100      	movs	r1, #0
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 80158fe:	1aa2      	subs	r2, r4, r2
  p->len = (u16_t)(p->len - increment_magnitude);
 8015900:	8143      	strh	r3, [r0, #10]
  p->payload = (u8_t *)p->payload + header_size_decrement;
 8015902:	6045      	str	r5, [r0, #4]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 8015904:	8102      	strh	r2, [r0, #8]
}
 8015906:	4608      	mov	r0, r1
 8015908:	bd38      	pop	{r3, r4, r5, pc}
    return 1;
 801590a:	2101      	movs	r1, #1
}
 801590c:	4608      	mov	r0, r1
 801590e:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("p != NULL", p != NULL);
 8015910:	4b09      	ldr	r3, [pc, #36]	; (8015938 <pbuf_remove_header+0x58>)
 8015912:	f240 224b 	movw	r2, #587	; 0x24b
 8015916:	4909      	ldr	r1, [pc, #36]	; (801593c <pbuf_remove_header+0x5c>)
 8015918:	4809      	ldr	r0, [pc, #36]	; (8015940 <pbuf_remove_header+0x60>)
 801591a:	f00a f975 	bl	801fc08 <iprintf>
    return 1;
 801591e:	2101      	movs	r1, #1
}
 8015920:	4608      	mov	r0, r1
 8015922:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 8015924:	4907      	ldr	r1, [pc, #28]	; (8015944 <pbuf_remove_header+0x64>)
 8015926:	f240 2255 	movw	r2, #597	; 0x255
 801592a:	4b03      	ldr	r3, [pc, #12]	; (8015938 <pbuf_remove_header+0x58>)
 801592c:	4804      	ldr	r0, [pc, #16]	; (8015940 <pbuf_remove_header+0x60>)
 801592e:	f00a f96b 	bl	801fc08 <iprintf>
 8015932:	2101      	movs	r1, #1
 8015934:	e7e7      	b.n	8015906 <pbuf_remove_header+0x26>
 8015936:	bf00      	nop
 8015938:	0803b9d8 	.word	0x0803b9d8
 801593c:	0803d3b0 	.word	0x0803d3b0
 8015940:	08024d0c 	.word	0x08024d0c
 8015944:	0803bc58 	.word	0x0803bc58

08015948 <pbuf_header_force>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
  if (header_size_increment < 0) {
 8015948:	1e0b      	subs	r3, r1, #0
 801594a:	db02      	blt.n	8015952 <pbuf_header_force+0xa>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 801594c:	2201      	movs	r2, #1
 801594e:	f7ff bf4b 	b.w	80157e8 <pbuf_add_header_impl>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 8015952:	4259      	negs	r1, r3
 8015954:	f7ff bfc4 	b.w	80158e0 <pbuf_remove_header>

08015958 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 8015958:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 801595c:	4604      	mov	r4, r0
 801595e:	2800      	cmp	r0, #0
 8015960:	d050      	beq.n	8015a04 <pbuf_free+0xac>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 8015962:	2500      	movs	r5, #0
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 8015964:	4f2d      	ldr	r7, [pc, #180]	; (8015a1c <pbuf_free+0xc4>)
 8015966:	f8df 80c8 	ldr.w	r8, [pc, #200]	; 8015a30 <pbuf_free+0xd8>
 801596a:	4e2d      	ldr	r6, [pc, #180]	; (8015a20 <pbuf_free+0xc8>)
 801596c:	e008      	b.n	8015980 <pbuf_free+0x28>
      alloc_src = pbuf_get_allocsrc(p);
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 801596e:	6923      	ldr	r3, [r4, #16]
 8015970:	2b00      	cmp	r3, #0
 8015972:	d039      	beq.n	80159e8 <pbuf_free+0x90>
        pc->custom_free_function(p);
 8015974:	4620      	mov	r0, r4
 8015976:	4798      	blx	r3
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
        }
      }
      count++;
 8015978:	3501      	adds	r5, #1
  while (p != NULL) {
 801597a:	464c      	mov	r4, r9
      count++;
 801597c:	b2ed      	uxtb	r5, r5
  while (p != NULL) {
 801597e:	b1d4      	cbz	r4, 80159b6 <pbuf_free+0x5e>
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 8015980:	7ba3      	ldrb	r3, [r4, #14]
 8015982:	b1db      	cbz	r3, 80159bc <pbuf_free+0x64>
    ref = --(p->ref);
 8015984:	3b01      	subs	r3, #1
 8015986:	b2db      	uxtb	r3, r3
 8015988:	73a3      	strb	r3, [r4, #14]
    if (ref == 0) {
 801598a:	b9a3      	cbnz	r3, 80159b6 <pbuf_free+0x5e>
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 801598c:	7b63      	ldrb	r3, [r4, #13]
      q = p->next;
 801598e:	f8d4 9000 	ldr.w	r9, [r4]
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 8015992:	079b      	lsls	r3, r3, #30
 8015994:	d4eb      	bmi.n	801596e <pbuf_free+0x16>
      alloc_src = pbuf_get_allocsrc(p);
 8015996:	7b23      	ldrb	r3, [r4, #12]
 8015998:	f003 030f 	and.w	r3, r3, #15
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 801599c:	2b02      	cmp	r3, #2
 801599e:	d01e      	beq.n	80159de <pbuf_free+0x86>
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 80159a0:	2b01      	cmp	r3, #1
 80159a2:	d02a      	beq.n	80159fa <pbuf_free+0xa2>
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 80159a4:	b99b      	cbnz	r3, 80159ce <pbuf_free+0x76>
          mem_free(p);
 80159a6:	4620      	mov	r0, r4
      count++;
 80159a8:	3501      	adds	r5, #1
  while (p != NULL) {
 80159aa:	464c      	mov	r4, r9
          mem_free(p);
 80159ac:	f7ff f914 	bl	8014bd8 <mem_free>
      count++;
 80159b0:	b2ed      	uxtb	r5, r5
  while (p != NULL) {
 80159b2:	2c00      	cmp	r4, #0
 80159b4:	d1e4      	bne.n	8015980 <pbuf_free+0x28>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
}
 80159b6:	4628      	mov	r0, r5
 80159b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 80159bc:	463b      	mov	r3, r7
 80159be:	f240 22f1 	movw	r2, #753	; 0x2f1
 80159c2:	4641      	mov	r1, r8
 80159c4:	4630      	mov	r0, r6
 80159c6:	f00a f91f 	bl	801fc08 <iprintf>
 80159ca:	7ba3      	ldrb	r3, [r4, #14]
 80159cc:	e7da      	b.n	8015984 <pbuf_free+0x2c>
          LWIP_ASSERT("invalid pbuf type", 0);
 80159ce:	463b      	mov	r3, r7
 80159d0:	f240 320f 	movw	r2, #783	; 0x30f
 80159d4:	4913      	ldr	r1, [pc, #76]	; (8015a24 <pbuf_free+0xcc>)
 80159d6:	4630      	mov	r0, r6
 80159d8:	f00a f916 	bl	801fc08 <iprintf>
 80159dc:	e7cc      	b.n	8015978 <pbuf_free+0x20>
          memp_free(MEMP_PBUF_POOL, p);
 80159de:	4621      	mov	r1, r4
 80159e0:	200f      	movs	r0, #15
 80159e2:	f7ff fcdf 	bl	80153a4 <memp_free>
 80159e6:	e7c7      	b.n	8015978 <pbuf_free+0x20>
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 80159e8:	463b      	mov	r3, r7
 80159ea:	f240 22ff 	movw	r2, #767	; 0x2ff
 80159ee:	490e      	ldr	r1, [pc, #56]	; (8015a28 <pbuf_free+0xd0>)
 80159f0:	4630      	mov	r0, r6
 80159f2:	f00a f909 	bl	801fc08 <iprintf>
 80159f6:	6923      	ldr	r3, [r4, #16]
 80159f8:	e7bc      	b.n	8015974 <pbuf_free+0x1c>
          memp_free(MEMP_PBUF, p);
 80159fa:	4621      	mov	r1, r4
 80159fc:	200e      	movs	r0, #14
 80159fe:	f7ff fcd1 	bl	80153a4 <memp_free>
 8015a02:	e7b9      	b.n	8015978 <pbuf_free+0x20>
    return 0;
 8015a04:	4605      	mov	r5, r0
    LWIP_ASSERT("p != NULL", p != NULL);
 8015a06:	4b05      	ldr	r3, [pc, #20]	; (8015a1c <pbuf_free+0xc4>)
 8015a08:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 8015a0c:	4907      	ldr	r1, [pc, #28]	; (8015a2c <pbuf_free+0xd4>)
 8015a0e:	4804      	ldr	r0, [pc, #16]	; (8015a20 <pbuf_free+0xc8>)
 8015a10:	f00a f8fa 	bl	801fc08 <iprintf>
}
 8015a14:	4628      	mov	r0, r5
 8015a16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015a1a:	bf00      	nop
 8015a1c:	0803b9d8 	.word	0x0803b9d8
 8015a20:	08024d0c 	.word	0x08024d0c
 8015a24:	0803bbe4 	.word	0x0803bbe4
 8015a28:	0803bbc0 	.word	0x0803bbc0
 8015a2c:	0803d3b0 	.word	0x0803d3b0
 8015a30:	0803bba8 	.word	0x0803bba8

08015a34 <pbuf_alloc>:
  switch (type) {
 8015a34:	2a41      	cmp	r2, #65	; 0x41
{
 8015a36:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015a3a:	4688      	mov	r8, r1
  switch (type) {
 8015a3c:	d06a      	beq.n	8015b14 <pbuf_alloc+0xe0>
 8015a3e:	d95c      	bls.n	8015afa <pbuf_alloc+0xc6>
 8015a40:	f5b2 7fc1 	cmp.w	r2, #386	; 0x182
 8015a44:	fa1f f980 	uxth.w	r9, r0
 8015a48:	d027      	beq.n	8015a9a <pbuf_alloc+0x66>
 8015a4a:	f5b2 7f20 	cmp.w	r2, #640	; 0x280
 8015a4e:	d156      	bne.n	8015afe <pbuf_alloc+0xca>
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 8015a50:	f109 0303 	add.w	r3, r9, #3
 8015a54:	1cca      	adds	r2, r1, #3
 8015a56:	4605      	mov	r5, r0
 8015a58:	f022 0203 	bic.w	r2, r2, #3
 8015a5c:	f023 0303 	bic.w	r3, r3, #3
 8015a60:	4413      	add	r3, r2
 8015a62:	b29b      	uxth	r3, r3
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 8015a64:	f103 0010 	add.w	r0, r3, #16
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8015a68:	4293      	cmp	r3, r2
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 8015a6a:	b280      	uxth	r0, r0
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8015a6c:	d358      	bcc.n	8015b20 <pbuf_alloc+0xec>
 8015a6e:	4282      	cmp	r2, r0
 8015a70:	d856      	bhi.n	8015b20 <pbuf_alloc+0xec>
      p = (struct pbuf *)mem_malloc(alloc_len);
 8015a72:	f7ff fa81 	bl	8014f78 <mem_malloc>
      if (p == NULL) {
 8015a76:	4604      	mov	r4, r0
 8015a78:	b160      	cbz	r0, 8015a94 <pbuf_alloc+0x60>
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 8015a7a:	4405      	add	r5, r0
  p->next = NULL;
 8015a7c:	2200      	movs	r2, #0
  p->type_internal = (u8_t)type;
 8015a7e:	4b35      	ldr	r3, [pc, #212]	; (8015b54 <pbuf_alloc+0x120>)
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 8015a80:	3513      	adds	r5, #19
  p->tot_len = tot_len;
 8015a82:	f8a0 8008 	strh.w	r8, [r0, #8]
  p->len = len;
 8015a86:	f8a0 800a 	strh.w	r8, [r0, #10]
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 8015a8a:	f025 0503 	bic.w	r5, r5, #3
  p->next = NULL;
 8015a8e:	6002      	str	r2, [r0, #0]
  p->type_internal = (u8_t)type;
 8015a90:	60c3      	str	r3, [r0, #12]
  p->payload = payload;
 8015a92:	6045      	str	r5, [r0, #4]
}
 8015a94:	4620      	mov	r0, r4
 8015a96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      last = NULL;
 8015a9a:	2500      	movs	r5, #0
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 8015a9c:	4e2e      	ldr	r6, [pc, #184]	; (8015b58 <pbuf_alloc+0x124>)
  p->type_internal = (u8_t)type;
 8015a9e:	4f2f      	ldr	r7, [pc, #188]	; (8015b5c <pbuf_alloc+0x128>)
      p = NULL;
 8015aa0:	462c      	mov	r4, r5
 8015aa2:	e00a      	b.n	8015aba <pbuf_alloc+0x86>
          last->next = q;
 8015aa4:	6028      	str	r0, [r5, #0]
        rem_len = (u16_t)(rem_len - qlen);
 8015aa6:	eba8 0101 	sub.w	r1, r8, r1
 8015aaa:	4605      	mov	r5, r0
        offset = 0;
 8015aac:	f04f 0900 	mov.w	r9, #0
        rem_len = (u16_t)(rem_len - qlen);
 8015ab0:	fa1f f881 	uxth.w	r8, r1
      } while (rem_len > 0);
 8015ab4:	f1b8 0f00 	cmp.w	r8, #0
 8015ab8:	d0ec      	beq.n	8015a94 <pbuf_alloc+0x60>
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 8015aba:	22f3      	movs	r2, #243	; 0xf3
 8015abc:	4631      	mov	r1, r6
 8015abe:	200f      	movs	r0, #15
 8015ac0:	f7ff fc4c 	bl	801535c <memp_malloc_fn>
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 8015ac4:	f109 0303 	add.w	r3, r9, #3
  p->next = NULL;
 8015ac8:	2200      	movs	r2, #0
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 8015aca:	4481      	add	r9, r0
        if (q == NULL) {
 8015acc:	b360      	cbz	r0, 8015b28 <pbuf_alloc+0xf4>
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 8015ace:	f023 0103 	bic.w	r1, r3, #3
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 8015ad2:	f109 0913 	add.w	r9, r9, #19
  p->next = NULL;
 8015ad6:	6002      	str	r2, [r0, #0]
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 8015ad8:	f5c1 7114 	rsb	r1, r1, #592	; 0x250
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 8015adc:	f029 0303 	bic.w	r3, r9, #3
  p->tot_len = tot_len;
 8015ae0:	f8a0 8008 	strh.w	r8, [r0, #8]
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 8015ae4:	b289      	uxth	r1, r1
  p->type_internal = (u8_t)type;
 8015ae6:	60c7      	str	r7, [r0, #12]
  p->payload = payload;
 8015ae8:	6043      	str	r3, [r0, #4]
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 8015aea:	4541      	cmp	r1, r8
 8015aec:	bf28      	it	cs
 8015aee:	4641      	movcs	r1, r8
  p->len = len;
 8015af0:	8141      	strh	r1, [r0, #10]
        if (p == NULL) {
 8015af2:	2c00      	cmp	r4, #0
 8015af4:	d1d6      	bne.n	8015aa4 <pbuf_alloc+0x70>
 8015af6:	4604      	mov	r4, r0
 8015af8:	e7d5      	b.n	8015aa6 <pbuf_alloc+0x72>
  switch (type) {
 8015afa:	2a01      	cmp	r2, #1
 8015afc:	d00a      	beq.n	8015b14 <pbuf_alloc+0xe0>
      return NULL;
 8015afe:	2400      	movs	r4, #0
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 8015b00:	4b15      	ldr	r3, [pc, #84]	; (8015b58 <pbuf_alloc+0x124>)
 8015b02:	f240 1227 	movw	r2, #295	; 0x127
 8015b06:	4916      	ldr	r1, [pc, #88]	; (8015b60 <pbuf_alloc+0x12c>)
 8015b08:	4816      	ldr	r0, [pc, #88]	; (8015b64 <pbuf_alloc+0x130>)
 8015b0a:	f00a f87d 	bl	801fc08 <iprintf>
}
 8015b0e:	4620      	mov	r0, r4
 8015b10:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      p = pbuf_alloc_reference(NULL, length, type);
 8015b14:	4641      	mov	r1, r8
 8015b16:	2000      	movs	r0, #0
}
 8015b18:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
      p = pbuf_alloc_reference(NULL, length, type);
 8015b1c:	f7ff be98 	b.w	8015850 <pbuf_alloc_reference>
          return NULL;
 8015b20:	2400      	movs	r4, #0
}
 8015b22:	4620      	mov	r0, r4
 8015b24:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  queued = pbuf_free_ooseq_pending;
 8015b28:	4d0f      	ldr	r5, [pc, #60]	; (8015b68 <pbuf_alloc+0x134>)
  pbuf_free_ooseq_pending = 1;
 8015b2a:	2201      	movs	r2, #1
  queued = pbuf_free_ooseq_pending;
 8015b2c:	782b      	ldrb	r3, [r5, #0]
  pbuf_free_ooseq_pending = 1;
 8015b2e:	702a      	strb	r2, [r5, #0]
  if (!queued) {
 8015b30:	f003 06ff 	and.w	r6, r3, #255	; 0xff
 8015b34:	b133      	cbz	r3, 8015b44 <pbuf_alloc+0x110>
          if (p) {
 8015b36:	2c00      	cmp	r4, #0
 8015b38:	d0f2      	beq.n	8015b20 <pbuf_alloc+0xec>
            pbuf_free(p);
 8015b3a:	4620      	mov	r0, r4
          return NULL;
 8015b3c:	2400      	movs	r4, #0
            pbuf_free(p);
 8015b3e:	f7ff ff0b 	bl	8015958 <pbuf_free>
 8015b42:	e7a7      	b.n	8015a94 <pbuf_alloc+0x60>
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 8015b44:	4631      	mov	r1, r6
 8015b46:	4809      	ldr	r0, [pc, #36]	; (8015b6c <pbuf_alloc+0x138>)
 8015b48:	f7fc feb0 	bl	80128ac <tcpip_try_callback>
 8015b4c:	2800      	cmp	r0, #0
 8015b4e:	d0f2      	beq.n	8015b36 <pbuf_alloc+0x102>
 8015b50:	702e      	strb	r6, [r5, #0]
 8015b52:	e7f0      	b.n	8015b36 <pbuf_alloc+0x102>
 8015b54:	00010080 	.word	0x00010080
 8015b58:	0803b9d8 	.word	0x0803b9d8
 8015b5c:	00010082 	.word	0x00010082
 8015b60:	0803ba08 	.word	0x0803ba08
 8015b64:	08024d0c 	.word	0x08024d0c
 8015b68:	20035fa0 	.word	0x20035fa0
 8015b6c:	080157c1 	.word	0x080157c1

08015b70 <pbuf_realloc>:
{
 8015b70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015b74:	460d      	mov	r5, r1
  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 8015b76:	4604      	mov	r4, r0
 8015b78:	2800      	cmp	r0, #0
 8015b7a:	d043      	beq.n	8015c04 <pbuf_realloc+0x94>
  if (new_len >= p->tot_len) {
 8015b7c:	8926      	ldrh	r6, [r4, #8]
 8015b7e:	42ae      	cmp	r6, r5
 8015b80:	d928      	bls.n	8015bd4 <pbuf_realloc+0x64>
  shrink = (u16_t)(p->tot_len - new_len);
 8015b82:	1b76      	subs	r6, r6, r5
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8015b84:	f8df 9090 	ldr.w	r9, [pc, #144]	; 8015c18 <pbuf_realloc+0xa8>
 8015b88:	f8df 8098 	ldr.w	r8, [pc, #152]	; 8015c24 <pbuf_realloc+0xb4>
  shrink = (u16_t)(p->tot_len - new_len);
 8015b8c:	b2b6      	uxth	r6, r6
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8015b8e:	4f21      	ldr	r7, [pc, #132]	; (8015c14 <pbuf_realloc+0xa4>)
  while (rem_len > q->len) {
 8015b90:	8961      	ldrh	r1, [r4, #10]
 8015b92:	42a9      	cmp	r1, r5
 8015b94:	d211      	bcs.n	8015bba <pbuf_realloc+0x4a>
    q->tot_len = (u16_t)(q->tot_len - shrink);
 8015b96:	8923      	ldrh	r3, [r4, #8]
    rem_len = (u16_t)(rem_len - q->len);
 8015b98:	1a69      	subs	r1, r5, r1
    q->tot_len = (u16_t)(q->tot_len - shrink);
 8015b9a:	1b9b      	subs	r3, r3, r6
    rem_len = (u16_t)(rem_len - q->len);
 8015b9c:	b28d      	uxth	r5, r1
    q->tot_len = (u16_t)(q->tot_len - shrink);
 8015b9e:	8123      	strh	r3, [r4, #8]
    q = q->next;
 8015ba0:	6824      	ldr	r4, [r4, #0]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8015ba2:	2c00      	cmp	r4, #0
 8015ba4:	d1f4      	bne.n	8015b90 <pbuf_realloc+0x20>
 8015ba6:	4641      	mov	r1, r8
 8015ba8:	464b      	mov	r3, r9
 8015baa:	f240 12af 	movw	r2, #431	; 0x1af
 8015bae:	4638      	mov	r0, r7
 8015bb0:	f00a f82a 	bl	801fc08 <iprintf>
  while (rem_len > q->len) {
 8015bb4:	8961      	ldrh	r1, [r4, #10]
 8015bb6:	42a9      	cmp	r1, r5
 8015bb8:	d3ed      	bcc.n	8015b96 <pbuf_realloc+0x26>
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 8015bba:	7b23      	ldrb	r3, [r4, #12]
 8015bbc:	071a      	lsls	r2, r3, #28
 8015bbe:	d101      	bne.n	8015bc4 <pbuf_realloc+0x54>
 8015bc0:	42a9      	cmp	r1, r5
 8015bc2:	d109      	bne.n	8015bd8 <pbuf_realloc+0x68>
  if (q->next != NULL) {
 8015bc4:	6820      	ldr	r0, [r4, #0]
  q->len = rem_len;
 8015bc6:	8165      	strh	r5, [r4, #10]
  q->tot_len = q->len;
 8015bc8:	8125      	strh	r5, [r4, #8]
  if (q->next != NULL) {
 8015bca:	b108      	cbz	r0, 8015bd0 <pbuf_realloc+0x60>
    pbuf_free(q->next);
 8015bcc:	f7ff fec4 	bl	8015958 <pbuf_free>
  q->next = NULL;
 8015bd0:	2300      	movs	r3, #0
 8015bd2:	6023      	str	r3, [r4, #0]
}
 8015bd4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 8015bd8:	7b63      	ldrb	r3, [r4, #13]
 8015bda:	079b      	lsls	r3, r3, #30
 8015bdc:	d4f2      	bmi.n	8015bc4 <pbuf_realloc+0x54>
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 8015bde:	6863      	ldr	r3, [r4, #4]
 8015be0:	4620      	mov	r0, r4
 8015be2:	1b1c      	subs	r4, r3, r4
 8015be4:	1929      	adds	r1, r5, r4
 8015be6:	b289      	uxth	r1, r1
 8015be8:	f7ff f8dc 	bl	8014da4 <mem_trim>
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 8015bec:	4604      	mov	r4, r0
 8015bee:	2800      	cmp	r0, #0
 8015bf0:	d1e8      	bne.n	8015bc4 <pbuf_realloc+0x54>
 8015bf2:	4b09      	ldr	r3, [pc, #36]	; (8015c18 <pbuf_realloc+0xa8>)
 8015bf4:	f240 12bd 	movw	r2, #445	; 0x1bd
 8015bf8:	4908      	ldr	r1, [pc, #32]	; (8015c1c <pbuf_realloc+0xac>)
 8015bfa:	4806      	ldr	r0, [pc, #24]	; (8015c14 <pbuf_realloc+0xa4>)
 8015bfc:	f00a f804 	bl	801fc08 <iprintf>
  q->len = rem_len;
 8015c00:	8164      	strh	r4, [r4, #10]
 8015c02:	deff      	udf	#255	; 0xff
  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 8015c04:	4b04      	ldr	r3, [pc, #16]	; (8015c18 <pbuf_realloc+0xa8>)
 8015c06:	f44f 72cc 	mov.w	r2, #408	; 0x198
 8015c0a:	4905      	ldr	r1, [pc, #20]	; (8015c20 <pbuf_realloc+0xb0>)
 8015c0c:	4801      	ldr	r0, [pc, #4]	; (8015c14 <pbuf_realloc+0xa4>)
 8015c0e:	f009 fffb 	bl	801fc08 <iprintf>
 8015c12:	e7b3      	b.n	8015b7c <pbuf_realloc+0xc>
 8015c14:	08024d0c 	.word	0x08024d0c
 8015c18:	0803b9d8 	.word	0x0803b9d8
 8015c1c:	0803bc28 	.word	0x0803bc28
 8015c20:	0803bbf8 	.word	0x0803bbf8
 8015c24:	0803bc10 	.word	0x0803bc10

08015c28 <pbuf_clen>:
pbuf_clen(const struct pbuf *p)
{
  u16_t len;

  len = 0;
  while (p != NULL) {
 8015c28:	b138      	cbz	r0, 8015c3a <pbuf_clen+0x12>
  len = 0;
 8015c2a:	2300      	movs	r3, #0
    ++len;
 8015c2c:	3301      	adds	r3, #1
    p = p->next;
 8015c2e:	6800      	ldr	r0, [r0, #0]
    ++len;
 8015c30:	b29b      	uxth	r3, r3
  while (p != NULL) {
 8015c32:	2800      	cmp	r0, #0
 8015c34:	d1fa      	bne.n	8015c2c <pbuf_clen+0x4>
  }
  return len;
}
 8015c36:	4618      	mov	r0, r3
 8015c38:	4770      	bx	lr
  len = 0;
 8015c3a:	4603      	mov	r3, r0
}
 8015c3c:	4618      	mov	r0, r3
 8015c3e:	4770      	bx	lr

08015c40 <pbuf_ref>:
 */
void
pbuf_ref(struct pbuf *p)
{
  /* pbuf given? */
  if (p != NULL) {
 8015c40:	b120      	cbz	r0, 8015c4c <pbuf_ref+0xc>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 8015c42:	7b83      	ldrb	r3, [r0, #14]
 8015c44:	3301      	adds	r3, #1
 8015c46:	b2db      	uxtb	r3, r3
 8015c48:	7383      	strb	r3, [r0, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8015c4a:	b103      	cbz	r3, 8015c4e <pbuf_ref+0xe>
  }
}
 8015c4c:	4770      	bx	lr
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8015c4e:	4b03      	ldr	r3, [pc, #12]	; (8015c5c <pbuf_ref+0x1c>)
 8015c50:	f240 3242 	movw	r2, #834	; 0x342
 8015c54:	4902      	ldr	r1, [pc, #8]	; (8015c60 <pbuf_ref+0x20>)
 8015c56:	4803      	ldr	r0, [pc, #12]	; (8015c64 <pbuf_ref+0x24>)
 8015c58:	f009 bfd6 	b.w	801fc08 <iprintf>
 8015c5c:	0803b9d8 	.word	0x0803b9d8
 8015c60:	0803bc44 	.word	0x0803bc44
 8015c64:	08024d0c 	.word	0x08024d0c

08015c68 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8015c68:	b570      	push	{r4, r5, r6, lr}
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 8015c6a:	b338      	cbz	r0, 8015cbc <pbuf_cat+0x54>
 8015c6c:	460d      	mov	r5, r1
 8015c6e:	b329      	cbz	r1, 8015cbc <pbuf_cat+0x54>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 8015c70:	6804      	ldr	r4, [r0, #0]
 8015c72:	b90c      	cbnz	r4, 8015c78 <pbuf_cat+0x10>
 8015c74:	e02b      	b.n	8015cce <pbuf_cat+0x66>
 8015c76:	4614      	mov	r4, r2
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8015c78:	8903      	ldrh	r3, [r0, #8]
 8015c7a:	8929      	ldrh	r1, [r5, #8]
  for (p = h; p->next != NULL; p = p->next) {
 8015c7c:	6822      	ldr	r2, [r4, #0]
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8015c7e:	440b      	add	r3, r1
 8015c80:	8103      	strh	r3, [r0, #8]
 8015c82:	4620      	mov	r0, r4
  for (p = h; p->next != NULL; p = p->next) {
 8015c84:	2a00      	cmp	r2, #0
 8015c86:	d1f6      	bne.n	8015c76 <pbuf_cat+0xe>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 8015c88:	8963      	ldrh	r3, [r4, #10]
 8015c8a:	8922      	ldrh	r2, [r4, #8]
 8015c8c:	429a      	cmp	r2, r3
 8015c8e:	d010      	beq.n	8015cb2 <pbuf_cat+0x4a>
 8015c90:	4b12      	ldr	r3, [pc, #72]	; (8015cdc <pbuf_cat+0x74>)
 8015c92:	f240 3262 	movw	r2, #866	; 0x362
 8015c96:	4912      	ldr	r1, [pc, #72]	; (8015ce0 <pbuf_cat+0x78>)
 8015c98:	4812      	ldr	r0, [pc, #72]	; (8015ce4 <pbuf_cat+0x7c>)
 8015c9a:	f009 ffb5 	bl	801fc08 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 8015c9e:	6823      	ldr	r3, [r4, #0]
 8015ca0:	b133      	cbz	r3, 8015cb0 <pbuf_cat+0x48>
 8015ca2:	4b0e      	ldr	r3, [pc, #56]	; (8015cdc <pbuf_cat+0x74>)
 8015ca4:	f240 3263 	movw	r2, #867	; 0x363
 8015ca8:	490f      	ldr	r1, [pc, #60]	; (8015ce8 <pbuf_cat+0x80>)
 8015caa:	480e      	ldr	r0, [pc, #56]	; (8015ce4 <pbuf_cat+0x7c>)
 8015cac:	f009 ffac 	bl	801fc08 <iprintf>
 8015cb0:	8923      	ldrh	r3, [r4, #8]
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8015cb2:	892a      	ldrh	r2, [r5, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 8015cb4:	6025      	str	r5, [r4, #0]
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8015cb6:	4413      	add	r3, r2
 8015cb8:	8123      	strh	r3, [r4, #8]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 8015cba:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 8015cbc:	4b07      	ldr	r3, [pc, #28]	; (8015cdc <pbuf_cat+0x74>)
 8015cbe:	f240 325a 	movw	r2, #858	; 0x35a
 8015cc2:	490a      	ldr	r1, [pc, #40]	; (8015cec <pbuf_cat+0x84>)
 8015cc4:	4807      	ldr	r0, [pc, #28]	; (8015ce4 <pbuf_cat+0x7c>)
}
 8015cc6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 8015cca:	f009 bf9d 	b.w	801fc08 <iprintf>
  for (p = h; p->next != NULL; p = p->next) {
 8015cce:	4604      	mov	r4, r0
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 8015cd0:	8963      	ldrh	r3, [r4, #10]
 8015cd2:	8922      	ldrh	r2, [r4, #8]
 8015cd4:	429a      	cmp	r2, r3
 8015cd6:	d1db      	bne.n	8015c90 <pbuf_cat+0x28>
 8015cd8:	e7eb      	b.n	8015cb2 <pbuf_cat+0x4a>
 8015cda:	bf00      	nop
 8015cdc:	0803b9d8 	.word	0x0803b9d8
 8015ce0:	0803ba70 	.word	0x0803ba70
 8015ce4:	08024d0c 	.word	0x08024d0c
 8015ce8:	0803baa0 	.word	0x0803baa0
 8015cec:	0803ba38 	.word	0x0803ba38

08015cf0 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 8015cf0:	b510      	push	{r4, lr}
 8015cf2:	460c      	mov	r4, r1
  pbuf_cat(h, t);
 8015cf4:	f7ff ffb8 	bl	8015c68 <pbuf_cat>
  if (p != NULL) {
 8015cf8:	b124      	cbz	r4, 8015d04 <pbuf_chain+0x14>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 8015cfa:	7ba3      	ldrb	r3, [r4, #14]
 8015cfc:	3301      	adds	r3, #1
 8015cfe:	b2db      	uxtb	r3, r3
 8015d00:	73a3      	strb	r3, [r4, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8015d02:	b103      	cbz	r3, 8015d06 <pbuf_chain+0x16>
  /* t is now referenced by h */
  pbuf_ref(t);
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 8015d04:	bd10      	pop	{r4, pc}
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8015d06:	4b04      	ldr	r3, [pc, #16]	; (8015d18 <pbuf_chain+0x28>)
 8015d08:	f240 3242 	movw	r2, #834	; 0x342
 8015d0c:	4903      	ldr	r1, [pc, #12]	; (8015d1c <pbuf_chain+0x2c>)
 8015d0e:	4804      	ldr	r0, [pc, #16]	; (8015d20 <pbuf_chain+0x30>)
}
 8015d10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8015d14:	f009 bf78 	b.w	801fc08 <iprintf>
 8015d18:	0803b9d8 	.word	0x0803b9d8
 8015d1c:	0803bc44 	.word	0x0803bc44
 8015d20:	08024d0c 	.word	0x08024d0c

08015d24 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 8015d24:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 8015d28:	2800      	cmp	r0, #0
 8015d2a:	f000 808c 	beq.w	8015e46 <pbuf_copy+0x122>
 8015d2e:	fab1 f681 	clz	r6, r1
 8015d32:	460f      	mov	r7, r1
 8015d34:	0976      	lsrs	r6, r6, #5
 8015d36:	2e00      	cmp	r6, #0
 8015d38:	f040 8085 	bne.w	8015e46 <pbuf_copy+0x122>
 8015d3c:	8902      	ldrh	r2, [r0, #8]
 8015d3e:	4605      	mov	r5, r0
 8015d40:	890b      	ldrh	r3, [r1, #8]
 8015d42:	429a      	cmp	r2, r3
 8015d44:	d37f      	bcc.n	8015e46 <pbuf_copy+0x122>
 8015d46:	8943      	ldrh	r3, [r0, #10]
  size_t offset_to = 0, offset_from = 0, len;
 8015d48:	46b0      	mov	r8, r6
 8015d4a:	894c      	ldrh	r4, [r1, #10]
      len = p_to->len - offset_to;
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
    offset_to += len;
    offset_from += len;
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8015d4c:	f8df a10c 	ldr.w	sl, [pc, #268]	; 8015e5c <pbuf_copy+0x138>
 8015d50:	f8df b120 	ldr.w	fp, [pc, #288]	; 8015e74 <pbuf_copy+0x150>
 8015d54:	f8df 910c 	ldr.w	r9, [pc, #268]	; 8015e64 <pbuf_copy+0x140>
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 8015d58:	eba3 0308 	sub.w	r3, r3, r8
 8015d5c:	1ba4      	subs	r4, r4, r6
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 8015d5e:	6868      	ldr	r0, [r5, #4]
 8015d60:	429c      	cmp	r4, r3
 8015d62:	6879      	ldr	r1, [r7, #4]
 8015d64:	4440      	add	r0, r8
 8015d66:	bf28      	it	cs
 8015d68:	461c      	movcs	r4, r3
 8015d6a:	4431      	add	r1, r6
 8015d6c:	4622      	mov	r2, r4
    offset_to += len;
 8015d6e:	44a0      	add	r8, r4
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 8015d70:	f008 ffa5 	bl	801ecbe <memcpy>
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8015d74:	896b      	ldrh	r3, [r5, #10]
    offset_from += len;
 8015d76:	4426      	add	r6, r4
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8015d78:	4598      	cmp	r8, r3
 8015d7a:	d83d      	bhi.n	8015df8 <pbuf_copy+0xd4>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8015d7c:	897b      	ldrh	r3, [r7, #10]
 8015d7e:	429e      	cmp	r6, r3
 8015d80:	d831      	bhi.n	8015de6 <pbuf_copy+0xc2>
    if (offset_from >= p_from->len) {
 8015d82:	429e      	cmp	r6, r3
 8015d84:	d301      	bcc.n	8015d8a <pbuf_copy+0x66>
      /* on to next p_from (if any) */
      offset_from = 0;
      p_from = p_from->next;
 8015d86:	683f      	ldr	r7, [r7, #0]
      offset_from = 0;
 8015d88:	2600      	movs	r6, #0
    }
    if (offset_to == p_to->len) {
 8015d8a:	896b      	ldrh	r3, [r5, #10]
 8015d8c:	4598      	cmp	r8, r3
 8015d8e:	d011      	beq.n	8015db4 <pbuf_copy+0x90>
      offset_to = 0;
      p_to = p_to->next;
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8015d90:	2f00      	cmp	r7, #0
 8015d92:	d03b      	beq.n	8015e0c <pbuf_copy+0xe8>
 8015d94:	897c      	ldrh	r4, [r7, #10]
 8015d96:	893b      	ldrh	r3, [r7, #8]
 8015d98:	429c      	cmp	r4, r3
 8015d9a:	d016      	beq.n	8015dca <pbuf_copy+0xa6>
 8015d9c:	896b      	ldrh	r3, [r5, #10]
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8015d9e:	892a      	ldrh	r2, [r5, #8]
 8015da0:	429a      	cmp	r2, r3
 8015da2:	d1d9      	bne.n	8015d58 <pbuf_copy+0x34>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8015da4:	682a      	ldr	r2, [r5, #0]
 8015da6:	2a00      	cmp	r2, #0
 8015da8:	d137      	bne.n	8015e1a <pbuf_copy+0xf6>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8015daa:	2f00      	cmp	r7, #0
 8015dac:	d1d4      	bne.n	8015d58 <pbuf_copy+0x34>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 8015dae:	2000      	movs	r0, #0
}
 8015db0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      p_to = p_to->next;
 8015db4:	682d      	ldr	r5, [r5, #0]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 8015db6:	b90d      	cbnz	r5, 8015dbc <pbuf_copy+0x98>
 8015db8:	2f00      	cmp	r7, #0
 8015dba:	d139      	bne.n	8015e30 <pbuf_copy+0x10c>
    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8015dbc:	b327      	cbz	r7, 8015e08 <pbuf_copy+0xe4>
 8015dbe:	897c      	ldrh	r4, [r7, #10]
      offset_to = 0;
 8015dc0:	f04f 0800 	mov.w	r8, #0
    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8015dc4:	893b      	ldrh	r3, [r7, #8]
 8015dc6:	429c      	cmp	r4, r3
 8015dc8:	d1e8      	bne.n	8015d9c <pbuf_copy+0x78>
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8015dca:	683b      	ldr	r3, [r7, #0]
 8015dcc:	2b00      	cmp	r3, #0
 8015dce:	d0e5      	beq.n	8015d9c <pbuf_copy+0x78>
 8015dd0:	4b22      	ldr	r3, [pc, #136]	; (8015e5c <pbuf_copy+0x138>)
 8015dd2:	f240 32ea 	movw	r2, #1002	; 0x3ea
 8015dd6:	4922      	ldr	r1, [pc, #136]	; (8015e60 <pbuf_copy+0x13c>)
 8015dd8:	4822      	ldr	r0, [pc, #136]	; (8015e64 <pbuf_copy+0x140>)
 8015dda:	f009 ff15 	bl	801fc08 <iprintf>
 8015dde:	f06f 0005 	mvn.w	r0, #5
}
 8015de2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8015de6:	4653      	mov	r3, sl
 8015de8:	f240 32da 	movw	r2, #986	; 0x3da
 8015dec:	491e      	ldr	r1, [pc, #120]	; (8015e68 <pbuf_copy+0x144>)
 8015dee:	4648      	mov	r0, r9
 8015df0:	f009 ff0a 	bl	801fc08 <iprintf>
 8015df4:	897b      	ldrh	r3, [r7, #10]
 8015df6:	e7c4      	b.n	8015d82 <pbuf_copy+0x5e>
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8015df8:	4653      	mov	r3, sl
 8015dfa:	f240 32d9 	movw	r2, #985	; 0x3d9
 8015dfe:	4659      	mov	r1, fp
 8015e00:	4648      	mov	r0, r9
 8015e02:	f009 ff01 	bl	801fc08 <iprintf>
 8015e06:	e7b9      	b.n	8015d7c <pbuf_copy+0x58>
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8015e08:	2d00      	cmp	r5, #0
 8015e0a:	d0d0      	beq.n	8015dae <pbuf_copy+0x8a>
 8015e0c:	892a      	ldrh	r2, [r5, #8]
 8015e0e:	896b      	ldrh	r3, [r5, #10]
 8015e10:	429a      	cmp	r2, r3
 8015e12:	d1cc      	bne.n	8015dae <pbuf_copy+0x8a>
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8015e14:	6828      	ldr	r0, [r5, #0]
 8015e16:	2800      	cmp	r0, #0
 8015e18:	d0ca      	beq.n	8015db0 <pbuf_copy+0x8c>
 8015e1a:	4b10      	ldr	r3, [pc, #64]	; (8015e5c <pbuf_copy+0x138>)
 8015e1c:	f240 32ef 	movw	r2, #1007	; 0x3ef
 8015e20:	490f      	ldr	r1, [pc, #60]	; (8015e60 <pbuf_copy+0x13c>)
 8015e22:	4810      	ldr	r0, [pc, #64]	; (8015e64 <pbuf_copy+0x140>)
 8015e24:	f009 fef0 	bl	801fc08 <iprintf>
 8015e28:	f06f 0005 	mvn.w	r0, #5
}
 8015e2c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 8015e30:	4b0a      	ldr	r3, [pc, #40]	; (8015e5c <pbuf_copy+0x138>)
 8015e32:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 8015e36:	490d      	ldr	r1, [pc, #52]	; (8015e6c <pbuf_copy+0x148>)
 8015e38:	480a      	ldr	r0, [pc, #40]	; (8015e64 <pbuf_copy+0x140>)
 8015e3a:	f009 fee5 	bl	801fc08 <iprintf>
 8015e3e:	f06f 000f 	mvn.w	r0, #15
}
 8015e42:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 8015e46:	4b05      	ldr	r3, [pc, #20]	; (8015e5c <pbuf_copy+0x138>)
 8015e48:	f240 32ca 	movw	r2, #970	; 0x3ca
 8015e4c:	4908      	ldr	r1, [pc, #32]	; (8015e70 <pbuf_copy+0x14c>)
 8015e4e:	4805      	ldr	r0, [pc, #20]	; (8015e64 <pbuf_copy+0x140>)
 8015e50:	f009 feda 	bl	801fc08 <iprintf>
 8015e54:	f06f 000f 	mvn.w	r0, #15
 8015e58:	e7aa      	b.n	8015db0 <pbuf_copy+0x8c>
 8015e5a:	bf00      	nop
 8015e5c:	0803b9d8 	.word	0x0803b9d8
 8015e60:	0803bb38 	.word	0x0803bb38
 8015e64:	08024d0c 	.word	0x08024d0c
 8015e68:	0803bb0c 	.word	0x0803bb0c
 8015e6c:	0803bb28 	.word	0x0803bb28
 8015e70:	0803bac4 	.word	0x0803bac4
 8015e74:	0803baf4 	.word	0x0803baf4

08015e78 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 8015e78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  const struct pbuf *p;
  u16_t left = 0;
  u16_t buf_copy_len;
  u16_t copied_total = 0;

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 8015e7c:	4605      	mov	r5, r0
 8015e7e:	b368      	cbz	r0, 8015edc <pbuf_copy_partial+0x64>
 8015e80:	460f      	mov	r7, r1
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 8015e82:	2900      	cmp	r1, #0
 8015e84:	d035      	beq.n	8015ef2 <pbuf_copy_partial+0x7a>
 8015e86:	4690      	mov	r8, r2

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8015e88:	2a00      	cmp	r2, #0
 8015e8a:	d03d      	beq.n	8015f08 <pbuf_copy_partial+0x90>
  u16_t left = 0;
 8015e8c:	2600      	movs	r6, #0
 8015e8e:	e009      	b.n	8015ea4 <pbuf_copy_partial+0x2c>
    if ((offset != 0) && (offset >= p->len)) {
 8015e90:	429a      	cmp	r2, r3
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 8015e92:	eba3 0102 	sub.w	r1, r3, r2
    if ((offset != 0) && (offset >= p->len)) {
 8015e96:	d809      	bhi.n	8015eac <pbuf_copy_partial+0x34>
      offset = (u16_t)(offset - p->len);
 8015e98:	b28b      	uxth	r3, r1
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8015e9a:	682d      	ldr	r5, [r5, #0]
 8015e9c:	f1b8 0f00 	cmp.w	r8, #0
 8015ea0:	d019      	beq.n	8015ed6 <pbuf_copy_partial+0x5e>
 8015ea2:	b1c5      	cbz	r5, 8015ed6 <pbuf_copy_partial+0x5e>
      buf_copy_len = (u16_t)(p->len - offset);
      if (buf_copy_len > len) {
        buf_copy_len = len;
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8015ea4:	19b8      	adds	r0, r7, r6
 8015ea6:	896a      	ldrh	r2, [r5, #10]
    if ((offset != 0) && (offset >= p->len)) {
 8015ea8:	2b00      	cmp	r3, #0
 8015eaa:	d1f1      	bne.n	8015e90 <pbuf_copy_partial+0x18>
      buf_copy_len = (u16_t)(p->len - offset);
 8015eac:	1ad4      	subs	r4, r2, r3
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8015eae:	6869      	ldr	r1, [r5, #4]
      buf_copy_len = (u16_t)(p->len - offset);
 8015eb0:	b2a4      	uxth	r4, r4
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8015eb2:	4419      	add	r1, r3
 8015eb4:	4544      	cmp	r4, r8
 8015eb6:	bf28      	it	cs
 8015eb8:	4644      	movcs	r4, r8
 8015eba:	4622      	mov	r2, r4
      copied_total = (u16_t)(copied_total + buf_copy_len);
 8015ebc:	4426      	add	r6, r4
      left = (u16_t)(left + buf_copy_len);
      len = (u16_t)(len - buf_copy_len);
 8015ebe:	eba8 0404 	sub.w	r4, r8, r4
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8015ec2:	f008 fefc 	bl	801ecbe <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 8015ec6:	b2b6      	uxth	r6, r6
      offset = 0;
 8015ec8:	2300      	movs	r3, #0
      len = (u16_t)(len - buf_copy_len);
 8015eca:	fa1f f884 	uxth.w	r8, r4
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8015ece:	682d      	ldr	r5, [r5, #0]
 8015ed0:	f1b8 0f00 	cmp.w	r8, #0
 8015ed4:	d1e5      	bne.n	8015ea2 <pbuf_copy_partial+0x2a>
    }
  }
  return copied_total;
}
 8015ed6:	4630      	mov	r0, r6
 8015ed8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 8015edc:	4606      	mov	r6, r0
 8015ede:	4b0c      	ldr	r3, [pc, #48]	; (8015f10 <pbuf_copy_partial+0x98>)
 8015ee0:	f240 420a 	movw	r2, #1034	; 0x40a
 8015ee4:	490b      	ldr	r1, [pc, #44]	; (8015f14 <pbuf_copy_partial+0x9c>)
 8015ee6:	480c      	ldr	r0, [pc, #48]	; (8015f18 <pbuf_copy_partial+0xa0>)
 8015ee8:	f009 fe8e 	bl	801fc08 <iprintf>
}
 8015eec:	4630      	mov	r0, r6
 8015eee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 8015ef2:	463e      	mov	r6, r7
 8015ef4:	4b06      	ldr	r3, [pc, #24]	; (8015f10 <pbuf_copy_partial+0x98>)
 8015ef6:	f240 420b 	movw	r2, #1035	; 0x40b
 8015efa:	4908      	ldr	r1, [pc, #32]	; (8015f1c <pbuf_copy_partial+0xa4>)
 8015efc:	4806      	ldr	r0, [pc, #24]	; (8015f18 <pbuf_copy_partial+0xa0>)
 8015efe:	f009 fe83 	bl	801fc08 <iprintf>
}
 8015f02:	4630      	mov	r0, r6
 8015f04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  u16_t left = 0;
 8015f08:	4616      	mov	r6, r2
}
 8015f0a:	4630      	mov	r0, r6
 8015f0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015f10:	0803b9d8 	.word	0x0803b9d8
 8015f14:	0803bb64 	.word	0x0803bb64
 8015f18:	08024d0c 	.word	0x08024d0c
 8015f1c:	0803bb84 	.word	0x0803bb84

08015f20 <pbuf_take>:
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take(struct pbuf *buf, const void *dataptr, u16_t len)
{
 8015f20:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  struct pbuf *p;
  size_t buf_copy_len;
  size_t total_copy_len = len;
  size_t copied_total = 0;

  LWIP_ERROR("pbuf_take: invalid buf", (buf != NULL), return ERR_ARG;);
 8015f24:	2800      	cmp	r0, #0
 8015f26:	d04a      	beq.n	8015fbe <pbuf_take+0x9e>
 8015f28:	460f      	mov	r7, r1
  LWIP_ERROR("pbuf_take: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 8015f2a:	2900      	cmp	r1, #0
 8015f2c:	d03d      	beq.n	8015faa <pbuf_take+0x8a>
  LWIP_ERROR("pbuf_take: buf not large enough", (buf->tot_len >= len), return ERR_MEM;);
 8015f2e:	8903      	ldrh	r3, [r0, #8]
 8015f30:	4690      	mov	r8, r2
 8015f32:	4604      	mov	r4, r0
 8015f34:	4293      	cmp	r3, r2
 8015f36:	d32e      	bcc.n	8015f96 <pbuf_take+0x76>
  if ((buf == NULL) || (dataptr == NULL) || (buf->tot_len < len)) {
    return ERR_ARG;
  }

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; total_copy_len != 0; p = p->next) {
 8015f38:	b352      	cbz	r2, 8015f90 <pbuf_take+0x70>
 8015f3a:	4615      	mov	r5, r2
  size_t copied_total = 0;
 8015f3c:	2600      	movs	r6, #0
    LWIP_ASSERT("pbuf_take: invalid pbuf", p != NULL);
 8015f3e:	f8df b098 	ldr.w	fp, [pc, #152]	; 8015fd8 <pbuf_take+0xb8>
 8015f42:	f8df a0a8 	ldr.w	sl, [pc, #168]	; 8015fec <pbuf_take+0xcc>
    buf_copy_len = total_copy_len;
    if (buf_copy_len > p->len) {
 8015f46:	8963      	ldrh	r3, [r4, #10]
      /* this pbuf cannot hold all remaining data */
      buf_copy_len = p->len;
    }
    /* copy the necessary parts of the buffer */
    MEMCPY(p->payload, &((const char *)dataptr)[copied_total], buf_copy_len);
 8015f48:	19b9      	adds	r1, r7, r6
 8015f4a:	6860      	ldr	r0, [r4, #4]
 8015f4c:	42ab      	cmp	r3, r5
 8015f4e:	bf28      	it	cs
 8015f50:	462b      	movcs	r3, r5
 8015f52:	4699      	mov	r9, r3
 8015f54:	461a      	mov	r2, r3
    total_copy_len -= buf_copy_len;
    copied_total += buf_copy_len;
 8015f56:	441e      	add	r6, r3
    MEMCPY(p->payload, &((const char *)dataptr)[copied_total], buf_copy_len);
 8015f58:	f008 feb1 	bl	801ecbe <memcpy>
  for (p = buf; total_copy_len != 0; p = p->next) {
 8015f5c:	ebb5 0509 	subs.w	r5, r5, r9
 8015f60:	6824      	ldr	r4, [r4, #0]
 8015f62:	d009      	beq.n	8015f78 <pbuf_take+0x58>
    LWIP_ASSERT("pbuf_take: invalid pbuf", p != NULL);
 8015f64:	2c00      	cmp	r4, #0
 8015f66:	d1ee      	bne.n	8015f46 <pbuf_take+0x26>
 8015f68:	465b      	mov	r3, fp
 8015f6a:	f240 42bd 	movw	r2, #1213	; 0x4bd
 8015f6e:	4651      	mov	r1, sl
 8015f70:	4818      	ldr	r0, [pc, #96]	; (8015fd4 <pbuf_take+0xb4>)
 8015f72:	f009 fe49 	bl	801fc08 <iprintf>
 8015f76:	e7e6      	b.n	8015f46 <pbuf_take+0x26>
  }
  LWIP_ASSERT("did not copy all data", total_copy_len == 0 && copied_total == len);
 8015f78:	45b0      	cmp	r8, r6
 8015f7a:	d009      	beq.n	8015f90 <pbuf_take+0x70>
 8015f7c:	4b16      	ldr	r3, [pc, #88]	; (8015fd8 <pbuf_take+0xb8>)
 8015f7e:	f44f 6299 	mov.w	r2, #1224	; 0x4c8
 8015f82:	4916      	ldr	r1, [pc, #88]	; (8015fdc <pbuf_take+0xbc>)
 8015f84:	4813      	ldr	r0, [pc, #76]	; (8015fd4 <pbuf_take+0xb4>)
 8015f86:	f009 fe3f 	bl	801fc08 <iprintf>
  return ERR_OK;
 8015f8a:	4628      	mov	r0, r5
}
 8015f8c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  return ERR_OK;
 8015f90:	2000      	movs	r0, #0
}
 8015f92:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ERROR("pbuf_take: buf not large enough", (buf->tot_len >= len), return ERR_MEM;);
 8015f96:	4b10      	ldr	r3, [pc, #64]	; (8015fd8 <pbuf_take+0xb8>)
 8015f98:	f240 42b5 	movw	r2, #1205	; 0x4b5
 8015f9c:	4910      	ldr	r1, [pc, #64]	; (8015fe0 <pbuf_take+0xc0>)
 8015f9e:	480d      	ldr	r0, [pc, #52]	; (8015fd4 <pbuf_take+0xb4>)
 8015fa0:	f009 fe32 	bl	801fc08 <iprintf>
 8015fa4:	f04f 30ff 	mov.w	r0, #4294967295
 8015fa8:	e7f0      	b.n	8015f8c <pbuf_take+0x6c>
  LWIP_ERROR("pbuf_take: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 8015faa:	4b0b      	ldr	r3, [pc, #44]	; (8015fd8 <pbuf_take+0xb8>)
 8015fac:	f240 42b4 	movw	r2, #1204	; 0x4b4
 8015fb0:	490c      	ldr	r1, [pc, #48]	; (8015fe4 <pbuf_take+0xc4>)
 8015fb2:	4808      	ldr	r0, [pc, #32]	; (8015fd4 <pbuf_take+0xb4>)
 8015fb4:	f009 fe28 	bl	801fc08 <iprintf>
 8015fb8:	f06f 000f 	mvn.w	r0, #15
 8015fbc:	e7e6      	b.n	8015f8c <pbuf_take+0x6c>
  LWIP_ERROR("pbuf_take: invalid buf", (buf != NULL), return ERR_ARG;);
 8015fbe:	4b06      	ldr	r3, [pc, #24]	; (8015fd8 <pbuf_take+0xb8>)
 8015fc0:	f240 42b3 	movw	r2, #1203	; 0x4b3
 8015fc4:	4908      	ldr	r1, [pc, #32]	; (8015fe8 <pbuf_take+0xc8>)
 8015fc6:	4803      	ldr	r0, [pc, #12]	; (8015fd4 <pbuf_take+0xb4>)
 8015fc8:	f009 fe1e 	bl	801fc08 <iprintf>
 8015fcc:	f06f 000f 	mvn.w	r0, #15
 8015fd0:	e7dc      	b.n	8015f8c <pbuf_take+0x6c>
 8015fd2:	bf00      	nop
 8015fd4:	08024d0c 	.word	0x08024d0c
 8015fd8:	0803b9d8 	.word	0x0803b9d8
 8015fdc:	0803bce4 	.word	0x0803bce4
 8015fe0:	0803bcac 	.word	0x0803bcac
 8015fe4:	0803bc90 	.word	0x0803bc90
 8015fe8:	0803bc78 	.word	0x0803bc78
 8015fec:	0803bccc 	.word	0x0803bccc

08015ff0 <pbuf_take_at>:
  while ((q != NULL) && (q->len <= offset_left)) {
 8015ff0:	b380      	cbz	r0, 8016054 <pbuf_take_at+0x64>
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take_at(struct pbuf *buf, const void *dataptr, u16_t len, u16_t offset)
{
 8015ff2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015ff4:	4604      	mov	r4, r0
  while ((q != NULL) && (q->len <= offset_left)) {
 8015ff6:	8940      	ldrh	r0, [r0, #10]
 8015ff8:	460e      	mov	r6, r1
 8015ffa:	4615      	mov	r5, r2
 8015ffc:	4283      	cmp	r3, r0
 8015ffe:	d203      	bcs.n	8016008 <pbuf_take_at+0x18>
 8016000:	e00a      	b.n	8016018 <pbuf_take_at+0x28>
 8016002:	8960      	ldrh	r0, [r4, #10]
 8016004:	4298      	cmp	r0, r3
 8016006:	d807      	bhi.n	8016018 <pbuf_take_at+0x28>
    offset_left = (u16_t)(offset_left - q->len);
 8016008:	1a1b      	subs	r3, r3, r0
    q = q->next;
 801600a:	6824      	ldr	r4, [r4, #0]
    offset_left = (u16_t)(offset_left - q->len);
 801600c:	b29b      	uxth	r3, r3
  while ((q != NULL) && (q->len <= offset_left)) {
 801600e:	2c00      	cmp	r4, #0
 8016010:	d1f7      	bne.n	8016002 <pbuf_take_at+0x12>
    if (remaining_len > 0) {
      return pbuf_take(q->next, src_ptr, remaining_len);
    }
    return ERR_OK;
  }
  return ERR_MEM;
 8016012:	f04f 30ff 	mov.w	r0, #4294967295
}
 8016016:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if ((q != NULL) && (q->tot_len >= target_offset + len)) {
 8016018:	8921      	ldrh	r1, [r4, #8]
 801601a:	195a      	adds	r2, r3, r5
 801601c:	4291      	cmp	r1, r2
 801601e:	dbf8      	blt.n	8016012 <pbuf_take_at+0x22>
    first_copy_len = (u16_t)LWIP_MIN(q->len - target_offset, len);
 8016020:	8962      	ldrh	r2, [r4, #10]
 8016022:	6860      	ldr	r0, [r4, #4]
 8016024:	1ad2      	subs	r2, r2, r3
 8016026:	4418      	add	r0, r3
 8016028:	42aa      	cmp	r2, r5
 801602a:	da0d      	bge.n	8016048 <pbuf_take_at+0x58>
 801602c:	b297      	uxth	r7, r2
    MEMCPY(((u8_t *)q->payload) + target_offset, dataptr, first_copy_len);
 801602e:	4631      	mov	r1, r6
 8016030:	463a      	mov	r2, r7
 8016032:	f008 fe44 	bl	801ecbe <memcpy>
    remaining_len = (u16_t)(remaining_len - first_copy_len);
 8016036:	1be8      	subs	r0, r5, r7
 8016038:	b282      	uxth	r2, r0
    if (remaining_len > 0) {
 801603a:	b14a      	cbz	r2, 8016050 <pbuf_take_at+0x60>
      return pbuf_take(q->next, src_ptr, remaining_len);
 801603c:	19f1      	adds	r1, r6, r7
 801603e:	6820      	ldr	r0, [r4, #0]
}
 8016040:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
      return pbuf_take(q->next, src_ptr, remaining_len);
 8016044:	f7ff bf6c 	b.w	8015f20 <pbuf_take>
    MEMCPY(((u8_t *)q->payload) + target_offset, dataptr, first_copy_len);
 8016048:	462a      	mov	r2, r5
 801604a:	4631      	mov	r1, r6
 801604c:	f008 fe37 	bl	801ecbe <memcpy>
    return ERR_OK;
 8016050:	2000      	movs	r0, #0
}
 8016052:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  return ERR_MEM;
 8016054:	f04f 30ff 	mov.w	r0, #4294967295
}
 8016058:	4770      	bx	lr
 801605a:	bf00      	nop

0801605c <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 801605c:	b538      	push	{r3, r4, r5, lr}
 801605e:	4614      	mov	r4, r2
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 8016060:	460a      	mov	r2, r1
 8016062:	8921      	ldrh	r1, [r4, #8]
 8016064:	f7ff fce6 	bl	8015a34 <pbuf_alloc>
  if (q == NULL) {
 8016068:	4605      	mov	r5, r0
 801606a:	b150      	cbz	r0, 8016082 <pbuf_clone+0x26>
    return NULL;
  }
  err = pbuf_copy(q, p);
 801606c:	4621      	mov	r1, r4
 801606e:	f7ff fe59 	bl	8015d24 <pbuf_copy>
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 8016072:	b130      	cbz	r0, 8016082 <pbuf_clone+0x26>
 8016074:	4b04      	ldr	r3, [pc, #16]	; (8016088 <pbuf_clone+0x2c>)
 8016076:	f240 5224 	movw	r2, #1316	; 0x524
 801607a:	4904      	ldr	r1, [pc, #16]	; (801608c <pbuf_clone+0x30>)
 801607c:	4804      	ldr	r0, [pc, #16]	; (8016090 <pbuf_clone+0x34>)
 801607e:	f009 fdc3 	bl	801fc08 <iprintf>
  return q;
}
 8016082:	4628      	mov	r0, r5
 8016084:	bd38      	pop	{r3, r4, r5, pc}
 8016086:	bf00      	nop
 8016088:	0803b9d8 	.word	0x0803b9d8
 801608c:	0803bab0 	.word	0x0803bab0
 8016090:	08024d0c 	.word	0x08024d0c

08016094 <pbuf_try_get_at>:
  while ((q != NULL) && (q->len <= offset_left)) {
 8016094:	b158      	cbz	r0, 80160ae <pbuf_try_get_at+0x1a>
 8016096:	8943      	ldrh	r3, [r0, #10]
 8016098:	4299      	cmp	r1, r3
 801609a:	d203      	bcs.n	80160a4 <pbuf_try_get_at+0x10>
 801609c:	e00a      	b.n	80160b4 <pbuf_try_get_at+0x20>
 801609e:	8943      	ldrh	r3, [r0, #10]
 80160a0:	428b      	cmp	r3, r1
 80160a2:	d807      	bhi.n	80160b4 <pbuf_try_get_at+0x20>
    offset_left = (u16_t)(offset_left - q->len);
 80160a4:	1ac9      	subs	r1, r1, r3
    q = q->next;
 80160a6:	6800      	ldr	r0, [r0, #0]
    offset_left = (u16_t)(offset_left - q->len);
 80160a8:	b289      	uxth	r1, r1
  while ((q != NULL) && (q->len <= offset_left)) {
 80160aa:	2800      	cmp	r0, #0
 80160ac:	d1f7      	bne.n	801609e <pbuf_try_get_at+0xa>

  /* return requested data if pbuf is OK */
  if ((q != NULL) && (q->len > q_idx)) {
    return ((u8_t *)q->payload)[q_idx];
  }
  return -1;
 80160ae:	f04f 30ff 	mov.w	r0, #4294967295
 80160b2:	4770      	bx	lr
    return ((u8_t *)q->payload)[q_idx];
 80160b4:	6843      	ldr	r3, [r0, #4]
 80160b6:	5c58      	ldrb	r0, [r3, r1]
}
 80160b8:	4770      	bx	lr
 80160ba:	bf00      	nop

080160bc <pbuf_put_at>:
  while ((q != NULL) && (q->len <= offset_left)) {
 80160bc:	b158      	cbz	r0, 80160d6 <pbuf_put_at+0x1a>
 80160be:	8943      	ldrh	r3, [r0, #10]
 80160c0:	4299      	cmp	r1, r3
 80160c2:	d203      	bcs.n	80160cc <pbuf_put_at+0x10>
 80160c4:	e008      	b.n	80160d8 <pbuf_put_at+0x1c>
 80160c6:	8943      	ldrh	r3, [r0, #10]
 80160c8:	428b      	cmp	r3, r1
 80160ca:	d805      	bhi.n	80160d8 <pbuf_put_at+0x1c>
    offset_left = (u16_t)(offset_left - q->len);
 80160cc:	1ac9      	subs	r1, r1, r3
    q = q->next;
 80160ce:	6800      	ldr	r0, [r0, #0]
    offset_left = (u16_t)(offset_left - q->len);
 80160d0:	b289      	uxth	r1, r1
  while ((q != NULL) && (q->len <= offset_left)) {
 80160d2:	2800      	cmp	r0, #0
 80160d4:	d1f7      	bne.n	80160c6 <pbuf_put_at+0xa>

  /* write requested data if pbuf is OK */
  if ((q != NULL) && (q->len > q_idx)) {
    ((u8_t *)q->payload)[q_idx] = data;
  }
}
 80160d6:	4770      	bx	lr
    ((u8_t *)q->payload)[q_idx] = data;
 80160d8:	6843      	ldr	r3, [r0, #4]
 80160da:	545a      	strb	r2, [r3, r1]
}
 80160dc:	4770      	bx	lr
 80160de:	bf00      	nop

080160e0 <raw_input>:
 *           caller).
 *
 */
raw_input_state_t
raw_input(struct pbuf *p, struct netif *inp)
{
 80160e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  struct raw_pcb *pcb, *prev;
  s16_t proto;
  raw_input_state_t ret = RAW_INPUT_NONE;
  u8_t broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 80160e4:	4b34      	ldr	r3, [pc, #208]	; (80161b8 <raw_input+0xd8>)
{
 80160e6:	4680      	mov	r8, r0
    proto = IPH_PROTO((struct ip_hdr *)p->payload);
  }
#endif /* LWIP_IPV4 */

  prev = NULL;
  pcb = raw_pcbs;
 80160e8:	f8df b0e0 	ldr.w	fp, [pc, #224]	; 80161cc <raw_input+0xec>
  u8_t broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 80160ec:	6819      	ldr	r1, [r3, #0]
 80160ee:	6958      	ldr	r0, [r3, #20]
 80160f0:	f007 fb2e 	bl	801d750 <ip4_addr_isbroadcast_u32>
    proto = IPH_PROTO((struct ip_hdr *)p->payload);
 80160f4:	f8d8 3004 	ldr.w	r3, [r8, #4]
  pcb = raw_pcbs;
 80160f8:	f8db 4000 	ldr.w	r4, [fp]
    proto = IPH_PROTO((struct ip_hdr *)p->payload);
 80160fc:	7a5d      	ldrb	r5, [r3, #9]
  /* loop through all raw pcbs until the packet is eaten by one */
  /* this allows multiple pcbs to match against the packet by design */
  while (pcb != NULL) {
 80160fe:	2c00      	cmp	r4, #0
 8016100:	d04b      	beq.n	801619a <raw_input+0xba>
 8016102:	4681      	mov	r9, r0
  raw_input_state_t ret = RAW_INPUT_NONE;
 8016104:	2000      	movs	r0, #0
 8016106:	46ca      	mov	sl, r9
  prev = NULL;
 8016108:	4606      	mov	r6, r0
 801610a:	e004      	b.n	8016116 <raw_input+0x36>
      }
      /* no receive callback function was set for this raw PCB */
    }
    /* drop the packet */
    prev = pcb;
    pcb = pcb->next;
 801610c:	68e3      	ldr	r3, [r4, #12]
 801610e:	4626      	mov	r6, r4
  while (pcb != NULL) {
 8016110:	2b00      	cmp	r3, #0
 8016112:	d037      	beq.n	8016184 <raw_input+0xa4>
 8016114:	461c      	mov	r4, r3
    if ((pcb->protocol == proto) && raw_input_local_match(pcb, broadcast) &&
 8016116:	7c23      	ldrb	r3, [r4, #16]
 8016118:	42ab      	cmp	r3, r5
 801611a:	d1f7      	bne.n	801610c <raw_input+0x2c>
 801611c:	7a22      	ldrb	r2, [r4, #8]
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801611e:	b13a      	cbz	r2, 8016130 <raw_input+0x50>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8016120:	4b25      	ldr	r3, [pc, #148]	; (80161b8 <raw_input+0xd8>)
 8016122:	685b      	ldr	r3, [r3, #4]
 8016124:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8016128:	3301      	adds	r3, #1
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801612a:	b2db      	uxtb	r3, r3
 801612c:	429a      	cmp	r2, r3
 801612e:	d1ed      	bne.n	801610c <raw_input+0x2c>
    if ((pcb->protocol == proto) && raw_input_local_match(pcb, broadcast) &&
 8016130:	6823      	ldr	r3, [r4, #0]
    if (broadcast != 0) {
 8016132:	f1ba 0f00 	cmp.w	sl, #0
 8016136:	d027      	beq.n	8016188 <raw_input+0xa8>
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip))) {
 8016138:	2b00      	cmp	r3, #0
 801613a:	d1e7      	bne.n	801610c <raw_input+0x2c>
    if ((pcb->protocol == proto) && raw_input_local_match(pcb, broadcast) &&
 801613c:	7c63      	ldrb	r3, [r4, #17]
 801613e:	07db      	lsls	r3, r3, #31
 8016140:	d504      	bpl.n	801614c <raw_input+0x6c>
        (((pcb->flags & RAW_FLAGS_CONNECTED) == 0) ||
 8016142:	4b1d      	ldr	r3, [pc, #116]	; (80161b8 <raw_input+0xd8>)
 8016144:	6862      	ldr	r2, [r4, #4]
 8016146:	691b      	ldr	r3, [r3, #16]
 8016148:	429a      	cmp	r2, r3
 801614a:	d1df      	bne.n	801610c <raw_input+0x2c>
      if (pcb->recv != NULL) {
 801614c:	f8d4 9014 	ldr.w	r9, [r4, #20]
 8016150:	f1b9 0f00 	cmp.w	r9, #0
 8016154:	d0da      	beq.n	801610c <raw_input+0x2c>
        eaten = pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr());
 8016156:	4b19      	ldr	r3, [pc, #100]	; (80161bc <raw_input+0xdc>)
 8016158:	4642      	mov	r2, r8
 801615a:	4621      	mov	r1, r4
 801615c:	69a0      	ldr	r0, [r4, #24]
        void *old_payload = p->payload;
 801615e:	f8d8 7004 	ldr.w	r7, [r8, #4]
        eaten = pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr());
 8016162:	47c8      	blx	r9
        if (eaten != 0) {
 8016164:	b9d8      	cbnz	r0, 801619e <raw_input+0xbe>
          LWIP_ASSERT("raw pcb recv callback altered pbuf payload pointer without eating packet",
 8016166:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801616a:	42bb      	cmp	r3, r7
 801616c:	d013      	beq.n	8016196 <raw_input+0xb6>
 801616e:	4b14      	ldr	r3, [pc, #80]	; (80161c0 <raw_input+0xe0>)
 8016170:	22c1      	movs	r2, #193	; 0xc1
 8016172:	4914      	ldr	r1, [pc, #80]	; (80161c4 <raw_input+0xe4>)
 8016174:	4626      	mov	r6, r4
 8016176:	4814      	ldr	r0, [pc, #80]	; (80161c8 <raw_input+0xe8>)
 8016178:	f009 fd46 	bl	801fc08 <iprintf>
    pcb = pcb->next;
 801617c:	68e3      	ldr	r3, [r4, #12]
        ret = RAW_INPUT_DELIVERED;
 801617e:	2002      	movs	r0, #2
  while (pcb != NULL) {
 8016180:	2b00      	cmp	r3, #0
 8016182:	d1c7      	bne.n	8016114 <raw_input+0x34>
  }
  return ret;
}
 8016184:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (ip_addr_isany(&pcb->local_ip) ||
 8016188:	2b00      	cmp	r3, #0
 801618a:	d0d7      	beq.n	801613c <raw_input+0x5c>
 801618c:	4a0a      	ldr	r2, [pc, #40]	; (80161b8 <raw_input+0xd8>)
 801618e:	6952      	ldr	r2, [r2, #20]
 8016190:	4293      	cmp	r3, r2
 8016192:	d1bb      	bne.n	801610c <raw_input+0x2c>
 8016194:	e7d2      	b.n	801613c <raw_input+0x5c>
        ret = RAW_INPUT_DELIVERED;
 8016196:	2002      	movs	r0, #2
 8016198:	e7b8      	b.n	801610c <raw_input+0x2c>
  raw_input_state_t ret = RAW_INPUT_NONE;
 801619a:	4620      	mov	r0, r4
 801619c:	e7f2      	b.n	8016184 <raw_input+0xa4>
          if (prev != NULL) {
 801619e:	b146      	cbz	r6, 80161b2 <raw_input+0xd2>
            prev->next = pcb->next;
 80161a0:	68e2      	ldr	r2, [r4, #12]
          return RAW_INPUT_EATEN;
 80161a2:	2001      	movs	r0, #1
            pcb->next = raw_pcbs;
 80161a4:	f8db 3000 	ldr.w	r3, [fp]
            prev->next = pcb->next;
 80161a8:	60f2      	str	r2, [r6, #12]
            raw_pcbs = pcb;
 80161aa:	f8cb 4000 	str.w	r4, [fp]
            pcb->next = raw_pcbs;
 80161ae:	60e3      	str	r3, [r4, #12]
 80161b0:	e7e8      	b.n	8016184 <raw_input+0xa4>
          return RAW_INPUT_EATEN;
 80161b2:	2001      	movs	r0, #1
 80161b4:	e7e6      	b.n	8016184 <raw_input+0xa4>
 80161b6:	bf00      	nop
 80161b8:	200268ac 	.word	0x200268ac
 80161bc:	200268bc 	.word	0x200268bc
 80161c0:	0803bcfc 	.word	0x0803bcfc
 80161c4:	0803bd2c 	.word	0x0803bd2c
 80161c8:	08024d0c 	.word	0x08024d0c
 80161cc:	200222e0 	.word	0x200222e0

080161d0 <raw_netif_ip_addr_changed>:
 */
void raw_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
  struct raw_pcb *rpcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 80161d0:	b1a8      	cbz	r0, 80161fe <raw_netif_ip_addr_changed+0x2e>
 80161d2:	6802      	ldr	r2, [r0, #0]
 80161d4:	b199      	cbz	r1, 80161fe <raw_netif_ip_addr_changed+0x2e>
 80161d6:	b192      	cbz	r2, 80161fe <raw_netif_ip_addr_changed+0x2e>
 80161d8:	680b      	ldr	r3, [r1, #0]
 80161da:	b183      	cbz	r3, 80161fe <raw_netif_ip_addr_changed+0x2e>
    for (rpcb = raw_pcbs; rpcb != NULL; rpcb = rpcb->next) {
 80161dc:	4b08      	ldr	r3, [pc, #32]	; (8016200 <raw_netif_ip_addr_changed+0x30>)
 80161de:	681b      	ldr	r3, [r3, #0]
 80161e0:	b16b      	cbz	r3, 80161fe <raw_netif_ip_addr_changed+0x2e>
{
 80161e2:	b410      	push	{r4}
 80161e4:	e000      	b.n	80161e8 <raw_netif_ip_addr_changed+0x18>
 80161e6:	6802      	ldr	r2, [r0, #0]
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&rpcb->local_ip, old_addr)) {
 80161e8:	681c      	ldr	r4, [r3, #0]
 80161ea:	4294      	cmp	r4, r2
 80161ec:	d101      	bne.n	80161f2 <raw_netif_ip_addr_changed+0x22>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(rpcb->local_ip, *new_addr);
 80161ee:	680a      	ldr	r2, [r1, #0]
 80161f0:	601a      	str	r2, [r3, #0]
    for (rpcb = raw_pcbs; rpcb != NULL; rpcb = rpcb->next) {
 80161f2:	68db      	ldr	r3, [r3, #12]
 80161f4:	2b00      	cmp	r3, #0
 80161f6:	d1f6      	bne.n	80161e6 <raw_netif_ip_addr_changed+0x16>
      }
    }
  }
}
 80161f8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80161fc:	4770      	bx	lr
 80161fe:	4770      	bx	lr
 8016200:	200222e0 	.word	0x200222e0

08016204 <stats_init>:
#ifdef LWIP_DEBUG
#if MEM_STATS
  lwip_stats.mem.name = "MEM";
#endif /* MEM_STATS */
#endif /* LWIP_DEBUG */
}
 8016204:	4770      	bx	lr
 8016206:	bf00      	nop

08016208 <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 8016208:	f8df c060 	ldr.w	ip, [pc, #96]	; 801626c <tcp_new_port+0x64>
 801620c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8016210:	b4f0      	push	{r4, r5, r6, r7}
 8016212:	f8bc 0000 	ldrh.w	r0, [ip]
  u16_t n = 0;
  struct tcp_pcb *pcb;

again:
  tcp_port++;
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 8016216:	f64f 76ff 	movw	r6, #65535	; 0xffff
 801621a:	4f11      	ldr	r7, [pc, #68]	; (8016260 <tcp_new_port+0x58>)
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 801621c:	4d11      	ldr	r5, [pc, #68]	; (8016264 <tcp_new_port+0x5c>)
  tcp_port++;
 801621e:	3001      	adds	r0, #1
 8016220:	4c11      	ldr	r4, [pc, #68]	; (8016268 <tcp_new_port+0x60>)
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 8016222:	462b      	mov	r3, r5
  tcp_port++;
 8016224:	b280      	uxth	r0, r0
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 8016226:	42b0      	cmp	r0, r6
 8016228:	bf08      	it	eq
 801622a:	f44f 4040 	moveq.w	r0, #49152	; 0xc000
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 801622e:	681b      	ldr	r3, [r3, #0]
 8016230:	b913      	cbnz	r3, 8016238 <tcp_new_port+0x30>
 8016232:	e00c      	b.n	801624e <tcp_new_port+0x46>
 8016234:	68db      	ldr	r3, [r3, #12]
 8016236:	b153      	cbz	r3, 801624e <tcp_new_port+0x46>
      if (pcb->local_port == tcp_port) {
 8016238:	8ada      	ldrh	r2, [r3, #22]
 801623a:	4282      	cmp	r2, r0
 801623c:	d1fa      	bne.n	8016234 <tcp_new_port+0x2c>
 801623e:	3901      	subs	r1, #1
 8016240:	b289      	uxth	r1, r1
        n++;
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 8016242:	2900      	cmp	r1, #0
 8016244:	d1eb      	bne.n	801621e <tcp_new_port+0x16>
 8016246:	f8ac 0000 	strh.w	r0, [ip]
          return 0;
 801624a:	4608      	mov	r0, r1
 801624c:	e006      	b.n	801625c <tcp_new_port+0x54>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 801624e:	42a7      	cmp	r7, r4
 8016250:	d002      	beq.n	8016258 <tcp_new_port+0x50>
 8016252:	f854 3b04 	ldr.w	r3, [r4], #4
 8016256:	e7ea      	b.n	801622e <tcp_new_port+0x26>
 8016258:	f8ac 0000 	strh.w	r0, [ip]
        goto again;
      }
    }
  }
  return tcp_port;
}
 801625c:	bcf0      	pop	{r4, r5, r6, r7}
 801625e:	4770      	bx	lr
 8016260:	0803c078 	.word	0x0803c078
 8016264:	200360b8 	.word	0x200360b8
 8016268:	0803c06c 	.word	0x0803c06c
 801626c:	20000464 	.word	0x20000464

08016270 <tcp_close_shutdown_fin>:
{
 8016270:	b510      	push	{r4, lr}
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8016272:	4604      	mov	r4, r0
 8016274:	b310      	cbz	r0, 80162bc <tcp_close_shutdown_fin+0x4c>
  switch (pcb->state) {
 8016276:	7d23      	ldrb	r3, [r4, #20]
 8016278:	2b04      	cmp	r3, #4
 801627a:	d005      	beq.n	8016288 <tcp_close_shutdown_fin+0x18>
 801627c:	2b07      	cmp	r3, #7
 801627e:	d00e      	beq.n	801629e <tcp_close_shutdown_fin+0x2e>
 8016280:	2b03      	cmp	r3, #3
 8016282:	d001      	beq.n	8016288 <tcp_close_shutdown_fin+0x18>
      return ERR_OK;
 8016284:	2000      	movs	r0, #0
}
 8016286:	bd10      	pop	{r4, pc}
      err = tcp_send_fin(pcb);
 8016288:	4620      	mov	r0, r4
 801628a:	f003 fdcd 	bl	8019e28 <tcp_send_fin>
      if (err == ERR_OK) {
 801628e:	b950      	cbnz	r0, 80162a6 <tcp_close_shutdown_fin+0x36>
        pcb->state = FIN_WAIT_1;
 8016290:	2305      	movs	r3, #5
 8016292:	7523      	strb	r3, [r4, #20]
    tcp_output(pcb);
 8016294:	4620      	mov	r0, r4
 8016296:	f003 ff35 	bl	801a104 <tcp_output>
 801629a:	2000      	movs	r0, #0
}
 801629c:	bd10      	pop	{r4, pc}
      err = tcp_send_fin(pcb);
 801629e:	4620      	mov	r0, r4
 80162a0:	f003 fdc2 	bl	8019e28 <tcp_send_fin>
      if (err == ERR_OK) {
 80162a4:	b138      	cbz	r0, 80162b6 <tcp_close_shutdown_fin+0x46>
  } else if (err == ERR_MEM) {
 80162a6:	1c43      	adds	r3, r0, #1
 80162a8:	d1ed      	bne.n	8016286 <tcp_close_shutdown_fin+0x16>
    tcp_set_flags(pcb, TF_CLOSEPEND);
 80162aa:	8b63      	ldrh	r3, [r4, #26]
    return ERR_OK;
 80162ac:	2000      	movs	r0, #0
    tcp_set_flags(pcb, TF_CLOSEPEND);
 80162ae:	f043 0308 	orr.w	r3, r3, #8
 80162b2:	8363      	strh	r3, [r4, #26]
}
 80162b4:	bd10      	pop	{r4, pc}
        pcb->state = LAST_ACK;
 80162b6:	2309      	movs	r3, #9
 80162b8:	7523      	strb	r3, [r4, #20]
 80162ba:	e7eb      	b.n	8016294 <tcp_close_shutdown_fin+0x24>
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 80162bc:	4b03      	ldr	r3, [pc, #12]	; (80162cc <tcp_close_shutdown_fin+0x5c>)
 80162be:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 80162c2:	4903      	ldr	r1, [pc, #12]	; (80162d0 <tcp_close_shutdown_fin+0x60>)
 80162c4:	4803      	ldr	r0, [pc, #12]	; (80162d4 <tcp_close_shutdown_fin+0x64>)
 80162c6:	f009 fc9f 	bl	801fc08 <iprintf>
 80162ca:	e7d4      	b.n	8016276 <tcp_close_shutdown_fin+0x6>
 80162cc:	0803bea8 	.word	0x0803bea8
 80162d0:	0803bed8 	.word	0x0803bed8
 80162d4:	08024d0c 	.word	0x08024d0c

080162d8 <tcp_init>:
{
 80162d8:	b508      	push	{r3, lr}
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 80162da:	f009 fd25 	bl	801fd28 <rand>
 80162de:	4b02      	ldr	r3, [pc, #8]	; (80162e8 <tcp_init+0x10>)
 80162e0:	4a02      	ldr	r2, [pc, #8]	; (80162ec <tcp_init+0x14>)
 80162e2:	4303      	orrs	r3, r0
 80162e4:	8013      	strh	r3, [r2, #0]
}
 80162e6:	bd08      	pop	{r3, pc}
 80162e8:	ffffc000 	.word	0xffffc000
 80162ec:	20000464 	.word	0x20000464

080162f0 <tcp_free>:
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 80162f0:	7d03      	ldrb	r3, [r0, #20]
 80162f2:	2b01      	cmp	r3, #1
{
 80162f4:	b510      	push	{r4, lr}
 80162f6:	4604      	mov	r4, r0
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 80162f8:	d005      	beq.n	8016306 <tcp_free+0x16>
  memp_free(MEMP_TCP_PCB, pcb);
 80162fa:	4621      	mov	r1, r4
 80162fc:	2002      	movs	r0, #2
}
 80162fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  memp_free(MEMP_TCP_PCB, pcb);
 8016302:	f7ff b84f 	b.w	80153a4 <memp_free>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 8016306:	4906      	ldr	r1, [pc, #24]	; (8016320 <tcp_free+0x30>)
 8016308:	22d4      	movs	r2, #212	; 0xd4
 801630a:	4b06      	ldr	r3, [pc, #24]	; (8016324 <tcp_free+0x34>)
 801630c:	4806      	ldr	r0, [pc, #24]	; (8016328 <tcp_free+0x38>)
 801630e:	f009 fc7b 	bl	801fc08 <iprintf>
  memp_free(MEMP_TCP_PCB, pcb);
 8016312:	4621      	mov	r1, r4
 8016314:	2002      	movs	r0, #2
}
 8016316:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  memp_free(MEMP_TCP_PCB, pcb);
 801631a:	f7ff b843 	b.w	80153a4 <memp_free>
 801631e:	bf00      	nop
 8016320:	0803bf9c 	.word	0x0803bf9c
 8016324:	0803bea8 	.word	0x0803bea8
 8016328:	08024d0c 	.word	0x08024d0c

0801632c <tcp_bind>:
{
 801632c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ipaddr = IP4_ADDR_ANY;
 801632e:	4d25      	ldr	r5, [pc, #148]	; (80163c4 <tcp_bind+0x98>)
 8016330:	2900      	cmp	r1, #0
 8016332:	bf18      	it	ne
 8016334:	460d      	movne	r5, r1
  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8016336:	2800      	cmp	r0, #0
 8016338:	d03a      	beq.n	80163b0 <tcp_bind+0x84>
  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 801633a:	7d01      	ldrb	r1, [r0, #20]
 801633c:	4606      	mov	r6, r0
 801633e:	bb69      	cbnz	r1, 801639c <tcp_bind+0x70>
  if (port == 0) {
 8016340:	b30a      	cbz	r2, 8016386 <tcp_bind+0x5a>
 8016342:	4b21      	ldr	r3, [pc, #132]	; (80163c8 <tcp_bind+0x9c>)
 8016344:	4f21      	ldr	r7, [pc, #132]	; (80163cc <tcp_bind+0xa0>)
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 8016346:	681b      	ldr	r3, [r3, #0]
 8016348:	b913      	cbnz	r3, 8016350 <tcp_bind+0x24>
 801634a:	e00d      	b.n	8016368 <tcp_bind+0x3c>
 801634c:	68db      	ldr	r3, [r3, #12]
 801634e:	b15b      	cbz	r3, 8016368 <tcp_bind+0x3c>
        if (cpcb->local_port == port) {
 8016350:	8ad8      	ldrh	r0, [r3, #22]
 8016352:	4290      	cmp	r0, r2
 8016354:	d1fa      	bne.n	801634c <tcp_bind+0x20>
                (ip_addr_isany(&cpcb->local_ip) ||
 8016356:	6818      	ldr	r0, [r3, #0]
 8016358:	b118      	cbz	r0, 8016362 <tcp_bind+0x36>
                 ip_addr_isany(ipaddr) ||
 801635a:	682c      	ldr	r4, [r5, #0]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 801635c:	b10c      	cbz	r4, 8016362 <tcp_bind+0x36>
 801635e:	42a0      	cmp	r0, r4
 8016360:	d1f4      	bne.n	801634c <tcp_bind+0x20>
              return ERR_USE;
 8016362:	f06f 0007 	mvn.w	r0, #7
}
 8016366:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    for (i = 0; i < max_pcb_list; i++) {
 8016368:	3101      	adds	r1, #1
 801636a:	2904      	cmp	r1, #4
 801636c:	d113      	bne.n	8016396 <tcp_bind+0x6a>
  if (!ip_addr_isany(ipaddr)
 801636e:	682b      	ldr	r3, [r5, #0]
 8016370:	b103      	cbz	r3, 8016374 <tcp_bind+0x48>
    ip_addr_set(&pcb->local_ip, ipaddr);
 8016372:	6033      	str	r3, [r6, #0]
  TCP_REG(&tcp_bound_pcbs, pcb);
 8016374:	4b16      	ldr	r3, [pc, #88]	; (80163d0 <tcp_bind+0xa4>)
  pcb->local_port = port;
 8016376:	82f2      	strh	r2, [r6, #22]
  TCP_REG(&tcp_bound_pcbs, pcb);
 8016378:	681a      	ldr	r2, [r3, #0]
 801637a:	601e      	str	r6, [r3, #0]
 801637c:	60f2      	str	r2, [r6, #12]
 801637e:	f004 f9f5 	bl	801a76c <tcp_timer_needed>
  return ERR_OK;
 8016382:	2000      	movs	r0, #0
}
 8016384:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    port = tcp_new_port();
 8016386:	f7ff ff3f 	bl	8016208 <tcp_new_port>
    if (port == 0) {
 801638a:	4602      	mov	r2, r0
 801638c:	2800      	cmp	r0, #0
 801638e:	d1ee      	bne.n	801636e <tcp_bind+0x42>
      return ERR_BUF;
 8016390:	f06f 0001 	mvn.w	r0, #1
}
 8016394:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016396:	f857 3021 	ldr.w	r3, [r7, r1, lsl #2]
 801639a:	e7d4      	b.n	8016346 <tcp_bind+0x1a>
  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 801639c:	4b0d      	ldr	r3, [pc, #52]	; (80163d4 <tcp_bind+0xa8>)
 801639e:	f240 22ab 	movw	r2, #683	; 0x2ab
 80163a2:	490d      	ldr	r1, [pc, #52]	; (80163d8 <tcp_bind+0xac>)
 80163a4:	480d      	ldr	r0, [pc, #52]	; (80163dc <tcp_bind+0xb0>)
 80163a6:	f009 fc2f 	bl	801fc08 <iprintf>
 80163aa:	f06f 0005 	mvn.w	r0, #5
}
 80163ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 80163b0:	4b08      	ldr	r3, [pc, #32]	; (80163d4 <tcp_bind+0xa8>)
 80163b2:	f240 22a9 	movw	r2, #681	; 0x2a9
 80163b6:	490a      	ldr	r1, [pc, #40]	; (80163e0 <tcp_bind+0xb4>)
 80163b8:	4808      	ldr	r0, [pc, #32]	; (80163dc <tcp_bind+0xb0>)
 80163ba:	f009 fc25 	bl	801fc08 <iprintf>
 80163be:	f06f 000f 	mvn.w	r0, #15
}
 80163c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80163c4:	0803d9fc 	.word	0x0803d9fc
 80163c8:	200360b8 	.word	0x200360b8
 80163cc:	0803c068 	.word	0x0803c068
 80163d0:	200360bc 	.word	0x200360bc
 80163d4:	0803bea8 	.word	0x0803bea8
 80163d8:	0803be10 	.word	0x0803be10
 80163dc:	08024d0c 	.word	0x08024d0c
 80163e0:	0803bdf8 	.word	0x0803bdf8

080163e4 <tcp_listen_with_backlog_and_err>:
{
 80163e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80163e6:	4616      	mov	r6, r2
  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 80163e8:	4605      	mov	r5, r0
 80163ea:	2800      	cmp	r0, #0
 80163ec:	d053      	beq.n	8016496 <tcp_listen_with_backlog_and_err+0xb2>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 80163ee:	7d07      	ldrb	r7, [r0, #20]
 80163f0:	2f00      	cmp	r7, #0
 80163f2:	d145      	bne.n	8016480 <tcp_listen_with_backlog_and_err+0x9c>
  lpcb = (struct tcp_pcb_listen *)memp_malloc(MEMP_TCP_PCB_LISTEN);
 80163f4:	f240 3272 	movw	r2, #882	; 0x372
 80163f8:	492c      	ldr	r1, [pc, #176]	; (80164ac <tcp_listen_with_backlog_and_err+0xc8>)
 80163fa:	2003      	movs	r0, #3
 80163fc:	f7fe ffae 	bl	801535c <memp_malloc_fn>
  if (lpcb == NULL) {
 8016400:	4604      	mov	r4, r0
 8016402:	2800      	cmp	r0, #0
 8016404:	d033      	beq.n	801646e <tcp_listen_with_backlog_and_err+0x8a>
  lpcb->callback_arg = pcb->callback_arg;
 8016406:	6929      	ldr	r1, [r5, #16]
  lpcb->state = LISTEN;
 8016408:	2201      	movs	r2, #1
  lpcb->local_port = pcb->local_port;
 801640a:	8aeb      	ldrh	r3, [r5, #22]
  lpcb->callback_arg = pcb->callback_arg;
 801640c:	6101      	str	r1, [r0, #16]
  lpcb->local_port = pcb->local_port;
 801640e:	82c3      	strh	r3, [r0, #22]
  lpcb->state = LISTEN;
 8016410:	7502      	strb	r2, [r0, #20]
  lpcb->prio = pcb->prio;
 8016412:	7d6a      	ldrb	r2, [r5, #21]
 8016414:	7542      	strb	r2, [r0, #21]
  lpcb->so_options = pcb->so_options;
 8016416:	7a6a      	ldrb	r2, [r5, #9]
  lpcb->netif_idx = NETIF_NO_INDEX;
 8016418:	7207      	strb	r7, [r0, #8]
  lpcb->so_options = pcb->so_options;
 801641a:	7242      	strb	r2, [r0, #9]
  lpcb->ttl = pcb->ttl;
 801641c:	7aea      	ldrb	r2, [r5, #11]
 801641e:	72c2      	strb	r2, [r0, #11]
  lpcb->tos = pcb->tos;
 8016420:	7aaa      	ldrb	r2, [r5, #10]
 8016422:	7282      	strb	r2, [r0, #10]
  ip_addr_copy(lpcb->local_ip, pcb->local_ip);
 8016424:	682a      	ldr	r2, [r5, #0]
 8016426:	6002      	str	r2, [r0, #0]
  if (pcb->local_port != 0) {
 8016428:	b18b      	cbz	r3, 801644e <tcp_listen_with_backlog_and_err+0x6a>
    TCP_RMV(&tcp_bound_pcbs, pcb);
 801642a:	4b21      	ldr	r3, [pc, #132]	; (80164b0 <tcp_listen_with_backlog_and_err+0xcc>)
 801642c:	681a      	ldr	r2, [r3, #0]
 801642e:	42aa      	cmp	r2, r5
 8016430:	d009      	beq.n	8016446 <tcp_listen_with_backlog_and_err+0x62>
 8016432:	b152      	cbz	r2, 801644a <tcp_listen_with_backlog_and_err+0x66>
 8016434:	68d3      	ldr	r3, [r2, #12]
 8016436:	429d      	cmp	r5, r3
 8016438:	d01c      	beq.n	8016474 <tcp_listen_with_backlog_and_err+0x90>
 801643a:	b133      	cbz	r3, 801644a <tcp_listen_with_backlog_and_err+0x66>
 801643c:	68da      	ldr	r2, [r3, #12]
 801643e:	42aa      	cmp	r2, r5
 8016440:	d019      	beq.n	8016476 <tcp_listen_with_backlog_and_err+0x92>
 8016442:	4613      	mov	r3, r2
 8016444:	e7f9      	b.n	801643a <tcp_listen_with_backlog_and_err+0x56>
 8016446:	68ea      	ldr	r2, [r5, #12]
 8016448:	601a      	str	r2, [r3, #0]
 801644a:	2300      	movs	r3, #0
 801644c:	60eb      	str	r3, [r5, #12]
  tcp_free(pcb);
 801644e:	4628      	mov	r0, r5
 8016450:	f7ff ff4e 	bl	80162f0 <tcp_free>
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 8016454:	4b17      	ldr	r3, [pc, #92]	; (80164b4 <tcp_listen_with_backlog_and_err+0xd0>)
  lpcb->accept = tcp_accept_null;
 8016456:	4918      	ldr	r1, [pc, #96]	; (80164b8 <tcp_listen_with_backlog_and_err+0xd4>)
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 8016458:	681a      	ldr	r2, [r3, #0]
  lpcb->accept = tcp_accept_null;
 801645a:	61a1      	str	r1, [r4, #24]
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 801645c:	60e2      	str	r2, [r4, #12]
 801645e:	601c      	str	r4, [r3, #0]
 8016460:	f004 f984 	bl	801a76c <tcp_timer_needed>
  res = ERR_OK;
 8016464:	2300      	movs	r3, #0
  if (err != NULL) {
 8016466:	b106      	cbz	r6, 801646a <tcp_listen_with_backlog_and_err+0x86>
    *err = res;
 8016468:	7033      	strb	r3, [r6, #0]
}
 801646a:	4620      	mov	r0, r4
 801646c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    res = ERR_MEM;
 801646e:	f04f 33ff 	mov.w	r3, #4294967295
 8016472:	e7f8      	b.n	8016466 <tcp_listen_with_backlog_and_err+0x82>
    TCP_RMV(&tcp_bound_pcbs, pcb);
 8016474:	4613      	mov	r3, r2
 8016476:	68ea      	ldr	r2, [r5, #12]
 8016478:	60da      	str	r2, [r3, #12]
 801647a:	2300      	movs	r3, #0
 801647c:	60eb      	str	r3, [r5, #12]
 801647e:	e7e6      	b.n	801644e <tcp_listen_with_backlog_and_err+0x6a>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 8016480:	4b0a      	ldr	r3, [pc, #40]	; (80164ac <tcp_listen_with_backlog_and_err+0xc8>)
 8016482:	f240 325a 	movw	r2, #858	; 0x35a
 8016486:	490d      	ldr	r1, [pc, #52]	; (80164bc <tcp_listen_with_backlog_and_err+0xd8>)
  struct tcp_pcb_listen *lpcb = NULL;
 8016488:	2400      	movs	r4, #0
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 801648a:	480d      	ldr	r0, [pc, #52]	; (80164c0 <tcp_listen_with_backlog_and_err+0xdc>)
 801648c:	f009 fbbc 	bl	801fc08 <iprintf>
 8016490:	f06f 030e 	mvn.w	r3, #14
 8016494:	e7e7      	b.n	8016466 <tcp_listen_with_backlog_and_err+0x82>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 8016496:	4b05      	ldr	r3, [pc, #20]	; (80164ac <tcp_listen_with_backlog_and_err+0xc8>)
 8016498:	f240 3259 	movw	r2, #857	; 0x359
 801649c:	4909      	ldr	r1, [pc, #36]	; (80164c4 <tcp_listen_with_backlog_and_err+0xe0>)
  struct tcp_pcb_listen *lpcb = NULL;
 801649e:	4604      	mov	r4, r0
  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 80164a0:	4807      	ldr	r0, [pc, #28]	; (80164c0 <tcp_listen_with_backlog_and_err+0xdc>)
 80164a2:	f009 fbb1 	bl	801fc08 <iprintf>
 80164a6:	f06f 030f 	mvn.w	r3, #15
 80164aa:	e7dc      	b.n	8016466 <tcp_listen_with_backlog_and_err+0x82>
 80164ac:	0803bea8 	.word	0x0803bea8
 80164b0:	200360bc 	.word	0x200360bc
 80164b4:	200360b8 	.word	0x200360b8
 80164b8:	08016f01 	.word	0x08016f01
 80164bc:	0803bfe0 	.word	0x0803bfe0
 80164c0:	08024d0c 	.word	0x08024d0c
 80164c4:	0803bfb0 	.word	0x0803bfb0

080164c8 <tcp_listen_with_backlog>:
  return tcp_listen_with_backlog_and_err(pcb, backlog, NULL);
 80164c8:	2200      	movs	r2, #0
 80164ca:	f7ff bf8b 	b.w	80163e4 <tcp_listen_with_backlog_and_err>
 80164ce:	bf00      	nop

080164d0 <tcp_update_rcv_ann_wnd>:
{
 80164d0:	b538      	push	{r3, r4, r5, lr}
  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 80164d2:	4604      	mov	r4, r0
 80164d4:	b1a8      	cbz	r0, 8016502 <tcp_update_rcv_ann_wnd+0x32>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 80164d6:	8d21      	ldrh	r1, [r4, #40]	; 0x28
  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 80164d8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80164da:	8e63      	ldrh	r3, [r4, #50]	; 0x32
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 80164dc:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80164de:	1a88      	subs	r0, r1, r2
  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 80164e0:	f5b3 6f86 	cmp.w	r3, #1072	; 0x430
 80164e4:	4428      	add	r0, r5
 80164e6:	bf94      	ite	ls
 80164e8:	1ac3      	subls	r3, r0, r3
 80164ea:	f5a0 6386 	subhi.w	r3, r0, #1072	; 0x430
 80164ee:	2b00      	cmp	r3, #0
 80164f0:	db01      	blt.n	80164f6 <tcp_update_rcv_ann_wnd+0x26>
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 80164f2:	8561      	strh	r1, [r4, #42]	; 0x2a
}
 80164f4:	bd38      	pop	{r3, r4, r5, pc}
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 80164f6:	1aab      	subs	r3, r5, r2
 80164f8:	2b00      	cmp	r3, #0
 80164fa:	dd0a      	ble.n	8016512 <tcp_update_rcv_ann_wnd+0x42>
      pcb->rcv_ann_wnd = 0;
 80164fc:	2000      	movs	r0, #0
 80164fe:	8560      	strh	r0, [r4, #42]	; 0x2a
}
 8016500:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 8016502:	4b0b      	ldr	r3, [pc, #44]	; (8016530 <tcp_update_rcv_ann_wnd+0x60>)
 8016504:	f240 32a6 	movw	r2, #934	; 0x3a6
 8016508:	490a      	ldr	r1, [pc, #40]	; (8016534 <tcp_update_rcv_ann_wnd+0x64>)
 801650a:	480b      	ldr	r0, [pc, #44]	; (8016538 <tcp_update_rcv_ann_wnd+0x68>)
 801650c:	f009 fb7c 	bl	801fc08 <iprintf>
 8016510:	e7e1      	b.n	80164d6 <tcp_update_rcv_ann_wnd+0x6>
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 8016512:	1b55      	subs	r5, r2, r5
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 8016514:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
 8016518:	d202      	bcs.n	8016520 <tcp_update_rcv_ann_wnd+0x50>
    return 0;
 801651a:	2000      	movs	r0, #0
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 801651c:	8565      	strh	r5, [r4, #42]	; 0x2a
}
 801651e:	bd38      	pop	{r3, r4, r5, pc}
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 8016520:	4b03      	ldr	r3, [pc, #12]	; (8016530 <tcp_update_rcv_ann_wnd+0x60>)
 8016522:	f240 32b6 	movw	r2, #950	; 0x3b6
 8016526:	4905      	ldr	r1, [pc, #20]	; (801653c <tcp_update_rcv_ann_wnd+0x6c>)
 8016528:	4803      	ldr	r0, [pc, #12]	; (8016538 <tcp_update_rcv_ann_wnd+0x68>)
 801652a:	f009 fb6d 	bl	801fc08 <iprintf>
 801652e:	e7f4      	b.n	801651a <tcp_update_rcv_ann_wnd+0x4a>
 8016530:	0803bea8 	.word	0x0803bea8
 8016534:	0803c434 	.word	0x0803c434
 8016538:	08024d0c 	.word	0x08024d0c
 801653c:	0803c458 	.word	0x0803c458

08016540 <tcp_recved>:
  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 8016540:	b378      	cbz	r0, 80165a2 <tcp_recved+0x62>
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 8016542:	7d03      	ldrb	r3, [r0, #20]
 8016544:	2b01      	cmp	r3, #1
{
 8016546:	b570      	push	{r4, r5, r6, lr}
 8016548:	4604      	mov	r4, r0
 801654a:	460d      	mov	r5, r1
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 801654c:	d021      	beq.n	8016592 <tcp_recved+0x52>
  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 801654e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8016550:	1959      	adds	r1, r3, r5
 8016552:	b289      	uxth	r1, r1
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 8016554:	428b      	cmp	r3, r1
 8016556:	d802      	bhi.n	801655e <tcp_recved+0x1e>
 8016558:	f5b1 6f06 	cmp.w	r1, #2144	; 0x860
 801655c:	d909      	bls.n	8016572 <tcp_recved+0x32>
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 801655e:	f44f 6306 	mov.w	r3, #2144	; 0x860
  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 8016562:	4620      	mov	r0, r4
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 8016564:	8523      	strh	r3, [r4, #40]	; 0x28
  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 8016566:	f7ff ffb3 	bl	80164d0 <tcp_update_rcv_ann_wnd>
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 801656a:	f5b0 7f06 	cmp.w	r0, #536	; 0x218
 801656e:	d207      	bcs.n	8016580 <tcp_recved+0x40>
}
 8016570:	bd70      	pop	{r4, r5, r6, pc}
    pcb->rcv_wnd = rcv_wnd;
 8016572:	8521      	strh	r1, [r4, #40]	; 0x28
  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 8016574:	4620      	mov	r0, r4
 8016576:	f7ff ffab 	bl	80164d0 <tcp_update_rcv_ann_wnd>
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 801657a:	f5b0 7f06 	cmp.w	r0, #536	; 0x218
 801657e:	d3f7      	bcc.n	8016570 <tcp_recved+0x30>
    tcp_ack_now(pcb);
 8016580:	8b63      	ldrh	r3, [r4, #26]
    tcp_output(pcb);
 8016582:	4620      	mov	r0, r4
    tcp_ack_now(pcb);
 8016584:	f043 0302 	orr.w	r3, r3, #2
 8016588:	8363      	strh	r3, [r4, #26]
}
 801658a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    tcp_output(pcb);
 801658e:	f003 bdb9 	b.w	801a104 <tcp_output>
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 8016592:	4b07      	ldr	r3, [pc, #28]	; (80165b0 <tcp_recved+0x70>)
 8016594:	f240 32d3 	movw	r2, #979	; 0x3d3
 8016598:	4906      	ldr	r1, [pc, #24]	; (80165b4 <tcp_recved+0x74>)
 801659a:	4807      	ldr	r0, [pc, #28]	; (80165b8 <tcp_recved+0x78>)
 801659c:	f009 fb34 	bl	801fc08 <iprintf>
 80165a0:	e7d5      	b.n	801654e <tcp_recved+0xe>
  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 80165a2:	4b03      	ldr	r3, [pc, #12]	; (80165b0 <tcp_recved+0x70>)
 80165a4:	f240 32cf 	movw	r2, #975	; 0x3cf
 80165a8:	4904      	ldr	r1, [pc, #16]	; (80165bc <tcp_recved+0x7c>)
 80165aa:	4803      	ldr	r0, [pc, #12]	; (80165b8 <tcp_recved+0x78>)
 80165ac:	f009 bb2c 	b.w	801fc08 <iprintf>
 80165b0:	0803bea8 	.word	0x0803bea8
 80165b4:	0803c1e0 	.word	0x0803c1e0
 80165b8:	08024d0c 	.word	0x08024d0c
 80165bc:	0803c1c8 	.word	0x0803c1c8

080165c0 <tcp_seg_free>:
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
  if (seg != NULL) {
 80165c0:	b158      	cbz	r0, 80165da <tcp_seg_free+0x1a>
{
 80165c2:	b510      	push	{r4, lr}
 80165c4:	4604      	mov	r4, r0
    if (seg->p != NULL) {
 80165c6:	6840      	ldr	r0, [r0, #4]
 80165c8:	b108      	cbz	r0, 80165ce <tcp_seg_free+0xe>
      pbuf_free(seg->p);
 80165ca:	f7ff f9c5 	bl	8015958 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 80165ce:	4621      	mov	r1, r4
 80165d0:	2004      	movs	r0, #4
  }
}
 80165d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    memp_free(MEMP_TCP_SEG, seg);
 80165d6:	f7fe bee5 	b.w	80153a4 <memp_free>
 80165da:	4770      	bx	lr

080165dc <tcp_segs_free>:
  while (seg != NULL) {
 80165dc:	b138      	cbz	r0, 80165ee <tcp_segs_free+0x12>
{
 80165de:	b510      	push	{r4, lr}
    struct tcp_seg *next = seg->next;
 80165e0:	6804      	ldr	r4, [r0, #0]
    tcp_seg_free(seg);
 80165e2:	f7ff ffed 	bl	80165c0 <tcp_seg_free>
  while (seg != NULL) {
 80165e6:	4620      	mov	r0, r4
 80165e8:	2c00      	cmp	r4, #0
 80165ea:	d1f9      	bne.n	80165e0 <tcp_segs_free+0x4>
}
 80165ec:	bd10      	pop	{r4, pc}
 80165ee:	4770      	bx	lr

080165f0 <tcp_setprio>:
void
tcp_setprio(struct tcp_pcb *pcb, u8_t prio)
{
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_setprio: invalid pcb", pcb != NULL, return);
 80165f0:	b108      	cbz	r0, 80165f6 <tcp_setprio+0x6>

  pcb->prio = prio;
 80165f2:	7541      	strb	r1, [r0, #21]
}
 80165f4:	4770      	bx	lr
  LWIP_ERROR("tcp_setprio: invalid pcb", pcb != NULL, return);
 80165f6:	4b03      	ldr	r3, [pc, #12]	; (8016604 <tcp_setprio+0x14>)
 80165f8:	f44f 62ce 	mov.w	r2, #1648	; 0x670
 80165fc:	4902      	ldr	r1, [pc, #8]	; (8016608 <tcp_setprio+0x18>)
 80165fe:	4803      	ldr	r0, [pc, #12]	; (801660c <tcp_setprio+0x1c>)
 8016600:	f009 bb02 	b.w	801fc08 <iprintf>
 8016604:	0803bea8 	.word	0x0803bea8
 8016608:	0803c24c 	.word	0x0803c24c
 801660c:	08024d0c 	.word	0x08024d0c

08016610 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 8016610:	b538      	push	{r3, r4, r5, lr}
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 8016612:	4605      	mov	r5, r0
 8016614:	b1a0      	cbz	r0, 8016640 <tcp_seg_copy+0x30>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 8016616:	f240 6284 	movw	r2, #1668	; 0x684
 801661a:	490d      	ldr	r1, [pc, #52]	; (8016650 <tcp_seg_copy+0x40>)
 801661c:	2004      	movs	r0, #4
 801661e:	f7fe fe9d 	bl	801535c <memp_malloc_fn>
  if (cseg == NULL) {
 8016622:	4604      	mov	r4, r0
 8016624:	b150      	cbz	r0, 801663c <tcp_seg_copy+0x2c>
    return NULL;
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 8016626:	6828      	ldr	r0, [r5, #0]
 8016628:	6869      	ldr	r1, [r5, #4]
 801662a:	68aa      	ldr	r2, [r5, #8]
 801662c:	68eb      	ldr	r3, [r5, #12]
 801662e:	6020      	str	r0, [r4, #0]
 8016630:	6061      	str	r1, [r4, #4]
 8016632:	60a2      	str	r2, [r4, #8]
 8016634:	60e3      	str	r3, [r4, #12]
  pbuf_ref(cseg->p);
 8016636:	6860      	ldr	r0, [r4, #4]
 8016638:	f7ff fb02 	bl	8015c40 <pbuf_ref>
  return cseg;
}
 801663c:	4620      	mov	r0, r4
 801663e:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 8016640:	4b03      	ldr	r3, [pc, #12]	; (8016650 <tcp_seg_copy+0x40>)
 8016642:	f240 6282 	movw	r2, #1666	; 0x682
 8016646:	4903      	ldr	r1, [pc, #12]	; (8016654 <tcp_seg_copy+0x44>)
 8016648:	4803      	ldr	r0, [pc, #12]	; (8016658 <tcp_seg_copy+0x48>)
 801664a:	f009 fadd 	bl	801fc08 <iprintf>
 801664e:	e7e2      	b.n	8016616 <tcp_seg_copy+0x6>
 8016650:	0803bea8 	.word	0x0803bea8
 8016654:	0803c208 	.word	0x0803c208
 8016658:	08024d0c 	.word	0x08024d0c

0801665c <tcp_arg>:
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
  LWIP_ASSERT_CORE_LOCKED();
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 801665c:	b100      	cbz	r0, 8016660 <tcp_arg+0x4>
    pcb->callback_arg = arg;
 801665e:	6101      	str	r1, [r0, #16]
  }
}
 8016660:	4770      	bx	lr
 8016662:	bf00      	nop

08016664 <tcp_recv>:
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8016664:	b140      	cbz	r0, 8016678 <tcp_recv+0x14>
{
 8016666:	b538      	push	{r3, r4, r5, lr}
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 8016668:	7d03      	ldrb	r3, [r0, #20]
 801666a:	4604      	mov	r4, r0
 801666c:	460d      	mov	r5, r1
 801666e:	2b01      	cmp	r3, #1
 8016670:	d003      	beq.n	801667a <tcp_recv+0x16>
    pcb->recv = recv;
 8016672:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
  }
}
 8016676:	bd38      	pop	{r3, r4, r5, pc}
 8016678:	4770      	bx	lr
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 801667a:	4b05      	ldr	r3, [pc, #20]	; (8016690 <tcp_recv+0x2c>)
 801667c:	f240 72df 	movw	r2, #2015	; 0x7df
 8016680:	4904      	ldr	r1, [pc, #16]	; (8016694 <tcp_recv+0x30>)
 8016682:	4805      	ldr	r0, [pc, #20]	; (8016698 <tcp_recv+0x34>)
 8016684:	f009 fac0 	bl	801fc08 <iprintf>
    pcb->recv = recv;
 8016688:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
}
 801668c:	bd38      	pop	{r3, r4, r5, pc}
 801668e:	bf00      	nop
 8016690:	0803bea8 	.word	0x0803bea8
 8016694:	0803c184 	.word	0x0803c184
 8016698:	08024d0c 	.word	0x08024d0c

0801669c <tcp_sent>:
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 801669c:	b140      	cbz	r0, 80166b0 <tcp_sent+0x14>
{
 801669e:	b538      	push	{r3, r4, r5, lr}
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 80166a0:	7d03      	ldrb	r3, [r0, #20]
 80166a2:	4604      	mov	r4, r0
 80166a4:	460d      	mov	r5, r1
 80166a6:	2b01      	cmp	r3, #1
 80166a8:	d003      	beq.n	80166b2 <tcp_sent+0x16>
    pcb->sent = sent;
 80166aa:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
  }
}
 80166ae:	bd38      	pop	{r3, r4, r5, pc}
 80166b0:	4770      	bx	lr
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 80166b2:	4b05      	ldr	r3, [pc, #20]	; (80166c8 <tcp_sent+0x2c>)
 80166b4:	f240 72f3 	movw	r2, #2035	; 0x7f3
 80166b8:	4904      	ldr	r1, [pc, #16]	; (80166cc <tcp_sent+0x30>)
 80166ba:	4805      	ldr	r0, [pc, #20]	; (80166d0 <tcp_sent+0x34>)
 80166bc:	f009 faa4 	bl	801fc08 <iprintf>
    pcb->sent = sent;
 80166c0:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
}
 80166c4:	bd38      	pop	{r3, r4, r5, pc}
 80166c6:	bf00      	nop
 80166c8:	0803bea8 	.word	0x0803bea8
 80166cc:	0803c224 	.word	0x0803c224
 80166d0:	08024d0c 	.word	0x08024d0c

080166d4 <tcp_err>:
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 80166d4:	b140      	cbz	r0, 80166e8 <tcp_err+0x14>
{
 80166d6:	b538      	push	{r3, r4, r5, lr}
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 80166d8:	7d03      	ldrb	r3, [r0, #20]
 80166da:	4604      	mov	r4, r0
 80166dc:	460d      	mov	r5, r1
 80166de:	2b01      	cmp	r3, #1
 80166e0:	d003      	beq.n	80166ea <tcp_err+0x16>
    pcb->errf = err;
 80166e2:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
  }
}
 80166e6:	bd38      	pop	{r3, r4, r5, pc}
 80166e8:	4770      	bx	lr
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 80166ea:	4b05      	ldr	r3, [pc, #20]	; (8016700 <tcp_err+0x2c>)
 80166ec:	f640 020d 	movw	r2, #2061	; 0x80d
 80166f0:	4904      	ldr	r1, [pc, #16]	; (8016704 <tcp_err+0x30>)
 80166f2:	4805      	ldr	r0, [pc, #20]	; (8016708 <tcp_err+0x34>)
 80166f4:	f009 fa88 	bl	801fc08 <iprintf>
    pcb->errf = err;
 80166f8:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
}
 80166fc:	bd38      	pop	{r3, r4, r5, pc}
 80166fe:	bf00      	nop
 8016700:	0803bea8 	.word	0x0803bea8
 8016704:	0803bf74 	.word	0x0803bf74
 8016708:	08024d0c 	.word	0x08024d0c

0801670c <tcp_accept>:
 */
void
tcp_accept(struct tcp_pcb *pcb, tcp_accept_fn accept)
{
  LWIP_ASSERT_CORE_LOCKED();
  if ((pcb != NULL) && (pcb->state == LISTEN)) {
 801670c:	b118      	cbz	r0, 8016716 <tcp_accept+0xa>
 801670e:	7d03      	ldrb	r3, [r0, #20]
 8016710:	2b01      	cmp	r3, #1
    struct tcp_pcb_listen *lpcb = (struct tcp_pcb_listen *)pcb;
    lpcb->accept = accept;
 8016712:	bf08      	it	eq
 8016714:	6181      	streq	r1, [r0, #24]
  }
}
 8016716:	4770      	bx	lr

08016718 <tcp_poll>:
void
tcp_poll(struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval)
{
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 8016718:	b1a8      	cbz	r0, 8016746 <tcp_poll+0x2e>
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 801671a:	7d03      	ldrb	r3, [r0, #20]
 801671c:	2b01      	cmp	r3, #1
{
 801671e:	b570      	push	{r4, r5, r6, lr}
 8016720:	4604      	mov	r4, r0
 8016722:	4615      	mov	r5, r2
 8016724:	460e      	mov	r6, r1
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 8016726:	d003      	beq.n	8016730 <tcp_poll+0x18>

#if LWIP_CALLBACK_API
  pcb->poll = poll;
 8016728:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(poll);
#endif /* LWIP_CALLBACK_API */
  pcb->pollinterval = interval;
 801672c:	7765      	strb	r5, [r4, #29]
}
 801672e:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 8016730:	4b08      	ldr	r3, [pc, #32]	; (8016754 <tcp_poll+0x3c>)
 8016732:	f640 023e 	movw	r2, #2110	; 0x83e
 8016736:	4908      	ldr	r1, [pc, #32]	; (8016758 <tcp_poll+0x40>)
 8016738:	4808      	ldr	r0, [pc, #32]	; (801675c <tcp_poll+0x44>)
 801673a:	f009 fa65 	bl	801fc08 <iprintf>
  pcb->poll = poll;
 801673e:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
  pcb->pollinterval = interval;
 8016742:	7765      	strb	r5, [r4, #29]
}
 8016744:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 8016746:	4b03      	ldr	r3, [pc, #12]	; (8016754 <tcp_poll+0x3c>)
 8016748:	f640 023d 	movw	r2, #2109	; 0x83d
 801674c:	4904      	ldr	r1, [pc, #16]	; (8016760 <tcp_poll+0x48>)
 801674e:	4803      	ldr	r0, [pc, #12]	; (801675c <tcp_poll+0x44>)
 8016750:	f009 ba5a 	b.w	801fc08 <iprintf>
 8016754:	0803bea8 	.word	0x0803bea8
 8016758:	0803c13c 	.word	0x0803c13c
 801675c:	08024d0c 	.word	0x08024d0c
 8016760:	0803c124 	.word	0x0803c124

08016764 <tcp_pcb_purge>:
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 8016764:	2800      	cmp	r0, #0
 8016766:	d02f      	beq.n	80167c8 <tcp_pcb_purge+0x64>

  if (pcb->state != CLOSED &&
 8016768:	7d03      	ldrb	r3, [r0, #20]
      pcb->state != TIME_WAIT &&
 801676a:	2b0a      	cmp	r3, #10
 801676c:	d02b      	beq.n	80167c6 <tcp_pcb_purge+0x62>
 801676e:	2b01      	cmp	r3, #1
 8016770:	d929      	bls.n	80167c6 <tcp_pcb_purge+0x62>
{
 8016772:	b570      	push	{r4, r5, r6, lr}
 8016774:	4604      	mov	r4, r0

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 8016776:	6f80      	ldr	r0, [r0, #120]	; 0x78
 8016778:	b118      	cbz	r0, 8016782 <tcp_pcb_purge+0x1e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 801677a:	f7ff f8ed 	bl	8015958 <pbuf_free>
      pcb->refused_data = NULL;
 801677e:	2300      	movs	r3, #0
 8016780:	67a3      	str	r3, [r4, #120]	; 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8016782:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8016784:	b130      	cbz	r0, 8016794 <tcp_pcb_purge+0x30>
    struct tcp_seg *next = seg->next;
 8016786:	6805      	ldr	r5, [r0, #0]
    tcp_seg_free(seg);
 8016788:	f7ff ff1a 	bl	80165c0 <tcp_seg_free>
  while (seg != NULL) {
 801678c:	4628      	mov	r0, r5
 801678e:	2d00      	cmp	r5, #0
 8016790:	d1f9      	bne.n	8016786 <tcp_pcb_purge+0x22>
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
  if (pcb->ooseq) {
    tcp_segs_free(pcb->ooseq);
    pcb->ooseq = NULL;
 8016792:	6765      	str	r5, [r4, #116]	; 0x74
    pcb->rtime = -1;
 8016794:	f64f 73ff 	movw	r3, #65535	; 0xffff
    tcp_segs_free(pcb->unsent);
 8016798:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
    pcb->rtime = -1;
 801679a:	8623      	strh	r3, [r4, #48]	; 0x30
  while (seg != NULL) {
 801679c:	b128      	cbz	r0, 80167aa <tcp_pcb_purge+0x46>
    struct tcp_seg *next = seg->next;
 801679e:	6805      	ldr	r5, [r0, #0]
    tcp_seg_free(seg);
 80167a0:	f7ff ff0e 	bl	80165c0 <tcp_seg_free>
  while (seg != NULL) {
 80167a4:	4628      	mov	r0, r5
 80167a6:	2d00      	cmp	r5, #0
 80167a8:	d1f9      	bne.n	801679e <tcp_pcb_purge+0x3a>
    tcp_segs_free(pcb->unacked);
 80167aa:	6f20      	ldr	r0, [r4, #112]	; 0x70
  while (seg != NULL) {
 80167ac:	b128      	cbz	r0, 80167ba <tcp_pcb_purge+0x56>
    struct tcp_seg *next = seg->next;
 80167ae:	6805      	ldr	r5, [r0, #0]
    tcp_seg_free(seg);
 80167b0:	f7ff ff06 	bl	80165c0 <tcp_seg_free>
  while (seg != NULL) {
 80167b4:	4628      	mov	r0, r5
 80167b6:	2d00      	cmp	r5, #0
 80167b8:	d1f9      	bne.n	80167ae <tcp_pcb_purge+0x4a>
    pcb->unacked = pcb->unsent = NULL;
 80167ba:	2300      	movs	r3, #0
 80167bc:	e9c4 331b 	strd	r3, r3, [r4, #108]	; 0x6c
    pcb->unsent_oversize = 0;
 80167c0:	f8a4 3068 	strh.w	r3, [r4, #104]	; 0x68
}
 80167c4:	bd70      	pop	{r4, r5, r6, pc}
 80167c6:	4770      	bx	lr
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 80167c8:	4b03      	ldr	r3, [pc, #12]	; (80167d8 <tcp_pcb_purge+0x74>)
 80167ca:	f640 0251 	movw	r2, #2129	; 0x851
 80167ce:	4903      	ldr	r1, [pc, #12]	; (80167dc <tcp_pcb_purge+0x78>)
 80167d0:	4803      	ldr	r0, [pc, #12]	; (80167e0 <tcp_pcb_purge+0x7c>)
 80167d2:	f009 ba19 	b.w	801fc08 <iprintf>
 80167d6:	bf00      	nop
 80167d8:	0803bea8 	.word	0x0803bea8
 80167dc:	0803c078 	.word	0x0803c078
 80167e0:	08024d0c 	.word	0x08024d0c

080167e4 <tcp_slowtmr>:
{
 80167e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  ++tcp_ticks;
 80167e8:	4e9d      	ldr	r6, [pc, #628]	; (8016a60 <tcp_slowtmr+0x27c>)
{
 80167ea:	b087      	sub	sp, #28
  ++tcp_timer_ctr;
 80167ec:	f8df 829c 	ldr.w	r8, [pc, #668]	; 8016a8c <tcp_slowtmr+0x2a8>
  ++tcp_ticks;
 80167f0:	6832      	ldr	r2, [r6, #0]
  ++tcp_timer_ctr;
 80167f2:	f898 3000 	ldrb.w	r3, [r8]
  ++tcp_ticks;
 80167f6:	3201      	adds	r2, #1
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 80167f8:	f8df 9294 	ldr.w	r9, [pc, #660]	; 8016a90 <tcp_slowtmr+0x2ac>
  ++tcp_timer_ctr;
 80167fc:	3301      	adds	r3, #1
  ++tcp_ticks;
 80167fe:	6032      	str	r2, [r6, #0]
  ++tcp_timer_ctr;
 8016800:	f888 3000 	strb.w	r3, [r8]
  pcb = tcp_active_pcbs;
 8016804:	4b97      	ldr	r3, [pc, #604]	; (8016a64 <tcp_slowtmr+0x280>)
 8016806:	681c      	ldr	r4, [r3, #0]
  while (pcb != NULL) {
 8016808:	2c00      	cmp	r4, #0
 801680a:	d07f      	beq.n	801690c <tcp_slowtmr+0x128>
  prev = NULL;
 801680c:	2700      	movs	r7, #0
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 801680e:	7d23      	ldrb	r3, [r4, #20]
 8016810:	2b00      	cmp	r3, #0
 8016812:	f000 80f6 	beq.w	8016a02 <tcp_slowtmr+0x21e>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 8016816:	2b01      	cmp	r3, #1
 8016818:	f000 80fe 	beq.w	8016a18 <tcp_slowtmr+0x234>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 801681c:	2b0a      	cmp	r3, #10
 801681e:	f000 8106 	beq.w	8016a2e <tcp_slowtmr+0x24a>
    if (pcb->last_timer == tcp_timer_ctr) {
 8016822:	f898 2000 	ldrb.w	r2, [r8]
 8016826:	7fa3      	ldrb	r3, [r4, #30]
 8016828:	4293      	cmp	r3, r2
 801682a:	f000 810d 	beq.w	8016a48 <tcp_slowtmr+0x264>
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 801682e:	7d23      	ldrb	r3, [r4, #20]
    pcb->last_timer = tcp_timer_ctr;
 8016830:	77a2      	strb	r2, [r4, #30]
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 8016832:	2b02      	cmp	r3, #2
 8016834:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
 8016838:	f000 810c 	beq.w	8016a54 <tcp_slowtmr+0x270>
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 801683c:	2a0b      	cmp	r2, #11
 801683e:	f240 80c7 	bls.w	80169d0 <tcp_slowtmr+0x1ec>
      ++pcb_remove;
 8016842:	2501      	movs	r5, #1
    if (pcb->state == FIN_WAIT_2) {
 8016844:	2b06      	cmp	r3, #6
 8016846:	f000 80b6 	beq.w	80169b6 <tcp_slowtmr+0x1d2>
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 801684a:	f894 a009 	ldrb.w	sl, [r4, #9]
 801684e:	f01a 0a08 	ands.w	sl, sl, #8
 8016852:	d01d      	beq.n	8016890 <tcp_slowtmr+0xac>
 8016854:	2b04      	cmp	r3, #4
 8016856:	d007      	beq.n	8016868 <tcp_slowtmr+0x84>
 8016858:	f1a3 0307 	sub.w	r3, r3, #7
 801685c:	fab3 f383 	clz	r3, r3
 8016860:	095b      	lsrs	r3, r3, #5
 8016862:	2b00      	cmp	r3, #0
 8016864:	f000 80b1 	beq.w	80169ca <tcp_slowtmr+0x1e6>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8016868:	6832      	ldr	r2, [r6, #0]
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 801686a:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
 801686e:	4b7e      	ldr	r3, [pc, #504]	; (8016a68 <tcp_slowtmr+0x284>)
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8016870:	9205      	str	r2, [sp, #20]
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 8016872:	4403      	add	r3, r0
 8016874:	4a7d      	ldr	r2, [pc, #500]	; (8016a6c <tcp_slowtmr+0x288>)
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8016876:	6a21      	ldr	r1, [r4, #32]
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 8016878:	fba2 2303 	umull	r2, r3, r2, r3
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801687c:	9a05      	ldr	r2, [sp, #20]
 801687e:	1a52      	subs	r2, r2, r1
 8016880:	ebb2 1f53 	cmp.w	r2, r3, lsr #5
 8016884:	f240 8157 	bls.w	8016b36 <tcp_slowtmr+0x352>
        ++pcb_remove;
 8016888:	3501      	adds	r5, #1
        ++pcb_reset;
 801688a:	f04f 0a01 	mov.w	sl, #1
        ++pcb_remove;
 801688e:	b2ed      	uxtb	r5, r5
    if (pcb->ooseq != NULL &&
 8016890:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8016892:	b148      	cbz	r0, 80168a8 <tcp_slowtmr+0xc4>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 8016894:	6833      	ldr	r3, [r6, #0]
 8016896:	6a22      	ldr	r2, [r4, #32]
 8016898:	f9b4 1040 	ldrsh.w	r1, [r4, #64]	; 0x40
 801689c:	1a9b      	subs	r3, r3, r2
 801689e:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    if (pcb->ooseq != NULL &&
 80168a2:	ebb3 0f41 	cmp.w	r3, r1, lsl #1
 80168a6:	d252      	bcs.n	801694e <tcp_slowtmr+0x16a>
    if (pcb->state == SYN_RCVD) {
 80168a8:	7d23      	ldrb	r3, [r4, #20]
 80168aa:	2b03      	cmp	r3, #3
 80168ac:	d05b      	beq.n	8016966 <tcp_slowtmr+0x182>
    if (pcb->state == LAST_ACK) {
 80168ae:	2b09      	cmp	r3, #9
 80168b0:	d15e      	bne.n	8016970 <tcp_slowtmr+0x18c>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 80168b2:	6833      	ldr	r3, [r6, #0]
 80168b4:	6a22      	ldr	r2, [r4, #32]
 80168b6:	1a9b      	subs	r3, r3, r2
 80168b8:	2bf0      	cmp	r3, #240	; 0xf0
 80168ba:	d959      	bls.n	8016970 <tcp_slowtmr+0x18c>
      tcp_pcb_purge(pcb);
 80168bc:	4620      	mov	r0, r4
      tcp_err_fn err_fn = pcb->errf;
 80168be:	f8d4 b090 	ldr.w	fp, [r4, #144]	; 0x90
      tcp_pcb_purge(pcb);
 80168c2:	f7ff ff4f 	bl	8016764 <tcp_pcb_purge>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 80168c6:	4b67      	ldr	r3, [pc, #412]	; (8016a64 <tcp_slowtmr+0x280>)
 80168c8:	681b      	ldr	r3, [r3, #0]
      if (prev != NULL) {
 80168ca:	2f00      	cmp	r7, #0
 80168cc:	f000 8197 	beq.w	8016bfe <tcp_slowtmr+0x41a>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 80168d0:	42a3      	cmp	r3, r4
 80168d2:	f000 81aa 	beq.w	8016c2a <tcp_slowtmr+0x446>
        prev->next = pcb->next;
 80168d6:	68e3      	ldr	r3, [r4, #12]
 80168d8:	60fb      	str	r3, [r7, #12]
      if (pcb_reset) {
 80168da:	f1ba 0f00 	cmp.w	sl, #0
 80168de:	f040 8157 	bne.w	8016b90 <tcp_slowtmr+0x3ac>
      tcp_free(pcb2);
 80168e2:	4620      	mov	r0, r4
      tcp_active_pcbs_changed = 0;
 80168e4:	4d62      	ldr	r5, [pc, #392]	; (8016a70 <tcp_slowtmr+0x28c>)
      pcb = pcb->next;
 80168e6:	e9d4 4a03 	ldrd	r4, sl, [r4, #12]
      tcp_free(pcb2);
 80168ea:	f7ff fd01 	bl	80162f0 <tcp_free>
      tcp_active_pcbs_changed = 0;
 80168ee:	2300      	movs	r3, #0
 80168f0:	702b      	strb	r3, [r5, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 80168f2:	f1bb 0f00 	cmp.w	fp, #0
 80168f6:	d007      	beq.n	8016908 <tcp_slowtmr+0x124>
 80168f8:	4650      	mov	r0, sl
 80168fa:	f06f 010c 	mvn.w	r1, #12
 80168fe:	47d8      	blx	fp
      if (tcp_active_pcbs_changed) {
 8016900:	782b      	ldrb	r3, [r5, #0]
 8016902:	2b00      	cmp	r3, #0
 8016904:	f47f af7e 	bne.w	8016804 <tcp_slowtmr+0x20>
  while (pcb != NULL) {
 8016908:	2c00      	cmp	r4, #0
 801690a:	d180      	bne.n	801680e <tcp_slowtmr+0x2a>
  pcb = tcp_tw_pcbs;
 801690c:	4f59      	ldr	r7, [pc, #356]	; (8016a74 <tcp_slowtmr+0x290>)
 801690e:	683c      	ldr	r4, [r7, #0]
  while (pcb != NULL) {
 8016910:	b1d4      	cbz	r4, 8016948 <tcp_slowtmr+0x164>
  prev = NULL;
 8016912:	2500      	movs	r5, #0
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8016914:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8016a90 <tcp_slowtmr+0x2ac>
 8016918:	f8df a178 	ldr.w	sl, [pc, #376]	; 8016a94 <tcp_slowtmr+0x2b0>
 801691c:	f8df 815c 	ldr.w	r8, [pc, #348]	; 8016a7c <tcp_slowtmr+0x298>
 8016920:	7d23      	ldrb	r3, [r4, #20]
 8016922:	2b0a      	cmp	r3, #10
 8016924:	d006      	beq.n	8016934 <tcp_slowtmr+0x150>
 8016926:	464b      	mov	r3, r9
 8016928:	f240 52a1 	movw	r2, #1441	; 0x5a1
 801692c:	4651      	mov	r1, sl
 801692e:	4640      	mov	r0, r8
 8016930:	f009 f96a 	bl	801fc08 <iprintf>
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8016934:	6833      	ldr	r3, [r6, #0]
 8016936:	6a22      	ldr	r2, [r4, #32]
 8016938:	1a9b      	subs	r3, r3, r2
 801693a:	2bf0      	cmp	r3, #240	; 0xf0
 801693c:	f200 8114 	bhi.w	8016b68 <tcp_slowtmr+0x384>
      pcb = pcb->next;
 8016940:	4625      	mov	r5, r4
 8016942:	68e4      	ldr	r4, [r4, #12]
  while (pcb != NULL) {
 8016944:	2c00      	cmp	r4, #0
 8016946:	d1eb      	bne.n	8016920 <tcp_slowtmr+0x13c>
}
 8016948:	b007      	add	sp, #28
 801694a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    struct tcp_seg *next = seg->next;
 801694e:	f8d0 b000 	ldr.w	fp, [r0]
    tcp_seg_free(seg);
 8016952:	f7ff fe35 	bl	80165c0 <tcp_seg_free>
  while (seg != NULL) {
 8016956:	4658      	mov	r0, fp
 8016958:	2800      	cmp	r0, #0
 801695a:	d1f8      	bne.n	801694e <tcp_slowtmr+0x16a>
    if (pcb->state == SYN_RCVD) {
 801695c:	7d23      	ldrb	r3, [r4, #20]
    pcb->ooseq = NULL;
 801695e:	f8c4 b074 	str.w	fp, [r4, #116]	; 0x74
    if (pcb->state == SYN_RCVD) {
 8016962:	2b03      	cmp	r3, #3
 8016964:	d1a3      	bne.n	80168ae <tcp_slowtmr+0xca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8016966:	6833      	ldr	r3, [r6, #0]
 8016968:	6a22      	ldr	r2, [r4, #32]
 801696a:	1a9b      	subs	r3, r3, r2
 801696c:	2b28      	cmp	r3, #40	; 0x28
 801696e:	d8a5      	bhi.n	80168bc <tcp_slowtmr+0xd8>
    if (pcb_remove) {
 8016970:	2d00      	cmp	r5, #0
 8016972:	d1a3      	bne.n	80168bc <tcp_slowtmr+0xd8>
      ++prev->polltmr;
 8016974:	7f23      	ldrb	r3, [r4, #28]
      if (prev->polltmr >= prev->pollinterval) {
 8016976:	7f62      	ldrb	r2, [r4, #29]
      ++prev->polltmr;
 8016978:	3301      	adds	r3, #1
      pcb = pcb->next;
 801697a:	f8d4 a00c 	ldr.w	sl, [r4, #12]
      ++prev->polltmr;
 801697e:	b2db      	uxtb	r3, r3
      if (prev->polltmr >= prev->pollinterval) {
 8016980:	429a      	cmp	r2, r3
      ++prev->polltmr;
 8016982:	7723      	strb	r3, [r4, #28]
      if (prev->polltmr >= prev->pollinterval) {
 8016984:	d811      	bhi.n	80169aa <tcp_slowtmr+0x1c6>
        tcp_active_pcbs_changed = 0;
 8016986:	4f3a      	ldr	r7, [pc, #232]	; (8016a70 <tcp_slowtmr+0x28c>)
        TCP_EVENT_POLL(prev, err);
 8016988:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
        prev->polltmr = 0;
 801698c:	7725      	strb	r5, [r4, #28]
        tcp_active_pcbs_changed = 0;
 801698e:	703d      	strb	r5, [r7, #0]
        TCP_EVENT_POLL(prev, err);
 8016990:	2b00      	cmp	r3, #0
 8016992:	f000 810a 	beq.w	8016baa <tcp_slowtmr+0x3c6>
 8016996:	4621      	mov	r1, r4
 8016998:	6920      	ldr	r0, [r4, #16]
 801699a:	4798      	blx	r3
        if (tcp_active_pcbs_changed) {
 801699c:	783b      	ldrb	r3, [r7, #0]
 801699e:	2b00      	cmp	r3, #0
 80169a0:	f47f af30 	bne.w	8016804 <tcp_slowtmr+0x20>
        if (err == ERR_OK) {
 80169a4:	2800      	cmp	r0, #0
 80169a6:	f000 8100 	beq.w	8016baa <tcp_slowtmr+0x3c6>
 80169aa:	4627      	mov	r7, r4
      pcb = pcb->next;
 80169ac:	4654      	mov	r4, sl
  while (pcb != NULL) {
 80169ae:	2c00      	cmp	r4, #0
 80169b0:	f47f af2d 	bne.w	801680e <tcp_slowtmr+0x2a>
 80169b4:	e7aa      	b.n	801690c <tcp_slowtmr+0x128>
      if (pcb->flags & TF_RXCLOSED) {
 80169b6:	8b63      	ldrh	r3, [r4, #26]
 80169b8:	06db      	lsls	r3, r3, #27
 80169ba:	d506      	bpl.n	80169ca <tcp_slowtmr+0x1e6>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 80169bc:	6833      	ldr	r3, [r6, #0]
 80169be:	6a22      	ldr	r2, [r4, #32]
 80169c0:	1a9b      	subs	r3, r3, r2
 80169c2:	2b28      	cmp	r3, #40	; 0x28
 80169c4:	d901      	bls.n	80169ca <tcp_slowtmr+0x1e6>
          ++pcb_remove;
 80169c6:	3501      	adds	r5, #1
 80169c8:	b2ed      	uxtb	r5, r5
    pcb_reset = 0;
 80169ca:	f04f 0a00 	mov.w	sl, #0
 80169ce:	e75f      	b.n	8016890 <tcp_slowtmr+0xac>
      if (pcb->persist_backoff > 0) {
 80169d0:	f894 5099 	ldrb.w	r5, [r4, #153]	; 0x99
 80169d4:	2d00      	cmp	r5, #0
 80169d6:	d05f      	beq.n	8016a98 <tcp_slowtmr+0x2b4>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 80169d8:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80169da:	b133      	cbz	r3, 80169ea <tcp_slowtmr+0x206>
 80169dc:	464b      	mov	r3, r9
 80169de:	f240 42d4 	movw	r2, #1236	; 0x4d4
 80169e2:	4925      	ldr	r1, [pc, #148]	; (8016a78 <tcp_slowtmr+0x294>)
 80169e4:	4825      	ldr	r0, [pc, #148]	; (8016a7c <tcp_slowtmr+0x298>)
 80169e6:	f009 f90f 	bl	801fc08 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 80169ea:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 80169ec:	2b00      	cmp	r3, #0
 80169ee:	f000 8131 	beq.w	8016c54 <tcp_slowtmr+0x470>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 80169f2:	f894 309a 	ldrb.w	r3, [r4, #154]	; 0x9a
 80169f6:	2b0b      	cmp	r3, #11
 80169f8:	f240 80e0 	bls.w	8016bbc <tcp_slowtmr+0x3d8>
 80169fc:	7d23      	ldrb	r3, [r4, #20]
          ++pcb_remove; /* max probes reached */
 80169fe:	2501      	movs	r5, #1
 8016a00:	e720      	b.n	8016844 <tcp_slowtmr+0x60>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 8016a02:	464b      	mov	r3, r9
 8016a04:	f240 42be 	movw	r2, #1214	; 0x4be
 8016a08:	491d      	ldr	r1, [pc, #116]	; (8016a80 <tcp_slowtmr+0x29c>)
 8016a0a:	481c      	ldr	r0, [pc, #112]	; (8016a7c <tcp_slowtmr+0x298>)
 8016a0c:	f009 f8fc 	bl	801fc08 <iprintf>
 8016a10:	7d23      	ldrb	r3, [r4, #20]
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 8016a12:	2b01      	cmp	r3, #1
 8016a14:	f47f af02 	bne.w	801681c <tcp_slowtmr+0x38>
 8016a18:	464b      	mov	r3, r9
 8016a1a:	f240 42bf 	movw	r2, #1215	; 0x4bf
 8016a1e:	4919      	ldr	r1, [pc, #100]	; (8016a84 <tcp_slowtmr+0x2a0>)
 8016a20:	4816      	ldr	r0, [pc, #88]	; (8016a7c <tcp_slowtmr+0x298>)
 8016a22:	f009 f8f1 	bl	801fc08 <iprintf>
 8016a26:	7d23      	ldrb	r3, [r4, #20]
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 8016a28:	2b0a      	cmp	r3, #10
 8016a2a:	f47f aefa 	bne.w	8016822 <tcp_slowtmr+0x3e>
 8016a2e:	464b      	mov	r3, r9
 8016a30:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 8016a34:	4914      	ldr	r1, [pc, #80]	; (8016a88 <tcp_slowtmr+0x2a4>)
 8016a36:	4811      	ldr	r0, [pc, #68]	; (8016a7c <tcp_slowtmr+0x298>)
 8016a38:	f009 f8e6 	bl	801fc08 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 8016a3c:	f898 2000 	ldrb.w	r2, [r8]
 8016a40:	7fa3      	ldrb	r3, [r4, #30]
 8016a42:	4293      	cmp	r3, r2
 8016a44:	f47f aef3 	bne.w	801682e <tcp_slowtmr+0x4a>
      continue;
 8016a48:	4627      	mov	r7, r4
      pcb = pcb->next;
 8016a4a:	68e4      	ldr	r4, [r4, #12]
  while (pcb != NULL) {
 8016a4c:	2c00      	cmp	r4, #0
 8016a4e:	f47f aede 	bne.w	801680e <tcp_slowtmr+0x2a>
 8016a52:	e75b      	b.n	801690c <tcp_slowtmr+0x128>
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 8016a54:	2a05      	cmp	r2, #5
 8016a56:	d9bb      	bls.n	80169d0 <tcp_slowtmr+0x1ec>
    pcb_reset = 0;
 8016a58:	f04f 0a00 	mov.w	sl, #0
      ++pcb_remove;
 8016a5c:	2501      	movs	r5, #1
 8016a5e:	e717      	b.n	8016890 <tcp_slowtmr+0xac>
 8016a60:	200360b4 	.word	0x200360b4
 8016a64:	200360b0 	.word	0x200360b0
 8016a68:	000a4cb8 	.word	0x000a4cb8
 8016a6c:	10624dd3 	.word	0x10624dd3
 8016a70:	200360ac 	.word	0x200360ac
 8016a74:	200360c0 	.word	0x200360c0
 8016a78:	0803c2f0 	.word	0x0803c2f0
 8016a7c:	08024d0c 	.word	0x08024d0c
 8016a80:	0803c268 	.word	0x0803c268
 8016a84:	0803c294 	.word	0x0803c294
 8016a88:	0803c2c0 	.word	0x0803c2c0
 8016a8c:	200222e5 	.word	0x200222e5
 8016a90:	0803bea8 	.word	0x0803bea8
 8016a94:	0803c3b4 	.word	0x0803c3b4
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 8016a98:	f9b4 2030 	ldrsh.w	r2, [r4, #48]	; 0x30
 8016a9c:	2a00      	cmp	r2, #0
 8016a9e:	db06      	blt.n	8016aae <tcp_slowtmr+0x2ca>
 8016aa0:	f647 71ff 	movw	r1, #32767	; 0x7fff
 8016aa4:	428a      	cmp	r2, r1
 8016aa6:	d002      	beq.n	8016aae <tcp_slowtmr+0x2ca>
          ++pcb->rtime;
 8016aa8:	3201      	adds	r2, #1
 8016aaa:	b212      	sxth	r2, r2
 8016aac:	8622      	strh	r2, [r4, #48]	; 0x30
        if (pcb->rtime >= pcb->rto) {
 8016aae:	f9b4 1040 	ldrsh.w	r1, [r4, #64]	; 0x40
 8016ab2:	4291      	cmp	r1, r2
 8016ab4:	f73f aec6 	bgt.w	8016844 <tcp_slowtmr+0x60>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 8016ab8:	4620      	mov	r0, r4
 8016aba:	f003 f9e9 	bl	8019e90 <tcp_rexmit_rto_prepare>
 8016abe:	2800      	cmp	r0, #0
 8016ac0:	f040 80d0 	bne.w	8016c64 <tcp_slowtmr+0x480>
 8016ac4:	7d23      	ldrb	r3, [r4, #20]
            if (pcb->state != SYN_SENT) {
 8016ac6:	2b02      	cmp	r3, #2
 8016ac8:	d016      	beq.n	8016af8 <tcp_slowtmr+0x314>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 8016aca:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 8016ace:	f647 71ff 	movw	r1, #32767	; 0x7fff
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 8016ad2:	f8df c1f8 	ldr.w	ip, [pc, #504]	; 8016ccc <tcp_slowtmr+0x4e8>
 8016ad6:	2a0c      	cmp	r2, #12
 8016ad8:	f9b4 003c 	ldrsh.w	r0, [r4, #60]	; 0x3c
 8016adc:	f9b4 303e 	ldrsh.w	r3, [r4, #62]	; 0x3e
 8016ae0:	bf28      	it	cs
 8016ae2:	220c      	movcs	r2, #12
 8016ae4:	eb03 03e0 	add.w	r3, r3, r0, asr #3
 8016ae8:	f81c 2002 	ldrb.w	r2, [ip, r2]
 8016aec:	4093      	lsls	r3, r2
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 8016aee:	428b      	cmp	r3, r1
 8016af0:	bfa8      	it	ge
 8016af2:	460b      	movge	r3, r1
 8016af4:	f8a4 3040 	strh.w	r3, [r4, #64]	; 0x40
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 8016af8:	f8b4 0048 	ldrh.w	r0, [r4, #72]	; 0x48
            pcb->rtime = 0;
 8016afc:	2200      	movs	r2, #0
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 8016afe:	f8b4 3060 	ldrh.w	r3, [r4, #96]	; 0x60
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8016b02:	8e61      	ldrh	r1, [r4, #50]	; 0x32
            pcb->ssthresh = eff_wnd >> 1;
 8016b04:	4283      	cmp	r3, r0
            pcb->rtime = 0;
 8016b06:	8622      	strh	r2, [r4, #48]	; 0x30
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8016b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
            pcb->cwnd = pcb->mss;
 8016b0c:	f8a4 1048 	strh.w	r1, [r4, #72]	; 0x48
            pcb->ssthresh = eff_wnd >> 1;
 8016b10:	bf28      	it	cs
 8016b12:	4603      	movcs	r3, r0
            tcp_rexmit_rto_commit(pcb);
 8016b14:	4620      	mov	r0, r4
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8016b16:	b292      	uxth	r2, r2
            pcb->ssthresh = eff_wnd >> 1;
 8016b18:	085b      	lsrs	r3, r3, #1
 8016b1a:	f8a4 304a 	strh.w	r3, [r4, #74]	; 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8016b1e:	4293      	cmp	r3, r2
            pcb->bytes_acked = 0;
 8016b20:	f04f 0300 	mov.w	r3, #0
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 8016b24:	bf38      	it	cc
 8016b26:	f8a4 204a 	strhcc.w	r2, [r4, #74]	; 0x4a
            pcb->bytes_acked = 0;
 8016b2a:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
            tcp_rexmit_rto_commit(pcb);
 8016b2e:	f003 fce1 	bl	801a4f4 <tcp_rexmit_rto_commit>
 8016b32:	7d23      	ldrb	r3, [r4, #20]
 8016b34:	e686      	b.n	8016844 <tcp_slowtmr+0x60>
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 8016b36:	495b      	ldr	r1, [pc, #364]	; (8016ca4 <tcp_slowtmr+0x4c0>)
 8016b38:	f894 309b 	ldrb.w	r3, [r4, #155]	; 0x9b
 8016b3c:	fb01 0303 	mla	r3, r1, r3, r0
                 / TCP_SLOW_INTERVAL) {
 8016b40:	4959      	ldr	r1, [pc, #356]	; (8016ca8 <tcp_slowtmr+0x4c4>)
 8016b42:	fba1 1303 	umull	r1, r3, r1, r3
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8016b46:	ebb2 1f53 	cmp.w	r2, r3, lsr #5
 8016b4a:	f67f af3e 	bls.w	80169ca <tcp_slowtmr+0x1e6>
        err = tcp_keepalive(pcb);
 8016b4e:	4620      	mov	r0, r4
 8016b50:	f003 fd0a 	bl	801a568 <tcp_keepalive>
        if (err == ERR_OK) {
 8016b54:	2800      	cmp	r0, #0
 8016b56:	f47f af38 	bne.w	80169ca <tcp_slowtmr+0x1e6>
          pcb->keep_cnt_sent++;
 8016b5a:	f894 309b 	ldrb.w	r3, [r4, #155]	; 0x9b
    pcb_reset = 0;
 8016b5e:	4682      	mov	sl, r0
          pcb->keep_cnt_sent++;
 8016b60:	3301      	adds	r3, #1
 8016b62:	f884 309b 	strb.w	r3, [r4, #155]	; 0x9b
 8016b66:	e693      	b.n	8016890 <tcp_slowtmr+0xac>
      tcp_pcb_purge(pcb);
 8016b68:	4620      	mov	r0, r4
 8016b6a:	f7ff fdfb 	bl	8016764 <tcp_pcb_purge>
      if (prev != NULL) {
 8016b6e:	2d00      	cmp	r5, #0
 8016b70:	d063      	beq.n	8016c3a <tcp_slowtmr+0x456>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8016b72:	683b      	ldr	r3, [r7, #0]
 8016b74:	42a3      	cmp	r3, r4
 8016b76:	f000 8086 	beq.w	8016c86 <tcp_slowtmr+0x4a2>
        prev->next = pcb->next;
 8016b7a:	68e3      	ldr	r3, [r4, #12]
 8016b7c:	60eb      	str	r3, [r5, #12]
 8016b7e:	68e3      	ldr	r3, [r4, #12]
      tcp_free(pcb2);
 8016b80:	4620      	mov	r0, r4
      pcb = pcb->next;
 8016b82:	461c      	mov	r4, r3
      tcp_free(pcb2);
 8016b84:	f7ff fbb4 	bl	80162f0 <tcp_free>
  while (pcb != NULL) {
 8016b88:	2c00      	cmp	r4, #0
 8016b8a:	f47f aec9 	bne.w	8016920 <tcp_slowtmr+0x13c>
 8016b8e:	e6db      	b.n	8016948 <tcp_slowtmr+0x164>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8016b90:	8b25      	ldrh	r5, [r4, #24]
 8016b92:	1d20      	adds	r0, r4, #4
 8016b94:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8016b96:	4623      	mov	r3, r4
 8016b98:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8016b9a:	9502      	str	r5, [sp, #8]
 8016b9c:	8ae5      	ldrh	r5, [r4, #22]
 8016b9e:	9000      	str	r0, [sp, #0]
 8016ba0:	4620      	mov	r0, r4
 8016ba2:	9501      	str	r5, [sp, #4]
 8016ba4:	f003 fa32 	bl	801a00c <tcp_rst>
 8016ba8:	e69b      	b.n	80168e2 <tcp_slowtmr+0xfe>
          tcp_output(prev);
 8016baa:	4620      	mov	r0, r4
 8016bac:	4627      	mov	r7, r4
      pcb = pcb->next;
 8016bae:	4654      	mov	r4, sl
          tcp_output(prev);
 8016bb0:	f003 faa8 	bl	801a104 <tcp_output>
  while (pcb != NULL) {
 8016bb4:	2c00      	cmp	r4, #0
 8016bb6:	f47f ae2a 	bne.w	801680e <tcp_slowtmr+0x2a>
 8016bba:	e6a7      	b.n	801690c <tcp_slowtmr+0x128>
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 8016bbc:	4a3b      	ldr	r2, [pc, #236]	; (8016cac <tcp_slowtmr+0x4c8>)
 8016bbe:	f894 1099 	ldrb.w	r1, [r4, #153]	; 0x99
          if (pcb->persist_cnt < backoff_cnt) {
 8016bc2:	f894 3098 	ldrb.w	r3, [r4, #152]	; 0x98
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 8016bc6:	440a      	add	r2, r1
 8016bc8:	f812 2c01 	ldrb.w	r2, [r2, #-1]
          if (pcb->persist_cnt < backoff_cnt) {
 8016bcc:	4293      	cmp	r3, r2
 8016bce:	d323      	bcc.n	8016c18 <tcp_slowtmr+0x434>
            if (pcb->snd_wnd == 0) {
 8016bd0:	f8b4 5060 	ldrh.w	r5, [r4, #96]	; 0x60
 8016bd4:	2d00      	cmp	r5, #0
 8016bd6:	d04f      	beq.n	8016c78 <tcp_slowtmr+0x494>
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 8016bd8:	4629      	mov	r1, r5
 8016bda:	4620      	mov	r0, r4
 8016bdc:	f002 ff9a 	bl	8019b14 <tcp_split_unsent_seg>
 8016be0:	2800      	cmp	r0, #0
 8016be2:	d058      	beq.n	8016c96 <tcp_slowtmr+0x4b2>
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 8016be4:	f894 2099 	ldrb.w	r2, [r4, #153]	; 0x99
              pcb->persist_cnt = 0;
 8016be8:	2500      	movs	r5, #0
 8016bea:	7d23      	ldrb	r3, [r4, #20]
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 8016bec:	2a06      	cmp	r2, #6
              pcb->persist_cnt = 0;
 8016bee:	f884 5098 	strb.w	r5, [r4, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 8016bf2:	f63f ae27 	bhi.w	8016844 <tcp_slowtmr+0x60>
                pcb->persist_backoff++;
 8016bf6:	3201      	adds	r2, #1
 8016bf8:	f884 2099 	strb.w	r2, [r4, #153]	; 0x99
 8016bfc:	e622      	b.n	8016844 <tcp_slowtmr+0x60>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 8016bfe:	42a3      	cmp	r3, r4
 8016c00:	d006      	beq.n	8016c10 <tcp_slowtmr+0x42c>
 8016c02:	464b      	mov	r3, r9
 8016c04:	f240 5271 	movw	r2, #1393	; 0x571
 8016c08:	4929      	ldr	r1, [pc, #164]	; (8016cb0 <tcp_slowtmr+0x4cc>)
 8016c0a:	482a      	ldr	r0, [pc, #168]	; (8016cb4 <tcp_slowtmr+0x4d0>)
 8016c0c:	f008 fffc 	bl	801fc08 <iprintf>
        tcp_active_pcbs = pcb->next;
 8016c10:	68e3      	ldr	r3, [r4, #12]
 8016c12:	4a29      	ldr	r2, [pc, #164]	; (8016cb8 <tcp_slowtmr+0x4d4>)
 8016c14:	6013      	str	r3, [r2, #0]
 8016c16:	e660      	b.n	80168da <tcp_slowtmr+0xf6>
            pcb->persist_cnt++;
 8016c18:	3301      	adds	r3, #1
 8016c1a:	b2db      	uxtb	r3, r3
          if (pcb->persist_cnt >= backoff_cnt) {
 8016c1c:	4293      	cmp	r3, r2
            pcb->persist_cnt++;
 8016c1e:	f884 3098 	strb.w	r3, [r4, #152]	; 0x98
          if (pcb->persist_cnt >= backoff_cnt) {
 8016c22:	d2d5      	bcs.n	8016bd0 <tcp_slowtmr+0x3ec>
 8016c24:	7d23      	ldrb	r3, [r4, #20]
    pcb_remove = 0;
 8016c26:	2500      	movs	r5, #0
 8016c28:	e60c      	b.n	8016844 <tcp_slowtmr+0x60>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 8016c2a:	464b      	mov	r3, r9
 8016c2c:	f240 526d 	movw	r2, #1389	; 0x56d
 8016c30:	4922      	ldr	r1, [pc, #136]	; (8016cbc <tcp_slowtmr+0x4d8>)
 8016c32:	4820      	ldr	r0, [pc, #128]	; (8016cb4 <tcp_slowtmr+0x4d0>)
 8016c34:	f008 ffe8 	bl	801fc08 <iprintf>
 8016c38:	e64d      	b.n	80168d6 <tcp_slowtmr+0xf2>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 8016c3a:	683b      	ldr	r3, [r7, #0]
 8016c3c:	42a3      	cmp	r3, r4
 8016c3e:	d006      	beq.n	8016c4e <tcp_slowtmr+0x46a>
 8016c40:	464b      	mov	r3, r9
 8016c42:	f240 52b3 	movw	r2, #1459	; 0x5b3
 8016c46:	491e      	ldr	r1, [pc, #120]	; (8016cc0 <tcp_slowtmr+0x4dc>)
 8016c48:	4640      	mov	r0, r8
 8016c4a:	f008 ffdd 	bl	801fc08 <iprintf>
        tcp_tw_pcbs = pcb->next;
 8016c4e:	68e3      	ldr	r3, [r4, #12]
 8016c50:	603b      	str	r3, [r7, #0]
 8016c52:	e795      	b.n	8016b80 <tcp_slowtmr+0x39c>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 8016c54:	464b      	mov	r3, r9
 8016c56:	f240 42d5 	movw	r2, #1237	; 0x4d5
 8016c5a:	491a      	ldr	r1, [pc, #104]	; (8016cc4 <tcp_slowtmr+0x4e0>)
 8016c5c:	4815      	ldr	r0, [pc, #84]	; (8016cb4 <tcp_slowtmr+0x4d0>)
 8016c5e:	f008 ffd3 	bl	801fc08 <iprintf>
 8016c62:	e6c6      	b.n	80169f2 <tcp_slowtmr+0x20e>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 8016c64:	6f22      	ldr	r2, [r4, #112]	; 0x70
 8016c66:	7d23      	ldrb	r3, [r4, #20]
 8016c68:	2a00      	cmp	r2, #0
 8016c6a:	f47f adeb 	bne.w	8016844 <tcp_slowtmr+0x60>
 8016c6e:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8016c70:	2a00      	cmp	r2, #0
 8016c72:	f47f af28 	bne.w	8016ac6 <tcp_slowtmr+0x2e2>
 8016c76:	e5e5      	b.n	8016844 <tcp_slowtmr+0x60>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 8016c78:	4620      	mov	r0, r4
 8016c7a:	f003 fc9f 	bl	801a5bc <tcp_zero_window_probe>
 8016c7e:	2800      	cmp	r0, #0
 8016c80:	d0b0      	beq.n	8016be4 <tcp_slowtmr+0x400>
 8016c82:	7d23      	ldrb	r3, [r4, #20]
 8016c84:	e5de      	b.n	8016844 <tcp_slowtmr+0x60>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8016c86:	464b      	mov	r3, r9
 8016c88:	f240 52af 	movw	r2, #1455	; 0x5af
 8016c8c:	490e      	ldr	r1, [pc, #56]	; (8016cc8 <tcp_slowtmr+0x4e4>)
 8016c8e:	4640      	mov	r0, r8
 8016c90:	f008 ffba 	bl	801fc08 <iprintf>
 8016c94:	e771      	b.n	8016b7a <tcp_slowtmr+0x396>
                if (tcp_output(pcb) == ERR_OK) {
 8016c96:	4620      	mov	r0, r4
 8016c98:	f003 fa34 	bl	801a104 <tcp_output>
 8016c9c:	2800      	cmp	r0, #0
 8016c9e:	d1a1      	bne.n	8016be4 <tcp_slowtmr+0x400>
    pcb_remove = 0;
 8016ca0:	4605      	mov	r5, r0
 8016ca2:	e7ee      	b.n	8016c82 <tcp_slowtmr+0x49e>
 8016ca4:	000124f8 	.word	0x000124f8
 8016ca8:	10624dd3 	.word	0x10624dd3
 8016cac:	0803c11c 	.word	0x0803c11c
 8016cb0:	0803c388 	.word	0x0803c388
 8016cb4:	08024d0c 	.word	0x08024d0c
 8016cb8:	200360b0 	.word	0x200360b0
 8016cbc:	0803c35c 	.word	0x0803c35c
 8016cc0:	0803c40c 	.word	0x0803c40c
 8016cc4:	0803c324 	.word	0x0803c324
 8016cc8:	0803c3e4 	.word	0x0803c3e4
 8016ccc:	0803bde8 	.word	0x0803bde8

08016cd0 <tcp_pcb_remove>:
{
 8016cd0:	b538      	push	{r3, r4, r5, lr}
 8016cd2:	4605      	mov	r5, r0
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 8016cd4:	460c      	mov	r4, r1
 8016cd6:	2900      	cmp	r1, #0
 8016cd8:	d04f      	beq.n	8016d7a <tcp_pcb_remove+0xaa>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 8016cda:	2d00      	cmp	r5, #0
 8016cdc:	d056      	beq.n	8016d8c <tcp_pcb_remove+0xbc>
  TCP_RMV(pcblist, pcb);
 8016cde:	682a      	ldr	r2, [r5, #0]
 8016ce0:	42a2      	cmp	r2, r4
 8016ce2:	d047      	beq.n	8016d74 <tcp_pcb_remove+0xa4>
 8016ce4:	b14a      	cbz	r2, 8016cfa <tcp_pcb_remove+0x2a>
 8016ce6:	68d3      	ldr	r3, [r2, #12]
 8016ce8:	429c      	cmp	r4, r3
 8016cea:	d03f      	beq.n	8016d6c <tcp_pcb_remove+0x9c>
 8016cec:	b12b      	cbz	r3, 8016cfa <tcp_pcb_remove+0x2a>
 8016cee:	68da      	ldr	r2, [r3, #12]
 8016cf0:	42a2      	cmp	r2, r4
 8016cf2:	d03c      	beq.n	8016d6e <tcp_pcb_remove+0x9e>
 8016cf4:	4613      	mov	r3, r2
 8016cf6:	2b00      	cmp	r3, #0
 8016cf8:	d1f9      	bne.n	8016cee <tcp_pcb_remove+0x1e>
 8016cfa:	2300      	movs	r3, #0
  tcp_pcb_purge(pcb);
 8016cfc:	4620      	mov	r0, r4
  TCP_RMV(pcblist, pcb);
 8016cfe:	60e3      	str	r3, [r4, #12]
  tcp_pcb_purge(pcb);
 8016d00:	f7ff fd30 	bl	8016764 <tcp_pcb_purge>
  if ((pcb->state != TIME_WAIT) &&
 8016d04:	7d23      	ldrb	r3, [r4, #20]
 8016d06:	2b0a      	cmp	r3, #10
 8016d08:	d02a      	beq.n	8016d60 <tcp_pcb_remove+0x90>
 8016d0a:	2b01      	cmp	r3, #1
 8016d0c:	d028      	beq.n	8016d60 <tcp_pcb_remove+0x90>
      (pcb->flags & TF_ACK_DELAY)) {
 8016d0e:	8b63      	ldrh	r3, [r4, #26]
      (pcb->state != LISTEN) &&
 8016d10:	07da      	lsls	r2, r3, #31
 8016d12:	d41e      	bmi.n	8016d52 <tcp_pcb_remove+0x82>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 8016d14:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8016d16:	b133      	cbz	r3, 8016d26 <tcp_pcb_remove+0x56>
 8016d18:	4b20      	ldr	r3, [pc, #128]	; (8016d9c <tcp_pcb_remove+0xcc>)
 8016d1a:	f640 0293 	movw	r2, #2195	; 0x893
 8016d1e:	4920      	ldr	r1, [pc, #128]	; (8016da0 <tcp_pcb_remove+0xd0>)
 8016d20:	4820      	ldr	r0, [pc, #128]	; (8016da4 <tcp_pcb_remove+0xd4>)
 8016d22:	f008 ff71 	bl	801fc08 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 8016d26:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8016d28:	b133      	cbz	r3, 8016d38 <tcp_pcb_remove+0x68>
 8016d2a:	4b1c      	ldr	r3, [pc, #112]	; (8016d9c <tcp_pcb_remove+0xcc>)
 8016d2c:	f640 0294 	movw	r2, #2196	; 0x894
 8016d30:	491d      	ldr	r1, [pc, #116]	; (8016da8 <tcp_pcb_remove+0xd8>)
 8016d32:	481c      	ldr	r0, [pc, #112]	; (8016da4 <tcp_pcb_remove+0xd4>)
 8016d34:	f008 ff68 	bl	801fc08 <iprintf>
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 8016d38:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8016d3a:	b133      	cbz	r3, 8016d4a <tcp_pcb_remove+0x7a>
 8016d3c:	4b17      	ldr	r3, [pc, #92]	; (8016d9c <tcp_pcb_remove+0xcc>)
 8016d3e:	f640 0296 	movw	r2, #2198	; 0x896
 8016d42:	491a      	ldr	r1, [pc, #104]	; (8016dac <tcp_pcb_remove+0xdc>)
 8016d44:	4817      	ldr	r0, [pc, #92]	; (8016da4 <tcp_pcb_remove+0xd4>)
 8016d46:	f008 ff5f 	bl	801fc08 <iprintf>
  pcb->state = CLOSED;
 8016d4a:	2300      	movs	r3, #0
 8016d4c:	7523      	strb	r3, [r4, #20]
  pcb->local_port = 0;
 8016d4e:	82e3      	strh	r3, [r4, #22]
}
 8016d50:	bd38      	pop	{r3, r4, r5, pc}
    tcp_ack_now(pcb);
 8016d52:	f043 0302 	orr.w	r3, r3, #2
    tcp_output(pcb);
 8016d56:	4620      	mov	r0, r4
    tcp_ack_now(pcb);
 8016d58:	8363      	strh	r3, [r4, #26]
    tcp_output(pcb);
 8016d5a:	f003 f9d3 	bl	801a104 <tcp_output>
 8016d5e:	7d23      	ldrb	r3, [r4, #20]
  if (pcb->state != LISTEN) {
 8016d60:	2b01      	cmp	r3, #1
 8016d62:	d0f2      	beq.n	8016d4a <tcp_pcb_remove+0x7a>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 8016d64:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8016d66:	2b00      	cmp	r3, #0
 8016d68:	d1d6      	bne.n	8016d18 <tcp_pcb_remove+0x48>
 8016d6a:	e7dc      	b.n	8016d26 <tcp_pcb_remove+0x56>
  TCP_RMV(pcblist, pcb);
 8016d6c:	4613      	mov	r3, r2
 8016d6e:	68e2      	ldr	r2, [r4, #12]
 8016d70:	60da      	str	r2, [r3, #12]
 8016d72:	e7c2      	b.n	8016cfa <tcp_pcb_remove+0x2a>
 8016d74:	68e3      	ldr	r3, [r4, #12]
 8016d76:	602b      	str	r3, [r5, #0]
 8016d78:	e7bf      	b.n	8016cfa <tcp_pcb_remove+0x2a>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 8016d7a:	4b08      	ldr	r3, [pc, #32]	; (8016d9c <tcp_pcb_remove+0xcc>)
 8016d7c:	f640 0283 	movw	r2, #2179	; 0x883
 8016d80:	490b      	ldr	r1, [pc, #44]	; (8016db0 <tcp_pcb_remove+0xe0>)
 8016d82:	4808      	ldr	r0, [pc, #32]	; (8016da4 <tcp_pcb_remove+0xd4>)
 8016d84:	f008 ff40 	bl	801fc08 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 8016d88:	2d00      	cmp	r5, #0
 8016d8a:	d1a8      	bne.n	8016cde <tcp_pcb_remove+0xe>
 8016d8c:	4b03      	ldr	r3, [pc, #12]	; (8016d9c <tcp_pcb_remove+0xcc>)
 8016d8e:	f640 0284 	movw	r2, #2180	; 0x884
 8016d92:	4908      	ldr	r1, [pc, #32]	; (8016db4 <tcp_pcb_remove+0xe4>)
 8016d94:	4803      	ldr	r0, [pc, #12]	; (8016da4 <tcp_pcb_remove+0xd4>)
 8016d96:	f008 ff37 	bl	801fc08 <iprintf>
 8016d9a:	e7a0      	b.n	8016cde <tcp_pcb_remove+0xe>
 8016d9c:	0803bea8 	.word	0x0803bea8
 8016da0:	0803c0d0 	.word	0x0803c0d0
 8016da4:	08024d0c 	.word	0x08024d0c
 8016da8:	0803c0e8 	.word	0x0803c0e8
 8016dac:	0803c104 	.word	0x0803c104
 8016db0:	0803c094 	.word	0x0803c094
 8016db4:	0803c0b0 	.word	0x0803c0b0

08016db8 <tcp_abandon>:
  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 8016db8:	2800      	cmp	r0, #0
 8016dba:	d07e      	beq.n	8016eba <tcp_abandon+0x102>
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 8016dbc:	7d03      	ldrb	r3, [r0, #20]
 8016dbe:	2b01      	cmp	r3, #1
{
 8016dc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016dc4:	460d      	mov	r5, r1
 8016dc6:	b085      	sub	sp, #20
 8016dc8:	4604      	mov	r4, r0
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 8016dca:	d062      	beq.n	8016e92 <tcp_abandon+0xda>
  if (pcb->state == TIME_WAIT) {
 8016dcc:	2b0a      	cmp	r3, #10
 8016dce:	d06a      	beq.n	8016ea6 <tcp_abandon+0xee>
    seqno = pcb->snd_nxt;
 8016dd0:	f8d4 9050 	ldr.w	r9, [r4, #80]	; 0x50
    ackno = pcb->rcv_nxt;
 8016dd4:	f8d4 a024 	ldr.w	sl, [r4, #36]	; 0x24
    errf = pcb->errf;
 8016dd8:	f8d4 6090 	ldr.w	r6, [r4, #144]	; 0x90
    errf_arg = pcb->callback_arg;
 8016ddc:	f8d4 8010 	ldr.w	r8, [r4, #16]
 8016de0:	8ae7      	ldrh	r7, [r4, #22]
    if (pcb->state == CLOSED) {
 8016de2:	b98b      	cbnz	r3, 8016e08 <tcp_abandon+0x50>
      if (pcb->local_port != 0) {
 8016de4:	2f00      	cmp	r7, #0
 8016de6:	d03f      	beq.n	8016e68 <tcp_abandon+0xb0>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8016de8:	4b3b      	ldr	r3, [pc, #236]	; (8016ed8 <tcp_abandon+0x120>)
 8016dea:	681a      	ldr	r2, [r3, #0]
 8016dec:	42a2      	cmp	r2, r4
 8016dee:	d049      	beq.n	8016e84 <tcp_abandon+0xcc>
 8016df0:	2a00      	cmp	r2, #0
 8016df2:	d049      	beq.n	8016e88 <tcp_abandon+0xd0>
 8016df4:	68d3      	ldr	r3, [r2, #12]
 8016df6:	429c      	cmp	r4, r3
 8016df8:	d066      	beq.n	8016ec8 <tcp_abandon+0x110>
 8016dfa:	2b00      	cmp	r3, #0
 8016dfc:	d044      	beq.n	8016e88 <tcp_abandon+0xd0>
 8016dfe:	68da      	ldr	r2, [r3, #12]
 8016e00:	42a2      	cmp	r2, r4
 8016e02:	d062      	beq.n	8016eca <tcp_abandon+0x112>
 8016e04:	4613      	mov	r3, r2
 8016e06:	e7f8      	b.n	8016dfa <tcp_abandon+0x42>
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8016e08:	4621      	mov	r1, r4
 8016e0a:	4834      	ldr	r0, [pc, #208]	; (8016edc <tcp_abandon+0x124>)
 8016e0c:	f7ff ff60 	bl	8016cd0 <tcp_pcb_remove>
 8016e10:	4b33      	ldr	r3, [pc, #204]	; (8016ee0 <tcp_abandon+0x128>)
 8016e12:	2201      	movs	r2, #1
 8016e14:	701a      	strb	r2, [r3, #0]
    if (pcb->unacked != NULL) {
 8016e16:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8016e18:	b130      	cbz	r0, 8016e28 <tcp_abandon+0x70>
    struct tcp_seg *next = seg->next;
 8016e1a:	f8d0 b000 	ldr.w	fp, [r0]
    tcp_seg_free(seg);
 8016e1e:	f7ff fbcf 	bl	80165c0 <tcp_seg_free>
  while (seg != NULL) {
 8016e22:	4658      	mov	r0, fp
 8016e24:	2800      	cmp	r0, #0
 8016e26:	d1f8      	bne.n	8016e1a <tcp_abandon+0x62>
    if (pcb->unsent != NULL) {
 8016e28:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8016e2a:	b130      	cbz	r0, 8016e3a <tcp_abandon+0x82>
    struct tcp_seg *next = seg->next;
 8016e2c:	f8d0 b000 	ldr.w	fp, [r0]
    tcp_seg_free(seg);
 8016e30:	f7ff fbc6 	bl	80165c0 <tcp_seg_free>
  while (seg != NULL) {
 8016e34:	4658      	mov	r0, fp
 8016e36:	2800      	cmp	r0, #0
 8016e38:	d1f8      	bne.n	8016e2c <tcp_abandon+0x74>
    if (pcb->ooseq != NULL) {
 8016e3a:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8016e3c:	b130      	cbz	r0, 8016e4c <tcp_abandon+0x94>
    struct tcp_seg *next = seg->next;
 8016e3e:	f8d0 b000 	ldr.w	fp, [r0]
    tcp_seg_free(seg);
 8016e42:	f7ff fbbd 	bl	80165c0 <tcp_seg_free>
  while (seg != NULL) {
 8016e46:	4658      	mov	r0, fp
 8016e48:	2800      	cmp	r0, #0
 8016e4a:	d1f8      	bne.n	8016e3e <tcp_abandon+0x86>
    if (send_rst) {
 8016e4c:	b975      	cbnz	r5, 8016e6c <tcp_abandon+0xb4>
    tcp_free(pcb);
 8016e4e:	4620      	mov	r0, r4
 8016e50:	f7ff fa4e 	bl	80162f0 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 8016e54:	2e00      	cmp	r6, #0
 8016e56:	d03b      	beq.n	8016ed0 <tcp_abandon+0x118>
 8016e58:	4640      	mov	r0, r8
 8016e5a:	f06f 010c 	mvn.w	r1, #12
 8016e5e:	4633      	mov	r3, r6
}
 8016e60:	b005      	add	sp, #20
 8016e62:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 8016e66:	4718      	bx	r3
    int send_rst = 0;
 8016e68:	461d      	mov	r5, r3
 8016e6a:	e7d4      	b.n	8016e16 <tcp_abandon+0x5e>
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 8016e6c:	8b23      	ldrh	r3, [r4, #24]
 8016e6e:	1d25      	adds	r5, r4, #4
 8016e70:	4652      	mov	r2, sl
 8016e72:	4649      	mov	r1, r9
 8016e74:	9302      	str	r3, [sp, #8]
 8016e76:	4620      	mov	r0, r4
 8016e78:	4623      	mov	r3, r4
 8016e7a:	9701      	str	r7, [sp, #4]
 8016e7c:	9500      	str	r5, [sp, #0]
 8016e7e:	f003 f8c5 	bl	801a00c <tcp_rst>
 8016e82:	e7e4      	b.n	8016e4e <tcp_abandon+0x96>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8016e84:	68e2      	ldr	r2, [r4, #12]
 8016e86:	601a      	str	r2, [r3, #0]
 8016e88:	2300      	movs	r3, #0
    u16_t local_port = 0;
 8016e8a:	461f      	mov	r7, r3
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8016e8c:	60e3      	str	r3, [r4, #12]
    int send_rst = 0;
 8016e8e:	461d      	mov	r5, r3
 8016e90:	e7c1      	b.n	8016e16 <tcp_abandon+0x5e>
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 8016e92:	4b14      	ldr	r3, [pc, #80]	; (8016ee4 <tcp_abandon+0x12c>)
 8016e94:	f240 2241 	movw	r2, #577	; 0x241
 8016e98:	4913      	ldr	r1, [pc, #76]	; (8016ee8 <tcp_abandon+0x130>)
 8016e9a:	4814      	ldr	r0, [pc, #80]	; (8016eec <tcp_abandon+0x134>)
 8016e9c:	f008 feb4 	bl	801fc08 <iprintf>
 8016ea0:	7d23      	ldrb	r3, [r4, #20]
  if (pcb->state == TIME_WAIT) {
 8016ea2:	2b0a      	cmp	r3, #10
 8016ea4:	d194      	bne.n	8016dd0 <tcp_abandon+0x18>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 8016ea6:	4621      	mov	r1, r4
 8016ea8:	4811      	ldr	r0, [pc, #68]	; (8016ef0 <tcp_abandon+0x138>)
 8016eaa:	f7ff ff11 	bl	8016cd0 <tcp_pcb_remove>
    tcp_free(pcb);
 8016eae:	4620      	mov	r0, r4
}
 8016eb0:	b005      	add	sp, #20
 8016eb2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    tcp_free(pcb);
 8016eb6:	f7ff ba1b 	b.w	80162f0 <tcp_free>
  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 8016eba:	4b0a      	ldr	r3, [pc, #40]	; (8016ee4 <tcp_abandon+0x12c>)
 8016ebc:	f240 223d 	movw	r2, #573	; 0x23d
 8016ec0:	490c      	ldr	r1, [pc, #48]	; (8016ef4 <tcp_abandon+0x13c>)
 8016ec2:	480a      	ldr	r0, [pc, #40]	; (8016eec <tcp_abandon+0x134>)
 8016ec4:	f008 bea0 	b.w	801fc08 <iprintf>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8016ec8:	4613      	mov	r3, r2
 8016eca:	68e2      	ldr	r2, [r4, #12]
 8016ecc:	60da      	str	r2, [r3, #12]
 8016ece:	e7db      	b.n	8016e88 <tcp_abandon+0xd0>
}
 8016ed0:	b005      	add	sp, #20
 8016ed2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016ed6:	bf00      	nop
 8016ed8:	200360bc 	.word	0x200360bc
 8016edc:	200360b0 	.word	0x200360b0
 8016ee0:	200360ac 	.word	0x200360ac
 8016ee4:	0803bea8 	.word	0x0803bea8
 8016ee8:	0803bd94 	.word	0x0803bd94
 8016eec:	08024d0c 	.word	0x08024d0c
 8016ef0:	200360c0 	.word	0x200360c0
 8016ef4:	0803bd78 	.word	0x0803bd78

08016ef8 <tcp_abort>:
  tcp_abandon(pcb, 1);
 8016ef8:	2101      	movs	r1, #1
 8016efa:	f7ff bf5d 	b.w	8016db8 <tcp_abandon>
 8016efe:	bf00      	nop

08016f00 <tcp_accept_null>:
{
 8016f00:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_accept_null: invalid pcb", pcb != NULL);
 8016f02:	460c      	mov	r4, r1
 8016f04:	b131      	cbz	r1, 8016f14 <tcp_accept_null+0x14>
  tcp_abandon(pcb, 1);
 8016f06:	4620      	mov	r0, r4
 8016f08:	2101      	movs	r1, #1
 8016f0a:	f7ff ff55 	bl	8016db8 <tcp_abandon>
}
 8016f0e:	f06f 000c 	mvn.w	r0, #12
 8016f12:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_accept_null: invalid pcb", pcb != NULL);
 8016f14:	4b06      	ldr	r3, [pc, #24]	; (8016f30 <tcp_accept_null+0x30>)
 8016f16:	f240 320f 	movw	r2, #783	; 0x30f
 8016f1a:	4906      	ldr	r1, [pc, #24]	; (8016f34 <tcp_accept_null+0x34>)
 8016f1c:	4806      	ldr	r0, [pc, #24]	; (8016f38 <tcp_accept_null+0x38>)
 8016f1e:	f008 fe73 	bl	801fc08 <iprintf>
  tcp_abandon(pcb, 1);
 8016f22:	4620      	mov	r0, r4
 8016f24:	2101      	movs	r1, #1
 8016f26:	f7ff ff47 	bl	8016db8 <tcp_abandon>
}
 8016f2a:	f06f 000c 	mvn.w	r0, #12
 8016f2e:	bd10      	pop	{r4, pc}
 8016f30:	0803bea8 	.word	0x0803bea8
 8016f34:	0803bdc8 	.word	0x0803bdc8
 8016f38:	08024d0c 	.word	0x08024d0c

08016f3c <tcp_netif_ip_addr_changed_pcblist>:
{
 8016f3c:	b570      	push	{r4, r5, r6, lr}
 8016f3e:	460c      	mov	r4, r1
  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 8016f40:	4606      	mov	r6, r0
 8016f42:	b178      	cbz	r0, 8016f64 <tcp_netif_ip_addr_changed_pcblist+0x28>
  while (pcb != NULL) {
 8016f44:	b13c      	cbz	r4, 8016f56 <tcp_netif_ip_addr_changed_pcblist+0x1a>
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 8016f46:	6822      	ldr	r2, [r4, #0]
 8016f48:	6833      	ldr	r3, [r6, #0]
 8016f4a:	68e5      	ldr	r5, [r4, #12]
 8016f4c:	429a      	cmp	r2, r3
 8016f4e:	d003      	beq.n	8016f58 <tcp_netif_ip_addr_changed_pcblist+0x1c>
  while (pcb != NULL) {
 8016f50:	462c      	mov	r4, r5
 8016f52:	2c00      	cmp	r4, #0
 8016f54:	d1f7      	bne.n	8016f46 <tcp_netif_ip_addr_changed_pcblist+0xa>
}
 8016f56:	bd70      	pop	{r4, r5, r6, pc}
  tcp_abandon(pcb, 1);
 8016f58:	4620      	mov	r0, r4
 8016f5a:	2101      	movs	r1, #1
 8016f5c:	f7ff ff2c 	bl	8016db8 <tcp_abandon>
  while (pcb != NULL) {
 8016f60:	462c      	mov	r4, r5
 8016f62:	e7f6      	b.n	8016f52 <tcp_netif_ip_addr_changed_pcblist+0x16>
  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 8016f64:	4b03      	ldr	r3, [pc, #12]	; (8016f74 <tcp_netif_ip_addr_changed_pcblist+0x38>)
 8016f66:	f44f 6210 	mov.w	r2, #2304	; 0x900
 8016f6a:	4903      	ldr	r1, [pc, #12]	; (8016f78 <tcp_netif_ip_addr_changed_pcblist+0x3c>)
 8016f6c:	4803      	ldr	r0, [pc, #12]	; (8016f7c <tcp_netif_ip_addr_changed_pcblist+0x40>)
 8016f6e:	f008 fe4b 	bl	801fc08 <iprintf>
 8016f72:	e7e7      	b.n	8016f44 <tcp_netif_ip_addr_changed_pcblist+0x8>
 8016f74:	0803bea8 	.word	0x0803bea8
 8016f78:	0803c018 	.word	0x0803c018
 8016f7c:	08024d0c 	.word	0x08024d0c

08016f80 <tcp_kill_state>:
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8016f80:	4b0f      	ldr	r3, [pc, #60]	; (8016fc0 <tcp_kill_state+0x40>)
 8016f82:	6819      	ldr	r1, [r3, #0]
 8016f84:	b1d1      	cbz	r1, 8016fbc <tcp_kill_state+0x3c>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8016f86:	4b0f      	ldr	r3, [pc, #60]	; (8016fc4 <tcp_kill_state+0x44>)
  inactivity = 0;
 8016f88:	2200      	movs	r2, #0
{
 8016f8a:	b430      	push	{r4, r5}
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8016f8c:	681d      	ldr	r5, [r3, #0]
  inactive = NULL;
 8016f8e:	4614      	mov	r4, r2
 8016f90:	e001      	b.n	8016f96 <tcp_kill_state+0x16>
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8016f92:	68c9      	ldr	r1, [r1, #12]
 8016f94:	b159      	cbz	r1, 8016fae <tcp_kill_state+0x2e>
    if (pcb->state == state) {
 8016f96:	7d0b      	ldrb	r3, [r1, #20]
 8016f98:	4283      	cmp	r3, r0
 8016f9a:	d1fa      	bne.n	8016f92 <tcp_kill_state+0x12>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8016f9c:	6a0b      	ldr	r3, [r1, #32]
 8016f9e:	1aeb      	subs	r3, r5, r3
 8016fa0:	4293      	cmp	r3, r2
 8016fa2:	d3f6      	bcc.n	8016f92 <tcp_kill_state+0x12>
 8016fa4:	460c      	mov	r4, r1
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8016fa6:	68c9      	ldr	r1, [r1, #12]
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8016fa8:	461a      	mov	r2, r3
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8016faa:	2900      	cmp	r1, #0
 8016fac:	d1f3      	bne.n	8016f96 <tcp_kill_state+0x16>
  if (inactive != NULL) {
 8016fae:	b11c      	cbz	r4, 8016fb8 <tcp_kill_state+0x38>
    tcp_abandon(inactive, 0);
 8016fb0:	4620      	mov	r0, r4
}
 8016fb2:	bc30      	pop	{r4, r5}
    tcp_abandon(inactive, 0);
 8016fb4:	f7ff bf00 	b.w	8016db8 <tcp_abandon>
}
 8016fb8:	bc30      	pop	{r4, r5}
 8016fba:	4770      	bx	lr
 8016fbc:	4770      	bx	lr
 8016fbe:	bf00      	nop
 8016fc0:	200360b0 	.word	0x200360b0
 8016fc4:	200360b4 	.word	0x200360b4

08016fc8 <tcp_alloc>:
{
 8016fc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8016fca:	f44f 62e6 	mov.w	r2, #1840	; 0x730
{
 8016fce:	4604      	mov	r4, r0
  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8016fd0:	495f      	ldr	r1, [pc, #380]	; (8017150 <tcp_alloc+0x188>)
 8016fd2:	2002      	movs	r0, #2
 8016fd4:	f7fe f9c2 	bl	801535c <memp_malloc_fn>
  if (pcb == NULL) {
 8016fd8:	b340      	cbz	r0, 801702c <tcp_alloc+0x64>
 8016fda:	4603      	mov	r3, r0
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8016fdc:	229c      	movs	r2, #156	; 0x9c
 8016fde:	2100      	movs	r1, #0
 8016fe0:	4618      	mov	r0, r3
    pcb->ttl = TCP_TTL;
 8016fe2:	26ff      	movs	r6, #255	; 0xff
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8016fe4:	f007 fe8f 	bl	801ed06 <memset>
    pcb->last_timer = tcp_timer_ctr;
 8016fe8:	4a5a      	ldr	r2, [pc, #360]	; (8017154 <tcp_alloc+0x18c>)
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8016fea:	4603      	mov	r3, r0
    pcb->tmr = tcp_ticks;
 8016fec:	485a      	ldr	r0, [pc, #360]	; (8017158 <tcp_alloc+0x190>)
    pcb->snd_buf = TCP_SND_BUF;
 8016fee:	f44f 6186 	mov.w	r1, #1072	; 0x430
    pcb->tmr = tcp_ticks;
 8016ff2:	6805      	ldr	r5, [r0, #0]
    pcb->last_timer = tcp_timer_ctr;
 8016ff4:	7810      	ldrb	r0, [r2, #0]
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8016ff6:	2206      	movs	r2, #6
    pcb->prio = prio;
 8016ff8:	755c      	strb	r4, [r3, #21]
    pcb->cwnd = 1;
 8016ffa:	2401      	movs	r4, #1
    pcb->last_timer = tcp_timer_ctr;
 8016ffc:	7798      	strb	r0, [r3, #30]
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8016ffe:	4857      	ldr	r0, [pc, #348]	; (801715c <tcp_alloc+0x194>)
    pcb->tmr = tcp_ticks;
 8017000:	621d      	str	r5, [r3, #32]
    pcb->snd_buf = TCP_SND_BUF;
 8017002:	f8a3 1064 	strh.w	r1, [r3, #100]	; 0x64
    pcb->ssthresh = TCP_SND_BUF;
 8017006:	f8a3 104a 	strh.w	r1, [r3, #74]	; 0x4a
    pcb->rtime = -1;
 801700a:	4d55      	ldr	r5, [pc, #340]	; (8017160 <tcp_alloc+0x198>)
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 801700c:	6298      	str	r0, [r3, #40]	; 0x28
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 801700e:	4955      	ldr	r1, [pc, #340]	; (8017164 <tcp_alloc+0x19c>)
    pcb->recv = tcp_recv_null;
 8017010:	4855      	ldr	r0, [pc, #340]	; (8017168 <tcp_alloc+0x1a0>)
    pcb->ttl = TCP_TTL;
 8017012:	72de      	strb	r6, [r3, #11]
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8017014:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 8017018:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 801701a:	631d      	str	r5, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 801701c:	f8a3 4048 	strh.w	r4, [r3, #72]	; 0x48
    pcb->recv = tcp_recv_null;
 8017020:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 8017024:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
}
 8017028:	4618      	mov	r0, r3
 801702a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  struct tcp_pcb *pcb = tcp_active_pcbs;
 801702c:	4d4f      	ldr	r5, [pc, #316]	; (801716c <tcp_alloc+0x1a4>)
 801702e:	682b      	ldr	r3, [r5, #0]
  while (pcb != NULL) {
 8017030:	b913      	cbnz	r3, 8017038 <tcp_alloc+0x70>
 8017032:	e00e      	b.n	8017052 <tcp_alloc+0x8a>
 8017034:	4633      	mov	r3, r6
 8017036:	b166      	cbz	r6, 8017052 <tcp_alloc+0x8a>
    if (pcb->flags & TF_CLOSEPEND) {
 8017038:	8b5a      	ldrh	r2, [r3, #26]
    struct tcp_pcb *next = pcb->next;
 801703a:	68de      	ldr	r6, [r3, #12]
    if (pcb->flags & TF_CLOSEPEND) {
 801703c:	0711      	lsls	r1, r2, #28
 801703e:	d5f9      	bpl.n	8017034 <tcp_alloc+0x6c>
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 8017040:	f022 0208 	bic.w	r2, r2, #8
      tcp_close_shutdown_fin(pcb);
 8017044:	4618      	mov	r0, r3
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 8017046:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 8017048:	f7ff f912 	bl	8016270 <tcp_close_shutdown_fin>
  while (pcb != NULL) {
 801704c:	4633      	mov	r3, r6
 801704e:	2e00      	cmp	r6, #0
 8017050:	d1f2      	bne.n	8017038 <tcp_alloc+0x70>
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8017052:	4b47      	ldr	r3, [pc, #284]	; (8017170 <tcp_alloc+0x1a8>)
 8017054:	681b      	ldr	r3, [r3, #0]
 8017056:	b193      	cbz	r3, 801707e <tcp_alloc+0xb6>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8017058:	4a3f      	ldr	r2, [pc, #252]	; (8017158 <tcp_alloc+0x190>)
 801705a:	4618      	mov	r0, r3
 801705c:	6a19      	ldr	r1, [r3, #32]
 801705e:	6816      	ldr	r6, [r2, #0]
 8017060:	1a71      	subs	r1, r6, r1
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8017062:	68db      	ldr	r3, [r3, #12]
 8017064:	b143      	cbz	r3, 8017078 <tcp_alloc+0xb0>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8017066:	6a1a      	ldr	r2, [r3, #32]
 8017068:	1ab2      	subs	r2, r6, r2
 801706a:	428a      	cmp	r2, r1
 801706c:	d3f9      	bcc.n	8017062 <tcp_alloc+0x9a>
 801706e:	4618      	mov	r0, r3
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8017070:	68db      	ldr	r3, [r3, #12]
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8017072:	4611      	mov	r1, r2
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8017074:	2b00      	cmp	r3, #0
 8017076:	d1f6      	bne.n	8017066 <tcp_alloc+0x9e>
  tcp_abandon(pcb, 1);
 8017078:	2101      	movs	r1, #1
 801707a:	f7ff fe9d 	bl	8016db8 <tcp_abandon>
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801707e:	f240 7239 	movw	r2, #1849	; 0x739
 8017082:	4933      	ldr	r1, [pc, #204]	; (8017150 <tcp_alloc+0x188>)
 8017084:	2002      	movs	r0, #2
 8017086:	f7fe f969 	bl	801535c <memp_malloc_fn>
    if (pcb == NULL) {
 801708a:	4603      	mov	r3, r0
 801708c:	b130      	cbz	r0, 801709c <tcp_alloc+0xd4>
 801708e:	4a39      	ldr	r2, [pc, #228]	; (8017174 <tcp_alloc+0x1ac>)
 8017090:	f8d2 10bc 	ldr.w	r1, [r2, #188]	; 0xbc
 8017094:	880a      	ldrh	r2, [r1, #0]
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
 8017096:	3a01      	subs	r2, #1
 8017098:	800a      	strh	r2, [r1, #0]
 801709a:	e79f      	b.n	8016fdc <tcp_alloc+0x14>
      tcp_kill_state(LAST_ACK);
 801709c:	2009      	movs	r0, #9
 801709e:	f7ff ff6f 	bl	8016f80 <tcp_kill_state>
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80170a2:	f240 723f 	movw	r2, #1855	; 0x73f
 80170a6:	492a      	ldr	r1, [pc, #168]	; (8017150 <tcp_alloc+0x188>)
 80170a8:	2002      	movs	r0, #2
 80170aa:	f7fe f957 	bl	801535c <memp_malloc_fn>
      if (pcb == NULL) {
 80170ae:	4603      	mov	r3, r0
 80170b0:	b138      	cbz	r0, 80170c2 <tcp_alloc+0xfa>
 80170b2:	4a30      	ldr	r2, [pc, #192]	; (8017174 <tcp_alloc+0x1ac>)
 80170b4:	f8d2 10bc 	ldr.w	r1, [r2, #188]	; 0xbc
 80170b8:	880a      	ldrh	r2, [r1, #0]
        MEMP_STATS_DEC(err, MEMP_TCP_PCB);
 80170ba:	3a01      	subs	r2, #1
 80170bc:	b292      	uxth	r2, r2
 80170be:	800a      	strh	r2, [r1, #0]
 80170c0:	e7e9      	b.n	8017096 <tcp_alloc+0xce>
        tcp_kill_state(CLOSING);
 80170c2:	2008      	movs	r0, #8
 80170c4:	f7ff ff5c 	bl	8016f80 <tcp_kill_state>
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80170c8:	f240 7245 	movw	r2, #1861	; 0x745
 80170cc:	4920      	ldr	r1, [pc, #128]	; (8017150 <tcp_alloc+0x188>)
 80170ce:	2002      	movs	r0, #2
 80170d0:	f7fe f944 	bl	801535c <memp_malloc_fn>
        if (pcb == NULL) {
 80170d4:	4603      	mov	r3, r0
 80170d6:	b138      	cbz	r0, 80170e8 <tcp_alloc+0x120>
 80170d8:	4a26      	ldr	r2, [pc, #152]	; (8017174 <tcp_alloc+0x1ac>)
          MEMP_STATS_DEC(err, MEMP_TCP_PCB);
 80170da:	f8d2 10bc 	ldr.w	r1, [r2, #188]	; 0xbc
 80170de:	880a      	ldrh	r2, [r1, #0]
 80170e0:	3a01      	subs	r2, #1
 80170e2:	b292      	uxth	r2, r2
 80170e4:	800a      	strh	r2, [r1, #0]
 80170e6:	e7e8      	b.n	80170ba <tcp_alloc+0xf2>
  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 80170e8:	0622      	lsls	r2, r4, #24
 80170ea:	d42f      	bmi.n	801714c <tcp_alloc+0x184>
  if (mprio == 0) {
 80170ec:	b1ec      	cbz	r4, 801712a <tcp_alloc+0x162>
 80170ee:	4622      	mov	r2, r4
  mprio--;
 80170f0:	1e51      	subs	r1, r2, #1
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80170f2:	682a      	ldr	r2, [r5, #0]
  mprio--;
 80170f4:	b2c9      	uxtb	r1, r1
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80170f6:	b1c2      	cbz	r2, 801712a <tcp_alloc+0x162>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 80170f8:	4817      	ldr	r0, [pc, #92]	; (8017158 <tcp_alloc+0x190>)
  inactivity = 0;
 80170fa:	2700      	movs	r7, #0
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 80170fc:	6806      	ldr	r6, [r0, #0]
 80170fe:	e005      	b.n	801710c <tcp_alloc+0x144>
 8017100:	6a15      	ldr	r5, [r2, #32]
      inactivity = tcp_ticks - pcb->tmr;
 8017102:	1b77      	subs	r7, r6, r5
    if ((pcb->prio < mprio) ||
 8017104:	4601      	mov	r1, r0
      inactivity = tcp_ticks - pcb->tmr;
 8017106:	4613      	mov	r3, r2
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8017108:	68d2      	ldr	r2, [r2, #12]
 801710a:	b14a      	cbz	r2, 8017120 <tcp_alloc+0x158>
    if ((pcb->prio < mprio) ||
 801710c:	7d50      	ldrb	r0, [r2, #21]
 801710e:	4281      	cmp	r1, r0
 8017110:	d8f6      	bhi.n	8017100 <tcp_alloc+0x138>
 8017112:	d1f9      	bne.n	8017108 <tcp_alloc+0x140>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8017114:	6a15      	ldr	r5, [r2, #32]
 8017116:	eba6 0c05 	sub.w	ip, r6, r5
 801711a:	4567      	cmp	r7, ip
 801711c:	d8f4      	bhi.n	8017108 <tcp_alloc+0x140>
 801711e:	e7f0      	b.n	8017102 <tcp_alloc+0x13a>
  if (inactive != NULL) {
 8017120:	b11b      	cbz	r3, 801712a <tcp_alloc+0x162>
  tcp_abandon(pcb, 1);
 8017122:	4618      	mov	r0, r3
 8017124:	2101      	movs	r1, #1
 8017126:	f7ff fe47 	bl	8016db8 <tcp_abandon>
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801712a:	f240 724b 	movw	r2, #1867	; 0x74b
 801712e:	4908      	ldr	r1, [pc, #32]	; (8017150 <tcp_alloc+0x188>)
 8017130:	2002      	movs	r0, #2
 8017132:	f7fe f913 	bl	801535c <memp_malloc_fn>
          if (pcb != NULL) {
 8017136:	4603      	mov	r3, r0
 8017138:	2800      	cmp	r0, #0
 801713a:	f43f af75 	beq.w	8017028 <tcp_alloc+0x60>
            MEMP_STATS_DEC(err, MEMP_TCP_PCB);
 801713e:	4a0d      	ldr	r2, [pc, #52]	; (8017174 <tcp_alloc+0x1ac>)
 8017140:	f8d2 00bc 	ldr.w	r0, [r2, #188]	; 0xbc
 8017144:	8801      	ldrh	r1, [r0, #0]
 8017146:	3901      	subs	r1, #1
 8017148:	8001      	strh	r1, [r0, #0]
 801714a:	e7c6      	b.n	80170da <tcp_alloc+0x112>
  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 801714c:	227f      	movs	r2, #127	; 0x7f
 801714e:	e7cf      	b.n	80170f0 <tcp_alloc+0x128>
 8017150:	0803bea8 	.word	0x0803bea8
 8017154:	200222e5 	.word	0x200222e5
 8017158:	200360b4 	.word	0x200360b4
 801715c:	08600860 	.word	0x08600860
 8017160:	0218ffff 	.word	0x0218ffff
 8017164:	006ddd00 	.word	0x006ddd00
 8017168:	08017361 	.word	0x08017361
 801716c:	200360b0 	.word	0x200360b0
 8017170:	200360c0 	.word	0x200360c0
 8017174:	20035fa4 	.word	0x20035fa4

08017178 <tcp_new>:
  return tcp_alloc(TCP_PRIO_NORMAL);
 8017178:	2040      	movs	r0, #64	; 0x40
 801717a:	f7ff bf25 	b.w	8016fc8 <tcp_alloc>
 801717e:	bf00      	nop

08017180 <tcp_new_ip_type>:
  pcb = tcp_alloc(TCP_PRIO_NORMAL);
 8017180:	2040      	movs	r0, #64	; 0x40
 8017182:	f7ff bf21 	b.w	8016fc8 <tcp_alloc>
 8017186:	bf00      	nop

08017188 <tcp_close_shutdown>:
{
 8017188:	b530      	push	{r4, r5, lr}
 801718a:	460d      	mov	r5, r1
 801718c:	b085      	sub	sp, #20
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 801718e:	4604      	mov	r4, r0
 8017190:	2800      	cmp	r0, #0
 8017192:	d070      	beq.n	8017276 <tcp_close_shutdown+0xee>
 8017194:	7d23      	ldrb	r3, [r4, #20]
  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 8017196:	b11d      	cbz	r5, 80171a0 <tcp_close_shutdown+0x18>
 8017198:	2b04      	cmp	r3, #4
 801719a:	d013      	beq.n	80171c4 <tcp_close_shutdown+0x3c>
 801719c:	2b07      	cmp	r3, #7
 801719e:	d011      	beq.n	80171c4 <tcp_close_shutdown+0x3c>
  switch (pcb->state) {
 80171a0:	2b01      	cmp	r3, #1
 80171a2:	d070      	beq.n	8017286 <tcp_close_shutdown+0xfe>
 80171a4:	d331      	bcc.n	801720a <tcp_close_shutdown+0x82>
 80171a6:	2b02      	cmp	r3, #2
 80171a8:	d15f      	bne.n	801726a <tcp_close_shutdown+0xe2>
      TCP_PCB_REMOVE_ACTIVE(pcb);
 80171aa:	4853      	ldr	r0, [pc, #332]	; (80172f8 <tcp_close_shutdown+0x170>)
 80171ac:	4621      	mov	r1, r4
 80171ae:	f7ff fd8f 	bl	8016cd0 <tcp_pcb_remove>
 80171b2:	4b52      	ldr	r3, [pc, #328]	; (80172fc <tcp_close_shutdown+0x174>)
 80171b4:	2201      	movs	r2, #1
      tcp_free(pcb);
 80171b6:	4620      	mov	r0, r4
      TCP_PCB_REMOVE_ACTIVE(pcb);
 80171b8:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 80171ba:	f7ff f899 	bl	80162f0 <tcp_free>
}
 80171be:	2000      	movs	r0, #0
 80171c0:	b005      	add	sp, #20
 80171c2:	bd30      	pop	{r4, r5, pc}
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 80171c4:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 80171c6:	2a00      	cmp	r2, #0
 80171c8:	d031      	beq.n	801722e <tcp_close_shutdown+0xa6>
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 80171ca:	8b63      	ldrh	r3, [r4, #26]
 80171cc:	06db      	lsls	r3, r3, #27
 80171ce:	d533      	bpl.n	8017238 <tcp_close_shutdown+0xb0>
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 80171d0:	8b25      	ldrh	r5, [r4, #24]
 80171d2:	1d20      	adds	r0, r4, #4
 80171d4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80171d6:	4623      	mov	r3, r4
 80171d8:	6d21      	ldr	r1, [r4, #80]	; 0x50
 80171da:	9502      	str	r5, [sp, #8]
 80171dc:	8ae5      	ldrh	r5, [r4, #22]
 80171de:	9000      	str	r0, [sp, #0]
 80171e0:	4620      	mov	r0, r4
 80171e2:	9501      	str	r5, [sp, #4]
 80171e4:	f002 ff12 	bl	801a00c <tcp_rst>
      tcp_pcb_purge(pcb);
 80171e8:	4620      	mov	r0, r4
 80171ea:	f7ff fabb 	bl	8016764 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 80171ee:	4b42      	ldr	r3, [pc, #264]	; (80172f8 <tcp_close_shutdown+0x170>)
 80171f0:	681a      	ldr	r2, [r3, #0]
 80171f2:	42a2      	cmp	r2, r4
 80171f4:	d028      	beq.n	8017248 <tcp_close_shutdown+0xc0>
 80171f6:	b34a      	cbz	r2, 801724c <tcp_close_shutdown+0xc4>
 80171f8:	68d3      	ldr	r3, [r2, #12]
 80171fa:	429c      	cmp	r4, r3
 80171fc:	d06a      	beq.n	80172d4 <tcp_close_shutdown+0x14c>
 80171fe:	b32b      	cbz	r3, 801724c <tcp_close_shutdown+0xc4>
 8017200:	68da      	ldr	r2, [r3, #12]
 8017202:	42a2      	cmp	r2, r4
 8017204:	d067      	beq.n	80172d6 <tcp_close_shutdown+0x14e>
 8017206:	4613      	mov	r3, r2
 8017208:	e7f9      	b.n	80171fe <tcp_close_shutdown+0x76>
      if (pcb->local_port != 0) {
 801720a:	8ae3      	ldrh	r3, [r4, #22]
 801720c:	b33b      	cbz	r3, 801725e <tcp_close_shutdown+0xd6>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 801720e:	4b3c      	ldr	r3, [pc, #240]	; (8017300 <tcp_close_shutdown+0x178>)
 8017210:	681a      	ldr	r2, [r3, #0]
 8017212:	42a2      	cmp	r2, r4
 8017214:	d06c      	beq.n	80172f0 <tcp_close_shutdown+0x168>
 8017216:	2a00      	cmp	r2, #0
 8017218:	d059      	beq.n	80172ce <tcp_close_shutdown+0x146>
 801721a:	68d3      	ldr	r3, [r2, #12]
 801721c:	429c      	cmp	r4, r3
 801721e:	d053      	beq.n	80172c8 <tcp_close_shutdown+0x140>
 8017220:	2b00      	cmp	r3, #0
 8017222:	d054      	beq.n	80172ce <tcp_close_shutdown+0x146>
 8017224:	68da      	ldr	r2, [r3, #12]
 8017226:	42a2      	cmp	r2, r4
 8017228:	d04f      	beq.n	80172ca <tcp_close_shutdown+0x142>
 801722a:	4613      	mov	r3, r2
 801722c:	e7f8      	b.n	8017220 <tcp_close_shutdown+0x98>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 801722e:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8017230:	f5b2 6f06 	cmp.w	r2, #2144	; 0x860
 8017234:	d1c9      	bne.n	80171ca <tcp_close_shutdown+0x42>
 8017236:	e7b3      	b.n	80171a0 <tcp_close_shutdown+0x18>
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 8017238:	4b32      	ldr	r3, [pc, #200]	; (8017304 <tcp_close_shutdown+0x17c>)
 801723a:	f44f 72b2 	mov.w	r2, #356	; 0x164
 801723e:	4932      	ldr	r1, [pc, #200]	; (8017308 <tcp_close_shutdown+0x180>)
 8017240:	4832      	ldr	r0, [pc, #200]	; (801730c <tcp_close_shutdown+0x184>)
 8017242:	f008 fce1 	bl	801fc08 <iprintf>
 8017246:	e7c3      	b.n	80171d0 <tcp_close_shutdown+0x48>
      TCP_RMV_ACTIVE(pcb);
 8017248:	68e2      	ldr	r2, [r4, #12]
 801724a:	601a      	str	r2, [r3, #0]
      if (tcp_input_pcb == pcb) {
 801724c:	4b30      	ldr	r3, [pc, #192]	; (8017310 <tcp_close_shutdown+0x188>)
      TCP_RMV_ACTIVE(pcb);
 801724e:	2000      	movs	r0, #0
 8017250:	4a2a      	ldr	r2, [pc, #168]	; (80172fc <tcp_close_shutdown+0x174>)
 8017252:	2101      	movs	r1, #1
      if (tcp_input_pcb == pcb) {
 8017254:	681b      	ldr	r3, [r3, #0]
      TCP_RMV_ACTIVE(pcb);
 8017256:	60e0      	str	r0, [r4, #12]
      if (tcp_input_pcb == pcb) {
 8017258:	42a3      	cmp	r3, r4
      TCP_RMV_ACTIVE(pcb);
 801725a:	7011      	strb	r1, [r2, #0]
      if (tcp_input_pcb == pcb) {
 801725c:	d03e      	beq.n	80172dc <tcp_close_shutdown+0x154>
        tcp_free(pcb);
 801725e:	4620      	mov	r0, r4
 8017260:	f7ff f846 	bl	80162f0 <tcp_free>
}
 8017264:	2000      	movs	r0, #0
 8017266:	b005      	add	sp, #20
 8017268:	bd30      	pop	{r4, r5, pc}
      return tcp_close_shutdown_fin(pcb);
 801726a:	4620      	mov	r0, r4
}
 801726c:	b005      	add	sp, #20
 801726e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
      return tcp_close_shutdown_fin(pcb);
 8017272:	f7fe bffd 	b.w	8016270 <tcp_close_shutdown_fin>
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 8017276:	4b23      	ldr	r3, [pc, #140]	; (8017304 <tcp_close_shutdown+0x17c>)
 8017278:	f44f 72af 	mov.w	r2, #350	; 0x15e
 801727c:	4925      	ldr	r1, [pc, #148]	; (8017314 <tcp_close_shutdown+0x18c>)
 801727e:	4823      	ldr	r0, [pc, #140]	; (801730c <tcp_close_shutdown+0x184>)
 8017280:	f008 fcc2 	bl	801fc08 <iprintf>
 8017284:	e786      	b.n	8017194 <tcp_close_shutdown+0xc>
  switch (pcb->state) {
 8017286:	4619      	mov	r1, r3
      pcb->listener = NULL;
 8017288:	2000      	movs	r0, #0
  switch (pcb->state) {
 801728a:	4b1d      	ldr	r3, [pc, #116]	; (8017300 <tcp_close_shutdown+0x178>)
 801728c:	4d22      	ldr	r5, [pc, #136]	; (8017318 <tcp_close_shutdown+0x190>)
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 801728e:	681b      	ldr	r3, [r3, #0]
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8017290:	b133      	cbz	r3, 80172a0 <tcp_close_shutdown+0x118>
    if (pcb->listener == lpcb) {
 8017292:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8017294:	4294      	cmp	r4, r2
      pcb->listener = NULL;
 8017296:	bf08      	it	eq
 8017298:	67d8      	streq	r0, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 801729a:	68db      	ldr	r3, [r3, #12]
 801729c:	2b00      	cmp	r3, #0
 801729e:	d1f8      	bne.n	8017292 <tcp_close_shutdown+0x10a>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 80172a0:	3101      	adds	r1, #1
 80172a2:	2904      	cmp	r1, #4
 80172a4:	d002      	beq.n	80172ac <tcp_close_shutdown+0x124>
 80172a6:	f855 3021 	ldr.w	r3, [r5, r1, lsl #2]
 80172aa:	e7f0      	b.n	801728e <tcp_close_shutdown+0x106>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 80172ac:	4621      	mov	r1, r4
 80172ae:	481b      	ldr	r0, [pc, #108]	; (801731c <tcp_close_shutdown+0x194>)
 80172b0:	f7ff fd0e 	bl	8016cd0 <tcp_pcb_remove>
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 80172b4:	7d23      	ldrb	r3, [r4, #20]
 80172b6:	2b01      	cmp	r3, #1
 80172b8:	d013      	beq.n	80172e2 <tcp_close_shutdown+0x15a>
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 80172ba:	4621      	mov	r1, r4
 80172bc:	2003      	movs	r0, #3
 80172be:	f7fe f871 	bl	80153a4 <memp_free>
}
 80172c2:	2000      	movs	r0, #0
 80172c4:	b005      	add	sp, #20
 80172c6:	bd30      	pop	{r4, r5, pc}
        TCP_RMV(&tcp_bound_pcbs, pcb);
 80172c8:	4613      	mov	r3, r2
 80172ca:	68e2      	ldr	r2, [r4, #12]
 80172cc:	60da      	str	r2, [r3, #12]
 80172ce:	2300      	movs	r3, #0
 80172d0:	60e3      	str	r3, [r4, #12]
 80172d2:	e7c4      	b.n	801725e <tcp_close_shutdown+0xd6>
      TCP_RMV_ACTIVE(pcb);
 80172d4:	4613      	mov	r3, r2
 80172d6:	68e2      	ldr	r2, [r4, #12]
 80172d8:	60da      	str	r2, [r3, #12]
 80172da:	e7b7      	b.n	801724c <tcp_close_shutdown+0xc4>
        tcp_trigger_input_pcb_close();
 80172dc:	f001 ff02 	bl	80190e4 <tcp_trigger_input_pcb_close>
 80172e0:	e76d      	b.n	80171be <tcp_close_shutdown+0x36>
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 80172e2:	4b08      	ldr	r3, [pc, #32]	; (8017304 <tcp_close_shutdown+0x17c>)
 80172e4:	22df      	movs	r2, #223	; 0xdf
 80172e6:	490e      	ldr	r1, [pc, #56]	; (8017320 <tcp_close_shutdown+0x198>)
 80172e8:	4808      	ldr	r0, [pc, #32]	; (801730c <tcp_close_shutdown+0x184>)
 80172ea:	f008 fc8d 	bl	801fc08 <iprintf>
 80172ee:	e7e4      	b.n	80172ba <tcp_close_shutdown+0x132>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 80172f0:	68e2      	ldr	r2, [r4, #12]
 80172f2:	601a      	str	r2, [r3, #0]
 80172f4:	e7eb      	b.n	80172ce <tcp_close_shutdown+0x146>
 80172f6:	bf00      	nop
 80172f8:	200360b0 	.word	0x200360b0
 80172fc:	200360ac 	.word	0x200360ac
 8017300:	200360bc 	.word	0x200360bc
 8017304:	0803bea8 	.word	0x0803bea8
 8017308:	0803be70 	.word	0x0803be70
 801730c:	08024d0c 	.word	0x08024d0c
 8017310:	200360c4 	.word	0x200360c4
 8017314:	0803be50 	.word	0x0803be50
 8017318:	0803c068 	.word	0x0803c068
 801731c:	200360b8 	.word	0x200360b8
 8017320:	0803be8c 	.word	0x0803be8c

08017324 <tcp_close>:
{
 8017324:	b508      	push	{r3, lr}
  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 8017326:	b158      	cbz	r0, 8017340 <tcp_close+0x1c>
  if (pcb->state != LISTEN) {
 8017328:	7d03      	ldrb	r3, [r0, #20]
 801732a:	2b01      	cmp	r3, #1
 801732c:	d003      	beq.n	8017336 <tcp_close+0x12>
    tcp_set_flags(pcb, TF_RXCLOSED);
 801732e:	8b43      	ldrh	r3, [r0, #26]
 8017330:	f043 0310 	orr.w	r3, r3, #16
 8017334:	8343      	strh	r3, [r0, #26]
  return tcp_close_shutdown(pcb, 1);
 8017336:	2101      	movs	r1, #1
}
 8017338:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  return tcp_close_shutdown(pcb, 1);
 801733c:	f7ff bf24 	b.w	8017188 <tcp_close_shutdown>
  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 8017340:	4b04      	ldr	r3, [pc, #16]	; (8017354 <tcp_close+0x30>)
 8017342:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 8017346:	4904      	ldr	r1, [pc, #16]	; (8017358 <tcp_close+0x34>)
 8017348:	4804      	ldr	r0, [pc, #16]	; (801735c <tcp_close+0x38>)
 801734a:	f008 fc5d 	bl	801fc08 <iprintf>
}
 801734e:	f06f 000f 	mvn.w	r0, #15
 8017352:	bd08      	pop	{r3, pc}
 8017354:	0803bea8 	.word	0x0803bea8
 8017358:	0803be38 	.word	0x0803be38
 801735c:	08024d0c 	.word	0x08024d0c

08017360 <tcp_recv_null>:
{
 8017360:	b510      	push	{r4, lr}
  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 8017362:	b191      	cbz	r1, 801738a <tcp_recv_null+0x2a>
 8017364:	4614      	mov	r4, r2
  if (p != NULL) {
 8017366:	b912      	cbnz	r2, 801736e <tcp_recv_null+0xe>
  } else if (err == ERR_OK) {
 8017368:	b153      	cbz	r3, 8017380 <tcp_recv_null+0x20>
  return ERR_OK;
 801736a:	4610      	mov	r0, r2
}
 801736c:	bd10      	pop	{r4, pc}
    tcp_recved(pcb, p->tot_len);
 801736e:	4608      	mov	r0, r1
 8017370:	8911      	ldrh	r1, [r2, #8]
 8017372:	f7ff f8e5 	bl	8016540 <tcp_recved>
    pbuf_free(p);
 8017376:	4620      	mov	r0, r4
 8017378:	f7fe faee 	bl	8015958 <pbuf_free>
  return ERR_OK;
 801737c:	2000      	movs	r0, #0
}
 801737e:	bd10      	pop	{r4, pc}
    return tcp_close(pcb);
 8017380:	4608      	mov	r0, r1
}
 8017382:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    return tcp_close(pcb);
 8017386:	f7ff bfcd 	b.w	8017324 <tcp_close>
  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 801738a:	4b05      	ldr	r3, [pc, #20]	; (80173a0 <tcp_recv_null+0x40>)
 801738c:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8017390:	4904      	ldr	r1, [pc, #16]	; (80173a4 <tcp_recv_null+0x44>)
 8017392:	4805      	ldr	r0, [pc, #20]	; (80173a8 <tcp_recv_null+0x48>)
 8017394:	f008 fc38 	bl	801fc08 <iprintf>
 8017398:	f06f 000f 	mvn.w	r0, #15
}
 801739c:	bd10      	pop	{r4, pc}
 801739e:	bf00      	nop
 80173a0:	0803bea8 	.word	0x0803bea8
 80173a4:	0803c1ac 	.word	0x0803c1ac
 80173a8:	08024d0c 	.word	0x08024d0c

080173ac <tcp_process_refused_data>:
{
 80173ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 80173ae:	2800      	cmp	r0, #0
 80173b0:	d035      	beq.n	801741e <tcp_process_refused_data+0x72>
    u8_t refused_flags = pcb->refused_data->flags;
 80173b2:	6f86      	ldr	r6, [r0, #120]	; 0x78
    pcb->refused_data = NULL;
 80173b4:	2300      	movs	r3, #0
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 80173b6:	f8d0 5084 	ldr.w	r5, [r0, #132]	; 0x84
 80173ba:	4604      	mov	r4, r0
    u8_t refused_flags = pcb->refused_data->flags;
 80173bc:	7b77      	ldrb	r7, [r6, #13]
    pcb->refused_data = NULL;
 80173be:	6783      	str	r3, [r0, #120]	; 0x78
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 80173c0:	b31d      	cbz	r5, 801740a <tcp_process_refused_data+0x5e>
 80173c2:	4601      	mov	r1, r0
 80173c4:	4632      	mov	r2, r6
 80173c6:	6900      	ldr	r0, [r0, #16]
 80173c8:	47a8      	blx	r5
 80173ca:	4605      	mov	r5, r0
    if (err == ERR_OK) {
 80173cc:	b135      	cbz	r5, 80173dc <tcp_process_refused_data+0x30>
    } else if (err == ERR_ABRT) {
 80173ce:	350d      	adds	r5, #13
 80173d0:	d017      	beq.n	8017402 <tcp_process_refused_data+0x56>
      return ERR_INPROGRESS;
 80173d2:	f06f 0504 	mvn.w	r5, #4
      pcb->refused_data = refused_data;
 80173d6:	67a6      	str	r6, [r4, #120]	; 0x78
}
 80173d8:	4628      	mov	r0, r5
 80173da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 80173dc:	06bb      	lsls	r3, r7, #26
 80173de:	d5fb      	bpl.n	80173d8 <tcp_process_refused_data+0x2c>
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 80173e0:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80173e2:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 80173e6:	d001      	beq.n	80173ec <tcp_process_refused_data+0x40>
          pcb->rcv_wnd++;
 80173e8:	3301      	adds	r3, #1
 80173ea:	8523      	strh	r3, [r4, #40]	; 0x28
        TCP_EVENT_CLOSED(pcb, err);
 80173ec:	f8d4 6084 	ldr.w	r6, [r4, #132]	; 0x84
 80173f0:	2e00      	cmp	r6, #0
 80173f2:	d0f1      	beq.n	80173d8 <tcp_process_refused_data+0x2c>
 80173f4:	2300      	movs	r3, #0
 80173f6:	4621      	mov	r1, r4
 80173f8:	6920      	ldr	r0, [r4, #16]
 80173fa:	461a      	mov	r2, r3
 80173fc:	47b0      	blx	r6
        if (err == ERR_ABRT) {
 80173fe:	300d      	adds	r0, #13
 8017400:	d1ea      	bne.n	80173d8 <tcp_process_refused_data+0x2c>
          return ERR_ABRT;
 8017402:	f06f 050c 	mvn.w	r5, #12
}
 8017406:	4628      	mov	r0, r5
 8017408:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 801740a:	462b      	mov	r3, r5
 801740c:	4628      	mov	r0, r5
 801740e:	4632      	mov	r2, r6
 8017410:	4621      	mov	r1, r4
 8017412:	f7ff ffa5 	bl	8017360 <tcp_recv_null>
 8017416:	4605      	mov	r5, r0
    if (err == ERR_OK) {
 8017418:	2d00      	cmp	r5, #0
 801741a:	d1d8      	bne.n	80173ce <tcp_process_refused_data+0x22>
 801741c:	e7de      	b.n	80173dc <tcp_process_refused_data+0x30>
  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 801741e:	4b05      	ldr	r3, [pc, #20]	; (8017434 <tcp_process_refused_data+0x88>)
 8017420:	f240 6209 	movw	r2, #1545	; 0x609
 8017424:	4904      	ldr	r1, [pc, #16]	; (8017438 <tcp_process_refused_data+0x8c>)
 8017426:	f06f 050f 	mvn.w	r5, #15
 801742a:	4804      	ldr	r0, [pc, #16]	; (801743c <tcp_process_refused_data+0x90>)
 801742c:	f008 fbec 	bl	801fc08 <iprintf>
 8017430:	e7d2      	b.n	80173d8 <tcp_process_refused_data+0x2c>
 8017432:	bf00      	nop
 8017434:	0803bea8 	.word	0x0803bea8
 8017438:	0803c15c 	.word	0x0803c15c
 801743c:	08024d0c 	.word	0x08024d0c

08017440 <tcp_fasttmr>:
{
 8017440:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  ++tcp_timer_ctr;
 8017444:	4d1c      	ldr	r5, [pc, #112]	; (80174b8 <tcp_fasttmr+0x78>)
        tcp_active_pcbs_changed = 0;
 8017446:	2700      	movs	r7, #0
 8017448:	f8df 8074 	ldr.w	r8, [pc, #116]	; 80174c0 <tcp_fasttmr+0x80>
  ++tcp_timer_ctr;
 801744c:	782b      	ldrb	r3, [r5, #0]
        tcp_active_pcbs_changed = 0;
 801744e:	4e1b      	ldr	r6, [pc, #108]	; (80174bc <tcp_fasttmr+0x7c>)
  ++tcp_timer_ctr;
 8017450:	3301      	adds	r3, #1
 8017452:	702b      	strb	r3, [r5, #0]
  pcb = tcp_active_pcbs;
 8017454:	f8d8 4000 	ldr.w	r4, [r8]
  while (pcb != NULL) {
 8017458:	b1bc      	cbz	r4, 801748a <tcp_fasttmr+0x4a>
    if (pcb->last_timer != tcp_timer_ctr) {
 801745a:	782a      	ldrb	r2, [r5, #0]
 801745c:	7fa3      	ldrb	r3, [r4, #30]
 801745e:	4293      	cmp	r3, r2
 8017460:	d015      	beq.n	801748e <tcp_fasttmr+0x4e>
      if (pcb->flags & TF_ACK_DELAY) {
 8017462:	8b63      	ldrh	r3, [r4, #26]
      pcb->last_timer = tcp_timer_ctr;
 8017464:	77a2      	strb	r2, [r4, #30]
      if (pcb->flags & TF_ACK_DELAY) {
 8017466:	07d9      	lsls	r1, r3, #31
 8017468:	d41a      	bmi.n	80174a0 <tcp_fasttmr+0x60>
      if (pcb->flags & TF_CLOSEPEND) {
 801746a:	071a      	lsls	r2, r3, #28
 801746c:	d411      	bmi.n	8017492 <tcp_fasttmr+0x52>
      if (pcb->refused_data != NULL) {
 801746e:	6fa3      	ldr	r3, [r4, #120]	; 0x78
      next = pcb->next;
 8017470:	f8d4 900c 	ldr.w	r9, [r4, #12]
      if (pcb->refused_data != NULL) {
 8017474:	b133      	cbz	r3, 8017484 <tcp_fasttmr+0x44>
        tcp_process_refused_data(pcb);
 8017476:	4620      	mov	r0, r4
        tcp_active_pcbs_changed = 0;
 8017478:	7037      	strb	r7, [r6, #0]
        tcp_process_refused_data(pcb);
 801747a:	f7ff ff97 	bl	80173ac <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 801747e:	7833      	ldrb	r3, [r6, #0]
 8017480:	2b00      	cmp	r3, #0
 8017482:	d1e7      	bne.n	8017454 <tcp_fasttmr+0x14>
      pcb = next;
 8017484:	464c      	mov	r4, r9
  while (pcb != NULL) {
 8017486:	2c00      	cmp	r4, #0
 8017488:	d1e7      	bne.n	801745a <tcp_fasttmr+0x1a>
}
 801748a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      pcb = pcb->next;
 801748e:	68e4      	ldr	r4, [r4, #12]
 8017490:	e7e2      	b.n	8017458 <tcp_fasttmr+0x18>
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 8017492:	f023 0308 	bic.w	r3, r3, #8
        tcp_close_shutdown_fin(pcb);
 8017496:	4620      	mov	r0, r4
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 8017498:	8363      	strh	r3, [r4, #26]
        tcp_close_shutdown_fin(pcb);
 801749a:	f7fe fee9 	bl	8016270 <tcp_close_shutdown_fin>
 801749e:	e7e6      	b.n	801746e <tcp_fasttmr+0x2e>
        tcp_ack_now(pcb);
 80174a0:	f043 0302 	orr.w	r3, r3, #2
        tcp_output(pcb);
 80174a4:	4620      	mov	r0, r4
        tcp_ack_now(pcb);
 80174a6:	8363      	strh	r3, [r4, #26]
        tcp_output(pcb);
 80174a8:	f002 fe2c 	bl	801a104 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80174ac:	8b63      	ldrh	r3, [r4, #26]
 80174ae:	f023 0303 	bic.w	r3, r3, #3
 80174b2:	b29b      	uxth	r3, r3
 80174b4:	8363      	strh	r3, [r4, #26]
 80174b6:	e7d8      	b.n	801746a <tcp_fasttmr+0x2a>
 80174b8:	200222e5 	.word	0x200222e5
 80174bc:	200360ac 	.word	0x200360ac
 80174c0:	200360b0 	.word	0x200360b0

080174c4 <tcp_tmr>:
{
 80174c4:	b508      	push	{r3, lr}
  tcp_fasttmr();
 80174c6:	f7ff ffbb 	bl	8017440 <tcp_fasttmr>
  if (++tcp_timer & 1) {
 80174ca:	4a06      	ldr	r2, [pc, #24]	; (80174e4 <tcp_tmr+0x20>)
 80174cc:	7813      	ldrb	r3, [r2, #0]
 80174ce:	3301      	adds	r3, #1
 80174d0:	b2db      	uxtb	r3, r3
 80174d2:	7013      	strb	r3, [r2, #0]
 80174d4:	07db      	lsls	r3, r3, #31
 80174d6:	d400      	bmi.n	80174da <tcp_tmr+0x16>
}
 80174d8:	bd08      	pop	{r3, pc}
 80174da:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    tcp_slowtmr();
 80174de:	f7ff b981 	b.w	80167e4 <tcp_slowtmr>
 80174e2:	bf00      	nop
 80174e4:	200222e4 	.word	0x200222e4

080174e8 <tcp_next_iss>:
{
 80174e8:	b508      	push	{r3, lr}
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 80174ea:	b130      	cbz	r0, 80174fa <tcp_next_iss+0x12>
  iss += tcp_ticks;       /* XXX */
 80174ec:	4b07      	ldr	r3, [pc, #28]	; (801750c <tcp_next_iss+0x24>)
 80174ee:	4a08      	ldr	r2, [pc, #32]	; (8017510 <tcp_next_iss+0x28>)
 80174f0:	6818      	ldr	r0, [r3, #0]
 80174f2:	6812      	ldr	r2, [r2, #0]
 80174f4:	4410      	add	r0, r2
 80174f6:	6018      	str	r0, [r3, #0]
}
 80174f8:	bd08      	pop	{r3, pc}
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 80174fa:	4b06      	ldr	r3, [pc, #24]	; (8017514 <tcp_next_iss+0x2c>)
 80174fc:	f640 02af 	movw	r2, #2223	; 0x8af
 8017500:	4905      	ldr	r1, [pc, #20]	; (8017518 <tcp_next_iss+0x30>)
 8017502:	4806      	ldr	r0, [pc, #24]	; (801751c <tcp_next_iss+0x34>)
 8017504:	f008 fb80 	bl	801fc08 <iprintf>
 8017508:	e7f0      	b.n	80174ec <tcp_next_iss+0x4>
 801750a:	bf00      	nop
 801750c:	20000460 	.word	0x20000460
 8017510:	200360b4 	.word	0x200360b4
 8017514:	0803bea8 	.word	0x0803bea8
 8017518:	0803c04c 	.word	0x0803c04c
 801751c:	08024d0c 	.word	0x08024d0c

08017520 <tcp_eff_send_mss_netif>:
{
 8017520:	b538      	push	{r3, r4, r5, lr}
 8017522:	4605      	mov	r5, r0
 8017524:	460c      	mov	r4, r1
  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 8017526:	b172      	cbz	r2, 8017546 <tcp_eff_send_mss_netif+0x26>
    if (outif == NULL) {
 8017528:	b144      	cbz	r4, 801753c <tcp_eff_send_mss_netif+0x1c>
    mtu = outif->mtu;
 801752a:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
  if (mtu != 0) {
 801752c:	b133      	cbz	r3, 801753c <tcp_eff_send_mss_netif+0x1c>
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 801752e:	2b28      	cmp	r3, #40	; 0x28
 8017530:	d906      	bls.n	8017540 <tcp_eff_send_mss_netif+0x20>
 8017532:	3b28      	subs	r3, #40	; 0x28
 8017534:	b29b      	uxth	r3, r3
 8017536:	429d      	cmp	r5, r3
 8017538:	bf28      	it	cs
 801753a:	461d      	movcs	r5, r3
}
 801753c:	4628      	mov	r0, r5
 801753e:	bd38      	pop	{r3, r4, r5, pc}
 8017540:	2500      	movs	r5, #0
 8017542:	4628      	mov	r0, r5
 8017544:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 8017546:	4b04      	ldr	r3, [pc, #16]	; (8017558 <tcp_eff_send_mss_netif+0x38>)
 8017548:	f640 02c5 	movw	r2, #2245	; 0x8c5
 801754c:	4903      	ldr	r1, [pc, #12]	; (801755c <tcp_eff_send_mss_netif+0x3c>)
 801754e:	4804      	ldr	r0, [pc, #16]	; (8017560 <tcp_eff_send_mss_netif+0x40>)
 8017550:	f008 fb5a 	bl	801fc08 <iprintf>
 8017554:	e7e8      	b.n	8017528 <tcp_eff_send_mss_netif+0x8>
 8017556:	bf00      	nop
 8017558:	0803bea8 	.word	0x0803bea8
 801755c:	0803bf4c 	.word	0x0803bf4c
 8017560:	08024d0c 	.word	0x08024d0c

08017564 <tcp_connect>:
{
 8017564:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ERROR("tcp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 8017566:	2800      	cmp	r0, #0
 8017568:	d07d      	beq.n	8017666 <tcp_connect+0x102>
  LWIP_ERROR("tcp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 801756a:	2900      	cmp	r1, #0
 801756c:	f000 8085 	beq.w	801767a <tcp_connect+0x116>
 8017570:	461f      	mov	r7, r3
  LWIP_ERROR("tcp_connect: can only connect from state CLOSED", pcb->state == CLOSED, return ERR_ISCONN);
 8017572:	7d03      	ldrb	r3, [r0, #20]
 8017574:	4604      	mov	r4, r0
 8017576:	2b00      	cmp	r3, #0
 8017578:	d165      	bne.n	8017646 <tcp_connect+0xe2>
  ip_addr_set(&pcb->remote_ip, ipaddr);
 801757a:	680b      	ldr	r3, [r1, #0]
  if (pcb->netif_idx != NETIF_NO_INDEX) {
 801757c:	7a00      	ldrb	r0, [r0, #8]
  ip_addr_set(&pcb->remote_ip, ipaddr);
 801757e:	6063      	str	r3, [r4, #4]
  pcb->remote_port = port;
 8017580:	8322      	strh	r2, [r4, #24]
  if (pcb->netif_idx != NETIF_NO_INDEX) {
 8017582:	2800      	cmp	r0, #0
 8017584:	d046      	beq.n	8017614 <tcp_connect+0xb0>
    netif = netif_get_by_index(pcb->netif_idx);
 8017586:	f7fe f901 	bl	801578c <netif_get_by_index>
 801758a:	4605      	mov	r5, r0
  if (netif == NULL) {
 801758c:	2d00      	cmp	r5, #0
 801758e:	d067      	beq.n	8017660 <tcp_connect+0xfc>
  if (ip_addr_isany(&pcb->local_ip)) {
 8017590:	6823      	ldr	r3, [r4, #0]
 8017592:	b90b      	cbnz	r3, 8017598 <tcp_connect+0x34>
    ip_addr_copy(pcb->local_ip, *local_ip);
 8017594:	686b      	ldr	r3, [r5, #4]
 8017596:	6023      	str	r3, [r4, #0]
  old_local_port = pcb->local_port;
 8017598:	8ae6      	ldrh	r6, [r4, #22]
  if (pcb->local_port == 0) {
 801759a:	b926      	cbnz	r6, 80175a6 <tcp_connect+0x42>
    pcb->local_port = tcp_new_port();
 801759c:	f7fe fe34 	bl	8016208 <tcp_new_port>
 80175a0:	82e0      	strh	r0, [r4, #22]
    if (pcb->local_port == 0) {
 80175a2:	2800      	cmp	r0, #0
 80175a4:	d059      	beq.n	801765a <tcp_connect+0xf6>
  iss = tcp_next_iss(pcb);
 80175a6:	4620      	mov	r0, r4
 80175a8:	f7ff ff9e 	bl	80174e8 <tcp_next_iss>
  pcb->rcv_nxt = 0;
 80175ac:	2200      	movs	r2, #0
  pcb->lastack = iss - 1;
 80175ae:	1e43      	subs	r3, r0, #1
  pcb->rcv_nxt = 0;
 80175b0:	f8df e0fc 	ldr.w	lr, [pc, #252]	; 80176b0 <tcp_connect+0x14c>
  pcb->mss = tcp_eff_send_mss_netif(pcb->mss, netif, &pcb->remote_ip);
 80175b4:	4629      	mov	r1, r5
  pcb->snd_wnd = TCP_WND;
 80175b6:	f44f 6c06 	mov.w	ip, #2144	; 0x860
  pcb->mss = INITIAL_MSS;
 80175ba:	f44f 7506 	mov.w	r5, #536	; 0x218
  pcb->snd_nxt = iss;
 80175be:	6520      	str	r0, [r4, #80]	; 0x50
  pcb->rcv_nxt = 0;
 80175c0:	6262      	str	r2, [r4, #36]	; 0x24
  pcb->lastack = iss - 1;
 80175c2:	6463      	str	r3, [r4, #68]	; 0x44
  pcb->mss = tcp_eff_send_mss_netif(pcb->mss, netif, &pcb->remote_ip);
 80175c4:	4628      	mov	r0, r5
  pcb->snd_wl2 = iss - 1;
 80175c6:	65a3      	str	r3, [r4, #88]	; 0x58
  pcb->snd_lbb = iss - 1;
 80175c8:	65e3      	str	r3, [r4, #92]	; 0x5c
  pcb->snd_wnd = TCP_WND;
 80175ca:	f8a4 c060 	strh.w	ip, [r4, #96]	; 0x60
  pcb->mss = INITIAL_MSS;
 80175ce:	8665      	strh	r5, [r4, #50]	; 0x32
  pcb->rcv_nxt = 0;
 80175d0:	e9c4 e20a 	strd	lr, r2, [r4, #40]	; 0x28
  pcb->mss = tcp_eff_send_mss_netif(pcb->mss, netif, &pcb->remote_ip);
 80175d4:	1d22      	adds	r2, r4, #4
 80175d6:	f7ff ffa3 	bl	8017520 <tcp_eff_send_mss_netif>
  pcb->cwnd = 1;
 80175da:	2301      	movs	r3, #1
  pcb->mss = tcp_eff_send_mss_netif(pcb->mss, netif, &pcb->remote_ip);
 80175dc:	8660      	strh	r0, [r4, #50]	; 0x32
  ret = tcp_enqueue_flags(pcb, TCP_SYN);
 80175de:	2102      	movs	r1, #2
  pcb->connected = connected;
 80175e0:	f8c4 7088 	str.w	r7, [r4, #136]	; 0x88
  ret = tcp_enqueue_flags(pcb, TCP_SYN);
 80175e4:	4620      	mov	r0, r4
  pcb->cwnd = 1;
 80175e6:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
  ret = tcp_enqueue_flags(pcb, TCP_SYN);
 80175ea:	f002 fb71 	bl	8019cd0 <tcp_enqueue_flags>
  if (ret == ERR_OK) {
 80175ee:	4605      	mov	r5, r0
 80175f0:	bb18      	cbnz	r0, 801763a <tcp_connect+0xd6>
    pcb->state = SYN_SENT;
 80175f2:	2302      	movs	r3, #2
 80175f4:	7523      	strb	r3, [r4, #20]
    if (old_local_port != 0) {
 80175f6:	b1a6      	cbz	r6, 8017622 <tcp_connect+0xbe>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 80175f8:	4b25      	ldr	r3, [pc, #148]	; (8017690 <tcp_connect+0x12c>)
 80175fa:	681a      	ldr	r2, [r3, #0]
 80175fc:	42a2      	cmp	r2, r4
 80175fe:	d00e      	beq.n	801761e <tcp_connect+0xba>
 8017600:	b17a      	cbz	r2, 8017622 <tcp_connect+0xbe>
 8017602:	68d3      	ldr	r3, [r2, #12]
 8017604:	429c      	cmp	r4, r3
 8017606:	d01a      	beq.n	801763e <tcp_connect+0xda>
 8017608:	b15b      	cbz	r3, 8017622 <tcp_connect+0xbe>
 801760a:	68da      	ldr	r2, [r3, #12]
 801760c:	42a2      	cmp	r2, r4
 801760e:	d017      	beq.n	8017640 <tcp_connect+0xdc>
 8017610:	4613      	mov	r3, r2
 8017612:	e7f9      	b.n	8017608 <tcp_connect+0xa4>
    netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 8017614:	1d20      	adds	r0, r4, #4
 8017616:	f005 fe71 	bl	801d2fc <ip4_route>
 801761a:	4605      	mov	r5, r0
 801761c:	e7b6      	b.n	801758c <tcp_connect+0x28>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 801761e:	68e2      	ldr	r2, [r4, #12]
 8017620:	601a      	str	r2, [r3, #0]
    TCP_REG_ACTIVE(pcb);
 8017622:	4b1c      	ldr	r3, [pc, #112]	; (8017694 <tcp_connect+0x130>)
 8017624:	681a      	ldr	r2, [r3, #0]
 8017626:	601c      	str	r4, [r3, #0]
 8017628:	60e2      	str	r2, [r4, #12]
 801762a:	f003 f89f 	bl	801a76c <tcp_timer_needed>
 801762e:	4b1a      	ldr	r3, [pc, #104]	; (8017698 <tcp_connect+0x134>)
 8017630:	2201      	movs	r2, #1
    tcp_output(pcb);
 8017632:	4620      	mov	r0, r4
    TCP_REG_ACTIVE(pcb);
 8017634:	701a      	strb	r2, [r3, #0]
    tcp_output(pcb);
 8017636:	f002 fd65 	bl	801a104 <tcp_output>
}
 801763a:	4628      	mov	r0, r5
 801763c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      TCP_RMV(&tcp_bound_pcbs, pcb);
 801763e:	4613      	mov	r3, r2
 8017640:	68e2      	ldr	r2, [r4, #12]
 8017642:	60da      	str	r2, [r3, #12]
 8017644:	e7ed      	b.n	8017622 <tcp_connect+0xbe>
  LWIP_ERROR("tcp_connect: can only connect from state CLOSED", pcb->state == CLOSED, return ERR_ISCONN);
 8017646:	4b15      	ldr	r3, [pc, #84]	; (801769c <tcp_connect+0x138>)
 8017648:	f44f 6287 	mov.w	r2, #1080	; 0x438
 801764c:	4914      	ldr	r1, [pc, #80]	; (80176a0 <tcp_connect+0x13c>)
 801764e:	f06f 0509 	mvn.w	r5, #9
 8017652:	4814      	ldr	r0, [pc, #80]	; (80176a4 <tcp_connect+0x140>)
 8017654:	f008 fad8 	bl	801fc08 <iprintf>
 8017658:	e7ef      	b.n	801763a <tcp_connect+0xd6>
      return ERR_BUF;
 801765a:	f06f 0501 	mvn.w	r5, #1
 801765e:	e7ec      	b.n	801763a <tcp_connect+0xd6>
    return ERR_RTE;
 8017660:	f06f 0503 	mvn.w	r5, #3
 8017664:	e7e9      	b.n	801763a <tcp_connect+0xd6>
  LWIP_ERROR("tcp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 8017666:	4b0d      	ldr	r3, [pc, #52]	; (801769c <tcp_connect+0x138>)
 8017668:	f240 4235 	movw	r2, #1077	; 0x435
 801766c:	490e      	ldr	r1, [pc, #56]	; (80176a8 <tcp_connect+0x144>)
 801766e:	f06f 050f 	mvn.w	r5, #15
 8017672:	480c      	ldr	r0, [pc, #48]	; (80176a4 <tcp_connect+0x140>)
 8017674:	f008 fac8 	bl	801fc08 <iprintf>
 8017678:	e7df      	b.n	801763a <tcp_connect+0xd6>
  LWIP_ERROR("tcp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 801767a:	4b08      	ldr	r3, [pc, #32]	; (801769c <tcp_connect+0x138>)
 801767c:	f240 4236 	movw	r2, #1078	; 0x436
 8017680:	490a      	ldr	r1, [pc, #40]	; (80176ac <tcp_connect+0x148>)
 8017682:	f06f 050f 	mvn.w	r5, #15
 8017686:	4807      	ldr	r0, [pc, #28]	; (80176a4 <tcp_connect+0x140>)
 8017688:	f008 fabe 	bl	801fc08 <iprintf>
 801768c:	e7d5      	b.n	801763a <tcp_connect+0xd6>
 801768e:	bf00      	nop
 8017690:	200360bc 	.word	0x200360bc
 8017694:	200360b0 	.word	0x200360b0
 8017698:	200360ac 	.word	0x200360ac
 801769c:	0803bea8 	.word	0x0803bea8
 80176a0:	0803bf1c 	.word	0x0803bf1c
 80176a4:	08024d0c 	.word	0x08024d0c
 80176a8:	0803bee4 	.word	0x0803bee4
 80176ac:	0803bf00 	.word	0x0803bf00
 80176b0:	08600860 	.word	0x08600860

080176b4 <tcp_netif_ip_addr_changed>:
  if (!ip_addr_isany(old_addr)) {
 80176b4:	b308      	cbz	r0, 80176fa <tcp_netif_ip_addr_changed+0x46>
 80176b6:	6802      	ldr	r2, [r0, #0]
{
 80176b8:	b538      	push	{r3, r4, r5, lr}
 80176ba:	4605      	mov	r5, r0
  if (!ip_addr_isany(old_addr)) {
 80176bc:	b902      	cbnz	r2, 80176c0 <tcp_netif_ip_addr_changed+0xc>
}
 80176be:	bd38      	pop	{r3, r4, r5, pc}
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 80176c0:	4b0e      	ldr	r3, [pc, #56]	; (80176fc <tcp_netif_ip_addr_changed+0x48>)
 80176c2:	460c      	mov	r4, r1
 80176c4:	6819      	ldr	r1, [r3, #0]
 80176c6:	f7ff fc39 	bl	8016f3c <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 80176ca:	4b0d      	ldr	r3, [pc, #52]	; (8017700 <tcp_netif_ip_addr_changed+0x4c>)
 80176cc:	4628      	mov	r0, r5
 80176ce:	6819      	ldr	r1, [r3, #0]
 80176d0:	f7ff fc34 	bl	8016f3c <tcp_netif_ip_addr_changed_pcblist>
    if (!ip_addr_isany(new_addr)) {
 80176d4:	2c00      	cmp	r4, #0
 80176d6:	d0f2      	beq.n	80176be <tcp_netif_ip_addr_changed+0xa>
 80176d8:	6823      	ldr	r3, [r4, #0]
 80176da:	2b00      	cmp	r3, #0
 80176dc:	d0ef      	beq.n	80176be <tcp_netif_ip_addr_changed+0xa>
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80176de:	4b09      	ldr	r3, [pc, #36]	; (8017704 <tcp_netif_ip_addr_changed+0x50>)
 80176e0:	681b      	ldr	r3, [r3, #0]
 80176e2:	2b00      	cmp	r3, #0
 80176e4:	d0eb      	beq.n	80176be <tcp_netif_ip_addr_changed+0xa>
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 80176e6:	6819      	ldr	r1, [r3, #0]
 80176e8:	682a      	ldr	r2, [r5, #0]
 80176ea:	4291      	cmp	r1, r2
 80176ec:	d101      	bne.n	80176f2 <tcp_netif_ip_addr_changed+0x3e>
          ip_addr_copy(lpcb->local_ip, *new_addr);
 80176ee:	6822      	ldr	r2, [r4, #0]
 80176f0:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80176f2:	68db      	ldr	r3, [r3, #12]
 80176f4:	2b00      	cmp	r3, #0
 80176f6:	d1f6      	bne.n	80176e6 <tcp_netif_ip_addr_changed+0x32>
}
 80176f8:	bd38      	pop	{r3, r4, r5, pc}
 80176fa:	4770      	bx	lr
 80176fc:	200360b0 	.word	0x200360b0
 8017700:	200360bc 	.word	0x200360bc
 8017704:	200360b8 	.word	0x200360b8

08017708 <tcp_free_ooseq>:
{
 8017708:	b538      	push	{r3, r4, r5, lr}
 801770a:	4605      	mov	r5, r0
  if (pcb->ooseq) {
 801770c:	6f40      	ldr	r0, [r0, #116]	; 0x74
 801770e:	b130      	cbz	r0, 801771e <tcp_free_ooseq+0x16>
    struct tcp_seg *next = seg->next;
 8017710:	6804      	ldr	r4, [r0, #0]
    tcp_seg_free(seg);
 8017712:	f7fe ff55 	bl	80165c0 <tcp_seg_free>
  while (seg != NULL) {
 8017716:	4620      	mov	r0, r4
 8017718:	2c00      	cmp	r4, #0
 801771a:	d1f9      	bne.n	8017710 <tcp_free_ooseq+0x8>
    pcb->ooseq = NULL;
 801771c:	676c      	str	r4, [r5, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 801771e:	bd38      	pop	{r3, r4, r5, pc}

08017720 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 8017720:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 8017724:	4606      	mov	r6, r0
 8017726:	2800      	cmp	r0, #0
 8017728:	f000 808a 	beq.w	8017840 <tcp_parseopt+0x120>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 801772c:	4b51      	ldr	r3, [pc, #324]	; (8017874 <tcp_parseopt+0x154>)
 801772e:	881f      	ldrh	r7, [r3, #0]
 8017730:	2f00      	cmp	r7, #0
 8017732:	d063      	beq.n	80177fc <tcp_parseopt+0xdc>
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8017734:	4a50      	ldr	r2, [pc, #320]	; (8017878 <tcp_parseopt+0x158>)
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8017736:	2300      	movs	r3, #0
 8017738:	4c50      	ldr	r4, [pc, #320]	; (801787c <tcp_parseopt+0x15c>)
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801773a:	f8b2 c000 	ldrh.w	ip, [r2]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801773e:	461a      	mov	r2, r3
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8017740:	484f      	ldr	r0, [pc, #316]	; (8017880 <tcp_parseopt+0x160>)
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 8017742:	4950      	ldr	r1, [pc, #320]	; (8017884 <tcp_parseopt+0x164>)
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 8017744:	fa5f fa8c 	uxtb.w	sl, ip
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8017748:	8023      	strh	r3, [r4, #0]
 801774a:	461c      	mov	r4, r3
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801774c:	6805      	ldr	r5, [r0, #0]
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 801774e:	f8d1 8000 	ldr.w	r8, [r1]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8017752:	4613      	mov	r3, r2
 8017754:	f04f 0e00 	mov.w	lr, #0
    return tcphdr_opt2[idx];
 8017758:	eba2 090a 	sub.w	r9, r2, sl
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801775c:	eb02 000e 	add.w	r0, r2, lr
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8017760:	429f      	cmp	r7, r3
  u16_t optidx = tcp_optidx++;
 8017762:	f103 0101 	add.w	r1, r3, #1
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8017766:	fa1f fb80 	uxth.w	fp, r0
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801776a:	d977      	bls.n	801785c <tcp_parseopt+0x13c>
  u16_t optidx = tcp_optidx++;
 801776c:	b289      	uxth	r1, r1
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801776e:	2d00      	cmp	r5, #0
 8017770:	d034      	beq.n	80177dc <tcp_parseopt+0xbc>
    return tcphdr_opt2[idx];
 8017772:	eb09 040e 	add.w	r4, r9, lr
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8017776:	45dc      	cmp	ip, fp
    return tcphdr_opt2[idx];
 8017778:	b2e4      	uxtb	r4, r4
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801777a:	d831      	bhi.n	80177e0 <tcp_parseopt+0xc0>
    return tcphdr_opt2[idx];
 801777c:	f815 b004 	ldrb.w	fp, [r5, r4]
      u8_t opt = tcp_get_next_optbyte();
      switch (opt) {
 8017780:	f1bb 0f01 	cmp.w	fp, #1
 8017784:	d032      	beq.n	80177ec <tcp_parseopt+0xcc>
 8017786:	d371      	bcc.n	801786c <tcp_parseopt+0x14c>
 8017788:	f1bb 0f02 	cmp.w	fp, #2
 801778c:	d138      	bne.n	8017800 <tcp_parseopt+0xe0>
  u16_t optidx = tcp_optidx++;
 801778e:	1c98      	adds	r0, r3, #2
 8017790:	b280      	uxth	r0, r0
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8017792:	b10d      	cbz	r5, 8017798 <tcp_parseopt+0x78>
 8017794:	4561      	cmp	r1, ip
 8017796:	d23e      	bcs.n	8017816 <tcp_parseopt+0xf6>
    return opts[optidx];
 8017798:	4441      	add	r1, r8
 801779a:	7d0a      	ldrb	r2, [r1, #20]
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 801779c:	2a04      	cmp	r2, #4
 801779e:	d162      	bne.n	8017866 <tcp_parseopt+0x146>
 80177a0:	1c42      	adds	r2, r0, #1
 80177a2:	42ba      	cmp	r2, r7
 80177a4:	da5f      	bge.n	8017866 <tcp_parseopt+0x146>
  u16_t optidx = tcp_optidx++;
 80177a6:	1cd9      	adds	r1, r3, #3
 80177a8:	1d1a      	adds	r2, r3, #4
 80177aa:	b289      	uxth	r1, r1
 80177ac:	b292      	uxth	r2, r2
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 80177ae:	2d00      	cmp	r5, #0
 80177b0:	d04e      	beq.n	8017850 <tcp_parseopt+0x130>
 80177b2:	4584      	cmp	ip, r0
 80177b4:	d939      	bls.n	801782a <tcp_parseopt+0x10a>
    return opts[optidx];
 80177b6:	4440      	add	r0, r8
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 80177b8:	458c      	cmp	ip, r1
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 80177ba:	7d03      	ldrb	r3, [r0, #20]
 80177bc:	ea4f 2303 	mov.w	r3, r3, lsl #8
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 80177c0:	d83b      	bhi.n	801783a <tcp_parseopt+0x11a>
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 80177c2:	eba1 010a 	sub.w	r1, r1, sl
    return tcphdr_opt2[idx];
 80177c6:	b2c9      	uxtb	r1, r1
 80177c8:	5c69      	ldrb	r1, [r5, r1]
          mss |= tcp_get_next_optbyte();
 80177ca:	430b      	orrs	r3, r1
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 80177cc:	1e59      	subs	r1, r3, #1
 80177ce:	f5b1 7f06 	cmp.w	r1, #536	; 0x218
 80177d2:	bf28      	it	cs
 80177d4:	f44f 7306 	movcs.w	r3, #536	; 0x218
 80177d8:	8673      	strh	r3, [r6, #50]	; 0x32
          break;
 80177da:	e01a      	b.n	8017812 <tcp_parseopt+0xf2>
 80177dc:	eb02 000e 	add.w	r0, r2, lr
    return opts[optidx];
 80177e0:	4440      	add	r0, r8
 80177e2:	f890 b014 	ldrb.w	fp, [r0, #20]
      switch (opt) {
 80177e6:	f1bb 0f01 	cmp.w	fp, #1
 80177ea:	d1cc      	bne.n	8017786 <tcp_parseopt+0x66>
 80177ec:	f10e 0e01 	add.w	lr, lr, #1
  u16_t optidx = tcp_optidx++;
 80177f0:	460b      	mov	r3, r1
 80177f2:	465c      	mov	r4, fp
 80177f4:	e7b2      	b.n	801775c <tcp_parseopt+0x3c>
 80177f6:	3302      	adds	r3, #2
 80177f8:	4a20      	ldr	r2, [pc, #128]	; (801787c <tcp_parseopt+0x15c>)
 80177fa:	8013      	strh	r3, [r2, #0]
             can skip past them. */
          tcp_optidx += data - 2;
      }
    }
  }
}
 80177fc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8017800:	b10d      	cbz	r5, 8017806 <tcp_parseopt+0xe6>
 8017802:	4561      	cmp	r1, ip
 8017804:	d20c      	bcs.n	8017820 <tcp_parseopt+0x100>
    return opts[optidx];
 8017806:	4441      	add	r1, r8
 8017808:	7d0a      	ldrb	r2, [r1, #20]
          if (data < 2) {
 801780a:	2a01      	cmp	r2, #1
 801780c:	d9f3      	bls.n	80177f6 <tcp_parseopt+0xd6>
          tcp_optidx += data - 2;
 801780e:	441a      	add	r2, r3
 8017810:	b292      	uxth	r2, r2
 8017812:	2401      	movs	r4, #1
 8017814:	e79d      	b.n	8017752 <tcp_parseopt+0x32>
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 8017816:	eba1 010a 	sub.w	r1, r1, sl
    return tcphdr_opt2[idx];
 801781a:	b2c9      	uxtb	r1, r1
 801781c:	5c6a      	ldrb	r2, [r5, r1]
 801781e:	e7bd      	b.n	801779c <tcp_parseopt+0x7c>
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 8017820:	eba1 010a 	sub.w	r1, r1, sl
    return tcphdr_opt2[idx];
 8017824:	b2c9      	uxtb	r1, r1
 8017826:	5c6a      	ldrb	r2, [r5, r1]
 8017828:	e7ef      	b.n	801780a <tcp_parseopt+0xea>
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 801782a:	eba0 000a 	sub.w	r0, r0, sl
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801782e:	458c      	cmp	ip, r1
    return tcphdr_opt2[idx];
 8017830:	b2c0      	uxtb	r0, r0
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 8017832:	5c2b      	ldrb	r3, [r5, r0]
 8017834:	ea4f 2303 	mov.w	r3, r3, lsl #8
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8017838:	d9c3      	bls.n	80177c2 <tcp_parseopt+0xa2>
    return opts[optidx];
 801783a:	4441      	add	r1, r8
 801783c:	7d09      	ldrb	r1, [r1, #20]
 801783e:	e7c4      	b.n	80177ca <tcp_parseopt+0xaa>
  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 8017840:	4b11      	ldr	r3, [pc, #68]	; (8017888 <tcp_parseopt+0x168>)
 8017842:	f240 727d 	movw	r2, #1917	; 0x77d
 8017846:	4911      	ldr	r1, [pc, #68]	; (801788c <tcp_parseopt+0x16c>)
 8017848:	4811      	ldr	r0, [pc, #68]	; (8017890 <tcp_parseopt+0x170>)
 801784a:	f008 f9dd 	bl	801fc08 <iprintf>
 801784e:	e76d      	b.n	801772c <tcp_parseopt+0xc>
    return opts[optidx];
 8017850:	4440      	add	r0, r8
 8017852:	4441      	add	r1, r8
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 8017854:	7d03      	ldrb	r3, [r0, #20]
    return opts[optidx];
 8017856:	7d09      	ldrb	r1, [r1, #20]
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 8017858:	021b      	lsls	r3, r3, #8
 801785a:	e7b6      	b.n	80177ca <tcp_parseopt+0xaa>
 801785c:	2c00      	cmp	r4, #0
 801785e:	d0cd      	beq.n	80177fc <tcp_parseopt+0xdc>
 8017860:	4a06      	ldr	r2, [pc, #24]	; (801787c <tcp_parseopt+0x15c>)
 8017862:	8013      	strh	r3, [r2, #0]
 8017864:	e7ca      	b.n	80177fc <tcp_parseopt+0xdc>
 8017866:	4b05      	ldr	r3, [pc, #20]	; (801787c <tcp_parseopt+0x15c>)
 8017868:	8018      	strh	r0, [r3, #0]
 801786a:	e7c7      	b.n	80177fc <tcp_parseopt+0xdc>
 801786c:	4b03      	ldr	r3, [pc, #12]	; (801787c <tcp_parseopt+0x15c>)
 801786e:	8019      	strh	r1, [r3, #0]
 8017870:	e7c4      	b.n	80177fc <tcp_parseopt+0xdc>
 8017872:	bf00      	nop
 8017874:	20022320 	.word	0x20022320
 8017878:	20022318 	.word	0x20022318
 801787c:	20022310 	.word	0x20022310
 8017880:	2002231c 	.word	0x2002231c
 8017884:	20022314 	.word	0x20022314
 8017888:	0803c6ec 	.word	0x0803c6ec
 801788c:	0803c720 	.word	0x0803c720
 8017890:	08024d0c 	.word	0x08024d0c

08017894 <tcp_oos_insert_segment>:
{
 8017894:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017896:	460c      	mov	r4, r1
  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 8017898:	4605      	mov	r5, r0
 801789a:	2800      	cmp	r0, #0
 801789c:	d03e      	beq.n	801791c <tcp_oos_insert_segment+0x88>
  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801789e:	68eb      	ldr	r3, [r5, #12]
 80178a0:	8998      	ldrh	r0, [r3, #12]
 80178a2:	f7fc f9eb 	bl	8013c7c <lwip_htons>
 80178a6:	07c2      	lsls	r2, r0, #31
 80178a8:	d432      	bmi.n	8017910 <tcp_oos_insert_segment+0x7c>
 80178aa:	4e20      	ldr	r6, [pc, #128]	; (801792c <tcp_oos_insert_segment+0x98>)
 80178ac:	e005      	b.n	80178ba <tcp_oos_insert_segment+0x26>
      next = next->next;
 80178ae:	6827      	ldr	r7, [r4, #0]
      tcp_seg_free(old_seg);
 80178b0:	4620      	mov	r0, r4
 80178b2:	f7fe fe85 	bl	80165c0 <tcp_seg_free>
 80178b6:	463c      	mov	r4, r7
    while (next &&
 80178b8:	b1ef      	cbz	r7, 80178f6 <tcp_oos_insert_segment+0x62>
           TCP_SEQ_GEQ((seqno + cseg->len),
 80178ba:	68e1      	ldr	r1, [r4, #12]
 80178bc:	8923      	ldrh	r3, [r4, #8]
 80178be:	6848      	ldr	r0, [r1, #4]
 80178c0:	6837      	ldr	r7, [r6, #0]
 80178c2:	892a      	ldrh	r2, [r5, #8]
 80178c4:	4403      	add	r3, r0
 80178c6:	443a      	add	r2, r7
 80178c8:	1ad3      	subs	r3, r2, r3
    while (next &&
 80178ca:	2b00      	cmp	r3, #0
 80178cc:	db15      	blt.n	80178fa <tcp_oos_insert_segment+0x66>
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 80178ce:	8988      	ldrh	r0, [r1, #12]
 80178d0:	f7fc f9d4 	bl	8013c7c <lwip_htons>
 80178d4:	07c3      	lsls	r3, r0, #31
 80178d6:	d5ea      	bpl.n	80178ae <tcp_oos_insert_segment+0x1a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 80178d8:	68eb      	ldr	r3, [r5, #12]
 80178da:	2001      	movs	r0, #1
 80178dc:	899f      	ldrh	r7, [r3, #12]
 80178de:	f7fc f9cd 	bl	8013c7c <lwip_htons>
 80178e2:	68eb      	ldr	r3, [r5, #12]
 80178e4:	4338      	orrs	r0, r7
      next = next->next;
 80178e6:	6827      	ldr	r7, [r4, #0]
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 80178e8:	8198      	strh	r0, [r3, #12]
      tcp_seg_free(old_seg);
 80178ea:	4620      	mov	r0, r4
 80178ec:	f7fe fe68 	bl	80165c0 <tcp_seg_free>
 80178f0:	463c      	mov	r4, r7
    while (next &&
 80178f2:	2f00      	cmp	r7, #0
 80178f4:	d1e1      	bne.n	80178ba <tcp_oos_insert_segment+0x26>
  cseg->next = next;
 80178f6:	602c      	str	r4, [r5, #0]
}
 80178f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 80178fa:	1a12      	subs	r2, r2, r0
    if (next &&
 80178fc:	2a00      	cmp	r2, #0
 80178fe:	ddfa      	ble.n	80178f6 <tcp_oos_insert_segment+0x62>
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 8017900:	1bc1      	subs	r1, r0, r7
      pbuf_realloc(cseg->p, cseg->len);
 8017902:	6868      	ldr	r0, [r5, #4]
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 8017904:	b289      	uxth	r1, r1
 8017906:	8129      	strh	r1, [r5, #8]
      pbuf_realloc(cseg->p, cseg->len);
 8017908:	f7fe f932 	bl	8015b70 <pbuf_realloc>
  cseg->next = next;
 801790c:	602c      	str	r4, [r5, #0]
}
 801790e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tcp_segs_free(next);
 8017910:	4620      	mov	r0, r4
    next = NULL;
 8017912:	2400      	movs	r4, #0
    tcp_segs_free(next);
 8017914:	f7fe fe62 	bl	80165dc <tcp_segs_free>
  cseg->next = next;
 8017918:	602c      	str	r4, [r5, #0]
}
 801791a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 801791c:	4b04      	ldr	r3, [pc, #16]	; (8017930 <tcp_oos_insert_segment+0x9c>)
 801791e:	f240 421f 	movw	r2, #1055	; 0x41f
 8017922:	4904      	ldr	r1, [pc, #16]	; (8017934 <tcp_oos_insert_segment+0xa0>)
 8017924:	4804      	ldr	r0, [pc, #16]	; (8017938 <tcp_oos_insert_segment+0xa4>)
 8017926:	f008 f96f 	bl	801fc08 <iprintf>
 801792a:	e7b8      	b.n	801789e <tcp_oos_insert_segment+0xa>
 801792c:	2002230c 	.word	0x2002230c
 8017930:	0803c6ec 	.word	0x0803c6ec
 8017934:	0803c6c4 	.word	0x0803c6c4
 8017938:	08024d0c 	.word	0x08024d0c

0801793c <tcp_input_delayed_close>:
{
 801793c:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 801793e:	4604      	mov	r4, r0
 8017940:	b930      	cbnz	r0, 8017950 <tcp_input_delayed_close+0x14>
 8017942:	4b0f      	ldr	r3, [pc, #60]	; (8017980 <tcp_input_delayed_close+0x44>)
 8017944:	f240 225a 	movw	r2, #602	; 0x25a
 8017948:	490e      	ldr	r1, [pc, #56]	; (8017984 <tcp_input_delayed_close+0x48>)
 801794a:	480f      	ldr	r0, [pc, #60]	; (8017988 <tcp_input_delayed_close+0x4c>)
 801794c:	f008 f95c 	bl	801fc08 <iprintf>
  if (recv_flags & TF_CLOSED) {
 8017950:	4b0e      	ldr	r3, [pc, #56]	; (801798c <tcp_input_delayed_close+0x50>)
 8017952:	7818      	ldrb	r0, [r3, #0]
 8017954:	f010 0010 	ands.w	r0, r0, #16
 8017958:	d011      	beq.n	801797e <tcp_input_delayed_close+0x42>
    if (!(pcb->flags & TF_RXCLOSED)) {
 801795a:	8b63      	ldrh	r3, [r4, #26]
 801795c:	06db      	lsls	r3, r3, #27
 801795e:	d406      	bmi.n	801796e <tcp_input_delayed_close+0x32>
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 8017960:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8017964:	b11b      	cbz	r3, 801796e <tcp_input_delayed_close+0x32>
 8017966:	f06f 010e 	mvn.w	r1, #14
 801796a:	6920      	ldr	r0, [r4, #16]
 801796c:	4798      	blx	r3
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 801796e:	4621      	mov	r1, r4
 8017970:	4807      	ldr	r0, [pc, #28]	; (8017990 <tcp_input_delayed_close+0x54>)
 8017972:	f7ff f9ad 	bl	8016cd0 <tcp_pcb_remove>
    tcp_free(pcb);
 8017976:	4620      	mov	r0, r4
 8017978:	f7fe fcba 	bl	80162f0 <tcp_free>
 801797c:	2001      	movs	r0, #1
}
 801797e:	bd10      	pop	{r4, pc}
 8017980:	0803c6ec 	.word	0x0803c6ec
 8017984:	0803c69c 	.word	0x0803c69c
 8017988:	08024d0c 	.word	0x08024d0c
 801798c:	20022308 	.word	0x20022308
 8017990:	200360b0 	.word	0x200360b0

08017994 <tcp_free_acked_segments.isra.1>:
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
 8017994:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017998:	b083      	sub	sp, #12
 801799a:	9201      	str	r2, [sp, #4]
  while (seg_list != NULL &&
 801799c:	2900      	cmp	r1, #0
 801799e:	d03e      	beq.n	8017a1e <tcp_free_acked_segments.isra.1+0x8a>
 80179a0:	4606      	mov	r6, r0
 80179a2:	460c      	mov	r4, r1
 80179a4:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 8017a58 <tcp_free_acked_segments.isra.1+0xc4>
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 80179a8:	f8df b0a0 	ldr.w	fp, [pc, #160]	; 8017a4c <tcp_free_acked_segments.isra.1+0xb8>
 80179ac:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 8017a5c <tcp_free_acked_segments.isra.1+0xc8>
 80179b0:	f8df 90a0 	ldr.w	r9, [pc, #160]	; 8017a54 <tcp_free_acked_segments.isra.1+0xc0>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 80179b4:	68e3      	ldr	r3, [r4, #12]
 80179b6:	6858      	ldr	r0, [r3, #4]
 80179b8:	f7fc f964 	bl	8013c84 <lwip_htonl>
 80179bc:	68e3      	ldr	r3, [r4, #12]
 80179be:	4605      	mov	r5, r0
 80179c0:	8927      	ldrh	r7, [r4, #8]
 80179c2:	8998      	ldrh	r0, [r3, #12]
 80179c4:	f7fc f95a 	bl	8013c7c <lwip_htons>
 80179c8:	f8d8 3000 	ldr.w	r3, [r8]
 80179cc:	f010 0003 	ands.w	r0, r0, #3
 80179d0:	eba5 0503 	sub.w	r5, r5, r3
 80179d4:	bf18      	it	ne
 80179d6:	2001      	movne	r0, #1
 80179d8:	443d      	add	r5, r7
 80179da:	4428      	add	r0, r5
  while (seg_list != NULL &&
 80179dc:	2800      	cmp	r0, #0
 80179de:	dc2e      	bgt.n	8017a3e <tcp_free_acked_segments.isra.1+0xaa>
    seg_list = seg_list->next;
 80179e0:	e9d4 5000 	ldrd	r5, r0, [r4]
    clen = pbuf_clen(next->p);
 80179e4:	f7fe f920 	bl	8015c28 <pbuf_clen>
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 80179e8:	8833      	ldrh	r3, [r6, #0]
    clen = pbuf_clen(next->p);
 80179ea:	4607      	mov	r7, r0
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 80179ec:	4298      	cmp	r0, r3
 80179ee:	d81d      	bhi.n	8017a2c <tcp_free_acked_segments.isra.1+0x98>
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 80179f0:	4a15      	ldr	r2, [pc, #84]	; (8017a48 <tcp_free_acked_segments.isra.1+0xb4>)
    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 80179f2:	1bdf      	subs	r7, r3, r7
    tcp_seg_free(next);
 80179f4:	4620      	mov	r0, r4
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 80179f6:	8811      	ldrh	r1, [r2, #0]
    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 80179f8:	8037      	strh	r7, [r6, #0]
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 80179fa:	8923      	ldrh	r3, [r4, #8]
  while (seg_list != NULL &&
 80179fc:	462c      	mov	r4, r5
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 80179fe:	440b      	add	r3, r1
 8017a00:	8013      	strh	r3, [r2, #0]
    tcp_seg_free(next);
 8017a02:	f7fe fddd 	bl	80165c0 <tcp_seg_free>
    if (pcb->snd_queuelen != 0) {
 8017a06:	8833      	ldrh	r3, [r6, #0]
 8017a08:	b16b      	cbz	r3, 8017a26 <tcp_free_acked_segments.isra.1+0x92>
      LWIP_ASSERT("tcp_receive: valid queue length",
 8017a0a:	b965      	cbnz	r5, 8017a26 <tcp_free_acked_segments.isra.1+0x92>
 8017a0c:	9b01      	ldr	r3, [sp, #4]
 8017a0e:	b953      	cbnz	r3, 8017a26 <tcp_free_acked_segments.isra.1+0x92>
 8017a10:	4b0e      	ldr	r3, [pc, #56]	; (8017a4c <tcp_free_acked_segments.isra.1+0xb8>)
 8017a12:	f240 4262 	movw	r2, #1122	; 0x462
 8017a16:	490e      	ldr	r1, [pc, #56]	; (8017a50 <tcp_free_acked_segments.isra.1+0xbc>)
 8017a18:	480e      	ldr	r0, [pc, #56]	; (8017a54 <tcp_free_acked_segments.isra.1+0xc0>)
 8017a1a:	f008 f8f5 	bl	801fc08 <iprintf>
  while (seg_list != NULL &&
 8017a1e:	2000      	movs	r0, #0
}
 8017a20:	b003      	add	sp, #12
 8017a22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  while (seg_list != NULL &&
 8017a26:	2d00      	cmp	r5, #0
 8017a28:	d1c4      	bne.n	80179b4 <tcp_free_acked_segments.isra.1+0x20>
 8017a2a:	e7f8      	b.n	8017a1e <tcp_free_acked_segments.isra.1+0x8a>
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 8017a2c:	465b      	mov	r3, fp
 8017a2e:	f240 4257 	movw	r2, #1111	; 0x457
 8017a32:	4651      	mov	r1, sl
 8017a34:	4648      	mov	r0, r9
 8017a36:	f008 f8e7 	bl	801fc08 <iprintf>
 8017a3a:	8833      	ldrh	r3, [r6, #0]
 8017a3c:	e7d8      	b.n	80179f0 <tcp_free_acked_segments.isra.1+0x5c>
  while (seg_list != NULL &&
 8017a3e:	4620      	mov	r0, r4
}
 8017a40:	b003      	add	sp, #12
 8017a42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017a46:	bf00      	nop
 8017a48:	20022300 	.word	0x20022300
 8017a4c:	0803c6ec 	.word	0x0803c6ec
 8017a50:	0803c49c 	.word	0x0803c49c
 8017a54:	08024d0c 	.word	0x08024d0c
 8017a58:	200222e8 	.word	0x200222e8
 8017a5c:	0803c474 	.word	0x0803c474

08017a60 <tcp_receive>:
{
 8017a60:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 8017a64:	4604      	mov	r4, r0
 8017a66:	2800      	cmp	r0, #0
 8017a68:	f000 8119 	beq.w	8017c9e <tcp_receive+0x23e>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 8017a6c:	7d23      	ldrb	r3, [r4, #20]
 8017a6e:	2b03      	cmp	r3, #3
 8017a70:	f240 8085 	bls.w	8017b7e <tcp_receive+0x11e>
  if (flags & TCP_ACK) {
 8017a74:	4bb5      	ldr	r3, [pc, #724]	; (8017d4c <tcp_receive+0x2ec>)
 8017a76:	4db6      	ldr	r5, [pc, #728]	; (8017d50 <tcp_receive+0x2f0>)
 8017a78:	781a      	ldrb	r2, [r3, #0]
 8017a7a:	682b      	ldr	r3, [r5, #0]
 8017a7c:	06d6      	lsls	r6, r2, #27
 8017a7e:	d46a      	bmi.n	8017b56 <tcp_receive+0xf6>
 8017a80:	4eb4      	ldr	r6, [pc, #720]	; (8017d54 <tcp_receive+0x2f4>)
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 8017a82:	8832      	ldrh	r2, [r6, #0]
 8017a84:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8017a86:	2a00      	cmp	r2, #0
 8017a88:	d055      	beq.n	8017b36 <tcp_receive+0xd6>
 8017a8a:	7d20      	ldrb	r0, [r4, #20]
 8017a8c:	2806      	cmp	r0, #6
 8017a8e:	d852      	bhi.n	8017b36 <tcp_receive+0xd6>
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8017a90:	1acf      	subs	r7, r1, r3
 8017a92:	2f01      	cmp	r7, #1
 8017a94:	d406      	bmi.n	8017aa4 <tcp_receive+0x44>
 8017a96:	1a8a      	subs	r2, r1, r2
 8017a98:	f1c3 0001 	rsb	r0, r3, #1
 8017a9c:	4402      	add	r2, r0
 8017a9e:	2a00      	cmp	r2, #0
 8017aa0:	f340 81c5 	ble.w	8017e2e <tcp_receive+0x3ce>
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 8017aa4:	1a5a      	subs	r2, r3, r1
 8017aa6:	2a00      	cmp	r2, #0
 8017aa8:	f2c0 8101 	blt.w	8017cae <tcp_receive+0x24e>
 8017aac:	f103 0c01 	add.w	ip, r3, #1
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8017ab0:	8d20      	ldrh	r0, [r4, #40]	; 0x28
 8017ab2:	ebac 0201 	sub.w	r2, ip, r1
 8017ab6:	1a12      	subs	r2, r2, r0
 8017ab8:	2a00      	cmp	r2, #0
 8017aba:	f340 80fd 	ble.w	8017cb8 <tcp_receive+0x258>
        tcp_send_empty_ack(pcb);
 8017abe:	4620      	mov	r0, r4
}
 8017ac0:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
        tcp_send_empty_ack(pcb);
 8017ac4:	f002 baea 	b.w	801a09c <tcp_send_empty_ack>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8017ac8:	ebac 0102 	sub.w	r1, ip, r2
 8017acc:	2900      	cmp	r1, #0
 8017ace:	da4e      	bge.n	8017b6e <tcp_receive+0x10e>
 8017ad0:	49a1      	ldr	r1, [pc, #644]	; (8017d58 <tcp_receive+0x2f8>)
 8017ad2:	6809      	ldr	r1, [r1, #0]
 8017ad4:	89c9      	ldrh	r1, [r1, #14]
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 8017ad6:	f8b4 0062 	ldrh.w	r0, [r4, #98]	; 0x62
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 8017ada:	f8a4 1060 	strh.w	r1, [r4, #96]	; 0x60
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 8017ade:	4288      	cmp	r0, r1
      pcb->snd_wl2 = ackno;
 8017ae0:	e9c4 3215 	strd	r3, r2, [r4, #84]	; 0x54
        pcb->snd_wnd_max = pcb->snd_wnd;
 8017ae4:	bf38      	it	cc
 8017ae6:	f8a4 1062 	strhcc.w	r1, [r4, #98]	; 0x62
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 8017aea:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8017aec:	1a11      	subs	r1, r2, r0
 8017aee:	2900      	cmp	r1, #0
 8017af0:	dc4d      	bgt.n	8017b8e <tcp_receive+0x12e>
      if (tcplen == 0) {
 8017af2:	4e98      	ldr	r6, [pc, #608]	; (8017d54 <tcp_receive+0x2f4>)
 8017af4:	8831      	ldrh	r1, [r6, #0]
 8017af6:	2900      	cmp	r1, #0
 8017af8:	d15a      	bne.n	8017bb0 <tcp_receive+0x150>
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 8017afa:	f8b4 8060 	ldrh.w	r8, [r4, #96]	; 0x60
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8017afe:	44f4      	add	ip, lr
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 8017b00:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8017b02:	4441      	add	r1, r8
 8017b04:	4561      	cmp	r1, ip
 8017b06:	d153      	bne.n	8017bb0 <tcp_receive+0x150>
          if (pcb->rtime >= 0) {
 8017b08:	8e21      	ldrh	r1, [r4, #48]	; 0x30
            if (pcb->lastack == ackno) {
 8017b0a:	0bc9      	lsrs	r1, r1, #15
 8017b0c:	d150      	bne.n	8017bb0 <tcp_receive+0x150>
 8017b0e:	4290      	cmp	r0, r2
 8017b10:	d14e      	bne.n	8017bb0 <tcp_receive+0x150>
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 8017b12:	f894 1043 	ldrb.w	r1, [r4, #67]	; 0x43
 8017b16:	29ff      	cmp	r1, #255	; 0xff
 8017b18:	f000 83c2 	beq.w	80182a0 <tcp_receive+0x840>
                ++pcb->dupacks;
 8017b1c:	3101      	adds	r1, #1
 8017b1e:	b2c9      	uxtb	r1, r1
              if (pcb->dupacks > 3) {
 8017b20:	2903      	cmp	r1, #3
                ++pcb->dupacks;
 8017b22:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
              if (pcb->dupacks > 3) {
 8017b26:	f200 83bb 	bhi.w	80182a0 <tcp_receive+0x840>
              if (pcb->dupacks >= 3) {
 8017b2a:	f000 83c4 	beq.w	80182b6 <tcp_receive+0x856>
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8017b2e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8017b30:	2900      	cmp	r1, #0
 8017b32:	d137      	bne.n	8017ba4 <tcp_receive+0x144>
 8017b34:	6a61      	ldr	r1, [r4, #36]	; 0x24
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 8017b36:	1a5a      	subs	r2, r3, r1
 8017b38:	2a00      	cmp	r2, #0
 8017b3a:	db06      	blt.n	8017b4a <tcp_receive+0xea>
 8017b3c:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8017b3e:	f1c2 0201 	rsb	r2, r2, #1
 8017b42:	4413      	add	r3, r2
 8017b44:	1a5b      	subs	r3, r3, r1
 8017b46:	2b00      	cmp	r3, #0
 8017b48:	dd03      	ble.n	8017b52 <tcp_receive+0xf2>
      tcp_ack_now(pcb);
 8017b4a:	8b63      	ldrh	r3, [r4, #26]
 8017b4c:	f043 0302 	orr.w	r3, r3, #2
 8017b50:	8363      	strh	r3, [r4, #26]
}
 8017b52:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8017b56:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8017b58:	4f80      	ldr	r7, [pc, #512]	; (8017d5c <tcp_receive+0x2fc>)
 8017b5a:	1ac8      	subs	r0, r1, r3
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8017b5c:	f8b4 e060 	ldrh.w	lr, [r4, #96]	; 0x60
 8017b60:	683a      	ldr	r2, [r7, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8017b62:	2800      	cmp	r0, #0
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8017b64:	f8d4 c058 	ldr.w	ip, [r4, #88]	; 0x58
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8017b68:	dbb2      	blt.n	8017ad0 <tcp_receive+0x70>
 8017b6a:	4299      	cmp	r1, r3
 8017b6c:	d0ac      	beq.n	8017ac8 <tcp_receive+0x68>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8017b6e:	4594      	cmp	ip, r2
 8017b70:	d1bb      	bne.n	8017aea <tcp_receive+0x8a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8017b72:	4979      	ldr	r1, [pc, #484]	; (8017d58 <tcp_receive+0x2f8>)
 8017b74:	6809      	ldr	r1, [r1, #0]
 8017b76:	89c9      	ldrh	r1, [r1, #14]
 8017b78:	458e      	cmp	lr, r1
 8017b7a:	d2b6      	bcs.n	8017aea <tcp_receive+0x8a>
 8017b7c:	e7ab      	b.n	8017ad6 <tcp_receive+0x76>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 8017b7e:	4b78      	ldr	r3, [pc, #480]	; (8017d60 <tcp_receive+0x300>)
 8017b80:	f240 427c 	movw	r2, #1148	; 0x47c
 8017b84:	4977      	ldr	r1, [pc, #476]	; (8017d64 <tcp_receive+0x304>)
 8017b86:	4878      	ldr	r0, [pc, #480]	; (8017d68 <tcp_receive+0x308>)
 8017b88:	f008 f83e 	bl	801fc08 <iprintf>
 8017b8c:	e772      	b.n	8017a74 <tcp_receive+0x14>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8017b8e:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8017b90:	1ad3      	subs	r3, r2, r3
 8017b92:	2b00      	cmp	r3, #0
 8017b94:	dd10      	ble.n	8017bb8 <tcp_receive+0x158>
      tcp_send_empty_ack(pcb);
 8017b96:	4620      	mov	r0, r4
 8017b98:	4e6e      	ldr	r6, [pc, #440]	; (8017d54 <tcp_receive+0x2f4>)
 8017b9a:	f002 fa7f 	bl	801a09c <tcp_send_empty_ack>
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8017b9e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8017ba0:	b121      	cbz	r1, 8017bac <tcp_receive+0x14c>
 8017ba2:	683a      	ldr	r2, [r7, #0]
 8017ba4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8017ba6:	1a9a      	subs	r2, r3, r2
 8017ba8:	2a00      	cmp	r2, #0
 8017baa:	db57      	blt.n	8017c5c <tcp_receive+0x1fc>
 8017bac:	682b      	ldr	r3, [r5, #0]
 8017bae:	e768      	b.n	8017a82 <tcp_receive+0x22>
        pcb->dupacks = 0;
 8017bb0:	2300      	movs	r3, #0
 8017bb2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8017bb6:	e7f2      	b.n	8017b9e <tcp_receive+0x13e>
      if (pcb->flags & TF_INFR) {
 8017bb8:	8b63      	ldrh	r3, [r4, #26]
 8017bba:	0758      	lsls	r0, r3, #29
 8017bbc:	d509      	bpl.n	8017bd2 <tcp_receive+0x172>
        tcp_clear_flags(pcb, TF_INFR);
 8017bbe:	f023 0304 	bic.w	r3, r3, #4
        pcb->cwnd = pcb->ssthresh;
 8017bc2:	f8b4 604a 	ldrh.w	r6, [r4, #74]	; 0x4a
        pcb->bytes_acked = 0;
 8017bc6:	2000      	movs	r0, #0
        tcp_clear_flags(pcb, TF_INFR);
 8017bc8:	8363      	strh	r3, [r4, #26]
        pcb->cwnd = pcb->ssthresh;
 8017bca:	f8a4 6048 	strh.w	r6, [r4, #72]	; 0x48
        pcb->bytes_acked = 0;
 8017bce:	f8a4 006a 	strh.w	r0, [r4, #106]	; 0x6a
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8017bd2:	f9b4 603c 	ldrsh.w	r6, [r4, #60]	; 0x3c
      pcb->nrtx = 0;
 8017bd6:	2000      	movs	r0, #0
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8017bd8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
      pcb->lastack = ackno;
 8017bda:	6462      	str	r2, [r4, #68]	; 0x44
      if (pcb->state >= ESTABLISHED) {
 8017bdc:	7d22      	ldrb	r2, [r4, #20]
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8017bde:	eb03 03e6 	add.w	r3, r3, r6, asr #3
      pcb->nrtx = 0;
 8017be2:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
      if (pcb->state >= ESTABLISHED) {
 8017be6:	2a03      	cmp	r2, #3
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8017be8:	f8a4 3040 	strh.w	r3, [r4, #64]	; 0x40
      pcb->dupacks = 0;
 8017bec:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
      if (pcb->state >= ESTABLISHED) {
 8017bf0:	f200 81c7 	bhi.w	8017f82 <tcp_receive+0x522>
 8017bf4:	f104 0666 	add.w	r6, r4, #102	; 0x66
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8017bf8:	e9d4 211b 	ldrd	r2, r1, [r4, #108]	; 0x6c
 8017bfc:	4630      	mov	r0, r6
 8017bfe:	f7ff fec9 	bl	8017994 <tcp_free_acked_segments.isra.1>
 8017c02:	4602      	mov	r2, r0
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 8017c04:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 8017c06:	4630      	mov	r0, r6
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8017c08:	6722      	str	r2, [r4, #112]	; 0x70
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 8017c0a:	f7ff fec3 	bl	8017994 <tcp_free_acked_segments.isra.1>
      if (pcb->unacked == NULL) {
 8017c0e:	6f22      	ldr	r2, [r4, #112]	; 0x70
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 8017c10:	66e0      	str	r0, [r4, #108]	; 0x6c
      if (pcb->unacked == NULL) {
 8017c12:	2a00      	cmp	r2, #0
 8017c14:	f000 8299 	beq.w	801814a <tcp_receive+0x6ea>
        pcb->rtime = 0;
 8017c18:	2300      	movs	r3, #0
 8017c1a:	8623      	strh	r3, [r4, #48]	; 0x30
      pcb->polltmr = 0;
 8017c1c:	2300      	movs	r3, #0
 8017c1e:	7723      	strb	r3, [r4, #28]
      if (pcb->unsent == NULL) {
 8017c20:	2800      	cmp	r0, #0
 8017c22:	f000 828f 	beq.w	8018144 <tcp_receive+0x6e4>
      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8017c26:	4951      	ldr	r1, [pc, #324]	; (8017d6c <tcp_receive+0x30c>)
 8017c28:	f8b4 3064 	ldrh.w	r3, [r4, #100]	; 0x64
 8017c2c:	880e      	ldrh	r6, [r1, #0]
      if (pcb->flags & TF_RTO) {
 8017c2e:	8b61      	ldrh	r1, [r4, #26]
      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8017c30:	4433      	add	r3, r6
      if (pcb->flags & TF_RTO) {
 8017c32:	050e      	lsls	r6, r1, #20
      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8017c34:	f8a4 3064 	strh.w	r3, [r4, #100]	; 0x64
      if (pcb->flags & TF_RTO) {
 8017c38:	d52f      	bpl.n	8017c9a <tcp_receive+0x23a>
        if (pcb->unacked == NULL) {
 8017c3a:	2a00      	cmp	r2, #0
 8017c3c:	f000 82a1 	beq.w	8018182 <tcp_receive+0x722>
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 8017c40:	68d3      	ldr	r3, [r2, #12]
 8017c42:	6ce6      	ldr	r6, [r4, #76]	; 0x4c
 8017c44:	6858      	ldr	r0, [r3, #4]
 8017c46:	f7fc f81d 	bl	8013c84 <lwip_htonl>
 8017c4a:	1a30      	subs	r0, r6, r0
 8017c4c:	2800      	cmp	r0, #0
 8017c4e:	dc24      	bgt.n	8017c9a <tcp_receive+0x23a>
          tcp_clear_flags(pcb, TF_RTO);
 8017c50:	8b63      	ldrh	r3, [r4, #26]
 8017c52:	4e40      	ldr	r6, [pc, #256]	; (8017d54 <tcp_receive+0x2f4>)
 8017c54:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8017c58:	8363      	strh	r3, [r4, #26]
 8017c5a:	e7a0      	b.n	8017b9e <tcp_receive+0x13e>
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8017c5c:	4b44      	ldr	r3, [pc, #272]	; (8017d70 <tcp_receive+0x310>)
      m = (s16_t)(m - (pcb->sa >> 3));
 8017c5e:	f9b4 203c 	ldrsh.w	r2, [r4, #60]	; 0x3c
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8017c62:	681b      	ldr	r3, [r3, #0]
 8017c64:	1a59      	subs	r1, r3, r1
      m = (s16_t)(m - (pcb->sa >> 3));
 8017c66:	eba1 01e2 	sub.w	r1, r1, r2, asr #3
 8017c6a:	b289      	uxth	r1, r1
      pcb->sa = (s16_t)(pcb->sa + m);
 8017c6c:	440a      	add	r2, r1
      m = (s16_t)(m - (pcb->sa >> 3));
 8017c6e:	b208      	sxth	r0, r1
      pcb->sa = (s16_t)(pcb->sa + m);
 8017c70:	b212      	sxth	r2, r2
      if (m < 0) {
 8017c72:	2800      	cmp	r0, #0
      pcb->sa = (s16_t)(pcb->sa + m);
 8017c74:	87a2      	strh	r2, [r4, #60]	; 0x3c
      if (m < 0) {
 8017c76:	da01      	bge.n	8017c7c <tcp_receive+0x21c>
        m = (s16_t) - m;
 8017c78:	4249      	negs	r1, r1
 8017c7a:	b208      	sxth	r0, r1
      m = (s16_t)(m - (pcb->sv >> 2));
 8017c7c:	f9b4 303e 	ldrsh.w	r3, [r4, #62]	; 0x3e
      pcb->rttest = 0;
 8017c80:	2700      	movs	r7, #0
      pcb->sv = (s16_t)(pcb->sv + m);
 8017c82:	eba3 01a3 	sub.w	r1, r3, r3, asr #2
      pcb->rttest = 0;
 8017c86:	6367      	str	r7, [r4, #52]	; 0x34
 8017c88:	682b      	ldr	r3, [r5, #0]
      pcb->sv = (s16_t)(pcb->sv + m);
 8017c8a:	4401      	add	r1, r0
 8017c8c:	b289      	uxth	r1, r1
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8017c8e:	eb01 02e2 	add.w	r2, r1, r2, asr #3
      pcb->sv = (s16_t)(pcb->sv + m);
 8017c92:	87e1      	strh	r1, [r4, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8017c94:	f8a4 2040 	strh.w	r2, [r4, #64]	; 0x40
 8017c98:	e6f3      	b.n	8017a82 <tcp_receive+0x22>
 8017c9a:	4e2e      	ldr	r6, [pc, #184]	; (8017d54 <tcp_receive+0x2f4>)
 8017c9c:	e77f      	b.n	8017b9e <tcp_receive+0x13e>
  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 8017c9e:	4b30      	ldr	r3, [pc, #192]	; (8017d60 <tcp_receive+0x300>)
 8017ca0:	f240 427b 	movw	r2, #1147	; 0x47b
 8017ca4:	4933      	ldr	r1, [pc, #204]	; (8017d74 <tcp_receive+0x314>)
 8017ca6:	4830      	ldr	r0, [pc, #192]	; (8017d68 <tcp_receive+0x308>)
 8017ca8:	f007 ffae 	bl	801fc08 <iprintf>
 8017cac:	e6de      	b.n	8017a6c <tcp_receive+0xc>
        tcp_ack_now(pcb);
 8017cae:	8b63      	ldrh	r3, [r4, #26]
 8017cb0:	f043 0302 	orr.w	r3, r3, #2
 8017cb4:	8363      	strh	r3, [r4, #26]
 8017cb6:	e702      	b.n	8017abe <tcp_receive+0x5e>
      if (pcb->rcv_nxt == seqno) {
 8017cb8:	428b      	cmp	r3, r1
 8017cba:	f000 8363 	beq.w	8018384 <tcp_receive+0x924>
        if (pcb->ooseq == NULL) {
 8017cbe:	6f67      	ldr	r7, [r4, #116]	; 0x74
 8017cc0:	2f00      	cmp	r7, #0
 8017cc2:	f000 827f 	beq.w	80181c4 <tcp_receive+0x764>
            if (seqno == next->tcphdr->seqno) {
 8017cc6:	68f8      	ldr	r0, [r7, #12]
          struct tcp_seg *next, *prev = NULL;
 8017cc8:	f04f 0800 	mov.w	r8, #0
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8017ccc:	f103 3eff 	add.w	lr, r3, #4294967295
            if (seqno == next->tcphdr->seqno) {
 8017cd0:	6842      	ldr	r2, [r0, #4]
 8017cd2:	429a      	cmp	r2, r3
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8017cd4:	ebac 0902 	sub.w	r9, ip, r2
            if (seqno == next->tcphdr->seqno) {
 8017cd8:	d018      	beq.n	8017d0c <tcp_receive+0x2ac>
              if (prev == NULL) {
 8017cda:	f1b8 0f00 	cmp.w	r8, #0
 8017cde:	d02a      	beq.n	8017d36 <tcp_receive+0x2d6>
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8017ce0:	f8d8 100c 	ldr.w	r1, [r8, #12]
 8017ce4:	6849      	ldr	r1, [r1, #4]
 8017ce6:	ebae 0101 	sub.w	r1, lr, r1
 8017cea:	2900      	cmp	r1, #0
 8017cec:	db03      	blt.n	8017cf6 <tcp_receive+0x296>
 8017cee:	f1b9 0f00 	cmp.w	r9, #0
 8017cf2:	f340 8270 	ble.w	80181d6 <tcp_receive+0x776>
              if (next->next == NULL &&
 8017cf6:	6839      	ldr	r1, [r7, #0]
 8017cf8:	46b8      	mov	r8, r7
 8017cfa:	2900      	cmp	r1, #0
 8017cfc:	d03e      	beq.n	8017d7c <tcp_receive+0x31c>
 8017cfe:	460f      	mov	r7, r1
            if (seqno == next->tcphdr->seqno) {
 8017d00:	68f8      	ldr	r0, [r7, #12]
 8017d02:	6842      	ldr	r2, [r0, #4]
 8017d04:	429a      	cmp	r2, r3
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8017d06:	ebac 0902 	sub.w	r9, ip, r2
            if (seqno == next->tcphdr->seqno) {
 8017d0a:	d1e6      	bne.n	8017cda <tcp_receive+0x27a>
              if (inseg.len > next->len) {
 8017d0c:	481a      	ldr	r0, [pc, #104]	; (8017d78 <tcp_receive+0x318>)
 8017d0e:	893b      	ldrh	r3, [r7, #8]
 8017d10:	8902      	ldrh	r2, [r0, #8]
 8017d12:	429a      	cmp	r2, r3
 8017d14:	f67f aed3 	bls.w	8017abe <tcp_receive+0x5e>
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8017d18:	f7fe fc7a 	bl	8016610 <tcp_seg_copy>
                if (cseg != NULL) {
 8017d1c:	2800      	cmp	r0, #0
 8017d1e:	f43f aece 	beq.w	8017abe <tcp_receive+0x5e>
                  if (prev != NULL) {
 8017d22:	f1b8 0f00 	cmp.w	r8, #0
 8017d26:	f000 8315 	beq.w	8018354 <tcp_receive+0x8f4>
                    prev->next = cseg;
 8017d2a:	f8c8 0000 	str.w	r0, [r8]
                    tcp_oos_insert_segment(cseg, next);
 8017d2e:	4639      	mov	r1, r7
 8017d30:	f7ff fdb0 	bl	8017894 <tcp_oos_insert_segment>
 8017d34:	e6c3      	b.n	8017abe <tcp_receive+0x5e>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8017d36:	1a99      	subs	r1, r3, r2
 8017d38:	2900      	cmp	r1, #0
 8017d3a:	dadc      	bge.n	8017cf6 <tcp_receive+0x296>
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8017d3c:	480e      	ldr	r0, [pc, #56]	; (8017d78 <tcp_receive+0x318>)
 8017d3e:	f7fe fc67 	bl	8016610 <tcp_seg_copy>
                  if (cseg != NULL) {
 8017d42:	2800      	cmp	r0, #0
 8017d44:	f43f aebb 	beq.w	8017abe <tcp_receive+0x5e>
                    pcb->ooseq = cseg;
 8017d48:	6760      	str	r0, [r4, #116]	; 0x74
 8017d4a:	e7f0      	b.n	8017d2e <tcp_receive+0x2ce>
 8017d4c:	200222ec 	.word	0x200222ec
 8017d50:	2002230c 	.word	0x2002230c
 8017d54:	20022322 	.word	0x20022322
 8017d58:	20022314 	.word	0x20022314
 8017d5c:	200222e8 	.word	0x200222e8
 8017d60:	0803c6ec 	.word	0x0803c6ec
 8017d64:	0803c758 	.word	0x0803c758
 8017d68:	08024d0c 	.word	0x08024d0c
 8017d6c:	20022300 	.word	0x20022300
 8017d70:	200360b4 	.word	0x200360b4
 8017d74:	0803c73c 	.word	0x0803c73c
 8017d78:	200222f0 	.word	0x200222f0
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 8017d7c:	1a9b      	subs	r3, r3, r2
              if (next->next == NULL &&
 8017d7e:	2b00      	cmp	r3, #0
 8017d80:	f77f ae9d 	ble.w	8017abe <tcp_receive+0x5e>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8017d84:	8980      	ldrh	r0, [r0, #12]
 8017d86:	f7fb ff79 	bl	8013c7c <lwip_htons>
 8017d8a:	07c2      	lsls	r2, r0, #31
 8017d8c:	f53f ae97 	bmi.w	8017abe <tcp_receive+0x5e>
                next->next = tcp_seg_copy(&inseg);
 8017d90:	48b0      	ldr	r0, [pc, #704]	; (8018054 <tcp_receive+0x5f4>)
 8017d92:	f7fe fc3d 	bl	8016610 <tcp_seg_copy>
 8017d96:	6038      	str	r0, [r7, #0]
                if (next->next != NULL) {
 8017d98:	2800      	cmp	r0, #0
 8017d9a:	f43f ae90 	beq.w	8017abe <tcp_receive+0x5e>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 8017d9e:	68fb      	ldr	r3, [r7, #12]
 8017da0:	893a      	ldrh	r2, [r7, #8]
 8017da2:	6859      	ldr	r1, [r3, #4]
 8017da4:	682b      	ldr	r3, [r5, #0]
 8017da6:	440a      	add	r2, r1
 8017da8:	1ad2      	subs	r2, r2, r3
 8017daa:	2a00      	cmp	r2, #0
 8017dac:	dd05      	ble.n	8017dba <tcp_receive+0x35a>
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8017dae:	1a5b      	subs	r3, r3, r1
                    pbuf_realloc(next->p, next->len);
 8017db0:	6878      	ldr	r0, [r7, #4]
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8017db2:	b299      	uxth	r1, r3
 8017db4:	8139      	strh	r1, [r7, #8]
                    pbuf_realloc(next->p, next->len);
 8017db6:	f7fd fedb 	bl	8015b70 <pbuf_realloc>
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 8017dba:	682a      	ldr	r2, [r5, #0]
 8017dbc:	8833      	ldrh	r3, [r6, #0]
 8017dbe:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8017dc0:	4413      	add	r3, r2
 8017dc2:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8017dc4:	1a5b      	subs	r3, r3, r1
 8017dc6:	1a9b      	subs	r3, r3, r2
 8017dc8:	2b00      	cmp	r3, #0
 8017dca:	f77f ae78 	ble.w	8017abe <tcp_receive+0x5e>
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 8017dce:	683b      	ldr	r3, [r7, #0]
 8017dd0:	68db      	ldr	r3, [r3, #12]
 8017dd2:	8998      	ldrh	r0, [r3, #12]
 8017dd4:	f7fb ff52 	bl	8013c7c <lwip_htons>
 8017dd8:	07c3      	lsls	r3, r0, #31
 8017dda:	f100 82bf 	bmi.w	801835c <tcp_receive+0x8fc>
 8017dde:	683a      	ldr	r2, [r7, #0]
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8017de0:	6828      	ldr	r0, [r5, #0]
 8017de2:	8d21      	ldrh	r1, [r4, #40]	; 0x28
 8017de4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8017de6:	1a09      	subs	r1, r1, r0
                    pbuf_realloc(next->next->p, next->next->len);
 8017de8:	6850      	ldr	r0, [r2, #4]
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8017dea:	4419      	add	r1, r3
 8017dec:	b289      	uxth	r1, r1
 8017dee:	8111      	strh	r1, [r2, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 8017df0:	f7fd febe 	bl	8015b70 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 8017df4:	683b      	ldr	r3, [r7, #0]
 8017df6:	68da      	ldr	r2, [r3, #12]
 8017df8:	891f      	ldrh	r7, [r3, #8]
 8017dfa:	8990      	ldrh	r0, [r2, #12]
 8017dfc:	f7fb ff3e 	bl	8013c7c <lwip_htons>
 8017e00:	f010 0303 	ands.w	r3, r0, #3
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8017e04:	6829      	ldr	r1, [r5, #0]
                    tcplen = TCP_TCPLEN(next->next);
 8017e06:	bf18      	it	ne
 8017e08:	2301      	movne	r3, #1
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8017e0a:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8017e0c:	6a60      	ldr	r0, [r4, #36]	; 0x24
                    tcplen = TCP_TCPLEN(next->next);
 8017e0e:	443b      	add	r3, r7
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8017e10:	4402      	add	r2, r0
                    tcplen = TCP_TCPLEN(next->next);
 8017e12:	b29b      	uxth	r3, r3
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8017e14:	4419      	add	r1, r3
                    tcplen = TCP_TCPLEN(next->next);
 8017e16:	8033      	strh	r3, [r6, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8017e18:	4291      	cmp	r1, r2
 8017e1a:	f43f ae50 	beq.w	8017abe <tcp_receive+0x5e>
 8017e1e:	4b8e      	ldr	r3, [pc, #568]	; (8018058 <tcp_receive+0x5f8>)
 8017e20:	f240 62f9 	movw	r2, #1785	; 0x6f9
 8017e24:	498d      	ldr	r1, [pc, #564]	; (801805c <tcp_receive+0x5fc>)
 8017e26:	488e      	ldr	r0, [pc, #568]	; (8018060 <tcp_receive+0x600>)
 8017e28:	f007 feee 	bl	801fc08 <iprintf>
 8017e2c:	e647      	b.n	8017abe <tcp_receive+0x5e>
      struct pbuf *p = inseg.p;
 8017e2e:	f8df 9224 	ldr.w	r9, [pc, #548]	; 8018054 <tcp_receive+0x5f4>
 8017e32:	f8d9 8004 	ldr.w	r8, [r9, #4]
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 8017e36:	f1b8 0f00 	cmp.w	r8, #0
 8017e3a:	f000 817b 	beq.w	8018134 <tcp_receive+0x6d4>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 8017e3e:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8017e42:	429f      	cmp	r7, r3
 8017e44:	f200 80c5 	bhi.w	8017fd2 <tcp_receive+0x572>
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8017e48:	f8d9 3004 	ldr.w	r3, [r9, #4]
      off = (u16_t)off32;
 8017e4c:	b2bf      	uxth	r7, r7
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8017e4e:	891a      	ldrh	r2, [r3, #8]
 8017e50:	42ba      	cmp	r2, r7
 8017e52:	f0c0 80b3 	bcc.w	8017fbc <tcp_receive+0x55c>
      inseg.len -= off;
 8017e56:	f8b9 1008 	ldrh.w	r1, [r9, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8017e5a:	1bd2      	subs	r2, r2, r7
      while (p->len < off) {
 8017e5c:	f8b8 300a 	ldrh.w	r3, [r8, #10]
      inseg.len -= off;
 8017e60:	1bc9      	subs	r1, r1, r7
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8017e62:	b292      	uxth	r2, r2
      while (p->len < off) {
 8017e64:	429f      	cmp	r7, r3
      inseg.len -= off;
 8017e66:	f8a9 1008 	strh.w	r1, [r9, #8]
      while (p->len < off) {
 8017e6a:	d90c      	bls.n	8017e86 <tcp_receive+0x426>
        p->len = 0;
 8017e6c:	2100      	movs	r1, #0
        off -= p->len;
 8017e6e:	1afb      	subs	r3, r7, r3
        p->len = 0;
 8017e70:	f8a8 100a 	strh.w	r1, [r8, #10]
        p->tot_len = new_tot_len;
 8017e74:	f8a8 2008 	strh.w	r2, [r8, #8]
        p = p->next;
 8017e78:	f8d8 8000 	ldr.w	r8, [r8]
        off -= p->len;
 8017e7c:	b29f      	uxth	r7, r3
      while (p->len < off) {
 8017e7e:	f8b8 300a 	ldrh.w	r3, [r8, #10]
 8017e82:	42bb      	cmp	r3, r7
 8017e84:	d3f3      	bcc.n	8017e6e <tcp_receive+0x40e>
      pbuf_remove_header(p, off);
 8017e86:	4639      	mov	r1, r7
 8017e88:	4640      	mov	r0, r8
 8017e8a:	f7fd fd29 	bl	80158e0 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8017e8e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8017e90:	f8d9 100c 	ldr.w	r1, [r9, #12]
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8017e94:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8017e96:	602b      	str	r3, [r5, #0]
 8017e98:	604b      	str	r3, [r1, #4]
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8017e9a:	2a00      	cmp	r2, #0
 8017e9c:	f43f ae0f 	beq.w	8017abe <tcp_receive+0x5e>
        tcplen = TCP_TCPLEN(&inseg);
 8017ea0:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8017ea4:	f8b9 7008 	ldrh.w	r7, [r9, #8]
 8017ea8:	8998      	ldrh	r0, [r3, #12]
 8017eaa:	f7fb fee7 	bl	8013c7c <lwip_htons>
 8017eae:	f010 0303 	ands.w	r3, r0, #3
        if (tcplen > pcb->rcv_wnd) {
 8017eb2:	8d22      	ldrh	r2, [r4, #40]	; 0x28
        tcplen = TCP_TCPLEN(&inseg);
 8017eb4:	bf18      	it	ne
 8017eb6:	2301      	movne	r3, #1
 8017eb8:	443b      	add	r3, r7
 8017eba:	b29b      	uxth	r3, r3
        if (tcplen > pcb->rcv_wnd) {
 8017ebc:	429a      	cmp	r2, r3
        tcplen = TCP_TCPLEN(&inseg);
 8017ebe:	8033      	strh	r3, [r6, #0]
        if (tcplen > pcb->rcv_wnd) {
 8017ec0:	f0c0 81a9 	bcc.w	8018216 <tcp_receive+0x7b6>
        if (pcb->ooseq != NULL) {
 8017ec4:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8017ec6:	2b00      	cmp	r3, #0
 8017ec8:	f000 8092 	beq.w	8017ff0 <tcp_receive+0x590>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8017ecc:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8017ed0:	8998      	ldrh	r0, [r3, #12]
 8017ed2:	f7fb fed3 	bl	8013c7c <lwip_htons>
 8017ed6:	07c0      	lsls	r0, r0, #31
 8017ed8:	f100 8087 	bmi.w	8017fea <tcp_receive+0x58a>
 8017edc:	8833      	ldrh	r3, [r6, #0]
 8017ede:	f8d5 c000 	ldr.w	ip, [r5]
            struct tcp_seg *next = pcb->ooseq;
 8017ee2:	f8d4 8074 	ldr.w	r8, [r4, #116]	; 0x74
 8017ee6:	eb03 020c 	add.w	r2, r3, ip
            while (next &&
 8017eea:	f1b8 0f00 	cmp.w	r8, #0
 8017eee:	f000 8233 	beq.w	8018358 <tcp_receive+0x8f8>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8017ef2:	f8d8 000c 	ldr.w	r0, [r8, #12]
 8017ef6:	f8b8 1008 	ldrh.w	r1, [r8, #8]
 8017efa:	f8d0 a004 	ldr.w	sl, [r0, #4]
 8017efe:	eba2 0e0a 	sub.w	lr, r2, sl
 8017f02:	ebae 0101 	sub.w	r1, lr, r1
            while (next &&
 8017f06:	2900      	cmp	r1, #0
 8017f08:	da19      	bge.n	8017f3e <tcp_receive+0x4de>
 8017f0a:	e1d8      	b.n	80182be <tcp_receive+0x85e>
              next = next->next;
 8017f0c:	f8d8 7000 	ldr.w	r7, [r8]
              tcp_seg_free(tmp);
 8017f10:	4640      	mov	r0, r8
 8017f12:	f7fe fb55 	bl	80165c0 <tcp_seg_free>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8017f16:	8833      	ldrh	r3, [r6, #0]
 8017f18:	46b8      	mov	r8, r7
            while (next &&
 8017f1a:	2f00      	cmp	r7, #0
 8017f1c:	f000 8207 	beq.w	801832e <tcp_receive+0x8ce>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8017f20:	f8d5 c000 	ldr.w	ip, [r5]
 8017f24:	68f8      	ldr	r0, [r7, #12]
 8017f26:	eb03 020c 	add.w	r2, r3, ip
 8017f2a:	8939      	ldrh	r1, [r7, #8]
 8017f2c:	f8d0 a004 	ldr.w	sl, [r0, #4]
 8017f30:	eba2 0e0a 	sub.w	lr, r2, sl
 8017f34:	ebae 0101 	sub.w	r1, lr, r1
            while (next &&
 8017f38:	2900      	cmp	r1, #0
 8017f3a:	f2c0 81c1 	blt.w	80182c0 <tcp_receive+0x860>
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8017f3e:	8980      	ldrh	r0, [r0, #12]
 8017f40:	f7fb fe9c 	bl	8013c7c <lwip_htons>
 8017f44:	07c1      	lsls	r1, r0, #31
 8017f46:	d5e1      	bpl.n	8017f0c <tcp_receive+0x4ac>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8017f48:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8017f4c:	8998      	ldrh	r0, [r3, #12]
 8017f4e:	f7fb fe95 	bl	8013c7c <lwip_htons>
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8017f52:	0782      	lsls	r2, r0, #30
 8017f54:	d4da      	bmi.n	8017f0c <tcp_receive+0x4ac>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8017f56:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8017f5a:	2001      	movs	r0, #1
 8017f5c:	899f      	ldrh	r7, [r3, #12]
 8017f5e:	f7fb fe8d 	bl	8013c7c <lwip_htons>
 8017f62:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8017f66:	4338      	orrs	r0, r7
                tcplen = TCP_TCPLEN(&inseg);
 8017f68:	f8b9 7008 	ldrh.w	r7, [r9, #8]
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8017f6c:	b280      	uxth	r0, r0
 8017f6e:	8198      	strh	r0, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 8017f70:	f7fb fe84 	bl	8013c7c <lwip_htons>
 8017f74:	f010 0003 	ands.w	r0, r0, #3
 8017f78:	bf18      	it	ne
 8017f7a:	2001      	movne	r0, #1
 8017f7c:	4407      	add	r7, r0
 8017f7e:	8037      	strh	r7, [r6, #0]
 8017f80:	e7c4      	b.n	8017f0c <tcp_receive+0x4ac>
        if (pcb->cwnd < pcb->ssthresh) {
 8017f82:	f8b4 2048 	ldrh.w	r2, [r4, #72]	; 0x48
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 8017f86:	b289      	uxth	r1, r1
        if (pcb->cwnd < pcb->ssthresh) {
 8017f88:	f8b4 304a 	ldrh.w	r3, [r4, #74]	; 0x4a
 8017f8c:	4293      	cmp	r3, r2
 8017f8e:	f240 80e0 	bls.w	8018152 <tcp_receive+0x6f2>
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 8017f92:	8b60      	ldrh	r0, [r4, #26]
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 8017f94:	8e63      	ldrh	r3, [r4, #50]	; 0x32
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 8017f96:	f410 6f00 	tst.w	r0, #2048	; 0x800
 8017f9a:	bf0c      	ite	eq
 8017f9c:	2002      	moveq	r0, #2
 8017f9e:	2001      	movne	r0, #1
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 8017fa0:	fb13 f300 	smulbb	r3, r3, r0
 8017fa4:	b29b      	uxth	r3, r3
          TCP_WND_INC(pcb->cwnd, increase);
 8017fa6:	428b      	cmp	r3, r1
 8017fa8:	bf94      	ite	ls
 8017faa:	18d1      	addls	r1, r2, r3
 8017fac:	1851      	addhi	r1, r2, r1
 8017fae:	b289      	uxth	r1, r1
 8017fb0:	428a      	cmp	r2, r1
 8017fb2:	f200 80f6 	bhi.w	80181a2 <tcp_receive+0x742>
 8017fb6:	f8a4 1048 	strh.w	r1, [r4, #72]	; 0x48
 8017fba:	e61b      	b.n	8017bf4 <tcp_receive+0x194>
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8017fbc:	4b26      	ldr	r3, [pc, #152]	; (8018058 <tcp_receive+0x5f8>)
 8017fbe:	f240 5297 	movw	r2, #1431	; 0x597
 8017fc2:	4928      	ldr	r1, [pc, #160]	; (8018064 <tcp_receive+0x604>)
 8017fc4:	4826      	ldr	r0, [pc, #152]	; (8018060 <tcp_receive+0x600>)
 8017fc6:	f007 fe1f 	bl	801fc08 <iprintf>
 8017fca:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8017fce:	891a      	ldrh	r2, [r3, #8]
 8017fd0:	e741      	b.n	8017e56 <tcp_receive+0x3f6>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 8017fd2:	4b21      	ldr	r3, [pc, #132]	; (8018058 <tcp_receive+0x5f8>)
 8017fd4:	f240 5295 	movw	r2, #1429	; 0x595
 8017fd8:	4923      	ldr	r1, [pc, #140]	; (8018068 <tcp_receive+0x608>)
 8017fda:	4821      	ldr	r0, [pc, #132]	; (8018060 <tcp_receive+0x600>)
 8017fdc:	f007 fe14 	bl	801fc08 <iprintf>
 8017fe0:	e732      	b.n	8017e48 <tcp_receive+0x3e8>
              pcb->ooseq = pcb->ooseq->next;
 8017fe2:	6803      	ldr	r3, [r0, #0]
 8017fe4:	6763      	str	r3, [r4, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 8017fe6:	f7fe faeb 	bl	80165c0 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 8017fea:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8017fec:	2800      	cmp	r0, #0
 8017fee:	d1f8      	bne.n	8017fe2 <tcp_receive+0x582>
 8017ff0:	8833      	ldrh	r3, [r6, #0]
 8017ff2:	682a      	ldr	r2, [r5, #0]
 8017ff4:	441a      	add	r2, r3
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 8017ff6:	8d21      	ldrh	r1, [r4, #40]	; 0x28
        pcb->rcv_nxt = seqno + tcplen;
 8017ff8:	6262      	str	r2, [r4, #36]	; 0x24
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 8017ffa:	4299      	cmp	r1, r3
 8017ffc:	f0c0 8146 	bcc.w	801828c <tcp_receive+0x82c>
        pcb->rcv_wnd -= tcplen;
 8018000:	1acb      	subs	r3, r1, r3
        tcp_update_rcv_ann_wnd(pcb);
 8018002:	4620      	mov	r0, r4
        pcb->rcv_wnd -= tcplen;
 8018004:	8523      	strh	r3, [r4, #40]	; 0x28
        tcp_update_rcv_ann_wnd(pcb);
 8018006:	f7fe fa63 	bl	80164d0 <tcp_update_rcv_ann_wnd>
        if (inseg.p->tot_len > 0) {
 801800a:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801800e:	891a      	ldrh	r2, [r3, #8]
 8018010:	b122      	cbz	r2, 801801c <tcp_receive+0x5bc>
          recv_data = inseg.p;
 8018012:	4916      	ldr	r1, [pc, #88]	; (801806c <tcp_receive+0x60c>)
          inseg.p = NULL;
 8018014:	2200      	movs	r2, #0
          recv_data = inseg.p;
 8018016:	600b      	str	r3, [r1, #0]
          inseg.p = NULL;
 8018018:	f8c9 2004 	str.w	r2, [r9, #4]
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801801c:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8018020:	8998      	ldrh	r0, [r3, #12]
 8018022:	f7fb fe2b 	bl	8013c7c <lwip_htons>
 8018026:	07c6      	lsls	r6, r0, #31
 8018028:	d504      	bpl.n	8018034 <tcp_receive+0x5d4>
          recv_flags |= TF_GOT_FIN;
 801802a:	4a11      	ldr	r2, [pc, #68]	; (8018070 <tcp_receive+0x610>)
 801802c:	7813      	ldrb	r3, [r2, #0]
 801802e:	f043 0320 	orr.w	r3, r3, #32
 8018032:	7013      	strb	r3, [r2, #0]
        while (pcb->ooseq != NULL &&
 8018034:	6f66      	ldr	r6, [r4, #116]	; 0x74
 8018036:	2e00      	cmp	r6, #0
 8018038:	f000 80b8 	beq.w	80181ac <tcp_receive+0x74c>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 801803c:	68f3      	ldr	r3, [r6, #12]
 801803e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8018040:	6859      	ldr	r1, [r3, #4]
        while (pcb->ooseq != NULL &&
 8018042:	428a      	cmp	r2, r1
 8018044:	f040 80b2 	bne.w	80181ac <tcp_receive+0x74c>
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8018048:	f8df 900c 	ldr.w	r9, [pc, #12]	; 8018058 <tcp_receive+0x5f8>
 801804c:	f8df 8024 	ldr.w	r8, [pc, #36]	; 8018074 <tcp_receive+0x614>
 8018050:	4f03      	ldr	r7, [pc, #12]	; (8018060 <tcp_receive+0x600>)
 8018052:	e04a      	b.n	80180ea <tcp_receive+0x68a>
 8018054:	200222f0 	.word	0x200222f0
 8018058:	0803c6ec 	.word	0x0803c6ec
 801805c:	0803c7a4 	.word	0x0803c7a4
 8018060:	08024d0c 	.word	0x08024d0c
 8018064:	0803c794 	.word	0x0803c794
 8018068:	0803c784 	.word	0x0803c784
 801806c:	20022304 	.word	0x20022304
 8018070:	20022308 	.word	0x20022308
 8018074:	0803c838 	.word	0x0803c838
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 8018078:	68f3      	ldr	r3, [r6, #12]
 801807a:	f8b6 a008 	ldrh.w	sl, [r6, #8]
 801807e:	8998      	ldrh	r0, [r3, #12]
 8018080:	f7fb fdfc 	bl	8013c7c <lwip_htons>
 8018084:	f010 0303 	ands.w	r3, r0, #3
 8018088:	8d22      	ldrh	r2, [r4, #40]	; 0x28
          tcp_update_rcv_ann_wnd(pcb);
 801808a:	4620      	mov	r0, r4
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 801808c:	bf18      	it	ne
 801808e:	2301      	movne	r3, #1
 8018090:	4453      	add	r3, sl
 8018092:	1ad3      	subs	r3, r2, r3
 8018094:	8523      	strh	r3, [r4, #40]	; 0x28
          tcp_update_rcv_ann_wnd(pcb);
 8018096:	f7fe fa1b 	bl	80164d0 <tcp_update_rcv_ann_wnd>
          if (cseg->p->tot_len > 0) {
 801809a:	6871      	ldr	r1, [r6, #4]
 801809c:	890b      	ldrh	r3, [r1, #8]
 801809e:	b13b      	cbz	r3, 80180b0 <tcp_receive+0x650>
            if (recv_data) {
 80180a0:	4bba      	ldr	r3, [pc, #744]	; (801838c <tcp_receive+0x92c>)
 80180a2:	6818      	ldr	r0, [r3, #0]
 80180a4:	2800      	cmp	r0, #0
 80180a6:	d06a      	beq.n	801817e <tcp_receive+0x71e>
              pbuf_cat(recv_data, cseg->p);
 80180a8:	f7fd fdde 	bl	8015c68 <pbuf_cat>
            cseg->p = NULL;
 80180ac:	2300      	movs	r3, #0
 80180ae:	6073      	str	r3, [r6, #4]
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 80180b0:	68f3      	ldr	r3, [r6, #12]
 80180b2:	8998      	ldrh	r0, [r3, #12]
 80180b4:	f7fb fde2 	bl	8013c7c <lwip_htons>
 80180b8:	07c0      	lsls	r0, r0, #31
 80180ba:	d509      	bpl.n	80180d0 <tcp_receive+0x670>
            recv_flags |= TF_GOT_FIN;
 80180bc:	4ab4      	ldr	r2, [pc, #720]	; (8018390 <tcp_receive+0x930>)
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 80180be:	7d21      	ldrb	r1, [r4, #20]
            recv_flags |= TF_GOT_FIN;
 80180c0:	7813      	ldrb	r3, [r2, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 80180c2:	2904      	cmp	r1, #4
            recv_flags |= TF_GOT_FIN;
 80180c4:	f043 0320 	orr.w	r3, r3, #32
 80180c8:	7013      	strb	r3, [r2, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 80180ca:	d101      	bne.n	80180d0 <tcp_receive+0x670>
              pcb->state = CLOSE_WAIT;
 80180cc:	2307      	movs	r3, #7
 80180ce:	7523      	strb	r3, [r4, #20]
          pcb->ooseq = cseg->next;
 80180d0:	6833      	ldr	r3, [r6, #0]
          tcp_seg_free(cseg);
 80180d2:	4630      	mov	r0, r6
          pcb->ooseq = cseg->next;
 80180d4:	6763      	str	r3, [r4, #116]	; 0x74
          tcp_seg_free(cseg);
 80180d6:	f7fe fa73 	bl	80165c0 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 80180da:	6f66      	ldr	r6, [r4, #116]	; 0x74
 80180dc:	2e00      	cmp	r6, #0
 80180de:	d065      	beq.n	80181ac <tcp_receive+0x74c>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 80180e0:	68f3      	ldr	r3, [r6, #12]
        while (pcb->ooseq != NULL &&
 80180e2:	6a61      	ldr	r1, [r4, #36]	; 0x24
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 80180e4:	685a      	ldr	r2, [r3, #4]
        while (pcb->ooseq != NULL &&
 80180e6:	428a      	cmp	r2, r1
 80180e8:	d160      	bne.n	80181ac <tcp_receive+0x74c>
          seqno = pcb->ooseq->tcphdr->seqno;
 80180ea:	602a      	str	r2, [r5, #0]
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 80180ec:	8998      	ldrh	r0, [r3, #12]
 80180ee:	f8b6 a008 	ldrh.w	sl, [r6, #8]
 80180f2:	f7fb fdc3 	bl	8013c7c <lwip_htons>
 80180f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80180f8:	f010 0003 	ands.w	r0, r0, #3
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 80180fc:	68f2      	ldr	r2, [r6, #12]
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 80180fe:	bf18      	it	ne
 8018100:	2001      	movne	r0, #1
 8018102:	449a      	add	sl, r3
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8018104:	f8b4 b028 	ldrh.w	fp, [r4, #40]	; 0x28
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8018108:	4450      	add	r0, sl
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 801810a:	f8b6 a008 	ldrh.w	sl, [r6, #8]
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 801810e:	6260      	str	r0, [r4, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8018110:	8990      	ldrh	r0, [r2, #12]
 8018112:	f7fb fdb3 	bl	8013c7c <lwip_htons>
 8018116:	f010 0003 	ands.w	r0, r0, #3
 801811a:	bf18      	it	ne
 801811c:	2001      	movne	r0, #1
 801811e:	4450      	add	r0, sl
 8018120:	4583      	cmp	fp, r0
 8018122:	d2a9      	bcs.n	8018078 <tcp_receive+0x618>
 8018124:	464b      	mov	r3, r9
 8018126:	f240 622c 	movw	r2, #1580	; 0x62c
 801812a:	4641      	mov	r1, r8
 801812c:	4638      	mov	r0, r7
 801812e:	f007 fd6b 	bl	801fc08 <iprintf>
 8018132:	e7a1      	b.n	8018078 <tcp_receive+0x618>
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 8018134:	4b97      	ldr	r3, [pc, #604]	; (8018394 <tcp_receive+0x934>)
 8018136:	f240 5294 	movw	r2, #1428	; 0x594
 801813a:	4997      	ldr	r1, [pc, #604]	; (8018398 <tcp_receive+0x938>)
 801813c:	4897      	ldr	r0, [pc, #604]	; (801839c <tcp_receive+0x93c>)
 801813e:	f007 fd63 	bl	801fc08 <iprintf>
 8018142:	e67c      	b.n	8017e3e <tcp_receive+0x3de>
        pcb->unsent_oversize = 0;
 8018144:	f8a4 0068 	strh.w	r0, [r4, #104]	; 0x68
 8018148:	e56d      	b.n	8017c26 <tcp_receive+0x1c6>
        pcb->rtime = -1;
 801814a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801814e:	8623      	strh	r3, [r4, #48]	; 0x30
 8018150:	e564      	b.n	8017c1c <tcp_receive+0x1bc>
          TCP_WND_INC(pcb->bytes_acked, acked);
 8018152:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8018156:	4419      	add	r1, r3
 8018158:	b289      	uxth	r1, r1
 801815a:	428b      	cmp	r3, r1
 801815c:	d82f      	bhi.n	80181be <tcp_receive+0x75e>
          if (pcb->bytes_acked >= pcb->cwnd) {
 801815e:	428a      	cmp	r2, r1
          TCP_WND_INC(pcb->bytes_acked, acked);
 8018160:	f8a4 106a 	strh.w	r1, [r4, #106]	; 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 8018164:	f63f ad46 	bhi.w	8017bf4 <tcp_receive+0x194>
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 8018168:	8e63      	ldrh	r3, [r4, #50]	; 0x32
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 801816a:	1a89      	subs	r1, r1, r2
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 801816c:	4413      	add	r3, r2
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 801816e:	f8a4 106a 	strh.w	r1, [r4, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 8018172:	b29b      	uxth	r3, r3
 8018174:	429a      	cmp	r2, r3
 8018176:	d814      	bhi.n	80181a2 <tcp_receive+0x742>
 8018178:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
 801817c:	e53a      	b.n	8017bf4 <tcp_receive+0x194>
              recv_data = cseg->p;
 801817e:	6019      	str	r1, [r3, #0]
 8018180:	e794      	b.n	80180ac <tcp_receive+0x64c>
          if ((pcb->unsent == NULL) ||
 8018182:	b148      	cbz	r0, 8018198 <tcp_receive+0x738>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 8018184:	68c3      	ldr	r3, [r0, #12]
 8018186:	6ce6      	ldr	r6, [r4, #76]	; 0x4c
 8018188:	6858      	ldr	r0, [r3, #4]
 801818a:	f7fb fd7b 	bl	8013c84 <lwip_htonl>
 801818e:	1a30      	subs	r0, r6, r0
          if ((pcb->unsent == NULL) ||
 8018190:	2800      	cmp	r0, #0
 8018192:	f73f ad82 	bgt.w	8017c9a <tcp_receive+0x23a>
 8018196:	8b61      	ldrh	r1, [r4, #26]
            tcp_clear_flags(pcb, TF_RTO);
 8018198:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 801819c:	4e80      	ldr	r6, [pc, #512]	; (80183a0 <tcp_receive+0x940>)
 801819e:	8361      	strh	r1, [r4, #26]
 80181a0:	e4fd      	b.n	8017b9e <tcp_receive+0x13e>
          TCP_WND_INC(pcb->cwnd, increase);
 80181a2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80181a6:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
 80181aa:	e523      	b.n	8017bf4 <tcp_receive+0x194>
        tcp_ack(pcb);
 80181ac:	8b63      	ldrh	r3, [r4, #26]
 80181ae:	07d9      	lsls	r1, r3, #31
 80181b0:	d50d      	bpl.n	80181ce <tcp_receive+0x76e>
 80181b2:	f023 0301 	bic.w	r3, r3, #1
 80181b6:	f043 0302 	orr.w	r3, r3, #2
 80181ba:	8363      	strh	r3, [r4, #26]
 80181bc:	e4c9      	b.n	8017b52 <tcp_receive+0xf2>
          if (pcb->bytes_acked >= pcb->cwnd) {
 80181be:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80181c2:	e7d1      	b.n	8018168 <tcp_receive+0x708>
          pcb->ooseq = tcp_seg_copy(&inseg);
 80181c4:	4877      	ldr	r0, [pc, #476]	; (80183a4 <tcp_receive+0x944>)
 80181c6:	f7fe fa23 	bl	8016610 <tcp_seg_copy>
 80181ca:	6760      	str	r0, [r4, #116]	; 0x74
 80181cc:	e477      	b.n	8017abe <tcp_receive+0x5e>
        tcp_ack(pcb);
 80181ce:	f043 0301 	orr.w	r3, r3, #1
 80181d2:	8363      	strh	r3, [r4, #26]
 80181d4:	e4bd      	b.n	8017b52 <tcp_receive+0xf2>
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80181d6:	4873      	ldr	r0, [pc, #460]	; (80183a4 <tcp_receive+0x944>)
 80181d8:	f7fe fa1a 	bl	8016610 <tcp_seg_copy>
                  if (cseg != NULL) {
 80181dc:	4606      	mov	r6, r0
 80181de:	2800      	cmp	r0, #0
 80181e0:	f43f ac6d 	beq.w	8017abe <tcp_receive+0x5e>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 80181e4:	f8d8 200c 	ldr.w	r2, [r8, #12]
 80181e8:	f8b8 3008 	ldrh.w	r3, [r8, #8]
 80181ec:	6851      	ldr	r1, [r2, #4]
 80181ee:	682a      	ldr	r2, [r5, #0]
 80181f0:	440b      	add	r3, r1
 80181f2:	1a9b      	subs	r3, r3, r2
 80181f4:	2b00      	cmp	r3, #0
 80181f6:	dd07      	ble.n	8018208 <tcp_receive+0x7a8>
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 80181f8:	1a52      	subs	r2, r2, r1
                      pbuf_realloc(prev->p, prev->len);
 80181fa:	f8d8 0004 	ldr.w	r0, [r8, #4]
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 80181fe:	b291      	uxth	r1, r2
 8018200:	f8a8 1008 	strh.w	r1, [r8, #8]
                      pbuf_realloc(prev->p, prev->len);
 8018204:	f7fd fcb4 	bl	8015b70 <pbuf_realloc>
                    prev->next = cseg;
 8018208:	f8c8 6000 	str.w	r6, [r8]
                    tcp_oos_insert_segment(cseg, next);
 801820c:	4639      	mov	r1, r7
 801820e:	4630      	mov	r0, r6
 8018210:	f7ff fb40 	bl	8017894 <tcp_oos_insert_segment>
 8018214:	e453      	b.n	8017abe <tcp_receive+0x5e>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8018216:	f8d9 300c 	ldr.w	r3, [r9, #12]
 801821a:	8998      	ldrh	r0, [r3, #12]
 801821c:	f7fb fd2e 	bl	8013c7c <lwip_htons>
 8018220:	07c2      	lsls	r2, r0, #31
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 8018222:	f8d9 300c 	ldr.w	r3, [r9, #12]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8018226:	f100 8085 	bmi.w	8018334 <tcp_receive+0x8d4>
 801822a:	8998      	ldrh	r0, [r3, #12]
          inseg.len = (u16_t)pcb->rcv_wnd;
 801822c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 801822e:	f8a9 3008 	strh.w	r3, [r9, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8018232:	f7fb fd23 	bl	8013c7c <lwip_htons>
 8018236:	0787      	lsls	r7, r0, #30
            inseg.len -= 1;
 8018238:	f8b9 1008 	ldrh.w	r1, [r9, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 801823c:	d503      	bpl.n	8018246 <tcp_receive+0x7e6>
            inseg.len -= 1;
 801823e:	3901      	subs	r1, #1
 8018240:	b289      	uxth	r1, r1
 8018242:	f8a9 1008 	strh.w	r1, [r9, #8]
          pbuf_realloc(inseg.p, inseg.len);
 8018246:	f8d9 0004 	ldr.w	r0, [r9, #4]
 801824a:	f7fd fc91 	bl	8015b70 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 801824e:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8018252:	f8b9 7008 	ldrh.w	r7, [r9, #8]
 8018256:	8998      	ldrh	r0, [r3, #12]
 8018258:	f7fb fd10 	bl	8013c7c <lwip_htons>
 801825c:	f010 0303 	ands.w	r3, r0, #3
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8018260:	682a      	ldr	r2, [r5, #0]
          tcplen = TCP_TCPLEN(&inseg);
 8018262:	bf18      	it	ne
 8018264:	2301      	movne	r3, #1
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8018266:	f8b4 c028 	ldrh.w	ip, [r4, #40]	; 0x28
 801826a:	6a61      	ldr	r1, [r4, #36]	; 0x24
          tcplen = TCP_TCPLEN(&inseg);
 801826c:	443b      	add	r3, r7
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801826e:	4461      	add	r1, ip
          tcplen = TCP_TCPLEN(&inseg);
 8018270:	b29b      	uxth	r3, r3
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8018272:	441a      	add	r2, r3
          tcplen = TCP_TCPLEN(&inseg);
 8018274:	8033      	strh	r3, [r6, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8018276:	428a      	cmp	r2, r1
 8018278:	f43f ae24 	beq.w	8017ec4 <tcp_receive+0x464>
 801827c:	4b45      	ldr	r3, [pc, #276]	; (8018394 <tcp_receive+0x934>)
 801827e:	f240 52cc 	movw	r2, #1484	; 0x5cc
 8018282:	4949      	ldr	r1, [pc, #292]	; (80183a8 <tcp_receive+0x948>)
 8018284:	4845      	ldr	r0, [pc, #276]	; (801839c <tcp_receive+0x93c>)
 8018286:	f007 fcbf 	bl	801fc08 <iprintf>
 801828a:	e61b      	b.n	8017ec4 <tcp_receive+0x464>
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 801828c:	4b41      	ldr	r3, [pc, #260]	; (8018394 <tcp_receive+0x934>)
 801828e:	f240 6207 	movw	r2, #1543	; 0x607
 8018292:	4946      	ldr	r1, [pc, #280]	; (80183ac <tcp_receive+0x94c>)
 8018294:	4841      	ldr	r0, [pc, #260]	; (801839c <tcp_receive+0x93c>)
 8018296:	f007 fcb7 	bl	801fc08 <iprintf>
 801829a:	8833      	ldrh	r3, [r6, #0]
 801829c:	8d21      	ldrh	r1, [r4, #40]	; 0x28
 801829e:	e6af      	b.n	8018000 <tcp_receive+0x5a0>
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 80182a0:	f8b4 2048 	ldrh.w	r2, [r4, #72]	; 0x48
 80182a4:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 80182a6:	4413      	add	r3, r2
 80182a8:	b29b      	uxth	r3, r3
 80182aa:	429a      	cmp	r2, r3
 80182ac:	d901      	bls.n	80182b2 <tcp_receive+0x852>
 80182ae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80182b2:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
                tcp_rexmit_fast(pcb);
 80182b6:	4620      	mov	r0, r4
 80182b8:	f001 fe6e 	bl	8019f98 <tcp_rexmit_fast>
 80182bc:	e46f      	b.n	8017b9e <tcp_receive+0x13e>
            while (next &&
 80182be:	4647      	mov	r7, r8
            if (next &&
 80182c0:	f1be 0f00 	cmp.w	lr, #0
 80182c4:	dc01      	bgt.n	80182ca <tcp_receive+0x86a>
            pcb->ooseq = next;
 80182c6:	6767      	str	r7, [r4, #116]	; 0x74
 80182c8:	e695      	b.n	8017ff6 <tcp_receive+0x596>
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 80182ca:	f8d9 300c 	ldr.w	r3, [r9, #12]
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 80182ce:	ebaa 0c0c 	sub.w	ip, sl, ip
 80182d2:	f8a9 c008 	strh.w	ip, [r9, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 80182d6:	8998      	ldrh	r0, [r3, #12]
 80182d8:	f7fb fcd0 	bl	8013c7c <lwip_htons>
 80182dc:	0783      	lsls	r3, r0, #30
 80182de:	d504      	bpl.n	80182ea <tcp_receive+0x88a>
                inseg.len -= 1;
 80182e0:	f8b9 3008 	ldrh.w	r3, [r9, #8]
 80182e4:	3b01      	subs	r3, #1
 80182e6:	f8a9 3008 	strh.w	r3, [r9, #8]
              pbuf_realloc(inseg.p, inseg.len);
 80182ea:	f8b9 1008 	ldrh.w	r1, [r9, #8]
 80182ee:	f8d9 0004 	ldr.w	r0, [r9, #4]
 80182f2:	f7fd fc3d 	bl	8015b70 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 80182f6:	f8d9 300c 	ldr.w	r3, [r9, #12]
 80182fa:	f8b9 8008 	ldrh.w	r8, [r9, #8]
 80182fe:	8998      	ldrh	r0, [r3, #12]
 8018300:	f7fb fcbc 	bl	8013c7c <lwip_htons>
 8018304:	f010 0303 	ands.w	r3, r0, #3
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8018308:	682a      	ldr	r2, [r5, #0]
              tcplen = TCP_TCPLEN(&inseg);
 801830a:	bf18      	it	ne
 801830c:	2301      	movne	r3, #1
 801830e:	4443      	add	r3, r8
 8018310:	b29b      	uxth	r3, r3
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8018312:	1899      	adds	r1, r3, r2
 8018314:	68fa      	ldr	r2, [r7, #12]
              tcplen = TCP_TCPLEN(&inseg);
 8018316:	8033      	strh	r3, [r6, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8018318:	6852      	ldr	r2, [r2, #4]
 801831a:	4291      	cmp	r1, r2
 801831c:	d0d3      	beq.n	80182c6 <tcp_receive+0x866>
 801831e:	4b1d      	ldr	r3, [pc, #116]	; (8018394 <tcp_receive+0x934>)
 8018320:	f240 52fd 	movw	r2, #1533	; 0x5fd
 8018324:	4922      	ldr	r1, [pc, #136]	; (80183b0 <tcp_receive+0x950>)
 8018326:	481d      	ldr	r0, [pc, #116]	; (801839c <tcp_receive+0x93c>)
 8018328:	f007 fc6e 	bl	801fc08 <iprintf>
 801832c:	8833      	ldrh	r3, [r6, #0]
 801832e:	682a      	ldr	r2, [r5, #0]
 8018330:	441a      	add	r2, r3
 8018332:	e7c8      	b.n	80182c6 <tcp_receive+0x866>
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 8018334:	899f      	ldrh	r7, [r3, #12]
 8018336:	4638      	mov	r0, r7
 8018338:	f427 577c 	bic.w	r7, r7, #16128	; 0x3f00
 801833c:	f7fb fc9e 	bl	8013c7c <lwip_htons>
 8018340:	f000 003e 	and.w	r0, r0, #62	; 0x3e
 8018344:	f7fb fc9a 	bl	8013c7c <lwip_htons>
 8018348:	4338      	orrs	r0, r7
 801834a:	f8d9 300c 	ldr.w	r3, [r9, #12]
 801834e:	b280      	uxth	r0, r0
 8018350:	8198      	strh	r0, [r3, #12]
 8018352:	e76b      	b.n	801822c <tcp_receive+0x7cc>
                    pcb->ooseq = cseg;
 8018354:	6760      	str	r0, [r4, #116]	; 0x74
 8018356:	e4ea      	b.n	8017d2e <tcp_receive+0x2ce>
            while (next &&
 8018358:	4647      	mov	r7, r8
 801835a:	e7b4      	b.n	80182c6 <tcp_receive+0x866>
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 801835c:	683b      	ldr	r3, [r7, #0]
 801835e:	68db      	ldr	r3, [r3, #12]
 8018360:	f8b3 800c 	ldrh.w	r8, [r3, #12]
 8018364:	4640      	mov	r0, r8
 8018366:	f428 587c 	bic.w	r8, r8, #16128	; 0x3f00
 801836a:	f7fb fc87 	bl	8013c7c <lwip_htons>
 801836e:	f000 003e 	and.w	r0, r0, #62	; 0x3e
 8018372:	f7fb fc83 	bl	8013c7c <lwip_htons>
 8018376:	683a      	ldr	r2, [r7, #0]
 8018378:	ea48 0800 	orr.w	r8, r8, r0
 801837c:	68d3      	ldr	r3, [r2, #12]
 801837e:	f8a3 800c 	strh.w	r8, [r3, #12]
 8018382:	e52d      	b.n	8017de0 <tcp_receive+0x380>
 8018384:	f8df 901c 	ldr.w	r9, [pc, #28]	; 80183a4 <tcp_receive+0x944>
 8018388:	e58a      	b.n	8017ea0 <tcp_receive+0x440>
 801838a:	bf00      	nop
 801838c:	20022304 	.word	0x20022304
 8018390:	20022308 	.word	0x20022308
 8018394:	0803c6ec 	.word	0x0803c6ec
 8018398:	0803c774 	.word	0x0803c774
 801839c:	08024d0c 	.word	0x08024d0c
 80183a0:	20022322 	.word	0x20022322
 80183a4:	200222f0 	.word	0x200222f0
 80183a8:	0803c7a4 	.word	0x0803c7a4
 80183ac:	0803c818 	.word	0x0803c818
 80183b0:	0803c7dc 	.word	0x0803c7dc

080183b4 <tcp_input>:
{
 80183b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 80183b8:	4605      	mov	r5, r0
{
 80183ba:	b087      	sub	sp, #28
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 80183bc:	2800      	cmp	r0, #0
 80183be:	d040      	beq.n	8018442 <tcp_input+0x8e>
  TCP_STATS_INC(tcp.recv);
 80183c0:	4cbf      	ldr	r4, [pc, #764]	; (80186c0 <tcp_input+0x30c>)
  if (p->len < TCP_HLEN) {
 80183c2:	896a      	ldrh	r2, [r5, #10]
  TCP_STATS_INC(tcp.recv);
 80183c4:	f8b4 3092 	ldrh.w	r3, [r4, #146]	; 0x92
  tcphdr = (struct tcp_hdr *)p->payload;
 80183c8:	6869      	ldr	r1, [r5, #4]
  if (p->len < TCP_HLEN) {
 80183ca:	2a13      	cmp	r2, #19
  tcphdr = (struct tcp_hdr *)p->payload;
 80183cc:	4ebd      	ldr	r6, [pc, #756]	; (80186c4 <tcp_input+0x310>)
  TCP_STATS_INC(tcp.recv);
 80183ce:	f103 0301 	add.w	r3, r3, #1
  tcphdr = (struct tcp_hdr *)p->payload;
 80183d2:	6031      	str	r1, [r6, #0]
  TCP_STATS_INC(tcp.recv);
 80183d4:	f8a4 3092 	strh.w	r3, [r4, #146]	; 0x92
  if (p->len < TCP_HLEN) {
 80183d8:	d80f      	bhi.n	80183fa <tcp_input+0x46>
      TCP_STATS_INC(tcp.lenerr);
 80183da:	f8b4 309a 	ldrh.w	r3, [r4, #154]	; 0x9a
 80183de:	3301      	adds	r3, #1
 80183e0:	f8a4 309a 	strh.w	r3, [r4, #154]	; 0x9a
  TCP_STATS_INC(tcp.drop);
 80183e4:	f8b4 3096 	ldrh.w	r3, [r4, #150]	; 0x96
  pbuf_free(p);
 80183e8:	4628      	mov	r0, r5
  TCP_STATS_INC(tcp.drop);
 80183ea:	3301      	adds	r3, #1
 80183ec:	f8a4 3096 	strh.w	r3, [r4, #150]	; 0x96
}
 80183f0:	b007      	add	sp, #28
 80183f2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  pbuf_free(p);
 80183f6:	f7fd baaf 	b.w	8015958 <pbuf_free>
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 80183fa:	4fb3      	ldr	r7, [pc, #716]	; (80186c8 <tcp_input+0x314>)
 80183fc:	6839      	ldr	r1, [r7, #0]
 80183fe:	6978      	ldr	r0, [r7, #20]
 8018400:	f005 f9a6 	bl	801d750 <ip4_addr_isbroadcast_u32>
 8018404:	b9b8      	cbnz	r0, 8018436 <tcp_input+0x82>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 8018406:	697b      	ldr	r3, [r7, #20]
 8018408:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 801840c:	2be0      	cmp	r3, #224	; 0xe0
 801840e:	d012      	beq.n	8018436 <tcp_input+0x82>
    u16_t chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
 8018410:	f107 0014 	add.w	r0, r7, #20
 8018414:	f107 0910 	add.w	r9, r7, #16
 8018418:	892a      	ldrh	r2, [r5, #8]
 801841a:	2106      	movs	r1, #6
 801841c:	9000      	str	r0, [sp, #0]
 801841e:	464b      	mov	r3, r9
 8018420:	4628      	mov	r0, r5
 8018422:	f7fc f9e7 	bl	80147f4 <ip_chksum_pseudo>
    if (chksum != 0) {
 8018426:	4680      	mov	r8, r0
 8018428:	b190      	cbz	r0, 8018450 <tcp_input+0x9c>
      TCP_STATS_INC(tcp.chkerr);
 801842a:	f8b4 3098 	ldrh.w	r3, [r4, #152]	; 0x98
 801842e:	3301      	adds	r3, #1
 8018430:	f8a4 3098 	strh.w	r3, [r4, #152]	; 0x98
      goto dropped;
 8018434:	e7d6      	b.n	80183e4 <tcp_input+0x30>
    TCP_STATS_INC(tcp.proterr);
 8018436:	f8b4 30a0 	ldrh.w	r3, [r4, #160]	; 0xa0
 801843a:	3301      	adds	r3, #1
 801843c:	f8a4 30a0 	strh.w	r3, [r4, #160]	; 0xa0
    goto dropped;
 8018440:	e7d0      	b.n	80183e4 <tcp_input+0x30>
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 8018442:	4ba2      	ldr	r3, [pc, #648]	; (80186cc <tcp_input+0x318>)
 8018444:	2283      	movs	r2, #131	; 0x83
 8018446:	49a2      	ldr	r1, [pc, #648]	; (80186d0 <tcp_input+0x31c>)
 8018448:	48a2      	ldr	r0, [pc, #648]	; (80186d4 <tcp_input+0x320>)
 801844a:	f007 fbdd 	bl	801fc08 <iprintf>
 801844e:	e7b7      	b.n	80183c0 <tcp_input+0xc>
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 8018450:	6833      	ldr	r3, [r6, #0]
 8018452:	8998      	ldrh	r0, [r3, #12]
 8018454:	f7fb fc12 	bl	8013c7c <lwip_htons>
 8018458:	0a81      	lsrs	r1, r0, #10
 801845a:	f001 01fc 	and.w	r1, r1, #252	; 0xfc
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 801845e:	2913      	cmp	r1, #19
 8018460:	d9bb      	bls.n	80183da <tcp_input+0x26>
 8018462:	b28b      	uxth	r3, r1
 8018464:	892a      	ldrh	r2, [r5, #8]
 8018466:	429a      	cmp	r2, r3
 8018468:	d3b7      	bcc.n	80183da <tcp_input+0x26>
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 801846a:	f1a3 0214 	sub.w	r2, r3, #20
  if (p->len >= hdrlen_bytes) {
 801846e:	8968      	ldrh	r0, [r5, #10]
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 8018470:	f8df a294 	ldr.w	sl, [pc, #660]	; 8018708 <tcp_input+0x354>
  tcphdr_opt2 = NULL;
 8018474:	f8df b294 	ldr.w	fp, [pc, #660]	; 801870c <tcp_input+0x358>
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 8018478:	b292      	uxth	r2, r2
  if (p->len >= hdrlen_bytes) {
 801847a:	4298      	cmp	r0, r3
  tcphdr_opt2 = NULL;
 801847c:	f8cb 8000 	str.w	r8, [fp]
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 8018480:	f8aa 2000 	strh.w	r2, [sl]
  if (p->len >= hdrlen_bytes) {
 8018484:	f080 81ab 	bcs.w	80187de <tcp_input+0x42a>
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 8018488:	682b      	ldr	r3, [r5, #0]
 801848a:	2b00      	cmp	r3, #0
 801848c:	f000 8288 	beq.w	80189a0 <tcp_input+0x5ec>
    pbuf_remove_header(p, TCP_HLEN);
 8018490:	2114      	movs	r1, #20
 8018492:	4628      	mov	r0, r5
 8018494:	f7fd fa24 	bl	80158e0 <pbuf_remove_header>
    tcphdr_opt1len = p->len;
 8018498:	896b      	ldrh	r3, [r5, #10]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 801849a:	f8ba 8000 	ldrh.w	r8, [sl]
    pbuf_remove_header(p, tcphdr_opt1len);
 801849e:	4628      	mov	r0, r5
    tcphdr_opt1len = p->len;
 80184a0:	4a8d      	ldr	r2, [pc, #564]	; (80186d8 <tcp_input+0x324>)
    pbuf_remove_header(p, tcphdr_opt1len);
 80184a2:	4619      	mov	r1, r3
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 80184a4:	eba8 0803 	sub.w	r8, r8, r3
    tcphdr_opt1len = p->len;
 80184a8:	8013      	strh	r3, [r2, #0]
    pbuf_remove_header(p, tcphdr_opt1len);
 80184aa:	f7fd fa19 	bl	80158e0 <pbuf_remove_header>
    if (opt2len > p->next->len) {
 80184ae:	6828      	ldr	r0, [r5, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 80184b0:	fa1f f888 	uxth.w	r8, r8
    if (opt2len > p->next->len) {
 80184b4:	8943      	ldrh	r3, [r0, #10]
 80184b6:	4543      	cmp	r3, r8
 80184b8:	d38f      	bcc.n	80183da <tcp_input+0x26>
    tcphdr_opt2 = (u8_t *)p->next->payload;
 80184ba:	6843      	ldr	r3, [r0, #4]
    pbuf_remove_header(p->next, opt2len);
 80184bc:	4641      	mov	r1, r8
    tcphdr_opt2 = (u8_t *)p->next->payload;
 80184be:	f8cb 3000 	str.w	r3, [fp]
    pbuf_remove_header(p->next, opt2len);
 80184c2:	f7fd fa0d 	bl	80158e0 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 80184c6:	892b      	ldrh	r3, [r5, #8]
    LWIP_ASSERT("p->len == 0", p->len == 0);
 80184c8:	896a      	ldrh	r2, [r5, #10]
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 80184ca:	eba3 0308 	sub.w	r3, r3, r8
 80184ce:	b29b      	uxth	r3, r3
 80184d0:	812b      	strh	r3, [r5, #8]
    LWIP_ASSERT("p->len == 0", p->len == 0);
 80184d2:	b132      	cbz	r2, 80184e2 <tcp_input+0x12e>
 80184d4:	4b7d      	ldr	r3, [pc, #500]	; (80186cc <tcp_input+0x318>)
 80184d6:	22df      	movs	r2, #223	; 0xdf
 80184d8:	4980      	ldr	r1, [pc, #512]	; (80186dc <tcp_input+0x328>)
 80184da:	487e      	ldr	r0, [pc, #504]	; (80186d4 <tcp_input+0x320>)
 80184dc:	f007 fb94 	bl	801fc08 <iprintf>
 80184e0:	892b      	ldrh	r3, [r5, #8]
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 80184e2:	682a      	ldr	r2, [r5, #0]
 80184e4:	8912      	ldrh	r2, [r2, #8]
 80184e6:	429a      	cmp	r2, r3
 80184e8:	d005      	beq.n	80184f6 <tcp_input+0x142>
 80184ea:	4b78      	ldr	r3, [pc, #480]	; (80186cc <tcp_input+0x318>)
 80184ec:	22e0      	movs	r2, #224	; 0xe0
 80184ee:	497c      	ldr	r1, [pc, #496]	; (80186e0 <tcp_input+0x32c>)
 80184f0:	4878      	ldr	r0, [pc, #480]	; (80186d4 <tcp_input+0x320>)
 80184f2:	f007 fb89 	bl	801fc08 <iprintf>
  tcphdr->src = lwip_ntohs(tcphdr->src);
 80184f6:	f8d6 8000 	ldr.w	r8, [r6]
 80184fa:	f8b8 0000 	ldrh.w	r0, [r8]
 80184fe:	f7fb fbbd 	bl	8013c7c <lwip_htons>
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 8018502:	f8d6 a000 	ldr.w	sl, [r6]
  tcphdr->src = lwip_ntohs(tcphdr->src);
 8018506:	f8a8 0000 	strh.w	r0, [r8]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 801850a:	f8ba 0002 	ldrh.w	r0, [sl, #2]
 801850e:	f7fb fbb5 	bl	8013c7c <lwip_htons>
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 8018512:	f8d6 8000 	ldr.w	r8, [r6]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 8018516:	f8aa 0002 	strh.w	r0, [sl, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 801851a:	f8d8 0004 	ldr.w	r0, [r8, #4]
 801851e:	f7fb fbb1 	bl	8013c84 <lwip_htonl>
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 8018522:	f8d6 a000 	ldr.w	sl, [r6]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 8018526:	4b6f      	ldr	r3, [pc, #444]	; (80186e4 <tcp_input+0x330>)
 8018528:	f8c8 0004 	str.w	r0, [r8, #4]
 801852c:	6018      	str	r0, [r3, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 801852e:	f8da 0008 	ldr.w	r0, [sl, #8]
 8018532:	f7fb fba7 	bl	8013c84 <lwip_htonl>
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 8018536:	f8d6 8000 	ldr.w	r8, [r6]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 801853a:	4b6b      	ldr	r3, [pc, #428]	; (80186e8 <tcp_input+0x334>)
 801853c:	f8ca 0008 	str.w	r0, [sl, #8]
 8018540:	6018      	str	r0, [r3, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 8018542:	f8b8 000e 	ldrh.w	r0, [r8, #14]
 8018546:	f7fb fb99 	bl	8013c7c <lwip_htons>
  flags = TCPH_FLAGS(tcphdr);
 801854a:	6833      	ldr	r3, [r6, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 801854c:	f8a8 000e 	strh.w	r0, [r8, #14]
  flags = TCPH_FLAGS(tcphdr);
 8018550:	8998      	ldrh	r0, [r3, #12]
 8018552:	f7fb fb93 	bl	8013c7c <lwip_htons>
 8018556:	4965      	ldr	r1, [pc, #404]	; (80186ec <tcp_input+0x338>)
 8018558:	b2c0      	uxtb	r0, r0
  tcplen = p->tot_len;
 801855a:	892b      	ldrh	r3, [r5, #8]
  flags = TCPH_FLAGS(tcphdr);
 801855c:	f000 023f 	and.w	r2, r0, #63	; 0x3f
 8018560:	700a      	strb	r2, [r1, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 8018562:	0782      	lsls	r2, r0, #30
 8018564:	f000 8141 	beq.w	80187ea <tcp_input+0x436>
    tcplen++;
 8018568:	1c5a      	adds	r2, r3, #1
 801856a:	4961      	ldr	r1, [pc, #388]	; (80186f0 <tcp_input+0x33c>)
 801856c:	b292      	uxth	r2, r2
 801856e:	9105      	str	r1, [sp, #20]
    if (tcplen < p->tot_len) {
 8018570:	4293      	cmp	r3, r2
    tcplen++;
 8018572:	800a      	strh	r2, [r1, #0]
    if (tcplen < p->tot_len) {
 8018574:	f63f af31 	bhi.w	80183da <tcp_input+0x26>
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8018578:	4b5e      	ldr	r3, [pc, #376]	; (80186f4 <tcp_input+0x340>)
 801857a:	f8d3 8000 	ldr.w	r8, [r3]
 801857e:	f1b8 0f00 	cmp.w	r8, #0
 8018582:	f000 80d9 	beq.w	8018738 <tcp_input+0x384>
  prev = NULL;
 8018586:	f04f 0a00 	mov.w	sl, #0
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 801858a:	f8df b140 	ldr.w	fp, [pc, #320]	; 80186cc <tcp_input+0x318>
 801858e:	e01c      	b.n	80185ca <tcp_input+0x216>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 8018590:	2b0a      	cmp	r3, #10
 8018592:	f000 80c8 	beq.w	8018726 <tcp_input+0x372>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 8018596:	2b01      	cmp	r3, #1
 8018598:	f000 80be 	beq.w	8018718 <tcp_input+0x364>
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801859c:	f898 2008 	ldrb.w	r2, [r8, #8]
 80185a0:	b132      	cbz	r2, 80185b0 <tcp_input+0x1fc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80185a2:	687b      	ldr	r3, [r7, #4]
 80185a4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80185a8:	3301      	adds	r3, #1
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80185aa:	b2db      	uxtb	r3, r3
 80185ac:	429a      	cmp	r2, r3
 80185ae:	d105      	bne.n	80185bc <tcp_input+0x208>
    if (pcb->remote_port == tcphdr->src &&
 80185b0:	6833      	ldr	r3, [r6, #0]
 80185b2:	f8b8 1018 	ldrh.w	r1, [r8, #24]
 80185b6:	881a      	ldrh	r2, [r3, #0]
 80185b8:	4291      	cmp	r1, r2
 80185ba:	d013      	beq.n	80185e4 <tcp_input+0x230>
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80185bc:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80185c0:	46c2      	mov	sl, r8
 80185c2:	2b00      	cmp	r3, #0
 80185c4:	f000 80b8 	beq.w	8018738 <tcp_input+0x384>
 80185c8:	4698      	mov	r8, r3
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 80185ca:	f898 3014 	ldrb.w	r3, [r8, #20]
 80185ce:	2b00      	cmp	r3, #0
 80185d0:	d1de      	bne.n	8018590 <tcp_input+0x1dc>
 80185d2:	465b      	mov	r3, fp
 80185d4:	22fb      	movs	r2, #251	; 0xfb
 80185d6:	4948      	ldr	r1, [pc, #288]	; (80186f8 <tcp_input+0x344>)
 80185d8:	483e      	ldr	r0, [pc, #248]	; (80186d4 <tcp_input+0x320>)
 80185da:	f007 fb15 	bl	801fc08 <iprintf>
 80185de:	f898 3014 	ldrb.w	r3, [r8, #20]
 80185e2:	e7d5      	b.n	8018590 <tcp_input+0x1dc>
    if (pcb->remote_port == tcphdr->src &&
 80185e4:	885b      	ldrh	r3, [r3, #2]
 80185e6:	f8b8 2016 	ldrh.w	r2, [r8, #22]
 80185ea:	429a      	cmp	r2, r3
 80185ec:	d1e6      	bne.n	80185bc <tcp_input+0x208>
        pcb->local_port == tcphdr->dest &&
 80185ee:	f8d8 2004 	ldr.w	r2, [r8, #4]
 80185f2:	693b      	ldr	r3, [r7, #16]
 80185f4:	429a      	cmp	r2, r3
 80185f6:	d1e1      	bne.n	80185bc <tcp_input+0x208>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80185f8:	f8d8 2000 	ldr.w	r2, [r8]
 80185fc:	697b      	ldr	r3, [r7, #20]
 80185fe:	429a      	cmp	r2, r3
 8018600:	d1dc      	bne.n	80185bc <tcp_input+0x208>
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 8018602:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8018606:	4543      	cmp	r3, r8
 8018608:	f000 8460 	beq.w	8018ecc <tcp_input+0xb18>
      if (prev != NULL) {
 801860c:	f1ba 0f00 	cmp.w	sl, #0
 8018610:	f000 8455 	beq.w	8018ebe <tcp_input+0xb0a>
        pcb->next = tcp_active_pcbs;
 8018614:	4937      	ldr	r1, [pc, #220]	; (80186f4 <tcp_input+0x340>)
        prev->next = pcb->next;
 8018616:	f8ca 300c 	str.w	r3, [sl, #12]
        pcb->next = tcp_active_pcbs;
 801861a:	680a      	ldr	r2, [r1, #0]
        tcp_active_pcbs = pcb;
 801861c:	f8c1 8000 	str.w	r8, [r1]
 8018620:	4613      	mov	r3, r2
        pcb->next = tcp_active_pcbs;
 8018622:	f8c8 200c 	str.w	r2, [r8, #12]
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 8018626:	4543      	cmp	r3, r8
 8018628:	f000 8440 	beq.w	8018eac <tcp_input+0xaf8>
    inseg.next = NULL;
 801862c:	f8df a0e0 	ldr.w	sl, [pc, #224]	; 8018710 <tcp_input+0x35c>
 8018630:	2300      	movs	r3, #0
    inseg.tcphdr = tcphdr;
 8018632:	6832      	ldr	r2, [r6, #0]
    inseg.len = p->tot_len;
 8018634:	8929      	ldrh	r1, [r5, #8]
    inseg.tcphdr = tcphdr;
 8018636:	f8ca 200c 	str.w	r2, [sl, #12]
    if (flags & TCP_PSH) {
 801863a:	4a2c      	ldr	r2, [pc, #176]	; (80186ec <tcp_input+0x338>)
    recv_data = NULL;
 801863c:	f8df b0d4 	ldr.w	fp, [pc, #212]	; 8018714 <tcp_input+0x360>
    recv_flags = 0;
 8018640:	4f2e      	ldr	r7, [pc, #184]	; (80186fc <tcp_input+0x348>)
    inseg.len = p->tot_len;
 8018642:	f8aa 1008 	strh.w	r1, [sl, #8]
    if (flags & TCP_PSH) {
 8018646:	7812      	ldrb	r2, [r2, #0]
    recv_acked = 0;
 8018648:	492d      	ldr	r1, [pc, #180]	; (8018700 <tcp_input+0x34c>)
    inseg.next = NULL;
 801864a:	f8ca 3000 	str.w	r3, [sl]
    recv_data = NULL;
 801864e:	f8cb 3000 	str.w	r3, [fp]
    recv_flags = 0;
 8018652:	703b      	strb	r3, [r7, #0]
    recv_acked = 0;
 8018654:	800b      	strh	r3, [r1, #0]
    if (flags & TCP_PSH) {
 8018656:	0713      	lsls	r3, r2, #28
    inseg.p = p;
 8018658:	f8ca 5004 	str.w	r5, [sl, #4]
    if (flags & TCP_PSH) {
 801865c:	d503      	bpl.n	8018666 <tcp_input+0x2b2>
      p->flags |= PBUF_FLAG_PUSH;
 801865e:	7b6b      	ldrb	r3, [r5, #13]
 8018660:	f043 0301 	orr.w	r3, r3, #1
 8018664:	736b      	strb	r3, [r5, #13]
    if (pcb->refused_data != NULL) {
 8018666:	f8d8 3078 	ldr.w	r3, [r8, #120]	; 0x78
 801866a:	2b00      	cmp	r3, #0
 801866c:	f000 80c1 	beq.w	80187f2 <tcp_input+0x43e>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8018670:	4640      	mov	r0, r8
 8018672:	f7fe fe9b 	bl	80173ac <tcp_process_refused_data>
 8018676:	300d      	adds	r0, #13
 8018678:	d009      	beq.n	801868e <tcp_input+0x2da>
 801867a:	f8d8 3078 	ldr.w	r3, [r8, #120]	; 0x78
 801867e:	2b00      	cmp	r3, #0
 8018680:	f000 80b7 	beq.w	80187f2 <tcp_input+0x43e>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8018684:	9b05      	ldr	r3, [sp, #20]
 8018686:	881b      	ldrh	r3, [r3, #0]
 8018688:	2b00      	cmp	r3, #0
 801868a:	f000 80b2 	beq.w	80187f2 <tcp_input+0x43e>
        if (pcb->rcv_ann_wnd == 0) {
 801868e:	f8b8 302a 	ldrh.w	r3, [r8, #42]	; 0x2a
 8018692:	2b00      	cmp	r3, #0
 8018694:	f000 8331 	beq.w	8018cfa <tcp_input+0x946>
        TCP_STATS_INC(tcp.drop);
 8018698:	f8b4 3096 	ldrh.w	r3, [r4, #150]	; 0x96
 801869c:	4d19      	ldr	r5, [pc, #100]	; (8018704 <tcp_input+0x350>)
 801869e:	3301      	adds	r3, #1
 80186a0:	f8a4 3096 	strh.w	r3, [r4, #150]	; 0x96
    tcp_input_pcb = NULL;
 80186a4:	2400      	movs	r4, #0
    if (inseg.p != NULL) {
 80186a6:	f8da 0004 	ldr.w	r0, [sl, #4]
    tcp_input_pcb = NULL;
 80186aa:	602c      	str	r4, [r5, #0]
    recv_data = NULL;
 80186ac:	f8cb 4000 	str.w	r4, [fp]
    if (inseg.p != NULL) {
 80186b0:	b118      	cbz	r0, 80186ba <tcp_input+0x306>
      pbuf_free(inseg.p);
 80186b2:	f7fd f951 	bl	8015958 <pbuf_free>
      inseg.p = NULL;
 80186b6:	f8ca 4004 	str.w	r4, [sl, #4]
}
 80186ba:	b007      	add	sp, #28
 80186bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80186c0:	20035fa4 	.word	0x20035fa4
 80186c4:	20022314 	.word	0x20022314
 80186c8:	200268ac 	.word	0x200268ac
 80186cc:	0803c6ec 	.word	0x0803c6ec
 80186d0:	0803c4bc 	.word	0x0803c4bc
 80186d4:	08024d0c 	.word	0x08024d0c
 80186d8:	20022318 	.word	0x20022318
 80186dc:	0803c4e4 	.word	0x0803c4e4
 80186e0:	0803c4f0 	.word	0x0803c4f0
 80186e4:	2002230c 	.word	0x2002230c
 80186e8:	200222e8 	.word	0x200222e8
 80186ec:	200222ec 	.word	0x200222ec
 80186f0:	20022322 	.word	0x20022322
 80186f4:	200360b0 	.word	0x200360b0
 80186f8:	0803c510 	.word	0x0803c510
 80186fc:	20022308 	.word	0x20022308
 8018700:	20022300 	.word	0x20022300
 8018704:	200360c4 	.word	0x200360c4
 8018708:	20022320 	.word	0x20022320
 801870c:	2002231c 	.word	0x2002231c
 8018710:	200222f0 	.word	0x200222f0
 8018714:	20022304 	.word	0x20022304
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 8018718:	465b      	mov	r3, fp
 801871a:	22fd      	movs	r2, #253	; 0xfd
 801871c:	49bd      	ldr	r1, [pc, #756]	; (8018a14 <tcp_input+0x660>)
 801871e:	48be      	ldr	r0, [pc, #760]	; (8018a18 <tcp_input+0x664>)
 8018720:	f007 fa72 	bl	801fc08 <iprintf>
 8018724:	e73a      	b.n	801859c <tcp_input+0x1e8>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 8018726:	465b      	mov	r3, fp
 8018728:	22fc      	movs	r2, #252	; 0xfc
 801872a:	49bc      	ldr	r1, [pc, #752]	; (8018a1c <tcp_input+0x668>)
 801872c:	48ba      	ldr	r0, [pc, #744]	; (8018a18 <tcp_input+0x664>)
 801872e:	f007 fa6b 	bl	801fc08 <iprintf>
 8018732:	f898 3014 	ldrb.w	r3, [r8, #20]
 8018736:	e72e      	b.n	8018596 <tcp_input+0x1e2>
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8018738:	4bb9      	ldr	r3, [pc, #740]	; (8018a20 <tcp_input+0x66c>)
 801873a:	f8d3 8000 	ldr.w	r8, [r3]
 801873e:	f1b8 0f00 	cmp.w	r8, #0
 8018742:	f000 8087 	beq.w	8018854 <tcp_input+0x4a0>
 8018746:	462b      	mov	r3, r5
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8018748:	f8df b2f4 	ldr.w	fp, [pc, #756]	; 8018a40 <tcp_input+0x68c>
 801874c:	4645      	mov	r5, r8
 801874e:	f8df a300 	ldr.w	sl, [pc, #768]	; 8018a50 <tcp_input+0x69c>
 8018752:	4698      	mov	r8, r3
 8018754:	e002      	b.n	801875c <tcp_input+0x3a8>
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8018756:	68ed      	ldr	r5, [r5, #12]
 8018758:	2d00      	cmp	r5, #0
 801875a:	d07a      	beq.n	8018852 <tcp_input+0x49e>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 801875c:	7d28      	ldrb	r0, [r5, #20]
 801875e:	465b      	mov	r3, fp
 8018760:	f240 121f 	movw	r2, #287	; 0x11f
 8018764:	4651      	mov	r1, sl
 8018766:	280a      	cmp	r0, #10
 8018768:	48ab      	ldr	r0, [pc, #684]	; (8018a18 <tcp_input+0x664>)
 801876a:	d001      	beq.n	8018770 <tcp_input+0x3bc>
 801876c:	f007 fa4c 	bl	801fc08 <iprintf>
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8018770:	7a2a      	ldrb	r2, [r5, #8]
 8018772:	b132      	cbz	r2, 8018782 <tcp_input+0x3ce>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8018774:	687b      	ldr	r3, [r7, #4]
 8018776:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801877a:	3301      	adds	r3, #1
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801877c:	b2db      	uxtb	r3, r3
 801877e:	429a      	cmp	r2, r3
 8018780:	d1e9      	bne.n	8018756 <tcp_input+0x3a2>
      if (pcb->remote_port == tcphdr->src &&
 8018782:	6833      	ldr	r3, [r6, #0]
 8018784:	8b2a      	ldrh	r2, [r5, #24]
 8018786:	8819      	ldrh	r1, [r3, #0]
 8018788:	4291      	cmp	r1, r2
 801878a:	d1e4      	bne.n	8018756 <tcp_input+0x3a2>
 801878c:	8858      	ldrh	r0, [r3, #2]
          pcb->local_port == tcphdr->dest &&
 801878e:	8aeb      	ldrh	r3, [r5, #22]
      if (pcb->remote_port == tcphdr->src &&
 8018790:	4298      	cmp	r0, r3
 8018792:	d1e0      	bne.n	8018756 <tcp_input+0x3a2>
          pcb->local_port == tcphdr->dest &&
 8018794:	686a      	ldr	r2, [r5, #4]
 8018796:	693b      	ldr	r3, [r7, #16]
 8018798:	429a      	cmp	r2, r3
 801879a:	d1dc      	bne.n	8018756 <tcp_input+0x3a2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801879c:	682a      	ldr	r2, [r5, #0]
 801879e:	697b      	ldr	r3, [r7, #20]
 80187a0:	429a      	cmp	r2, r3
 80187a2:	d1d8      	bne.n	8018756 <tcp_input+0x3a2>
 80187a4:	4643      	mov	r3, r8
 80187a6:	46a8      	mov	r8, r5
 80187a8:	461d      	mov	r5, r3
  if (flags & TCP_RST) {
 80187aa:	4b9e      	ldr	r3, [pc, #632]	; (8018a24 <tcp_input+0x670>)
 80187ac:	781b      	ldrb	r3, [r3, #0]
 80187ae:	075f      	lsls	r7, r3, #29
 80187b0:	d413      	bmi.n	80187da <tcp_input+0x426>
 80187b2:	9a05      	ldr	r2, [sp, #20]
  if (flags & TCP_SYN) {
 80187b4:	079e      	lsls	r6, r3, #30
 80187b6:	8814      	ldrh	r4, [r2, #0]
 80187b8:	f140 8370 	bpl.w	8018e9c <tcp_input+0xae8>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 80187bc:	4b9a      	ldr	r3, [pc, #616]	; (8018a28 <tcp_input+0x674>)
 80187be:	681a      	ldr	r2, [r3, #0]
 80187c0:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
 80187c4:	1ad3      	subs	r3, r2, r3
 80187c6:	d405      	bmi.n	80187d4 <tcp_input+0x420>
 80187c8:	f8b8 6028 	ldrh.w	r6, [r8, #40]	; 0x28
 80187cc:	1b9b      	subs	r3, r3, r6
 80187ce:	2b00      	cmp	r3, #0
 80187d0:	f340 8330 	ble.w	8018e34 <tcp_input+0xa80>
  if ((tcplen > 0)) {
 80187d4:	2c00      	cmp	r4, #0
 80187d6:	f040 833b 	bne.w	8018e50 <tcp_input+0xa9c>
        pbuf_free(p);
 80187da:	4628      	mov	r0, r5
 80187dc:	e608      	b.n	80183f0 <tcp_input+0x3c>
    tcphdr_opt1len = tcphdr_optlen;
 80187de:	4b93      	ldr	r3, [pc, #588]	; (8018a2c <tcp_input+0x678>)
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 80187e0:	4628      	mov	r0, r5
    tcphdr_opt1len = tcphdr_optlen;
 80187e2:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 80187e4:	f7fd f87c 	bl	80158e0 <pbuf_remove_header>
 80187e8:	e685      	b.n	80184f6 <tcp_input+0x142>
  tcplen = p->tot_len;
 80187ea:	4a91      	ldr	r2, [pc, #580]	; (8018a30 <tcp_input+0x67c>)
 80187ec:	9205      	str	r2, [sp, #20]
 80187ee:	8013      	strh	r3, [r2, #0]
 80187f0:	e6c2      	b.n	8018578 <tcp_input+0x1c4>
  if (flags & TCP_RST) {
 80187f2:	4b8c      	ldr	r3, [pc, #560]	; (8018a24 <tcp_input+0x670>)
    tcp_input_pcb = pcb;
 80187f4:	4d8f      	ldr	r5, [pc, #572]	; (8018a34 <tcp_input+0x680>)
  if (flags & TCP_RST) {
 80187f6:	781a      	ldrb	r2, [r3, #0]
    tcp_input_pcb = pcb;
 80187f8:	f8c5 8000 	str.w	r8, [r5]
  if (flags & TCP_RST) {
 80187fc:	0753      	lsls	r3, r2, #29
 80187fe:	f140 80f9 	bpl.w	80189f4 <tcp_input+0x640>
    if (pcb->state == SYN_SENT) {
 8018802:	f898 1014 	ldrb.w	r1, [r8, #20]
 8018806:	2902      	cmp	r1, #2
 8018808:	f000 8265 	beq.w	8018cd6 <tcp_input+0x922>
      if (seqno == pcb->rcv_nxt) {
 801880c:	4b86      	ldr	r3, [pc, #536]	; (8018a28 <tcp_input+0x674>)
 801880e:	f8d8 2024 	ldr.w	r2, [r8, #36]	; 0x24
 8018812:	681b      	ldr	r3, [r3, #0]
 8018814:	429a      	cmp	r2, r3
 8018816:	f000 83b0 	beq.w	8018f7a <tcp_input+0xbc6>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801881a:	1a9b      	subs	r3, r3, r2
 801881c:	d405      	bmi.n	801882a <tcp_input+0x476>
 801881e:	f8b8 2028 	ldrh.w	r2, [r8, #40]	; 0x28
 8018822:	1a9b      	subs	r3, r3, r2
 8018824:	2b00      	cmp	r3, #0
 8018826:	f340 8302 	ble.w	8018e2e <tcp_input+0xa7a>
      if (recv_flags & TF_RESET) {
 801882a:	783b      	ldrb	r3, [r7, #0]
 801882c:	0719      	lsls	r1, r3, #28
 801882e:	f140 8113 	bpl.w	8018a58 <tcp_input+0x6a4>
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 8018832:	f8d8 3090 	ldr.w	r3, [r8, #144]	; 0x90
 8018836:	b123      	cbz	r3, 8018842 <tcp_input+0x48e>
 8018838:	f06f 010d 	mvn.w	r1, #13
 801883c:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8018840:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8018842:	4641      	mov	r1, r8
 8018844:	487c      	ldr	r0, [pc, #496]	; (8018a38 <tcp_input+0x684>)
 8018846:	f7fe fa43 	bl	8016cd0 <tcp_pcb_remove>
        tcp_free(pcb);
 801884a:	4640      	mov	r0, r8
 801884c:	f7fd fd50 	bl	80162f0 <tcp_free>
 8018850:	e728      	b.n	80186a4 <tcp_input+0x2f0>
 8018852:	4645      	mov	r5, r8
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8018854:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8018a54 <tcp_input+0x6a0>
 8018858:	6830      	ldr	r0, [r6, #0]
 801885a:	f8db e000 	ldr.w	lr, [fp]
 801885e:	f1be 0f00 	cmp.w	lr, #0
 8018862:	f000 80a4 	beq.w	80189ae <tcp_input+0x5fa>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8018866:	f8d7 c004 	ldr.w	ip, [r7, #4]
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 801886a:	46f2      	mov	sl, lr
 801886c:	f8d7 8014 	ldr.w	r8, [r7, #20]
    prev = NULL;
 8018870:	2100      	movs	r1, #0
 8018872:	e006      	b.n	8018882 <tcp_input+0x4ce>
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8018874:	f8da 300c 	ldr.w	r3, [sl, #12]
 8018878:	4651      	mov	r1, sl
 801887a:	469a      	mov	sl, r3
 801887c:	2b00      	cmp	r3, #0
 801887e:	f000 8096 	beq.w	80189ae <tcp_input+0x5fa>
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8018882:	f89a 2008 	ldrb.w	r2, [sl, #8]
 8018886:	b12a      	cbz	r2, 8018894 <tcp_input+0x4e0>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8018888:	f89c 3038 	ldrb.w	r3, [ip, #56]	; 0x38
 801888c:	3301      	adds	r3, #1
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 801888e:	b2db      	uxtb	r3, r3
 8018890:	429a      	cmp	r2, r3
 8018892:	d1ef      	bne.n	8018874 <tcp_input+0x4c0>
      if (lpcb->local_port == tcphdr->dest) {
 8018894:	f8ba 2016 	ldrh.w	r2, [sl, #22]
 8018898:	8843      	ldrh	r3, [r0, #2]
 801889a:	429a      	cmp	r2, r3
 801889c:	d1ea      	bne.n	8018874 <tcp_input+0x4c0>
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 801889e:	f8da 3000 	ldr.w	r3, [sl]
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 80188a2:	b10b      	cbz	r3, 80188a8 <tcp_input+0x4f4>
 80188a4:	4543      	cmp	r3, r8
 80188a6:	d1e5      	bne.n	8018874 <tcp_input+0x4c0>
      if (prev != NULL) {
 80188a8:	2900      	cmp	r1, #0
 80188aa:	f000 822a 	beq.w	8018d02 <tcp_input+0x94e>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 80188ae:	f8da 300c 	ldr.w	r3, [sl, #12]
        tcp_listen_pcbs.listen_pcbs = lpcb;
 80188b2:	f8cb a000 	str.w	sl, [fp]
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 80188b6:	60cb      	str	r3, [r1, #12]
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 80188b8:	f8ca e00c 	str.w	lr, [sl, #12]
  if (flags & TCP_RST) {
 80188bc:	4b59      	ldr	r3, [pc, #356]	; (8018a24 <tcp_input+0x670>)
 80188be:	781b      	ldrb	r3, [r3, #0]
 80188c0:	0759      	lsls	r1, r3, #29
 80188c2:	d48a      	bmi.n	80187da <tcp_input+0x426>
  if (flags & TCP_ACK) {
 80188c4:	f013 0810 	ands.w	r8, r3, #16
 80188c8:	f040 8221 	bne.w	8018d0e <tcp_input+0x95a>
  } else if (flags & TCP_SYN) {
 80188cc:	079a      	lsls	r2, r3, #30
 80188ce:	d584      	bpl.n	80187da <tcp_input+0x426>
    npcb = tcp_alloc(pcb->prio);
 80188d0:	f89a 0015 	ldrb.w	r0, [sl, #21]
 80188d4:	f7fe fb78 	bl	8016fc8 <tcp_alloc>
    if (npcb == NULL) {
 80188d8:	4681      	mov	r9, r0
 80188da:	2800      	cmp	r0, #0
 80188dc:	f000 82cb 	beq.w	8018e76 <tcp_input+0xac2>
    npcb->remote_port = tcphdr->src;
 80188e0:	6832      	ldr	r2, [r6, #0]
    npcb->state = SYN_RCVD;
 80188e2:	f04f 0c03 	mov.w	ip, #3
    npcb->rcv_nxt = seqno + 1;
 80188e6:	4b50      	ldr	r3, [pc, #320]	; (8018a28 <tcp_input+0x674>)
    npcb->local_port = pcb->local_port;
 80188e8:	f8ba 4016 	ldrh.w	r4, [sl, #22]
    npcb->rcv_nxt = seqno + 1;
 80188ec:	6819      	ldr	r1, [r3, #0]
    npcb->remote_port = tcphdr->src;
 80188ee:	7813      	ldrb	r3, [r2, #0]
 80188f0:	7852      	ldrb	r2, [r2, #1]
    npcb->rcv_nxt = seqno + 1;
 80188f2:	3101      	adds	r1, #1
    npcb->remote_port = tcphdr->src;
 80188f4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    npcb->rcv_nxt = seqno + 1;
 80188f8:	6241      	str	r1, [r0, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 80188fa:	62c1      	str	r1, [r0, #44]	; 0x2c
    npcb->remote_port = tcphdr->src;
 80188fc:	8303      	strh	r3, [r0, #24]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 80188fe:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
    npcb->state = SYN_RCVD;
 8018902:	f880 c014 	strb.w	ip, [r0, #20]
    npcb->local_port = pcb->local_port;
 8018906:	82c4      	strh	r4, [r0, #22]
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8018908:	1d04      	adds	r4, r0, #4
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 801890a:	6003      	str	r3, [r0, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 801890c:	6042      	str	r2, [r0, #4]
    iss = tcp_next_iss(npcb);
 801890e:	f7fe fdeb 	bl	80174e8 <tcp_next_iss>
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8018912:	4b45      	ldr	r3, [pc, #276]	; (8018a28 <tcp_input+0x674>)
    TCP_REG_ACTIVE(npcb);
 8018914:	4948      	ldr	r1, [pc, #288]	; (8018a38 <tcp_input+0x684>)
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8018916:	681a      	ldr	r2, [r3, #0]
    npcb->callback_arg = pcb->callback_arg;
 8018918:	f8da 3010 	ldr.w	r3, [sl, #16]
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 801891c:	3a01      	subs	r2, #1
    npcb->snd_wl2 = iss;
 801891e:	f8c9 0058 	str.w	r0, [r9, #88]	; 0x58
    npcb->lastack = iss;
 8018922:	f8c9 0044 	str.w	r0, [r9, #68]	; 0x44
    npcb->snd_lbb = iss;
 8018926:	f8c9 005c 	str.w	r0, [r9, #92]	; 0x5c
    npcb->callback_arg = pcb->callback_arg;
 801892a:	f8c9 3010 	str.w	r3, [r9, #16]
    npcb->listener = pcb;
 801892e:	f8c9 a07c 	str.w	sl, [r9, #124]	; 0x7c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8018932:	e9c9 0214 	strd	r0, r2, [r9, #80]	; 0x50
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 8018936:	f89a 3009 	ldrb.w	r3, [sl, #9]
    TCP_REG_ACTIVE(npcb);
 801893a:	680a      	ldr	r2, [r1, #0]
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 801893c:	f003 030c 	and.w	r3, r3, #12
    TCP_REG_ACTIVE(npcb);
 8018940:	f8c1 9000 	str.w	r9, [r1]
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 8018944:	f889 3009 	strb.w	r3, [r9, #9]
    npcb->netif_idx = pcb->netif_idx;
 8018948:	f89a 3008 	ldrb.w	r3, [sl, #8]
    TCP_REG_ACTIVE(npcb);
 801894c:	f8c9 200c 	str.w	r2, [r9, #12]
    npcb->netif_idx = pcb->netif_idx;
 8018950:	f889 3008 	strb.w	r3, [r9, #8]
    TCP_REG_ACTIVE(npcb);
 8018954:	f001 ff0a 	bl	801a76c <tcp_timer_needed>
 8018958:	2201      	movs	r2, #1
 801895a:	4b38      	ldr	r3, [pc, #224]	; (8018a3c <tcp_input+0x688>)
    tcp_parseopt(npcb);
 801895c:	4648      	mov	r0, r9
    TCP_REG_ACTIVE(npcb);
 801895e:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 8018960:	f7fe fede 	bl	8017720 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 8018964:	6833      	ldr	r3, [r6, #0]
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8018966:	4620      	mov	r0, r4
 8018968:	f8b9 6032 	ldrh.w	r6, [r9, #50]	; 0x32
    npcb->snd_wnd = tcphdr->wnd;
 801896c:	89db      	ldrh	r3, [r3, #14]
 801896e:	f8a9 3060 	strh.w	r3, [r9, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 8018972:	f8a9 3062 	strh.w	r3, [r9, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8018976:	f004 fcc1 	bl	801d2fc <ip4_route>
 801897a:	4622      	mov	r2, r4
 801897c:	4601      	mov	r1, r0
 801897e:	4630      	mov	r0, r6
 8018980:	f7fe fdce 	bl	8017520 <tcp_eff_send_mss_netif>
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 8018984:	2112      	movs	r1, #18
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8018986:	f8a9 0032 	strh.w	r0, [r9, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 801898a:	4648      	mov	r0, r9
 801898c:	f001 f9a0 	bl	8019cd0 <tcp_enqueue_flags>
    if (rc != ERR_OK) {
 8018990:	2800      	cmp	r0, #0
 8018992:	f040 8269 	bne.w	8018e68 <tcp_input+0xab4>
    tcp_output(npcb);
 8018996:	4648      	mov	r0, r9
 8018998:	f001 fbb4 	bl	801a104 <tcp_output>
        pbuf_free(p);
 801899c:	4628      	mov	r0, r5
 801899e:	e527      	b.n	80183f0 <tcp_input+0x3c>
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 80189a0:	4b27      	ldr	r3, [pc, #156]	; (8018a40 <tcp_input+0x68c>)
 80189a2:	22c2      	movs	r2, #194	; 0xc2
 80189a4:	4927      	ldr	r1, [pc, #156]	; (8018a44 <tcp_input+0x690>)
 80189a6:	481c      	ldr	r0, [pc, #112]	; (8018a18 <tcp_input+0x664>)
 80189a8:	f007 f92e 	bl	801fc08 <iprintf>
 80189ac:	e570      	b.n	8018490 <tcp_input+0xdc>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 80189ae:	8980      	ldrh	r0, [r0, #12]
 80189b0:	f7fb f964 	bl	8013c7c <lwip_htons>
 80189b4:	f010 0004 	ands.w	r0, r0, #4
 80189b8:	f47f af0f 	bne.w	80187da <tcp_input+0x426>
      TCP_STATS_INC(tcp.proterr);
 80189bc:	f8b4 10a0 	ldrh.w	r1, [r4, #160]	; 0xa0
      TCP_STATS_INC(tcp.drop);
 80189c0:	f8b4 3096 	ldrh.w	r3, [r4, #150]	; 0x96
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80189c4:	6836      	ldr	r6, [r6, #0]
      TCP_STATS_INC(tcp.proterr);
 80189c6:	3101      	adds	r1, #1
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 80189c8:	9a05      	ldr	r2, [sp, #20]
      TCP_STATS_INC(tcp.drop);
 80189ca:	3301      	adds	r3, #1
      TCP_STATS_INC(tcp.proterr);
 80189cc:	f8a4 10a0 	strh.w	r1, [r4, #160]	; 0xa0
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 80189d0:	8817      	ldrh	r7, [r2, #0]
      TCP_STATS_INC(tcp.drop);
 80189d2:	f8a4 3096 	strh.w	r3, [r4, #150]	; 0x96
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 80189d6:	4a14      	ldr	r2, [pc, #80]	; (8018a28 <tcp_input+0x674>)
 80189d8:	8833      	ldrh	r3, [r6, #0]
 80189da:	491b      	ldr	r1, [pc, #108]	; (8018a48 <tcp_input+0x694>)
 80189dc:	6812      	ldr	r2, [r2, #0]
 80189de:	6809      	ldr	r1, [r1, #0]
 80189e0:	9302      	str	r3, [sp, #8]
 80189e2:	443a      	add	r2, r7
 80189e4:	8874      	ldrh	r4, [r6, #2]
 80189e6:	4b19      	ldr	r3, [pc, #100]	; (8018a4c <tcp_input+0x698>)
 80189e8:	e9cd 9400 	strd	r9, r4, [sp]
 80189ec:	f001 fb0e 	bl	801a00c <tcp_rst>
        pbuf_free(p);
 80189f0:	4628      	mov	r0, r5
 80189f2:	e4fd      	b.n	80183f0 <tcp_input+0x3c>
  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 80189f4:	0794      	lsls	r4, r2, #30
 80189f6:	f8b8 301a 	ldrh.w	r3, [r8, #26]
 80189fa:	f140 8082 	bpl.w	8018b02 <tcp_input+0x74e>
 80189fe:	f898 2014 	ldrb.w	r2, [r8, #20]
 8018a02:	3a02      	subs	r2, #2
 8018a04:	2a01      	cmp	r2, #1
 8018a06:	d97c      	bls.n	8018b02 <tcp_input+0x74e>
        tcp_ack_now(pcb);
 8018a08:	f043 0302 	orr.w	r3, r3, #2
 8018a0c:	f8a8 301a 	strh.w	r3, [r8, #26]
 8018a10:	e70b      	b.n	801882a <tcp_input+0x476>
 8018a12:	bf00      	nop
 8018a14:	0803c564 	.word	0x0803c564
 8018a18:	08024d0c 	.word	0x08024d0c
 8018a1c:	0803c538 	.word	0x0803c538
 8018a20:	200360c0 	.word	0x200360c0
 8018a24:	200222ec 	.word	0x200222ec
 8018a28:	2002230c 	.word	0x2002230c
 8018a2c:	20022318 	.word	0x20022318
 8018a30:	20022322 	.word	0x20022322
 8018a34:	200360c4 	.word	0x200360c4
 8018a38:	200360b0 	.word	0x200360b0
 8018a3c:	200360ac 	.word	0x200360ac
 8018a40:	0803c6ec 	.word	0x0803c6ec
 8018a44:	0803c4d4 	.word	0x0803c4d4
 8018a48:	200222e8 	.word	0x200222e8
 8018a4c:	200268c0 	.word	0x200268c0
 8018a50:	0803c5e4 	.word	0x0803c5e4
 8018a54:	200360b8 	.word	0x200360b8
        if (recv_acked > 0) {
 8018a58:	4bb7      	ldr	r3, [pc, #732]	; (8018d38 <tcp_input+0x984>)
 8018a5a:	881a      	ldrh	r2, [r3, #0]
 8018a5c:	b162      	cbz	r2, 8018a78 <tcp_input+0x6c4>
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 8018a5e:	f8d8 3080 	ldr.w	r3, [r8, #128]	; 0x80
 8018a62:	b133      	cbz	r3, 8018a72 <tcp_input+0x6be>
 8018a64:	4641      	mov	r1, r8
 8018a66:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8018a6a:	4798      	blx	r3
            if (err == ERR_ABRT) {
 8018a6c:	300d      	adds	r0, #13
 8018a6e:	f43f ae19 	beq.w	80186a4 <tcp_input+0x2f0>
          recv_acked = 0;
 8018a72:	2300      	movs	r3, #0
 8018a74:	4ab0      	ldr	r2, [pc, #704]	; (8018d38 <tcp_input+0x984>)
 8018a76:	8013      	strh	r3, [r2, #0]
        if (tcp_input_delayed_close(pcb)) {
 8018a78:	4640      	mov	r0, r8
 8018a7a:	f7fe ff5f 	bl	801793c <tcp_input_delayed_close>
 8018a7e:	2800      	cmp	r0, #0
 8018a80:	f47f ae10 	bne.w	80186a4 <tcp_input+0x2f0>
        if (recv_data != NULL) {
 8018a84:	f8db 3000 	ldr.w	r3, [fp]
 8018a88:	b31b      	cbz	r3, 8018ad2 <tcp_input+0x71e>
          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 8018a8a:	f8d8 3078 	ldr.w	r3, [r8, #120]	; 0x78
 8018a8e:	b133      	cbz	r3, 8018a9e <tcp_input+0x6ea>
 8018a90:	4baa      	ldr	r3, [pc, #680]	; (8018d3c <tcp_input+0x988>)
 8018a92:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 8018a96:	49aa      	ldr	r1, [pc, #680]	; (8018d40 <tcp_input+0x98c>)
 8018a98:	48aa      	ldr	r0, [pc, #680]	; (8018d44 <tcp_input+0x990>)
 8018a9a:	f007 f8b5 	bl	801fc08 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 8018a9e:	f8b8 301a 	ldrh.w	r3, [r8, #26]
 8018aa2:	f8db 2000 	ldr.w	r2, [fp]
 8018aa6:	f013 0310 	ands.w	r3, r3, #16
 8018aaa:	f040 8238 	bne.w	8018f1e <tcp_input+0xb6a>
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 8018aae:	f8d8 4084 	ldr.w	r4, [r8, #132]	; 0x84
 8018ab2:	2c00      	cmp	r4, #0
 8018ab4:	f000 8215 	beq.w	8018ee2 <tcp_input+0xb2e>
 8018ab8:	4641      	mov	r1, r8
 8018aba:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8018abe:	47a0      	blx	r4
          if (err == ERR_ABRT) {
 8018ac0:	f110 0f0d 	cmn.w	r0, #13
 8018ac4:	f43f adee 	beq.w	80186a4 <tcp_input+0x2f0>
          if (err != ERR_OK) {
 8018ac8:	b118      	cbz	r0, 8018ad2 <tcp_input+0x71e>
            pcb->refused_data = recv_data;
 8018aca:	f8db 3000 	ldr.w	r3, [fp]
 8018ace:	f8c8 3078 	str.w	r3, [r8, #120]	; 0x78
        if (recv_flags & TF_GOT_FIN) {
 8018ad2:	783b      	ldrb	r3, [r7, #0]
 8018ad4:	069a      	lsls	r2, r3, #26
 8018ad6:	d508      	bpl.n	8018aea <tcp_input+0x736>
          if (pcb->refused_data != NULL) {
 8018ad8:	f8d8 3078 	ldr.w	r3, [r8, #120]	; 0x78
 8018adc:	2b00      	cmp	r3, #0
 8018ade:	f000 8206 	beq.w	8018eee <tcp_input+0xb3a>
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 8018ae2:	7b5a      	ldrb	r2, [r3, #13]
 8018ae4:	f042 0220 	orr.w	r2, r2, #32
 8018ae8:	735a      	strb	r2, [r3, #13]
        tcp_input_pcb = NULL;
 8018aea:	2300      	movs	r3, #0
        if (tcp_input_delayed_close(pcb)) {
 8018aec:	4640      	mov	r0, r8
        tcp_input_pcb = NULL;
 8018aee:	602b      	str	r3, [r5, #0]
        if (tcp_input_delayed_close(pcb)) {
 8018af0:	f7fe ff24 	bl	801793c <tcp_input_delayed_close>
 8018af4:	2800      	cmp	r0, #0
 8018af6:	f47f add5 	bne.w	80186a4 <tcp_input+0x2f0>
        tcp_output(pcb);
 8018afa:	4640      	mov	r0, r8
 8018afc:	f001 fb02 	bl	801a104 <tcp_output>
 8018b00:	e5d0      	b.n	80186a4 <tcp_input+0x2f0>
  if ((pcb->flags & TF_RXCLOSED) == 0) {
 8018b02:	06d8      	lsls	r0, r3, #27
 8018b04:	d403      	bmi.n	8018b0e <tcp_input+0x75a>
    pcb->tmr = tcp_ticks;
 8018b06:	4b90      	ldr	r3, [pc, #576]	; (8018d48 <tcp_input+0x994>)
 8018b08:	681b      	ldr	r3, [r3, #0]
 8018b0a:	f8c8 3020 	str.w	r3, [r8, #32]
  pcb->persist_probe = 0;
 8018b0e:	2300      	movs	r3, #0
  tcp_parseopt(pcb);
 8018b10:	4640      	mov	r0, r8
  pcb->persist_probe = 0;
 8018b12:	f8a8 309a 	strh.w	r3, [r8, #154]	; 0x9a
  tcp_parseopt(pcb);
 8018b16:	f7fe fe03 	bl	8017720 <tcp_parseopt>
  switch (pcb->state) {
 8018b1a:	f898 3014 	ldrb.w	r3, [r8, #20]
 8018b1e:	3b02      	subs	r3, #2
 8018b20:	2b07      	cmp	r3, #7
 8018b22:	f63f ae82 	bhi.w	801882a <tcp_input+0x476>
 8018b26:	e8df f003 	tbb	[pc, r3]
 8018b2a:	8eb0      	.short	0x8eb0
 8018b2c:	7d42607d 	.word	0x7d42607d
 8018b30:	041d      	.short	0x041d
      tcp_receive(pcb);
 8018b32:	4640      	mov	r0, r8
 8018b34:	f7fe ff94 	bl	8017a60 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8018b38:	4b84      	ldr	r3, [pc, #528]	; (8018d4c <tcp_input+0x998>)
 8018b3a:	781b      	ldrb	r3, [r3, #0]
 8018b3c:	06d8      	lsls	r0, r3, #27
 8018b3e:	f57f ae74 	bpl.w	801882a <tcp_input+0x476>
 8018b42:	4b83      	ldr	r3, [pc, #524]	; (8018d50 <tcp_input+0x99c>)
 8018b44:	f8d8 1050 	ldr.w	r1, [r8, #80]	; 0x50
 8018b48:	681a      	ldr	r2, [r3, #0]
 8018b4a:	783b      	ldrb	r3, [r7, #0]
 8018b4c:	4291      	cmp	r1, r2
 8018b4e:	f47f ae6c 	bne.w	801882a <tcp_input+0x476>
 8018b52:	f8d8 206c 	ldr.w	r2, [r8, #108]	; 0x6c
 8018b56:	2a00      	cmp	r2, #0
 8018b58:	f47f ae67 	bne.w	801882a <tcp_input+0x476>
        recv_flags |= TF_CLOSED;
 8018b5c:	f043 0310 	orr.w	r3, r3, #16
 8018b60:	703b      	strb	r3, [r7, #0]
 8018b62:	e662      	b.n	801882a <tcp_input+0x476>
      tcp_receive(pcb);
 8018b64:	4640      	mov	r0, r8
 8018b66:	f7fe ff7b 	bl	8017a60 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8018b6a:	4b78      	ldr	r3, [pc, #480]	; (8018d4c <tcp_input+0x998>)
 8018b6c:	781b      	ldrb	r3, [r3, #0]
 8018b6e:	06dc      	lsls	r4, r3, #27
 8018b70:	f57f ae5b 	bpl.w	801882a <tcp_input+0x476>
 8018b74:	4b76      	ldr	r3, [pc, #472]	; (8018d50 <tcp_input+0x99c>)
 8018b76:	f8d8 2050 	ldr.w	r2, [r8, #80]	; 0x50
 8018b7a:	681b      	ldr	r3, [r3, #0]
 8018b7c:	429a      	cmp	r2, r3
 8018b7e:	f47f ae54 	bne.w	801882a <tcp_input+0x476>
 8018b82:	f8d8 306c 	ldr.w	r3, [r8, #108]	; 0x6c
 8018b86:	2b00      	cmp	r3, #0
 8018b88:	f47f ae4f 	bne.w	801882a <tcp_input+0x476>
        tcp_pcb_purge(pcb);
 8018b8c:	4640      	mov	r0, r8
 8018b8e:	f7fd fde9 	bl	8016764 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8018b92:	4b70      	ldr	r3, [pc, #448]	; (8018d54 <tcp_input+0x9a0>)
 8018b94:	681b      	ldr	r3, [r3, #0]
 8018b96:	4543      	cmp	r3, r8
 8018b98:	f000 8222 	beq.w	8018fe0 <tcp_input+0xc2c>
 8018b9c:	2b00      	cmp	r3, #0
 8018b9e:	f000 8223 	beq.w	8018fe8 <tcp_input+0xc34>
 8018ba2:	68da      	ldr	r2, [r3, #12]
 8018ba4:	4542      	cmp	r2, r8
 8018ba6:	f000 822e 	beq.w	8019006 <tcp_input+0xc52>
 8018baa:	4613      	mov	r3, r2
 8018bac:	e7f6      	b.n	8018b9c <tcp_input+0x7e8>
      tcp_receive(pcb);
 8018bae:	4640      	mov	r0, r8
 8018bb0:	f7fe ff56 	bl	8017a60 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8018bb4:	783b      	ldrb	r3, [r7, #0]
 8018bb6:	069e      	lsls	r6, r3, #26
 8018bb8:	f57f ae37 	bpl.w	801882a <tcp_input+0x476>
        tcp_ack_now(pcb);
 8018bbc:	f8b8 301a 	ldrh.w	r3, [r8, #26]
        tcp_pcb_purge(pcb);
 8018bc0:	4640      	mov	r0, r8
        tcp_ack_now(pcb);
 8018bc2:	f043 0302 	orr.w	r3, r3, #2
 8018bc6:	f8a8 301a 	strh.w	r3, [r8, #26]
        tcp_pcb_purge(pcb);
 8018bca:	f7fd fdcb 	bl	8016764 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8018bce:	4b61      	ldr	r3, [pc, #388]	; (8018d54 <tcp_input+0x9a0>)
 8018bd0:	681b      	ldr	r3, [r3, #0]
 8018bd2:	4543      	cmp	r3, r8
 8018bd4:	f000 8204 	beq.w	8018fe0 <tcp_input+0xc2c>
 8018bd8:	2b00      	cmp	r3, #0
 8018bda:	f000 8205 	beq.w	8018fe8 <tcp_input+0xc34>
 8018bde:	68da      	ldr	r2, [r3, #12]
 8018be0:	4542      	cmp	r2, r8
 8018be2:	f000 8210 	beq.w	8019006 <tcp_input+0xc52>
 8018be6:	4613      	mov	r3, r2
 8018be8:	e7f6      	b.n	8018bd8 <tcp_input+0x824>
      tcp_receive(pcb);
 8018bea:	4640      	mov	r0, r8
 8018bec:	f7fe ff38 	bl	8017a60 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8018bf0:	783b      	ldrb	r3, [r7, #0]
 8018bf2:	f013 0f20 	tst.w	r3, #32
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8018bf6:	4b55      	ldr	r3, [pc, #340]	; (8018d4c <tcp_input+0x998>)
 8018bf8:	781b      	ldrb	r3, [r3, #0]
      if (recv_flags & TF_GOT_FIN) {
 8018bfa:	f000 81c9 	beq.w	8018f90 <tcp_input+0xbdc>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8018bfe:	06da      	lsls	r2, r3, #27
 8018c00:	d506      	bpl.n	8018c10 <tcp_input+0x85c>
 8018c02:	4b53      	ldr	r3, [pc, #332]	; (8018d50 <tcp_input+0x99c>)
 8018c04:	f8d8 2050 	ldr.w	r2, [r8, #80]	; 0x50
 8018c08:	681b      	ldr	r3, [r3, #0]
 8018c0a:	429a      	cmp	r2, r3
 8018c0c:	f000 81ff 	beq.w	801900e <tcp_input+0xc5a>
          tcp_ack_now(pcb);
 8018c10:	f8b8 301a 	ldrh.w	r3, [r8, #26]
          pcb->state = CLOSING;
 8018c14:	2208      	movs	r2, #8
          tcp_ack_now(pcb);
 8018c16:	f043 0302 	orr.w	r3, r3, #2
          pcb->state = CLOSING;
 8018c1a:	f888 2014 	strb.w	r2, [r8, #20]
          tcp_ack_now(pcb);
 8018c1e:	f8a8 301a 	strh.w	r3, [r8, #26]
 8018c22:	e602      	b.n	801882a <tcp_input+0x476>
      tcp_receive(pcb);
 8018c24:	4640      	mov	r0, r8
 8018c26:	f7fe ff1b 	bl	8017a60 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 8018c2a:	783b      	ldrb	r3, [r7, #0]
 8018c2c:	0699      	lsls	r1, r3, #26
 8018c2e:	f57f adfc 	bpl.w	801882a <tcp_input+0x476>
        tcp_ack_now(pcb);
 8018c32:	f8b8 301a 	ldrh.w	r3, [r8, #26]
        pcb->state = CLOSE_WAIT;
 8018c36:	2207      	movs	r2, #7
        tcp_ack_now(pcb);
 8018c38:	f043 0302 	orr.w	r3, r3, #2
        pcb->state = CLOSE_WAIT;
 8018c3c:	f888 2014 	strb.w	r2, [r8, #20]
        tcp_ack_now(pcb);
 8018c40:	f8a8 301a 	strh.w	r3, [r8, #26]
 8018c44:	e5f1      	b.n	801882a <tcp_input+0x476>
      if (flags & TCP_ACK) {
 8018c46:	4b41      	ldr	r3, [pc, #260]	; (8018d4c <tcp_input+0x998>)
 8018c48:	781b      	ldrb	r3, [r3, #0]
 8018c4a:	06da      	lsls	r2, r3, #27
 8018c4c:	f140 8186 	bpl.w	8018f5c <tcp_input+0xba8>
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8018c50:	f8d8 3044 	ldr.w	r3, [r8, #68]	; 0x44
 8018c54:	4a3e      	ldr	r2, [pc, #248]	; (8018d50 <tcp_input+0x99c>)
 8018c56:	43db      	mvns	r3, r3
 8018c58:	6811      	ldr	r1, [r2, #0]
 8018c5a:	42cb      	cmn	r3, r1
 8018c5c:	d405      	bmi.n	8018c6a <tcp_input+0x8b6>
 8018c5e:	f8d8 3050 	ldr.w	r3, [r8, #80]	; 0x50
 8018c62:	1acb      	subs	r3, r1, r3
 8018c64:	2b00      	cmp	r3, #0
 8018c66:	f340 81a6 	ble.w	8018fb6 <tcp_input+0xc02>
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8018c6a:	6833      	ldr	r3, [r6, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8018c6c:	4640      	mov	r0, r8
 8018c6e:	9a05      	ldr	r2, [sp, #20]
 8018c70:	881e      	ldrh	r6, [r3, #0]
 8018c72:	8814      	ldrh	r4, [r2, #0]
 8018c74:	4a38      	ldr	r2, [pc, #224]	; (8018d58 <tcp_input+0x9a4>)
 8018c76:	6812      	ldr	r2, [r2, #0]
 8018c78:	9602      	str	r6, [sp, #8]
 8018c7a:	885b      	ldrh	r3, [r3, #2]
 8018c7c:	4422      	add	r2, r4
 8018c7e:	e9cd 9300 	strd	r9, r3, [sp]
 8018c82:	4b36      	ldr	r3, [pc, #216]	; (8018d5c <tcp_input+0x9a8>)
 8018c84:	f001 f9c2 	bl	801a00c <tcp_rst>
 8018c88:	e5cf      	b.n	801882a <tcp_input+0x476>
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 8018c8a:	4b30      	ldr	r3, [pc, #192]	; (8018d4c <tcp_input+0x998>)
 8018c8c:	781b      	ldrb	r3, [r3, #0]
 8018c8e:	f003 0212 	and.w	r2, r3, #18
 8018c92:	2a12      	cmp	r2, #18
 8018c94:	d064      	beq.n	8018d60 <tcp_input+0x9ac>
      else if (flags & TCP_ACK) {
 8018c96:	06d9      	lsls	r1, r3, #27
 8018c98:	f57f adc7 	bpl.w	801882a <tcp_input+0x476>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8018c9c:	9a05      	ldr	r2, [sp, #20]
 8018c9e:	4640      	mov	r0, r8
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8018ca0:	6833      	ldr	r3, [r6, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8018ca2:	8811      	ldrh	r1, [r2, #0]
 8018ca4:	4a2c      	ldr	r2, [pc, #176]	; (8018d58 <tcp_input+0x9a4>)
 8018ca6:	881c      	ldrh	r4, [r3, #0]
 8018ca8:	6812      	ldr	r2, [r2, #0]
 8018caa:	9402      	str	r4, [sp, #8]
 8018cac:	440a      	add	r2, r1
 8018cae:	885b      	ldrh	r3, [r3, #2]
 8018cb0:	4927      	ldr	r1, [pc, #156]	; (8018d50 <tcp_input+0x99c>)
 8018cb2:	6809      	ldr	r1, [r1, #0]
 8018cb4:	e9cd 9300 	strd	r9, r3, [sp]
 8018cb8:	4b28      	ldr	r3, [pc, #160]	; (8018d5c <tcp_input+0x9a8>)
 8018cba:	f001 f9a7 	bl	801a00c <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 8018cbe:	f898 3042 	ldrb.w	r3, [r8, #66]	; 0x42
 8018cc2:	2b05      	cmp	r3, #5
 8018cc4:	f63f adb1 	bhi.w	801882a <tcp_input+0x476>
          pcb->rtime = 0;
 8018cc8:	2300      	movs	r3, #0
          tcp_rexmit_rto(pcb);
 8018cca:	4640      	mov	r0, r8
          pcb->rtime = 0;
 8018ccc:	f8a8 3030 	strh.w	r3, [r8, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 8018cd0:	f001 fc2e 	bl	801a530 <tcp_rexmit_rto>
 8018cd4:	e5a9      	b.n	801882a <tcp_input+0x476>
      if (ackno == pcb->snd_nxt) {
 8018cd6:	4b1e      	ldr	r3, [pc, #120]	; (8018d50 <tcp_input+0x99c>)
 8018cd8:	f8d8 2050 	ldr.w	r2, [r8, #80]	; 0x50
 8018cdc:	681b      	ldr	r3, [r3, #0]
 8018cde:	429a      	cmp	r2, r3
 8018ce0:	f47f ada3 	bne.w	801882a <tcp_input+0x476>
      recv_flags |= TF_RESET;
 8018ce4:	783a      	ldrb	r2, [r7, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 8018ce6:	f8b8 301a 	ldrh.w	r3, [r8, #26]
      recv_flags |= TF_RESET;
 8018cea:	f042 0208 	orr.w	r2, r2, #8
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 8018cee:	f023 0301 	bic.w	r3, r3, #1
      recv_flags |= TF_RESET;
 8018cf2:	703a      	strb	r2, [r7, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 8018cf4:	f8a8 301a 	strh.w	r3, [r8, #26]
 8018cf8:	e597      	b.n	801882a <tcp_input+0x476>
          tcp_send_empty_ack(pcb);
 8018cfa:	4640      	mov	r0, r8
 8018cfc:	f001 f9ce 	bl	801a09c <tcp_send_empty_ack>
 8018d00:	e4ca      	b.n	8018698 <tcp_input+0x2e4>
        TCP_STATS_INC(tcp.cachehit);
 8018d02:	f8b4 30a6 	ldrh.w	r3, [r4, #166]	; 0xa6
 8018d06:	3301      	adds	r3, #1
 8018d08:	f8a4 30a6 	strh.w	r3, [r4, #166]	; 0xa6
 8018d0c:	e5d6      	b.n	80188bc <tcp_input+0x508>
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8018d0e:	9a05      	ldr	r2, [sp, #20]
 8018d10:	4650      	mov	r0, sl
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8018d12:	6833      	ldr	r3, [r6, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8018d14:	8811      	ldrh	r1, [r2, #0]
 8018d16:	4a10      	ldr	r2, [pc, #64]	; (8018d58 <tcp_input+0x9a4>)
 8018d18:	881c      	ldrh	r4, [r3, #0]
 8018d1a:	6812      	ldr	r2, [r2, #0]
 8018d1c:	9402      	str	r4, [sp, #8]
 8018d1e:	440a      	add	r2, r1
 8018d20:	885b      	ldrh	r3, [r3, #2]
 8018d22:	490b      	ldr	r1, [pc, #44]	; (8018d50 <tcp_input+0x99c>)
 8018d24:	6809      	ldr	r1, [r1, #0]
 8018d26:	e9cd 9300 	strd	r9, r3, [sp]
 8018d2a:	4b0c      	ldr	r3, [pc, #48]	; (8018d5c <tcp_input+0x9a8>)
 8018d2c:	f001 f96e 	bl	801a00c <tcp_rst>
        pbuf_free(p);
 8018d30:	4628      	mov	r0, r5
 8018d32:	f7ff bb5d 	b.w	80183f0 <tcp_input+0x3c>
 8018d36:	bf00      	nop
 8018d38:	20022300 	.word	0x20022300
 8018d3c:	0803c6ec 	.word	0x0803c6ec
 8018d40:	0803c680 	.word	0x0803c680
 8018d44:	08024d0c 	.word	0x08024d0c
 8018d48:	200360b4 	.word	0x200360b4
 8018d4c:	200222ec 	.word	0x200222ec
 8018d50:	200222e8 	.word	0x200222e8
 8018d54:	200360b0 	.word	0x200360b0
 8018d58:	2002230c 	.word	0x2002230c
 8018d5c:	200268c0 	.word	0x200268c0
          && (ackno == pcb->lastack + 1)) {
 8018d60:	f8d8 2044 	ldr.w	r2, [r8, #68]	; 0x44
 8018d64:	49c4      	ldr	r1, [pc, #784]	; (8019078 <tcp_input+0xcc4>)
 8018d66:	3201      	adds	r2, #1
 8018d68:	6809      	ldr	r1, [r1, #0]
 8018d6a:	428a      	cmp	r2, r1
 8018d6c:	d193      	bne.n	8018c96 <tcp_input+0x8e2>
        pcb->rcv_nxt = seqno + 1;
 8018d6e:	4bc3      	ldr	r3, [pc, #780]	; (801907c <tcp_input+0xcc8>)
        pcb->state = ESTABLISHED;
 8018d70:	2104      	movs	r1, #4
        pcb->snd_wnd = tcphdr->wnd;
 8018d72:	6836      	ldr	r6, [r6, #0]
        pcb->rcv_nxt = seqno + 1;
 8018d74:	681b      	ldr	r3, [r3, #0]
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8018d76:	eb08 0401 	add.w	r4, r8, r1
        pcb->lastack = ackno;
 8018d7a:	f8c8 2044 	str.w	r2, [r8, #68]	; 0x44
        pcb->rcv_nxt = seqno + 1;
 8018d7e:	1c5a      	adds	r2, r3, #1
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 8018d80:	3b01      	subs	r3, #1
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8018d82:	4620      	mov	r0, r4
        pcb->rcv_nxt = seqno + 1;
 8018d84:	f8c8 2024 	str.w	r2, [r8, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8018d88:	f8c8 202c 	str.w	r2, [r8, #44]	; 0x2c
        pcb->snd_wnd = tcphdr->wnd;
 8018d8c:	89f2      	ldrh	r2, [r6, #14]
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8018d8e:	f8b8 6032 	ldrh.w	r6, [r8, #50]	; 0x32
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 8018d92:	f8c8 3054 	str.w	r3, [r8, #84]	; 0x54
        pcb->snd_wnd = tcphdr->wnd;
 8018d96:	f8a8 2060 	strh.w	r2, [r8, #96]	; 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 8018d9a:	f8a8 2062 	strh.w	r2, [r8, #98]	; 0x62
        pcb->state = ESTABLISHED;
 8018d9e:	f888 1014 	strb.w	r1, [r8, #20]
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8018da2:	f004 faab 	bl	801d2fc <ip4_route>
 8018da6:	4622      	mov	r2, r4
 8018da8:	4601      	mov	r1, r0
 8018daa:	4630      	mov	r0, r6
 8018dac:	f7fe fbb8 	bl	8017520 <tcp_eff_send_mss_netif>
        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8018db0:	f241 131c 	movw	r3, #4380	; 0x111c
 8018db4:	0042      	lsls	r2, r0, #1
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8018db6:	f8a8 0032 	strh.w	r0, [r8, #50]	; 0x32
        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8018dba:	0080      	lsls	r0, r0, #2
 8018dbc:	429a      	cmp	r2, r3
 8018dbe:	4611      	mov	r1, r2
 8018dc0:	bf38      	it	cc
 8018dc2:	4619      	movcc	r1, r3
 8018dc4:	4288      	cmp	r0, r1
 8018dc6:	f080 80b2 	bcs.w	8018f2e <tcp_input+0xb7a>
 8018dca:	b283      	uxth	r3, r0
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 8018dcc:	f8b8 2066 	ldrh.w	r2, [r8, #102]	; 0x66
        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8018dd0:	f8a8 3048 	strh.w	r3, [r8, #72]	; 0x48
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 8018dd4:	b932      	cbnz	r2, 8018de4 <tcp_input+0xa30>
 8018dd6:	4baa      	ldr	r3, [pc, #680]	; (8019080 <tcp_input+0xccc>)
 8018dd8:	f44f 725b 	mov.w	r2, #876	; 0x36c
 8018ddc:	49a9      	ldr	r1, [pc, #676]	; (8019084 <tcp_input+0xcd0>)
 8018dde:	48aa      	ldr	r0, [pc, #680]	; (8019088 <tcp_input+0xcd4>)
 8018de0:	f006 ff12 	bl	801fc08 <iprintf>
        --pcb->snd_queuelen;
 8018de4:	f8b8 3066 	ldrh.w	r3, [r8, #102]	; 0x66
        rseg = pcb->unacked;
 8018de8:	f8d8 4070 	ldr.w	r4, [r8, #112]	; 0x70
        --pcb->snd_queuelen;
 8018dec:	3b01      	subs	r3, #1
 8018dee:	f8a8 3066 	strh.w	r3, [r8, #102]	; 0x66
        if (rseg == NULL) {
 8018df2:	2c00      	cmp	r4, #0
 8018df4:	f000 80a4 	beq.w	8018f40 <tcp_input+0xb8c>
          pcb->unacked = rseg->next;
 8018df8:	6823      	ldr	r3, [r4, #0]
 8018dfa:	f8c8 3070 	str.w	r3, [r8, #112]	; 0x70
        tcp_seg_free(rseg);
 8018dfe:	4620      	mov	r0, r4
 8018e00:	f7fd fbde 	bl	80165c0 <tcp_seg_free>
        if (pcb->unacked == NULL) {
 8018e04:	f8d8 3070 	ldr.w	r3, [r8, #112]	; 0x70
 8018e08:	2b00      	cmp	r3, #0
 8018e0a:	f000 8094 	beq.w	8018f36 <tcp_input+0xb82>
          pcb->rtime = 0;
 8018e0e:	2300      	movs	r3, #0
 8018e10:	f8a8 3030 	strh.w	r3, [r8, #48]	; 0x30
          pcb->nrtx = 0;
 8018e14:	f888 3042 	strb.w	r3, [r8, #66]	; 0x42
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 8018e18:	f8d8 3088 	ldr.w	r3, [r8, #136]	; 0x88
 8018e1c:	b13b      	cbz	r3, 8018e2e <tcp_input+0xa7a>
 8018e1e:	2200      	movs	r2, #0
 8018e20:	4641      	mov	r1, r8
 8018e22:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8018e26:	4798      	blx	r3
        if (err == ERR_ABRT) {
 8018e28:	300d      	adds	r0, #13
 8018e2a:	f43f ac3b 	beq.w	80186a4 <tcp_input+0x2f0>
        tcp_ack_now(pcb);
 8018e2e:	f8b8 301a 	ldrh.w	r3, [r8, #26]
 8018e32:	e5e9      	b.n	8018a08 <tcp_input+0x654>
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8018e34:	4b90      	ldr	r3, [pc, #576]	; (8019078 <tcp_input+0xcc4>)
 8018e36:	4422      	add	r2, r4
 8018e38:	9001      	str	r0, [sp, #4]
 8018e3a:	4640      	mov	r0, r8
 8018e3c:	9102      	str	r1, [sp, #8]
 8018e3e:	f8cd 9000 	str.w	r9, [sp]
 8018e42:	6819      	ldr	r1, [r3, #0]
 8018e44:	4b91      	ldr	r3, [pc, #580]	; (801908c <tcp_input+0xcd8>)
 8018e46:	f001 f8e1 	bl	801a00c <tcp_rst>
        pbuf_free(p);
 8018e4a:	4628      	mov	r0, r5
 8018e4c:	f7ff bad0 	b.w	80183f0 <tcp_input+0x3c>
    tcp_ack_now(pcb);
 8018e50:	f8b8 301a 	ldrh.w	r3, [r8, #26]
    tcp_output(pcb);
 8018e54:	4640      	mov	r0, r8
    tcp_ack_now(pcb);
 8018e56:	f043 0302 	orr.w	r3, r3, #2
 8018e5a:	f8a8 301a 	strh.w	r3, [r8, #26]
    tcp_output(pcb);
 8018e5e:	f001 f951 	bl	801a104 <tcp_output>
        pbuf_free(p);
 8018e62:	4628      	mov	r0, r5
 8018e64:	f7ff bac4 	b.w	80183f0 <tcp_input+0x3c>
      tcp_abandon(npcb, 0);
 8018e68:	4648      	mov	r0, r9
 8018e6a:	4641      	mov	r1, r8
 8018e6c:	f7fd ffa4 	bl	8016db8 <tcp_abandon>
        pbuf_free(p);
 8018e70:	4628      	mov	r0, r5
 8018e72:	f7ff babd 	b.w	80183f0 <tcp_input+0x3c>
      TCP_STATS_INC(tcp.memerr);
 8018e76:	f8b4 309c 	ldrh.w	r3, [r4, #156]	; 0x9c
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8018e7a:	f8da 6018 	ldr.w	r6, [sl, #24]
      TCP_STATS_INC(tcp.memerr);
 8018e7e:	3301      	adds	r3, #1
 8018e80:	f8a4 309c 	strh.w	r3, [r4, #156]	; 0x9c
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8018e84:	2e00      	cmp	r6, #0
 8018e86:	f43f aca8 	beq.w	80187da <tcp_input+0x426>
 8018e8a:	4601      	mov	r1, r0
 8018e8c:	f04f 32ff 	mov.w	r2, #4294967295
 8018e90:	f8da 0010 	ldr.w	r0, [sl, #16]
 8018e94:	47b0      	blx	r6
        pbuf_free(p);
 8018e96:	4628      	mov	r0, r5
 8018e98:	f7ff baaa 	b.w	80183f0 <tcp_input+0x3c>
  } else if (flags & TCP_FIN) {
 8018e9c:	07d8      	lsls	r0, r3, #31
 8018e9e:	f57f ac99 	bpl.w	80187d4 <tcp_input+0x420>
    pcb->tmr = tcp_ticks;
 8018ea2:	4b7b      	ldr	r3, [pc, #492]	; (8019090 <tcp_input+0xcdc>)
 8018ea4:	681b      	ldr	r3, [r3, #0]
 8018ea6:	f8c8 3020 	str.w	r3, [r8, #32]
 8018eaa:	e493      	b.n	80187d4 <tcp_input+0x420>
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 8018eac:	4b74      	ldr	r3, [pc, #464]	; (8019080 <tcp_input+0xccc>)
 8018eae:	f240 1215 	movw	r2, #277	; 0x115
 8018eb2:	4978      	ldr	r1, [pc, #480]	; (8019094 <tcp_input+0xce0>)
 8018eb4:	4874      	ldr	r0, [pc, #464]	; (8019088 <tcp_input+0xcd4>)
 8018eb6:	f006 fea7 	bl	801fc08 <iprintf>
 8018eba:	f7ff bbb7 	b.w	801862c <tcp_input+0x278>
        TCP_STATS_INC(tcp.cachehit);
 8018ebe:	f8b4 20a6 	ldrh.w	r2, [r4, #166]	; 0xa6
 8018ec2:	3201      	adds	r2, #1
 8018ec4:	f8a4 20a6 	strh.w	r2, [r4, #166]	; 0xa6
 8018ec8:	f7ff bbad 	b.w	8018626 <tcp_input+0x272>
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 8018ecc:	4b6c      	ldr	r3, [pc, #432]	; (8019080 <tcp_input+0xccc>)
 8018ece:	f240 120d 	movw	r2, #269	; 0x10d
 8018ed2:	4971      	ldr	r1, [pc, #452]	; (8019098 <tcp_input+0xce4>)
 8018ed4:	486c      	ldr	r0, [pc, #432]	; (8019088 <tcp_input+0xcd4>)
 8018ed6:	f006 fe97 	bl	801fc08 <iprintf>
 8018eda:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8018ede:	f7ff bb95 	b.w	801860c <tcp_input+0x258>
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 8018ee2:	4623      	mov	r3, r4
 8018ee4:	4620      	mov	r0, r4
 8018ee6:	4641      	mov	r1, r8
 8018ee8:	f7fe fa3a 	bl	8017360 <tcp_recv_null>
 8018eec:	e5e8      	b.n	8018ac0 <tcp_input+0x70c>
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8018eee:	f8b8 3028 	ldrh.w	r3, [r8, #40]	; 0x28
 8018ef2:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8018ef6:	d002      	beq.n	8018efe <tcp_input+0xb4a>
              pcb->rcv_wnd++;
 8018ef8:	3301      	adds	r3, #1
 8018efa:	f8a8 3028 	strh.w	r3, [r8, #40]	; 0x28
            TCP_EVENT_CLOSED(pcb, err);
 8018efe:	f8d8 4084 	ldr.w	r4, [r8, #132]	; 0x84
 8018f02:	2c00      	cmp	r4, #0
 8018f04:	f43f adf1 	beq.w	8018aea <tcp_input+0x736>
 8018f08:	2300      	movs	r3, #0
 8018f0a:	4641      	mov	r1, r8
 8018f0c:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8018f10:	461a      	mov	r2, r3
 8018f12:	47a0      	blx	r4
            if (err == ERR_ABRT) {
 8018f14:	300d      	adds	r0, #13
 8018f16:	f47f ade8 	bne.w	8018aea <tcp_input+0x736>
aborted:
 8018f1a:	f7ff bbc3 	b.w	80186a4 <tcp_input+0x2f0>
            pbuf_free(recv_data);
 8018f1e:	4610      	mov	r0, r2
 8018f20:	f7fc fd1a 	bl	8015958 <pbuf_free>
            tcp_abort(pcb);
 8018f24:	4640      	mov	r0, r8
 8018f26:	f7fd ffe7 	bl	8016ef8 <tcp_abort>
            goto aborted;
 8018f2a:	f7ff bbbb 	b.w	80186a4 <tcp_input+0x2f0>
        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8018f2e:	429a      	cmp	r2, r3
 8018f30:	bf88      	it	hi
 8018f32:	b293      	uxthhi	r3, r2
 8018f34:	e74a      	b.n	8018dcc <tcp_input+0xa18>
          pcb->rtime = -1;
 8018f36:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8018f3a:	f8a8 3030 	strh.w	r3, [r8, #48]	; 0x30
 8018f3e:	e76b      	b.n	8018e18 <tcp_input+0xa64>
          rseg = pcb->unsent;
 8018f40:	f8d8 406c 	ldr.w	r4, [r8, #108]	; 0x6c
          LWIP_ASSERT("no segment to free", rseg != NULL);
 8018f44:	b934      	cbnz	r4, 8018f54 <tcp_input+0xba0>
 8018f46:	4b4e      	ldr	r3, [pc, #312]	; (8019080 <tcp_input+0xccc>)
 8018f48:	f44f 725d 	mov.w	r2, #884	; 0x374
 8018f4c:	4953      	ldr	r1, [pc, #332]	; (801909c <tcp_input+0xce8>)
 8018f4e:	484e      	ldr	r0, [pc, #312]	; (8019088 <tcp_input+0xcd4>)
 8018f50:	f006 fe5a 	bl	801fc08 <iprintf>
          pcb->unsent = rseg->next;
 8018f54:	6823      	ldr	r3, [r4, #0]
 8018f56:	f8c8 306c 	str.w	r3, [r8, #108]	; 0x6c
 8018f5a:	e750      	b.n	8018dfe <tcp_input+0xa4a>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 8018f5c:	0798      	lsls	r0, r3, #30
 8018f5e:	f57f ac64 	bpl.w	801882a <tcp_input+0x476>
 8018f62:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
 8018f66:	4a45      	ldr	r2, [pc, #276]	; (801907c <tcp_input+0xcc8>)
 8018f68:	3b01      	subs	r3, #1
 8018f6a:	6812      	ldr	r2, [r2, #0]
 8018f6c:	4293      	cmp	r3, r2
 8018f6e:	f47f ac5c 	bne.w	801882a <tcp_input+0x476>
        tcp_rexmit(pcb);
 8018f72:	4640      	mov	r0, r8
 8018f74:	f000 ffcc 	bl	8019f10 <tcp_rexmit>
 8018f78:	e457      	b.n	801882a <tcp_input+0x476>
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 8018f7a:	2900      	cmp	r1, #0
 8018f7c:	f47f aeb2 	bne.w	8018ce4 <tcp_input+0x930>
 8018f80:	4b3f      	ldr	r3, [pc, #252]	; (8019080 <tcp_input+0xccc>)
 8018f82:	f44f 724e 	mov.w	r2, #824	; 0x338
 8018f86:	4946      	ldr	r1, [pc, #280]	; (80190a0 <tcp_input+0xcec>)
 8018f88:	483f      	ldr	r0, [pc, #252]	; (8019088 <tcp_input+0xcd4>)
 8018f8a:	f006 fe3d 	bl	801fc08 <iprintf>
 8018f8e:	e6a9      	b.n	8018ce4 <tcp_input+0x930>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8018f90:	06db      	lsls	r3, r3, #27
 8018f92:	f57f ac4a 	bpl.w	801882a <tcp_input+0x476>
 8018f96:	4b38      	ldr	r3, [pc, #224]	; (8019078 <tcp_input+0xcc4>)
 8018f98:	f8d8 2050 	ldr.w	r2, [r8, #80]	; 0x50
 8018f9c:	681b      	ldr	r3, [r3, #0]
 8018f9e:	429a      	cmp	r2, r3
 8018fa0:	f47f ac43 	bne.w	801882a <tcp_input+0x476>
 8018fa4:	f8d8 306c 	ldr.w	r3, [r8, #108]	; 0x6c
 8018fa8:	2b00      	cmp	r3, #0
 8018faa:	f47f ac3e 	bne.w	801882a <tcp_input+0x476>
        pcb->state = FIN_WAIT_2;
 8018fae:	2306      	movs	r3, #6
 8018fb0:	f888 3014 	strb.w	r3, [r8, #20]
 8018fb4:	e439      	b.n	801882a <tcp_input+0x476>
          pcb->state = ESTABLISHED;
 8018fb6:	2204      	movs	r2, #4
          if (pcb->listener == NULL) {
 8018fb8:	f8d8 307c 	ldr.w	r3, [r8, #124]	; 0x7c
          pcb->state = ESTABLISHED;
 8018fbc:	f888 2014 	strb.w	r2, [r8, #20]
          if (pcb->listener == NULL) {
 8018fc0:	2b00      	cmp	r3, #0
 8018fc2:	d0af      	beq.n	8018f24 <tcp_input+0xb70>
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 8018fc4:	699b      	ldr	r3, [r3, #24]
 8018fc6:	2b00      	cmp	r3, #0
 8018fc8:	d074      	beq.n	80190b4 <tcp_input+0xd00>
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 8018fca:	2200      	movs	r2, #0
 8018fcc:	4641      	mov	r1, r8
 8018fce:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8018fd2:	4798      	blx	r3
          if (err != ERR_OK) {
 8018fd4:	2800      	cmp	r0, #0
 8018fd6:	d033      	beq.n	8019040 <tcp_input+0xc8c>
            if (err != ERR_ABRT) {
 8018fd8:	300d      	adds	r0, #13
 8018fda:	f43f ab63 	beq.w	80186a4 <tcp_input+0x2f0>
 8018fde:	e7a1      	b.n	8018f24 <tcp_input+0xb70>
        TCP_RMV_ACTIVE(pcb);
 8018fe0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8018fe4:	4a2f      	ldr	r2, [pc, #188]	; (80190a4 <tcp_input+0xcf0>)
 8018fe6:	6013      	str	r3, [r2, #0]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8018fe8:	4b2f      	ldr	r3, [pc, #188]	; (80190a8 <tcp_input+0xcf4>)
        pcb->state = TIME_WAIT;
 8018fea:	200a      	movs	r0, #10
        TCP_RMV_ACTIVE(pcb);
 8018fec:	2101      	movs	r1, #1
        TCP_REG(&tcp_tw_pcbs, pcb);
 8018fee:	681a      	ldr	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8018ff0:	f888 0014 	strb.w	r0, [r8, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8018ff4:	f8c8 200c 	str.w	r2, [r8, #12]
        TCP_RMV_ACTIVE(pcb);
 8018ff8:	4a2c      	ldr	r2, [pc, #176]	; (80190ac <tcp_input+0xcf8>)
        TCP_REG(&tcp_tw_pcbs, pcb);
 8018ffa:	f8c3 8000 	str.w	r8, [r3]
        TCP_RMV_ACTIVE(pcb);
 8018ffe:	7011      	strb	r1, [r2, #0]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8019000:	f001 fbb4 	bl	801a76c <tcp_timer_needed>
 8019004:	e411      	b.n	801882a <tcp_input+0x476>
        TCP_RMV_ACTIVE(pcb);
 8019006:	f8d8 200c 	ldr.w	r2, [r8, #12]
 801900a:	60da      	str	r2, [r3, #12]
 801900c:	e7ec      	b.n	8018fe8 <tcp_input+0xc34>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801900e:	f8d8 306c 	ldr.w	r3, [r8, #108]	; 0x6c
 8019012:	2b00      	cmp	r3, #0
 8019014:	f47f adfc 	bne.w	8018c10 <tcp_input+0x85c>
          tcp_ack_now(pcb);
 8019018:	f8b8 301a 	ldrh.w	r3, [r8, #26]
          tcp_pcb_purge(pcb);
 801901c:	4640      	mov	r0, r8
          tcp_ack_now(pcb);
 801901e:	f043 0302 	orr.w	r3, r3, #2
 8019022:	f8a8 301a 	strh.w	r3, [r8, #26]
          tcp_pcb_purge(pcb);
 8019026:	f7fd fb9d 	bl	8016764 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 801902a:	4b1e      	ldr	r3, [pc, #120]	; (80190a4 <tcp_input+0xcf0>)
 801902c:	681b      	ldr	r3, [r3, #0]
 801902e:	4543      	cmp	r3, r8
 8019030:	d0d6      	beq.n	8018fe0 <tcp_input+0xc2c>
 8019032:	2b00      	cmp	r3, #0
 8019034:	d0d8      	beq.n	8018fe8 <tcp_input+0xc34>
 8019036:	68da      	ldr	r2, [r3, #12]
 8019038:	4542      	cmp	r2, r8
 801903a:	d0e4      	beq.n	8019006 <tcp_input+0xc52>
 801903c:	4613      	mov	r3, r2
 801903e:	e7f8      	b.n	8019032 <tcp_input+0xc7e>
          tcp_receive(pcb);
 8019040:	4640      	mov	r0, r8
 8019042:	f7fe fd0d 	bl	8017a60 <tcp_receive>
          if (recv_acked != 0) {
 8019046:	4a1a      	ldr	r2, [pc, #104]	; (80190b0 <tcp_input+0xcfc>)
 8019048:	8813      	ldrh	r3, [r2, #0]
 801904a:	b10b      	cbz	r3, 8019050 <tcp_input+0xc9c>
            recv_acked--;
 801904c:	3b01      	subs	r3, #1
 801904e:	8013      	strh	r3, [r2, #0]
          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8019050:	f8b8 2032 	ldrh.w	r2, [r8, #50]	; 0x32
 8019054:	f241 131c 	movw	r3, #4380	; 0x111c
 8019058:	0051      	lsls	r1, r2, #1
 801905a:	0092      	lsls	r2, r2, #2
 801905c:	4299      	cmp	r1, r3
 801905e:	4608      	mov	r0, r1
 8019060:	bf38      	it	cc
 8019062:	4618      	movcc	r0, r3
 8019064:	4282      	cmp	r2, r0
 8019066:	d233      	bcs.n	80190d0 <tcp_input+0xd1c>
 8019068:	b293      	uxth	r3, r2
          if (recv_flags & TF_GOT_FIN) {
 801906a:	783a      	ldrb	r2, [r7, #0]
          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 801906c:	f8a8 3048 	strh.w	r3, [r8, #72]	; 0x48
          if (recv_flags & TF_GOT_FIN) {
 8019070:	0694      	lsls	r4, r2, #26
 8019072:	f57f abda 	bpl.w	801882a <tcp_input+0x476>
 8019076:	e5dc      	b.n	8018c32 <tcp_input+0x87e>
 8019078:	200222e8 	.word	0x200222e8
 801907c:	2002230c 	.word	0x2002230c
 8019080:	0803c6ec 	.word	0x0803c6ec
 8019084:	0803c634 	.word	0x0803c634
 8019088:	08024d0c 	.word	0x08024d0c
 801908c:	200268c0 	.word	0x200268c0
 8019090:	200360b4 	.word	0x200360b4
 8019094:	0803c5b8 	.word	0x0803c5b8
 8019098:	0803c58c 	.word	0x0803c58c
 801909c:	0803c64c 	.word	0x0803c64c
 80190a0:	0803c614 	.word	0x0803c614
 80190a4:	200360b0 	.word	0x200360b0
 80190a8:	200360c0 	.word	0x200360c0
 80190ac:	200360ac 	.word	0x200360ac
 80190b0:	20022300 	.word	0x20022300
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 80190b4:	4b08      	ldr	r3, [pc, #32]	; (80190d8 <tcp_input+0xd24>)
 80190b6:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 80190ba:	4908      	ldr	r1, [pc, #32]	; (80190dc <tcp_input+0xd28>)
 80190bc:	4808      	ldr	r0, [pc, #32]	; (80190e0 <tcp_input+0xd2c>)
 80190be:	f006 fda3 	bl	801fc08 <iprintf>
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 80190c2:	f8d8 307c 	ldr.w	r3, [r8, #124]	; 0x7c
 80190c6:	699b      	ldr	r3, [r3, #24]
 80190c8:	2b00      	cmp	r3, #0
 80190ca:	f47f af7e 	bne.w	8018fca <tcp_input+0xc16>
 80190ce:	e729      	b.n	8018f24 <tcp_input+0xb70>
          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 80190d0:	4299      	cmp	r1, r3
 80190d2:	bf88      	it	hi
 80190d4:	b28b      	uxthhi	r3, r1
 80190d6:	e7c8      	b.n	801906a <tcp_input+0xcb6>
 80190d8:	0803c6ec 	.word	0x0803c6ec
 80190dc:	0803c660 	.word	0x0803c660
 80190e0:	08024d0c 	.word	0x08024d0c

080190e4 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
  recv_flags |= TF_CLOSED;
 80190e4:	4a02      	ldr	r2, [pc, #8]	; (80190f0 <tcp_trigger_input_pcb_close+0xc>)
 80190e6:	7813      	ldrb	r3, [r2, #0]
 80190e8:	f043 0310 	orr.w	r3, r3, #16
 80190ec:	7013      	strb	r3, [r2, #0]
}
 80190ee:	4770      	bx	lr
 80190f0:	20022308 	.word	0x20022308

080190f4 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 80190f4:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 80190f6:	4604      	mov	r4, r0
 80190f8:	b130      	cbz	r0, 8019108 <tcp_output_segment_busy+0x14>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 80190fa:	6863      	ldr	r3, [r4, #4]
 80190fc:	7b98      	ldrb	r0, [r3, #14]
    /* other reference found */
    return 1;
  }
  /* no other references found */
  return 0;
}
 80190fe:	f110 30ff 	adds.w	r0, r0, #4294967295
 8019102:	bf18      	it	ne
 8019104:	2001      	movne	r0, #1
 8019106:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 8019108:	4b03      	ldr	r3, [pc, #12]	; (8019118 <tcp_output_segment_busy+0x24>)
 801910a:	f240 529a 	movw	r2, #1434	; 0x59a
 801910e:	4903      	ldr	r1, [pc, #12]	; (801911c <tcp_output_segment_busy+0x28>)
 8019110:	4803      	ldr	r0, [pc, #12]	; (8019120 <tcp_output_segment_busy+0x2c>)
 8019112:	f006 fd79 	bl	801fc08 <iprintf>
 8019116:	e7f0      	b.n	80190fa <tcp_output_segment_busy+0x6>
 8019118:	0803cb10 	.word	0x0803cb10
 801911c:	0803cb44 	.word	0x0803cb44
 8019120:	08024d0c 	.word	0x08024d0c

08019124 <tcp_pbuf_prealloc>:
{
 8019124:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019128:	9c08      	ldr	r4, [sp, #32]
 801912a:	4607      	mov	r7, r0
 801912c:	460d      	mov	r5, r1
 801912e:	4690      	mov	r8, r2
 8019130:	461e      	mov	r6, r3
 8019132:	f89d 9024 	ldrb.w	r9, [sp, #36]	; 0x24
 8019136:	f89d a028 	ldrb.w	sl, [sp, #40]	; 0x28
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 801913a:	2c00      	cmp	r4, #0
 801913c:	d034      	beq.n	80191a8 <tcp_pbuf_prealloc+0x84>
  if (length < max_length) {
 801913e:	4545      	cmp	r5, r8
 8019140:	d20f      	bcs.n	8019162 <tcp_pbuf_prealloc+0x3e>
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 8019142:	f019 0f02 	tst.w	r9, #2
 8019146:	d009      	beq.n	801915c <tcp_pbuf_prealloc+0x38>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 8019148:	f205 211b 	addw	r1, r5, #539	; 0x21b
 801914c:	f021 0103 	bic.w	r1, r1, #3
 8019150:	4541      	cmp	r1, r8
 8019152:	460a      	mov	r2, r1
 8019154:	bf28      	it	cs
 8019156:	4642      	movcs	r2, r8
 8019158:	b291      	uxth	r1, r2
 801915a:	e003      	b.n	8019164 <tcp_pbuf_prealloc+0x40>
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 801915c:	8b63      	ldrh	r3, [r4, #26]
 801915e:	065b      	lsls	r3, r3, #25
 8019160:	d518      	bpl.n	8019194 <tcp_pbuf_prealloc+0x70>
 8019162:	4629      	mov	r1, r5
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 8019164:	4638      	mov	r0, r7
 8019166:	f44f 7220 	mov.w	r2, #640	; 0x280
 801916a:	f7fc fc63 	bl	8015a34 <pbuf_alloc>
  if (p == NULL) {
 801916e:	4604      	mov	r4, r0
 8019170:	b168      	cbz	r0, 801918e <tcp_pbuf_prealloc+0x6a>
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 8019172:	6803      	ldr	r3, [r0, #0]
 8019174:	b133      	cbz	r3, 8019184 <tcp_pbuf_prealloc+0x60>
 8019176:	4b10      	ldr	r3, [pc, #64]	; (80191b8 <tcp_pbuf_prealloc+0x94>)
 8019178:	f240 120b 	movw	r2, #267	; 0x10b
 801917c:	490f      	ldr	r1, [pc, #60]	; (80191bc <tcp_pbuf_prealloc+0x98>)
 801917e:	4810      	ldr	r0, [pc, #64]	; (80191c0 <tcp_pbuf_prealloc+0x9c>)
 8019180:	f006 fd42 	bl	801fc08 <iprintf>
  *oversize = p->len - length;
 8019184:	8963      	ldrh	r3, [r4, #10]
 8019186:	1b5b      	subs	r3, r3, r5
 8019188:	8033      	strh	r3, [r6, #0]
  p->len = p->tot_len = length;
 801918a:	8125      	strh	r5, [r4, #8]
 801918c:	8165      	strh	r5, [r4, #10]
}
 801918e:	4620      	mov	r0, r4
 8019190:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        (!(pcb->flags & TF_NODELAY) &&
 8019194:	f1ba 0f00 	cmp.w	sl, #0
 8019198:	d0d6      	beq.n	8019148 <tcp_pbuf_prealloc+0x24>
         (!first_seg ||
 801919a:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 801919c:	2b00      	cmp	r3, #0
 801919e:	d1d3      	bne.n	8019148 <tcp_pbuf_prealloc+0x24>
          pcb->unsent != NULL ||
 80191a0:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80191a2:	2b00      	cmp	r3, #0
 80191a4:	d1d0      	bne.n	8019148 <tcp_pbuf_prealloc+0x24>
 80191a6:	e7dc      	b.n	8019162 <tcp_pbuf_prealloc+0x3e>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 80191a8:	4b03      	ldr	r3, [pc, #12]	; (80191b8 <tcp_pbuf_prealloc+0x94>)
 80191aa:	22e9      	movs	r2, #233	; 0xe9
 80191ac:	4905      	ldr	r1, [pc, #20]	; (80191c4 <tcp_pbuf_prealloc+0xa0>)
 80191ae:	4804      	ldr	r0, [pc, #16]	; (80191c0 <tcp_pbuf_prealloc+0x9c>)
 80191b0:	f006 fd2a 	bl	801fc08 <iprintf>
 80191b4:	e7c3      	b.n	801913e <tcp_pbuf_prealloc+0x1a>
 80191b6:	bf00      	nop
 80191b8:	0803cb10 	.word	0x0803cb10
 80191bc:	0803cb8c 	.word	0x0803cb8c
 80191c0:	08024d0c 	.word	0x08024d0c
 80191c4:	0803cb6c 	.word	0x0803cb6c

080191c8 <tcp_create_segment>:
{
 80191c8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80191cc:	460e      	mov	r6, r1
 80191ce:	4617      	mov	r7, r2
 80191d0:	4699      	mov	r9, r3
 80191d2:	f89d a028 	ldrb.w	sl, [sp, #40]	; 0x28
  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 80191d6:	4680      	mov	r8, r0
 80191d8:	2800      	cmp	r0, #0
 80191da:	d052      	beq.n	8019282 <tcp_create_segment+0xba>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 80191dc:	2e00      	cmp	r6, #0
 80191de:	d058      	beq.n	8019292 <tcp_create_segment+0xca>
  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 80191e0:	2004      	movs	r0, #4
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 80191e2:	ea4f 058a 	mov.w	r5, sl, lsl #2
  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 80191e6:	22a8      	movs	r2, #168	; 0xa8
 80191e8:	4935      	ldr	r1, [pc, #212]	; (80192c0 <tcp_create_segment+0xf8>)
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 80191ea:	4005      	ands	r5, r0
  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 80191ec:	f7fc f8b6 	bl	801535c <memp_malloc_fn>
 80191f0:	4604      	mov	r4, r0
 80191f2:	2800      	cmp	r0, #0
 80191f4:	d05f      	beq.n	80192b6 <tcp_create_segment+0xee>
  seg->flags = optflags;
 80191f6:	f880 a00a 	strb.w	sl, [r0, #10]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 80191fa:	fa1f fa85 	uxth.w	sl, r5
 80191fe:	8933      	ldrh	r3, [r6, #8]
  seg->next = NULL;
 8019200:	2200      	movs	r2, #0
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8019202:	4553      	cmp	r3, sl
  seg->next = NULL;
 8019204:	e9c0 2600 	strd	r2, r6, [r0]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8019208:	d333      	bcc.n	8019272 <tcp_create_segment+0xaa>
  seg->len = p->tot_len - optlen;
 801920a:	eba3 030a 	sub.w	r3, r3, sl
  if (pbuf_add_header(p, TCP_HLEN)) {
 801920e:	4630      	mov	r0, r6
 8019210:	2114      	movs	r1, #20
  seg->len = p->tot_len - optlen;
 8019212:	8123      	strh	r3, [r4, #8]
  if (pbuf_add_header(p, TCP_HLEN)) {
 8019214:	f7fc fb60 	bl	80158d8 <pbuf_add_header>
 8019218:	4606      	mov	r6, r0
 801921a:	2800      	cmp	r0, #0
 801921c:	d140      	bne.n	80192a0 <tcp_create_segment+0xd8>
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 801921e:	6863      	ldr	r3, [r4, #4]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 8019220:	08ad      	lsrs	r5, r5, #2
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8019222:	f8b8 0016 	ldrh.w	r0, [r8, #22]
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8019226:	f8d3 a004 	ldr.w	sl, [r3, #4]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 801922a:	3505      	adds	r5, #5
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 801922c:	f8c4 a00c 	str.w	sl, [r4, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8019230:	f7fa fd24 	bl	8013c7c <lwip_htons>
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 8019234:	f8d4 b00c 	ldr.w	fp, [r4, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8019238:	f8aa 0000 	strh.w	r0, [sl]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 801923c:	f8b8 0018 	ldrh.w	r0, [r8, #24]
 8019240:	f7fa fd1c 	bl	8013c7c <lwip_htons>
 8019244:	f8ab 0002 	strh.w	r0, [fp, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8019248:	4648      	mov	r0, r9
 801924a:	f8d4 900c 	ldr.w	r9, [r4, #12]
 801924e:	f7fa fd19 	bl	8013c84 <lwip_htonl>
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 8019252:	f8d4 800c 	ldr.w	r8, [r4, #12]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8019256:	f8c9 0004 	str.w	r0, [r9, #4]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 801925a:	ea47 3005 	orr.w	r0, r7, r5, lsl #12
 801925e:	f7fa fd0d 	bl	8013c7c <lwip_htons>
  seg->tcphdr->urgp = 0;
 8019262:	68e3      	ldr	r3, [r4, #12]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 8019264:	f8a8 000c 	strh.w	r0, [r8, #12]
  seg->tcphdr->urgp = 0;
 8019268:	749e      	strb	r6, [r3, #18]
 801926a:	74de      	strb	r6, [r3, #19]
}
 801926c:	4620      	mov	r0, r4
 801926e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8019272:	4b13      	ldr	r3, [pc, #76]	; (80192c0 <tcp_create_segment+0xf8>)
 8019274:	22b0      	movs	r2, #176	; 0xb0
 8019276:	4913      	ldr	r1, [pc, #76]	; (80192c4 <tcp_create_segment+0xfc>)
 8019278:	4813      	ldr	r0, [pc, #76]	; (80192c8 <tcp_create_segment+0x100>)
 801927a:	f006 fcc5 	bl	801fc08 <iprintf>
 801927e:	8933      	ldrh	r3, [r6, #8]
 8019280:	e7c3      	b.n	801920a <tcp_create_segment+0x42>
  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 8019282:	4b0f      	ldr	r3, [pc, #60]	; (80192c0 <tcp_create_segment+0xf8>)
 8019284:	22a3      	movs	r2, #163	; 0xa3
 8019286:	4911      	ldr	r1, [pc, #68]	; (80192cc <tcp_create_segment+0x104>)
 8019288:	480f      	ldr	r0, [pc, #60]	; (80192c8 <tcp_create_segment+0x100>)
 801928a:	f006 fcbd 	bl	801fc08 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 801928e:	2e00      	cmp	r6, #0
 8019290:	d1a6      	bne.n	80191e0 <tcp_create_segment+0x18>
 8019292:	4b0b      	ldr	r3, [pc, #44]	; (80192c0 <tcp_create_segment+0xf8>)
 8019294:	22a4      	movs	r2, #164	; 0xa4
 8019296:	490e      	ldr	r1, [pc, #56]	; (80192d0 <tcp_create_segment+0x108>)
 8019298:	480b      	ldr	r0, [pc, #44]	; (80192c8 <tcp_create_segment+0x100>)
 801929a:	f006 fcb5 	bl	801fc08 <iprintf>
 801929e:	e79f      	b.n	80191e0 <tcp_create_segment+0x18>
    TCP_STATS_INC(tcp.err);
 80192a0:	4a0c      	ldr	r2, [pc, #48]	; (80192d4 <tcp_create_segment+0x10c>)
    tcp_seg_free(seg);
 80192a2:	4620      	mov	r0, r4
    return NULL;
 80192a4:	2400      	movs	r4, #0
    TCP_STATS_INC(tcp.err);
 80192a6:	f8b2 30a4 	ldrh.w	r3, [r2, #164]	; 0xa4
 80192aa:	3301      	adds	r3, #1
 80192ac:	f8a2 30a4 	strh.w	r3, [r2, #164]	; 0xa4
    tcp_seg_free(seg);
 80192b0:	f7fd f986 	bl	80165c0 <tcp_seg_free>
    return NULL;
 80192b4:	e7da      	b.n	801926c <tcp_create_segment+0xa4>
    pbuf_free(p);
 80192b6:	4630      	mov	r0, r6
 80192b8:	f7fc fb4e 	bl	8015958 <pbuf_free>
    return NULL;
 80192bc:	e7d6      	b.n	801926c <tcp_create_segment+0xa4>
 80192be:	bf00      	nop
 80192c0:	0803cb10 	.word	0x0803cb10
 80192c4:	0803c8a4 	.word	0x0803c8a4
 80192c8:	08024d0c 	.word	0x08024d0c
 80192cc:	0803c860 	.word	0x0803c860
 80192d0:	0803c880 	.word	0x0803c880
 80192d4:	20035fa4 	.word	0x20035fa4

080192d8 <tcp_output_alloc_header_common.constprop.4>:
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 80192d8:	3114      	adds	r1, #20
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
 80192da:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 80192de:	b289      	uxth	r1, r1
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
 80192e0:	4680      	mov	r8, r0
 80192e2:	4691      	mov	r9, r2
  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 80192e4:	2022      	movs	r0, #34	; 0x22
 80192e6:	f44f 7220 	mov.w	r2, #640	; 0x280
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
 80192ea:	469b      	mov	fp, r3
 80192ec:	f8bd a028 	ldrh.w	sl, [sp, #40]	; 0x28
 80192f0:	f89d 702c 	ldrb.w	r7, [sp, #44]	; 0x2c
 80192f4:	f8bd 6030 	ldrh.w	r6, [sp, #48]	; 0x30
  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 80192f8:	f7fc fb9c 	bl	8015a34 <pbuf_alloc>
  if (p != NULL) {
 80192fc:	4605      	mov	r5, r0
 80192fe:	b1f8      	cbz	r0, 8019340 <tcp_output_alloc_header_common.constprop.4+0x68>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8019300:	8943      	ldrh	r3, [r0, #10]
 8019302:	2b13      	cmp	r3, #19
 8019304:	d91f      	bls.n	8019346 <tcp_output_alloc_header_common.constprop.4+0x6e>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8019306:	686c      	ldr	r4, [r5, #4]
    tcphdr->src = lwip_htons(src_port);
 8019308:	4658      	mov	r0, fp
 801930a:	f7fa fcb7 	bl	8013c7c <lwip_htons>
 801930e:	8020      	strh	r0, [r4, #0]
    tcphdr->dest = lwip_htons(dst_port);
 8019310:	4650      	mov	r0, sl
 8019312:	f7fa fcb3 	bl	8013c7c <lwip_htons>
    tcphdr->seqno = seqno_be;
 8019316:	f8c4 9004 	str.w	r9, [r4, #4]
    tcphdr->dest = lwip_htons(dst_port);
 801931a:	8060      	strh	r0, [r4, #2]
    tcphdr->ackno = lwip_htonl(ackno);
 801931c:	4640      	mov	r0, r8
 801931e:	f7fa fcb1 	bl	8013c84 <lwip_htonl>
 8019322:	60a0      	str	r0, [r4, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 8019324:	f447 40a0 	orr.w	r0, r7, #20480	; 0x5000
 8019328:	f7fa fca8 	bl	8013c7c <lwip_htons>
 801932c:	81a0      	strh	r0, [r4, #12]
    tcphdr->wnd = lwip_htons(wnd);
 801932e:	4630      	mov	r0, r6
 8019330:	f7fa fca4 	bl	8013c7c <lwip_htons>
    tcphdr->chksum = 0;
 8019334:	2300      	movs	r3, #0
    tcphdr->wnd = lwip_htons(wnd);
 8019336:	81e0      	strh	r0, [r4, #14]
    tcphdr->chksum = 0;
 8019338:	7423      	strb	r3, [r4, #16]
 801933a:	7463      	strb	r3, [r4, #17]
    tcphdr->urgp = 0;
 801933c:	74a3      	strb	r3, [r4, #18]
 801933e:	74e3      	strb	r3, [r4, #19]
  }
  return p;
}
 8019340:	4628      	mov	r0, r5
 8019342:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8019346:	4b04      	ldr	r3, [pc, #16]	; (8019358 <tcp_output_alloc_header_common.constprop.4+0x80>)
 8019348:	f240 7224 	movw	r2, #1828	; 0x724
 801934c:	4903      	ldr	r1, [pc, #12]	; (801935c <tcp_output_alloc_header_common.constprop.4+0x84>)
 801934e:	4804      	ldr	r0, [pc, #16]	; (8019360 <tcp_output_alloc_header_common.constprop.4+0x88>)
 8019350:	f006 fc5a 	bl	801fc08 <iprintf>
 8019354:	e7d7      	b.n	8019306 <tcp_output_alloc_header_common.constprop.4+0x2e>
 8019356:	bf00      	nop
 8019358:	0803cb10 	.word	0x0803cb10
 801935c:	0803ca8c 	.word	0x0803ca8c
 8019360:	08024d0c 	.word	0x08024d0c

08019364 <tcp_output_alloc_header.constprop.3>:
 * @param datalen length of tcp data to reserve in pbuf
 * @param seqno_be seqno in network byte order (big-endian)
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
 8019364:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019368:	460f      	mov	r7, r1
 801936a:	b084      	sub	sp, #16
 801936c:	4690      	mov	r8, r2
                        u32_t seqno_be /* already in network byte order */)
{
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 801936e:	4604      	mov	r4, r0
 8019370:	b198      	cbz	r0, 801939a <tcp_output_alloc_header.constprop.3+0x36>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 8019372:	8d66      	ldrh	r6, [r4, #42]	; 0x2a
 8019374:	2510      	movs	r5, #16
 8019376:	8ae3      	ldrh	r3, [r4, #22]
 8019378:	4642      	mov	r2, r8
 801937a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 801937c:	4639      	mov	r1, r7
 801937e:	e9cd 5601 	strd	r5, r6, [sp, #4]
 8019382:	8b25      	ldrh	r5, [r4, #24]
 8019384:	9500      	str	r5, [sp, #0]
 8019386:	f7ff ffa7 	bl	80192d8 <tcp_output_alloc_header_common.constprop.4>
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 801938a:	b118      	cbz	r0, 8019394 <tcp_output_alloc_header.constprop.3+0x30>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801938c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 801938e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8019390:	4413      	add	r3, r2
 8019392:	62e3      	str	r3, [r4, #44]	; 0x2c
  }
  return p;
}
 8019394:	b004      	add	sp, #16
 8019396:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 801939a:	4b04      	ldr	r3, [pc, #16]	; (80193ac <tcp_output_alloc_header.constprop.3+0x48>)
 801939c:	f240 7242 	movw	r2, #1858	; 0x742
 80193a0:	4903      	ldr	r1, [pc, #12]	; (80193b0 <tcp_output_alloc_header.constprop.3+0x4c>)
 80193a2:	4804      	ldr	r0, [pc, #16]	; (80193b4 <tcp_output_alloc_header.constprop.3+0x50>)
 80193a4:	f006 fc30 	bl	801fc08 <iprintf>
 80193a8:	e7e3      	b.n	8019372 <tcp_output_alloc_header.constprop.3+0xe>
 80193aa:	bf00      	nop
 80193ac:	0803cb10 	.word	0x0803cb10
 80193b0:	0803ca64 	.word	0x0803ca64
 80193b4:	08024d0c 	.word	0x08024d0c

080193b8 <tcp_output_fill_options.isra.0.constprop.5>:
{
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 80193b8:	b100      	cbz	r0, 80193bc <tcp_output_fill_options.isra.0.constprop.5+0x4>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 80193ba:	4770      	bx	lr
  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 80193bc:	4b03      	ldr	r3, [pc, #12]	; (80193cc <tcp_output_fill_options.isra.0.constprop.5+0x14>)
 80193be:	f240 7256 	movw	r2, #1878	; 0x756
 80193c2:	4903      	ldr	r1, [pc, #12]	; (80193d0 <tcp_output_fill_options.isra.0.constprop.5+0x18>)
 80193c4:	4803      	ldr	r0, [pc, #12]	; (80193d4 <tcp_output_fill_options.isra.0.constprop.5+0x1c>)
 80193c6:	f006 bc1f 	b.w	801fc08 <iprintf>
 80193ca:	bf00      	nop
 80193cc:	0803cb10 	.word	0x0803cb10
 80193d0:	0803cae8 	.word	0x0803cae8
 80193d4:	08024d0c 	.word	0x08024d0c

080193d8 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 80193d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80193dc:	4605      	mov	r5, r0
 80193de:	b085      	sub	sp, #20
 80193e0:	4690      	mov	r8, r2
 80193e2:	461e      	mov	r6, r3
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 80193e4:	460c      	mov	r4, r1
 80193e6:	2900      	cmp	r1, #0
 80193e8:	d03d      	beq.n	8019466 <tcp_output_control_segment+0x8e>
  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 80193ea:	2d00      	cmp	r5, #0
 80193ec:	d044      	beq.n	8019478 <tcp_output_control_segment+0xa0>
 80193ee:	7a28      	ldrb	r0, [r5, #8]
 80193f0:	bb58      	cbnz	r0, 801944a <tcp_output_control_segment+0x72>
    return ip_route(src, dst);
 80193f2:	4630      	mov	r0, r6
 80193f4:	f003 ff82 	bl	801d2fc <ip4_route>

  netif = tcp_route(pcb, src, dst);
  if (netif == NULL) {
 80193f8:	4607      	mov	r7, r0
 80193fa:	b358      	cbz	r0, 8019454 <tcp_output_control_segment+0x7c>
    err = ERR_RTE;
  } else {
    u8_t ttl, tos;
#if CHECKSUM_GEN_TCP
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_TCP) {
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
 80193fc:	f8d4 9004 	ldr.w	r9, [r4, #4]
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
 8019400:	4643      	mov	r3, r8
 8019402:	8922      	ldrh	r2, [r4, #8]
 8019404:	2106      	movs	r1, #6
 8019406:	9600      	str	r6, [sp, #0]
 8019408:	4620      	mov	r0, r4
 801940a:	f7fb f9f3 	bl	80147f4 <ip_chksum_pseudo>
 801940e:	f8a9 0010 	strh.w	r0, [r9, #16]
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 8019412:	7aeb      	ldrb	r3, [r5, #11]
      tos = pcb->tos;
 8019414:	7aad      	ldrb	r5, [r5, #10]
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
      tos = 0;
    }
    TCP_STATS_INC(tcp.xmit);
 8019416:	f8df c094 	ldr.w	ip, [pc, #148]	; 80194ac <tcp_output_control_segment+0xd4>
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 801941a:	f04f 0e06 	mov.w	lr, #6
 801941e:	9500      	str	r5, [sp, #0]
 8019420:	4632      	mov	r2, r6
    TCP_STATS_INC(tcp.xmit);
 8019422:	f8bc 0090 	ldrh.w	r0, [ip, #144]	; 0x90
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 8019426:	4641      	mov	r1, r8
 8019428:	f8cd e004 	str.w	lr, [sp, #4]
    TCP_STATS_INC(tcp.xmit);
 801942c:	1c45      	adds	r5, r0, #1
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 801942e:	9702      	str	r7, [sp, #8]
 8019430:	4620      	mov	r0, r4
    TCP_STATS_INC(tcp.xmit);
 8019432:	f8ac 5090 	strh.w	r5, [ip, #144]	; 0x90
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 8019436:	f004 f979 	bl	801d72c <ip4_output_if>
 801943a:	4605      	mov	r5, r0
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 801943c:	4620      	mov	r0, r4
 801943e:	f7fc fa8b 	bl	8015958 <pbuf_free>
  return err;
}
 8019442:	4628      	mov	r0, r5
 8019444:	b005      	add	sp, #20
 8019446:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    return netif_get_by_index(pcb->netif_idx);
 801944a:	f7fc f99f 	bl	801578c <netif_get_by_index>
  if (netif == NULL) {
 801944e:	4607      	mov	r7, r0
 8019450:	2800      	cmp	r0, #0
 8019452:	d1d3      	bne.n	80193fc <tcp_output_control_segment+0x24>
    err = ERR_RTE;
 8019454:	f06f 0503 	mvn.w	r5, #3
  pbuf_free(p);
 8019458:	4620      	mov	r0, r4
 801945a:	f7fc fa7d 	bl	8015958 <pbuf_free>
}
 801945e:	4628      	mov	r0, r5
 8019460:	b005      	add	sp, #20
 8019462:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 8019466:	4b0e      	ldr	r3, [pc, #56]	; (80194a0 <tcp_output_control_segment+0xc8>)
 8019468:	f240 7287 	movw	r2, #1927	; 0x787
 801946c:	490d      	ldr	r1, [pc, #52]	; (80194a4 <tcp_output_control_segment+0xcc>)
 801946e:	480e      	ldr	r0, [pc, #56]	; (80194a8 <tcp_output_control_segment+0xd0>)
 8019470:	f006 fbca 	bl	801fc08 <iprintf>
  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8019474:	2d00      	cmp	r5, #0
 8019476:	d1ba      	bne.n	80193ee <tcp_output_control_segment+0x16>
    return ip_route(src, dst);
 8019478:	4630      	mov	r0, r6
 801947a:	f003 ff3f 	bl	801d2fc <ip4_route>
  if (netif == NULL) {
 801947e:	4607      	mov	r7, r0
 8019480:	2800      	cmp	r0, #0
 8019482:	d0e7      	beq.n	8019454 <tcp_output_control_segment+0x7c>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
 8019484:	f8d4 9004 	ldr.w	r9, [r4, #4]
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
 8019488:	4643      	mov	r3, r8
 801948a:	8922      	ldrh	r2, [r4, #8]
 801948c:	2106      	movs	r1, #6
 801948e:	9600      	str	r6, [sp, #0]
 8019490:	4620      	mov	r0, r4
 8019492:	f7fb f9af 	bl	80147f4 <ip_chksum_pseudo>
      ttl = TCP_TTL;
 8019496:	23ff      	movs	r3, #255	; 0xff
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
 8019498:	f8a9 0010 	strh.w	r0, [r9, #16]
 801949c:	e7bb      	b.n	8019416 <tcp_output_control_segment+0x3e>
 801949e:	bf00      	nop
 80194a0:	0803cb10 	.word	0x0803cb10
 80194a4:	0803cabc 	.word	0x0803cabc
 80194a8:	08024d0c 	.word	0x08024d0c
 80194ac:	20035fa4 	.word	0x20035fa4

080194b0 <tcp_write>:
{
 80194b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  u16_t oversize = 0;
 80194b4:	2400      	movs	r4, #0
{
 80194b6:	b091      	sub	sp, #68	; 0x44
 80194b8:	9105      	str	r1, [sp, #20]
 80194ba:	930a      	str	r3, [sp, #40]	; 0x28
  u16_t oversize = 0;
 80194bc:	f8ad 403e 	strh.w	r4, [sp, #62]	; 0x3e
  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 80194c0:	2800      	cmp	r0, #0
 80194c2:	f000 82f2 	beq.w	8019aaa <tcp_write+0x5fa>
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 80194c6:	f8b0 3062 	ldrh.w	r3, [r0, #98]	; 0x62
 80194ca:	4607      	mov	r7, r0
 80194cc:	f8b0 b032 	ldrh.w	fp, [r0, #50]	; 0x32
 80194d0:	085b      	lsrs	r3, r3, #1
 80194d2:	455b      	cmp	r3, fp
 80194d4:	bf28      	it	cs
 80194d6:	465b      	movcs	r3, fp
  mss_local = mss_local ? mss_local : pcb->mss;
 80194d8:	2b00      	cmp	r3, #0
 80194da:	bf18      	it	ne
 80194dc:	469b      	movne	fp, r3
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 80194de:	9b05      	ldr	r3, [sp, #20]
 80194e0:	2b00      	cmp	r3, #0
 80194e2:	f000 82ce 	beq.w	8019a82 <tcp_write+0x5d2>
  if ((pcb->state != ESTABLISHED) &&
 80194e6:	7d03      	ldrb	r3, [r0, #20]
 80194e8:	4692      	mov	sl, r2
      (pcb->state != CLOSE_WAIT) &&
 80194ea:	1e9a      	subs	r2, r3, #2
      (pcb->state != SYN_SENT) &&
 80194ec:	2a02      	cmp	r2, #2
 80194ee:	d902      	bls.n	80194f6 <tcp_write+0x46>
 80194f0:	2b07      	cmp	r3, #7
 80194f2:	f040 8289 	bne.w	8019a08 <tcp_write+0x558>
  } else if (len == 0) {
 80194f6:	f1ba 0f00 	cmp.w	sl, #0
 80194fa:	d078      	beq.n	80195ee <tcp_write+0x13e>
  if (len > pcb->snd_buf) {
 80194fc:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8019500:	4553      	cmp	r3, sl
 8019502:	f0c0 82aa 	bcc.w	8019a5a <tcp_write+0x5aa>
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 8019506:	f8b7 6066 	ldrh.w	r6, [r7, #102]	; 0x66
 801950a:	2e08      	cmp	r6, #8
 801950c:	f200 82ac 	bhi.w	8019a68 <tcp_write+0x5b8>
 8019510:	6f3b      	ldr	r3, [r7, #112]	; 0x70
  if (pcb->snd_queuelen != 0) {
 8019512:	2e00      	cmp	r6, #0
 8019514:	d05e      	beq.n	80195d4 <tcp_write+0x124>
 8019516:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8019518:	9209      	str	r2, [sp, #36]	; 0x24
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 801951a:	2b00      	cmp	r3, #0
 801951c:	d16b      	bne.n	80195f6 <tcp_write+0x146>
 801951e:	2a00      	cmp	r2, #0
 8019520:	f000 826d 	beq.w	80199fe <tcp_write+0x54e>
 8019524:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8019526:	e000      	b.n	801952a <tcp_write+0x7a>
 8019528:	461a      	mov	r2, r3
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801952a:	6813      	ldr	r3, [r2, #0]
 801952c:	2b00      	cmp	r3, #0
 801952e:	d1fb      	bne.n	8019528 <tcp_write+0x78>
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 8019530:	7a95      	ldrb	r5, [r2, #10]
 8019532:	4699      	mov	r9, r3
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 8019534:	8913      	ldrh	r3, [r2, #8]
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 8019536:	00ad      	lsls	r5, r5, #2
 8019538:	9209      	str	r2, [sp, #36]	; 0x24
 801953a:	f005 0504 	and.w	r5, r5, #4
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 801953e:	195a      	adds	r2, r3, r5
 8019540:	4593      	cmp	fp, r2
 8019542:	f2c0 81d3 	blt.w	80198ec <tcp_write+0x43c>
    space = mss_local - (last_unsent->len + unsent_optlen);
 8019546:	ebab 0403 	sub.w	r4, fp, r3
    oversize = pcb->unsent_oversize;
 801954a:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
    space = mss_local - (last_unsent->len + unsent_optlen);
 801954e:	1b64      	subs	r4, r4, r5
    oversize = pcb->unsent_oversize;
 8019550:	930b      	str	r3, [sp, #44]	; 0x2c
 8019552:	f8ad 303e 	strh.w	r3, [sp, #62]	; 0x3e
    space = mss_local - (last_unsent->len + unsent_optlen);
 8019556:	b2a4      	uxth	r4, r4
    if (oversize > 0) {
 8019558:	2b00      	cmp	r3, #0
 801955a:	f040 8100 	bne.w	801975e <tcp_write+0x2ae>
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 801955e:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 8019562:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8019564:	459a      	cmp	sl, r3
 8019566:	f240 8153 	bls.w	8019810 <tcp_write+0x360>
 801956a:	2c00      	cmp	r4, #0
 801956c:	f000 8150 	beq.w	8019810 <tcp_write+0x360>
 8019570:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8019572:	8912      	ldrh	r2, [r2, #8]
 8019574:	920d      	str	r2, [sp, #52]	; 0x34
 8019576:	2a00      	cmp	r2, #0
 8019578:	f000 81c2 	beq.w	8019900 <tcp_write+0x450>
      u16_t seglen = LWIP_MIN(space, len - pos);
 801957c:	ebaa 0503 	sub.w	r5, sl, r3
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 8019580:	9b0a      	ldr	r3, [sp, #40]	; 0x28
      u16_t seglen = LWIP_MIN(space, len - pos);
 8019582:	42a5      	cmp	r5, r4
 8019584:	bfa8      	it	ge
 8019586:	4625      	movge	r5, r4
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 8019588:	07db      	lsls	r3, r3, #31
      u16_t seglen = LWIP_MIN(space, len - pos);
 801958a:	fa1f f885 	uxth.w	r8, r5
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 801958e:	f100 823e 	bmi.w	8019a0e <tcp_write+0x55e>
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 8019592:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019594:	685b      	ldr	r3, [r3, #4]
 8019596:	e000      	b.n	801959a <tcp_write+0xea>
 8019598:	4613      	mov	r3, r2
 801959a:	681a      	ldr	r2, [r3, #0]
 801959c:	2a00      	cmp	r2, #0
 801959e:	d1fb      	bne.n	8019598 <tcp_write+0xe8>
 80195a0:	920c      	str	r2, [sp, #48]	; 0x30
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 80195a2:	7b1a      	ldrb	r2, [r3, #12]
 80195a4:	f012 0fc0 	tst.w	r2, #192	; 0xc0
 80195a8:	f040 8104 	bne.w	80197b4 <tcp_write+0x304>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 80195ac:	895a      	ldrh	r2, [r3, #10]
 80195ae:	685b      	ldr	r3, [r3, #4]
 80195b0:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 80195b2:	9a05      	ldr	r2, [sp, #20]
 80195b4:	429a      	cmp	r2, r3
 80195b6:	f040 80fd 	bne.w	80197b4 <tcp_write+0x304>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 80195ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80195bc:	2b00      	cmp	r3, #0
 80195be:	f040 827e 	bne.w	8019abe <tcp_write+0x60e>
          extendlen = seglen;
 80195c2:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
      pos += seglen;
 80195c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80195c8:	eb08 0403 	add.w	r4, r8, r3
 80195cc:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 80195d0:	b2a4      	uxth	r4, r4
 80195d2:	e121      	b.n	8019818 <tcp_write+0x368>
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 80195d4:	b923      	cbnz	r3, 80195e0 <tcp_write+0x130>
 80195d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80195d8:	9309      	str	r3, [sp, #36]	; 0x24
 80195da:	2b00      	cmp	r3, #0
 80195dc:	f000 81c1 	beq.w	8019962 <tcp_write+0x4b2>
 80195e0:	4b97      	ldr	r3, [pc, #604]	; (8019840 <tcp_write+0x390>)
 80195e2:	f240 1259 	movw	r2, #345	; 0x159
 80195e6:	4997      	ldr	r1, [pc, #604]	; (8019844 <tcp_write+0x394>)
 80195e8:	4897      	ldr	r0, [pc, #604]	; (8019848 <tcp_write+0x398>)
 80195ea:	f006 fb0d 	bl	801fc08 <iprintf>
 80195ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80195f0:	f8b7 6066 	ldrh.w	r6, [r7, #102]	; 0x66
 80195f4:	9309      	str	r3, [sp, #36]	; 0x24
  if (pcb->unsent != NULL) {
 80195f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80195f8:	2b00      	cmp	r3, #0
 80195fa:	d193      	bne.n	8019524 <tcp_write+0x74>
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 80195fc:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 8019600:	2b00      	cmp	r3, #0
 8019602:	f040 80cf 	bne.w	80197a4 <tcp_write+0x2f4>
  while (pos < len) {
 8019606:	f1ba 0f00 	cmp.w	sl, #0
 801960a:	f000 8262 	beq.w	8019ad2 <tcp_write+0x622>
 801960e:	2300      	movs	r3, #0
 8019610:	461c      	mov	r4, r3
 8019612:	930d      	str	r3, [sp, #52]	; 0x34
 8019614:	930b      	str	r3, [sp, #44]	; 0x2c
 8019616:	9309      	str	r3, [sp, #36]	; 0x24
 8019618:	930c      	str	r3, [sp, #48]	; 0x30
 801961a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801961c:	f04f 0900 	mov.w	r9, #0
      LWIP_ASSERT("oversize == 0", oversize == 0);
 8019620:	f8cd b018 	str.w	fp, [sp, #24]
 8019624:	f003 0301 	and.w	r3, r3, #1
 8019628:	46cb      	mov	fp, r9
 801962a:	9308      	str	r3, [sp, #32]
 801962c:	e042      	b.n	80196b4 <tcp_write+0x204>
 801962e:	f8bd 303e 	ldrh.w	r3, [sp, #62]	; 0x3e
 8019632:	2b00      	cmp	r3, #0
 8019634:	f040 80d4 	bne.w	80197e0 <tcp_write+0x330>
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 8019638:	2201      	movs	r2, #1
 801963a:	4629      	mov	r1, r5
 801963c:	2036      	movs	r0, #54	; 0x36
 801963e:	f7fc f9f9 	bl	8015a34 <pbuf_alloc>
 8019642:	4603      	mov	r3, r0
 8019644:	2800      	cmp	r0, #0
 8019646:	d067      	beq.n	8019718 <tcp_write+0x268>
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 8019648:	9a05      	ldr	r2, [sp, #20]
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 801964a:	2100      	movs	r1, #0
 801964c:	2036      	movs	r0, #54	; 0x36
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 801964e:	9307      	str	r3, [sp, #28]
 8019650:	eb02 0c04 	add.w	ip, r2, r4
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8019654:	f44f 7220 	mov.w	r2, #640	; 0x280
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 8019658:	f8c3 c004 	str.w	ip, [r3, #4]
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 801965c:	f7fc f9ea 	bl	8015a34 <pbuf_alloc>
 8019660:	9b07      	ldr	r3, [sp, #28]
 8019662:	4680      	mov	r8, r0
 8019664:	2800      	cmp	r0, #0
 8019666:	f000 814f 	beq.w	8019908 <tcp_write+0x458>
      pbuf_cat(p/*header*/, p2/*data*/);
 801966a:	4619      	mov	r1, r3
 801966c:	f7fc fafc 	bl	8015c68 <pbuf_cat>
    queuelen += pbuf_clen(p);
 8019670:	4640      	mov	r0, r8
 8019672:	f7fc fad9 	bl	8015c28 <pbuf_clen>
 8019676:	4406      	add	r6, r0
 8019678:	b2b6      	uxth	r6, r6
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 801967a:	2e09      	cmp	r6, #9
 801967c:	d849      	bhi.n	8019712 <tcp_write+0x262>
    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 801967e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8019680:	2200      	movs	r2, #0
 8019682:	4641      	mov	r1, r8
 8019684:	4638      	mov	r0, r7
 8019686:	4423      	add	r3, r4
 8019688:	9200      	str	r2, [sp, #0]
 801968a:	f7ff fd9d 	bl	80191c8 <tcp_create_segment>
 801968e:	4680      	mov	r8, r0
 8019690:	2800      	cmp	r0, #0
 8019692:	d041      	beq.n	8019718 <tcp_write+0x268>
    if (queue == NULL) {
 8019694:	f1b9 0f00 	cmp.w	r9, #0
 8019698:	f000 80a0 	beq.w	80197dc <tcp_write+0x32c>
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 801969c:	f1bb 0f00 	cmp.w	fp, #0
 80196a0:	f000 80a6 	beq.w	80197f0 <tcp_write+0x340>
      prev_seg->next = seg;
 80196a4:	f8cb 8000 	str.w	r8, [fp]
    pos += seglen;
 80196a8:	442c      	add	r4, r5
 80196aa:	46c3      	mov	fp, r8
 80196ac:	b2a4      	uxth	r4, r4
  while (pos < len) {
 80196ae:	45a2      	cmp	sl, r4
 80196b0:	f240 80b5 	bls.w	801981e <tcp_write+0x36e>
    u16_t left = len - pos;
 80196b4:	ebaa 0504 	sub.w	r5, sl, r4
    u16_t seglen = LWIP_MIN(left, max_len);
 80196b8:	9b06      	ldr	r3, [sp, #24]
 80196ba:	b2ad      	uxth	r5, r5
 80196bc:	429d      	cmp	r5, r3
 80196be:	bf28      	it	cs
 80196c0:	461d      	movcs	r5, r3
    if (apiflags & TCP_WRITE_FLAG_COPY) {
 80196c2:	9b08      	ldr	r3, [sp, #32]
    u16_t seglen = LWIP_MIN(left, max_len);
 80196c4:	b2ad      	uxth	r5, r5
    if (apiflags & TCP_WRITE_FLAG_COPY) {
 80196c6:	2b00      	cmp	r3, #0
 80196c8:	d0b1      	beq.n	801962e <tcp_write+0x17e>
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 80196ca:	fab9 fc89 	clz	ip, r9
 80196ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80196d0:	9a06      	ldr	r2, [sp, #24]
 80196d2:	4629      	mov	r1, r5
 80196d4:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 80196d8:	2036      	movs	r0, #54	; 0x36
 80196da:	e9cd 7300 	strd	r7, r3, [sp]
 80196de:	f8cd c008 	str.w	ip, [sp, #8]
 80196e2:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
 80196e6:	f7ff fd1d 	bl	8019124 <tcp_pbuf_prealloc>
 80196ea:	4680      	mov	r8, r0
 80196ec:	b1a0      	cbz	r0, 8019718 <tcp_write+0x268>
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 80196ee:	8943      	ldrh	r3, [r0, #10]
 80196f0:	42ab      	cmp	r3, r5
 80196f2:	f0c0 8085 	bcc.w	8019800 <tcp_write+0x350>
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 80196f6:	9b05      	ldr	r3, [sp, #20]
 80196f8:	462a      	mov	r2, r5
 80196fa:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80196fe:	1919      	adds	r1, r3, r4
 8019700:	f005 fadd 	bl	801ecbe <memcpy>
    queuelen += pbuf_clen(p);
 8019704:	4640      	mov	r0, r8
 8019706:	f7fc fa8f 	bl	8015c28 <pbuf_clen>
 801970a:	4406      	add	r6, r0
 801970c:	b2b6      	uxth	r6, r6
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 801970e:	2e09      	cmp	r6, #9
 8019710:	d9b5      	bls.n	801967e <tcp_write+0x1ce>
      pbuf_free(p);
 8019712:	4640      	mov	r0, r8
 8019714:	f7fc f920 	bl	8015958 <pbuf_free>
  TCP_STATS_INC(tcp.memerr);
 8019718:	494c      	ldr	r1, [pc, #304]	; (801984c <tcp_write+0x39c>)
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801971a:	8b7a      	ldrh	r2, [r7, #26]
  TCP_STATS_INC(tcp.memerr);
 801971c:	f8b1 309c 	ldrh.w	r3, [r1, #156]	; 0x9c
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8019720:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  TCP_STATS_INC(tcp.memerr);
 8019724:	3301      	adds	r3, #1
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8019726:	837a      	strh	r2, [r7, #26]
  TCP_STATS_INC(tcp.memerr);
 8019728:	f8a1 309c 	strh.w	r3, [r1, #156]	; 0x9c
  if (concat_p != NULL) {
 801972c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801972e:	b113      	cbz	r3, 8019736 <tcp_write+0x286>
    pbuf_free(concat_p);
 8019730:	4618      	mov	r0, r3
 8019732:	f7fc f911 	bl	8015958 <pbuf_free>
  if (queue != NULL) {
 8019736:	f1b9 0f00 	cmp.w	r9, #0
 801973a:	d002      	beq.n	8019742 <tcp_write+0x292>
    tcp_segs_free(queue);
 801973c:	4648      	mov	r0, r9
 801973e:	f7fc ff4d 	bl	80165dc <tcp_segs_free>
  if (pcb->snd_queuelen != 0) {
 8019742:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8019746:	b12b      	cbz	r3, 8019754 <tcp_write+0x2a4>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 8019748:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801974a:	b91b      	cbnz	r3, 8019754 <tcp_write+0x2a4>
 801974c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801974e:	2b00      	cmp	r3, #0
 8019750:	f000 80de 	beq.w	8019910 <tcp_write+0x460>
  return ERR_MEM;
 8019754:	f04f 30ff 	mov.w	r0, #4294967295
}
 8019758:	b011      	add	sp, #68	; 0x44
 801975a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 801975e:	42a3      	cmp	r3, r4
 8019760:	f200 80e3 	bhi.w	801992a <tcp_write+0x47a>
 8019764:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 8019766:	4553      	cmp	r3, sl
 8019768:	461a      	mov	r2, r3
 801976a:	bf28      	it	cs
 801976c:	4652      	movcs	r2, sl
 801976e:	42a2      	cmp	r2, r4
 8019770:	bfa8      	it	ge
 8019772:	4622      	movge	r2, r4
 8019774:	b292      	uxth	r2, r2
      oversize -= oversize_used;
 8019776:	1a9b      	subs	r3, r3, r2
      space -= oversize_used;
 8019778:	1aa4      	subs	r4, r4, r2
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 801977a:	920b      	str	r2, [sp, #44]	; 0x2c
      oversize -= oversize_used;
 801977c:	b29b      	uxth	r3, r3
      space -= oversize_used;
 801977e:	b2a4      	uxth	r4, r4
      oversize -= oversize_used;
 8019780:	f8ad 303e 	strh.w	r3, [sp, #62]	; 0x3e
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 8019784:	2b00      	cmp	r3, #0
 8019786:	f000 80cd 	beq.w	8019924 <tcp_write+0x474>
 801978a:	4592      	cmp	sl, r2
 801978c:	f000 80ca 	beq.w	8019924 <tcp_write+0x474>
 8019790:	4b2b      	ldr	r3, [pc, #172]	; (8019840 <tcp_write+0x390>)
 8019792:	f44f 7200 	mov.w	r2, #512	; 0x200
 8019796:	492e      	ldr	r1, [pc, #184]	; (8019850 <tcp_write+0x3a0>)
 8019798:	482b      	ldr	r0, [pc, #172]	; (8019848 <tcp_write+0x398>)
 801979a:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 801979e:	f006 fa33 	bl	801fc08 <iprintf>
 80197a2:	e6de      	b.n	8019562 <tcp_write+0xb2>
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 80197a4:	4b26      	ldr	r3, [pc, #152]	; (8019840 <tcp_write+0x390>)
 80197a6:	f240 224b 	movw	r2, #587	; 0x24b
 80197aa:	492a      	ldr	r1, [pc, #168]	; (8019854 <tcp_write+0x3a4>)
 80197ac:	4826      	ldr	r0, [pc, #152]	; (8019848 <tcp_write+0x398>)
 80197ae:	f006 fa2b 	bl	801fc08 <iprintf>
 80197b2:	e728      	b.n	8019606 <tcp_write+0x156>
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 80197b4:	2201      	movs	r2, #1
 80197b6:	4641      	mov	r1, r8
 80197b8:	2000      	movs	r0, #0
 80197ba:	f7fc f93b 	bl	8015a34 <pbuf_alloc>
 80197be:	900c      	str	r0, [sp, #48]	; 0x30
 80197c0:	2800      	cmp	r0, #0
 80197c2:	f000 80d8 	beq.w	8019976 <tcp_write+0x4c6>
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 80197c6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80197c8:	9b05      	ldr	r3, [sp, #20]
 80197ca:	4413      	add	r3, r2
  u16_t extendlen = 0;
 80197cc:	2200      	movs	r2, #0
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 80197ce:	6043      	str	r3, [r0, #4]
  u16_t extendlen = 0;
 80197d0:	920d      	str	r2, [sp, #52]	; 0x34
          queuelen += pbuf_clen(concat_p);
 80197d2:	f7fc fa29 	bl	8015c28 <pbuf_clen>
 80197d6:	4406      	add	r6, r0
 80197d8:	b2b6      	uxth	r6, r6
 80197da:	e6f4      	b.n	80195c6 <tcp_write+0x116>
 80197dc:	4681      	mov	r9, r0
 80197de:	e763      	b.n	80196a8 <tcp_write+0x1f8>
      LWIP_ASSERT("oversize == 0", oversize == 0);
 80197e0:	4b17      	ldr	r3, [pc, #92]	; (8019840 <tcp_write+0x390>)
 80197e2:	f240 2271 	movw	r2, #625	; 0x271
 80197e6:	491c      	ldr	r1, [pc, #112]	; (8019858 <tcp_write+0x3a8>)
 80197e8:	4817      	ldr	r0, [pc, #92]	; (8019848 <tcp_write+0x398>)
 80197ea:	f006 fa0d 	bl	801fc08 <iprintf>
 80197ee:	e723      	b.n	8019638 <tcp_write+0x188>
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 80197f0:	4b13      	ldr	r3, [pc, #76]	; (8019840 <tcp_write+0x390>)
 80197f2:	f240 22ab 	movw	r2, #683	; 0x2ab
 80197f6:	4919      	ldr	r1, [pc, #100]	; (801985c <tcp_write+0x3ac>)
 80197f8:	4813      	ldr	r0, [pc, #76]	; (8019848 <tcp_write+0x398>)
 80197fa:	f006 fa05 	bl	801fc08 <iprintf>
 80197fe:	e751      	b.n	80196a4 <tcp_write+0x1f4>
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 8019800:	4b0f      	ldr	r3, [pc, #60]	; (8019840 <tcp_write+0x390>)
 8019802:	f240 2267 	movw	r2, #615	; 0x267
 8019806:	4916      	ldr	r1, [pc, #88]	; (8019860 <tcp_write+0x3b0>)
 8019808:	480f      	ldr	r0, [pc, #60]	; (8019848 <tcp_write+0x398>)
 801980a:	f006 f9fd 	bl	801fc08 <iprintf>
 801980e:	e772      	b.n	80196f6 <tcp_write+0x246>
  u16_t extendlen = 0;
 8019810:	2300      	movs	r3, #0
 8019812:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8019814:	930d      	str	r3, [sp, #52]	; 0x34
  struct pbuf *concat_p = NULL;
 8019816:	930c      	str	r3, [sp, #48]	; 0x30
  while (pos < len) {
 8019818:	45a2      	cmp	sl, r4
 801981a:	f63f aefe 	bhi.w	801961a <tcp_write+0x16a>
  if (oversize_used > 0) {
 801981e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8019820:	2b00      	cmp	r3, #0
 8019822:	f000 808c 	beq.w	801993e <tcp_write+0x48e>
    for (p = last_unsent->p; p; p = p->next) {
 8019826:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019828:	685c      	ldr	r4, [r3, #4]
 801982a:	b344      	cbz	r4, 801987e <tcp_write+0x3ce>
 801982c:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 8019830:	9d05      	ldr	r5, [sp, #20]
      p->tot_len += oversize_used;
 8019832:	8923      	ldrh	r3, [r4, #8]
      if (p->next == NULL) {
 8019834:	6822      	ldr	r2, [r4, #0]
      p->tot_len += oversize_used;
 8019836:	445b      	add	r3, fp
 8019838:	8123      	strh	r3, [r4, #8]
      if (p->next == NULL) {
 801983a:	b19a      	cbz	r2, 8019864 <tcp_write+0x3b4>
  struct pbuf *concat_p = NULL;
 801983c:	4614      	mov	r4, r2
 801983e:	e7f8      	b.n	8019832 <tcp_write+0x382>
 8019840:	0803cb10 	.word	0x0803cb10
 8019844:	0803cda0 	.word	0x0803cda0
 8019848:	08024d0c 	.word	0x08024d0c
 801984c:	20035fa4 	.word	0x20035fa4
 8019850:	0803ce0c 	.word	0x0803ce0c
 8019854:	0803ce58 	.word	0x0803ce58
 8019858:	0803cec8 	.word	0x0803cec8
 801985c:	0803ced8 	.word	0x0803ced8
 8019860:	0803ce88 	.word	0x0803ce88
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 8019864:	6863      	ldr	r3, [r4, #4]
 8019866:	465a      	mov	r2, fp
 8019868:	8960      	ldrh	r0, [r4, #10]
 801986a:	4629      	mov	r1, r5
 801986c:	4418      	add	r0, r3
 801986e:	f005 fa26 	bl	801ecbe <memcpy>
        p->len += oversize_used;
 8019872:	8963      	ldrh	r3, [r4, #10]
    for (p = last_unsent->p; p; p = p->next) {
 8019874:	6822      	ldr	r2, [r4, #0]
        p->len += oversize_used;
 8019876:	445b      	add	r3, fp
 8019878:	8163      	strh	r3, [r4, #10]
    for (p = last_unsent->p; p; p = p->next) {
 801987a:	2a00      	cmp	r2, #0
 801987c:	d1de      	bne.n	801983c <tcp_write+0x38c>
    last_unsent->len += oversize_used;
 801987e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8019880:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8019882:	890b      	ldrh	r3, [r1, #8]
  pcb->unsent_oversize = oversize;
 8019884:	f8bd 203e 	ldrh.w	r2, [sp, #62]	; 0x3e
    last_unsent->len += oversize_used;
 8019888:	4418      	add	r0, r3
  if (concat_p != NULL) {
 801988a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    last_unsent->len += oversize_used;
 801988c:	8108      	strh	r0, [r1, #8]
  pcb->unsent_oversize = oversize;
 801988e:	f8a7 2068 	strh.w	r2, [r7, #104]	; 0x68
  if (concat_p != NULL) {
 8019892:	2b00      	cmp	r3, #0
 8019894:	f000 808f 	beq.w	80199b6 <tcp_write+0x506>
    pbuf_cat(last_unsent->p, concat_p);
 8019898:	9c09      	ldr	r4, [sp, #36]	; 0x24
 801989a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801989c:	6860      	ldr	r0, [r4, #4]
 801989e:	4629      	mov	r1, r5
 80198a0:	f7fc f9e2 	bl	8015c68 <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 80198a4:	892a      	ldrh	r2, [r5, #8]
 80198a6:	8923      	ldrh	r3, [r4, #8]
 80198a8:	4413      	add	r3, r2
 80198aa:	8123      	strh	r3, [r4, #8]
    last_unsent->next = queue;
 80198ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80198ae:	f8c3 9000 	str.w	r9, [r3]
  pcb->snd_lbb += len;
 80198b2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
  pcb->snd_buf -= len;
 80198b4:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
  pcb->snd_lbb += len;
 80198b8:	4452      	add	r2, sl
  pcb->snd_queuelen = queuelen;
 80198ba:	f8a7 6066 	strh.w	r6, [r7, #102]	; 0x66
  pcb->snd_buf -= len;
 80198be:	eba3 0a0a 	sub.w	sl, r3, sl
  pcb->snd_lbb += len;
 80198c2:	65fa      	str	r2, [r7, #92]	; 0x5c
  pcb->snd_buf -= len;
 80198c4:	f8a7 a064 	strh.w	sl, [r7, #100]	; 0x64
  if (pcb->snd_queuelen != 0) {
 80198c8:	b116      	cbz	r6, 80198d0 <tcp_write+0x420>
    LWIP_ASSERT("tcp_write: valid queue length",
 80198ca:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80198cc:	2b00      	cmp	r3, #0
 80198ce:	d067      	beq.n	80199a0 <tcp_write+0x4f0>
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 80198d0:	f1b8 0f00 	cmp.w	r8, #0
 80198d4:	d008      	beq.n	80198e8 <tcp_write+0x438>
 80198d6:	f8d8 000c 	ldr.w	r0, [r8, #12]
 80198da:	2800      	cmp	r0, #0
 80198dc:	f43f af3c 	beq.w	8019758 <tcp_write+0x2a8>
 80198e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80198e2:	f013 0402 	ands.w	r4, r3, #2
 80198e6:	d051      	beq.n	801998c <tcp_write+0x4dc>
  return ERR_OK;
 80198e8:	2000      	movs	r0, #0
 80198ea:	e735      	b.n	8019758 <tcp_write+0x2a8>
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 80198ec:	4b7d      	ldr	r3, [pc, #500]	; (8019ae4 <tcp_write+0x634>)
 80198ee:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 80198f2:	497d      	ldr	r1, [pc, #500]	; (8019ae8 <tcp_write+0x638>)
 80198f4:	487d      	ldr	r0, [pc, #500]	; (8019aec <tcp_write+0x63c>)
 80198f6:	f006 f987 	bl	801fc08 <iprintf>
 80198fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80198fc:	891b      	ldrh	r3, [r3, #8]
 80198fe:	e622      	b.n	8019546 <tcp_write+0x96>
  struct pbuf *concat_p = NULL;
 8019900:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8019902:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8019904:	930c      	str	r3, [sp, #48]	; 0x30
 8019906:	e787      	b.n	8019818 <tcp_write+0x368>
        pbuf_free(p2);
 8019908:	4618      	mov	r0, r3
 801990a:	f7fc f825 	bl	8015958 <pbuf_free>
        goto memerr;
 801990e:	e703      	b.n	8019718 <tcp_write+0x268>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 8019910:	4b74      	ldr	r3, [pc, #464]	; (8019ae4 <tcp_write+0x634>)
 8019912:	f44f 724a 	mov.w	r2, #808	; 0x328
 8019916:	4976      	ldr	r1, [pc, #472]	; (8019af0 <tcp_write+0x640>)
 8019918:	4874      	ldr	r0, [pc, #464]	; (8019aec <tcp_write+0x63c>)
 801991a:	f006 f975 	bl	801fc08 <iprintf>
  return ERR_MEM;
 801991e:	f04f 30ff 	mov.w	r0, #4294967295
 8019922:	e719      	b.n	8019758 <tcp_write+0x2a8>
 8019924:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 8019928:	e61b      	b.n	8019562 <tcp_write+0xb2>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 801992a:	4b6e      	ldr	r3, [pc, #440]	; (8019ae4 <tcp_write+0x634>)
 801992c:	f44f 72fc 	mov.w	r2, #504	; 0x1f8
 8019930:	4970      	ldr	r1, [pc, #448]	; (8019af4 <tcp_write+0x644>)
 8019932:	486e      	ldr	r0, [pc, #440]	; (8019aec <tcp_write+0x63c>)
 8019934:	f006 f968 	bl	801fc08 <iprintf>
 8019938:	f8bd 303e 	ldrh.w	r3, [sp, #62]	; 0x3e
 801993c:	e713      	b.n	8019766 <tcp_write+0x2b6>
  pcb->unsent_oversize = oversize;
 801993e:	f8bd 303e 	ldrh.w	r3, [sp, #62]	; 0x3e
 8019942:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
  if (concat_p != NULL) {
 8019946:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8019948:	2b00      	cmp	r3, #0
 801994a:	d034      	beq.n	80199b6 <tcp_write+0x506>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 801994c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801994e:	2b00      	cmp	r3, #0
 8019950:	d1a2      	bne.n	8019898 <tcp_write+0x3e8>
 8019952:	4b64      	ldr	r3, [pc, #400]	; (8019ae4 <tcp_write+0x634>)
 8019954:	f240 22e1 	movw	r2, #737	; 0x2e1
 8019958:	4967      	ldr	r1, [pc, #412]	; (8019af8 <tcp_write+0x648>)
 801995a:	4864      	ldr	r0, [pc, #400]	; (8019aec <tcp_write+0x63c>)
 801995c:	f006 f954 	bl	801fc08 <iprintf>
 8019960:	e79a      	b.n	8019898 <tcp_write+0x3e8>
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 8019962:	f8b7 4068 	ldrh.w	r4, [r7, #104]	; 0x68
 8019966:	2c00      	cmp	r4, #0
 8019968:	f47f af1c 	bne.w	80197a4 <tcp_write+0x2f4>
 801996c:	940d      	str	r4, [sp, #52]	; 0x34
  queuelen = pcb->snd_queuelen;
 801996e:	4626      	mov	r6, r4
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 8019970:	940b      	str	r4, [sp, #44]	; 0x2c
 8019972:	940c      	str	r4, [sp, #48]	; 0x30
 8019974:	e651      	b.n	801961a <tcp_write+0x16a>
  TCP_STATS_INC(tcp.memerr);
 8019976:	4961      	ldr	r1, [pc, #388]	; (8019afc <tcp_write+0x64c>)
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8019978:	8b7a      	ldrh	r2, [r7, #26]
  TCP_STATS_INC(tcp.memerr);
 801997a:	f8b1 309c 	ldrh.w	r3, [r1, #156]	; 0x9c
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801997e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  TCP_STATS_INC(tcp.memerr);
 8019982:	3301      	adds	r3, #1
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8019984:	837a      	strh	r2, [r7, #26]
  TCP_STATS_INC(tcp.memerr);
 8019986:	f8a1 309c 	strh.w	r3, [r1, #156]	; 0x9c
 801998a:	e6da      	b.n	8019742 <tcp_write+0x292>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 801998c:	8985      	ldrh	r5, [r0, #12]
 801998e:	2008      	movs	r0, #8
 8019990:	f7fa f974 	bl	8013c7c <lwip_htons>
 8019994:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8019998:	4305      	orrs	r5, r0
  return ERR_OK;
 801999a:	4620      	mov	r0, r4
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 801999c:	819d      	strh	r5, [r3, #12]
 801999e:	e6db      	b.n	8019758 <tcp_write+0x2a8>
    LWIP_ASSERT("tcp_write: valid queue length",
 80199a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80199a2:	2b00      	cmp	r3, #0
 80199a4:	d194      	bne.n	80198d0 <tcp_write+0x420>
 80199a6:	4b4f      	ldr	r3, [pc, #316]	; (8019ae4 <tcp_write+0x634>)
 80199a8:	f240 3213 	movw	r2, #787	; 0x313
 80199ac:	4950      	ldr	r1, [pc, #320]	; (8019af0 <tcp_write+0x640>)
 80199ae:	484f      	ldr	r0, [pc, #316]	; (8019aec <tcp_write+0x63c>)
 80199b0:	f006 f92a 	bl	801fc08 <iprintf>
 80199b4:	e78c      	b.n	80198d0 <tcp_write+0x420>
  } else if (extendlen > 0) {
 80199b6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80199b8:	2b00      	cmp	r3, #0
 80199ba:	d047      	beq.n	8019a4c <tcp_write+0x59c>
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 80199bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80199be:	2b00      	cmp	r3, #0
 80199c0:	d069      	beq.n	8019a96 <tcp_write+0x5e6>
 80199c2:	6859      	ldr	r1, [r3, #4]
 80199c4:	2900      	cmp	r1, #0
 80199c6:	d066      	beq.n	8019a96 <tcp_write+0x5e6>
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 80199c8:	680a      	ldr	r2, [r1, #0]
 80199ca:	2a00      	cmp	r2, #0
 80199cc:	f000 8088 	beq.w	8019ae0 <tcp_write+0x630>
 80199d0:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 80199d2:	e000      	b.n	80199d6 <tcp_write+0x526>
 80199d4:	4602      	mov	r2, r0
      p->tot_len += extendlen;
 80199d6:	890b      	ldrh	r3, [r1, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 80199d8:	6810      	ldr	r0, [r2, #0]
      p->tot_len += extendlen;
 80199da:	4423      	add	r3, r4
 80199dc:	810b      	strh	r3, [r1, #8]
 80199de:	4611      	mov	r1, r2
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 80199e0:	2800      	cmp	r0, #0
 80199e2:	d1f7      	bne.n	80199d4 <tcp_write+0x524>
    p->tot_len += extendlen;
 80199e4:	8910      	ldrh	r0, [r2, #8]
    p->len += extendlen;
 80199e6:	8951      	ldrh	r1, [r2, #10]
    p->tot_len += extendlen;
 80199e8:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    last_unsent->len += extendlen;
 80199ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
    p->tot_len += extendlen;
 80199ec:	4420      	add	r0, r4
    p->len += extendlen;
 80199ee:	4421      	add	r1, r4
    last_unsent->len += extendlen;
 80199f0:	891b      	ldrh	r3, [r3, #8]
    p->tot_len += extendlen;
 80199f2:	8110      	strh	r0, [r2, #8]
    last_unsent->len += extendlen;
 80199f4:	4423      	add	r3, r4
    p->len += extendlen;
 80199f6:	8151      	strh	r1, [r2, #10]
    last_unsent->len += extendlen;
 80199f8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80199fa:	8113      	strh	r3, [r2, #8]
 80199fc:	e756      	b.n	80198ac <tcp_write+0x3fc>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 80199fe:	4b39      	ldr	r3, [pc, #228]	; (8019ae4 <tcp_write+0x634>)
 8019a00:	f44f 72ab 	mov.w	r2, #342	; 0x156
 8019a04:	493e      	ldr	r1, [pc, #248]	; (8019b00 <tcp_write+0x650>)
 8019a06:	e5ef      	b.n	80195e8 <tcp_write+0x138>
    return ERR_CONN;
 8019a08:	f06f 000a 	mvn.w	r0, #10
 8019a0c:	e6a4      	b.n	8019758 <tcp_write+0x2a8>
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 8019a0e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8019a10:	2301      	movs	r3, #1
 8019a12:	4641      	mov	r1, r8
 8019a14:	2000      	movs	r0, #0
 8019a16:	9302      	str	r3, [sp, #8]
 8019a18:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
 8019a1c:	e9cd 7200 	strd	r7, r2, [sp]
 8019a20:	4622      	mov	r2, r4
 8019a22:	f7ff fb7f 	bl	8019124 <tcp_pbuf_prealloc>
 8019a26:	4604      	mov	r4, r0
 8019a28:	900c      	str	r0, [sp, #48]	; 0x30
 8019a2a:	2800      	cmp	r0, #0
 8019a2c:	d0a3      	beq.n	8019976 <tcp_write+0x4c6>
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 8019a2e:	9b05      	ldr	r3, [sp, #20]
 8019a30:	4642      	mov	r2, r8
 8019a32:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8019a34:	6840      	ldr	r0, [r0, #4]
 8019a36:	1859      	adds	r1, r3, r1
  u16_t extendlen = 0;
 8019a38:	2300      	movs	r3, #0
 8019a3a:	930d      	str	r3, [sp, #52]	; 0x34
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 8019a3c:	f005 f93f 	bl	801ecbe <memcpy>
        queuelen += pbuf_clen(concat_p);
 8019a40:	4620      	mov	r0, r4
 8019a42:	f7fc f8f1 	bl	8015c28 <pbuf_clen>
 8019a46:	4406      	add	r6, r0
 8019a48:	b2b6      	uxth	r6, r6
 8019a4a:	e5bc      	b.n	80195c6 <tcp_write+0x116>
  if (last_unsent == NULL) {
 8019a4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019a4e:	2b00      	cmp	r3, #0
 8019a50:	f47f af2c 	bne.w	80198ac <tcp_write+0x3fc>
    pcb->unsent = queue;
 8019a54:	f8c7 906c 	str.w	r9, [r7, #108]	; 0x6c
 8019a58:	e72b      	b.n	80198b2 <tcp_write+0x402>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8019a5a:	8b7b      	ldrh	r3, [r7, #26]
    return ERR_MEM;
 8019a5c:	f04f 30ff 	mov.w	r0, #4294967295
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8019a60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8019a64:	837b      	strh	r3, [r7, #26]
 8019a66:	e677      	b.n	8019758 <tcp_write+0x2a8>
    TCP_STATS_INC(tcp.memerr);
 8019a68:	4924      	ldr	r1, [pc, #144]	; (8019afc <tcp_write+0x64c>)
    return ERR_MEM;
 8019a6a:	f04f 30ff 	mov.w	r0, #4294967295
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8019a6e:	8b7b      	ldrh	r3, [r7, #26]
    TCP_STATS_INC(tcp.memerr);
 8019a70:	f8b1 209c 	ldrh.w	r2, [r1, #156]	; 0x9c
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8019a74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    TCP_STATS_INC(tcp.memerr);
 8019a78:	3201      	adds	r2, #1
 8019a7a:	f8a1 209c 	strh.w	r2, [r1, #156]	; 0x9c
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8019a7e:	837b      	strh	r3, [r7, #26]
 8019a80:	e66a      	b.n	8019758 <tcp_write+0x2a8>
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 8019a82:	4b18      	ldr	r3, [pc, #96]	; (8019ae4 <tcp_write+0x634>)
 8019a84:	f44f 72d7 	mov.w	r2, #430	; 0x1ae
 8019a88:	491e      	ldr	r1, [pc, #120]	; (8019b04 <tcp_write+0x654>)
 8019a8a:	4818      	ldr	r0, [pc, #96]	; (8019aec <tcp_write+0x63c>)
 8019a8c:	f006 f8bc 	bl	801fc08 <iprintf>
 8019a90:	f06f 000f 	mvn.w	r0, #15
 8019a94:	e660      	b.n	8019758 <tcp_write+0x2a8>
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 8019a96:	4b13      	ldr	r3, [pc, #76]	; (8019ae4 <tcp_write+0x634>)
 8019a98:	f240 22e7 	movw	r2, #743	; 0x2e7
 8019a9c:	491a      	ldr	r1, [pc, #104]	; (8019b08 <tcp_write+0x658>)
 8019a9e:	4813      	ldr	r0, [pc, #76]	; (8019aec <tcp_write+0x63c>)
 8019aa0:	f006 f8b2 	bl	801fc08 <iprintf>
 8019aa4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019aa6:	6859      	ldr	r1, [r3, #4]
 8019aa8:	e78e      	b.n	80199c8 <tcp_write+0x518>
  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 8019aaa:	4b0e      	ldr	r3, [pc, #56]	; (8019ae4 <tcp_write+0x634>)
 8019aac:	f44f 72cf 	mov.w	r2, #414	; 0x19e
 8019ab0:	4916      	ldr	r1, [pc, #88]	; (8019b0c <tcp_write+0x65c>)
 8019ab2:	480e      	ldr	r0, [pc, #56]	; (8019aec <tcp_write+0x63c>)
 8019ab4:	f006 f8a8 	bl	801fc08 <iprintf>
 8019ab8:	f06f 000f 	mvn.w	r0, #15
 8019abc:	e64c      	b.n	8019758 <tcp_write+0x2a8>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 8019abe:	4b09      	ldr	r3, [pc, #36]	; (8019ae4 <tcp_write+0x634>)
 8019ac0:	f240 2231 	movw	r2, #561	; 0x231
 8019ac4:	4912      	ldr	r1, [pc, #72]	; (8019b10 <tcp_write+0x660>)
 8019ac6:	4809      	ldr	r0, [pc, #36]	; (8019aec <tcp_write+0x63c>)
          extendlen = seglen;
 8019ac8:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 8019acc:	f006 f89c 	bl	801fc08 <iprintf>
 8019ad0:	e579      	b.n	80195c6 <tcp_write+0x116>
  pcb->unsent_oversize = oversize;
 8019ad2:	f8bd 303e 	ldrh.w	r3, [sp, #62]	; 0x3e
 8019ad6:	46d0      	mov	r8, sl
 8019ad8:	46d1      	mov	r9, sl
 8019ada:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
 8019ade:	e7b9      	b.n	8019a54 <tcp_write+0x5a4>
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8019ae0:	460a      	mov	r2, r1
 8019ae2:	e77f      	b.n	80199e4 <tcp_write+0x534>
 8019ae4:	0803cb10 	.word	0x0803cb10
 8019ae8:	0803cdd4 	.word	0x0803cdd4
 8019aec:	08024d0c 	.word	0x08024d0c
 8019af0:	0803cf5c 	.word	0x0803cf5c
 8019af4:	0803cdec 	.word	0x0803cdec
 8019af8:	0803ceec 	.word	0x0803ceec
 8019afc:	20035fa4 	.word	0x20035fa4
 8019b00:	0803cd64 	.word	0x0803cd64
 8019b04:	0803cd30 	.word	0x0803cd30
 8019b08:	0803cf24 	.word	0x0803cf24
 8019b0c:	0803cd18 	.word	0x0803cd18
 8019b10:	0803ce2c 	.word	0x0803ce2c

08019b14 <tcp_split_unsent_seg>:
{
 8019b14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019b18:	460e      	mov	r6, r1
 8019b1a:	b083      	sub	sp, #12
  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 8019b1c:	4607      	mov	r7, r0
 8019b1e:	2800      	cmp	r0, #0
 8019b20:	d05d      	beq.n	8019bde <tcp_split_unsent_seg+0xca>
  useg = pcb->unsent;
 8019b22:	6efd      	ldr	r5, [r7, #108]	; 0x6c
  if (useg == NULL) {
 8019b24:	b39d      	cbz	r5, 8019b8e <tcp_split_unsent_seg+0x7a>
  if (split == 0) {
 8019b26:	2e00      	cmp	r6, #0
 8019b28:	f000 80b9 	beq.w	8019c9e <tcp_split_unsent_seg+0x18a>
  if (useg->len <= split) {
 8019b2c:	892c      	ldrh	r4, [r5, #8]
 8019b2e:	42b4      	cmp	r4, r6
 8019b30:	d93d      	bls.n	8019bae <tcp_split_unsent_seg+0x9a>
  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 8019b32:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8019b34:	42b3      	cmp	r3, r6
 8019b36:	d347      	bcc.n	8019bc8 <tcp_split_unsent_seg+0xb4>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 8019b38:	2c00      	cmp	r4, #0
 8019b3a:	d03c      	beq.n	8019bb6 <tcp_split_unsent_seg+0xa2>
  optflags = useg->flags;
 8019b3c:	f895 900a 	ldrb.w	r9, [r5, #10]
  remainder = useg->len - split;
 8019b40:	1ba4      	subs	r4, r4, r6
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 8019b42:	f44f 7220 	mov.w	r2, #640	; 0x280
 8019b46:	2036      	movs	r0, #54	; 0x36
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8019b48:	ea4f 0889 	mov.w	r8, r9, lsl #2
  remainder = useg->len - split;
 8019b4c:	b2a4      	uxth	r4, r4
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8019b4e:	f008 0804 	and.w	r8, r8, #4
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 8019b52:	eb04 0108 	add.w	r1, r4, r8
 8019b56:	b289      	uxth	r1, r1
 8019b58:	f7fb ff6c 	bl	8015a34 <pbuf_alloc>
  if (p == NULL) {
 8019b5c:	4682      	mov	sl, r0
 8019b5e:	b1d8      	cbz	r0, 8019b98 <tcp_split_unsent_seg+0x84>
  offset = useg->p->tot_len - useg->len + split;
 8019b60:	6868      	ldr	r0, [r5, #4]
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8019b62:	4622      	mov	r2, r4
  offset = useg->p->tot_len - useg->len + split;
 8019b64:	8929      	ldrh	r1, [r5, #8]
 8019b66:	8903      	ldrh	r3, [r0, #8]
 8019b68:	1a5b      	subs	r3, r3, r1
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8019b6a:	f8da 1004 	ldr.w	r1, [sl, #4]
  offset = useg->p->tot_len - useg->len + split;
 8019b6e:	4433      	add	r3, r6
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8019b70:	4441      	add	r1, r8
 8019b72:	b29b      	uxth	r3, r3
 8019b74:	f7fc f980 	bl	8015e78 <pbuf_copy_partial>
 8019b78:	42a0      	cmp	r0, r4
 8019b7a:	d038      	beq.n	8019bee <tcp_split_unsent_seg+0xda>
  TCP_STATS_INC(tcp.memerr);
 8019b7c:	4a4d      	ldr	r2, [pc, #308]	; (8019cb4 <tcp_split_unsent_seg+0x1a0>)
    pbuf_free(p);
 8019b7e:	4650      	mov	r0, sl
  TCP_STATS_INC(tcp.memerr);
 8019b80:	f8b2 309c 	ldrh.w	r3, [r2, #156]	; 0x9c
 8019b84:	3301      	adds	r3, #1
 8019b86:	f8a2 309c 	strh.w	r3, [r2, #156]	; 0x9c
    pbuf_free(p);
 8019b8a:	f7fb fee5 	bl	8015958 <pbuf_free>
  return ERR_MEM;
 8019b8e:	f04f 30ff 	mov.w	r0, #4294967295
}
 8019b92:	b003      	add	sp, #12
 8019b94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  TCP_STATS_INC(tcp.memerr);
 8019b98:	4a46      	ldr	r2, [pc, #280]	; (8019cb4 <tcp_split_unsent_seg+0x1a0>)
  return ERR_MEM;
 8019b9a:	f04f 30ff 	mov.w	r0, #4294967295
  TCP_STATS_INC(tcp.memerr);
 8019b9e:	f8b2 309c 	ldrh.w	r3, [r2, #156]	; 0x9c
 8019ba2:	3301      	adds	r3, #1
 8019ba4:	f8a2 309c 	strh.w	r3, [r2, #156]	; 0x9c
}
 8019ba8:	b003      	add	sp, #12
 8019baa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return ERR_OK;
 8019bae:	2000      	movs	r0, #0
}
 8019bb0:	b003      	add	sp, #12
 8019bb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 8019bb6:	4b40      	ldr	r3, [pc, #256]	; (8019cb8 <tcp_split_unsent_seg+0x1a4>)
 8019bb8:	f44f 7257 	mov.w	r2, #860	; 0x35c
 8019bbc:	493f      	ldr	r1, [pc, #252]	; (8019cbc <tcp_split_unsent_seg+0x1a8>)
 8019bbe:	4840      	ldr	r0, [pc, #256]	; (8019cc0 <tcp_split_unsent_seg+0x1ac>)
 8019bc0:	f006 f822 	bl	801fc08 <iprintf>
 8019bc4:	892c      	ldrh	r4, [r5, #8]
 8019bc6:	e7b9      	b.n	8019b3c <tcp_split_unsent_seg+0x28>
  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 8019bc8:	4b3b      	ldr	r3, [pc, #236]	; (8019cb8 <tcp_split_unsent_seg+0x1a4>)
 8019bca:	f240 325b 	movw	r2, #859	; 0x35b
 8019bce:	493d      	ldr	r1, [pc, #244]	; (8019cc4 <tcp_split_unsent_seg+0x1b0>)
 8019bd0:	483b      	ldr	r0, [pc, #236]	; (8019cc0 <tcp_split_unsent_seg+0x1ac>)
 8019bd2:	f006 f819 	bl	801fc08 <iprintf>
 8019bd6:	892c      	ldrh	r4, [r5, #8]
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 8019bd8:	2c00      	cmp	r4, #0
 8019bda:	d1af      	bne.n	8019b3c <tcp_split_unsent_seg+0x28>
 8019bdc:	e7eb      	b.n	8019bb6 <tcp_split_unsent_seg+0xa2>
  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 8019bde:	4b36      	ldr	r3, [pc, #216]	; (8019cb8 <tcp_split_unsent_seg+0x1a4>)
 8019be0:	f240 324b 	movw	r2, #843	; 0x34b
 8019be4:	4938      	ldr	r1, [pc, #224]	; (8019cc8 <tcp_split_unsent_seg+0x1b4>)
 8019be6:	4836      	ldr	r0, [pc, #216]	; (8019cc0 <tcp_split_unsent_seg+0x1ac>)
 8019be8:	f006 f80e 	bl	801fc08 <iprintf>
 8019bec:	e799      	b.n	8019b22 <tcp_split_unsent_seg+0xe>
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8019bee:	68eb      	ldr	r3, [r5, #12]
 8019bf0:	8998      	ldrh	r0, [r3, #12]
 8019bf2:	f7fa f843 	bl	8013c7c <lwip_htons>
 8019bf6:	b2c0      	uxtb	r0, r0
  if (split_flags & TCP_PSH) {
 8019bf8:	f010 0b08 	ands.w	fp, r0, #8
 8019bfc:	d14a      	bne.n	8019c94 <tcp_split_unsent_seg+0x180>
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8019bfe:	f000 083f 	and.w	r8, r0, #63	; 0x3f
  if (split_flags & TCP_FIN) {
 8019c02:	f018 0f01 	tst.w	r8, #1
 8019c06:	d003      	beq.n	8019c10 <tcp_split_unsent_seg+0xfc>
    split_flags &= ~TCP_FIN;
 8019c08:	f008 08fe 	and.w	r8, r8, #254	; 0xfe
    remainder_flags |= TCP_FIN;
 8019c0c:	f04b 0b01 	orr.w	fp, fp, #1
  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8019c10:	68eb      	ldr	r3, [r5, #12]
 8019c12:	6858      	ldr	r0, [r3, #4]
 8019c14:	f7fa f836 	bl	8013c84 <lwip_htonl>
 8019c18:	f8cd 9000 	str.w	r9, [sp]
 8019c1c:	1833      	adds	r3, r6, r0
 8019c1e:	465a      	mov	r2, fp
 8019c20:	4651      	mov	r1, sl
 8019c22:	4638      	mov	r0, r7
 8019c24:	f7ff fad0 	bl	80191c8 <tcp_create_segment>
  if (seg == NULL) {
 8019c28:	4606      	mov	r6, r0
 8019c2a:	2800      	cmp	r0, #0
 8019c2c:	d0a6      	beq.n	8019b7c <tcp_split_unsent_seg+0x68>
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8019c2e:	6868      	ldr	r0, [r5, #4]
 8019c30:	f7fb fffa 	bl	8015c28 <pbuf_clen>
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8019c34:	686a      	ldr	r2, [r5, #4]
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8019c36:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8019c3a:	8911      	ldrh	r1, [r2, #8]
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8019c3c:	1a1b      	subs	r3, r3, r0
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8019c3e:	4610      	mov	r0, r2
 8019c40:	1b09      	subs	r1, r1, r4
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8019c42:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8019c46:	b289      	uxth	r1, r1
 8019c48:	f7fb ff92 	bl	8015b70 <pbuf_realloc>
  useg->len -= remainder;
 8019c4c:	892a      	ldrh	r2, [r5, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8019c4e:	68eb      	ldr	r3, [r5, #12]
 8019c50:	4640      	mov	r0, r8
  useg->len -= remainder;
 8019c52:	1b14      	subs	r4, r2, r4
 8019c54:	812c      	strh	r4, [r5, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8019c56:	899c      	ldrh	r4, [r3, #12]
 8019c58:	f7fa f810 	bl	8013c7c <lwip_htons>
 8019c5c:	68eb      	ldr	r3, [r5, #12]
 8019c5e:	4304      	orrs	r4, r0
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8019c60:	6868      	ldr	r0, [r5, #4]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8019c62:	819c      	strh	r4, [r3, #12]
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8019c64:	f7fb ffe0 	bl	8015c28 <pbuf_clen>
 8019c68:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8019c6c:	4403      	add	r3, r0
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8019c6e:	6870      	ldr	r0, [r6, #4]
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8019c70:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8019c74:	f7fb ffd8 	bl	8015c28 <pbuf_clen>
 8019c78:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
  seg->next = useg->next;
 8019c7c:	682a      	ldr	r2, [r5, #0]
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8019c7e:	4418      	add	r0, r3
 8019c80:	f8a7 0066 	strh.w	r0, [r7, #102]	; 0x66
  seg->next = useg->next;
 8019c84:	6032      	str	r2, [r6, #0]
  useg->next = seg;
 8019c86:	602e      	str	r6, [r5, #0]
  if (seg->next == NULL) {
 8019c88:	6830      	ldr	r0, [r6, #0]
 8019c8a:	2800      	cmp	r0, #0
 8019c8c:	d18f      	bne.n	8019bae <tcp_split_unsent_seg+0x9a>
    pcb->unsent_oversize = 0;
 8019c8e:	f8a7 0068 	strh.w	r0, [r7, #104]	; 0x68
 8019c92:	e77e      	b.n	8019b92 <tcp_split_unsent_seg+0x7e>
    split_flags &= ~TCP_PSH;
 8019c94:	f000 0837 	and.w	r8, r0, #55	; 0x37
    remainder_flags |= TCP_PSH;
 8019c98:	f04f 0b08 	mov.w	fp, #8
 8019c9c:	e7b1      	b.n	8019c02 <tcp_split_unsent_seg+0xee>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8019c9e:	4b06      	ldr	r3, [pc, #24]	; (8019cb8 <tcp_split_unsent_seg+0x1a4>)
 8019ca0:	f240 3253 	movw	r2, #851	; 0x353
 8019ca4:	4909      	ldr	r1, [pc, #36]	; (8019ccc <tcp_split_unsent_seg+0x1b8>)
 8019ca6:	4806      	ldr	r0, [pc, #24]	; (8019cc0 <tcp_split_unsent_seg+0x1ac>)
 8019ca8:	f005 ffae 	bl	801fc08 <iprintf>
    return ERR_VAL;
 8019cac:	f06f 0005 	mvn.w	r0, #5
 8019cb0:	e76f      	b.n	8019b92 <tcp_split_unsent_seg+0x7e>
 8019cb2:	bf00      	nop
 8019cb4:	20035fa4 	.word	0x20035fa4
 8019cb8:	0803cb10 	.word	0x0803cb10
 8019cbc:	0803cd08 	.word	0x0803cd08
 8019cc0:	08024d0c 	.word	0x08024d0c
 8019cc4:	0803ccf8 	.word	0x0803ccf8
 8019cc8:	0803ccb0 	.word	0x0803ccb0
 8019ccc:	0803ccd4 	.word	0x0803ccd4

08019cd0 <tcp_enqueue_flags>:
{
 8019cd0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8019cd4:	f011 0803 	ands.w	r8, r1, #3
{
 8019cd8:	b083      	sub	sp, #12
 8019cda:	460d      	mov	r5, r1
 8019cdc:	4604      	mov	r4, r0
  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8019cde:	d04a      	beq.n	8019d76 <tcp_enqueue_flags+0xa6>
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 8019ce0:	2c00      	cmp	r4, #0
 8019ce2:	d051      	beq.n	8019d88 <tcp_enqueue_flags+0xb8>
  if (flags & TCP_SYN) {
 8019ce4:	f3c5 0740 	ubfx	r7, r5, #1, #1
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8019ce8:	f44f 7220 	mov.w	r2, #640	; 0x280
 8019cec:	2036      	movs	r0, #54	; 0x36
 8019cee:	ea4f 0987 	mov.w	r9, r7, lsl #2
 8019cf2:	4649      	mov	r1, r9
 8019cf4:	f7fb fe9e 	bl	8015a34 <pbuf_alloc>
 8019cf8:	4606      	mov	r6, r0
 8019cfa:	2800      	cmp	r0, #0
 8019cfc:	d074      	beq.n	8019de8 <tcp_enqueue_flags+0x118>
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8019cfe:	8943      	ldrh	r3, [r0, #10]
 8019d00:	454b      	cmp	r3, r9
 8019d02:	d349      	bcc.n	8019d98 <tcp_enqueue_flags+0xc8>
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 8019d04:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8019d06:	4631      	mov	r1, r6
 8019d08:	9700      	str	r7, [sp, #0]
 8019d0a:	462a      	mov	r2, r5
 8019d0c:	4620      	mov	r0, r4
 8019d0e:	f7ff fa5b 	bl	80191c8 <tcp_create_segment>
 8019d12:	4606      	mov	r6, r0
 8019d14:	2800      	cmp	r0, #0
 8019d16:	d067      	beq.n	8019de8 <tcp_enqueue_flags+0x118>
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8019d18:	68c3      	ldr	r3, [r0, #12]
 8019d1a:	079a      	lsls	r2, r3, #30
 8019d1c:	d150      	bne.n	8019dc0 <tcp_enqueue_flags+0xf0>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 8019d1e:	8933      	ldrh	r3, [r6, #8]
 8019d20:	2b00      	cmp	r3, #0
 8019d22:	d141      	bne.n	8019da8 <tcp_enqueue_flags+0xd8>
  if (pcb->unsent == NULL) {
 8019d24:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8019d26:	b90a      	cbnz	r2, 8019d2c <tcp_enqueue_flags+0x5c>
 8019d28:	e048      	b.n	8019dbc <tcp_enqueue_flags+0xec>
 8019d2a:	461a      	mov	r2, r3
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8019d2c:	6813      	ldr	r3, [r2, #0]
 8019d2e:	2b00      	cmp	r3, #0
 8019d30:	d1fb      	bne.n	8019d2a <tcp_enqueue_flags+0x5a>
    useg->next = seg;
 8019d32:	6016      	str	r6, [r2, #0]
  pcb->unsent_oversize = 0;
 8019d34:	2300      	movs	r3, #0
 8019d36:	f8a4 3068 	strh.w	r3, [r4, #104]	; 0x68
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 8019d3a:	f1b8 0f00 	cmp.w	r8, #0
 8019d3e:	d002      	beq.n	8019d46 <tcp_enqueue_flags+0x76>
    pcb->snd_lbb++;
 8019d40:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8019d42:	3301      	adds	r3, #1
 8019d44:	65e3      	str	r3, [r4, #92]	; 0x5c
  if (flags & TCP_FIN) {
 8019d46:	07eb      	lsls	r3, r5, #31
 8019d48:	d410      	bmi.n	8019d6c <tcp_enqueue_flags+0x9c>
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8019d4a:	6870      	ldr	r0, [r6, #4]
 8019d4c:	f7fb ff6c 	bl	8015c28 <pbuf_clen>
 8019d50:	f8b4 3066 	ldrh.w	r3, [r4, #102]	; 0x66
 8019d54:	4418      	add	r0, r3
 8019d56:	b280      	uxth	r0, r0
 8019d58:	f8a4 0066 	strh.w	r0, [r4, #102]	; 0x66
  if (pcb->snd_queuelen != 0) {
 8019d5c:	b118      	cbz	r0, 8019d66 <tcp_enqueue_flags+0x96>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 8019d5e:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8019d60:	2800      	cmp	r0, #0
 8019d62:	d035      	beq.n	8019dd0 <tcp_enqueue_flags+0x100>
  return ERR_OK;
 8019d64:	2000      	movs	r0, #0
}
 8019d66:	b003      	add	sp, #12
 8019d68:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    tcp_set_flags(pcb, TF_FIN);
 8019d6c:	8b63      	ldrh	r3, [r4, #26]
 8019d6e:	f043 0320 	orr.w	r3, r3, #32
 8019d72:	8363      	strh	r3, [r4, #26]
 8019d74:	e7e9      	b.n	8019d4a <tcp_enqueue_flags+0x7a>
  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8019d76:	4b23      	ldr	r3, [pc, #140]	; (8019e04 <tcp_enqueue_flags+0x134>)
 8019d78:	f240 4212 	movw	r2, #1042	; 0x412
 8019d7c:	4922      	ldr	r1, [pc, #136]	; (8019e08 <tcp_enqueue_flags+0x138>)
 8019d7e:	4823      	ldr	r0, [pc, #140]	; (8019e0c <tcp_enqueue_flags+0x13c>)
 8019d80:	f005 ff42 	bl	801fc08 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 8019d84:	2c00      	cmp	r4, #0
 8019d86:	d1ad      	bne.n	8019ce4 <tcp_enqueue_flags+0x14>
 8019d88:	4b1e      	ldr	r3, [pc, #120]	; (8019e04 <tcp_enqueue_flags+0x134>)
 8019d8a:	f240 4213 	movw	r2, #1043	; 0x413
 8019d8e:	4920      	ldr	r1, [pc, #128]	; (8019e10 <tcp_enqueue_flags+0x140>)
 8019d90:	481e      	ldr	r0, [pc, #120]	; (8019e0c <tcp_enqueue_flags+0x13c>)
 8019d92:	f005 ff39 	bl	801fc08 <iprintf>
 8019d96:	e7a5      	b.n	8019ce4 <tcp_enqueue_flags+0x14>
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8019d98:	4b1a      	ldr	r3, [pc, #104]	; (8019e04 <tcp_enqueue_flags+0x134>)
 8019d9a:	f240 423a 	movw	r2, #1082	; 0x43a
 8019d9e:	491d      	ldr	r1, [pc, #116]	; (8019e14 <tcp_enqueue_flags+0x144>)
 8019da0:	481a      	ldr	r0, [pc, #104]	; (8019e0c <tcp_enqueue_flags+0x13c>)
 8019da2:	f005 ff31 	bl	801fc08 <iprintf>
 8019da6:	e7ad      	b.n	8019d04 <tcp_enqueue_flags+0x34>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 8019da8:	f240 4243 	movw	r2, #1091	; 0x443
 8019dac:	4b15      	ldr	r3, [pc, #84]	; (8019e04 <tcp_enqueue_flags+0x134>)
 8019dae:	491a      	ldr	r1, [pc, #104]	; (8019e18 <tcp_enqueue_flags+0x148>)
 8019db0:	4816      	ldr	r0, [pc, #88]	; (8019e0c <tcp_enqueue_flags+0x13c>)
 8019db2:	f005 ff29 	bl	801fc08 <iprintf>
  if (pcb->unsent == NULL) {
 8019db6:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8019db8:	2a00      	cmp	r2, #0
 8019dba:	d1b7      	bne.n	8019d2c <tcp_enqueue_flags+0x5c>
    pcb->unsent = seg;
 8019dbc:	66e6      	str	r6, [r4, #108]	; 0x6c
 8019dbe:	e7b9      	b.n	8019d34 <tcp_enqueue_flags+0x64>
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8019dc0:	4b10      	ldr	r3, [pc, #64]	; (8019e04 <tcp_enqueue_flags+0x134>)
 8019dc2:	f240 4242 	movw	r2, #1090	; 0x442
 8019dc6:	4915      	ldr	r1, [pc, #84]	; (8019e1c <tcp_enqueue_flags+0x14c>)
 8019dc8:	4810      	ldr	r0, [pc, #64]	; (8019e0c <tcp_enqueue_flags+0x13c>)
 8019dca:	f005 ff1d 	bl	801fc08 <iprintf>
 8019dce:	e7a6      	b.n	8019d1e <tcp_enqueue_flags+0x4e>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 8019dd0:	6ee4      	ldr	r4, [r4, #108]	; 0x6c
 8019dd2:	2c00      	cmp	r4, #0
 8019dd4:	d1c7      	bne.n	8019d66 <tcp_enqueue_flags+0x96>
 8019dd6:	4b0b      	ldr	r3, [pc, #44]	; (8019e04 <tcp_enqueue_flags+0x134>)
 8019dd8:	f240 4266 	movw	r2, #1126	; 0x466
 8019ddc:	4910      	ldr	r1, [pc, #64]	; (8019e20 <tcp_enqueue_flags+0x150>)
 8019dde:	480b      	ldr	r0, [pc, #44]	; (8019e0c <tcp_enqueue_flags+0x13c>)
 8019de0:	f005 ff12 	bl	801fc08 <iprintf>
  return ERR_OK;
 8019de4:	4620      	mov	r0, r4
 8019de6:	e7be      	b.n	8019d66 <tcp_enqueue_flags+0x96>
    TCP_STATS_INC(tcp.memerr);
 8019de8:	490e      	ldr	r1, [pc, #56]	; (8019e24 <tcp_enqueue_flags+0x154>)
    return ERR_MEM;
 8019dea:	f04f 30ff 	mov.w	r0, #4294967295
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8019dee:	8b62      	ldrh	r2, [r4, #26]
    TCP_STATS_INC(tcp.memerr);
 8019df0:	f8b1 309c 	ldrh.w	r3, [r1, #156]	; 0x9c
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8019df4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    TCP_STATS_INC(tcp.memerr);
 8019df8:	3301      	adds	r3, #1
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8019dfa:	8362      	strh	r2, [r4, #26]
    TCP_STATS_INC(tcp.memerr);
 8019dfc:	f8a1 309c 	strh.w	r3, [r1, #156]	; 0x9c
    return ERR_MEM;
 8019e00:	e7b1      	b.n	8019d66 <tcp_enqueue_flags+0x96>
 8019e02:	bf00      	nop
 8019e04:	0803cb10 	.word	0x0803cb10
 8019e08:	0803c8bc 	.word	0x0803c8bc
 8019e0c:	08024d0c 	.word	0x08024d0c
 8019e10:	0803c914 	.word	0x0803c914
 8019e14:	0803c934 	.word	0x0803c934
 8019e18:	0803c988 	.word	0x0803c988
 8019e1c:	0803c970 	.word	0x0803c970
 8019e20:	0803c9b4 	.word	0x0803c9b4
 8019e24:	20035fa4 	.word	0x20035fa4

08019e28 <tcp_send_fin>:
{
 8019e28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8019e2a:	4605      	mov	r5, r0
 8019e2c:	b308      	cbz	r0, 8019e72 <tcp_send_fin+0x4a>
  if (pcb->unsent != NULL) {
 8019e2e:	6eec      	ldr	r4, [r5, #108]	; 0x6c
 8019e30:	b90c      	cbnz	r4, 8019e36 <tcp_send_fin+0xe>
 8019e32:	e00a      	b.n	8019e4a <tcp_send_fin+0x22>
 8019e34:	461c      	mov	r4, r3
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8019e36:	6823      	ldr	r3, [r4, #0]
 8019e38:	2b00      	cmp	r3, #0
 8019e3a:	d1fb      	bne.n	8019e34 <tcp_send_fin+0xc>
    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8019e3c:	68e3      	ldr	r3, [r4, #12]
 8019e3e:	8998      	ldrh	r0, [r3, #12]
 8019e40:	f7f9 ff1c 	bl	8013c7c <lwip_htons>
 8019e44:	f010 0607 	ands.w	r6, r0, #7
 8019e48:	d005      	beq.n	8019e56 <tcp_send_fin+0x2e>
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8019e4a:	4628      	mov	r0, r5
 8019e4c:	2101      	movs	r1, #1
}
 8019e4e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8019e52:	f7ff bf3d 	b.w	8019cd0 <tcp_enqueue_flags>
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8019e56:	68e3      	ldr	r3, [r4, #12]
 8019e58:	2001      	movs	r0, #1
 8019e5a:	899f      	ldrh	r7, [r3, #12]
 8019e5c:	f7f9 ff0e 	bl	8013c7c <lwip_htons>
      tcp_set_flags(pcb, TF_FIN);
 8019e60:	8b6b      	ldrh	r3, [r5, #26]
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8019e62:	4338      	orrs	r0, r7
 8019e64:	68e2      	ldr	r2, [r4, #12]
      tcp_set_flags(pcb, TF_FIN);
 8019e66:	f043 0320 	orr.w	r3, r3, #32
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8019e6a:	8190      	strh	r0, [r2, #12]
}
 8019e6c:	4630      	mov	r0, r6
      tcp_set_flags(pcb, TF_FIN);
 8019e6e:	836b      	strh	r3, [r5, #26]
}
 8019e70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8019e72:	4b04      	ldr	r3, [pc, #16]	; (8019e84 <tcp_send_fin+0x5c>)
 8019e74:	f240 32eb 	movw	r2, #1003	; 0x3eb
 8019e78:	4903      	ldr	r1, [pc, #12]	; (8019e88 <tcp_send_fin+0x60>)
 8019e7a:	4804      	ldr	r0, [pc, #16]	; (8019e8c <tcp_send_fin+0x64>)
 8019e7c:	f005 fec4 	bl	801fc08 <iprintf>
 8019e80:	e7d5      	b.n	8019e2e <tcp_send_fin+0x6>
 8019e82:	bf00      	nop
 8019e84:	0803cb10 	.word	0x0803cb10
 8019e88:	0803cc94 	.word	0x0803cc94
 8019e8c:	08024d0c 	.word	0x08024d0c

08019e90 <tcp_rexmit_rto_prepare>:
{
 8019e90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 8019e92:	4605      	mov	r5, r0
 8019e94:	b370      	cbz	r0, 8019ef4 <tcp_rexmit_rto_prepare+0x64>
  if (pcb->unacked == NULL) {
 8019e96:	6f2c      	ldr	r4, [r5, #112]	; 0x70
 8019e98:	b924      	cbnz	r4, 8019ea4 <tcp_rexmit_rto_prepare+0x14>
 8019e9a:	e028      	b.n	8019eee <tcp_rexmit_rto_prepare+0x5e>
    if (tcp_output_segment_busy(seg)) {
 8019e9c:	f7ff f92a 	bl	80190f4 <tcp_output_segment_busy>
 8019ea0:	bb28      	cbnz	r0, 8019eee <tcp_rexmit_rto_prepare+0x5e>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8019ea2:	6824      	ldr	r4, [r4, #0]
 8019ea4:	6823      	ldr	r3, [r4, #0]
    if (tcp_output_segment_busy(seg)) {
 8019ea6:	4620      	mov	r0, r4
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8019ea8:	2b00      	cmp	r3, #0
 8019eaa:	d1f7      	bne.n	8019e9c <tcp_rexmit_rto_prepare+0xc>
  if (tcp_output_segment_busy(seg)) {
 8019eac:	f7ff f922 	bl	80190f4 <tcp_output_segment_busy>
 8019eb0:	4606      	mov	r6, r0
 8019eb2:	b9e0      	cbnz	r0, 8019eee <tcp_rexmit_rto_prepare+0x5e>
  tcp_set_flags(pcb, TF_RTO);
 8019eb4:	8b6b      	ldrh	r3, [r5, #26]
  seg->next = pcb->unsent;
 8019eb6:	6eea      	ldr	r2, [r5, #108]	; 0x6c
  pcb->unsent = pcb->unacked;
 8019eb8:	6f29      	ldr	r1, [r5, #112]	; 0x70
  tcp_set_flags(pcb, TF_RTO);
 8019eba:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  seg->next = pcb->unsent;
 8019ebe:	6022      	str	r2, [r4, #0]
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8019ec0:	68e2      	ldr	r2, [r4, #12]
  tcp_set_flags(pcb, TF_RTO);
 8019ec2:	836b      	strh	r3, [r5, #26]
  pcb->unacked = NULL;
 8019ec4:	e9c5 101b 	strd	r1, r0, [r5, #108]	; 0x6c
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8019ec8:	6850      	ldr	r0, [r2, #4]
 8019eca:	f7f9 fedb 	bl	8013c84 <lwip_htonl>
 8019ece:	68e3      	ldr	r3, [r4, #12]
 8019ed0:	4607      	mov	r7, r0
 8019ed2:	8924      	ldrh	r4, [r4, #8]
 8019ed4:	8998      	ldrh	r0, [r3, #12]
 8019ed6:	f7f9 fed1 	bl	8013c7c <lwip_htons>
 8019eda:	f010 0303 	ands.w	r3, r0, #3
 8019ede:	4427      	add	r7, r4
  return ERR_OK;
 8019ee0:	4630      	mov	r0, r6
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8019ee2:	bf18      	it	ne
 8019ee4:	2301      	movne	r3, #1
  pcb->rttest = 0;
 8019ee6:	636e      	str	r6, [r5, #52]	; 0x34
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8019ee8:	443b      	add	r3, r7
 8019eea:	64eb      	str	r3, [r5, #76]	; 0x4c
}
 8019eec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return ERR_VAL;
 8019eee:	f06f 0005 	mvn.w	r0, #5
}
 8019ef2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 8019ef4:	4b03      	ldr	r3, [pc, #12]	; (8019f04 <tcp_rexmit_rto_prepare+0x74>)
 8019ef6:	f240 6263 	movw	r2, #1635	; 0x663
 8019efa:	4903      	ldr	r1, [pc, #12]	; (8019f08 <tcp_rexmit_rto_prepare+0x78>)
 8019efc:	4803      	ldr	r0, [pc, #12]	; (8019f0c <tcp_rexmit_rto_prepare+0x7c>)
 8019efe:	f005 fe83 	bl	801fc08 <iprintf>
 8019f02:	e7c8      	b.n	8019e96 <tcp_rexmit_rto_prepare+0x6>
 8019f04:	0803cb10 	.word	0x0803cb10
 8019f08:	0803cc18 	.word	0x0803cc18
 8019f0c:	08024d0c 	.word	0x08024d0c

08019f10 <tcp_rexmit>:
{
 8019f10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 8019f12:	4607      	mov	r7, r0
 8019f14:	b378      	cbz	r0, 8019f76 <tcp_rexmit+0x66>
  if (pcb->unacked == NULL) {
 8019f16:	6f3e      	ldr	r6, [r7, #112]	; 0x70
 8019f18:	2e00      	cmp	r6, #0
 8019f1a:	d034      	beq.n	8019f86 <tcp_rexmit+0x76>
  if (tcp_output_segment_busy(seg)) {
 8019f1c:	4630      	mov	r0, r6
 8019f1e:	f7ff f8e9 	bl	80190f4 <tcp_output_segment_busy>
 8019f22:	bb80      	cbnz	r0, 8019f86 <tcp_rexmit+0x76>
  pcb->unacked = seg->next;
 8019f24:	6832      	ldr	r2, [r6, #0]
  cur_seg = &(pcb->unsent);
 8019f26:	f107 056c 	add.w	r5, r7, #108	; 0x6c
  while (*cur_seg &&
 8019f2a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
  pcb->unacked = seg->next;
 8019f2c:	673a      	str	r2, [r7, #112]	; 0x70
  while (*cur_seg &&
 8019f2e:	b91b      	cbnz	r3, 8019f38 <tcp_rexmit+0x28>
 8019f30:	e00f      	b.n	8019f52 <tcp_rexmit+0x42>
    cur_seg = &((*cur_seg)->next );
 8019f32:	682d      	ldr	r5, [r5, #0]
  while (*cur_seg &&
 8019f34:	682b      	ldr	r3, [r5, #0]
 8019f36:	b163      	cbz	r3, 8019f52 <tcp_rexmit+0x42>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8019f38:	68db      	ldr	r3, [r3, #12]
 8019f3a:	6858      	ldr	r0, [r3, #4]
 8019f3c:	f7f9 fea2 	bl	8013c84 <lwip_htonl>
 8019f40:	68f3      	ldr	r3, [r6, #12]
 8019f42:	4604      	mov	r4, r0
 8019f44:	6858      	ldr	r0, [r3, #4]
 8019f46:	f7f9 fe9d 	bl	8013c84 <lwip_htonl>
 8019f4a:	1a20      	subs	r0, r4, r0
  while (*cur_seg &&
 8019f4c:	2800      	cmp	r0, #0
 8019f4e:	dbf0      	blt.n	8019f32 <tcp_rexmit+0x22>
 8019f50:	682b      	ldr	r3, [r5, #0]
  seg->next = *cur_seg;
 8019f52:	6033      	str	r3, [r6, #0]
  *cur_seg = seg;
 8019f54:	602e      	str	r6, [r5, #0]
  if (seg->next == NULL) {
 8019f56:	6833      	ldr	r3, [r6, #0]
 8019f58:	b153      	cbz	r3, 8019f70 <tcp_rexmit+0x60>
  if (pcb->nrtx < 0xFF) {
 8019f5a:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 8019f5e:	2bff      	cmp	r3, #255	; 0xff
 8019f60:	d002      	beq.n	8019f68 <tcp_rexmit+0x58>
    ++pcb->nrtx;
 8019f62:	3301      	adds	r3, #1
 8019f64:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  pcb->rttest = 0;
 8019f68:	2300      	movs	r3, #0
  return ERR_OK;
 8019f6a:	4618      	mov	r0, r3
  pcb->rttest = 0;
 8019f6c:	637b      	str	r3, [r7, #52]	; 0x34
}
 8019f6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    pcb->unsent_oversize = 0;
 8019f70:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
 8019f74:	e7f1      	b.n	8019f5a <tcp_rexmit+0x4a>
  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 8019f76:	4b05      	ldr	r3, [pc, #20]	; (8019f8c <tcp_rexmit+0x7c>)
 8019f78:	f240 62c1 	movw	r2, #1729	; 0x6c1
 8019f7c:	4904      	ldr	r1, [pc, #16]	; (8019f90 <tcp_rexmit+0x80>)
 8019f7e:	4805      	ldr	r0, [pc, #20]	; (8019f94 <tcp_rexmit+0x84>)
 8019f80:	f005 fe42 	bl	801fc08 <iprintf>
 8019f84:	e7c7      	b.n	8019f16 <tcp_rexmit+0x6>
    return ERR_VAL;
 8019f86:	f06f 0005 	mvn.w	r0, #5
}
 8019f8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019f8c:	0803cb10 	.word	0x0803cb10
 8019f90:	0803cba0 	.word	0x0803cba0
 8019f94:	08024d0c 	.word	0x08024d0c

08019f98 <tcp_rexmit_fast>:
{
 8019f98:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 8019f9a:	4604      	mov	r4, r0
 8019f9c:	b338      	cbz	r0, 8019fee <tcp_rexmit_fast+0x56>
  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8019f9e:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8019fa0:	b113      	cbz	r3, 8019fa8 <tcp_rexmit_fast+0x10>
 8019fa2:	8b63      	ldrh	r3, [r4, #26]
 8019fa4:	075b      	lsls	r3, r3, #29
 8019fa6:	d500      	bpl.n	8019faa <tcp_rexmit_fast+0x12>
}
 8019fa8:	bd10      	pop	{r4, pc}
    if (tcp_rexmit(pcb) == ERR_OK) {
 8019faa:	4620      	mov	r0, r4
 8019fac:	f7ff ffb0 	bl	8019f10 <tcp_rexmit>
 8019fb0:	2800      	cmp	r0, #0
 8019fb2:	d1f9      	bne.n	8019fa8 <tcp_rexmit_fast+0x10>
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8019fb4:	f8b4 3060 	ldrh.w	r3, [r4, #96]	; 0x60
 8019fb8:	f8b4 2048 	ldrh.w	r2, [r4, #72]	; 0x48
 8019fbc:	429a      	cmp	r2, r3
 8019fbe:	bf38      	it	cc
 8019fc0:	0853      	lsrcc	r3, r2, #1
      if (pcb->ssthresh < (2U * pcb->mss)) {
 8019fc2:	8e62      	ldrh	r2, [r4, #50]	; 0x32
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8019fc4:	bf28      	it	cs
 8019fc6:	085b      	lsrcs	r3, r3, #1
      if (pcb->ssthresh < (2U * pcb->mss)) {
 8019fc8:	0051      	lsls	r1, r2, #1
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8019fca:	f8a4 304a 	strh.w	r3, [r4, #74]	; 0x4a
      if (pcb->ssthresh < (2U * pcb->mss)) {
 8019fce:	428b      	cmp	r3, r1
 8019fd0:	d202      	bcs.n	8019fd8 <tcp_rexmit_fast+0x40>
        pcb->ssthresh = 2 * pcb->mss;
 8019fd2:	b28b      	uxth	r3, r1
 8019fd4:	f8a4 304a 	strh.w	r3, [r4, #74]	; 0x4a
      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 8019fd8:	440a      	add	r2, r1
      tcp_set_flags(pcb, TF_INFR);
 8019fda:	8b61      	ldrh	r1, [r4, #26]
      pcb->rtime = 0;
 8019fdc:	2000      	movs	r0, #0
      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 8019fde:	4413      	add	r3, r2
      tcp_set_flags(pcb, TF_INFR);
 8019fe0:	f041 0204 	orr.w	r2, r1, #4
      pcb->rtime = 0;
 8019fe4:	8620      	strh	r0, [r4, #48]	; 0x30
      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 8019fe6:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 8019fea:	8362      	strh	r2, [r4, #26]
}
 8019fec:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 8019fee:	4b04      	ldr	r3, [pc, #16]	; (801a000 <tcp_rexmit_fast+0x68>)
 8019ff0:	f240 62f9 	movw	r2, #1785	; 0x6f9
 8019ff4:	4903      	ldr	r1, [pc, #12]	; (801a004 <tcp_rexmit_fast+0x6c>)
 8019ff6:	4804      	ldr	r0, [pc, #16]	; (801a008 <tcp_rexmit_fast+0x70>)
 8019ff8:	f005 fe06 	bl	801fc08 <iprintf>
 8019ffc:	e7cf      	b.n	8019f9e <tcp_rexmit_fast+0x6>
 8019ffe:	bf00      	nop
 801a000:	0803cb10 	.word	0x0803cb10
 801a004:	0803cbb8 	.word	0x0803cbb8
 801a008:	08024d0c 	.word	0x08024d0c

0801a00c <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 801a00c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a010:	b084      	sub	sp, #16
 801a012:	4682      	mov	sl, r0
 801a014:	460e      	mov	r6, r1
 801a016:	4617      	mov	r7, r2
 801a018:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 801a01a:	461c      	mov	r4, r3
{
 801a01c:	f8bd 8034 	ldrh.w	r8, [sp, #52]	; 0x34
 801a020:	f8bd 9038 	ldrh.w	r9, [sp, #56]	; 0x38
  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 801a024:	b303      	cbz	r3, 801a068 <tcp_rst+0x5c>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 801a026:	b345      	cbz	r5, 801a07a <tcp_rst+0x6e>
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 801a028:	4630      	mov	r0, r6
 801a02a:	f246 0608 	movw	r6, #24584	; 0x6008
 801a02e:	f7f9 fe29 	bl	8013c84 <lwip_htonl>
 801a032:	2114      	movs	r1, #20
 801a034:	4602      	mov	r2, r0
 801a036:	f8cd 9000 	str.w	r9, [sp]
 801a03a:	4643      	mov	r3, r8
 801a03c:	4638      	mov	r0, r7
 801a03e:	e9cd 1601 	strd	r1, r6, [sp, #4]
 801a042:	2100      	movs	r1, #0
 801a044:	f7ff f948 	bl	80192d8 <tcp_output_alloc_header_common.constprop.4>
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 801a048:	4606      	mov	r6, r0
 801a04a:	b150      	cbz	r0, 801a062 <tcp_rst+0x56>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801a04c:	f7ff f9b4 	bl	80193b8 <tcp_output_fill_options.isra.0.constprop.5>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 801a050:	462b      	mov	r3, r5
 801a052:	4622      	mov	r2, r4
 801a054:	4631      	mov	r1, r6
 801a056:	4650      	mov	r0, sl
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 801a058:	b004      	add	sp, #16
 801a05a:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 801a05e:	f7ff b9bb 	b.w	80193d8 <tcp_output_control_segment>
}
 801a062:	b004      	add	sp, #16
 801a064:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 801a068:	4b08      	ldr	r3, [pc, #32]	; (801a08c <tcp_rst+0x80>)
 801a06a:	f240 72c4 	movw	r2, #1988	; 0x7c4
 801a06e:	4908      	ldr	r1, [pc, #32]	; (801a090 <tcp_rst+0x84>)
 801a070:	4808      	ldr	r0, [pc, #32]	; (801a094 <tcp_rst+0x88>)
 801a072:	f005 fdc9 	bl	801fc08 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 801a076:	2d00      	cmp	r5, #0
 801a078:	d1d6      	bne.n	801a028 <tcp_rst+0x1c>
 801a07a:	4b04      	ldr	r3, [pc, #16]	; (801a08c <tcp_rst+0x80>)
 801a07c:	f240 72c5 	movw	r2, #1989	; 0x7c5
 801a080:	4905      	ldr	r1, [pc, #20]	; (801a098 <tcp_rst+0x8c>)
 801a082:	4804      	ldr	r0, [pc, #16]	; (801a094 <tcp_rst+0x88>)
 801a084:	f005 fdc0 	bl	801fc08 <iprintf>
 801a088:	e7ce      	b.n	801a028 <tcp_rst+0x1c>
 801a08a:	bf00      	nop
 801a08c:	0803cb10 	.word	0x0803cb10
 801a090:	0803cc3c 	.word	0x0803cc3c
 801a094:	08024d0c 	.word	0x08024d0c
 801a098:	0803cc58 	.word	0x0803cc58

0801a09c <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 801a09c:	b538      	push	{r3, r4, r5, lr}
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
  u8_t num_sacks = 0;

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 801a09e:	4604      	mov	r4, r0
 801a0a0:	b1d8      	cbz	r0, 801a0da <tcp_send_empty_ack+0x3e>
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 801a0a2:	6d20      	ldr	r0, [r4, #80]	; 0x50
 801a0a4:	f7f9 fdee 	bl	8013c84 <lwip_htonl>
 801a0a8:	2100      	movs	r1, #0
 801a0aa:	4602      	mov	r2, r0
 801a0ac:	4620      	mov	r0, r4
 801a0ae:	f7ff f959 	bl	8019364 <tcp_output_alloc_header.constprop.3>
  if (p == NULL) {
 801a0b2:	4605      	mov	r5, r0
 801a0b4:	b1c8      	cbz	r0, 801a0ea <tcp_send_empty_ack+0x4e>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 801a0b6:	f7ff f97f 	bl	80193b8 <tcp_output_fill_options.isra.0.constprop.5>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801a0ba:	1d23      	adds	r3, r4, #4
 801a0bc:	4629      	mov	r1, r5
 801a0be:	4622      	mov	r2, r4
 801a0c0:	4620      	mov	r0, r4
 801a0c2:	f7ff f989 	bl	80193d8 <tcp_output_control_segment>
  if (err != ERR_OK) {
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801a0c6:	8b63      	ldrh	r3, [r4, #26]
  if (err != ERR_OK) {
 801a0c8:	b918      	cbnz	r0, 801a0d2 <tcp_send_empty_ack+0x36>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801a0ca:	f023 0303 	bic.w	r3, r3, #3
 801a0ce:	8363      	strh	r3, [r4, #26]
  }

  return err;
}
 801a0d0:	bd38      	pop	{r3, r4, r5, pc}
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801a0d2:	f043 0303 	orr.w	r3, r3, #3
 801a0d6:	8363      	strh	r3, [r4, #26]
}
 801a0d8:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 801a0da:	4b07      	ldr	r3, [pc, #28]	; (801a0f8 <tcp_send_empty_ack+0x5c>)
 801a0dc:	f240 72ea 	movw	r2, #2026	; 0x7ea
 801a0e0:	4906      	ldr	r1, [pc, #24]	; (801a0fc <tcp_send_empty_ack+0x60>)
 801a0e2:	4807      	ldr	r0, [pc, #28]	; (801a100 <tcp_send_empty_ack+0x64>)
 801a0e4:	f005 fd90 	bl	801fc08 <iprintf>
 801a0e8:	e7db      	b.n	801a0a2 <tcp_send_empty_ack+0x6>
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801a0ea:	8b63      	ldrh	r3, [r4, #26]
    return ERR_BUF;
 801a0ec:	f06f 0001 	mvn.w	r0, #1
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801a0f0:	f043 0303 	orr.w	r3, r3, #3
 801a0f4:	8363      	strh	r3, [r4, #26]
}
 801a0f6:	bd38      	pop	{r3, r4, r5, pc}
 801a0f8:	0803cb10 	.word	0x0803cb10
 801a0fc:	0803cc74 	.word	0x0803cc74
 801a100:	08024d0c 	.word	0x08024d0c

0801a104 <tcp_output>:
{
 801a104:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 801a108:	4604      	mov	r4, r0
{
 801a10a:	b085      	sub	sp, #20
  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 801a10c:	2800      	cmp	r0, #0
 801a10e:	f000 81b3 	beq.w	801a478 <tcp_output+0x374>
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 801a112:	7d23      	ldrb	r3, [r4, #20]
 801a114:	2b01      	cmp	r3, #1
 801a116:	f000 8137 	beq.w	801a388 <tcp_output+0x284>
  if (tcp_input_pcb == pcb) {
 801a11a:	4bc2      	ldr	r3, [pc, #776]	; (801a424 <tcp_output+0x320>)
 801a11c:	681b      	ldr	r3, [r3, #0]
 801a11e:	42a3      	cmp	r3, r4
 801a120:	f000 812e 	beq.w	801a380 <tcp_output+0x27c>
  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 801a124:	f8b4 7060 	ldrh.w	r7, [r4, #96]	; 0x60
 801a128:	f8b4 3048 	ldrh.w	r3, [r4, #72]	; 0x48
  seg = pcb->unsent;
 801a12c:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 801a12e:	429f      	cmp	r7, r3
 801a130:	bf28      	it	cs
 801a132:	461f      	movcs	r7, r3
  if (seg == NULL) {
 801a134:	b955      	cbnz	r5, 801a14c <tcp_output+0x48>
    if (pcb->flags & TF_ACK_NOW) {
 801a136:	8b63      	ldrh	r3, [r4, #26]
 801a138:	0799      	lsls	r1, r3, #30
 801a13a:	f100 8142 	bmi.w	801a3c2 <tcp_output+0x2be>
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 801a13e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  return ERR_OK;
 801a142:	2000      	movs	r0, #0
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 801a144:	8363      	strh	r3, [r4, #26]
}
 801a146:	b005      	add	sp, #20
 801a148:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 801a14c:	7a20      	ldrb	r0, [r4, #8]
  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 801a14e:	f104 0904 	add.w	r9, r4, #4
  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 801a152:	2800      	cmp	r0, #0
 801a154:	f040 81b5 	bne.w	801a4c2 <tcp_output+0x3be>
    return ip_route(src, dst);
 801a158:	4648      	mov	r0, r9
 801a15a:	f003 f8cf 	bl	801d2fc <ip4_route>
 801a15e:	4682      	mov	sl, r0
  if (netif == NULL) {
 801a160:	f1ba 0f00 	cmp.w	sl, #0
 801a164:	f000 81ba 	beq.w	801a4dc <tcp_output+0x3d8>
  if (ip_addr_isany(&pcb->local_ip)) {
 801a168:	6823      	ldr	r3, [r4, #0]
 801a16a:	b913      	cbnz	r3, 801a172 <tcp_output+0x6e>
    ip_addr_copy(pcb->local_ip, *local_ip);
 801a16c:	f8da 3004 	ldr.w	r3, [sl, #4]
 801a170:	6023      	str	r3, [r4, #0]
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 801a172:	68eb      	ldr	r3, [r5, #12]
 801a174:	6858      	ldr	r0, [r3, #4]
 801a176:	f7f9 fd85 	bl	8013c84 <lwip_htonl>
 801a17a:	892b      	ldrh	r3, [r5, #8]
 801a17c:	6c62      	ldr	r2, [r4, #68]	; 0x44
 801a17e:	1a9b      	subs	r3, r3, r2
 801a180:	4418      	add	r0, r3
 801a182:	42b8      	cmp	r0, r7
 801a184:	f200 8108 	bhi.w	801a398 <tcp_output+0x294>
  pcb->persist_backoff = 0;
 801a188:	2300      	movs	r3, #0
  useg = pcb->unacked;
 801a18a:	f8d4 8070 	ldr.w	r8, [r4, #112]	; 0x70
  pcb->persist_backoff = 0;
 801a18e:	f884 3099 	strb.w	r3, [r4, #153]	; 0x99
  if (useg != NULL) {
 801a192:	f1b8 0f00 	cmp.w	r8, #0
 801a196:	d101      	bne.n	801a19c <tcp_output+0x98>
 801a198:	e004      	b.n	801a1a4 <tcp_output+0xa0>
 801a19a:	4698      	mov	r8, r3
    for (; useg->next != NULL; useg = useg->next);
 801a19c:	f8d8 3000 	ldr.w	r3, [r8]
 801a1a0:	2b00      	cmp	r3, #0
 801a1a2:	d1fa      	bne.n	801a19a <tcp_output+0x96>
    LWIP_ASSERT("RST not expected here!",
 801a1a4:	464e      	mov	r6, r9
 801a1a6:	e048      	b.n	801a23a <tcp_output+0x136>
    if (pcb->state != SYN_SENT) {
 801a1a8:	7d23      	ldrb	r3, [r4, #20]
    pcb->unsent = seg->next;
 801a1aa:	682a      	ldr	r2, [r5, #0]
    if (pcb->state != SYN_SENT) {
 801a1ac:	2b02      	cmp	r3, #2
    pcb->unsent = seg->next;
 801a1ae:	66e2      	str	r2, [r4, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 801a1b0:	d003      	beq.n	801a1ba <tcp_output+0xb6>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801a1b2:	8b63      	ldrh	r3, [r4, #26]
 801a1b4:	f023 0303 	bic.w	r3, r3, #3
 801a1b8:	8363      	strh	r3, [r4, #26]
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801a1ba:	68eb      	ldr	r3, [r5, #12]
 801a1bc:	6858      	ldr	r0, [r3, #4]
 801a1be:	f7f9 fd61 	bl	8013c84 <lwip_htonl>
 801a1c2:	68eb      	ldr	r3, [r5, #12]
 801a1c4:	4681      	mov	r9, r0
 801a1c6:	f8b5 b008 	ldrh.w	fp, [r5, #8]
 801a1ca:	8998      	ldrh	r0, [r3, #12]
 801a1cc:	f7f9 fd56 	bl	8013c7c <lwip_htons>
 801a1d0:	f010 0003 	ands.w	r0, r0, #3
 801a1d4:	44d9      	add	r9, fp
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801a1d6:	6d23      	ldr	r3, [r4, #80]	; 0x50
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801a1d8:	bf18      	it	ne
 801a1da:	2001      	movne	r0, #1
 801a1dc:	4448      	add	r0, r9
    if (TCP_TCPLEN(seg) > 0) {
 801a1de:	f8b5 9008 	ldrh.w	r9, [r5, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801a1e2:	1a1b      	subs	r3, r3, r0
 801a1e4:	2b00      	cmp	r3, #0
    if (TCP_TCPLEN(seg) > 0) {
 801a1e6:	68eb      	ldr	r3, [r5, #12]
      pcb->snd_nxt = snd_nxt;
 801a1e8:	bfb8      	it	lt
 801a1ea:	6520      	strlt	r0, [r4, #80]	; 0x50
    if (TCP_TCPLEN(seg) > 0) {
 801a1ec:	8998      	ldrh	r0, [r3, #12]
 801a1ee:	f7f9 fd45 	bl	8013c7c <lwip_htons>
 801a1f2:	f010 0003 	ands.w	r0, r0, #3
 801a1f6:	bf18      	it	ne
 801a1f8:	2001      	movne	r0, #1
 801a1fa:	eb10 0f09 	cmn.w	r0, r9
 801a1fe:	f000 80ee 	beq.w	801a3de <tcp_output+0x2da>
      seg->next = NULL;
 801a202:	2200      	movs	r2, #0
      if (pcb->unacked == NULL) {
 801a204:	6f23      	ldr	r3, [r4, #112]	; 0x70
      seg->next = NULL;
 801a206:	602a      	str	r2, [r5, #0]
      if (pcb->unacked == NULL) {
 801a208:	2b00      	cmp	r3, #0
 801a20a:	f000 80ec 	beq.w	801a3e6 <tcp_output+0x2e2>
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 801a20e:	68eb      	ldr	r3, [r5, #12]
 801a210:	6858      	ldr	r0, [r3, #4]
 801a212:	f7f9 fd37 	bl	8013c84 <lwip_htonl>
 801a216:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801a21a:	4681      	mov	r9, r0
 801a21c:	6858      	ldr	r0, [r3, #4]
 801a21e:	f7f9 fd31 	bl	8013c84 <lwip_htonl>
 801a222:	eba9 0000 	sub.w	r0, r9, r0
 801a226:	2800      	cmp	r0, #0
 801a228:	f2c0 812e 	blt.w	801a488 <tcp_output+0x384>
          useg->next = seg;
 801a22c:	f8c8 5000 	str.w	r5, [r8]
 801a230:	46a8      	mov	r8, r5
    seg = pcb->unsent;
 801a232:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
  while (seg != NULL &&
 801a234:	2d00      	cmp	r5, #0
 801a236:	f000 8148 	beq.w	801a4ca <tcp_output+0x3c6>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 801a23a:	68eb      	ldr	r3, [r5, #12]
 801a23c:	6858      	ldr	r0, [r3, #4]
 801a23e:	f7f9 fd21 	bl	8013c84 <lwip_htonl>
 801a242:	6c63      	ldr	r3, [r4, #68]	; 0x44
 801a244:	892a      	ldrh	r2, [r5, #8]
 801a246:	1ac0      	subs	r0, r0, r3
 801a248:	4410      	add	r0, r2
  while (seg != NULL &&
 801a24a:	42b8      	cmp	r0, r7
 801a24c:	f200 813f 	bhi.w	801a4ce <tcp_output+0x3ca>
    LWIP_ASSERT("RST not expected here!",
 801a250:	68eb      	ldr	r3, [r5, #12]
 801a252:	8998      	ldrh	r0, [r3, #12]
 801a254:	f7f9 fd12 	bl	8013c7c <lwip_htons>
 801a258:	0742      	lsls	r2, r0, #29
 801a25a:	f100 80b8 	bmi.w	801a3ce <tcp_output+0x2ca>
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801a25e:	6f23      	ldr	r3, [r4, #112]	; 0x70
 801a260:	b163      	cbz	r3, 801a27c <tcp_output+0x178>
 801a262:	8b62      	ldrh	r2, [r4, #26]
 801a264:	f012 0f44 	tst.w	r2, #68	; 0x44
 801a268:	4613      	mov	r3, r2
 801a26a:	d107      	bne.n	801a27c <tcp_output+0x178>
 801a26c:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 801a26e:	2900      	cmp	r1, #0
 801a270:	f000 80c2 	beq.w	801a3f8 <tcp_output+0x2f4>
 801a274:	6808      	ldr	r0, [r1, #0]
 801a276:	2800      	cmp	r0, #0
 801a278:	f000 80b8 	beq.w	801a3ec <tcp_output+0x2e8>
    if (pcb->state != SYN_SENT) {
 801a27c:	7d23      	ldrb	r3, [r4, #20]
 801a27e:	2b02      	cmp	r3, #2
 801a280:	d009      	beq.n	801a296 <tcp_output+0x192>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 801a282:	68eb      	ldr	r3, [r5, #12]
 801a284:	2010      	movs	r0, #16
 801a286:	f8b3 900c 	ldrh.w	r9, [r3, #12]
 801a28a:	f7f9 fcf7 	bl	8013c7c <lwip_htons>
 801a28e:	68eb      	ldr	r3, [r5, #12]
 801a290:	ea49 0000 	orr.w	r0, r9, r0
 801a294:	8198      	strh	r0, [r3, #12]
  if (tcp_output_segment_busy(seg)) {
 801a296:	4628      	mov	r0, r5
 801a298:	f7fe ff2c 	bl	80190f4 <tcp_output_segment_busy>
 801a29c:	2800      	cmp	r0, #0
 801a29e:	d183      	bne.n	801a1a8 <tcp_output+0xa4>
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 801a2a0:	f8d5 900c 	ldr.w	r9, [r5, #12]
 801a2a4:	6a60      	ldr	r0, [r4, #36]	; 0x24
 801a2a6:	f7f9 fced 	bl	8013c84 <lwip_htonl>
 801a2aa:	f8c9 0008 	str.w	r0, [r9, #8]
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 801a2ae:	8d60      	ldrh	r0, [r4, #42]	; 0x2a
 801a2b0:	f8d5 900c 	ldr.w	r9, [r5, #12]
 801a2b4:	f7f9 fce2 	bl	8013c7c <lwip_htons>
  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801a2b8:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 801a2ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 801a2bc:	f8a9 000e 	strh.w	r0, [r9, #14]
  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801a2c0:	4413      	add	r3, r2
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 801a2c2:	f8d5 900c 	ldr.w	r9, [r5, #12]
  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801a2c6:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (seg->flags & TF_SEG_OPTS_MSS) {
 801a2c8:	7aab      	ldrb	r3, [r5, #10]
 801a2ca:	07db      	lsls	r3, r3, #31
 801a2cc:	f100 80c3 	bmi.w	801a456 <tcp_output+0x352>
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 801a2d0:	f109 0b14 	add.w	fp, r9, #20
  if (pcb->rtime < 0) {
 801a2d4:	f9b4 3030 	ldrsh.w	r3, [r4, #48]	; 0x30
 801a2d8:	2b00      	cmp	r3, #0
 801a2da:	da01      	bge.n	801a2e0 <tcp_output+0x1dc>
    pcb->rtime = 0;
 801a2dc:	2300      	movs	r3, #0
 801a2de:	8623      	strh	r3, [r4, #48]	; 0x30
  if (pcb->rttest == 0) {
 801a2e0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801a2e2:	2b00      	cmp	r3, #0
 801a2e4:	f000 80ac 	beq.w	801a440 <tcp_output+0x33c>
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 801a2e8:	6868      	ldr	r0, [r5, #4]
  seg->tcphdr->chksum = 0;
 801a2ea:	2100      	movs	r1, #0
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 801a2ec:	6843      	ldr	r3, [r0, #4]
  seg->p->tot_len -= len;
 801a2ee:	8902      	ldrh	r2, [r0, #8]
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 801a2f0:	eba9 0303 	sub.w	r3, r9, r3
  seg->p->len -= len;
 801a2f4:	f8b0 c00a 	ldrh.w	ip, [r0, #10]
  seg->p->payload = seg->tcphdr;
 801a2f8:	f8c0 9004 	str.w	r9, [r0, #4]
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 801a2fc:	b29b      	uxth	r3, r3
  seg->p->tot_len -= len;
 801a2fe:	1ad2      	subs	r2, r2, r3
  seg->p->len -= len;
 801a300:	ebac 0303 	sub.w	r3, ip, r3
  seg->p->tot_len -= len;
 801a304:	b292      	uxth	r2, r2
  seg->p->len -= len;
 801a306:	8143      	strh	r3, [r0, #10]
  seg->p->tot_len -= len;
 801a308:	8102      	strh	r2, [r0, #8]
  seg->tcphdr->chksum = 0;
 801a30a:	f889 1010 	strb.w	r1, [r9, #16]
 801a30e:	f889 1011 	strb.w	r1, [r9, #17]
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 801a312:	7aab      	ldrb	r3, [r5, #10]
 801a314:	009b      	lsls	r3, r3, #2
 801a316:	f003 0304 	and.w	r3, r3, #4
 801a31a:	3314      	adds	r3, #20
 801a31c:	444b      	add	r3, r9
 801a31e:	459b      	cmp	fp, r3
 801a320:	d00a      	beq.n	801a338 <tcp_output+0x234>
 801a322:	f240 621c 	movw	r2, #1564	; 0x61c
 801a326:	4b40      	ldr	r3, [pc, #256]	; (801a428 <tcp_output+0x324>)
 801a328:	4940      	ldr	r1, [pc, #256]	; (801a42c <tcp_output+0x328>)
 801a32a:	4841      	ldr	r0, [pc, #260]	; (801a430 <tcp_output+0x32c>)
 801a32c:	f005 fc6c 	bl	801fc08 <iprintf>
 801a330:	6868      	ldr	r0, [r5, #4]
 801a332:	f8d5 900c 	ldr.w	r9, [r5, #12]
 801a336:	8902      	ldrh	r2, [r0, #8]
    seg->tcphdr->chksum = ip_chksum_pseudo(seg->p, IP_PROTO_TCP,
 801a338:	4623      	mov	r3, r4
 801a33a:	2106      	movs	r1, #6
 801a33c:	9600      	str	r6, [sp, #0]
 801a33e:	f7fa fa59 	bl	80147f4 <ip_chksum_pseudo>
  TCP_STATS_INC(tcp.xmit);
 801a342:	f8df c0f8 	ldr.w	ip, [pc, #248]	; 801a43c <tcp_output+0x338>
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 801a346:	f04f 0e06 	mov.w	lr, #6
    seg->tcphdr->chksum = ip_chksum_pseudo(seg->p, IP_PROTO_TCP,
 801a34a:	f8a9 0010 	strh.w	r0, [r9, #16]
  TCP_STATS_INC(tcp.xmit);
 801a34e:	f8bc 3090 	ldrh.w	r3, [ip, #144]	; 0x90
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 801a352:	4632      	mov	r2, r6
 801a354:	6868      	ldr	r0, [r5, #4]
 801a356:	4621      	mov	r1, r4
  TCP_STATS_INC(tcp.xmit);
 801a358:	3301      	adds	r3, #1
 801a35a:	f8ac 3090 	strh.w	r3, [ip, #144]	; 0x90
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 801a35e:	7ae3      	ldrb	r3, [r4, #11]
 801a360:	e9cd ea01 	strd	lr, sl, [sp, #4]
 801a364:	f894 c00a 	ldrb.w	ip, [r4, #10]
 801a368:	f8cd c000 	str.w	ip, [sp]
 801a36c:	f003 f9de 	bl	801d72c <ip4_output_if>
    if (err != ERR_OK) {
 801a370:	2800      	cmp	r0, #0
 801a372:	f43f af19 	beq.w	801a1a8 <tcp_output+0xa4>
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801a376:	8b63      	ldrh	r3, [r4, #26]
 801a378:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801a37c:	8363      	strh	r3, [r4, #26]
      return err;
 801a37e:	e6e2      	b.n	801a146 <tcp_output+0x42>
    return ERR_OK;
 801a380:	2000      	movs	r0, #0
}
 801a382:	b005      	add	sp, #20
 801a384:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 801a388:	4b27      	ldr	r3, [pc, #156]	; (801a428 <tcp_output+0x324>)
 801a38a:	f240 42e4 	movw	r2, #1252	; 0x4e4
 801a38e:	4929      	ldr	r1, [pc, #164]	; (801a434 <tcp_output+0x330>)
 801a390:	4827      	ldr	r0, [pc, #156]	; (801a430 <tcp_output+0x32c>)
 801a392:	f005 fc39 	bl	801fc08 <iprintf>
 801a396:	e6c0      	b.n	801a11a <tcp_output+0x16>
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 801a398:	f8b4 3060 	ldrh.w	r3, [r4, #96]	; 0x60
 801a39c:	42bb      	cmp	r3, r7
 801a39e:	f47f aeca 	bne.w	801a136 <tcp_output+0x32>
 801a3a2:	6f23      	ldr	r3, [r4, #112]	; 0x70
 801a3a4:	2b00      	cmp	r3, #0
 801a3a6:	f47f aec6 	bne.w	801a136 <tcp_output+0x32>
 801a3aa:	f894 3099 	ldrb.w	r3, [r4, #153]	; 0x99
 801a3ae:	2b00      	cmp	r3, #0
 801a3b0:	f47f aec1 	bne.w	801a136 <tcp_output+0x32>
      pcb->persist_cnt = 0;
 801a3b4:	f44f 7280 	mov.w	r2, #256	; 0x100
      pcb->persist_backoff = 1;
 801a3b8:	f884 309a 	strb.w	r3, [r4, #154]	; 0x9a
      pcb->persist_cnt = 0;
 801a3bc:	f8a4 2098 	strh.w	r2, [r4, #152]	; 0x98
 801a3c0:	e6b9      	b.n	801a136 <tcp_output+0x32>
      return tcp_send_empty_ack(pcb);
 801a3c2:	4620      	mov	r0, r4
}
 801a3c4:	b005      	add	sp, #20
 801a3c6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      return tcp_send_empty_ack(pcb);
 801a3ca:	f7ff be67 	b.w	801a09c <tcp_send_empty_ack>
    LWIP_ASSERT("RST not expected here!",
 801a3ce:	4b16      	ldr	r3, [pc, #88]	; (801a428 <tcp_output+0x324>)
 801a3d0:	f240 5237 	movw	r2, #1335	; 0x537
 801a3d4:	4918      	ldr	r1, [pc, #96]	; (801a438 <tcp_output+0x334>)
 801a3d6:	4816      	ldr	r0, [pc, #88]	; (801a430 <tcp_output+0x32c>)
 801a3d8:	f005 fc16 	bl	801fc08 <iprintf>
 801a3dc:	e73f      	b.n	801a25e <tcp_output+0x15a>
      tcp_seg_free(seg);
 801a3de:	4628      	mov	r0, r5
 801a3e0:	f7fc f8ee 	bl	80165c0 <tcp_seg_free>
 801a3e4:	e725      	b.n	801a232 <tcp_output+0x12e>
        pcb->unacked = seg;
 801a3e6:	6725      	str	r5, [r4, #112]	; 0x70
 801a3e8:	46a8      	mov	r8, r5
 801a3ea:	e722      	b.n	801a232 <tcp_output+0x12e>
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801a3ec:	f8b1 c008 	ldrh.w	ip, [r1, #8]
 801a3f0:	8e60      	ldrh	r0, [r4, #50]	; 0x32
 801a3f2:	4584      	cmp	ip, r0
 801a3f4:	f4bf af42 	bcs.w	801a27c <tcp_output+0x178>
 801a3f8:	f8b4 0064 	ldrh.w	r0, [r4, #100]	; 0x64
 801a3fc:	2800      	cmp	r0, #0
 801a3fe:	f43f af3d 	beq.w	801a27c <tcp_output+0x178>
 801a402:	f8b4 0066 	ldrh.w	r0, [r4, #102]	; 0x66
 801a406:	2808      	cmp	r0, #8
 801a408:	f63f af38 	bhi.w	801a27c <tcp_output+0x178>
 801a40c:	f012 0fa0 	tst.w	r2, #160	; 0xa0
 801a410:	f47f af34 	bne.w	801a27c <tcp_output+0x178>
  if (pcb->unsent == NULL) {
 801a414:	2900      	cmp	r1, #0
 801a416:	f47f ae92 	bne.w	801a13e <tcp_output+0x3a>
    pcb->unsent_oversize = 0;
 801a41a:	2100      	movs	r1, #0
 801a41c:	4613      	mov	r3, r2
 801a41e:	f8a4 1068 	strh.w	r1, [r4, #104]	; 0x68
 801a422:	e68c      	b.n	801a13e <tcp_output+0x3a>
 801a424:	200360c4 	.word	0x200360c4
 801a428:	0803cb10 	.word	0x0803cb10
 801a42c:	0803ca50 	.word	0x0803ca50
 801a430:	08024d0c 	.word	0x08024d0c
 801a434:	0803ca10 	.word	0x0803ca10
 801a438:	0803ca38 	.word	0x0803ca38
 801a43c:	20035fa4 	.word	0x20035fa4
    pcb->rttest = tcp_ticks;
 801a440:	4b28      	ldr	r3, [pc, #160]	; (801a4e4 <tcp_output+0x3e0>)
 801a442:	681b      	ldr	r3, [r3, #0]
 801a444:	6363      	str	r3, [r4, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 801a446:	f8d9 0004 	ldr.w	r0, [r9, #4]
 801a44a:	f7f9 fc1b 	bl	8013c84 <lwip_htonl>
 801a44e:	f8d5 900c 	ldr.w	r9, [r5, #12]
 801a452:	63a0      	str	r0, [r4, #56]	; 0x38
 801a454:	e748      	b.n	801a2e8 <tcp_output+0x1e4>
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 801a456:	4632      	mov	r2, r6
 801a458:	4651      	mov	r1, sl
 801a45a:	f44f 7006 	mov.w	r0, #536	; 0x218
    opts += 1;
 801a45e:	f109 0b18 	add.w	fp, r9, #24
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 801a462:	f7fd f85d 	bl	8017520 <tcp_eff_send_mss_netif>
    *opts = TCP_BUILD_MSS_OPTION(mss);
 801a466:	f040 7001 	orr.w	r0, r0, #33816576	; 0x2040000
 801a46a:	f7f9 fc0b 	bl	8013c84 <lwip_htonl>
 801a46e:	f8c9 0014 	str.w	r0, [r9, #20]
 801a472:	f8d5 900c 	ldr.w	r9, [r5, #12]
 801a476:	e72d      	b.n	801a2d4 <tcp_output+0x1d0>
  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 801a478:	4b1b      	ldr	r3, [pc, #108]	; (801a4e8 <tcp_output+0x3e4>)
 801a47a:	f240 42e1 	movw	r2, #1249	; 0x4e1
 801a47e:	491b      	ldr	r1, [pc, #108]	; (801a4ec <tcp_output+0x3e8>)
 801a480:	481b      	ldr	r0, [pc, #108]	; (801a4f0 <tcp_output+0x3ec>)
 801a482:	f005 fbc1 	bl	801fc08 <iprintf>
 801a486:	e644      	b.n	801a112 <tcp_output+0xe>
          while (*cur_seg &&
 801a488:	6f23      	ldr	r3, [r4, #112]	; 0x70
          struct tcp_seg **cur_seg = &(pcb->unacked);
 801a48a:	f104 0b70 	add.w	fp, r4, #112	; 0x70
          while (*cur_seg &&
 801a48e:	b92b      	cbnz	r3, 801a49c <tcp_output+0x398>
 801a490:	e013      	b.n	801a4ba <tcp_output+0x3b6>
            cur_seg = &((*cur_seg)->next );
 801a492:	f8db b000 	ldr.w	fp, [fp]
          while (*cur_seg &&
 801a496:	f8db 3000 	ldr.w	r3, [fp]
 801a49a:	b173      	cbz	r3, 801a4ba <tcp_output+0x3b6>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 801a49c:	68db      	ldr	r3, [r3, #12]
 801a49e:	6858      	ldr	r0, [r3, #4]
 801a4a0:	f7f9 fbf0 	bl	8013c84 <lwip_htonl>
 801a4a4:	68eb      	ldr	r3, [r5, #12]
 801a4a6:	4681      	mov	r9, r0
 801a4a8:	6858      	ldr	r0, [r3, #4]
 801a4aa:	f7f9 fbeb 	bl	8013c84 <lwip_htonl>
 801a4ae:	eba9 0000 	sub.w	r0, r9, r0
          while (*cur_seg &&
 801a4b2:	2800      	cmp	r0, #0
 801a4b4:	dbed      	blt.n	801a492 <tcp_output+0x38e>
 801a4b6:	f8db 3000 	ldr.w	r3, [fp]
          seg->next = (*cur_seg);
 801a4ba:	602b      	str	r3, [r5, #0]
          (*cur_seg) = seg;
 801a4bc:	f8cb 5000 	str.w	r5, [fp]
 801a4c0:	e6b7      	b.n	801a232 <tcp_output+0x12e>
    return netif_get_by_index(pcb->netif_idx);
 801a4c2:	f7fb f963 	bl	801578c <netif_get_by_index>
 801a4c6:	4682      	mov	sl, r0
 801a4c8:	e64a      	b.n	801a160 <tcp_output+0x5c>
 801a4ca:	8b62      	ldrh	r2, [r4, #26]
 801a4cc:	e7a5      	b.n	801a41a <tcp_output+0x316>
 801a4ce:	8b62      	ldrh	r2, [r4, #26]
 801a4d0:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 801a4d2:	4613      	mov	r3, r2
  if (pcb->unsent == NULL) {
 801a4d4:	2900      	cmp	r1, #0
 801a4d6:	f47f ae32 	bne.w	801a13e <tcp_output+0x3a>
 801a4da:	e79e      	b.n	801a41a <tcp_output+0x316>
    return ERR_RTE;
 801a4dc:	f06f 0003 	mvn.w	r0, #3
 801a4e0:	e631      	b.n	801a146 <tcp_output+0x42>
 801a4e2:	bf00      	nop
 801a4e4:	200360b4 	.word	0x200360b4
 801a4e8:	0803cb10 	.word	0x0803cb10
 801a4ec:	0803c9f8 	.word	0x0803c9f8
 801a4f0:	08024d0c 	.word	0x08024d0c

0801a4f4 <tcp_rexmit_rto_commit>:
{
 801a4f4:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 801a4f6:	4604      	mov	r4, r0
 801a4f8:	b158      	cbz	r0, 801a512 <tcp_rexmit_rto_commit+0x1e>
  if (pcb->nrtx < 0xFF) {
 801a4fa:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 801a4fe:	2bff      	cmp	r3, #255	; 0xff
 801a500:	d002      	beq.n	801a508 <tcp_rexmit_rto_commit+0x14>
    ++pcb->nrtx;
 801a502:	3301      	adds	r3, #1
 801a504:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  tcp_output(pcb);
 801a508:	4620      	mov	r0, r4
}
 801a50a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  tcp_output(pcb);
 801a50e:	f7ff bdf9 	b.w	801a104 <tcp_output>
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 801a512:	4b04      	ldr	r3, [pc, #16]	; (801a524 <tcp_rexmit_rto_commit+0x30>)
 801a514:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 801a518:	4903      	ldr	r1, [pc, #12]	; (801a528 <tcp_rexmit_rto_commit+0x34>)
 801a51a:	4804      	ldr	r0, [pc, #16]	; (801a52c <tcp_rexmit_rto_commit+0x38>)
 801a51c:	f005 fb74 	bl	801fc08 <iprintf>
 801a520:	e7eb      	b.n	801a4fa <tcp_rexmit_rto_commit+0x6>
 801a522:	bf00      	nop
 801a524:	0803cb10 	.word	0x0803cb10
 801a528:	0803cbf4 	.word	0x0803cbf4
 801a52c:	08024d0c 	.word	0x08024d0c

0801a530 <tcp_rexmit_rto>:
{
 801a530:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 801a532:	4604      	mov	r4, r0
 801a534:	b148      	cbz	r0, 801a54a <tcp_rexmit_rto+0x1a>
  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 801a536:	4620      	mov	r0, r4
 801a538:	f7ff fcaa 	bl	8019e90 <tcp_rexmit_rto_prepare>
 801a53c:	b100      	cbz	r0, 801a540 <tcp_rexmit_rto+0x10>
}
 801a53e:	bd10      	pop	{r4, pc}
    tcp_rexmit_rto_commit(pcb);
 801a540:	4620      	mov	r0, r4
}
 801a542:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    tcp_rexmit_rto_commit(pcb);
 801a546:	f7ff bfd5 	b.w	801a4f4 <tcp_rexmit_rto_commit>
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 801a54a:	4b04      	ldr	r3, [pc, #16]	; (801a55c <tcp_rexmit_rto+0x2c>)
 801a54c:	f240 62ad 	movw	r2, #1709	; 0x6ad
 801a550:	4903      	ldr	r1, [pc, #12]	; (801a560 <tcp_rexmit_rto+0x30>)
 801a552:	4804      	ldr	r0, [pc, #16]	; (801a564 <tcp_rexmit_rto+0x34>)
 801a554:	f005 fb58 	bl	801fc08 <iprintf>
 801a558:	e7ed      	b.n	801a536 <tcp_rexmit_rto+0x6>
 801a55a:	bf00      	nop
 801a55c:	0803cb10 	.word	0x0803cb10
 801a560:	0803cbd8 	.word	0x0803cbd8
 801a564:	08024d0c 	.word	0x08024d0c

0801a568 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 801a568:	b570      	push	{r4, r5, r6, lr}
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 801a56a:	4604      	mov	r4, r0
 801a56c:	b1a0      	cbz	r0, 801a598 <tcp_keepalive+0x30>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 801a56e:	6d20      	ldr	r0, [r4, #80]	; 0x50
 801a570:	3801      	subs	r0, #1
 801a572:	f7f9 fb87 	bl	8013c84 <lwip_htonl>
 801a576:	2100      	movs	r1, #0
 801a578:	4602      	mov	r2, r0
 801a57a:	4620      	mov	r0, r4
 801a57c:	f7fe fef2 	bl	8019364 <tcp_output_alloc_header.constprop.3>
  if (p == NULL) {
 801a580:	4605      	mov	r5, r0
 801a582:	b188      	cbz	r0, 801a5a8 <tcp_keepalive+0x40>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801a584:	f7fe ff18 	bl	80193b8 <tcp_output_fill_options.isra.0.constprop.5>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801a588:	4629      	mov	r1, r5
 801a58a:	1d23      	adds	r3, r4, #4
 801a58c:	4622      	mov	r2, r4
 801a58e:	4620      	mov	r0, r4

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
}
 801a590:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801a594:	f7fe bf20 	b.w	80193d8 <tcp_output_control_segment>
  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 801a598:	4b05      	ldr	r3, [pc, #20]	; (801a5b0 <tcp_keepalive+0x48>)
 801a59a:	f640 0224 	movw	r2, #2084	; 0x824
 801a59e:	4905      	ldr	r1, [pc, #20]	; (801a5b4 <tcp_keepalive+0x4c>)
 801a5a0:	4805      	ldr	r0, [pc, #20]	; (801a5b8 <tcp_keepalive+0x50>)
 801a5a2:	f005 fb31 	bl	801fc08 <iprintf>
 801a5a6:	e7e2      	b.n	801a56e <tcp_keepalive+0x6>
}
 801a5a8:	f04f 30ff 	mov.w	r0, #4294967295
 801a5ac:	bd70      	pop	{r4, r5, r6, pc}
 801a5ae:	bf00      	nop
 801a5b0:	0803cb10 	.word	0x0803cb10
 801a5b4:	0803c9dc 	.word	0x0803c9dc
 801a5b8:	08024d0c 	.word	0x08024d0c

0801a5bc <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 801a5bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 801a5c0:	4604      	mov	r4, r0
 801a5c2:	2800      	cmp	r0, #0
 801a5c4:	d054      	beq.n	801a670 <tcp_zero_window_probe+0xb4>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 801a5c6:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
  if (seg == NULL) {
 801a5c8:	2d00      	cmp	r5, #0
 801a5ca:	d04a      	beq.n	801a662 <tcp_zero_window_probe+0xa6>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 801a5cc:	f894 309a 	ldrb.w	r3, [r4, #154]	; 0x9a
 801a5d0:	2bff      	cmp	r3, #255	; 0xff
 801a5d2:	d002      	beq.n	801a5da <tcp_zero_window_probe+0x1e>
    ++pcb->persist_probe;
 801a5d4:	3301      	adds	r3, #1
 801a5d6:	f884 309a 	strb.w	r3, [r4, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 801a5da:	68eb      	ldr	r3, [r5, #12]
 801a5dc:	8998      	ldrh	r0, [r3, #12]
 801a5de:	f7f9 fb4d 	bl	8013c7c <lwip_htons>
 801a5e2:	07c2      	lsls	r2, r0, #31
 801a5e4:	68eb      	ldr	r3, [r5, #12]
 801a5e6:	d426      	bmi.n	801a636 <tcp_zero_window_probe+0x7a>
 801a5e8:	685a      	ldr	r2, [r3, #4]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 801a5ea:	2101      	movs	r1, #1
 801a5ec:	4620      	mov	r0, r4
 801a5ee:	f7fe feb9 	bl	8019364 <tcp_output_alloc_header.constprop.3>
  if (p == NULL) {
 801a5f2:	4606      	mov	r6, r0
 801a5f4:	2800      	cmp	r0, #0
 801a5f6:	d037      	beq.n	801a668 <tcp_zero_window_probe+0xac>
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 801a5f8:	6868      	ldr	r0, [r5, #4]
 801a5fa:	2201      	movs	r2, #1
 801a5fc:	892f      	ldrh	r7, [r5, #8]
 801a5fe:	8903      	ldrh	r3, [r0, #8]
    char *d = ((char *)p->payload + TCP_HLEN);
 801a600:	6871      	ldr	r1, [r6, #4]
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 801a602:	1bdb      	subs	r3, r3, r7
 801a604:	3114      	adds	r1, #20
 801a606:	b29b      	uxth	r3, r3
 801a608:	f7fb fc36 	bl	8015e78 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 801a60c:	68eb      	ldr	r3, [r5, #12]
 801a60e:	6858      	ldr	r0, [r3, #4]
 801a610:	f7f9 fb38 	bl	8013c84 <lwip_htonl>
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801a614:	6d23      	ldr	r3, [r4, #80]	; 0x50
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 801a616:	3001      	adds	r0, #1
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801a618:	1a1b      	subs	r3, r3, r0
 801a61a:	2b00      	cmp	r3, #0
    pcb->snd_nxt = snd_nxt;
 801a61c:	bfb8      	it	lt
 801a61e:	6520      	strlt	r0, [r4, #80]	; 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801a620:	4630      	mov	r0, r6
 801a622:	f7fe fec9 	bl	80193b8 <tcp_output_fill_options.isra.0.constprop.5>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801a626:	4631      	mov	r1, r6
 801a628:	1d23      	adds	r3, r4, #4
 801a62a:	4622      	mov	r2, r4
 801a62c:	4620      	mov	r0, r4

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
}
 801a62e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801a632:	f7fe bed1 	b.w	80193d8 <tcp_output_control_segment>
  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 801a636:	8929      	ldrh	r1, [r5, #8]
 801a638:	685a      	ldr	r2, [r3, #4]
 801a63a:	2900      	cmp	r1, #0
 801a63c:	d1d5      	bne.n	801a5ea <tcp_zero_window_probe+0x2e>
  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 801a63e:	4620      	mov	r0, r4
 801a640:	f7fe fe90 	bl	8019364 <tcp_output_alloc_header.constprop.3>
  if (p == NULL) {
 801a644:	4606      	mov	r6, r0
 801a646:	b178      	cbz	r0, 801a668 <tcp_zero_window_probe+0xac>
  tcphdr = (struct tcp_hdr *)p->payload;
 801a648:	f8d6 8004 	ldr.w	r8, [r6, #4]
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 801a64c:	2011      	movs	r0, #17
 801a64e:	f9b8 700c 	ldrsh.w	r7, [r8, #12]
 801a652:	f7f9 fb13 	bl	8013c7c <lwip_htons>
 801a656:	f427 577c 	bic.w	r7, r7, #16128	; 0x3f00
 801a65a:	4338      	orrs	r0, r7
 801a65c:	f8a8 000c 	strh.w	r0, [r8, #12]
 801a660:	e7d4      	b.n	801a60c <tcp_zero_window_probe+0x50>
    return ERR_OK;
 801a662:	4628      	mov	r0, r5
}
 801a664:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return ERR_MEM;
 801a668:	f04f 30ff 	mov.w	r0, #4294967295
}
 801a66c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 801a670:	4b03      	ldr	r3, [pc, #12]	; (801a680 <tcp_zero_window_probe+0xc4>)
 801a672:	f640 024f 	movw	r2, #2127	; 0x84f
 801a676:	4903      	ldr	r1, [pc, #12]	; (801a684 <tcp_zero_window_probe+0xc8>)
 801a678:	4803      	ldr	r0, [pc, #12]	; (801a688 <tcp_zero_window_probe+0xcc>)
 801a67a:	f005 fac5 	bl	801fc08 <iprintf>
 801a67e:	e7a2      	b.n	801a5c6 <tcp_zero_window_probe+0xa>
 801a680:	0803cb10 	.word	0x0803cb10
 801a684:	0803cf7c 	.word	0x0803cf7c
 801a688:	08024d0c 	.word	0x08024d0c

0801a68c <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 801a68c:	b570      	push	{r4, r5, r6, lr}
 801a68e:	4604      	mov	r4, r0
 801a690:	460e      	mov	r6, r1
 801a692:	4615      	mov	r5, r2
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 801a694:	4913      	ldr	r1, [pc, #76]	; (801a6e4 <sys_timeout_abs+0x58>)
 801a696:	22bc      	movs	r2, #188	; 0xbc
 801a698:	200c      	movs	r0, #12
 801a69a:	f7fa fe5f 	bl	801535c <memp_malloc_fn>
  if (timeout == NULL) {
 801a69e:	b1c8      	cbz	r0, 801a6d4 <sys_timeout_abs+0x48>
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 801a6a0:	4a11      	ldr	r2, [pc, #68]	; (801a6e8 <sys_timeout_abs+0x5c>)
  timeout->next = NULL;
 801a6a2:	2300      	movs	r3, #0
  timeout->h = handler;
 801a6a4:	6086      	str	r6, [r0, #8]
  if (next_timeout == NULL) {
 801a6a6:	6811      	ldr	r1, [r2, #0]
  timeout->arg = arg;
 801a6a8:	60c5      	str	r5, [r0, #12]
  timeout->next = NULL;
 801a6aa:	e9c0 3400 	strd	r3, r4, [r0]
  if (next_timeout == NULL) {
 801a6ae:	b121      	cbz	r1, 801a6ba <sys_timeout_abs+0x2e>
    next_timeout = timeout;
    return;
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 801a6b0:	684b      	ldr	r3, [r1, #4]
 801a6b2:	1ae3      	subs	r3, r4, r3
 801a6b4:	2b00      	cmp	r3, #0
 801a6b6:	da07      	bge.n	801a6c8 <sys_timeout_abs+0x3c>
    timeout->next = next_timeout;
 801a6b8:	6001      	str	r1, [r0, #0]
    next_timeout = timeout;
 801a6ba:	6010      	str	r0, [r2, #0]
        t->next = timeout;
        break;
      }
    }
  }
}
 801a6bc:	bd70      	pop	{r4, r5, r6, pc}
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 801a6be:	685a      	ldr	r2, [r3, #4]
 801a6c0:	1aa2      	subs	r2, r4, r2
 801a6c2:	2a00      	cmp	r2, #0
 801a6c4:	db03      	blt.n	801a6ce <sys_timeout_abs+0x42>
 801a6c6:	4619      	mov	r1, r3
 801a6c8:	680b      	ldr	r3, [r1, #0]
 801a6ca:	2b00      	cmp	r3, #0
 801a6cc:	d1f7      	bne.n	801a6be <sys_timeout_abs+0x32>
        timeout->next = t->next;
 801a6ce:	6003      	str	r3, [r0, #0]
        t->next = timeout;
 801a6d0:	6008      	str	r0, [r1, #0]
}
 801a6d2:	bd70      	pop	{r4, r5, r6, pc}
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 801a6d4:	4b03      	ldr	r3, [pc, #12]	; (801a6e4 <sys_timeout_abs+0x58>)
 801a6d6:	22be      	movs	r2, #190	; 0xbe
 801a6d8:	4904      	ldr	r1, [pc, #16]	; (801a6ec <sys_timeout_abs+0x60>)
 801a6da:	4805      	ldr	r0, [pc, #20]	; (801a6f0 <sys_timeout_abs+0x64>)
}
 801a6dc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 801a6e0:	f005 ba92 	b.w	801fc08 <iprintf>
 801a6e4:	0803d008 	.word	0x0803d008
 801a6e8:	20022328 	.word	0x20022328
 801a6ec:	0803d03c 	.word	0x0803d03c
 801a6f0:	08024d0c 	.word	0x08024d0c

0801a6f4 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 801a6f4:	b510      	push	{r4, lr}
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 801a6f6:	6843      	ldr	r3, [r0, #4]
{
 801a6f8:	4604      	mov	r4, r0
  cyclic->handler();
 801a6fa:	4798      	blx	r3

  now = sys_now();
 801a6fc:	f7f4 fdfa 	bl	800f2f4 <sys_now>
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 801a700:	4b09      	ldr	r3, [pc, #36]	; (801a728 <lwip_cyclic_timer+0x34>)
 801a702:	6821      	ldr	r1, [r4, #0]
 801a704:	681b      	ldr	r3, [r3, #0]
 801a706:	440b      	add	r3, r1
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 801a708:	1a1a      	subs	r2, r3, r0
 801a70a:	2a00      	cmp	r2, #0
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801a70c:	4622      	mov	r2, r4
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 801a70e:	db05      	blt.n	801a71c <lwip_cyclic_timer+0x28>
  } else {
    /* correct cyclic interval with handler execution delay and sys_check_timeouts jitter */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 801a710:	4618      	mov	r0, r3
 801a712:	4906      	ldr	r1, [pc, #24]	; (801a72c <lwip_cyclic_timer+0x38>)
#endif
  }
}
 801a714:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 801a718:	f7ff bfb8 	b.w	801a68c <sys_timeout_abs>
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801a71c:	4408      	add	r0, r1
 801a71e:	4903      	ldr	r1, [pc, #12]	; (801a72c <lwip_cyclic_timer+0x38>)
}
 801a720:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801a724:	f7ff bfb2 	b.w	801a68c <sys_timeout_abs>
 801a728:	20022324 	.word	0x20022324
 801a72c:	0801a6f5 	.word	0x0801a6f5

0801a730 <tcpip_tcp_timer>:
{
 801a730:	b508      	push	{r3, lr}
  tcp_tmr();
 801a732:	f7fc fec7 	bl	80174c4 <tcp_tmr>
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 801a736:	4b09      	ldr	r3, [pc, #36]	; (801a75c <tcpip_tcp_timer+0x2c>)
 801a738:	681b      	ldr	r3, [r3, #0]
 801a73a:	b913      	cbnz	r3, 801a742 <tcpip_tcp_timer+0x12>
 801a73c:	4b08      	ldr	r3, [pc, #32]	; (801a760 <tcpip_tcp_timer+0x30>)
 801a73e:	681b      	ldr	r3, [r3, #0]
 801a740:	b143      	cbz	r3, 801a754 <tcpip_tcp_timer+0x24>

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801a742:	f7f4 fdd7 	bl	800f2f4 <sys_now>

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 801a746:	2200      	movs	r2, #0
 801a748:	30fa      	adds	r0, #250	; 0xfa
 801a74a:	4906      	ldr	r1, [pc, #24]	; (801a764 <tcpip_tcp_timer+0x34>)
}
 801a74c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  sys_timeout_abs(next_timeout_time, handler, arg);
 801a750:	f7ff bf9c 	b.w	801a68c <sys_timeout_abs>
    tcpip_tcp_timer_active = 0;
 801a754:	4a04      	ldr	r2, [pc, #16]	; (801a768 <tcpip_tcp_timer+0x38>)
 801a756:	6013      	str	r3, [r2, #0]
}
 801a758:	bd08      	pop	{r3, pc}
 801a75a:	bf00      	nop
 801a75c:	200360b0 	.word	0x200360b0
 801a760:	200360c0 	.word	0x200360c0
 801a764:	0801a731 	.word	0x0801a731
 801a768:	2002232c 	.word	0x2002232c

0801a76c <tcp_timer_needed>:
{
 801a76c:	b508      	push	{r3, lr}
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 801a76e:	4b0b      	ldr	r3, [pc, #44]	; (801a79c <tcp_timer_needed+0x30>)
 801a770:	681a      	ldr	r2, [r3, #0]
 801a772:	b98a      	cbnz	r2, 801a798 <tcp_timer_needed+0x2c>
 801a774:	4a0a      	ldr	r2, [pc, #40]	; (801a7a0 <tcp_timer_needed+0x34>)
 801a776:	6812      	ldr	r2, [r2, #0]
 801a778:	b152      	cbz	r2, 801a790 <tcp_timer_needed+0x24>
    tcpip_tcp_timer_active = 1;
 801a77a:	2201      	movs	r2, #1
 801a77c:	601a      	str	r2, [r3, #0]
  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801a77e:	f7f4 fdb9 	bl	800f2f4 <sys_now>
  sys_timeout_abs(next_timeout_time, handler, arg);
 801a782:	2200      	movs	r2, #0
 801a784:	30fa      	adds	r0, #250	; 0xfa
 801a786:	4907      	ldr	r1, [pc, #28]	; (801a7a4 <tcp_timer_needed+0x38>)
}
 801a788:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  sys_timeout_abs(next_timeout_time, handler, arg);
 801a78c:	f7ff bf7e 	b.w	801a68c <sys_timeout_abs>
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 801a790:	4a05      	ldr	r2, [pc, #20]	; (801a7a8 <tcp_timer_needed+0x3c>)
 801a792:	6812      	ldr	r2, [r2, #0]
 801a794:	2a00      	cmp	r2, #0
 801a796:	d1f0      	bne.n	801a77a <tcp_timer_needed+0xe>
}
 801a798:	bd08      	pop	{r3, pc}
 801a79a:	bf00      	nop
 801a79c:	2002232c 	.word	0x2002232c
 801a7a0:	200360b0 	.word	0x200360b0
 801a7a4:	0801a731 	.word	0x0801a731
 801a7a8:	200360c0 	.word	0x200360c0

0801a7ac <sys_timeout>:
  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 801a7ac:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
{
 801a7b0:	b570      	push	{r4, r5, r6, lr}
 801a7b2:	4604      	mov	r4, r0
 801a7b4:	460d      	mov	r5, r1
 801a7b6:	4616      	mov	r6, r2
  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 801a7b8:	d306      	bcc.n	801a7c8 <sys_timeout+0x1c>
 801a7ba:	4b08      	ldr	r3, [pc, #32]	; (801a7dc <sys_timeout+0x30>)
 801a7bc:	f240 1229 	movw	r2, #297	; 0x129
 801a7c0:	4907      	ldr	r1, [pc, #28]	; (801a7e0 <sys_timeout+0x34>)
 801a7c2:	4808      	ldr	r0, [pc, #32]	; (801a7e4 <sys_timeout+0x38>)
 801a7c4:	f005 fa20 	bl	801fc08 <iprintf>
  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801a7c8:	f7f4 fd94 	bl	800f2f4 <sys_now>
  sys_timeout_abs(next_timeout_time, handler, arg);
 801a7cc:	4632      	mov	r2, r6
 801a7ce:	4629      	mov	r1, r5
 801a7d0:	4420      	add	r0, r4
#endif
}
 801a7d2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  sys_timeout_abs(next_timeout_time, handler, arg);
 801a7d6:	f7ff bf59 	b.w	801a68c <sys_timeout_abs>
 801a7da:	bf00      	nop
 801a7dc:	0803d008 	.word	0x0803d008
 801a7e0:	0803cfd0 	.word	0x0803cfd0
 801a7e4:	08024d0c 	.word	0x08024d0c

0801a7e8 <sys_timeouts_init>:
{
 801a7e8:	b570      	push	{r4, r5, r6, lr}
 801a7ea:	4c0a      	ldr	r4, [pc, #40]	; (801a814 <sys_timeouts_init+0x2c>)
 801a7ec:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 801a7f0:	4e09      	ldr	r6, [pc, #36]	; (801a818 <sys_timeouts_init+0x30>)
 801a7f2:	f104 0520 	add.w	r5, r4, #32
 801a7f6:	4622      	mov	r2, r4
 801a7f8:	4631      	mov	r1, r6
 801a7fa:	f7ff ffd7 	bl	801a7ac <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801a7fe:	42ac      	cmp	r4, r5
 801a800:	d007      	beq.n	801a812 <sys_timeouts_init+0x2a>
 801a802:	f854 0f08 	ldr.w	r0, [r4, #8]!
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 801a806:	4631      	mov	r1, r6
 801a808:	4622      	mov	r2, r4
 801a80a:	f7ff ffcf 	bl	801a7ac <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801a80e:	42ac      	cmp	r4, r5
 801a810:	d1f7      	bne.n	801a802 <sys_timeouts_init+0x1a>
}
 801a812:	bd70      	pop	{r4, r5, r6, pc}
 801a814:	0803cfa8 	.word	0x0803cfa8
 801a818:	0801a6f5 	.word	0x0801a6f5

0801a81c <sys_untimeout>:
 * @param handler callback function that would be called by the timeout
 * @param arg callback argument that would be passed to handler
*/
void
sys_untimeout(sys_timeout_handler handler, void *arg)
{
 801a81c:	b430      	push	{r4, r5}
  struct sys_timeo *prev_t, *t;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 801a81e:	4d0d      	ldr	r5, [pc, #52]	; (801a854 <sys_untimeout+0x38>)
 801a820:	682b      	ldr	r3, [r5, #0]
 801a822:	b19b      	cbz	r3, 801a84c <sys_untimeout+0x30>
    return;
  }

  for (t = next_timeout, prev_t = NULL; t != NULL; prev_t = t, t = t->next) {
 801a824:	2400      	movs	r4, #0
 801a826:	e003      	b.n	801a830 <sys_untimeout+0x14>
 801a828:	681a      	ldr	r2, [r3, #0]
 801a82a:	461c      	mov	r4, r3
 801a82c:	4613      	mov	r3, r2
 801a82e:	b16a      	cbz	r2, 801a84c <sys_untimeout+0x30>
    if ((t->h == handler) && (t->arg == arg)) {
 801a830:	689a      	ldr	r2, [r3, #8]
 801a832:	4282      	cmp	r2, r0
 801a834:	d1f8      	bne.n	801a828 <sys_untimeout+0xc>
 801a836:	68da      	ldr	r2, [r3, #12]
 801a838:	428a      	cmp	r2, r1
 801a83a:	d1f5      	bne.n	801a828 <sys_untimeout+0xc>
 801a83c:	681a      	ldr	r2, [r3, #0]
      /* We have a match */
      /* Unlink from previous in list */
      if (prev_t == NULL) {
 801a83e:	b13c      	cbz	r4, 801a850 <sys_untimeout+0x34>
        next_timeout = t->next;
      } else {
        prev_t->next = t->next;
 801a840:	6022      	str	r2, [r4, #0]
      }
      memp_free(MEMP_SYS_TIMEOUT, t);
 801a842:	4619      	mov	r1, r3
 801a844:	200c      	movs	r0, #12
      return;
    }
  }
  return;
}
 801a846:	bc30      	pop	{r4, r5}
      memp_free(MEMP_SYS_TIMEOUT, t);
 801a848:	f7fa bdac 	b.w	80153a4 <memp_free>
}
 801a84c:	bc30      	pop	{r4, r5}
 801a84e:	4770      	bx	lr
        next_timeout = t->next;
 801a850:	602a      	str	r2, [r5, #0]
 801a852:	e7f6      	b.n	801a842 <sys_untimeout+0x26>
 801a854:	20022328 	.word	0x20022328

0801a858 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 801a858:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 801a85c:	f7f4 fd4a 	bl	800f2f4 <sys_now>
 801a860:	4c0d      	ldr	r4, [pc, #52]	; (801a898 <sys_check_timeouts+0x40>)
 801a862:	4607      	mov	r7, r0

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
    handler = tmptimeout->h;
    arg = tmptimeout->arg;
    current_timeout_due_time = tmptimeout->time;
 801a864:	f8df 8034 	ldr.w	r8, [pc, #52]	; 801a89c <sys_check_timeouts+0x44>
 801a868:	e00c      	b.n	801a884 <sys_check_timeouts+0x2c>
    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 801a86a:	685a      	ldr	r2, [r3, #4]
 801a86c:	1abd      	subs	r5, r7, r2
 801a86e:	2d00      	cmp	r5, #0
 801a870:	db0d      	blt.n	801a88e <sys_check_timeouts+0x36>
    next_timeout = tmptimeout->next;
 801a872:	681e      	ldr	r6, [r3, #0]
    handler = tmptimeout->h;
 801a874:	689d      	ldr	r5, [r3, #8]
    next_timeout = tmptimeout->next;
 801a876:	6026      	str	r6, [r4, #0]
    current_timeout_due_time = tmptimeout->time;
 801a878:	f8c8 2000 	str.w	r2, [r8]
    arg = tmptimeout->arg;
 801a87c:	68de      	ldr	r6, [r3, #12]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 801a87e:	f7fa fd91 	bl	80153a4 <memp_free>
    if (handler != NULL) {
 801a882:	b935      	cbnz	r5, 801a892 <sys_check_timeouts+0x3a>
    tmptimeout = next_timeout;
 801a884:	6823      	ldr	r3, [r4, #0]
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 801a886:	200c      	movs	r0, #12
 801a888:	4619      	mov	r1, r3
    if (tmptimeout == NULL) {
 801a88a:	2b00      	cmp	r3, #0
 801a88c:	d1ed      	bne.n	801a86a <sys_check_timeouts+0x12>
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 801a88e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      handler(arg);
 801a892:	4630      	mov	r0, r6
 801a894:	47a8      	blx	r5
 801a896:	e7f5      	b.n	801a884 <sys_check_timeouts+0x2c>
 801a898:	20022328 	.word	0x20022328
 801a89c:	20022324 	.word	0x20022324

0801a8a0 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 801a8a0:	b510      	push	{r4, lr}
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 801a8a2:	4c07      	ldr	r4, [pc, #28]	; (801a8c0 <sys_timeouts_sleeptime+0x20>)
 801a8a4:	6823      	ldr	r3, [r4, #0]
 801a8a6:	b13b      	cbz	r3, 801a8b8 <sys_timeouts_sleeptime+0x18>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
  }
  now = sys_now();
 801a8a8:	f7f4 fd24 	bl	800f2f4 <sys_now>
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 801a8ac:	6823      	ldr	r3, [r4, #0]
 801a8ae:	685b      	ldr	r3, [r3, #4]
 801a8b0:	1a18      	subs	r0, r3, r0
    return 0;
 801a8b2:	bf48      	it	mi
 801a8b4:	2000      	movmi	r0, #0
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
    return ret;
  }
}
 801a8b6:	bd10      	pop	{r4, pc}
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 801a8b8:	f04f 30ff 	mov.w	r0, #4294967295
}
 801a8bc:	bd10      	pop	{r4, pc}
 801a8be:	bf00      	nop
 801a8c0:	20022328 	.word	0x20022328

0801a8c4 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 801a8c4:	b508      	push	{r3, lr}
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 801a8c6:	f005 fa2f 	bl	801fd28 <rand>
 801a8ca:	4b02      	ldr	r3, [pc, #8]	; (801a8d4 <udp_init+0x10>)
 801a8cc:	4a02      	ldr	r2, [pc, #8]	; (801a8d8 <udp_init+0x14>)
 801a8ce:	4303      	orrs	r3, r0
 801a8d0:	8013      	strh	r3, [r2, #0]
#endif /* LWIP_RAND */
}
 801a8d2:	bd08      	pop	{r3, pc}
 801a8d4:	ffffc000 	.word	0xffffc000
 801a8d8:	20000466 	.word	0x20000466

0801a8dc <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 801a8dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a8e0:	4689      	mov	r9, r1
 801a8e2:	b085      	sub	sp, #20

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801a8e4:	4680      	mov	r8, r0
 801a8e6:	2800      	cmp	r0, #0
 801a8e8:	f000 80d8 	beq.w	801aa9c <udp_input+0x1c0>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 801a8ec:	f1b9 0f00 	cmp.w	r9, #0
 801a8f0:	f000 80de 	beq.w	801aab0 <udp_input+0x1d4>

  PERF_START;

  UDP_STATS_INC(udp.recv);
 801a8f4:	4f80      	ldr	r7, [pc, #512]	; (801aaf8 <udp_input+0x21c>)

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 801a8f6:	f8b8 200a 	ldrh.w	r2, [r8, #10]
  UDP_STATS_INC(udp.recv);
 801a8fa:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
  if (p->len < UDP_HLEN) {
 801a8fe:	2a07      	cmp	r2, #7
  UDP_STATS_INC(udp.recv);
 801a900:	f103 0301 	add.w	r3, r3, #1
 801a904:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
  if (p->len < UDP_HLEN) {
 801a908:	f240 80b1 	bls.w	801aa6e <udp_input+0x192>
  }

  udphdr = (struct udp_hdr *)p->payload;

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 801a90c:	f8df a20c 	ldr.w	sl, [pc, #524]	; 801ab1c <udp_input+0x240>
  udphdr = (struct udp_hdr *)p->payload;
 801a910:	f8d8 4004 	ldr.w	r4, [r8, #4]
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 801a914:	f8da 1000 	ldr.w	r1, [sl]
 801a918:	f8da 0014 	ldr.w	r0, [sl, #20]
 801a91c:	f002 ff18 	bl	801d750 <ip4_addr_isbroadcast_u32>
 801a920:	9002      	str	r0, [sp, #8]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 801a922:	8820      	ldrh	r0, [r4, #0]
 801a924:	f7f9 f9aa 	bl	8013c7c <lwip_htons>
 801a928:	9003      	str	r0, [sp, #12]
  dest = lwip_ntohs(udphdr->dest);
 801a92a:	8860      	ldrh	r0, [r4, #2]
 801a92c:	f7f9 f9a6 	bl	8013c7c <lwip_htons>
  uncon_pcb = NULL;
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801a930:	4b72      	ldr	r3, [pc, #456]	; (801aafc <udp_input+0x220>)
  dest = lwip_ntohs(udphdr->dest);
 801a932:	4605      	mov	r5, r0
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801a934:	681c      	ldr	r4, [r3, #0]
 801a936:	2c00      	cmp	r4, #0
 801a938:	d070      	beq.n	801aa1c <udp_input+0x140>
  uncon_pcb = NULL;
 801a93a:	f04f 0b00 	mov.w	fp, #0
  prev = NULL;
 801a93e:	465e      	mov	r6, fp
 801a940:	e004      	b.n	801a94c <udp_input+0x70>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801a942:	68e3      	ldr	r3, [r4, #12]
 801a944:	4626      	mov	r6, r4
 801a946:	2b00      	cmp	r3, #0
 801a948:	d065      	beq.n	801aa16 <udp_input+0x13a>
 801a94a:	461c      	mov	r4, r3
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 801a94c:	8a63      	ldrh	r3, [r4, #18]
 801a94e:	42ab      	cmp	r3, r5
 801a950:	d1f7      	bne.n	801a942 <udp_input+0x66>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 801a952:	f1b9 0f00 	cmp.w	r9, #0
 801a956:	f000 809a 	beq.w	801aa8e <udp_input+0x1b2>
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801a95a:	7a22      	ldrb	r2, [r4, #8]
 801a95c:	b13a      	cbz	r2, 801a96e <udp_input+0x92>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801a95e:	f8da 3004 	ldr.w	r3, [sl, #4]
 801a962:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801a966:	3301      	adds	r3, #1
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801a968:	b2db      	uxtb	r3, r3
 801a96a:	429a      	cmp	r2, r3
 801a96c:	d1e9      	bne.n	801a942 <udp_input+0x66>
    if (broadcast != 0) {
 801a96e:	9a02      	ldr	r2, [sp, #8]
 801a970:	6823      	ldr	r3, [r4, #0]
 801a972:	2a00      	cmp	r2, #0
 801a974:	d045      	beq.n	801aa02 <udp_input+0x126>
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801a976:	b143      	cbz	r3, 801a98a <udp_input+0xae>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801a978:	f8da 2014 	ldr.w	r2, [sl, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801a97c:	1c51      	adds	r1, r2, #1
 801a97e:	d004      	beq.n	801a98a <udp_input+0xae>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 801a980:	405a      	eors	r2, r3
 801a982:	f8d9 1008 	ldr.w	r1, [r9, #8]
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801a986:	420a      	tst	r2, r1
 801a988:	d1db      	bne.n	801a942 <udp_input+0x66>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 801a98a:	7c22      	ldrb	r2, [r4, #16]
 801a98c:	0752      	lsls	r2, r2, #29
 801a98e:	d412      	bmi.n	801a9b6 <udp_input+0xda>
        if (uncon_pcb == NULL) {
 801a990:	f1bb 0f00 	cmp.w	fp, #0
 801a994:	f000 8095 	beq.w	801aac2 <udp_input+0x1e6>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 801a998:	9a02      	ldr	r2, [sp, #8]
 801a99a:	b162      	cbz	r2, 801a9b6 <udp_input+0xda>
 801a99c:	f8da 2014 	ldr.w	r2, [sl, #20]
 801a9a0:	3201      	adds	r2, #1
 801a9a2:	d108      	bne.n	801a9b6 <udp_input+0xda>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 801a9a4:	f8d9 2004 	ldr.w	r2, [r9, #4]
 801a9a8:	f8db 1000 	ldr.w	r1, [fp]
 801a9ac:	4291      	cmp	r1, r2
 801a9ae:	d002      	beq.n	801a9b6 <udp_input+0xda>
 801a9b0:	429a      	cmp	r2, r3
 801a9b2:	bf08      	it	eq
 801a9b4:	46a3      	moveq	fp, r4
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 801a9b6:	8aa3      	ldrh	r3, [r4, #20]
 801a9b8:	9a03      	ldr	r2, [sp, #12]
 801a9ba:	4293      	cmp	r3, r2
 801a9bc:	d1c1      	bne.n	801a942 <udp_input+0x66>
          (ip_addr_isany_val(pcb->remote_ip) ||
 801a9be:	6863      	ldr	r3, [r4, #4]
      if ((pcb->remote_port == src) &&
 801a9c0:	b11b      	cbz	r3, 801a9ca <udp_input+0xee>
          (ip_addr_isany_val(pcb->remote_ip) ||
 801a9c2:	f8da 2010 	ldr.w	r2, [sl, #16]
 801a9c6:	4293      	cmp	r3, r2
 801a9c8:	d1bb      	bne.n	801a942 <udp_input+0x66>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
        /* the first fully matching PCB */
        if (prev != NULL) {
 801a9ca:	2e00      	cmp	r6, #0
 801a9cc:	f000 808c 	beq.w	801aae8 <udp_input+0x20c>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
          pcb->next = udp_pcbs;
 801a9d0:	494a      	ldr	r1, [pc, #296]	; (801aafc <udp_input+0x220>)
          prev->next = pcb->next;
 801a9d2:	68e2      	ldr	r2, [r4, #12]
          pcb->next = udp_pcbs;
 801a9d4:	680b      	ldr	r3, [r1, #0]
          prev->next = pcb->next;
 801a9d6:	60f2      	str	r2, [r6, #12]
          udp_pcbs = pcb;
 801a9d8:	600c      	str	r4, [r1, #0]
          pcb->next = udp_pcbs;
 801a9da:	60e3      	str	r3, [r4, #12]
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801a9dc:	2108      	movs	r1, #8
 801a9de:	4640      	mov	r0, r8
 801a9e0:	f7fa ff7e 	bl	80158e0 <pbuf_remove_header>
 801a9e4:	2800      	cmp	r0, #0
 801a9e6:	d173      	bne.n	801aad0 <udp_input+0x1f4>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 801a9e8:	69a5      	ldr	r5, [r4, #24]
 801a9ea:	2d00      	cmp	r5, #0
 801a9ec:	d067      	beq.n	801aabe <udp_input+0x1e2>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 801a9ee:	9b03      	ldr	r3, [sp, #12]
 801a9f0:	4642      	mov	r2, r8
 801a9f2:	69e0      	ldr	r0, [r4, #28]
 801a9f4:	4621      	mov	r1, r4
 801a9f6:	9300      	str	r3, [sp, #0]
 801a9f8:	4b41      	ldr	r3, [pc, #260]	; (801ab00 <udp_input+0x224>)
 801a9fa:	47a8      	blx	r5
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801a9fc:	b005      	add	sp, #20
 801a9fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801aa02:	2b00      	cmp	r3, #0
 801aa04:	d0c1      	beq.n	801a98a <udp_input+0xae>
 801aa06:	f8da 2014 	ldr.w	r2, [sl, #20]
 801aa0a:	429a      	cmp	r2, r3
 801aa0c:	d0bd      	beq.n	801a98a <udp_input+0xae>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801aa0e:	68e3      	ldr	r3, [r4, #12]
 801aa10:	4626      	mov	r6, r4
 801aa12:	2b00      	cmp	r3, #0
 801aa14:	d199      	bne.n	801a94a <udp_input+0x6e>
  if (pcb != NULL) {
 801aa16:	f1bb 0f00 	cmp.w	fp, #0
 801aa1a:	d16b      	bne.n	801aaf4 <udp_input+0x218>
  if (for_us) {
 801aa1c:	f8d9 2004 	ldr.w	r2, [r9, #4]
 801aa20:	f8da 3014 	ldr.w	r3, [sl, #20]
 801aa24:	429a      	cmp	r2, r3
 801aa26:	d14a      	bne.n	801aabe <udp_input+0x1e2>
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801aa28:	2108      	movs	r1, #8
 801aa2a:	4640      	mov	r0, r8
 801aa2c:	f7fa ff58 	bl	80158e0 <pbuf_remove_header>
 801aa30:	2800      	cmp	r0, #0
 801aa32:	d14d      	bne.n	801aad0 <udp_input+0x1f4>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 801aa34:	9b02      	ldr	r3, [sp, #8]
 801aa36:	b983      	cbnz	r3, 801aa5a <udp_input+0x17e>
 801aa38:	f8da 3014 	ldr.w	r3, [sl, #20]
 801aa3c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801aa40:	2be0      	cmp	r3, #224	; 0xe0
 801aa42:	d00a      	beq.n	801aa5a <udp_input+0x17e>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 801aa44:	f8ba 100c 	ldrh.w	r1, [sl, #12]
 801aa48:	4640      	mov	r0, r8
 801aa4a:	3108      	adds	r1, #8
 801aa4c:	b209      	sxth	r1, r1
 801aa4e:	f7fa ff7b 	bl	8015948 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 801aa52:	2103      	movs	r1, #3
 801aa54:	4640      	mov	r0, r8
 801aa56:	f002 fc2f 	bl	801d2b8 <icmp_dest_unreach>
      UDP_STATS_INC(udp.proterr);
 801aa5a:	f8b7 2088 	ldrh.w	r2, [r7, #136]	; 0x88
      pbuf_free(p);
 801aa5e:	4640      	mov	r0, r8
      UDP_STATS_INC(udp.drop);
 801aa60:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
      UDP_STATS_INC(udp.proterr);
 801aa64:	3201      	adds	r2, #1
      UDP_STATS_INC(udp.drop);
 801aa66:	3301      	adds	r3, #1
      UDP_STATS_INC(udp.proterr);
 801aa68:	f8a7 2088 	strh.w	r2, [r7, #136]	; 0x88
 801aa6c:	e008      	b.n	801aa80 <udp_input+0x1a4>
    UDP_STATS_INC(udp.lenerr);
 801aa6e:	f8b7 2082 	ldrh.w	r2, [r7, #130]	; 0x82
    pbuf_free(p);
 801aa72:	4640      	mov	r0, r8
    UDP_STATS_INC(udp.drop);
 801aa74:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
    UDP_STATS_INC(udp.lenerr);
 801aa78:	3201      	adds	r2, #1
    UDP_STATS_INC(udp.drop);
 801aa7a:	3301      	adds	r3, #1
    UDP_STATS_INC(udp.lenerr);
 801aa7c:	f8a7 2082 	strh.w	r2, [r7, #130]	; 0x82
      UDP_STATS_INC(udp.drop);
 801aa80:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
}
 801aa84:	b005      	add	sp, #20
 801aa86:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      pbuf_free(p);
 801aa8a:	f7fa bf65 	b.w	8015958 <pbuf_free>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 801aa8e:	4b1d      	ldr	r3, [pc, #116]	; (801ab04 <udp_input+0x228>)
 801aa90:	2288      	movs	r2, #136	; 0x88
 801aa92:	491d      	ldr	r1, [pc, #116]	; (801ab08 <udp_input+0x22c>)
 801aa94:	481d      	ldr	r0, [pc, #116]	; (801ab0c <udp_input+0x230>)
 801aa96:	f005 f8b7 	bl	801fc08 <iprintf>
 801aa9a:	e75e      	b.n	801a95a <udp_input+0x7e>
  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801aa9c:	4b19      	ldr	r3, [pc, #100]	; (801ab04 <udp_input+0x228>)
 801aa9e:	22cf      	movs	r2, #207	; 0xcf
 801aaa0:	491b      	ldr	r1, [pc, #108]	; (801ab10 <udp_input+0x234>)
 801aaa2:	481a      	ldr	r0, [pc, #104]	; (801ab0c <udp_input+0x230>)
 801aaa4:	f005 f8b0 	bl	801fc08 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 801aaa8:	f1b9 0f00 	cmp.w	r9, #0
 801aaac:	f47f af22 	bne.w	801a8f4 <udp_input+0x18>
 801aab0:	4b14      	ldr	r3, [pc, #80]	; (801ab04 <udp_input+0x228>)
 801aab2:	22d0      	movs	r2, #208	; 0xd0
 801aab4:	4917      	ldr	r1, [pc, #92]	; (801ab14 <udp_input+0x238>)
 801aab6:	4815      	ldr	r0, [pc, #84]	; (801ab0c <udp_input+0x230>)
 801aab8:	f005 f8a6 	bl	801fc08 <iprintf>
 801aabc:	e71a      	b.n	801a8f4 <udp_input+0x18>
        pbuf_free(p);
 801aabe:	4640      	mov	r0, r8
 801aac0:	e7e0      	b.n	801aa84 <udp_input+0x1a8>
      if ((pcb->remote_port == src) &&
 801aac2:	8aa3      	ldrh	r3, [r4, #20]
 801aac4:	46a3      	mov	fp, r4
 801aac6:	9a03      	ldr	r2, [sp, #12]
 801aac8:	4293      	cmp	r3, r2
 801aaca:	f47f af3a 	bne.w	801a942 <udp_input+0x66>
 801aace:	e776      	b.n	801a9be <udp_input+0xe2>
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 801aad0:	4b0c      	ldr	r3, [pc, #48]	; (801ab04 <udp_input+0x228>)
 801aad2:	f44f 72b8 	mov.w	r2, #368	; 0x170
 801aad6:	4910      	ldr	r1, [pc, #64]	; (801ab18 <udp_input+0x23c>)
 801aad8:	480c      	ldr	r0, [pc, #48]	; (801ab0c <udp_input+0x230>)
 801aada:	f005 f895 	bl	801fc08 <iprintf>
      UDP_STATS_INC(udp.drop);
 801aade:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
      pbuf_free(p);
 801aae2:	4640      	mov	r0, r8
      UDP_STATS_INC(udp.drop);
 801aae4:	3301      	adds	r3, #1
 801aae6:	e7cb      	b.n	801aa80 <udp_input+0x1a4>
          UDP_STATS_INC(udp.cachehit);
 801aae8:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 801aaec:	3301      	adds	r3, #1
 801aaee:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 801aaf2:	e773      	b.n	801a9dc <udp_input+0x100>
 801aaf4:	465c      	mov	r4, fp
 801aaf6:	e771      	b.n	801a9dc <udp_input+0x100>
 801aaf8:	20035fa4 	.word	0x20035fa4
 801aafc:	200360c8 	.word	0x200360c8
 801ab00:	200268bc 	.word	0x200268bc
 801ab04:	0803d0cc 	.word	0x0803d0cc
 801ab08:	0803d130 	.word	0x0803d130
 801ab0c:	08024d0c 	.word	0x08024d0c
 801ab10:	0803d0fc 	.word	0x0803d0fc
 801ab14:	0803d114 	.word	0x0803d114
 801ab18:	0803d158 	.word	0x0803d158
 801ab1c:	200268ac 	.word	0x200268ac

0801ab20 <udp_bind>:
  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
    ipaddr = IP4_ADDR_ANY;
 801ab20:	4b39      	ldr	r3, [pc, #228]	; (801ac08 <udp_bind+0xe8>)
{
 801ab22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    ipaddr = IP4_ADDR_ANY;
 801ab26:	2900      	cmp	r1, #0
 801ab28:	bf08      	it	eq
 801ab2a:	4619      	moveq	r1, r3
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 801ab2c:	2800      	cmp	r0, #0
 801ab2e:	d060      	beq.n	801abf2 <udp_bind+0xd2>
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801ab30:	4f36      	ldr	r7, [pc, #216]	; (801ac0c <udp_bind+0xec>)
 801ab32:	683e      	ldr	r6, [r7, #0]
 801ab34:	b1fe      	cbz	r6, 801ab76 <udp_bind+0x56>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 801ab36:	42b0      	cmp	r0, r6
 801ab38:	d048      	beq.n	801abcc <udp_bind+0xac>
 801ab3a:	4634      	mov	r4, r6
 801ab3c:	e001      	b.n	801ab42 <udp_bind+0x22>
 801ab3e:	42a0      	cmp	r0, r4
 801ab40:	d044      	beq.n	801abcc <udp_bind+0xac>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801ab42:	68e4      	ldr	r4, [r4, #12]
 801ab44:	2c00      	cmp	r4, #0
 801ab46:	d1fa      	bne.n	801ab3e <udp_bind+0x1e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 801ab48:	b1c2      	cbz	r2, 801ab7c <udp_bind+0x5c>
 801ab4a:	680d      	ldr	r5, [r1, #0]
 801ab4c:	4633      	mov	r3, r6
 801ab4e:	e001      	b.n	801ab54 <udp_bind+0x34>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801ab50:	68db      	ldr	r3, [r3, #12]
 801ab52:	b373      	cbz	r3, 801abb2 <udp_bind+0x92>
      if (pcb != ipcb) {
 801ab54:	4298      	cmp	r0, r3
 801ab56:	d0fb      	beq.n	801ab50 <udp_bind+0x30>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 801ab58:	8a59      	ldrh	r1, [r3, #18]
 801ab5a:	4291      	cmp	r1, r2
 801ab5c:	d1f8      	bne.n	801ab50 <udp_bind+0x30>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801ab5e:	6819      	ldr	r1, [r3, #0]
              ip_addr_isany(&ipcb->local_ip))) {
 801ab60:	42a9      	cmp	r1, r5
 801ab62:	bf18      	it	ne
 801ab64:	2900      	cmpne	r1, #0
 801ab66:	d001      	beq.n	801ab6c <udp_bind+0x4c>
 801ab68:	2d00      	cmp	r5, #0
 801ab6a:	d1f1      	bne.n	801ab50 <udp_bind+0x30>
      return ERR_USE;
 801ab6c:	f06f 0307 	mvn.w	r3, #7
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
}
 801ab70:	4618      	mov	r0, r3
 801ab72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (port == 0) {
 801ab76:	2a00      	cmp	r2, #0
 801ab78:	d137      	bne.n	801abea <udp_bind+0xca>
  rebind = 0;
 801ab7a:	4634      	mov	r4, r6
 801ab7c:	f8df 809c 	ldr.w	r8, [pc, #156]	; 801ac1c <udp_bind+0xfc>
again:
 801ab80:	f44f 4c80 	mov.w	ip, #16384	; 0x4000
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 801ab84:	f64f 7eff 	movw	lr, #65535	; 0xffff
 801ab88:	f8b8 2000 	ldrh.w	r2, [r8]
 801ab8c:	4572      	cmp	r2, lr
 801ab8e:	d029      	beq.n	801abe4 <udp_bind+0xc4>
 801ab90:	3201      	adds	r2, #1
 801ab92:	b292      	uxth	r2, r2
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801ab94:	b156      	cbz	r6, 801abac <udp_bind+0x8c>
    if (pcb->local_port == udp_port) {
 801ab96:	8a73      	ldrh	r3, [r6, #18]
 801ab98:	4293      	cmp	r3, r2
 801ab9a:	d019      	beq.n	801abd0 <udp_bind+0xb0>
 801ab9c:	4633      	mov	r3, r6
 801ab9e:	e002      	b.n	801aba6 <udp_bind+0x86>
 801aba0:	8a5d      	ldrh	r5, [r3, #18]
 801aba2:	4295      	cmp	r5, r2
 801aba4:	d014      	beq.n	801abd0 <udp_bind+0xb0>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801aba6:	68db      	ldr	r3, [r3, #12]
 801aba8:	2b00      	cmp	r3, #0
 801abaa:	d1f9      	bne.n	801aba0 <udp_bind+0x80>
 801abac:	680d      	ldr	r5, [r1, #0]
 801abae:	f8a8 2000 	strh.w	r2, [r8]
  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 801abb2:	6005      	str	r5, [r0, #0]
  pcb->local_port = port;
 801abb4:	8242      	strh	r2, [r0, #18]
  if (rebind == 0) {
 801abb6:	b92c      	cbnz	r4, 801abc4 <udp_bind+0xa4>
  return ERR_OK;
 801abb8:	2300      	movs	r3, #0
    pcb->next = udp_pcbs;
 801abba:	60c6      	str	r6, [r0, #12]
    udp_pcbs = pcb;
 801abbc:	6038      	str	r0, [r7, #0]
}
 801abbe:	4618      	mov	r0, r3
 801abc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return ERR_OK;
 801abc4:	2300      	movs	r3, #0
}
 801abc6:	4618      	mov	r0, r3
 801abc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      rebind = 1;
 801abcc:	2401      	movs	r4, #1
 801abce:	e7bb      	b.n	801ab48 <udp_bind+0x28>
 801abd0:	f10c 3cff 	add.w	ip, ip, #4294967295
 801abd4:	fa1f fc8c 	uxth.w	ip, ip
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 801abd8:	f1bc 0f00 	cmp.w	ip, #0
 801abdc:	d1d6      	bne.n	801ab8c <udp_bind+0x6c>
 801abde:	f8a8 2000 	strh.w	r2, [r8]
 801abe2:	e7c3      	b.n	801ab6c <udp_bind+0x4c>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 801abe4:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 801abe8:	e7d4      	b.n	801ab94 <udp_bind+0x74>
 801abea:	680b      	ldr	r3, [r1, #0]
  pcb->local_port = port;
 801abec:	8242      	strh	r2, [r0, #18]
  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 801abee:	6003      	str	r3, [r0, #0]
 801abf0:	e7e2      	b.n	801abb8 <udp_bind+0x98>
  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 801abf2:	4b07      	ldr	r3, [pc, #28]	; (801ac10 <udp_bind+0xf0>)
 801abf4:	f240 32b7 	movw	r2, #951	; 0x3b7
 801abf8:	4906      	ldr	r1, [pc, #24]	; (801ac14 <udp_bind+0xf4>)
 801abfa:	4807      	ldr	r0, [pc, #28]	; (801ac18 <udp_bind+0xf8>)
 801abfc:	f005 f804 	bl	801fc08 <iprintf>
 801ac00:	f06f 030f 	mvn.w	r3, #15
 801ac04:	e7db      	b.n	801abbe <udp_bind+0x9e>
 801ac06:	bf00      	nop
 801ac08:	0803d9fc 	.word	0x0803d9fc
 801ac0c:	200360c8 	.word	0x200360c8
 801ac10:	0803d0cc 	.word	0x0803d0cc
 801ac14:	0803d07c 	.word	0x0803d07c
 801ac18:	08024d0c 	.word	0x08024d0c
 801ac1c:	20000466 	.word	0x20000466

0801ac20 <udp_sendto_if_src>:
{
 801ac20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ac24:	b085      	sub	sp, #20
 801ac26:	e9dd a90e 	ldrd	sl, r9, [sp, #56]	; 0x38
  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 801ac2a:	2800      	cmp	r0, #0
 801ac2c:	d07e      	beq.n	801ad2c <udp_sendto_if_src+0x10c>
 801ac2e:	460c      	mov	r4, r1
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 801ac30:	2900      	cmp	r1, #0
 801ac32:	d071      	beq.n	801ad18 <udp_sendto_if_src+0xf8>
 801ac34:	4690      	mov	r8, r2
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801ac36:	2a00      	cmp	r2, #0
 801ac38:	f000 8082 	beq.w	801ad40 <udp_sendto_if_src+0x120>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 801ac3c:	f1b9 0f00 	cmp.w	r9, #0
 801ac40:	f000 8092 	beq.w	801ad68 <udp_sendto_if_src+0x148>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 801ac44:	f1ba 0f00 	cmp.w	sl, #0
 801ac48:	f000 8084 	beq.w	801ad54 <udp_sendto_if_src+0x134>
  if (pcb->local_port == 0) {
 801ac4c:	8a42      	ldrh	r2, [r0, #18]
 801ac4e:	469b      	mov	fp, r3
 801ac50:	4607      	mov	r7, r0
 801ac52:	2a00      	cmp	r2, #0
 801ac54:	d03c      	beq.n	801acd0 <udp_sendto_if_src+0xb0>
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 801ac56:	8922      	ldrh	r2, [r4, #8]
 801ac58:	f64f 73f7 	movw	r3, #65527	; 0xfff7
 801ac5c:	429a      	cmp	r2, r3
 801ac5e:	d858      	bhi.n	801ad12 <udp_sendto_if_src+0xf2>
  if (pbuf_add_header(p, UDP_HLEN)) {
 801ac60:	2108      	movs	r1, #8
 801ac62:	4620      	mov	r0, r4
 801ac64:	f7fa fe38 	bl	80158d8 <pbuf_add_header>
 801ac68:	2800      	cmp	r0, #0
 801ac6a:	d13b      	bne.n	801ace4 <udp_sendto_if_src+0xc4>
 801ac6c:	4625      	mov	r5, r4
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 801ac6e:	896b      	ldrh	r3, [r5, #10]
 801ac70:	2b07      	cmp	r3, #7
 801ac72:	d946      	bls.n	801ad02 <udp_sendto_if_src+0xe2>
  udphdr = (struct udp_hdr *)q->payload;
 801ac74:	686e      	ldr	r6, [r5, #4]
  udphdr->src = lwip_htons(pcb->local_port);
 801ac76:	8a78      	ldrh	r0, [r7, #18]
 801ac78:	f7f9 f800 	bl	8013c7c <lwip_htons>
 801ac7c:	8030      	strh	r0, [r6, #0]
  udphdr->dest = lwip_htons(dst_port);
 801ac7e:	4658      	mov	r0, fp
 801ac80:	f7f8 fffc 	bl	8013c7c <lwip_htons>
  udphdr->chksum = 0x0000;
 801ac84:	2300      	movs	r3, #0
  udphdr->dest = lwip_htons(dst_port);
 801ac86:	8070      	strh	r0, [r6, #2]
  udphdr->chksum = 0x0000;
 801ac88:	71b3      	strb	r3, [r6, #6]
 801ac8a:	71f3      	strb	r3, [r6, #7]
    udphdr->len = lwip_htons(q->tot_len);
 801ac8c:	8928      	ldrh	r0, [r5, #8]
 801ac8e:	f7f8 fff5 	bl	8013c7c <lwip_htons>
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 801ac92:	f04f 0c11 	mov.w	ip, #17
    udphdr->len = lwip_htons(q->tot_len);
 801ac96:	80b0      	strh	r0, [r6, #4]
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 801ac98:	4642      	mov	r2, r8
 801ac9a:	7afb      	ldrb	r3, [r7, #11]
 801ac9c:	4649      	mov	r1, r9
 801ac9e:	f8cd a008 	str.w	sl, [sp, #8]
 801aca2:	4628      	mov	r0, r5
 801aca4:	f8cd c004 	str.w	ip, [sp, #4]
 801aca8:	7abe      	ldrb	r6, [r7, #10]
 801acaa:	9600      	str	r6, [sp, #0]
 801acac:	f002 fc90 	bl	801d5d0 <ip4_output_if_src>
  if (q != p) {
 801acb0:	42a5      	cmp	r5, r4
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 801acb2:	4606      	mov	r6, r0
  if (q != p) {
 801acb4:	d002      	beq.n	801acbc <udp_sendto_if_src+0x9c>
    pbuf_free(q);
 801acb6:	4628      	mov	r0, r5
 801acb8:	f7fa fe4e 	bl	8015958 <pbuf_free>
  UDP_STATS_INC(udp.xmit);
 801acbc:	4a2f      	ldr	r2, [pc, #188]	; (801ad7c <udp_sendto_if_src+0x15c>)
 801acbe:	f8b2 3078 	ldrh.w	r3, [r2, #120]	; 0x78
 801acc2:	3301      	adds	r3, #1
 801acc4:	f8a2 3078 	strh.w	r3, [r2, #120]	; 0x78
}
 801acc8:	4630      	mov	r0, r6
 801acca:	b005      	add	sp, #20
 801accc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 801acd0:	4601      	mov	r1, r0
 801acd2:	f7ff ff25 	bl	801ab20 <udp_bind>
    if (err != ERR_OK) {
 801acd6:	4606      	mov	r6, r0
 801acd8:	2800      	cmp	r0, #0
 801acda:	d0bc      	beq.n	801ac56 <udp_sendto_if_src+0x36>
}
 801acdc:	4630      	mov	r0, r6
 801acde:	b005      	add	sp, #20
 801ace0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 801ace4:	f44f 7220 	mov.w	r2, #640	; 0x280
 801ace8:	2108      	movs	r1, #8
 801acea:	2022      	movs	r0, #34	; 0x22
 801acec:	f7fa fea2 	bl	8015a34 <pbuf_alloc>
    if (q == NULL) {
 801acf0:	4605      	mov	r5, r0
 801acf2:	b170      	cbz	r0, 801ad12 <udp_sendto_if_src+0xf2>
    if (p->tot_len != 0) {
 801acf4:	8923      	ldrh	r3, [r4, #8]
 801acf6:	2b00      	cmp	r3, #0
 801acf8:	d0b9      	beq.n	801ac6e <udp_sendto_if_src+0x4e>
      pbuf_chain(q, p);
 801acfa:	4621      	mov	r1, r4
 801acfc:	f7fa fff8 	bl	8015cf0 <pbuf_chain>
 801ad00:	e7b5      	b.n	801ac6e <udp_sendto_if_src+0x4e>
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 801ad02:	4b1f      	ldr	r3, [pc, #124]	; (801ad80 <udp_sendto_if_src+0x160>)
 801ad04:	f240 320e 	movw	r2, #782	; 0x30e
 801ad08:	491e      	ldr	r1, [pc, #120]	; (801ad84 <udp_sendto_if_src+0x164>)
 801ad0a:	481f      	ldr	r0, [pc, #124]	; (801ad88 <udp_sendto_if_src+0x168>)
 801ad0c:	f004 ff7c 	bl	801fc08 <iprintf>
 801ad10:	e7b0      	b.n	801ac74 <udp_sendto_if_src+0x54>
    return ERR_MEM;
 801ad12:	f04f 36ff 	mov.w	r6, #4294967295
 801ad16:	e7d7      	b.n	801acc8 <udp_sendto_if_src+0xa8>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 801ad18:	4b19      	ldr	r3, [pc, #100]	; (801ad80 <udp_sendto_if_src+0x160>)
 801ad1a:	f240 22d2 	movw	r2, #722	; 0x2d2
 801ad1e:	491b      	ldr	r1, [pc, #108]	; (801ad8c <udp_sendto_if_src+0x16c>)
 801ad20:	f06f 060f 	mvn.w	r6, #15
 801ad24:	4818      	ldr	r0, [pc, #96]	; (801ad88 <udp_sendto_if_src+0x168>)
 801ad26:	f004 ff6f 	bl	801fc08 <iprintf>
 801ad2a:	e7cd      	b.n	801acc8 <udp_sendto_if_src+0xa8>
  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 801ad2c:	4b14      	ldr	r3, [pc, #80]	; (801ad80 <udp_sendto_if_src+0x160>)
 801ad2e:	f240 22d1 	movw	r2, #721	; 0x2d1
 801ad32:	4917      	ldr	r1, [pc, #92]	; (801ad90 <udp_sendto_if_src+0x170>)
 801ad34:	f06f 060f 	mvn.w	r6, #15
 801ad38:	4813      	ldr	r0, [pc, #76]	; (801ad88 <udp_sendto_if_src+0x168>)
 801ad3a:	f004 ff65 	bl	801fc08 <iprintf>
 801ad3e:	e7c3      	b.n	801acc8 <udp_sendto_if_src+0xa8>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801ad40:	4b0f      	ldr	r3, [pc, #60]	; (801ad80 <udp_sendto_if_src+0x160>)
 801ad42:	f240 22d3 	movw	r2, #723	; 0x2d3
 801ad46:	4913      	ldr	r1, [pc, #76]	; (801ad94 <udp_sendto_if_src+0x174>)
 801ad48:	f06f 060f 	mvn.w	r6, #15
 801ad4c:	480e      	ldr	r0, [pc, #56]	; (801ad88 <udp_sendto_if_src+0x168>)
 801ad4e:	f004 ff5b 	bl	801fc08 <iprintf>
 801ad52:	e7b9      	b.n	801acc8 <udp_sendto_if_src+0xa8>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 801ad54:	4b0a      	ldr	r3, [pc, #40]	; (801ad80 <udp_sendto_if_src+0x160>)
 801ad56:	f240 22d5 	movw	r2, #725	; 0x2d5
 801ad5a:	490f      	ldr	r1, [pc, #60]	; (801ad98 <udp_sendto_if_src+0x178>)
 801ad5c:	f06f 060f 	mvn.w	r6, #15
 801ad60:	4809      	ldr	r0, [pc, #36]	; (801ad88 <udp_sendto_if_src+0x168>)
 801ad62:	f004 ff51 	bl	801fc08 <iprintf>
 801ad66:	e7af      	b.n	801acc8 <udp_sendto_if_src+0xa8>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 801ad68:	4b05      	ldr	r3, [pc, #20]	; (801ad80 <udp_sendto_if_src+0x160>)
 801ad6a:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 801ad6e:	490b      	ldr	r1, [pc, #44]	; (801ad9c <udp_sendto_if_src+0x17c>)
 801ad70:	f06f 060f 	mvn.w	r6, #15
 801ad74:	4804      	ldr	r0, [pc, #16]	; (801ad88 <udp_sendto_if_src+0x168>)
 801ad76:	f004 ff47 	bl	801fc08 <iprintf>
 801ad7a:	e7a5      	b.n	801acc8 <udp_sendto_if_src+0xa8>
 801ad7c:	20035fa4 	.word	0x20035fa4
 801ad80:	0803d0cc 	.word	0x0803d0cc
 801ad84:	0803d318 	.word	0x0803d318
 801ad88:	08024d0c 	.word	0x08024d0c
 801ad8c:	0803d28c 	.word	0x0803d28c
 801ad90:	0803d26c 	.word	0x0803d26c
 801ad94:	0803d2ac 	.word	0x0803d2ac
 801ad98:	0803d2f4 	.word	0x0803d2f4
 801ad9c:	0803d2d0 	.word	0x0803d2d0

0801ada0 <udp_sendto_if>:
{
 801ada0:	b570      	push	{r4, r5, r6, lr}
 801ada2:	b082      	sub	sp, #8
 801ada4:	9c06      	ldr	r4, [sp, #24]
  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 801ada6:	b358      	cbz	r0, 801ae00 <udp_sendto_if+0x60>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 801ada8:	b301      	cbz	r1, 801adec <udp_sendto_if+0x4c>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801adaa:	b1aa      	cbz	r2, 801add8 <udp_sendto_if+0x38>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 801adac:	b394      	cbz	r4, 801ae14 <udp_sendto_if+0x74>
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801adae:	6805      	ldr	r5, [r0, #0]
 801adb0:	b935      	cbnz	r5, 801adc0 <udp_sendto_if+0x20>
      src_ip = netif_ip_addr4(netif);
 801adb2:	1d25      	adds	r5, r4, #4
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 801adb4:	e9cd 4500 	strd	r4, r5, [sp]
 801adb8:	f7ff ff32 	bl	801ac20 <udp_sendto_if_src>
}
 801adbc:	b002      	add	sp, #8
 801adbe:	bd70      	pop	{r4, r5, r6, pc}
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 801adc0:	f005 06f0 	and.w	r6, r5, #240	; 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801adc4:	2ee0      	cmp	r6, #224	; 0xe0
 801adc6:	d0f4      	beq.n	801adb2 <udp_sendto_if+0x12>
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 801adc8:	6866      	ldr	r6, [r4, #4]
 801adca:	42b5      	cmp	r5, r6
 801adcc:	d101      	bne.n	801add2 <udp_sendto_if+0x32>
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801adce:	4605      	mov	r5, r0
 801add0:	e7f0      	b.n	801adb4 <udp_sendto_if+0x14>
        return ERR_RTE;
 801add2:	f06f 0003 	mvn.w	r0, #3
 801add6:	e7f1      	b.n	801adbc <udp_sendto_if+0x1c>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801add8:	4b13      	ldr	r3, [pc, #76]	; (801ae28 <udp_sendto_if+0x88>)
 801adda:	f240 2282 	movw	r2, #642	; 0x282
 801adde:	4913      	ldr	r1, [pc, #76]	; (801ae2c <udp_sendto_if+0x8c>)
 801ade0:	4813      	ldr	r0, [pc, #76]	; (801ae30 <udp_sendto_if+0x90>)
 801ade2:	f004 ff11 	bl	801fc08 <iprintf>
 801ade6:	f06f 000f 	mvn.w	r0, #15
 801adea:	e7e7      	b.n	801adbc <udp_sendto_if+0x1c>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 801adec:	4b0e      	ldr	r3, [pc, #56]	; (801ae28 <udp_sendto_if+0x88>)
 801adee:	f240 2281 	movw	r2, #641	; 0x281
 801adf2:	4910      	ldr	r1, [pc, #64]	; (801ae34 <udp_sendto_if+0x94>)
 801adf4:	480e      	ldr	r0, [pc, #56]	; (801ae30 <udp_sendto_if+0x90>)
 801adf6:	f004 ff07 	bl	801fc08 <iprintf>
 801adfa:	f06f 000f 	mvn.w	r0, #15
 801adfe:	e7dd      	b.n	801adbc <udp_sendto_if+0x1c>
  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 801ae00:	4b09      	ldr	r3, [pc, #36]	; (801ae28 <udp_sendto_if+0x88>)
 801ae02:	f44f 7220 	mov.w	r2, #640	; 0x280
 801ae06:	490c      	ldr	r1, [pc, #48]	; (801ae38 <udp_sendto_if+0x98>)
 801ae08:	4809      	ldr	r0, [pc, #36]	; (801ae30 <udp_sendto_if+0x90>)
 801ae0a:	f004 fefd 	bl	801fc08 <iprintf>
 801ae0e:	f06f 000f 	mvn.w	r0, #15
 801ae12:	e7d3      	b.n	801adbc <udp_sendto_if+0x1c>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 801ae14:	4b04      	ldr	r3, [pc, #16]	; (801ae28 <udp_sendto_if+0x88>)
 801ae16:	f240 2283 	movw	r2, #643	; 0x283
 801ae1a:	4908      	ldr	r1, [pc, #32]	; (801ae3c <udp_sendto_if+0x9c>)
 801ae1c:	4804      	ldr	r0, [pc, #16]	; (801ae30 <udp_sendto_if+0x90>)
 801ae1e:	f004 fef3 	bl	801fc08 <iprintf>
 801ae22:	f06f 000f 	mvn.w	r0, #15
 801ae26:	e7c9      	b.n	801adbc <udp_sendto_if+0x1c>
 801ae28:	0803d0cc 	.word	0x0803d0cc
 801ae2c:	0803d22c 	.word	0x0803d22c
 801ae30:	08024d0c 	.word	0x08024d0c
 801ae34:	0803d210 	.word	0x0803d210
 801ae38:	0803d1f4 	.word	0x0803d1f4
 801ae3c:	0803d24c 	.word	0x0803d24c

0801ae40 <udp_sendto>:
{
 801ae40:	b5f0      	push	{r4, r5, r6, r7, lr}
 801ae42:	b083      	sub	sp, #12
  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 801ae44:	b3a0      	cbz	r0, 801aeb0 <udp_sendto+0x70>
 801ae46:	460e      	mov	r6, r1
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 801ae48:	b341      	cbz	r1, 801ae9c <udp_sendto+0x5c>
 801ae4a:	4615      	mov	r5, r2
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801ae4c:	b1e2      	cbz	r2, 801ae88 <udp_sendto+0x48>
 801ae4e:	4604      	mov	r4, r0
  if (pcb->netif_idx != NETIF_NO_INDEX) {
 801ae50:	7a00      	ldrb	r0, [r0, #8]
 801ae52:	461f      	mov	r7, r3
 801ae54:	b158      	cbz	r0, 801ae6e <udp_sendto+0x2e>
    netif = netif_get_by_index(pcb->netif_idx);
 801ae56:	f7fa fc99 	bl	801578c <netif_get_by_index>
  if (netif == NULL) {
 801ae5a:	b160      	cbz	r0, 801ae76 <udp_sendto+0x36>
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 801ae5c:	9000      	str	r0, [sp, #0]
 801ae5e:	463b      	mov	r3, r7
 801ae60:	462a      	mov	r2, r5
 801ae62:	4631      	mov	r1, r6
 801ae64:	4620      	mov	r0, r4
 801ae66:	f7ff ff9b 	bl	801ada0 <udp_sendto_if>
}
 801ae6a:	b003      	add	sp, #12
 801ae6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      netif = ip_route(&pcb->local_ip, dst_ip);
 801ae6e:	4610      	mov	r0, r2
 801ae70:	f002 fa44 	bl	801d2fc <ip4_route>
 801ae74:	e7f1      	b.n	801ae5a <udp_sendto+0x1a>
    UDP_STATS_INC(udp.rterr);
 801ae76:	4a13      	ldr	r2, [pc, #76]	; (801aec4 <udp_sendto+0x84>)
    return ERR_RTE;
 801ae78:	f06f 0003 	mvn.w	r0, #3
    UDP_STATS_INC(udp.rterr);
 801ae7c:	f8b2 3086 	ldrh.w	r3, [r2, #134]	; 0x86
 801ae80:	3301      	adds	r3, #1
 801ae82:	f8a2 3086 	strh.w	r3, [r2, #134]	; 0x86
    return ERR_RTE;
 801ae86:	e7f0      	b.n	801ae6a <udp_sendto+0x2a>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801ae88:	4b0f      	ldr	r3, [pc, #60]	; (801aec8 <udp_sendto+0x88>)
 801ae8a:	f240 221a 	movw	r2, #538	; 0x21a
 801ae8e:	490f      	ldr	r1, [pc, #60]	; (801aecc <udp_sendto+0x8c>)
 801ae90:	480f      	ldr	r0, [pc, #60]	; (801aed0 <udp_sendto+0x90>)
 801ae92:	f004 feb9 	bl	801fc08 <iprintf>
 801ae96:	f06f 000f 	mvn.w	r0, #15
 801ae9a:	e7e6      	b.n	801ae6a <udp_sendto+0x2a>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 801ae9c:	4b0a      	ldr	r3, [pc, #40]	; (801aec8 <udp_sendto+0x88>)
 801ae9e:	f240 2219 	movw	r2, #537	; 0x219
 801aea2:	490c      	ldr	r1, [pc, #48]	; (801aed4 <udp_sendto+0x94>)
 801aea4:	480a      	ldr	r0, [pc, #40]	; (801aed0 <udp_sendto+0x90>)
 801aea6:	f004 feaf 	bl	801fc08 <iprintf>
 801aeaa:	f06f 000f 	mvn.w	r0, #15
 801aeae:	e7dc      	b.n	801ae6a <udp_sendto+0x2a>
  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 801aeb0:	4b05      	ldr	r3, [pc, #20]	; (801aec8 <udp_sendto+0x88>)
 801aeb2:	f44f 7206 	mov.w	r2, #536	; 0x218
 801aeb6:	4908      	ldr	r1, [pc, #32]	; (801aed8 <udp_sendto+0x98>)
 801aeb8:	4805      	ldr	r0, [pc, #20]	; (801aed0 <udp_sendto+0x90>)
 801aeba:	f004 fea5 	bl	801fc08 <iprintf>
 801aebe:	f06f 000f 	mvn.w	r0, #15
 801aec2:	e7d2      	b.n	801ae6a <udp_sendto+0x2a>
 801aec4:	20035fa4 	.word	0x20035fa4
 801aec8:	0803d0cc 	.word	0x0803d0cc
 801aecc:	0803d1d8 	.word	0x0803d1d8
 801aed0:	08024d0c 	.word	0x08024d0c
 801aed4:	0803d1bc 	.word	0x0803d1bc
 801aed8:	0803d1a4 	.word	0x0803d1a4

0801aedc <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 801aedc:	b570      	push	{r4, r5, r6, lr}
  struct udp_pcb *ipcb;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 801aede:	b320      	cbz	r0, 801af2a <udp_connect+0x4e>
 801aee0:	460d      	mov	r5, r1
  LWIP_ERROR("udp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 801aee2:	b361      	cbz	r1, 801af3e <udp_connect+0x62>
 801aee4:	4616      	mov	r6, r2

  if (pcb->local_port == 0) {
 801aee6:	8a42      	ldrh	r2, [r0, #18]
 801aee8:	4604      	mov	r4, r0
 801aeea:	b1c2      	cbz	r2, 801af1e <udp_connect+0x42>
    ip6_addr_select_zone(ip_2_ip6(&pcb->remote_ip), ip_2_ip6(&pcb->local_ip));
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  pcb->remote_port = port;
  pcb->flags |= UDP_FLAGS_CONNECTED;
 801aeec:	7c23      	ldrb	r3, [r4, #16]
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                          pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801aeee:	4919      	ldr	r1, [pc, #100]	; (801af54 <udp_connect+0x78>)
  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 801aef0:	6828      	ldr	r0, [r5, #0]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 801aef2:	f043 0304 	orr.w	r3, r3, #4
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801aef6:	680a      	ldr	r2, [r1, #0]
  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 801aef8:	6060      	str	r0, [r4, #4]
  pcb->remote_port = port;
 801aefa:	82a6      	strh	r6, [r4, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 801aefc:	7423      	strb	r3, [r4, #16]
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801aefe:	b142      	cbz	r2, 801af12 <udp_connect+0x36>
    if (pcb == ipcb) {
 801af00:	4294      	cmp	r4, r2
 801af02:	d00a      	beq.n	801af1a <udp_connect+0x3e>
 801af04:	4613      	mov	r3, r2
 801af06:	e001      	b.n	801af0c <udp_connect+0x30>
 801af08:	429c      	cmp	r4, r3
 801af0a:	d006      	beq.n	801af1a <udp_connect+0x3e>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801af0c:	68db      	ldr	r3, [r3, #12]
 801af0e:	2b00      	cmp	r3, #0
 801af10:	d1fa      	bne.n	801af08 <udp_connect+0x2c>
      /* already on the list, just return */
      return ERR_OK;
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
 801af12:	60e2      	str	r2, [r4, #12]
  udp_pcbs = pcb;
  return ERR_OK;
 801af14:	2000      	movs	r0, #0
  udp_pcbs = pcb;
 801af16:	600c      	str	r4, [r1, #0]
}
 801af18:	bd70      	pop	{r4, r5, r6, pc}
      return ERR_OK;
 801af1a:	2000      	movs	r0, #0
}
 801af1c:	bd70      	pop	{r4, r5, r6, pc}
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 801af1e:	4601      	mov	r1, r0
 801af20:	f7ff fdfe 	bl	801ab20 <udp_bind>
    if (err != ERR_OK) {
 801af24:	2800      	cmp	r0, #0
 801af26:	d0e1      	beq.n	801aeec <udp_connect+0x10>
}
 801af28:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("udp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 801af2a:	4b0b      	ldr	r3, [pc, #44]	; (801af58 <udp_connect+0x7c>)
 801af2c:	f240 4235 	movw	r2, #1077	; 0x435
 801af30:	490a      	ldr	r1, [pc, #40]	; (801af5c <udp_connect+0x80>)
 801af32:	480b      	ldr	r0, [pc, #44]	; (801af60 <udp_connect+0x84>)
 801af34:	f004 fe68 	bl	801fc08 <iprintf>
 801af38:	f06f 000f 	mvn.w	r0, #15
}
 801af3c:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("udp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 801af3e:	4b06      	ldr	r3, [pc, #24]	; (801af58 <udp_connect+0x7c>)
 801af40:	f240 4236 	movw	r2, #1078	; 0x436
 801af44:	4907      	ldr	r1, [pc, #28]	; (801af64 <udp_connect+0x88>)
 801af46:	4806      	ldr	r0, [pc, #24]	; (801af60 <udp_connect+0x84>)
 801af48:	f004 fe5e 	bl	801fc08 <iprintf>
 801af4c:	f06f 000f 	mvn.w	r0, #15
}
 801af50:	bd70      	pop	{r4, r5, r6, pc}
 801af52:	bf00      	nop
 801af54:	200360c8 	.word	0x200360c8
 801af58:	0803d0cc 	.word	0x0803d0cc
 801af5c:	0803d094 	.word	0x0803d094
 801af60:	08024d0c 	.word	0x08024d0c
 801af64:	0803d0b0 	.word	0x0803d0b0

0801af68 <udp_recv>:
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 801af68:	b110      	cbz	r0, 801af70 <udp_recv+0x8>

  /* remember recv() callback and user data */
  pcb->recv = recv;
  pcb->recv_arg = recv_arg;
 801af6a:	e9c0 1206 	strd	r1, r2, [r0, #24]
}
 801af6e:	4770      	bx	lr
  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 801af70:	4b03      	ldr	r3, [pc, #12]	; (801af80 <udp_recv+0x18>)
 801af72:	f240 428a 	movw	r2, #1162	; 0x48a
 801af76:	4903      	ldr	r1, [pc, #12]	; (801af84 <udp_recv+0x1c>)
 801af78:	4803      	ldr	r0, [pc, #12]	; (801af88 <udp_recv+0x20>)
 801af7a:	f004 be45 	b.w	801fc08 <iprintf>
 801af7e:	bf00      	nop
 801af80:	0803d0cc 	.word	0x0803d0cc
 801af84:	0803d174 	.word	0x0803d174
 801af88:	08024d0c 	.word	0x08024d0c

0801af8c <udp_remove>:
{
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 801af8c:	b1d8      	cbz	r0, 801afc6 <udp_remove+0x3a>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 801af8e:	4b11      	ldr	r3, [pc, #68]	; (801afd4 <udp_remove+0x48>)
 801af90:	681a      	ldr	r2, [r3, #0]
 801af92:	4282      	cmp	r2, r0
 801af94:	d00b      	beq.n	801afae <udp_remove+0x22>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 801af96:	b132      	cbz	r2, 801afa6 <udp_remove+0x1a>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 801af98:	68d3      	ldr	r3, [r2, #12]
 801af9a:	b123      	cbz	r3, 801afa6 <udp_remove+0x1a>
 801af9c:	4298      	cmp	r0, r3
 801af9e:	d00c      	beq.n	801afba <udp_remove+0x2e>
 801afa0:	461a      	mov	r2, r3
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 801afa2:	2a00      	cmp	r2, #0
 801afa4:	d1f8      	bne.n	801af98 <udp_remove+0xc>
        pcb2->next = pcb->next;
        break;
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 801afa6:	4601      	mov	r1, r0
 801afa8:	2001      	movs	r0, #1
 801afaa:	f7fa b9fb 	b.w	80153a4 <memp_free>
    udp_pcbs = udp_pcbs->next;
 801afae:	68c2      	ldr	r2, [r0, #12]
  memp_free(MEMP_UDP_PCB, pcb);
 801afb0:	4601      	mov	r1, r0
 801afb2:	2001      	movs	r0, #1
    udp_pcbs = udp_pcbs->next;
 801afb4:	601a      	str	r2, [r3, #0]
  memp_free(MEMP_UDP_PCB, pcb);
 801afb6:	f7fa b9f5 	b.w	80153a4 <memp_free>
        pcb2->next = pcb->next;
 801afba:	68c3      	ldr	r3, [r0, #12]
  memp_free(MEMP_UDP_PCB, pcb);
 801afbc:	4601      	mov	r1, r0
 801afbe:	2001      	movs	r0, #1
        pcb2->next = pcb->next;
 801afc0:	60d3      	str	r3, [r2, #12]
  memp_free(MEMP_UDP_PCB, pcb);
 801afc2:	f7fa b9ef 	b.w	80153a4 <memp_free>
  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 801afc6:	4b04      	ldr	r3, [pc, #16]	; (801afd8 <udp_remove+0x4c>)
 801afc8:	f240 42a1 	movw	r2, #1185	; 0x4a1
 801afcc:	4903      	ldr	r1, [pc, #12]	; (801afdc <udp_remove+0x50>)
 801afce:	4804      	ldr	r0, [pc, #16]	; (801afe0 <udp_remove+0x54>)
 801afd0:	f004 be1a 	b.w	801fc08 <iprintf>
 801afd4:	200360c8 	.word	0x200360c8
 801afd8:	0803d0cc 	.word	0x0803d0cc
 801afdc:	0803d18c 	.word	0x0803d18c
 801afe0:	08024d0c 	.word	0x08024d0c

0801afe4 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 801afe4:	b510      	push	{r4, lr}
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 801afe6:	f44f 6299 	mov.w	r2, #1224	; 0x4c8
 801afea:	4907      	ldr	r1, [pc, #28]	; (801b008 <udp_new+0x24>)
 801afec:	2001      	movs	r0, #1
 801afee:	f7fa f9b5 	bl	801535c <memp_malloc_fn>
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 801aff2:	4604      	mov	r4, r0
 801aff4:	b128      	cbz	r0, 801b002 <udp_new+0x1e>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 801aff6:	2220      	movs	r2, #32
 801aff8:	2100      	movs	r1, #0
 801affa:	f003 fe84 	bl	801ed06 <memset>
    pcb->ttl = UDP_TTL;
 801affe:	23ff      	movs	r3, #255	; 0xff
 801b000:	72e3      	strb	r3, [r4, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
}
 801b002:	4620      	mov	r0, r4
 801b004:	bd10      	pop	{r4, pc}
 801b006:	bf00      	nop
 801b008:	0803d0cc 	.word	0x0803d0cc

0801b00c <udp_new_ip_type>:
{
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = udp_new();
 801b00c:	f7ff bfea 	b.w	801afe4 <udp_new>

0801b010 <udp_netif_ip_addr_changed>:
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 801b010:	b1a8      	cbz	r0, 801b03e <udp_netif_ip_addr_changed+0x2e>
 801b012:	6802      	ldr	r2, [r0, #0]
 801b014:	b199      	cbz	r1, 801b03e <udp_netif_ip_addr_changed+0x2e>
 801b016:	b192      	cbz	r2, 801b03e <udp_netif_ip_addr_changed+0x2e>
 801b018:	680b      	ldr	r3, [r1, #0]
 801b01a:	b183      	cbz	r3, 801b03e <udp_netif_ip_addr_changed+0x2e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801b01c:	4b08      	ldr	r3, [pc, #32]	; (801b040 <udp_netif_ip_addr_changed+0x30>)
 801b01e:	681b      	ldr	r3, [r3, #0]
 801b020:	b16b      	cbz	r3, 801b03e <udp_netif_ip_addr_changed+0x2e>
{
 801b022:	b410      	push	{r4}
 801b024:	e000      	b.n	801b028 <udp_netif_ip_addr_changed+0x18>
 801b026:	6802      	ldr	r2, [r0, #0]
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 801b028:	681c      	ldr	r4, [r3, #0]
 801b02a:	4294      	cmp	r4, r2
 801b02c:	d101      	bne.n	801b032 <udp_netif_ip_addr_changed+0x22>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 801b02e:	680a      	ldr	r2, [r1, #0]
 801b030:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801b032:	68db      	ldr	r3, [r3, #12]
 801b034:	2b00      	cmp	r3, #0
 801b036:	d1f6      	bne.n	801b026 <udp_netif_ip_addr_changed+0x16>
      }
    }
  }
}
 801b038:	f85d 4b04 	ldr.w	r4, [sp], #4
 801b03c:	4770      	bx	lr
 801b03e:	4770      	bx	lr
 801b040:	200360c8 	.word	0x200360c8

0801b044 <dhcp_option_short>:
  return options_out_len;
}

static u16_t
dhcp_option_short(u16_t options_out_len, u8_t *options, u16_t value)
{
 801b044:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 801b046:	1c87      	adds	r7, r0, #2
{
 801b048:	4604      	mov	r4, r0
 801b04a:	460d      	mov	r5, r1
 801b04c:	4616      	mov	r6, r2
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 801b04e:	2f44      	cmp	r7, #68	; 0x44
 801b050:	d906      	bls.n	801b060 <dhcp_option_short+0x1c>
 801b052:	4b07      	ldr	r3, [pc, #28]	; (801b070 <dhcp_option_short+0x2c>)
 801b054:	f240 52ae 	movw	r2, #1454	; 0x5ae
 801b058:	4906      	ldr	r1, [pc, #24]	; (801b074 <dhcp_option_short+0x30>)
 801b05a:	4807      	ldr	r0, [pc, #28]	; (801b078 <dhcp_option_short+0x34>)
 801b05c:	f004 fdd4 	bl	801fc08 <iprintf>
  options[options_out_len++] = (u8_t)((value & 0xff00U) >> 8);
 801b060:	1c63      	adds	r3, r4, #1
 801b062:	0a32      	lsrs	r2, r6, #8
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
  return options_out_len;
}
 801b064:	b2b8      	uxth	r0, r7
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
 801b066:	b29b      	uxth	r3, r3
  options[options_out_len++] = (u8_t)((value & 0xff00U) >> 8);
 801b068:	552a      	strb	r2, [r5, r4]
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
 801b06a:	54ee      	strb	r6, [r5, r3]
}
 801b06c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b06e:	bf00      	nop
 801b070:	0803d4e0 	.word	0x0803d4e0
 801b074:	0803d518 	.word	0x0803d518
 801b078:	08024d0c 	.word	0x08024d0c

0801b07c <dhcp_option>:
{
 801b07c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b07e:	461e      	mov	r6, r3
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 801b080:	3302      	adds	r3, #2
{
 801b082:	4604      	mov	r4, r0
 801b084:	460d      	mov	r5, r1
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 801b086:	4403      	add	r3, r0
{
 801b088:	4617      	mov	r7, r2
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 801b08a:	2b44      	cmp	r3, #68	; 0x44
 801b08c:	d906      	bls.n	801b09c <dhcp_option+0x20>
 801b08e:	4b07      	ldr	r3, [pc, #28]	; (801b0ac <dhcp_option+0x30>)
 801b090:	f240 529a 	movw	r2, #1434	; 0x59a
 801b094:	4906      	ldr	r1, [pc, #24]	; (801b0b0 <dhcp_option+0x34>)
 801b096:	4807      	ldr	r0, [pc, #28]	; (801b0b4 <dhcp_option+0x38>)
 801b098:	f004 fdb6 	bl	801fc08 <iprintf>
  options[options_out_len++] = option_type;
 801b09c:	1c63      	adds	r3, r4, #1
  options[options_out_len++] = option_len;
 801b09e:	1ca0      	adds	r0, r4, #2
  options[options_out_len++] = option_type;
 801b0a0:	552f      	strb	r7, [r5, r4]
  options[options_out_len++] = option_len;
 801b0a2:	b29b      	uxth	r3, r3
}
 801b0a4:	b280      	uxth	r0, r0
  options[options_out_len++] = option_len;
 801b0a6:	54ee      	strb	r6, [r5, r3]
}
 801b0a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b0aa:	bf00      	nop
 801b0ac:	0803d4e0 	.word	0x0803d4e0
 801b0b0:	0803d460 	.word	0x0803d460
 801b0b4:	08024d0c 	.word	0x08024d0c

0801b0b8 <dhcp_option_long>:

static u16_t
dhcp_option_long(u16_t options_out_len, u8_t *options, u32_t value)
{
 801b0b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ASSERT("dhcp_option_long: options_out_len + 4 <= DHCP_OPTIONS_LEN", options_out_len + 4U <= DHCP_OPTIONS_LEN);
 801b0ba:	1d07      	adds	r7, r0, #4
{
 801b0bc:	4604      	mov	r4, r0
 801b0be:	460d      	mov	r5, r1
 801b0c0:	4616      	mov	r6, r2
  LWIP_ASSERT("dhcp_option_long: options_out_len + 4 <= DHCP_OPTIONS_LEN", options_out_len + 4U <= DHCP_OPTIONS_LEN);
 801b0c2:	2f44      	cmp	r7, #68	; 0x44
 801b0c4:	d906      	bls.n	801b0d4 <dhcp_option_long+0x1c>
 801b0c6:	4b0b      	ldr	r3, [pc, #44]	; (801b0f4 <dhcp_option_long+0x3c>)
 801b0c8:	f240 52b7 	movw	r2, #1463	; 0x5b7
 801b0cc:	490a      	ldr	r1, [pc, #40]	; (801b0f8 <dhcp_option_long+0x40>)
 801b0ce:	480b      	ldr	r0, [pc, #44]	; (801b0fc <dhcp_option_long+0x44>)
 801b0d0:	f004 fd9a 	bl	801fc08 <iprintf>
  options[options_out_len++] = (u8_t)((value & 0xff000000UL) >> 24);
 801b0d4:	0e30      	lsrs	r0, r6, #24
 801b0d6:	1c61      	adds	r1, r4, #1
  options[options_out_len++] = (u8_t)((value & 0x00ff0000UL) >> 16);
 801b0d8:	1ca2      	adds	r2, r4, #2
  options[options_out_len++] = (u8_t)((value & 0x0000ff00UL) >> 8);
 801b0da:	1ce3      	adds	r3, r4, #3
  options[options_out_len++] = (u8_t)((value & 0xff000000UL) >> 24);
 801b0dc:	5528      	strb	r0, [r5, r4]
  options[options_out_len++] = (u8_t)((value & 0x00ff0000UL) >> 16);
 801b0de:	b289      	uxth	r1, r1
 801b0e0:	0c34      	lsrs	r4, r6, #16
  options[options_out_len++] = (u8_t)((value & 0x0000ff00UL) >> 8);
 801b0e2:	b292      	uxth	r2, r2
  options[options_out_len++] = (u8_t)((value & 0x00ff0000UL) >> 16);
 801b0e4:	546c      	strb	r4, [r5, r1]
  options[options_out_len++] = (u8_t)((value & 0x000000ffUL));
 801b0e6:	b29b      	uxth	r3, r3
  options[options_out_len++] = (u8_t)((value & 0x0000ff00UL) >> 8);
 801b0e8:	0a31      	lsrs	r1, r6, #8
  return options_out_len;
}
 801b0ea:	b2b8      	uxth	r0, r7
  options[options_out_len++] = (u8_t)((value & 0x0000ff00UL) >> 8);
 801b0ec:	54a9      	strb	r1, [r5, r2]
  options[options_out_len++] = (u8_t)((value & 0x000000ffUL));
 801b0ee:	54ee      	strb	r6, [r5, r3]
}
 801b0f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b0f2:	bf00      	nop
 801b0f4:	0803d4e0 	.word	0x0803d4e0
 801b0f8:	0803d4a4 	.word	0x0803d4a4
 801b0fc:	08024d0c 	.word	0x08024d0c

0801b100 <dhcp_create_msg>:
 * @param dhcp dhcp control struct
 * @param message_type message type of the request
 */
static struct pbuf *
dhcp_create_msg(struct netif *netif, struct dhcp *dhcp, u8_t message_type, u16_t *options_out_len)
{
 801b100:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (!xid_initialised) {
    xid = DHCP_GLOBAL_XID;
    xid_initialised = !xid_initialised;
  }
#endif
  LWIP_ERROR("dhcp_create_msg: netif != NULL", (netif != NULL), return NULL;);
 801b104:	4680      	mov	r8, r0
 801b106:	2800      	cmp	r0, #0
 801b108:	f000 8092 	beq.w	801b230 <dhcp_create_msg+0x130>
 801b10c:	4689      	mov	r9, r1
  LWIP_ERROR("dhcp_create_msg: dhcp != NULL", (dhcp != NULL), return NULL;);
 801b10e:	2900      	cmp	r1, #0
 801b110:	f000 8085 	beq.w	801b21e <dhcp_create_msg+0x11e>
 801b114:	4616      	mov	r6, r2
  p_out = pbuf_alloc(PBUF_TRANSPORT, sizeof(struct dhcp_msg), PBUF_RAM);
 801b116:	f44f 719a 	mov.w	r1, #308	; 0x134
 801b11a:	f44f 7220 	mov.w	r2, #640	; 0x280
 801b11e:	2036      	movs	r0, #54	; 0x36
 801b120:	461f      	mov	r7, r3
 801b122:	f7fa fc87 	bl	8015a34 <pbuf_alloc>
  if (p_out == NULL) {
 801b126:	4605      	mov	r5, r0
 801b128:	2800      	cmp	r0, #0
 801b12a:	d046      	beq.n	801b1ba <dhcp_create_msg+0xba>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("dhcp_create_msg(): could not allocate pbuf\n"));
    return NULL;
  }
  LWIP_ASSERT("dhcp_create_msg: check that first pbuf can hold struct dhcp_msg",
 801b12c:	8943      	ldrh	r3, [r0, #10]
 801b12e:	f5b3 7f9a 	cmp.w	r3, #308	; 0x134
 801b132:	d366      	bcc.n	801b202 <dhcp_create_msg+0x102>
              (p_out->len >= sizeof(struct dhcp_msg)));

  /* DHCP_REQUEST should reuse 'xid' from DHCPOFFER */
  if ((message_type != DHCP_REQUEST) || (dhcp->state == DHCP_STATE_REBOOTING)) {
 801b134:	2e03      	cmp	r6, #3
 801b136:	d048      	beq.n	801b1ca <dhcp_create_msg+0xca>
    /* reuse transaction identifier in retransmissions */
    if (dhcp->tries == 0) {
 801b138:	f899 3006 	ldrb.w	r3, [r9, #6]
 801b13c:	2b00      	cmp	r3, #0
 801b13e:	d03f      	beq.n	801b1c0 <dhcp_create_msg+0xc0>
 801b140:	4b40      	ldr	r3, [pc, #256]	; (801b244 <dhcp_create_msg+0x144>)
 801b142:	6818      	ldr	r0, [r3, #0]
    dhcp->xid = xid;
  }
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE,
              ("transaction id xid(%"X32_F")\n", xid));

  msg_out = (struct dhcp_msg *)p_out->payload;
 801b144:	686c      	ldr	r4, [r5, #4]
  memset(msg_out, 0, sizeof(struct dhcp_msg));
 801b146:	f44f 729a 	mov.w	r2, #308	; 0x134
    dhcp->xid = xid;
 801b14a:	f8c9 0000 	str.w	r0, [r9]
  memset(msg_out, 0, sizeof(struct dhcp_msg));
 801b14e:	2100      	movs	r1, #0
 801b150:	4620      	mov	r0, r4
 801b152:	f003 fdd8 	bl	801ed06 <memset>

  msg_out->op = DHCP_BOOTREQUEST;
 801b156:	2301      	movs	r3, #1
 801b158:	7023      	strb	r3, [r4, #0]
  /* @todo: make link layer independent */
  msg_out->htype = LWIP_IANA_HWTYPE_ETHERNET;
 801b15a:	7063      	strb	r3, [r4, #1]
  msg_out->hlen = netif->hwaddr_len;
 801b15c:	f898 3034 	ldrb.w	r3, [r8, #52]	; 0x34
 801b160:	70a3      	strb	r3, [r4, #2]
  msg_out->xid = lwip_htonl(dhcp->xid);
 801b162:	f8d9 0000 	ldr.w	r0, [r9]
 801b166:	f7f8 fd8d 	bl	8013c84 <lwip_htonl>
  /* we don't need the broadcast flag since we can receive unicast traffic
     before being fully configured! */
  /* set ciaddr to netif->ip_addr based on message_type and state */
  if ((message_type == DHCP_INFORM) || (message_type == DHCP_DECLINE) || (message_type == DHCP_RELEASE) ||
 801b16a:	2e04      	cmp	r6, #4
  msg_out->xid = lwip_htonl(dhcp->xid);
 801b16c:	6060      	str	r0, [r4, #4]
  if ((message_type == DHCP_INFORM) || (message_type == DHCP_DECLINE) || (message_type == DHCP_RELEASE) ||
 801b16e:	d150      	bne.n	801b212 <dhcp_create_msg+0x112>
      ((message_type == DHCP_REQUEST) && /* DHCP_STATE_BOUND not used for sending! */
       ((dhcp->state == DHCP_STATE_RENEWING) || dhcp->state == DHCP_STATE_REBINDING))) {
    ip4_addr_copy(msg_out->ciaddr, *netif_ip4_addr(netif));
 801b170:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801b174:	60e3      	str	r3, [r4, #12]
 801b176:	f108 032e 	add.w	r3, r8, #46	; 0x2e
 801b17a:	f108 0034 	add.w	r0, r8, #52	; 0x34
 801b17e:	f104 021c 	add.w	r2, r4, #28
  }
  for (i = 0; i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
    /* copy netif hardware address (padded with zeroes through memset already) */
    msg_out->chaddr[i] = netif->hwaddr[i];
 801b182:	f813 1b01 	ldrb.w	r1, [r3], #1
  for (i = 0; i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 801b186:	4283      	cmp	r3, r0
    msg_out->chaddr[i] = netif->hwaddr[i];
 801b188:	f802 1b01 	strb.w	r1, [r2], #1
  for (i = 0; i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 801b18c:	d1f9      	bne.n	801b182 <dhcp_create_msg+0x82>
  }
  msg_out->cookie = PP_HTONL(DHCP_MAGIC_COOKIE);
 801b18e:	2363      	movs	r3, #99	; 0x63
 801b190:	f06f 0c7d 	mvn.w	ip, #125	; 0x7d
 801b194:	2053      	movs	r0, #83	; 0x53
  options[options_out_len++] = option_type;
 801b196:	2135      	movs	r1, #53	; 0x35
  msg_out->cookie = PP_HTONL(DHCP_MAGIC_COOKIE);
 801b198:	f884 30ec 	strb.w	r3, [r4, #236]	; 0xec
  options[options_out_len++] = option_len;
 801b19c:	2201      	movs	r2, #1
  msg_out->cookie = PP_HTONL(DHCP_MAGIC_COOKIE);
 801b19e:	f884 30ef 	strb.w	r3, [r4, #239]	; 0xef
  /* Add option MESSAGE_TYPE */
  options_out_len_loc = dhcp_option(0, msg_out->options, DHCP_OPTION_MESSAGE_TYPE, DHCP_OPTION_MESSAGE_TYPE_LEN);
  options_out_len_loc = dhcp_option_byte(options_out_len_loc, msg_out->options, message_type);
  if (options_out_len) {
    *options_out_len = options_out_len_loc;
 801b1a2:	2303      	movs	r3, #3
  options[options_out_len++] = value;
 801b1a4:	f884 60f2 	strb.w	r6, [r4, #242]	; 0xf2
  msg_out->cookie = PP_HTONL(DHCP_MAGIC_COOKIE);
 801b1a8:	f884 c0ed 	strb.w	ip, [r4, #237]	; 0xed
 801b1ac:	f884 00ee 	strb.w	r0, [r4, #238]	; 0xee
  options[options_out_len++] = option_type;
 801b1b0:	f884 10f0 	strb.w	r1, [r4, #240]	; 0xf0
  options[options_out_len++] = option_len;
 801b1b4:	f884 20f1 	strb.w	r2, [r4, #241]	; 0xf1
    *options_out_len = options_out_len_loc;
 801b1b8:	803b      	strh	r3, [r7, #0]
  }
  return p_out;
}
 801b1ba:	4628      	mov	r0, r5
 801b1bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      xid = LWIP_RAND();
 801b1c0:	f004 fdb2 	bl	801fd28 <rand>
 801b1c4:	4b1f      	ldr	r3, [pc, #124]	; (801b244 <dhcp_create_msg+0x144>)
 801b1c6:	6018      	str	r0, [r3, #0]
 801b1c8:	e7bc      	b.n	801b144 <dhcp_create_msg+0x44>
  if ((message_type != DHCP_REQUEST) || (dhcp->state == DHCP_STATE_REBOOTING)) {
 801b1ca:	f899 3005 	ldrb.w	r3, [r9, #5]
 801b1ce:	2b03      	cmp	r3, #3
 801b1d0:	d0b2      	beq.n	801b138 <dhcp_create_msg+0x38>
  msg_out = (struct dhcp_msg *)p_out->payload;
 801b1d2:	686c      	ldr	r4, [r5, #4]
  memset(msg_out, 0, sizeof(struct dhcp_msg));
 801b1d4:	f44f 729a 	mov.w	r2, #308	; 0x134
 801b1d8:	2100      	movs	r1, #0
 801b1da:	4620      	mov	r0, r4
 801b1dc:	f003 fd93 	bl	801ed06 <memset>
  msg_out->op = DHCP_BOOTREQUEST;
 801b1e0:	2301      	movs	r3, #1
 801b1e2:	7023      	strb	r3, [r4, #0]
  msg_out->htype = LWIP_IANA_HWTYPE_ETHERNET;
 801b1e4:	7063      	strb	r3, [r4, #1]
  msg_out->hlen = netif->hwaddr_len;
 801b1e6:	f898 3034 	ldrb.w	r3, [r8, #52]	; 0x34
 801b1ea:	70a3      	strb	r3, [r4, #2]
  msg_out->xid = lwip_htonl(dhcp->xid);
 801b1ec:	f8d9 0000 	ldr.w	r0, [r9]
 801b1f0:	f7f8 fd48 	bl	8013c84 <lwip_htonl>
 801b1f4:	6060      	str	r0, [r4, #4]
       ((dhcp->state == DHCP_STATE_RENEWING) || dhcp->state == DHCP_STATE_REBINDING))) {
 801b1f6:	f899 3005 	ldrb.w	r3, [r9, #5]
      ((message_type == DHCP_REQUEST) && /* DHCP_STATE_BOUND not used for sending! */
 801b1fa:	3b04      	subs	r3, #4
 801b1fc:	2b01      	cmp	r3, #1
 801b1fe:	d8ba      	bhi.n	801b176 <dhcp_create_msg+0x76>
 801b200:	e7b6      	b.n	801b170 <dhcp_create_msg+0x70>
  LWIP_ASSERT("dhcp_create_msg: check that first pbuf can hold struct dhcp_msg",
 801b202:	4b11      	ldr	r3, [pc, #68]	; (801b248 <dhcp_create_msg+0x148>)
 801b204:	f240 7272 	movw	r2, #1906	; 0x772
 801b208:	4910      	ldr	r1, [pc, #64]	; (801b24c <dhcp_create_msg+0x14c>)
 801b20a:	4811      	ldr	r0, [pc, #68]	; (801b250 <dhcp_create_msg+0x150>)
 801b20c:	f004 fcfc 	bl	801fc08 <iprintf>
 801b210:	e790      	b.n	801b134 <dhcp_create_msg+0x34>
  if ((message_type == DHCP_INFORM) || (message_type == DHCP_DECLINE) || (message_type == DHCP_RELEASE) ||
 801b212:	1ff3      	subs	r3, r6, #7
 801b214:	2b01      	cmp	r3, #1
 801b216:	d9ab      	bls.n	801b170 <dhcp_create_msg+0x70>
 801b218:	2e03      	cmp	r6, #3
 801b21a:	d1ac      	bne.n	801b176 <dhcp_create_msg+0x76>
 801b21c:	e7eb      	b.n	801b1f6 <dhcp_create_msg+0xf6>
  LWIP_ERROR("dhcp_create_msg: dhcp != NULL", (dhcp != NULL), return NULL;);
 801b21e:	4b0a      	ldr	r3, [pc, #40]	; (801b248 <dhcp_create_msg+0x148>)
 801b220:	f240 726a 	movw	r2, #1898	; 0x76a
 801b224:	490b      	ldr	r1, [pc, #44]	; (801b254 <dhcp_create_msg+0x154>)
 801b226:	464d      	mov	r5, r9
 801b228:	4809      	ldr	r0, [pc, #36]	; (801b250 <dhcp_create_msg+0x150>)
 801b22a:	f004 fced 	bl	801fc08 <iprintf>
 801b22e:	e7c4      	b.n	801b1ba <dhcp_create_msg+0xba>
  LWIP_ERROR("dhcp_create_msg: netif != NULL", (netif != NULL), return NULL;);
 801b230:	4605      	mov	r5, r0
 801b232:	4b05      	ldr	r3, [pc, #20]	; (801b248 <dhcp_create_msg+0x148>)
 801b234:	f240 7269 	movw	r2, #1897	; 0x769
 801b238:	4907      	ldr	r1, [pc, #28]	; (801b258 <dhcp_create_msg+0x158>)
 801b23a:	4805      	ldr	r0, [pc, #20]	; (801b250 <dhcp_create_msg+0x150>)
 801b23c:	f004 fce4 	bl	801fc08 <iprintf>
 801b240:	e7bb      	b.n	801b1ba <dhcp_create_msg+0xba>
 801b242:	bf00      	nop
 801b244:	20022338 	.word	0x20022338
 801b248:	0803d4e0 	.word	0x0803d4e0
 801b24c:	0803d3bc 	.word	0x0803d3bc
 801b250:	08024d0c 	.word	0x08024d0c
 801b254:	0803d39c 	.word	0x0803d39c
 801b258:	0803d37c 	.word	0x0803d37c

0801b25c <dhcp_option_trailer>:
 * Adds the END option to the DHCP message, and if
 * necessary, up to three padding bytes.
 */
static void
dhcp_option_trailer(u16_t options_out_len, u8_t *options, struct pbuf *p_out)
{
 801b25c:	b470      	push	{r4, r5, r6}
  options[options_out_len++] = DHCP_OPTION_END;
 801b25e:	1c45      	adds	r5, r0, #1
 801b260:	23ff      	movs	r3, #255	; 0xff
 801b262:	b2ae      	uxth	r6, r5
 801b264:	540b      	strb	r3, [r1, r0]
  /* packet is too small, or not 4 byte aligned? */
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 801b266:	2e43      	cmp	r6, #67	; 0x43
 801b268:	d80c      	bhi.n	801b284 <dhcp_option_trailer+0x28>
 801b26a:	f1c0 0542 	rsb	r5, r0, #66	; 0x42
 801b26e:	1e73      	subs	r3, r6, #1
         (options_out_len < DHCP_OPTIONS_LEN)) {
    /* add a fill/padding byte */
    options[options_out_len++] = 0;
 801b270:	2400      	movs	r4, #0
 801b272:	fa16 f585 	uxtah	r5, r6, r5
 801b276:	440b      	add	r3, r1
 801b278:	4429      	add	r1, r5
 801b27a:	f803 4f01 	strb.w	r4, [r3, #1]!
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 801b27e:	428b      	cmp	r3, r1
 801b280:	d1fb      	bne.n	801b27a <dhcp_option_trailer+0x1e>
    options[options_out_len++] = 0;
 801b282:	2644      	movs	r6, #68	; 0x44
  }
  /* shrink the pbuf to the actual content length */
  pbuf_realloc(p_out, (u16_t)(sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + options_out_len));
 801b284:	f106 01f0 	add.w	r1, r6, #240	; 0xf0
 801b288:	4610      	mov	r0, r2
 801b28a:	b289      	uxth	r1, r1
}
 801b28c:	bc70      	pop	{r4, r5, r6}
  pbuf_realloc(p_out, (u16_t)(sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + options_out_len));
 801b28e:	f7fa bc6f 	b.w	8015b70 <pbuf_realloc>
 801b292:	bf00      	nop

0801b294 <dhcp_reboot>:
{
 801b294:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801b298:	6a86      	ldr	r6, [r0, #40]	; 0x28
{
 801b29a:	b085      	sub	sp, #20
 801b29c:	4683      	mov	fp, r0
  if (new_state != dhcp->state) {
 801b29e:	7973      	ldrb	r3, [r6, #5]
 801b2a0:	2b03      	cmp	r3, #3
 801b2a2:	d004      	beq.n	801b2ae <dhcp_reboot+0x1a>
    dhcp->tries = 0;
 801b2a4:	2300      	movs	r3, #0
    dhcp->state = new_state;
 801b2a6:	2203      	movs	r2, #3
    dhcp->tries = 0;
 801b2a8:	71b3      	strb	r3, [r6, #6]
    dhcp->state = new_state;
 801b2aa:	7172      	strb	r2, [r6, #5]
    dhcp->request_timeout = 0;
 801b2ac:	8133      	strh	r3, [r6, #8]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 801b2ae:	f10d 030e 	add.w	r3, sp, #14
 801b2b2:	2203      	movs	r2, #3
 801b2b4:	4631      	mov	r1, r6
 801b2b6:	4658      	mov	r0, fp
 801b2b8:	f7ff ff22 	bl	801b100 <dhcp_create_msg>
  if (p_out != NULL) {
 801b2bc:	4682      	mov	sl, r0
 801b2be:	2800      	cmp	r0, #0
 801b2c0:	d078      	beq.n	801b3b4 <dhcp_reboot+0x120>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801b2c2:	6845      	ldr	r5, [r0, #4]
 801b2c4:	2302      	movs	r3, #2
 801b2c6:	2239      	movs	r2, #57	; 0x39
 801b2c8:	f8bd 000e 	ldrh.w	r0, [sp, #14]
 801b2cc:	35f0      	adds	r5, #240	; 0xf0
 801b2ce:	f8df 9104 	ldr.w	r9, [pc, #260]	; 801b3d4 <dhcp_reboot+0x140>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801b2d2:	f04f 0801 	mov.w	r8, #1
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801b2d6:	4629      	mov	r1, r5
 801b2d8:	f7ff fed0 	bl	801b07c <dhcp_option>
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN_MIN_REQUIRED);
 801b2dc:	4629      	mov	r1, r5
 801b2de:	f44f 7210 	mov.w	r2, #576	; 0x240
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801b2e2:	f8ad 000e 	strh.w	r0, [sp, #14]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN_MIN_REQUIRED);
 801b2e6:	f7ff fead 	bl	801b044 <dhcp_option_short>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 801b2ea:	2304      	movs	r3, #4
 801b2ec:	4629      	mov	r1, r5
 801b2ee:	2232      	movs	r2, #50	; 0x32
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN_MIN_REQUIRED);
 801b2f0:	f8ad 000e 	strh.w	r0, [sp, #14]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 801b2f4:	f7ff fec2 	bl	801b07c <dhcp_option>
 801b2f8:	4604      	mov	r4, r0
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801b2fa:	69f0      	ldr	r0, [r6, #28]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 801b2fc:	f8ad 400e 	strh.w	r4, [sp, #14]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801b300:	f7f8 fcc0 	bl	8013c84 <lwip_htonl>
 801b304:	4629      	mov	r1, r5
 801b306:	4602      	mov	r2, r0
 801b308:	4620      	mov	r0, r4
 801b30a:	f7ff fed5 	bl	801b0b8 <dhcp_option_long>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801b30e:	4629      	mov	r1, r5
 801b310:	2304      	movs	r3, #4
 801b312:	2237      	movs	r2, #55	; 0x37
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801b314:	f8ad 000e 	strh.w	r0, [sp, #14]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801b318:	f7ff feb0 	bl	801b07c <dhcp_option>
 801b31c:	4604      	mov	r4, r0
 801b31e:	1d07      	adds	r7, r0, #4
 801b320:	f8ad 000e 	strh.w	r0, [sp, #14]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801b324:	2c43      	cmp	r4, #67	; 0x43
 801b326:	b2bf      	uxth	r7, r7
 801b328:	d80b      	bhi.n	801b342 <dhcp_reboot+0xae>
  options[options_out_len++] = value;
 801b32a:	1c63      	adds	r3, r4, #1
 801b32c:	f805 8004 	strb.w	r8, [r5, r4]
 801b330:	b29c      	uxth	r4, r3
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801b332:	42bc      	cmp	r4, r7
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 801b334:	f8ad 400e 	strh.w	r4, [sp, #14]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801b338:	d00b      	beq.n	801b352 <dhcp_reboot+0xbe>
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801b33a:	2c43      	cmp	r4, #67	; 0x43
 801b33c:	f819 8b01 	ldrb.w	r8, [r9], #1
 801b340:	d9f3      	bls.n	801b32a <dhcp_reboot+0x96>
 801b342:	4b1e      	ldr	r3, [pc, #120]	; (801b3bc <dhcp_reboot+0x128>)
 801b344:	f240 52a6 	movw	r2, #1446	; 0x5a6
 801b348:	491d      	ldr	r1, [pc, #116]	; (801b3c0 <dhcp_reboot+0x12c>)
 801b34a:	481e      	ldr	r0, [pc, #120]	; (801b3c4 <dhcp_reboot+0x130>)
 801b34c:	f004 fc5c 	bl	801fc08 <iprintf>
 801b350:	e7eb      	b.n	801b32a <dhcp_reboot+0x96>
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801b352:	4629      	mov	r1, r5
 801b354:	4638      	mov	r0, r7
 801b356:	4652      	mov	r2, sl
 801b358:	f7ff ff80 	bl	801b25c <dhcp_option_trailer>
    result = udp_sendto_if(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif);
 801b35c:	4a1a      	ldr	r2, [pc, #104]	; (801b3c8 <dhcp_reboot+0x134>)
 801b35e:	f8cd b000 	str.w	fp, [sp]
 801b362:	2343      	movs	r3, #67	; 0x43
 801b364:	6810      	ldr	r0, [r2, #0]
 801b366:	4651      	mov	r1, sl
 801b368:	4a18      	ldr	r2, [pc, #96]	; (801b3cc <dhcp_reboot+0x138>)
 801b36a:	f7ff fd19 	bl	801ada0 <udp_sendto_if>
 801b36e:	4604      	mov	r4, r0
    pbuf_free(p_out);
 801b370:	4650      	mov	r0, sl
 801b372:	f7fa faf1 	bl	8015958 <pbuf_free>
  if (dhcp->tries < 255) {
 801b376:	79b3      	ldrb	r3, [r6, #6]
 801b378:	2bff      	cmp	r3, #255	; 0xff
 801b37a:	d015      	beq.n	801b3a8 <dhcp_reboot+0x114>
    dhcp->tries++;
 801b37c:	3301      	adds	r3, #1
 801b37e:	b2db      	uxtb	r3, r3
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 801b380:	2b09      	cmp	r3, #9
    dhcp->tries++;
 801b382:	71b3      	strb	r3, [r6, #6]
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 801b384:	d810      	bhi.n	801b3a8 <dhcp_reboot+0x114>
 801b386:	ebc3 1143 	rsb	r1, r3, r3, lsl #5
 801b38a:	4a11      	ldr	r2, [pc, #68]	; (801b3d0 <dhcp_reboot+0x13c>)
}
 801b38c:	4620      	mov	r0, r4
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 801b38e:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 801b392:	00db      	lsls	r3, r3, #3
 801b394:	b29b      	uxth	r3, r3
 801b396:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 801b39a:	fba2 2303 	umull	r2, r3, r2, r3
 801b39e:	095b      	lsrs	r3, r3, #5
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801b3a0:	8133      	strh	r3, [r6, #8]
}
 801b3a2:	b005      	add	sp, #20
 801b3a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    result = ERR_MEM;
 801b3a8:	2314      	movs	r3, #20
}
 801b3aa:	4620      	mov	r0, r4
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801b3ac:	8133      	strh	r3, [r6, #8]
}
 801b3ae:	b005      	add	sp, #20
 801b3b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    result = ERR_MEM;
 801b3b4:	f04f 34ff 	mov.w	r4, #4294967295
 801b3b8:	e7dd      	b.n	801b376 <dhcp_reboot+0xe2>
 801b3ba:	bf00      	nop
 801b3bc:	0803d4e0 	.word	0x0803d4e0
 801b3c0:	0803d554 	.word	0x0803d554
 801b3c4:	08024d0c 	.word	0x08024d0c
 801b3c8:	20022330 	.word	0x20022330
 801b3cc:	0803da00 	.word	0x0803da00
 801b3d0:	10624dd3 	.word	0x10624dd3
 801b3d4:	0803d421 	.word	0x0803d421

0801b3d8 <dhcp_select>:
{
 801b3d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b3dc:	b085      	sub	sp, #20
  LWIP_ERROR("dhcp_select: netif != NULL", (netif != NULL), return ERR_ARG;);
 801b3de:	2800      	cmp	r0, #0
 801b3e0:	f000 80ac 	beq.w	801b53c <dhcp_select+0x164>
  dhcp = netif_dhcp_data(netif);
 801b3e4:	6a85      	ldr	r5, [r0, #40]	; 0x28
 801b3e6:	4607      	mov	r7, r0
  LWIP_ERROR("dhcp_select: dhcp != NULL", (dhcp != NULL), return ERR_VAL;);
 801b3e8:	2d00      	cmp	r5, #0
 801b3ea:	f000 809d 	beq.w	801b528 <dhcp_select+0x150>
  if (new_state != dhcp->state) {
 801b3ee:	796b      	ldrb	r3, [r5, #5]
 801b3f0:	2b01      	cmp	r3, #1
 801b3f2:	d004      	beq.n	801b3fe <dhcp_select+0x26>
    dhcp->tries = 0;
 801b3f4:	2300      	movs	r3, #0
    dhcp->state = new_state;
 801b3f6:	2201      	movs	r2, #1
    dhcp->tries = 0;
 801b3f8:	71ab      	strb	r3, [r5, #6]
    dhcp->state = new_state;
 801b3fa:	716a      	strb	r2, [r5, #5]
    dhcp->request_timeout = 0;
 801b3fc:	812b      	strh	r3, [r5, #8]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 801b3fe:	f10d 030e 	add.w	r3, sp, #14
 801b402:	2203      	movs	r2, #3
 801b404:	4629      	mov	r1, r5
 801b406:	4638      	mov	r0, r7
 801b408:	f7ff fe7a 	bl	801b100 <dhcp_create_msg>
  if (p_out != NULL) {
 801b40c:	4682      	mov	sl, r0
 801b40e:	2800      	cmp	r0, #0
 801b410:	f000 8087 	beq.w	801b522 <dhcp_select+0x14a>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801b414:	6846      	ldr	r6, [r0, #4]
 801b416:	2302      	movs	r3, #2
 801b418:	2239      	movs	r2, #57	; 0x39
 801b41a:	f8bd 000e 	ldrh.w	r0, [sp, #14]
 801b41e:	36f0      	adds	r6, #240	; 0xf0
 801b420:	f8df b150 	ldr.w	fp, [pc, #336]	; 801b574 <dhcp_select+0x19c>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801b424:	f04f 0901 	mov.w	r9, #1
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801b428:	4631      	mov	r1, r6
 801b42a:	f7ff fe27 	bl	801b07c <dhcp_option>
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801b42e:	4631      	mov	r1, r6
 801b430:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801b432:	f8ad 000e 	strh.w	r0, [sp, #14]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801b436:	f7ff fe05 	bl	801b044 <dhcp_option_short>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 801b43a:	2304      	movs	r3, #4
 801b43c:	4631      	mov	r1, r6
 801b43e:	2232      	movs	r2, #50	; 0x32
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801b440:	f8ad 000e 	strh.w	r0, [sp, #14]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 801b444:	f7ff fe1a 	bl	801b07c <dhcp_option>
 801b448:	4604      	mov	r4, r0
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801b44a:	69e8      	ldr	r0, [r5, #28]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 801b44c:	f8ad 400e 	strh.w	r4, [sp, #14]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801b450:	f7f8 fc18 	bl	8013c84 <lwip_htonl>
 801b454:	4631      	mov	r1, r6
 801b456:	4602      	mov	r2, r0
 801b458:	4620      	mov	r0, r4
 801b45a:	f7ff fe2d 	bl	801b0b8 <dhcp_option_long>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 801b45e:	2304      	movs	r3, #4
 801b460:	4631      	mov	r1, r6
 801b462:	2236      	movs	r2, #54	; 0x36
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801b464:	f8ad 000e 	strh.w	r0, [sp, #14]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 801b468:	f7ff fe08 	bl	801b07c <dhcp_option>
 801b46c:	4604      	mov	r4, r0
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&dhcp->server_ip_addr))));
 801b46e:	69a8      	ldr	r0, [r5, #24]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 801b470:	f8ad 400e 	strh.w	r4, [sp, #14]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&dhcp->server_ip_addr))));
 801b474:	f7f8 fc06 	bl	8013c84 <lwip_htonl>
 801b478:	4631      	mov	r1, r6
 801b47a:	4602      	mov	r2, r0
 801b47c:	4620      	mov	r0, r4
 801b47e:	f7ff fe1b 	bl	801b0b8 <dhcp_option_long>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801b482:	4631      	mov	r1, r6
 801b484:	2304      	movs	r3, #4
 801b486:	2237      	movs	r2, #55	; 0x37
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&dhcp->server_ip_addr))));
 801b488:	f8ad 000e 	strh.w	r0, [sp, #14]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801b48c:	f7ff fdf6 	bl	801b07c <dhcp_option>
 801b490:	4604      	mov	r4, r0
 801b492:	f100 0804 	add.w	r8, r0, #4
 801b496:	f8ad 000e 	strh.w	r0, [sp, #14]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801b49a:	2c43      	cmp	r4, #67	; 0x43
 801b49c:	fa1f f888 	uxth.w	r8, r8
 801b4a0:	d80b      	bhi.n	801b4ba <dhcp_select+0xe2>
  options[options_out_len++] = value;
 801b4a2:	1c63      	adds	r3, r4, #1
 801b4a4:	f806 9004 	strb.w	r9, [r6, r4]
 801b4a8:	b29c      	uxth	r4, r3
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801b4aa:	4544      	cmp	r4, r8
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 801b4ac:	f8ad 400e 	strh.w	r4, [sp, #14]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801b4b0:	d00b      	beq.n	801b4ca <dhcp_select+0xf2>
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801b4b2:	2c43      	cmp	r4, #67	; 0x43
 801b4b4:	f81b 9b01 	ldrb.w	r9, [fp], #1
 801b4b8:	d9f3      	bls.n	801b4a2 <dhcp_select+0xca>
 801b4ba:	4b25      	ldr	r3, [pc, #148]	; (801b550 <dhcp_select+0x178>)
 801b4bc:	f240 52a6 	movw	r2, #1446	; 0x5a6
 801b4c0:	4924      	ldr	r1, [pc, #144]	; (801b554 <dhcp_select+0x17c>)
 801b4c2:	4825      	ldr	r0, [pc, #148]	; (801b558 <dhcp_select+0x180>)
 801b4c4:	f004 fba0 	bl	801fc08 <iprintf>
 801b4c8:	e7eb      	b.n	801b4a2 <dhcp_select+0xca>
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801b4ca:	4631      	mov	r1, r6
 801b4cc:	4640      	mov	r0, r8
 801b4ce:	4652      	mov	r2, sl
 801b4d0:	f7ff fec4 	bl	801b25c <dhcp_option_trailer>
    result = udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 801b4d4:	4921      	ldr	r1, [pc, #132]	; (801b55c <dhcp_select+0x184>)
 801b4d6:	4a22      	ldr	r2, [pc, #136]	; (801b560 <dhcp_select+0x188>)
 801b4d8:	2343      	movs	r3, #67	; 0x43
 801b4da:	6808      	ldr	r0, [r1, #0]
 801b4dc:	4651      	mov	r1, sl
 801b4de:	e9cd 7200 	strd	r7, r2, [sp]
 801b4e2:	4a20      	ldr	r2, [pc, #128]	; (801b564 <dhcp_select+0x18c>)
 801b4e4:	f7ff fb9c 	bl	801ac20 <udp_sendto_if_src>
 801b4e8:	4604      	mov	r4, r0
    pbuf_free(p_out);
 801b4ea:	4650      	mov	r0, sl
 801b4ec:	f7fa fa34 	bl	8015958 <pbuf_free>
  if (dhcp->tries < 255) {
 801b4f0:	79ab      	ldrb	r3, [r5, #6]
 801b4f2:	2bff      	cmp	r3, #255	; 0xff
 801b4f4:	d013      	beq.n	801b51e <dhcp_select+0x146>
    dhcp->tries++;
 801b4f6:	3301      	adds	r3, #1
 801b4f8:	b2da      	uxtb	r2, r3
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 801b4fa:	2a05      	cmp	r2, #5
    dhcp->tries++;
 801b4fc:	71aa      	strb	r2, [r5, #6]
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 801b4fe:	d80e      	bhi.n	801b51e <dhcp_select+0x146>
 801b500:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801b504:	4918      	ldr	r1, [pc, #96]	; (801b568 <dhcp_select+0x190>)
 801b506:	4093      	lsls	r3, r2
 801b508:	b29b      	uxth	r3, r3
 801b50a:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 801b50e:	fba1 2303 	umull	r2, r3, r1, r3
 801b512:	095b      	lsrs	r3, r3, #5
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801b514:	812b      	strh	r3, [r5, #8]
}
 801b516:	4620      	mov	r0, r4
 801b518:	b005      	add	sp, #20
 801b51a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    result = ERR_MEM;
 801b51e:	2378      	movs	r3, #120	; 0x78
 801b520:	e7f8      	b.n	801b514 <dhcp_select+0x13c>
 801b522:	f04f 34ff 	mov.w	r4, #4294967295
 801b526:	e7e3      	b.n	801b4f0 <dhcp_select+0x118>
  LWIP_ERROR("dhcp_select: dhcp != NULL", (dhcp != NULL), return ERR_VAL;);
 801b528:	4b09      	ldr	r3, [pc, #36]	; (801b550 <dhcp_select+0x178>)
 801b52a:	f240 1279 	movw	r2, #377	; 0x179
 801b52e:	490f      	ldr	r1, [pc, #60]	; (801b56c <dhcp_select+0x194>)
 801b530:	f06f 0405 	mvn.w	r4, #5
 801b534:	4808      	ldr	r0, [pc, #32]	; (801b558 <dhcp_select+0x180>)
 801b536:	f004 fb67 	bl	801fc08 <iprintf>
 801b53a:	e7ec      	b.n	801b516 <dhcp_select+0x13e>
  LWIP_ERROR("dhcp_select: netif != NULL", (netif != NULL), return ERR_ARG;);
 801b53c:	4b04      	ldr	r3, [pc, #16]	; (801b550 <dhcp_select+0x178>)
 801b53e:	f240 1277 	movw	r2, #375	; 0x177
 801b542:	490b      	ldr	r1, [pc, #44]	; (801b570 <dhcp_select+0x198>)
 801b544:	f06f 040f 	mvn.w	r4, #15
 801b548:	4803      	ldr	r0, [pc, #12]	; (801b558 <dhcp_select+0x180>)
 801b54a:	f004 fb5d 	bl	801fc08 <iprintf>
 801b54e:	e7e2      	b.n	801b516 <dhcp_select+0x13e>
 801b550:	0803d4e0 	.word	0x0803d4e0
 801b554:	0803d554 	.word	0x0803d554
 801b558:	08024d0c 	.word	0x08024d0c
 801b55c:	20022330 	.word	0x20022330
 801b560:	0803d9fc 	.word	0x0803d9fc
 801b564:	0803da00 	.word	0x0803da00
 801b568:	10624dd3 	.word	0x10624dd3
 801b56c:	0803d650 	.word	0x0803d650
 801b570:	0803d634 	.word	0x0803d634
 801b574:	0803d421 	.word	0x0803d421

0801b578 <dhcp_discover>:
{
 801b578:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801b57c:	6a85      	ldr	r5, [r0, #40]	; 0x28
  ip4_addr_set_any(&dhcp->offered_ip_addr);
 801b57e:	2300      	movs	r3, #0
{
 801b580:	b085      	sub	sp, #20
 801b582:	4682      	mov	sl, r0
  if (new_state != dhcp->state) {
 801b584:	796a      	ldrb	r2, [r5, #5]
  ip4_addr_set_any(&dhcp->offered_ip_addr);
 801b586:	61eb      	str	r3, [r5, #28]
  if (new_state != dhcp->state) {
 801b588:	2a06      	cmp	r2, #6
 801b58a:	d003      	beq.n	801b594 <dhcp_discover+0x1c>
    dhcp->state = new_state;
 801b58c:	2206      	movs	r2, #6
    dhcp->tries = 0;
 801b58e:	71ab      	strb	r3, [r5, #6]
    dhcp->request_timeout = 0;
 801b590:	812b      	strh	r3, [r5, #8]
    dhcp->state = new_state;
 801b592:	716a      	strb	r2, [r5, #5]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DISCOVER, &options_out_len);
 801b594:	f10d 030e 	add.w	r3, sp, #14
 801b598:	2201      	movs	r2, #1
 801b59a:	4629      	mov	r1, r5
 801b59c:	4650      	mov	r0, sl
 801b59e:	f7ff fdaf 	bl	801b100 <dhcp_create_msg>
  if (p_out != NULL) {
 801b5a2:	4681      	mov	r9, r0
 801b5a4:	2800      	cmp	r0, #0
 801b5a6:	d047      	beq.n	801b638 <dhcp_discover+0xc0>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801b5a8:	6846      	ldr	r6, [r0, #4]
 801b5aa:	2302      	movs	r3, #2
 801b5ac:	2239      	movs	r2, #57	; 0x39
 801b5ae:	f8bd 000e 	ldrh.w	r0, [sp, #14]
 801b5b2:	36f0      	adds	r6, #240	; 0xf0
 801b5b4:	f8df b0d8 	ldr.w	fp, [pc, #216]	; 801b690 <dhcp_discover+0x118>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801b5b8:	f04f 0801 	mov.w	r8, #1
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801b5bc:	4631      	mov	r1, r6
 801b5be:	f7ff fd5d 	bl	801b07c <dhcp_option>
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801b5c2:	4631      	mov	r1, r6
 801b5c4:	f8ba 202c 	ldrh.w	r2, [sl, #44]	; 0x2c
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801b5c8:	f8ad 000e 	strh.w	r0, [sp, #14]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801b5cc:	f7ff fd3a 	bl	801b044 <dhcp_option_short>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801b5d0:	4631      	mov	r1, r6
 801b5d2:	2304      	movs	r3, #4
 801b5d4:	2237      	movs	r2, #55	; 0x37
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801b5d6:	f8ad 000e 	strh.w	r0, [sp, #14]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801b5da:	f7ff fd4f 	bl	801b07c <dhcp_option>
 801b5de:	4604      	mov	r4, r0
 801b5e0:	1d07      	adds	r7, r0, #4
 801b5e2:	f8ad 000e 	strh.w	r0, [sp, #14]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801b5e6:	2c43      	cmp	r4, #67	; 0x43
 801b5e8:	b2bf      	uxth	r7, r7
 801b5ea:	d80b      	bhi.n	801b604 <dhcp_discover+0x8c>
  options[options_out_len++] = value;
 801b5ec:	1c63      	adds	r3, r4, #1
 801b5ee:	f806 8004 	strb.w	r8, [r6, r4]
 801b5f2:	b29c      	uxth	r4, r3
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801b5f4:	42bc      	cmp	r4, r7
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 801b5f6:	f8ad 400e 	strh.w	r4, [sp, #14]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801b5fa:	d00b      	beq.n	801b614 <dhcp_discover+0x9c>
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801b5fc:	2c43      	cmp	r4, #67	; 0x43
 801b5fe:	f81b 8b01 	ldrb.w	r8, [fp], #1
 801b602:	d9f3      	bls.n	801b5ec <dhcp_discover+0x74>
 801b604:	4b1b      	ldr	r3, [pc, #108]	; (801b674 <dhcp_discover+0xfc>)
 801b606:	f240 52a6 	movw	r2, #1446	; 0x5a6
 801b60a:	491b      	ldr	r1, [pc, #108]	; (801b678 <dhcp_discover+0x100>)
 801b60c:	481b      	ldr	r0, [pc, #108]	; (801b67c <dhcp_discover+0x104>)
 801b60e:	f004 fafb 	bl	801fc08 <iprintf>
 801b612:	e7eb      	b.n	801b5ec <dhcp_discover+0x74>
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801b614:	4631      	mov	r1, r6
 801b616:	4638      	mov	r0, r7
 801b618:	464a      	mov	r2, r9
 801b61a:	f7ff fe1f 	bl	801b25c <dhcp_option_trailer>
    udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 801b61e:	4918      	ldr	r1, [pc, #96]	; (801b680 <dhcp_discover+0x108>)
 801b620:	4a18      	ldr	r2, [pc, #96]	; (801b684 <dhcp_discover+0x10c>)
 801b622:	2343      	movs	r3, #67	; 0x43
 801b624:	6808      	ldr	r0, [r1, #0]
 801b626:	4649      	mov	r1, r9
 801b628:	e9cd a200 	strd	sl, r2, [sp]
 801b62c:	4a16      	ldr	r2, [pc, #88]	; (801b688 <dhcp_discover+0x110>)
 801b62e:	f7ff faf7 	bl	801ac20 <udp_sendto_if_src>
    pbuf_free(p_out);
 801b632:	4648      	mov	r0, r9
 801b634:	f7fa f990 	bl	8015958 <pbuf_free>
  if (dhcp->tries < 255) {
 801b638:	79ab      	ldrb	r3, [r5, #6]
 801b63a:	2bff      	cmp	r3, #255	; 0xff
 801b63c:	d013      	beq.n	801b666 <dhcp_discover+0xee>
    dhcp->tries++;
 801b63e:	3301      	adds	r3, #1
 801b640:	b2da      	uxtb	r2, r3
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 801b642:	2a05      	cmp	r2, #5
    dhcp->tries++;
 801b644:	71aa      	strb	r2, [r5, #6]
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 801b646:	d80e      	bhi.n	801b666 <dhcp_discover+0xee>
 801b648:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801b64c:	490f      	ldr	r1, [pc, #60]	; (801b68c <dhcp_discover+0x114>)
}
 801b64e:	2000      	movs	r0, #0
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 801b650:	4093      	lsls	r3, r2
 801b652:	b29b      	uxth	r3, r3
 801b654:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 801b658:	fba1 2303 	umull	r2, r3, r1, r3
 801b65c:	095b      	lsrs	r3, r3, #5
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801b65e:	812b      	strh	r3, [r5, #8]
}
 801b660:	b005      	add	sp, #20
 801b662:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801b666:	2378      	movs	r3, #120	; 0x78
}
 801b668:	2000      	movs	r0, #0
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801b66a:	812b      	strh	r3, [r5, #8]
}
 801b66c:	b005      	add	sp, #20
 801b66e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b672:	bf00      	nop
 801b674:	0803d4e0 	.word	0x0803d4e0
 801b678:	0803d554 	.word	0x0803d554
 801b67c:	08024d0c 	.word	0x08024d0c
 801b680:	20022330 	.word	0x20022330
 801b684:	0803d9fc 	.word	0x0803d9fc
 801b688:	0803da00 	.word	0x0803da00
 801b68c:	10624dd3 	.word	0x10624dd3
 801b690:	0803d421 	.word	0x0803d421

0801b694 <dhcp_check>:
{
 801b694:	b510      	push	{r4, lr}
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801b696:	6a84      	ldr	r4, [r0, #40]	; 0x28
  if (new_state != dhcp->state) {
 801b698:	7963      	ldrb	r3, [r4, #5]
 801b69a:	2b08      	cmp	r3, #8
 801b69c:	d004      	beq.n	801b6a8 <dhcp_check+0x14>
    dhcp->tries = 0;
 801b69e:	2300      	movs	r3, #0
    dhcp->state = new_state;
 801b6a0:	2208      	movs	r2, #8
    dhcp->tries = 0;
 801b6a2:	71a3      	strb	r3, [r4, #6]
    dhcp->state = new_state;
 801b6a4:	7162      	strb	r2, [r4, #5]
    dhcp->request_timeout = 0;
 801b6a6:	8123      	strh	r3, [r4, #8]
  result = etharp_query(netif, &dhcp->offered_ip_addr, NULL);
 801b6a8:	2200      	movs	r2, #0
 801b6aa:	f104 011c 	add.w	r1, r4, #28
 801b6ae:	f001 fad3 	bl	801cc58 <etharp_query>
  if (dhcp->tries < 255) {
 801b6b2:	79a3      	ldrb	r3, [r4, #6]
 801b6b4:	2bff      	cmp	r3, #255	; 0xff
 801b6b6:	d001      	beq.n	801b6bc <dhcp_check+0x28>
    dhcp->tries++;
 801b6b8:	3301      	adds	r3, #1
 801b6ba:	71a3      	strb	r3, [r4, #6]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801b6bc:	2301      	movs	r3, #1
 801b6be:	8123      	strh	r3, [r4, #8]
}
 801b6c0:	bd10      	pop	{r4, pc}
 801b6c2:	bf00      	nop

0801b6c4 <dhcp_bind>:
{
 801b6c4:	b510      	push	{r4, lr}
 801b6c6:	b082      	sub	sp, #8
  LWIP_ERROR("dhcp_bind: netif != NULL", (netif != NULL), return;);
 801b6c8:	2800      	cmp	r0, #0
 801b6ca:	d075      	beq.n	801b7b8 <dhcp_bind+0xf4>
  dhcp = netif_dhcp_data(netif);
 801b6cc:	6a81      	ldr	r1, [r0, #40]	; 0x28
  LWIP_ERROR("dhcp_bind: dhcp != NULL", (dhcp != NULL), return;);
 801b6ce:	2900      	cmp	r1, #0
 801b6d0:	d07b      	beq.n	801b7ca <dhcp_bind+0x106>
  if (dhcp->offered_t0_lease != 0xffffffffUL) {
 801b6d2:	6a8b      	ldr	r3, [r1, #40]	; 0x28
  dhcp->lease_used = 0;
 801b6d4:	2200      	movs	r2, #0
  if (dhcp->offered_t0_lease != 0xffffffffUL) {
 801b6d6:	1c5c      	adds	r4, r3, #1
  dhcp->lease_used = 0;
 801b6d8:	824a      	strh	r2, [r1, #18]
  if (dhcp->offered_t0_lease != 0xffffffffUL) {
 801b6da:	d00b      	beq.n	801b6f4 <dhcp_bind+0x30>
    timeout = (dhcp->offered_t0_lease + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 801b6dc:	331e      	adds	r3, #30
 801b6de:	f1a2 3277 	sub.w	r2, r2, #2004318071	; 0x77777777
 801b6e2:	fba2 2303 	umull	r2, r3, r2, r3
 801b6e6:	095b      	lsrs	r3, r3, #5
    if (timeout > 0xffff) {
 801b6e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801b6ec:	d259      	bcs.n	801b7a2 <dhcp_bind+0xde>
    if (dhcp->t0_timeout == 0) {
 801b6ee:	b903      	cbnz	r3, 801b6f2 <dhcp_bind+0x2e>
      dhcp->t0_timeout = 1;
 801b6f0:	2301      	movs	r3, #1
 801b6f2:	828b      	strh	r3, [r1, #20]
  if (dhcp->offered_t1_renew != 0xffffffffUL) {
 801b6f4:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 801b6f6:	1c53      	adds	r3, r2, #1
 801b6f8:	d040      	beq.n	801b77c <dhcp_bind+0xb8>
    timeout = (dhcp->offered_t1_renew + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 801b6fa:	321e      	adds	r2, #30
 801b6fc:	4b3e      	ldr	r3, [pc, #248]	; (801b7f8 <dhcp_bind+0x134>)
 801b6fe:	fba3 3202 	umull	r3, r2, r3, r2
 801b702:	0952      	lsrs	r2, r2, #5
    if (timeout > 0xffff) {
 801b704:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 801b708:	d247      	bcs.n	801b79a <dhcp_bind+0xd6>
    if (dhcp->t1_timeout == 0) {
 801b70a:	2a00      	cmp	r2, #0
 801b70c:	d171      	bne.n	801b7f2 <dhcp_bind+0x12e>
      dhcp->t1_timeout = 1;
 801b70e:	2301      	movs	r3, #1
 801b710:	461a      	mov	r2, r3
 801b712:	814b      	strh	r3, [r1, #10]
  if (dhcp->offered_t2_rebind != 0xffffffffUL) {
 801b714:	6b0b      	ldr	r3, [r1, #48]	; 0x30
    dhcp->t1_renew_time = dhcp->t1_timeout;
 801b716:	81ca      	strh	r2, [r1, #14]
  if (dhcp->offered_t2_rebind != 0xffffffffUL) {
 801b718:	1c5c      	adds	r4, r3, #1
 801b71a:	d033      	beq.n	801b784 <dhcp_bind+0xc0>
    timeout = (dhcp->offered_t2_rebind + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 801b71c:	331e      	adds	r3, #30
 801b71e:	4c36      	ldr	r4, [pc, #216]	; (801b7f8 <dhcp_bind+0x134>)
 801b720:	fba4 4303 	umull	r4, r3, r4, r3
 801b724:	095b      	lsrs	r3, r3, #5
    if (timeout > 0xffff) {
 801b726:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801b72a:	d241      	bcs.n	801b7b0 <dhcp_bind+0xec>
    if (dhcp->t2_timeout == 0) {
 801b72c:	2b00      	cmp	r3, #0
 801b72e:	d15d      	bne.n	801b7ec <dhcp_bind+0x128>
      dhcp->t2_timeout = 1;
 801b730:	2401      	movs	r4, #1
 801b732:	4623      	mov	r3, r4
 801b734:	818c      	strh	r4, [r1, #12]
    dhcp->t2_rebind_time = dhcp->t2_timeout;
 801b736:	2401      	movs	r4, #1
 801b738:	820b      	strh	r3, [r1, #16]
  if ((dhcp->t1_timeout >= dhcp->t2_timeout) && (dhcp->t2_timeout > 0)) {
 801b73a:	4293      	cmp	r3, r2
 801b73c:	d802      	bhi.n	801b744 <dhcp_bind+0x80>
 801b73e:	b10c      	cbz	r4, 801b744 <dhcp_bind+0x80>
    dhcp->t1_timeout = 0;
 801b740:	2300      	movs	r3, #0
 801b742:	814b      	strh	r3, [r1, #10]
  if (dhcp->subnet_mask_given) {
 801b744:	79cb      	ldrb	r3, [r1, #7]
 801b746:	b313      	cbz	r3, 801b78e <dhcp_bind+0xca>
    ip4_addr_copy(sn_mask, dhcp->offered_sn_mask);
 801b748:	6a0b      	ldr	r3, [r1, #32]
 801b74a:	9300      	str	r3, [sp, #0]
  ip4_addr_copy(gw_addr, dhcp->offered_gw_addr);
 801b74c:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 801b74e:	9301      	str	r3, [sp, #4]
  if (ip4_addr_isany_val(gw_addr)) {
 801b750:	b92b      	cbnz	r3, 801b75e <dhcp_bind+0x9a>
    ip4_addr_get_network(&gw_addr, &dhcp->offered_ip_addr, &sn_mask);
 801b752:	69cb      	ldr	r3, [r1, #28]
 801b754:	9a00      	ldr	r2, [sp, #0]
 801b756:	4013      	ands	r3, r2
    ip4_addr_set_u32(&gw_addr, ip4_addr_get_u32(&gw_addr) | PP_HTONL(0x00000001UL));
 801b758:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 801b75c:	9301      	str	r3, [sp, #4]
  if (new_state != dhcp->state) {
 801b75e:	794b      	ldrb	r3, [r1, #5]
 801b760:	2b0a      	cmp	r3, #10
 801b762:	d004      	beq.n	801b76e <dhcp_bind+0xaa>
    dhcp->tries = 0;
 801b764:	2300      	movs	r3, #0
    dhcp->state = new_state;
 801b766:	220a      	movs	r2, #10
    dhcp->tries = 0;
 801b768:	718b      	strb	r3, [r1, #6]
    dhcp->state = new_state;
 801b76a:	714a      	strb	r2, [r1, #5]
    dhcp->request_timeout = 0;
 801b76c:	810b      	strh	r3, [r1, #8]
  netif_set_addr(netif, &dhcp->offered_ip_addr, &sn_mask, &gw_addr);
 801b76e:	311c      	adds	r1, #28
 801b770:	ab01      	add	r3, sp, #4
 801b772:	466a      	mov	r2, sp
 801b774:	f7f9 fe9e 	bl	80154b4 <netif_set_addr>
}
 801b778:	b002      	add	sp, #8
 801b77a:	bd10      	pop	{r4, pc}
  if (dhcp->offered_t2_rebind != 0xffffffffUL) {
 801b77c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 801b77e:	894a      	ldrh	r2, [r1, #10]
 801b780:	1c5c      	adds	r4, r3, #1
 801b782:	d1cb      	bne.n	801b71c <dhcp_bind+0x58>
 801b784:	898b      	ldrh	r3, [r1, #12]
 801b786:	1c1c      	adds	r4, r3, #0
 801b788:	bf18      	it	ne
 801b78a:	2401      	movne	r4, #1
 801b78c:	e7d5      	b.n	801b73a <dhcp_bind+0x76>
    u8_t first_octet = ip4_addr1(&dhcp->offered_ip_addr);
 801b78e:	7f0b      	ldrb	r3, [r1, #28]
    if (first_octet <= 127) {
 801b790:	061a      	lsls	r2, r3, #24
 801b792:	d423      	bmi.n	801b7dc <dhcp_bind+0x118>
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xff000000UL));
 801b794:	23ff      	movs	r3, #255	; 0xff
 801b796:	9300      	str	r3, [sp, #0]
 801b798:	e7d8      	b.n	801b74c <dhcp_bind+0x88>
    dhcp->t1_timeout = (u16_t)timeout;
 801b79a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801b79e:	814a      	strh	r2, [r1, #10]
 801b7a0:	e7b8      	b.n	801b714 <dhcp_bind+0x50>
    dhcp->t0_timeout = (u16_t)timeout;
 801b7a2:	f64f 73ff 	movw	r3, #65535	; 0xffff
  if (dhcp->offered_t1_renew != 0xffffffffUL) {
 801b7a6:	6aca      	ldr	r2, [r1, #44]	; 0x2c
    dhcp->t0_timeout = (u16_t)timeout;
 801b7a8:	828b      	strh	r3, [r1, #20]
  if (dhcp->offered_t1_renew != 0xffffffffUL) {
 801b7aa:	1c53      	adds	r3, r2, #1
 801b7ac:	d1a5      	bne.n	801b6fa <dhcp_bind+0x36>
 801b7ae:	e7e5      	b.n	801b77c <dhcp_bind+0xb8>
    dhcp->t2_timeout = (u16_t)timeout;
 801b7b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801b7b4:	818b      	strh	r3, [r1, #12]
 801b7b6:	e7be      	b.n	801b736 <dhcp_bind+0x72>
  LWIP_ERROR("dhcp_bind: netif != NULL", (netif != NULL), return;);
 801b7b8:	4b10      	ldr	r3, [pc, #64]	; (801b7fc <dhcp_bind+0x138>)
 801b7ba:	f240 4215 	movw	r2, #1045	; 0x415
 801b7be:	4910      	ldr	r1, [pc, #64]	; (801b800 <dhcp_bind+0x13c>)
 801b7c0:	4810      	ldr	r0, [pc, #64]	; (801b804 <dhcp_bind+0x140>)
 801b7c2:	f004 fa21 	bl	801fc08 <iprintf>
}
 801b7c6:	b002      	add	sp, #8
 801b7c8:	bd10      	pop	{r4, pc}
  LWIP_ERROR("dhcp_bind: dhcp != NULL", (dhcp != NULL), return;);
 801b7ca:	4b0c      	ldr	r3, [pc, #48]	; (801b7fc <dhcp_bind+0x138>)
 801b7cc:	f240 4217 	movw	r2, #1047	; 0x417
 801b7d0:	490d      	ldr	r1, [pc, #52]	; (801b808 <dhcp_bind+0x144>)
 801b7d2:	480c      	ldr	r0, [pc, #48]	; (801b804 <dhcp_bind+0x140>)
 801b7d4:	f004 fa18 	bl	801fc08 <iprintf>
}
 801b7d8:	b002      	add	sp, #8
 801b7da:	bd10      	pop	{r4, pc}
    } else if (first_octet >= 192) {
 801b7dc:	2bbf      	cmp	r3, #191	; 0xbf
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xffffff00UL));
 801b7de:	bf8c      	ite	hi
 801b7e0:	f06f 437f 	mvnhi.w	r3, #4278190080	; 0xff000000
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xffff0000UL));
 801b7e4:	f64f 73ff 	movwls	r3, #65535	; 0xffff
 801b7e8:	9300      	str	r3, [sp, #0]
 801b7ea:	e7af      	b.n	801b74c <dhcp_bind+0x88>
    dhcp->t2_timeout = (u16_t)timeout;
 801b7ec:	b29b      	uxth	r3, r3
 801b7ee:	818b      	strh	r3, [r1, #12]
 801b7f0:	e7a1      	b.n	801b736 <dhcp_bind+0x72>
    dhcp->t1_timeout = (u16_t)timeout;
 801b7f2:	b292      	uxth	r2, r2
 801b7f4:	814a      	strh	r2, [r1, #10]
 801b7f6:	e78d      	b.n	801b714 <dhcp_bind+0x50>
 801b7f8:	88888889 	.word	0x88888889
 801b7fc:	0803d4e0 	.word	0x0803d4e0
 801b800:	0803d348 	.word	0x0803d348
 801b804:	08024d0c 	.word	0x08024d0c
 801b808:	0803d364 	.word	0x0803d364

0801b80c <dhcp_inc_pcb_refcount>:
{
 801b80c:	b570      	push	{r4, r5, r6, lr}
  if (dhcp_pcb_refcount == 0) {
 801b80e:	4c15      	ldr	r4, [pc, #84]	; (801b864 <dhcp_inc_pcb_refcount+0x58>)
 801b810:	7823      	ldrb	r3, [r4, #0]
 801b812:	b9fb      	cbnz	r3, 801b854 <dhcp_inc_pcb_refcount+0x48>
    LWIP_ASSERT("dhcp_inc_pcb_refcount(): memory leak", dhcp_pcb == NULL);
 801b814:	4d14      	ldr	r5, [pc, #80]	; (801b868 <dhcp_inc_pcb_refcount+0x5c>)
 801b816:	682b      	ldr	r3, [r5, #0]
 801b818:	b12b      	cbz	r3, 801b826 <dhcp_inc_pcb_refcount+0x1a>
 801b81a:	4b14      	ldr	r3, [pc, #80]	; (801b86c <dhcp_inc_pcb_refcount+0x60>)
 801b81c:	22e5      	movs	r2, #229	; 0xe5
 801b81e:	4914      	ldr	r1, [pc, #80]	; (801b870 <dhcp_inc_pcb_refcount+0x64>)
 801b820:	4814      	ldr	r0, [pc, #80]	; (801b874 <dhcp_inc_pcb_refcount+0x68>)
 801b822:	f004 f9f1 	bl	801fc08 <iprintf>
    dhcp_pcb = udp_new();
 801b826:	f7ff fbdd 	bl	801afe4 <udp_new>
 801b82a:	6028      	str	r0, [r5, #0]
    if (dhcp_pcb == NULL) {
 801b82c:	b1b0      	cbz	r0, 801b85c <dhcp_inc_pcb_refcount+0x50>
    ip_set_option(dhcp_pcb, SOF_BROADCAST);
 801b82e:	7a46      	ldrb	r6, [r0, #9]
    udp_bind(dhcp_pcb, IP4_ADDR_ANY, LWIP_IANA_PORT_DHCP_CLIENT);
 801b830:	2244      	movs	r2, #68	; 0x44
 801b832:	4911      	ldr	r1, [pc, #68]	; (801b878 <dhcp_inc_pcb_refcount+0x6c>)
    ip_set_option(dhcp_pcb, SOF_BROADCAST);
 801b834:	f046 0620 	orr.w	r6, r6, #32
 801b838:	7246      	strb	r6, [r0, #9]
    udp_bind(dhcp_pcb, IP4_ADDR_ANY, LWIP_IANA_PORT_DHCP_CLIENT);
 801b83a:	f7ff f971 	bl	801ab20 <udp_bind>
    udp_connect(dhcp_pcb, IP4_ADDR_ANY, LWIP_IANA_PORT_DHCP_SERVER);
 801b83e:	2243      	movs	r2, #67	; 0x43
 801b840:	490d      	ldr	r1, [pc, #52]	; (801b878 <dhcp_inc_pcb_refcount+0x6c>)
 801b842:	6828      	ldr	r0, [r5, #0]
 801b844:	f7ff fb4a 	bl	801aedc <udp_connect>
    udp_recv(dhcp_pcb, dhcp_recv, NULL);
 801b848:	6828      	ldr	r0, [r5, #0]
 801b84a:	2200      	movs	r2, #0
 801b84c:	490b      	ldr	r1, [pc, #44]	; (801b87c <dhcp_inc_pcb_refcount+0x70>)
 801b84e:	f7ff fb8b 	bl	801af68 <udp_recv>
 801b852:	7823      	ldrb	r3, [r4, #0]
  dhcp_pcb_refcount++;
 801b854:	3301      	adds	r3, #1
  return ERR_OK;
 801b856:	2000      	movs	r0, #0
  dhcp_pcb_refcount++;
 801b858:	7023      	strb	r3, [r4, #0]
}
 801b85a:	bd70      	pop	{r4, r5, r6, pc}
      return ERR_MEM;
 801b85c:	f04f 30ff 	mov.w	r0, #4294967295
}
 801b860:	bd70      	pop	{r4, r5, r6, pc}
 801b862:	bf00      	nop
 801b864:	20022334 	.word	0x20022334
 801b868:	20022330 	.word	0x20022330
 801b86c:	0803d4e0 	.word	0x0803d4e0
 801b870:	0803d424 	.word	0x0803d424
 801b874:	08024d0c 	.word	0x08024d0c
 801b878:	0803d9fc 	.word	0x0803d9fc
 801b87c:	0801b969 	.word	0x0801b969

0801b880 <dhcp_dec_pcb_refcount>:
{
 801b880:	b538      	push	{r3, r4, r5, lr}
  LWIP_ASSERT("dhcp_pcb_refcount(): refcount error", (dhcp_pcb_refcount > 0));
 801b882:	4d0b      	ldr	r5, [pc, #44]	; (801b8b0 <dhcp_dec_pcb_refcount+0x30>)
 801b884:	782c      	ldrb	r4, [r5, #0]
 801b886:	b154      	cbz	r4, 801b89e <dhcp_dec_pcb_refcount+0x1e>
  dhcp_pcb_refcount--;
 801b888:	3c01      	subs	r4, #1
 801b88a:	b2e4      	uxtb	r4, r4
 801b88c:	702c      	strb	r4, [r5, #0]
  if (dhcp_pcb_refcount == 0) {
 801b88e:	b104      	cbz	r4, 801b892 <dhcp_dec_pcb_refcount+0x12>
}
 801b890:	bd38      	pop	{r3, r4, r5, pc}
    udp_remove(dhcp_pcb);
 801b892:	4d08      	ldr	r5, [pc, #32]	; (801b8b4 <dhcp_dec_pcb_refcount+0x34>)
 801b894:	6828      	ldr	r0, [r5, #0]
 801b896:	f7ff fb79 	bl	801af8c <udp_remove>
    dhcp_pcb = NULL;
 801b89a:	602c      	str	r4, [r5, #0]
}
 801b89c:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("dhcp_pcb_refcount(): refcount error", (dhcp_pcb_refcount > 0));
 801b89e:	4b06      	ldr	r3, [pc, #24]	; (801b8b8 <dhcp_dec_pcb_refcount+0x38>)
 801b8a0:	22ff      	movs	r2, #255	; 0xff
 801b8a2:	4906      	ldr	r1, [pc, #24]	; (801b8bc <dhcp_dec_pcb_refcount+0x3c>)
 801b8a4:	4806      	ldr	r0, [pc, #24]	; (801b8c0 <dhcp_dec_pcb_refcount+0x40>)
 801b8a6:	f004 f9af 	bl	801fc08 <iprintf>
 801b8aa:	782c      	ldrb	r4, [r5, #0]
 801b8ac:	e7ec      	b.n	801b888 <dhcp_dec_pcb_refcount+0x8>
 801b8ae:	bf00      	nop
 801b8b0:	20022334 	.word	0x20022334
 801b8b4:	20022330 	.word	0x20022330
 801b8b8:	0803d4e0 	.word	0x0803d4e0
 801b8bc:	0803d3fc 	.word	0x0803d3fc
 801b8c0:	08024d0c 	.word	0x08024d0c

0801b8c4 <dhcp_handle_ack.isra.2>:
dhcp_handle_ack(struct netif *netif, struct dhcp_msg *msg_in)
 801b8c4:	b570      	push	{r4, r5, r6, lr}
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_LEASE_TIME)) {
 801b8c6:	4d26      	ldr	r5, [pc, #152]	; (801b960 <dhcp_handle_ack.isra.2+0x9c>)
  ip4_addr_set_zero(&dhcp->offered_sn_mask);
 801b8c8:	2300      	movs	r3, #0
dhcp_handle_ack(struct netif *netif, struct dhcp_msg *msg_in)
 801b8ca:	b082      	sub	sp, #8
 801b8cc:	4604      	mov	r4, r0
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_LEASE_TIME)) {
 801b8ce:	78ea      	ldrb	r2, [r5, #3]
  ip4_addr_set_zero(&dhcp->offered_gw_addr);
 801b8d0:	e9c0 3308 	strd	r3, r3, [r0, #32]
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_LEASE_TIME)) {
 801b8d4:	b112      	cbz	r2, 801b8dc <dhcp_handle_ack.isra.2+0x18>
    dhcp->offered_t0_lease = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_LEASE_TIME);
 801b8d6:	4b23      	ldr	r3, [pc, #140]	; (801b964 <dhcp_handle_ack.isra.2+0xa0>)
 801b8d8:	68db      	ldr	r3, [r3, #12]
 801b8da:	6283      	str	r3, [r0, #40]	; 0x28
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_T1)) {
 801b8dc:	792b      	ldrb	r3, [r5, #4]
 801b8de:	b11b      	cbz	r3, 801b8e8 <dhcp_handle_ack.isra.2+0x24>
    dhcp->offered_t1_renew = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_T1);
 801b8e0:	4b20      	ldr	r3, [pc, #128]	; (801b964 <dhcp_handle_ack.isra.2+0xa0>)
 801b8e2:	691b      	ldr	r3, [r3, #16]
 801b8e4:	62e3      	str	r3, [r4, #44]	; 0x2c
 801b8e6:	e002      	b.n	801b8ee <dhcp_handle_ack.isra.2+0x2a>
    dhcp->offered_t1_renew = dhcp->offered_t0_lease / 2;
 801b8e8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 801b8ea:	085b      	lsrs	r3, r3, #1
 801b8ec:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_T2)) {
 801b8ee:	796b      	ldrb	r3, [r5, #5]
 801b8f0:	b11b      	cbz	r3, 801b8fa <dhcp_handle_ack.isra.2+0x36>
    dhcp->offered_t2_rebind = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_T2);
 801b8f2:	4b1c      	ldr	r3, [pc, #112]	; (801b964 <dhcp_handle_ack.isra.2+0xa0>)
 801b8f4:	695b      	ldr	r3, [r3, #20]
 801b8f6:	6323      	str	r3, [r4, #48]	; 0x30
 801b8f8:	e004      	b.n	801b904 <dhcp_handle_ack.isra.2+0x40>
    dhcp->offered_t2_rebind = (dhcp->offered_t0_lease * 7U) / 8U;
 801b8fa:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 801b8fc:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 801b900:	08db      	lsrs	r3, r3, #3
 801b902:	6323      	str	r3, [r4, #48]	; 0x30
  ip4_addr_copy(dhcp->offered_ip_addr, msg_in->yiaddr);
 801b904:	690a      	ldr	r2, [r1, #16]
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)) {
 801b906:	79ab      	ldrb	r3, [r5, #6]
  ip4_addr_copy(dhcp->offered_ip_addr, msg_in->yiaddr);
 801b908:	61e2      	str	r2, [r4, #28]
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)) {
 801b90a:	b13b      	cbz	r3, 801b91c <dhcp_handle_ack.isra.2+0x58>
    ip4_addr_set_u32(&dhcp->offered_sn_mask, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)));
 801b90c:	4b15      	ldr	r3, [pc, #84]	; (801b964 <dhcp_handle_ack.isra.2+0xa0>)
 801b90e:	6998      	ldr	r0, [r3, #24]
 801b910:	f7f8 f9b8 	bl	8013c84 <lwip_htonl>
    dhcp->subnet_mask_given = 1;
 801b914:	2301      	movs	r3, #1
    ip4_addr_set_u32(&dhcp->offered_sn_mask, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)));
 801b916:	6220      	str	r0, [r4, #32]
    dhcp->subnet_mask_given = 1;
 801b918:	71e3      	strb	r3, [r4, #7]
 801b91a:	e000      	b.n	801b91e <dhcp_handle_ack.isra.2+0x5a>
    dhcp->subnet_mask_given = 0;
 801b91c:	71e3      	strb	r3, [r4, #7]
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_ROUTER)) {
 801b91e:	79eb      	ldrb	r3, [r5, #7]
 801b920:	b123      	cbz	r3, 801b92c <dhcp_handle_ack.isra.2+0x68>
    ip4_addr_set_u32(&dhcp->offered_gw_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_ROUTER)));
 801b922:	4b10      	ldr	r3, [pc, #64]	; (801b964 <dhcp_handle_ack.isra.2+0xa0>)
 801b924:	69d8      	ldr	r0, [r3, #28]
 801b926:	f7f8 f9ad 	bl	8013c84 <lwip_htonl>
 801b92a:	6260      	str	r0, [r4, #36]	; 0x24
  for (n = 0; (n < LWIP_DHCP_PROVIDE_DNS_SERVERS) && dhcp_option_given(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n); n++) {
 801b92c:	7a2b      	ldrb	r3, [r5, #8]
 801b92e:	b1a3      	cbz	r3, 801b95a <dhcp_handle_ack.isra.2+0x96>
    ip_addr_set_ip4_u32_val(dns_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n)));
 801b930:	4e0c      	ldr	r6, [pc, #48]	; (801b964 <dhcp_handle_ack.isra.2+0xa0>)
 801b932:	ac02      	add	r4, sp, #8
 801b934:	6a30      	ldr	r0, [r6, #32]
 801b936:	f7f8 f9a5 	bl	8013c84 <lwip_htonl>
 801b93a:	f844 0d04 	str.w	r0, [r4, #-4]!
    dns_setserver(n, &dns_addr);
 801b93e:	2000      	movs	r0, #0
 801b940:	4621      	mov	r1, r4
 801b942:	f7f8 fd59 	bl	80143f8 <dns_setserver>
  for (n = 0; (n < LWIP_DHCP_PROVIDE_DNS_SERVERS) && dhcp_option_given(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n); n++) {
 801b946:	7a6b      	ldrb	r3, [r5, #9]
 801b948:	b13b      	cbz	r3, 801b95a <dhcp_handle_ack.isra.2+0x96>
    ip_addr_set_ip4_u32_val(dns_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n)));
 801b94a:	6a70      	ldr	r0, [r6, #36]	; 0x24
 801b94c:	f7f8 f99a 	bl	8013c84 <lwip_htonl>
    dns_setserver(n, &dns_addr);
 801b950:	4621      	mov	r1, r4
    ip_addr_set_ip4_u32_val(dns_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n)));
 801b952:	9001      	str	r0, [sp, #4]
    dns_setserver(n, &dns_addr);
 801b954:	2001      	movs	r0, #1
 801b956:	f7f8 fd4f 	bl	80143f8 <dns_setserver>
}
 801b95a:	b002      	add	sp, #8
 801b95c:	bd70      	pop	{r4, r5, r6, pc}
 801b95e:	bf00      	nop
 801b960:	200360cc 	.word	0x200360cc
 801b964:	200360d8 	.word	0x200360d8

0801b968 <dhcp_recv>:
  struct netif *netif = ip_current_input_netif();
 801b968:	4bae      	ldr	r3, [pc, #696]	; (801bc24 <dhcp_recv+0x2bc>)
{
 801b96a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  struct netif *netif = ip_current_input_netif();
 801b96e:	f8d3 a004 	ldr.w	sl, [r3, #4]
{
 801b972:	b08b      	sub	sp, #44	; 0x2c
 801b974:	4693      	mov	fp, r2
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801b976:	f8da 9028 	ldr.w	r9, [sl, #40]	; 0x28
  if ((dhcp == NULL) || (dhcp->pcb_allocated == 0)) {
 801b97a:	f1b9 0f00 	cmp.w	r9, #0
 801b97e:	d009      	beq.n	801b994 <dhcp_recv+0x2c>
 801b980:	f899 3004 	ldrb.w	r3, [r9, #4]
 801b984:	b133      	cbz	r3, 801b994 <dhcp_recv+0x2c>
  if (p->len < DHCP_MIN_REPLY_LEN) {
 801b986:	8953      	ldrh	r3, [r2, #10]
 801b988:	2b2b      	cmp	r3, #43	; 0x2b
 801b98a:	d903      	bls.n	801b994 <dhcp_recv+0x2c>
  struct dhcp_msg *reply_msg = (struct dhcp_msg *)p->payload;
 801b98c:	6851      	ldr	r1, [r2, #4]
  if (reply_msg->op != DHCP_BOOTREPLY) {
 801b98e:	780b      	ldrb	r3, [r1, #0]
 801b990:	2b02      	cmp	r3, #2
 801b992:	d005      	beq.n	801b9a0 <dhcp_recv+0x38>
  pbuf_free(p);
 801b994:	4658      	mov	r0, fp
 801b996:	f7f9 ffdf 	bl	8015958 <pbuf_free>
}
 801b99a:	b00b      	add	sp, #44	; 0x2c
 801b99c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  for (i = 0; i < netif->hwaddr_len && i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 801b9a0:	f89a 6034 	ldrb.w	r6, [sl, #52]	; 0x34
 801b9a4:	b1b6      	cbz	r6, 801b9d4 <dhcp_recv+0x6c>
    if (netif->hwaddr[i] != reply_msg->chaddr[i]) {
 801b9a6:	7f0a      	ldrb	r2, [r1, #28]
 801b9a8:	f89a 302e 	ldrb.w	r3, [sl, #46]	; 0x2e
 801b9ac:	429a      	cmp	r2, r3
 801b9ae:	d1f1      	bne.n	801b994 <dhcp_recv+0x2c>
 801b9b0:	f10a 042f 	add.w	r4, sl, #47	; 0x2f
 801b9b4:	f101 001d 	add.w	r0, r1, #29
 801b9b8:	2301      	movs	r3, #1
 801b9ba:	b2da      	uxtb	r2, r3
 801b9bc:	3301      	adds	r3, #1
  for (i = 0; i < netif->hwaddr_len && i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 801b9be:	2a05      	cmp	r2, #5
 801b9c0:	d808      	bhi.n	801b9d4 <dhcp_recv+0x6c>
 801b9c2:	42b2      	cmp	r2, r6
 801b9c4:	d206      	bcs.n	801b9d4 <dhcp_recv+0x6c>
    if (netif->hwaddr[i] != reply_msg->chaddr[i]) {
 801b9c6:	f814 5b01 	ldrb.w	r5, [r4], #1
 801b9ca:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b9ce:	4295      	cmp	r5, r2
 801b9d0:	d0f3      	beq.n	801b9ba <dhcp_recv+0x52>
free_pbuf_and_return:
 801b9d2:	e7df      	b.n	801b994 <dhcp_recv+0x2c>
  if (lwip_ntohl(reply_msg->xid) != dhcp->xid) {
 801b9d4:	6848      	ldr	r0, [r1, #4]
 801b9d6:	f7f8 f955 	bl	8013c84 <lwip_htonl>
 801b9da:	f8d9 3000 	ldr.w	r3, [r9]
 801b9de:	4298      	cmp	r0, r3
 801b9e0:	d1d8      	bne.n	801b994 <dhcp_recv+0x2c>
  dhcp_clear_all_options(dhcp);
 801b9e2:	2200      	movs	r2, #0
 801b9e4:	4990      	ldr	r1, [pc, #576]	; (801bc28 <dhcp_recv+0x2c0>)
 801b9e6:	604a      	str	r2, [r1, #4]
 801b9e8:	810a      	strh	r2, [r1, #8]
  if (p->len < DHCP_SNAME_OFS) {
 801b9ea:	f8bb 300a 	ldrh.w	r3, [fp, #10]
  dhcp_clear_all_options(dhcp);
 801b9ee:	600a      	str	r2, [r1, #0]
  if (p->len < DHCP_SNAME_OFS) {
 801b9f0:	2b2b      	cmp	r3, #43	; 0x2b
 801b9f2:	d9cf      	bls.n	801b994 <dhcp_recv+0x2c>
  int parse_sname_as_options = 0;
 801b9f4:	9204      	str	r2, [sp, #16]
  options_idx = DHCP_OPTIONS_OFS;
 801b9f6:	21f0      	movs	r1, #240	; 0xf0
  options_idx_max = p->tot_len;
 801b9f8:	f8bb 2008 	ldrh.w	r2, [fp, #8]
  options_idx = DHCP_OPTIONS_OFS;
 801b9fc:	9103      	str	r1, [sp, #12]
 801b9fe:	4690      	mov	r8, r2
 801ba00:	f8cd b008 	str.w	fp, [sp, #8]
 801ba04:	e9cd a906 	strd	sl, r9, [sp, #24]
 801ba08:	e9dd 7b02 	ldrd	r7, fp, [sp, #8]
 801ba0c:	e000      	b.n	801ba10 <dhcp_recv+0xa8>
 801ba0e:	897b      	ldrh	r3, [r7, #10]
  while ((q != NULL) && (options_idx >= q->len)) {
 801ba10:	455b      	cmp	r3, fp
    options_idx = (u16_t)(options_idx - q->len);
 801ba12:	ebab 0203 	sub.w	r2, fp, r3
    options_idx_max = (u16_t)(options_idx_max - q->len);
 801ba16:	eba8 0303 	sub.w	r3, r8, r3
  while ((q != NULL) && (options_idx >= q->len)) {
 801ba1a:	d809      	bhi.n	801ba30 <dhcp_recv+0xc8>
    q = q->next;
 801ba1c:	683f      	ldr	r7, [r7, #0]
    options_idx = (u16_t)(options_idx - q->len);
 801ba1e:	fa1f fb82 	uxth.w	fp, r2
    options_idx_max = (u16_t)(options_idx_max - q->len);
 801ba22:	fa1f f883 	uxth.w	r8, r3
  while ((q != NULL) && (options_idx >= q->len)) {
 801ba26:	2f00      	cmp	r7, #0
 801ba28:	d1f1      	bne.n	801ba0e <dhcp_recv+0xa6>
 801ba2a:	f8dd b008 	ldr.w	fp, [sp, #8]
 801ba2e:	e7b1      	b.n	801b994 <dhcp_recv+0x2c>
  options = (u8_t *)q->payload;
 801ba30:	687b      	ldr	r3, [r7, #4]
 801ba32:	465c      	mov	r4, fp
 801ba34:	f8cd b00c 	str.w	fp, [sp, #12]
 801ba38:	9301      	str	r3, [sp, #4]
  while ((q != NULL) && (offset < offset_max) && (options[offset] != DHCP_OPTION_END)) {
 801ba3a:	4544      	cmp	r4, r8
 801ba3c:	f080 8219 	bcs.w	801be72 <dhcp_recv+0x50a>
 801ba40:	9b01      	ldr	r3, [sp, #4]
 801ba42:	5d1a      	ldrb	r2, [r3, r4]
 801ba44:	2aff      	cmp	r2, #255	; 0xff
 801ba46:	f000 8214 	beq.w	801be72 <dhcp_recv+0x50a>
    u16_t val_offset = (u16_t)(offset + 2);
 801ba4a:	1ca6      	adds	r6, r4, #2
 801ba4c:	b2b6      	uxth	r6, r6
    if (val_offset < offset) {
 801ba4e:	42b4      	cmp	r4, r6
 801ba50:	d8eb      	bhi.n	801ba2a <dhcp_recv+0xc2>
    if ((offset + 1) < q->len) {
 801ba52:	1c61      	adds	r1, r4, #1
 801ba54:	897b      	ldrh	r3, [r7, #10]
 801ba56:	4299      	cmp	r1, r3
 801ba58:	f280 8132 	bge.w	801bcc0 <dhcp_recv+0x358>
      len = options[offset + 1];
 801ba5c:	9801      	ldr	r0, [sp, #4]
 801ba5e:	4420      	add	r0, r4
 801ba60:	7845      	ldrb	r5, [r0, #1]
    switch (op) {
 801ba62:	2a3b      	cmp	r2, #59	; 0x3b
 801ba64:	f200 8123 	bhi.w	801bcae <dhcp_recv+0x346>
 801ba68:	e8df f012 	tbh	[pc, r2, lsl #1]
 801ba6c:	003c0088 	.word	0x003c0088
 801ba70:	01050121 	.word	0x01050121
 801ba74:	01210121 	.word	0x01210121
 801ba78:	012100aa 	.word	0x012100aa
 801ba7c:	01210121 	.word	0x01210121
 801ba80:	01210121 	.word	0x01210121
 801ba84:	01210121 	.word	0x01210121
 801ba88:	01210121 	.word	0x01210121
 801ba8c:	01210121 	.word	0x01210121
 801ba90:	01210121 	.word	0x01210121
 801ba94:	01210121 	.word	0x01210121
 801ba98:	01210121 	.word	0x01210121
 801ba9c:	01210121 	.word	0x01210121
 801baa0:	01210121 	.word	0x01210121
 801baa4:	01210121 	.word	0x01210121
 801baa8:	01210121 	.word	0x01210121
 801baac:	01210121 	.word	0x01210121
 801bab0:	01210121 	.word	0x01210121
 801bab4:	01210121 	.word	0x01210121
 801bab8:	01210121 	.word	0x01210121
 801babc:	01210121 	.word	0x01210121
 801bac0:	01210121 	.word	0x01210121
 801bac4:	01210121 	.word	0x01210121
 801bac8:	01210121 	.word	0x01210121
 801bacc:	01210121 	.word	0x01210121
 801bad0:	01140121 	.word	0x01140121
 801bad4:	00d000f4 	.word	0x00d000f4
 801bad8:	012100c3 	.word	0x012100c3
 801badc:	01210121 	.word	0x01210121
 801bae0:	009c00e8 	.word	0x009c00e8
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801bae4:	2d04      	cmp	r5, #4
 801bae6:	f040 81ba 	bne.w	801be5e <dhcp_recv+0x4f6>
      if (offset + len + 2 > 0xFFFF) {
 801baea:	f64f 73f9 	movw	r3, #65529	; 0xfff9
 801baee:	429c      	cmp	r4, r3
 801baf0:	d89b      	bhi.n	801ba2a <dhcp_recv+0xc2>
      offset = (u16_t)(offset + len + 2);
 801baf2:	3406      	adds	r4, #6
        decode_idx = DHCP_OPTION_IDX_SUBNET_MASK;
 801baf4:	f04f 0a06 	mov.w	sl, #6
      offset = (u16_t)(offset + len + 2);
 801baf8:	b2a4      	uxth	r4, r4
        u32_t value = 0;
 801bafa:	2300      	movs	r3, #0
 801bafc:	4a4a      	ldr	r2, [pc, #296]	; (801bc28 <dhcp_recv+0x2c0>)
 801bafe:	9405      	str	r4, [sp, #20]
 801bb00:	eb02 0b0a 	add.w	fp, r2, sl
 801bb04:	9309      	str	r3, [sp, #36]	; 0x24
 801bb06:	e02e      	b.n	801bb66 <dhcp_recv+0x1fe>
          copy_len = LWIP_MIN(decode_len, 4);
 801bb08:	2d04      	cmp	r5, #4
 801bb0a:	46a9      	mov	r9, r5
        if (!dhcp_option_given(dhcp, decode_idx)) {
 801bb0c:	f89b 4000 	ldrb.w	r4, [fp]
          if (pbuf_copy_partial(q, &value, copy_len, val_offset) != copy_len) {
 801bb10:	4633      	mov	r3, r6
          copy_len = LWIP_MIN(decode_len, 4);
 801bb12:	bf28      	it	cs
 801bb14:	f04f 0904 	movcs.w	r9, #4
          if (pbuf_copy_partial(q, &value, copy_len, val_offset) != copy_len) {
 801bb18:	a909      	add	r1, sp, #36	; 0x24
 801bb1a:	4638      	mov	r0, r7
          copy_len = LWIP_MIN(decode_len, 4);
 801bb1c:	fa5f f989 	uxtb.w	r9, r9
          if (pbuf_copy_partial(q, &value, copy_len, val_offset) != copy_len) {
 801bb20:	464a      	mov	r2, r9
        if (!dhcp_option_given(dhcp, decode_idx)) {
 801bb22:	2c00      	cmp	r4, #0
 801bb24:	f040 81bf 	bne.w	801bea6 <dhcp_recv+0x53e>
          if (pbuf_copy_partial(q, &value, copy_len, val_offset) != copy_len) {
 801bb28:	f7fa f9a6 	bl	8015e78 <pbuf_copy_partial>
 801bb2c:	4581      	cmp	r9, r0
            dhcp_got_option(dhcp, decode_idx);
 801bb2e:	f04f 0301 	mov.w	r3, #1
          if (pbuf_copy_partial(q, &value, copy_len, val_offset) != copy_len) {
 801bb32:	f47f af7a 	bne.w	801ba2a <dhcp_recv+0xc2>
          if (decode_len > 4) {
 801bb36:	2d04      	cmp	r5, #4
 801bb38:	f240 81b8 	bls.w	801beac <dhcp_recv+0x544>
            LWIP_ERROR("decode_len %% 4 == 0", decode_len % 4 == 0, return ERR_VAL;);
 801bb3c:	07aa      	lsls	r2, r5, #30
 801bb3e:	f040 81c4 	bne.w	801beca <dhcp_recv+0x562>
            dhcp_got_option(dhcp, decode_idx);
 801bb42:	f80b 3b01 	strb.w	r3, [fp], #1
            decode_len = (u8_t)(decode_len - 4);
 801bb46:	3d04      	subs	r5, #4
            dhcp_set_option_value(dhcp, decode_idx, lwip_htonl(value));
 801bb48:	9809      	ldr	r0, [sp, #36]	; 0x24
 801bb4a:	f7f8 f89b 	bl	8013c84 <lwip_htonl>
            next_val_offset = (u16_t)(val_offset + 4);
 801bb4e:	1d33      	adds	r3, r6, #4
            dhcp_set_option_value(dhcp, decode_idx, lwip_htonl(value));
 801bb50:	4a36      	ldr	r2, [pc, #216]	; (801bc2c <dhcp_recv+0x2c4>)
            decode_len = (u8_t)(decode_len - 4);
 801bb52:	b2ed      	uxtb	r5, r5
            next_val_offset = (u16_t)(val_offset + 4);
 801bb54:	b29b      	uxth	r3, r3
            dhcp_set_option_value(dhcp, decode_idx, lwip_htonl(value));
 801bb56:	f842 002a 	str.w	r0, [r2, sl, lsl #2]
            decode_idx++;
 801bb5a:	f10a 0a01 	add.w	sl, sl, #1
            if (next_val_offset < val_offset) {
 801bb5e:	429e      	cmp	r6, r3
 801bb60:	461e      	mov	r6, r3
 801bb62:	f63f af62 	bhi.w	801ba2a <dhcp_recv+0xc2>
        LWIP_ASSERT("check decode_idx", decode_idx >= 0 && decode_idx < DHCP_OPTION_IDX_MAX);
 801bb66:	f1ba 0f09 	cmp.w	sl, #9
 801bb6a:	d9cd      	bls.n	801bb08 <dhcp_recv+0x1a0>
 801bb6c:	4b30      	ldr	r3, [pc, #192]	; (801bc30 <dhcp_recv+0x2c8>)
 801bb6e:	f44f 62cf 	mov.w	r2, #1656	; 0x678
 801bb72:	4930      	ldr	r1, [pc, #192]	; (801bc34 <dhcp_recv+0x2cc>)
 801bb74:	4830      	ldr	r0, [pc, #192]	; (801bc38 <dhcp_recv+0x2d0>)
 801bb76:	f004 f847 	bl	801fc08 <iprintf>
 801bb7a:	e7c5      	b.n	801bb08 <dhcp_recv+0x1a0>
      offset++;
 801bb7c:	b28c      	uxth	r4, r1
    if (offset >= q->len) {
 801bb7e:	429c      	cmp	r4, r3
 801bb80:	f4ff af5b 	bcc.w	801ba3a <dhcp_recv+0xd2>
      offset = (u16_t)(offset - q->len);
 801bb84:	1ae4      	subs	r4, r4, r3
      offset_max = (u16_t)(offset_max - q->len);
 801bb86:	eba8 0803 	sub.w	r8, r8, r3
      offset = (u16_t)(offset - q->len);
 801bb8a:	b2a4      	uxth	r4, r4
      offset_max = (u16_t)(offset_max - q->len);
 801bb8c:	fa1f f888 	uxth.w	r8, r8
      if (offset < offset_max) {
 801bb90:	4544      	cmp	r4, r8
 801bb92:	f4bf af4a 	bcs.w	801ba2a <dhcp_recv+0xc2>
        q = q->next;
 801bb96:	683f      	ldr	r7, [r7, #0]
        LWIP_ERROR("next pbuf was null", q != NULL, return ERR_VAL;);
 801bb98:	2f00      	cmp	r7, #0
 801bb9a:	f000 81a7 	beq.w	801beec <dhcp_recv+0x584>
        options = (u8_t *)q->payload;
 801bb9e:	687b      	ldr	r3, [r7, #4]
 801bba0:	9301      	str	r3, [sp, #4]
 801bba2:	e74a      	b.n	801ba3a <dhcp_recv+0xd2>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801bba4:	2d04      	cmp	r5, #4
 801bba6:	f040 810f 	bne.w	801bdc8 <dhcp_recv+0x460>
      if (offset + len + 2 > 0xFFFF) {
 801bbaa:	f64f 73f9 	movw	r3, #65529	; 0xfff9
 801bbae:	429c      	cmp	r4, r3
 801bbb0:	f63f af3b 	bhi.w	801ba2a <dhcp_recv+0xc2>
      offset = (u16_t)(offset + len + 2);
 801bbb4:	3406      	adds	r4, #6
        decode_idx = DHCP_OPTION_IDX_T2;
 801bbb6:	f04f 0a05 	mov.w	sl, #5
      offset = (u16_t)(offset + len + 2);
 801bbba:	b2a4      	uxth	r4, r4
 801bbbc:	e79d      	b.n	801bafa <dhcp_recv+0x192>
      len = (q->next != NULL ? ((u8_t *)q->next->payload)[0] : 0);
 801bbbe:	2500      	movs	r5, #0
        LWIP_ERROR("len %% 4 == 0", len % 4 == 0, return ERR_VAL;);
 801bbc0:	07a9      	lsls	r1, r5, #30
 801bbc2:	f040 81b5 	bne.w	801bf30 <dhcp_recv+0x5c8>
        decode_len = LWIP_MIN(len, 4 * DNS_MAX_SERVERS);
 801bbc6:	2d08      	cmp	r5, #8
 801bbc8:	462a      	mov	r2, r5
 801bbca:	bf28      	it	cs
 801bbcc:	2208      	movcs	r2, #8
 801bbce:	b2d2      	uxtb	r2, r2
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
 801bbd0:	42aa      	cmp	r2, r5
 801bbd2:	f200 81a3 	bhi.w	801bf1c <dhcp_recv+0x5b4>
        decode_idx = DHCP_OPTION_IDX_DNS_SERVER;
 801bbd6:	f04f 0a08 	mov.w	sl, #8
      if (offset + len + 2 > 0xFFFF) {
 801bbda:	442c      	add	r4, r5
 801bbdc:	f64f 71fd 	movw	r1, #65533	; 0xfffd
 801bbe0:	428c      	cmp	r4, r1
 801bbe2:	f73f af22 	bgt.w	801ba2a <dhcp_recv+0xc2>
      offset = (u16_t)(offset + len + 2);
 801bbe6:	1974      	adds	r4, r6, r5
 801bbe8:	b2a4      	uxth	r4, r4
      if (decode_len > 0) {
 801bbea:	2a00      	cmp	r2, #0
 801bbec:	d0c7      	beq.n	801bb7e <dhcp_recv+0x216>
 801bbee:	4615      	mov	r5, r2
 801bbf0:	e783      	b.n	801bafa <dhcp_recv+0x192>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801bbf2:	2d04      	cmp	r5, #4
 801bbf4:	f040 80fc 	bne.w	801bdf0 <dhcp_recv+0x488>
      if (offset + len + 2 > 0xFFFF) {
 801bbf8:	f64f 73f9 	movw	r3, #65529	; 0xfff9
 801bbfc:	429c      	cmp	r4, r3
 801bbfe:	f63f af14 	bhi.w	801ba2a <dhcp_recv+0xc2>
      offset = (u16_t)(offset + len + 2);
 801bc02:	3406      	adds	r4, #6
        decode_idx = DHCP_OPTION_IDX_SERVER_ID;
 801bc04:	f04f 0a02 	mov.w	sl, #2
      offset = (u16_t)(offset + len + 2);
 801bc08:	b2a4      	uxth	r4, r4
 801bc0a:	e776      	b.n	801bafa <dhcp_recv+0x192>
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 801bc0c:	2d01      	cmp	r5, #1
 801bc0e:	f040 80f9 	bne.w	801be04 <dhcp_recv+0x49c>
      if (offset + len + 2 > 0xFFFF) {
 801bc12:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 801bc16:	4299      	cmp	r1, r3
 801bc18:	f43f af07 	beq.w	801ba2a <dhcp_recv+0xc2>
      offset = (u16_t)(offset + len + 2);
 801bc1c:	3403      	adds	r4, #3
        decode_idx = DHCP_OPTION_IDX_MSG_TYPE;
 801bc1e:	46aa      	mov	sl, r5
      offset = (u16_t)(offset + len + 2);
 801bc20:	b2a4      	uxth	r4, r4
 801bc22:	e76a      	b.n	801bafa <dhcp_recv+0x192>
 801bc24:	200268ac 	.word	0x200268ac
 801bc28:	200360cc 	.word	0x200360cc
 801bc2c:	200360d8 	.word	0x200360d8
 801bc30:	0803d4e0 	.word	0x0803d4e0
 801bc34:	0803d5e0 	.word	0x0803d5e0
 801bc38:	08024d0c 	.word	0x08024d0c
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801bc3c:	2d04      	cmp	r5, #4
 801bc3e:	f040 80cd 	bne.w	801bddc <dhcp_recv+0x474>
      if (offset + len + 2 > 0xFFFF) {
 801bc42:	f64f 73f9 	movw	r3, #65529	; 0xfff9
 801bc46:	429c      	cmp	r4, r3
 801bc48:	f63f aeef 	bhi.w	801ba2a <dhcp_recv+0xc2>
      offset = (u16_t)(offset + len + 2);
 801bc4c:	3406      	adds	r4, #6
        decode_idx = DHCP_OPTION_IDX_T1;
 801bc4e:	46aa      	mov	sl, r5
      offset = (u16_t)(offset + len + 2);
 801bc50:	b2a4      	uxth	r4, r4
 801bc52:	e752      	b.n	801bafa <dhcp_recv+0x192>
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 801bc54:	2d01      	cmp	r5, #1
 801bc56:	f040 80df 	bne.w	801be18 <dhcp_recv+0x4b0>
        LWIP_ERROR("overload in file/sname", options_idx == DHCP_OPTIONS_OFS, return ERR_VAL;);
 801bc5a:	9b03      	ldr	r3, [sp, #12]
 801bc5c:	2bf0      	cmp	r3, #240	; 0xf0
 801bc5e:	f040 8153 	bne.w	801bf08 <dhcp_recv+0x5a0>
      if (offset + len + 2 > 0xFFFF) {
 801bc62:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 801bc66:	4299      	cmp	r1, r3
 801bc68:	f43f aedf 	beq.w	801ba2a <dhcp_recv+0xc2>
      offset = (u16_t)(offset + len + 2);
 801bc6c:	3403      	adds	r4, #3
        decode_idx = DHCP_OPTION_IDX_OVERLOAD;
 801bc6e:	f04f 0a00 	mov.w	sl, #0
      offset = (u16_t)(offset + len + 2);
 801bc72:	b2a4      	uxth	r4, r4
 801bc74:	e741      	b.n	801bafa <dhcp_recv+0x192>
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
 801bc76:	2d03      	cmp	r5, #3
 801bc78:	f240 80e2 	bls.w	801be40 <dhcp_recv+0x4d8>
      if (offset + len + 2 > 0xFFFF) {
 801bc7c:	442c      	add	r4, r5
 801bc7e:	f64f 73fd 	movw	r3, #65533	; 0xfffd
 801bc82:	429c      	cmp	r4, r3
 801bc84:	f73f aed1 	bgt.w	801ba2a <dhcp_recv+0xc2>
      offset = (u16_t)(offset + len + 2);
 801bc88:	1974      	adds	r4, r6, r5
        decode_idx = DHCP_OPTION_IDX_ROUTER;
 801bc8a:	f04f 0a07 	mov.w	sl, #7
        decode_len = 4; /* only copy the first given router */
 801bc8e:	2504      	movs	r5, #4
      offset = (u16_t)(offset + len + 2);
 801bc90:	b2a4      	uxth	r4, r4
 801bc92:	e732      	b.n	801bafa <dhcp_recv+0x192>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801bc94:	2d04      	cmp	r5, #4
 801bc96:	f040 80c9 	bne.w	801be2c <dhcp_recv+0x4c4>
      if (offset + len + 2 > 0xFFFF) {
 801bc9a:	f64f 73f9 	movw	r3, #65529	; 0xfff9
 801bc9e:	429c      	cmp	r4, r3
 801bca0:	f63f aec3 	bhi.w	801ba2a <dhcp_recv+0xc2>
      offset = (u16_t)(offset + len + 2);
 801bca4:	3406      	adds	r4, #6
        decode_idx = DHCP_OPTION_IDX_LEASE_TIME;
 801bca6:	f04f 0a03 	mov.w	sl, #3
      offset = (u16_t)(offset + len + 2);
 801bcaa:	b2a4      	uxth	r4, r4
 801bcac:	e725      	b.n	801bafa <dhcp_recv+0x192>
      if (offset + len + 2 > 0xFFFF) {
 801bcae:	442c      	add	r4, r5
 801bcb0:	f64f 72fd 	movw	r2, #65533	; 0xfffd
 801bcb4:	4294      	cmp	r4, r2
 801bcb6:	f73f aeb8 	bgt.w	801ba2a <dhcp_recv+0xc2>
      offset = (u16_t)(offset + len + 2);
 801bcba:	1974      	adds	r4, r6, r5
 801bcbc:	b2a4      	uxth	r4, r4
 801bcbe:	e75e      	b.n	801bb7e <dhcp_recv+0x216>
      len = (q->next != NULL ? ((u8_t *)q->next->payload)[0] : 0);
 801bcc0:	6838      	ldr	r0, [r7, #0]
 801bcc2:	b110      	cbz	r0, 801bcca <dhcp_recv+0x362>
 801bcc4:	6840      	ldr	r0, [r0, #4]
 801bcc6:	7805      	ldrb	r5, [r0, #0]
 801bcc8:	e6cb      	b.n	801ba62 <dhcp_recv+0xfa>
    switch (op) {
 801bcca:	2a3b      	cmp	r2, #59	; 0x3b
 801bccc:	f200 80c2 	bhi.w	801be54 <dhcp_recv+0x4ec>
 801bcd0:	a001      	add	r0, pc, #4	; (adr r0, 801bcd8 <dhcp_recv+0x370>)
 801bcd2:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 801bcd6:	bf00      	nop
 801bcd8:	0801bb7d 	.word	0x0801bb7d
 801bcdc:	0801be5f 	.word	0x0801be5f
 801bce0:	0801be55 	.word	0x0801be55
 801bce4:	0801be41 	.word	0x0801be41
 801bce8:	0801be55 	.word	0x0801be55
 801bcec:	0801be55 	.word	0x0801be55
 801bcf0:	0801bbbf 	.word	0x0801bbbf
 801bcf4:	0801be55 	.word	0x0801be55
 801bcf8:	0801be55 	.word	0x0801be55
 801bcfc:	0801be55 	.word	0x0801be55
 801bd00:	0801be55 	.word	0x0801be55
 801bd04:	0801be55 	.word	0x0801be55
 801bd08:	0801be55 	.word	0x0801be55
 801bd0c:	0801be55 	.word	0x0801be55
 801bd10:	0801be55 	.word	0x0801be55
 801bd14:	0801be55 	.word	0x0801be55
 801bd18:	0801be55 	.word	0x0801be55
 801bd1c:	0801be55 	.word	0x0801be55
 801bd20:	0801be55 	.word	0x0801be55
 801bd24:	0801be55 	.word	0x0801be55
 801bd28:	0801be55 	.word	0x0801be55
 801bd2c:	0801be55 	.word	0x0801be55
 801bd30:	0801be55 	.word	0x0801be55
 801bd34:	0801be55 	.word	0x0801be55
 801bd38:	0801be55 	.word	0x0801be55
 801bd3c:	0801be55 	.word	0x0801be55
 801bd40:	0801be55 	.word	0x0801be55
 801bd44:	0801be55 	.word	0x0801be55
 801bd48:	0801be55 	.word	0x0801be55
 801bd4c:	0801be55 	.word	0x0801be55
 801bd50:	0801be55 	.word	0x0801be55
 801bd54:	0801be55 	.word	0x0801be55
 801bd58:	0801be55 	.word	0x0801be55
 801bd5c:	0801be55 	.word	0x0801be55
 801bd60:	0801be55 	.word	0x0801be55
 801bd64:	0801be55 	.word	0x0801be55
 801bd68:	0801be55 	.word	0x0801be55
 801bd6c:	0801be55 	.word	0x0801be55
 801bd70:	0801be55 	.word	0x0801be55
 801bd74:	0801be55 	.word	0x0801be55
 801bd78:	0801be55 	.word	0x0801be55
 801bd7c:	0801be55 	.word	0x0801be55
 801bd80:	0801be55 	.word	0x0801be55
 801bd84:	0801be55 	.word	0x0801be55
 801bd88:	0801be55 	.word	0x0801be55
 801bd8c:	0801be55 	.word	0x0801be55
 801bd90:	0801be55 	.word	0x0801be55
 801bd94:	0801be55 	.word	0x0801be55
 801bd98:	0801be55 	.word	0x0801be55
 801bd9c:	0801be55 	.word	0x0801be55
 801bda0:	0801be55 	.word	0x0801be55
 801bda4:	0801be2d 	.word	0x0801be2d
 801bda8:	0801be19 	.word	0x0801be19
 801bdac:	0801be05 	.word	0x0801be05
 801bdb0:	0801bdf1 	.word	0x0801bdf1
 801bdb4:	0801be55 	.word	0x0801be55
 801bdb8:	0801be55 	.word	0x0801be55
 801bdbc:	0801be55 	.word	0x0801be55
 801bdc0:	0801bddd 	.word	0x0801bddd
 801bdc4:	0801bdc9 	.word	0x0801bdc9
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801bdc8:	4b96      	ldr	r3, [pc, #600]	; (801c024 <dhcp_recv+0x6bc>)
 801bdca:	f240 6261 	movw	r2, #1633	; 0x661
 801bdce:	4996      	ldr	r1, [pc, #600]	; (801c028 <dhcp_recv+0x6c0>)
 801bdd0:	4896      	ldr	r0, [pc, #600]	; (801c02c <dhcp_recv+0x6c4>)
 801bdd2:	f8dd b008 	ldr.w	fp, [sp, #8]
 801bdd6:	f003 ff17 	bl	801fc08 <iprintf>
 801bdda:	e5db      	b.n	801b994 <dhcp_recv+0x2c>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801bddc:	4b91      	ldr	r3, [pc, #580]	; (801c024 <dhcp_recv+0x6bc>)
 801bdde:	f240 625d 	movw	r2, #1629	; 0x65d
 801bde2:	4991      	ldr	r1, [pc, #580]	; (801c028 <dhcp_recv+0x6c0>)
 801bde4:	4891      	ldr	r0, [pc, #580]	; (801c02c <dhcp_recv+0x6c4>)
 801bde6:	f8dd b008 	ldr.w	fp, [sp, #8]
 801bdea:	f003 ff0d 	bl	801fc08 <iprintf>
 801bdee:	e5d1      	b.n	801b994 <dhcp_recv+0x2c>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801bdf0:	4b8c      	ldr	r3, [pc, #560]	; (801c024 <dhcp_recv+0x6bc>)
 801bdf2:	f240 6259 	movw	r2, #1625	; 0x659
 801bdf6:	498c      	ldr	r1, [pc, #560]	; (801c028 <dhcp_recv+0x6c0>)
 801bdf8:	488c      	ldr	r0, [pc, #560]	; (801c02c <dhcp_recv+0x6c4>)
 801bdfa:	f8dd b008 	ldr.w	fp, [sp, #8]
 801bdfe:	f003 ff03 	bl	801fc08 <iprintf>
 801be02:	e5c7      	b.n	801b994 <dhcp_recv+0x2c>
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 801be04:	4b87      	ldr	r3, [pc, #540]	; (801c024 <dhcp_recv+0x6bc>)
 801be06:	f240 6255 	movw	r2, #1621	; 0x655
 801be0a:	4989      	ldr	r1, [pc, #548]	; (801c030 <dhcp_recv+0x6c8>)
 801be0c:	4887      	ldr	r0, [pc, #540]	; (801c02c <dhcp_recv+0x6c4>)
 801be0e:	f8dd b008 	ldr.w	fp, [sp, #8]
 801be12:	f003 fef9 	bl	801fc08 <iprintf>
 801be16:	e5bd      	b.n	801b994 <dhcp_recv+0x2c>
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 801be18:	4b82      	ldr	r3, [pc, #520]	; (801c024 <dhcp_recv+0x6bc>)
 801be1a:	f240 624f 	movw	r2, #1615	; 0x64f
 801be1e:	4984      	ldr	r1, [pc, #528]	; (801c030 <dhcp_recv+0x6c8>)
 801be20:	4882      	ldr	r0, [pc, #520]	; (801c02c <dhcp_recv+0x6c4>)
 801be22:	f8dd b008 	ldr.w	fp, [sp, #8]
 801be26:	f003 feef 	bl	801fc08 <iprintf>
 801be2a:	e5b3      	b.n	801b994 <dhcp_recv+0x2c>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801be2c:	4b7d      	ldr	r3, [pc, #500]	; (801c024 <dhcp_recv+0x6bc>)
 801be2e:	f240 6241 	movw	r2, #1601	; 0x641
 801be32:	497d      	ldr	r1, [pc, #500]	; (801c028 <dhcp_recv+0x6c0>)
 801be34:	487d      	ldr	r0, [pc, #500]	; (801c02c <dhcp_recv+0x6c4>)
 801be36:	f8dd b008 	ldr.w	fp, [sp, #8]
 801be3a:	f003 fee5 	bl	801fc08 <iprintf>
 801be3e:	e5a9      	b.n	801b994 <dhcp_recv+0x2c>
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
 801be40:	4b78      	ldr	r3, [pc, #480]	; (801c024 <dhcp_recv+0x6bc>)
 801be42:	f240 6233 	movw	r2, #1587	; 0x633
 801be46:	497b      	ldr	r1, [pc, #492]	; (801c034 <dhcp_recv+0x6cc>)
 801be48:	4878      	ldr	r0, [pc, #480]	; (801c02c <dhcp_recv+0x6c4>)
 801be4a:	f8dd b008 	ldr.w	fp, [sp, #8]
 801be4e:	f003 fedb 	bl	801fc08 <iprintf>
 801be52:	e59f      	b.n	801b994 <dhcp_recv+0x2c>
        decode_len = 0;
 801be54:	2200      	movs	r2, #0
    int decode_idx = -1;
 801be56:	f04f 3aff 	mov.w	sl, #4294967295
      len = (q->next != NULL ? ((u8_t *)q->next->payload)[0] : 0);
 801be5a:	4615      	mov	r5, r2
 801be5c:	e6bd      	b.n	801bbda <dhcp_recv+0x272>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801be5e:	4b71      	ldr	r3, [pc, #452]	; (801c024 <dhcp_recv+0x6bc>)
 801be60:	f240 622e 	movw	r2, #1582	; 0x62e
 801be64:	4970      	ldr	r1, [pc, #448]	; (801c028 <dhcp_recv+0x6c0>)
 801be66:	4871      	ldr	r0, [pc, #452]	; (801c02c <dhcp_recv+0x6c4>)
 801be68:	f8dd b008 	ldr.w	fp, [sp, #8]
 801be6c:	f003 fecc 	bl	801fc08 <iprintf>
 801be70:	e590      	b.n	801b994 <dhcp_recv+0x2c>
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_OVERLOAD)) {
 801be72:	4b71      	ldr	r3, [pc, #452]	; (801c038 <dhcp_recv+0x6d0>)
 801be74:	781b      	ldrb	r3, [r3, #0]
 801be76:	b153      	cbz	r3, 801be8e <dhcp_recv+0x526>
    u32_t overload = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 801be78:	4b70      	ldr	r3, [pc, #448]	; (801c03c <dhcp_recv+0x6d4>)
    dhcp_clear_option(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 801be7a:	2200      	movs	r2, #0
 801be7c:	496e      	ldr	r1, [pc, #440]	; (801c038 <dhcp_recv+0x6d0>)
    u32_t overload = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 801be7e:	681b      	ldr	r3, [r3, #0]
    dhcp_clear_option(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 801be80:	700a      	strb	r2, [r1, #0]
    if (overload == DHCP_OVERLOAD_FILE) {
 801be82:	2b01      	cmp	r3, #1
 801be84:	d02d      	beq.n	801bee2 <dhcp_recv+0x57a>
    } else if (overload == DHCP_OVERLOAD_SNAME) {
 801be86:	2b02      	cmp	r3, #2
 801be88:	d004      	beq.n	801be94 <dhcp_recv+0x52c>
    } else if (overload == DHCP_OVERLOAD_SNAME_FILE) {
 801be8a:	2b03      	cmp	r3, #3
 801be8c:	d027      	beq.n	801bede <dhcp_recv+0x576>
  } else if (parse_sname_as_options) {
 801be8e:	9b04      	ldr	r3, [sp, #16]
 801be90:	2b00      	cmp	r3, #0
 801be92:	d057      	beq.n	801bf44 <dhcp_recv+0x5dc>
    parse_sname_as_options = 0;
 801be94:	2300      	movs	r3, #0
    options_idx_max = DHCP_SNAME_OFS + DHCP_SNAME_LEN;
 801be96:	f04f 086c 	mov.w	r8, #108	; 0x6c
    parse_sname_as_options = 0;
 801be9a:	9304      	str	r3, [sp, #16]
    options_idx = DHCP_SNAME_OFS;
 801be9c:	232c      	movs	r3, #44	; 0x2c
 801be9e:	9303      	str	r3, [sp, #12]
 801bea0:	9b02      	ldr	r3, [sp, #8]
 801bea2:	895b      	ldrh	r3, [r3, #10]
 801bea4:	e5b0      	b.n	801ba08 <dhcp_recv+0xa0>
 801bea6:	9c05      	ldr	r4, [sp, #20]
 801bea8:	897b      	ldrh	r3, [r7, #10]
 801beaa:	e668      	b.n	801bb7e <dhcp_recv+0x216>
 801beac:	9c05      	ldr	r4, [sp, #20]
          } else if (decode_len == 4) {
 801beae:	d027      	beq.n	801bf00 <dhcp_recv+0x598>
            LWIP_ERROR("invalid decode_len", decode_len == 1, return ERR_VAL;);
 801beb0:	2d01      	cmp	r5, #1
 801beb2:	f040 80ad 	bne.w	801c010 <dhcp_recv+0x6a8>
            value = ((u8_t *)&value)[0];
 801beb6:	f89d 0024 	ldrb.w	r0, [sp, #36]	; 0x24
          dhcp_set_option_value(dhcp, decode_idx, value);
 801beba:	4a60      	ldr	r2, [pc, #384]	; (801c03c <dhcp_recv+0x6d4>)
          dhcp_got_option(dhcp, decode_idx);
 801bebc:	2301      	movs	r3, #1
          dhcp_set_option_value(dhcp, decode_idx, value);
 801bebe:	f842 002a 	str.w	r0, [r2, sl, lsl #2]
          dhcp_got_option(dhcp, decode_idx);
 801bec2:	4a5d      	ldr	r2, [pc, #372]	; (801c038 <dhcp_recv+0x6d0>)
 801bec4:	f802 300a 	strb.w	r3, [r2, sl]
 801bec8:	e7ee      	b.n	801bea8 <dhcp_recv+0x540>
            LWIP_ERROR("decode_len %% 4 == 0", decode_len % 4 == 0, return ERR_VAL;);
 801beca:	4b56      	ldr	r3, [pc, #344]	; (801c024 <dhcp_recv+0x6bc>)
 801becc:	f240 6281 	movw	r2, #1665	; 0x681
 801bed0:	495b      	ldr	r1, [pc, #364]	; (801c040 <dhcp_recv+0x6d8>)
 801bed2:	4856      	ldr	r0, [pc, #344]	; (801c02c <dhcp_recv+0x6c4>)
 801bed4:	f8dd b008 	ldr.w	fp, [sp, #8]
 801bed8:	f003 fe96 	bl	801fc08 <iprintf>
 801bedc:	e55a      	b.n	801b994 <dhcp_recv+0x2c>
      parse_sname_as_options = 1;
 801bede:	2301      	movs	r3, #1
 801bee0:	9304      	str	r3, [sp, #16]
    options_idx = DHCP_FILE_OFS;
 801bee2:	236c      	movs	r3, #108	; 0x6c
    options_idx_max = DHCP_FILE_OFS + DHCP_FILE_LEN;
 801bee4:	f04f 08ec 	mov.w	r8, #236	; 0xec
    options_idx = DHCP_FILE_OFS;
 801bee8:	9303      	str	r3, [sp, #12]
 801beea:	e7d9      	b.n	801bea0 <dhcp_recv+0x538>
        LWIP_ERROR("next pbuf was null", q != NULL, return ERR_VAL;);
 801beec:	4b4d      	ldr	r3, [pc, #308]	; (801c024 <dhcp_recv+0x6bc>)
 801beee:	f240 629d 	movw	r2, #1693	; 0x69d
 801bef2:	4954      	ldr	r1, [pc, #336]	; (801c044 <dhcp_recv+0x6dc>)
 801bef4:	484d      	ldr	r0, [pc, #308]	; (801c02c <dhcp_recv+0x6c4>)
 801bef6:	f8dd b008 	ldr.w	fp, [sp, #8]
 801befa:	f003 fe85 	bl	801fc08 <iprintf>
 801befe:	e549      	b.n	801b994 <dhcp_recv+0x2c>
            value = lwip_ntohl(value);
 801bf00:	9809      	ldr	r0, [sp, #36]	; 0x24
 801bf02:	f7f7 febf 	bl	8013c84 <lwip_htonl>
 801bf06:	e7d8      	b.n	801beba <dhcp_recv+0x552>
        LWIP_ERROR("overload in file/sname", options_idx == DHCP_OPTIONS_OFS, return ERR_VAL;);
 801bf08:	4b46      	ldr	r3, [pc, #280]	; (801c024 <dhcp_recv+0x6bc>)
 801bf0a:	f240 6251 	movw	r2, #1617	; 0x651
 801bf0e:	494e      	ldr	r1, [pc, #312]	; (801c048 <dhcp_recv+0x6e0>)
 801bf10:	4846      	ldr	r0, [pc, #280]	; (801c02c <dhcp_recv+0x6c4>)
 801bf12:	f8dd b008 	ldr.w	fp, [sp, #8]
 801bf16:	f003 fe77 	bl	801fc08 <iprintf>
 801bf1a:	e53b      	b.n	801b994 <dhcp_recv+0x2c>
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
 801bf1c:	4b41      	ldr	r3, [pc, #260]	; (801c024 <dhcp_recv+0x6bc>)
 801bf1e:	f240 623c 	movw	r2, #1596	; 0x63c
 801bf22:	4944      	ldr	r1, [pc, #272]	; (801c034 <dhcp_recv+0x6cc>)
 801bf24:	4841      	ldr	r0, [pc, #260]	; (801c02c <dhcp_recv+0x6c4>)
 801bf26:	f8dd b008 	ldr.w	fp, [sp, #8]
 801bf2a:	f003 fe6d 	bl	801fc08 <iprintf>
 801bf2e:	e531      	b.n	801b994 <dhcp_recv+0x2c>
        LWIP_ERROR("len %% 4 == 0", len % 4 == 0, return ERR_VAL;);
 801bf30:	4b3c      	ldr	r3, [pc, #240]	; (801c024 <dhcp_recv+0x6bc>)
 801bf32:	f240 6239 	movw	r2, #1593	; 0x639
 801bf36:	4945      	ldr	r1, [pc, #276]	; (801c04c <dhcp_recv+0x6e4>)
 801bf38:	483c      	ldr	r0, [pc, #240]	; (801c02c <dhcp_recv+0x6c4>)
 801bf3a:	f8dd b008 	ldr.w	fp, [sp, #8]
 801bf3e:	f003 fe63 	bl	801fc08 <iprintf>
 801bf42:	e527      	b.n	801b994 <dhcp_recv+0x2c>
  if (!dhcp_option_given(dhcp, DHCP_OPTION_IDX_MSG_TYPE)) {
 801bf44:	4b3c      	ldr	r3, [pc, #240]	; (801c038 <dhcp_recv+0x6d0>)
 801bf46:	f8dd b008 	ldr.w	fp, [sp, #8]
 801bf4a:	785b      	ldrb	r3, [r3, #1]
 801bf4c:	e9dd a906 	ldrd	sl, r9, [sp, #24]
 801bf50:	2b00      	cmp	r3, #0
 801bf52:	f43f ad1f 	beq.w	801b994 <dhcp_recv+0x2c>
  msg_type = (u8_t)dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_MSG_TYPE);
 801bf56:	4a39      	ldr	r2, [pc, #228]	; (801c03c <dhcp_recv+0x6d4>)
  msg_in = (struct dhcp_msg *)p->payload;
 801bf58:	f8db 4004 	ldr.w	r4, [fp, #4]
  msg_type = (u8_t)dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_MSG_TYPE);
 801bf5c:	7913      	ldrb	r3, [r2, #4]
  if (msg_type == DHCP_ACK) {
 801bf5e:	2b05      	cmp	r3, #5
 801bf60:	d01c      	beq.n	801bf9c <dhcp_recv+0x634>
  else if ((msg_type == DHCP_NAK) &&
 801bf62:	2b06      	cmp	r3, #6
 801bf64:	d02b      	beq.n	801bfbe <dhcp_recv+0x656>
  else if ((msg_type == DHCP_OFFER) && (dhcp->state == DHCP_STATE_SELECTING)) {
 801bf66:	2b02      	cmp	r3, #2
 801bf68:	f47f ad14 	bne.w	801b994 <dhcp_recv+0x2c>
 801bf6c:	f899 3005 	ldrb.w	r3, [r9, #5]
 801bf70:	2b06      	cmp	r3, #6
 801bf72:	f47f ad0f 	bne.w	801b994 <dhcp_recv+0x2c>
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SERVER_ID)) {
 801bf76:	4b30      	ldr	r3, [pc, #192]	; (801c038 <dhcp_recv+0x6d0>)
 801bf78:	789b      	ldrb	r3, [r3, #2]
 801bf7a:	2b00      	cmp	r3, #0
 801bf7c:	f43f ad0a 	beq.w	801b994 <dhcp_recv+0x2c>
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801bf80:	f8da 5028 	ldr.w	r5, [sl, #40]	; 0x28
    dhcp->request_timeout = 0; /* stop timer */
 801bf84:	9b04      	ldr	r3, [sp, #16]
    ip_addr_set_ip4_u32(&dhcp->server_ip_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SERVER_ID)));
 801bf86:	6890      	ldr	r0, [r2, #8]
    dhcp->request_timeout = 0; /* stop timer */
 801bf88:	812b      	strh	r3, [r5, #8]
    ip_addr_set_ip4_u32(&dhcp->server_ip_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SERVER_ID)));
 801bf8a:	f7f7 fe7b 	bl	8013c84 <lwip_htonl>
 801bf8e:	61a8      	str	r0, [r5, #24]
    ip4_addr_copy(dhcp->offered_ip_addr, msg_in->yiaddr);
 801bf90:	6923      	ldr	r3, [r4, #16]
    dhcp_select(netif);
 801bf92:	4650      	mov	r0, sl
    ip4_addr_copy(dhcp->offered_ip_addr, msg_in->yiaddr);
 801bf94:	61eb      	str	r3, [r5, #28]
    dhcp_select(netif);
 801bf96:	f7ff fa1f 	bl	801b3d8 <dhcp_select>
 801bf9a:	e4fb      	b.n	801b994 <dhcp_recv+0x2c>
    if (dhcp->state == DHCP_STATE_REQUESTING) {
 801bf9c:	f899 3005 	ldrb.w	r3, [r9, #5]
 801bfa0:	2b01      	cmp	r3, #1
 801bfa2:	d028      	beq.n	801bff6 <dhcp_recv+0x68e>
    else if ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REBINDING) ||
 801bfa4:	3b03      	subs	r3, #3
 801bfa6:	2b02      	cmp	r3, #2
 801bfa8:	f63f acf4 	bhi.w	801b994 <dhcp_recv+0x2c>
      dhcp_handle_ack(netif, msg_in);
 801bfac:	f8da 0028 	ldr.w	r0, [sl, #40]	; 0x28
 801bfb0:	4621      	mov	r1, r4
 801bfb2:	f7ff fc87 	bl	801b8c4 <dhcp_handle_ack.isra.2>
      dhcp_bind(netif);
 801bfb6:	4650      	mov	r0, sl
 801bfb8:	f7ff fb84 	bl	801b6c4 <dhcp_bind>
 801bfbc:	e4ea      	b.n	801b994 <dhcp_recv+0x2c>
           ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REQUESTING) ||
 801bfbe:	f899 3005 	ldrb.w	r3, [r9, #5]
 801bfc2:	1eda      	subs	r2, r3, #3
            (dhcp->state == DHCP_STATE_REBINDING) || (dhcp->state == DHCP_STATE_RENEWING  ))) {
 801bfc4:	2a02      	cmp	r2, #2
 801bfc6:	d902      	bls.n	801bfce <dhcp_recv+0x666>
 801bfc8:	2b01      	cmp	r3, #1
 801bfca:	f47f ace3 	bne.w	801b994 <dhcp_recv+0x2c>
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801bfce:	f8da 3028 	ldr.w	r3, [sl, #40]	; 0x28
  if (new_state != dhcp->state) {
 801bfd2:	795a      	ldrb	r2, [r3, #5]
 801bfd4:	2a0c      	cmp	r2, #12
 801bfd6:	d004      	beq.n	801bfe2 <dhcp_recv+0x67a>
    dhcp->tries = 0;
 801bfd8:	2200      	movs	r2, #0
    dhcp->state = new_state;
 801bfda:	210c      	movs	r1, #12
    dhcp->tries = 0;
 801bfdc:	719a      	strb	r2, [r3, #6]
    dhcp->state = new_state;
 801bfde:	7159      	strb	r1, [r3, #5]
    dhcp->request_timeout = 0;
 801bfe0:	811a      	strh	r2, [r3, #8]
  netif_set_addr(netif, IP4_ADDR_ANY4, IP4_ADDR_ANY4, IP4_ADDR_ANY4);
 801bfe2:	4b1b      	ldr	r3, [pc, #108]	; (801c050 <dhcp_recv+0x6e8>)
 801bfe4:	4650      	mov	r0, sl
 801bfe6:	461a      	mov	r2, r3
 801bfe8:	4619      	mov	r1, r3
 801bfea:	f7f9 fa63 	bl	80154b4 <netif_set_addr>
  dhcp_discover(netif);
 801bfee:	4650      	mov	r0, sl
 801bff0:	f7ff fac2 	bl	801b578 <dhcp_discover>
 801bff4:	e4ce      	b.n	801b994 <dhcp_recv+0x2c>
      dhcp_handle_ack(netif, msg_in);
 801bff6:	f8da 0028 	ldr.w	r0, [sl, #40]	; 0x28
 801bffa:	4621      	mov	r1, r4
 801bffc:	f7ff fc62 	bl	801b8c4 <dhcp_handle_ack.isra.2>
      if ((netif->flags & NETIF_FLAG_ETHARP) != 0) {
 801c000:	f89a 3035 	ldrb.w	r3, [sl, #53]	; 0x35
        dhcp_check(netif);
 801c004:	4650      	mov	r0, sl
      if ((netif->flags & NETIF_FLAG_ETHARP) != 0) {
 801c006:	071b      	lsls	r3, r3, #28
 801c008:	d5d6      	bpl.n	801bfb8 <dhcp_recv+0x650>
        dhcp_check(netif);
 801c00a:	f7ff fb43 	bl	801b694 <dhcp_check>
 801c00e:	e4c1      	b.n	801b994 <dhcp_recv+0x2c>
            LWIP_ERROR("invalid decode_len", decode_len == 1, return ERR_VAL;);
 801c010:	4b04      	ldr	r3, [pc, #16]	; (801c024 <dhcp_recv+0x6bc>)
 801c012:	f44f 62d2 	mov.w	r2, #1680	; 0x690
 801c016:	490f      	ldr	r1, [pc, #60]	; (801c054 <dhcp_recv+0x6ec>)
 801c018:	4804      	ldr	r0, [pc, #16]	; (801c02c <dhcp_recv+0x6c4>)
 801c01a:	f8dd b008 	ldr.w	fp, [sp, #8]
 801c01e:	f003 fdf3 	bl	801fc08 <iprintf>
 801c022:	e4b7      	b.n	801b994 <dhcp_recv+0x2c>
 801c024:	0803d4e0 	.word	0x0803d4e0
 801c028:	0803d58c 	.word	0x0803d58c
 801c02c:	08024d0c 	.word	0x08024d0c
 801c030:	0803d5bc 	.word	0x0803d5bc
 801c034:	0803d598 	.word	0x0803d598
 801c038:	200360cc 	.word	0x200360cc
 801c03c:	200360d8 	.word	0x200360d8
 801c040:	0803d5f4 	.word	0x0803d5f4
 801c044:	0803d620 	.word	0x0803d620
 801c048:	0803d5c8 	.word	0x0803d5c8
 801c04c:	0803d5ac 	.word	0x0803d5ac
 801c050:	0803d9fc 	.word	0x0803d9fc
 801c054:	0803d60c 	.word	0x0803d60c

0801c058 <dhcp_network_changed>:
{
 801c058:	b538      	push	{r3, r4, r5, lr}
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801c05a:	6a84      	ldr	r4, [r0, #40]	; 0x28
  if (!dhcp) {
 801c05c:	b154      	cbz	r4, 801c074 <dhcp_network_changed+0x1c>
  switch (dhcp->state) {
 801c05e:	7963      	ldrb	r3, [r4, #5]
 801c060:	2b0a      	cmp	r3, #10
 801c062:	d80e      	bhi.n	801c082 <dhcp_network_changed+0x2a>
 801c064:	e8df f003 	tbb	[pc, r3]
 801c068:	070d0d06 	.word	0x070d0d06
 801c06c:	0d0d0707 	.word	0x0d0d0707
 801c070:	0d0d      	.short	0x0d0d
 801c072:	07          	.byte	0x07
 801c073:	00          	.byte	0x00
}
 801c074:	bd38      	pop	{r3, r4, r5, pc}
      dhcp->tries = 0;
 801c076:	2300      	movs	r3, #0
 801c078:	71a3      	strb	r3, [r4, #6]
}
 801c07a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      dhcp_reboot(netif);
 801c07e:	f7ff b909 	b.w	801b294 <dhcp_reboot>
      LWIP_ASSERT("invalid dhcp->state", dhcp->state <= DHCP_STATE_BACKING_OFF);
 801c082:	2b0c      	cmp	r3, #12
 801c084:	4605      	mov	r5, r0
 801c086:	d806      	bhi.n	801c096 <dhcp_network_changed+0x3e>
      dhcp->tries = 0;
 801c088:	2300      	movs	r3, #0
      dhcp_discover(netif);
 801c08a:	4628      	mov	r0, r5
      dhcp->tries = 0;
 801c08c:	71a3      	strb	r3, [r4, #6]
}
 801c08e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      dhcp_discover(netif);
 801c092:	f7ff ba71 	b.w	801b578 <dhcp_discover>
      LWIP_ASSERT("invalid dhcp->state", dhcp->state <= DHCP_STATE_BACKING_OFF);
 801c096:	4b04      	ldr	r3, [pc, #16]	; (801c0a8 <dhcp_network_changed+0x50>)
 801c098:	f240 326d 	movw	r2, #877	; 0x36d
 801c09c:	4903      	ldr	r1, [pc, #12]	; (801c0ac <dhcp_network_changed+0x54>)
 801c09e:	4804      	ldr	r0, [pc, #16]	; (801c0b0 <dhcp_network_changed+0x58>)
 801c0a0:	f003 fdb2 	bl	801fc08 <iprintf>
 801c0a4:	e7f0      	b.n	801c088 <dhcp_network_changed+0x30>
 801c0a6:	bf00      	nop
 801c0a8:	0803d4e0 	.word	0x0803d4e0
 801c0ac:	0803d44c 	.word	0x0803d44c
 801c0b0:	08024d0c 	.word	0x08024d0c

0801c0b4 <dhcp_arp_reply>:
{
 801c0b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c0b8:	b084      	sub	sp, #16
  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801c0ba:	2800      	cmp	r0, #0
 801c0bc:	d048      	beq.n	801c150 <dhcp_arp_reply+0x9c>
  dhcp = netif_dhcp_data(netif);
 801c0be:	6a84      	ldr	r4, [r0, #40]	; 0x28
 801c0c0:	4605      	mov	r5, r0
  if ((dhcp != NULL) && (dhcp->state == DHCP_STATE_CHECKING)) {
 801c0c2:	b114      	cbz	r4, 801c0ca <dhcp_arp_reply+0x16>
 801c0c4:	7963      	ldrb	r3, [r4, #5]
 801c0c6:	2b08      	cmp	r3, #8
 801c0c8:	d002      	beq.n	801c0d0 <dhcp_arp_reply+0x1c>
}
 801c0ca:	b004      	add	sp, #16
 801c0cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (ip4_addr_cmp(addr, &dhcp->offered_ip_addr)) {
 801c0d0:	680a      	ldr	r2, [r1, #0]
 801c0d2:	69e3      	ldr	r3, [r4, #28]
 801c0d4:	429a      	cmp	r2, r3
 801c0d6:	d1f8      	bne.n	801c0ca <dhcp_arp_reply+0x16>
    dhcp->tries = 0;
 801c0d8:	2600      	movs	r6, #0
    dhcp->state = new_state;
 801c0da:	210c      	movs	r1, #12
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DECLINE, &options_out_len);
 801c0dc:	f10d 030e 	add.w	r3, sp, #14
 801c0e0:	2204      	movs	r2, #4
    dhcp->state = new_state;
 801c0e2:	7161      	strb	r1, [r4, #5]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DECLINE, &options_out_len);
 801c0e4:	4621      	mov	r1, r4
    dhcp->tries = 0;
 801c0e6:	71a6      	strb	r6, [r4, #6]
    dhcp->request_timeout = 0;
 801c0e8:	8126      	strh	r6, [r4, #8]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DECLINE, &options_out_len);
 801c0ea:	f7ff f809 	bl	801b100 <dhcp_create_msg>
  if (p_out != NULL) {
 801c0ee:	4606      	mov	r6, r0
 801c0f0:	b330      	cbz	r0, 801c140 <dhcp_arp_reply+0x8c>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 801c0f2:	6847      	ldr	r7, [r0, #4]
 801c0f4:	2304      	movs	r3, #4
 801c0f6:	2232      	movs	r2, #50	; 0x32
 801c0f8:	f8bd 000e 	ldrh.w	r0, [sp, #14]
 801c0fc:	37f0      	adds	r7, #240	; 0xf0
 801c0fe:	4639      	mov	r1, r7
 801c100:	f7fe ffbc 	bl	801b07c <dhcp_option>
 801c104:	4680      	mov	r8, r0
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801c106:	69e0      	ldr	r0, [r4, #28]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 801c108:	f8ad 800e 	strh.w	r8, [sp, #14]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801c10c:	f7f7 fdba 	bl	8013c84 <lwip_htonl>
 801c110:	4639      	mov	r1, r7
 801c112:	4602      	mov	r2, r0
 801c114:	4640      	mov	r0, r8
 801c116:	f7fe ffcf 	bl	801b0b8 <dhcp_option_long>
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801c11a:	4639      	mov	r1, r7
 801c11c:	4632      	mov	r2, r6
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801c11e:	f8ad 000e 	strh.w	r0, [sp, #14]
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801c122:	f7ff f89b 	bl	801b25c <dhcp_option_trailer>
    result = udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 801c126:	490f      	ldr	r1, [pc, #60]	; (801c164 <dhcp_arp_reply+0xb0>)
 801c128:	4a0f      	ldr	r2, [pc, #60]	; (801c168 <dhcp_arp_reply+0xb4>)
 801c12a:	2343      	movs	r3, #67	; 0x43
 801c12c:	6808      	ldr	r0, [r1, #0]
 801c12e:	4631      	mov	r1, r6
 801c130:	e9cd 5200 	strd	r5, r2, [sp]
 801c134:	4a0d      	ldr	r2, [pc, #52]	; (801c16c <dhcp_arp_reply+0xb8>)
 801c136:	f7fe fd73 	bl	801ac20 <udp_sendto_if_src>
    pbuf_free(p_out);
 801c13a:	4630      	mov	r0, r6
 801c13c:	f7f9 fc0c 	bl	8015958 <pbuf_free>
  if (dhcp->tries < 255) {
 801c140:	79a3      	ldrb	r3, [r4, #6]
 801c142:	2bff      	cmp	r3, #255	; 0xff
 801c144:	d001      	beq.n	801c14a <dhcp_arp_reply+0x96>
    dhcp->tries++;
 801c146:	3301      	adds	r3, #1
 801c148:	71a3      	strb	r3, [r4, #6]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801c14a:	2314      	movs	r3, #20
 801c14c:	8123      	strh	r3, [r4, #8]
 801c14e:	e7bc      	b.n	801c0ca <dhcp_arp_reply+0x16>
  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801c150:	4b07      	ldr	r3, [pc, #28]	; (801c170 <dhcp_arp_reply+0xbc>)
 801c152:	f240 328b 	movw	r2, #907	; 0x38b
 801c156:	4907      	ldr	r1, [pc, #28]	; (801c174 <dhcp_arp_reply+0xc0>)
 801c158:	4807      	ldr	r0, [pc, #28]	; (801c178 <dhcp_arp_reply+0xc4>)
 801c15a:	f003 fd55 	bl	801fc08 <iprintf>
}
 801c15e:	b004      	add	sp, #16
 801c160:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801c164:	20022330 	.word	0x20022330
 801c168:	0803d9fc 	.word	0x0803d9fc
 801c16c:	0803da00 	.word	0x0803da00
 801c170:	0803d4e0 	.word	0x0803d4e0
 801c174:	08024cfc 	.word	0x08024cfc
 801c178:	08024d0c 	.word	0x08024d0c

0801c17c <dhcp_renew>:
{
 801c17c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801c180:	6a86      	ldr	r6, [r0, #40]	; 0x28
{
 801c182:	b085      	sub	sp, #20
 801c184:	4683      	mov	fp, r0
  if (new_state != dhcp->state) {
 801c186:	7973      	ldrb	r3, [r6, #5]
 801c188:	2b05      	cmp	r3, #5
 801c18a:	d004      	beq.n	801c196 <dhcp_renew+0x1a>
    dhcp->tries = 0;
 801c18c:	2300      	movs	r3, #0
    dhcp->state = new_state;
 801c18e:	2205      	movs	r2, #5
    dhcp->tries = 0;
 801c190:	71b3      	strb	r3, [r6, #6]
    dhcp->state = new_state;
 801c192:	7172      	strb	r2, [r6, #5]
    dhcp->request_timeout = 0;
 801c194:	8133      	strh	r3, [r6, #8]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 801c196:	f10d 030e 	add.w	r3, sp, #14
 801c19a:	2203      	movs	r2, #3
 801c19c:	4631      	mov	r1, r6
 801c19e:	4658      	mov	r0, fp
 801c1a0:	f7fe ffae 	bl	801b100 <dhcp_create_msg>
  if (p_out != NULL) {
 801c1a4:	4682      	mov	sl, r0
 801c1a6:	2800      	cmp	r0, #0
 801c1a8:	d067      	beq.n	801c27a <dhcp_renew+0xfe>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801c1aa:	6845      	ldr	r5, [r0, #4]
 801c1ac:	2302      	movs	r3, #2
 801c1ae:	2239      	movs	r2, #57	; 0x39
 801c1b0:	f8bd 000e 	ldrh.w	r0, [sp, #14]
 801c1b4:	35f0      	adds	r5, #240	; 0xf0
 801c1b6:	f8df 90dc 	ldr.w	r9, [pc, #220]	; 801c294 <dhcp_renew+0x118>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801c1ba:	f04f 0801 	mov.w	r8, #1
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801c1be:	4629      	mov	r1, r5
 801c1c0:	f7fe ff5c 	bl	801b07c <dhcp_option>
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801c1c4:	4629      	mov	r1, r5
 801c1c6:	f8bb 202c 	ldrh.w	r2, [fp, #44]	; 0x2c
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801c1ca:	f8ad 000e 	strh.w	r0, [sp, #14]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801c1ce:	f7fe ff39 	bl	801b044 <dhcp_option_short>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801c1d2:	4629      	mov	r1, r5
 801c1d4:	2304      	movs	r3, #4
 801c1d6:	2237      	movs	r2, #55	; 0x37
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801c1d8:	f8ad 000e 	strh.w	r0, [sp, #14]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801c1dc:	f7fe ff4e 	bl	801b07c <dhcp_option>
 801c1e0:	4604      	mov	r4, r0
 801c1e2:	1d07      	adds	r7, r0, #4
 801c1e4:	f8ad 000e 	strh.w	r0, [sp, #14]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801c1e8:	2c43      	cmp	r4, #67	; 0x43
 801c1ea:	b2bf      	uxth	r7, r7
 801c1ec:	d80b      	bhi.n	801c206 <dhcp_renew+0x8a>
  options[options_out_len++] = value;
 801c1ee:	1c63      	adds	r3, r4, #1
 801c1f0:	f805 8004 	strb.w	r8, [r5, r4]
 801c1f4:	b29c      	uxth	r4, r3
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801c1f6:	42bc      	cmp	r4, r7
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 801c1f8:	f8ad 400e 	strh.w	r4, [sp, #14]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801c1fc:	d00b      	beq.n	801c216 <dhcp_renew+0x9a>
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801c1fe:	2c43      	cmp	r4, #67	; 0x43
 801c200:	f819 8b01 	ldrb.w	r8, [r9], #1
 801c204:	d9f3      	bls.n	801c1ee <dhcp_renew+0x72>
 801c206:	4b1e      	ldr	r3, [pc, #120]	; (801c280 <dhcp_renew+0x104>)
 801c208:	f240 52a6 	movw	r2, #1446	; 0x5a6
 801c20c:	491d      	ldr	r1, [pc, #116]	; (801c284 <dhcp_renew+0x108>)
 801c20e:	481e      	ldr	r0, [pc, #120]	; (801c288 <dhcp_renew+0x10c>)
 801c210:	f003 fcfa 	bl	801fc08 <iprintf>
 801c214:	e7eb      	b.n	801c1ee <dhcp_renew+0x72>
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801c216:	4629      	mov	r1, r5
 801c218:	4638      	mov	r0, r7
 801c21a:	4652      	mov	r2, sl
 801c21c:	f7ff f81e 	bl	801b25c <dhcp_option_trailer>
    result = udp_sendto_if(dhcp_pcb, p_out, &dhcp->server_ip_addr, LWIP_IANA_PORT_DHCP_SERVER, netif);
 801c220:	4a1a      	ldr	r2, [pc, #104]	; (801c28c <dhcp_renew+0x110>)
 801c222:	f8cd b000 	str.w	fp, [sp]
 801c226:	2343      	movs	r3, #67	; 0x43
 801c228:	6810      	ldr	r0, [r2, #0]
 801c22a:	4651      	mov	r1, sl
 801c22c:	f106 0218 	add.w	r2, r6, #24
 801c230:	f7fe fdb6 	bl	801ada0 <udp_sendto_if>
 801c234:	4604      	mov	r4, r0
    pbuf_free(p_out);
 801c236:	4650      	mov	r0, sl
 801c238:	f7f9 fb8e 	bl	8015958 <pbuf_free>
  if (dhcp->tries < 255) {
 801c23c:	79b3      	ldrb	r3, [r6, #6]
 801c23e:	2bff      	cmp	r3, #255	; 0xff
 801c240:	d015      	beq.n	801c26e <dhcp_renew+0xf2>
    dhcp->tries++;
 801c242:	3301      	adds	r3, #1
 801c244:	b2db      	uxtb	r3, r3
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 2000 : 20 * 1000);
 801c246:	2b09      	cmp	r3, #9
    dhcp->tries++;
 801c248:	71b3      	strb	r3, [r6, #6]
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 2000 : 20 * 1000);
 801c24a:	d810      	bhi.n	801c26e <dhcp_renew+0xf2>
 801c24c:	ebc3 1143 	rsb	r1, r3, r3, lsl #5
 801c250:	4a0f      	ldr	r2, [pc, #60]	; (801c290 <dhcp_renew+0x114>)
}
 801c252:	4620      	mov	r0, r4
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 2000 : 20 * 1000);
 801c254:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 801c258:	011b      	lsls	r3, r3, #4
 801c25a:	b29b      	uxth	r3, r3
 801c25c:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 801c260:	fba2 2303 	umull	r2, r3, r2, r3
 801c264:	095b      	lsrs	r3, r3, #5
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801c266:	8133      	strh	r3, [r6, #8]
}
 801c268:	b005      	add	sp, #20
 801c26a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    result = ERR_MEM;
 801c26e:	2328      	movs	r3, #40	; 0x28
}
 801c270:	4620      	mov	r0, r4
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801c272:	8133      	strh	r3, [r6, #8]
}
 801c274:	b005      	add	sp, #20
 801c276:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    result = ERR_MEM;
 801c27a:	f04f 34ff 	mov.w	r4, #4294967295
 801c27e:	e7dd      	b.n	801c23c <dhcp_renew+0xc0>
 801c280:	0803d4e0 	.word	0x0803d4e0
 801c284:	0803d554 	.word	0x0803d554
 801c288:	08024d0c 	.word	0x08024d0c
 801c28c:	20022330 	.word	0x20022330
 801c290:	10624dd3 	.word	0x10624dd3
 801c294:	0803d421 	.word	0x0803d421

0801c298 <dhcp_release_and_stop>:
{
 801c298:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801c29c:	6a84      	ldr	r4, [r0, #40]	; 0x28
{
 801c29e:	b084      	sub	sp, #16
  if (dhcp == NULL) {
 801c2a0:	2c00      	cmp	r4, #0
 801c2a2:	d052      	beq.n	801c34a <dhcp_release_and_stop+0xb2>
  if (dhcp->state == DHCP_STATE_OFF) {
 801c2a4:	7962      	ldrb	r2, [r4, #5]
 801c2a6:	2a00      	cmp	r2, #0
 801c2a8:	d04f      	beq.n	801c34a <dhcp_release_and_stop+0xb2>
u8_t
dhcp_supplied_address(const struct netif *netif)
{
  if ((netif != NULL) && (netif_dhcp_data(netif) != NULL)) {
    struct dhcp *dhcp = netif_dhcp_data(netif);
    return (dhcp->state == DHCP_STATE_BOUND) || (dhcp->state == DHCP_STATE_RENEWING) ||
 801c2aa:	1f11      	subs	r1, r2, #4
  ip_addr_set_zero_ip4(&dhcp->server_ip_addr);
 801c2ac:	2300      	movs	r3, #0
 801c2ae:	4605      	mov	r5, r0
  ip_addr_copy(server_ip_addr, dhcp->server_ip_addr);
 801c2b0:	69a0      	ldr	r0, [r4, #24]
    return (dhcp->state == DHCP_STATE_BOUND) || (dhcp->state == DHCP_STATE_RENEWING) ||
 801c2b2:	2901      	cmp	r1, #1
  dhcp->offered_t0_lease = dhcp->offered_t1_renew = dhcp->offered_t2_rebind = 0;
 801c2b4:	62a3      	str	r3, [r4, #40]	; 0x28
  ip_addr_copy(server_ip_addr, dhcp->server_ip_addr);
 801c2b6:	9003      	str	r0, [sp, #12]
  dhcp->t1_renew_time = dhcp->t2_rebind_time = dhcp->lease_used = dhcp->t0_timeout = 0;
 801c2b8:	82a3      	strh	r3, [r4, #20]
 801c2ba:	8263      	strh	r3, [r4, #18]
 801c2bc:	8223      	strh	r3, [r4, #16]
 801c2be:	81e3      	strh	r3, [r4, #14]
  ip4_addr_set_zero(&dhcp->offered_ip_addr);
 801c2c0:	e9c4 3306 	strd	r3, r3, [r4, #24]
  ip4_addr_set_zero(&dhcp->offered_gw_addr);
 801c2c4:	e9c4 3308 	strd	r3, r3, [r4, #32]
  dhcp->offered_t0_lease = dhcp->offered_t1_renew = dhcp->offered_t2_rebind = 0;
 801c2c8:	e9c4 330b 	strd	r3, r3, [r4, #44]	; 0x2c
    return (dhcp->state == DHCP_STATE_BOUND) || (dhcp->state == DHCP_STATE_RENEWING) ||
 801c2cc:	d901      	bls.n	801c2d2 <dhcp_release_and_stop+0x3a>
 801c2ce:	2a0a      	cmp	r2, #10
 801c2d0:	d12d      	bne.n	801c32e <dhcp_release_and_stop+0x96>
    p_out = dhcp_create_msg(netif, dhcp, DHCP_RELEASE, &options_out_len);
 801c2d2:	f10d 030a 	add.w	r3, sp, #10
 801c2d6:	2207      	movs	r2, #7
 801c2d8:	4621      	mov	r1, r4
 801c2da:	4628      	mov	r0, r5
 801c2dc:	f7fe ff10 	bl	801b100 <dhcp_create_msg>
    if (p_out != NULL) {
 801c2e0:	4606      	mov	r6, r0
 801c2e2:	b320      	cbz	r0, 801c32e <dhcp_release_and_stop+0x96>
      options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 801c2e4:	6877      	ldr	r7, [r6, #4]
 801c2e6:	2304      	movs	r3, #4
 801c2e8:	2236      	movs	r2, #54	; 0x36
 801c2ea:	f8bd 000a 	ldrh.w	r0, [sp, #10]
 801c2ee:	37f0      	adds	r7, #240	; 0xf0
 801c2f0:	4639      	mov	r1, r7
 801c2f2:	f7fe fec3 	bl	801b07c <dhcp_option>
 801c2f6:	4680      	mov	r8, r0
      options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&server_ip_addr))));
 801c2f8:	9803      	ldr	r0, [sp, #12]
      options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 801c2fa:	f8ad 800a 	strh.w	r8, [sp, #10]
      options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&server_ip_addr))));
 801c2fe:	f7f7 fcc1 	bl	8013c84 <lwip_htonl>
 801c302:	4639      	mov	r1, r7
 801c304:	4602      	mov	r2, r0
 801c306:	4640      	mov	r0, r8
 801c308:	f7fe fed6 	bl	801b0b8 <dhcp_option_long>
      dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801c30c:	4639      	mov	r1, r7
 801c30e:	4632      	mov	r2, r6
      options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&server_ip_addr))));
 801c310:	f8ad 000a 	strh.w	r0, [sp, #10]
      dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801c314:	f7fe ffa2 	bl	801b25c <dhcp_option_trailer>
      udp_sendto_if(dhcp_pcb, p_out, &server_ip_addr, LWIP_IANA_PORT_DHCP_SERVER, netif);
 801c318:	4a11      	ldr	r2, [pc, #68]	; (801c360 <dhcp_release_and_stop+0xc8>)
 801c31a:	9500      	str	r5, [sp, #0]
 801c31c:	2343      	movs	r3, #67	; 0x43
 801c31e:	6810      	ldr	r0, [r2, #0]
 801c320:	4631      	mov	r1, r6
 801c322:	aa03      	add	r2, sp, #12
 801c324:	f7fe fd3c 	bl	801ada0 <udp_sendto_if>
      pbuf_free(p_out);
 801c328:	4630      	mov	r0, r6
 801c32a:	f7f9 fb15 	bl	8015958 <pbuf_free>
  netif_set_addr(netif, IP4_ADDR_ANY4, IP4_ADDR_ANY4, IP4_ADDR_ANY4);
 801c32e:	4b0d      	ldr	r3, [pc, #52]	; (801c364 <dhcp_release_and_stop+0xcc>)
 801c330:	4628      	mov	r0, r5
 801c332:	461a      	mov	r2, r3
 801c334:	4619      	mov	r1, r3
 801c336:	f7f9 f8bd 	bl	80154b4 <netif_set_addr>
  if (new_state != dhcp->state) {
 801c33a:	7963      	ldrb	r3, [r4, #5]
 801c33c:	b11b      	cbz	r3, 801c346 <dhcp_release_and_stop+0xae>
    dhcp->state = new_state;
 801c33e:	2300      	movs	r3, #0
 801c340:	7163      	strb	r3, [r4, #5]
    dhcp->tries = 0;
 801c342:	71a3      	strb	r3, [r4, #6]
    dhcp->request_timeout = 0;
 801c344:	8123      	strh	r3, [r4, #8]
  if (dhcp->pcb_allocated != 0) {
 801c346:	7923      	ldrb	r3, [r4, #4]
 801c348:	b913      	cbnz	r3, 801c350 <dhcp_release_and_stop+0xb8>
}
 801c34a:	b004      	add	sp, #16
 801c34c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    dhcp_dec_pcb_refcount(); /* free DHCP PCB if not needed any more */
 801c350:	f7ff fa96 	bl	801b880 <dhcp_dec_pcb_refcount>
    dhcp->pcb_allocated = 0;
 801c354:	2300      	movs	r3, #0
 801c356:	7123      	strb	r3, [r4, #4]
}
 801c358:	b004      	add	sp, #16
 801c35a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801c35e:	bf00      	nop
 801c360:	20022330 	.word	0x20022330
 801c364:	0803d9fc 	.word	0x0803d9fc

0801c368 <dhcp_start>:
{
 801c368:	b570      	push	{r4, r5, r6, lr}
  LWIP_ERROR("netif != NULL", (netif != NULL), return ERR_ARG;);
 801c36a:	2800      	cmp	r0, #0
 801c36c:	d046      	beq.n	801c3fc <dhcp_start+0x94>
  LWIP_ERROR("netif is not up, old style port?", netif_is_up(netif), return ERR_ARG;);
 801c36e:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 801c372:	4605      	mov	r5, r0
 801c374:	07da      	lsls	r2, r3, #31
 801c376:	d537      	bpl.n	801c3e8 <dhcp_start+0x80>
  if (netif->mtu < DHCP_MAX_MSG_LEN_MIN_REQUIRED) {
 801c378:	8d83      	ldrh	r3, [r0, #44]	; 0x2c
  dhcp = netif_dhcp_data(netif);
 801c37a:	6a84      	ldr	r4, [r0, #40]	; 0x28
  if (netif->mtu < DHCP_MAX_MSG_LEN_MIN_REQUIRED) {
 801c37c:	f5b3 7f10 	cmp.w	r3, #576	; 0x240
 801c380:	d32f      	bcc.n	801c3e2 <dhcp_start+0x7a>
  if (dhcp == NULL) {
 801c382:	b33c      	cbz	r4, 801c3d4 <dhcp_start+0x6c>
    if (dhcp->pcb_allocated != 0) {
 801c384:	7923      	ldrb	r3, [r4, #4]
 801c386:	bb13      	cbnz	r3, 801c3ce <dhcp_start+0x66>
  memset(dhcp, 0, sizeof(struct dhcp));
 801c388:	2234      	movs	r2, #52	; 0x34
 801c38a:	2100      	movs	r1, #0
 801c38c:	4620      	mov	r0, r4
 801c38e:	f002 fcba 	bl	801ed06 <memset>
  if (dhcp_inc_pcb_refcount() != ERR_OK) { /* ensure DHCP PCB is allocated */
 801c392:	f7ff fa3b 	bl	801b80c <dhcp_inc_pcb_refcount>
 801c396:	4606      	mov	r6, r0
 801c398:	bb18      	cbnz	r0, 801c3e2 <dhcp_start+0x7a>
  dhcp->pcb_allocated = 1;
 801c39a:	2301      	movs	r3, #1
 801c39c:	7123      	strb	r3, [r4, #4]
  if (!netif_is_link_up(netif)) {
 801c39e:	f895 3035 	ldrb.w	r3, [r5, #53]	; 0x35
 801c3a2:	075b      	lsls	r3, r3, #29
 801c3a4:	d408      	bmi.n	801c3b8 <dhcp_start+0x50>
  if (new_state != dhcp->state) {
 801c3a6:	7963      	ldrb	r3, [r4, #5]
 801c3a8:	2b02      	cmp	r3, #2
 801c3aa:	d003      	beq.n	801c3b4 <dhcp_start+0x4c>
    dhcp->state = new_state;
 801c3ac:	2302      	movs	r3, #2
    dhcp->tries = 0;
 801c3ae:	71a0      	strb	r0, [r4, #6]
    dhcp->request_timeout = 0;
 801c3b0:	8120      	strh	r0, [r4, #8]
    dhcp->state = new_state;
 801c3b2:	7163      	strb	r3, [r4, #5]
}
 801c3b4:	4630      	mov	r0, r6
 801c3b6:	bd70      	pop	{r4, r5, r6, pc}
  result = dhcp_discover(netif);
 801c3b8:	4628      	mov	r0, r5
 801c3ba:	f7ff f8dd 	bl	801b578 <dhcp_discover>
  if (result != ERR_OK) {
 801c3be:	2800      	cmp	r0, #0
 801c3c0:	d0f8      	beq.n	801c3b4 <dhcp_start+0x4c>
    dhcp_release_and_stop(netif);
 801c3c2:	4628      	mov	r0, r5
    return ERR_MEM;
 801c3c4:	f04f 36ff 	mov.w	r6, #4294967295
    dhcp_release_and_stop(netif);
 801c3c8:	f7ff ff66 	bl	801c298 <dhcp_release_and_stop>
    return ERR_MEM;
 801c3cc:	e7f2      	b.n	801c3b4 <dhcp_start+0x4c>
      dhcp_dec_pcb_refcount(); /* free DHCP PCB if not needed any more */
 801c3ce:	f7ff fa57 	bl	801b880 <dhcp_dec_pcb_refcount>
 801c3d2:	e7d9      	b.n	801c388 <dhcp_start+0x20>
    dhcp = (struct dhcp *)mem_malloc(sizeof(struct dhcp));
 801c3d4:	2034      	movs	r0, #52	; 0x34
 801c3d6:	f7f8 fdcf 	bl	8014f78 <mem_malloc>
    if (dhcp == NULL) {
 801c3da:	4604      	mov	r4, r0
 801c3dc:	b108      	cbz	r0, 801c3e2 <dhcp_start+0x7a>
    netif_set_client_data(netif, LWIP_NETIF_CLIENT_DATA_INDEX_DHCP, dhcp);
 801c3de:	62a8      	str	r0, [r5, #40]	; 0x28
 801c3e0:	e7d2      	b.n	801c388 <dhcp_start+0x20>
    return ERR_MEM;
 801c3e2:	f04f 36ff 	mov.w	r6, #4294967295
 801c3e6:	e7e5      	b.n	801c3b4 <dhcp_start+0x4c>
  LWIP_ERROR("netif is not up, old style port?", netif_is_up(netif), return ERR_ARG;);
 801c3e8:	4b09      	ldr	r3, [pc, #36]	; (801c410 <dhcp_start+0xa8>)
 801c3ea:	f44f 723a 	mov.w	r2, #744	; 0x2e8
 801c3ee:	4909      	ldr	r1, [pc, #36]	; (801c414 <dhcp_start+0xac>)
 801c3f0:	f06f 060f 	mvn.w	r6, #15
 801c3f4:	4808      	ldr	r0, [pc, #32]	; (801c418 <dhcp_start+0xb0>)
 801c3f6:	f003 fc07 	bl	801fc08 <iprintf>
 801c3fa:	e7db      	b.n	801c3b4 <dhcp_start+0x4c>
  LWIP_ERROR("netif != NULL", (netif != NULL), return ERR_ARG;);
 801c3fc:	4b04      	ldr	r3, [pc, #16]	; (801c410 <dhcp_start+0xa8>)
 801c3fe:	f240 22e7 	movw	r2, #743	; 0x2e7
 801c402:	4906      	ldr	r1, [pc, #24]	; (801c41c <dhcp_start+0xb4>)
 801c404:	f06f 060f 	mvn.w	r6, #15
 801c408:	4803      	ldr	r0, [pc, #12]	; (801c418 <dhcp_start+0xb0>)
 801c40a:	f003 fbfd 	bl	801fc08 <iprintf>
 801c40e:	e7d1      	b.n	801c3b4 <dhcp_start+0x4c>
 801c410:	0803d4e0 	.word	0x0803d4e0
 801c414:	0803d6a0 	.word	0x0803d6a0
 801c418:	08024d0c 	.word	0x08024d0c
 801c41c:	08024cfc 	.word	0x08024cfc

0801c420 <dhcp_coarse_tmr>:
  NETIF_FOREACH(netif) {
 801c420:	4b5e      	ldr	r3, [pc, #376]	; (801c59c <dhcp_coarse_tmr+0x17c>)
{
 801c422:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  NETIF_FOREACH(netif) {
 801c426:	681d      	ldr	r5, [r3, #0]
{
 801c428:	b085      	sub	sp, #20
  NETIF_FOREACH(netif) {
 801c42a:	b1d5      	cbz	r5, 801c462 <dhcp_coarse_tmr+0x42>
    struct dhcp *dhcp = netif_dhcp_data(netif);
 801c42c:	6aac      	ldr	r4, [r5, #40]	; 0x28
    if ((dhcp != NULL) && (dhcp->state != DHCP_STATE_OFF)) {
 801c42e:	b1ac      	cbz	r4, 801c45c <dhcp_coarse_tmr+0x3c>
 801c430:	7963      	ldrb	r3, [r4, #5]
 801c432:	b19b      	cbz	r3, 801c45c <dhcp_coarse_tmr+0x3c>
      if (dhcp->t0_timeout && (++dhcp->lease_used == dhcp->t0_timeout)) {
 801c434:	8aa1      	ldrh	r1, [r4, #20]
 801c436:	b129      	cbz	r1, 801c444 <dhcp_coarse_tmr+0x24>
 801c438:	8a62      	ldrh	r2, [r4, #18]
 801c43a:	3201      	adds	r2, #1
 801c43c:	b292      	uxth	r2, r2
 801c43e:	4291      	cmp	r1, r2
 801c440:	8262      	strh	r2, [r4, #18]
 801c442:	d011      	beq.n	801c468 <dhcp_coarse_tmr+0x48>
      } else if (dhcp->t2_rebind_time && (dhcp->t2_rebind_time-- == 1)) {
 801c444:	8a22      	ldrh	r2, [r4, #16]
 801c446:	b11a      	cbz	r2, 801c450 <dhcp_coarse_tmr+0x30>
 801c448:	1e51      	subs	r1, r2, #1
 801c44a:	2a01      	cmp	r2, #1
 801c44c:	8221      	strh	r1, [r4, #16]
 801c44e:	d012      	beq.n	801c476 <dhcp_coarse_tmr+0x56>
      } else if (dhcp->t1_renew_time && (dhcp->t1_renew_time-- == 1)) {
 801c450:	89e2      	ldrh	r2, [r4, #14]
 801c452:	b11a      	cbz	r2, 801c45c <dhcp_coarse_tmr+0x3c>
 801c454:	1e51      	subs	r1, r2, #1
 801c456:	2a01      	cmp	r2, #1
 801c458:	81e1      	strh	r1, [r4, #14]
 801c45a:	d05e      	beq.n	801c51a <dhcp_coarse_tmr+0xfa>
  NETIF_FOREACH(netif) {
 801c45c:	682d      	ldr	r5, [r5, #0]
 801c45e:	2d00      	cmp	r5, #0
 801c460:	d1e4      	bne.n	801c42c <dhcp_coarse_tmr+0xc>
}
 801c462:	b005      	add	sp, #20
 801c464:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        dhcp_release_and_stop(netif);
 801c468:	4628      	mov	r0, r5
 801c46a:	f7ff ff15 	bl	801c298 <dhcp_release_and_stop>
        dhcp_start(netif);
 801c46e:	4628      	mov	r0, r5
 801c470:	f7ff ff7a 	bl	801c368 <dhcp_start>
 801c474:	e7f2      	b.n	801c45c <dhcp_coarse_tmr+0x3c>
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 801c476:	1e5a      	subs	r2, r3, #1
 801c478:	b2d1      	uxtb	r1, r2
 801c47a:	2909      	cmp	r1, #9
 801c47c:	d8ee      	bhi.n	801c45c <dhcp_coarse_tmr+0x3c>
 801c47e:	f240 2219 	movw	r2, #537	; 0x219
 801c482:	40ca      	lsrs	r2, r1
 801c484:	43d2      	mvns	r2, r2
      (dhcp->state == DHCP_STATE_RENEWING) || (dhcp->state == DHCP_STATE_REBINDING)) {
 801c486:	f012 0201 	ands.w	r2, r2, #1
 801c48a:	d1e7      	bne.n	801c45c <dhcp_coarse_tmr+0x3c>
  if (new_state != dhcp->state) {
 801c48c:	2b04      	cmp	r3, #4
 801c48e:	d003      	beq.n	801c498 <dhcp_coarse_tmr+0x78>
    dhcp->state = new_state;
 801c490:	2304      	movs	r3, #4
    dhcp->tries = 0;
 801c492:	71a2      	strb	r2, [r4, #6]
    dhcp->request_timeout = 0;
 801c494:	8122      	strh	r2, [r4, #8]
    dhcp->state = new_state;
 801c496:	7163      	strb	r3, [r4, #5]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 801c498:	f10d 030e 	add.w	r3, sp, #14
 801c49c:	2203      	movs	r2, #3
 801c49e:	4621      	mov	r1, r4
 801c4a0:	4628      	mov	r0, r5
 801c4a2:	f7fe fe2d 	bl	801b100 <dhcp_create_msg>
  if (p_out != NULL) {
 801c4a6:	4683      	mov	fp, r0
 801c4a8:	2800      	cmp	r0, #0
 801c4aa:	d057      	beq.n	801c55c <dhcp_coarse_tmr+0x13c>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801c4ac:	6847      	ldr	r7, [r0, #4]
 801c4ae:	2302      	movs	r3, #2
 801c4b0:	2239      	movs	r2, #57	; 0x39
 801c4b2:	f8bd 000e 	ldrh.w	r0, [sp, #14]
 801c4b6:	37f0      	adds	r7, #240	; 0xf0
 801c4b8:	f8df a0fc 	ldr.w	sl, [pc, #252]	; 801c5b8 <dhcp_coarse_tmr+0x198>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801c4bc:	f04f 0901 	mov.w	r9, #1
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801c4c0:	4639      	mov	r1, r7
 801c4c2:	f7fe fddb 	bl	801b07c <dhcp_option>
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801c4c6:	4639      	mov	r1, r7
 801c4c8:	8daa      	ldrh	r2, [r5, #44]	; 0x2c
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801c4ca:	f8ad 000e 	strh.w	r0, [sp, #14]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801c4ce:	f7fe fdb9 	bl	801b044 <dhcp_option_short>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801c4d2:	4639      	mov	r1, r7
 801c4d4:	2304      	movs	r3, #4
 801c4d6:	2237      	movs	r2, #55	; 0x37
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801c4d8:	f8ad 000e 	strh.w	r0, [sp, #14]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801c4dc:	f7fe fdce 	bl	801b07c <dhcp_option>
 801c4e0:	4606      	mov	r6, r0
 801c4e2:	f100 0804 	add.w	r8, r0, #4
 801c4e6:	f8ad 000e 	strh.w	r0, [sp, #14]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801c4ea:	2e43      	cmp	r6, #67	; 0x43
 801c4ec:	fa1f f888 	uxth.w	r8, r8
 801c4f0:	d80b      	bhi.n	801c50a <dhcp_coarse_tmr+0xea>
  options[options_out_len++] = value;
 801c4f2:	1c73      	adds	r3, r6, #1
 801c4f4:	f807 9006 	strb.w	r9, [r7, r6]
 801c4f8:	b29e      	uxth	r6, r3
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801c4fa:	4546      	cmp	r6, r8
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 801c4fc:	f8ad 600e 	strh.w	r6, [sp, #14]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801c500:	d01c      	beq.n	801c53c <dhcp_coarse_tmr+0x11c>
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801c502:	2e43      	cmp	r6, #67	; 0x43
 801c504:	f81a 9b01 	ldrb.w	r9, [sl], #1
 801c508:	d9f3      	bls.n	801c4f2 <dhcp_coarse_tmr+0xd2>
 801c50a:	4b25      	ldr	r3, [pc, #148]	; (801c5a0 <dhcp_coarse_tmr+0x180>)
 801c50c:	f240 52a6 	movw	r2, #1446	; 0x5a6
 801c510:	4924      	ldr	r1, [pc, #144]	; (801c5a4 <dhcp_coarse_tmr+0x184>)
 801c512:	4825      	ldr	r0, [pc, #148]	; (801c5a8 <dhcp_coarse_tmr+0x188>)
 801c514:	f003 fb78 	bl	801fc08 <iprintf>
 801c518:	e7eb      	b.n	801c4f2 <dhcp_coarse_tmr+0xd2>
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 801c51a:	f003 02fb 	and.w	r2, r3, #251	; 0xfb
 801c51e:	2a01      	cmp	r2, #1
 801c520:	d001      	beq.n	801c526 <dhcp_coarse_tmr+0x106>
 801c522:	2b0a      	cmp	r3, #10
 801c524:	d19a      	bne.n	801c45c <dhcp_coarse_tmr+0x3c>
    dhcp_renew(netif);
 801c526:	4628      	mov	r0, r5
 801c528:	f7ff fe28 	bl	801c17c <dhcp_renew>
    if (((dhcp->t2_timeout - dhcp->lease_used) / 2) >= ((60 + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS)) {
 801c52c:	89a3      	ldrh	r3, [r4, #12]
 801c52e:	8a62      	ldrh	r2, [r4, #18]
 801c530:	1a9b      	subs	r3, r3, r2
 801c532:	2b01      	cmp	r3, #1
 801c534:	dd92      	ble.n	801c45c <dhcp_coarse_tmr+0x3c>
      dhcp->t1_renew_time = (u16_t)((dhcp->t2_timeout - dhcp->lease_used) / 2);
 801c536:	105b      	asrs	r3, r3, #1
 801c538:	81e3      	strh	r3, [r4, #14]
 801c53a:	e78f      	b.n	801c45c <dhcp_coarse_tmr+0x3c>
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801c53c:	4639      	mov	r1, r7
 801c53e:	4640      	mov	r0, r8
 801c540:	465a      	mov	r2, fp
 801c542:	f7fe fe8b 	bl	801b25c <dhcp_option_trailer>
    result = udp_sendto_if(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif);
 801c546:	4a19      	ldr	r2, [pc, #100]	; (801c5ac <dhcp_coarse_tmr+0x18c>)
 801c548:	9500      	str	r5, [sp, #0]
 801c54a:	2343      	movs	r3, #67	; 0x43
 801c54c:	6810      	ldr	r0, [r2, #0]
 801c54e:	4659      	mov	r1, fp
 801c550:	4a17      	ldr	r2, [pc, #92]	; (801c5b0 <dhcp_coarse_tmr+0x190>)
 801c552:	f7fe fc25 	bl	801ada0 <udp_sendto_if>
    pbuf_free(p_out);
 801c556:	4658      	mov	r0, fp
 801c558:	f7f9 f9fe 	bl	8015958 <pbuf_free>
  if (dhcp->tries < 255) {
 801c55c:	79a3      	ldrb	r3, [r4, #6]
 801c55e:	2bff      	cmp	r3, #255	; 0xff
 801c560:	d01a      	beq.n	801c598 <dhcp_coarse_tmr+0x178>
    dhcp->tries++;
 801c562:	3301      	adds	r3, #1
 801c564:	b2db      	uxtb	r3, r3
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 801c566:	2b09      	cmp	r3, #9
    dhcp->tries++;
 801c568:	71a3      	strb	r3, [r4, #6]
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 801c56a:	d815      	bhi.n	801c598 <dhcp_coarse_tmr+0x178>
 801c56c:	ebc3 1243 	rsb	r2, r3, r3, lsl #5
 801c570:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 801c574:	4a0f      	ldr	r2, [pc, #60]	; (801c5b4 <dhcp_coarse_tmr+0x194>)
 801c576:	00db      	lsls	r3, r3, #3
 801c578:	b29b      	uxth	r3, r3
 801c57a:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 801c57e:	fba2 2303 	umull	r2, r3, r2, r3
 801c582:	095b      	lsrs	r3, r3, #5
    if (((dhcp->t0_timeout - dhcp->lease_used) / 2) >= ((60 + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS)) {
 801c584:	8aa2      	ldrh	r2, [r4, #20]
 801c586:	8a61      	ldrh	r1, [r4, #18]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801c588:	8123      	strh	r3, [r4, #8]
    if (((dhcp->t0_timeout - dhcp->lease_used) / 2) >= ((60 + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS)) {
 801c58a:	1a53      	subs	r3, r2, r1
 801c58c:	2b01      	cmp	r3, #1
 801c58e:	f77f af65 	ble.w	801c45c <dhcp_coarse_tmr+0x3c>
      dhcp->t2_rebind_time = (u16_t)((dhcp->t0_timeout - dhcp->lease_used) / 2);
 801c592:	105b      	asrs	r3, r3, #1
 801c594:	8223      	strh	r3, [r4, #16]
 801c596:	e761      	b.n	801c45c <dhcp_coarse_tmr+0x3c>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801c598:	2314      	movs	r3, #20
 801c59a:	e7f3      	b.n	801c584 <dhcp_coarse_tmr+0x164>
 801c59c:	20035f98 	.word	0x20035f98
 801c5a0:	0803d4e0 	.word	0x0803d4e0
 801c5a4:	0803d554 	.word	0x0803d554
 801c5a8:	08024d0c 	.word	0x08024d0c
 801c5ac:	20022330 	.word	0x20022330
 801c5b0:	0803da00 	.word	0x0803da00
 801c5b4:	10624dd3 	.word	0x10624dd3
 801c5b8:	0803d421 	.word	0x0803d421

0801c5bc <dhcp_fine_tmr>:
{
 801c5bc:	b538      	push	{r3, r4, r5, lr}
  NETIF_FOREACH(netif) {
 801c5be:	4b21      	ldr	r3, [pc, #132]	; (801c644 <dhcp_fine_tmr+0x88>)
 801c5c0:	681c      	ldr	r4, [r3, #0]
 801c5c2:	b1fc      	cbz	r4, 801c604 <dhcp_fine_tmr+0x48>
        dhcp->request_timeout--;
 801c5c4:	2500      	movs	r5, #0
 801c5c6:	e003      	b.n	801c5d0 <dhcp_fine_tmr+0x14>
        dhcp->request_timeout--;
 801c5c8:	3a01      	subs	r2, #1
 801c5ca:	811a      	strh	r2, [r3, #8]
  NETIF_FOREACH(netif) {
 801c5cc:	6824      	ldr	r4, [r4, #0]
 801c5ce:	b1cc      	cbz	r4, 801c604 <dhcp_fine_tmr+0x48>
    struct dhcp *dhcp = netif_dhcp_data(netif);
 801c5d0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    if (dhcp != NULL) {
 801c5d2:	2b00      	cmp	r3, #0
 801c5d4:	d0fa      	beq.n	801c5cc <dhcp_fine_tmr+0x10>
      if (dhcp->request_timeout > 1) {
 801c5d6:	891a      	ldrh	r2, [r3, #8]
 801c5d8:	2a01      	cmp	r2, #1
 801c5da:	d8f5      	bhi.n	801c5c8 <dhcp_fine_tmr+0xc>
      } else if (dhcp->request_timeout == 1) {
 801c5dc:	d1f6      	bne.n	801c5cc <dhcp_fine_tmr+0x10>
  if ((dhcp->state == DHCP_STATE_BACKING_OFF) || (dhcp->state == DHCP_STATE_SELECTING)) {
 801c5de:	795a      	ldrb	r2, [r3, #5]
        dhcp->request_timeout--;
 801c5e0:	811d      	strh	r5, [r3, #8]
  if ((dhcp->state == DHCP_STATE_BACKING_OFF) || (dhcp->state == DHCP_STATE_SELECTING)) {
 801c5e2:	2a0c      	cmp	r2, #12
 801c5e4:	d016      	beq.n	801c614 <dhcp_fine_tmr+0x58>
 801c5e6:	2a06      	cmp	r2, #6
 801c5e8:	d014      	beq.n	801c614 <dhcp_fine_tmr+0x58>
  } else if (dhcp->state == DHCP_STATE_REQUESTING) {
 801c5ea:	2a01      	cmp	r2, #1
 801c5ec:	d00b      	beq.n	801c606 <dhcp_fine_tmr+0x4a>
  } else if (dhcp->state == DHCP_STATE_CHECKING) {
 801c5ee:	2a08      	cmp	r2, #8
 801c5f0:	d01a      	beq.n	801c628 <dhcp_fine_tmr+0x6c>
  } else if (dhcp->state == DHCP_STATE_REBOOTING) {
 801c5f2:	2a03      	cmp	r2, #3
 801c5f4:	d1ea      	bne.n	801c5cc <dhcp_fine_tmr+0x10>
    if (dhcp->tries < REBOOT_TRIES) {
 801c5f6:	799b      	ldrb	r3, [r3, #6]
      dhcp_reboot(netif);
 801c5f8:	4620      	mov	r0, r4
    if (dhcp->tries < REBOOT_TRIES) {
 801c5fa:	2b01      	cmp	r3, #1
 801c5fc:	d91e      	bls.n	801c63c <dhcp_fine_tmr+0x80>
      dhcp_discover(netif);
 801c5fe:	f7fe ffbb 	bl	801b578 <dhcp_discover>
 801c602:	e7e3      	b.n	801c5cc <dhcp_fine_tmr+0x10>
}
 801c604:	bd38      	pop	{r3, r4, r5, pc}
    if (dhcp->tries <= 5) {
 801c606:	799b      	ldrb	r3, [r3, #6]
      dhcp_select(netif);
 801c608:	4620      	mov	r0, r4
    if (dhcp->tries <= 5) {
 801c60a:	2b05      	cmp	r3, #5
 801c60c:	d806      	bhi.n	801c61c <dhcp_fine_tmr+0x60>
      dhcp_select(netif);
 801c60e:	f7fe fee3 	bl	801b3d8 <dhcp_select>
 801c612:	e7db      	b.n	801c5cc <dhcp_fine_tmr+0x10>
    dhcp_discover(netif);
 801c614:	4620      	mov	r0, r4
 801c616:	f7fe ffaf 	bl	801b578 <dhcp_discover>
 801c61a:	e7d7      	b.n	801c5cc <dhcp_fine_tmr+0x10>
      dhcp_release_and_stop(netif);
 801c61c:	f7ff fe3c 	bl	801c298 <dhcp_release_and_stop>
      dhcp_start(netif);
 801c620:	4620      	mov	r0, r4
 801c622:	f7ff fea1 	bl	801c368 <dhcp_start>
 801c626:	e7d1      	b.n	801c5cc <dhcp_fine_tmr+0x10>
    if (dhcp->tries <= 1) {
 801c628:	799b      	ldrb	r3, [r3, #6]
      dhcp_check(netif);
 801c62a:	4620      	mov	r0, r4
    if (dhcp->tries <= 1) {
 801c62c:	2b01      	cmp	r3, #1
 801c62e:	d902      	bls.n	801c636 <dhcp_fine_tmr+0x7a>
      dhcp_bind(netif);
 801c630:	f7ff f848 	bl	801b6c4 <dhcp_bind>
 801c634:	e7ca      	b.n	801c5cc <dhcp_fine_tmr+0x10>
      dhcp_check(netif);
 801c636:	f7ff f82d 	bl	801b694 <dhcp_check>
 801c63a:	e7c7      	b.n	801c5cc <dhcp_fine_tmr+0x10>
      dhcp_reboot(netif);
 801c63c:	f7fe fe2a 	bl	801b294 <dhcp_reboot>
 801c640:	e7c4      	b.n	801c5cc <dhcp_fine_tmr+0x10>
 801c642:	bf00      	nop
 801c644:	20035f98 	.word	0x20035f98

0801c648 <free_etharp_q>:
 */
static void
free_etharp_q(struct etharp_q_entry *q)
{
  struct etharp_q_entry *r;
  LWIP_ASSERT("q != NULL", q != NULL);
 801c648:	b1e8      	cbz	r0, 801c686 <free_etharp_q+0x3e>
{
 801c64a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c64e:	4604      	mov	r4, r0
  while (q) {
    r = q;
    q = q->next;
    LWIP_ASSERT("r->p != NULL", (r->p != NULL));
 801c650:	f8df 8048 	ldr.w	r8, [pc, #72]	; 801c69c <free_etharp_q+0x54>
 801c654:	4f0f      	ldr	r7, [pc, #60]	; (801c694 <free_etharp_q+0x4c>)
 801c656:	4e10      	ldr	r6, [pc, #64]	; (801c698 <free_etharp_q+0x50>)
 801c658:	e007      	b.n	801c66a <free_etharp_q+0x22>
    pbuf_free(r->p);
 801c65a:	f7f9 f97d 	bl	8015958 <pbuf_free>
    memp_free(MEMP_ARP_QUEUE, r);
 801c65e:	4621      	mov	r1, r4
 801c660:	200b      	movs	r0, #11
 801c662:	462c      	mov	r4, r5
 801c664:	f7f8 fe9e 	bl	80153a4 <memp_free>
  while (q) {
 801c668:	b15d      	cbz	r5, 801c682 <free_etharp_q+0x3a>
    q = q->next;
 801c66a:	e9d4 5000 	ldrd	r5, r0, [r4]
    LWIP_ASSERT("r->p != NULL", (r->p != NULL));
 801c66e:	2800      	cmp	r0, #0
 801c670:	d1f3      	bne.n	801c65a <free_etharp_q+0x12>
 801c672:	4643      	mov	r3, r8
 801c674:	229a      	movs	r2, #154	; 0x9a
 801c676:	4639      	mov	r1, r7
 801c678:	4630      	mov	r0, r6
 801c67a:	f003 fac5 	bl	801fc08 <iprintf>
 801c67e:	6860      	ldr	r0, [r4, #4]
 801c680:	e7eb      	b.n	801c65a <free_etharp_q+0x12>
  }
}
 801c682:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ASSERT("q != NULL", q != NULL);
 801c686:	4b05      	ldr	r3, [pc, #20]	; (801c69c <free_etharp_q+0x54>)
 801c688:	2296      	movs	r2, #150	; 0x96
 801c68a:	4905      	ldr	r1, [pc, #20]	; (801c6a0 <free_etharp_q+0x58>)
 801c68c:	4802      	ldr	r0, [pc, #8]	; (801c698 <free_etharp_q+0x50>)
 801c68e:	f003 babb 	b.w	801fc08 <iprintf>
 801c692:	bf00      	nop
 801c694:	0803d864 	.word	0x0803d864
 801c698:	08024d0c 	.word	0x08024d0c
 801c69c:	0803d820 	.word	0x0803d820
 801c6a0:	0803d858 	.word	0x0803d858

0801c6a4 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 801c6a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c6a8:	2300      	movs	r3, #0
 801c6aa:	b085      	sub	sp, #20
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
  s16_t empty = ARP_TABLE_SIZE;
  s16_t i = 0;
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 801c6ac:	f04f 0c20 	mov.w	ip, #32
 801c6b0:	f8df 814c 	ldr.w	r8, [pc, #332]	; 801c800 <etharp_find_entry+0x15c>
{
 801c6b4:	9103      	str	r1, [sp, #12]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 801c6b6:	469e      	mov	lr, r3
 801c6b8:	4641      	mov	r1, r8
 801c6ba:	9302      	str	r3, [sp, #8]
 801c6bc:	469b      	mov	fp, r3
  s16_t empty = ARP_TABLE_SIZE;
 801c6be:	4664      	mov	r4, ip
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 801c6c0:	46e1      	mov	r9, ip
 801c6c2:	46e2      	mov	sl, ip
 801c6c4:	9201      	str	r2, [sp, #4]
 801c6c6:	e005      	b.n	801c6d4 <etharp_find_entry+0x30>
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
    u8_t state = arp_table[i].state;
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801c6c8:	b946      	cbnz	r6, 801c6dc <etharp_find_entry+0x38>
 801c6ca:	462c      	mov	r4, r5
 801c6cc:	3301      	adds	r3, #1
 801c6ce:	3118      	adds	r1, #24
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801c6d0:	2b20      	cmp	r3, #32
 801c6d2:	d015      	beq.n	801c700 <etharp_find_entry+0x5c>
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801c6d4:	2c20      	cmp	r4, #32
 801c6d6:	b21d      	sxth	r5, r3
    u8_t state = arp_table[i].state;
 801c6d8:	7d0e      	ldrb	r6, [r1, #20]
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801c6da:	d0f5      	beq.n	801c6c8 <etharp_find_entry+0x24>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
    } else if (state != ETHARP_STATE_EMPTY) {
 801c6dc:	2e00      	cmp	r6, #0
 801c6de:	d0f5      	beq.n	801c6cc <etharp_find_entry+0x28>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 801c6e0:	b118      	cbz	r0, 801c6ea <etharp_find_entry+0x46>
 801c6e2:	6802      	ldr	r2, [r0, #0]
 801c6e4:	684f      	ldr	r7, [r1, #4]
 801c6e6:	42ba      	cmp	r2, r7
 801c6e8:	d03a      	beq.n	801c760 <etharp_find_entry+0xbc>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 801c6ea:	2e01      	cmp	r6, #1
 801c6ec:	8a4f      	ldrh	r7, [r1, #18]
 801c6ee:	d030      	beq.n	801c752 <etharp_find_entry+0xae>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 801c6f0:	4577      	cmp	r7, lr
 801c6f2:	d3eb      	bcc.n	801c6cc <etharp_find_entry+0x28>
 801c6f4:	3301      	adds	r3, #1
 801c6f6:	46be      	mov	lr, r7
 801c6f8:	46a9      	mov	r9, r5
 801c6fa:	3118      	adds	r1, #24
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801c6fc:	2b20      	cmp	r3, #32
 801c6fe:	d1e9      	bne.n	801c6d4 <etharp_find_entry+0x30>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 801c700:	9b03      	ldr	r3, [sp, #12]
 801c702:	9a01      	ldr	r2, [sp, #4]
 801c704:	2b01      	cmp	r3, #1
 801c706:	d170      	bne.n	801c7ea <etharp_find_entry+0x146>
 801c708:	2c20      	cmp	r4, #32
 801c70a:	4616      	mov	r6, r2
 801c70c:	4607      	mov	r7, r0
 801c70e:	d037      	beq.n	801c780 <etharp_find_entry+0xdc>
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
    etharp_free_entry(i);
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 801c710:	0065      	lsls	r5, r4, #1
 801c712:	46a1      	mov	r9, r4
 801c714:	192b      	adds	r3, r5, r4
 801c716:	eb08 03c3 	add.w	r3, r8, r3, lsl #3
 801c71a:	7d1b      	ldrb	r3, [r3, #20]
 801c71c:	b133      	cbz	r3, 801c72c <etharp_find_entry+0x88>
 801c71e:	4b34      	ldr	r3, [pc, #208]	; (801c7f0 <etharp_find_entry+0x14c>)
 801c720:	f240 1285 	movw	r2, #389	; 0x185
 801c724:	4933      	ldr	r1, [pc, #204]	; (801c7f4 <etharp_find_entry+0x150>)
 801c726:	4834      	ldr	r0, [pc, #208]	; (801c7f8 <etharp_find_entry+0x154>)
 801c728:	f003 fa6e 	bl	801fc08 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 801c72c:	b12f      	cbz	r7, 801c73a <etharp_find_entry+0x96>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 801c72e:	eb05 0309 	add.w	r3, r5, r9
 801c732:	683a      	ldr	r2, [r7, #0]
 801c734:	eb08 03c3 	add.w	r3, r8, r3, lsl #3
 801c738:	605a      	str	r2, [r3, #4]
  }
  arp_table[i].ctime = 0;
 801c73a:	444d      	add	r5, r9
 801c73c:	2300      	movs	r3, #0
 801c73e:	eb08 08c5 	add.w	r8, r8, r5, lsl #3
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 801c742:	f8c8 6008 	str.w	r6, [r8, #8]
  arp_table[i].ctime = 0;
 801c746:	f8a8 3012 	strh.w	r3, [r8, #18]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
}
 801c74a:	4620      	mov	r0, r4
 801c74c:	b005      	add	sp, #20
 801c74e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if (arp_table[i].q != NULL) {
 801c752:	680e      	ldr	r6, [r1, #0]
 801c754:	b176      	cbz	r6, 801c774 <etharp_find_entry+0xd0>
          if (arp_table[i].ctime >= age_queue) {
 801c756:	455f      	cmp	r7, fp
 801c758:	d3b8      	bcc.n	801c6cc <etharp_find_entry+0x28>
 801c75a:	46bb      	mov	fp, r7
 801c75c:	46ac      	mov	ip, r5
 801c75e:	e7b5      	b.n	801c6cc <etharp_find_entry+0x28>
          && ((netif == NULL) || (netif == arp_table[i].netif))
 801c760:	9a01      	ldr	r2, [sp, #4]
 801c762:	b112      	cbz	r2, 801c76a <etharp_find_entry+0xc6>
 801c764:	688f      	ldr	r7, [r1, #8]
 801c766:	4297      	cmp	r7, r2
 801c768:	d1bf      	bne.n	801c6ea <etharp_find_entry+0x46>
 801c76a:	462c      	mov	r4, r5
}
 801c76c:	4620      	mov	r0, r4
 801c76e:	b005      	add	sp, #20
 801c770:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
          if (arp_table[i].ctime >= age_pending) {
 801c774:	9e02      	ldr	r6, [sp, #8]
 801c776:	42b7      	cmp	r7, r6
 801c778:	d3a8      	bcc.n	801c6cc <etharp_find_entry+0x28>
 801c77a:	9702      	str	r7, [sp, #8]
 801c77c:	46aa      	mov	sl, r5
 801c77e:	e7a5      	b.n	801c6cc <etharp_find_entry+0x28>
    if (old_stable < ARP_TABLE_SIZE) {
 801c780:	f1b9 0f20 	cmp.w	r9, #32
 801c784:	d023      	beq.n	801c7ce <etharp_find_entry+0x12a>
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 801c786:	ea4f 0549 	mov.w	r5, r9, lsl #1
 801c78a:	eb05 0309 	add.w	r3, r5, r9
 801c78e:	f858 3033 	ldr.w	r3, [r8, r3, lsl #3]
 801c792:	b343      	cbz	r3, 801c7e6 <etharp_find_entry+0x142>
 801c794:	4b16      	ldr	r3, [pc, #88]	; (801c7f0 <etharp_find_entry+0x14c>)
 801c796:	f240 126d 	movw	r2, #365	; 0x16d
 801c79a:	4918      	ldr	r1, [pc, #96]	; (801c7fc <etharp_find_entry+0x158>)
 801c79c:	464c      	mov	r4, r9
 801c79e:	4816      	ldr	r0, [pc, #88]	; (801c7f8 <etharp_find_entry+0x154>)
 801c7a0:	f003 fa32 	bl	801fc08 <iprintf>
  if (arp_table[i].q != NULL) {
 801c7a4:	ea4f 0549 	mov.w	r5, r9, lsl #1
 801c7a8:	eb05 0a09 	add.w	sl, r5, r9
 801c7ac:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 801c7b0:	f858 000a 	ldr.w	r0, [r8, sl]
 801c7b4:	b120      	cbz	r0, 801c7c0 <etharp_find_entry+0x11c>
    free_etharp_q(arp_table[i].q);
 801c7b6:	f7ff ff47 	bl	801c648 <free_etharp_q>
    arp_table[i].q = NULL;
 801c7ba:	2300      	movs	r3, #0
 801c7bc:	f848 300a 	str.w	r3, [r8, sl]
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801c7c0:	eb05 0309 	add.w	r3, r5, r9
 801c7c4:	2200      	movs	r2, #0
 801c7c6:	eb08 03c3 	add.w	r3, r8, r3, lsl #3
 801c7ca:	751a      	strb	r2, [r3, #20]
 801c7cc:	e7ae      	b.n	801c72c <etharp_find_entry+0x88>
    } else if (old_pending < ARP_TABLE_SIZE) {
 801c7ce:	f1ba 0f20 	cmp.w	sl, #32
 801c7d2:	d105      	bne.n	801c7e0 <etharp_find_entry+0x13c>
    } else if (old_queue < ARP_TABLE_SIZE) {
 801c7d4:	f1bc 0f20 	cmp.w	ip, #32
 801c7d8:	d007      	beq.n	801c7ea <etharp_find_entry+0x146>
 801c7da:	4664      	mov	r4, ip
 801c7dc:	46e1      	mov	r9, ip
 801c7de:	e7e1      	b.n	801c7a4 <etharp_find_entry+0x100>
 801c7e0:	4654      	mov	r4, sl
    } else if (old_pending < ARP_TABLE_SIZE) {
 801c7e2:	46d1      	mov	r9, sl
 801c7e4:	e7de      	b.n	801c7a4 <etharp_find_entry+0x100>
 801c7e6:	464c      	mov	r4, r9
 801c7e8:	e7ea      	b.n	801c7c0 <etharp_find_entry+0x11c>
    return (s16_t)ERR_MEM;
 801c7ea:	f04f 34ff 	mov.w	r4, #4294967295
 801c7ee:	e7ac      	b.n	801c74a <etharp_find_entry+0xa6>
 801c7f0:	0803d820 	.word	0x0803d820
 801c7f4:	0803d6dc 	.word	0x0803d6dc
 801c7f8:	08024d0c 	.word	0x08024d0c
 801c7fc:	0803d6c4 	.word	0x0803d6c4
 801c800:	2002233c 	.word	0x2002233c

0801c804 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 801c804:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c808:	b083      	sub	sp, #12
 801c80a:	4689      	mov	r9, r1
 801c80c:	4692      	mov	sl, r2
 801c80e:	4698      	mov	r8, r3
  struct pbuf *p;
  err_t result = ERR_OK;
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 801c810:	4606      	mov	r6, r0
{
 801c812:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 801c814:	f8bd b03c 	ldrh.w	fp, [sp, #60]	; 0x3c
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801c818:	2800      	cmp	r0, #0
 801c81a:	d05a      	beq.n	801c8d2 <etharp_raw+0xce>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 801c81c:	f44f 7220 	mov.w	r2, #640	; 0x280
 801c820:	211c      	movs	r1, #28
 801c822:	200e      	movs	r0, #14
 801c824:	f7f9 f906 	bl	8015a34 <pbuf_alloc>
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 801c828:	4605      	mov	r5, r0
 801c82a:	2800      	cmp	r0, #0
 801c82c:	d059      	beq.n	801c8e2 <etharp_raw+0xde>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 801c82e:	8943      	ldrh	r3, [r0, #10]
 801c830:	2b1b      	cmp	r3, #27
 801c832:	d946      	bls.n	801c8c2 <etharp_raw+0xbe>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 801c834:	686c      	ldr	r4, [r5, #4]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 801c836:	4658      	mov	r0, fp
 801c838:	f7f7 fa20 	bl	8013c7c <lwip_htons>
 801c83c:	80e0      	strh	r0, [r4, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 801c83e:	f896 3034 	ldrb.w	r3, [r6, #52]	; 0x34
 801c842:	2b06      	cmp	r3, #6
 801c844:	d006      	beq.n	801c854 <etharp_raw+0x50>
 801c846:	4b2a      	ldr	r3, [pc, #168]	; (801c8f0 <etharp_raw+0xec>)
 801c848:	f240 426a 	movw	r2, #1130	; 0x46a
 801c84c:	4929      	ldr	r1, [pc, #164]	; (801c8f4 <etharp_raw+0xf0>)
 801c84e:	482a      	ldr	r0, [pc, #168]	; (801c8f8 <etharp_raw+0xf4>)
 801c850:	f003 f9da 	bl	801fc08 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 801c854:	f8d8 1000 	ldr.w	r1, [r8]
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801c858:	f04f 0e08 	mov.w	lr, #8
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
  hdr->protolen = sizeof(ip4_addr_t);
 801c85c:	f04f 0c04 	mov.w	ip, #4
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801c860:	4630      	mov	r0, r6
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 801c862:	60a1      	str	r1, [r4, #8]
  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 801c864:	2600      	movs	r6, #0
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 801c866:	f8b8 1004 	ldrh.w	r1, [r8, #4]
  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 801c86a:	f04f 0801 	mov.w	r8, #1
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801c86e:	4653      	mov	r3, sl
 801c870:	464a      	mov	r2, r9
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 801c872:	81a1      	strh	r1, [r4, #12]
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 801c874:	6839      	ldr	r1, [r7, #0]
 801c876:	f8c4 1012 	str.w	r1, [r4, #18]
  hdr->hwlen = ETH_HWADDR_LEN;
 801c87a:	2106      	movs	r1, #6
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 801c87c:	88bf      	ldrh	r7, [r7, #4]
 801c87e:	82e7      	strh	r7, [r4, #22]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 801c880:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 801c882:	683f      	ldr	r7, [r7, #0]
 801c884:	f8c4 700e 	str.w	r7, [r4, #14]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801c888:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 801c88a:	683f      	ldr	r7, [r7, #0]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801c88c:	f884 e002 	strb.w	lr, [r4, #2]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801c890:	61a7      	str	r7, [r4, #24]
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801c892:	f640 0706 	movw	r7, #2054	; 0x806
  hdr->hwlen = ETH_HWADDR_LEN;
 801c896:	7121      	strb	r1, [r4, #4]
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801c898:	4629      	mov	r1, r5
  hdr->protolen = sizeof(ip4_addr_t);
 801c89a:	f884 c005 	strb.w	ip, [r4, #5]
  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 801c89e:	7026      	strb	r6, [r4, #0]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801c8a0:	70e6      	strb	r6, [r4, #3]
  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 801c8a2:	f884 8001 	strb.w	r8, [r4, #1]
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801c8a6:	9700      	str	r7, [sp, #0]
 801c8a8:	f001 fd2c 	bl	801e304 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
 801c8ac:	4a13      	ldr	r2, [pc, #76]	; (801c8fc <etharp_raw+0xf8>)
  /* free ARP query packet */
  pbuf_free(p);
 801c8ae:	4628      	mov	r0, r5
  ETHARP_STATS_INC(etharp.xmit);
 801c8b0:	8b13      	ldrh	r3, [r2, #24]
 801c8b2:	4443      	add	r3, r8
 801c8b4:	8313      	strh	r3, [r2, #24]
  pbuf_free(p);
 801c8b6:	f7f9 f84f 	bl	8015958 <pbuf_free>
  p = NULL;
  /* could not allocate pbuf for ARP request */

  return result;
 801c8ba:	4630      	mov	r0, r6
}
 801c8bc:	b003      	add	sp, #12
 801c8be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 801c8c2:	4b0b      	ldr	r3, [pc, #44]	; (801c8f0 <etharp_raw+0xec>)
 801c8c4:	f240 4263 	movw	r2, #1123	; 0x463
 801c8c8:	490d      	ldr	r1, [pc, #52]	; (801c900 <etharp_raw+0xfc>)
 801c8ca:	480b      	ldr	r0, [pc, #44]	; (801c8f8 <etharp_raw+0xf4>)
 801c8cc:	f003 f99c 	bl	801fc08 <iprintf>
 801c8d0:	e7b0      	b.n	801c834 <etharp_raw+0x30>
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801c8d2:	4b07      	ldr	r3, [pc, #28]	; (801c8f0 <etharp_raw+0xec>)
 801c8d4:	f240 4257 	movw	r2, #1111	; 0x457
 801c8d8:	490a      	ldr	r1, [pc, #40]	; (801c904 <etharp_raw+0x100>)
 801c8da:	4807      	ldr	r0, [pc, #28]	; (801c8f8 <etharp_raw+0xf4>)
 801c8dc:	f003 f994 	bl	801fc08 <iprintf>
 801c8e0:	e79c      	b.n	801c81c <etharp_raw+0x18>
    ETHARP_STATS_INC(etharp.memerr);
 801c8e2:	4a06      	ldr	r2, [pc, #24]	; (801c8fc <etharp_raw+0xf8>)
    return ERR_MEM;
 801c8e4:	f04f 30ff 	mov.w	r0, #4294967295
    ETHARP_STATS_INC(etharp.memerr);
 801c8e8:	8c93      	ldrh	r3, [r2, #36]	; 0x24
 801c8ea:	3301      	adds	r3, #1
 801c8ec:	8493      	strh	r3, [r2, #36]	; 0x24
    return ERR_MEM;
 801c8ee:	e7e5      	b.n	801c8bc <etharp_raw+0xb8>
 801c8f0:	0803d820 	.word	0x0803d820
 801c8f4:	0803d7dc 	.word	0x0803d7dc
 801c8f8:	08024d0c 	.word	0x08024d0c
 801c8fc:	20035fa4 	.word	0x20035fa4
 801c900:	0803d7a8 	.word	0x0803d7a8
 801c904:	08024cfc 	.word	0x08024cfc

0801c908 <etharp_output_to_arp_index>:
{
 801c908:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801c90c:	0055      	lsls	r5, r2, #1
 801c90e:	4e2f      	ldr	r6, [pc, #188]	; (801c9cc <etharp_output_to_arp_index+0xc4>)
{
 801c910:	b084      	sub	sp, #16
 801c912:	4614      	mov	r4, r2
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801c914:	eb05 0802 	add.w	r8, r5, r2
{
 801c918:	4607      	mov	r7, r0
 801c91a:	4689      	mov	r9, r1
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801c91c:	eb06 08c8 	add.w	r8, r6, r8, lsl #3
 801c920:	f898 3014 	ldrb.w	r3, [r8, #20]
 801c924:	2b01      	cmp	r3, #1
 801c926:	d934      	bls.n	801c992 <etharp_output_to_arp_index+0x8a>
 801c928:	eb04 0144 	add.w	r1, r4, r4, lsl #1
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801c92c:	2b02      	cmp	r3, #2
 801c92e:	f107 082e 	add.w	r8, r7, #46	; 0x2e
 801c932:	ea4f 01c1 	mov.w	r1, r1, lsl #3
 801c936:	f101 0a0c 	add.w	sl, r1, #12
 801c93a:	44b2      	add	sl, r6
 801c93c:	d00b      	beq.n	801c956 <etharp_output_to_arp_index+0x4e>
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 801c93e:	f44f 6400 	mov.w	r4, #2048	; 0x800
 801c942:	4653      	mov	r3, sl
 801c944:	4642      	mov	r2, r8
 801c946:	4649      	mov	r1, r9
 801c948:	4638      	mov	r0, r7
 801c94a:	9400      	str	r4, [sp, #0]
 801c94c:	f001 fcda 	bl	801e304 <ethernet_output>
}
 801c950:	b004      	add	sp, #16
 801c952:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 801c956:	442c      	add	r4, r5
 801c958:	eb06 04c4 	add.w	r4, r6, r4, lsl #3
 801c95c:	8a63      	ldrh	r3, [r4, #18]
 801c95e:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 801c962:	d820      	bhi.n	801c9a6 <etharp_output_to_arp_index+0x9e>
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 801c964:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 801c968:	d3e9      	bcc.n	801c93e <etharp_output_to_arp_index+0x36>
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 801c96a:	3104      	adds	r1, #4
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801c96c:	2201      	movs	r2, #1
 801c96e:	4b18      	ldr	r3, [pc, #96]	; (801c9d0 <etharp_output_to_arp_index+0xc8>)
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801c970:	1d38      	adds	r0, r7, #4
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 801c972:	4431      	add	r1, r6
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801c974:	9203      	str	r2, [sp, #12]
 801c976:	9301      	str	r3, [sp, #4]
 801c978:	4652      	mov	r2, sl
 801c97a:	9102      	str	r1, [sp, #8]
 801c97c:	4643      	mov	r3, r8
 801c97e:	9000      	str	r0, [sp, #0]
 801c980:	4641      	mov	r1, r8
 801c982:	4638      	mov	r0, r7
 801c984:	f7ff ff3e 	bl	801c804 <etharp_raw>
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 801c988:	2800      	cmp	r0, #0
 801c98a:	d1d8      	bne.n	801c93e <etharp_output_to_arp_index+0x36>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801c98c:	2303      	movs	r3, #3
 801c98e:	7523      	strb	r3, [r4, #20]
 801c990:	e7d5      	b.n	801c93e <etharp_output_to_arp_index+0x36>
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801c992:	4b10      	ldr	r3, [pc, #64]	; (801c9d4 <etharp_output_to_arp_index+0xcc>)
 801c994:	f240 22ef 	movw	r2, #751	; 0x2ef
 801c998:	490f      	ldr	r1, [pc, #60]	; (801c9d8 <etharp_output_to_arp_index+0xd0>)
 801c99a:	4810      	ldr	r0, [pc, #64]	; (801c9dc <etharp_output_to_arp_index+0xd4>)
 801c99c:	f003 f934 	bl	801fc08 <iprintf>
 801c9a0:	f898 3014 	ldrb.w	r3, [r8, #20]
 801c9a4:	e7c0      	b.n	801c928 <etharp_output_to_arp_index+0x20>
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 801c9a6:	3104      	adds	r1, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801c9a8:	2001      	movs	r0, #1
 801c9aa:	4b09      	ldr	r3, [pc, #36]	; (801c9d0 <etharp_output_to_arp_index+0xc8>)
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801c9ac:	1d3a      	adds	r2, r7, #4
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 801c9ae:	440e      	add	r6, r1
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801c9b0:	9003      	str	r0, [sp, #12]
 801c9b2:	9301      	str	r3, [sp, #4]
 801c9b4:	4641      	mov	r1, r8
 801c9b6:	9200      	str	r2, [sp, #0]
 801c9b8:	4643      	mov	r3, r8
 801c9ba:	9602      	str	r6, [sp, #8]
 801c9bc:	4638      	mov	r0, r7
 801c9be:	4a08      	ldr	r2, [pc, #32]	; (801c9e0 <etharp_output_to_arp_index+0xd8>)
 801c9c0:	f7ff ff20 	bl	801c804 <etharp_raw>
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 801c9c4:	2800      	cmp	r0, #0
 801c9c6:	d1ba      	bne.n	801c93e <etharp_output_to_arp_index+0x36>
 801c9c8:	e7e0      	b.n	801c98c <etharp_output_to_arp_index+0x84>
 801c9ca:	bf00      	nop
 801c9cc:	2002233c 	.word	0x2002233c
 801c9d0:	0803dc1c 	.word	0x0803dc1c
 801c9d4:	0803d820 	.word	0x0803d820
 801c9d8:	0803d74c 	.word	0x0803d74c
 801c9dc:	08024d0c 	.word	0x08024d0c
 801c9e0:	0803dba8 	.word	0x0803dba8

0801c9e4 <etharp_tmr>:
{
 801c9e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c9e8:	4c1f      	ldr	r4, [pc, #124]	; (801ca68 <etharp_tmr+0x84>)
 801c9ea:	b084      	sub	sp, #16
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801c9ec:	2600      	movs	r6, #0
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801c9ee:	f8df 8080 	ldr.w	r8, [pc, #128]	; 801ca70 <etharp_tmr+0x8c>
 801c9f2:	f504 7540 	add.w	r5, r4, #768	; 0x300
 801c9f6:	4f1d      	ldr	r7, [pc, #116]	; (801ca6c <etharp_tmr+0x88>)
 801c9f8:	e00a      	b.n	801ca10 <etharp_tmr+0x2c>
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801c9fa:	2901      	cmp	r1, #1
 801c9fc:	d020      	beq.n	801ca40 <etharp_tmr+0x5c>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 801c9fe:	2903      	cmp	r1, #3
 801ca00:	d02f      	beq.n	801ca62 <etharp_tmr+0x7e>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 801ca02:	2904      	cmp	r1, #4
 801ca04:	d101      	bne.n	801ca0a <etharp_tmr+0x26>
        arp_table[i].state = ETHARP_STATE_STABLE;
 801ca06:	2302      	movs	r3, #2
 801ca08:	7423      	strb	r3, [r4, #16]
 801ca0a:	3418      	adds	r4, #24
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801ca0c:	42ac      	cmp	r4, r5
 801ca0e:	d014      	beq.n	801ca3a <etharp_tmr+0x56>
    u8_t state = arp_table[i].state;
 801ca10:	7c21      	ldrb	r1, [r4, #16]
    if (state != ETHARP_STATE_EMPTY
 801ca12:	2900      	cmp	r1, #0
 801ca14:	d0f9      	beq.n	801ca0a <etharp_tmr+0x26>
      arp_table[i].ctime++;
 801ca16:	89e3      	ldrh	r3, [r4, #14]
 801ca18:	3301      	adds	r3, #1
 801ca1a:	b29b      	uxth	r3, r3
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801ca1c:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
      arp_table[i].ctime++;
 801ca20:	81e3      	strh	r3, [r4, #14]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801ca22:	d3ea      	bcc.n	801c9fa <etharp_tmr+0x16>
  if (arp_table[i].q != NULL) {
 801ca24:	f854 0c04 	ldr.w	r0, [r4, #-4]
 801ca28:	b118      	cbz	r0, 801ca32 <etharp_tmr+0x4e>
    free_etharp_q(arp_table[i].q);
 801ca2a:	f7ff fe0d 	bl	801c648 <free_etharp_q>
    arp_table[i].q = NULL;
 801ca2e:	f844 6c04 	str.w	r6, [r4, #-4]
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801ca32:	7426      	strb	r6, [r4, #16]
 801ca34:	3418      	adds	r4, #24
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801ca36:	42ac      	cmp	r4, r5
 801ca38:	d1ea      	bne.n	801ca10 <etharp_tmr+0x2c>
}
 801ca3a:	b004      	add	sp, #16
 801ca3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801ca40:	2b04      	cmp	r3, #4
 801ca42:	d8ef      	bhi.n	801ca24 <etharp_tmr+0x40>
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 801ca44:	6860      	ldr	r0, [r4, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801ca46:	463a      	mov	r2, r7
 801ca48:	9103      	str	r1, [sp, #12]
 801ca4a:	f100 032e 	add.w	r3, r0, #46	; 0x2e
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801ca4e:	f100 0c04 	add.w	ip, r0, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801ca52:	e9cd 8401 	strd	r8, r4, [sp, #4]
 801ca56:	4619      	mov	r1, r3
 801ca58:	f8cd c000 	str.w	ip, [sp]
 801ca5c:	f7ff fed2 	bl	801c804 <etharp_raw>
 801ca60:	e7d3      	b.n	801ca0a <etharp_tmr+0x26>
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 801ca62:	2304      	movs	r3, #4
 801ca64:	7423      	strb	r3, [r4, #16]
 801ca66:	e7d0      	b.n	801ca0a <etharp_tmr+0x26>
 801ca68:	20022340 	.word	0x20022340
 801ca6c:	0803dba8 	.word	0x0803dba8
 801ca70:	0803dc1c 	.word	0x0803dc1c

0801ca74 <etharp_cleanup_netif>:
{
 801ca74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ca76:	4c0d      	ldr	r4, [pc, #52]	; (801caac <etharp_cleanup_netif+0x38>)
 801ca78:	4606      	mov	r6, r0
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801ca7a:	2700      	movs	r7, #0
 801ca7c:	f504 7540 	add.w	r5, r4, #768	; 0x300
 801ca80:	e002      	b.n	801ca88 <etharp_cleanup_netif+0x14>
 801ca82:	3418      	adds	r4, #24
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801ca84:	42ac      	cmp	r4, r5
 801ca86:	d00f      	beq.n	801caa8 <etharp_cleanup_netif+0x34>
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 801ca88:	7d23      	ldrb	r3, [r4, #20]
 801ca8a:	2b00      	cmp	r3, #0
 801ca8c:	d0f9      	beq.n	801ca82 <etharp_cleanup_netif+0xe>
 801ca8e:	68a3      	ldr	r3, [r4, #8]
 801ca90:	42b3      	cmp	r3, r6
 801ca92:	d1f6      	bne.n	801ca82 <etharp_cleanup_netif+0xe>
  if (arp_table[i].q != NULL) {
 801ca94:	6823      	ldr	r3, [r4, #0]
    free_etharp_q(arp_table[i].q);
 801ca96:	4618      	mov	r0, r3
  if (arp_table[i].q != NULL) {
 801ca98:	b113      	cbz	r3, 801caa0 <etharp_cleanup_netif+0x2c>
    free_etharp_q(arp_table[i].q);
 801ca9a:	f7ff fdd5 	bl	801c648 <free_etharp_q>
    arp_table[i].q = NULL;
 801ca9e:	6027      	str	r7, [r4, #0]
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801caa0:	7527      	strb	r7, [r4, #20]
 801caa2:	3418      	adds	r4, #24
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801caa4:	42ac      	cmp	r4, r5
 801caa6:	d1ef      	bne.n	801ca88 <etharp_cleanup_netif+0x14>
}
 801caa8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801caaa:	bf00      	nop
 801caac:	2002233c 	.word	0x2002233c

0801cab0 <etharp_input>:
{
 801cab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801cab4:	b089      	sub	sp, #36	; 0x24
  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801cab6:	2900      	cmp	r1, #0
 801cab8:	f000 8097 	beq.w	801cbea <etharp_input+0x13a>
  hdr = (struct etharp_hdr *)p->payload;
 801cabc:	6845      	ldr	r5, [r0, #4]
 801cabe:	4604      	mov	r4, r0
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801cac0:	882b      	ldrh	r3, [r5, #0]
 801cac2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801cac6:	d102      	bne.n	801cace <etharp_input+0x1e>
 801cac8:	792b      	ldrb	r3, [r5, #4]
 801caca:	2b06      	cmp	r3, #6
 801cacc:	d00c      	beq.n	801cae8 <etharp_input+0x38>
    ETHARP_STATS_INC(etharp.proterr);
 801cace:	4b5c      	ldr	r3, [pc, #368]	; (801cc40 <etharp_input+0x190>)
    pbuf_free(p);
 801cad0:	4620      	mov	r0, r4
    ETHARP_STATS_INC(etharp.proterr);
 801cad2:	8d19      	ldrh	r1, [r3, #40]	; 0x28
    ETHARP_STATS_INC(etharp.drop);
 801cad4:	8bda      	ldrh	r2, [r3, #30]
    ETHARP_STATS_INC(etharp.proterr);
 801cad6:	3101      	adds	r1, #1
    ETHARP_STATS_INC(etharp.drop);
 801cad8:	3201      	adds	r2, #1
    ETHARP_STATS_INC(etharp.proterr);
 801cada:	8519      	strh	r1, [r3, #40]	; 0x28
    ETHARP_STATS_INC(etharp.drop);
 801cadc:	83da      	strh	r2, [r3, #30]
    pbuf_free(p);
 801cade:	f7f8 ff3b 	bl	8015958 <pbuf_free>
}
 801cae2:	b009      	add	sp, #36	; 0x24
 801cae4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801cae8:	796b      	ldrb	r3, [r5, #5]
 801caea:	2b04      	cmp	r3, #4
 801caec:	d1ef      	bne.n	801cace <etharp_input+0x1e>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801caee:	886b      	ldrh	r3, [r5, #2]
 801caf0:	2b08      	cmp	r3, #8
 801caf2:	d1ec      	bne.n	801cace <etharp_input+0x1e>
  ETHARP_STATS_INC(etharp.recv);
 801caf4:	f8df a148 	ldr.w	sl, [pc, #328]	; 801cc40 <etharp_input+0x190>
 801caf8:	460e      	mov	r6, r1
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801cafa:	684a      	ldr	r2, [r1, #4]
 801cafc:	f105 0908 	add.w	r9, r5, #8
  ETHARP_STATS_INC(etharp.recv);
 801cb00:	f8ba 301a 	ldrh.w	r3, [sl, #26]
 801cb04:	3301      	adds	r3, #1
 801cb06:	f8aa 301a 	strh.w	r3, [sl, #26]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 801cb0a:	f8d5 000e 	ldr.w	r0, [r5, #14]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 801cb0e:	69ab      	ldr	r3, [r5, #24]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 801cb10:	9007      	str	r0, [sp, #28]
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801cb12:	2a00      	cmp	r2, #0
 801cb14:	d073      	beq.n	801cbfe <etharp_input+0x14e>
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801cb16:	429a      	cmp	r2, r3
 801cb18:	f000 808d 	beq.w	801cc36 <etharp_input+0x186>
    for_us = 0;
 801cb1c:	2300      	movs	r3, #0
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801cb1e:	2702      	movs	r7, #2
    for_us = 0;
 801cb20:	9305      	str	r3, [sp, #20]
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 801cb22:	f896 3034 	ldrb.w	r3, [r6, #52]	; 0x34
 801cb26:	2b06      	cmp	r3, #6
 801cb28:	d007      	beq.n	801cb3a <etharp_input+0x8a>
 801cb2a:	4b46      	ldr	r3, [pc, #280]	; (801cc44 <etharp_input+0x194>)
 801cb2c:	f240 12a9 	movw	r2, #425	; 0x1a9
 801cb30:	4945      	ldr	r1, [pc, #276]	; (801cc48 <etharp_input+0x198>)
 801cb32:	4846      	ldr	r0, [pc, #280]	; (801cc4c <etharp_input+0x19c>)
 801cb34:	f003 f868 	bl	801fc08 <iprintf>
 801cb38:	9807      	ldr	r0, [sp, #28]
  if (ip4_addr_isany(ipaddr) ||
 801cb3a:	2800      	cmp	r0, #0
 801cb3c:	d046      	beq.n	801cbcc <etharp_input+0x11c>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801cb3e:	4631      	mov	r1, r6
 801cb40:	f000 fe06 	bl	801d750 <ip4_addr_isbroadcast_u32>
  if (ip4_addr_isany(ipaddr) ||
 801cb44:	4683      	mov	fp, r0
 801cb46:	2800      	cmp	r0, #0
 801cb48:	d140      	bne.n	801cbcc <etharp_input+0x11c>
      ip4_addr_ismulticast(ipaddr)) {
 801cb4a:	9b07      	ldr	r3, [sp, #28]
 801cb4c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801cb50:	2be0      	cmp	r3, #224	; 0xe0
 801cb52:	d03b      	beq.n	801cbcc <etharp_input+0x11c>
  i = etharp_find_entry(ipaddr, flags, netif);
 801cb54:	4639      	mov	r1, r7
 801cb56:	4632      	mov	r2, r6
 801cb58:	a807      	add	r0, sp, #28
 801cb5a:	f7ff fda3 	bl	801c6a4 <etharp_find_entry>
  if (i < 0) {
 801cb5e:	2800      	cmp	r0, #0
 801cb60:	db34      	blt.n	801cbcc <etharp_input+0x11c>
    arp_table[i].state = ETHARP_STATE_STABLE;
 801cb62:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 801cb66:	493a      	ldr	r1, [pc, #232]	; (801cc50 <etharp_input+0x1a0>)
 801cb68:	2702      	movs	r7, #2
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801cb6a:	f04f 0c18 	mov.w	ip, #24
    arp_table[i].state = ETHARP_STATE_STABLE;
 801cb6e:	00d2      	lsls	r2, r2, #3
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801cb70:	230c      	movs	r3, #12
 801cb72:	fb10 330c 	smlabb	r3, r0, ip, r3
    arp_table[i].state = ETHARP_STATE_STABLE;
 801cb76:	eb01 0802 	add.w	r8, r1, r2
 801cb7a:	f888 7014 	strb.w	r7, [r8, #20]
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801cb7e:	18cf      	adds	r7, r1, r3
  arp_table[i].netif = netif;
 801cb80:	f8c8 6008 	str.w	r6, [r8, #8]
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801cb84:	f8d9 0000 	ldr.w	r0, [r9]
 801cb88:	50c8      	str	r0, [r1, r3]
 801cb8a:	f8b9 3004 	ldrh.w	r3, [r9, #4]
 801cb8e:	80bb      	strh	r3, [r7, #4]
  while (arp_table[i].q != NULL) {
 801cb90:	588b      	ldr	r3, [r1, r2]
  arp_table[i].ctime = 0;
 801cb92:	f8a8 b012 	strh.w	fp, [r8, #18]
  while (arp_table[i].q != NULL) {
 801cb96:	b1cb      	cbz	r3, 801cbcc <etharp_input+0x11c>
 801cb98:	f106 0b2e 	add.w	fp, r6, #46	; 0x2e
    arp_table[i].q = q->next;
 801cb9c:	681a      	ldr	r2, [r3, #0]
    memp_free(MEMP_ARP_QUEUE, q);
 801cb9e:	4619      	mov	r1, r3
    p = q->p;
 801cba0:	685f      	ldr	r7, [r3, #4]
    memp_free(MEMP_ARP_QUEUE, q);
 801cba2:	200b      	movs	r0, #11
    arp_table[i].q = q->next;
 801cba4:	f8c8 2000 	str.w	r2, [r8]
    memp_free(MEMP_ARP_QUEUE, q);
 801cba8:	f7f8 fbfc 	bl	80153a4 <memp_free>
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 801cbac:	f44f 6000 	mov.w	r0, #2048	; 0x800
 801cbb0:	464b      	mov	r3, r9
 801cbb2:	4639      	mov	r1, r7
 801cbb4:	465a      	mov	r2, fp
 801cbb6:	9000      	str	r0, [sp, #0]
 801cbb8:	4630      	mov	r0, r6
 801cbba:	f001 fba3 	bl	801e304 <ethernet_output>
    pbuf_free(p);
 801cbbe:	4638      	mov	r0, r7
 801cbc0:	f7f8 feca 	bl	8015958 <pbuf_free>
  while (arp_table[i].q != NULL) {
 801cbc4:	f8d8 3000 	ldr.w	r3, [r8]
 801cbc8:	2b00      	cmp	r3, #0
 801cbca:	d1e7      	bne.n	801cb9c <etharp_input+0xec>
  switch (hdr->opcode) {
 801cbcc:	88eb      	ldrh	r3, [r5, #6]
 801cbce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801cbd2:	d01d      	beq.n	801cc10 <etharp_input+0x160>
 801cbd4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801cbd8:	d114      	bne.n	801cc04 <etharp_input+0x154>
      dhcp_arp_reply(netif, &sipaddr);
 801cbda:	4630      	mov	r0, r6
 801cbdc:	a907      	add	r1, sp, #28
 801cbde:	f7ff fa69 	bl	801c0b4 <dhcp_arp_reply>
  pbuf_free(p);
 801cbe2:	4620      	mov	r0, r4
 801cbe4:	f7f8 feb8 	bl	8015958 <pbuf_free>
 801cbe8:	e77b      	b.n	801cae2 <etharp_input+0x32>
  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801cbea:	4b16      	ldr	r3, [pc, #88]	; (801cc44 <etharp_input+0x194>)
 801cbec:	f240 228a 	movw	r2, #650	; 0x28a
 801cbf0:	4918      	ldr	r1, [pc, #96]	; (801cc54 <etharp_input+0x1a4>)
 801cbf2:	4816      	ldr	r0, [pc, #88]	; (801cc4c <etharp_input+0x19c>)
 801cbf4:	f003 f808 	bl	801fc08 <iprintf>
}
 801cbf8:	b009      	add	sp, #36	; 0x24
 801cbfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    for_us = 0;
 801cbfe:	9205      	str	r2, [sp, #20]
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801cc00:	2702      	movs	r7, #2
 801cc02:	e78e      	b.n	801cb22 <etharp_input+0x72>
      ETHARP_STATS_INC(etharp.err);
 801cc04:	f8ba 302c 	ldrh.w	r3, [sl, #44]	; 0x2c
 801cc08:	3301      	adds	r3, #1
 801cc0a:	f8aa 302c 	strh.w	r3, [sl, #44]	; 0x2c
      break;
 801cc0e:	e7e8      	b.n	801cbe2 <etharp_input+0x132>
      if (for_us) {
 801cc10:	9b05      	ldr	r3, [sp, #20]
 801cc12:	2b00      	cmp	r3, #0
 801cc14:	d0e5      	beq.n	801cbe2 <etharp_input+0x132>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 801cc16:	f106 032e 	add.w	r3, r6, #46	; 0x2e
        etharp_raw(netif,
 801cc1a:	2002      	movs	r0, #2
 801cc1c:	af07      	add	r7, sp, #28
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 801cc1e:	1d35      	adds	r5, r6, #4
        etharp_raw(netif,
 801cc20:	9003      	str	r0, [sp, #12]
 801cc22:	464a      	mov	r2, r9
 801cc24:	f8cd 9004 	str.w	r9, [sp, #4]
 801cc28:	4619      	mov	r1, r3
 801cc2a:	4630      	mov	r0, r6
 801cc2c:	9702      	str	r7, [sp, #8]
 801cc2e:	9500      	str	r5, [sp, #0]
 801cc30:	f7ff fde8 	bl	801c804 <etharp_raw>
 801cc34:	e7d5      	b.n	801cbe2 <etharp_input+0x132>
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 801cc36:	2301      	movs	r3, #1
 801cc38:	9305      	str	r3, [sp, #20]
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801cc3a:	461f      	mov	r7, r3
 801cc3c:	e771      	b.n	801cb22 <etharp_input+0x72>
 801cc3e:	bf00      	nop
 801cc40:	20035fa4 	.word	0x20035fa4
 801cc44:	0803d820 	.word	0x0803d820
 801cc48:	0803d728 	.word	0x0803d728
 801cc4c:	08024d0c 	.word	0x08024d0c
 801cc50:	2002233c 	.word	0x2002233c
 801cc54:	08024cfc 	.word	0x08024cfc

0801cc58 <etharp_query>:
{
 801cc58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801cc5c:	460f      	mov	r7, r1
 801cc5e:	b085      	sub	sp, #20
 801cc60:	4604      	mov	r4, r0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801cc62:	4601      	mov	r1, r0
 801cc64:	6838      	ldr	r0, [r7, #0]
{
 801cc66:	4616      	mov	r6, r2
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801cc68:	f000 fd72 	bl	801d750 <ip4_addr_isbroadcast_u32>
 801cc6c:	2800      	cmp	r0, #0
 801cc6e:	f040 80b3 	bne.w	801cdd8 <etharp_query+0x180>
      ip4_addr_ismulticast(ipaddr) ||
 801cc72:	683b      	ldr	r3, [r7, #0]
 801cc74:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
      ip4_addr_isany(ipaddr)) {
 801cc78:	2ae0      	cmp	r2, #224	; 0xe0
 801cc7a:	f000 80ad 	beq.w	801cdd8 <etharp_query+0x180>
 801cc7e:	2b00      	cmp	r3, #0
 801cc80:	f000 80aa 	beq.w	801cdd8 <etharp_query+0x180>
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 801cc84:	4622      	mov	r2, r4
 801cc86:	2101      	movs	r1, #1
 801cc88:	4638      	mov	r0, r7
 801cc8a:	f7ff fd0b 	bl	801c6a4 <etharp_find_entry>
  if (i_err < 0) {
 801cc8e:	1e05      	subs	r5, r0, #0
 801cc90:	db4c      	blt.n	801cd2c <etharp_query+0xd4>
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 801cc92:	2d7e      	cmp	r5, #126	; 0x7e
 801cc94:	dc53      	bgt.n	801cd3e <etharp_query+0xe6>
  i = (netif_addr_idx_t)i_err;
 801cc96:	b2ed      	uxtb	r5, r5
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 801cc98:	f8df 81c4 	ldr.w	r8, [pc, #452]	; 801ce60 <etharp_query+0x208>
 801cc9c:	ea4f 0945 	mov.w	r9, r5, lsl #1
 801cca0:	eb09 0205 	add.w	r2, r9, r5
 801cca4:	eb08 02c2 	add.w	r2, r8, r2, lsl #3
 801cca8:	7d13      	ldrb	r3, [r2, #20]
 801ccaa:	b18b      	cbz	r3, 801ccd0 <etharp_query+0x78>
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 801ccac:	f104 0a2e 	add.w	sl, r4, #46	; 0x2e
  if (is_new_entry || (q == NULL)) {
 801ccb0:	2e00      	cmp	r6, #0
 801ccb2:	f000 80a5 	beq.w	801ce00 <etharp_query+0x1a8>
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 801ccb6:	eb09 0305 	add.w	r3, r9, r5
  err_t result = ERR_MEM;
 801ccba:	f04f 30ff 	mov.w	r0, #4294967295
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 801ccbe:	eb08 03c3 	add.w	r3, r8, r3, lsl #3
 801ccc2:	7d1b      	ldrb	r3, [r3, #20]
 801ccc4:	2b01      	cmp	r3, #1
 801ccc6:	d820      	bhi.n	801cd0a <etharp_query+0xb2>
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801ccc8:	d041      	beq.n	801cd4e <etharp_query+0xf6>
}
 801ccca:	b005      	add	sp, #20
 801cccc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    arp_table[i].state = ETHARP_STATE_PENDING;
 801ccd0:	f04f 0c01 	mov.w	ip, #1
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 801ccd4:	f104 0a2e 	add.w	sl, r4, #46	; 0x2e
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801ccd8:	495a      	ldr	r1, [pc, #360]	; (801ce44 <etharp_query+0x1ec>)
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801ccda:	1d20      	adds	r0, r4, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801ccdc:	9702      	str	r7, [sp, #8]
 801ccde:	4653      	mov	r3, sl
 801cce0:	9101      	str	r1, [sp, #4]
 801cce2:	4651      	mov	r1, sl
 801cce4:	9000      	str	r0, [sp, #0]
 801cce6:	4620      	mov	r0, r4
 801cce8:	f8cd c00c 	str.w	ip, [sp, #12]
    arp_table[i].netif = netif;
 801ccec:	6094      	str	r4, [r2, #8]
    arp_table[i].state = ETHARP_STATE_PENDING;
 801ccee:	f882 c014 	strb.w	ip, [r2, #20]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801ccf2:	4a55      	ldr	r2, [pc, #340]	; (801ce48 <etharp_query+0x1f0>)
 801ccf4:	f7ff fd86 	bl	801c804 <etharp_raw>
    if (q == NULL) {
 801ccf8:	2e00      	cmp	r6, #0
 801ccfa:	d0e6      	beq.n	801ccca <etharp_query+0x72>
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 801ccfc:	eb09 0305 	add.w	r3, r9, r5
 801cd00:	eb08 03c3 	add.w	r3, r8, r3, lsl #3
 801cd04:	7d1b      	ldrb	r3, [r3, #20]
 801cd06:	2b01      	cmp	r3, #1
 801cd08:	d9de      	bls.n	801ccc8 <etharp_query+0x70>
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 801cd0a:	2318      	movs	r3, #24
 801cd0c:	4631      	mov	r1, r6
 801cd0e:	f44f 6700 	mov.w	r7, #2048	; 0x800
    ETHARP_SET_ADDRHINT(netif, i);
 801cd12:	4e4e      	ldr	r6, [pc, #312]	; (801ce4c <etharp_query+0x1f4>)
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 801cd14:	fb03 8305 	mla	r3, r3, r5, r8
 801cd18:	4652      	mov	r2, sl
 801cd1a:	9700      	str	r7, [sp, #0]
 801cd1c:	4620      	mov	r0, r4
 801cd1e:	330c      	adds	r3, #12
    ETHARP_SET_ADDRHINT(netif, i);
 801cd20:	7035      	strb	r5, [r6, #0]
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 801cd22:	f001 faef 	bl	801e304 <ethernet_output>
}
 801cd26:	b005      	add	sp, #20
 801cd28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (q) {
 801cd2c:	b11e      	cbz	r6, 801cd36 <etharp_query+0xde>
      ETHARP_STATS_INC(etharp.memerr);
 801cd2e:	4a48      	ldr	r2, [pc, #288]	; (801ce50 <etharp_query+0x1f8>)
 801cd30:	8c93      	ldrh	r3, [r2, #36]	; 0x24
 801cd32:	3301      	adds	r3, #1
 801cd34:	8493      	strh	r3, [r2, #36]	; 0x24
    return (err_t)i_err;
 801cd36:	b268      	sxtb	r0, r5
}
 801cd38:	b005      	add	sp, #20
 801cd3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 801cd3e:	4b45      	ldr	r3, [pc, #276]	; (801ce54 <etharp_query+0x1fc>)
 801cd40:	f240 32c1 	movw	r2, #961	; 0x3c1
 801cd44:	4944      	ldr	r1, [pc, #272]	; (801ce58 <etharp_query+0x200>)
 801cd46:	4845      	ldr	r0, [pc, #276]	; (801ce5c <etharp_query+0x204>)
 801cd48:	f002 ff5e 	bl	801fc08 <iprintf>
 801cd4c:	e7a3      	b.n	801cc96 <etharp_query+0x3e>
 801cd4e:	4634      	mov	r4, r6
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 801cd50:	f8df b100 	ldr.w	fp, [pc, #256]	; 801ce54 <etharp_query+0x1fc>
 801cd54:	f8df a10c 	ldr.w	sl, [pc, #268]	; 801ce64 <etharp_query+0x20c>
 801cd58:	e005      	b.n	801cd66 <etharp_query+0x10e>
      if (PBUF_NEEDS_COPY(p)) {
 801cd5a:	7b23      	ldrb	r3, [r4, #12]
 801cd5c:	065a      	lsls	r2, r3, #25
 801cd5e:	d413      	bmi.n	801cd88 <etharp_query+0x130>
      p = p->next;
 801cd60:	6824      	ldr	r4, [r4, #0]
    while (p) {
 801cd62:	2c00      	cmp	r4, #0
 801cd64:	d03b      	beq.n	801cdde <etharp_query+0x186>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 801cd66:	8962      	ldrh	r2, [r4, #10]
 801cd68:	8923      	ldrh	r3, [r4, #8]
 801cd6a:	429a      	cmp	r2, r3
 801cd6c:	d1f5      	bne.n	801cd5a <etharp_query+0x102>
 801cd6e:	6827      	ldr	r7, [r4, #0]
 801cd70:	465b      	mov	r3, fp
 801cd72:	f240 32f1 	movw	r2, #1009	; 0x3f1
 801cd76:	4651      	mov	r1, sl
 801cd78:	4838      	ldr	r0, [pc, #224]	; (801ce5c <etharp_query+0x204>)
 801cd7a:	b117      	cbz	r7, 801cd82 <etharp_query+0x12a>
 801cd7c:	f002 ff44 	bl	801fc08 <iprintf>
 801cd80:	e7eb      	b.n	801cd5a <etharp_query+0x102>
      if (PBUF_NEEDS_COPY(p)) {
 801cd82:	7b23      	ldrb	r3, [r4, #12]
 801cd84:	065b      	lsls	r3, r3, #25
 801cd86:	d52a      	bpl.n	801cdde <etharp_query+0x186>
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 801cd88:	4632      	mov	r2, r6
 801cd8a:	f44f 7120 	mov.w	r1, #640	; 0x280
 801cd8e:	200e      	movs	r0, #14
 801cd90:	f7f9 f964 	bl	801605c <pbuf_clone>
    if (p != NULL) {
 801cd94:	4606      	mov	r6, r0
 801cd96:	2800      	cmp	r0, #0
 801cd98:	d047      	beq.n	801ce2a <etharp_query+0x1d2>
      new_entry = (struct etharp_q_entry *)memp_malloc(MEMP_ARP_QUEUE);
 801cd9a:	f240 4206 	movw	r2, #1030	; 0x406
 801cd9e:	492d      	ldr	r1, [pc, #180]	; (801ce54 <etharp_query+0x1fc>)
 801cda0:	200b      	movs	r0, #11
 801cda2:	f7f8 fadb 	bl	801535c <memp_malloc_fn>
      if (new_entry != NULL) {
 801cda6:	2800      	cmp	r0, #0
 801cda8:	d046      	beq.n	801ce38 <etharp_query+0x1e0>
        if (arp_table[i].q != NULL) {
 801cdaa:	eb09 0305 	add.w	r3, r9, r5
        new_entry->next = 0;
 801cdae:	2200      	movs	r2, #0
        new_entry->p = p;
 801cdb0:	6046      	str	r6, [r0, #4]
        if (arp_table[i].q != NULL) {
 801cdb2:	00db      	lsls	r3, r3, #3
        new_entry->next = 0;
 801cdb4:	6002      	str	r2, [r0, #0]
        if (arp_table[i].q != NULL) {
 801cdb6:	f858 6003 	ldr.w	r6, [r8, r3]
 801cdba:	b37e      	cbz	r6, 801ce1c <etharp_query+0x1c4>
          while (r->next != NULL) {
 801cdbc:	6833      	ldr	r3, [r6, #0]
 801cdbe:	b38b      	cbz	r3, 801ce24 <etharp_query+0x1cc>
          qlen++;
 801cdc0:	2201      	movs	r2, #1
 801cdc2:	e000      	b.n	801cdc6 <etharp_query+0x16e>
 801cdc4:	4623      	mov	r3, r4
          while (r->next != NULL) {
 801cdc6:	681c      	ldr	r4, [r3, #0]
            qlen++;
 801cdc8:	3201      	adds	r2, #1
          while (r->next != NULL) {
 801cdca:	2c00      	cmp	r4, #0
 801cdcc:	d1fa      	bne.n	801cdc4 <etharp_query+0x16c>
        if (qlen >= ARP_QUEUE_LEN) {
 801cdce:	2a1f      	cmp	r2, #31
          r->next = new_entry;
 801cdd0:	6018      	str	r0, [r3, #0]
        if (qlen >= ARP_QUEUE_LEN) {
 801cdd2:	d808      	bhi.n	801cde6 <etharp_query+0x18e>
        result = ERR_OK;
 801cdd4:	4620      	mov	r0, r4
 801cdd6:	e778      	b.n	801ccca <etharp_query+0x72>
    return ERR_ARG;
 801cdd8:	f06f 000f 	mvn.w	r0, #15
 801cddc:	e775      	b.n	801ccca <etharp_query+0x72>
      pbuf_ref(p);
 801cdde:	4630      	mov	r0, r6
 801cde0:	f7f8 ff2e 	bl	8015c40 <pbuf_ref>
 801cde4:	e7d9      	b.n	801cd9a <etharp_query+0x142>
          pbuf_free(old->p);
 801cde6:	e9d6 3000 	ldrd	r3, r0, [r6]
          arp_table[i].q = arp_table[i].q->next;
 801cdea:	444d      	add	r5, r9
 801cdec:	f848 3035 	str.w	r3, [r8, r5, lsl #3]
          pbuf_free(old->p);
 801cdf0:	f7f8 fdb2 	bl	8015958 <pbuf_free>
          memp_free(MEMP_ARP_QUEUE, old);
 801cdf4:	200b      	movs	r0, #11
 801cdf6:	4631      	mov	r1, r6
 801cdf8:	f7f8 fad4 	bl	80153a4 <memp_free>
        result = ERR_OK;
 801cdfc:	4620      	mov	r0, r4
 801cdfe:	e764      	b.n	801ccca <etharp_query+0x72>
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801ce00:	1d22      	adds	r2, r4, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801ce02:	2101      	movs	r1, #1
 801ce04:	4b0f      	ldr	r3, [pc, #60]	; (801ce44 <etharp_query+0x1ec>)
 801ce06:	4620      	mov	r0, r4
 801ce08:	9200      	str	r2, [sp, #0]
 801ce0a:	9301      	str	r3, [sp, #4]
 801ce0c:	4653      	mov	r3, sl
 801ce0e:	4a0e      	ldr	r2, [pc, #56]	; (801ce48 <etharp_query+0x1f0>)
 801ce10:	e9cd 7102 	strd	r7, r1, [sp, #8]
 801ce14:	4651      	mov	r1, sl
 801ce16:	f7ff fcf5 	bl	801c804 <etharp_raw>
 801ce1a:	e756      	b.n	801ccca <etharp_query+0x72>
          arp_table[i].q = new_entry;
 801ce1c:	f848 0003 	str.w	r0, [r8, r3]
        result = ERR_OK;
 801ce20:	4630      	mov	r0, r6
 801ce22:	e752      	b.n	801ccca <etharp_query+0x72>
          r->next = new_entry;
 801ce24:	6030      	str	r0, [r6, #0]
        result = ERR_OK;
 801ce26:	4618      	mov	r0, r3
 801ce28:	e74f      	b.n	801ccca <etharp_query+0x72>
      ETHARP_STATS_INC(etharp.memerr);
 801ce2a:	4a09      	ldr	r2, [pc, #36]	; (801ce50 <etharp_query+0x1f8>)
      result = ERR_MEM;
 801ce2c:	f04f 30ff 	mov.w	r0, #4294967295
      ETHARP_STATS_INC(etharp.memerr);
 801ce30:	8c93      	ldrh	r3, [r2, #36]	; 0x24
 801ce32:	3301      	adds	r3, #1
 801ce34:	8493      	strh	r3, [r2, #36]	; 0x24
 801ce36:	e748      	b.n	801ccca <etharp_query+0x72>
        pbuf_free(p);
 801ce38:	4630      	mov	r0, r6
 801ce3a:	f7f8 fd8d 	bl	8015958 <pbuf_free>
        result = ERR_MEM;
 801ce3e:	f04f 30ff 	mov.w	r0, #4294967295
 801ce42:	e742      	b.n	801ccca <etharp_query+0x72>
 801ce44:	0803dc1c 	.word	0x0803dc1c
 801ce48:	0803dba8 	.word	0x0803dba8
 801ce4c:	2002263c 	.word	0x2002263c
 801ce50:	20035fa4 	.word	0x20035fa4
 801ce54:	0803d820 	.word	0x0803d820
 801ce58:	0803d77c 	.word	0x0803d77c
 801ce5c:	08024d0c 	.word	0x08024d0c
 801ce60:	2002233c 	.word	0x2002233c
 801ce64:	0803d78c 	.word	0x0803d78c

0801ce68 <etharp_output>:
{
 801ce68:	b5f0      	push	{r4, r5, r6, r7, lr}
 801ce6a:	460f      	mov	r7, r1
 801ce6c:	b085      	sub	sp, #20
 801ce6e:	4616      	mov	r6, r2
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801ce70:	4604      	mov	r4, r0
 801ce72:	2800      	cmp	r0, #0
 801ce74:	d07f      	beq.n	801cf76 <etharp_output+0x10e>
  LWIP_ASSERT("q != NULL", q != NULL);
 801ce76:	2f00      	cmp	r7, #0
 801ce78:	d06c      	beq.n	801cf54 <etharp_output+0xec>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 801ce7a:	2e00      	cmp	r6, #0
 801ce7c:	d073      	beq.n	801cf66 <etharp_output+0xfe>
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 801ce7e:	4621      	mov	r1, r4
 801ce80:	6830      	ldr	r0, [r6, #0]
 801ce82:	f000 fc65 	bl	801d750 <ip4_addr_isbroadcast_u32>
 801ce86:	2800      	cmp	r0, #0
 801ce88:	d15b      	bne.n	801cf42 <etharp_output+0xda>
  } else if (ip4_addr_ismulticast(ipaddr)) {
 801ce8a:	6833      	ldr	r3, [r6, #0]
 801ce8c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 801ce90:	2ae0      	cmp	r2, #224	; 0xe0
 801ce92:	d039      	beq.n	801cf08 <etharp_output+0xa0>
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801ce94:	e9d4 2101 	ldrd	r2, r1, [r4, #4]
 801ce98:	405a      	eors	r2, r3
 801ce9a:	420a      	tst	r2, r1
 801ce9c:	d009      	beq.n	801ceb2 <etharp_output+0x4a>
        !ip4_addr_islinklocal(ipaddr)) {
 801ce9e:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801cea0:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 801cea4:	4293      	cmp	r3, r2
 801cea6:	d004      	beq.n	801ceb2 <etharp_output+0x4a>
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 801cea8:	68e3      	ldr	r3, [r4, #12]
 801ceaa:	2b00      	cmp	r3, #0
 801ceac:	d07b      	beq.n	801cfa6 <etharp_output+0x13e>
            dst_addr = netif_ip4_gw(netif);
 801ceae:	f104 060c 	add.w	r6, r4, #12
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801ceb2:	f8df c118 	ldr.w	ip, [pc, #280]	; 801cfcc <etharp_output+0x164>
 801ceb6:	4b3d      	ldr	r3, [pc, #244]	; (801cfac <etharp_output+0x144>)
 801ceb8:	f89c 2000 	ldrb.w	r2, [ip]
 801cebc:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 801cec0:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 801cec4:	7d19      	ldrb	r1, [r3, #20]
 801cec6:	2901      	cmp	r1, #1
 801cec8:	d902      	bls.n	801ced0 <etharp_output+0x68>
 801ceca:	6899      	ldr	r1, [r3, #8]
 801cecc:	42a1      	cmp	r1, r4
 801cece:	d05d      	beq.n	801cf8c <etharp_output+0x124>
 801ced0:	4a36      	ldr	r2, [pc, #216]	; (801cfac <etharp_output+0x144>)
{
 801ced2:	2300      	movs	r3, #0
 801ced4:	e003      	b.n	801cede <etharp_output+0x76>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801ced6:	2b20      	cmp	r3, #32
 801ced8:	f102 0218 	add.w	r2, r2, #24
 801cedc:	d033      	beq.n	801cf46 <etharp_output+0xde>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801cede:	7d11      	ldrb	r1, [r2, #20]
 801cee0:	b2dd      	uxtb	r5, r3
 801cee2:	3301      	adds	r3, #1
 801cee4:	2901      	cmp	r1, #1
 801cee6:	d9f6      	bls.n	801ced6 <etharp_output+0x6e>
          (arp_table[i].netif == netif) &&
 801cee8:	6891      	ldr	r1, [r2, #8]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801ceea:	42a1      	cmp	r1, r4
 801ceec:	d1f3      	bne.n	801ced6 <etharp_output+0x6e>
          (arp_table[i].netif == netif) &&
 801ceee:	6830      	ldr	r0, [r6, #0]
 801cef0:	6851      	ldr	r1, [r2, #4]
 801cef2:	4288      	cmp	r0, r1
 801cef4:	d1ef      	bne.n	801ced6 <etharp_output+0x6e>
        return etharp_output_to_arp_index(netif, q, i);
 801cef6:	4639      	mov	r1, r7
 801cef8:	462a      	mov	r2, r5
 801cefa:	4620      	mov	r0, r4
        ETHARP_SET_ADDRHINT(netif, i);
 801cefc:	f88c 5000 	strb.w	r5, [ip]
        return etharp_output_to_arp_index(netif, q, i);
 801cf00:	f7ff fd02 	bl	801c908 <etharp_output_to_arp_index>
}
 801cf04:	b005      	add	sp, #20
 801cf06:	bdf0      	pop	{r4, r5, r6, r7, pc}
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 801cf08:	7873      	ldrb	r3, [r6, #1]
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 801cf0a:	2501      	movs	r5, #1
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 801cf0c:	205e      	movs	r0, #94	; 0x5e
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 801cf0e:	78b1      	ldrb	r1, [r6, #2]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 801cf10:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 801cf14:	78f2      	ldrb	r2, [r6, #3]
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 801cf16:	f8ad 5008 	strh.w	r5, [sp, #8]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 801cf1a:	f88d 300b 	strb.w	r3, [sp, #11]
    dest = &mcastaddr;
 801cf1e:	ab02      	add	r3, sp, #8
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 801cf20:	f88d 000a 	strb.w	r0, [sp, #10]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 801cf24:	f88d 100c 	strb.w	r1, [sp, #12]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 801cf28:	f88d 200d 	strb.w	r2, [sp, #13]
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 801cf2c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 801cf30:	4639      	mov	r1, r7
 801cf32:	f104 022e 	add.w	r2, r4, #46	; 0x2e
 801cf36:	9000      	str	r0, [sp, #0]
 801cf38:	4620      	mov	r0, r4
 801cf3a:	f001 f9e3 	bl	801e304 <ethernet_output>
}
 801cf3e:	b005      	add	sp, #20
 801cf40:	bdf0      	pop	{r4, r5, r6, r7, pc}
    dest = (const struct eth_addr *)&ethbroadcast;
 801cf42:	4b1b      	ldr	r3, [pc, #108]	; (801cfb0 <etharp_output+0x148>)
 801cf44:	e7f2      	b.n	801cf2c <etharp_output+0xc4>
    return etharp_query(netif, dst_addr, q);
 801cf46:	463a      	mov	r2, r7
 801cf48:	4631      	mov	r1, r6
 801cf4a:	4620      	mov	r0, r4
 801cf4c:	f7ff fe84 	bl	801cc58 <etharp_query>
}
 801cf50:	b005      	add	sp, #20
 801cf52:	bdf0      	pop	{r4, r5, r6, r7, pc}
  LWIP_ASSERT("q != NULL", q != NULL);
 801cf54:	4b17      	ldr	r3, [pc, #92]	; (801cfb4 <etharp_output+0x14c>)
 801cf56:	f240 321f 	movw	r2, #799	; 0x31f
 801cf5a:	4917      	ldr	r1, [pc, #92]	; (801cfb8 <etharp_output+0x150>)
 801cf5c:	4817      	ldr	r0, [pc, #92]	; (801cfbc <etharp_output+0x154>)
 801cf5e:	f002 fe53 	bl	801fc08 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 801cf62:	2e00      	cmp	r6, #0
 801cf64:	d18b      	bne.n	801ce7e <etharp_output+0x16>
 801cf66:	4b13      	ldr	r3, [pc, #76]	; (801cfb4 <etharp_output+0x14c>)
 801cf68:	f44f 7248 	mov.w	r2, #800	; 0x320
 801cf6c:	4914      	ldr	r1, [pc, #80]	; (801cfc0 <etharp_output+0x158>)
 801cf6e:	4813      	ldr	r0, [pc, #76]	; (801cfbc <etharp_output+0x154>)
 801cf70:	f002 fe4a 	bl	801fc08 <iprintf>
 801cf74:	e783      	b.n	801ce7e <etharp_output+0x16>
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801cf76:	4b0f      	ldr	r3, [pc, #60]	; (801cfb4 <etharp_output+0x14c>)
 801cf78:	f240 321e 	movw	r2, #798	; 0x31e
 801cf7c:	4911      	ldr	r1, [pc, #68]	; (801cfc4 <etharp_output+0x15c>)
 801cf7e:	480f      	ldr	r0, [pc, #60]	; (801cfbc <etharp_output+0x154>)
 801cf80:	f002 fe42 	bl	801fc08 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 801cf84:	2f00      	cmp	r7, #0
 801cf86:	f47f af78 	bne.w	801ce7a <etharp_output+0x12>
 801cf8a:	e7e3      	b.n	801cf54 <etharp_output+0xec>
            (arp_table[etharp_cached_entry].netif == netif) &&
 801cf8c:	685b      	ldr	r3, [r3, #4]
 801cf8e:	6831      	ldr	r1, [r6, #0]
 801cf90:	4299      	cmp	r1, r3
 801cf92:	d19d      	bne.n	801ced0 <etharp_output+0x68>
          ETHARP_STATS_INC(etharp.cachehit);
 801cf94:	4d0c      	ldr	r5, [pc, #48]	; (801cfc8 <etharp_output+0x160>)
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 801cf96:	4639      	mov	r1, r7
 801cf98:	4620      	mov	r0, r4
          ETHARP_STATS_INC(etharp.cachehit);
 801cf9a:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
 801cf9c:	3301      	adds	r3, #1
 801cf9e:	85eb      	strh	r3, [r5, #46]	; 0x2e
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 801cfa0:	f7ff fcb2 	bl	801c908 <etharp_output_to_arp_index>
 801cfa4:	e7cb      	b.n	801cf3e <etharp_output+0xd6>
            return ERR_RTE;
 801cfa6:	f06f 0003 	mvn.w	r0, #3
 801cfaa:	e7c8      	b.n	801cf3e <etharp_output+0xd6>
 801cfac:	2002233c 	.word	0x2002233c
 801cfb0:	0803dba8 	.word	0x0803dba8
 801cfb4:	0803d820 	.word	0x0803d820
 801cfb8:	0803d858 	.word	0x0803d858
 801cfbc:	08024d0c 	.word	0x08024d0c
 801cfc0:	0803d708 	.word	0x0803d708
 801cfc4:	08024cfc 	.word	0x08024cfc
 801cfc8:	20035fa4 	.word	0x20035fa4
 801cfcc:	2002263c 	.word	0x2002263c

0801cfd0 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 801cfd0:	4602      	mov	r2, r0
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801cfd2:	f100 032e 	add.w	r3, r0, #46	; 0x2e
{
 801cfd6:	b530      	push	{r4, r5, lr}
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801cfd8:	3204      	adds	r2, #4
{
 801cfda:	b085      	sub	sp, #20
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801cfdc:	2501      	movs	r5, #1
 801cfde:	4c05      	ldr	r4, [pc, #20]	; (801cff4 <etharp_request+0x24>)
 801cfe0:	9102      	str	r1, [sp, #8]
 801cfe2:	4619      	mov	r1, r3
 801cfe4:	9200      	str	r2, [sp, #0]
 801cfe6:	4a04      	ldr	r2, [pc, #16]	; (801cff8 <etharp_request+0x28>)
 801cfe8:	9503      	str	r5, [sp, #12]
 801cfea:	9401      	str	r4, [sp, #4]
 801cfec:	f7ff fc0a 	bl	801c804 <etharp_raw>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
}
 801cff0:	b005      	add	sp, #20
 801cff2:	bd30      	pop	{r4, r5, pc}
 801cff4:	0803dc1c 	.word	0x0803dc1c
 801cff8:	0803dba8 	.word	0x0803dba8

0801cffc <icmp_send_response.isra.0>:
 *          p->payload pointing to the IP header
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
 801cffc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801d000:	4604      	mov	r4, r0
 801d002:	b087      	sub	sp, #28
 801d004:	4689      	mov	r9, r1
 801d006:	4690      	mov	r8, r2

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 801d008:	2124      	movs	r1, #36	; 0x24
 801d00a:	f44f 7220 	mov.w	r2, #640	; 0x280
 801d00e:	2022      	movs	r0, #34	; 0x22
 801d010:	f7f8 fd10 	bl	8015a34 <pbuf_alloc>
                 PBUF_RAM);
  if (q == NULL) {
 801d014:	2800      	cmp	r0, #0
 801d016:	d047      	beq.n	801d0a8 <icmp_send_response.isra.0+0xac>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801d018:	8943      	ldrh	r3, [r0, #10]
 801d01a:	4606      	mov	r6, r0
 801d01c:	2b23      	cmp	r3, #35	; 0x23
 801d01e:	d946      	bls.n	801d0ae <icmp_send_response.isra.0+0xb2>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 801d020:	6823      	ldr	r3, [r4, #0]
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
  icmphdr->type = type;
  icmphdr->code = code;
  icmphdr->id = 0;
 801d022:	2500      	movs	r5, #0
  icmphdr = (struct icmp_echo_hdr *)q->payload;
 801d024:	6874      	ldr	r4, [r6, #4]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 801d026:	af06      	add	r7, sp, #24
  icmphdr->code = code;
 801d028:	f884 8001 	strb.w	r8, [r4, #1]
  icmphdr->type = type;
 801d02c:	f884 9000 	strb.w	r9, [r4]
  icmphdr->id = 0;
 801d030:	7125      	strb	r5, [r4, #4]
 801d032:	7165      	strb	r5, [r4, #5]
  icmphdr->seqno = 0;
 801d034:	71a5      	strb	r5, [r4, #6]
 801d036:	71e5      	strb	r5, [r4, #7]
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 801d038:	f8d3 c000 	ldr.w	ip, [r3]
 801d03c:	6858      	ldr	r0, [r3, #4]
 801d03e:	689a      	ldr	r2, [r3, #8]
 801d040:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 801d044:	f8c4 c008 	str.w	ip, [r4, #8]
 801d048:	60e0      	str	r0, [r4, #12]
 801d04a:	6122      	str	r2, [r4, #16]
 801d04c:	f8c4 e014 	str.w	lr, [r4, #20]
 801d050:	6958      	ldr	r0, [r3, #20]
 801d052:	f8d3 c010 	ldr.w	ip, [r3, #16]
 801d056:	699a      	ldr	r2, [r3, #24]
 801d058:	61e0      	str	r0, [r4, #28]
 801d05a:	f8c4 c018 	str.w	ip, [r4, #24]
 801d05e:	6222      	str	r2, [r4, #32]
  ip4_addr_copy(iphdr_src, iphdr->src);
 801d060:	68db      	ldr	r3, [r3, #12]
 801d062:	f847 3d04 	str.w	r3, [r7, #-4]!
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 801d066:	4638      	mov	r0, r7
 801d068:	f000 f948 	bl	801d2fc <ip4_route>
#endif
  if (netif != NULL) {
 801d06c:	4680      	mov	r8, r0
 801d06e:	b1c0      	cbz	r0, 801d0a2 <icmp_send_response.isra.0+0xa6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 801d070:	70a5      	strb	r5, [r4, #2]
#if CHECKSUM_GEN_ICMP
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 801d072:	4620      	mov	r0, r4
    icmphdr->chksum = 0;
 801d074:	70e5      	strb	r5, [r4, #3]
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 801d076:	8971      	ldrh	r1, [r6, #10]
 801d078:	f7f7 fbbe 	bl	80147f8 <inet_chksum>
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
 801d07c:	f8df c04c 	ldr.w	ip, [pc, #76]	; 801d0cc <icmp_send_response.isra.0+0xd0>
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 801d080:	8060      	strh	r0, [r4, #2]
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801d082:	2301      	movs	r3, #1
    ICMP_STATS_INC(icmp.xmit);
 801d084:	f8bc 4060 	ldrh.w	r4, [ip, #96]	; 0x60
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801d088:	463a      	mov	r2, r7
 801d08a:	f8cd 8008 	str.w	r8, [sp, #8]
 801d08e:	4629      	mov	r1, r5
    ICMP_STATS_INC(icmp.xmit);
 801d090:	441c      	add	r4, r3
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801d092:	4630      	mov	r0, r6
 801d094:	e9cd 5300 	strd	r5, r3, [sp]
 801d098:	23ff      	movs	r3, #255	; 0xff
    ICMP_STATS_INC(icmp.xmit);
 801d09a:	f8ac 4060 	strh.w	r4, [ip, #96]	; 0x60
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801d09e:	f000 fb45 	bl	801d72c <ip4_output_if>
  }
  pbuf_free(q);
 801d0a2:	4630      	mov	r0, r6
 801d0a4:	f7f8 fc58 	bl	8015958 <pbuf_free>
}
 801d0a8:	b007      	add	sp, #28
 801d0aa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801d0ae:	4b04      	ldr	r3, [pc, #16]	; (801d0c0 <icmp_send_response.isra.0+0xc4>)
 801d0b0:	f240 1269 	movw	r2, #361	; 0x169
 801d0b4:	4903      	ldr	r1, [pc, #12]	; (801d0c4 <icmp_send_response.isra.0+0xc8>)
 801d0b6:	4804      	ldr	r0, [pc, #16]	; (801d0c8 <icmp_send_response.isra.0+0xcc>)
 801d0b8:	f002 fda6 	bl	801fc08 <iprintf>
 801d0bc:	e7b0      	b.n	801d020 <icmp_send_response.isra.0+0x24>
 801d0be:	bf00      	nop
 801d0c0:	0803d8e0 	.word	0x0803d8e0
 801d0c4:	0803d918 	.word	0x0803d918
 801d0c8:	08024d0c 	.word	0x08024d0c
 801d0cc:	20035fa4 	.word	0x20035fa4

0801d0d0 <icmp_input>:
{
 801d0d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  ICMP_STATS_INC(icmp.recv);
 801d0d4:	4d71      	ldr	r5, [pc, #452]	; (801d29c <icmp_input+0x1cc>)
{
 801d0d6:	b085      	sub	sp, #20
  iphdr_in = ip4_current_header();
 801d0d8:	4f71      	ldr	r7, [pc, #452]	; (801d2a0 <icmp_input+0x1d0>)
{
 801d0da:	4606      	mov	r6, r0
  ICMP_STATS_INC(icmp.recv);
 801d0dc:	f8b5 3062 	ldrh.w	r3, [r5, #98]	; 0x62
  iphdr_in = ip4_current_header();
 801d0e0:	f8d7 9008 	ldr.w	r9, [r7, #8]
  ICMP_STATS_INC(icmp.recv);
 801d0e4:	3301      	adds	r3, #1
 801d0e6:	f8a5 3062 	strh.w	r3, [r5, #98]	; 0x62
  hlen = IPH_HL_BYTES(iphdr_in);
 801d0ea:	f899 4000 	ldrb.w	r4, [r9]
 801d0ee:	f004 040f 	and.w	r4, r4, #15
 801d0f2:	00a4      	lsls	r4, r4, #2
  if (hlen < IP_HLEN) {
 801d0f4:	2c13      	cmp	r4, #19
 801d0f6:	d958      	bls.n	801d1aa <icmp_input+0xda>
  if (p->len < sizeof(u16_t) * 2) {
 801d0f8:	8943      	ldrh	r3, [r0, #10]
 801d0fa:	2b03      	cmp	r3, #3
 801d0fc:	d955      	bls.n	801d1aa <icmp_input+0xda>
  type = *((u8_t *)p->payload);
 801d0fe:	6843      	ldr	r3, [r0, #4]
  switch (type) {
 801d100:	781b      	ldrb	r3, [r3, #0]
 801d102:	2b00      	cmp	r3, #0
 801d104:	f000 8096 	beq.w	801d234 <icmp_input+0x164>
 801d108:	2b08      	cmp	r3, #8
 801d10a:	f040 8099 	bne.w	801d240 <icmp_input+0x170>
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801d10e:	6978      	ldr	r0, [r7, #20]
 801d110:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 801d114:	2be0      	cmp	r3, #224	; 0xe0
 801d116:	d03f      	beq.n	801d198 <icmp_input+0xc8>
 801d118:	4688      	mov	r8, r1
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801d11a:	6839      	ldr	r1, [r7, #0]
 801d11c:	f000 fb18 	bl	801d750 <ip4_addr_isbroadcast_u32>
 801d120:	2800      	cmp	r0, #0
 801d122:	d139      	bne.n	801d198 <icmp_input+0xc8>
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 801d124:	8933      	ldrh	r3, [r6, #8]
 801d126:	2b07      	cmp	r3, #7
 801d128:	d93f      	bls.n	801d1aa <icmp_input+0xda>
        if (inet_chksum_pbuf(p) != 0) {
 801d12a:	4630      	mov	r0, r6
 801d12c:	f7f7 fb6a 	bl	8014804 <inet_chksum_pbuf>
 801d130:	2800      	cmp	r0, #0
 801d132:	f040 8095 	bne.w	801d260 <icmp_input+0x190>
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801d136:	f104 0b0e 	add.w	fp, r4, #14
 801d13a:	4630      	mov	r0, r6
  hlen = IPH_HL_BYTES(iphdr_in);
 801d13c:	fa1f fa84 	uxth.w	sl, r4
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801d140:	4659      	mov	r1, fp
 801d142:	f7f8 fbc9 	bl	80158d8 <pbuf_add_header>
 801d146:	2800      	cmp	r0, #0
 801d148:	d03a      	beq.n	801d1c0 <icmp_input+0xf0>
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 801d14a:	8933      	ldrh	r3, [r6, #8]
 801d14c:	eb03 010a 	add.w	r1, r3, sl
 801d150:	b289      	uxth	r1, r1
        if (alloc_len < p->tot_len) {
 801d152:	428b      	cmp	r3, r1
 801d154:	d820      	bhi.n	801d198 <icmp_input+0xc8>
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 801d156:	f44f 7220 	mov.w	r2, #640	; 0x280
 801d15a:	200e      	movs	r0, #14
 801d15c:	f7f8 fc6a 	bl	8015a34 <pbuf_alloc>
        if (r == NULL) {
 801d160:	4683      	mov	fp, r0
 801d162:	b1c8      	cbz	r0, 801d198 <icmp_input+0xc8>
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 801d164:	8942      	ldrh	r2, [r0, #10]
 801d166:	f104 0308 	add.w	r3, r4, #8
 801d16a:	429a      	cmp	r2, r3
 801d16c:	f0c0 808e 	bcc.w	801d28c <icmp_input+0x1bc>
        MEMCPY(r->payload, iphdr_in, hlen);
 801d170:	4649      	mov	r1, r9
 801d172:	4622      	mov	r2, r4
 801d174:	6840      	ldr	r0, [r0, #4]
 801d176:	f001 fda2 	bl	801ecbe <memcpy>
        if (pbuf_remove_header(r, hlen)) {
 801d17a:	4621      	mov	r1, r4
 801d17c:	4658      	mov	r0, fp
 801d17e:	f7f8 fbaf 	bl	80158e0 <pbuf_remove_header>
 801d182:	2800      	cmp	r0, #0
 801d184:	d07c      	beq.n	801d280 <icmp_input+0x1b0>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 801d186:	4b47      	ldr	r3, [pc, #284]	; (801d2a4 <icmp_input+0x1d4>)
 801d188:	22b6      	movs	r2, #182	; 0xb6
 801d18a:	4947      	ldr	r1, [pc, #284]	; (801d2a8 <icmp_input+0x1d8>)
 801d18c:	4847      	ldr	r0, [pc, #284]	; (801d2ac <icmp_input+0x1dc>)
 801d18e:	f002 fd3b 	bl	801fc08 <iprintf>
          pbuf_free(r);
 801d192:	4658      	mov	r0, fp
 801d194:	f7f8 fbe0 	bl	8015958 <pbuf_free>
  pbuf_free(p);
 801d198:	4630      	mov	r0, r6
 801d19a:	f7f8 fbdd 	bl	8015958 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
 801d19e:	f8b5 3074 	ldrh.w	r3, [r5, #116]	; 0x74
 801d1a2:	3301      	adds	r3, #1
 801d1a4:	f8a5 3074 	strh.w	r3, [r5, #116]	; 0x74
  return;
 801d1a8:	e007      	b.n	801d1ba <icmp_input+0xea>
  pbuf_free(p);
 801d1aa:	4630      	mov	r0, r6
 801d1ac:	f7f8 fbd4 	bl	8015958 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
 801d1b0:	f8b5 306a 	ldrh.w	r3, [r5, #106]	; 0x6a
 801d1b4:	3301      	adds	r3, #1
 801d1b6:	f8a5 306a 	strh.w	r3, [r5, #106]	; 0x6a
}
 801d1ba:	b005      	add	sp, #20
 801d1bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801d1c0:	4659      	mov	r1, fp
 801d1c2:	4630      	mov	r0, r6
 801d1c4:	f7f8 fb8c 	bl	80158e0 <pbuf_remove_header>
 801d1c8:	2800      	cmp	r0, #0
 801d1ca:	d152      	bne.n	801d272 <icmp_input+0x1a2>
      if (pbuf_add_header(p, hlen)) {
 801d1cc:	4621      	mov	r1, r4
 801d1ce:	4630      	mov	r0, r6
      iecho = (struct icmp_echo_hdr *)p->payload;
 801d1d0:	f8d6 9004 	ldr.w	r9, [r6, #4]
      if (pbuf_add_header(p, hlen)) {
 801d1d4:	f7f8 fb80 	bl	80158d8 <pbuf_add_header>
 801d1d8:	bb60      	cbnz	r0, 801d234 <icmp_input+0x164>
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 801d1da:	6874      	ldr	r4, [r6, #4]
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 801d1dc:	f64f 72f7 	movw	r2, #65527	; 0xfff7
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801d1e0:	e9d7 3104 	ldrd	r3, r1, [r7, #16]
        IPH_CHKSUM_SET(iphdr, 0);
 801d1e4:	2700      	movs	r7, #0
        ip4_addr_copy(iphdr->src, *src);
 801d1e6:	60e1      	str	r1, [r4, #12]
          IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, hlen));
 801d1e8:	4651      	mov	r1, sl
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801d1ea:	6123      	str	r3, [r4, #16]
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 801d1ec:	f8b9 3002 	ldrh.w	r3, [r9, #2]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 801d1f0:	f889 0000 	strb.w	r0, [r9]
          IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, hlen));
 801d1f4:	4620      	mov	r0, r4
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 801d1f6:	4293      	cmp	r3, r2
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS((u16_t)(ICMP_ECHO << 8)) + 1);
 801d1f8:	bf8c      	ite	hi
 801d1fa:	3309      	addhi	r3, #9
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS(ICMP_ECHO << 8));
 801d1fc:	3308      	addls	r3, #8
 801d1fe:	f8a9 3002 	strh.w	r3, [r9, #2]
        IPH_TTL_SET(iphdr, ICMP_TTL);
 801d202:	f04f 09ff 	mov.w	r9, #255	; 0xff
        IPH_CHKSUM_SET(iphdr, 0);
 801d206:	72a7      	strb	r7, [r4, #10]
        IPH_TTL_SET(iphdr, ICMP_TTL);
 801d208:	f884 9008 	strb.w	r9, [r4, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 801d20c:	72e7      	strb	r7, [r4, #11]
          IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, hlen));
 801d20e:	f7f7 faf3 	bl	80147f8 <inet_chksum>
        ICMP_STATS_INC(icmp.xmit);
 801d212:	f8b5 2060 	ldrh.w	r2, [r5, #96]	; 0x60
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801d216:	2101      	movs	r1, #1
          IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, hlen));
 801d218:	8160      	strh	r0, [r4, #10]
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801d21a:	464b      	mov	r3, r9
 801d21c:	9700      	str	r7, [sp, #0]
        ICMP_STATS_INC(icmp.xmit);
 801d21e:	1854      	adds	r4, r2, r1
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801d220:	9101      	str	r1, [sp, #4]
 801d222:	463a      	mov	r2, r7
 801d224:	f8cd 8008 	str.w	r8, [sp, #8]
 801d228:	4630      	mov	r0, r6
 801d22a:	4921      	ldr	r1, [pc, #132]	; (801d2b0 <icmp_input+0x1e0>)
        ICMP_STATS_INC(icmp.xmit);
 801d22c:	f8a5 4060 	strh.w	r4, [r5, #96]	; 0x60
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801d230:	f000 fa7c 	bl	801d72c <ip4_output_if>
  pbuf_free(p);
 801d234:	4630      	mov	r0, r6
}
 801d236:	b005      	add	sp, #20
 801d238:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  pbuf_free(p);
 801d23c:	f7f8 bb8c 	b.w	8015958 <pbuf_free>
      ICMP_STATS_INC(icmp.proterr);
 801d240:	f8b5 2070 	ldrh.w	r2, [r5, #112]	; 0x70
  pbuf_free(p);
 801d244:	4630      	mov	r0, r6
      ICMP_STATS_INC(icmp.drop);
 801d246:	f8b5 3066 	ldrh.w	r3, [r5, #102]	; 0x66
      ICMP_STATS_INC(icmp.proterr);
 801d24a:	3201      	adds	r2, #1
      ICMP_STATS_INC(icmp.drop);
 801d24c:	3301      	adds	r3, #1
      ICMP_STATS_INC(icmp.proterr);
 801d24e:	f8a5 2070 	strh.w	r2, [r5, #112]	; 0x70
      ICMP_STATS_INC(icmp.drop);
 801d252:	f8a5 3066 	strh.w	r3, [r5, #102]	; 0x66
}
 801d256:	b005      	add	sp, #20
 801d258:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  pbuf_free(p);
 801d25c:	f7f8 bb7c 	b.w	8015958 <pbuf_free>
          pbuf_free(p);
 801d260:	4630      	mov	r0, r6
 801d262:	f7f8 fb79 	bl	8015958 <pbuf_free>
          ICMP_STATS_INC(icmp.chkerr);
 801d266:	f8b5 3068 	ldrh.w	r3, [r5, #104]	; 0x68
 801d26a:	3301      	adds	r3, #1
 801d26c:	f8a5 3068 	strh.w	r3, [r5, #104]	; 0x68
          return;
 801d270:	e7a3      	b.n	801d1ba <icmp_input+0xea>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 801d272:	4b0c      	ldr	r3, [pc, #48]	; (801d2a4 <icmp_input+0x1d4>)
 801d274:	22c7      	movs	r2, #199	; 0xc7
 801d276:	490f      	ldr	r1, [pc, #60]	; (801d2b4 <icmp_input+0x1e4>)
 801d278:	480c      	ldr	r0, [pc, #48]	; (801d2ac <icmp_input+0x1dc>)
 801d27a:	f002 fcc5 	bl	801fc08 <iprintf>
          goto icmperr;
 801d27e:	e78b      	b.n	801d198 <icmp_input+0xc8>
        if (pbuf_copy(r, p) != ERR_OK) {
 801d280:	4631      	mov	r1, r6
 801d282:	4658      	mov	r0, fp
 801d284:	f7f8 fd4e 	bl	8015d24 <pbuf_copy>
 801d288:	b118      	cbz	r0, 801d292 <icmp_input+0x1c2>
          pbuf_free(r);
 801d28a:	4658      	mov	r0, fp
 801d28c:	f7f8 fb64 	bl	8015958 <pbuf_free>
          goto icmperr;
 801d290:	e782      	b.n	801d198 <icmp_input+0xc8>
        pbuf_free(p);
 801d292:	4630      	mov	r0, r6
 801d294:	465e      	mov	r6, fp
 801d296:	f7f8 fb5f 	bl	8015958 <pbuf_free>
 801d29a:	e797      	b.n	801d1cc <icmp_input+0xfc>
 801d29c:	20035fa4 	.word	0x20035fa4
 801d2a0:	200268ac 	.word	0x200268ac
 801d2a4:	0803d8e0 	.word	0x0803d8e0
 801d2a8:	0803d874 	.word	0x0803d874
 801d2ac:	08024d0c 	.word	0x08024d0c
 801d2b0:	200268c0 	.word	0x200268c0
 801d2b4:	0803d8ac 	.word	0x0803d8ac

0801d2b8 <icmp_dest_unreach>:
  icmp_send_response(p, ICMP_DUR, t);
 801d2b8:	460a      	mov	r2, r1
 801d2ba:	3004      	adds	r0, #4
 801d2bc:	2103      	movs	r1, #3
 801d2be:	f7ff be9d 	b.w	801cffc <icmp_send_response.isra.0>
 801d2c2:	bf00      	nop

0801d2c4 <icmp_time_exceeded>:
  icmp_send_response(p, ICMP_TE, t);
 801d2c4:	460a      	mov	r2, r1
 801d2c6:	3004      	adds	r0, #4
 801d2c8:	210b      	movs	r1, #11
 801d2ca:	f7ff be97 	b.w	801cffc <icmp_send_response.isra.0>
 801d2ce:	bf00      	nop

0801d2d0 <ip4_input_accept.part.0>:
}
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
 801d2d0:	b508      	push	{r3, lr}
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 801d2d2:	6843      	ldr	r3, [r0, #4]
 801d2d4:	b16b      	cbz	r3, 801d2f2 <ip4_input_accept.part.0+0x22>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801d2d6:	4a08      	ldr	r2, [pc, #32]	; (801d2f8 <ip4_input_accept.part.0+0x28>)
 801d2d8:	6952      	ldr	r2, [r2, #20]
 801d2da:	4293      	cmp	r3, r2
 801d2dc:	d007      	beq.n	801d2ee <ip4_input_accept.part.0+0x1e>
 801d2de:	4601      	mov	r1, r0
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 801d2e0:	4610      	mov	r0, r2
 801d2e2:	f000 fa35 	bl	801d750 <ip4_addr_isbroadcast_u32>
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801d2e6:	3000      	adds	r0, #0
 801d2e8:	bf18      	it	ne
 801d2ea:	2001      	movne	r0, #1
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
}
 801d2ec:	bd08      	pop	{r3, pc}
      return 1;
 801d2ee:	2001      	movs	r0, #1
}
 801d2f0:	bd08      	pop	{r3, pc}
  return 0;
 801d2f2:	4618      	mov	r0, r3
}
 801d2f4:	bd08      	pop	{r3, pc}
 801d2f6:	bf00      	nop
 801d2f8:	200268ac 	.word	0x200268ac

0801d2fc <ip4_route>:
  NETIF_FOREACH(netif) {
 801d2fc:	4b18      	ldr	r3, [pc, #96]	; (801d360 <ip4_route+0x64>)
{
 801d2fe:	b430      	push	{r4, r5}
  NETIF_FOREACH(netif) {
 801d300:	681b      	ldr	r3, [r3, #0]
 801d302:	b1ab      	cbz	r3, 801d330 <ip4_route+0x34>
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801d304:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 801d308:	07d4      	lsls	r4, r2, #31
 801d30a:	d5f9      	bpl.n	801d300 <ip4_route+0x4>
 801d30c:	0751      	lsls	r1, r2, #29
 801d30e:	d5f7      	bpl.n	801d300 <ip4_route+0x4>
 801d310:	6859      	ldr	r1, [r3, #4]
 801d312:	2900      	cmp	r1, #0
 801d314:	d0f4      	beq.n	801d300 <ip4_route+0x4>
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 801d316:	6804      	ldr	r4, [r0, #0]
 801d318:	689d      	ldr	r5, [r3, #8]
 801d31a:	4061      	eors	r1, r4
 801d31c:	4229      	tst	r1, r5
 801d31e:	d004      	beq.n	801d32a <ip4_route+0x2e>
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 801d320:	0792      	lsls	r2, r2, #30
 801d322:	d4ed      	bmi.n	801d300 <ip4_route+0x4>
 801d324:	68da      	ldr	r2, [r3, #12]
 801d326:	4294      	cmp	r4, r2
 801d328:	d1ea      	bne.n	801d300 <ip4_route+0x4>
}
 801d32a:	4618      	mov	r0, r3
 801d32c:	bc30      	pop	{r4, r5}
 801d32e:	4770      	bx	lr
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801d330:	4b0c      	ldr	r3, [pc, #48]	; (801d364 <ip4_route+0x68>)
 801d332:	681b      	ldr	r3, [r3, #0]
 801d334:	b153      	cbz	r3, 801d34c <ip4_route+0x50>
 801d336:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 801d33a:	f002 0205 	and.w	r2, r2, #5
 801d33e:	2a05      	cmp	r2, #5
 801d340:	d104      	bne.n	801d34c <ip4_route+0x50>
 801d342:	685a      	ldr	r2, [r3, #4]
 801d344:	b112      	cbz	r2, 801d34c <ip4_route+0x50>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801d346:	7802      	ldrb	r2, [r0, #0]
 801d348:	2a7f      	cmp	r2, #127	; 0x7f
 801d34a:	d1ee      	bne.n	801d32a <ip4_route+0x2e>
    IP_STATS_INC(ip.rterr);
 801d34c:	4906      	ldr	r1, [pc, #24]	; (801d368 <ip4_route+0x6c>)
    return NULL;
 801d34e:	2300      	movs	r3, #0
    IP_STATS_INC(ip.rterr);
 801d350:	f8b1 2056 	ldrh.w	r2, [r1, #86]	; 0x56
}
 801d354:	4618      	mov	r0, r3
    IP_STATS_INC(ip.rterr);
 801d356:	3201      	adds	r2, #1
}
 801d358:	bc30      	pop	{r4, r5}
    IP_STATS_INC(ip.rterr);
 801d35a:	f8a1 2056 	strh.w	r2, [r1, #86]	; 0x56
}
 801d35e:	4770      	bx	lr
 801d360:	20035f98 	.word	0x20035f98
 801d364:	20035f9c 	.word	0x20035f9c
 801d368:	20035fa4 	.word	0x20035fa4

0801d36c <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 801d36c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  raw_input_state_t raw_status;
#endif /* LWIP_RAW */

  LWIP_ASSERT_CORE_LOCKED();

  IP_STATS_INC(ip.recv);
 801d370:	4c94      	ldr	r4, [pc, #592]	; (801d5c4 <ip4_input+0x258>)
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 801d372:	6847      	ldr	r7, [r0, #4]
  IP_STATS_INC(ip.recv);
 801d374:	f8b4 304a 	ldrh.w	r3, [r4, #74]	; 0x4a
 801d378:	3301      	adds	r3, #1
 801d37a:	f8a4 304a 	strh.w	r3, [r4, #74]	; 0x4a
  if (IPH_V(iphdr) != 4) {
 801d37e:	783b      	ldrb	r3, [r7, #0]
 801d380:	091a      	lsrs	r2, r3, #4
 801d382:	2a04      	cmp	r2, #4
 801d384:	d00e      	beq.n	801d3a4 <ip4_input+0x38>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 801d386:	f7f8 fae7 	bl	8015958 <pbuf_free>
    IP_STATS_INC(ip.err);
 801d38a:	f8b4 205c 	ldrh.w	r2, [r4, #92]	; 0x5c
    IP_STATS_INC(ip.drop);
 801d38e:	f8b4 304e 	ldrh.w	r3, [r4, #78]	; 0x4e
    IP_STATS_INC(ip.err);
 801d392:	3201      	adds	r2, #1
    IP_STATS_INC(ip.drop);
 801d394:	3301      	adds	r3, #1
    IP_STATS_INC(ip.err);
 801d396:	f8a4 205c 	strh.w	r2, [r4, #92]	; 0x5c
    IP_STATS_INC(ip.drop);
 801d39a:	f8a4 304e 	strh.w	r3, [r4, #78]	; 0x4e
  ip_data.current_ip_header_tot_len = 0;
  ip4_addr_set_any(ip4_current_src_addr());
  ip4_addr_set_any(ip4_current_dest_addr());

  return ERR_OK;
}
 801d39e:	2000      	movs	r0, #0
 801d3a0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 801d3a4:	f003 030f 	and.w	r3, r3, #15
 801d3a8:	4606      	mov	r6, r0
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801d3aa:	8878      	ldrh	r0, [r7, #2]
 801d3ac:	4688      	mov	r8, r1
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 801d3ae:	009d      	lsls	r5, r3, #2
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801d3b0:	f7f6 fc64 	bl	8013c7c <lwip_htons>
  if (iphdr_len < p->tot_len) {
 801d3b4:	8933      	ldrh	r3, [r6, #8]
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801d3b6:	4681      	mov	r9, r0
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 801d3b8:	fa1f fa85 	uxth.w	sl, r5
  if (iphdr_len < p->tot_len) {
 801d3bc:	4283      	cmp	r3, r0
 801d3be:	f200 80aa 	bhi.w	801d516 <ip4_input+0x1aa>
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801d3c2:	8973      	ldrh	r3, [r6, #10]
 801d3c4:	4553      	cmp	r3, sl
 801d3c6:	f0c0 8096 	bcc.w	801d4f6 <ip4_input+0x18a>
 801d3ca:	8933      	ldrh	r3, [r6, #8]
 801d3cc:	454b      	cmp	r3, r9
 801d3ce:	f0c0 8092 	bcc.w	801d4f6 <ip4_input+0x18a>
 801d3d2:	f1ba 0f13 	cmp.w	sl, #19
 801d3d6:	f240 808e 	bls.w	801d4f6 <ip4_input+0x18a>
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 801d3da:	693b      	ldr	r3, [r7, #16]
 801d3dc:	f8df a1ec 	ldr.w	sl, [pc, #492]	; 801d5cc <ip4_input+0x260>
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801d3e0:	f003 01f0 	and.w	r1, r3, #240	; 0xf0
 801d3e4:	f898 2035 	ldrb.w	r2, [r8, #53]	; 0x35
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 801d3e8:	f8ca 3014 	str.w	r3, [sl, #20]
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801d3ec:	29e0      	cmp	r1, #224	; 0xe0
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 801d3ee:	68f8      	ldr	r0, [r7, #12]
 801d3f0:	f002 0201 	and.w	r2, r2, #1
 801d3f4:	f8ca 0010 	str.w	r0, [sl, #16]
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801d3f8:	f000 80b9 	beq.w	801d56e <ip4_input+0x202>
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 801d3fc:	2a00      	cmp	r2, #0
 801d3fe:	f040 808f 	bne.w	801d520 <ip4_input+0x1b4>
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 801d402:	b2db      	uxtb	r3, r3
 801d404:	2b7f      	cmp	r3, #127	; 0x7f
 801d406:	f000 8093 	beq.w	801d530 <ip4_input+0x1c4>
        NETIF_FOREACH(netif) {
 801d40a:	4b6f      	ldr	r3, [pc, #444]	; (801d5c8 <ip4_input+0x25c>)
 801d40c:	f8d3 9000 	ldr.w	r9, [r3]
 801d410:	f1b9 0f00 	cmp.w	r9, #0
 801d414:	d106      	bne.n	801d424 <ip4_input+0xb8>
 801d416:	e08b      	b.n	801d530 <ip4_input+0x1c4>
 801d418:	f8d9 9000 	ldr.w	r9, [r9]
 801d41c:	f1b9 0f00 	cmp.w	r9, #0
 801d420:	f000 8086 	beq.w	801d530 <ip4_input+0x1c4>
          if (netif == inp) {
 801d424:	45c8      	cmp	r8, r9
 801d426:	d0f7      	beq.n	801d418 <ip4_input+0xac>
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 801d428:	f899 3035 	ldrb.w	r3, [r9, #53]	; 0x35
 801d42c:	07db      	lsls	r3, r3, #31
 801d42e:	d5f3      	bpl.n	801d418 <ip4_input+0xac>
 801d430:	4648      	mov	r0, r9
 801d432:	f7ff ff4d 	bl	801d2d0 <ip4_input_accept.part.0>
          if (ip4_input_accept(netif)) {
 801d436:	2800      	cmp	r0, #0
 801d438:	d0ee      	beq.n	801d418 <ip4_input+0xac>
 801d43a:	f8da 0010 	ldr.w	r0, [sl, #16]
      && !ip4_addr_isany_val(*ip4_current_src_addr())
 801d43e:	2800      	cmp	r0, #0
 801d440:	d17e      	bne.n	801d540 <ip4_input+0x1d4>
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 801d442:	88fb      	ldrh	r3, [r7, #6]
 801d444:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 801d448:	b133      	cbz	r3, 801d458 <ip4_input+0xec>
    p = ip4_reass(p);
 801d44a:	4630      	mov	r0, r6
 801d44c:	f000 fb96 	bl	801db7c <ip4_reass>
    if (p == NULL) {
 801d450:	4606      	mov	r6, r0
 801d452:	2800      	cmp	r0, #0
 801d454:	d0a3      	beq.n	801d39e <ip4_input+0x32>
    iphdr = (const struct ip_hdr *)p->payload;
 801d456:	6847      	ldr	r7, [r0, #4]
  ip_data.current_netif = netif;
 801d458:	f8ca 9000 	str.w	r9, [sl]
  raw_status = raw_input(p, inp);
 801d45c:	4641      	mov	r1, r8
  ip_data.current_input_netif = inp;
 801d45e:	f8ca 8004 	str.w	r8, [sl, #4]
  raw_status = raw_input(p, inp);
 801d462:	4630      	mov	r0, r6
  ip_data.current_ip4_header = iphdr;
 801d464:	f8ca 7008 	str.w	r7, [sl, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 801d468:	783b      	ldrb	r3, [r7, #0]
 801d46a:	f003 030f 	and.w	r3, r3, #15
 801d46e:	009b      	lsls	r3, r3, #2
 801d470:	f8aa 300c 	strh.w	r3, [sl, #12]
  raw_status = raw_input(p, inp);
 801d474:	f7f8 fe34 	bl	80160e0 <raw_input>
  if (raw_status != RAW_INPUT_EATEN)
 801d478:	2801      	cmp	r0, #1
  raw_status = raw_input(p, inp);
 801d47a:	4683      	mov	fp, r0
  if (raw_status != RAW_INPUT_EATEN)
 801d47c:	d031      	beq.n	801d4e2 <ip4_input+0x176>
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 801d47e:	4629      	mov	r1, r5
 801d480:	4630      	mov	r0, r6
 801d482:	f7f8 fa2d 	bl	80158e0 <pbuf_remove_header>
    switch (IPH_PROTO(iphdr)) {
 801d486:	7a7b      	ldrb	r3, [r7, #9]
 801d488:	2b06      	cmp	r3, #6
 801d48a:	f000 808b 	beq.w	801d5a4 <ip4_input+0x238>
 801d48e:	2b11      	cmp	r3, #17
 801d490:	f000 8092 	beq.w	801d5b8 <ip4_input+0x24c>
 801d494:	2b01      	cmp	r3, #1
 801d496:	f000 808a 	beq.w	801d5ae <ip4_input+0x242>
        if (raw_status == RAW_INPUT_DELIVERED) {
 801d49a:	f1bb 0f02 	cmp.w	fp, #2
 801d49e:	d01d      	beq.n	801d4dc <ip4_input+0x170>
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801d4a0:	4649      	mov	r1, r9
 801d4a2:	f8da 0014 	ldr.w	r0, [sl, #20]
 801d4a6:	f000 f953 	bl	801d750 <ip4_addr_isbroadcast_u32>
 801d4aa:	b968      	cbnz	r0, 801d4c8 <ip4_input+0x15c>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801d4ac:	f8da 3014 	ldr.w	r3, [sl, #20]
 801d4b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801d4b4:	2be0      	cmp	r3, #224	; 0xe0
 801d4b6:	d007      	beq.n	801d4c8 <ip4_input+0x15c>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 801d4b8:	4629      	mov	r1, r5
 801d4ba:	4630      	mov	r0, r6
 801d4bc:	f7f8 fa44 	bl	8015948 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 801d4c0:	2102      	movs	r1, #2
 801d4c2:	4630      	mov	r0, r6
 801d4c4:	f7ff fef8 	bl	801d2b8 <icmp_dest_unreach>
          IP_STATS_INC(ip.proterr);
 801d4c8:	f8b4 2058 	ldrh.w	r2, [r4, #88]	; 0x58
          IP_STATS_INC(ip.drop);
 801d4cc:	f8b4 304e 	ldrh.w	r3, [r4, #78]	; 0x4e
          IP_STATS_INC(ip.proterr);
 801d4d0:	3201      	adds	r2, #1
          IP_STATS_INC(ip.drop);
 801d4d2:	3301      	adds	r3, #1
          IP_STATS_INC(ip.proterr);
 801d4d4:	f8a4 2058 	strh.w	r2, [r4, #88]	; 0x58
          IP_STATS_INC(ip.drop);
 801d4d8:	f8a4 304e 	strh.w	r3, [r4, #78]	; 0x4e
        pbuf_free(p);
 801d4dc:	4630      	mov	r0, r6
 801d4de:	f7f8 fa3b 	bl	8015958 <pbuf_free>
  ip_data.current_netif = NULL;
 801d4e2:	2300      	movs	r3, #0
  ip_data.current_input_netif = NULL;
 801d4e4:	e9ca 3300 	strd	r3, r3, [sl]
  ip_data.current_ip4_header = NULL;
 801d4e8:	f8ca 3008 	str.w	r3, [sl, #8]
  ip_data.current_ip_header_tot_len = 0;
 801d4ec:	f8aa 300c 	strh.w	r3, [sl, #12]
  ip4_addr_set_any(ip4_current_dest_addr());
 801d4f0:	e9ca 3304 	strd	r3, r3, [sl, #16]
  return ERR_OK;
 801d4f4:	e753      	b.n	801d39e <ip4_input+0x32>
    pbuf_free(p);
 801d4f6:	4630      	mov	r0, r6
 801d4f8:	f7f8 fa2e 	bl	8015958 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
 801d4fc:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
    IP_STATS_INC(ip.drop);
 801d500:	f8b4 304e 	ldrh.w	r3, [r4, #78]	; 0x4e
}
 801d504:	2000      	movs	r0, #0
    IP_STATS_INC(ip.lenerr);
 801d506:	3201      	adds	r2, #1
    IP_STATS_INC(ip.drop);
 801d508:	3301      	adds	r3, #1
    IP_STATS_INC(ip.lenerr);
 801d50a:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
    IP_STATS_INC(ip.drop);
 801d50e:	f8a4 304e 	strh.w	r3, [r4, #78]	; 0x4e
}
 801d512:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    pbuf_realloc(p, iphdr_len);
 801d516:	4601      	mov	r1, r0
 801d518:	4630      	mov	r0, r6
 801d51a:	f7f8 fb29 	bl	8015b70 <pbuf_realloc>
 801d51e:	e750      	b.n	801d3c2 <ip4_input+0x56>
 801d520:	4640      	mov	r0, r8
 801d522:	f7ff fed5 	bl	801d2d0 <ip4_input_accept.part.0>
    if (ip4_input_accept(inp)) {
 801d526:	b3d0      	cbz	r0, 801d59e <ip4_input+0x232>
 801d528:	f8da 0010 	ldr.w	r0, [sl, #16]
 801d52c:	46c1      	mov	r9, r8
 801d52e:	e786      	b.n	801d43e <ip4_input+0xd2>
    if (IPH_PROTO(iphdr) == IP_PROTO_UDP) {
 801d530:	7a7b      	ldrb	r3, [r7, #9]
 801d532:	2b11      	cmp	r3, #17
 801d534:	d023      	beq.n	801d57e <ip4_input+0x212>
      && !ip4_addr_isany_val(*ip4_current_src_addr())
 801d536:	f8da 0010 	ldr.w	r0, [sl, #16]
 801d53a:	b178      	cbz	r0, 801d55c <ip4_input+0x1f0>
 801d53c:	f04f 0900 	mov.w	r9, #0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801d540:	4641      	mov	r1, r8
 801d542:	f000 f905 	bl	801d750 <ip4_addr_isbroadcast_u32>
 801d546:	bb08      	cbnz	r0, 801d58c <ip4_input+0x220>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801d548:	f8da 3010 	ldr.w	r3, [sl, #16]
 801d54c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801d550:	2be0      	cmp	r3, #224	; 0xe0
 801d552:	d01b      	beq.n	801d58c <ip4_input+0x220>
  if (netif == NULL) {
 801d554:	f1b9 0f00 	cmp.w	r9, #0
 801d558:	f47f af73 	bne.w	801d442 <ip4_input+0xd6>
      IP_STATS_INC(ip.drop);
 801d55c:	f8b4 304e 	ldrh.w	r3, [r4, #78]	; 0x4e
    pbuf_free(p);
 801d560:	4630      	mov	r0, r6
      IP_STATS_INC(ip.drop);
 801d562:	3301      	adds	r3, #1
 801d564:	f8a4 304e 	strh.w	r3, [r4, #78]	; 0x4e
    pbuf_free(p);
 801d568:	f7f8 f9f6 	bl	8015958 <pbuf_free>
    return ERR_OK;
 801d56c:	e717      	b.n	801d39e <ip4_input+0x32>
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 801d56e:	2a00      	cmp	r2, #0
 801d570:	d0de      	beq.n	801d530 <ip4_input+0x1c4>
 801d572:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801d576:	2b00      	cmp	r3, #0
 801d578:	d0da      	beq.n	801d530 <ip4_input+0x1c4>
 801d57a:	46c1      	mov	r9, r8
 801d57c:	e75f      	b.n	801d43e <ip4_input+0xd2>
      if (IP_ACCEPT_LINK_LAYER_ADDRESSED_PORT(udphdr->dest)) {
 801d57e:	197b      	adds	r3, r7, r5
 801d580:	885b      	ldrh	r3, [r3, #2]
 801d582:	f5b3 4f88 	cmp.w	r3, #17408	; 0x4400
 801d586:	d1d6      	bne.n	801d536 <ip4_input+0x1ca>
 801d588:	46c1      	mov	r9, r8
 801d58a:	e75a      	b.n	801d442 <ip4_input+0xd6>
      pbuf_free(p);
 801d58c:	4630      	mov	r0, r6
 801d58e:	f7f8 f9e3 	bl	8015958 <pbuf_free>
      IP_STATS_INC(ip.drop);
 801d592:	f8b4 304e 	ldrh.w	r3, [r4, #78]	; 0x4e
 801d596:	3301      	adds	r3, #1
 801d598:	f8a4 304e 	strh.w	r3, [r4, #78]	; 0x4e
      return ERR_OK;
 801d59c:	e6ff      	b.n	801d39e <ip4_input+0x32>
 801d59e:	f8da 3014 	ldr.w	r3, [sl, #20]
 801d5a2:	e72e      	b.n	801d402 <ip4_input+0x96>
        tcp_input(p, inp);
 801d5a4:	4641      	mov	r1, r8
 801d5a6:	4630      	mov	r0, r6
 801d5a8:	f7fa ff04 	bl	80183b4 <tcp_input>
        break;
 801d5ac:	e799      	b.n	801d4e2 <ip4_input+0x176>
        icmp_input(p, inp);
 801d5ae:	4641      	mov	r1, r8
 801d5b0:	4630      	mov	r0, r6
 801d5b2:	f7ff fd8d 	bl	801d0d0 <icmp_input>
        break;
 801d5b6:	e794      	b.n	801d4e2 <ip4_input+0x176>
        udp_input(p, inp);
 801d5b8:	4641      	mov	r1, r8
 801d5ba:	4630      	mov	r0, r6
 801d5bc:	f7fd f98e 	bl	801a8dc <udp_input>
        break;
 801d5c0:	e78f      	b.n	801d4e2 <ip4_input+0x176>
 801d5c2:	bf00      	nop
 801d5c4:	20035fa4 	.word	0x20035fa4
 801d5c8:	20035f98 	.word	0x20035f98
 801d5cc:	200268ac 	.word	0x200268ac

0801d5d0 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 801d5d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d5d4:	461c      	mov	r4, r3
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801d5d6:	7b83      	ldrb	r3, [r0, #14]
{
 801d5d8:	b085      	sub	sp, #20
 801d5da:	4606      	mov	r6, r0
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801d5dc:	2b01      	cmp	r3, #1
{
 801d5de:	468a      	mov	sl, r1
 801d5e0:	4617      	mov	r7, r2
 801d5e2:	f89d 9038 	ldrb.w	r9, [sp, #56]	; 0x38
 801d5e6:	f89d b03c 	ldrb.w	fp, [sp, #60]	; 0x3c
 801d5ea:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801d5ee:	d15f      	bne.n	801d6b0 <ip4_output_if_src+0xe0>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 801d5f0:	2f00      	cmp	r7, #0
 801d5f2:	d066      	beq.n	801d6c2 <ip4_output_if_src+0xf2>
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 801d5f4:	2114      	movs	r1, #20
 801d5f6:	4630      	mov	r0, r6
 801d5f8:	f7f8 f96e 	bl	80158d8 <pbuf_add_header>
 801d5fc:	2800      	cmp	r0, #0
 801d5fe:	d17d      	bne.n	801d6fc <ip4_output_if_src+0x12c>
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
    }

    iphdr = (struct ip_hdr *)p->payload;
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 801d600:	8973      	ldrh	r3, [r6, #10]
    iphdr = (struct ip_hdr *)p->payload;
 801d602:	6875      	ldr	r5, [r6, #4]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 801d604:	2b13      	cmp	r3, #19
 801d606:	d965      	bls.n	801d6d4 <ip4_output_if_src+0x104>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 801d608:	722c      	strb	r4, [r5, #8]
    IPH_PROTO_SET(iphdr, proto);
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
 801d60a:	ea4b 2404 	orr.w	r4, fp, r4, lsl #8
    IPH_PROTO_SET(iphdr, proto);
 801d60e:	f885 b009 	strb.w	fp, [r5, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 801d612:	f04f 0c45 	mov.w	ip, #69	; 0x45
    ip4_addr_copy(iphdr->dest, *dest);
 801d616:	683b      	ldr	r3, [r7, #0]
    chk_sum += PP_NTOHS(proto | (ttl << 8));
 801d618:	1221      	asrs	r1, r4, #8
    IPH_TOS_SET(iphdr, tos);
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
 801d61a:	ea4f 2209 	mov.w	r2, r9, lsl #8
    IPH_TOS_SET(iphdr, tos);
 801d61e:	f885 9001 	strb.w	r9, [r5, #1]
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
 801d622:	0c18      	lsrs	r0, r3, #16
    ip4_addr_copy(iphdr->dest, *dest);
 801d624:	612b      	str	r3, [r5, #16]
    chk_sum += PP_NTOHS(proto | (ttl << 8));
 801d626:	ea41 2404 	orr.w	r4, r1, r4, lsl #8
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
 801d62a:	ea42 020c 	orr.w	r2, r2, ip
 801d62e:	fa10 f383 	uxtah	r3, r0, r3
    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 801d632:	f885 c000 	strb.w	ip, [r5]
    chk_sum += PP_NTOHS(proto | (ttl << 8));
 801d636:	b2a1      	uxth	r1, r4
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801d638:	8930      	ldrh	r0, [r6, #8]
 801d63a:	eb02 0903 	add.w	r9, r2, r3
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801d63e:	4c34      	ldr	r4, [pc, #208]	; (801d710 <ip4_output_if_src+0x140>)
    chk_sum += PP_NTOHS(proto | (ttl << 8));
 801d640:	9101      	str	r1, [sp, #4]
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801d642:	f7f6 fb1b 	bl	8013c7c <lwip_htons>
    IPH_OFFSET_SET(iphdr, 0);
 801d646:	2300      	movs	r3, #0
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801d648:	4683      	mov	fp, r0
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801d64a:	8820      	ldrh	r0, [r4, #0]
    IPH_OFFSET_SET(iphdr, 0);
 801d64c:	71ab      	strb	r3, [r5, #6]
 801d64e:	71eb      	strb	r3, [r5, #7]
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801d650:	f8a5 b002 	strh.w	fp, [r5, #2]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801d654:	f7f6 fb12 	bl	8013c7c <lwip_htons>
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 801d658:	8823      	ldrh	r3, [r4, #0]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801d65a:	80a8      	strh	r0, [r5, #4]
    ++ip_id;
 801d65c:	3301      	adds	r3, #1

    if (src == NULL) {
 801d65e:	9901      	ldr	r1, [sp, #4]
    ++ip_id;
 801d660:	8023      	strh	r3, [r4, #0]
    if (src == NULL) {
 801d662:	f1ba 0f00 	cmp.w	sl, #0
 801d666:	d03d      	beq.n	801d6e4 <ip4_output_if_src+0x114>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 801d668:	f8da 3000 	ldr.w	r3, [sl]
 801d66c:	60eb      	str	r3, [r5, #12]
    }

#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->src) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->src) >> 16;
 801d66e:	eb01 0409 	add.w	r4, r1, r9
 801d672:	445c      	add	r4, fp
 801d674:	4420      	add	r0, r4
 801d676:	fa10 f083 	uxtah	r0, r0, r3
 801d67a:	eb00 4013 	add.w	r0, r0, r3, lsr #16
    chk_sum = (chk_sum >> 16) + (chk_sum & 0xFFFF);
 801d67e:	b283      	uxth	r3, r0
 801d680:	eb03 4010 	add.w	r0, r3, r0, lsr #16
    chk_sum = (chk_sum >> 16) + chk_sum;
 801d684:	eb00 4010 	add.w	r0, r0, r0, lsr #16
    chk_sum = ~chk_sum;
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_IP) {
      iphdr->_chksum = (u16_t)chk_sum; /* network order */
 801d688:	43c0      	mvns	r0, r0
 801d68a:	8168      	strh	r0, [r5, #10]
    iphdr = (struct ip_hdr *)p->payload;
    ip4_addr_copy(dest_addr, iphdr->dest);
    dest = &dest_addr;
  }

  IP_STATS_INC(ip.xmit);
 801d68c:	4a21      	ldr	r2, [pc, #132]	; (801d714 <ip4_output_if_src+0x144>)
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801d68e:	f8b8 102c 	ldrh.w	r1, [r8, #44]	; 0x2c
  IP_STATS_INC(ip.xmit);
 801d692:	f8b2 3048 	ldrh.w	r3, [r2, #72]	; 0x48
 801d696:	3301      	adds	r3, #1
 801d698:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
    return ip4_frag(p, netif, dest);
 801d69c:	463a      	mov	r2, r7
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801d69e:	bb29      	cbnz	r1, 801d6ec <ip4_output_if_src+0x11c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 801d6a0:	4631      	mov	r1, r6
 801d6a2:	f8d8 3014 	ldr.w	r3, [r8, #20]
 801d6a6:	4640      	mov	r0, r8
 801d6a8:	4798      	blx	r3
}
 801d6aa:	b005      	add	sp, #20
 801d6ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801d6b0:	4b19      	ldr	r3, [pc, #100]	; (801d718 <ip4_output_if_src+0x148>)
 801d6b2:	f44f 7255 	mov.w	r2, #852	; 0x354
 801d6b6:	4919      	ldr	r1, [pc, #100]	; (801d71c <ip4_output_if_src+0x14c>)
 801d6b8:	4819      	ldr	r0, [pc, #100]	; (801d720 <ip4_output_if_src+0x150>)
 801d6ba:	f002 faa5 	bl	801fc08 <iprintf>
  if (dest != LWIP_IP_HDRINCL) {
 801d6be:	2f00      	cmp	r7, #0
 801d6c0:	d198      	bne.n	801d5f4 <ip4_output_if_src+0x24>
    if (p->len < IP_HLEN) {
 801d6c2:	8973      	ldrh	r3, [r6, #10]
 801d6c4:	2b13      	cmp	r3, #19
 801d6c6:	d919      	bls.n	801d6fc <ip4_output_if_src+0x12c>
    ip4_addr_copy(dest_addr, iphdr->dest);
 801d6c8:	6873      	ldr	r3, [r6, #4]
 801d6ca:	af04      	add	r7, sp, #16
 801d6cc:	691b      	ldr	r3, [r3, #16]
 801d6ce:	f847 3d04 	str.w	r3, [r7, #-4]!
 801d6d2:	e7db      	b.n	801d68c <ip4_output_if_src+0xbc>
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 801d6d4:	4b10      	ldr	r3, [pc, #64]	; (801d718 <ip4_output_if_src+0x148>)
 801d6d6:	f240 3289 	movw	r2, #905	; 0x389
 801d6da:	4912      	ldr	r1, [pc, #72]	; (801d724 <ip4_output_if_src+0x154>)
 801d6dc:	4810      	ldr	r0, [pc, #64]	; (801d720 <ip4_output_if_src+0x150>)
 801d6de:	f002 fa93 	bl	801fc08 <iprintf>
 801d6e2:	e791      	b.n	801d608 <ip4_output_if_src+0x38>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801d6e4:	4b10      	ldr	r3, [pc, #64]	; (801d728 <ip4_output_if_src+0x158>)
 801d6e6:	681b      	ldr	r3, [r3, #0]
 801d6e8:	60eb      	str	r3, [r5, #12]
 801d6ea:	e7c0      	b.n	801d66e <ip4_output_if_src+0x9e>
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801d6ec:	8933      	ldrh	r3, [r6, #8]
 801d6ee:	428b      	cmp	r3, r1
 801d6f0:	d9d6      	bls.n	801d6a0 <ip4_output_if_src+0xd0>
    return ip4_frag(p, netif, dest);
 801d6f2:	4641      	mov	r1, r8
 801d6f4:	4630      	mov	r0, r6
 801d6f6:	f000 fc91 	bl	801e01c <ip4_frag>
 801d6fa:	e7d6      	b.n	801d6aa <ip4_output_if_src+0xda>
      IP_STATS_INC(ip.err);
 801d6fc:	4a05      	ldr	r2, [pc, #20]	; (801d714 <ip4_output_if_src+0x144>)
      return ERR_BUF;
 801d6fe:	f06f 0001 	mvn.w	r0, #1
      IP_STATS_INC(ip.err);
 801d702:	f8b2 305c 	ldrh.w	r3, [r2, #92]	; 0x5c
 801d706:	3301      	adds	r3, #1
 801d708:	f8a2 305c 	strh.w	r3, [r2, #92]	; 0x5c
      return ERR_BUF;
 801d70c:	e7cd      	b.n	801d6aa <ip4_output_if_src+0xda>
 801d70e:	bf00      	nop
 801d710:	2002263e 	.word	0x2002263e
 801d714:	20035fa4 	.word	0x20035fa4
 801d718:	0803d944 	.word	0x0803d944
 801d71c:	0803d978 	.word	0x0803d978
 801d720:	08024d0c 	.word	0x08024d0c
 801d724:	0803d984 	.word	0x0803d984
 801d728:	0803d9fc 	.word	0x0803d9fc

0801d72c <ip4_output_if>:
{
 801d72c:	b4f0      	push	{r4, r5, r6, r7}
 801d72e:	9c06      	ldr	r4, [sp, #24]
 801d730:	f89d 5010 	ldrb.w	r5, [sp, #16]
 801d734:	f89d 6014 	ldrb.w	r6, [sp, #20]
  if (dest != LWIP_IP_HDRINCL) {
 801d738:	b11a      	cbz	r2, 801d742 <ip4_output_if+0x16>
    if (ip4_addr_isany(src)) {
 801d73a:	b109      	cbz	r1, 801d740 <ip4_output_if+0x14>
 801d73c:	680f      	ldr	r7, [r1, #0]
 801d73e:	b907      	cbnz	r7, 801d742 <ip4_output_if+0x16>
      src_used = netif_ip4_addr(netif);
 801d740:	1d21      	adds	r1, r4, #4
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 801d742:	9504      	str	r5, [sp, #16]
 801d744:	e9cd 6405 	strd	r6, r4, [sp, #20]
}
 801d748:	bcf0      	pop	{r4, r5, r6, r7}
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 801d74a:	f7ff bf41 	b.w	801d5d0 <ip4_output_if_src>
 801d74e:	bf00      	nop

0801d750 <ip4_addr_isbroadcast_u32>:
{
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 801d750:	1e43      	subs	r3, r0, #1
 801d752:	3303      	adds	r3, #3
 801d754:	d814      	bhi.n	801d780 <ip4_addr_isbroadcast_u32+0x30>
      (addr == IPADDR_ANY)) {
    return 1;
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 801d756:	f891 3035 	ldrb.w	r3, [r1, #53]	; 0x35
 801d75a:	f013 0302 	ands.w	r3, r3, #2
 801d75e:	d00d      	beq.n	801d77c <ip4_addr_isbroadcast_u32+0x2c>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 801d760:	684b      	ldr	r3, [r1, #4]
 801d762:	4283      	cmp	r3, r0
 801d764:	d00a      	beq.n	801d77c <ip4_addr_isbroadcast_u32+0x2c>
    return 0;
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 801d766:	688a      	ldr	r2, [r1, #8]
 801d768:	4043      	eors	r3, r0
 801d76a:	4213      	tst	r3, r2
 801d76c:	d106      	bne.n	801d77c <ip4_addr_isbroadcast_u32+0x2c>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801d76e:	43d2      	mvns	r2, r2
 801d770:	ea32 0300 	bics.w	r3, r2, r0
    return 1;
 801d774:	bf0c      	ite	eq
 801d776:	2001      	moveq	r0, #1
 801d778:	2000      	movne	r0, #0
 801d77a:	4770      	bx	lr
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
    /* => network broadcast address */
    return 1;
  } else {
    return 0;
 801d77c:	2000      	movs	r0, #0
  }
}
 801d77e:	4770      	bx	lr
    return 1;
 801d780:	2001      	movs	r0, #1
 801d782:	4770      	bx	lr

0801d784 <ip4addr_aton>:
 * @param addr pointer to which to save the ip address in network order
 * @return 1 if cp could be converted to addr, 0 on failure
 */
int
ip4addr_aton(const char *cp, ip4_addr_t *addr)
{
 801d784:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d788:	b087      	sub	sp, #28
  u8_t base;
  char c;
  u32_t parts[4];
  u32_t *pp = parts;

  c = *cp;
 801d78a:	f890 b000 	ldrb.w	fp, [r0]
{
 801d78e:	4604      	mov	r4, r0
 801d790:	9101      	str	r1, [sp, #4]
    /*
     * Collect number up to ``.''.
     * Values are specified as for C:
     * 0x=hex, 0=octal, 1-9=decimal.
     */
    if (!lwip_isdigit(c)) {
 801d792:	f001 fa55 	bl	801ec40 <__locale_ctype_ptr>
 801d796:	4458      	add	r0, fp
  u32_t *pp = parts;
 801d798:	f10d 0a08 	add.w	sl, sp, #8
    if (!lwip_isdigit(c)) {
 801d79c:	7842      	ldrb	r2, [r0, #1]
 801d79e:	0751      	lsls	r1, r2, #29
 801d7a0:	d542      	bpl.n	801d828 <ip4addr_aton+0xa4>
      return 0;
    }
    val = 0;
    base = 10;
    if (c == '0') {
 801d7a2:	f1bb 0f30 	cmp.w	fp, #48	; 0x30
 801d7a6:	d044      	beq.n	801d832 <ip4addr_aton+0xae>
    base = 10;
 801d7a8:	f04f 080a 	mov.w	r8, #10
 801d7ac:	4625      	mov	r5, r4
      c = *++cp;
      if (c == 'x' || c == 'X') {
        base = 16;
        c = *++cp;
      } else {
        base = 8;
 801d7ae:	2400      	movs	r4, #0
 801d7b0:	e004      	b.n	801d7bc <ip4addr_aton+0x38>
      }
    }
    for (;;) {
      if (lwip_isdigit(c)) {
        val = (val * base) + (u32_t)(c - '0');
 801d7b2:	f1a1 0430 	sub.w	r4, r1, #48	; 0x30
        c = *++cp;
 801d7b6:	f895 b001 	ldrb.w	fp, [r5, #1]
 801d7ba:	3501      	adds	r5, #1
      if (lwip_isdigit(c)) {
 801d7bc:	f10b 0601 	add.w	r6, fp, #1
 801d7c0:	f001 fa3e 	bl	801ec40 <__locale_ctype_ptr>
      } else if (base == 16 && lwip_isxdigit(c)) {
        val = (val << 4) | (u32_t)(c + 10 - (lwip_islower(c) ? 'a' : 'A'));
 801d7c4:	f10b 070a 	add.w	r7, fp, #10
        val = (val * base) + (u32_t)(c - '0');
 801d7c8:	fb04 b108 	mla	r1, r4, r8, fp
      if (lwip_isdigit(c)) {
 801d7cc:	5d82      	ldrb	r2, [r0, r6]
        val = (val << 4) | (u32_t)(c + 10 - (lwip_islower(c) ? 'a' : 'A'));
 801d7ce:	ea4f 1904 	mov.w	r9, r4, lsl #4
      if (lwip_isdigit(c)) {
 801d7d2:	0752      	lsls	r2, r2, #29
 801d7d4:	d4ed      	bmi.n	801d7b2 <ip4addr_aton+0x2e>
      } else if (base == 16 && lwip_isxdigit(c)) {
 801d7d6:	f1b8 0f10 	cmp.w	r8, #16
 801d7da:	d114      	bne.n	801d806 <ip4addr_aton+0x82>
 801d7dc:	f001 fa30 	bl	801ec40 <__locale_ctype_ptr>
 801d7e0:	5d82      	ldrb	r2, [r0, r6]
 801d7e2:	f012 0f44 	tst.w	r2, #68	; 0x44
 801d7e6:	d00e      	beq.n	801d806 <ip4addr_aton+0x82>
        val = (val << 4) | (u32_t)(c + 10 - (lwip_islower(c) ? 'a' : 'A'));
 801d7e8:	f001 fa2a 	bl	801ec40 <__locale_ctype_ptr>
 801d7ec:	5d82      	ldrb	r2, [r0, r6]
        c = *++cp;
 801d7ee:	f895 b001 	ldrb.w	fp, [r5, #1]
        val = (val << 4) | (u32_t)(c + 10 - (lwip_islower(c) ? 'a' : 'A'));
 801d7f2:	f002 0203 	and.w	r2, r2, #3
 801d7f6:	2a02      	cmp	r2, #2
 801d7f8:	bf0c      	ite	eq
 801d7fa:	2461      	moveq	r4, #97	; 0x61
 801d7fc:	2441      	movne	r4, #65	; 0x41
 801d7fe:	1b3c      	subs	r4, r7, r4
 801d800:	ea44 0409 	orr.w	r4, r4, r9
 801d804:	e7d9      	b.n	801d7ba <ip4addr_aton+0x36>
      } else {
        break;
      }
    }
    if (c == '.') {
 801d806:	f1bb 0f2e 	cmp.w	fp, #46	; 0x2e
 801d80a:	d122      	bne.n	801d852 <ip4addr_aton+0xce>
       * Internet format:
       *  a.b.c.d
       *  a.b.c   (with c treated as 16 bits)
       *  a.b (with b treated as 24 bits)
       */
      if (pp >= parts + 3) {
 801d80c:	ab05      	add	r3, sp, #20
 801d80e:	459a      	cmp	sl, r3
 801d810:	d00a      	beq.n	801d828 <ip4addr_aton+0xa4>
        return 0;
      }
      *pp++ = val;
      c = *++cp;
 801d812:	f895 b001 	ldrb.w	fp, [r5, #1]
      *pp++ = val;
 801d816:	f84a 4b04 	str.w	r4, [sl], #4
    if (!lwip_isdigit(c)) {
 801d81a:	f001 fa11 	bl	801ec40 <__locale_ctype_ptr>
 801d81e:	4458      	add	r0, fp
      c = *++cp;
 801d820:	1c6c      	adds	r4, r5, #1
    if (!lwip_isdigit(c)) {
 801d822:	7842      	ldrb	r2, [r0, #1]
 801d824:	0751      	lsls	r1, r2, #29
 801d826:	d4bc      	bmi.n	801d7a2 <ip4addr_aton+0x1e>
      return 0;
 801d828:	2300      	movs	r3, #0
  }
  if (addr) {
    ip4_addr_set_u32(addr, lwip_htonl(val));
  }
  return 1;
}
 801d82a:	4618      	mov	r0, r3
 801d82c:	b007      	add	sp, #28
 801d82e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      c = *++cp;
 801d832:	f894 b001 	ldrb.w	fp, [r4, #1]
      if (c == 'x' || c == 'X') {
 801d836:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 801d83a:	2a58      	cmp	r2, #88	; 0x58
 801d83c:	d003      	beq.n	801d846 <ip4addr_aton+0xc2>
      c = *++cp;
 801d83e:	3401      	adds	r4, #1
        base = 8;
 801d840:	f04f 0808 	mov.w	r8, #8
 801d844:	e7b2      	b.n	801d7ac <ip4addr_aton+0x28>
        c = *++cp;
 801d846:	f894 b002 	ldrb.w	fp, [r4, #2]
        base = 16;
 801d84a:	f04f 0810 	mov.w	r8, #16
        c = *++cp;
 801d84e:	3402      	adds	r4, #2
 801d850:	e7ac      	b.n	801d7ac <ip4addr_aton+0x28>
  if (c != '\0' && !lwip_isspace(c)) {
 801d852:	f1bb 0f00 	cmp.w	fp, #0
 801d856:	d12c      	bne.n	801d8b2 <ip4addr_aton+0x12e>
  switch (pp - parts + 1) {
 801d858:	ab02      	add	r3, sp, #8
 801d85a:	ebaa 0303 	sub.w	r3, sl, r3
 801d85e:	109b      	asrs	r3, r3, #2
 801d860:	3301      	adds	r3, #1
 801d862:	2b04      	cmp	r3, #4
 801d864:	d844      	bhi.n	801d8f0 <ip4addr_aton+0x16c>
 801d866:	a201      	add	r2, pc, #4	; (adr r2, 801d86c <ip4addr_aton+0xe8>)
 801d868:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801d86c:	0801d82b 	.word	0x0801d82b
 801d870:	0801d8a3 	.word	0x0801d8a3
 801d874:	0801d8df 	.word	0x0801d8df
 801d878:	0801d8c3 	.word	0x0801d8c3
 801d87c:	0801d881 	.word	0x0801d881
      if (val > 0xff) {
 801d880:	2cff      	cmp	r4, #255	; 0xff
 801d882:	d8d1      	bhi.n	801d828 <ip4addr_aton+0xa4>
      if ((parts[0] > 0xff) || (parts[1] > 0xff) || (parts[2] > 0xff)) {
 801d884:	9902      	ldr	r1, [sp, #8]
 801d886:	29ff      	cmp	r1, #255	; 0xff
 801d888:	d8ce      	bhi.n	801d828 <ip4addr_aton+0xa4>
 801d88a:	9b03      	ldr	r3, [sp, #12]
 801d88c:	2bff      	cmp	r3, #255	; 0xff
 801d88e:	d8cb      	bhi.n	801d828 <ip4addr_aton+0xa4>
 801d890:	9a04      	ldr	r2, [sp, #16]
 801d892:	2aff      	cmp	r2, #255	; 0xff
 801d894:	d8c8      	bhi.n	801d828 <ip4addr_aton+0xa4>
      val |= (parts[0] << 24) | (parts[1] << 16) | (parts[2] << 8);
 801d896:	041b      	lsls	r3, r3, #16
 801d898:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 801d89c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 801d8a0:	431c      	orrs	r4, r3
  if (addr) {
 801d8a2:	9d01      	ldr	r5, [sp, #4]
 801d8a4:	b15d      	cbz	r5, 801d8be <ip4addr_aton+0x13a>
    ip4_addr_set_u32(addr, lwip_htonl(val));
 801d8a6:	4620      	mov	r0, r4
 801d8a8:	f7f6 f9ec 	bl	8013c84 <lwip_htonl>
  return 1;
 801d8ac:	2301      	movs	r3, #1
    ip4_addr_set_u32(addr, lwip_htonl(val));
 801d8ae:	6028      	str	r0, [r5, #0]
 801d8b0:	e7bb      	b.n	801d82a <ip4addr_aton+0xa6>
  if (c != '\0' && !lwip_isspace(c)) {
 801d8b2:	f001 f9c5 	bl	801ec40 <__locale_ctype_ptr>
 801d8b6:	5d83      	ldrb	r3, [r0, r6]
 801d8b8:	071b      	lsls	r3, r3, #28
 801d8ba:	d4cd      	bmi.n	801d858 <ip4addr_aton+0xd4>
 801d8bc:	e7b4      	b.n	801d828 <ip4addr_aton+0xa4>
  return 1;
 801d8be:	2301      	movs	r3, #1
 801d8c0:	e7b3      	b.n	801d82a <ip4addr_aton+0xa6>
      if (val > 0xffff) {
 801d8c2:	f5b4 3f80 	cmp.w	r4, #65536	; 0x10000
 801d8c6:	d2af      	bcs.n	801d828 <ip4addr_aton+0xa4>
      if ((parts[0] > 0xff) || (parts[1] > 0xff)) {
 801d8c8:	9a02      	ldr	r2, [sp, #8]
 801d8ca:	2aff      	cmp	r2, #255	; 0xff
 801d8cc:	d8ac      	bhi.n	801d828 <ip4addr_aton+0xa4>
 801d8ce:	9b03      	ldr	r3, [sp, #12]
 801d8d0:	2bff      	cmp	r3, #255	; 0xff
 801d8d2:	d8a9      	bhi.n	801d828 <ip4addr_aton+0xa4>
      val |= (parts[0] << 24) | (parts[1] << 16);
 801d8d4:	041b      	lsls	r3, r3, #16
 801d8d6:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 801d8da:	431c      	orrs	r4, r3
      break;
 801d8dc:	e7e1      	b.n	801d8a2 <ip4addr_aton+0x11e>
      if (val > 0xffffffUL) {
 801d8de:	f1b4 7f80 	cmp.w	r4, #16777216	; 0x1000000
 801d8e2:	d2a1      	bcs.n	801d828 <ip4addr_aton+0xa4>
      if (parts[0] > 0xff) {
 801d8e4:	9b02      	ldr	r3, [sp, #8]
 801d8e6:	2bff      	cmp	r3, #255	; 0xff
 801d8e8:	d89e      	bhi.n	801d828 <ip4addr_aton+0xa4>
      val |= parts[0] << 24;
 801d8ea:	ea44 6403 	orr.w	r4, r4, r3, lsl #24
      break;
 801d8ee:	e7d8      	b.n	801d8a2 <ip4addr_aton+0x11e>
      LWIP_ASSERT("unhandled", 0);
 801d8f0:	4b03      	ldr	r3, [pc, #12]	; (801d900 <ip4addr_aton+0x17c>)
 801d8f2:	22f9      	movs	r2, #249	; 0xf9
 801d8f4:	4903      	ldr	r1, [pc, #12]	; (801d904 <ip4addr_aton+0x180>)
 801d8f6:	4804      	ldr	r0, [pc, #16]	; (801d908 <ip4addr_aton+0x184>)
 801d8f8:	f002 f986 	bl	801fc08 <iprintf>
      break;
 801d8fc:	e7d1      	b.n	801d8a2 <ip4addr_aton+0x11e>
 801d8fe:	bf00      	nop
 801d900:	0803d9b4 	.word	0x0803d9b4
 801d904:	0803d9f0 	.word	0x0803d9f0
 801d908:	08024d0c 	.word	0x08024d0c

0801d90c <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801d90c:	b538      	push	{r3, r4, r5, lr}
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801d90e:	4b0f      	ldr	r3, [pc, #60]	; (801d94c <ip_reass_dequeue_datagram+0x40>)
{
 801d910:	4604      	mov	r4, r0
  if (reassdatagrams == ipr) {
 801d912:	681a      	ldr	r2, [r3, #0]
 801d914:	4282      	cmp	r2, r0
 801d916:	d009      	beq.n	801d92c <ip_reass_dequeue_datagram+0x20>
 801d918:	460d      	mov	r5, r1
    /* it was the first in the list */
    reassdatagrams = ipr->next;
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801d91a:	b179      	cbz	r1, 801d93c <ip_reass_dequeue_datagram+0x30>
    prev->next = ipr->next;
 801d91c:	6823      	ldr	r3, [r4, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801d91e:	4621      	mov	r1, r4
 801d920:	2005      	movs	r0, #5
    prev->next = ipr->next;
 801d922:	602b      	str	r3, [r5, #0]
}
 801d924:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  memp_free(MEMP_REASSDATA, ipr);
 801d928:	f7f7 bd3c 	b.w	80153a4 <memp_free>
    reassdatagrams = ipr->next;
 801d92c:	6802      	ldr	r2, [r0, #0]
  memp_free(MEMP_REASSDATA, ipr);
 801d92e:	4621      	mov	r1, r4
 801d930:	2005      	movs	r0, #5
    reassdatagrams = ipr->next;
 801d932:	601a      	str	r2, [r3, #0]
}
 801d934:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  memp_free(MEMP_REASSDATA, ipr);
 801d938:	f7f7 bd34 	b.w	80153a4 <memp_free>
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801d93c:	4b04      	ldr	r3, [pc, #16]	; (801d950 <ip_reass_dequeue_datagram+0x44>)
 801d93e:	f240 1245 	movw	r2, #325	; 0x145
 801d942:	4904      	ldr	r1, [pc, #16]	; (801d954 <ip_reass_dequeue_datagram+0x48>)
 801d944:	4804      	ldr	r0, [pc, #16]	; (801d958 <ip_reass_dequeue_datagram+0x4c>)
 801d946:	f002 f95f 	bl	801fc08 <iprintf>
 801d94a:	e7e7      	b.n	801d91c <ip_reass_dequeue_datagram+0x10>
 801d94c:	20022644 	.word	0x20022644
 801d950:	0803dae0 	.word	0x0803dae0
 801d954:	0803db1c 	.word	0x0803db1c
 801d958:	08024d0c 	.word	0x08024d0c

0801d95c <ip_reass_free_complete_datagram>:
  LWIP_ASSERT("prev != ipr", prev != ipr);
 801d95c:	4281      	cmp	r1, r0
{
 801d95e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d962:	4606      	mov	r6, r0
 801d964:	460f      	mov	r7, r1
  LWIP_ASSERT("prev != ipr", prev != ipr);
 801d966:	d06b      	beq.n	801da40 <ip_reass_free_complete_datagram+0xe4>
  if (prev != NULL) {
 801d968:	b147      	cbz	r7, 801d97c <ip_reass_free_complete_datagram+0x20>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 801d96a:	683b      	ldr	r3, [r7, #0]
 801d96c:	42b3      	cmp	r3, r6
 801d96e:	d005      	beq.n	801d97c <ip_reass_free_complete_datagram+0x20>
 801d970:	4b37      	ldr	r3, [pc, #220]	; (801da50 <ip_reass_free_complete_datagram+0xf4>)
 801d972:	22ad      	movs	r2, #173	; 0xad
 801d974:	4937      	ldr	r1, [pc, #220]	; (801da54 <ip_reass_free_complete_datagram+0xf8>)
 801d976:	4838      	ldr	r0, [pc, #224]	; (801da58 <ip_reass_free_complete_datagram+0xfc>)
 801d978:	f002 f946 	bl	801fc08 <iprintf>
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 801d97c:	6874      	ldr	r4, [r6, #4]
 801d97e:	6863      	ldr	r3, [r4, #4]
  if (iprh->start == 0) {
 801d980:	889a      	ldrh	r2, [r3, #4]
 801d982:	2a00      	cmp	r2, #0
 801d984:	d039      	beq.n	801d9fa <ip_reass_free_complete_datagram+0x9e>
  u16_t pbufs_freed = 0;
 801d986:	f04f 0b00 	mov.w	fp, #0
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801d98a:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 801da50 <ip_reass_free_complete_datagram+0xf4>
 801d98e:	f8df 90d8 	ldr.w	r9, [pc, #216]	; 801da68 <ip_reass_free_complete_datagram+0x10c>
 801d992:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 801da58 <ip_reass_free_complete_datagram+0xfc>
 801d996:	e004      	b.n	801d9a2 <ip_reass_free_complete_datagram+0x46>
    pbuf_free(pcur);
 801d998:	4620      	mov	r0, r4
  while (p != NULL) {
 801d99a:	462c      	mov	r4, r5
    pbuf_free(pcur);
 801d99c:	f7f7 ffdc 	bl	8015958 <pbuf_free>
  while (p != NULL) {
 801d9a0:	b1b5      	cbz	r5, 801d9d0 <ip_reass_free_complete_datagram+0x74>
    iprh = (struct ip_reass_helper *)p->payload;
 801d9a2:	6863      	ldr	r3, [r4, #4]
    clen = pbuf_clen(pcur);
 801d9a4:	4620      	mov	r0, r4
    p = iprh->next_pbuf;
 801d9a6:	681d      	ldr	r5, [r3, #0]
    clen = pbuf_clen(pcur);
 801d9a8:	f7f8 f93e 	bl	8015c28 <pbuf_clen>
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801d9ac:	4483      	add	fp, r0
 801d9ae:	f5bb 3f80 	cmp.w	fp, #65536	; 0x10000
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801d9b2:	fa1f fb8b 	uxth.w	fp, fp
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801d9b6:	dbef      	blt.n	801d998 <ip_reass_free_complete_datagram+0x3c>
 801d9b8:	4653      	mov	r3, sl
 801d9ba:	22cc      	movs	r2, #204	; 0xcc
 801d9bc:	4649      	mov	r1, r9
 801d9be:	4640      	mov	r0, r8
 801d9c0:	f002 f922 	bl	801fc08 <iprintf>
    pbuf_free(pcur);
 801d9c4:	4620      	mov	r0, r4
  while (p != NULL) {
 801d9c6:	462c      	mov	r4, r5
    pbuf_free(pcur);
 801d9c8:	f7f7 ffc6 	bl	8015958 <pbuf_free>
  while (p != NULL) {
 801d9cc:	2d00      	cmp	r5, #0
 801d9ce:	d1e8      	bne.n	801d9a2 <ip_reass_free_complete_datagram+0x46>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 801d9d0:	4c22      	ldr	r4, [pc, #136]	; (801da5c <ip_reass_free_complete_datagram+0x100>)
  ip_reass_dequeue_datagram(ipr, prev);
 801d9d2:	4639      	mov	r1, r7
 801d9d4:	4630      	mov	r0, r6
 801d9d6:	f7ff ff99 	bl	801d90c <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 801d9da:	8823      	ldrh	r3, [r4, #0]
 801d9dc:	455b      	cmp	r3, fp
 801d9de:	d206      	bcs.n	801d9ee <ip_reass_free_complete_datagram+0x92>
 801d9e0:	4b1b      	ldr	r3, [pc, #108]	; (801da50 <ip_reass_free_complete_datagram+0xf4>)
 801d9e2:	22d2      	movs	r2, #210	; 0xd2
 801d9e4:	491e      	ldr	r1, [pc, #120]	; (801da60 <ip_reass_free_complete_datagram+0x104>)
 801d9e6:	481c      	ldr	r0, [pc, #112]	; (801da58 <ip_reass_free_complete_datagram+0xfc>)
 801d9e8:	f002 f90e 	bl	801fc08 <iprintf>
 801d9ec:	8823      	ldrh	r3, [r4, #0]
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 801d9ee:	eba3 030b 	sub.w	r3, r3, fp
}
 801d9f2:	4658      	mov	r0, fp
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 801d9f4:	8023      	strh	r3, [r4, #0]
}
 801d9f6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801d9fa:	4632      	mov	r2, r6
    ipr->p = iprh->next_pbuf;
 801d9fc:	6818      	ldr	r0, [r3, #0]
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801d9fe:	2101      	movs	r1, #1
    ipr->p = iprh->next_pbuf;
 801da00:	6070      	str	r0, [r6, #4]
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801da02:	4620      	mov	r0, r4
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801da04:	f852 5f08 	ldr.w	r5, [r2, #8]!
 801da08:	f8d2 8004 	ldr.w	r8, [r2, #4]
 801da0c:	f8d2 e008 	ldr.w	lr, [r2, #8]
 801da10:	f8d2 c00c 	ldr.w	ip, [r2, #12]
 801da14:	601d      	str	r5, [r3, #0]
 801da16:	f8c3 8004 	str.w	r8, [r3, #4]
 801da1a:	f8c3 e008 	str.w	lr, [r3, #8]
 801da1e:	f8c3 c00c 	str.w	ip, [r3, #12]
 801da22:	6915      	ldr	r5, [r2, #16]
 801da24:	611d      	str	r5, [r3, #16]
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801da26:	f7ff fc4d 	bl	801d2c4 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 801da2a:	4620      	mov	r0, r4
 801da2c:	f7f8 f8fc 	bl	8015c28 <pbuf_clen>
 801da30:	4683      	mov	fp, r0
    pbuf_free(p);
 801da32:	4620      	mov	r0, r4
 801da34:	f7f7 ff90 	bl	8015958 <pbuf_free>
 801da38:	6874      	ldr	r4, [r6, #4]
  while (p != NULL) {
 801da3a:	2c00      	cmp	r4, #0
 801da3c:	d1a5      	bne.n	801d98a <ip_reass_free_complete_datagram+0x2e>
 801da3e:	e7c7      	b.n	801d9d0 <ip_reass_free_complete_datagram+0x74>
  LWIP_ASSERT("prev != ipr", prev != ipr);
 801da40:	4b03      	ldr	r3, [pc, #12]	; (801da50 <ip_reass_free_complete_datagram+0xf4>)
 801da42:	22ab      	movs	r2, #171	; 0xab
 801da44:	4907      	ldr	r1, [pc, #28]	; (801da64 <ip_reass_free_complete_datagram+0x108>)
 801da46:	4804      	ldr	r0, [pc, #16]	; (801da58 <ip_reass_free_complete_datagram+0xfc>)
 801da48:	f002 f8de 	bl	801fc08 <iprintf>
 801da4c:	e78c      	b.n	801d968 <ip_reass_free_complete_datagram+0xc>
 801da4e:	bf00      	nop
 801da50:	0803dae0 	.word	0x0803dae0
 801da54:	0803db44 	.word	0x0803db44
 801da58:	08024d0c 	.word	0x08024d0c
 801da5c:	20022640 	.word	0x20022640
 801da60:	0803db78 	.word	0x0803db78
 801da64:	0803db38 	.word	0x0803db38
 801da68:	0803db58 	.word	0x0803db58

0801da6c <ip_reass_remove_oldest_datagram>:
{
 801da6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801da70:	4605      	mov	r5, r0
 801da72:	460e      	mov	r6, r1
  int pbufs_freed = 0, pbufs_freed_current;
 801da74:	2700      	movs	r7, #0
 801da76:	f8df 8064 	ldr.w	r8, [pc, #100]	; 801dadc <ip_reass_remove_oldest_datagram+0x70>
    r = reassdatagrams;
 801da7a:	f8d8 3000 	ldr.w	r3, [r8]
    while (r != NULL) {
 801da7e:	b1f3      	cbz	r3, 801dabe <ip_reass_remove_oldest_datagram+0x52>
    other_datagrams = 0;
 801da80:	2400      	movs	r4, #0
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801da82:	f8d5 e00c 	ldr.w	lr, [r5, #12]
    oldest_prev = NULL;
 801da86:	4621      	mov	r1, r4
    prev = NULL;
 801da88:	46a4      	mov	ip, r4
    oldest = NULL;
 801da8a:	4620      	mov	r0, r4
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801da8c:	695a      	ldr	r2, [r3, #20]
 801da8e:	4572      	cmp	r2, lr
 801da90:	d018      	beq.n	801dac4 <ip_reass_remove_oldest_datagram+0x58>
        other_datagrams++;
 801da92:	3401      	adds	r4, #1
        if (oldest == NULL) {
 801da94:	b120      	cbz	r0, 801daa0 <ip_reass_remove_oldest_datagram+0x34>
        } else if (r->timer <= oldest->timer) {
 801da96:	f893 901f 	ldrb.w	r9, [r3, #31]
 801da9a:	7fc2      	ldrb	r2, [r0, #31]
 801da9c:	4591      	cmp	r9, r2
 801da9e:	d801      	bhi.n	801daa4 <ip_reass_remove_oldest_datagram+0x38>
 801daa0:	4661      	mov	r1, ip
 801daa2:	4618      	mov	r0, r3
      if (r->next != NULL) {
 801daa4:	681a      	ldr	r2, [r3, #0]
 801daa6:	469c      	mov	ip, r3
 801daa8:	4613      	mov	r3, r2
 801daaa:	2a00      	cmp	r2, #0
 801daac:	d1ee      	bne.n	801da8c <ip_reass_remove_oldest_datagram+0x20>
    if (oldest != NULL) {
 801daae:	b110      	cbz	r0, 801dab6 <ip_reass_remove_oldest_datagram+0x4a>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 801dab0:	f7ff ff54 	bl	801d95c <ip_reass_free_complete_datagram>
      pbufs_freed += pbufs_freed_current;
 801dab4:	4407      	add	r7, r0
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801dab6:	42b7      	cmp	r7, r6
 801dab8:	da01      	bge.n	801dabe <ip_reass_remove_oldest_datagram+0x52>
 801daba:	2c01      	cmp	r4, #1
 801dabc:	dcdd      	bgt.n	801da7a <ip_reass_remove_oldest_datagram+0xe>
}
 801dabe:	4638      	mov	r0, r7
 801dac0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801dac4:	f8d5 9010 	ldr.w	r9, [r5, #16]
 801dac8:	699a      	ldr	r2, [r3, #24]
 801daca:	454a      	cmp	r2, r9
 801dacc:	d1e1      	bne.n	801da92 <ip_reass_remove_oldest_datagram+0x26>
 801dace:	f8b3 900c 	ldrh.w	r9, [r3, #12]
 801dad2:	88aa      	ldrh	r2, [r5, #4]
 801dad4:	4591      	cmp	r9, r2
 801dad6:	d1dc      	bne.n	801da92 <ip_reass_remove_oldest_datagram+0x26>
 801dad8:	e7e4      	b.n	801daa4 <ip_reass_remove_oldest_datagram+0x38>
 801dada:	bf00      	nop
 801dadc:	20022644 	.word	0x20022644

0801dae0 <ip_frag_free_pbuf_custom_ref>:
}

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 801dae0:	b510      	push	{r4, lr}
  LWIP_ASSERT("p != NULL", p != NULL);
 801dae2:	4604      	mov	r4, r0
 801dae4:	b128      	cbz	r0, 801daf2 <ip_frag_free_pbuf_custom_ref+0x12>
  memp_free(MEMP_FRAG_PBUF, p);
 801dae6:	4621      	mov	r1, r4
 801dae8:	2006      	movs	r0, #6
}
 801daea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  memp_free(MEMP_FRAG_PBUF, p);
 801daee:	f7f7 bc59 	b.w	80153a4 <memp_free>
  LWIP_ASSERT("p != NULL", p != NULL);
 801daf2:	4906      	ldr	r1, [pc, #24]	; (801db0c <ip_frag_free_pbuf_custom_ref+0x2c>)
 801daf4:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 801daf8:	4b05      	ldr	r3, [pc, #20]	; (801db10 <ip_frag_free_pbuf_custom_ref+0x30>)
 801dafa:	4806      	ldr	r0, [pc, #24]	; (801db14 <ip_frag_free_pbuf_custom_ref+0x34>)
 801dafc:	f002 f884 	bl	801fc08 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 801db00:	4621      	mov	r1, r4
 801db02:	2006      	movs	r0, #6
}
 801db04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  memp_free(MEMP_FRAG_PBUF, p);
 801db08:	f7f7 bc4c 	b.w	80153a4 <memp_free>
 801db0c:	0803d3b0 	.word	0x0803d3b0
 801db10:	0803dae0 	.word	0x0803dae0
 801db14:	08024d0c 	.word	0x08024d0c

0801db18 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 801db18:	b510      	push	{r4, lr}
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801db1a:	4604      	mov	r4, r0
 801db1c:	b140      	cbz	r0, 801db30 <ipfrag_free_pbuf_custom+0x18>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
  if (pcr->original != NULL) {
 801db1e:	6960      	ldr	r0, [r4, #20]
 801db20:	b108      	cbz	r0, 801db26 <ipfrag_free_pbuf_custom+0xe>
    pbuf_free(pcr->original);
 801db22:	f7f7 ff19 	bl	8015958 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 801db26:	4620      	mov	r0, r4
}
 801db28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  ip_frag_free_pbuf_custom_ref(pcr);
 801db2c:	f7ff bfd8 	b.w	801dae0 <ip_frag_free_pbuf_custom_ref>
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801db30:	4b03      	ldr	r3, [pc, #12]	; (801db40 <ipfrag_free_pbuf_custom+0x28>)
 801db32:	f240 22ce 	movw	r2, #718	; 0x2ce
 801db36:	4903      	ldr	r1, [pc, #12]	; (801db44 <ipfrag_free_pbuf_custom+0x2c>)
 801db38:	4803      	ldr	r0, [pc, #12]	; (801db48 <ipfrag_free_pbuf_custom+0x30>)
 801db3a:	f002 f865 	bl	801fc08 <iprintf>
 801db3e:	e7ee      	b.n	801db1e <ipfrag_free_pbuf_custom+0x6>
 801db40:	0803dae0 	.word	0x0803dae0
 801db44:	0803db9c 	.word	0x0803db9c
 801db48:	08024d0c 	.word	0x08024d0c

0801db4c <ip_reass_tmr>:
{
 801db4c:	b538      	push	{r3, r4, r5, lr}
  r = reassdatagrams;
 801db4e:	4b0a      	ldr	r3, [pc, #40]	; (801db78 <ip_reass_tmr+0x2c>)
 801db50:	6818      	ldr	r0, [r3, #0]
  while (r != NULL) {
 801db52:	b180      	cbz	r0, 801db76 <ip_reass_tmr+0x2a>
  struct ip_reassdata *r, *prev = NULL;
 801db54:	2500      	movs	r5, #0
 801db56:	e003      	b.n	801db60 <ip_reass_tmr+0x14>
 801db58:	4605      	mov	r5, r0
      r->timer--;
 801db5a:	77c2      	strb	r2, [r0, #31]
  while (r != NULL) {
 801db5c:	4620      	mov	r0, r4
 801db5e:	b154      	cbz	r4, 801db76 <ip_reass_tmr+0x2a>
    if (r->timer > 0) {
 801db60:	7fc3      	ldrb	r3, [r0, #31]
 801db62:	6804      	ldr	r4, [r0, #0]
      r->timer--;
 801db64:	1e5a      	subs	r2, r3, #1
    if (r->timer > 0) {
 801db66:	2b00      	cmp	r3, #0
 801db68:	d1f6      	bne.n	801db58 <ip_reass_tmr+0xc>
      ip_reass_free_complete_datagram(tmp, prev);
 801db6a:	4629      	mov	r1, r5
 801db6c:	f7ff fef6 	bl	801d95c <ip_reass_free_complete_datagram>
  while (r != NULL) {
 801db70:	4620      	mov	r0, r4
 801db72:	2c00      	cmp	r4, #0
 801db74:	d1f4      	bne.n	801db60 <ip_reass_tmr+0x14>
}
 801db76:	bd38      	pop	{r3, r4, r5, pc}
 801db78:	20022644 	.word	0x20022644

0801db7c <ip4_reass>:
{
 801db7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  IPFRAG_STATS_INC(ip_frag.recv);
 801db80:	4eb7      	ldr	r6, [pc, #732]	; (801de60 <ip4_reass+0x2e4>)
{
 801db82:	b085      	sub	sp, #20
  fraghdr = (struct ip_hdr *)p->payload;
 801db84:	6845      	ldr	r5, [r0, #4]
{
 801db86:	4680      	mov	r8, r0
  IPFRAG_STATS_INC(ip_frag.recv);
 801db88:	8e73      	ldrh	r3, [r6, #50]	; 0x32
 801db8a:	3301      	adds	r3, #1
 801db8c:	8673      	strh	r3, [r6, #50]	; 0x32
  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 801db8e:	782b      	ldrb	r3, [r5, #0]
 801db90:	f003 030f 	and.w	r3, r3, #15
 801db94:	2b05      	cmp	r3, #5
 801db96:	f040 80f8 	bne.w	801dd8a <ip4_reass+0x20e>
  offset = IPH_OFFSET_BYTES(fraghdr);
 801db9a:	88e8      	ldrh	r0, [r5, #6]
 801db9c:	f7f6 f86e 	bl	8013c7c <lwip_htons>
 801dba0:	f3c0 030c 	ubfx	r3, r0, #0, #13
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801dba4:	8868      	ldrh	r0, [r5, #2]
  offset = IPH_OFFSET_BYTES(fraghdr);
 801dba6:	00db      	lsls	r3, r3, #3
 801dba8:	9301      	str	r3, [sp, #4]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801dbaa:	f7f6 f867 	bl	8013c7c <lwip_htons>
  hlen = IPH_HL_BYTES(fraghdr);
 801dbae:	782b      	ldrb	r3, [r5, #0]
 801dbb0:	f003 030f 	and.w	r3, r3, #15
  if (hlen > len) {
 801dbb4:	009b      	lsls	r3, r3, #2
 801dbb6:	4283      	cmp	r3, r0
 801dbb8:	f200 80dc 	bhi.w	801dd74 <ip4_reass+0x1f8>
  len = (u16_t)(len - hlen);
 801dbbc:	1ac3      	subs	r3, r0, r3
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801dbbe:	f8df a2b4 	ldr.w	sl, [pc, #692]	; 801de74 <ip4_reass+0x2f8>
  clen = pbuf_clen(p);
 801dbc2:	4640      	mov	r0, r8
  len = (u16_t)(len - hlen);
 801dbc4:	b29b      	uxth	r3, r3
 801dbc6:	9302      	str	r3, [sp, #8]
  clen = pbuf_clen(p);
 801dbc8:	f7f8 f82e 	bl	8015c28 <pbuf_clen>
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801dbcc:	f8ba 3000 	ldrh.w	r3, [sl]
  clen = pbuf_clen(p);
 801dbd0:	4683      	mov	fp, r0
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801dbd2:	4403      	add	r3, r0
 801dbd4:	2b0a      	cmp	r3, #10
 801dbd6:	f300 80de 	bgt.w	801dd96 <ip4_reass+0x21a>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801dbda:	4ba2      	ldr	r3, [pc, #648]	; (801de64 <ip4_reass+0x2e8>)
 801dbdc:	681c      	ldr	r4, [r3, #0]
 801dbde:	2c00      	cmp	r4, #0
 801dbe0:	f000 8094 	beq.w	801dd0c <ip4_reass+0x190>
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801dbe4:	68ea      	ldr	r2, [r5, #12]
 801dbe6:	e003      	b.n	801dbf0 <ip4_reass+0x74>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801dbe8:	6824      	ldr	r4, [r4, #0]
 801dbea:	2c00      	cmp	r4, #0
 801dbec:	f000 808e 	beq.w	801dd0c <ip4_reass+0x190>
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801dbf0:	6963      	ldr	r3, [r4, #20]
 801dbf2:	4293      	cmp	r3, r2
 801dbf4:	d1f8      	bne.n	801dbe8 <ip4_reass+0x6c>
 801dbf6:	692b      	ldr	r3, [r5, #16]
 801dbf8:	69a1      	ldr	r1, [r4, #24]
 801dbfa:	4299      	cmp	r1, r3
 801dbfc:	d1f4      	bne.n	801dbe8 <ip4_reass+0x6c>
 801dbfe:	89a1      	ldrh	r1, [r4, #12]
 801dc00:	88ab      	ldrh	r3, [r5, #4]
 801dc02:	4299      	cmp	r1, r3
 801dc04:	d1f0      	bne.n	801dbe8 <ip4_reass+0x6c>
      IPFRAG_STATS_INC(ip_frag.cachehit);
 801dc06:	f8b6 3046 	ldrh.w	r3, [r6, #70]	; 0x46
 801dc0a:	3301      	adds	r3, #1
 801dc0c:	f8a6 3046 	strh.w	r3, [r6, #70]	; 0x46
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801dc10:	88e8      	ldrh	r0, [r5, #6]
 801dc12:	f7f6 f833 	bl	8013c7c <lwip_htons>
 801dc16:	f3c0 000c 	ubfx	r0, r0, #0, #13
 801dc1a:	2800      	cmp	r0, #0
 801dc1c:	f000 810d 	beq.w	801de3a <ip4_reass+0x2be>
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801dc20:	88eb      	ldrh	r3, [r5, #6]
  if (is_last) {
 801dc22:	f013 0320 	ands.w	r3, r3, #32
 801dc26:	9303      	str	r3, [sp, #12]
 801dc28:	d10b      	bne.n	801dc42 <ip4_reass+0xc6>
    u16_t datagram_len = (u16_t)(offset + len);
 801dc2a:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 801dc2e:	18d3      	adds	r3, r2, r3
 801dc30:	b29b      	uxth	r3, r3
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801dc32:	429a      	cmp	r2, r3
 801dc34:	f200 808d 	bhi.w	801dd52 <ip4_reass+0x1d6>
 801dc38:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 801dc3c:	4293      	cmp	r3, r2
 801dc3e:	f200 8088 	bhi.w	801dd52 <ip4_reass+0x1d6>
  fraghdr = (struct ip_hdr *)new_p->payload;
 801dc42:	f8d8 5004 	ldr.w	r5, [r8, #4]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801dc46:	8868      	ldrh	r0, [r5, #2]
 801dc48:	f7f6 f818 	bl	8013c7c <lwip_htons>
  hlen = IPH_HL_BYTES(fraghdr);
 801dc4c:	782b      	ldrb	r3, [r5, #0]
 801dc4e:	f003 030f 	and.w	r3, r3, #15
  if (hlen > len) {
 801dc52:	009b      	lsls	r3, r3, #2
 801dc54:	4298      	cmp	r0, r3
 801dc56:	d37c      	bcc.n	801dd52 <ip4_reass+0x1d6>
  len = (u16_t)(len - hlen);
 801dc58:	1ac3      	subs	r3, r0, r3
  offset = IPH_OFFSET_BYTES(fraghdr);
 801dc5a:	88e8      	ldrh	r0, [r5, #6]
  len = (u16_t)(len - hlen);
 801dc5c:	b29d      	uxth	r5, r3
  offset = IPH_OFFSET_BYTES(fraghdr);
 801dc5e:	f7f6 f80d 	bl	8013c7c <lwip_htons>
 801dc62:	f3c0 000c 	ubfx	r0, r0, #0, #13
  iprh = (struct ip_reass_helper *)new_p->payload;
 801dc66:	f8d8 9004 	ldr.w	r9, [r8, #4]
  iprh->next_pbuf = NULL;
 801dc6a:	2200      	movs	r2, #0
  offset = IPH_OFFSET_BYTES(fraghdr);
 801dc6c:	00c0      	lsls	r0, r0, #3
  iprh->next_pbuf = NULL;
 801dc6e:	f889 2000 	strb.w	r2, [r9]
  iprh->end = (u16_t)(offset + len);
 801dc72:	eb05 0c00 	add.w	ip, r5, r0
  iprh->next_pbuf = NULL;
 801dc76:	f889 2001 	strb.w	r2, [r9, #1]
 801dc7a:	f889 2002 	strb.w	r2, [r9, #2]
  iprh->end = (u16_t)(offset + len);
 801dc7e:	fa1f fc8c 	uxth.w	ip, ip
  iprh->next_pbuf = NULL;
 801dc82:	f889 2003 	strb.w	r2, [r9, #3]
  iprh->start = offset;
 801dc86:	f8a9 0004 	strh.w	r0, [r9, #4]
  if (iprh->end < offset) {
 801dc8a:	4560      	cmp	r0, ip
  iprh->end = (u16_t)(offset + len);
 801dc8c:	f8a9 c006 	strh.w	ip, [r9, #6]
 801dc90:	6863      	ldr	r3, [r4, #4]
  if (iprh->end < offset) {
 801dc92:	d85f      	bhi.n	801dd54 <ip4_reass+0x1d8>
  for (q = ipr->p; q != NULL;) {
 801dc94:	2b00      	cmp	r3, #0
 801dc96:	f000 818c 	beq.w	801dfb2 <ip4_reass+0x436>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 801dc9a:	685d      	ldr	r5, [r3, #4]
    if (iprh->start < iprh_tmp->start) {
 801dc9c:	88aa      	ldrh	r2, [r5, #4]
 801dc9e:	4290      	cmp	r0, r2
 801dca0:	f0c0 80b9 	bcc.w	801de16 <ip4_reass+0x29a>
    } else if (iprh->start == iprh_tmp->start) {
 801dca4:	d066      	beq.n	801dd74 <ip4_reass+0x1f8>
    } else if (iprh->start < iprh_tmp->end) {
 801dca6:	88eb      	ldrh	r3, [r5, #6]
 801dca8:	4283      	cmp	r3, r0
 801dcaa:	d863      	bhi.n	801dd74 <ip4_reass+0x1f8>
    q = iprh_tmp->next_pbuf;
 801dcac:	682a      	ldr	r2, [r5, #0]
  int valid = 1;
 801dcae:	2701      	movs	r7, #1
  for (q = ipr->p; q != NULL;) {
 801dcb0:	b182      	cbz	r2, 801dcd4 <ip4_reass+0x158>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 801dcb2:	6853      	ldr	r3, [r2, #4]
    if (iprh->start < iprh_tmp->start) {
 801dcb4:	8899      	ldrh	r1, [r3, #4]
 801dcb6:	4288      	cmp	r0, r1
 801dcb8:	f0c0 808c 	bcc.w	801ddd4 <ip4_reass+0x258>
    } else if (iprh->start == iprh_tmp->start) {
 801dcbc:	d05a      	beq.n	801dd74 <ip4_reass+0x1f8>
    } else if (iprh->start < iprh_tmp->end) {
 801dcbe:	88da      	ldrh	r2, [r3, #6]
 801dcc0:	4282      	cmp	r2, r0
 801dcc2:	d857      	bhi.n	801dd74 <ip4_reass+0x1f8>
        if (iprh_prev->end != iprh_tmp->start) {
 801dcc4:	88ea      	ldrh	r2, [r5, #6]
          valid = 0;
 801dcc6:	461d      	mov	r5, r3
 801dcc8:	428a      	cmp	r2, r1
 801dcca:	bf18      	it	ne
 801dccc:	2700      	movne	r7, #0
    q = iprh_tmp->next_pbuf;
 801dcce:	682a      	ldr	r2, [r5, #0]
  for (q = ipr->p; q != NULL;) {
 801dcd0:	2a00      	cmp	r2, #0
 801dcd2:	d1ee      	bne.n	801dcb2 <ip4_reass+0x136>
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801dcd4:	88eb      	ldrh	r3, [r5, #6]
 801dcd6:	4298      	cmp	r0, r3
 801dcd8:	f0c0 8179 	bcc.w	801dfce <ip4_reass+0x452>
      if (iprh_prev->end != iprh->start) {
 801dcdc:	4298      	cmp	r0, r3
      iprh_prev->next_pbuf = new_p;
 801dcde:	f8c5 8000 	str.w	r8, [r5]
      if (iprh_prev->end != iprh->start) {
 801dce2:	f000 8082 	beq.w	801ddea <ip4_reass+0x26e>
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801dce6:	9b03      	ldr	r3, [sp, #12]
 801dce8:	2b00      	cmp	r3, #0
 801dcea:	f040 813a 	bne.w	801df62 <ip4_reass+0x3e6>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801dcee:	f8ba 3000 	ldrh.w	r3, [sl]
 801dcf2:	449b      	add	fp, r3
 801dcf4:	f8aa b000 	strh.w	fp, [sl]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801dcf8:	7fa3      	ldrb	r3, [r4, #30]
    u16_t datagram_len = (u16_t)(offset + len);
 801dcfa:	e9dd 2101 	ldrd	r2, r1, [sp, #4]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801dcfe:	f043 0301 	orr.w	r3, r3, #1
    u16_t datagram_len = (u16_t)(offset + len);
 801dd02:	440a      	add	r2, r1
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801dd04:	77a3      	strb	r3, [r4, #30]
    ipr->datagram_len = datagram_len;
 801dd06:	83a2      	strh	r2, [r4, #28]
  return NULL;
 801dd08:	2700      	movs	r7, #0
 801dd0a:	e03a      	b.n	801dd82 <ip4_reass+0x206>
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801dd0c:	f44f 728f 	mov.w	r2, #286	; 0x11e
 801dd10:	4955      	ldr	r1, [pc, #340]	; (801de68 <ip4_reass+0x2ec>)
 801dd12:	2005      	movs	r0, #5
 801dd14:	f7f7 fb22 	bl	801535c <memp_malloc_fn>
  if (ipr == NULL) {
 801dd18:	4604      	mov	r4, r0
 801dd1a:	2800      	cmp	r0, #0
 801dd1c:	d04a      	beq.n	801ddb4 <ip4_reass+0x238>
  ipr->next = reassdatagrams;
 801dd1e:	4951      	ldr	r1, [pc, #324]	; (801de64 <ip4_reass+0x2e8>)
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801dd20:	2200      	movs	r2, #0
  ipr->timer = IP_REASS_MAXAGE;
 801dd22:	270f      	movs	r7, #15
  ipr->next = reassdatagrams;
 801dd24:	6809      	ldr	r1, [r1, #0]
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801dd26:	60a2      	str	r2, [r4, #8]
 801dd28:	60e2      	str	r2, [r4, #12]
 801dd2a:	6122      	str	r2, [r4, #16]
 801dd2c:	6162      	str	r2, [r4, #20]
 801dd2e:	61a2      	str	r2, [r4, #24]
 801dd30:	61e2      	str	r2, [r4, #28]
 801dd32:	6062      	str	r2, [r4, #4]
  ipr->timer = IP_REASS_MAXAGE;
 801dd34:	77e7      	strb	r7, [r4, #31]
  ipr->next = reassdatagrams;
 801dd36:	6021      	str	r1, [r4, #0]
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 801dd38:	682b      	ldr	r3, [r5, #0]
 801dd3a:	68a9      	ldr	r1, [r5, #8]
 801dd3c:	686f      	ldr	r7, [r5, #4]
 801dd3e:	68ea      	ldr	r2, [r5, #12]
 801dd40:	6121      	str	r1, [r4, #16]
 801dd42:	60a3      	str	r3, [r4, #8]
 801dd44:	60e7      	str	r7, [r4, #12]
 801dd46:	6162      	str	r2, [r4, #20]
  reassdatagrams = ipr;
 801dd48:	4946      	ldr	r1, [pc, #280]	; (801de64 <ip4_reass+0x2e8>)
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 801dd4a:	692b      	ldr	r3, [r5, #16]
  reassdatagrams = ipr;
 801dd4c:	600c      	str	r4, [r1, #0]
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 801dd4e:	61a3      	str	r3, [r4, #24]
 801dd50:	e766      	b.n	801dc20 <ip4_reass+0xa4>
 801dd52:	6863      	ldr	r3, [r4, #4]
  if (ipr->p == NULL) {
 801dd54:	b973      	cbnz	r3, 801dd74 <ip4_reass+0x1f8>
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801dd56:	4b43      	ldr	r3, [pc, #268]	; (801de64 <ip4_reass+0x2e8>)
 801dd58:	681b      	ldr	r3, [r3, #0]
 801dd5a:	42a3      	cmp	r3, r4
 801dd5c:	d006      	beq.n	801dd6c <ip4_reass+0x1f0>
 801dd5e:	4b42      	ldr	r3, [pc, #264]	; (801de68 <ip4_reass+0x2ec>)
 801dd60:	f240 22ab 	movw	r2, #683	; 0x2ab
 801dd64:	4941      	ldr	r1, [pc, #260]	; (801de6c <ip4_reass+0x2f0>)
 801dd66:	4842      	ldr	r0, [pc, #264]	; (801de70 <ip4_reass+0x2f4>)
 801dd68:	f001 ff4e 	bl	801fc08 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 801dd6c:	4620      	mov	r0, r4
 801dd6e:	2100      	movs	r1, #0
 801dd70:	f7ff fdcc 	bl	801d90c <ip_reass_dequeue_datagram>
  IPFRAG_STATS_INC(ip_frag.drop);
 801dd74:	8ef3      	ldrh	r3, [r6, #54]	; 0x36
  pbuf_free(p);
 801dd76:	4640      	mov	r0, r8
  return NULL;
 801dd78:	2700      	movs	r7, #0
  IPFRAG_STATS_INC(ip_frag.drop);
 801dd7a:	3301      	adds	r3, #1
 801dd7c:	86f3      	strh	r3, [r6, #54]	; 0x36
  pbuf_free(p);
 801dd7e:	f7f7 fdeb 	bl	8015958 <pbuf_free>
}
 801dd82:	4638      	mov	r0, r7
 801dd84:	b005      	add	sp, #20
 801dd86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    IPFRAG_STATS_INC(ip_frag.err);
 801dd8a:	f8b6 3044 	ldrh.w	r3, [r6, #68]	; 0x44
 801dd8e:	3301      	adds	r3, #1
 801dd90:	f8a6 3044 	strh.w	r3, [r6, #68]	; 0x44
    goto nullreturn;
 801dd94:	e7ee      	b.n	801dd74 <ip4_reass+0x1f8>
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801dd96:	4601      	mov	r1, r0
 801dd98:	4628      	mov	r0, r5
 801dd9a:	f7ff fe67 	bl	801da6c <ip_reass_remove_oldest_datagram>
 801dd9e:	b128      	cbz	r0, 801ddac <ip4_reass+0x230>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801dda0:	f8ba 3000 	ldrh.w	r3, [sl]
 801dda4:	445b      	add	r3, fp
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801dda6:	2b0a      	cmp	r3, #10
 801dda8:	f77f af17 	ble.w	801dbda <ip4_reass+0x5e>
      IPFRAG_STATS_INC(ip_frag.memerr);
 801ddac:	8fb3      	ldrh	r3, [r6, #60]	; 0x3c
 801ddae:	3301      	adds	r3, #1
 801ddb0:	87b3      	strh	r3, [r6, #60]	; 0x3c
 801ddb2:	e7df      	b.n	801dd74 <ip4_reass+0x1f8>
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 801ddb4:	4659      	mov	r1, fp
 801ddb6:	4628      	mov	r0, r5
 801ddb8:	f7ff fe58 	bl	801da6c <ip_reass_remove_oldest_datagram>
 801ddbc:	4583      	cmp	fp, r0
 801ddbe:	dcf5      	bgt.n	801ddac <ip4_reass+0x230>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801ddc0:	f44f 7291 	mov.w	r2, #290	; 0x122
 801ddc4:	4928      	ldr	r1, [pc, #160]	; (801de68 <ip4_reass+0x2ec>)
 801ddc6:	2005      	movs	r0, #5
 801ddc8:	f7f7 fac8 	bl	801535c <memp_malloc_fn>
    if (ipr == NULL)
 801ddcc:	4604      	mov	r4, r0
 801ddce:	2800      	cmp	r0, #0
 801ddd0:	d1a5      	bne.n	801dd1e <ip4_reass+0x1a2>
 801ddd2:	e7eb      	b.n	801ddac <ip4_reass+0x230>
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 801ddd4:	458c      	cmp	ip, r1
      iprh->next_pbuf = q;
 801ddd6:	f8c9 2000 	str.w	r2, [r9]
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 801ddda:	88eb      	ldrh	r3, [r5, #6]
 801dddc:	d8ca      	bhi.n	801dd74 <ip4_reass+0x1f8>
 801ddde:	4298      	cmp	r0, r3
 801dde0:	d3c8      	bcc.n	801dd74 <ip4_reass+0x1f8>
        iprh_prev->next_pbuf = new_p;
 801dde2:	f8c5 8000 	str.w	r8, [r5]
        if (iprh_prev->end != iprh->start) {
 801dde6:	f47f af7e 	bne.w	801dce6 <ip4_reass+0x16a>
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801ddea:	9b03      	ldr	r3, [sp, #12]
 801ddec:	2b00      	cmp	r3, #0
 801ddee:	d043      	beq.n	801de78 <ip4_reass+0x2fc>
 801ddf0:	7fa3      	ldrb	r3, [r4, #30]
 801ddf2:	07d9      	lsls	r1, r3, #31
 801ddf4:	d51a      	bpl.n	801de2c <ip4_reass+0x2b0>
    if (valid) {
 801ddf6:	2f00      	cmp	r7, #0
 801ddf8:	f000 80b7 	beq.w	801df6a <ip4_reass+0x3ee>
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 801ddfc:	6863      	ldr	r3, [r4, #4]
 801ddfe:	2b00      	cmp	r3, #0
 801de00:	d141      	bne.n	801de86 <ip4_reass+0x30a>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801de02:	f8ba 3000 	ldrh.w	r3, [sl]
 801de06:	449b      	add	fp, r3
  if (is_last) {
 801de08:	9b03      	ldr	r3, [sp, #12]
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801de0a:	f8aa b000 	strh.w	fp, [sl]
  if (is_last) {
 801de0e:	2b00      	cmp	r3, #0
 801de10:	f43f af72 	beq.w	801dcf8 <ip4_reass+0x17c>
 801de14:	e778      	b.n	801dd08 <ip4_reass+0x18c>
        if (iprh->end > iprh_tmp->start) {
 801de16:	4594      	cmp	ip, r2
      iprh->next_pbuf = q;
 801de18:	f8c9 3000 	str.w	r3, [r9]
        if (iprh->end > iprh_tmp->start) {
 801de1c:	d8aa      	bhi.n	801dd74 <ip4_reass+0x1f8>
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801de1e:	9b03      	ldr	r3, [sp, #12]
        ipr->p = new_p;
 801de20:	f8c4 8004 	str.w	r8, [r4, #4]
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801de24:	b35b      	cbz	r3, 801de7e <ip4_reass+0x302>
 801de26:	7fa3      	ldrb	r3, [r4, #30]
 801de28:	07db      	lsls	r3, r3, #31
 801de2a:	d4e7      	bmi.n	801ddfc <ip4_reass+0x280>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801de2c:	f8ba 3000 	ldrh.w	r3, [sl]
  return NULL;
 801de30:	2700      	movs	r7, #0
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801de32:	449b      	add	fp, r3
 801de34:	f8aa b000 	strh.w	fp, [sl]
 801de38:	e7a3      	b.n	801dd82 <ip4_reass+0x206>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 801de3a:	89e0      	ldrh	r0, [r4, #14]
 801de3c:	f7f5 ff1e 	bl	8013c7c <lwip_htons>
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801de40:	f3c0 000c 	ubfx	r0, r0, #0, #13
 801de44:	2800      	cmp	r0, #0
 801de46:	f43f aeeb 	beq.w	801dc20 <ip4_reass+0xa4>
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 801de4a:	682a      	ldr	r2, [r5, #0]
 801de4c:	686f      	ldr	r7, [r5, #4]
 801de4e:	68a8      	ldr	r0, [r5, #8]
 801de50:	68e9      	ldr	r1, [r5, #12]
 801de52:	60a2      	str	r2, [r4, #8]
 801de54:	60e7      	str	r7, [r4, #12]
 801de56:	6120      	str	r0, [r4, #16]
 801de58:	6161      	str	r1, [r4, #20]
 801de5a:	692a      	ldr	r2, [r5, #16]
 801de5c:	61a2      	str	r2, [r4, #24]
 801de5e:	e6df      	b.n	801dc20 <ip4_reass+0xa4>
 801de60:	20035fa4 	.word	0x20035fa4
 801de64:	20022644 	.word	0x20022644
 801de68:	0803dae0 	.word	0x0803dae0
 801de6c:	0803dac0 	.word	0x0803dac0
 801de70:	08024d0c 	.word	0x08024d0c
 801de74:	20022640 	.word	0x20022640
    if (valid) {
 801de78:	2f00      	cmp	r7, #0
 801de7a:	f43f af38 	beq.w	801dcee <ip4_reass+0x172>
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 801de7e:	6863      	ldr	r3, [r4, #4]
 801de80:	2b00      	cmp	r3, #0
 801de82:	f43f af34 	beq.w	801dcee <ip4_reass+0x172>
 801de86:	6858      	ldr	r0, [r3, #4]
 801de88:	8883      	ldrh	r3, [r0, #4]
 801de8a:	2b00      	cmp	r3, #0
 801de8c:	d1b9      	bne.n	801de02 <ip4_reass+0x286>
        q = iprh->next_pbuf;
 801de8e:	f8d9 3000 	ldr.w	r3, [r9]
        while (q != NULL) {
 801de92:	2b00      	cmp	r3, #0
 801de94:	f000 80a6 	beq.w	801dfe4 <ip4_reass+0x468>
          iprh = (struct ip_reass_helper *)q->payload;
 801de98:	685d      	ldr	r5, [r3, #4]
          if (iprh_prev->end != iprh->start) {
 801de9a:	f8b9 3006 	ldrh.w	r3, [r9, #6]
 801de9e:	88aa      	ldrh	r2, [r5, #4]
 801dea0:	429a      	cmp	r2, r3
 801dea2:	d006      	beq.n	801deb2 <ip4_reass+0x336>
 801dea4:	e7ad      	b.n	801de02 <ip4_reass+0x286>
          iprh = (struct ip_reass_helper *)q->payload;
 801dea6:	685b      	ldr	r3, [r3, #4]
          if (iprh_prev->end != iprh->start) {
 801dea8:	88e9      	ldrh	r1, [r5, #6]
 801deaa:	889a      	ldrh	r2, [r3, #4]
 801deac:	461d      	mov	r5, r3
 801deae:	4291      	cmp	r1, r2
 801deb0:	d1a7      	bne.n	801de02 <ip4_reass+0x286>
          q = iprh->next_pbuf;
 801deb2:	682b      	ldr	r3, [r5, #0]
        while (q != NULL) {
 801deb4:	2b00      	cmp	r3, #0
 801deb6:	d1f6      	bne.n	801dea6 <ip4_reass+0x32a>
          LWIP_ASSERT("sanity check",
 801deb8:	4285      	cmp	r5, r0
 801deba:	d10f      	bne.n	801dedc <ip4_reass+0x360>
 801debc:	4b50      	ldr	r3, [pc, #320]	; (801e000 <ip4_reass+0x484>)
 801debe:	f240 12e1 	movw	r2, #481	; 0x1e1
 801dec2:	4950      	ldr	r1, [pc, #320]	; (801e004 <ip4_reass+0x488>)
 801dec4:	4850      	ldr	r0, [pc, #320]	; (801e008 <ip4_reass+0x48c>)
 801dec6:	f001 fe9f 	bl	801fc08 <iprintf>
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801deca:	682b      	ldr	r3, [r5, #0]
 801decc:	b133      	cbz	r3, 801dedc <ip4_reass+0x360>
 801dece:	4b4c      	ldr	r3, [pc, #304]	; (801e000 <ip4_reass+0x484>)
 801ded0:	f240 12e3 	movw	r2, #483	; 0x1e3
 801ded4:	494d      	ldr	r1, [pc, #308]	; (801e00c <ip4_reass+0x490>)
 801ded6:	484c      	ldr	r0, [pc, #304]	; (801e008 <ip4_reass+0x48c>)
 801ded8:	f001 fe96 	bl	801fc08 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801dedc:	f8ba 3000 	ldrh.w	r3, [sl]
 801dee0:	449b      	add	fp, r3
  if (is_last) {
 801dee2:	9b03      	ldr	r3, [sp, #12]
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801dee4:	f8aa b000 	strh.w	fp, [sl]
  if (is_last) {
 801dee8:	2b00      	cmp	r3, #0
 801deea:	d07d      	beq.n	801dfe8 <ip4_reass+0x46c>
 801deec:	8ba0      	ldrh	r0, [r4, #28]
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801deee:	4623      	mov	r3, r4
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801def0:	6861      	ldr	r1, [r4, #4]
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 801def2:	3014      	adds	r0, #20
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801def4:	f853 2f08 	ldr.w	r2, [r3, #8]!
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801def8:	684e      	ldr	r6, [r1, #4]
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 801defa:	b280      	uxth	r0, r0
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801defc:	685f      	ldr	r7, [r3, #4]
 801defe:	689d      	ldr	r5, [r3, #8]
 801df00:	68d9      	ldr	r1, [r3, #12]
 801df02:	6077      	str	r7, [r6, #4]
 801df04:	60b5      	str	r5, [r6, #8]
 801df06:	60f1      	str	r1, [r6, #12]
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801df08:	6835      	ldr	r5, [r6, #0]
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801df0a:	6032      	str	r2, [r6, #0]
 801df0c:	691a      	ldr	r2, [r3, #16]
 801df0e:	6132      	str	r2, [r6, #16]
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 801df10:	f7f5 feb4 	bl	8013c7c <lwip_htons>
    IPH_OFFSET_SET(fraghdr, 0);
 801df14:	2300      	movs	r3, #0
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 801df16:	8070      	strh	r0, [r6, #2]
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
 801df18:	2114      	movs	r1, #20
    IPH_OFFSET_SET(fraghdr, 0);
 801df1a:	71b3      	strb	r3, [r6, #6]
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
 801df1c:	4630      	mov	r0, r6
    IPH_OFFSET_SET(fraghdr, 0);
 801df1e:	71f3      	strb	r3, [r6, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801df20:	72b3      	strb	r3, [r6, #10]
 801df22:	72f3      	strb	r3, [r6, #11]
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
 801df24:	f7f6 fc68 	bl	80147f8 <inet_chksum>
    p = ipr->p;
 801df28:	6867      	ldr	r7, [r4, #4]
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
 801df2a:	8170      	strh	r0, [r6, #10]
    while (r != NULL) {
 801df2c:	b15d      	cbz	r5, 801df46 <ip4_reass+0x3ca>
      iprh = (struct ip_reass_helper *)r->payload;
 801df2e:	686e      	ldr	r6, [r5, #4]
      pbuf_remove_header(r, IP_HLEN);
 801df30:	2114      	movs	r1, #20
 801df32:	4628      	mov	r0, r5
 801df34:	f7f7 fcd4 	bl	80158e0 <pbuf_remove_header>
      pbuf_cat(p, r);
 801df38:	4629      	mov	r1, r5
 801df3a:	4638      	mov	r0, r7
 801df3c:	f7f7 fe94 	bl	8015c68 <pbuf_cat>
      r = iprh->next_pbuf;
 801df40:	6835      	ldr	r5, [r6, #0]
    while (r != NULL) {
 801df42:	2d00      	cmp	r5, #0
 801df44:	d1f3      	bne.n	801df2e <ip4_reass+0x3b2>
    if (ipr == reassdatagrams) {
 801df46:	4b32      	ldr	r3, [pc, #200]	; (801e010 <ip4_reass+0x494>)
 801df48:	681b      	ldr	r3, [r3, #0]
 801df4a:	42a3      	cmp	r3, r4
 801df4c:	d02f      	beq.n	801dfae <ip4_reass+0x432>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801df4e:	b193      	cbz	r3, 801df76 <ip4_reass+0x3fa>
        if (ipr_prev->next == ipr) {
 801df50:	6819      	ldr	r1, [r3, #0]
 801df52:	428c      	cmp	r4, r1
 801df54:	d00f      	beq.n	801df76 <ip4_reass+0x3fa>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801df56:	b179      	cbz	r1, 801df78 <ip4_reass+0x3fc>
        if (ipr_prev->next == ipr) {
 801df58:	680b      	ldr	r3, [r1, #0]
 801df5a:	42a3      	cmp	r3, r4
 801df5c:	d00c      	beq.n	801df78 <ip4_reass+0x3fc>
 801df5e:	4619      	mov	r1, r3
 801df60:	e7f9      	b.n	801df56 <ip4_reass+0x3da>
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801df62:	7fa3      	ldrb	r3, [r4, #30]
 801df64:	07da      	lsls	r2, r3, #31
 801df66:	f57f af61 	bpl.w	801de2c <ip4_reass+0x2b0>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801df6a:	f8ba 3000 	ldrh.w	r3, [sl]
 801df6e:	449b      	add	fp, r3
 801df70:	f8aa b000 	strh.w	fp, [sl]
 801df74:	e6c8      	b.n	801dd08 <ip4_reass+0x18c>
        if (ipr_prev->next == ipr) {
 801df76:	4619      	mov	r1, r3
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801df78:	4620      	mov	r0, r4
 801df7a:	f7ff fcc7 	bl	801d90c <ip_reass_dequeue_datagram>
    clen = pbuf_clen(p);
 801df7e:	4638      	mov	r0, r7
 801df80:	f7f7 fe52 	bl	8015c28 <pbuf_clen>
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801df84:	f8ba 3000 	ldrh.w	r3, [sl]
    clen = pbuf_clen(p);
 801df88:	4604      	mov	r4, r0
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801df8a:	4283      	cmp	r3, r0
 801df8c:	d208      	bcs.n	801dfa0 <ip4_reass+0x424>
 801df8e:	4b1c      	ldr	r3, [pc, #112]	; (801e000 <ip4_reass+0x484>)
 801df90:	f240 229b 	movw	r2, #667	; 0x29b
 801df94:	491f      	ldr	r1, [pc, #124]	; (801e014 <ip4_reass+0x498>)
 801df96:	481c      	ldr	r0, [pc, #112]	; (801e008 <ip4_reass+0x48c>)
 801df98:	f001 fe36 	bl	801fc08 <iprintf>
 801df9c:	f8ba 3000 	ldrh.w	r3, [sl]
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 801dfa0:	1b1b      	subs	r3, r3, r4
}
 801dfa2:	4638      	mov	r0, r7
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 801dfa4:	f8aa 3000 	strh.w	r3, [sl]
}
 801dfa8:	b005      	add	sp, #20
 801dfaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      ipr_prev = NULL;
 801dfae:	2100      	movs	r1, #0
 801dfb0:	e7e2      	b.n	801df78 <ip4_reass+0x3fc>
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801dfb2:	9b03      	ldr	r3, [sp, #12]
      ipr->p = new_p;
 801dfb4:	f8c4 8004 	str.w	r8, [r4, #4]
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801dfb8:	2b00      	cmp	r3, #0
 801dfba:	f43f af60 	beq.w	801de7e <ip4_reass+0x302>
 801dfbe:	7fa3      	ldrb	r3, [r4, #30]
 801dfc0:	07d8      	lsls	r0, r3, #31
 801dfc2:	f57f af33 	bpl.w	801de2c <ip4_reass+0x2b0>
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 801dfc6:	4643      	mov	r3, r8
 801dfc8:	2b00      	cmp	r3, #0
 801dfca:	d0ce      	beq.n	801df6a <ip4_reass+0x3ee>
 801dfcc:	e75b      	b.n	801de86 <ip4_reass+0x30a>
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801dfce:	4b0c      	ldr	r3, [pc, #48]	; (801e000 <ip4_reass+0x484>)
 801dfd0:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 801dfd4:	4910      	ldr	r1, [pc, #64]	; (801e018 <ip4_reass+0x49c>)
 801dfd6:	480c      	ldr	r0, [pc, #48]	; (801e008 <ip4_reass+0x48c>)
 801dfd8:	f001 fe16 	bl	801fc08 <iprintf>
 801dfdc:	88eb      	ldrh	r3, [r5, #6]
 801dfde:	f8b9 0004 	ldrh.w	r0, [r9, #4]
 801dfe2:	e67b      	b.n	801dcdc <ip4_reass+0x160>
        while (q != NULL) {
 801dfe4:	464d      	mov	r5, r9
 801dfe6:	e767      	b.n	801deb8 <ip4_reass+0x33c>
    u16_t datagram_len = (u16_t)(offset + len);
 801dfe8:	e9dd 3201 	ldrd	r3, r2, [sp, #4]
 801dfec:	4413      	add	r3, r2
 801dfee:	4618      	mov	r0, r3
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801dff0:	7fa3      	ldrb	r3, [r4, #30]
    u16_t datagram_len = (u16_t)(offset + len);
 801dff2:	b280      	uxth	r0, r0
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801dff4:	f043 0301 	orr.w	r3, r3, #1
    ipr->datagram_len = datagram_len;
 801dff8:	83a0      	strh	r0, [r4, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801dffa:	77a3      	strb	r3, [r4, #30]
 801dffc:	e777      	b.n	801deee <ip4_reass+0x372>
 801dffe:	bf00      	nop
 801e000:	0803dae0 	.word	0x0803dae0
 801e004:	0803da70 	.word	0x0803da70
 801e008:	08024d0c 	.word	0x08024d0c
 801e00c:	0803da80 	.word	0x0803da80
 801e010:	20022644 	.word	0x20022644
 801e014:	0803daa4 	.word	0x0803daa4
 801e018:	0803da50 	.word	0x0803da50

0801e01c <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 801e01c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  u16_t newpbuflen = 0;
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801e020:	8d8b      	ldrh	r3, [r1, #44]	; 0x2c
{
 801e022:	b08d      	sub	sp, #52	; 0x34
 801e024:	4605      	mov	r5, r0
 801e026:	920a      	str	r2, [sp, #40]	; 0x28
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801e028:	f1b3 0214 	subs.w	r2, r3, #20
{
 801e02c:	9105      	str	r1, [sp, #20]
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801e02e:	bf48      	it	mi
 801e030:	f1a3 020d 	submi.w	r2, r3, #13
  int last;
  u16_t poff = IP_HLEN;
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 801e034:	6843      	ldr	r3, [r0, #4]
  iphdr = original_iphdr;
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 801e036:	781c      	ldrb	r4, [r3, #0]
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801e038:	f3c2 02cf 	ubfx	r2, r2, #3, #16
  original_iphdr = (struct ip_hdr *)p->payload;
 801e03c:	9304      	str	r3, [sp, #16]
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 801e03e:	f004 040f 	and.w	r4, r4, #15
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801e042:	9207      	str	r2, [sp, #28]
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 801e044:	ea4f 0a84 	mov.w	sl, r4, lsl #2
 801e048:	f1ba 0f14 	cmp.w	sl, #20
 801e04c:	f040 80dc 	bne.w	801e208 <ip4_frag+0x1ec>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 801e050:	8943      	ldrh	r3, [r0, #10]
 801e052:	2b13      	cmp	r3, #19
 801e054:	f240 80db 	bls.w	801e20e <ip4_frag+0x1f2>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 801e058:	9b04      	ldr	r3, [sp, #16]
 801e05a:	88d8      	ldrh	r0, [r3, #6]
 801e05c:	f7f5 fe0e 	bl	8013c7c <lwip_htons>
  ofo = tmp & IP_OFFMASK;
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;

  left = (u16_t)(p->tot_len - IP_HLEN);
 801e060:	f8b5 9008 	ldrh.w	r9, [r5, #8]
  ofo = tmp & IP_OFFMASK;
 801e064:	f3c0 030c 	ubfx	r3, r0, #0, #13
  left = (u16_t)(p->tot_len - IP_HLEN);
 801e068:	f1a9 0914 	sub.w	r9, r9, #20
  ofo = tmp & IP_OFFMASK;
 801e06c:	9306      	str	r3, [sp, #24]
 801e06e:	f400 5300 	and.w	r3, r0, #8192	; 0x2000
 801e072:	930b      	str	r3, [sp, #44]	; 0x2c
  left = (u16_t)(p->tot_len - IP_HLEN);
 801e074:	fa1f f389 	uxth.w	r3, r9
 801e078:	9303      	str	r3, [sp, #12]

  while (left) {
 801e07a:	2b00      	cmp	r3, #0
 801e07c:	f000 809b 	beq.w	801e1b6 <ip4_frag+0x19a>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801e080:	9b07      	ldr	r3, [sp, #28]
  u16_t newpbuflen = 0;
 801e082:	2400      	movs	r4, #0
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
    if (rambuf == NULL) {
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801e084:	f8df b1b0 	ldr.w	fp, [pc, #432]	; 801e238 <ip4_frag+0x21c>
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801e088:	00db      	lsls	r3, r3, #3
 801e08a:	b29b      	uxth	r3, r3
 801e08c:	9308      	str	r3, [sp, #32]
 801e08e:	9b08      	ldr	r3, [sp, #32]
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801e090:	f44f 7220 	mov.w	r2, #640	; 0x280
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801e094:	9e03      	ldr	r6, [sp, #12]
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801e096:	2114      	movs	r1, #20
 801e098:	200e      	movs	r0, #14
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801e09a:	42b3      	cmp	r3, r6
 801e09c:	bf28      	it	cs
 801e09e:	4633      	movcs	r3, r6
 801e0a0:	9302      	str	r3, [sp, #8]
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801e0a2:	f7f7 fcc7 	bl	8015a34 <pbuf_alloc>
    if (rambuf == NULL) {
 801e0a6:	4681      	mov	r9, r0
 801e0a8:	2800      	cmp	r0, #0
 801e0aa:	f000 809d 	beq.w	801e1e8 <ip4_frag+0x1cc>
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801e0ae:	8943      	ldrh	r3, [r0, #10]
 801e0b0:	2b13      	cmp	r3, #19
 801e0b2:	f240 809e 	bls.w	801e1f2 <ip4_frag+0x1d6>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 801e0b6:	9f04      	ldr	r7, [sp, #16]
 801e0b8:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801e0bc:	683a      	ldr	r2, [r7, #0]
 801e0be:	687e      	ldr	r6, [r7, #4]
 801e0c0:	68b8      	ldr	r0, [r7, #8]
 801e0c2:	68f9      	ldr	r1, [r7, #12]
 801e0c4:	601a      	str	r2, [r3, #0]
 801e0c6:	605e      	str	r6, [r3, #4]
 801e0c8:	6098      	str	r0, [r3, #8]
 801e0ca:	60d9      	str	r1, [r3, #12]
 801e0cc:	693a      	ldr	r2, [r7, #16]
 801e0ce:	611a      	str	r2, [r3, #16]
    iphdr = (struct ip_hdr *)rambuf->payload;
 801e0d0:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801e0d4:	9309      	str	r3, [sp, #36]	; 0x24

    left_to_copy = fragsize;
    while (left_to_copy) {
 801e0d6:	9b02      	ldr	r3, [sp, #8]
 801e0d8:	2b00      	cmp	r3, #0
 801e0da:	d031      	beq.n	801e140 <ip4_frag+0x124>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 801e0dc:	896b      	ldrh	r3, [r5, #10]
    while (left_to_copy) {
 801e0de:	9f02      	ldr	r7, [sp, #8]
      u16_t plen = (u16_t)(p->len - poff);
 801e0e0:	eba3 040a 	sub.w	r4, r3, sl
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801e0e4:	4553      	cmp	r3, sl
      u16_t plen = (u16_t)(p->len - poff);
 801e0e6:	b2a4      	uxth	r4, r4
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801e0e8:	d370      	bcc.n	801e1cc <ip4_frag+0x1b0>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 801e0ea:	42bc      	cmp	r4, r7
 801e0ec:	bf28      	it	cs
 801e0ee:	463c      	movcs	r4, r7
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 801e0f0:	2c00      	cmp	r4, #0
 801e0f2:	d062      	beq.n	801e1ba <ip4_frag+0x19e>
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 801e0f4:	f240 22bd 	movw	r2, #701	; 0x2bd
 801e0f8:	4659      	mov	r1, fp
 801e0fa:	2006      	movs	r0, #6
 801e0fc:	f7f7 f92e 	bl	801535c <memp_malloc_fn>
      if (pcr == NULL) {
        pbuf_free(rambuf);
        goto memerr;
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801e100:	2241      	movs	r2, #65	; 0x41
      if (pcr == NULL) {
 801e102:	4680      	mov	r8, r0
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801e104:	4621      	mov	r1, r4
 801e106:	4603      	mov	r3, r0
      if (pcr == NULL) {
 801e108:	2800      	cmp	r0, #0
 801e10a:	d06a      	beq.n	801e1e2 <ip4_frag+0x1c6>
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801e10c:	9401      	str	r4, [sp, #4]
 801e10e:	2000      	movs	r0, #0
 801e110:	686e      	ldr	r6, [r5, #4]
 801e112:	4456      	add	r6, sl
 801e114:	9600      	str	r6, [sp, #0]
 801e116:	f7f7 fbc3 	bl	80158a0 <pbuf_alloced_custom>
                                    (u8_t *)p->payload + poff, newpbuflen);
      if (newpbuf == NULL) {
 801e11a:	4606      	mov	r6, r0
 801e11c:	2800      	cmp	r0, #0
 801e11e:	d05d      	beq.n	801e1dc <ip4_frag+0x1c0>
        ip_frag_free_pbuf_custom_ref(pcr);
        pbuf_free(rambuf);
        goto memerr;
      }
      pbuf_ref(p);
 801e120:	4628      	mov	r0, r5

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 801e122:	1b3f      	subs	r7, r7, r4
      pbuf_ref(p);
 801e124:	f7f7 fd8c 	bl	8015c40 <pbuf_ref>
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 801e128:	4b3e      	ldr	r3, [pc, #248]	; (801e224 <ip4_frag+0x208>)
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 801e12a:	b2bf      	uxth	r7, r7
      pcr->original = p;
 801e12c:	f8c8 5014 	str.w	r5, [r8, #20]
      pbuf_cat(rambuf, newpbuf);
 801e130:	4631      	mov	r1, r6
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 801e132:	f8c8 3010 	str.w	r3, [r8, #16]
      pbuf_cat(rambuf, newpbuf);
 801e136:	4648      	mov	r0, r9
 801e138:	f7f7 fd96 	bl	8015c68 <pbuf_cat>
      if (left_to_copy) {
 801e13c:	2f00      	cmp	r7, #0
 801e13e:	d13c      	bne.n	801e1ba <ip4_frag+0x19e>
    }
    poff = (u16_t)(poff + newpbuflen);
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 801e140:	9b05      	ldr	r3, [sp, #20]
    poff = (u16_t)(poff + newpbuflen);
 801e142:	44a2      	add	sl, r4

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 801e144:	9a06      	ldr	r2, [sp, #24]
    last = (left <= netif->mtu - IP_HLEN);
 801e146:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    poff = (u16_t)(poff + newpbuflen);
 801e148:	fa1f fa8a 	uxth.w	sl, sl
    tmp = (IP_OFFMASK & (ofo));
 801e14c:	f3c2 000c 	ubfx	r0, r2, #0, #13
    if (!last || mf_set) {
 801e150:	9a03      	ldr	r2, [sp, #12]
    last = (left <= netif->mtu - IP_HLEN);
 801e152:	3b13      	subs	r3, #19
    if (!last || mf_set) {
 801e154:	4293      	cmp	r3, r2
 801e156:	dd54      	ble.n	801e202 <ip4_frag+0x1e6>
 801e158:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801e15a:	2b00      	cmp	r3, #0
 801e15c:	d151      	bne.n	801e202 <ip4_frag+0x1e6>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801e15e:	f7f5 fd8d 	bl	8013c7c <lwip_htons>
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 801e162:	9f02      	ldr	r7, [sp, #8]
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801e164:	9e09      	ldr	r6, [sp, #36]	; 0x24
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 801e166:	463b      	mov	r3, r7
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801e168:	80f0      	strh	r0, [r6, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 801e16a:	3314      	adds	r3, #20
 801e16c:	b298      	uxth	r0, r3
 801e16e:	f7f5 fd85 	bl	8013c7c <lwip_htons>
    IPH_CHKSUM_SET(iphdr, 0);
 801e172:	2300      	movs	r3, #0
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 801e174:	8070      	strh	r0, [r6, #2]
#if CHECKSUM_GEN_IP
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, IP_HLEN));
 801e176:	2114      	movs	r1, #20
    IPH_CHKSUM_SET(iphdr, 0);
 801e178:	72b3      	strb	r3, [r6, #10]
      IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, IP_HLEN));
 801e17a:	4630      	mov	r0, r6
    IPH_CHKSUM_SET(iphdr, 0);
 801e17c:	72f3      	strb	r3, [r6, #11]
      IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, IP_HLEN));
 801e17e:	f7f6 fb3b 	bl	80147f8 <inet_chksum>
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 801e182:	9b05      	ldr	r3, [sp, #20]
 801e184:	4649      	mov	r1, r9
 801e186:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801e188:	695b      	ldr	r3, [r3, #20]
      IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, IP_HLEN));
 801e18a:	8170      	strh	r0, [r6, #10]
    netif->output(netif, rambuf, dest);
 801e18c:	9805      	ldr	r0, [sp, #20]
 801e18e:	4798      	blx	r3
    IPFRAG_STATS_INC(ip_frag.xmit);
 801e190:	4a25      	ldr	r2, [pc, #148]	; (801e228 <ip4_frag+0x20c>)
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 801e192:	4648      	mov	r0, r9
    IPFRAG_STATS_INC(ip_frag.xmit);
 801e194:	8e13      	ldrh	r3, [r2, #48]	; 0x30
 801e196:	3301      	adds	r3, #1
 801e198:	8613      	strh	r3, [r2, #48]	; 0x30
    pbuf_free(rambuf);
 801e19a:	f7f7 fbdd 	bl	8015958 <pbuf_free>
    left = (u16_t)(left - fragsize);
 801e19e:	9b03      	ldr	r3, [sp, #12]
    ofo = (u16_t)(ofo + nfb);
 801e1a0:	e9dd 2106 	ldrd	r2, r1, [sp, #24]
    left = (u16_t)(left - fragsize);
 801e1a4:	1bdb      	subs	r3, r3, r7
    ofo = (u16_t)(ofo + nfb);
 801e1a6:	440a      	add	r2, r1
    left = (u16_t)(left - fragsize);
 801e1a8:	b29b      	uxth	r3, r3
    ofo = (u16_t)(ofo + nfb);
 801e1aa:	b292      	uxth	r2, r2
    left = (u16_t)(left - fragsize);
 801e1ac:	9303      	str	r3, [sp, #12]
    ofo = (u16_t)(ofo + nfb);
 801e1ae:	9206      	str	r2, [sp, #24]
  while (left) {
 801e1b0:	2b00      	cmp	r3, #0
 801e1b2:	f47f af6c 	bne.w	801e08e <ip4_frag+0x72>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 801e1b6:	2000      	movs	r0, #0
 801e1b8:	e018      	b.n	801e1ec <ip4_frag+0x1d0>
        p = p->next;
 801e1ba:	682d      	ldr	r5, [r5, #0]
 801e1bc:	f04f 0a00 	mov.w	sl, #0
      u16_t plen = (u16_t)(p->len - poff);
 801e1c0:	896b      	ldrh	r3, [r5, #10]
 801e1c2:	eba3 040a 	sub.w	r4, r3, sl
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801e1c6:	4553      	cmp	r3, sl
      u16_t plen = (u16_t)(p->len - poff);
 801e1c8:	b2a4      	uxth	r4, r4
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801e1ca:	d28e      	bcs.n	801e0ea <ip4_frag+0xce>
 801e1cc:	465b      	mov	r3, fp
 801e1ce:	f240 322d 	movw	r2, #813	; 0x32d
 801e1d2:	4916      	ldr	r1, [pc, #88]	; (801e22c <ip4_frag+0x210>)
 801e1d4:	4816      	ldr	r0, [pc, #88]	; (801e230 <ip4_frag+0x214>)
 801e1d6:	f001 fd17 	bl	801fc08 <iprintf>
 801e1da:	e786      	b.n	801e0ea <ip4_frag+0xce>
        ip_frag_free_pbuf_custom_ref(pcr);
 801e1dc:	4640      	mov	r0, r8
 801e1de:	f7ff fc7f 	bl	801dae0 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 801e1e2:	4648      	mov	r0, r9
 801e1e4:	f7f7 fbb8 	bl	8015958 <pbuf_free>
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 801e1e8:	f04f 30ff 	mov.w	r0, #4294967295
}
 801e1ec:	b00d      	add	sp, #52	; 0x34
 801e1ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801e1f2:	465b      	mov	r3, fp
 801e1f4:	f240 3225 	movw	r2, #805	; 0x325
 801e1f8:	490e      	ldr	r1, [pc, #56]	; (801e234 <ip4_frag+0x218>)
 801e1fa:	480d      	ldr	r0, [pc, #52]	; (801e230 <ip4_frag+0x214>)
 801e1fc:	f001 fd04 	bl	801fc08 <iprintf>
 801e200:	e759      	b.n	801e0b6 <ip4_frag+0x9a>
      tmp = tmp | IP_MF;
 801e202:	f440 5000 	orr.w	r0, r0, #8192	; 0x2000
 801e206:	e7aa      	b.n	801e15e <ip4_frag+0x142>
    return ERR_VAL;
 801e208:	f06f 0005 	mvn.w	r0, #5
 801e20c:	e7ee      	b.n	801e1ec <ip4_frag+0x1d0>
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 801e20e:	4b0a      	ldr	r3, [pc, #40]	; (801e238 <ip4_frag+0x21c>)
 801e210:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 801e214:	4909      	ldr	r1, [pc, #36]	; (801e23c <ip4_frag+0x220>)
 801e216:	4806      	ldr	r0, [pc, #24]	; (801e230 <ip4_frag+0x214>)
 801e218:	f001 fcf6 	bl	801fc08 <iprintf>
 801e21c:	f06f 0005 	mvn.w	r0, #5
 801e220:	e7e4      	b.n	801e1ec <ip4_frag+0x1d0>
 801e222:	bf00      	nop
 801e224:	0801db19 	.word	0x0801db19
 801e228:	20035fa4 	.word	0x20035fa4
 801e22c:	0803da40 	.word	0x0803da40
 801e230:	08024d0c 	.word	0x08024d0c
 801e234:	0803da20 	.word	0x0803da20
 801e238:	0803dae0 	.word	0x0803dae0
 801e23c:	0803da04 	.word	0x0803da04

0801e240 <ethernet_input>:
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 801e240:	8943      	ldrh	r3, [r0, #10]
 801e242:	2b0e      	cmp	r3, #14
{
 801e244:	b570      	push	{r4, r5, r6, lr}
 801e246:	4604      	mov	r4, r0
  if (p->len <= SIZEOF_ETH_HDR) {
 801e248:	d91b      	bls.n	801e282 <ethernet_input+0x42>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 801e24a:	7bc3      	ldrb	r3, [r0, #15]
 801e24c:	460d      	mov	r5, r1
 801e24e:	b91b      	cbnz	r3, 801e258 <ethernet_input+0x18>
    p->if_idx = netif_get_index(netif);
 801e250:	f891 3038 	ldrb.w	r3, [r1, #56]	; 0x38
 801e254:	3301      	adds	r3, #1
 801e256:	73c3      	strb	r3, [r0, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 801e258:	6860      	ldr	r0, [r4, #4]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 801e25a:	7803      	ldrb	r3, [r0, #0]
  type = ethhdr->type;
 801e25c:	8986      	ldrh	r6, [r0, #12]
  if (ethhdr->dest.addr[0] & 1) {
 801e25e:	07d9      	lsls	r1, r3, #31
 801e260:	d50a      	bpl.n	801e278 <ethernet_input+0x38>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 801e262:	2b01      	cmp	r3, #1
 801e264:	d039      	beq.n	801e2da <ethernet_input+0x9a>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 801e266:	2206      	movs	r2, #6
 801e268:	4924      	ldr	r1, [pc, #144]	; (801e2fc <ethernet_input+0xbc>)
 801e26a:	f000 fd19 	bl	801eca0 <memcmp>
 801e26e:	b918      	cbnz	r0, 801e278 <ethernet_input+0x38>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 801e270:	7b63      	ldrb	r3, [r4, #13]
 801e272:	f043 0308 	orr.w	r3, r3, #8
 801e276:	7363      	strb	r3, [r4, #13]
    }
  }

  switch (type) {
 801e278:	2e08      	cmp	r6, #8
 801e27a:	d01f      	beq.n	801e2bc <ethernet_input+0x7c>
 801e27c:	f5b6 6fc1 	cmp.w	r6, #1544	; 0x608
 801e280:	d00b      	beq.n	801e29a <ethernet_input+0x5a>
#ifdef LWIP_HOOK_UNKNOWN_ETH_PROTOCOL
      if (LWIP_HOOK_UNKNOWN_ETH_PROTOCOL(p, netif) == ERR_OK) {
        break;
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
 801e282:	4b1f      	ldr	r3, [pc, #124]	; (801e300 <ethernet_input+0xc0>)
 801e284:	8d19      	ldrh	r1, [r3, #40]	; 0x28
      ETHARP_STATS_INC(etharp.drop);
 801e286:	8bda      	ldrh	r2, [r3, #30]
      ETHARP_STATS_INC(etharp.proterr);
 801e288:	3101      	adds	r1, #1
      ETHARP_STATS_INC(etharp.drop);
 801e28a:	3201      	adds	r2, #1
      ETHARP_STATS_INC(etharp.proterr);
 801e28c:	8519      	strh	r1, [r3, #40]	; 0x28
      ETHARP_STATS_INC(etharp.drop);
 801e28e:	83da      	strh	r2, [r3, #30]
  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;

free_and_return:
  pbuf_free(p);
 801e290:	4620      	mov	r0, r4
 801e292:	f7f7 fb61 	bl	8015958 <pbuf_free>
  return ERR_OK;
}
 801e296:	2000      	movs	r0, #0
 801e298:	bd70      	pop	{r4, r5, r6, pc}
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801e29a:	f895 3035 	ldrb.w	r3, [r5, #53]	; 0x35
 801e29e:	071b      	lsls	r3, r3, #28
 801e2a0:	d5f6      	bpl.n	801e290 <ethernet_input+0x50>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801e2a2:	210e      	movs	r1, #14
 801e2a4:	4620      	mov	r0, r4
 801e2a6:	f7f7 fb1b 	bl	80158e0 <pbuf_remove_header>
 801e2aa:	b308      	cbz	r0, 801e2f0 <ethernet_input+0xb0>
        ETHARP_STATS_INC(etharp.lenerr);
 801e2ac:	4b14      	ldr	r3, [pc, #80]	; (801e300 <ethernet_input+0xc0>)
 801e2ae:	8c59      	ldrh	r1, [r3, #34]	; 0x22
        ETHARP_STATS_INC(etharp.drop);
 801e2b0:	8bda      	ldrh	r2, [r3, #30]
        ETHARP_STATS_INC(etharp.lenerr);
 801e2b2:	3101      	adds	r1, #1
        ETHARP_STATS_INC(etharp.drop);
 801e2b4:	3201      	adds	r2, #1
        ETHARP_STATS_INC(etharp.lenerr);
 801e2b6:	8459      	strh	r1, [r3, #34]	; 0x22
        ETHARP_STATS_INC(etharp.drop);
 801e2b8:	83da      	strh	r2, [r3, #30]
        goto free_and_return;
 801e2ba:	e7e9      	b.n	801e290 <ethernet_input+0x50>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801e2bc:	f895 3035 	ldrb.w	r3, [r5, #53]	; 0x35
 801e2c0:	071a      	lsls	r2, r3, #28
 801e2c2:	d5e5      	bpl.n	801e290 <ethernet_input+0x50>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801e2c4:	210e      	movs	r1, #14
 801e2c6:	4620      	mov	r0, r4
 801e2c8:	f7f7 fb0a 	bl	80158e0 <pbuf_remove_header>
 801e2cc:	2800      	cmp	r0, #0
 801e2ce:	d1df      	bne.n	801e290 <ethernet_input+0x50>
        ip4_input(p, netif);
 801e2d0:	4629      	mov	r1, r5
 801e2d2:	4620      	mov	r0, r4
 801e2d4:	f7ff f84a 	bl	801d36c <ip4_input>
      break;
 801e2d8:	e7dd      	b.n	801e296 <ethernet_input+0x56>
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801e2da:	7843      	ldrb	r3, [r0, #1]
 801e2dc:	2b00      	cmp	r3, #0
 801e2de:	d1cb      	bne.n	801e278 <ethernet_input+0x38>
 801e2e0:	7883      	ldrb	r3, [r0, #2]
 801e2e2:	2b5e      	cmp	r3, #94	; 0x5e
 801e2e4:	d1c8      	bne.n	801e278 <ethernet_input+0x38>
        p->flags |= PBUF_FLAG_LLMCAST;
 801e2e6:	7b63      	ldrb	r3, [r4, #13]
 801e2e8:	f043 0310 	orr.w	r3, r3, #16
 801e2ec:	7363      	strb	r3, [r4, #13]
 801e2ee:	e7c3      	b.n	801e278 <ethernet_input+0x38>
        etharp_input(p, netif);
 801e2f0:	4629      	mov	r1, r5
 801e2f2:	4620      	mov	r0, r4
 801e2f4:	f7fe fbdc 	bl	801cab0 <etharp_input>
      break;
 801e2f8:	e7cd      	b.n	801e296 <ethernet_input+0x56>
 801e2fa:	bf00      	nop
 801e2fc:	0803dba8 	.word	0x0803dba8
 801e300:	20035fa4 	.word	0x20035fa4

0801e304 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 801e304:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e308:	460c      	mov	r4, r1
 801e30a:	4605      	mov	r5, r0
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 801e30c:	f8bd 0018 	ldrh.w	r0, [sp, #24]
                u16_t eth_type) {
 801e310:	4616      	mov	r6, r2
 801e312:	461f      	mov	r7, r3
  u16_t eth_type_be = lwip_htons(eth_type);
 801e314:	f7f5 fcb2 	bl	8013c7c <lwip_htons>

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 801e318:	210e      	movs	r1, #14
  u16_t eth_type_be = lwip_htons(eth_type);
 801e31a:	4680      	mov	r8, r0
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 801e31c:	4620      	mov	r0, r4
 801e31e:	f7f7 fadb 	bl	80158d8 <pbuf_add_header>
 801e322:	b9e0      	cbnz	r0, 801e35e <ethernet_output+0x5a>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 801e324:	6861      	ldr	r1, [r4, #4]
  ethhdr->type = eth_type_be;
 801e326:	f8a1 800c 	strh.w	r8, [r1, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 801e32a:	683b      	ldr	r3, [r7, #0]
 801e32c:	600b      	str	r3, [r1, #0]
 801e32e:	88bb      	ldrh	r3, [r7, #4]
 801e330:	808b      	strh	r3, [r1, #4]
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 801e332:	6833      	ldr	r3, [r6, #0]
 801e334:	f8c1 3006 	str.w	r3, [r1, #6]
 801e338:	88b3      	ldrh	r3, [r6, #4]
 801e33a:	814b      	strh	r3, [r1, #10]

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 801e33c:	f895 3034 	ldrb.w	r3, [r5, #52]	; 0x34
 801e340:	2b06      	cmp	r3, #6
 801e342:	d006      	beq.n	801e352 <ethernet_output+0x4e>
 801e344:	4b0a      	ldr	r3, [pc, #40]	; (801e370 <ethernet_output+0x6c>)
 801e346:	f240 1233 	movw	r2, #307	; 0x133
 801e34a:	490a      	ldr	r1, [pc, #40]	; (801e374 <ethernet_output+0x70>)
 801e34c:	480a      	ldr	r0, [pc, #40]	; (801e378 <ethernet_output+0x74>)
 801e34e:	f001 fc5b 	bl	801fc08 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 801e352:	4621      	mov	r1, r4
 801e354:	69ab      	ldr	r3, [r5, #24]
 801e356:	4628      	mov	r0, r5
pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
}
 801e358:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  return netif->linkoutput(netif, p);
 801e35c:	4718      	bx	r3
  LINK_STATS_INC(link.lenerr);
 801e35e:	4a07      	ldr	r2, [pc, #28]	; (801e37c <ethernet_output+0x78>)
}
 801e360:	f06f 0001 	mvn.w	r0, #1
  LINK_STATS_INC(link.lenerr);
 801e364:	8953      	ldrh	r3, [r2, #10]
 801e366:	3301      	adds	r3, #1
 801e368:	8153      	strh	r3, [r2, #10]
}
 801e36a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801e36e:	bf00      	nop
 801e370:	0803dbb0 	.word	0x0803dbb0
 801e374:	0803dbe8 	.word	0x0803dbe8
 801e378:	08024d0c 	.word	0x08024d0c
 801e37c:	20035fa4 	.word	0x20035fa4

0801e380 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 801e380:	b510      	push	{r4, lr}
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
 801e382:	2300      	movs	r3, #0
{
 801e384:	b084      	sub	sp, #16
  osMessageQDef(QUEUE, size, void *);
 801e386:	2204      	movs	r2, #4
{
 801e388:	4604      	mov	r4, r0
  osMessageQDef(QUEUE, size, void *);
 801e38a:	9100      	str	r1, [sp, #0]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 801e38c:	4668      	mov	r0, sp
 801e38e:	4619      	mov	r1, r3
  osMessageQDef(QUEUE, size, void *);
 801e390:	9201      	str	r2, [sp, #4]
 801e392:	e9cd 3302 	strd	r3, r3, [sp, #8]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 801e396:	f7f1 ffa1 	bl	80102dc <osMessageCreate>
#else
  *mbox = osMessageQueueNew(size, sizeof(void *), NULL);
#endif
#if SYS_STATS
  ++lwip_stats.sys.mbox.used;
 801e39a:	4a0a      	ldr	r2, [pc, #40]	; (801e3c4 <sys_mbox_new+0x44>)
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 801e39c:	6020      	str	r0, [r4, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 801e39e:	fab0 f080 	clz	r0, r0
  ++lwip_stats.sys.mbox.used;
 801e3a2:	f8b2 3100 	ldrh.w	r3, [r2, #256]	; 0x100
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
 801e3a6:	f8b2 1102 	ldrh.w	r1, [r2, #258]	; 0x102
  if(*mbox == NULL)
 801e3aa:	0940      	lsrs	r0, r0, #5
  ++lwip_stats.sys.mbox.used;
 801e3ac:	3301      	adds	r3, #1
    return ERR_MEM;

  return ERR_OK;
}
 801e3ae:	4240      	negs	r0, r0
  ++lwip_stats.sys.mbox.used;
 801e3b0:	b29b      	uxth	r3, r3
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
 801e3b2:	4299      	cmp	r1, r3
  ++lwip_stats.sys.mbox.used;
 801e3b4:	f8a2 3100 	strh.w	r3, [r2, #256]	; 0x100
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
 801e3b8:	bf38      	it	cc
 801e3ba:	f8a2 3102 	strhcc.w	r3, [r2, #258]	; 0x102
}
 801e3be:	b004      	add	sp, #16
 801e3c0:	bd10      	pop	{r4, pc}
 801e3c2:	bf00      	nop
 801e3c4:	20035fa4 	.word	0x20035fa4

0801e3c8 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 801e3c8:	b508      	push	{r3, lr}
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 801e3ca:	6800      	ldr	r0, [r0, #0]
 801e3cc:	2200      	movs	r2, #0
 801e3ce:	f7f1 ff9b 	bl	8010308 <osMessagePut>
 801e3d2:	b900      	cbnz	r0, 801e3d6 <sys_mbox_trypost+0xe>
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
}
 801e3d4:	bd08      	pop	{r3, pc}
    lwip_stats.sys.mbox.err++;
 801e3d6:	4a04      	ldr	r2, [pc, #16]	; (801e3e8 <sys_mbox_trypost+0x20>)
 801e3d8:	f04f 30ff 	mov.w	r0, #4294967295
 801e3dc:	f8b2 3104 	ldrh.w	r3, [r2, #260]	; 0x104
 801e3e0:	3301      	adds	r3, #1
 801e3e2:	f8a2 3104 	strh.w	r3, [r2, #260]	; 0x104
}
 801e3e6:	bd08      	pop	{r3, pc}
 801e3e8:	20035fa4 	.word	0x20035fa4

0801e3ec <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 801e3ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 801e3ee:	4615      	mov	r5, r2
 801e3f0:	b085      	sub	sp, #20
 801e3f2:	4606      	mov	r6, r0
 801e3f4:	460f      	mov	r7, r1
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
 801e3f6:	f7f1 fe65 	bl	80100c4 <osKernelSysTick>
 801e3fa:	4604      	mov	r4, r0
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 801e3fc:	b15d      	cbz	r5, 801e416 <sys_arch_mbox_fetch+0x2a>
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, timeout);
 801e3fe:	462a      	mov	r2, r5
 801e400:	6831      	ldr	r1, [r6, #0]
 801e402:	a801      	add	r0, sp, #4
 801e404:	f7f1 ffac 	bl	8010360 <osMessageGet>

    if(event.status == osEventMessage)
 801e408:	9b01      	ldr	r3, [sp, #4]
 801e40a:	2b10      	cmp	r3, #16
 801e40c:	d009      	beq.n	801e422 <sys_arch_mbox_fetch+0x36>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 801e40e:	f04f 30ff 	mov.w	r0, #4294967295
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 801e412:	b005      	add	sp, #20
 801e414:	bdf0      	pop	{r4, r5, r6, r7, pc}
    event = osMessageGet (*mbox, osWaitForever);
 801e416:	6831      	ldr	r1, [r6, #0]
 801e418:	f04f 32ff 	mov.w	r2, #4294967295
 801e41c:	a801      	add	r0, sp, #4
 801e41e:	f7f1 ff9f 	bl	8010360 <osMessageGet>
    *msg = (void *)event.value.v;
 801e422:	9b02      	ldr	r3, [sp, #8]
 801e424:	603b      	str	r3, [r7, #0]
    return (osKernelSysTick() - starttime);
 801e426:	f7f1 fe4d 	bl	80100c4 <osKernelSysTick>
 801e42a:	1b00      	subs	r0, r0, r4
}
 801e42c:	b005      	add	sp, #20
 801e42e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0801e430 <sys_mbox_valid>:
 801e430:	6800      	ldr	r0, [r0, #0]
 801e432:	3000      	adds	r0, #0
 801e434:	bf18      	it	ne
 801e436:	2001      	movne	r0, #1
 801e438:	4770      	bx	lr
 801e43a:	bf00      	nop

0801e43c <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 801e43c:	b508      	push	{r3, lr}
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
 801e43e:	4803      	ldr	r0, [pc, #12]	; (801e44c <sys_init+0x10>)
 801e440:	f7f1 fe98 	bl	8010174 <osMutexCreate>
 801e444:	4b02      	ldr	r3, [pc, #8]	; (801e450 <sys_init+0x14>)
 801e446:	6018      	str	r0, [r3, #0]
#else
  lwip_sys_mutex = osMutexNew(NULL);
#endif
}
 801e448:	bd08      	pop	{r3, pc}
 801e44a:	bf00      	nop
 801e44c:	0803dc24 	.word	0x0803dc24
 801e450:	20036104 	.word	0x20036104

0801e454 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 801e454:	b530      	push	{r4, r5, lr}
 801e456:	b083      	sub	sp, #12
 801e458:	4605      	mov	r5, r0

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
 801e45a:	2400      	movs	r4, #0
  *mutex = osMutexCreate(osMutex(MUTEX));
 801e45c:	4668      	mov	r0, sp
  osMutexDef(MUTEX);
 801e45e:	e9cd 4400 	strd	r4, r4, [sp]
  *mutex = osMutexCreate(osMutex(MUTEX));
 801e462:	f7f1 fe87 	bl	8010174 <osMutexCreate>
#endif

  if(*mutex == NULL)
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
 801e466:	4a0d      	ldr	r2, [pc, #52]	; (801e49c <sys_mutex_new+0x48>)
  *mutex = osMutexCreate(osMutex(MUTEX));
 801e468:	6028      	str	r0, [r5, #0]
  if(*mutex == NULL)
 801e46a:	b170      	cbz	r0, 801e48a <sys_mutex_new+0x36>
#endif /* SYS_STATS */
    return ERR_MEM;
  }

#if SYS_STATS
  ++lwip_stats.sys.mutex.used;
 801e46c:	f8b2 30fa 	ldrh.w	r3, [r2, #250]	; 0xfa
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 801e470:	4620      	mov	r0, r4
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
 801e472:	f8b2 10fc 	ldrh.w	r1, [r2, #252]	; 0xfc
  ++lwip_stats.sys.mutex.used;
 801e476:	3301      	adds	r3, #1
 801e478:	b29b      	uxth	r3, r3
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
 801e47a:	4299      	cmp	r1, r3
  ++lwip_stats.sys.mutex.used;
 801e47c:	f8a2 30fa 	strh.w	r3, [r2, #250]	; 0xfa
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
 801e480:	bf38      	it	cc
 801e482:	f8a2 30fc 	strhcc.w	r3, [r2, #252]	; 0xfc
}
 801e486:	b003      	add	sp, #12
 801e488:	bd30      	pop	{r4, r5, pc}
    ++lwip_stats.sys.mutex.err;
 801e48a:	f8b2 30fe 	ldrh.w	r3, [r2, #254]	; 0xfe
    return ERR_MEM;
 801e48e:	f04f 30ff 	mov.w	r0, #4294967295
    ++lwip_stats.sys.mutex.err;
 801e492:	3301      	adds	r3, #1
 801e494:	f8a2 30fe 	strh.w	r3, [r2, #254]	; 0xfe
    return ERR_MEM;
 801e498:	e7f5      	b.n	801e486 <sys_mutex_new+0x32>
 801e49a:	bf00      	nop
 801e49c:	20035fa4 	.word	0x20035fa4

0801e4a0 <sys_mutex_lock>:
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
 801e4a0:	6800      	ldr	r0, [r0, #0]
 801e4a2:	f04f 31ff 	mov.w	r1, #4294967295
 801e4a6:	f7f1 be6d 	b.w	8010184 <osMutexWait>
 801e4aa:	bf00      	nop

0801e4ac <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
  osMutexRelease(*mutex);
 801e4ac:	6800      	ldr	r0, [r0, #0]
 801e4ae:	f7f1 be95 	b.w	80101dc <osMutexRelease>
 801e4b2:	bf00      	nop

0801e4b4 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 801e4b4:	b510      	push	{r4, lr}
 801e4b6:	b088      	sub	sp, #32
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 801e4b8:	2400      	movs	r4, #0
 801e4ba:	9102      	str	r1, [sp, #8]
  return osThreadCreate(&os_thread_def, arg);
 801e4bc:	4611      	mov	r1, r2
{
 801e4be:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 801e4c0:	9001      	str	r0, [sp, #4]
  return osThreadCreate(&os_thread_def, arg);
 801e4c2:	a801      	add	r0, sp, #4
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 801e4c4:	f8cd 4012 	str.w	r4, [sp, #18]
 801e4c8:	f8cd 4016 	str.w	r4, [sp, #22]
 801e4cc:	f8cd 400e 	str.w	r4, [sp, #14]
 801e4d0:	f8cd 401a 	str.w	r4, [sp, #26]
 801e4d4:	f8ad 401e 	strh.w	r4, [sp, #30]
 801e4d8:	9305      	str	r3, [sp, #20]
 801e4da:	f8ad 200c 	strh.w	r2, [sp, #12]
  return osThreadCreate(&os_thread_def, arg);
 801e4de:	f7f1 fdf9 	bl	80100d4 <osThreadCreate>
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
#endif
}
 801e4e2:	b008      	add	sp, #32
 801e4e4:	bd10      	pop	{r4, pc}
 801e4e6:	bf00      	nop

0801e4e8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 801e4e8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 801e4ea:	2200      	movs	r2, #0
 801e4ec:	4910      	ldr	r1, [pc, #64]	; (801e530 <MX_USB_DEVICE_Init+0x48>)
 801e4ee:	4811      	ldr	r0, [pc, #68]	; (801e534 <MX_USB_DEVICE_Init+0x4c>)
 801e4f0:	f7f1 f940 	bl	800f774 <USBD_Init>
 801e4f4:	b9c0      	cbnz	r0, 801e528 <MX_USB_DEVICE_Init+0x40>
  {
    Error_Handler();
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 801e4f6:	4910      	ldr	r1, [pc, #64]	; (801e538 <MX_USB_DEVICE_Init+0x50>)
 801e4f8:	480e      	ldr	r0, [pc, #56]	; (801e534 <MX_USB_DEVICE_Init+0x4c>)
 801e4fa:	f7f1 f955 	bl	800f7a8 <USBD_RegisterClass>
 801e4fe:	b980      	cbnz	r0, 801e522 <MX_USB_DEVICE_Init+0x3a>
  {
    Error_Handler();
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 801e500:	490e      	ldr	r1, [pc, #56]	; (801e53c <MX_USB_DEVICE_Init+0x54>)
 801e502:	480c      	ldr	r0, [pc, #48]	; (801e534 <MX_USB_DEVICE_Init+0x4c>)
 801e504:	f7f1 f908 	bl	800f718 <USBD_CDC_RegisterInterface>
 801e508:	b940      	cbnz	r0, 801e51c <MX_USB_DEVICE_Init+0x34>
  {
    Error_Handler();
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 801e50a:	480a      	ldr	r0, [pc, #40]	; (801e534 <MX_USB_DEVICE_Init+0x4c>)
 801e50c:	f7f1 f960 	bl	800f7d0 <USBD_Start>
 801e510:	b900      	cbnz	r0, 801e514 <MX_USB_DEVICE_Init+0x2c>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 801e512:	bd08      	pop	{r3, pc}
 801e514:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 801e518:	f7e3 b96c 	b.w	80017f4 <Error_Handler>
    Error_Handler();
 801e51c:	f7e3 f96a 	bl	80017f4 <Error_Handler>
 801e520:	e7f3      	b.n	801e50a <MX_USB_DEVICE_Init+0x22>
    Error_Handler();
 801e522:	f7e3 f967 	bl	80017f4 <Error_Handler>
 801e526:	e7eb      	b.n	801e500 <MX_USB_DEVICE_Init+0x18>
    Error_Handler();
 801e528:	f7e3 f964 	bl	80017f4 <Error_Handler>
 801e52c:	e7e3      	b.n	801e4f6 <MX_USB_DEVICE_Init+0xe>
 801e52e:	bf00      	nop
 801e530:	2000047c 	.word	0x2000047c
 801e534:	20036108 	.word	0x20036108
 801e538:	2000034c 	.word	0x2000034c
 801e53c:	20000468 	.word	0x20000468

0801e540 <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
  /* USER CODE END 4 */
}
 801e540:	2000      	movs	r0, #0
 801e542:	4770      	bx	lr

0801e544 <CDC_Control_FS>:
    break;
  }

  return (USBD_OK);
  /* USER CODE END 5 */
}
 801e544:	2000      	movs	r0, #0
 801e546:	4770      	bx	lr

0801e548 <CDC_TransmitCplt_FS>:
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
}
 801e548:	2000      	movs	r0, #0
 801e54a:	4770      	bx	lr

0801e54c <CDC_Receive_FS>:
{
 801e54c:	b510      	push	{r4, lr}
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 801e54e:	4c05      	ldr	r4, [pc, #20]	; (801e564 <CDC_Receive_FS+0x18>)
 801e550:	4601      	mov	r1, r0
 801e552:	4620      	mov	r0, r4
 801e554:	f7f1 f8f0 	bl	800f738 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 801e558:	4620      	mov	r0, r4
 801e55a:	f7f1 f8f3 	bl	800f744 <USBD_CDC_ReceivePacket>
}
 801e55e:	2000      	movs	r0, #0
 801e560:	bd10      	pop	{r4, pc}
 801e562:	bf00      	nop
 801e564:	20036108 	.word	0x20036108

0801e568 <CDC_Init_FS>:
{
 801e568:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 801e56a:	4c06      	ldr	r4, [pc, #24]	; (801e584 <CDC_Init_FS+0x1c>)
 801e56c:	2200      	movs	r2, #0
 801e56e:	4906      	ldr	r1, [pc, #24]	; (801e588 <CDC_Init_FS+0x20>)
 801e570:	4620      	mov	r0, r4
 801e572:	f7f1 f8d9 	bl	800f728 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 801e576:	4620      	mov	r0, r4
 801e578:	4904      	ldr	r1, [pc, #16]	; (801e58c <CDC_Init_FS+0x24>)
 801e57a:	f7f1 f8dd 	bl	800f738 <USBD_CDC_SetRxBuffer>
}
 801e57e:	2000      	movs	r0, #0
 801e580:	bd10      	pop	{r4, pc}
 801e582:	bf00      	nop
 801e584:	20036108 	.word	0x20036108
 801e588:	20036bd8 	.word	0x20036bd8
 801e58c:	200363d8 	.word	0x200363d8

0801e590 <USBD_FS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 801e590:	2312      	movs	r3, #18
  return USBD_FS_DeviceDesc;
}
 801e592:	4801      	ldr	r0, [pc, #4]	; (801e598 <USBD_FS_DeviceDescriptor+0x8>)
  *length = sizeof(USBD_FS_DeviceDesc);
 801e594:	800b      	strh	r3, [r1, #0]
}
 801e596:	4770      	bx	lr
 801e598:	200004a8 	.word	0x200004a8

0801e59c <USBD_FS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 801e59c:	2304      	movs	r3, #4
  return USBD_LangIDDesc;
}
 801e59e:	4801      	ldr	r0, [pc, #4]	; (801e5a4 <USBD_FS_LangIDStrDescriptor+0x8>)
  *length = sizeof(USBD_LangIDDesc);
 801e5a0:	800b      	strh	r3, [r1, #0]
}
 801e5a2:	4770      	bx	lr
 801e5a4:	200004bc 	.word	0x200004bc

0801e5a8 <USBD_FS_USR_BOSDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 801e5a8:	230c      	movs	r3, #12
  return (uint8_t*)USBD_FS_BOSDesc;
}
 801e5aa:	4801      	ldr	r0, [pc, #4]	; (801e5b0 <USBD_FS_USR_BOSDescriptor+0x8>)
  *length = sizeof(USBD_FS_BOSDesc);
 801e5ac:	800b      	strh	r3, [r1, #0]
}
 801e5ae:	4770      	bx	lr
 801e5b0:	2000049c 	.word	0x2000049c

0801e5b4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 801e5b4:	3a01      	subs	r2, #1
 801e5b6:	b430      	push	{r4, r5}
 801e5b8:	b2d2      	uxtb	r2, r2
 801e5ba:	1c8c      	adds	r4, r1, #2
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
    }

    value = value << 4;

    pbuf[2 * idx + 1] = 0;
 801e5bc:	2500      	movs	r5, #0
 801e5be:	eb04 0442 	add.w	r4, r4, r2, lsl #1
    if (((value >> 28)) < 0xA)
 801e5c2:	0f02      	lsrs	r2, r0, #28
    pbuf[2 * idx + 1] = 0;
 801e5c4:	704d      	strb	r5, [r1, #1]
 801e5c6:	3102      	adds	r1, #2
    value = value << 4;
 801e5c8:	0100      	lsls	r0, r0, #4
 801e5ca:	b2d3      	uxtb	r3, r2
    if (((value >> 28)) < 0xA)
 801e5cc:	2a09      	cmp	r2, #9
      pbuf[2 * idx] = (value >> 28) + '0';
 801e5ce:	f103 0230 	add.w	r2, r3, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 801e5d2:	f103 0337 	add.w	r3, r3, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 801e5d6:	bf94      	ite	ls
 801e5d8:	f801 2c02 	strbls.w	r2, [r1, #-2]
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 801e5dc:	f801 3c02 	strbhi.w	r3, [r1, #-2]
  for (idx = 0; idx < len; idx++)
 801e5e0:	428c      	cmp	r4, r1
 801e5e2:	d1ee      	bne.n	801e5c2 <IntToUnicode+0xe>
  }
}
 801e5e4:	bc30      	pop	{r4, r5}
 801e5e6:	4770      	bx	lr

0801e5e8 <USBD_FS_SerialStrDescriptor>:
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801e5e8:	480b      	ldr	r0, [pc, #44]	; (801e618 <USBD_FS_SerialStrDescriptor+0x30>)
  *length = USB_SIZ_STRING_SERIAL;
 801e5ea:	221a      	movs	r2, #26
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801e5ec:	4b0b      	ldr	r3, [pc, #44]	; (801e61c <USBD_FS_SerialStrDescriptor+0x34>)
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801e5ee:	6800      	ldr	r0, [r0, #0]
  deviceserial0 += deviceserial2;
 801e5f0:	681b      	ldr	r3, [r3, #0]
  *length = USB_SIZ_STRING_SERIAL;
 801e5f2:	800a      	strh	r2, [r1, #0]
  if (deviceserial0 != 0)
 801e5f4:	18c0      	adds	r0, r0, r3
 801e5f6:	d101      	bne.n	801e5fc <USBD_FS_SerialStrDescriptor+0x14>
}
 801e5f8:	4809      	ldr	r0, [pc, #36]	; (801e620 <USBD_FS_SerialStrDescriptor+0x38>)
 801e5fa:	4770      	bx	lr
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 801e5fc:	4b09      	ldr	r3, [pc, #36]	; (801e624 <USBD_FS_SerialStrDescriptor+0x3c>)
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801e5fe:	2208      	movs	r2, #8
 801e600:	4909      	ldr	r1, [pc, #36]	; (801e628 <USBD_FS_SerialStrDescriptor+0x40>)
{
 801e602:	b510      	push	{r4, lr}
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 801e604:	681c      	ldr	r4, [r3, #0]
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801e606:	f7ff ffd5 	bl	801e5b4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 801e60a:	2204      	movs	r2, #4
 801e60c:	4907      	ldr	r1, [pc, #28]	; (801e62c <USBD_FS_SerialStrDescriptor+0x44>)
 801e60e:	4620      	mov	r0, r4
 801e610:	f7ff ffd0 	bl	801e5b4 <IntToUnicode>
}
 801e614:	4802      	ldr	r0, [pc, #8]	; (801e620 <USBD_FS_SerialStrDescriptor+0x38>)
 801e616:	bd10      	pop	{r4, pc}
 801e618:	1ff0f420 	.word	0x1ff0f420
 801e61c:	1ff0f428 	.word	0x1ff0f428
 801e620:	200004c0 	.word	0x200004c0
 801e624:	1ff0f424 	.word	0x1ff0f424
 801e628:	200004c2 	.word	0x200004c2
 801e62c:	200004d2 	.word	0x200004d2

0801e630 <USBD_FS_ManufacturerStrDescriptor>:
{
 801e630:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 801e632:	4c04      	ldr	r4, [pc, #16]	; (801e644 <USBD_FS_ManufacturerStrDescriptor+0x14>)
 801e634:	460a      	mov	r2, r1
 801e636:	4804      	ldr	r0, [pc, #16]	; (801e648 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 801e638:	4621      	mov	r1, r4
 801e63a:	f7f1 fcab 	bl	800ff94 <USBD_GetString>
}
 801e63e:	4620      	mov	r0, r4
 801e640:	bd10      	pop	{r4, pc}
 801e642:	bf00      	nop
 801e644:	200373d8 	.word	0x200373d8
 801e648:	0803dc48 	.word	0x0803dc48

0801e64c <USBD_FS_ProductStrDescriptor>:
{
 801e64c:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801e64e:	4c04      	ldr	r4, [pc, #16]	; (801e660 <USBD_FS_ProductStrDescriptor+0x14>)
 801e650:	460a      	mov	r2, r1
 801e652:	4804      	ldr	r0, [pc, #16]	; (801e664 <USBD_FS_ProductStrDescriptor+0x18>)
 801e654:	4621      	mov	r1, r4
 801e656:	f7f1 fc9d 	bl	800ff94 <USBD_GetString>
}
 801e65a:	4620      	mov	r0, r4
 801e65c:	bd10      	pop	{r4, pc}
 801e65e:	bf00      	nop
 801e660:	200373d8 	.word	0x200373d8
 801e664:	0803dc5c 	.word	0x0803dc5c

0801e668 <USBD_FS_ConfigStrDescriptor>:
{
 801e668:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801e66a:	4c04      	ldr	r4, [pc, #16]	; (801e67c <USBD_FS_ConfigStrDescriptor+0x14>)
 801e66c:	460a      	mov	r2, r1
 801e66e:	4804      	ldr	r0, [pc, #16]	; (801e680 <USBD_FS_ConfigStrDescriptor+0x18>)
 801e670:	4621      	mov	r1, r4
 801e672:	f7f1 fc8f 	bl	800ff94 <USBD_GetString>
}
 801e676:	4620      	mov	r0, r4
 801e678:	bd10      	pop	{r4, pc}
 801e67a:	bf00      	nop
 801e67c:	200373d8 	.word	0x200373d8
 801e680:	0803dc2c 	.word	0x0803dc2c

0801e684 <USBD_FS_InterfaceStrDescriptor>:
{
 801e684:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801e686:	4c04      	ldr	r4, [pc, #16]	; (801e698 <USBD_FS_InterfaceStrDescriptor+0x14>)
 801e688:	460a      	mov	r2, r1
 801e68a:	4804      	ldr	r0, [pc, #16]	; (801e69c <USBD_FS_InterfaceStrDescriptor+0x18>)
 801e68c:	4621      	mov	r1, r4
 801e68e:	f7f1 fc81 	bl	800ff94 <USBD_GetString>
}
 801e692:	4620      	mov	r0, r4
 801e694:	bd10      	pop	{r4, pc}
 801e696:	bf00      	nop
 801e698:	200373d8 	.word	0x200373d8
 801e69c:	0803dc38 	.word	0x0803dc38

0801e6a0 <HAL_PCD_MspInit>:
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(pcdHandle->Instance==USB_OTG_FS)
 801e6a0:	6803      	ldr	r3, [r0, #0]
{
 801e6a2:	b530      	push	{r4, r5, lr}
  if(pcdHandle->Instance==USB_OTG_FS)
 801e6a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 801e6a8:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801e6aa:	f04f 0400 	mov.w	r4, #0
 801e6ae:	e9cd 4403 	strd	r4, r4, [sp, #12]
 801e6b2:	e9cd 4405 	strd	r4, r4, [sp, #20]
 801e6b6:	9407      	str	r4, [sp, #28]
  if(pcdHandle->Instance==USB_OTG_FS)
 801e6b8:	d001      	beq.n	801e6be <HAL_PCD_MspInit+0x1e>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 801e6ba:	b009      	add	sp, #36	; 0x24
 801e6bc:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 801e6be:	4d1e      	ldr	r5, [pc, #120]	; (801e738 <HAL_PCD_MspInit+0x98>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801e6c0:	2202      	movs	r2, #2
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_DM_Pin|USB_DP_Pin;
 801e6c2:	f44f 50c8 	mov.w	r0, #6400	; 0x1900
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801e6c6:	2103      	movs	r1, #3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 801e6c8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 801e6ca:	f043 0301 	orr.w	r3, r3, #1
 801e6ce:	632b      	str	r3, [r5, #48]	; 0x30
 801e6d0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801e6d2:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 801e6d4:	220a      	movs	r2, #10
    __HAL_RCC_GPIOA_CLK_ENABLE();
 801e6d6:	f003 0301 	and.w	r3, r3, #1
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_DM_Pin|USB_DP_Pin;
 801e6da:	9003      	str	r0, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801e6dc:	9106      	str	r1, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801e6de:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOA_CLK_ENABLE();
 801e6e0:	9300      	str	r3, [sp, #0]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801e6e2:	4816      	ldr	r0, [pc, #88]	; (801e73c <HAL_PCD_MspInit+0x9c>)
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 801e6e4:	9207      	str	r2, [sp, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 801e6e6:	9b00      	ldr	r3, [sp, #0]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801e6e8:	f7e9 f8dc 	bl	80078a4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 801e6ec:	f44f 7300 	mov.w	r3, #512	; 0x200
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 801e6f0:	a903      	add	r1, sp, #12
 801e6f2:	4812      	ldr	r0, [pc, #72]	; (801e73c <HAL_PCD_MspInit+0x9c>)
    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 801e6f4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801e6f6:	e9cd 4404 	strd	r4, r4, [sp, #16]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 801e6fa:	f7e9 f8d3 	bl	80078a4 <HAL_GPIO_Init>
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 801e6fe:	6b6b      	ldr	r3, [r5, #52]	; 0x34
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 6, 0);
 801e700:	4622      	mov	r2, r4
 801e702:	2106      	movs	r1, #6
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 801e704:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 6, 0);
 801e708:	2043      	movs	r0, #67	; 0x43
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 801e70a:	636b      	str	r3, [r5, #52]	; 0x34
 801e70c:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 801e70e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801e712:	9301      	str	r3, [sp, #4]
 801e714:	9b01      	ldr	r3, [sp, #4]
 801e716:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 801e718:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 801e71c:	646b      	str	r3, [r5, #68]	; 0x44
 801e71e:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 801e720:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801e724:	9302      	str	r3, [sp, #8]
 801e726:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 6, 0);
 801e728:	f7e6 ff28 	bl	800557c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 801e72c:	2043      	movs	r0, #67	; 0x43
 801e72e:	f7e6 ff6b 	bl	8005608 <HAL_NVIC_EnableIRQ>
}
 801e732:	b009      	add	sp, #36	; 0x24
 801e734:	bd30      	pop	{r4, r5, pc}
 801e736:	bf00      	nop
 801e738:	40023800 	.word	0x40023800
 801e73c:	40020000 	.word	0x40020000

0801e740 <HAL_PCD_SetupStageCallback>:
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 801e740:	f500 7171 	add.w	r1, r0, #964	; 0x3c4
 801e744:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 801e748:	f7f1 b854 	b.w	800f7f4 <USBD_LL_SetupStage>

0801e74c <HAL_PCD_DataOutStageCallback>:
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 801e74c:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
 801e750:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 801e754:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 801e758:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 801e75c:	f7f1 b87a 	b.w	800f854 <USBD_LL_DataOutStage>

0801e760 <HAL_PCD_DataInStageCallback>:
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 801e760:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
 801e764:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 801e768:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 801e76c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 801e76e:	f7f1 b8a7 	b.w	800f8c0 <USBD_LL_DataInStage>
 801e772:	bf00      	nop

0801e774 <HAL_PCD_SOFCallback>:
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 801e774:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 801e778:	f7f1 b942 	b.w	800fa00 <USBD_LL_SOF>

0801e77c <HAL_PCD_ResetCallback>:
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 801e77c:	68c1      	ldr	r1, [r0, #12]
{
 801e77e:	b510      	push	{r4, lr}
 801e780:	4604      	mov	r4, r0
  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 801e782:	b121      	cbz	r1, 801e78e <HAL_PCD_ResetCallback+0x12>
  {
    speed = USBD_SPEED_HIGH;
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 801e784:	2902      	cmp	r1, #2
 801e786:	d00c      	beq.n	801e7a2 <HAL_PCD_ResetCallback+0x26>
  {
    speed = USBD_SPEED_FULL;
  }
  else
  {
    Error_Handler();
 801e788:	f7e3 f834 	bl	80017f4 <Error_Handler>
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 801e78c:	2101      	movs	r1, #1
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 801e78e:	f8d4 0400 	ldr.w	r0, [r4, #1024]	; 0x400
 801e792:	f7f1 f91d 	bl	800f9d0 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 801e796:	f8d4 0400 	ldr.w	r0, [r4, #1024]	; 0x400
}
 801e79a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 801e79e:	f7f1 b8ef 	b.w	800f980 <USBD_LL_Reset>
    speed = USBD_SPEED_FULL;
 801e7a2:	2101      	movs	r1, #1
 801e7a4:	e7f3      	b.n	801e78e <HAL_PCD_ResetCallback+0x12>
 801e7a6:	bf00      	nop

0801e7a8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801e7a8:	b510      	push	{r4, lr}
 801e7aa:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 801e7ac:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 801e7b0:	f7f1 f912 	bl	800f9d8 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 801e7b4:	6822      	ldr	r2, [r4, #0]
 801e7b6:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
 801e7ba:	f043 0301 	orr.w	r3, r3, #1
 801e7be:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 801e7c2:	6a23      	ldr	r3, [r4, #32]
 801e7c4:	b123      	cbz	r3, 801e7d0 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801e7c6:	4a03      	ldr	r2, [pc, #12]	; (801e7d4 <HAL_PCD_SuspendCallback+0x2c>)
 801e7c8:	6913      	ldr	r3, [r2, #16]
 801e7ca:	f043 0306 	orr.w	r3, r3, #6
 801e7ce:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 801e7d0:	bd10      	pop	{r4, pc}
 801e7d2:	bf00      	nop
 801e7d4:	e000ed00 	.word	0xe000ed00

0801e7d8 <HAL_PCD_ResumeCallback>:
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 801e7d8:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 801e7dc:	f7f1 b906 	b.w	800f9ec <USBD_LL_Resume>

0801e7e0 <HAL_PCD_ISOOUTIncompleteCallback>:
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 801e7e0:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 801e7e4:	f7f1 b91c 	b.w	800fa20 <USBD_LL_IsoOUTIncomplete>

0801e7e8 <HAL_PCD_ISOINIncompleteCallback>:
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 801e7e8:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 801e7ec:	f7f1 b916 	b.w	800fa1c <USBD_LL_IsoINIncomplete>

0801e7f0 <HAL_PCD_ConnectCallback>:
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 801e7f0:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 801e7f4:	f7f1 b916 	b.w	800fa24 <USBD_LL_DevConnected>

0801e7f8 <HAL_PCD_DisconnectCallback>:
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 801e7f8:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 801e7fc:	f7f1 b914 	b.w	800fa28 <USBD_LL_DevDisconnected>

0801e800 <USBD_LL_Init>:
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 801e800:	7802      	ldrb	r2, [r0, #0]
 801e802:	b10a      	cbz	r2, 801e808 <USBD_LL_Init+0x8>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
  }
  return USBD_OK;
}
 801e804:	2000      	movs	r0, #0
 801e806:	4770      	bx	lr
  hpcd_USB_OTG_FS.pData = pdev;
 801e808:	4b15      	ldr	r3, [pc, #84]	; (801e860 <USBD_LL_Init+0x60>)
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 801e80a:	2101      	movs	r1, #1
{
 801e80c:	b570      	push	{r4, r5, r6, lr}
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 801e80e:	2402      	movs	r4, #2
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 801e810:	f04f 46a0 	mov.w	r6, #1342177280	; 0x50000000
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 801e814:	2506      	movs	r5, #6
  hpcd_USB_OTG_FS.pData = pdev;
 801e816:	f8c3 0400 	str.w	r0, [r3, #1024]	; 0x400
  pdev->pData = &hpcd_USB_OTG_FS;
 801e81a:	f8c0 32c4 	str.w	r3, [r0, #708]	; 0x2c4
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 801e81e:	4618      	mov	r0, r3
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 801e820:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 801e822:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 801e824:	60dc      	str	r4, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 801e826:	62d9      	str	r1, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 801e828:	e9c3 2208 	strd	r2, r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 801e82c:	e9c3 6500 	strd	r6, r5, [r3]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 801e830:	e9c3 4106 	strd	r4, r1, [r3, #24]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 801e834:	f7e9 ff92 	bl	800875c <HAL_PCD_Init>
 801e838:	b978      	cbnz	r0, 801e85a <USBD_LL_Init+0x5a>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 801e83a:	2180      	movs	r1, #128	; 0x80
 801e83c:	4808      	ldr	r0, [pc, #32]	; (801e860 <USBD_LL_Init+0x60>)
 801e83e:	f7ea fd01 	bl	8009244 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 801e842:	2240      	movs	r2, #64	; 0x40
 801e844:	2100      	movs	r1, #0
 801e846:	4806      	ldr	r0, [pc, #24]	; (801e860 <USBD_LL_Init+0x60>)
 801e848:	f7ea fcd8 	bl	80091fc <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 801e84c:	2280      	movs	r2, #128	; 0x80
 801e84e:	2101      	movs	r1, #1
 801e850:	4803      	ldr	r0, [pc, #12]	; (801e860 <USBD_LL_Init+0x60>)
 801e852:	f7ea fcd3 	bl	80091fc <HAL_PCDEx_SetTxFiFo>
}
 801e856:	2000      	movs	r0, #0
 801e858:	bd70      	pop	{r4, r5, r6, pc}
    Error_Handler( );
 801e85a:	f7e2 ffcb 	bl	80017f4 <Error_Handler>
 801e85e:	e7ec      	b.n	801e83a <USBD_LL_Init+0x3a>
 801e860:	200375d8 	.word	0x200375d8

0801e864 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 801e864:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_Start(pdev->pData);
 801e866:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 801e86a:	f7ea f821 	bl	80088b0 <HAL_PCD_Start>
 801e86e:	2803      	cmp	r0, #3
 801e870:	d802      	bhi.n	801e878 <USBD_LL_Start+0x14>
 801e872:	4b02      	ldr	r3, [pc, #8]	; (801e87c <USBD_LL_Start+0x18>)
 801e874:	5c18      	ldrb	r0, [r3, r0]

  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status;
}
 801e876:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_Start(pdev->pData);
 801e878:	2003      	movs	r0, #3
}
 801e87a:	bd08      	pop	{r3, pc}
 801e87c:	0803dc74 	.word	0x0803dc74

0801e880 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 801e880:	b510      	push	{r4, lr}
 801e882:	461c      	mov	r4, r3
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 801e884:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 801e888:	4613      	mov	r3, r2
 801e88a:	4622      	mov	r2, r4
 801e88c:	f7ea fb72 	bl	8008f74 <HAL_PCD_EP_Open>
 801e890:	2803      	cmp	r0, #3
 801e892:	d802      	bhi.n	801e89a <USBD_LL_OpenEP+0x1a>
 801e894:	4b02      	ldr	r3, [pc, #8]	; (801e8a0 <USBD_LL_OpenEP+0x20>)
 801e896:	5c18      	ldrb	r0, [r3, r0]

  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status;
}
 801e898:	bd10      	pop	{r4, pc}
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 801e89a:	2003      	movs	r0, #3
}
 801e89c:	bd10      	pop	{r4, pc}
 801e89e:	bf00      	nop
 801e8a0:	0803dc74 	.word	0x0803dc74

0801e8a4 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801e8a4:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 801e8a6:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 801e8aa:	f7ea fb9d 	bl	8008fe8 <HAL_PCD_EP_Close>
 801e8ae:	2803      	cmp	r0, #3
 801e8b0:	d802      	bhi.n	801e8b8 <USBD_LL_CloseEP+0x14>
 801e8b2:	4b02      	ldr	r3, [pc, #8]	; (801e8bc <USBD_LL_CloseEP+0x18>)
 801e8b4:	5c18      	ldrb	r0, [r3, r0]

  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status;
}
 801e8b6:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 801e8b8:	2003      	movs	r0, #3
}
 801e8ba:	bd08      	pop	{r3, pc}
 801e8bc:	0803dc74 	.word	0x0803dc74

0801e8c0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801e8c0:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 801e8c2:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 801e8c6:	f7ea fc19 	bl	80090fc <HAL_PCD_EP_SetStall>
 801e8ca:	2803      	cmp	r0, #3
 801e8cc:	d802      	bhi.n	801e8d4 <USBD_LL_StallEP+0x14>
 801e8ce:	4b02      	ldr	r3, [pc, #8]	; (801e8d8 <USBD_LL_StallEP+0x18>)
 801e8d0:	5c18      	ldrb	r0, [r3, r0]

  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status;
}
 801e8d2:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 801e8d4:	2003      	movs	r0, #3
}
 801e8d6:	bd08      	pop	{r3, pc}
 801e8d8:	0803dc74 	.word	0x0803dc74

0801e8dc <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801e8dc:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 801e8de:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 801e8e2:	f7ea fc4f 	bl	8009184 <HAL_PCD_EP_ClrStall>
 801e8e6:	2803      	cmp	r0, #3
 801e8e8:	d802      	bhi.n	801e8f0 <USBD_LL_ClearStallEP+0x14>
 801e8ea:	4b02      	ldr	r3, [pc, #8]	; (801e8f4 <USBD_LL_ClearStallEP+0x18>)
 801e8ec:	5c18      	ldrb	r0, [r3, r0]

  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status;
}
 801e8ee:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 801e8f0:	2003      	movs	r0, #3
}
 801e8f2:	bd08      	pop	{r3, pc}
 801e8f4:	0803dc74 	.word	0x0803dc74

0801e8f8 <USBD_LL_IsStallEP>:
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;

  if((ep_addr & 0x80) == 0x80)
 801e8f8:	060a      	lsls	r2, r1, #24
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 801e8fa:	f8d0 32c4 	ldr.w	r3, [r0, #708]	; 0x2c4
  if((ep_addr & 0x80) == 0x80)
 801e8fe:	d406      	bmi.n	801e90e <USBD_LL_IsStallEP+0x16>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 801e900:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 801e904:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 801e908:	f891 01fe 	ldrb.w	r0, [r1, #510]	; 0x1fe
  }
}
 801e90c:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 801e90e:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 801e912:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 801e916:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 801e91a:	f891 003e 	ldrb.w	r0, [r1, #62]	; 0x3e
 801e91e:	4770      	bx	lr

0801e920 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 801e920:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 801e922:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 801e926:	f7ea fb11 	bl	8008f4c <HAL_PCD_SetAddress>
 801e92a:	2803      	cmp	r0, #3
 801e92c:	d802      	bhi.n	801e934 <USBD_LL_SetUSBAddress+0x14>
 801e92e:	4b02      	ldr	r3, [pc, #8]	; (801e938 <USBD_LL_SetUSBAddress+0x18>)
 801e930:	5c18      	ldrb	r0, [r3, r0]

  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status;
}
 801e932:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 801e934:	2003      	movs	r0, #3
}
 801e936:	bd08      	pop	{r3, pc}
 801e938:	0803dc74 	.word	0x0803dc74

0801e93c <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801e93c:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 801e93e:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 801e942:	f7ea fbb7 	bl	80090b4 <HAL_PCD_EP_Transmit>
 801e946:	2803      	cmp	r0, #3
 801e948:	d802      	bhi.n	801e950 <USBD_LL_Transmit+0x14>
 801e94a:	4b02      	ldr	r3, [pc, #8]	; (801e954 <USBD_LL_Transmit+0x18>)
 801e94c:	5c18      	ldrb	r0, [r3, r0]

  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status;
}
 801e94e:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 801e950:	2003      	movs	r0, #3
}
 801e952:	bd08      	pop	{r3, pc}
 801e954:	0803dc74 	.word	0x0803dc74

0801e958 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801e958:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 801e95a:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 801e95e:	f7ea fb77 	bl	8009050 <HAL_PCD_EP_Receive>
 801e962:	2803      	cmp	r0, #3
 801e964:	d802      	bhi.n	801e96c <USBD_LL_PrepareReceive+0x14>
 801e966:	4b02      	ldr	r3, [pc, #8]	; (801e970 <USBD_LL_PrepareReceive+0x18>)
 801e968:	5c18      	ldrb	r0, [r3, r0]

  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status;
}
 801e96a:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 801e96c:	2003      	movs	r0, #3
}
 801e96e:	bd08      	pop	{r3, pc}
 801e970:	0803dc74 	.word	0x0803dc74

0801e974 <USBD_LL_GetRxDataSize>:
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 801e974:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 801e978:	f7ea bb92 	b.w	80090a0 <HAL_PCD_EP_GetRxCount>

0801e97c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 801e97c:	b510      	push	{r4, lr}
 801e97e:	4604      	mov	r4, r0
  switch (msg)
 801e980:	b1a1      	cbz	r1, 801e9ac <HAL_PCDEx_LPM_Callback+0x30>
 801e982:	2901      	cmp	r1, #1
 801e984:	d111      	bne.n	801e9aa <HAL_PCDEx_LPM_Callback+0x2e>
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
    USBD_LL_Resume(hpcd->pData);
    break;

  case PCD_LPM_L1_ACTIVE:
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 801e986:	6802      	ldr	r2, [r0, #0]
    USBD_LL_Suspend(hpcd->pData);
 801e988:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 801e98c:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
 801e990:	f043 0301 	orr.w	r3, r3, #1
 801e994:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
    USBD_LL_Suspend(hpcd->pData);
 801e998:	f7f1 f81e 	bl	800f9d8 <USBD_LL_Suspend>

    /* Enter in STOP mode. */
    if (hpcd->Init.low_power_enable)
 801e99c:	6a23      	ldr	r3, [r4, #32]
 801e99e:	b123      	cbz	r3, 801e9aa <HAL_PCDEx_LPM_Callback+0x2e>
    {
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801e9a0:	4a0d      	ldr	r2, [pc, #52]	; (801e9d8 <HAL_PCDEx_LPM_Callback+0x5c>)
 801e9a2:	6913      	ldr	r3, [r2, #16]
 801e9a4:	f043 0306 	orr.w	r3, r3, #6
 801e9a8:	6113      	str	r3, [r2, #16]
    }
    break;
  }
}
 801e9aa:	bd10      	pop	{r4, pc}
    if (hpcd->Init.low_power_enable)
 801e9ac:	6a03      	ldr	r3, [r0, #32]
 801e9ae:	b133      	cbz	r3, 801e9be <HAL_PCDEx_LPM_Callback+0x42>
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
  SystemClock_Config();
 801e9b0:	f7e2 ff28 	bl	8001804 <SystemClock_Config>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801e9b4:	4a08      	ldr	r2, [pc, #32]	; (801e9d8 <HAL_PCDEx_LPM_Callback+0x5c>)
 801e9b6:	6913      	ldr	r3, [r2, #16]
 801e9b8:	f023 0306 	bic.w	r3, r3, #6
 801e9bc:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 801e9be:	6822      	ldr	r2, [r4, #0]
    USBD_LL_Resume(hpcd->pData);
 801e9c0:	f8d4 0400 	ldr.w	r0, [r4, #1024]	; 0x400
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 801e9c4:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
 801e9c8:	f023 0301 	bic.w	r3, r3, #1
}
 801e9cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 801e9d0:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
    USBD_LL_Resume(hpcd->pData);
 801e9d4:	f7f1 b80a 	b.w	800f9ec <USBD_LL_Resume>
 801e9d8:	e000ed00 	.word	0xe000ed00

0801e9dc <atoi>:
 801e9dc:	220a      	movs	r2, #10
 801e9de:	2100      	movs	r1, #0
 801e9e0:	f001 bbcc 	b.w	802017c <strtol>

0801e9e4 <ctime>:
 801e9e4:	b508      	push	{r3, lr}
 801e9e6:	f000 f829 	bl	801ea3c <localtime>
 801e9ea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 801e9ee:	f001 bee9 	b.w	80207c4 <asctime>
	...

0801e9f4 <__libc_init_array>:
 801e9f4:	b570      	push	{r4, r5, r6, lr}
 801e9f6:	4e0d      	ldr	r6, [pc, #52]	; (801ea2c <__libc_init_array+0x38>)
 801e9f8:	4c0d      	ldr	r4, [pc, #52]	; (801ea30 <__libc_init_array+0x3c>)
 801e9fa:	1ba4      	subs	r4, r4, r6
 801e9fc:	10a4      	asrs	r4, r4, #2
 801e9fe:	2500      	movs	r5, #0
 801ea00:	42a5      	cmp	r5, r4
 801ea02:	d109      	bne.n	801ea18 <__libc_init_array+0x24>
 801ea04:	4e0b      	ldr	r6, [pc, #44]	; (801ea34 <__libc_init_array+0x40>)
 801ea06:	4c0c      	ldr	r4, [pc, #48]	; (801ea38 <__libc_init_array+0x44>)
 801ea08:	f004 fa32 	bl	8022e70 <_init>
 801ea0c:	1ba4      	subs	r4, r4, r6
 801ea0e:	10a4      	asrs	r4, r4, #2
 801ea10:	2500      	movs	r5, #0
 801ea12:	42a5      	cmp	r5, r4
 801ea14:	d105      	bne.n	801ea22 <__libc_init_array+0x2e>
 801ea16:	bd70      	pop	{r4, r5, r6, pc}
 801ea18:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801ea1c:	4798      	blx	r3
 801ea1e:	3501      	adds	r5, #1
 801ea20:	e7ee      	b.n	801ea00 <__libc_init_array+0xc>
 801ea22:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801ea26:	4798      	blx	r3
 801ea28:	3501      	adds	r5, #1
 801ea2a:	e7f2      	b.n	801ea12 <__libc_init_array+0x1e>
 801ea2c:	0803e0b0 	.word	0x0803e0b0
 801ea30:	0803e0b0 	.word	0x0803e0b0
 801ea34:	0803e0b0 	.word	0x0803e0b0
 801ea38:	0803e0b4 	.word	0x0803e0b4

0801ea3c <localtime>:
 801ea3c:	b538      	push	{r3, r4, r5, lr}
 801ea3e:	4b07      	ldr	r3, [pc, #28]	; (801ea5c <localtime+0x20>)
 801ea40:	681c      	ldr	r4, [r3, #0]
 801ea42:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 801ea44:	4605      	mov	r5, r0
 801ea46:	b91b      	cbnz	r3, 801ea50 <localtime+0x14>
 801ea48:	2024      	movs	r0, #36	; 0x24
 801ea4a:	f000 f907 	bl	801ec5c <malloc>
 801ea4e:	63e0      	str	r0, [r4, #60]	; 0x3c
 801ea50:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 801ea52:	4628      	mov	r0, r5
 801ea54:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801ea58:	f000 b802 	b.w	801ea60 <localtime_r>
 801ea5c:	200004dc 	.word	0x200004dc

0801ea60 <localtime_r>:
 801ea60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ea64:	460c      	mov	r4, r1
 801ea66:	4680      	mov	r8, r0
 801ea68:	f002 fea4 	bl	80217b4 <__gettzinfo>
 801ea6c:	4621      	mov	r1, r4
 801ea6e:	4607      	mov	r7, r0
 801ea70:	4640      	mov	r0, r8
 801ea72:	f002 fea3 	bl	80217bc <gmtime_r>
 801ea76:	6946      	ldr	r6, [r0, #20]
 801ea78:	f206 766c 	addw	r6, r6, #1900	; 0x76c
 801ea7c:	07b2      	lsls	r2, r6, #30
 801ea7e:	4604      	mov	r4, r0
 801ea80:	d105      	bne.n	801ea8e <localtime_r+0x2e>
 801ea82:	2264      	movs	r2, #100	; 0x64
 801ea84:	fb96 f3f2 	sdiv	r3, r6, r2
 801ea88:	fb02 6313 	mls	r3, r2, r3, r6
 801ea8c:	bb13      	cbnz	r3, 801ead4 <localtime_r+0x74>
 801ea8e:	f44f 73c8 	mov.w	r3, #400	; 0x190
 801ea92:	fb96 f5f3 	sdiv	r5, r6, r3
 801ea96:	fb03 6515 	mls	r5, r3, r5, r6
 801ea9a:	fab5 f585 	clz	r5, r5
 801ea9e:	096d      	lsrs	r5, r5, #5
 801eaa0:	4b63      	ldr	r3, [pc, #396]	; (801ec30 <localtime_r+0x1d0>)
 801eaa2:	2230      	movs	r2, #48	; 0x30
 801eaa4:	fb02 3505 	mla	r5, r2, r5, r3
 801eaa8:	f001 fc26 	bl	80202f8 <__tz_lock>
 801eaac:	f001 fc26 	bl	80202fc <_tzset_unlocked>
 801eab0:	4b60      	ldr	r3, [pc, #384]	; (801ec34 <localtime_r+0x1d4>)
 801eab2:	681b      	ldr	r3, [r3, #0]
 801eab4:	b323      	cbz	r3, 801eb00 <localtime_r+0xa0>
 801eab6:	687b      	ldr	r3, [r7, #4]
 801eab8:	42b3      	cmp	r3, r6
 801eaba:	d10d      	bne.n	801ead8 <localtime_r+0x78>
 801eabc:	683e      	ldr	r6, [r7, #0]
 801eabe:	e9d8 0100 	ldrd	r0, r1, [r8]
 801eac2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 801eac6:	b97e      	cbnz	r6, 801eae8 <localtime_r+0x88>
 801eac8:	4290      	cmp	r0, r2
 801eaca:	eb71 0303 	sbcs.w	r3, r1, r3
 801eace:	db0f      	blt.n	801eaf0 <localtime_r+0x90>
 801ead0:	2301      	movs	r3, #1
 801ead2:	e015      	b.n	801eb00 <localtime_r+0xa0>
 801ead4:	2501      	movs	r5, #1
 801ead6:	e7e3      	b.n	801eaa0 <localtime_r+0x40>
 801ead8:	4630      	mov	r0, r6
 801eada:	f001 fb65 	bl	80201a8 <__tzcalc_limits>
 801eade:	2800      	cmp	r0, #0
 801eae0:	d1ec      	bne.n	801eabc <localtime_r+0x5c>
 801eae2:	f04f 33ff 	mov.w	r3, #4294967295
 801eae6:	e00b      	b.n	801eb00 <localtime_r+0xa0>
 801eae8:	4290      	cmp	r0, r2
 801eaea:	eb71 0303 	sbcs.w	r3, r1, r3
 801eaee:	db58      	blt.n	801eba2 <localtime_r+0x142>
 801eaf0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 801eaf4:	4290      	cmp	r0, r2
 801eaf6:	eb71 0303 	sbcs.w	r3, r1, r3
 801eafa:	bfb4      	ite	lt
 801eafc:	2301      	movlt	r3, #1
 801eafe:	2300      	movge	r3, #0
 801eb00:	6223      	str	r3, [r4, #32]
 801eb02:	6a23      	ldr	r3, [r4, #32]
 801eb04:	2b01      	cmp	r3, #1
 801eb06:	bf0c      	ite	eq
 801eb08:	6d39      	ldreq	r1, [r7, #80]	; 0x50
 801eb0a:	6ab9      	ldrne	r1, [r7, #40]	; 0x28
 801eb0c:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 801eb10:	203c      	movs	r0, #60	; 0x3c
 801eb12:	fb91 f6f3 	sdiv	r6, r1, r3
 801eb16:	fb03 1316 	mls	r3, r3, r6, r1
 801eb1a:	6861      	ldr	r1, [r4, #4]
 801eb1c:	fb93 f2f0 	sdiv	r2, r3, r0
 801eb20:	fb00 3012 	mls	r0, r0, r2, r3
 801eb24:	6823      	ldr	r3, [r4, #0]
 801eb26:	1a89      	subs	r1, r1, r2
 801eb28:	68a2      	ldr	r2, [r4, #8]
 801eb2a:	6061      	str	r1, [r4, #4]
 801eb2c:	1a1b      	subs	r3, r3, r0
 801eb2e:	1b92      	subs	r2, r2, r6
 801eb30:	2b3b      	cmp	r3, #59	; 0x3b
 801eb32:	6023      	str	r3, [r4, #0]
 801eb34:	60a2      	str	r2, [r4, #8]
 801eb36:	dd36      	ble.n	801eba6 <localtime_r+0x146>
 801eb38:	3101      	adds	r1, #1
 801eb3a:	6061      	str	r1, [r4, #4]
 801eb3c:	3b3c      	subs	r3, #60	; 0x3c
 801eb3e:	6023      	str	r3, [r4, #0]
 801eb40:	6863      	ldr	r3, [r4, #4]
 801eb42:	2b3b      	cmp	r3, #59	; 0x3b
 801eb44:	dd35      	ble.n	801ebb2 <localtime_r+0x152>
 801eb46:	3201      	adds	r2, #1
 801eb48:	60a2      	str	r2, [r4, #8]
 801eb4a:	3b3c      	subs	r3, #60	; 0x3c
 801eb4c:	6063      	str	r3, [r4, #4]
 801eb4e:	68a3      	ldr	r3, [r4, #8]
 801eb50:	2b17      	cmp	r3, #23
 801eb52:	dd34      	ble.n	801ebbe <localtime_r+0x15e>
 801eb54:	69e2      	ldr	r2, [r4, #28]
 801eb56:	3201      	adds	r2, #1
 801eb58:	61e2      	str	r2, [r4, #28]
 801eb5a:	69a2      	ldr	r2, [r4, #24]
 801eb5c:	3201      	adds	r2, #1
 801eb5e:	2a06      	cmp	r2, #6
 801eb60:	bfc8      	it	gt
 801eb62:	2200      	movgt	r2, #0
 801eb64:	61a2      	str	r2, [r4, #24]
 801eb66:	68e2      	ldr	r2, [r4, #12]
 801eb68:	3b18      	subs	r3, #24
 801eb6a:	3201      	adds	r2, #1
 801eb6c:	60a3      	str	r3, [r4, #8]
 801eb6e:	6923      	ldr	r3, [r4, #16]
 801eb70:	60e2      	str	r2, [r4, #12]
 801eb72:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 801eb76:	428a      	cmp	r2, r1
 801eb78:	dd0e      	ble.n	801eb98 <localtime_r+0x138>
 801eb7a:	3301      	adds	r3, #1
 801eb7c:	2b0c      	cmp	r3, #12
 801eb7e:	bf0c      	ite	eq
 801eb80:	6963      	ldreq	r3, [r4, #20]
 801eb82:	6123      	strne	r3, [r4, #16]
 801eb84:	eba2 0201 	sub.w	r2, r2, r1
 801eb88:	60e2      	str	r2, [r4, #12]
 801eb8a:	bf01      	itttt	eq
 801eb8c:	3301      	addeq	r3, #1
 801eb8e:	2200      	moveq	r2, #0
 801eb90:	6122      	streq	r2, [r4, #16]
 801eb92:	6163      	streq	r3, [r4, #20]
 801eb94:	bf08      	it	eq
 801eb96:	61e2      	streq	r2, [r4, #28]
 801eb98:	f001 fbaf 	bl	80202fa <__tz_unlock>
 801eb9c:	4620      	mov	r0, r4
 801eb9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801eba2:	2300      	movs	r3, #0
 801eba4:	e7ac      	b.n	801eb00 <localtime_r+0xa0>
 801eba6:	2b00      	cmp	r3, #0
 801eba8:	daca      	bge.n	801eb40 <localtime_r+0xe0>
 801ebaa:	3901      	subs	r1, #1
 801ebac:	6061      	str	r1, [r4, #4]
 801ebae:	333c      	adds	r3, #60	; 0x3c
 801ebb0:	e7c5      	b.n	801eb3e <localtime_r+0xde>
 801ebb2:	2b00      	cmp	r3, #0
 801ebb4:	dacb      	bge.n	801eb4e <localtime_r+0xee>
 801ebb6:	3a01      	subs	r2, #1
 801ebb8:	60a2      	str	r2, [r4, #8]
 801ebba:	333c      	adds	r3, #60	; 0x3c
 801ebbc:	e7c6      	b.n	801eb4c <localtime_r+0xec>
 801ebbe:	2b00      	cmp	r3, #0
 801ebc0:	daea      	bge.n	801eb98 <localtime_r+0x138>
 801ebc2:	69e2      	ldr	r2, [r4, #28]
 801ebc4:	3a01      	subs	r2, #1
 801ebc6:	61e2      	str	r2, [r4, #28]
 801ebc8:	69a2      	ldr	r2, [r4, #24]
 801ebca:	3a01      	subs	r2, #1
 801ebcc:	bf48      	it	mi
 801ebce:	2206      	movmi	r2, #6
 801ebd0:	61a2      	str	r2, [r4, #24]
 801ebd2:	68e2      	ldr	r2, [r4, #12]
 801ebd4:	3318      	adds	r3, #24
 801ebd6:	3a01      	subs	r2, #1
 801ebd8:	60e2      	str	r2, [r4, #12]
 801ebda:	60a3      	str	r3, [r4, #8]
 801ebdc:	2a00      	cmp	r2, #0
 801ebde:	d1db      	bne.n	801eb98 <localtime_r+0x138>
 801ebe0:	6923      	ldr	r3, [r4, #16]
 801ebe2:	3b01      	subs	r3, #1
 801ebe4:	d405      	bmi.n	801ebf2 <localtime_r+0x192>
 801ebe6:	6123      	str	r3, [r4, #16]
 801ebe8:	6923      	ldr	r3, [r4, #16]
 801ebea:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 801ebee:	60e3      	str	r3, [r4, #12]
 801ebf0:	e7d2      	b.n	801eb98 <localtime_r+0x138>
 801ebf2:	6962      	ldr	r2, [r4, #20]
 801ebf4:	230b      	movs	r3, #11
 801ebf6:	1e51      	subs	r1, r2, #1
 801ebf8:	6123      	str	r3, [r4, #16]
 801ebfa:	078b      	lsls	r3, r1, #30
 801ebfc:	6161      	str	r1, [r4, #20]
 801ebfe:	f202 726b 	addw	r2, r2, #1899	; 0x76b
 801ec02:	d105      	bne.n	801ec10 <localtime_r+0x1b0>
 801ec04:	2164      	movs	r1, #100	; 0x64
 801ec06:	fb92 f3f1 	sdiv	r3, r2, r1
 801ec0a:	fb01 2313 	mls	r3, r1, r3, r2
 801ec0e:	b963      	cbnz	r3, 801ec2a <localtime_r+0x1ca>
 801ec10:	f44f 71c8 	mov.w	r1, #400	; 0x190
 801ec14:	fb92 f3f1 	sdiv	r3, r2, r1
 801ec18:	fb01 2313 	mls	r3, r1, r3, r2
 801ec1c:	fab3 f383 	clz	r3, r3
 801ec20:	095b      	lsrs	r3, r3, #5
 801ec22:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 801ec26:	61e3      	str	r3, [r4, #28]
 801ec28:	e7de      	b.n	801ebe8 <localtime_r+0x188>
 801ec2a:	2301      	movs	r3, #1
 801ec2c:	e7f9      	b.n	801ec22 <localtime_r+0x1c2>
 801ec2e:	bf00      	nop
 801ec30:	0803dce8 	.word	0x0803dce8
 801ec34:	2002266c 	.word	0x2002266c

0801ec38 <__locale_ctype_ptr_l>:
 801ec38:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 801ec3c:	4770      	bx	lr
	...

0801ec40 <__locale_ctype_ptr>:
 801ec40:	4b04      	ldr	r3, [pc, #16]	; (801ec54 <__locale_ctype_ptr+0x14>)
 801ec42:	4a05      	ldr	r2, [pc, #20]	; (801ec58 <__locale_ctype_ptr+0x18>)
 801ec44:	681b      	ldr	r3, [r3, #0]
 801ec46:	6a1b      	ldr	r3, [r3, #32]
 801ec48:	2b00      	cmp	r3, #0
 801ec4a:	bf08      	it	eq
 801ec4c:	4613      	moveq	r3, r2
 801ec4e:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 801ec52:	4770      	bx	lr
 801ec54:	200004dc 	.word	0x200004dc
 801ec58:	20000540 	.word	0x20000540

0801ec5c <malloc>:
 801ec5c:	4b02      	ldr	r3, [pc, #8]	; (801ec68 <malloc+0xc>)
 801ec5e:	4601      	mov	r1, r0
 801ec60:	6818      	ldr	r0, [r3, #0]
 801ec62:	f000 bb3b 	b.w	801f2dc <_malloc_r>
 801ec66:	bf00      	nop
 801ec68:	200004dc 	.word	0x200004dc

0801ec6c <free>:
 801ec6c:	4b02      	ldr	r3, [pc, #8]	; (801ec78 <free+0xc>)
 801ec6e:	4601      	mov	r1, r0
 801ec70:	6818      	ldr	r0, [r3, #0]
 801ec72:	f000 bae5 	b.w	801f240 <_free_r>
 801ec76:	bf00      	nop
 801ec78:	200004dc 	.word	0x200004dc

0801ec7c <__ascii_mbtowc>:
 801ec7c:	b082      	sub	sp, #8
 801ec7e:	b901      	cbnz	r1, 801ec82 <__ascii_mbtowc+0x6>
 801ec80:	a901      	add	r1, sp, #4
 801ec82:	b142      	cbz	r2, 801ec96 <__ascii_mbtowc+0x1a>
 801ec84:	b14b      	cbz	r3, 801ec9a <__ascii_mbtowc+0x1e>
 801ec86:	7813      	ldrb	r3, [r2, #0]
 801ec88:	600b      	str	r3, [r1, #0]
 801ec8a:	7812      	ldrb	r2, [r2, #0]
 801ec8c:	1c10      	adds	r0, r2, #0
 801ec8e:	bf18      	it	ne
 801ec90:	2001      	movne	r0, #1
 801ec92:	b002      	add	sp, #8
 801ec94:	4770      	bx	lr
 801ec96:	4610      	mov	r0, r2
 801ec98:	e7fb      	b.n	801ec92 <__ascii_mbtowc+0x16>
 801ec9a:	f06f 0001 	mvn.w	r0, #1
 801ec9e:	e7f8      	b.n	801ec92 <__ascii_mbtowc+0x16>

0801eca0 <memcmp>:
 801eca0:	b530      	push	{r4, r5, lr}
 801eca2:	2400      	movs	r4, #0
 801eca4:	42a2      	cmp	r2, r4
 801eca6:	d101      	bne.n	801ecac <memcmp+0xc>
 801eca8:	2000      	movs	r0, #0
 801ecaa:	e007      	b.n	801ecbc <memcmp+0x1c>
 801ecac:	5d03      	ldrb	r3, [r0, r4]
 801ecae:	3401      	adds	r4, #1
 801ecb0:	190d      	adds	r5, r1, r4
 801ecb2:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 801ecb6:	42ab      	cmp	r3, r5
 801ecb8:	d0f4      	beq.n	801eca4 <memcmp+0x4>
 801ecba:	1b58      	subs	r0, r3, r5
 801ecbc:	bd30      	pop	{r4, r5, pc}

0801ecbe <memcpy>:
 801ecbe:	b510      	push	{r4, lr}
 801ecc0:	1e43      	subs	r3, r0, #1
 801ecc2:	440a      	add	r2, r1
 801ecc4:	4291      	cmp	r1, r2
 801ecc6:	d100      	bne.n	801ecca <memcpy+0xc>
 801ecc8:	bd10      	pop	{r4, pc}
 801ecca:	f811 4b01 	ldrb.w	r4, [r1], #1
 801ecce:	f803 4f01 	strb.w	r4, [r3, #1]!
 801ecd2:	e7f7      	b.n	801ecc4 <memcpy+0x6>

0801ecd4 <memmove>:
 801ecd4:	4288      	cmp	r0, r1
 801ecd6:	b510      	push	{r4, lr}
 801ecd8:	eb01 0302 	add.w	r3, r1, r2
 801ecdc:	d807      	bhi.n	801ecee <memmove+0x1a>
 801ecde:	1e42      	subs	r2, r0, #1
 801ece0:	4299      	cmp	r1, r3
 801ece2:	d00a      	beq.n	801ecfa <memmove+0x26>
 801ece4:	f811 4b01 	ldrb.w	r4, [r1], #1
 801ece8:	f802 4f01 	strb.w	r4, [r2, #1]!
 801ecec:	e7f8      	b.n	801ece0 <memmove+0xc>
 801ecee:	4283      	cmp	r3, r0
 801ecf0:	d9f5      	bls.n	801ecde <memmove+0xa>
 801ecf2:	1881      	adds	r1, r0, r2
 801ecf4:	1ad2      	subs	r2, r2, r3
 801ecf6:	42d3      	cmn	r3, r2
 801ecf8:	d100      	bne.n	801ecfc <memmove+0x28>
 801ecfa:	bd10      	pop	{r4, pc}
 801ecfc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801ed00:	f801 4d01 	strb.w	r4, [r1, #-1]!
 801ed04:	e7f7      	b.n	801ecf6 <memmove+0x22>

0801ed06 <memset>:
 801ed06:	4402      	add	r2, r0
 801ed08:	4603      	mov	r3, r0
 801ed0a:	4293      	cmp	r3, r2
 801ed0c:	d100      	bne.n	801ed10 <memset+0xa>
 801ed0e:	4770      	bx	lr
 801ed10:	f803 1b01 	strb.w	r1, [r3], #1
 801ed14:	e7f9      	b.n	801ed0a <memset+0x4>
	...

0801ed18 <validate_structure>:
 801ed18:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801ed1a:	6801      	ldr	r1, [r0, #0]
 801ed1c:	293b      	cmp	r1, #59	; 0x3b
 801ed1e:	4604      	mov	r4, r0
 801ed20:	d911      	bls.n	801ed46 <validate_structure+0x2e>
 801ed22:	223c      	movs	r2, #60	; 0x3c
 801ed24:	4668      	mov	r0, sp
 801ed26:	f001 fd99 	bl	802085c <div>
 801ed2a:	9a01      	ldr	r2, [sp, #4]
 801ed2c:	6863      	ldr	r3, [r4, #4]
 801ed2e:	9900      	ldr	r1, [sp, #0]
 801ed30:	2a00      	cmp	r2, #0
 801ed32:	440b      	add	r3, r1
 801ed34:	6063      	str	r3, [r4, #4]
 801ed36:	bfbb      	ittet	lt
 801ed38:	323c      	addlt	r2, #60	; 0x3c
 801ed3a:	f103 33ff 	addlt.w	r3, r3, #4294967295
 801ed3e:	6022      	strge	r2, [r4, #0]
 801ed40:	6022      	strlt	r2, [r4, #0]
 801ed42:	bfb8      	it	lt
 801ed44:	6063      	strlt	r3, [r4, #4]
 801ed46:	6861      	ldr	r1, [r4, #4]
 801ed48:	293b      	cmp	r1, #59	; 0x3b
 801ed4a:	d911      	bls.n	801ed70 <validate_structure+0x58>
 801ed4c:	223c      	movs	r2, #60	; 0x3c
 801ed4e:	4668      	mov	r0, sp
 801ed50:	f001 fd84 	bl	802085c <div>
 801ed54:	9a01      	ldr	r2, [sp, #4]
 801ed56:	68a3      	ldr	r3, [r4, #8]
 801ed58:	9900      	ldr	r1, [sp, #0]
 801ed5a:	2a00      	cmp	r2, #0
 801ed5c:	440b      	add	r3, r1
 801ed5e:	60a3      	str	r3, [r4, #8]
 801ed60:	bfbb      	ittet	lt
 801ed62:	323c      	addlt	r2, #60	; 0x3c
 801ed64:	f103 33ff 	addlt.w	r3, r3, #4294967295
 801ed68:	6062      	strge	r2, [r4, #4]
 801ed6a:	6062      	strlt	r2, [r4, #4]
 801ed6c:	bfb8      	it	lt
 801ed6e:	60a3      	strlt	r3, [r4, #8]
 801ed70:	68a1      	ldr	r1, [r4, #8]
 801ed72:	2917      	cmp	r1, #23
 801ed74:	d911      	bls.n	801ed9a <validate_structure+0x82>
 801ed76:	2218      	movs	r2, #24
 801ed78:	4668      	mov	r0, sp
 801ed7a:	f001 fd6f 	bl	802085c <div>
 801ed7e:	9a01      	ldr	r2, [sp, #4]
 801ed80:	68e3      	ldr	r3, [r4, #12]
 801ed82:	9900      	ldr	r1, [sp, #0]
 801ed84:	2a00      	cmp	r2, #0
 801ed86:	440b      	add	r3, r1
 801ed88:	60e3      	str	r3, [r4, #12]
 801ed8a:	bfbb      	ittet	lt
 801ed8c:	3218      	addlt	r2, #24
 801ed8e:	f103 33ff 	addlt.w	r3, r3, #4294967295
 801ed92:	60a2      	strge	r2, [r4, #8]
 801ed94:	60a2      	strlt	r2, [r4, #8]
 801ed96:	bfb8      	it	lt
 801ed98:	60e3      	strlt	r3, [r4, #12]
 801ed9a:	6921      	ldr	r1, [r4, #16]
 801ed9c:	290b      	cmp	r1, #11
 801ed9e:	d911      	bls.n	801edc4 <validate_structure+0xac>
 801eda0:	220c      	movs	r2, #12
 801eda2:	4668      	mov	r0, sp
 801eda4:	f001 fd5a 	bl	802085c <div>
 801eda8:	9a01      	ldr	r2, [sp, #4]
 801edaa:	6963      	ldr	r3, [r4, #20]
 801edac:	9900      	ldr	r1, [sp, #0]
 801edae:	2a00      	cmp	r2, #0
 801edb0:	440b      	add	r3, r1
 801edb2:	6163      	str	r3, [r4, #20]
 801edb4:	bfbb      	ittet	lt
 801edb6:	320c      	addlt	r2, #12
 801edb8:	f103 33ff 	addlt.w	r3, r3, #4294967295
 801edbc:	6122      	strge	r2, [r4, #16]
 801edbe:	6122      	strlt	r2, [r4, #16]
 801edc0:	bfb8      	it	lt
 801edc2:	6163      	strlt	r3, [r4, #20]
 801edc4:	6963      	ldr	r3, [r4, #20]
 801edc6:	0799      	lsls	r1, r3, #30
 801edc8:	d120      	bne.n	801ee0c <validate_structure+0xf4>
 801edca:	2164      	movs	r1, #100	; 0x64
 801edcc:	fb93 f2f1 	sdiv	r2, r3, r1
 801edd0:	fb01 3212 	mls	r2, r1, r2, r3
 801edd4:	b9e2      	cbnz	r2, 801ee10 <validate_structure+0xf8>
 801edd6:	f203 736c 	addw	r3, r3, #1900	; 0x76c
 801edda:	f44f 71c8 	mov.w	r1, #400	; 0x190
 801edde:	fb93 f2f1 	sdiv	r2, r3, r1
 801ede2:	fb01 3312 	mls	r3, r1, r2, r3
 801ede6:	2b00      	cmp	r3, #0
 801ede8:	bf14      	ite	ne
 801edea:	231c      	movne	r3, #28
 801edec:	231d      	moveq	r3, #29
 801edee:	68e2      	ldr	r2, [r4, #12]
 801edf0:	2a00      	cmp	r2, #0
 801edf2:	dc0f      	bgt.n	801ee14 <validate_structure+0xfc>
 801edf4:	4f34      	ldr	r7, [pc, #208]	; (801eec8 <validate_structure+0x1b0>)
 801edf6:	260b      	movs	r6, #11
 801edf8:	2064      	movs	r0, #100	; 0x64
 801edfa:	f44f 75c8 	mov.w	r5, #400	; 0x190
 801edfe:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 801ee02:	f1bc 0f00 	cmp.w	ip, #0
 801ee06:	dd14      	ble.n	801ee32 <validate_structure+0x11a>
 801ee08:	b003      	add	sp, #12
 801ee0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801ee0c:	231c      	movs	r3, #28
 801ee0e:	e7ee      	b.n	801edee <validate_structure+0xd6>
 801ee10:	231d      	movs	r3, #29
 801ee12:	e7ec      	b.n	801edee <validate_structure+0xd6>
 801ee14:	4f2c      	ldr	r7, [pc, #176]	; (801eec8 <validate_structure+0x1b0>)
 801ee16:	f04f 0c00 	mov.w	ip, #0
 801ee1a:	2564      	movs	r5, #100	; 0x64
 801ee1c:	f44f 76c8 	mov.w	r6, #400	; 0x190
 801ee20:	e9d4 1203 	ldrd	r1, r2, [r4, #12]
 801ee24:	2a01      	cmp	r2, #1
 801ee26:	d02f      	beq.n	801ee88 <validate_structure+0x170>
 801ee28:	f857 0022 	ldr.w	r0, [r7, r2, lsl #2]
 801ee2c:	4281      	cmp	r1, r0
 801ee2e:	dc2e      	bgt.n	801ee8e <validate_structure+0x176>
 801ee30:	e7ea      	b.n	801ee08 <validate_structure+0xf0>
 801ee32:	6921      	ldr	r1, [r4, #16]
 801ee34:	3901      	subs	r1, #1
 801ee36:	6121      	str	r1, [r4, #16]
 801ee38:	3101      	adds	r1, #1
 801ee3a:	d114      	bne.n	801ee66 <validate_structure+0x14e>
 801ee3c:	6963      	ldr	r3, [r4, #20]
 801ee3e:	1e59      	subs	r1, r3, #1
 801ee40:	078a      	lsls	r2, r1, #30
 801ee42:	e9c4 6104 	strd	r6, r1, [r4, #16]
 801ee46:	d117      	bne.n	801ee78 <validate_structure+0x160>
 801ee48:	fb91 f2f0 	sdiv	r2, r1, r0
 801ee4c:	fb00 1112 	mls	r1, r0, r2, r1
 801ee50:	b9a1      	cbnz	r1, 801ee7c <validate_structure+0x164>
 801ee52:	f203 736b 	addw	r3, r3, #1899	; 0x76b
 801ee56:	fb93 f2f5 	sdiv	r2, r3, r5
 801ee5a:	fb05 3312 	mls	r3, r5, r2, r3
 801ee5e:	2b00      	cmp	r3, #0
 801ee60:	bf14      	ite	ne
 801ee62:	231c      	movne	r3, #28
 801ee64:	231d      	moveq	r3, #29
 801ee66:	6922      	ldr	r2, [r4, #16]
 801ee68:	2a01      	cmp	r2, #1
 801ee6a:	bf14      	ite	ne
 801ee6c:	f857 2022 	ldrne.w	r2, [r7, r2, lsl #2]
 801ee70:	461a      	moveq	r2, r3
 801ee72:	4462      	add	r2, ip
 801ee74:	60e2      	str	r2, [r4, #12]
 801ee76:	e7c2      	b.n	801edfe <validate_structure+0xe6>
 801ee78:	231c      	movs	r3, #28
 801ee7a:	e7f4      	b.n	801ee66 <validate_structure+0x14e>
 801ee7c:	231d      	movs	r3, #29
 801ee7e:	e7f2      	b.n	801ee66 <validate_structure+0x14e>
 801ee80:	231c      	movs	r3, #28
 801ee82:	e7cd      	b.n	801ee20 <validate_structure+0x108>
 801ee84:	231d      	movs	r3, #29
 801ee86:	e7cb      	b.n	801ee20 <validate_structure+0x108>
 801ee88:	428b      	cmp	r3, r1
 801ee8a:	dabd      	bge.n	801ee08 <validate_structure+0xf0>
 801ee8c:	4618      	mov	r0, r3
 801ee8e:	3201      	adds	r2, #1
 801ee90:	1a09      	subs	r1, r1, r0
 801ee92:	2a0c      	cmp	r2, #12
 801ee94:	60e1      	str	r1, [r4, #12]
 801ee96:	6122      	str	r2, [r4, #16]
 801ee98:	d1c2      	bne.n	801ee20 <validate_structure+0x108>
 801ee9a:	6963      	ldr	r3, [r4, #20]
 801ee9c:	1c5a      	adds	r2, r3, #1
 801ee9e:	0791      	lsls	r1, r2, #30
 801eea0:	e9c4 c204 	strd	ip, r2, [r4, #16]
 801eea4:	d1ec      	bne.n	801ee80 <validate_structure+0x168>
 801eea6:	fb92 f1f5 	sdiv	r1, r2, r5
 801eeaa:	fb05 2211 	mls	r2, r5, r1, r2
 801eeae:	2a00      	cmp	r2, #0
 801eeb0:	d1e8      	bne.n	801ee84 <validate_structure+0x16c>
 801eeb2:	f203 736d 	addw	r3, r3, #1901	; 0x76d
 801eeb6:	fb93 f2f6 	sdiv	r2, r3, r6
 801eeba:	fb06 3312 	mls	r3, r6, r2, r3
 801eebe:	2b00      	cmp	r3, #0
 801eec0:	bf14      	ite	ne
 801eec2:	231c      	movne	r3, #28
 801eec4:	231d      	moveq	r3, #29
 801eec6:	e7ab      	b.n	801ee20 <validate_structure+0x108>
 801eec8:	0803dc88 	.word	0x0803dc88

0801eecc <mktime>:
 801eecc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801eed0:	b089      	sub	sp, #36	; 0x24
 801eed2:	4606      	mov	r6, r0
 801eed4:	f002 fc6e 	bl	80217b4 <__gettzinfo>
 801eed8:	4680      	mov	r8, r0
 801eeda:	4630      	mov	r0, r6
 801eedc:	f7ff ff1c 	bl	801ed18 <validate_structure>
 801eee0:	e9d6 3000 	ldrd	r3, r0, [r6]
 801eee4:	f04f 0a3c 	mov.w	sl, #60	; 0x3c
 801eee8:	fb0a 3a00 	mla	sl, sl, r0, r3
 801eeec:	68b0      	ldr	r0, [r6, #8]
 801eeee:	4abe      	ldr	r2, [pc, #760]	; (801f1e8 <mktime+0x31c>)
 801eef0:	6975      	ldr	r5, [r6, #20]
 801eef2:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 801eef6:	fb03 aa00 	mla	sl, r3, r0, sl
 801eefa:	e9d6 4303 	ldrd	r4, r3, [r6, #12]
 801eefe:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 801ef02:	3c01      	subs	r4, #1
 801ef04:	2b01      	cmp	r3, #1
 801ef06:	ea4f 7bea 	mov.w	fp, sl, asr #31
 801ef0a:	4414      	add	r4, r2
 801ef0c:	dd11      	ble.n	801ef32 <mktime+0x66>
 801ef0e:	07a9      	lsls	r1, r5, #30
 801ef10:	d10f      	bne.n	801ef32 <mktime+0x66>
 801ef12:	2264      	movs	r2, #100	; 0x64
 801ef14:	fb95 f3f2 	sdiv	r3, r5, r2
 801ef18:	fb02 5313 	mls	r3, r2, r3, r5
 801ef1c:	b943      	cbnz	r3, 801ef30 <mktime+0x64>
 801ef1e:	f205 716c 	addw	r1, r5, #1900	; 0x76c
 801ef22:	f44f 72c8 	mov.w	r2, #400	; 0x190
 801ef26:	fb91 f3f2 	sdiv	r3, r1, r2
 801ef2a:	fb02 1313 	mls	r3, r2, r3, r1
 801ef2e:	b903      	cbnz	r3, 801ef32 <mktime+0x66>
 801ef30:	3401      	adds	r4, #1
 801ef32:	f505 531c 	add.w	r3, r5, #9984	; 0x2700
 801ef36:	3310      	adds	r3, #16
 801ef38:	f644 6220 	movw	r2, #20000	; 0x4e20
 801ef3c:	4293      	cmp	r3, r2
 801ef3e:	61f4      	str	r4, [r6, #28]
 801ef40:	f200 8179 	bhi.w	801f236 <mktime+0x36a>
 801ef44:	2d46      	cmp	r5, #70	; 0x46
 801ef46:	f340 8084 	ble.w	801f052 <mktime+0x186>
 801ef4a:	2346      	movs	r3, #70	; 0x46
 801ef4c:	f240 176d 	movw	r7, #365	; 0x16d
 801ef50:	2164      	movs	r1, #100	; 0x64
 801ef52:	f44f 70c8 	mov.w	r0, #400	; 0x190
 801ef56:	079a      	lsls	r2, r3, #30
 801ef58:	d175      	bne.n	801f046 <mktime+0x17a>
 801ef5a:	fb93 f2f1 	sdiv	r2, r3, r1
 801ef5e:	fb01 3212 	mls	r2, r1, r2, r3
 801ef62:	2a00      	cmp	r2, #0
 801ef64:	d172      	bne.n	801f04c <mktime+0x180>
 801ef66:	f203 7c6c 	addw	ip, r3, #1900	; 0x76c
 801ef6a:	fb9c f2f0 	sdiv	r2, ip, r0
 801ef6e:	fb00 c212 	mls	r2, r0, r2, ip
 801ef72:	2a00      	cmp	r2, #0
 801ef74:	bf14      	ite	ne
 801ef76:	463a      	movne	r2, r7
 801ef78:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 801ef7c:	3301      	adds	r3, #1
 801ef7e:	429d      	cmp	r5, r3
 801ef80:	4414      	add	r4, r2
 801ef82:	d1e8      	bne.n	801ef56 <mktime+0x8a>
 801ef84:	4b99      	ldr	r3, [pc, #612]	; (801f1ec <mktime+0x320>)
 801ef86:	4363      	muls	r3, r4
 801ef88:	eb1a 0103 	adds.w	r1, sl, r3
 801ef8c:	eb4b 72e3 	adc.w	r2, fp, r3, asr #31
 801ef90:	e9cd 1200 	strd	r1, r2, [sp]
 801ef94:	f001 f9b0 	bl	80202f8 <__tz_lock>
 801ef98:	f001 f9b0 	bl	80202fc <_tzset_unlocked>
 801ef9c:	4b94      	ldr	r3, [pc, #592]	; (801f1f0 <mktime+0x324>)
 801ef9e:	f8d3 9000 	ldr.w	r9, [r3]
 801efa2:	f1b9 0f00 	cmp.w	r9, #0
 801efa6:	d045      	beq.n	801f034 <mktime+0x168>
 801efa8:	f8d6 9020 	ldr.w	r9, [r6, #32]
 801efac:	6970      	ldr	r0, [r6, #20]
 801efae:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801efb2:	464f      	mov	r7, r9
 801efb4:	2f01      	cmp	r7, #1
 801efb6:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 801efba:	bfa8      	it	ge
 801efbc:	2701      	movge	r7, #1
 801efbe:	4283      	cmp	r3, r0
 801efc0:	f040 8089 	bne.w	801f0d6 <mktime+0x20a>
 801efc4:	f8d8 1050 	ldr.w	r1, [r8, #80]	; 0x50
 801efc8:	f8d8 0028 	ldr.w	r0, [r8, #40]	; 0x28
 801efcc:	460a      	mov	r2, r1
 801efce:	17cb      	asrs	r3, r1, #31
 801efd0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801efd4:	e9d8 2312 	ldrd	r2, r3, [r8, #72]	; 0x48
 801efd8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801efdc:	1a12      	subs	r2, r2, r0
 801efde:	eb63 73e0 	sbc.w	r3, r3, r0, asr #31
 801efe2:	4692      	mov	sl, r2
 801efe4:	469b      	mov	fp, r3
 801efe6:	e9dd 2300 	ldrd	r2, r3, [sp]
 801efea:	4552      	cmp	r2, sl
 801efec:	eb73 0c0b 	sbcs.w	ip, r3, fp
 801eff0:	e9cd ab02 	strd	sl, fp, [sp, #8]
 801eff4:	da76      	bge.n	801f0e4 <mktime+0x218>
 801eff6:	e9d8 2308 	ldrd	r2, r3, [r8, #32]
 801effa:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 801effe:	ebb2 0a0a 	subs.w	sl, r2, sl
 801f002:	eb63 0b0b 	sbc.w	fp, r3, fp
 801f006:	f8d8 3000 	ldr.w	r3, [r8]
 801f00a:	2b00      	cmp	r3, #0
 801f00c:	d079      	beq.n	801f102 <mktime+0x236>
 801f00e:	e9dd 2300 	ldrd	r2, r3, [sp]
 801f012:	4552      	cmp	r2, sl
 801f014:	eb73 030b 	sbcs.w	r3, r3, fp
 801f018:	db07      	blt.n	801f02a <mktime+0x15e>
 801f01a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801f01e:	e9dd ab00 	ldrd	sl, fp, [sp]
 801f022:	4592      	cmp	sl, r2
 801f024:	eb7b 0303 	sbcs.w	r3, fp, r3
 801f028:	db71      	blt.n	801f10e <mktime+0x242>
 801f02a:	f1b9 0f00 	cmp.w	r9, #0
 801f02e:	f04f 0900 	mov.w	r9, #0
 801f032:	da71      	bge.n	801f118 <mktime+0x24c>
 801f034:	e9dd ab00 	ldrd	sl, fp, [sp]
 801f038:	f8d8 3028 	ldr.w	r3, [r8, #40]	; 0x28
 801f03c:	eb1a 0a03 	adds.w	sl, sl, r3
 801f040:	eb4b 7be3 	adc.w	fp, fp, r3, asr #31
 801f044:	e0b4      	b.n	801f1b0 <mktime+0x2e4>
 801f046:	f240 126d 	movw	r2, #365	; 0x16d
 801f04a:	e797      	b.n	801ef7c <mktime+0xb0>
 801f04c:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 801f050:	e794      	b.n	801ef7c <mktime+0xb0>
 801f052:	d097      	beq.n	801ef84 <mktime+0xb8>
 801f054:	2345      	movs	r3, #69	; 0x45
 801f056:	f240 176d 	movw	r7, #365	; 0x16d
 801f05a:	2164      	movs	r1, #100	; 0x64
 801f05c:	f44f 70c8 	mov.w	r0, #400	; 0x190
 801f060:	e012      	b.n	801f088 <mktime+0x1bc>
 801f062:	bb62      	cbnz	r2, 801f0be <mktime+0x1f2>
 801f064:	fb93 f2f1 	sdiv	r2, r3, r1
 801f068:	fb01 3212 	mls	r2, r1, r2, r3
 801f06c:	bb52      	cbnz	r2, 801f0c4 <mktime+0x1f8>
 801f06e:	f203 7c6c 	addw	ip, r3, #1900	; 0x76c
 801f072:	fb9c f2f0 	sdiv	r2, ip, r0
 801f076:	fb00 c212 	mls	r2, r0, r2, ip
 801f07a:	2a00      	cmp	r2, #0
 801f07c:	bf14      	ite	ne
 801f07e:	463a      	movne	r2, r7
 801f080:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 801f084:	1aa4      	subs	r4, r4, r2
 801f086:	3b01      	subs	r3, #1
 801f088:	429d      	cmp	r5, r3
 801f08a:	f003 0203 	and.w	r2, r3, #3
 801f08e:	dbe8      	blt.n	801f062 <mktime+0x196>
 801f090:	b9da      	cbnz	r2, 801f0ca <mktime+0x1fe>
 801f092:	2264      	movs	r2, #100	; 0x64
 801f094:	fb95 f3f2 	sdiv	r3, r5, r2
 801f098:	fb02 5313 	mls	r3, r2, r3, r5
 801f09c:	b9c3      	cbnz	r3, 801f0d0 <mktime+0x204>
 801f09e:	f205 716c 	addw	r1, r5, #1900	; 0x76c
 801f0a2:	f44f 72c8 	mov.w	r2, #400	; 0x190
 801f0a6:	fb91 f3f2 	sdiv	r3, r1, r2
 801f0aa:	fb02 1313 	mls	r3, r2, r3, r1
 801f0ae:	2b00      	cmp	r3, #0
 801f0b0:	f240 136d 	movw	r3, #365	; 0x16d
 801f0b4:	bf08      	it	eq
 801f0b6:	f44f 73b7 	moveq.w	r3, #366	; 0x16e
 801f0ba:	1ae4      	subs	r4, r4, r3
 801f0bc:	e762      	b.n	801ef84 <mktime+0xb8>
 801f0be:	f240 126d 	movw	r2, #365	; 0x16d
 801f0c2:	e7df      	b.n	801f084 <mktime+0x1b8>
 801f0c4:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 801f0c8:	e7dc      	b.n	801f084 <mktime+0x1b8>
 801f0ca:	f240 136d 	movw	r3, #365	; 0x16d
 801f0ce:	e7f4      	b.n	801f0ba <mktime+0x1ee>
 801f0d0:	f44f 73b7 	mov.w	r3, #366	; 0x16e
 801f0d4:	e7f1      	b.n	801f0ba <mktime+0x1ee>
 801f0d6:	f001 f867 	bl	80201a8 <__tzcalc_limits>
 801f0da:	2800      	cmp	r0, #0
 801f0dc:	f47f af72 	bne.w	801efc4 <mktime+0xf8>
 801f0e0:	46b9      	mov	r9, r7
 801f0e2:	e057      	b.n	801f194 <mktime+0x2c8>
 801f0e4:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 801f0e8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801f0ec:	ebb2 020a 	subs.w	r2, r2, sl
 801f0f0:	eb63 030b 	sbc.w	r3, r3, fp
 801f0f4:	e9dd ab00 	ldrd	sl, fp, [sp]
 801f0f8:	4592      	cmp	sl, r2
 801f0fa:	eb7b 0303 	sbcs.w	r3, fp, r3
 801f0fe:	dbef      	blt.n	801f0e0 <mktime+0x214>
 801f100:	e779      	b.n	801eff6 <mktime+0x12a>
 801f102:	e9dd 2300 	ldrd	r2, r3, [sp]
 801f106:	4552      	cmp	r2, sl
 801f108:	eb73 030b 	sbcs.w	r3, r3, fp
 801f10c:	db85      	blt.n	801f01a <mktime+0x14e>
 801f10e:	f1b9 0f00 	cmp.w	r9, #0
 801f112:	db43      	blt.n	801f19c <mktime+0x2d0>
 801f114:	f04f 0901 	mov.w	r9, #1
 801f118:	ea87 0709 	eor.w	r7, r7, r9
 801f11c:	2f01      	cmp	r7, #1
 801f11e:	d139      	bne.n	801f194 <mktime+0x2c8>
 801f120:	1a40      	subs	r0, r0, r1
 801f122:	f1b9 0f00 	cmp.w	r9, #0
 801f126:	d100      	bne.n	801f12a <mktime+0x25e>
 801f128:	4240      	negs	r0, r0
 801f12a:	6833      	ldr	r3, [r6, #0]
 801f12c:	4403      	add	r3, r0
 801f12e:	6033      	str	r3, [r6, #0]
 801f130:	e9dd 2300 	ldrd	r2, r3, [sp]
 801f134:	1812      	adds	r2, r2, r0
 801f136:	eb43 73e0 	adc.w	r3, r3, r0, asr #31
 801f13a:	e9cd 2300 	strd	r2, r3, [sp]
 801f13e:	4630      	mov	r0, r6
 801f140:	68f2      	ldr	r2, [r6, #12]
 801f142:	9202      	str	r2, [sp, #8]
 801f144:	f7ff fde8 	bl	801ed18 <validate_structure>
 801f148:	68f3      	ldr	r3, [r6, #12]
 801f14a:	9a02      	ldr	r2, [sp, #8]
 801f14c:	1a9b      	subs	r3, r3, r2
 801f14e:	d021      	beq.n	801f194 <mktime+0x2c8>
 801f150:	2b01      	cmp	r3, #1
 801f152:	dc40      	bgt.n	801f1d6 <mktime+0x30a>
 801f154:	f1b3 3fff 	cmp.w	r3, #4294967295
 801f158:	bfa8      	it	ge
 801f15a:	461f      	movge	r7, r3
 801f15c:	69f3      	ldr	r3, [r6, #28]
 801f15e:	443c      	add	r4, r7
 801f160:	18ff      	adds	r7, r7, r3
 801f162:	d547      	bpl.n	801f1f4 <mktime+0x328>
 801f164:	1e6a      	subs	r2, r5, #1
 801f166:	0791      	lsls	r1, r2, #30
 801f168:	d138      	bne.n	801f1dc <mktime+0x310>
 801f16a:	2164      	movs	r1, #100	; 0x64
 801f16c:	fb92 f3f1 	sdiv	r3, r2, r1
 801f170:	fb01 2313 	mls	r3, r1, r3, r2
 801f174:	bbab      	cbnz	r3, 801f1e2 <mktime+0x316>
 801f176:	f205 756b 	addw	r5, r5, #1899	; 0x76b
 801f17a:	f44f 72c8 	mov.w	r2, #400	; 0x190
 801f17e:	fb95 f3f2 	sdiv	r3, r5, r2
 801f182:	fb02 5513 	mls	r5, r2, r3, r5
 801f186:	2d00      	cmp	r5, #0
 801f188:	f240 136d 	movw	r3, #365	; 0x16d
 801f18c:	bf18      	it	ne
 801f18e:	f44f 73b6 	movne.w	r3, #364	; 0x16c
 801f192:	61f3      	str	r3, [r6, #28]
 801f194:	f1b9 0f01 	cmp.w	r9, #1
 801f198:	f47f af4c 	bne.w	801f034 <mktime+0x168>
 801f19c:	e9dd ab00 	ldrd	sl, fp, [sp]
 801f1a0:	f8d8 3050 	ldr.w	r3, [r8, #80]	; 0x50
 801f1a4:	eb1a 0a03 	adds.w	sl, sl, r3
 801f1a8:	eb4b 7be3 	adc.w	fp, fp, r3, asr #31
 801f1ac:	f04f 0901 	mov.w	r9, #1
 801f1b0:	f001 f8a3 	bl	80202fa <__tz_unlock>
 801f1b4:	3404      	adds	r4, #4
 801f1b6:	2307      	movs	r3, #7
 801f1b8:	fb94 f3f3 	sdiv	r3, r4, r3
 801f1bc:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 801f1c0:	1ae4      	subs	r4, r4, r3
 801f1c2:	bf48      	it	mi
 801f1c4:	3407      	addmi	r4, #7
 801f1c6:	f8c6 9020 	str.w	r9, [r6, #32]
 801f1ca:	61b4      	str	r4, [r6, #24]
 801f1cc:	4650      	mov	r0, sl
 801f1ce:	4659      	mov	r1, fp
 801f1d0:	b009      	add	sp, #36	; 0x24
 801f1d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f1d6:	f04f 37ff 	mov.w	r7, #4294967295
 801f1da:	e7bf      	b.n	801f15c <mktime+0x290>
 801f1dc:	f44f 73b6 	mov.w	r3, #364	; 0x16c
 801f1e0:	e7d7      	b.n	801f192 <mktime+0x2c6>
 801f1e2:	f240 136d 	movw	r3, #365	; 0x16d
 801f1e6:	e7d4      	b.n	801f192 <mktime+0x2c6>
 801f1e8:	0803dcb8 	.word	0x0803dcb8
 801f1ec:	00015180 	.word	0x00015180
 801f1f0:	2002266c 	.word	0x2002266c
 801f1f4:	07ab      	lsls	r3, r5, #30
 801f1f6:	d118      	bne.n	801f22a <mktime+0x35e>
 801f1f8:	2264      	movs	r2, #100	; 0x64
 801f1fa:	fb95 f3f2 	sdiv	r3, r5, r2
 801f1fe:	fb02 5313 	mls	r3, r2, r3, r5
 801f202:	b9ab      	cbnz	r3, 801f230 <mktime+0x364>
 801f204:	f205 756c 	addw	r5, r5, #1900	; 0x76c
 801f208:	f44f 72c8 	mov.w	r2, #400	; 0x190
 801f20c:	fb95 f3f2 	sdiv	r3, r5, r2
 801f210:	fb02 5513 	mls	r5, r2, r3, r5
 801f214:	2d00      	cmp	r5, #0
 801f216:	f240 136d 	movw	r3, #365	; 0x16d
 801f21a:	bf08      	it	eq
 801f21c:	f44f 73b7 	moveq.w	r3, #366	; 0x16e
 801f220:	429f      	cmp	r7, r3
 801f222:	bfa8      	it	ge
 801f224:	1aff      	subge	r7, r7, r3
 801f226:	61f7      	str	r7, [r6, #28]
 801f228:	e7b4      	b.n	801f194 <mktime+0x2c8>
 801f22a:	f240 136d 	movw	r3, #365	; 0x16d
 801f22e:	e7f7      	b.n	801f220 <mktime+0x354>
 801f230:	f44f 73b7 	mov.w	r3, #366	; 0x16e
 801f234:	e7f4      	b.n	801f220 <mktime+0x354>
 801f236:	f04f 3aff 	mov.w	sl, #4294967295
 801f23a:	f04f 3bff 	mov.w	fp, #4294967295
 801f23e:	e7c5      	b.n	801f1cc <mktime+0x300>

0801f240 <_free_r>:
 801f240:	b538      	push	{r3, r4, r5, lr}
 801f242:	4605      	mov	r5, r0
 801f244:	2900      	cmp	r1, #0
 801f246:	d045      	beq.n	801f2d4 <_free_r+0x94>
 801f248:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801f24c:	1f0c      	subs	r4, r1, #4
 801f24e:	2b00      	cmp	r3, #0
 801f250:	bfb8      	it	lt
 801f252:	18e4      	addlt	r4, r4, r3
 801f254:	f002 fbe4 	bl	8021a20 <__malloc_lock>
 801f258:	4a1f      	ldr	r2, [pc, #124]	; (801f2d8 <_free_r+0x98>)
 801f25a:	6813      	ldr	r3, [r2, #0]
 801f25c:	4610      	mov	r0, r2
 801f25e:	b933      	cbnz	r3, 801f26e <_free_r+0x2e>
 801f260:	6063      	str	r3, [r4, #4]
 801f262:	6014      	str	r4, [r2, #0]
 801f264:	4628      	mov	r0, r5
 801f266:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801f26a:	f002 bbda 	b.w	8021a22 <__malloc_unlock>
 801f26e:	42a3      	cmp	r3, r4
 801f270:	d90c      	bls.n	801f28c <_free_r+0x4c>
 801f272:	6821      	ldr	r1, [r4, #0]
 801f274:	1862      	adds	r2, r4, r1
 801f276:	4293      	cmp	r3, r2
 801f278:	bf04      	itt	eq
 801f27a:	681a      	ldreq	r2, [r3, #0]
 801f27c:	685b      	ldreq	r3, [r3, #4]
 801f27e:	6063      	str	r3, [r4, #4]
 801f280:	bf04      	itt	eq
 801f282:	1852      	addeq	r2, r2, r1
 801f284:	6022      	streq	r2, [r4, #0]
 801f286:	6004      	str	r4, [r0, #0]
 801f288:	e7ec      	b.n	801f264 <_free_r+0x24>
 801f28a:	4613      	mov	r3, r2
 801f28c:	685a      	ldr	r2, [r3, #4]
 801f28e:	b10a      	cbz	r2, 801f294 <_free_r+0x54>
 801f290:	42a2      	cmp	r2, r4
 801f292:	d9fa      	bls.n	801f28a <_free_r+0x4a>
 801f294:	6819      	ldr	r1, [r3, #0]
 801f296:	1858      	adds	r0, r3, r1
 801f298:	42a0      	cmp	r0, r4
 801f29a:	d10b      	bne.n	801f2b4 <_free_r+0x74>
 801f29c:	6820      	ldr	r0, [r4, #0]
 801f29e:	4401      	add	r1, r0
 801f2a0:	1858      	adds	r0, r3, r1
 801f2a2:	4282      	cmp	r2, r0
 801f2a4:	6019      	str	r1, [r3, #0]
 801f2a6:	d1dd      	bne.n	801f264 <_free_r+0x24>
 801f2a8:	6810      	ldr	r0, [r2, #0]
 801f2aa:	6852      	ldr	r2, [r2, #4]
 801f2ac:	605a      	str	r2, [r3, #4]
 801f2ae:	4401      	add	r1, r0
 801f2b0:	6019      	str	r1, [r3, #0]
 801f2b2:	e7d7      	b.n	801f264 <_free_r+0x24>
 801f2b4:	d902      	bls.n	801f2bc <_free_r+0x7c>
 801f2b6:	230c      	movs	r3, #12
 801f2b8:	602b      	str	r3, [r5, #0]
 801f2ba:	e7d3      	b.n	801f264 <_free_r+0x24>
 801f2bc:	6820      	ldr	r0, [r4, #0]
 801f2be:	1821      	adds	r1, r4, r0
 801f2c0:	428a      	cmp	r2, r1
 801f2c2:	bf04      	itt	eq
 801f2c4:	6811      	ldreq	r1, [r2, #0]
 801f2c6:	6852      	ldreq	r2, [r2, #4]
 801f2c8:	6062      	str	r2, [r4, #4]
 801f2ca:	bf04      	itt	eq
 801f2cc:	1809      	addeq	r1, r1, r0
 801f2ce:	6021      	streq	r1, [r4, #0]
 801f2d0:	605c      	str	r4, [r3, #4]
 801f2d2:	e7c7      	b.n	801f264 <_free_r+0x24>
 801f2d4:	bd38      	pop	{r3, r4, r5, pc}
 801f2d6:	bf00      	nop
 801f2d8:	20022648 	.word	0x20022648

0801f2dc <_malloc_r>:
 801f2dc:	b570      	push	{r4, r5, r6, lr}
 801f2de:	1ccd      	adds	r5, r1, #3
 801f2e0:	f025 0503 	bic.w	r5, r5, #3
 801f2e4:	3508      	adds	r5, #8
 801f2e6:	2d0c      	cmp	r5, #12
 801f2e8:	bf38      	it	cc
 801f2ea:	250c      	movcc	r5, #12
 801f2ec:	2d00      	cmp	r5, #0
 801f2ee:	4606      	mov	r6, r0
 801f2f0:	db01      	blt.n	801f2f6 <_malloc_r+0x1a>
 801f2f2:	42a9      	cmp	r1, r5
 801f2f4:	d903      	bls.n	801f2fe <_malloc_r+0x22>
 801f2f6:	230c      	movs	r3, #12
 801f2f8:	6033      	str	r3, [r6, #0]
 801f2fa:	2000      	movs	r0, #0
 801f2fc:	bd70      	pop	{r4, r5, r6, pc}
 801f2fe:	f002 fb8f 	bl	8021a20 <__malloc_lock>
 801f302:	4a21      	ldr	r2, [pc, #132]	; (801f388 <_malloc_r+0xac>)
 801f304:	6814      	ldr	r4, [r2, #0]
 801f306:	4621      	mov	r1, r4
 801f308:	b991      	cbnz	r1, 801f330 <_malloc_r+0x54>
 801f30a:	4c20      	ldr	r4, [pc, #128]	; (801f38c <_malloc_r+0xb0>)
 801f30c:	6823      	ldr	r3, [r4, #0]
 801f30e:	b91b      	cbnz	r3, 801f318 <_malloc_r+0x3c>
 801f310:	4630      	mov	r0, r6
 801f312:	f000 fd8d 	bl	801fe30 <_sbrk_r>
 801f316:	6020      	str	r0, [r4, #0]
 801f318:	4629      	mov	r1, r5
 801f31a:	4630      	mov	r0, r6
 801f31c:	f000 fd88 	bl	801fe30 <_sbrk_r>
 801f320:	1c43      	adds	r3, r0, #1
 801f322:	d124      	bne.n	801f36e <_malloc_r+0x92>
 801f324:	230c      	movs	r3, #12
 801f326:	6033      	str	r3, [r6, #0]
 801f328:	4630      	mov	r0, r6
 801f32a:	f002 fb7a 	bl	8021a22 <__malloc_unlock>
 801f32e:	e7e4      	b.n	801f2fa <_malloc_r+0x1e>
 801f330:	680b      	ldr	r3, [r1, #0]
 801f332:	1b5b      	subs	r3, r3, r5
 801f334:	d418      	bmi.n	801f368 <_malloc_r+0x8c>
 801f336:	2b0b      	cmp	r3, #11
 801f338:	d90f      	bls.n	801f35a <_malloc_r+0x7e>
 801f33a:	600b      	str	r3, [r1, #0]
 801f33c:	50cd      	str	r5, [r1, r3]
 801f33e:	18cc      	adds	r4, r1, r3
 801f340:	4630      	mov	r0, r6
 801f342:	f002 fb6e 	bl	8021a22 <__malloc_unlock>
 801f346:	f104 000b 	add.w	r0, r4, #11
 801f34a:	1d23      	adds	r3, r4, #4
 801f34c:	f020 0007 	bic.w	r0, r0, #7
 801f350:	1ac3      	subs	r3, r0, r3
 801f352:	d0d3      	beq.n	801f2fc <_malloc_r+0x20>
 801f354:	425a      	negs	r2, r3
 801f356:	50e2      	str	r2, [r4, r3]
 801f358:	e7d0      	b.n	801f2fc <_malloc_r+0x20>
 801f35a:	428c      	cmp	r4, r1
 801f35c:	684b      	ldr	r3, [r1, #4]
 801f35e:	bf16      	itet	ne
 801f360:	6063      	strne	r3, [r4, #4]
 801f362:	6013      	streq	r3, [r2, #0]
 801f364:	460c      	movne	r4, r1
 801f366:	e7eb      	b.n	801f340 <_malloc_r+0x64>
 801f368:	460c      	mov	r4, r1
 801f36a:	6849      	ldr	r1, [r1, #4]
 801f36c:	e7cc      	b.n	801f308 <_malloc_r+0x2c>
 801f36e:	1cc4      	adds	r4, r0, #3
 801f370:	f024 0403 	bic.w	r4, r4, #3
 801f374:	42a0      	cmp	r0, r4
 801f376:	d005      	beq.n	801f384 <_malloc_r+0xa8>
 801f378:	1a21      	subs	r1, r4, r0
 801f37a:	4630      	mov	r0, r6
 801f37c:	f000 fd58 	bl	801fe30 <_sbrk_r>
 801f380:	3001      	adds	r0, #1
 801f382:	d0cf      	beq.n	801f324 <_malloc_r+0x48>
 801f384:	6025      	str	r5, [r4, #0]
 801f386:	e7db      	b.n	801f340 <_malloc_r+0x64>
 801f388:	20022648 	.word	0x20022648
 801f38c:	2002264c 	.word	0x2002264c

0801f390 <__cvt>:
 801f390:	b5f0      	push	{r4, r5, r6, r7, lr}
 801f392:	ed2d 8b02 	vpush	{d8}
 801f396:	eeb0 8b40 	vmov.f64	d8, d0
 801f39a:	b085      	sub	sp, #20
 801f39c:	4617      	mov	r7, r2
 801f39e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 801f3a0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 801f3a2:	ee18 2a90 	vmov	r2, s17
 801f3a6:	f025 0520 	bic.w	r5, r5, #32
 801f3aa:	2a00      	cmp	r2, #0
 801f3ac:	bfb6      	itet	lt
 801f3ae:	222d      	movlt	r2, #45	; 0x2d
 801f3b0:	2200      	movge	r2, #0
 801f3b2:	eeb1 8b40 	vneglt.f64	d8, d0
 801f3b6:	2d46      	cmp	r5, #70	; 0x46
 801f3b8:	460c      	mov	r4, r1
 801f3ba:	701a      	strb	r2, [r3, #0]
 801f3bc:	d004      	beq.n	801f3c8 <__cvt+0x38>
 801f3be:	2d45      	cmp	r5, #69	; 0x45
 801f3c0:	d100      	bne.n	801f3c4 <__cvt+0x34>
 801f3c2:	3401      	adds	r4, #1
 801f3c4:	2102      	movs	r1, #2
 801f3c6:	e000      	b.n	801f3ca <__cvt+0x3a>
 801f3c8:	2103      	movs	r1, #3
 801f3ca:	ab03      	add	r3, sp, #12
 801f3cc:	9301      	str	r3, [sp, #4]
 801f3ce:	ab02      	add	r3, sp, #8
 801f3d0:	9300      	str	r3, [sp, #0]
 801f3d2:	4622      	mov	r2, r4
 801f3d4:	4633      	mov	r3, r6
 801f3d6:	eeb0 0b48 	vmov.f64	d0, d8
 801f3da:	f001 fae1 	bl	80209a0 <_dtoa_r>
 801f3de:	2d47      	cmp	r5, #71	; 0x47
 801f3e0:	d101      	bne.n	801f3e6 <__cvt+0x56>
 801f3e2:	07fb      	lsls	r3, r7, #31
 801f3e4:	d51e      	bpl.n	801f424 <__cvt+0x94>
 801f3e6:	2d46      	cmp	r5, #70	; 0x46
 801f3e8:	eb00 0304 	add.w	r3, r0, r4
 801f3ec:	d10c      	bne.n	801f408 <__cvt+0x78>
 801f3ee:	7802      	ldrb	r2, [r0, #0]
 801f3f0:	2a30      	cmp	r2, #48	; 0x30
 801f3f2:	d107      	bne.n	801f404 <__cvt+0x74>
 801f3f4:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801f3f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f3fc:	bf1c      	itt	ne
 801f3fe:	f1c4 0401 	rsbne	r4, r4, #1
 801f402:	6034      	strne	r4, [r6, #0]
 801f404:	6832      	ldr	r2, [r6, #0]
 801f406:	4413      	add	r3, r2
 801f408:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801f40c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f410:	d007      	beq.n	801f422 <__cvt+0x92>
 801f412:	2130      	movs	r1, #48	; 0x30
 801f414:	9a03      	ldr	r2, [sp, #12]
 801f416:	429a      	cmp	r2, r3
 801f418:	d204      	bcs.n	801f424 <__cvt+0x94>
 801f41a:	1c54      	adds	r4, r2, #1
 801f41c:	9403      	str	r4, [sp, #12]
 801f41e:	7011      	strb	r1, [r2, #0]
 801f420:	e7f8      	b.n	801f414 <__cvt+0x84>
 801f422:	9303      	str	r3, [sp, #12]
 801f424:	9b03      	ldr	r3, [sp, #12]
 801f426:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801f428:	1a1b      	subs	r3, r3, r0
 801f42a:	6013      	str	r3, [r2, #0]
 801f42c:	b005      	add	sp, #20
 801f42e:	ecbd 8b02 	vpop	{d8}
 801f432:	bdf0      	pop	{r4, r5, r6, r7, pc}

0801f434 <__exponent>:
 801f434:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801f436:	2900      	cmp	r1, #0
 801f438:	4604      	mov	r4, r0
 801f43a:	bfba      	itte	lt
 801f43c:	4249      	neglt	r1, r1
 801f43e:	232d      	movlt	r3, #45	; 0x2d
 801f440:	232b      	movge	r3, #43	; 0x2b
 801f442:	2909      	cmp	r1, #9
 801f444:	f804 2b02 	strb.w	r2, [r4], #2
 801f448:	7043      	strb	r3, [r0, #1]
 801f44a:	dd20      	ble.n	801f48e <__exponent+0x5a>
 801f44c:	f10d 0307 	add.w	r3, sp, #7
 801f450:	461f      	mov	r7, r3
 801f452:	260a      	movs	r6, #10
 801f454:	fb91 f5f6 	sdiv	r5, r1, r6
 801f458:	fb06 1115 	mls	r1, r6, r5, r1
 801f45c:	3130      	adds	r1, #48	; 0x30
 801f45e:	2d09      	cmp	r5, #9
 801f460:	f803 1c01 	strb.w	r1, [r3, #-1]
 801f464:	f103 32ff 	add.w	r2, r3, #4294967295
 801f468:	4629      	mov	r1, r5
 801f46a:	dc09      	bgt.n	801f480 <__exponent+0x4c>
 801f46c:	3130      	adds	r1, #48	; 0x30
 801f46e:	3b02      	subs	r3, #2
 801f470:	f802 1c01 	strb.w	r1, [r2, #-1]
 801f474:	42bb      	cmp	r3, r7
 801f476:	4622      	mov	r2, r4
 801f478:	d304      	bcc.n	801f484 <__exponent+0x50>
 801f47a:	1a10      	subs	r0, r2, r0
 801f47c:	b003      	add	sp, #12
 801f47e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801f480:	4613      	mov	r3, r2
 801f482:	e7e7      	b.n	801f454 <__exponent+0x20>
 801f484:	f813 2b01 	ldrb.w	r2, [r3], #1
 801f488:	f804 2b01 	strb.w	r2, [r4], #1
 801f48c:	e7f2      	b.n	801f474 <__exponent+0x40>
 801f48e:	2330      	movs	r3, #48	; 0x30
 801f490:	4419      	add	r1, r3
 801f492:	7083      	strb	r3, [r0, #2]
 801f494:	1d02      	adds	r2, r0, #4
 801f496:	70c1      	strb	r1, [r0, #3]
 801f498:	e7ef      	b.n	801f47a <__exponent+0x46>
 801f49a:	0000      	movs	r0, r0
 801f49c:	0000      	movs	r0, r0
	...

0801f4a0 <_printf_float>:
 801f4a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f4a4:	b08d      	sub	sp, #52	; 0x34
 801f4a6:	460c      	mov	r4, r1
 801f4a8:	4616      	mov	r6, r2
 801f4aa:	461f      	mov	r7, r3
 801f4ac:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 801f4b0:	4605      	mov	r5, r0
 801f4b2:	f002 fa31 	bl	8021918 <_localeconv_r>
 801f4b6:	f8d0 b000 	ldr.w	fp, [r0]
 801f4ba:	4658      	mov	r0, fp
 801f4bc:	f7e0 feca 	bl	8000254 <strlen>
 801f4c0:	2300      	movs	r3, #0
 801f4c2:	930a      	str	r3, [sp, #40]	; 0x28
 801f4c4:	f8d8 3000 	ldr.w	r3, [r8]
 801f4c8:	9005      	str	r0, [sp, #20]
 801f4ca:	3307      	adds	r3, #7
 801f4cc:	f023 0307 	bic.w	r3, r3, #7
 801f4d0:	f103 0108 	add.w	r1, r3, #8
 801f4d4:	f894 9018 	ldrb.w	r9, [r4, #24]
 801f4d8:	6822      	ldr	r2, [r4, #0]
 801f4da:	f8c8 1000 	str.w	r1, [r8]
 801f4de:	e9d3 0100 	ldrd	r0, r1, [r3]
 801f4e2:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 801f4e6:	ed9f 7ba2 	vldr	d7, [pc, #648]	; 801f770 <_printf_float+0x2d0>
 801f4ea:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 801f4ee:	eeb0 6bc0 	vabs.f64	d6, d0
 801f4f2:	eeb4 6b47 	vcmp.f64	d6, d7
 801f4f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f4fa:	dd24      	ble.n	801f546 <_printf_float+0xa6>
 801f4fc:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801f500:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f504:	d502      	bpl.n	801f50c <_printf_float+0x6c>
 801f506:	232d      	movs	r3, #45	; 0x2d
 801f508:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801f50c:	499a      	ldr	r1, [pc, #616]	; (801f778 <_printf_float+0x2d8>)
 801f50e:	4b9b      	ldr	r3, [pc, #620]	; (801f77c <_printf_float+0x2dc>)
 801f510:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 801f514:	bf8c      	ite	hi
 801f516:	4688      	movhi	r8, r1
 801f518:	4698      	movls	r8, r3
 801f51a:	f022 0204 	bic.w	r2, r2, #4
 801f51e:	2303      	movs	r3, #3
 801f520:	6123      	str	r3, [r4, #16]
 801f522:	6022      	str	r2, [r4, #0]
 801f524:	f04f 0a00 	mov.w	sl, #0
 801f528:	9700      	str	r7, [sp, #0]
 801f52a:	4633      	mov	r3, r6
 801f52c:	aa0b      	add	r2, sp, #44	; 0x2c
 801f52e:	4621      	mov	r1, r4
 801f530:	4628      	mov	r0, r5
 801f532:	f000 f9e1 	bl	801f8f8 <_printf_common>
 801f536:	3001      	adds	r0, #1
 801f538:	f040 8089 	bne.w	801f64e <_printf_float+0x1ae>
 801f53c:	f04f 30ff 	mov.w	r0, #4294967295
 801f540:	b00d      	add	sp, #52	; 0x34
 801f542:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f546:	eeb4 0b40 	vcmp.f64	d0, d0
 801f54a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f54e:	d702      	bvc.n	801f556 <_printf_float+0xb6>
 801f550:	498b      	ldr	r1, [pc, #556]	; (801f780 <_printf_float+0x2e0>)
 801f552:	4b8c      	ldr	r3, [pc, #560]	; (801f784 <_printf_float+0x2e4>)
 801f554:	e7dc      	b.n	801f510 <_printf_float+0x70>
 801f556:	6861      	ldr	r1, [r4, #4]
 801f558:	1c4b      	adds	r3, r1, #1
 801f55a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 801f55e:	ab0a      	add	r3, sp, #40	; 0x28
 801f560:	a809      	add	r0, sp, #36	; 0x24
 801f562:	d13b      	bne.n	801f5dc <_printf_float+0x13c>
 801f564:	2106      	movs	r1, #6
 801f566:	6061      	str	r1, [r4, #4]
 801f568:	f04f 0c00 	mov.w	ip, #0
 801f56c:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 801f570:	e9cd 0900 	strd	r0, r9, [sp]
 801f574:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801f578:	6022      	str	r2, [r4, #0]
 801f57a:	6861      	ldr	r1, [r4, #4]
 801f57c:	4628      	mov	r0, r5
 801f57e:	f7ff ff07 	bl	801f390 <__cvt>
 801f582:	f009 03df 	and.w	r3, r9, #223	; 0xdf
 801f586:	2b47      	cmp	r3, #71	; 0x47
 801f588:	4680      	mov	r8, r0
 801f58a:	d109      	bne.n	801f5a0 <_printf_float+0x100>
 801f58c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801f58e:	1cd8      	adds	r0, r3, #3
 801f590:	db02      	blt.n	801f598 <_printf_float+0xf8>
 801f592:	6862      	ldr	r2, [r4, #4]
 801f594:	4293      	cmp	r3, r2
 801f596:	dd47      	ble.n	801f628 <_printf_float+0x188>
 801f598:	f1a9 0902 	sub.w	r9, r9, #2
 801f59c:	fa5f f989 	uxtb.w	r9, r9
 801f5a0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 801f5a4:	9909      	ldr	r1, [sp, #36]	; 0x24
 801f5a6:	d824      	bhi.n	801f5f2 <_printf_float+0x152>
 801f5a8:	3901      	subs	r1, #1
 801f5aa:	464a      	mov	r2, r9
 801f5ac:	f104 0050 	add.w	r0, r4, #80	; 0x50
 801f5b0:	9109      	str	r1, [sp, #36]	; 0x24
 801f5b2:	f7ff ff3f 	bl	801f434 <__exponent>
 801f5b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801f5b8:	1813      	adds	r3, r2, r0
 801f5ba:	2a01      	cmp	r2, #1
 801f5bc:	4682      	mov	sl, r0
 801f5be:	6123      	str	r3, [r4, #16]
 801f5c0:	dc02      	bgt.n	801f5c8 <_printf_float+0x128>
 801f5c2:	6822      	ldr	r2, [r4, #0]
 801f5c4:	07d1      	lsls	r1, r2, #31
 801f5c6:	d501      	bpl.n	801f5cc <_printf_float+0x12c>
 801f5c8:	3301      	adds	r3, #1
 801f5ca:	6123      	str	r3, [r4, #16]
 801f5cc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 801f5d0:	2b00      	cmp	r3, #0
 801f5d2:	d0a9      	beq.n	801f528 <_printf_float+0x88>
 801f5d4:	232d      	movs	r3, #45	; 0x2d
 801f5d6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801f5da:	e7a5      	b.n	801f528 <_printf_float+0x88>
 801f5dc:	f1b9 0f67 	cmp.w	r9, #103	; 0x67
 801f5e0:	f000 8178 	beq.w	801f8d4 <_printf_float+0x434>
 801f5e4:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 801f5e8:	d1be      	bne.n	801f568 <_printf_float+0xc8>
 801f5ea:	2900      	cmp	r1, #0
 801f5ec:	d1bc      	bne.n	801f568 <_printf_float+0xc8>
 801f5ee:	2101      	movs	r1, #1
 801f5f0:	e7b9      	b.n	801f566 <_printf_float+0xc6>
 801f5f2:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 801f5f6:	d119      	bne.n	801f62c <_printf_float+0x18c>
 801f5f8:	2900      	cmp	r1, #0
 801f5fa:	6863      	ldr	r3, [r4, #4]
 801f5fc:	dd0c      	ble.n	801f618 <_printf_float+0x178>
 801f5fe:	6121      	str	r1, [r4, #16]
 801f600:	b913      	cbnz	r3, 801f608 <_printf_float+0x168>
 801f602:	6822      	ldr	r2, [r4, #0]
 801f604:	07d2      	lsls	r2, r2, #31
 801f606:	d502      	bpl.n	801f60e <_printf_float+0x16e>
 801f608:	3301      	adds	r3, #1
 801f60a:	440b      	add	r3, r1
 801f60c:	6123      	str	r3, [r4, #16]
 801f60e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801f610:	65a3      	str	r3, [r4, #88]	; 0x58
 801f612:	f04f 0a00 	mov.w	sl, #0
 801f616:	e7d9      	b.n	801f5cc <_printf_float+0x12c>
 801f618:	b913      	cbnz	r3, 801f620 <_printf_float+0x180>
 801f61a:	6822      	ldr	r2, [r4, #0]
 801f61c:	07d0      	lsls	r0, r2, #31
 801f61e:	d501      	bpl.n	801f624 <_printf_float+0x184>
 801f620:	3302      	adds	r3, #2
 801f622:	e7f3      	b.n	801f60c <_printf_float+0x16c>
 801f624:	2301      	movs	r3, #1
 801f626:	e7f1      	b.n	801f60c <_printf_float+0x16c>
 801f628:	f04f 0967 	mov.w	r9, #103	; 0x67
 801f62c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 801f630:	4293      	cmp	r3, r2
 801f632:	db05      	blt.n	801f640 <_printf_float+0x1a0>
 801f634:	6822      	ldr	r2, [r4, #0]
 801f636:	6123      	str	r3, [r4, #16]
 801f638:	07d1      	lsls	r1, r2, #31
 801f63a:	d5e8      	bpl.n	801f60e <_printf_float+0x16e>
 801f63c:	3301      	adds	r3, #1
 801f63e:	e7e5      	b.n	801f60c <_printf_float+0x16c>
 801f640:	2b00      	cmp	r3, #0
 801f642:	bfd4      	ite	le
 801f644:	f1c3 0302 	rsble	r3, r3, #2
 801f648:	2301      	movgt	r3, #1
 801f64a:	4413      	add	r3, r2
 801f64c:	e7de      	b.n	801f60c <_printf_float+0x16c>
 801f64e:	6823      	ldr	r3, [r4, #0]
 801f650:	055a      	lsls	r2, r3, #21
 801f652:	d407      	bmi.n	801f664 <_printf_float+0x1c4>
 801f654:	6923      	ldr	r3, [r4, #16]
 801f656:	4642      	mov	r2, r8
 801f658:	4631      	mov	r1, r6
 801f65a:	4628      	mov	r0, r5
 801f65c:	47b8      	blx	r7
 801f65e:	3001      	adds	r0, #1
 801f660:	d12a      	bne.n	801f6b8 <_printf_float+0x218>
 801f662:	e76b      	b.n	801f53c <_printf_float+0x9c>
 801f664:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 801f668:	f240 80de 	bls.w	801f828 <_printf_float+0x388>
 801f66c:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 801f670:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801f674:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f678:	d133      	bne.n	801f6e2 <_printf_float+0x242>
 801f67a:	2301      	movs	r3, #1
 801f67c:	4a42      	ldr	r2, [pc, #264]	; (801f788 <_printf_float+0x2e8>)
 801f67e:	4631      	mov	r1, r6
 801f680:	4628      	mov	r0, r5
 801f682:	47b8      	blx	r7
 801f684:	3001      	adds	r0, #1
 801f686:	f43f af59 	beq.w	801f53c <_printf_float+0x9c>
 801f68a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801f68e:	429a      	cmp	r2, r3
 801f690:	db02      	blt.n	801f698 <_printf_float+0x1f8>
 801f692:	6823      	ldr	r3, [r4, #0]
 801f694:	07d8      	lsls	r0, r3, #31
 801f696:	d50f      	bpl.n	801f6b8 <_printf_float+0x218>
 801f698:	9b05      	ldr	r3, [sp, #20]
 801f69a:	465a      	mov	r2, fp
 801f69c:	4631      	mov	r1, r6
 801f69e:	4628      	mov	r0, r5
 801f6a0:	47b8      	blx	r7
 801f6a2:	3001      	adds	r0, #1
 801f6a4:	f43f af4a 	beq.w	801f53c <_printf_float+0x9c>
 801f6a8:	f04f 0800 	mov.w	r8, #0
 801f6ac:	f104 091a 	add.w	r9, r4, #26
 801f6b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801f6b2:	3b01      	subs	r3, #1
 801f6b4:	4543      	cmp	r3, r8
 801f6b6:	dc09      	bgt.n	801f6cc <_printf_float+0x22c>
 801f6b8:	6823      	ldr	r3, [r4, #0]
 801f6ba:	079b      	lsls	r3, r3, #30
 801f6bc:	f100 8105 	bmi.w	801f8ca <_printf_float+0x42a>
 801f6c0:	68e0      	ldr	r0, [r4, #12]
 801f6c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801f6c4:	4298      	cmp	r0, r3
 801f6c6:	bfb8      	it	lt
 801f6c8:	4618      	movlt	r0, r3
 801f6ca:	e739      	b.n	801f540 <_printf_float+0xa0>
 801f6cc:	2301      	movs	r3, #1
 801f6ce:	464a      	mov	r2, r9
 801f6d0:	4631      	mov	r1, r6
 801f6d2:	4628      	mov	r0, r5
 801f6d4:	47b8      	blx	r7
 801f6d6:	3001      	adds	r0, #1
 801f6d8:	f43f af30 	beq.w	801f53c <_printf_float+0x9c>
 801f6dc:	f108 0801 	add.w	r8, r8, #1
 801f6e0:	e7e6      	b.n	801f6b0 <_printf_float+0x210>
 801f6e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801f6e4:	2b00      	cmp	r3, #0
 801f6e6:	dc2b      	bgt.n	801f740 <_printf_float+0x2a0>
 801f6e8:	2301      	movs	r3, #1
 801f6ea:	4a27      	ldr	r2, [pc, #156]	; (801f788 <_printf_float+0x2e8>)
 801f6ec:	4631      	mov	r1, r6
 801f6ee:	4628      	mov	r0, r5
 801f6f0:	47b8      	blx	r7
 801f6f2:	3001      	adds	r0, #1
 801f6f4:	f43f af22 	beq.w	801f53c <_printf_float+0x9c>
 801f6f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801f6fa:	b923      	cbnz	r3, 801f706 <_printf_float+0x266>
 801f6fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801f6fe:	b913      	cbnz	r3, 801f706 <_printf_float+0x266>
 801f700:	6823      	ldr	r3, [r4, #0]
 801f702:	07d9      	lsls	r1, r3, #31
 801f704:	d5d8      	bpl.n	801f6b8 <_printf_float+0x218>
 801f706:	9b05      	ldr	r3, [sp, #20]
 801f708:	465a      	mov	r2, fp
 801f70a:	4631      	mov	r1, r6
 801f70c:	4628      	mov	r0, r5
 801f70e:	47b8      	blx	r7
 801f710:	3001      	adds	r0, #1
 801f712:	f43f af13 	beq.w	801f53c <_printf_float+0x9c>
 801f716:	f04f 0900 	mov.w	r9, #0
 801f71a:	f104 0a1a 	add.w	sl, r4, #26
 801f71e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801f720:	425b      	negs	r3, r3
 801f722:	454b      	cmp	r3, r9
 801f724:	dc01      	bgt.n	801f72a <_printf_float+0x28a>
 801f726:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801f728:	e795      	b.n	801f656 <_printf_float+0x1b6>
 801f72a:	2301      	movs	r3, #1
 801f72c:	4652      	mov	r2, sl
 801f72e:	4631      	mov	r1, r6
 801f730:	4628      	mov	r0, r5
 801f732:	47b8      	blx	r7
 801f734:	3001      	adds	r0, #1
 801f736:	f43f af01 	beq.w	801f53c <_printf_float+0x9c>
 801f73a:	f109 0901 	add.w	r9, r9, #1
 801f73e:	e7ee      	b.n	801f71e <_printf_float+0x27e>
 801f740:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801f742:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801f744:	429a      	cmp	r2, r3
 801f746:	bfa8      	it	ge
 801f748:	461a      	movge	r2, r3
 801f74a:	2a00      	cmp	r2, #0
 801f74c:	4691      	mov	r9, r2
 801f74e:	dd07      	ble.n	801f760 <_printf_float+0x2c0>
 801f750:	4613      	mov	r3, r2
 801f752:	4631      	mov	r1, r6
 801f754:	4642      	mov	r2, r8
 801f756:	4628      	mov	r0, r5
 801f758:	47b8      	blx	r7
 801f75a:	3001      	adds	r0, #1
 801f75c:	f43f aeee 	beq.w	801f53c <_printf_float+0x9c>
 801f760:	f104 031a 	add.w	r3, r4, #26
 801f764:	f04f 0a00 	mov.w	sl, #0
 801f768:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801f76c:	9307      	str	r3, [sp, #28]
 801f76e:	e017      	b.n	801f7a0 <_printf_float+0x300>
 801f770:	ffffffff 	.word	0xffffffff
 801f774:	7fefffff 	.word	0x7fefffff
 801f778:	0803dd4c 	.word	0x0803dd4c
 801f77c:	0803dd48 	.word	0x0803dd48
 801f780:	0803dd54 	.word	0x0803dd54
 801f784:	0803dd50 	.word	0x0803dd50
 801f788:	0803e0a3 	.word	0x0803e0a3
 801f78c:	2301      	movs	r3, #1
 801f78e:	9a07      	ldr	r2, [sp, #28]
 801f790:	4631      	mov	r1, r6
 801f792:	4628      	mov	r0, r5
 801f794:	47b8      	blx	r7
 801f796:	3001      	adds	r0, #1
 801f798:	f43f aed0 	beq.w	801f53c <_printf_float+0x9c>
 801f79c:	f10a 0a01 	add.w	sl, sl, #1
 801f7a0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801f7a2:	9306      	str	r3, [sp, #24]
 801f7a4:	eba3 0309 	sub.w	r3, r3, r9
 801f7a8:	4553      	cmp	r3, sl
 801f7aa:	dcef      	bgt.n	801f78c <_printf_float+0x2ec>
 801f7ac:	9b06      	ldr	r3, [sp, #24]
 801f7ae:	4498      	add	r8, r3
 801f7b0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801f7b4:	429a      	cmp	r2, r3
 801f7b6:	db15      	blt.n	801f7e4 <_printf_float+0x344>
 801f7b8:	6823      	ldr	r3, [r4, #0]
 801f7ba:	07da      	lsls	r2, r3, #31
 801f7bc:	d412      	bmi.n	801f7e4 <_printf_float+0x344>
 801f7be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801f7c0:	9a06      	ldr	r2, [sp, #24]
 801f7c2:	9909      	ldr	r1, [sp, #36]	; 0x24
 801f7c4:	1a9a      	subs	r2, r3, r2
 801f7c6:	eba3 0a01 	sub.w	sl, r3, r1
 801f7ca:	4592      	cmp	sl, r2
 801f7cc:	bfa8      	it	ge
 801f7ce:	4692      	movge	sl, r2
 801f7d0:	f1ba 0f00 	cmp.w	sl, #0
 801f7d4:	dc0e      	bgt.n	801f7f4 <_printf_float+0x354>
 801f7d6:	f04f 0800 	mov.w	r8, #0
 801f7da:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801f7de:	f104 091a 	add.w	r9, r4, #26
 801f7e2:	e019      	b.n	801f818 <_printf_float+0x378>
 801f7e4:	9b05      	ldr	r3, [sp, #20]
 801f7e6:	465a      	mov	r2, fp
 801f7e8:	4631      	mov	r1, r6
 801f7ea:	4628      	mov	r0, r5
 801f7ec:	47b8      	blx	r7
 801f7ee:	3001      	adds	r0, #1
 801f7f0:	d1e5      	bne.n	801f7be <_printf_float+0x31e>
 801f7f2:	e6a3      	b.n	801f53c <_printf_float+0x9c>
 801f7f4:	4653      	mov	r3, sl
 801f7f6:	4642      	mov	r2, r8
 801f7f8:	4631      	mov	r1, r6
 801f7fa:	4628      	mov	r0, r5
 801f7fc:	47b8      	blx	r7
 801f7fe:	3001      	adds	r0, #1
 801f800:	d1e9      	bne.n	801f7d6 <_printf_float+0x336>
 801f802:	e69b      	b.n	801f53c <_printf_float+0x9c>
 801f804:	2301      	movs	r3, #1
 801f806:	464a      	mov	r2, r9
 801f808:	4631      	mov	r1, r6
 801f80a:	4628      	mov	r0, r5
 801f80c:	47b8      	blx	r7
 801f80e:	3001      	adds	r0, #1
 801f810:	f43f ae94 	beq.w	801f53c <_printf_float+0x9c>
 801f814:	f108 0801 	add.w	r8, r8, #1
 801f818:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801f81c:	1a9b      	subs	r3, r3, r2
 801f81e:	eba3 030a 	sub.w	r3, r3, sl
 801f822:	4543      	cmp	r3, r8
 801f824:	dcee      	bgt.n	801f804 <_printf_float+0x364>
 801f826:	e747      	b.n	801f6b8 <_printf_float+0x218>
 801f828:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801f82a:	2a01      	cmp	r2, #1
 801f82c:	dc01      	bgt.n	801f832 <_printf_float+0x392>
 801f82e:	07db      	lsls	r3, r3, #31
 801f830:	d539      	bpl.n	801f8a6 <_printf_float+0x406>
 801f832:	2301      	movs	r3, #1
 801f834:	4642      	mov	r2, r8
 801f836:	4631      	mov	r1, r6
 801f838:	4628      	mov	r0, r5
 801f83a:	47b8      	blx	r7
 801f83c:	3001      	adds	r0, #1
 801f83e:	f43f ae7d 	beq.w	801f53c <_printf_float+0x9c>
 801f842:	9b05      	ldr	r3, [sp, #20]
 801f844:	465a      	mov	r2, fp
 801f846:	4631      	mov	r1, r6
 801f848:	4628      	mov	r0, r5
 801f84a:	47b8      	blx	r7
 801f84c:	3001      	adds	r0, #1
 801f84e:	f108 0801 	add.w	r8, r8, #1
 801f852:	f43f ae73 	beq.w	801f53c <_printf_float+0x9c>
 801f856:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 801f85a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801f85c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801f860:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f864:	f103 33ff 	add.w	r3, r3, #4294967295
 801f868:	d018      	beq.n	801f89c <_printf_float+0x3fc>
 801f86a:	4642      	mov	r2, r8
 801f86c:	4631      	mov	r1, r6
 801f86e:	4628      	mov	r0, r5
 801f870:	47b8      	blx	r7
 801f872:	3001      	adds	r0, #1
 801f874:	d10e      	bne.n	801f894 <_printf_float+0x3f4>
 801f876:	e661      	b.n	801f53c <_printf_float+0x9c>
 801f878:	2301      	movs	r3, #1
 801f87a:	464a      	mov	r2, r9
 801f87c:	4631      	mov	r1, r6
 801f87e:	4628      	mov	r0, r5
 801f880:	47b8      	blx	r7
 801f882:	3001      	adds	r0, #1
 801f884:	f43f ae5a 	beq.w	801f53c <_printf_float+0x9c>
 801f888:	f108 0801 	add.w	r8, r8, #1
 801f88c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801f88e:	3b01      	subs	r3, #1
 801f890:	4543      	cmp	r3, r8
 801f892:	dcf1      	bgt.n	801f878 <_printf_float+0x3d8>
 801f894:	4653      	mov	r3, sl
 801f896:	f104 0250 	add.w	r2, r4, #80	; 0x50
 801f89a:	e6dd      	b.n	801f658 <_printf_float+0x1b8>
 801f89c:	f04f 0800 	mov.w	r8, #0
 801f8a0:	f104 091a 	add.w	r9, r4, #26
 801f8a4:	e7f2      	b.n	801f88c <_printf_float+0x3ec>
 801f8a6:	2301      	movs	r3, #1
 801f8a8:	e7df      	b.n	801f86a <_printf_float+0x3ca>
 801f8aa:	2301      	movs	r3, #1
 801f8ac:	464a      	mov	r2, r9
 801f8ae:	4631      	mov	r1, r6
 801f8b0:	4628      	mov	r0, r5
 801f8b2:	47b8      	blx	r7
 801f8b4:	3001      	adds	r0, #1
 801f8b6:	f43f ae41 	beq.w	801f53c <_printf_float+0x9c>
 801f8ba:	f108 0801 	add.w	r8, r8, #1
 801f8be:	68e3      	ldr	r3, [r4, #12]
 801f8c0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801f8c2:	1a9b      	subs	r3, r3, r2
 801f8c4:	4543      	cmp	r3, r8
 801f8c6:	dcf0      	bgt.n	801f8aa <_printf_float+0x40a>
 801f8c8:	e6fa      	b.n	801f6c0 <_printf_float+0x220>
 801f8ca:	f04f 0800 	mov.w	r8, #0
 801f8ce:	f104 0919 	add.w	r9, r4, #25
 801f8d2:	e7f4      	b.n	801f8be <_printf_float+0x41e>
 801f8d4:	2900      	cmp	r1, #0
 801f8d6:	f43f ae8a 	beq.w	801f5ee <_printf_float+0x14e>
 801f8da:	f04f 0c00 	mov.w	ip, #0
 801f8de:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 801f8e2:	e9cd 0900 	strd	r0, r9, [sp]
 801f8e6:	6022      	str	r2, [r4, #0]
 801f8e8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801f8ec:	4628      	mov	r0, r5
 801f8ee:	f7ff fd4f 	bl	801f390 <__cvt>
 801f8f2:	4680      	mov	r8, r0
 801f8f4:	e64a      	b.n	801f58c <_printf_float+0xec>
 801f8f6:	bf00      	nop

0801f8f8 <_printf_common>:
 801f8f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801f8fc:	4691      	mov	r9, r2
 801f8fe:	461f      	mov	r7, r3
 801f900:	688a      	ldr	r2, [r1, #8]
 801f902:	690b      	ldr	r3, [r1, #16]
 801f904:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801f908:	4293      	cmp	r3, r2
 801f90a:	bfb8      	it	lt
 801f90c:	4613      	movlt	r3, r2
 801f90e:	f8c9 3000 	str.w	r3, [r9]
 801f912:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801f916:	4606      	mov	r6, r0
 801f918:	460c      	mov	r4, r1
 801f91a:	b112      	cbz	r2, 801f922 <_printf_common+0x2a>
 801f91c:	3301      	adds	r3, #1
 801f91e:	f8c9 3000 	str.w	r3, [r9]
 801f922:	6823      	ldr	r3, [r4, #0]
 801f924:	0699      	lsls	r1, r3, #26
 801f926:	bf42      	ittt	mi
 801f928:	f8d9 3000 	ldrmi.w	r3, [r9]
 801f92c:	3302      	addmi	r3, #2
 801f92e:	f8c9 3000 	strmi.w	r3, [r9]
 801f932:	6825      	ldr	r5, [r4, #0]
 801f934:	f015 0506 	ands.w	r5, r5, #6
 801f938:	d107      	bne.n	801f94a <_printf_common+0x52>
 801f93a:	f104 0a19 	add.w	sl, r4, #25
 801f93e:	68e3      	ldr	r3, [r4, #12]
 801f940:	f8d9 2000 	ldr.w	r2, [r9]
 801f944:	1a9b      	subs	r3, r3, r2
 801f946:	42ab      	cmp	r3, r5
 801f948:	dc28      	bgt.n	801f99c <_printf_common+0xa4>
 801f94a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 801f94e:	6822      	ldr	r2, [r4, #0]
 801f950:	3300      	adds	r3, #0
 801f952:	bf18      	it	ne
 801f954:	2301      	movne	r3, #1
 801f956:	0692      	lsls	r2, r2, #26
 801f958:	d42d      	bmi.n	801f9b6 <_printf_common+0xbe>
 801f95a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801f95e:	4639      	mov	r1, r7
 801f960:	4630      	mov	r0, r6
 801f962:	47c0      	blx	r8
 801f964:	3001      	adds	r0, #1
 801f966:	d020      	beq.n	801f9aa <_printf_common+0xb2>
 801f968:	6823      	ldr	r3, [r4, #0]
 801f96a:	68e5      	ldr	r5, [r4, #12]
 801f96c:	f8d9 2000 	ldr.w	r2, [r9]
 801f970:	f003 0306 	and.w	r3, r3, #6
 801f974:	2b04      	cmp	r3, #4
 801f976:	bf08      	it	eq
 801f978:	1aad      	subeq	r5, r5, r2
 801f97a:	68a3      	ldr	r3, [r4, #8]
 801f97c:	6922      	ldr	r2, [r4, #16]
 801f97e:	bf0c      	ite	eq
 801f980:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801f984:	2500      	movne	r5, #0
 801f986:	4293      	cmp	r3, r2
 801f988:	bfc4      	itt	gt
 801f98a:	1a9b      	subgt	r3, r3, r2
 801f98c:	18ed      	addgt	r5, r5, r3
 801f98e:	f04f 0900 	mov.w	r9, #0
 801f992:	341a      	adds	r4, #26
 801f994:	454d      	cmp	r5, r9
 801f996:	d11a      	bne.n	801f9ce <_printf_common+0xd6>
 801f998:	2000      	movs	r0, #0
 801f99a:	e008      	b.n	801f9ae <_printf_common+0xb6>
 801f99c:	2301      	movs	r3, #1
 801f99e:	4652      	mov	r2, sl
 801f9a0:	4639      	mov	r1, r7
 801f9a2:	4630      	mov	r0, r6
 801f9a4:	47c0      	blx	r8
 801f9a6:	3001      	adds	r0, #1
 801f9a8:	d103      	bne.n	801f9b2 <_printf_common+0xba>
 801f9aa:	f04f 30ff 	mov.w	r0, #4294967295
 801f9ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801f9b2:	3501      	adds	r5, #1
 801f9b4:	e7c3      	b.n	801f93e <_printf_common+0x46>
 801f9b6:	18e1      	adds	r1, r4, r3
 801f9b8:	1c5a      	adds	r2, r3, #1
 801f9ba:	2030      	movs	r0, #48	; 0x30
 801f9bc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801f9c0:	4422      	add	r2, r4
 801f9c2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801f9c6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801f9ca:	3302      	adds	r3, #2
 801f9cc:	e7c5      	b.n	801f95a <_printf_common+0x62>
 801f9ce:	2301      	movs	r3, #1
 801f9d0:	4622      	mov	r2, r4
 801f9d2:	4639      	mov	r1, r7
 801f9d4:	4630      	mov	r0, r6
 801f9d6:	47c0      	blx	r8
 801f9d8:	3001      	adds	r0, #1
 801f9da:	d0e6      	beq.n	801f9aa <_printf_common+0xb2>
 801f9dc:	f109 0901 	add.w	r9, r9, #1
 801f9e0:	e7d8      	b.n	801f994 <_printf_common+0x9c>
	...

0801f9e4 <_printf_i>:
 801f9e4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801f9e8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 801f9ec:	460c      	mov	r4, r1
 801f9ee:	7e09      	ldrb	r1, [r1, #24]
 801f9f0:	b085      	sub	sp, #20
 801f9f2:	296e      	cmp	r1, #110	; 0x6e
 801f9f4:	4617      	mov	r7, r2
 801f9f6:	4606      	mov	r6, r0
 801f9f8:	4698      	mov	r8, r3
 801f9fa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801f9fc:	f000 80b3 	beq.w	801fb66 <_printf_i+0x182>
 801fa00:	d822      	bhi.n	801fa48 <_printf_i+0x64>
 801fa02:	2963      	cmp	r1, #99	; 0x63
 801fa04:	d036      	beq.n	801fa74 <_printf_i+0x90>
 801fa06:	d80a      	bhi.n	801fa1e <_printf_i+0x3a>
 801fa08:	2900      	cmp	r1, #0
 801fa0a:	f000 80b9 	beq.w	801fb80 <_printf_i+0x19c>
 801fa0e:	2958      	cmp	r1, #88	; 0x58
 801fa10:	f000 8083 	beq.w	801fb1a <_printf_i+0x136>
 801fa14:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801fa18:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 801fa1c:	e032      	b.n	801fa84 <_printf_i+0xa0>
 801fa1e:	2964      	cmp	r1, #100	; 0x64
 801fa20:	d001      	beq.n	801fa26 <_printf_i+0x42>
 801fa22:	2969      	cmp	r1, #105	; 0x69
 801fa24:	d1f6      	bne.n	801fa14 <_printf_i+0x30>
 801fa26:	6820      	ldr	r0, [r4, #0]
 801fa28:	6813      	ldr	r3, [r2, #0]
 801fa2a:	0605      	lsls	r5, r0, #24
 801fa2c:	f103 0104 	add.w	r1, r3, #4
 801fa30:	d52a      	bpl.n	801fa88 <_printf_i+0xa4>
 801fa32:	681b      	ldr	r3, [r3, #0]
 801fa34:	6011      	str	r1, [r2, #0]
 801fa36:	2b00      	cmp	r3, #0
 801fa38:	da03      	bge.n	801fa42 <_printf_i+0x5e>
 801fa3a:	222d      	movs	r2, #45	; 0x2d
 801fa3c:	425b      	negs	r3, r3
 801fa3e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 801fa42:	486f      	ldr	r0, [pc, #444]	; (801fc00 <_printf_i+0x21c>)
 801fa44:	220a      	movs	r2, #10
 801fa46:	e039      	b.n	801fabc <_printf_i+0xd8>
 801fa48:	2973      	cmp	r1, #115	; 0x73
 801fa4a:	f000 809d 	beq.w	801fb88 <_printf_i+0x1a4>
 801fa4e:	d808      	bhi.n	801fa62 <_printf_i+0x7e>
 801fa50:	296f      	cmp	r1, #111	; 0x6f
 801fa52:	d020      	beq.n	801fa96 <_printf_i+0xb2>
 801fa54:	2970      	cmp	r1, #112	; 0x70
 801fa56:	d1dd      	bne.n	801fa14 <_printf_i+0x30>
 801fa58:	6823      	ldr	r3, [r4, #0]
 801fa5a:	f043 0320 	orr.w	r3, r3, #32
 801fa5e:	6023      	str	r3, [r4, #0]
 801fa60:	e003      	b.n	801fa6a <_printf_i+0x86>
 801fa62:	2975      	cmp	r1, #117	; 0x75
 801fa64:	d017      	beq.n	801fa96 <_printf_i+0xb2>
 801fa66:	2978      	cmp	r1, #120	; 0x78
 801fa68:	d1d4      	bne.n	801fa14 <_printf_i+0x30>
 801fa6a:	2378      	movs	r3, #120	; 0x78
 801fa6c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801fa70:	4864      	ldr	r0, [pc, #400]	; (801fc04 <_printf_i+0x220>)
 801fa72:	e055      	b.n	801fb20 <_printf_i+0x13c>
 801fa74:	6813      	ldr	r3, [r2, #0]
 801fa76:	1d19      	adds	r1, r3, #4
 801fa78:	681b      	ldr	r3, [r3, #0]
 801fa7a:	6011      	str	r1, [r2, #0]
 801fa7c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801fa80:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801fa84:	2301      	movs	r3, #1
 801fa86:	e08c      	b.n	801fba2 <_printf_i+0x1be>
 801fa88:	681b      	ldr	r3, [r3, #0]
 801fa8a:	6011      	str	r1, [r2, #0]
 801fa8c:	f010 0f40 	tst.w	r0, #64	; 0x40
 801fa90:	bf18      	it	ne
 801fa92:	b21b      	sxthne	r3, r3
 801fa94:	e7cf      	b.n	801fa36 <_printf_i+0x52>
 801fa96:	6813      	ldr	r3, [r2, #0]
 801fa98:	6825      	ldr	r5, [r4, #0]
 801fa9a:	1d18      	adds	r0, r3, #4
 801fa9c:	6010      	str	r0, [r2, #0]
 801fa9e:	0628      	lsls	r0, r5, #24
 801faa0:	d501      	bpl.n	801faa6 <_printf_i+0xc2>
 801faa2:	681b      	ldr	r3, [r3, #0]
 801faa4:	e002      	b.n	801faac <_printf_i+0xc8>
 801faa6:	0668      	lsls	r0, r5, #25
 801faa8:	d5fb      	bpl.n	801faa2 <_printf_i+0xbe>
 801faaa:	881b      	ldrh	r3, [r3, #0]
 801faac:	4854      	ldr	r0, [pc, #336]	; (801fc00 <_printf_i+0x21c>)
 801faae:	296f      	cmp	r1, #111	; 0x6f
 801fab0:	bf14      	ite	ne
 801fab2:	220a      	movne	r2, #10
 801fab4:	2208      	moveq	r2, #8
 801fab6:	2100      	movs	r1, #0
 801fab8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801fabc:	6865      	ldr	r5, [r4, #4]
 801fabe:	60a5      	str	r5, [r4, #8]
 801fac0:	2d00      	cmp	r5, #0
 801fac2:	f2c0 8095 	blt.w	801fbf0 <_printf_i+0x20c>
 801fac6:	6821      	ldr	r1, [r4, #0]
 801fac8:	f021 0104 	bic.w	r1, r1, #4
 801facc:	6021      	str	r1, [r4, #0]
 801face:	2b00      	cmp	r3, #0
 801fad0:	d13d      	bne.n	801fb4e <_printf_i+0x16a>
 801fad2:	2d00      	cmp	r5, #0
 801fad4:	f040 808e 	bne.w	801fbf4 <_printf_i+0x210>
 801fad8:	4665      	mov	r5, ip
 801fada:	2a08      	cmp	r2, #8
 801fadc:	d10b      	bne.n	801faf6 <_printf_i+0x112>
 801fade:	6823      	ldr	r3, [r4, #0]
 801fae0:	07db      	lsls	r3, r3, #31
 801fae2:	d508      	bpl.n	801faf6 <_printf_i+0x112>
 801fae4:	6923      	ldr	r3, [r4, #16]
 801fae6:	6862      	ldr	r2, [r4, #4]
 801fae8:	429a      	cmp	r2, r3
 801faea:	bfde      	ittt	le
 801faec:	2330      	movle	r3, #48	; 0x30
 801faee:	f805 3c01 	strble.w	r3, [r5, #-1]
 801faf2:	f105 35ff 	addle.w	r5, r5, #4294967295
 801faf6:	ebac 0305 	sub.w	r3, ip, r5
 801fafa:	6123      	str	r3, [r4, #16]
 801fafc:	f8cd 8000 	str.w	r8, [sp]
 801fb00:	463b      	mov	r3, r7
 801fb02:	aa03      	add	r2, sp, #12
 801fb04:	4621      	mov	r1, r4
 801fb06:	4630      	mov	r0, r6
 801fb08:	f7ff fef6 	bl	801f8f8 <_printf_common>
 801fb0c:	3001      	adds	r0, #1
 801fb0e:	d14d      	bne.n	801fbac <_printf_i+0x1c8>
 801fb10:	f04f 30ff 	mov.w	r0, #4294967295
 801fb14:	b005      	add	sp, #20
 801fb16:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801fb1a:	4839      	ldr	r0, [pc, #228]	; (801fc00 <_printf_i+0x21c>)
 801fb1c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 801fb20:	6813      	ldr	r3, [r2, #0]
 801fb22:	6821      	ldr	r1, [r4, #0]
 801fb24:	1d1d      	adds	r5, r3, #4
 801fb26:	681b      	ldr	r3, [r3, #0]
 801fb28:	6015      	str	r5, [r2, #0]
 801fb2a:	060a      	lsls	r2, r1, #24
 801fb2c:	d50b      	bpl.n	801fb46 <_printf_i+0x162>
 801fb2e:	07ca      	lsls	r2, r1, #31
 801fb30:	bf44      	itt	mi
 801fb32:	f041 0120 	orrmi.w	r1, r1, #32
 801fb36:	6021      	strmi	r1, [r4, #0]
 801fb38:	b91b      	cbnz	r3, 801fb42 <_printf_i+0x15e>
 801fb3a:	6822      	ldr	r2, [r4, #0]
 801fb3c:	f022 0220 	bic.w	r2, r2, #32
 801fb40:	6022      	str	r2, [r4, #0]
 801fb42:	2210      	movs	r2, #16
 801fb44:	e7b7      	b.n	801fab6 <_printf_i+0xd2>
 801fb46:	064d      	lsls	r5, r1, #25
 801fb48:	bf48      	it	mi
 801fb4a:	b29b      	uxthmi	r3, r3
 801fb4c:	e7ef      	b.n	801fb2e <_printf_i+0x14a>
 801fb4e:	4665      	mov	r5, ip
 801fb50:	fbb3 f1f2 	udiv	r1, r3, r2
 801fb54:	fb02 3311 	mls	r3, r2, r1, r3
 801fb58:	5cc3      	ldrb	r3, [r0, r3]
 801fb5a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 801fb5e:	460b      	mov	r3, r1
 801fb60:	2900      	cmp	r1, #0
 801fb62:	d1f5      	bne.n	801fb50 <_printf_i+0x16c>
 801fb64:	e7b9      	b.n	801fada <_printf_i+0xf6>
 801fb66:	6813      	ldr	r3, [r2, #0]
 801fb68:	6825      	ldr	r5, [r4, #0]
 801fb6a:	6961      	ldr	r1, [r4, #20]
 801fb6c:	1d18      	adds	r0, r3, #4
 801fb6e:	6010      	str	r0, [r2, #0]
 801fb70:	0628      	lsls	r0, r5, #24
 801fb72:	681b      	ldr	r3, [r3, #0]
 801fb74:	d501      	bpl.n	801fb7a <_printf_i+0x196>
 801fb76:	6019      	str	r1, [r3, #0]
 801fb78:	e002      	b.n	801fb80 <_printf_i+0x19c>
 801fb7a:	066a      	lsls	r2, r5, #25
 801fb7c:	d5fb      	bpl.n	801fb76 <_printf_i+0x192>
 801fb7e:	8019      	strh	r1, [r3, #0]
 801fb80:	2300      	movs	r3, #0
 801fb82:	6123      	str	r3, [r4, #16]
 801fb84:	4665      	mov	r5, ip
 801fb86:	e7b9      	b.n	801fafc <_printf_i+0x118>
 801fb88:	6813      	ldr	r3, [r2, #0]
 801fb8a:	1d19      	adds	r1, r3, #4
 801fb8c:	6011      	str	r1, [r2, #0]
 801fb8e:	681d      	ldr	r5, [r3, #0]
 801fb90:	6862      	ldr	r2, [r4, #4]
 801fb92:	2100      	movs	r1, #0
 801fb94:	4628      	mov	r0, r5
 801fb96:	f7e0 fb6b 	bl	8000270 <memchr>
 801fb9a:	b108      	cbz	r0, 801fba0 <_printf_i+0x1bc>
 801fb9c:	1b40      	subs	r0, r0, r5
 801fb9e:	6060      	str	r0, [r4, #4]
 801fba0:	6863      	ldr	r3, [r4, #4]
 801fba2:	6123      	str	r3, [r4, #16]
 801fba4:	2300      	movs	r3, #0
 801fba6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801fbaa:	e7a7      	b.n	801fafc <_printf_i+0x118>
 801fbac:	6923      	ldr	r3, [r4, #16]
 801fbae:	462a      	mov	r2, r5
 801fbb0:	4639      	mov	r1, r7
 801fbb2:	4630      	mov	r0, r6
 801fbb4:	47c0      	blx	r8
 801fbb6:	3001      	adds	r0, #1
 801fbb8:	d0aa      	beq.n	801fb10 <_printf_i+0x12c>
 801fbba:	6823      	ldr	r3, [r4, #0]
 801fbbc:	079b      	lsls	r3, r3, #30
 801fbbe:	d413      	bmi.n	801fbe8 <_printf_i+0x204>
 801fbc0:	68e0      	ldr	r0, [r4, #12]
 801fbc2:	9b03      	ldr	r3, [sp, #12]
 801fbc4:	4298      	cmp	r0, r3
 801fbc6:	bfb8      	it	lt
 801fbc8:	4618      	movlt	r0, r3
 801fbca:	e7a3      	b.n	801fb14 <_printf_i+0x130>
 801fbcc:	2301      	movs	r3, #1
 801fbce:	464a      	mov	r2, r9
 801fbd0:	4639      	mov	r1, r7
 801fbd2:	4630      	mov	r0, r6
 801fbd4:	47c0      	blx	r8
 801fbd6:	3001      	adds	r0, #1
 801fbd8:	d09a      	beq.n	801fb10 <_printf_i+0x12c>
 801fbda:	3501      	adds	r5, #1
 801fbdc:	68e3      	ldr	r3, [r4, #12]
 801fbde:	9a03      	ldr	r2, [sp, #12]
 801fbe0:	1a9b      	subs	r3, r3, r2
 801fbe2:	42ab      	cmp	r3, r5
 801fbe4:	dcf2      	bgt.n	801fbcc <_printf_i+0x1e8>
 801fbe6:	e7eb      	b.n	801fbc0 <_printf_i+0x1dc>
 801fbe8:	2500      	movs	r5, #0
 801fbea:	f104 0919 	add.w	r9, r4, #25
 801fbee:	e7f5      	b.n	801fbdc <_printf_i+0x1f8>
 801fbf0:	2b00      	cmp	r3, #0
 801fbf2:	d1ac      	bne.n	801fb4e <_printf_i+0x16a>
 801fbf4:	7803      	ldrb	r3, [r0, #0]
 801fbf6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801fbfa:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801fbfe:	e76c      	b.n	801fada <_printf_i+0xf6>
 801fc00:	0803dd58 	.word	0x0803dd58
 801fc04:	0803dd69 	.word	0x0803dd69

0801fc08 <iprintf>:
 801fc08:	b40f      	push	{r0, r1, r2, r3}
 801fc0a:	4b0a      	ldr	r3, [pc, #40]	; (801fc34 <iprintf+0x2c>)
 801fc0c:	b513      	push	{r0, r1, r4, lr}
 801fc0e:	681c      	ldr	r4, [r3, #0]
 801fc10:	b124      	cbz	r4, 801fc1c <iprintf+0x14>
 801fc12:	69a3      	ldr	r3, [r4, #24]
 801fc14:	b913      	cbnz	r3, 801fc1c <iprintf+0x14>
 801fc16:	4620      	mov	r0, r4
 801fc18:	f001 fcfe 	bl	8021618 <__sinit>
 801fc1c:	ab05      	add	r3, sp, #20
 801fc1e:	9a04      	ldr	r2, [sp, #16]
 801fc20:	68a1      	ldr	r1, [r4, #8]
 801fc22:	9301      	str	r3, [sp, #4]
 801fc24:	4620      	mov	r0, r4
 801fc26:	f002 fd33 	bl	8022690 <_vfiprintf_r>
 801fc2a:	b002      	add	sp, #8
 801fc2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801fc30:	b004      	add	sp, #16
 801fc32:	4770      	bx	lr
 801fc34:	200004dc 	.word	0x200004dc

0801fc38 <putchar>:
 801fc38:	b538      	push	{r3, r4, r5, lr}
 801fc3a:	4b08      	ldr	r3, [pc, #32]	; (801fc5c <putchar+0x24>)
 801fc3c:	681c      	ldr	r4, [r3, #0]
 801fc3e:	4605      	mov	r5, r0
 801fc40:	b124      	cbz	r4, 801fc4c <putchar+0x14>
 801fc42:	69a3      	ldr	r3, [r4, #24]
 801fc44:	b913      	cbnz	r3, 801fc4c <putchar+0x14>
 801fc46:	4620      	mov	r0, r4
 801fc48:	f001 fce6 	bl	8021618 <__sinit>
 801fc4c:	68a2      	ldr	r2, [r4, #8]
 801fc4e:	4629      	mov	r1, r5
 801fc50:	4620      	mov	r0, r4
 801fc52:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801fc56:	f002 bf89 	b.w	8022b6c <_putc_r>
 801fc5a:	bf00      	nop
 801fc5c:	200004dc 	.word	0x200004dc

0801fc60 <_puts_r>:
 801fc60:	b570      	push	{r4, r5, r6, lr}
 801fc62:	460e      	mov	r6, r1
 801fc64:	4605      	mov	r5, r0
 801fc66:	b118      	cbz	r0, 801fc70 <_puts_r+0x10>
 801fc68:	6983      	ldr	r3, [r0, #24]
 801fc6a:	b90b      	cbnz	r3, 801fc70 <_puts_r+0x10>
 801fc6c:	f001 fcd4 	bl	8021618 <__sinit>
 801fc70:	69ab      	ldr	r3, [r5, #24]
 801fc72:	68ac      	ldr	r4, [r5, #8]
 801fc74:	b913      	cbnz	r3, 801fc7c <_puts_r+0x1c>
 801fc76:	4628      	mov	r0, r5
 801fc78:	f001 fcce 	bl	8021618 <__sinit>
 801fc7c:	4b23      	ldr	r3, [pc, #140]	; (801fd0c <_puts_r+0xac>)
 801fc7e:	429c      	cmp	r4, r3
 801fc80:	d117      	bne.n	801fcb2 <_puts_r+0x52>
 801fc82:	686c      	ldr	r4, [r5, #4]
 801fc84:	89a3      	ldrh	r3, [r4, #12]
 801fc86:	071b      	lsls	r3, r3, #28
 801fc88:	d51d      	bpl.n	801fcc6 <_puts_r+0x66>
 801fc8a:	6923      	ldr	r3, [r4, #16]
 801fc8c:	b1db      	cbz	r3, 801fcc6 <_puts_r+0x66>
 801fc8e:	3e01      	subs	r6, #1
 801fc90:	68a3      	ldr	r3, [r4, #8]
 801fc92:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801fc96:	3b01      	subs	r3, #1
 801fc98:	60a3      	str	r3, [r4, #8]
 801fc9a:	b9e9      	cbnz	r1, 801fcd8 <_puts_r+0x78>
 801fc9c:	2b00      	cmp	r3, #0
 801fc9e:	da2e      	bge.n	801fcfe <_puts_r+0x9e>
 801fca0:	4622      	mov	r2, r4
 801fca2:	210a      	movs	r1, #10
 801fca4:	4628      	mov	r0, r5
 801fca6:	f000 fcad 	bl	8020604 <__swbuf_r>
 801fcaa:	3001      	adds	r0, #1
 801fcac:	d011      	beq.n	801fcd2 <_puts_r+0x72>
 801fcae:	200a      	movs	r0, #10
 801fcb0:	e011      	b.n	801fcd6 <_puts_r+0x76>
 801fcb2:	4b17      	ldr	r3, [pc, #92]	; (801fd10 <_puts_r+0xb0>)
 801fcb4:	429c      	cmp	r4, r3
 801fcb6:	d101      	bne.n	801fcbc <_puts_r+0x5c>
 801fcb8:	68ac      	ldr	r4, [r5, #8]
 801fcba:	e7e3      	b.n	801fc84 <_puts_r+0x24>
 801fcbc:	4b15      	ldr	r3, [pc, #84]	; (801fd14 <_puts_r+0xb4>)
 801fcbe:	429c      	cmp	r4, r3
 801fcc0:	bf08      	it	eq
 801fcc2:	68ec      	ldreq	r4, [r5, #12]
 801fcc4:	e7de      	b.n	801fc84 <_puts_r+0x24>
 801fcc6:	4621      	mov	r1, r4
 801fcc8:	4628      	mov	r0, r5
 801fcca:	f000 fd0d 	bl	80206e8 <__swsetup_r>
 801fcce:	2800      	cmp	r0, #0
 801fcd0:	d0dd      	beq.n	801fc8e <_puts_r+0x2e>
 801fcd2:	f04f 30ff 	mov.w	r0, #4294967295
 801fcd6:	bd70      	pop	{r4, r5, r6, pc}
 801fcd8:	2b00      	cmp	r3, #0
 801fcda:	da04      	bge.n	801fce6 <_puts_r+0x86>
 801fcdc:	69a2      	ldr	r2, [r4, #24]
 801fcde:	429a      	cmp	r2, r3
 801fce0:	dc06      	bgt.n	801fcf0 <_puts_r+0x90>
 801fce2:	290a      	cmp	r1, #10
 801fce4:	d004      	beq.n	801fcf0 <_puts_r+0x90>
 801fce6:	6823      	ldr	r3, [r4, #0]
 801fce8:	1c5a      	adds	r2, r3, #1
 801fcea:	6022      	str	r2, [r4, #0]
 801fcec:	7019      	strb	r1, [r3, #0]
 801fcee:	e7cf      	b.n	801fc90 <_puts_r+0x30>
 801fcf0:	4622      	mov	r2, r4
 801fcf2:	4628      	mov	r0, r5
 801fcf4:	f000 fc86 	bl	8020604 <__swbuf_r>
 801fcf8:	3001      	adds	r0, #1
 801fcfa:	d1c9      	bne.n	801fc90 <_puts_r+0x30>
 801fcfc:	e7e9      	b.n	801fcd2 <_puts_r+0x72>
 801fcfe:	6823      	ldr	r3, [r4, #0]
 801fd00:	200a      	movs	r0, #10
 801fd02:	1c5a      	adds	r2, r3, #1
 801fd04:	6022      	str	r2, [r4, #0]
 801fd06:	7018      	strb	r0, [r3, #0]
 801fd08:	e7e5      	b.n	801fcd6 <_puts_r+0x76>
 801fd0a:	bf00      	nop
 801fd0c:	0803df40 	.word	0x0803df40
 801fd10:	0803df60 	.word	0x0803df60
 801fd14:	0803df20 	.word	0x0803df20

0801fd18 <puts>:
 801fd18:	4b02      	ldr	r3, [pc, #8]	; (801fd24 <puts+0xc>)
 801fd1a:	4601      	mov	r1, r0
 801fd1c:	6818      	ldr	r0, [r3, #0]
 801fd1e:	f7ff bf9f 	b.w	801fc60 <_puts_r>
 801fd22:	bf00      	nop
 801fd24:	200004dc 	.word	0x200004dc

0801fd28 <rand>:
 801fd28:	b538      	push	{r3, r4, r5, lr}
 801fd2a:	4b13      	ldr	r3, [pc, #76]	; (801fd78 <rand+0x50>)
 801fd2c:	681c      	ldr	r4, [r3, #0]
 801fd2e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801fd30:	b97b      	cbnz	r3, 801fd52 <rand+0x2a>
 801fd32:	2018      	movs	r0, #24
 801fd34:	f7fe ff92 	bl	801ec5c <malloc>
 801fd38:	4a10      	ldr	r2, [pc, #64]	; (801fd7c <rand+0x54>)
 801fd3a:	4b11      	ldr	r3, [pc, #68]	; (801fd80 <rand+0x58>)
 801fd3c:	63a0      	str	r0, [r4, #56]	; 0x38
 801fd3e:	e9c0 2300 	strd	r2, r3, [r0]
 801fd42:	4b10      	ldr	r3, [pc, #64]	; (801fd84 <rand+0x5c>)
 801fd44:	6083      	str	r3, [r0, #8]
 801fd46:	230b      	movs	r3, #11
 801fd48:	8183      	strh	r3, [r0, #12]
 801fd4a:	2201      	movs	r2, #1
 801fd4c:	2300      	movs	r3, #0
 801fd4e:	e9c0 2304 	strd	r2, r3, [r0, #16]
 801fd52:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 801fd54:	480c      	ldr	r0, [pc, #48]	; (801fd88 <rand+0x60>)
 801fd56:	690a      	ldr	r2, [r1, #16]
 801fd58:	694b      	ldr	r3, [r1, #20]
 801fd5a:	4c0c      	ldr	r4, [pc, #48]	; (801fd8c <rand+0x64>)
 801fd5c:	4350      	muls	r0, r2
 801fd5e:	fb04 0003 	mla	r0, r4, r3, r0
 801fd62:	fba2 2304 	umull	r2, r3, r2, r4
 801fd66:	4403      	add	r3, r0
 801fd68:	1c54      	adds	r4, r2, #1
 801fd6a:	f143 0500 	adc.w	r5, r3, #0
 801fd6e:	e9c1 4504 	strd	r4, r5, [r1, #16]
 801fd72:	f025 4000 	bic.w	r0, r5, #2147483648	; 0x80000000
 801fd76:	bd38      	pop	{r3, r4, r5, pc}
 801fd78:	200004dc 	.word	0x200004dc
 801fd7c:	abcd330e 	.word	0xabcd330e
 801fd80:	e66d1234 	.word	0xe66d1234
 801fd84:	0005deec 	.word	0x0005deec
 801fd88:	5851f42d 	.word	0x5851f42d
 801fd8c:	4c957f2d 	.word	0x4c957f2d

0801fd90 <realloc>:
 801fd90:	4b02      	ldr	r3, [pc, #8]	; (801fd9c <realloc+0xc>)
 801fd92:	460a      	mov	r2, r1
 801fd94:	4601      	mov	r1, r0
 801fd96:	6818      	ldr	r0, [r3, #0]
 801fd98:	f002 b92e 	b.w	8021ff8 <_realloc_r>
 801fd9c:	200004dc 	.word	0x200004dc

0801fda0 <modf>:
 801fda0:	ee10 1a90 	vmov	r1, s1
 801fda4:	b570      	push	{r4, r5, r6, lr}
 801fda6:	f3c1 550a 	ubfx	r5, r1, #20, #11
 801fdaa:	f2a5 33ff 	subw	r3, r5, #1023	; 0x3ff
 801fdae:	2b13      	cmp	r3, #19
 801fdb0:	ee10 4a10 	vmov	r4, s0
 801fdb4:	dc1f      	bgt.n	801fdf6 <modf+0x56>
 801fdb6:	2b00      	cmp	r3, #0
 801fdb8:	da05      	bge.n	801fdc6 <modf+0x26>
 801fdba:	2200      	movs	r2, #0
 801fdbc:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 801fdc0:	e9c0 2300 	strd	r2, r3, [r0]
 801fdc4:	bd70      	pop	{r4, r5, r6, pc}
 801fdc6:	4d19      	ldr	r5, [pc, #100]	; (801fe2c <modf+0x8c>)
 801fdc8:	411d      	asrs	r5, r3
 801fdca:	ea01 0305 	and.w	r3, r1, r5
 801fdce:	431c      	orrs	r4, r3
 801fdd0:	d107      	bne.n	801fde2 <modf+0x42>
 801fdd2:	ed80 0b00 	vstr	d0, [r0]
 801fdd6:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 801fdda:	4622      	mov	r2, r4
 801fddc:	ec43 2b10 	vmov	d0, r2, r3
 801fde0:	e7f0      	b.n	801fdc4 <modf+0x24>
 801fde2:	2200      	movs	r2, #0
 801fde4:	ea21 0305 	bic.w	r3, r1, r5
 801fde8:	ec43 2b17 	vmov	d7, r2, r3
 801fdec:	e9c0 2300 	strd	r2, r3, [r0]
 801fdf0:	ee30 0b47 	vsub.f64	d0, d0, d7
 801fdf4:	e7e6      	b.n	801fdc4 <modf+0x24>
 801fdf6:	2b33      	cmp	r3, #51	; 0x33
 801fdf8:	dd05      	ble.n	801fe06 <modf+0x66>
 801fdfa:	ed80 0b00 	vstr	d0, [r0]
 801fdfe:	2200      	movs	r2, #0
 801fe00:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 801fe04:	e7ea      	b.n	801fddc <modf+0x3c>
 801fe06:	f2a5 4313 	subw	r3, r5, #1043	; 0x413
 801fe0a:	f04f 35ff 	mov.w	r5, #4294967295
 801fe0e:	40dd      	lsrs	r5, r3
 801fe10:	ea15 0604 	ands.w	r6, r5, r4
 801fe14:	d105      	bne.n	801fe22 <modf+0x82>
 801fe16:	ed80 0b00 	vstr	d0, [r0]
 801fe1a:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 801fe1e:	4632      	mov	r2, r6
 801fe20:	e7dc      	b.n	801fddc <modf+0x3c>
 801fe22:	ee10 3a90 	vmov	r3, s1
 801fe26:	ea24 0205 	bic.w	r2, r4, r5
 801fe2a:	e7dd      	b.n	801fde8 <modf+0x48>
 801fe2c:	000fffff 	.word	0x000fffff

0801fe30 <_sbrk_r>:
 801fe30:	b538      	push	{r3, r4, r5, lr}
 801fe32:	4c06      	ldr	r4, [pc, #24]	; (801fe4c <_sbrk_r+0x1c>)
 801fe34:	2300      	movs	r3, #0
 801fe36:	4605      	mov	r5, r0
 801fe38:	4608      	mov	r0, r1
 801fe3a:	6023      	str	r3, [r4, #0]
 801fe3c:	f7e4 f93c 	bl	80040b8 <_sbrk>
 801fe40:	1c43      	adds	r3, r0, #1
 801fe42:	d102      	bne.n	801fe4a <_sbrk_r+0x1a>
 801fe44:	6823      	ldr	r3, [r4, #0]
 801fe46:	b103      	cbz	r3, 801fe4a <_sbrk_r+0x1a>
 801fe48:	602b      	str	r3, [r5, #0]
 801fe4a:	bd38      	pop	{r3, r4, r5, pc}
 801fe4c:	20036100 	.word	0x20036100

0801fe50 <sniprintf>:
 801fe50:	b40c      	push	{r2, r3}
 801fe52:	b530      	push	{r4, r5, lr}
 801fe54:	4b17      	ldr	r3, [pc, #92]	; (801feb4 <sniprintf+0x64>)
 801fe56:	1e0c      	subs	r4, r1, #0
 801fe58:	b09d      	sub	sp, #116	; 0x74
 801fe5a:	681d      	ldr	r5, [r3, #0]
 801fe5c:	da08      	bge.n	801fe70 <sniprintf+0x20>
 801fe5e:	238b      	movs	r3, #139	; 0x8b
 801fe60:	602b      	str	r3, [r5, #0]
 801fe62:	f04f 30ff 	mov.w	r0, #4294967295
 801fe66:	b01d      	add	sp, #116	; 0x74
 801fe68:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801fe6c:	b002      	add	sp, #8
 801fe6e:	4770      	bx	lr
 801fe70:	f44f 7302 	mov.w	r3, #520	; 0x208
 801fe74:	f8ad 3014 	strh.w	r3, [sp, #20]
 801fe78:	bf14      	ite	ne
 801fe7a:	f104 33ff 	addne.w	r3, r4, #4294967295
 801fe7e:	4623      	moveq	r3, r4
 801fe80:	9304      	str	r3, [sp, #16]
 801fe82:	9307      	str	r3, [sp, #28]
 801fe84:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801fe88:	9002      	str	r0, [sp, #8]
 801fe8a:	9006      	str	r0, [sp, #24]
 801fe8c:	f8ad 3016 	strh.w	r3, [sp, #22]
 801fe90:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801fe92:	ab21      	add	r3, sp, #132	; 0x84
 801fe94:	a902      	add	r1, sp, #8
 801fe96:	4628      	mov	r0, r5
 801fe98:	9301      	str	r3, [sp, #4]
 801fe9a:	f002 f92d 	bl	80220f8 <_svfiprintf_r>
 801fe9e:	1c43      	adds	r3, r0, #1
 801fea0:	bfbc      	itt	lt
 801fea2:	238b      	movlt	r3, #139	; 0x8b
 801fea4:	602b      	strlt	r3, [r5, #0]
 801fea6:	2c00      	cmp	r4, #0
 801fea8:	d0dd      	beq.n	801fe66 <sniprintf+0x16>
 801feaa:	9b02      	ldr	r3, [sp, #8]
 801feac:	2200      	movs	r2, #0
 801feae:	701a      	strb	r2, [r3, #0]
 801feb0:	e7d9      	b.n	801fe66 <sniprintf+0x16>
 801feb2:	bf00      	nop
 801feb4:	200004dc 	.word	0x200004dc

0801feb8 <siprintf>:
 801feb8:	b40e      	push	{r1, r2, r3}
 801feba:	b500      	push	{lr}
 801febc:	b09c      	sub	sp, #112	; 0x70
 801febe:	ab1d      	add	r3, sp, #116	; 0x74
 801fec0:	9002      	str	r0, [sp, #8]
 801fec2:	9006      	str	r0, [sp, #24]
 801fec4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801fec8:	4809      	ldr	r0, [pc, #36]	; (801fef0 <siprintf+0x38>)
 801feca:	9107      	str	r1, [sp, #28]
 801fecc:	9104      	str	r1, [sp, #16]
 801fece:	4909      	ldr	r1, [pc, #36]	; (801fef4 <siprintf+0x3c>)
 801fed0:	f853 2b04 	ldr.w	r2, [r3], #4
 801fed4:	9105      	str	r1, [sp, #20]
 801fed6:	6800      	ldr	r0, [r0, #0]
 801fed8:	9301      	str	r3, [sp, #4]
 801feda:	a902      	add	r1, sp, #8
 801fedc:	f002 f90c 	bl	80220f8 <_svfiprintf_r>
 801fee0:	9b02      	ldr	r3, [sp, #8]
 801fee2:	2200      	movs	r2, #0
 801fee4:	701a      	strb	r2, [r3, #0]
 801fee6:	b01c      	add	sp, #112	; 0x70
 801fee8:	f85d eb04 	ldr.w	lr, [sp], #4
 801feec:	b003      	add	sp, #12
 801feee:	4770      	bx	lr
 801fef0:	200004dc 	.word	0x200004dc
 801fef4:	ffff0208 	.word	0xffff0208

0801fef8 <siscanf>:
 801fef8:	b40e      	push	{r1, r2, r3}
 801fefa:	b530      	push	{r4, r5, lr}
 801fefc:	b09c      	sub	sp, #112	; 0x70
 801fefe:	ac1f      	add	r4, sp, #124	; 0x7c
 801ff00:	f44f 7201 	mov.w	r2, #516	; 0x204
 801ff04:	f854 5b04 	ldr.w	r5, [r4], #4
 801ff08:	f8ad 2014 	strh.w	r2, [sp, #20]
 801ff0c:	9002      	str	r0, [sp, #8]
 801ff0e:	9006      	str	r0, [sp, #24]
 801ff10:	f7e0 f9a0 	bl	8000254 <strlen>
 801ff14:	4b0b      	ldr	r3, [pc, #44]	; (801ff44 <siscanf+0x4c>)
 801ff16:	9003      	str	r0, [sp, #12]
 801ff18:	9007      	str	r0, [sp, #28]
 801ff1a:	930b      	str	r3, [sp, #44]	; 0x2c
 801ff1c:	480a      	ldr	r0, [pc, #40]	; (801ff48 <siscanf+0x50>)
 801ff1e:	9401      	str	r4, [sp, #4]
 801ff20:	2300      	movs	r3, #0
 801ff22:	930f      	str	r3, [sp, #60]	; 0x3c
 801ff24:	9314      	str	r3, [sp, #80]	; 0x50
 801ff26:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801ff2a:	f8ad 3016 	strh.w	r3, [sp, #22]
 801ff2e:	462a      	mov	r2, r5
 801ff30:	4623      	mov	r3, r4
 801ff32:	a902      	add	r1, sp, #8
 801ff34:	6800      	ldr	r0, [r0, #0]
 801ff36:	f002 fa31 	bl	802239c <__ssvfiscanf_r>
 801ff3a:	b01c      	add	sp, #112	; 0x70
 801ff3c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801ff40:	b003      	add	sp, #12
 801ff42:	4770      	bx	lr
 801ff44:	0801ff6f 	.word	0x0801ff6f
 801ff48:	200004dc 	.word	0x200004dc

0801ff4c <__sread>:
 801ff4c:	b510      	push	{r4, lr}
 801ff4e:	460c      	mov	r4, r1
 801ff50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ff54:	f002 fe40 	bl	8022bd8 <_read_r>
 801ff58:	2800      	cmp	r0, #0
 801ff5a:	bfab      	itete	ge
 801ff5c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801ff5e:	89a3      	ldrhlt	r3, [r4, #12]
 801ff60:	181b      	addge	r3, r3, r0
 801ff62:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801ff66:	bfac      	ite	ge
 801ff68:	6563      	strge	r3, [r4, #84]	; 0x54
 801ff6a:	81a3      	strhlt	r3, [r4, #12]
 801ff6c:	bd10      	pop	{r4, pc}

0801ff6e <__seofread>:
 801ff6e:	2000      	movs	r0, #0
 801ff70:	4770      	bx	lr

0801ff72 <__swrite>:
 801ff72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ff76:	461f      	mov	r7, r3
 801ff78:	898b      	ldrh	r3, [r1, #12]
 801ff7a:	05db      	lsls	r3, r3, #23
 801ff7c:	4605      	mov	r5, r0
 801ff7e:	460c      	mov	r4, r1
 801ff80:	4616      	mov	r6, r2
 801ff82:	d505      	bpl.n	801ff90 <__swrite+0x1e>
 801ff84:	2302      	movs	r3, #2
 801ff86:	2200      	movs	r2, #0
 801ff88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ff8c:	f001 fcd2 	bl	8021934 <_lseek_r>
 801ff90:	89a3      	ldrh	r3, [r4, #12]
 801ff92:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801ff96:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801ff9a:	81a3      	strh	r3, [r4, #12]
 801ff9c:	4632      	mov	r2, r6
 801ff9e:	463b      	mov	r3, r7
 801ffa0:	4628      	mov	r0, r5
 801ffa2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801ffa6:	f000 bb8d 	b.w	80206c4 <_write_r>

0801ffaa <__sseek>:
 801ffaa:	b510      	push	{r4, lr}
 801ffac:	460c      	mov	r4, r1
 801ffae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ffb2:	f001 fcbf 	bl	8021934 <_lseek_r>
 801ffb6:	1c43      	adds	r3, r0, #1
 801ffb8:	89a3      	ldrh	r3, [r4, #12]
 801ffba:	bf15      	itete	ne
 801ffbc:	6560      	strne	r0, [r4, #84]	; 0x54
 801ffbe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801ffc2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801ffc6:	81a3      	strheq	r3, [r4, #12]
 801ffc8:	bf18      	it	ne
 801ffca:	81a3      	strhne	r3, [r4, #12]
 801ffcc:	bd10      	pop	{r4, pc}

0801ffce <__sclose>:
 801ffce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ffd2:	f000 bc33 	b.w	802083c <_close_r>

0801ffd6 <stpcpy>:
 801ffd6:	4603      	mov	r3, r0
 801ffd8:	f811 2b01 	ldrb.w	r2, [r1], #1
 801ffdc:	4618      	mov	r0, r3
 801ffde:	f803 2b01 	strb.w	r2, [r3], #1
 801ffe2:	2a00      	cmp	r2, #0
 801ffe4:	d1f8      	bne.n	801ffd8 <stpcpy+0x2>
 801ffe6:	4770      	bx	lr

0801ffe8 <strchr>:
 801ffe8:	b2c9      	uxtb	r1, r1
 801ffea:	4603      	mov	r3, r0
 801ffec:	f810 2b01 	ldrb.w	r2, [r0], #1
 801fff0:	b11a      	cbz	r2, 801fffa <strchr+0x12>
 801fff2:	428a      	cmp	r2, r1
 801fff4:	d1f9      	bne.n	801ffea <strchr+0x2>
 801fff6:	4618      	mov	r0, r3
 801fff8:	4770      	bx	lr
 801fffa:	2900      	cmp	r1, #0
 801fffc:	bf18      	it	ne
 801fffe:	2300      	movne	r3, #0
 8020000:	e7f9      	b.n	801fff6 <strchr+0xe>

08020002 <strcpy>:
 8020002:	4603      	mov	r3, r0
 8020004:	f811 2b01 	ldrb.w	r2, [r1], #1
 8020008:	f803 2b01 	strb.w	r2, [r3], #1
 802000c:	2a00      	cmp	r2, #0
 802000e:	d1f9      	bne.n	8020004 <strcpy+0x2>
 8020010:	4770      	bx	lr

08020012 <strncmp>:
 8020012:	b510      	push	{r4, lr}
 8020014:	b16a      	cbz	r2, 8020032 <strncmp+0x20>
 8020016:	3901      	subs	r1, #1
 8020018:	1884      	adds	r4, r0, r2
 802001a:	f810 3b01 	ldrb.w	r3, [r0], #1
 802001e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8020022:	4293      	cmp	r3, r2
 8020024:	d103      	bne.n	802002e <strncmp+0x1c>
 8020026:	42a0      	cmp	r0, r4
 8020028:	d001      	beq.n	802002e <strncmp+0x1c>
 802002a:	2b00      	cmp	r3, #0
 802002c:	d1f5      	bne.n	802001a <strncmp+0x8>
 802002e:	1a98      	subs	r0, r3, r2
 8020030:	bd10      	pop	{r4, pc}
 8020032:	4610      	mov	r0, r2
 8020034:	e7fc      	b.n	8020030 <strncmp+0x1e>

08020036 <strncpy>:
 8020036:	b570      	push	{r4, r5, r6, lr}
 8020038:	3901      	subs	r1, #1
 802003a:	4604      	mov	r4, r0
 802003c:	b902      	cbnz	r2, 8020040 <strncpy+0xa>
 802003e:	bd70      	pop	{r4, r5, r6, pc}
 8020040:	4623      	mov	r3, r4
 8020042:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 8020046:	f803 5b01 	strb.w	r5, [r3], #1
 802004a:	1e56      	subs	r6, r2, #1
 802004c:	b92d      	cbnz	r5, 802005a <strncpy+0x24>
 802004e:	4414      	add	r4, r2
 8020050:	42a3      	cmp	r3, r4
 8020052:	d0f4      	beq.n	802003e <strncpy+0x8>
 8020054:	f803 5b01 	strb.w	r5, [r3], #1
 8020058:	e7fa      	b.n	8020050 <strncpy+0x1a>
 802005a:	461c      	mov	r4, r3
 802005c:	4632      	mov	r2, r6
 802005e:	e7ed      	b.n	802003c <strncpy+0x6>

08020060 <_strtol_l.isra.0>:
 8020060:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8020064:	4680      	mov	r8, r0
 8020066:	4689      	mov	r9, r1
 8020068:	4692      	mov	sl, r2
 802006a:	461e      	mov	r6, r3
 802006c:	460f      	mov	r7, r1
 802006e:	463d      	mov	r5, r7
 8020070:	9808      	ldr	r0, [sp, #32]
 8020072:	f815 4b01 	ldrb.w	r4, [r5], #1
 8020076:	f7fe fddf 	bl	801ec38 <__locale_ctype_ptr_l>
 802007a:	4420      	add	r0, r4
 802007c:	7843      	ldrb	r3, [r0, #1]
 802007e:	f013 0308 	ands.w	r3, r3, #8
 8020082:	d132      	bne.n	80200ea <_strtol_l.isra.0+0x8a>
 8020084:	2c2d      	cmp	r4, #45	; 0x2d
 8020086:	d132      	bne.n	80200ee <_strtol_l.isra.0+0x8e>
 8020088:	787c      	ldrb	r4, [r7, #1]
 802008a:	1cbd      	adds	r5, r7, #2
 802008c:	2201      	movs	r2, #1
 802008e:	2e00      	cmp	r6, #0
 8020090:	d05d      	beq.n	802014e <_strtol_l.isra.0+0xee>
 8020092:	2e10      	cmp	r6, #16
 8020094:	d109      	bne.n	80200aa <_strtol_l.isra.0+0x4a>
 8020096:	2c30      	cmp	r4, #48	; 0x30
 8020098:	d107      	bne.n	80200aa <_strtol_l.isra.0+0x4a>
 802009a:	782b      	ldrb	r3, [r5, #0]
 802009c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80200a0:	2b58      	cmp	r3, #88	; 0x58
 80200a2:	d14f      	bne.n	8020144 <_strtol_l.isra.0+0xe4>
 80200a4:	786c      	ldrb	r4, [r5, #1]
 80200a6:	2610      	movs	r6, #16
 80200a8:	3502      	adds	r5, #2
 80200aa:	2a00      	cmp	r2, #0
 80200ac:	bf14      	ite	ne
 80200ae:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 80200b2:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 80200b6:	2700      	movs	r7, #0
 80200b8:	fbb1 fcf6 	udiv	ip, r1, r6
 80200bc:	4638      	mov	r0, r7
 80200be:	fb06 1e1c 	mls	lr, r6, ip, r1
 80200c2:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 80200c6:	2b09      	cmp	r3, #9
 80200c8:	d817      	bhi.n	80200fa <_strtol_l.isra.0+0x9a>
 80200ca:	461c      	mov	r4, r3
 80200cc:	42a6      	cmp	r6, r4
 80200ce:	dd23      	ble.n	8020118 <_strtol_l.isra.0+0xb8>
 80200d0:	1c7b      	adds	r3, r7, #1
 80200d2:	d007      	beq.n	80200e4 <_strtol_l.isra.0+0x84>
 80200d4:	4584      	cmp	ip, r0
 80200d6:	d31c      	bcc.n	8020112 <_strtol_l.isra.0+0xb2>
 80200d8:	d101      	bne.n	80200de <_strtol_l.isra.0+0x7e>
 80200da:	45a6      	cmp	lr, r4
 80200dc:	db19      	blt.n	8020112 <_strtol_l.isra.0+0xb2>
 80200de:	fb00 4006 	mla	r0, r0, r6, r4
 80200e2:	2701      	movs	r7, #1
 80200e4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80200e8:	e7eb      	b.n	80200c2 <_strtol_l.isra.0+0x62>
 80200ea:	462f      	mov	r7, r5
 80200ec:	e7bf      	b.n	802006e <_strtol_l.isra.0+0xe>
 80200ee:	2c2b      	cmp	r4, #43	; 0x2b
 80200f0:	bf04      	itt	eq
 80200f2:	1cbd      	addeq	r5, r7, #2
 80200f4:	787c      	ldrbeq	r4, [r7, #1]
 80200f6:	461a      	mov	r2, r3
 80200f8:	e7c9      	b.n	802008e <_strtol_l.isra.0+0x2e>
 80200fa:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80200fe:	2b19      	cmp	r3, #25
 8020100:	d801      	bhi.n	8020106 <_strtol_l.isra.0+0xa6>
 8020102:	3c37      	subs	r4, #55	; 0x37
 8020104:	e7e2      	b.n	80200cc <_strtol_l.isra.0+0x6c>
 8020106:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 802010a:	2b19      	cmp	r3, #25
 802010c:	d804      	bhi.n	8020118 <_strtol_l.isra.0+0xb8>
 802010e:	3c57      	subs	r4, #87	; 0x57
 8020110:	e7dc      	b.n	80200cc <_strtol_l.isra.0+0x6c>
 8020112:	f04f 37ff 	mov.w	r7, #4294967295
 8020116:	e7e5      	b.n	80200e4 <_strtol_l.isra.0+0x84>
 8020118:	1c7b      	adds	r3, r7, #1
 802011a:	d108      	bne.n	802012e <_strtol_l.isra.0+0xce>
 802011c:	2322      	movs	r3, #34	; 0x22
 802011e:	f8c8 3000 	str.w	r3, [r8]
 8020122:	4608      	mov	r0, r1
 8020124:	f1ba 0f00 	cmp.w	sl, #0
 8020128:	d107      	bne.n	802013a <_strtol_l.isra.0+0xda>
 802012a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802012e:	b102      	cbz	r2, 8020132 <_strtol_l.isra.0+0xd2>
 8020130:	4240      	negs	r0, r0
 8020132:	f1ba 0f00 	cmp.w	sl, #0
 8020136:	d0f8      	beq.n	802012a <_strtol_l.isra.0+0xca>
 8020138:	b10f      	cbz	r7, 802013e <_strtol_l.isra.0+0xde>
 802013a:	f105 39ff 	add.w	r9, r5, #4294967295
 802013e:	f8ca 9000 	str.w	r9, [sl]
 8020142:	e7f2      	b.n	802012a <_strtol_l.isra.0+0xca>
 8020144:	2430      	movs	r4, #48	; 0x30
 8020146:	2e00      	cmp	r6, #0
 8020148:	d1af      	bne.n	80200aa <_strtol_l.isra.0+0x4a>
 802014a:	2608      	movs	r6, #8
 802014c:	e7ad      	b.n	80200aa <_strtol_l.isra.0+0x4a>
 802014e:	2c30      	cmp	r4, #48	; 0x30
 8020150:	d0a3      	beq.n	802009a <_strtol_l.isra.0+0x3a>
 8020152:	260a      	movs	r6, #10
 8020154:	e7a9      	b.n	80200aa <_strtol_l.isra.0+0x4a>
	...

08020158 <_strtol_r>:
 8020158:	b537      	push	{r0, r1, r2, r4, r5, lr}
 802015a:	4c06      	ldr	r4, [pc, #24]	; (8020174 <_strtol_r+0x1c>)
 802015c:	4d06      	ldr	r5, [pc, #24]	; (8020178 <_strtol_r+0x20>)
 802015e:	6824      	ldr	r4, [r4, #0]
 8020160:	6a24      	ldr	r4, [r4, #32]
 8020162:	2c00      	cmp	r4, #0
 8020164:	bf08      	it	eq
 8020166:	462c      	moveq	r4, r5
 8020168:	9400      	str	r4, [sp, #0]
 802016a:	f7ff ff79 	bl	8020060 <_strtol_l.isra.0>
 802016e:	b003      	add	sp, #12
 8020170:	bd30      	pop	{r4, r5, pc}
 8020172:	bf00      	nop
 8020174:	200004dc 	.word	0x200004dc
 8020178:	20000540 	.word	0x20000540

0802017c <strtol>:
 802017c:	4b08      	ldr	r3, [pc, #32]	; (80201a0 <strtol+0x24>)
 802017e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8020180:	681c      	ldr	r4, [r3, #0]
 8020182:	4d08      	ldr	r5, [pc, #32]	; (80201a4 <strtol+0x28>)
 8020184:	6a23      	ldr	r3, [r4, #32]
 8020186:	2b00      	cmp	r3, #0
 8020188:	bf08      	it	eq
 802018a:	462b      	moveq	r3, r5
 802018c:	9300      	str	r3, [sp, #0]
 802018e:	4613      	mov	r3, r2
 8020190:	460a      	mov	r2, r1
 8020192:	4601      	mov	r1, r0
 8020194:	4620      	mov	r0, r4
 8020196:	f7ff ff63 	bl	8020060 <_strtol_l.isra.0>
 802019a:	b003      	add	sp, #12
 802019c:	bd30      	pop	{r4, r5, pc}
 802019e:	bf00      	nop
 80201a0:	200004dc 	.word	0x200004dc
 80201a4:	20000540 	.word	0x20000540

080201a8 <__tzcalc_limits>:
 80201a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80201ac:	4680      	mov	r8, r0
 80201ae:	f001 fb01 	bl	80217b4 <__gettzinfo>
 80201b2:	f240 73b1 	movw	r3, #1969	; 0x7b1
 80201b6:	4598      	cmp	r8, r3
 80201b8:	f340 8098 	ble.w	80202ec <__tzcalc_limits+0x144>
 80201bc:	f46f 63f6 	mvn.w	r3, #1968	; 0x7b0
 80201c0:	4443      	add	r3, r8
 80201c2:	109b      	asrs	r3, r3, #2
 80201c4:	f240 126d 	movw	r2, #365	; 0x16d
 80201c8:	f2a8 75b2 	subw	r5, r8, #1970	; 0x7b2
 80201cc:	fb02 3505 	mla	r5, r2, r5, r3
 80201d0:	f06f 0263 	mvn.w	r2, #99	; 0x63
 80201d4:	f2a8 736d 	subw	r3, r8, #1901	; 0x76d
 80201d8:	fb93 f3f2 	sdiv	r3, r3, r2
 80201dc:	441d      	add	r5, r3
 80201de:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80201e2:	f46f 62c8 	mvn.w	r2, #1600	; 0x640
 80201e6:	fb98 f7f3 	sdiv	r7, r8, r3
 80201ea:	fb03 8717 	mls	r7, r3, r7, r8
 80201ee:	4442      	add	r2, r8
 80201f0:	fab7 fc87 	clz	ip, r7
 80201f4:	fb92 f2f3 	sdiv	r2, r2, r3
 80201f8:	f008 0303 	and.w	r3, r8, #3
 80201fc:	4415      	add	r5, r2
 80201fe:	2264      	movs	r2, #100	; 0x64
 8020200:	f8c0 8004 	str.w	r8, [r0, #4]
 8020204:	fb98 f6f2 	sdiv	r6, r8, r2
 8020208:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 802020c:	fb02 8616 	mls	r6, r2, r6, r8
 8020210:	4604      	mov	r4, r0
 8020212:	f100 0b50 	add.w	fp, r0, #80	; 0x50
 8020216:	9300      	str	r3, [sp, #0]
 8020218:	f04f 0e07 	mov.w	lr, #7
 802021c:	7a22      	ldrb	r2, [r4, #8]
 802021e:	6963      	ldr	r3, [r4, #20]
 8020220:	2a4a      	cmp	r2, #74	; 0x4a
 8020222:	d128      	bne.n	8020276 <__tzcalc_limits+0xce>
 8020224:	9900      	ldr	r1, [sp, #0]
 8020226:	18ea      	adds	r2, r5, r3
 8020228:	b901      	cbnz	r1, 802022c <__tzcalc_limits+0x84>
 802022a:	b906      	cbnz	r6, 802022e <__tzcalc_limits+0x86>
 802022c:	bb0f      	cbnz	r7, 8020272 <__tzcalc_limits+0xca>
 802022e:	2b3b      	cmp	r3, #59	; 0x3b
 8020230:	bfd4      	ite	le
 8020232:	2300      	movle	r3, #0
 8020234:	2301      	movgt	r3, #1
 8020236:	4413      	add	r3, r2
 8020238:	1e5a      	subs	r2, r3, #1
 802023a:	69a3      	ldr	r3, [r4, #24]
 802023c:	492c      	ldr	r1, [pc, #176]	; (80202f0 <__tzcalc_limits+0x148>)
 802023e:	fb01 3202 	mla	r2, r1, r2, r3
 8020242:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8020244:	4413      	add	r3, r2
 8020246:	461a      	mov	r2, r3
 8020248:	17db      	asrs	r3, r3, #31
 802024a:	e9c4 2308 	strd	r2, r3, [r4, #32]
 802024e:	3428      	adds	r4, #40	; 0x28
 8020250:	45a3      	cmp	fp, r4
 8020252:	d1e3      	bne.n	802021c <__tzcalc_limits+0x74>
 8020254:	e9d0 4508 	ldrd	r4, r5, [r0, #32]
 8020258:	e9d0 2312 	ldrd	r2, r3, [r0, #72]	; 0x48
 802025c:	4294      	cmp	r4, r2
 802025e:	eb75 0303 	sbcs.w	r3, r5, r3
 8020262:	bfb4      	ite	lt
 8020264:	2301      	movlt	r3, #1
 8020266:	2300      	movge	r3, #0
 8020268:	6003      	str	r3, [r0, #0]
 802026a:	2001      	movs	r0, #1
 802026c:	b003      	add	sp, #12
 802026e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020272:	2300      	movs	r3, #0
 8020274:	e7df      	b.n	8020236 <__tzcalc_limits+0x8e>
 8020276:	2a44      	cmp	r2, #68	; 0x44
 8020278:	d101      	bne.n	802027e <__tzcalc_limits+0xd6>
 802027a:	18ea      	adds	r2, r5, r3
 802027c:	e7dd      	b.n	802023a <__tzcalc_limits+0x92>
 802027e:	9a00      	ldr	r2, [sp, #0]
 8020280:	bb72      	cbnz	r2, 80202e0 <__tzcalc_limits+0x138>
 8020282:	2e00      	cmp	r6, #0
 8020284:	bf0c      	ite	eq
 8020286:	46e1      	moveq	r9, ip
 8020288:	f04f 0901 	movne.w	r9, #1
 802028c:	2230      	movs	r2, #48	; 0x30
 802028e:	fb02 f909 	mul.w	r9, r2, r9
 8020292:	68e2      	ldr	r2, [r4, #12]
 8020294:	9201      	str	r2, [sp, #4]
 8020296:	f04f 0800 	mov.w	r8, #0
 802029a:	462a      	mov	r2, r5
 802029c:	f108 0801 	add.w	r8, r8, #1
 80202a0:	4914      	ldr	r1, [pc, #80]	; (80202f4 <__tzcalc_limits+0x14c>)
 80202a2:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
 80202a6:	448a      	add	sl, r1
 80202a8:	9901      	ldr	r1, [sp, #4]
 80202aa:	f85a ac04 	ldr.w	sl, [sl, #-4]
 80202ae:	4541      	cmp	r1, r8
 80202b0:	dc18      	bgt.n	80202e4 <__tzcalc_limits+0x13c>
 80202b2:	f102 0804 	add.w	r8, r2, #4
 80202b6:	fb98 f9fe 	sdiv	r9, r8, lr
 80202ba:	ebc9 09c9 	rsb	r9, r9, r9, lsl #3
 80202be:	eba8 0909 	sub.w	r9, r8, r9
 80202c2:	ebb3 0909 	subs.w	r9, r3, r9
 80202c6:	6923      	ldr	r3, [r4, #16]
 80202c8:	f103 33ff 	add.w	r3, r3, #4294967295
 80202cc:	bf48      	it	mi
 80202ce:	f109 0907 	addmi.w	r9, r9, #7
 80202d2:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 80202d6:	444b      	add	r3, r9
 80202d8:	4553      	cmp	r3, sl
 80202da:	da05      	bge.n	80202e8 <__tzcalc_limits+0x140>
 80202dc:	441a      	add	r2, r3
 80202de:	e7ac      	b.n	802023a <__tzcalc_limits+0x92>
 80202e0:	46e1      	mov	r9, ip
 80202e2:	e7d3      	b.n	802028c <__tzcalc_limits+0xe4>
 80202e4:	4452      	add	r2, sl
 80202e6:	e7d9      	b.n	802029c <__tzcalc_limits+0xf4>
 80202e8:	3b07      	subs	r3, #7
 80202ea:	e7f5      	b.n	80202d8 <__tzcalc_limits+0x130>
 80202ec:	2000      	movs	r0, #0
 80202ee:	e7bd      	b.n	802026c <__tzcalc_limits+0xc4>
 80202f0:	00015180 	.word	0x00015180
 80202f4:	0803dce8 	.word	0x0803dce8

080202f8 <__tz_lock>:
 80202f8:	4770      	bx	lr

080202fa <__tz_unlock>:
 80202fa:	4770      	bx	lr

080202fc <_tzset_unlocked>:
 80202fc:	4b01      	ldr	r3, [pc, #4]	; (8020304 <_tzset_unlocked+0x8>)
 80202fe:	6818      	ldr	r0, [r3, #0]
 8020300:	f000 b802 	b.w	8020308 <_tzset_unlocked_r>
 8020304:	200004dc 	.word	0x200004dc

08020308 <_tzset_unlocked_r>:
 8020308:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802030c:	b08d      	sub	sp, #52	; 0x34
 802030e:	4607      	mov	r7, r0
 8020310:	f001 fa50 	bl	80217b4 <__gettzinfo>
 8020314:	49af      	ldr	r1, [pc, #700]	; (80205d4 <_tzset_unlocked_r+0x2cc>)
 8020316:	4eb0      	ldr	r6, [pc, #704]	; (80205d8 <_tzset_unlocked_r+0x2d0>)
 8020318:	4605      	mov	r5, r0
 802031a:	4638      	mov	r0, r7
 802031c:	f001 fa42 	bl	80217a4 <_getenv_r>
 8020320:	4604      	mov	r4, r0
 8020322:	b970      	cbnz	r0, 8020342 <_tzset_unlocked_r+0x3a>
 8020324:	4bad      	ldr	r3, [pc, #692]	; (80205dc <_tzset_unlocked_r+0x2d4>)
 8020326:	4aae      	ldr	r2, [pc, #696]	; (80205e0 <_tzset_unlocked_r+0x2d8>)
 8020328:	6018      	str	r0, [r3, #0]
 802032a:	4bae      	ldr	r3, [pc, #696]	; (80205e4 <_tzset_unlocked_r+0x2dc>)
 802032c:	6018      	str	r0, [r3, #0]
 802032e:	4bae      	ldr	r3, [pc, #696]	; (80205e8 <_tzset_unlocked_r+0x2e0>)
 8020330:	6830      	ldr	r0, [r6, #0]
 8020332:	e9c3 2200 	strd	r2, r2, [r3]
 8020336:	f7fe fc99 	bl	801ec6c <free>
 802033a:	6034      	str	r4, [r6, #0]
 802033c:	b00d      	add	sp, #52	; 0x34
 802033e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020342:	6831      	ldr	r1, [r6, #0]
 8020344:	2900      	cmp	r1, #0
 8020346:	d15f      	bne.n	8020408 <_tzset_unlocked_r+0x100>
 8020348:	6830      	ldr	r0, [r6, #0]
 802034a:	f7fe fc8f 	bl	801ec6c <free>
 802034e:	4620      	mov	r0, r4
 8020350:	f7df ff80 	bl	8000254 <strlen>
 8020354:	1c41      	adds	r1, r0, #1
 8020356:	4638      	mov	r0, r7
 8020358:	f7fe ffc0 	bl	801f2dc <_malloc_r>
 802035c:	6030      	str	r0, [r6, #0]
 802035e:	2800      	cmp	r0, #0
 8020360:	d157      	bne.n	8020412 <_tzset_unlocked_r+0x10a>
 8020362:	7823      	ldrb	r3, [r4, #0]
 8020364:	4aa1      	ldr	r2, [pc, #644]	; (80205ec <_tzset_unlocked_r+0x2e4>)
 8020366:	49a2      	ldr	r1, [pc, #648]	; (80205f0 <_tzset_unlocked_r+0x2e8>)
 8020368:	2b3a      	cmp	r3, #58	; 0x3a
 802036a:	bf08      	it	eq
 802036c:	3401      	addeq	r4, #1
 802036e:	ae0a      	add	r6, sp, #40	; 0x28
 8020370:	4633      	mov	r3, r6
 8020372:	4620      	mov	r0, r4
 8020374:	f7ff fdc0 	bl	801fef8 <siscanf>
 8020378:	2800      	cmp	r0, #0
 802037a:	dddf      	ble.n	802033c <_tzset_unlocked_r+0x34>
 802037c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802037e:	18e7      	adds	r7, r4, r3
 8020380:	5ce3      	ldrb	r3, [r4, r3]
 8020382:	2b2d      	cmp	r3, #45	; 0x2d
 8020384:	d149      	bne.n	802041a <_tzset_unlocked_r+0x112>
 8020386:	3701      	adds	r7, #1
 8020388:	f04f 34ff 	mov.w	r4, #4294967295
 802038c:	f10d 0a20 	add.w	sl, sp, #32
 8020390:	f10d 0b1e 	add.w	fp, sp, #30
 8020394:	f04f 0800 	mov.w	r8, #0
 8020398:	9603      	str	r6, [sp, #12]
 802039a:	e9cd 6a01 	strd	r6, sl, [sp, #4]
 802039e:	f8cd b000 	str.w	fp, [sp]
 80203a2:	4633      	mov	r3, r6
 80203a4:	aa07      	add	r2, sp, #28
 80203a6:	4993      	ldr	r1, [pc, #588]	; (80205f4 <_tzset_unlocked_r+0x2ec>)
 80203a8:	f8ad 801e 	strh.w	r8, [sp, #30]
 80203ac:	4638      	mov	r0, r7
 80203ae:	f8ad 8020 	strh.w	r8, [sp, #32]
 80203b2:	f7ff fda1 	bl	801fef8 <siscanf>
 80203b6:	4540      	cmp	r0, r8
 80203b8:	ddc0      	ble.n	802033c <_tzset_unlocked_r+0x34>
 80203ba:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 80203be:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 80203c2:	f8df 923c 	ldr.w	r9, [pc, #572]	; 8020600 <_tzset_unlocked_r+0x2f8>
 80203c6:	213c      	movs	r1, #60	; 0x3c
 80203c8:	fb01 2203 	mla	r2, r1, r3, r2
 80203cc:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 80203d0:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80203d4:	fb01 2303 	mla	r3, r1, r3, r2
 80203d8:	435c      	muls	r4, r3
 80203da:	62ac      	str	r4, [r5, #40]	; 0x28
 80203dc:	4c82      	ldr	r4, [pc, #520]	; (80205e8 <_tzset_unlocked_r+0x2e0>)
 80203de:	4b83      	ldr	r3, [pc, #524]	; (80205ec <_tzset_unlocked_r+0x2e4>)
 80203e0:	6023      	str	r3, [r4, #0]
 80203e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80203e4:	4982      	ldr	r1, [pc, #520]	; (80205f0 <_tzset_unlocked_r+0x2e8>)
 80203e6:	441f      	add	r7, r3
 80203e8:	464a      	mov	r2, r9
 80203ea:	4633      	mov	r3, r6
 80203ec:	4638      	mov	r0, r7
 80203ee:	f7ff fd83 	bl	801fef8 <siscanf>
 80203f2:	4540      	cmp	r0, r8
 80203f4:	dc16      	bgt.n	8020424 <_tzset_unlocked_r+0x11c>
 80203f6:	6823      	ldr	r3, [r4, #0]
 80203f8:	6063      	str	r3, [r4, #4]
 80203fa:	4b78      	ldr	r3, [pc, #480]	; (80205dc <_tzset_unlocked_r+0x2d4>)
 80203fc:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 80203fe:	601a      	str	r2, [r3, #0]
 8020400:	4b78      	ldr	r3, [pc, #480]	; (80205e4 <_tzset_unlocked_r+0x2dc>)
 8020402:	f8c3 8000 	str.w	r8, [r3]
 8020406:	e799      	b.n	802033c <_tzset_unlocked_r+0x34>
 8020408:	f7df ff1a 	bl	8000240 <strcmp>
 802040c:	2800      	cmp	r0, #0
 802040e:	d095      	beq.n	802033c <_tzset_unlocked_r+0x34>
 8020410:	e79a      	b.n	8020348 <_tzset_unlocked_r+0x40>
 8020412:	4621      	mov	r1, r4
 8020414:	f7ff fdf5 	bl	8020002 <strcpy>
 8020418:	e7a3      	b.n	8020362 <_tzset_unlocked_r+0x5a>
 802041a:	2b2b      	cmp	r3, #43	; 0x2b
 802041c:	bf08      	it	eq
 802041e:	3701      	addeq	r7, #1
 8020420:	2401      	movs	r4, #1
 8020422:	e7b3      	b.n	802038c <_tzset_unlocked_r+0x84>
 8020424:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8020426:	f8c4 9004 	str.w	r9, [r4, #4]
 802042a:	18fc      	adds	r4, r7, r3
 802042c:	5cfb      	ldrb	r3, [r7, r3]
 802042e:	2b2d      	cmp	r3, #45	; 0x2d
 8020430:	f040 808b 	bne.w	802054a <_tzset_unlocked_r+0x242>
 8020434:	3401      	adds	r4, #1
 8020436:	f04f 37ff 	mov.w	r7, #4294967295
 802043a:	2300      	movs	r3, #0
 802043c:	f8ad 301c 	strh.w	r3, [sp, #28]
 8020440:	f8ad 301e 	strh.w	r3, [sp, #30]
 8020444:	f8ad 3020 	strh.w	r3, [sp, #32]
 8020448:	930a      	str	r3, [sp, #40]	; 0x28
 802044a:	e9cd a602 	strd	sl, r6, [sp, #8]
 802044e:	e9cd b600 	strd	fp, r6, [sp]
 8020452:	4633      	mov	r3, r6
 8020454:	aa07      	add	r2, sp, #28
 8020456:	4967      	ldr	r1, [pc, #412]	; (80205f4 <_tzset_unlocked_r+0x2ec>)
 8020458:	4620      	mov	r0, r4
 802045a:	f7ff fd4d 	bl	801fef8 <siscanf>
 802045e:	2800      	cmp	r0, #0
 8020460:	dc78      	bgt.n	8020554 <_tzset_unlocked_r+0x24c>
 8020462:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8020464:	f5a3 6361 	sub.w	r3, r3, #3600	; 0xe10
 8020468:	652b      	str	r3, [r5, #80]	; 0x50
 802046a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802046c:	462f      	mov	r7, r5
 802046e:	441c      	add	r4, r3
 8020470:	f04f 0900 	mov.w	r9, #0
 8020474:	7823      	ldrb	r3, [r4, #0]
 8020476:	2b2c      	cmp	r3, #44	; 0x2c
 8020478:	bf08      	it	eq
 802047a:	3401      	addeq	r4, #1
 802047c:	f894 8000 	ldrb.w	r8, [r4]
 8020480:	f1b8 0f4d 	cmp.w	r8, #77	; 0x4d
 8020484:	d179      	bne.n	802057a <_tzset_unlocked_r+0x272>
 8020486:	f10d 0326 	add.w	r3, sp, #38	; 0x26
 802048a:	e9cd 6301 	strd	r6, r3, [sp, #4]
 802048e:	ab09      	add	r3, sp, #36	; 0x24
 8020490:	9300      	str	r3, [sp, #0]
 8020492:	9603      	str	r6, [sp, #12]
 8020494:	4633      	mov	r3, r6
 8020496:	f10d 0222 	add.w	r2, sp, #34	; 0x22
 802049a:	4957      	ldr	r1, [pc, #348]	; (80205f8 <_tzset_unlocked_r+0x2f0>)
 802049c:	4620      	mov	r0, r4
 802049e:	f7ff fd2b 	bl	801fef8 <siscanf>
 80204a2:	2803      	cmp	r0, #3
 80204a4:	f47f af4a 	bne.w	802033c <_tzset_unlocked_r+0x34>
 80204a8:	f8bd 1022 	ldrh.w	r1, [sp, #34]	; 0x22
 80204ac:	1e4b      	subs	r3, r1, #1
 80204ae:	2b0b      	cmp	r3, #11
 80204b0:	f63f af44 	bhi.w	802033c <_tzset_unlocked_r+0x34>
 80204b4:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 80204b8:	1e53      	subs	r3, r2, #1
 80204ba:	2b04      	cmp	r3, #4
 80204bc:	f63f af3e 	bhi.w	802033c <_tzset_unlocked_r+0x34>
 80204c0:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
 80204c4:	2b06      	cmp	r3, #6
 80204c6:	f63f af39 	bhi.w	802033c <_tzset_unlocked_r+0x34>
 80204ca:	e9c7 1203 	strd	r1, r2, [r7, #12]
 80204ce:	f887 8008 	strb.w	r8, [r7, #8]
 80204d2:	617b      	str	r3, [r7, #20]
 80204d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80204d6:	eb04 0803 	add.w	r8, r4, r3
 80204da:	2302      	movs	r3, #2
 80204dc:	f8ad 301c 	strh.w	r3, [sp, #28]
 80204e0:	2300      	movs	r3, #0
 80204e2:	f8ad 301e 	strh.w	r3, [sp, #30]
 80204e6:	f8ad 3020 	strh.w	r3, [sp, #32]
 80204ea:	930a      	str	r3, [sp, #40]	; 0x28
 80204ec:	f898 3000 	ldrb.w	r3, [r8]
 80204f0:	2b2f      	cmp	r3, #47	; 0x2f
 80204f2:	d109      	bne.n	8020508 <_tzset_unlocked_r+0x200>
 80204f4:	e9cd a602 	strd	sl, r6, [sp, #8]
 80204f8:	e9cd b600 	strd	fp, r6, [sp]
 80204fc:	4633      	mov	r3, r6
 80204fe:	aa07      	add	r2, sp, #28
 8020500:	493e      	ldr	r1, [pc, #248]	; (80205fc <_tzset_unlocked_r+0x2f4>)
 8020502:	4640      	mov	r0, r8
 8020504:	f7ff fcf8 	bl	801fef8 <siscanf>
 8020508:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 802050c:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8020510:	213c      	movs	r1, #60	; 0x3c
 8020512:	fb01 2203 	mla	r2, r1, r3, r2
 8020516:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 802051a:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 802051e:	fb01 2303 	mla	r3, r1, r3, r2
 8020522:	61bb      	str	r3, [r7, #24]
 8020524:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8020526:	3728      	adds	r7, #40	; 0x28
 8020528:	4444      	add	r4, r8
 802052a:	f1b9 0f00 	cmp.w	r9, #0
 802052e:	d021      	beq.n	8020574 <_tzset_unlocked_r+0x26c>
 8020530:	6868      	ldr	r0, [r5, #4]
 8020532:	f7ff fe39 	bl	80201a8 <__tzcalc_limits>
 8020536:	4b29      	ldr	r3, [pc, #164]	; (80205dc <_tzset_unlocked_r+0x2d4>)
 8020538:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 802053a:	601a      	str	r2, [r3, #0]
 802053c:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 802053e:	1a9b      	subs	r3, r3, r2
 8020540:	4a28      	ldr	r2, [pc, #160]	; (80205e4 <_tzset_unlocked_r+0x2dc>)
 8020542:	bf18      	it	ne
 8020544:	2301      	movne	r3, #1
 8020546:	6013      	str	r3, [r2, #0]
 8020548:	e6f8      	b.n	802033c <_tzset_unlocked_r+0x34>
 802054a:	2b2b      	cmp	r3, #43	; 0x2b
 802054c:	bf08      	it	eq
 802054e:	3401      	addeq	r4, #1
 8020550:	2701      	movs	r7, #1
 8020552:	e772      	b.n	802043a <_tzset_unlocked_r+0x132>
 8020554:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8020558:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 802055c:	213c      	movs	r1, #60	; 0x3c
 802055e:	fb01 2203 	mla	r2, r1, r3, r2
 8020562:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8020566:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 802056a:	fb01 2303 	mla	r3, r1, r3, r2
 802056e:	435f      	muls	r7, r3
 8020570:	652f      	str	r7, [r5, #80]	; 0x50
 8020572:	e77a      	b.n	802046a <_tzset_unlocked_r+0x162>
 8020574:	f04f 0901 	mov.w	r9, #1
 8020578:	e77c      	b.n	8020474 <_tzset_unlocked_r+0x16c>
 802057a:	f1b8 0f4a 	cmp.w	r8, #74	; 0x4a
 802057e:	bf06      	itte	eq
 8020580:	3401      	addeq	r4, #1
 8020582:	4643      	moveq	r3, r8
 8020584:	2344      	movne	r3, #68	; 0x44
 8020586:	220a      	movs	r2, #10
 8020588:	a90b      	add	r1, sp, #44	; 0x2c
 802058a:	4620      	mov	r0, r4
 802058c:	9305      	str	r3, [sp, #20]
 802058e:	f002 fbf3 	bl	8022d78 <strtoul>
 8020592:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 8020596:	f8ad 0026 	strh.w	r0, [sp, #38]	; 0x26
 802059a:	45a0      	cmp	r8, r4
 802059c:	9b05      	ldr	r3, [sp, #20]
 802059e:	d114      	bne.n	80205ca <_tzset_unlocked_r+0x2c2>
 80205a0:	234d      	movs	r3, #77	; 0x4d
 80205a2:	f1b9 0f00 	cmp.w	r9, #0
 80205a6:	d107      	bne.n	80205b8 <_tzset_unlocked_r+0x2b0>
 80205a8:	722b      	strb	r3, [r5, #8]
 80205aa:	2103      	movs	r1, #3
 80205ac:	2302      	movs	r3, #2
 80205ae:	e9c5 1303 	strd	r1, r3, [r5, #12]
 80205b2:	f8c5 9014 	str.w	r9, [r5, #20]
 80205b6:	e790      	b.n	80204da <_tzset_unlocked_r+0x1d2>
 80205b8:	f885 3030 	strb.w	r3, [r5, #48]	; 0x30
 80205bc:	220b      	movs	r2, #11
 80205be:	2301      	movs	r3, #1
 80205c0:	e9c5 230d 	strd	r2, r3, [r5, #52]	; 0x34
 80205c4:	2300      	movs	r3, #0
 80205c6:	63eb      	str	r3, [r5, #60]	; 0x3c
 80205c8:	e787      	b.n	80204da <_tzset_unlocked_r+0x1d2>
 80205ca:	b280      	uxth	r0, r0
 80205cc:	723b      	strb	r3, [r7, #8]
 80205ce:	6178      	str	r0, [r7, #20]
 80205d0:	e783      	b.n	80204da <_tzset_unlocked_r+0x1d2>
 80205d2:	bf00      	nop
 80205d4:	0803dd7a 	.word	0x0803dd7a
 80205d8:	20022668 	.word	0x20022668
 80205dc:	20022670 	.word	0x20022670
 80205e0:	0803dd7d 	.word	0x0803dd7d
 80205e4:	2002266c 	.word	0x2002266c
 80205e8:	200006ac 	.word	0x200006ac
 80205ec:	2002265b 	.word	0x2002265b
 80205f0:	0803dd81 	.word	0x0803dd81
 80205f4:	0803dda4 	.word	0x0803dda4
 80205f8:	0803dd90 	.word	0x0803dd90
 80205fc:	0803dda3 	.word	0x0803dda3
 8020600:	20022650 	.word	0x20022650

08020604 <__swbuf_r>:
 8020604:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020606:	460e      	mov	r6, r1
 8020608:	4614      	mov	r4, r2
 802060a:	4605      	mov	r5, r0
 802060c:	b118      	cbz	r0, 8020616 <__swbuf_r+0x12>
 802060e:	6983      	ldr	r3, [r0, #24]
 8020610:	b90b      	cbnz	r3, 8020616 <__swbuf_r+0x12>
 8020612:	f001 f801 	bl	8021618 <__sinit>
 8020616:	4b21      	ldr	r3, [pc, #132]	; (802069c <__swbuf_r+0x98>)
 8020618:	429c      	cmp	r4, r3
 802061a:	d12a      	bne.n	8020672 <__swbuf_r+0x6e>
 802061c:	686c      	ldr	r4, [r5, #4]
 802061e:	69a3      	ldr	r3, [r4, #24]
 8020620:	60a3      	str	r3, [r4, #8]
 8020622:	89a3      	ldrh	r3, [r4, #12]
 8020624:	071a      	lsls	r2, r3, #28
 8020626:	d52e      	bpl.n	8020686 <__swbuf_r+0x82>
 8020628:	6923      	ldr	r3, [r4, #16]
 802062a:	b363      	cbz	r3, 8020686 <__swbuf_r+0x82>
 802062c:	6923      	ldr	r3, [r4, #16]
 802062e:	6820      	ldr	r0, [r4, #0]
 8020630:	1ac0      	subs	r0, r0, r3
 8020632:	6963      	ldr	r3, [r4, #20]
 8020634:	b2f6      	uxtb	r6, r6
 8020636:	4283      	cmp	r3, r0
 8020638:	4637      	mov	r7, r6
 802063a:	dc04      	bgt.n	8020646 <__swbuf_r+0x42>
 802063c:	4621      	mov	r1, r4
 802063e:	4628      	mov	r0, r5
 8020640:	f000 ff80 	bl	8021544 <_fflush_r>
 8020644:	bb28      	cbnz	r0, 8020692 <__swbuf_r+0x8e>
 8020646:	68a3      	ldr	r3, [r4, #8]
 8020648:	3b01      	subs	r3, #1
 802064a:	60a3      	str	r3, [r4, #8]
 802064c:	6823      	ldr	r3, [r4, #0]
 802064e:	1c5a      	adds	r2, r3, #1
 8020650:	6022      	str	r2, [r4, #0]
 8020652:	701e      	strb	r6, [r3, #0]
 8020654:	6963      	ldr	r3, [r4, #20]
 8020656:	3001      	adds	r0, #1
 8020658:	4283      	cmp	r3, r0
 802065a:	d004      	beq.n	8020666 <__swbuf_r+0x62>
 802065c:	89a3      	ldrh	r3, [r4, #12]
 802065e:	07db      	lsls	r3, r3, #31
 8020660:	d519      	bpl.n	8020696 <__swbuf_r+0x92>
 8020662:	2e0a      	cmp	r6, #10
 8020664:	d117      	bne.n	8020696 <__swbuf_r+0x92>
 8020666:	4621      	mov	r1, r4
 8020668:	4628      	mov	r0, r5
 802066a:	f000 ff6b 	bl	8021544 <_fflush_r>
 802066e:	b190      	cbz	r0, 8020696 <__swbuf_r+0x92>
 8020670:	e00f      	b.n	8020692 <__swbuf_r+0x8e>
 8020672:	4b0b      	ldr	r3, [pc, #44]	; (80206a0 <__swbuf_r+0x9c>)
 8020674:	429c      	cmp	r4, r3
 8020676:	d101      	bne.n	802067c <__swbuf_r+0x78>
 8020678:	68ac      	ldr	r4, [r5, #8]
 802067a:	e7d0      	b.n	802061e <__swbuf_r+0x1a>
 802067c:	4b09      	ldr	r3, [pc, #36]	; (80206a4 <__swbuf_r+0xa0>)
 802067e:	429c      	cmp	r4, r3
 8020680:	bf08      	it	eq
 8020682:	68ec      	ldreq	r4, [r5, #12]
 8020684:	e7cb      	b.n	802061e <__swbuf_r+0x1a>
 8020686:	4621      	mov	r1, r4
 8020688:	4628      	mov	r0, r5
 802068a:	f000 f82d 	bl	80206e8 <__swsetup_r>
 802068e:	2800      	cmp	r0, #0
 8020690:	d0cc      	beq.n	802062c <__swbuf_r+0x28>
 8020692:	f04f 37ff 	mov.w	r7, #4294967295
 8020696:	4638      	mov	r0, r7
 8020698:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 802069a:	bf00      	nop
 802069c:	0803df40 	.word	0x0803df40
 80206a0:	0803df60 	.word	0x0803df60
 80206a4:	0803df20 	.word	0x0803df20

080206a8 <__ascii_wctomb>:
 80206a8:	b149      	cbz	r1, 80206be <__ascii_wctomb+0x16>
 80206aa:	2aff      	cmp	r2, #255	; 0xff
 80206ac:	bf85      	ittet	hi
 80206ae:	238a      	movhi	r3, #138	; 0x8a
 80206b0:	6003      	strhi	r3, [r0, #0]
 80206b2:	700a      	strbls	r2, [r1, #0]
 80206b4:	f04f 30ff 	movhi.w	r0, #4294967295
 80206b8:	bf98      	it	ls
 80206ba:	2001      	movls	r0, #1
 80206bc:	4770      	bx	lr
 80206be:	4608      	mov	r0, r1
 80206c0:	4770      	bx	lr
	...

080206c4 <_write_r>:
 80206c4:	b538      	push	{r3, r4, r5, lr}
 80206c6:	4c07      	ldr	r4, [pc, #28]	; (80206e4 <_write_r+0x20>)
 80206c8:	4605      	mov	r5, r0
 80206ca:	4608      	mov	r0, r1
 80206cc:	4611      	mov	r1, r2
 80206ce:	2200      	movs	r2, #0
 80206d0:	6022      	str	r2, [r4, #0]
 80206d2:	461a      	mov	r2, r3
 80206d4:	f7e0 ff90 	bl	80015f8 <_write>
 80206d8:	1c43      	adds	r3, r0, #1
 80206da:	d102      	bne.n	80206e2 <_write_r+0x1e>
 80206dc:	6823      	ldr	r3, [r4, #0]
 80206de:	b103      	cbz	r3, 80206e2 <_write_r+0x1e>
 80206e0:	602b      	str	r3, [r5, #0]
 80206e2:	bd38      	pop	{r3, r4, r5, pc}
 80206e4:	20036100 	.word	0x20036100

080206e8 <__swsetup_r>:
 80206e8:	4b32      	ldr	r3, [pc, #200]	; (80207b4 <__swsetup_r+0xcc>)
 80206ea:	b570      	push	{r4, r5, r6, lr}
 80206ec:	681d      	ldr	r5, [r3, #0]
 80206ee:	4606      	mov	r6, r0
 80206f0:	460c      	mov	r4, r1
 80206f2:	b125      	cbz	r5, 80206fe <__swsetup_r+0x16>
 80206f4:	69ab      	ldr	r3, [r5, #24]
 80206f6:	b913      	cbnz	r3, 80206fe <__swsetup_r+0x16>
 80206f8:	4628      	mov	r0, r5
 80206fa:	f000 ff8d 	bl	8021618 <__sinit>
 80206fe:	4b2e      	ldr	r3, [pc, #184]	; (80207b8 <__swsetup_r+0xd0>)
 8020700:	429c      	cmp	r4, r3
 8020702:	d10f      	bne.n	8020724 <__swsetup_r+0x3c>
 8020704:	686c      	ldr	r4, [r5, #4]
 8020706:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802070a:	b29a      	uxth	r2, r3
 802070c:	0715      	lsls	r5, r2, #28
 802070e:	d42c      	bmi.n	802076a <__swsetup_r+0x82>
 8020710:	06d0      	lsls	r0, r2, #27
 8020712:	d411      	bmi.n	8020738 <__swsetup_r+0x50>
 8020714:	2209      	movs	r2, #9
 8020716:	6032      	str	r2, [r6, #0]
 8020718:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 802071c:	81a3      	strh	r3, [r4, #12]
 802071e:	f04f 30ff 	mov.w	r0, #4294967295
 8020722:	e03e      	b.n	80207a2 <__swsetup_r+0xba>
 8020724:	4b25      	ldr	r3, [pc, #148]	; (80207bc <__swsetup_r+0xd4>)
 8020726:	429c      	cmp	r4, r3
 8020728:	d101      	bne.n	802072e <__swsetup_r+0x46>
 802072a:	68ac      	ldr	r4, [r5, #8]
 802072c:	e7eb      	b.n	8020706 <__swsetup_r+0x1e>
 802072e:	4b24      	ldr	r3, [pc, #144]	; (80207c0 <__swsetup_r+0xd8>)
 8020730:	429c      	cmp	r4, r3
 8020732:	bf08      	it	eq
 8020734:	68ec      	ldreq	r4, [r5, #12]
 8020736:	e7e6      	b.n	8020706 <__swsetup_r+0x1e>
 8020738:	0751      	lsls	r1, r2, #29
 802073a:	d512      	bpl.n	8020762 <__swsetup_r+0x7a>
 802073c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 802073e:	b141      	cbz	r1, 8020752 <__swsetup_r+0x6a>
 8020740:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8020744:	4299      	cmp	r1, r3
 8020746:	d002      	beq.n	802074e <__swsetup_r+0x66>
 8020748:	4630      	mov	r0, r6
 802074a:	f7fe fd79 	bl	801f240 <_free_r>
 802074e:	2300      	movs	r3, #0
 8020750:	6363      	str	r3, [r4, #52]	; 0x34
 8020752:	89a3      	ldrh	r3, [r4, #12]
 8020754:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8020758:	81a3      	strh	r3, [r4, #12]
 802075a:	2300      	movs	r3, #0
 802075c:	6063      	str	r3, [r4, #4]
 802075e:	6923      	ldr	r3, [r4, #16]
 8020760:	6023      	str	r3, [r4, #0]
 8020762:	89a3      	ldrh	r3, [r4, #12]
 8020764:	f043 0308 	orr.w	r3, r3, #8
 8020768:	81a3      	strh	r3, [r4, #12]
 802076a:	6923      	ldr	r3, [r4, #16]
 802076c:	b94b      	cbnz	r3, 8020782 <__swsetup_r+0x9a>
 802076e:	89a3      	ldrh	r3, [r4, #12]
 8020770:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8020774:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8020778:	d003      	beq.n	8020782 <__swsetup_r+0x9a>
 802077a:	4621      	mov	r1, r4
 802077c:	4630      	mov	r0, r6
 802077e:	f001 f90f 	bl	80219a0 <__smakebuf_r>
 8020782:	89a2      	ldrh	r2, [r4, #12]
 8020784:	f012 0301 	ands.w	r3, r2, #1
 8020788:	d00c      	beq.n	80207a4 <__swsetup_r+0xbc>
 802078a:	2300      	movs	r3, #0
 802078c:	60a3      	str	r3, [r4, #8]
 802078e:	6963      	ldr	r3, [r4, #20]
 8020790:	425b      	negs	r3, r3
 8020792:	61a3      	str	r3, [r4, #24]
 8020794:	6923      	ldr	r3, [r4, #16]
 8020796:	b953      	cbnz	r3, 80207ae <__swsetup_r+0xc6>
 8020798:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802079c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80207a0:	d1ba      	bne.n	8020718 <__swsetup_r+0x30>
 80207a2:	bd70      	pop	{r4, r5, r6, pc}
 80207a4:	0792      	lsls	r2, r2, #30
 80207a6:	bf58      	it	pl
 80207a8:	6963      	ldrpl	r3, [r4, #20]
 80207aa:	60a3      	str	r3, [r4, #8]
 80207ac:	e7f2      	b.n	8020794 <__swsetup_r+0xac>
 80207ae:	2000      	movs	r0, #0
 80207b0:	e7f7      	b.n	80207a2 <__swsetup_r+0xba>
 80207b2:	bf00      	nop
 80207b4:	200004dc 	.word	0x200004dc
 80207b8:	0803df40 	.word	0x0803df40
 80207bc:	0803df60 	.word	0x0803df60
 80207c0:	0803df20 	.word	0x0803df20

080207c4 <asctime>:
 80207c4:	4b09      	ldr	r3, [pc, #36]	; (80207ec <asctime+0x28>)
 80207c6:	b570      	push	{r4, r5, r6, lr}
 80207c8:	681c      	ldr	r4, [r3, #0]
 80207ca:	6c25      	ldr	r5, [r4, #64]	; 0x40
 80207cc:	4606      	mov	r6, r0
 80207ce:	b93d      	cbnz	r5, 80207e0 <asctime+0x1c>
 80207d0:	201a      	movs	r0, #26
 80207d2:	f7fe fa43 	bl	801ec5c <malloc>
 80207d6:	221a      	movs	r2, #26
 80207d8:	6420      	str	r0, [r4, #64]	; 0x40
 80207da:	4629      	mov	r1, r5
 80207dc:	f7fe fa93 	bl	801ed06 <memset>
 80207e0:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80207e2:	4630      	mov	r0, r6
 80207e4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80207e8:	f000 b802 	b.w	80207f0 <asctime_r>
 80207ec:	200004dc 	.word	0x200004dc

080207f0 <asctime_r>:
 80207f0:	b510      	push	{r4, lr}
 80207f2:	460c      	mov	r4, r1
 80207f4:	6941      	ldr	r1, [r0, #20]
 80207f6:	6903      	ldr	r3, [r0, #16]
 80207f8:	6982      	ldr	r2, [r0, #24]
 80207fa:	b086      	sub	sp, #24
 80207fc:	f201 716c 	addw	r1, r1, #1900	; 0x76c
 8020800:	9104      	str	r1, [sp, #16]
 8020802:	6801      	ldr	r1, [r0, #0]
 8020804:	9103      	str	r1, [sp, #12]
 8020806:	6841      	ldr	r1, [r0, #4]
 8020808:	9102      	str	r1, [sp, #8]
 802080a:	6881      	ldr	r1, [r0, #8]
 802080c:	9101      	str	r1, [sp, #4]
 802080e:	68c1      	ldr	r1, [r0, #12]
 8020810:	9100      	str	r1, [sp, #0]
 8020812:	4907      	ldr	r1, [pc, #28]	; (8020830 <asctime_r+0x40>)
 8020814:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8020818:	440b      	add	r3, r1
 802081a:	4906      	ldr	r1, [pc, #24]	; (8020834 <asctime_r+0x44>)
 802081c:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8020820:	440a      	add	r2, r1
 8020822:	4620      	mov	r0, r4
 8020824:	4904      	ldr	r1, [pc, #16]	; (8020838 <asctime_r+0x48>)
 8020826:	f7ff fb47 	bl	801feb8 <siprintf>
 802082a:	4620      	mov	r0, r4
 802082c:	b006      	add	sp, #24
 802082e:	bd10      	pop	{r4, pc}
 8020830:	0803ddeb 	.word	0x0803ddeb
 8020834:	0803ddd6 	.word	0x0803ddd6
 8020838:	0803ddb6 	.word	0x0803ddb6

0802083c <_close_r>:
 802083c:	b538      	push	{r3, r4, r5, lr}
 802083e:	4c06      	ldr	r4, [pc, #24]	; (8020858 <_close_r+0x1c>)
 8020840:	2300      	movs	r3, #0
 8020842:	4605      	mov	r5, r0
 8020844:	4608      	mov	r0, r1
 8020846:	6023      	str	r3, [r4, #0]
 8020848:	f7e3 fc28 	bl	800409c <_close>
 802084c:	1c43      	adds	r3, r0, #1
 802084e:	d102      	bne.n	8020856 <_close_r+0x1a>
 8020850:	6823      	ldr	r3, [r4, #0]
 8020852:	b103      	cbz	r3, 8020856 <_close_r+0x1a>
 8020854:	602b      	str	r3, [r5, #0]
 8020856:	bd38      	pop	{r3, r4, r5, pc}
 8020858:	20036100 	.word	0x20036100

0802085c <div>:
 802085c:	2900      	cmp	r1, #0
 802085e:	b510      	push	{r4, lr}
 8020860:	fb91 f4f2 	sdiv	r4, r1, r2
 8020864:	fb02 1314 	mls	r3, r2, r4, r1
 8020868:	db06      	blt.n	8020878 <div+0x1c>
 802086a:	2b00      	cmp	r3, #0
 802086c:	da01      	bge.n	8020872 <div+0x16>
 802086e:	3401      	adds	r4, #1
 8020870:	1a9b      	subs	r3, r3, r2
 8020872:	e9c0 4300 	strd	r4, r3, [r0]
 8020876:	bd10      	pop	{r4, pc}
 8020878:	2b00      	cmp	r3, #0
 802087a:	bfc4      	itt	gt
 802087c:	f104 34ff 	addgt.w	r4, r4, #4294967295
 8020880:	189b      	addgt	r3, r3, r2
 8020882:	e7f6      	b.n	8020872 <div+0x16>

08020884 <quorem>:
 8020884:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020888:	6903      	ldr	r3, [r0, #16]
 802088a:	690c      	ldr	r4, [r1, #16]
 802088c:	42a3      	cmp	r3, r4
 802088e:	4680      	mov	r8, r0
 8020890:	f2c0 8082 	blt.w	8020998 <quorem+0x114>
 8020894:	3c01      	subs	r4, #1
 8020896:	f101 0714 	add.w	r7, r1, #20
 802089a:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 802089e:	f100 0614 	add.w	r6, r0, #20
 80208a2:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80208a6:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80208aa:	eb06 030c 	add.w	r3, r6, ip
 80208ae:	3501      	adds	r5, #1
 80208b0:	eb07 090c 	add.w	r9, r7, ip
 80208b4:	9301      	str	r3, [sp, #4]
 80208b6:	fbb0 f5f5 	udiv	r5, r0, r5
 80208ba:	b395      	cbz	r5, 8020922 <quorem+0x9e>
 80208bc:	f04f 0a00 	mov.w	sl, #0
 80208c0:	4638      	mov	r0, r7
 80208c2:	46b6      	mov	lr, r6
 80208c4:	46d3      	mov	fp, sl
 80208c6:	f850 2b04 	ldr.w	r2, [r0], #4
 80208ca:	b293      	uxth	r3, r2
 80208cc:	fb05 a303 	mla	r3, r5, r3, sl
 80208d0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80208d4:	b29b      	uxth	r3, r3
 80208d6:	ebab 0303 	sub.w	r3, fp, r3
 80208da:	0c12      	lsrs	r2, r2, #16
 80208dc:	f8de b000 	ldr.w	fp, [lr]
 80208e0:	fb05 a202 	mla	r2, r5, r2, sl
 80208e4:	fa13 f38b 	uxtah	r3, r3, fp
 80208e8:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80208ec:	fa1f fb82 	uxth.w	fp, r2
 80208f0:	f8de 2000 	ldr.w	r2, [lr]
 80208f4:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80208f8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80208fc:	b29b      	uxth	r3, r3
 80208fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8020902:	4581      	cmp	r9, r0
 8020904:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8020908:	f84e 3b04 	str.w	r3, [lr], #4
 802090c:	d2db      	bcs.n	80208c6 <quorem+0x42>
 802090e:	f856 300c 	ldr.w	r3, [r6, ip]
 8020912:	b933      	cbnz	r3, 8020922 <quorem+0x9e>
 8020914:	9b01      	ldr	r3, [sp, #4]
 8020916:	3b04      	subs	r3, #4
 8020918:	429e      	cmp	r6, r3
 802091a:	461a      	mov	r2, r3
 802091c:	d330      	bcc.n	8020980 <quorem+0xfc>
 802091e:	f8c8 4010 	str.w	r4, [r8, #16]
 8020922:	4640      	mov	r0, r8
 8020924:	f001 fa94 	bl	8021e50 <__mcmp>
 8020928:	2800      	cmp	r0, #0
 802092a:	db25      	blt.n	8020978 <quorem+0xf4>
 802092c:	3501      	adds	r5, #1
 802092e:	4630      	mov	r0, r6
 8020930:	f04f 0c00 	mov.w	ip, #0
 8020934:	f857 2b04 	ldr.w	r2, [r7], #4
 8020938:	f8d0 e000 	ldr.w	lr, [r0]
 802093c:	b293      	uxth	r3, r2
 802093e:	ebac 0303 	sub.w	r3, ip, r3
 8020942:	0c12      	lsrs	r2, r2, #16
 8020944:	fa13 f38e 	uxtah	r3, r3, lr
 8020948:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 802094c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8020950:	b29b      	uxth	r3, r3
 8020952:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8020956:	45b9      	cmp	r9, r7
 8020958:	ea4f 4c22 	mov.w	ip, r2, asr #16
 802095c:	f840 3b04 	str.w	r3, [r0], #4
 8020960:	d2e8      	bcs.n	8020934 <quorem+0xb0>
 8020962:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8020966:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 802096a:	b92a      	cbnz	r2, 8020978 <quorem+0xf4>
 802096c:	3b04      	subs	r3, #4
 802096e:	429e      	cmp	r6, r3
 8020970:	461a      	mov	r2, r3
 8020972:	d30b      	bcc.n	802098c <quorem+0x108>
 8020974:	f8c8 4010 	str.w	r4, [r8, #16]
 8020978:	4628      	mov	r0, r5
 802097a:	b003      	add	sp, #12
 802097c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020980:	6812      	ldr	r2, [r2, #0]
 8020982:	3b04      	subs	r3, #4
 8020984:	2a00      	cmp	r2, #0
 8020986:	d1ca      	bne.n	802091e <quorem+0x9a>
 8020988:	3c01      	subs	r4, #1
 802098a:	e7c5      	b.n	8020918 <quorem+0x94>
 802098c:	6812      	ldr	r2, [r2, #0]
 802098e:	3b04      	subs	r3, #4
 8020990:	2a00      	cmp	r2, #0
 8020992:	d1ef      	bne.n	8020974 <quorem+0xf0>
 8020994:	3c01      	subs	r4, #1
 8020996:	e7ea      	b.n	802096e <quorem+0xea>
 8020998:	2000      	movs	r0, #0
 802099a:	e7ee      	b.n	802097a <quorem+0xf6>
 802099c:	0000      	movs	r0, r0
	...

080209a0 <_dtoa_r>:
 80209a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80209a4:	ec57 6b10 	vmov	r6, r7, d0
 80209a8:	b095      	sub	sp, #84	; 0x54
 80209aa:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80209ac:	9108      	str	r1, [sp, #32]
 80209ae:	4604      	mov	r4, r0
 80209b0:	920a      	str	r2, [sp, #40]	; 0x28
 80209b2:	9311      	str	r3, [sp, #68]	; 0x44
 80209b4:	f8dd 8078 	ldr.w	r8, [sp, #120]	; 0x78
 80209b8:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80209bc:	b93d      	cbnz	r5, 80209ce <_dtoa_r+0x2e>
 80209be:	2010      	movs	r0, #16
 80209c0:	f7fe f94c 	bl	801ec5c <malloc>
 80209c4:	6260      	str	r0, [r4, #36]	; 0x24
 80209c6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80209ca:	6005      	str	r5, [r0, #0]
 80209cc:	60c5      	str	r5, [r0, #12]
 80209ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80209d0:	6819      	ldr	r1, [r3, #0]
 80209d2:	b151      	cbz	r1, 80209ea <_dtoa_r+0x4a>
 80209d4:	685a      	ldr	r2, [r3, #4]
 80209d6:	604a      	str	r2, [r1, #4]
 80209d8:	2301      	movs	r3, #1
 80209da:	4093      	lsls	r3, r2
 80209dc:	608b      	str	r3, [r1, #8]
 80209de:	4620      	mov	r0, r4
 80209e0:	f001 f854 	bl	8021a8c <_Bfree>
 80209e4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80209e6:	2200      	movs	r2, #0
 80209e8:	601a      	str	r2, [r3, #0]
 80209ea:	1e3b      	subs	r3, r7, #0
 80209ec:	bfb9      	ittee	lt
 80209ee:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80209f2:	9303      	strlt	r3, [sp, #12]
 80209f4:	2300      	movge	r3, #0
 80209f6:	f8c8 3000 	strge.w	r3, [r8]
 80209fa:	9d03      	ldr	r5, [sp, #12]
 80209fc:	4bac      	ldr	r3, [pc, #688]	; (8020cb0 <_dtoa_r+0x310>)
 80209fe:	bfbc      	itt	lt
 8020a00:	2201      	movlt	r2, #1
 8020a02:	f8c8 2000 	strlt.w	r2, [r8]
 8020a06:	43ab      	bics	r3, r5
 8020a08:	d11b      	bne.n	8020a42 <_dtoa_r+0xa2>
 8020a0a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8020a0c:	f242 730f 	movw	r3, #9999	; 0x270f
 8020a10:	6013      	str	r3, [r2, #0]
 8020a12:	9b02      	ldr	r3, [sp, #8]
 8020a14:	b923      	cbnz	r3, 8020a20 <_dtoa_r+0x80>
 8020a16:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8020a1a:	2d00      	cmp	r5, #0
 8020a1c:	f000 84dd 	beq.w	80213da <_dtoa_r+0xa3a>
 8020a20:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8020a22:	b953      	cbnz	r3, 8020a3a <_dtoa_r+0x9a>
 8020a24:	4ba3      	ldr	r3, [pc, #652]	; (8020cb4 <_dtoa_r+0x314>)
 8020a26:	e020      	b.n	8020a6a <_dtoa_r+0xca>
 8020a28:	4ba3      	ldr	r3, [pc, #652]	; (8020cb8 <_dtoa_r+0x318>)
 8020a2a:	9304      	str	r3, [sp, #16]
 8020a2c:	3308      	adds	r3, #8
 8020a2e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8020a30:	6013      	str	r3, [r2, #0]
 8020a32:	9804      	ldr	r0, [sp, #16]
 8020a34:	b015      	add	sp, #84	; 0x54
 8020a36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020a3a:	4b9e      	ldr	r3, [pc, #632]	; (8020cb4 <_dtoa_r+0x314>)
 8020a3c:	9304      	str	r3, [sp, #16]
 8020a3e:	3303      	adds	r3, #3
 8020a40:	e7f5      	b.n	8020a2e <_dtoa_r+0x8e>
 8020a42:	ed9d 7b02 	vldr	d7, [sp, #8]
 8020a46:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8020a4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020a4e:	ed8d 7b04 	vstr	d7, [sp, #16]
 8020a52:	d10c      	bne.n	8020a6e <_dtoa_r+0xce>
 8020a54:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8020a56:	2301      	movs	r3, #1
 8020a58:	6013      	str	r3, [r2, #0]
 8020a5a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8020a5c:	2b00      	cmp	r3, #0
 8020a5e:	f000 84b9 	beq.w	80213d4 <_dtoa_r+0xa34>
 8020a62:	4b96      	ldr	r3, [pc, #600]	; (8020cbc <_dtoa_r+0x31c>)
 8020a64:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8020a66:	6013      	str	r3, [r2, #0]
 8020a68:	3b01      	subs	r3, #1
 8020a6a:	9304      	str	r3, [sp, #16]
 8020a6c:	e7e1      	b.n	8020a32 <_dtoa_r+0x92>
 8020a6e:	a913      	add	r1, sp, #76	; 0x4c
 8020a70:	aa12      	add	r2, sp, #72	; 0x48
 8020a72:	ed9d 0b04 	vldr	d0, [sp, #16]
 8020a76:	4620      	mov	r0, r4
 8020a78:	f001 fa61 	bl	8021f3e <__d2b>
 8020a7c:	f3c5 560a 	ubfx	r6, r5, #20, #11
 8020a80:	9001      	str	r0, [sp, #4]
 8020a82:	9912      	ldr	r1, [sp, #72]	; 0x48
 8020a84:	2e00      	cmp	r6, #0
 8020a86:	d046      	beq.n	8020b16 <_dtoa_r+0x176>
 8020a88:	9805      	ldr	r0, [sp, #20]
 8020a8a:	f3c0 0013 	ubfx	r0, r0, #0, #20
 8020a8e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8020a92:	f040 537f 	orr.w	r3, r0, #1069547520	; 0x3fc00000
 8020a96:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8020a9a:	f2a6 3aff 	subw	sl, r6, #1023	; 0x3ff
 8020a9e:	2700      	movs	r7, #0
 8020aa0:	ee07 aa90 	vmov	s15, sl
 8020aa4:	ec43 2b16 	vmov	d6, r2, r3
 8020aa8:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8020aac:	ed9f 4b7a 	vldr	d4, [pc, #488]	; 8020c98 <_dtoa_r+0x2f8>
 8020ab0:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 8020ab4:	ee36 7b47 	vsub.f64	d7, d6, d7
 8020ab8:	ed9f 6b79 	vldr	d6, [pc, #484]	; 8020ca0 <_dtoa_r+0x300>
 8020abc:	eea7 6b04 	vfma.f64	d6, d7, d4
 8020ac0:	eeb0 7b46 	vmov.f64	d7, d6
 8020ac4:	ed9f 6b78 	vldr	d6, [pc, #480]	; 8020ca8 <_dtoa_r+0x308>
 8020ac8:	eea5 7b06 	vfma.f64	d7, d5, d6
 8020acc:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8020ad0:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8020ad4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020ad8:	ee16 ba90 	vmov	fp, s13
 8020adc:	d508      	bpl.n	8020af0 <_dtoa_r+0x150>
 8020ade:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8020ae2:	eeb4 6b47 	vcmp.f64	d6, d7
 8020ae6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020aea:	bf18      	it	ne
 8020aec:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8020af0:	f1bb 0f16 	cmp.w	fp, #22
 8020af4:	d834      	bhi.n	8020b60 <_dtoa_r+0x1c0>
 8020af6:	4b72      	ldr	r3, [pc, #456]	; (8020cc0 <_dtoa_r+0x320>)
 8020af8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8020afc:	ed93 7b00 	vldr	d7, [r3]
 8020b00:	ed9d 6b02 	vldr	d6, [sp, #8]
 8020b04:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8020b08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020b0c:	dd01      	ble.n	8020b12 <_dtoa_r+0x172>
 8020b0e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8020b12:	2300      	movs	r3, #0
 8020b14:	e025      	b.n	8020b62 <_dtoa_r+0x1c2>
 8020b16:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8020b18:	eb01 0a03 	add.w	sl, r1, r3
 8020b1c:	f20a 4332 	addw	r3, sl, #1074	; 0x432
 8020b20:	2b20      	cmp	r3, #32
 8020b22:	dd17      	ble.n	8020b54 <_dtoa_r+0x1b4>
 8020b24:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8020b28:	9a02      	ldr	r2, [sp, #8]
 8020b2a:	409d      	lsls	r5, r3
 8020b2c:	f20a 4312 	addw	r3, sl, #1042	; 0x412
 8020b30:	fa22 f303 	lsr.w	r3, r2, r3
 8020b34:	432b      	orrs	r3, r5
 8020b36:	ee07 3a90 	vmov	s15, r3
 8020b3a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8020b3e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8020b42:	ed8d 7b04 	vstr	d7, [sp, #16]
 8020b46:	9805      	ldr	r0, [sp, #20]
 8020b48:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8020b4c:	2701      	movs	r7, #1
 8020b4e:	f1a0 73f8 	sub.w	r3, r0, #32505856	; 0x1f00000
 8020b52:	e7a5      	b.n	8020aa0 <_dtoa_r+0x100>
 8020b54:	9a02      	ldr	r2, [sp, #8]
 8020b56:	f1c3 0320 	rsb	r3, r3, #32
 8020b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8020b5e:	e7ea      	b.n	8020b36 <_dtoa_r+0x196>
 8020b60:	2301      	movs	r3, #1
 8020b62:	eba1 0a0a 	sub.w	sl, r1, sl
 8020b66:	9310      	str	r3, [sp, #64]	; 0x40
 8020b68:	f1ba 0301 	subs.w	r3, sl, #1
 8020b6c:	9307      	str	r3, [sp, #28]
 8020b6e:	bf43      	ittte	mi
 8020b70:	2300      	movmi	r3, #0
 8020b72:	f1ca 0a01 	rsbmi	sl, sl, #1
 8020b76:	9307      	strmi	r3, [sp, #28]
 8020b78:	f04f 0a00 	movpl.w	sl, #0
 8020b7c:	f1bb 0f00 	cmp.w	fp, #0
 8020b80:	db19      	blt.n	8020bb6 <_dtoa_r+0x216>
 8020b82:	9b07      	ldr	r3, [sp, #28]
 8020b84:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8020b88:	445b      	add	r3, fp
 8020b8a:	9307      	str	r3, [sp, #28]
 8020b8c:	f04f 0800 	mov.w	r8, #0
 8020b90:	9b08      	ldr	r3, [sp, #32]
 8020b92:	2b09      	cmp	r3, #9
 8020b94:	d866      	bhi.n	8020c64 <_dtoa_r+0x2c4>
 8020b96:	2b05      	cmp	r3, #5
 8020b98:	bfc4      	itt	gt
 8020b9a:	3b04      	subgt	r3, #4
 8020b9c:	9308      	strgt	r3, [sp, #32]
 8020b9e:	9b08      	ldr	r3, [sp, #32]
 8020ba0:	f1a3 0302 	sub.w	r3, r3, #2
 8020ba4:	bfcc      	ite	gt
 8020ba6:	2500      	movgt	r5, #0
 8020ba8:	2501      	movle	r5, #1
 8020baa:	2b03      	cmp	r3, #3
 8020bac:	d866      	bhi.n	8020c7c <_dtoa_r+0x2dc>
 8020bae:	e8df f003 	tbb	[pc, r3]
 8020bb2:	5755      	.short	0x5755
 8020bb4:	4909      	.short	0x4909
 8020bb6:	2300      	movs	r3, #0
 8020bb8:	ebaa 0a0b 	sub.w	sl, sl, fp
 8020bbc:	f1cb 0800 	rsb	r8, fp, #0
 8020bc0:	930b      	str	r3, [sp, #44]	; 0x2c
 8020bc2:	e7e5      	b.n	8020b90 <_dtoa_r+0x1f0>
 8020bc4:	2301      	movs	r3, #1
 8020bc6:	9309      	str	r3, [sp, #36]	; 0x24
 8020bc8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8020bca:	2b00      	cmp	r3, #0
 8020bcc:	dd59      	ble.n	8020c82 <_dtoa_r+0x2e2>
 8020bce:	9306      	str	r3, [sp, #24]
 8020bd0:	4699      	mov	r9, r3
 8020bd2:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8020bd4:	2200      	movs	r2, #0
 8020bd6:	6072      	str	r2, [r6, #4]
 8020bd8:	2204      	movs	r2, #4
 8020bda:	f102 0014 	add.w	r0, r2, #20
 8020bde:	4298      	cmp	r0, r3
 8020be0:	6871      	ldr	r1, [r6, #4]
 8020be2:	d953      	bls.n	8020c8c <_dtoa_r+0x2ec>
 8020be4:	4620      	mov	r0, r4
 8020be6:	f000 ff1d 	bl	8021a24 <_Balloc>
 8020bea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8020bec:	6030      	str	r0, [r6, #0]
 8020bee:	681b      	ldr	r3, [r3, #0]
 8020bf0:	9304      	str	r3, [sp, #16]
 8020bf2:	f1b9 0f0e 	cmp.w	r9, #14
 8020bf6:	f200 80c2 	bhi.w	8020d7e <_dtoa_r+0x3de>
 8020bfa:	2d00      	cmp	r5, #0
 8020bfc:	f000 80bf 	beq.w	8020d7e <_dtoa_r+0x3de>
 8020c00:	ed9d 7b02 	vldr	d7, [sp, #8]
 8020c04:	f1bb 0f00 	cmp.w	fp, #0
 8020c08:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8020c0c:	f340 80e6 	ble.w	8020ddc <_dtoa_r+0x43c>
 8020c10:	4a2b      	ldr	r2, [pc, #172]	; (8020cc0 <_dtoa_r+0x320>)
 8020c12:	f00b 030f 	and.w	r3, fp, #15
 8020c16:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8020c1a:	ed93 7b00 	vldr	d7, [r3]
 8020c1e:	ea4f 132b 	mov.w	r3, fp, asr #4
 8020c22:	06da      	lsls	r2, r3, #27
 8020c24:	f140 80d8 	bpl.w	8020dd8 <_dtoa_r+0x438>
 8020c28:	4a26      	ldr	r2, [pc, #152]	; (8020cc4 <_dtoa_r+0x324>)
 8020c2a:	ed9d 5b0e 	vldr	d5, [sp, #56]	; 0x38
 8020c2e:	ed92 6b08 	vldr	d6, [r2, #32]
 8020c32:	ee85 6b06 	vdiv.f64	d6, d5, d6
 8020c36:	ed8d 6b02 	vstr	d6, [sp, #8]
 8020c3a:	f003 030f 	and.w	r3, r3, #15
 8020c3e:	2203      	movs	r2, #3
 8020c40:	4920      	ldr	r1, [pc, #128]	; (8020cc4 <_dtoa_r+0x324>)
 8020c42:	e04a      	b.n	8020cda <_dtoa_r+0x33a>
 8020c44:	2301      	movs	r3, #1
 8020c46:	9309      	str	r3, [sp, #36]	; 0x24
 8020c48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8020c4a:	445b      	add	r3, fp
 8020c4c:	f103 0901 	add.w	r9, r3, #1
 8020c50:	9306      	str	r3, [sp, #24]
 8020c52:	464b      	mov	r3, r9
 8020c54:	2b01      	cmp	r3, #1
 8020c56:	bfb8      	it	lt
 8020c58:	2301      	movlt	r3, #1
 8020c5a:	e7ba      	b.n	8020bd2 <_dtoa_r+0x232>
 8020c5c:	2300      	movs	r3, #0
 8020c5e:	e7b2      	b.n	8020bc6 <_dtoa_r+0x226>
 8020c60:	2300      	movs	r3, #0
 8020c62:	e7f0      	b.n	8020c46 <_dtoa_r+0x2a6>
 8020c64:	2501      	movs	r5, #1
 8020c66:	2300      	movs	r3, #0
 8020c68:	e9cd 3508 	strd	r3, r5, [sp, #32]
 8020c6c:	f04f 33ff 	mov.w	r3, #4294967295
 8020c70:	9306      	str	r3, [sp, #24]
 8020c72:	4699      	mov	r9, r3
 8020c74:	2200      	movs	r2, #0
 8020c76:	2312      	movs	r3, #18
 8020c78:	920a      	str	r2, [sp, #40]	; 0x28
 8020c7a:	e7aa      	b.n	8020bd2 <_dtoa_r+0x232>
 8020c7c:	2301      	movs	r3, #1
 8020c7e:	9309      	str	r3, [sp, #36]	; 0x24
 8020c80:	e7f4      	b.n	8020c6c <_dtoa_r+0x2cc>
 8020c82:	2301      	movs	r3, #1
 8020c84:	9306      	str	r3, [sp, #24]
 8020c86:	4699      	mov	r9, r3
 8020c88:	461a      	mov	r2, r3
 8020c8a:	e7f5      	b.n	8020c78 <_dtoa_r+0x2d8>
 8020c8c:	3101      	adds	r1, #1
 8020c8e:	6071      	str	r1, [r6, #4]
 8020c90:	0052      	lsls	r2, r2, #1
 8020c92:	e7a2      	b.n	8020bda <_dtoa_r+0x23a>
 8020c94:	f3af 8000 	nop.w
 8020c98:	636f4361 	.word	0x636f4361
 8020c9c:	3fd287a7 	.word	0x3fd287a7
 8020ca0:	8b60c8b3 	.word	0x8b60c8b3
 8020ca4:	3fc68a28 	.word	0x3fc68a28
 8020ca8:	509f79fb 	.word	0x509f79fb
 8020cac:	3fd34413 	.word	0x3fd34413
 8020cb0:	7ff00000 	.word	0x7ff00000
 8020cb4:	0803df19 	.word	0x0803df19
 8020cb8:	0803df10 	.word	0x0803df10
 8020cbc:	0803e0a4 	.word	0x0803e0a4
 8020cc0:	0803dfa8 	.word	0x0803dfa8
 8020cc4:	0803df80 	.word	0x0803df80
 8020cc8:	07de      	lsls	r6, r3, #31
 8020cca:	d504      	bpl.n	8020cd6 <_dtoa_r+0x336>
 8020ccc:	ed91 6b00 	vldr	d6, [r1]
 8020cd0:	3201      	adds	r2, #1
 8020cd2:	ee27 7b06 	vmul.f64	d7, d7, d6
 8020cd6:	105b      	asrs	r3, r3, #1
 8020cd8:	3108      	adds	r1, #8
 8020cda:	2b00      	cmp	r3, #0
 8020cdc:	d1f4      	bne.n	8020cc8 <_dtoa_r+0x328>
 8020cde:	ed9d 6b02 	vldr	d6, [sp, #8]
 8020ce2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8020ce6:	ed8d 7b02 	vstr	d7, [sp, #8]
 8020cea:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8020cec:	2b00      	cmp	r3, #0
 8020cee:	f000 80a7 	beq.w	8020e40 <_dtoa_r+0x4a0>
 8020cf2:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8020cf6:	ed9d 7b02 	vldr	d7, [sp, #8]
 8020cfa:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8020cfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020d02:	f140 809d 	bpl.w	8020e40 <_dtoa_r+0x4a0>
 8020d06:	f1b9 0f00 	cmp.w	r9, #0
 8020d0a:	f000 8099 	beq.w	8020e40 <_dtoa_r+0x4a0>
 8020d0e:	9b06      	ldr	r3, [sp, #24]
 8020d10:	2b00      	cmp	r3, #0
 8020d12:	dd30      	ble.n	8020d76 <_dtoa_r+0x3d6>
 8020d14:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8020d18:	ee27 7b06 	vmul.f64	d7, d7, d6
 8020d1c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8020d20:	9d06      	ldr	r5, [sp, #24]
 8020d22:	f10b 33ff 	add.w	r3, fp, #4294967295
 8020d26:	3201      	adds	r2, #1
 8020d28:	ed9d 6b02 	vldr	d6, [sp, #8]
 8020d2c:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8020d30:	ee07 2a90 	vmov	s15, r2
 8020d34:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8020d38:	eea7 5b06 	vfma.f64	d5, d7, d6
 8020d3c:	ed8d 5b02 	vstr	d5, [sp, #8]
 8020d40:	9a03      	ldr	r2, [sp, #12]
 8020d42:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8020d46:	f1a2 7150 	sub.w	r1, r2, #54525952	; 0x3400000
 8020d4a:	2d00      	cmp	r5, #0
 8020d4c:	d17b      	bne.n	8020e46 <_dtoa_r+0x4a6>
 8020d4e:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8020d52:	ee36 6b47 	vsub.f64	d6, d6, d7
 8020d56:	ec41 0b17 	vmov	d7, r0, r1
 8020d5a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8020d5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020d62:	f300 8253 	bgt.w	802120c <_dtoa_r+0x86c>
 8020d66:	eeb1 7b47 	vneg.f64	d7, d7
 8020d6a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8020d6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020d72:	f100 8249 	bmi.w	8021208 <_dtoa_r+0x868>
 8020d76:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8020d7a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8020d7e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8020d80:	2b00      	cmp	r3, #0
 8020d82:	f2c0 8119 	blt.w	8020fb8 <_dtoa_r+0x618>
 8020d86:	f1bb 0f0e 	cmp.w	fp, #14
 8020d8a:	f300 8115 	bgt.w	8020fb8 <_dtoa_r+0x618>
 8020d8e:	4bc3      	ldr	r3, [pc, #780]	; (802109c <_dtoa_r+0x6fc>)
 8020d90:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8020d94:	ed93 6b00 	vldr	d6, [r3]
 8020d98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8020d9a:	2b00      	cmp	r3, #0
 8020d9c:	f280 80ba 	bge.w	8020f14 <_dtoa_r+0x574>
 8020da0:	f1b9 0f00 	cmp.w	r9, #0
 8020da4:	f300 80b6 	bgt.w	8020f14 <_dtoa_r+0x574>
 8020da8:	f040 822d 	bne.w	8021206 <_dtoa_r+0x866>
 8020dac:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8020db0:	ee26 6b07 	vmul.f64	d6, d6, d7
 8020db4:	ed9d 7b02 	vldr	d7, [sp, #8]
 8020db8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8020dbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020dc0:	464d      	mov	r5, r9
 8020dc2:	464f      	mov	r7, r9
 8020dc4:	f280 8204 	bge.w	80211d0 <_dtoa_r+0x830>
 8020dc8:	9b04      	ldr	r3, [sp, #16]
 8020dca:	9a04      	ldr	r2, [sp, #16]
 8020dcc:	1c5e      	adds	r6, r3, #1
 8020dce:	2331      	movs	r3, #49	; 0x31
 8020dd0:	7013      	strb	r3, [r2, #0]
 8020dd2:	f10b 0b01 	add.w	fp, fp, #1
 8020dd6:	e1ff      	b.n	80211d8 <_dtoa_r+0x838>
 8020dd8:	2202      	movs	r2, #2
 8020dda:	e731      	b.n	8020c40 <_dtoa_r+0x2a0>
 8020ddc:	d02e      	beq.n	8020e3c <_dtoa_r+0x49c>
 8020dde:	f1cb 0300 	rsb	r3, fp, #0
 8020de2:	4aae      	ldr	r2, [pc, #696]	; (802109c <_dtoa_r+0x6fc>)
 8020de4:	f003 010f 	and.w	r1, r3, #15
 8020de8:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8020dec:	ed92 7b00 	vldr	d7, [r2]
 8020df0:	ed9d 6b0e 	vldr	d6, [sp, #56]	; 0x38
 8020df4:	ee26 7b07 	vmul.f64	d7, d6, d7
 8020df8:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8020dfc:	e9dd 120c 	ldrd	r1, r2, [sp, #48]	; 0x30
 8020e00:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8020e04:	49a6      	ldr	r1, [pc, #664]	; (80210a0 <_dtoa_r+0x700>)
 8020e06:	111b      	asrs	r3, r3, #4
 8020e08:	2000      	movs	r0, #0
 8020e0a:	2202      	movs	r2, #2
 8020e0c:	b93b      	cbnz	r3, 8020e1e <_dtoa_r+0x47e>
 8020e0e:	2800      	cmp	r0, #0
 8020e10:	f43f af6b 	beq.w	8020cea <_dtoa_r+0x34a>
 8020e14:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8020e18:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8020e1c:	e765      	b.n	8020cea <_dtoa_r+0x34a>
 8020e1e:	07dd      	lsls	r5, r3, #31
 8020e20:	d509      	bpl.n	8020e36 <_dtoa_r+0x496>
 8020e22:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 8020e26:	ed91 7b00 	vldr	d7, [r1]
 8020e2a:	ee26 7b07 	vmul.f64	d7, d6, d7
 8020e2e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8020e32:	3201      	adds	r2, #1
 8020e34:	2001      	movs	r0, #1
 8020e36:	105b      	asrs	r3, r3, #1
 8020e38:	3108      	adds	r1, #8
 8020e3a:	e7e7      	b.n	8020e0c <_dtoa_r+0x46c>
 8020e3c:	2202      	movs	r2, #2
 8020e3e:	e754      	b.n	8020cea <_dtoa_r+0x34a>
 8020e40:	465b      	mov	r3, fp
 8020e42:	464d      	mov	r5, r9
 8020e44:	e770      	b.n	8020d28 <_dtoa_r+0x388>
 8020e46:	4a95      	ldr	r2, [pc, #596]	; (802109c <_dtoa_r+0x6fc>)
 8020e48:	eb02 02c5 	add.w	r2, r2, r5, lsl #3
 8020e4c:	ed12 4b02 	vldr	d4, [r2, #-8]
 8020e50:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8020e52:	ec41 0b17 	vmov	d7, r0, r1
 8020e56:	b35a      	cbz	r2, 8020eb0 <_dtoa_r+0x510>
 8020e58:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8020e5c:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8020e60:	9e04      	ldr	r6, [sp, #16]
 8020e62:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8020e66:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8020e6a:	ee35 7b47 	vsub.f64	d7, d5, d7
 8020e6e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8020e72:	ee14 2a90 	vmov	r2, s9
 8020e76:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8020e7a:	3230      	adds	r2, #48	; 0x30
 8020e7c:	ee36 6b45 	vsub.f64	d6, d6, d5
 8020e80:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8020e84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020e88:	f806 2b01 	strb.w	r2, [r6], #1
 8020e8c:	d43b      	bmi.n	8020f06 <_dtoa_r+0x566>
 8020e8e:	ee32 5b46 	vsub.f64	d5, d2, d6
 8020e92:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8020e96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020e9a:	d472      	bmi.n	8020f82 <_dtoa_r+0x5e2>
 8020e9c:	9a04      	ldr	r2, [sp, #16]
 8020e9e:	1ab2      	subs	r2, r6, r2
 8020ea0:	4295      	cmp	r5, r2
 8020ea2:	f77f af68 	ble.w	8020d76 <_dtoa_r+0x3d6>
 8020ea6:	ee27 7b03 	vmul.f64	d7, d7, d3
 8020eaa:	ee26 6b03 	vmul.f64	d6, d6, d3
 8020eae:	e7de      	b.n	8020e6e <_dtoa_r+0x4ce>
 8020eb0:	9a04      	ldr	r2, [sp, #16]
 8020eb2:	ee24 7b07 	vmul.f64	d7, d4, d7
 8020eb6:	1956      	adds	r6, r2, r5
 8020eb8:	4611      	mov	r1, r2
 8020eba:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8020ebe:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8020ec2:	ee14 2a90 	vmov	r2, s9
 8020ec6:	3230      	adds	r2, #48	; 0x30
 8020ec8:	f801 2b01 	strb.w	r2, [r1], #1
 8020ecc:	42b1      	cmp	r1, r6
 8020ece:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8020ed2:	ee36 6b45 	vsub.f64	d6, d6, d5
 8020ed6:	d11a      	bne.n	8020f0e <_dtoa_r+0x56e>
 8020ed8:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8020edc:	ee37 4b05 	vadd.f64	d4, d7, d5
 8020ee0:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8020ee4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020ee8:	dc4b      	bgt.n	8020f82 <_dtoa_r+0x5e2>
 8020eea:	ee35 7b47 	vsub.f64	d7, d5, d7
 8020eee:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8020ef2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020ef6:	f57f af3e 	bpl.w	8020d76 <_dtoa_r+0x3d6>
 8020efa:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8020efe:	2a30      	cmp	r2, #48	; 0x30
 8020f00:	f106 31ff 	add.w	r1, r6, #4294967295
 8020f04:	d001      	beq.n	8020f0a <_dtoa_r+0x56a>
 8020f06:	469b      	mov	fp, r3
 8020f08:	e02a      	b.n	8020f60 <_dtoa_r+0x5c0>
 8020f0a:	460e      	mov	r6, r1
 8020f0c:	e7f5      	b.n	8020efa <_dtoa_r+0x55a>
 8020f0e:	ee26 6b03 	vmul.f64	d6, d6, d3
 8020f12:	e7d4      	b.n	8020ebe <_dtoa_r+0x51e>
 8020f14:	ed9d 7b02 	vldr	d7, [sp, #8]
 8020f18:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8020f1c:	9e04      	ldr	r6, [sp, #16]
 8020f1e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8020f22:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8020f26:	ee15 3a10 	vmov	r3, s10
 8020f2a:	3330      	adds	r3, #48	; 0x30
 8020f2c:	f806 3b01 	strb.w	r3, [r6], #1
 8020f30:	9b04      	ldr	r3, [sp, #16]
 8020f32:	1af3      	subs	r3, r6, r3
 8020f34:	4599      	cmp	r9, r3
 8020f36:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8020f3a:	eea3 7b46 	vfms.f64	d7, d3, d6
 8020f3e:	d133      	bne.n	8020fa8 <_dtoa_r+0x608>
 8020f40:	ee37 7b07 	vadd.f64	d7, d7, d7
 8020f44:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8020f48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020f4c:	dc18      	bgt.n	8020f80 <_dtoa_r+0x5e0>
 8020f4e:	eeb4 7b46 	vcmp.f64	d7, d6
 8020f52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020f56:	d103      	bne.n	8020f60 <_dtoa_r+0x5c0>
 8020f58:	ee15 3a10 	vmov	r3, s10
 8020f5c:	07db      	lsls	r3, r3, #31
 8020f5e:	d40f      	bmi.n	8020f80 <_dtoa_r+0x5e0>
 8020f60:	9901      	ldr	r1, [sp, #4]
 8020f62:	4620      	mov	r0, r4
 8020f64:	f000 fd92 	bl	8021a8c <_Bfree>
 8020f68:	2300      	movs	r3, #0
 8020f6a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8020f6c:	7033      	strb	r3, [r6, #0]
 8020f6e:	f10b 0301 	add.w	r3, fp, #1
 8020f72:	6013      	str	r3, [r2, #0]
 8020f74:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8020f76:	2b00      	cmp	r3, #0
 8020f78:	f43f ad5b 	beq.w	8020a32 <_dtoa_r+0x92>
 8020f7c:	601e      	str	r6, [r3, #0]
 8020f7e:	e558      	b.n	8020a32 <_dtoa_r+0x92>
 8020f80:	465b      	mov	r3, fp
 8020f82:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8020f86:	2939      	cmp	r1, #57	; 0x39
 8020f88:	f106 32ff 	add.w	r2, r6, #4294967295
 8020f8c:	d106      	bne.n	8020f9c <_dtoa_r+0x5fc>
 8020f8e:	9904      	ldr	r1, [sp, #16]
 8020f90:	4291      	cmp	r1, r2
 8020f92:	d107      	bne.n	8020fa4 <_dtoa_r+0x604>
 8020f94:	2230      	movs	r2, #48	; 0x30
 8020f96:	700a      	strb	r2, [r1, #0]
 8020f98:	3301      	adds	r3, #1
 8020f9a:	460a      	mov	r2, r1
 8020f9c:	7811      	ldrb	r1, [r2, #0]
 8020f9e:	3101      	adds	r1, #1
 8020fa0:	7011      	strb	r1, [r2, #0]
 8020fa2:	e7b0      	b.n	8020f06 <_dtoa_r+0x566>
 8020fa4:	4616      	mov	r6, r2
 8020fa6:	e7ec      	b.n	8020f82 <_dtoa_r+0x5e2>
 8020fa8:	ee27 7b04 	vmul.f64	d7, d7, d4
 8020fac:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8020fb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020fb4:	d1b3      	bne.n	8020f1e <_dtoa_r+0x57e>
 8020fb6:	e7d3      	b.n	8020f60 <_dtoa_r+0x5c0>
 8020fb8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8020fba:	2a00      	cmp	r2, #0
 8020fbc:	f000 808d 	beq.w	80210da <_dtoa_r+0x73a>
 8020fc0:	9a08      	ldr	r2, [sp, #32]
 8020fc2:	2a01      	cmp	r2, #1
 8020fc4:	dc72      	bgt.n	80210ac <_dtoa_r+0x70c>
 8020fc6:	2f00      	cmp	r7, #0
 8020fc8:	d06c      	beq.n	80210a4 <_dtoa_r+0x704>
 8020fca:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8020fce:	4645      	mov	r5, r8
 8020fd0:	4656      	mov	r6, sl
 8020fd2:	9a07      	ldr	r2, [sp, #28]
 8020fd4:	2101      	movs	r1, #1
 8020fd6:	441a      	add	r2, r3
 8020fd8:	4620      	mov	r0, r4
 8020fda:	449a      	add	sl, r3
 8020fdc:	9207      	str	r2, [sp, #28]
 8020fde:	f000 fdf5 	bl	8021bcc <__i2b>
 8020fe2:	4607      	mov	r7, r0
 8020fe4:	2e00      	cmp	r6, #0
 8020fe6:	dd0b      	ble.n	8021000 <_dtoa_r+0x660>
 8020fe8:	9b07      	ldr	r3, [sp, #28]
 8020fea:	2b00      	cmp	r3, #0
 8020fec:	dd08      	ble.n	8021000 <_dtoa_r+0x660>
 8020fee:	42b3      	cmp	r3, r6
 8020ff0:	9a07      	ldr	r2, [sp, #28]
 8020ff2:	bfa8      	it	ge
 8020ff4:	4633      	movge	r3, r6
 8020ff6:	ebaa 0a03 	sub.w	sl, sl, r3
 8020ffa:	1af6      	subs	r6, r6, r3
 8020ffc:	1ad3      	subs	r3, r2, r3
 8020ffe:	9307      	str	r3, [sp, #28]
 8021000:	f1b8 0f00 	cmp.w	r8, #0
 8021004:	d01d      	beq.n	8021042 <_dtoa_r+0x6a2>
 8021006:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8021008:	2b00      	cmp	r3, #0
 802100a:	d06a      	beq.n	80210e2 <_dtoa_r+0x742>
 802100c:	b18d      	cbz	r5, 8021032 <_dtoa_r+0x692>
 802100e:	4639      	mov	r1, r7
 8021010:	462a      	mov	r2, r5
 8021012:	4620      	mov	r0, r4
 8021014:	f000 fe7a 	bl	8021d0c <__pow5mult>
 8021018:	9a01      	ldr	r2, [sp, #4]
 802101a:	4601      	mov	r1, r0
 802101c:	4607      	mov	r7, r0
 802101e:	4620      	mov	r0, r4
 8021020:	f000 fddd 	bl	8021bde <__multiply>
 8021024:	9901      	ldr	r1, [sp, #4]
 8021026:	900c      	str	r0, [sp, #48]	; 0x30
 8021028:	4620      	mov	r0, r4
 802102a:	f000 fd2f 	bl	8021a8c <_Bfree>
 802102e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8021030:	9301      	str	r3, [sp, #4]
 8021032:	ebb8 0205 	subs.w	r2, r8, r5
 8021036:	d004      	beq.n	8021042 <_dtoa_r+0x6a2>
 8021038:	9901      	ldr	r1, [sp, #4]
 802103a:	4620      	mov	r0, r4
 802103c:	f000 fe66 	bl	8021d0c <__pow5mult>
 8021040:	9001      	str	r0, [sp, #4]
 8021042:	2101      	movs	r1, #1
 8021044:	4620      	mov	r0, r4
 8021046:	f000 fdc1 	bl	8021bcc <__i2b>
 802104a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 802104c:	4605      	mov	r5, r0
 802104e:	2b00      	cmp	r3, #0
 8021050:	f000 81ca 	beq.w	80213e8 <_dtoa_r+0xa48>
 8021054:	461a      	mov	r2, r3
 8021056:	4601      	mov	r1, r0
 8021058:	4620      	mov	r0, r4
 802105a:	f000 fe57 	bl	8021d0c <__pow5mult>
 802105e:	9b08      	ldr	r3, [sp, #32]
 8021060:	2b01      	cmp	r3, #1
 8021062:	4605      	mov	r5, r0
 8021064:	dc44      	bgt.n	80210f0 <_dtoa_r+0x750>
 8021066:	9b02      	ldr	r3, [sp, #8]
 8021068:	2b00      	cmp	r3, #0
 802106a:	d13c      	bne.n	80210e6 <_dtoa_r+0x746>
 802106c:	9b03      	ldr	r3, [sp, #12]
 802106e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8021072:	2b00      	cmp	r3, #0
 8021074:	d137      	bne.n	80210e6 <_dtoa_r+0x746>
 8021076:	9b03      	ldr	r3, [sp, #12]
 8021078:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 802107c:	0d1b      	lsrs	r3, r3, #20
 802107e:	051b      	lsls	r3, r3, #20
 8021080:	2b00      	cmp	r3, #0
 8021082:	d033      	beq.n	80210ec <_dtoa_r+0x74c>
 8021084:	9b07      	ldr	r3, [sp, #28]
 8021086:	3301      	adds	r3, #1
 8021088:	f10a 0a01 	add.w	sl, sl, #1
 802108c:	9307      	str	r3, [sp, #28]
 802108e:	f04f 0801 	mov.w	r8, #1
 8021092:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8021094:	bb73      	cbnz	r3, 80210f4 <_dtoa_r+0x754>
 8021096:	2001      	movs	r0, #1
 8021098:	e034      	b.n	8021104 <_dtoa_r+0x764>
 802109a:	bf00      	nop
 802109c:	0803dfa8 	.word	0x0803dfa8
 80210a0:	0803df80 	.word	0x0803df80
 80210a4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80210a6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80210aa:	e790      	b.n	8020fce <_dtoa_r+0x62e>
 80210ac:	f109 35ff 	add.w	r5, r9, #4294967295
 80210b0:	45a8      	cmp	r8, r5
 80210b2:	bfbf      	itttt	lt
 80210b4:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 80210b6:	eba5 0808 	sublt.w	r8, r5, r8
 80210ba:	4443      	addlt	r3, r8
 80210bc:	930b      	strlt	r3, [sp, #44]	; 0x2c
 80210be:	bfb6      	itet	lt
 80210c0:	46a8      	movlt	r8, r5
 80210c2:	eba8 0505 	subge.w	r5, r8, r5
 80210c6:	2500      	movlt	r5, #0
 80210c8:	f1b9 0f00 	cmp.w	r9, #0
 80210cc:	bfb9      	ittee	lt
 80210ce:	ebaa 0609 	sublt.w	r6, sl, r9
 80210d2:	2300      	movlt	r3, #0
 80210d4:	4656      	movge	r6, sl
 80210d6:	464b      	movge	r3, r9
 80210d8:	e77b      	b.n	8020fd2 <_dtoa_r+0x632>
 80210da:	4645      	mov	r5, r8
 80210dc:	4656      	mov	r6, sl
 80210de:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80210e0:	e780      	b.n	8020fe4 <_dtoa_r+0x644>
 80210e2:	4642      	mov	r2, r8
 80210e4:	e7a8      	b.n	8021038 <_dtoa_r+0x698>
 80210e6:	f04f 0800 	mov.w	r8, #0
 80210ea:	e7d2      	b.n	8021092 <_dtoa_r+0x6f2>
 80210ec:	4698      	mov	r8, r3
 80210ee:	e7d0      	b.n	8021092 <_dtoa_r+0x6f2>
 80210f0:	f04f 0800 	mov.w	r8, #0
 80210f4:	692b      	ldr	r3, [r5, #16]
 80210f6:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80210fa:	6918      	ldr	r0, [r3, #16]
 80210fc:	f000 fd18 	bl	8021b30 <__hi0bits>
 8021100:	f1c0 0020 	rsb	r0, r0, #32
 8021104:	9b07      	ldr	r3, [sp, #28]
 8021106:	4418      	add	r0, r3
 8021108:	f010 001f 	ands.w	r0, r0, #31
 802110c:	d047      	beq.n	802119e <_dtoa_r+0x7fe>
 802110e:	f1c0 0320 	rsb	r3, r0, #32
 8021112:	2b04      	cmp	r3, #4
 8021114:	dd3b      	ble.n	802118e <_dtoa_r+0x7ee>
 8021116:	9b07      	ldr	r3, [sp, #28]
 8021118:	f1c0 001c 	rsb	r0, r0, #28
 802111c:	4482      	add	sl, r0
 802111e:	4406      	add	r6, r0
 8021120:	4403      	add	r3, r0
 8021122:	9307      	str	r3, [sp, #28]
 8021124:	f1ba 0f00 	cmp.w	sl, #0
 8021128:	dd05      	ble.n	8021136 <_dtoa_r+0x796>
 802112a:	4652      	mov	r2, sl
 802112c:	9901      	ldr	r1, [sp, #4]
 802112e:	4620      	mov	r0, r4
 8021130:	f000 fe3a 	bl	8021da8 <__lshift>
 8021134:	9001      	str	r0, [sp, #4]
 8021136:	9b07      	ldr	r3, [sp, #28]
 8021138:	2b00      	cmp	r3, #0
 802113a:	dd05      	ble.n	8021148 <_dtoa_r+0x7a8>
 802113c:	4629      	mov	r1, r5
 802113e:	461a      	mov	r2, r3
 8021140:	4620      	mov	r0, r4
 8021142:	f000 fe31 	bl	8021da8 <__lshift>
 8021146:	4605      	mov	r5, r0
 8021148:	9b10      	ldr	r3, [sp, #64]	; 0x40
 802114a:	b353      	cbz	r3, 80211a2 <_dtoa_r+0x802>
 802114c:	4629      	mov	r1, r5
 802114e:	9801      	ldr	r0, [sp, #4]
 8021150:	f000 fe7e 	bl	8021e50 <__mcmp>
 8021154:	2800      	cmp	r0, #0
 8021156:	da24      	bge.n	80211a2 <_dtoa_r+0x802>
 8021158:	2300      	movs	r3, #0
 802115a:	220a      	movs	r2, #10
 802115c:	9901      	ldr	r1, [sp, #4]
 802115e:	4620      	mov	r0, r4
 8021160:	f000 fcab 	bl	8021aba <__multadd>
 8021164:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8021166:	9001      	str	r0, [sp, #4]
 8021168:	f10b 3bff 	add.w	fp, fp, #4294967295
 802116c:	2b00      	cmp	r3, #0
 802116e:	f000 8142 	beq.w	80213f6 <_dtoa_r+0xa56>
 8021172:	2300      	movs	r3, #0
 8021174:	4639      	mov	r1, r7
 8021176:	220a      	movs	r2, #10
 8021178:	4620      	mov	r0, r4
 802117a:	f000 fc9e 	bl	8021aba <__multadd>
 802117e:	9b06      	ldr	r3, [sp, #24]
 8021180:	2b00      	cmp	r3, #0
 8021182:	4607      	mov	r7, r0
 8021184:	dc4b      	bgt.n	802121e <_dtoa_r+0x87e>
 8021186:	9b08      	ldr	r3, [sp, #32]
 8021188:	2b02      	cmp	r3, #2
 802118a:	dd48      	ble.n	802121e <_dtoa_r+0x87e>
 802118c:	e011      	b.n	80211b2 <_dtoa_r+0x812>
 802118e:	d0c9      	beq.n	8021124 <_dtoa_r+0x784>
 8021190:	9a07      	ldr	r2, [sp, #28]
 8021192:	331c      	adds	r3, #28
 8021194:	441a      	add	r2, r3
 8021196:	449a      	add	sl, r3
 8021198:	441e      	add	r6, r3
 802119a:	4613      	mov	r3, r2
 802119c:	e7c1      	b.n	8021122 <_dtoa_r+0x782>
 802119e:	4603      	mov	r3, r0
 80211a0:	e7f6      	b.n	8021190 <_dtoa_r+0x7f0>
 80211a2:	f1b9 0f00 	cmp.w	r9, #0
 80211a6:	dc34      	bgt.n	8021212 <_dtoa_r+0x872>
 80211a8:	9b08      	ldr	r3, [sp, #32]
 80211aa:	2b02      	cmp	r3, #2
 80211ac:	dd31      	ble.n	8021212 <_dtoa_r+0x872>
 80211ae:	f8cd 9018 	str.w	r9, [sp, #24]
 80211b2:	9b06      	ldr	r3, [sp, #24]
 80211b4:	b963      	cbnz	r3, 80211d0 <_dtoa_r+0x830>
 80211b6:	4629      	mov	r1, r5
 80211b8:	2205      	movs	r2, #5
 80211ba:	4620      	mov	r0, r4
 80211bc:	f000 fc7d 	bl	8021aba <__multadd>
 80211c0:	4601      	mov	r1, r0
 80211c2:	4605      	mov	r5, r0
 80211c4:	9801      	ldr	r0, [sp, #4]
 80211c6:	f000 fe43 	bl	8021e50 <__mcmp>
 80211ca:	2800      	cmp	r0, #0
 80211cc:	f73f adfc 	bgt.w	8020dc8 <_dtoa_r+0x428>
 80211d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80211d2:	9e04      	ldr	r6, [sp, #16]
 80211d4:	ea6f 0b03 	mvn.w	fp, r3
 80211d8:	f04f 0900 	mov.w	r9, #0
 80211dc:	4629      	mov	r1, r5
 80211de:	4620      	mov	r0, r4
 80211e0:	f000 fc54 	bl	8021a8c <_Bfree>
 80211e4:	2f00      	cmp	r7, #0
 80211e6:	f43f aebb 	beq.w	8020f60 <_dtoa_r+0x5c0>
 80211ea:	f1b9 0f00 	cmp.w	r9, #0
 80211ee:	d005      	beq.n	80211fc <_dtoa_r+0x85c>
 80211f0:	45b9      	cmp	r9, r7
 80211f2:	d003      	beq.n	80211fc <_dtoa_r+0x85c>
 80211f4:	4649      	mov	r1, r9
 80211f6:	4620      	mov	r0, r4
 80211f8:	f000 fc48 	bl	8021a8c <_Bfree>
 80211fc:	4639      	mov	r1, r7
 80211fe:	4620      	mov	r0, r4
 8021200:	f000 fc44 	bl	8021a8c <_Bfree>
 8021204:	e6ac      	b.n	8020f60 <_dtoa_r+0x5c0>
 8021206:	2500      	movs	r5, #0
 8021208:	462f      	mov	r7, r5
 802120a:	e7e1      	b.n	80211d0 <_dtoa_r+0x830>
 802120c:	469b      	mov	fp, r3
 802120e:	462f      	mov	r7, r5
 8021210:	e5da      	b.n	8020dc8 <_dtoa_r+0x428>
 8021212:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8021214:	f8cd 9018 	str.w	r9, [sp, #24]
 8021218:	2b00      	cmp	r3, #0
 802121a:	f000 80f3 	beq.w	8021404 <_dtoa_r+0xa64>
 802121e:	2e00      	cmp	r6, #0
 8021220:	dd05      	ble.n	802122e <_dtoa_r+0x88e>
 8021222:	4639      	mov	r1, r7
 8021224:	4632      	mov	r2, r6
 8021226:	4620      	mov	r0, r4
 8021228:	f000 fdbe 	bl	8021da8 <__lshift>
 802122c:	4607      	mov	r7, r0
 802122e:	f1b8 0f00 	cmp.w	r8, #0
 8021232:	d04c      	beq.n	80212ce <_dtoa_r+0x92e>
 8021234:	6879      	ldr	r1, [r7, #4]
 8021236:	4620      	mov	r0, r4
 8021238:	f000 fbf4 	bl	8021a24 <_Balloc>
 802123c:	693a      	ldr	r2, [r7, #16]
 802123e:	3202      	adds	r2, #2
 8021240:	4606      	mov	r6, r0
 8021242:	0092      	lsls	r2, r2, #2
 8021244:	f107 010c 	add.w	r1, r7, #12
 8021248:	300c      	adds	r0, #12
 802124a:	f7fd fd38 	bl	801ecbe <memcpy>
 802124e:	2201      	movs	r2, #1
 8021250:	4631      	mov	r1, r6
 8021252:	4620      	mov	r0, r4
 8021254:	f000 fda8 	bl	8021da8 <__lshift>
 8021258:	9b02      	ldr	r3, [sp, #8]
 802125a:	f8dd a010 	ldr.w	sl, [sp, #16]
 802125e:	f003 0301 	and.w	r3, r3, #1
 8021262:	46b9      	mov	r9, r7
 8021264:	9307      	str	r3, [sp, #28]
 8021266:	4607      	mov	r7, r0
 8021268:	4629      	mov	r1, r5
 802126a:	9801      	ldr	r0, [sp, #4]
 802126c:	f7ff fb0a 	bl	8020884 <quorem>
 8021270:	4649      	mov	r1, r9
 8021272:	4606      	mov	r6, r0
 8021274:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8021278:	9801      	ldr	r0, [sp, #4]
 802127a:	f000 fde9 	bl	8021e50 <__mcmp>
 802127e:	463a      	mov	r2, r7
 8021280:	9002      	str	r0, [sp, #8]
 8021282:	4629      	mov	r1, r5
 8021284:	4620      	mov	r0, r4
 8021286:	f000 fdfd 	bl	8021e84 <__mdiff>
 802128a:	68c3      	ldr	r3, [r0, #12]
 802128c:	4602      	mov	r2, r0
 802128e:	bb03      	cbnz	r3, 80212d2 <_dtoa_r+0x932>
 8021290:	4601      	mov	r1, r0
 8021292:	9009      	str	r0, [sp, #36]	; 0x24
 8021294:	9801      	ldr	r0, [sp, #4]
 8021296:	f000 fddb 	bl	8021e50 <__mcmp>
 802129a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 802129c:	4603      	mov	r3, r0
 802129e:	4611      	mov	r1, r2
 80212a0:	4620      	mov	r0, r4
 80212a2:	9309      	str	r3, [sp, #36]	; 0x24
 80212a4:	f000 fbf2 	bl	8021a8c <_Bfree>
 80212a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80212aa:	b9a3      	cbnz	r3, 80212d6 <_dtoa_r+0x936>
 80212ac:	9a08      	ldr	r2, [sp, #32]
 80212ae:	b992      	cbnz	r2, 80212d6 <_dtoa_r+0x936>
 80212b0:	9a07      	ldr	r2, [sp, #28]
 80212b2:	b982      	cbnz	r2, 80212d6 <_dtoa_r+0x936>
 80212b4:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80212b8:	d029      	beq.n	802130e <_dtoa_r+0x96e>
 80212ba:	9b02      	ldr	r3, [sp, #8]
 80212bc:	2b00      	cmp	r3, #0
 80212be:	dd01      	ble.n	80212c4 <_dtoa_r+0x924>
 80212c0:	f106 0831 	add.w	r8, r6, #49	; 0x31
 80212c4:	f10a 0601 	add.w	r6, sl, #1
 80212c8:	f88a 8000 	strb.w	r8, [sl]
 80212cc:	e786      	b.n	80211dc <_dtoa_r+0x83c>
 80212ce:	4638      	mov	r0, r7
 80212d0:	e7c2      	b.n	8021258 <_dtoa_r+0x8b8>
 80212d2:	2301      	movs	r3, #1
 80212d4:	e7e3      	b.n	802129e <_dtoa_r+0x8fe>
 80212d6:	9a02      	ldr	r2, [sp, #8]
 80212d8:	2a00      	cmp	r2, #0
 80212da:	db04      	blt.n	80212e6 <_dtoa_r+0x946>
 80212dc:	d124      	bne.n	8021328 <_dtoa_r+0x988>
 80212de:	9a08      	ldr	r2, [sp, #32]
 80212e0:	bb12      	cbnz	r2, 8021328 <_dtoa_r+0x988>
 80212e2:	9a07      	ldr	r2, [sp, #28]
 80212e4:	bb02      	cbnz	r2, 8021328 <_dtoa_r+0x988>
 80212e6:	2b00      	cmp	r3, #0
 80212e8:	ddec      	ble.n	80212c4 <_dtoa_r+0x924>
 80212ea:	2201      	movs	r2, #1
 80212ec:	9901      	ldr	r1, [sp, #4]
 80212ee:	4620      	mov	r0, r4
 80212f0:	f000 fd5a 	bl	8021da8 <__lshift>
 80212f4:	4629      	mov	r1, r5
 80212f6:	9001      	str	r0, [sp, #4]
 80212f8:	f000 fdaa 	bl	8021e50 <__mcmp>
 80212fc:	2800      	cmp	r0, #0
 80212fe:	dc03      	bgt.n	8021308 <_dtoa_r+0x968>
 8021300:	d1e0      	bne.n	80212c4 <_dtoa_r+0x924>
 8021302:	f018 0f01 	tst.w	r8, #1
 8021306:	d0dd      	beq.n	80212c4 <_dtoa_r+0x924>
 8021308:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 802130c:	d1d8      	bne.n	80212c0 <_dtoa_r+0x920>
 802130e:	2339      	movs	r3, #57	; 0x39
 8021310:	f10a 0601 	add.w	r6, sl, #1
 8021314:	f88a 3000 	strb.w	r3, [sl]
 8021318:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 802131c:	2b39      	cmp	r3, #57	; 0x39
 802131e:	f106 32ff 	add.w	r2, r6, #4294967295
 8021322:	d04c      	beq.n	80213be <_dtoa_r+0xa1e>
 8021324:	3301      	adds	r3, #1
 8021326:	e051      	b.n	80213cc <_dtoa_r+0xa2c>
 8021328:	2b00      	cmp	r3, #0
 802132a:	f10a 0601 	add.w	r6, sl, #1
 802132e:	dd05      	ble.n	802133c <_dtoa_r+0x99c>
 8021330:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8021334:	d0eb      	beq.n	802130e <_dtoa_r+0x96e>
 8021336:	f108 0801 	add.w	r8, r8, #1
 802133a:	e7c5      	b.n	80212c8 <_dtoa_r+0x928>
 802133c:	9b04      	ldr	r3, [sp, #16]
 802133e:	9a06      	ldr	r2, [sp, #24]
 8021340:	f806 8c01 	strb.w	r8, [r6, #-1]
 8021344:	1af3      	subs	r3, r6, r3
 8021346:	4293      	cmp	r3, r2
 8021348:	d021      	beq.n	802138e <_dtoa_r+0x9ee>
 802134a:	2300      	movs	r3, #0
 802134c:	220a      	movs	r2, #10
 802134e:	9901      	ldr	r1, [sp, #4]
 8021350:	4620      	mov	r0, r4
 8021352:	f000 fbb2 	bl	8021aba <__multadd>
 8021356:	45b9      	cmp	r9, r7
 8021358:	9001      	str	r0, [sp, #4]
 802135a:	f04f 0300 	mov.w	r3, #0
 802135e:	f04f 020a 	mov.w	r2, #10
 8021362:	4649      	mov	r1, r9
 8021364:	4620      	mov	r0, r4
 8021366:	d105      	bne.n	8021374 <_dtoa_r+0x9d4>
 8021368:	f000 fba7 	bl	8021aba <__multadd>
 802136c:	4681      	mov	r9, r0
 802136e:	4607      	mov	r7, r0
 8021370:	46b2      	mov	sl, r6
 8021372:	e779      	b.n	8021268 <_dtoa_r+0x8c8>
 8021374:	f000 fba1 	bl	8021aba <__multadd>
 8021378:	4639      	mov	r1, r7
 802137a:	4681      	mov	r9, r0
 802137c:	2300      	movs	r3, #0
 802137e:	220a      	movs	r2, #10
 8021380:	4620      	mov	r0, r4
 8021382:	f000 fb9a 	bl	8021aba <__multadd>
 8021386:	4607      	mov	r7, r0
 8021388:	e7f2      	b.n	8021370 <_dtoa_r+0x9d0>
 802138a:	f04f 0900 	mov.w	r9, #0
 802138e:	2201      	movs	r2, #1
 8021390:	9901      	ldr	r1, [sp, #4]
 8021392:	4620      	mov	r0, r4
 8021394:	f000 fd08 	bl	8021da8 <__lshift>
 8021398:	4629      	mov	r1, r5
 802139a:	9001      	str	r0, [sp, #4]
 802139c:	f000 fd58 	bl	8021e50 <__mcmp>
 80213a0:	2800      	cmp	r0, #0
 80213a2:	dcb9      	bgt.n	8021318 <_dtoa_r+0x978>
 80213a4:	d102      	bne.n	80213ac <_dtoa_r+0xa0c>
 80213a6:	f018 0f01 	tst.w	r8, #1
 80213aa:	d1b5      	bne.n	8021318 <_dtoa_r+0x978>
 80213ac:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80213b0:	2b30      	cmp	r3, #48	; 0x30
 80213b2:	f106 32ff 	add.w	r2, r6, #4294967295
 80213b6:	f47f af11 	bne.w	80211dc <_dtoa_r+0x83c>
 80213ba:	4616      	mov	r6, r2
 80213bc:	e7f6      	b.n	80213ac <_dtoa_r+0xa0c>
 80213be:	9b04      	ldr	r3, [sp, #16]
 80213c0:	4293      	cmp	r3, r2
 80213c2:	d105      	bne.n	80213d0 <_dtoa_r+0xa30>
 80213c4:	9a04      	ldr	r2, [sp, #16]
 80213c6:	f10b 0b01 	add.w	fp, fp, #1
 80213ca:	2331      	movs	r3, #49	; 0x31
 80213cc:	7013      	strb	r3, [r2, #0]
 80213ce:	e705      	b.n	80211dc <_dtoa_r+0x83c>
 80213d0:	4616      	mov	r6, r2
 80213d2:	e7a1      	b.n	8021318 <_dtoa_r+0x978>
 80213d4:	4b16      	ldr	r3, [pc, #88]	; (8021430 <_dtoa_r+0xa90>)
 80213d6:	f7ff bb48 	b.w	8020a6a <_dtoa_r+0xca>
 80213da:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80213dc:	2b00      	cmp	r3, #0
 80213de:	f47f ab23 	bne.w	8020a28 <_dtoa_r+0x88>
 80213e2:	4b14      	ldr	r3, [pc, #80]	; (8021434 <_dtoa_r+0xa94>)
 80213e4:	f7ff bb41 	b.w	8020a6a <_dtoa_r+0xca>
 80213e8:	9b08      	ldr	r3, [sp, #32]
 80213ea:	2b01      	cmp	r3, #1
 80213ec:	f77f ae3b 	ble.w	8021066 <_dtoa_r+0x6c6>
 80213f0:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 80213f4:	e64f      	b.n	8021096 <_dtoa_r+0x6f6>
 80213f6:	9b06      	ldr	r3, [sp, #24]
 80213f8:	2b00      	cmp	r3, #0
 80213fa:	dc03      	bgt.n	8021404 <_dtoa_r+0xa64>
 80213fc:	9b08      	ldr	r3, [sp, #32]
 80213fe:	2b02      	cmp	r3, #2
 8021400:	f73f aed7 	bgt.w	80211b2 <_dtoa_r+0x812>
 8021404:	9e04      	ldr	r6, [sp, #16]
 8021406:	9801      	ldr	r0, [sp, #4]
 8021408:	4629      	mov	r1, r5
 802140a:	f7ff fa3b 	bl	8020884 <quorem>
 802140e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8021412:	f806 8b01 	strb.w	r8, [r6], #1
 8021416:	9b04      	ldr	r3, [sp, #16]
 8021418:	9a06      	ldr	r2, [sp, #24]
 802141a:	1af3      	subs	r3, r6, r3
 802141c:	429a      	cmp	r2, r3
 802141e:	ddb4      	ble.n	802138a <_dtoa_r+0x9ea>
 8021420:	2300      	movs	r3, #0
 8021422:	220a      	movs	r2, #10
 8021424:	9901      	ldr	r1, [sp, #4]
 8021426:	4620      	mov	r0, r4
 8021428:	f000 fb47 	bl	8021aba <__multadd>
 802142c:	9001      	str	r0, [sp, #4]
 802142e:	e7ea      	b.n	8021406 <_dtoa_r+0xa66>
 8021430:	0803e0a3 	.word	0x0803e0a3
 8021434:	0803df10 	.word	0x0803df10

08021438 <__sflush_r>:
 8021438:	898a      	ldrh	r2, [r1, #12]
 802143a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802143e:	4605      	mov	r5, r0
 8021440:	0710      	lsls	r0, r2, #28
 8021442:	460c      	mov	r4, r1
 8021444:	d458      	bmi.n	80214f8 <__sflush_r+0xc0>
 8021446:	684b      	ldr	r3, [r1, #4]
 8021448:	2b00      	cmp	r3, #0
 802144a:	dc05      	bgt.n	8021458 <__sflush_r+0x20>
 802144c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 802144e:	2b00      	cmp	r3, #0
 8021450:	dc02      	bgt.n	8021458 <__sflush_r+0x20>
 8021452:	2000      	movs	r0, #0
 8021454:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8021458:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 802145a:	2e00      	cmp	r6, #0
 802145c:	d0f9      	beq.n	8021452 <__sflush_r+0x1a>
 802145e:	2300      	movs	r3, #0
 8021460:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8021464:	682f      	ldr	r7, [r5, #0]
 8021466:	6a21      	ldr	r1, [r4, #32]
 8021468:	602b      	str	r3, [r5, #0]
 802146a:	d032      	beq.n	80214d2 <__sflush_r+0x9a>
 802146c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 802146e:	89a3      	ldrh	r3, [r4, #12]
 8021470:	075a      	lsls	r2, r3, #29
 8021472:	d505      	bpl.n	8021480 <__sflush_r+0x48>
 8021474:	6863      	ldr	r3, [r4, #4]
 8021476:	1ac0      	subs	r0, r0, r3
 8021478:	6b63      	ldr	r3, [r4, #52]	; 0x34
 802147a:	b10b      	cbz	r3, 8021480 <__sflush_r+0x48>
 802147c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 802147e:	1ac0      	subs	r0, r0, r3
 8021480:	2300      	movs	r3, #0
 8021482:	4602      	mov	r2, r0
 8021484:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8021486:	6a21      	ldr	r1, [r4, #32]
 8021488:	4628      	mov	r0, r5
 802148a:	47b0      	blx	r6
 802148c:	1c43      	adds	r3, r0, #1
 802148e:	89a3      	ldrh	r3, [r4, #12]
 8021490:	d106      	bne.n	80214a0 <__sflush_r+0x68>
 8021492:	6829      	ldr	r1, [r5, #0]
 8021494:	291d      	cmp	r1, #29
 8021496:	d848      	bhi.n	802152a <__sflush_r+0xf2>
 8021498:	4a29      	ldr	r2, [pc, #164]	; (8021540 <__sflush_r+0x108>)
 802149a:	40ca      	lsrs	r2, r1
 802149c:	07d6      	lsls	r6, r2, #31
 802149e:	d544      	bpl.n	802152a <__sflush_r+0xf2>
 80214a0:	2200      	movs	r2, #0
 80214a2:	6062      	str	r2, [r4, #4]
 80214a4:	04d9      	lsls	r1, r3, #19
 80214a6:	6922      	ldr	r2, [r4, #16]
 80214a8:	6022      	str	r2, [r4, #0]
 80214aa:	d504      	bpl.n	80214b6 <__sflush_r+0x7e>
 80214ac:	1c42      	adds	r2, r0, #1
 80214ae:	d101      	bne.n	80214b4 <__sflush_r+0x7c>
 80214b0:	682b      	ldr	r3, [r5, #0]
 80214b2:	b903      	cbnz	r3, 80214b6 <__sflush_r+0x7e>
 80214b4:	6560      	str	r0, [r4, #84]	; 0x54
 80214b6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80214b8:	602f      	str	r7, [r5, #0]
 80214ba:	2900      	cmp	r1, #0
 80214bc:	d0c9      	beq.n	8021452 <__sflush_r+0x1a>
 80214be:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80214c2:	4299      	cmp	r1, r3
 80214c4:	d002      	beq.n	80214cc <__sflush_r+0x94>
 80214c6:	4628      	mov	r0, r5
 80214c8:	f7fd feba 	bl	801f240 <_free_r>
 80214cc:	2000      	movs	r0, #0
 80214ce:	6360      	str	r0, [r4, #52]	; 0x34
 80214d0:	e7c0      	b.n	8021454 <__sflush_r+0x1c>
 80214d2:	2301      	movs	r3, #1
 80214d4:	4628      	mov	r0, r5
 80214d6:	47b0      	blx	r6
 80214d8:	1c41      	adds	r1, r0, #1
 80214da:	d1c8      	bne.n	802146e <__sflush_r+0x36>
 80214dc:	682b      	ldr	r3, [r5, #0]
 80214de:	2b00      	cmp	r3, #0
 80214e0:	d0c5      	beq.n	802146e <__sflush_r+0x36>
 80214e2:	2b1d      	cmp	r3, #29
 80214e4:	d001      	beq.n	80214ea <__sflush_r+0xb2>
 80214e6:	2b16      	cmp	r3, #22
 80214e8:	d101      	bne.n	80214ee <__sflush_r+0xb6>
 80214ea:	602f      	str	r7, [r5, #0]
 80214ec:	e7b1      	b.n	8021452 <__sflush_r+0x1a>
 80214ee:	89a3      	ldrh	r3, [r4, #12]
 80214f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80214f4:	81a3      	strh	r3, [r4, #12]
 80214f6:	e7ad      	b.n	8021454 <__sflush_r+0x1c>
 80214f8:	690f      	ldr	r7, [r1, #16]
 80214fa:	2f00      	cmp	r7, #0
 80214fc:	d0a9      	beq.n	8021452 <__sflush_r+0x1a>
 80214fe:	0793      	lsls	r3, r2, #30
 8021500:	680e      	ldr	r6, [r1, #0]
 8021502:	bf08      	it	eq
 8021504:	694b      	ldreq	r3, [r1, #20]
 8021506:	600f      	str	r7, [r1, #0]
 8021508:	bf18      	it	ne
 802150a:	2300      	movne	r3, #0
 802150c:	eba6 0807 	sub.w	r8, r6, r7
 8021510:	608b      	str	r3, [r1, #8]
 8021512:	f1b8 0f00 	cmp.w	r8, #0
 8021516:	dd9c      	ble.n	8021452 <__sflush_r+0x1a>
 8021518:	4643      	mov	r3, r8
 802151a:	463a      	mov	r2, r7
 802151c:	6a21      	ldr	r1, [r4, #32]
 802151e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8021520:	4628      	mov	r0, r5
 8021522:	47b0      	blx	r6
 8021524:	2800      	cmp	r0, #0
 8021526:	dc06      	bgt.n	8021536 <__sflush_r+0xfe>
 8021528:	89a3      	ldrh	r3, [r4, #12]
 802152a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 802152e:	81a3      	strh	r3, [r4, #12]
 8021530:	f04f 30ff 	mov.w	r0, #4294967295
 8021534:	e78e      	b.n	8021454 <__sflush_r+0x1c>
 8021536:	4407      	add	r7, r0
 8021538:	eba8 0800 	sub.w	r8, r8, r0
 802153c:	e7e9      	b.n	8021512 <__sflush_r+0xda>
 802153e:	bf00      	nop
 8021540:	20400001 	.word	0x20400001

08021544 <_fflush_r>:
 8021544:	b538      	push	{r3, r4, r5, lr}
 8021546:	690b      	ldr	r3, [r1, #16]
 8021548:	4605      	mov	r5, r0
 802154a:	460c      	mov	r4, r1
 802154c:	b1db      	cbz	r3, 8021586 <_fflush_r+0x42>
 802154e:	b118      	cbz	r0, 8021558 <_fflush_r+0x14>
 8021550:	6983      	ldr	r3, [r0, #24]
 8021552:	b90b      	cbnz	r3, 8021558 <_fflush_r+0x14>
 8021554:	f000 f860 	bl	8021618 <__sinit>
 8021558:	4b0c      	ldr	r3, [pc, #48]	; (802158c <_fflush_r+0x48>)
 802155a:	429c      	cmp	r4, r3
 802155c:	d109      	bne.n	8021572 <_fflush_r+0x2e>
 802155e:	686c      	ldr	r4, [r5, #4]
 8021560:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8021564:	b17b      	cbz	r3, 8021586 <_fflush_r+0x42>
 8021566:	4621      	mov	r1, r4
 8021568:	4628      	mov	r0, r5
 802156a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 802156e:	f7ff bf63 	b.w	8021438 <__sflush_r>
 8021572:	4b07      	ldr	r3, [pc, #28]	; (8021590 <_fflush_r+0x4c>)
 8021574:	429c      	cmp	r4, r3
 8021576:	d101      	bne.n	802157c <_fflush_r+0x38>
 8021578:	68ac      	ldr	r4, [r5, #8]
 802157a:	e7f1      	b.n	8021560 <_fflush_r+0x1c>
 802157c:	4b05      	ldr	r3, [pc, #20]	; (8021594 <_fflush_r+0x50>)
 802157e:	429c      	cmp	r4, r3
 8021580:	bf08      	it	eq
 8021582:	68ec      	ldreq	r4, [r5, #12]
 8021584:	e7ec      	b.n	8021560 <_fflush_r+0x1c>
 8021586:	2000      	movs	r0, #0
 8021588:	bd38      	pop	{r3, r4, r5, pc}
 802158a:	bf00      	nop
 802158c:	0803df40 	.word	0x0803df40
 8021590:	0803df60 	.word	0x0803df60
 8021594:	0803df20 	.word	0x0803df20

08021598 <std>:
 8021598:	2300      	movs	r3, #0
 802159a:	b510      	push	{r4, lr}
 802159c:	4604      	mov	r4, r0
 802159e:	e9c0 3300 	strd	r3, r3, [r0]
 80215a2:	6083      	str	r3, [r0, #8]
 80215a4:	8181      	strh	r1, [r0, #12]
 80215a6:	6643      	str	r3, [r0, #100]	; 0x64
 80215a8:	81c2      	strh	r2, [r0, #14]
 80215aa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80215ae:	6183      	str	r3, [r0, #24]
 80215b0:	4619      	mov	r1, r3
 80215b2:	2208      	movs	r2, #8
 80215b4:	305c      	adds	r0, #92	; 0x5c
 80215b6:	f7fd fba6 	bl	801ed06 <memset>
 80215ba:	4b05      	ldr	r3, [pc, #20]	; (80215d0 <std+0x38>)
 80215bc:	6263      	str	r3, [r4, #36]	; 0x24
 80215be:	4b05      	ldr	r3, [pc, #20]	; (80215d4 <std+0x3c>)
 80215c0:	62a3      	str	r3, [r4, #40]	; 0x28
 80215c2:	4b05      	ldr	r3, [pc, #20]	; (80215d8 <std+0x40>)
 80215c4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80215c6:	4b05      	ldr	r3, [pc, #20]	; (80215dc <std+0x44>)
 80215c8:	6224      	str	r4, [r4, #32]
 80215ca:	6323      	str	r3, [r4, #48]	; 0x30
 80215cc:	bd10      	pop	{r4, pc}
 80215ce:	bf00      	nop
 80215d0:	0801ff4d 	.word	0x0801ff4d
 80215d4:	0801ff73 	.word	0x0801ff73
 80215d8:	0801ffab 	.word	0x0801ffab
 80215dc:	0801ffcf 	.word	0x0801ffcf

080215e0 <_cleanup_r>:
 80215e0:	4901      	ldr	r1, [pc, #4]	; (80215e8 <_cleanup_r+0x8>)
 80215e2:	f000 b885 	b.w	80216f0 <_fwalk_reent>
 80215e6:	bf00      	nop
 80215e8:	08021545 	.word	0x08021545

080215ec <__sfmoreglue>:
 80215ec:	b570      	push	{r4, r5, r6, lr}
 80215ee:	1e4a      	subs	r2, r1, #1
 80215f0:	2568      	movs	r5, #104	; 0x68
 80215f2:	4355      	muls	r5, r2
 80215f4:	460e      	mov	r6, r1
 80215f6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80215fa:	f7fd fe6f 	bl	801f2dc <_malloc_r>
 80215fe:	4604      	mov	r4, r0
 8021600:	b140      	cbz	r0, 8021614 <__sfmoreglue+0x28>
 8021602:	2100      	movs	r1, #0
 8021604:	e9c0 1600 	strd	r1, r6, [r0]
 8021608:	300c      	adds	r0, #12
 802160a:	60a0      	str	r0, [r4, #8]
 802160c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8021610:	f7fd fb79 	bl	801ed06 <memset>
 8021614:	4620      	mov	r0, r4
 8021616:	bd70      	pop	{r4, r5, r6, pc}

08021618 <__sinit>:
 8021618:	6983      	ldr	r3, [r0, #24]
 802161a:	b510      	push	{r4, lr}
 802161c:	4604      	mov	r4, r0
 802161e:	bb33      	cbnz	r3, 802166e <__sinit+0x56>
 8021620:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8021624:	6503      	str	r3, [r0, #80]	; 0x50
 8021626:	4b12      	ldr	r3, [pc, #72]	; (8021670 <__sinit+0x58>)
 8021628:	4a12      	ldr	r2, [pc, #72]	; (8021674 <__sinit+0x5c>)
 802162a:	681b      	ldr	r3, [r3, #0]
 802162c:	6282      	str	r2, [r0, #40]	; 0x28
 802162e:	4298      	cmp	r0, r3
 8021630:	bf04      	itt	eq
 8021632:	2301      	moveq	r3, #1
 8021634:	6183      	streq	r3, [r0, #24]
 8021636:	f000 f81f 	bl	8021678 <__sfp>
 802163a:	6060      	str	r0, [r4, #4]
 802163c:	4620      	mov	r0, r4
 802163e:	f000 f81b 	bl	8021678 <__sfp>
 8021642:	60a0      	str	r0, [r4, #8]
 8021644:	4620      	mov	r0, r4
 8021646:	f000 f817 	bl	8021678 <__sfp>
 802164a:	2200      	movs	r2, #0
 802164c:	60e0      	str	r0, [r4, #12]
 802164e:	2104      	movs	r1, #4
 8021650:	6860      	ldr	r0, [r4, #4]
 8021652:	f7ff ffa1 	bl	8021598 <std>
 8021656:	2201      	movs	r2, #1
 8021658:	2109      	movs	r1, #9
 802165a:	68a0      	ldr	r0, [r4, #8]
 802165c:	f7ff ff9c 	bl	8021598 <std>
 8021660:	2202      	movs	r2, #2
 8021662:	2112      	movs	r1, #18
 8021664:	68e0      	ldr	r0, [r4, #12]
 8021666:	f7ff ff97 	bl	8021598 <std>
 802166a:	2301      	movs	r3, #1
 802166c:	61a3      	str	r3, [r4, #24]
 802166e:	bd10      	pop	{r4, pc}
 8021670:	0803dc78 	.word	0x0803dc78
 8021674:	080215e1 	.word	0x080215e1

08021678 <__sfp>:
 8021678:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802167a:	4b1b      	ldr	r3, [pc, #108]	; (80216e8 <__sfp+0x70>)
 802167c:	681e      	ldr	r6, [r3, #0]
 802167e:	69b3      	ldr	r3, [r6, #24]
 8021680:	4607      	mov	r7, r0
 8021682:	b913      	cbnz	r3, 802168a <__sfp+0x12>
 8021684:	4630      	mov	r0, r6
 8021686:	f7ff ffc7 	bl	8021618 <__sinit>
 802168a:	3648      	adds	r6, #72	; 0x48
 802168c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8021690:	3b01      	subs	r3, #1
 8021692:	d503      	bpl.n	802169c <__sfp+0x24>
 8021694:	6833      	ldr	r3, [r6, #0]
 8021696:	b133      	cbz	r3, 80216a6 <__sfp+0x2e>
 8021698:	6836      	ldr	r6, [r6, #0]
 802169a:	e7f7      	b.n	802168c <__sfp+0x14>
 802169c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80216a0:	b16d      	cbz	r5, 80216be <__sfp+0x46>
 80216a2:	3468      	adds	r4, #104	; 0x68
 80216a4:	e7f4      	b.n	8021690 <__sfp+0x18>
 80216a6:	2104      	movs	r1, #4
 80216a8:	4638      	mov	r0, r7
 80216aa:	f7ff ff9f 	bl	80215ec <__sfmoreglue>
 80216ae:	6030      	str	r0, [r6, #0]
 80216b0:	2800      	cmp	r0, #0
 80216b2:	d1f1      	bne.n	8021698 <__sfp+0x20>
 80216b4:	230c      	movs	r3, #12
 80216b6:	603b      	str	r3, [r7, #0]
 80216b8:	4604      	mov	r4, r0
 80216ba:	4620      	mov	r0, r4
 80216bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80216be:	4b0b      	ldr	r3, [pc, #44]	; (80216ec <__sfp+0x74>)
 80216c0:	6665      	str	r5, [r4, #100]	; 0x64
 80216c2:	e9c4 5500 	strd	r5, r5, [r4]
 80216c6:	60a5      	str	r5, [r4, #8]
 80216c8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80216cc:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80216d0:	2208      	movs	r2, #8
 80216d2:	4629      	mov	r1, r5
 80216d4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80216d8:	f7fd fb15 	bl	801ed06 <memset>
 80216dc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80216e0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80216e4:	e7e9      	b.n	80216ba <__sfp+0x42>
 80216e6:	bf00      	nop
 80216e8:	0803dc78 	.word	0x0803dc78
 80216ec:	ffff0001 	.word	0xffff0001

080216f0 <_fwalk_reent>:
 80216f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80216f4:	4680      	mov	r8, r0
 80216f6:	4689      	mov	r9, r1
 80216f8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80216fc:	2600      	movs	r6, #0
 80216fe:	b914      	cbnz	r4, 8021706 <_fwalk_reent+0x16>
 8021700:	4630      	mov	r0, r6
 8021702:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8021706:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 802170a:	3f01      	subs	r7, #1
 802170c:	d501      	bpl.n	8021712 <_fwalk_reent+0x22>
 802170e:	6824      	ldr	r4, [r4, #0]
 8021710:	e7f5      	b.n	80216fe <_fwalk_reent+0xe>
 8021712:	89ab      	ldrh	r3, [r5, #12]
 8021714:	2b01      	cmp	r3, #1
 8021716:	d907      	bls.n	8021728 <_fwalk_reent+0x38>
 8021718:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 802171c:	3301      	adds	r3, #1
 802171e:	d003      	beq.n	8021728 <_fwalk_reent+0x38>
 8021720:	4629      	mov	r1, r5
 8021722:	4640      	mov	r0, r8
 8021724:	47c8      	blx	r9
 8021726:	4306      	orrs	r6, r0
 8021728:	3568      	adds	r5, #104	; 0x68
 802172a:	e7ee      	b.n	802170a <_fwalk_reent+0x1a>

0802172c <_findenv_r>:
 802172c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021730:	4607      	mov	r7, r0
 8021732:	468b      	mov	fp, r1
 8021734:	4690      	mov	r8, r2
 8021736:	f001 fb6f 	bl	8022e18 <__env_lock>
 802173a:	4b19      	ldr	r3, [pc, #100]	; (80217a0 <_findenv_r+0x74>)
 802173c:	681d      	ldr	r5, [r3, #0]
 802173e:	469a      	mov	sl, r3
 8021740:	b13d      	cbz	r5, 8021752 <_findenv_r+0x26>
 8021742:	465c      	mov	r4, fp
 8021744:	4623      	mov	r3, r4
 8021746:	f813 2b01 	ldrb.w	r2, [r3], #1
 802174a:	b32a      	cbz	r2, 8021798 <_findenv_r+0x6c>
 802174c:	2a3d      	cmp	r2, #61	; 0x3d
 802174e:	461c      	mov	r4, r3
 8021750:	d1f8      	bne.n	8021744 <_findenv_r+0x18>
 8021752:	4638      	mov	r0, r7
 8021754:	f001 fb61 	bl	8022e1a <__env_unlock>
 8021758:	2000      	movs	r0, #0
 802175a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802175e:	464d      	mov	r5, r9
 8021760:	46a9      	mov	r9, r5
 8021762:	f859 0b04 	ldr.w	r0, [r9], #4
 8021766:	2800      	cmp	r0, #0
 8021768:	d0f3      	beq.n	8021752 <_findenv_r+0x26>
 802176a:	4622      	mov	r2, r4
 802176c:	4659      	mov	r1, fp
 802176e:	f7fe fc50 	bl	8020012 <strncmp>
 8021772:	2800      	cmp	r0, #0
 8021774:	d1f3      	bne.n	802175e <_findenv_r+0x32>
 8021776:	f859 3c04 	ldr.w	r3, [r9, #-4]
 802177a:	191e      	adds	r6, r3, r4
 802177c:	5d1b      	ldrb	r3, [r3, r4]
 802177e:	2b3d      	cmp	r3, #61	; 0x3d
 8021780:	d1ed      	bne.n	802175e <_findenv_r+0x32>
 8021782:	f8da 3000 	ldr.w	r3, [sl]
 8021786:	1aed      	subs	r5, r5, r3
 8021788:	10ad      	asrs	r5, r5, #2
 802178a:	4638      	mov	r0, r7
 802178c:	f8c8 5000 	str.w	r5, [r8]
 8021790:	f001 fb43 	bl	8022e1a <__env_unlock>
 8021794:	1c70      	adds	r0, r6, #1
 8021796:	e7e0      	b.n	802175a <_findenv_r+0x2e>
 8021798:	eba4 040b 	sub.w	r4, r4, fp
 802179c:	e7e0      	b.n	8021760 <_findenv_r+0x34>
 802179e:	bf00      	nop
 80217a0:	200002cc 	.word	0x200002cc

080217a4 <_getenv_r>:
 80217a4:	b507      	push	{r0, r1, r2, lr}
 80217a6:	aa01      	add	r2, sp, #4
 80217a8:	f7ff ffc0 	bl	802172c <_findenv_r>
 80217ac:	b003      	add	sp, #12
 80217ae:	f85d fb04 	ldr.w	pc, [sp], #4
	...

080217b4 <__gettzinfo>:
 80217b4:	4800      	ldr	r0, [pc, #0]	; (80217b8 <__gettzinfo+0x4>)
 80217b6:	4770      	bx	lr
 80217b8:	200006b8 	.word	0x200006b8

080217bc <gmtime_r>:
 80217bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80217c0:	e9d0 8900 	ldrd	r8, r9, [r0]
 80217c4:	460c      	mov	r4, r1
 80217c6:	4a50      	ldr	r2, [pc, #320]	; (8021908 <gmtime_r+0x14c>)
 80217c8:	2300      	movs	r3, #0
 80217ca:	4640      	mov	r0, r8
 80217cc:	4649      	mov	r1, r9
 80217ce:	f7de fd9f 	bl	8000310 <__aeabi_ldivmod>
 80217d2:	4a4d      	ldr	r2, [pc, #308]	; (8021908 <gmtime_r+0x14c>)
 80217d4:	f500 262f 	add.w	r6, r0, #716800	; 0xaf000
 80217d8:	2300      	movs	r3, #0
 80217da:	4640      	mov	r0, r8
 80217dc:	4649      	mov	r1, r9
 80217de:	f7de fd97 	bl	8000310 <__aeabi_ldivmod>
 80217e2:	2a00      	cmp	r2, #0
 80217e4:	bfbc      	itt	lt
 80217e6:	f502 32a8 	addlt.w	r2, r2, #86016	; 0x15000
 80217ea:	f502 72c0 	addlt.w	r2, r2, #384	; 0x180
 80217ee:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80217f2:	fb92 f3f1 	sdiv	r3, r2, r1
 80217f6:	fb01 2213 	mls	r2, r1, r3, r2
 80217fa:	f04f 013c 	mov.w	r1, #60	; 0x3c
 80217fe:	f606 256c 	addw	r5, r6, #2668	; 0xa6c
 8021802:	60a3      	str	r3, [r4, #8]
 8021804:	bfb8      	it	lt
 8021806:	f606 256b 	addwlt	r5, r6, #2667	; 0xa6b
 802180a:	fb92 f3f1 	sdiv	r3, r2, r1
 802180e:	fb01 2213 	mls	r2, r1, r3, r2
 8021812:	6063      	str	r3, [r4, #4]
 8021814:	6022      	str	r2, [r4, #0]
 8021816:	1ceb      	adds	r3, r5, #3
 8021818:	2207      	movs	r2, #7
 802181a:	fb93 f2f2 	sdiv	r2, r3, r2
 802181e:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 8021822:	1a9b      	subs	r3, r3, r2
 8021824:	bf48      	it	mi
 8021826:	3307      	addmi	r3, #7
 8021828:	2d00      	cmp	r5, #0
 802182a:	61a3      	str	r3, [r4, #24]
 802182c:	bfb8      	it	lt
 802182e:	f5a5 330e 	sublt.w	r3, r5, #145408	; 0x23800
 8021832:	4836      	ldr	r0, [pc, #216]	; (802190c <gmtime_r+0x150>)
 8021834:	bfae      	itee	ge
 8021836:	fb95 f0f0 	sdivge	r0, r5, r0
 802183a:	f5a3 732c 	sublt.w	r3, r3, #688	; 0x2b0
 802183e:	fb93 f0f0 	sdivlt	r0, r3, r0
 8021842:	4b33      	ldr	r3, [pc, #204]	; (8021910 <gmtime_r+0x154>)
 8021844:	fb03 5300 	mla	r3, r3, r0, r5
 8021848:	f648 61ac 	movw	r1, #36524	; 0x8eac
 802184c:	fbb3 f1f1 	udiv	r1, r3, r1
 8021850:	4419      	add	r1, r3
 8021852:	f240 57b4 	movw	r7, #1460	; 0x5b4
 8021856:	fbb3 f2f7 	udiv	r2, r3, r7
 802185a:	1a89      	subs	r1, r1, r2
 802185c:	4a2d      	ldr	r2, [pc, #180]	; (8021914 <gmtime_r+0x158>)
 802185e:	fbb3 f2f2 	udiv	r2, r3, r2
 8021862:	1a8a      	subs	r2, r1, r2
 8021864:	f648 6194 	movw	r1, #36500	; 0x8e94
 8021868:	fbb2 f1f1 	udiv	r1, r2, r1
 802186c:	440b      	add	r3, r1
 802186e:	f240 166d 	movw	r6, #365	; 0x16d
 8021872:	fbb2 f5f6 	udiv	r5, r2, r6
 8021876:	fbb2 f2f7 	udiv	r2, r2, r7
 802187a:	1a9a      	subs	r2, r3, r2
 802187c:	fb06 2315 	mls	r3, r6, r5, r2
 8021880:	2199      	movs	r1, #153	; 0x99
 8021882:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8021886:	1c5e      	adds	r6, r3, #1
 8021888:	3202      	adds	r2, #2
 802188a:	fbb2 f2f1 	udiv	r2, r2, r1
 802188e:	2a0a      	cmp	r2, #10
 8021890:	fb01 f102 	mul.w	r1, r1, r2
 8021894:	f101 0102 	add.w	r1, r1, #2
 8021898:	f04f 0705 	mov.w	r7, #5
 802189c:	fbb1 f1f7 	udiv	r1, r1, r7
 80218a0:	eba6 0101 	sub.w	r1, r6, r1
 80218a4:	bf34      	ite	cc
 80218a6:	2602      	movcc	r6, #2
 80218a8:	f06f 0609 	mvncs.w	r6, #9
 80218ac:	4416      	add	r6, r2
 80218ae:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80218b2:	fb02 5000 	mla	r0, r2, r0, r5
 80218b6:	2e01      	cmp	r6, #1
 80218b8:	bf98      	it	ls
 80218ba:	3001      	addls	r0, #1
 80218bc:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 80218c0:	d30c      	bcc.n	80218dc <gmtime_r+0x120>
 80218c2:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 80218c6:	61e3      	str	r3, [r4, #28]
 80218c8:	f2a0 706c 	subw	r0, r0, #1900	; 0x76c
 80218cc:	2300      	movs	r3, #0
 80218ce:	e9c4 6004 	strd	r6, r0, [r4, #16]
 80218d2:	60e1      	str	r1, [r4, #12]
 80218d4:	6223      	str	r3, [r4, #32]
 80218d6:	4620      	mov	r0, r4
 80218d8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80218dc:	07aa      	lsls	r2, r5, #30
 80218de:	d105      	bne.n	80218ec <gmtime_r+0x130>
 80218e0:	2764      	movs	r7, #100	; 0x64
 80218e2:	fbb5 f2f7 	udiv	r2, r5, r7
 80218e6:	fb07 5212 	mls	r2, r7, r2, r5
 80218ea:	b95a      	cbnz	r2, 8021904 <gmtime_r+0x148>
 80218ec:	f44f 77c8 	mov.w	r7, #400	; 0x190
 80218f0:	fbb5 f2f7 	udiv	r2, r5, r7
 80218f4:	fb07 5212 	mls	r2, r7, r2, r5
 80218f8:	fab2 f282 	clz	r2, r2
 80218fc:	0952      	lsrs	r2, r2, #5
 80218fe:	333b      	adds	r3, #59	; 0x3b
 8021900:	4413      	add	r3, r2
 8021902:	e7e0      	b.n	80218c6 <gmtime_r+0x10a>
 8021904:	2201      	movs	r2, #1
 8021906:	e7fa      	b.n	80218fe <gmtime_r+0x142>
 8021908:	00015180 	.word	0x00015180
 802190c:	00023ab1 	.word	0x00023ab1
 8021910:	fffdc54f 	.word	0xfffdc54f
 8021914:	00023ab0 	.word	0x00023ab0

08021918 <_localeconv_r>:
 8021918:	4b04      	ldr	r3, [pc, #16]	; (802192c <_localeconv_r+0x14>)
 802191a:	681b      	ldr	r3, [r3, #0]
 802191c:	6a18      	ldr	r0, [r3, #32]
 802191e:	4b04      	ldr	r3, [pc, #16]	; (8021930 <_localeconv_r+0x18>)
 8021920:	2800      	cmp	r0, #0
 8021922:	bf08      	it	eq
 8021924:	4618      	moveq	r0, r3
 8021926:	30f0      	adds	r0, #240	; 0xf0
 8021928:	4770      	bx	lr
 802192a:	bf00      	nop
 802192c:	200004dc 	.word	0x200004dc
 8021930:	20000540 	.word	0x20000540

08021934 <_lseek_r>:
 8021934:	b538      	push	{r3, r4, r5, lr}
 8021936:	4c07      	ldr	r4, [pc, #28]	; (8021954 <_lseek_r+0x20>)
 8021938:	4605      	mov	r5, r0
 802193a:	4608      	mov	r0, r1
 802193c:	4611      	mov	r1, r2
 802193e:	2200      	movs	r2, #0
 8021940:	6022      	str	r2, [r4, #0]
 8021942:	461a      	mov	r2, r3
 8021944:	f7e2 fbb6 	bl	80040b4 <_lseek>
 8021948:	1c43      	adds	r3, r0, #1
 802194a:	d102      	bne.n	8021952 <_lseek_r+0x1e>
 802194c:	6823      	ldr	r3, [r4, #0]
 802194e:	b103      	cbz	r3, 8021952 <_lseek_r+0x1e>
 8021950:	602b      	str	r3, [r5, #0]
 8021952:	bd38      	pop	{r3, r4, r5, pc}
 8021954:	20036100 	.word	0x20036100

08021958 <__swhatbuf_r>:
 8021958:	b570      	push	{r4, r5, r6, lr}
 802195a:	460e      	mov	r6, r1
 802195c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8021960:	2900      	cmp	r1, #0
 8021962:	b096      	sub	sp, #88	; 0x58
 8021964:	4614      	mov	r4, r2
 8021966:	461d      	mov	r5, r3
 8021968:	da07      	bge.n	802197a <__swhatbuf_r+0x22>
 802196a:	2300      	movs	r3, #0
 802196c:	602b      	str	r3, [r5, #0]
 802196e:	89b3      	ldrh	r3, [r6, #12]
 8021970:	061a      	lsls	r2, r3, #24
 8021972:	d410      	bmi.n	8021996 <__swhatbuf_r+0x3e>
 8021974:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8021978:	e00e      	b.n	8021998 <__swhatbuf_r+0x40>
 802197a:	466a      	mov	r2, sp
 802197c:	f001 fa4e 	bl	8022e1c <_fstat_r>
 8021980:	2800      	cmp	r0, #0
 8021982:	dbf2      	blt.n	802196a <__swhatbuf_r+0x12>
 8021984:	9a01      	ldr	r2, [sp, #4]
 8021986:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 802198a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 802198e:	425a      	negs	r2, r3
 8021990:	415a      	adcs	r2, r3
 8021992:	602a      	str	r2, [r5, #0]
 8021994:	e7ee      	b.n	8021974 <__swhatbuf_r+0x1c>
 8021996:	2340      	movs	r3, #64	; 0x40
 8021998:	2000      	movs	r0, #0
 802199a:	6023      	str	r3, [r4, #0]
 802199c:	b016      	add	sp, #88	; 0x58
 802199e:	bd70      	pop	{r4, r5, r6, pc}

080219a0 <__smakebuf_r>:
 80219a0:	898b      	ldrh	r3, [r1, #12]
 80219a2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80219a4:	079d      	lsls	r5, r3, #30
 80219a6:	4606      	mov	r6, r0
 80219a8:	460c      	mov	r4, r1
 80219aa:	d507      	bpl.n	80219bc <__smakebuf_r+0x1c>
 80219ac:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80219b0:	6023      	str	r3, [r4, #0]
 80219b2:	6123      	str	r3, [r4, #16]
 80219b4:	2301      	movs	r3, #1
 80219b6:	6163      	str	r3, [r4, #20]
 80219b8:	b002      	add	sp, #8
 80219ba:	bd70      	pop	{r4, r5, r6, pc}
 80219bc:	ab01      	add	r3, sp, #4
 80219be:	466a      	mov	r2, sp
 80219c0:	f7ff ffca 	bl	8021958 <__swhatbuf_r>
 80219c4:	9900      	ldr	r1, [sp, #0]
 80219c6:	4605      	mov	r5, r0
 80219c8:	4630      	mov	r0, r6
 80219ca:	f7fd fc87 	bl	801f2dc <_malloc_r>
 80219ce:	b948      	cbnz	r0, 80219e4 <__smakebuf_r+0x44>
 80219d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80219d4:	059a      	lsls	r2, r3, #22
 80219d6:	d4ef      	bmi.n	80219b8 <__smakebuf_r+0x18>
 80219d8:	f023 0303 	bic.w	r3, r3, #3
 80219dc:	f043 0302 	orr.w	r3, r3, #2
 80219e0:	81a3      	strh	r3, [r4, #12]
 80219e2:	e7e3      	b.n	80219ac <__smakebuf_r+0xc>
 80219e4:	4b0d      	ldr	r3, [pc, #52]	; (8021a1c <__smakebuf_r+0x7c>)
 80219e6:	62b3      	str	r3, [r6, #40]	; 0x28
 80219e8:	89a3      	ldrh	r3, [r4, #12]
 80219ea:	6020      	str	r0, [r4, #0]
 80219ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80219f0:	81a3      	strh	r3, [r4, #12]
 80219f2:	9b00      	ldr	r3, [sp, #0]
 80219f4:	6163      	str	r3, [r4, #20]
 80219f6:	9b01      	ldr	r3, [sp, #4]
 80219f8:	6120      	str	r0, [r4, #16]
 80219fa:	b15b      	cbz	r3, 8021a14 <__smakebuf_r+0x74>
 80219fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8021a00:	4630      	mov	r0, r6
 8021a02:	f001 fa1d 	bl	8022e40 <_isatty_r>
 8021a06:	b128      	cbz	r0, 8021a14 <__smakebuf_r+0x74>
 8021a08:	89a3      	ldrh	r3, [r4, #12]
 8021a0a:	f023 0303 	bic.w	r3, r3, #3
 8021a0e:	f043 0301 	orr.w	r3, r3, #1
 8021a12:	81a3      	strh	r3, [r4, #12]
 8021a14:	89a3      	ldrh	r3, [r4, #12]
 8021a16:	431d      	orrs	r5, r3
 8021a18:	81a5      	strh	r5, [r4, #12]
 8021a1a:	e7cd      	b.n	80219b8 <__smakebuf_r+0x18>
 8021a1c:	080215e1 	.word	0x080215e1

08021a20 <__malloc_lock>:
 8021a20:	4770      	bx	lr

08021a22 <__malloc_unlock>:
 8021a22:	4770      	bx	lr

08021a24 <_Balloc>:
 8021a24:	b570      	push	{r4, r5, r6, lr}
 8021a26:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8021a28:	4604      	mov	r4, r0
 8021a2a:	460e      	mov	r6, r1
 8021a2c:	b93d      	cbnz	r5, 8021a3e <_Balloc+0x1a>
 8021a2e:	2010      	movs	r0, #16
 8021a30:	f7fd f914 	bl	801ec5c <malloc>
 8021a34:	6260      	str	r0, [r4, #36]	; 0x24
 8021a36:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8021a3a:	6005      	str	r5, [r0, #0]
 8021a3c:	60c5      	str	r5, [r0, #12]
 8021a3e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8021a40:	68eb      	ldr	r3, [r5, #12]
 8021a42:	b183      	cbz	r3, 8021a66 <_Balloc+0x42>
 8021a44:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8021a46:	68db      	ldr	r3, [r3, #12]
 8021a48:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8021a4c:	b9b8      	cbnz	r0, 8021a7e <_Balloc+0x5a>
 8021a4e:	2101      	movs	r1, #1
 8021a50:	fa01 f506 	lsl.w	r5, r1, r6
 8021a54:	1d6a      	adds	r2, r5, #5
 8021a56:	0092      	lsls	r2, r2, #2
 8021a58:	4620      	mov	r0, r4
 8021a5a:	f000 fabf 	bl	8021fdc <_calloc_r>
 8021a5e:	b160      	cbz	r0, 8021a7a <_Balloc+0x56>
 8021a60:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8021a64:	e00e      	b.n	8021a84 <_Balloc+0x60>
 8021a66:	2221      	movs	r2, #33	; 0x21
 8021a68:	2104      	movs	r1, #4
 8021a6a:	4620      	mov	r0, r4
 8021a6c:	f000 fab6 	bl	8021fdc <_calloc_r>
 8021a70:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8021a72:	60e8      	str	r0, [r5, #12]
 8021a74:	68db      	ldr	r3, [r3, #12]
 8021a76:	2b00      	cmp	r3, #0
 8021a78:	d1e4      	bne.n	8021a44 <_Balloc+0x20>
 8021a7a:	2000      	movs	r0, #0
 8021a7c:	bd70      	pop	{r4, r5, r6, pc}
 8021a7e:	6802      	ldr	r2, [r0, #0]
 8021a80:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8021a84:	2300      	movs	r3, #0
 8021a86:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8021a8a:	e7f7      	b.n	8021a7c <_Balloc+0x58>

08021a8c <_Bfree>:
 8021a8c:	b570      	push	{r4, r5, r6, lr}
 8021a8e:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8021a90:	4606      	mov	r6, r0
 8021a92:	460d      	mov	r5, r1
 8021a94:	b93c      	cbnz	r4, 8021aa6 <_Bfree+0x1a>
 8021a96:	2010      	movs	r0, #16
 8021a98:	f7fd f8e0 	bl	801ec5c <malloc>
 8021a9c:	6270      	str	r0, [r6, #36]	; 0x24
 8021a9e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8021aa2:	6004      	str	r4, [r0, #0]
 8021aa4:	60c4      	str	r4, [r0, #12]
 8021aa6:	b13d      	cbz	r5, 8021ab8 <_Bfree+0x2c>
 8021aa8:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8021aaa:	686a      	ldr	r2, [r5, #4]
 8021aac:	68db      	ldr	r3, [r3, #12]
 8021aae:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8021ab2:	6029      	str	r1, [r5, #0]
 8021ab4:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8021ab8:	bd70      	pop	{r4, r5, r6, pc}

08021aba <__multadd>:
 8021aba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8021abe:	690d      	ldr	r5, [r1, #16]
 8021ac0:	461f      	mov	r7, r3
 8021ac2:	4606      	mov	r6, r0
 8021ac4:	460c      	mov	r4, r1
 8021ac6:	f101 0c14 	add.w	ip, r1, #20
 8021aca:	2300      	movs	r3, #0
 8021acc:	f8dc 0000 	ldr.w	r0, [ip]
 8021ad0:	b281      	uxth	r1, r0
 8021ad2:	fb02 7101 	mla	r1, r2, r1, r7
 8021ad6:	0c0f      	lsrs	r7, r1, #16
 8021ad8:	0c00      	lsrs	r0, r0, #16
 8021ada:	fb02 7000 	mla	r0, r2, r0, r7
 8021ade:	b289      	uxth	r1, r1
 8021ae0:	3301      	adds	r3, #1
 8021ae2:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8021ae6:	429d      	cmp	r5, r3
 8021ae8:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8021aec:	f84c 1b04 	str.w	r1, [ip], #4
 8021af0:	dcec      	bgt.n	8021acc <__multadd+0x12>
 8021af2:	b1d7      	cbz	r7, 8021b2a <__multadd+0x70>
 8021af4:	68a3      	ldr	r3, [r4, #8]
 8021af6:	42ab      	cmp	r3, r5
 8021af8:	dc12      	bgt.n	8021b20 <__multadd+0x66>
 8021afa:	6861      	ldr	r1, [r4, #4]
 8021afc:	4630      	mov	r0, r6
 8021afe:	3101      	adds	r1, #1
 8021b00:	f7ff ff90 	bl	8021a24 <_Balloc>
 8021b04:	6922      	ldr	r2, [r4, #16]
 8021b06:	3202      	adds	r2, #2
 8021b08:	f104 010c 	add.w	r1, r4, #12
 8021b0c:	4680      	mov	r8, r0
 8021b0e:	0092      	lsls	r2, r2, #2
 8021b10:	300c      	adds	r0, #12
 8021b12:	f7fd f8d4 	bl	801ecbe <memcpy>
 8021b16:	4621      	mov	r1, r4
 8021b18:	4630      	mov	r0, r6
 8021b1a:	f7ff ffb7 	bl	8021a8c <_Bfree>
 8021b1e:	4644      	mov	r4, r8
 8021b20:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8021b24:	3501      	adds	r5, #1
 8021b26:	615f      	str	r7, [r3, #20]
 8021b28:	6125      	str	r5, [r4, #16]
 8021b2a:	4620      	mov	r0, r4
 8021b2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08021b30 <__hi0bits>:
 8021b30:	0c02      	lsrs	r2, r0, #16
 8021b32:	0412      	lsls	r2, r2, #16
 8021b34:	4603      	mov	r3, r0
 8021b36:	b9b2      	cbnz	r2, 8021b66 <__hi0bits+0x36>
 8021b38:	0403      	lsls	r3, r0, #16
 8021b3a:	2010      	movs	r0, #16
 8021b3c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8021b40:	bf04      	itt	eq
 8021b42:	021b      	lsleq	r3, r3, #8
 8021b44:	3008      	addeq	r0, #8
 8021b46:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8021b4a:	bf04      	itt	eq
 8021b4c:	011b      	lsleq	r3, r3, #4
 8021b4e:	3004      	addeq	r0, #4
 8021b50:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8021b54:	bf04      	itt	eq
 8021b56:	009b      	lsleq	r3, r3, #2
 8021b58:	3002      	addeq	r0, #2
 8021b5a:	2b00      	cmp	r3, #0
 8021b5c:	db06      	blt.n	8021b6c <__hi0bits+0x3c>
 8021b5e:	005b      	lsls	r3, r3, #1
 8021b60:	d503      	bpl.n	8021b6a <__hi0bits+0x3a>
 8021b62:	3001      	adds	r0, #1
 8021b64:	4770      	bx	lr
 8021b66:	2000      	movs	r0, #0
 8021b68:	e7e8      	b.n	8021b3c <__hi0bits+0xc>
 8021b6a:	2020      	movs	r0, #32
 8021b6c:	4770      	bx	lr

08021b6e <__lo0bits>:
 8021b6e:	6803      	ldr	r3, [r0, #0]
 8021b70:	f013 0207 	ands.w	r2, r3, #7
 8021b74:	4601      	mov	r1, r0
 8021b76:	d00b      	beq.n	8021b90 <__lo0bits+0x22>
 8021b78:	07da      	lsls	r2, r3, #31
 8021b7a:	d423      	bmi.n	8021bc4 <__lo0bits+0x56>
 8021b7c:	0798      	lsls	r0, r3, #30
 8021b7e:	bf49      	itett	mi
 8021b80:	085b      	lsrmi	r3, r3, #1
 8021b82:	089b      	lsrpl	r3, r3, #2
 8021b84:	2001      	movmi	r0, #1
 8021b86:	600b      	strmi	r3, [r1, #0]
 8021b88:	bf5c      	itt	pl
 8021b8a:	600b      	strpl	r3, [r1, #0]
 8021b8c:	2002      	movpl	r0, #2
 8021b8e:	4770      	bx	lr
 8021b90:	b298      	uxth	r0, r3
 8021b92:	b9a8      	cbnz	r0, 8021bc0 <__lo0bits+0x52>
 8021b94:	0c1b      	lsrs	r3, r3, #16
 8021b96:	2010      	movs	r0, #16
 8021b98:	f013 0fff 	tst.w	r3, #255	; 0xff
 8021b9c:	bf04      	itt	eq
 8021b9e:	0a1b      	lsreq	r3, r3, #8
 8021ba0:	3008      	addeq	r0, #8
 8021ba2:	071a      	lsls	r2, r3, #28
 8021ba4:	bf04      	itt	eq
 8021ba6:	091b      	lsreq	r3, r3, #4
 8021ba8:	3004      	addeq	r0, #4
 8021baa:	079a      	lsls	r2, r3, #30
 8021bac:	bf04      	itt	eq
 8021bae:	089b      	lsreq	r3, r3, #2
 8021bb0:	3002      	addeq	r0, #2
 8021bb2:	07da      	lsls	r2, r3, #31
 8021bb4:	d402      	bmi.n	8021bbc <__lo0bits+0x4e>
 8021bb6:	085b      	lsrs	r3, r3, #1
 8021bb8:	d006      	beq.n	8021bc8 <__lo0bits+0x5a>
 8021bba:	3001      	adds	r0, #1
 8021bbc:	600b      	str	r3, [r1, #0]
 8021bbe:	4770      	bx	lr
 8021bc0:	4610      	mov	r0, r2
 8021bc2:	e7e9      	b.n	8021b98 <__lo0bits+0x2a>
 8021bc4:	2000      	movs	r0, #0
 8021bc6:	4770      	bx	lr
 8021bc8:	2020      	movs	r0, #32
 8021bca:	4770      	bx	lr

08021bcc <__i2b>:
 8021bcc:	b510      	push	{r4, lr}
 8021bce:	460c      	mov	r4, r1
 8021bd0:	2101      	movs	r1, #1
 8021bd2:	f7ff ff27 	bl	8021a24 <_Balloc>
 8021bd6:	2201      	movs	r2, #1
 8021bd8:	6144      	str	r4, [r0, #20]
 8021bda:	6102      	str	r2, [r0, #16]
 8021bdc:	bd10      	pop	{r4, pc}

08021bde <__multiply>:
 8021bde:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021be2:	4614      	mov	r4, r2
 8021be4:	690a      	ldr	r2, [r1, #16]
 8021be6:	6923      	ldr	r3, [r4, #16]
 8021be8:	429a      	cmp	r2, r3
 8021bea:	bfb8      	it	lt
 8021bec:	460b      	movlt	r3, r1
 8021bee:	4688      	mov	r8, r1
 8021bf0:	bfbc      	itt	lt
 8021bf2:	46a0      	movlt	r8, r4
 8021bf4:	461c      	movlt	r4, r3
 8021bf6:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8021bfa:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8021bfe:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8021c02:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8021c06:	eb07 0609 	add.w	r6, r7, r9
 8021c0a:	42b3      	cmp	r3, r6
 8021c0c:	bfb8      	it	lt
 8021c0e:	3101      	addlt	r1, #1
 8021c10:	f7ff ff08 	bl	8021a24 <_Balloc>
 8021c14:	f100 0514 	add.w	r5, r0, #20
 8021c18:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8021c1c:	462b      	mov	r3, r5
 8021c1e:	2200      	movs	r2, #0
 8021c20:	4573      	cmp	r3, lr
 8021c22:	d316      	bcc.n	8021c52 <__multiply+0x74>
 8021c24:	f104 0214 	add.w	r2, r4, #20
 8021c28:	f108 0114 	add.w	r1, r8, #20
 8021c2c:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8021c30:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8021c34:	9300      	str	r3, [sp, #0]
 8021c36:	9b00      	ldr	r3, [sp, #0]
 8021c38:	9201      	str	r2, [sp, #4]
 8021c3a:	4293      	cmp	r3, r2
 8021c3c:	d80c      	bhi.n	8021c58 <__multiply+0x7a>
 8021c3e:	2e00      	cmp	r6, #0
 8021c40:	dd03      	ble.n	8021c4a <__multiply+0x6c>
 8021c42:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8021c46:	2b00      	cmp	r3, #0
 8021c48:	d05d      	beq.n	8021d06 <__multiply+0x128>
 8021c4a:	6106      	str	r6, [r0, #16]
 8021c4c:	b003      	add	sp, #12
 8021c4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8021c52:	f843 2b04 	str.w	r2, [r3], #4
 8021c56:	e7e3      	b.n	8021c20 <__multiply+0x42>
 8021c58:	f8b2 b000 	ldrh.w	fp, [r2]
 8021c5c:	f1bb 0f00 	cmp.w	fp, #0
 8021c60:	d023      	beq.n	8021caa <__multiply+0xcc>
 8021c62:	4689      	mov	r9, r1
 8021c64:	46ac      	mov	ip, r5
 8021c66:	f04f 0800 	mov.w	r8, #0
 8021c6a:	f859 4b04 	ldr.w	r4, [r9], #4
 8021c6e:	f8dc a000 	ldr.w	sl, [ip]
 8021c72:	b2a3      	uxth	r3, r4
 8021c74:	fa1f fa8a 	uxth.w	sl, sl
 8021c78:	fb0b a303 	mla	r3, fp, r3, sl
 8021c7c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8021c80:	f8dc 4000 	ldr.w	r4, [ip]
 8021c84:	4443      	add	r3, r8
 8021c86:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8021c8a:	fb0b 840a 	mla	r4, fp, sl, r8
 8021c8e:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8021c92:	46e2      	mov	sl, ip
 8021c94:	b29b      	uxth	r3, r3
 8021c96:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8021c9a:	454f      	cmp	r7, r9
 8021c9c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8021ca0:	f84a 3b04 	str.w	r3, [sl], #4
 8021ca4:	d82b      	bhi.n	8021cfe <__multiply+0x120>
 8021ca6:	f8cc 8004 	str.w	r8, [ip, #4]
 8021caa:	9b01      	ldr	r3, [sp, #4]
 8021cac:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8021cb0:	3204      	adds	r2, #4
 8021cb2:	f1ba 0f00 	cmp.w	sl, #0
 8021cb6:	d020      	beq.n	8021cfa <__multiply+0x11c>
 8021cb8:	682b      	ldr	r3, [r5, #0]
 8021cba:	4689      	mov	r9, r1
 8021cbc:	46a8      	mov	r8, r5
 8021cbe:	f04f 0b00 	mov.w	fp, #0
 8021cc2:	f8b9 c000 	ldrh.w	ip, [r9]
 8021cc6:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8021cca:	fb0a 440c 	mla	r4, sl, ip, r4
 8021cce:	445c      	add	r4, fp
 8021cd0:	46c4      	mov	ip, r8
 8021cd2:	b29b      	uxth	r3, r3
 8021cd4:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8021cd8:	f84c 3b04 	str.w	r3, [ip], #4
 8021cdc:	f859 3b04 	ldr.w	r3, [r9], #4
 8021ce0:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8021ce4:	0c1b      	lsrs	r3, r3, #16
 8021ce6:	fb0a b303 	mla	r3, sl, r3, fp
 8021cea:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8021cee:	454f      	cmp	r7, r9
 8021cf0:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8021cf4:	d805      	bhi.n	8021d02 <__multiply+0x124>
 8021cf6:	f8c8 3004 	str.w	r3, [r8, #4]
 8021cfa:	3504      	adds	r5, #4
 8021cfc:	e79b      	b.n	8021c36 <__multiply+0x58>
 8021cfe:	46d4      	mov	ip, sl
 8021d00:	e7b3      	b.n	8021c6a <__multiply+0x8c>
 8021d02:	46e0      	mov	r8, ip
 8021d04:	e7dd      	b.n	8021cc2 <__multiply+0xe4>
 8021d06:	3e01      	subs	r6, #1
 8021d08:	e799      	b.n	8021c3e <__multiply+0x60>
	...

08021d0c <__pow5mult>:
 8021d0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8021d10:	4615      	mov	r5, r2
 8021d12:	f012 0203 	ands.w	r2, r2, #3
 8021d16:	4606      	mov	r6, r0
 8021d18:	460f      	mov	r7, r1
 8021d1a:	d007      	beq.n	8021d2c <__pow5mult+0x20>
 8021d1c:	3a01      	subs	r2, #1
 8021d1e:	4c21      	ldr	r4, [pc, #132]	; (8021da4 <__pow5mult+0x98>)
 8021d20:	2300      	movs	r3, #0
 8021d22:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8021d26:	f7ff fec8 	bl	8021aba <__multadd>
 8021d2a:	4607      	mov	r7, r0
 8021d2c:	10ad      	asrs	r5, r5, #2
 8021d2e:	d035      	beq.n	8021d9c <__pow5mult+0x90>
 8021d30:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8021d32:	b93c      	cbnz	r4, 8021d44 <__pow5mult+0x38>
 8021d34:	2010      	movs	r0, #16
 8021d36:	f7fc ff91 	bl	801ec5c <malloc>
 8021d3a:	6270      	str	r0, [r6, #36]	; 0x24
 8021d3c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8021d40:	6004      	str	r4, [r0, #0]
 8021d42:	60c4      	str	r4, [r0, #12]
 8021d44:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8021d48:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8021d4c:	b94c      	cbnz	r4, 8021d62 <__pow5mult+0x56>
 8021d4e:	f240 2171 	movw	r1, #625	; 0x271
 8021d52:	4630      	mov	r0, r6
 8021d54:	f7ff ff3a 	bl	8021bcc <__i2b>
 8021d58:	2300      	movs	r3, #0
 8021d5a:	f8c8 0008 	str.w	r0, [r8, #8]
 8021d5e:	4604      	mov	r4, r0
 8021d60:	6003      	str	r3, [r0, #0]
 8021d62:	f04f 0800 	mov.w	r8, #0
 8021d66:	07eb      	lsls	r3, r5, #31
 8021d68:	d50a      	bpl.n	8021d80 <__pow5mult+0x74>
 8021d6a:	4639      	mov	r1, r7
 8021d6c:	4622      	mov	r2, r4
 8021d6e:	4630      	mov	r0, r6
 8021d70:	f7ff ff35 	bl	8021bde <__multiply>
 8021d74:	4639      	mov	r1, r7
 8021d76:	4681      	mov	r9, r0
 8021d78:	4630      	mov	r0, r6
 8021d7a:	f7ff fe87 	bl	8021a8c <_Bfree>
 8021d7e:	464f      	mov	r7, r9
 8021d80:	106d      	asrs	r5, r5, #1
 8021d82:	d00b      	beq.n	8021d9c <__pow5mult+0x90>
 8021d84:	6820      	ldr	r0, [r4, #0]
 8021d86:	b938      	cbnz	r0, 8021d98 <__pow5mult+0x8c>
 8021d88:	4622      	mov	r2, r4
 8021d8a:	4621      	mov	r1, r4
 8021d8c:	4630      	mov	r0, r6
 8021d8e:	f7ff ff26 	bl	8021bde <__multiply>
 8021d92:	6020      	str	r0, [r4, #0]
 8021d94:	f8c0 8000 	str.w	r8, [r0]
 8021d98:	4604      	mov	r4, r0
 8021d9a:	e7e4      	b.n	8021d66 <__pow5mult+0x5a>
 8021d9c:	4638      	mov	r0, r7
 8021d9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8021da2:	bf00      	nop
 8021da4:	0803e070 	.word	0x0803e070

08021da8 <__lshift>:
 8021da8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8021dac:	460c      	mov	r4, r1
 8021dae:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8021db2:	6923      	ldr	r3, [r4, #16]
 8021db4:	6849      	ldr	r1, [r1, #4]
 8021db6:	eb0a 0903 	add.w	r9, sl, r3
 8021dba:	68a3      	ldr	r3, [r4, #8]
 8021dbc:	4607      	mov	r7, r0
 8021dbe:	4616      	mov	r6, r2
 8021dc0:	f109 0501 	add.w	r5, r9, #1
 8021dc4:	42ab      	cmp	r3, r5
 8021dc6:	db32      	blt.n	8021e2e <__lshift+0x86>
 8021dc8:	4638      	mov	r0, r7
 8021dca:	f7ff fe2b 	bl	8021a24 <_Balloc>
 8021dce:	2300      	movs	r3, #0
 8021dd0:	4680      	mov	r8, r0
 8021dd2:	f100 0114 	add.w	r1, r0, #20
 8021dd6:	461a      	mov	r2, r3
 8021dd8:	4553      	cmp	r3, sl
 8021dda:	db2b      	blt.n	8021e34 <__lshift+0x8c>
 8021ddc:	6920      	ldr	r0, [r4, #16]
 8021dde:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8021de2:	f104 0314 	add.w	r3, r4, #20
 8021de6:	f016 021f 	ands.w	r2, r6, #31
 8021dea:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8021dee:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8021df2:	d025      	beq.n	8021e40 <__lshift+0x98>
 8021df4:	f1c2 0e20 	rsb	lr, r2, #32
 8021df8:	2000      	movs	r0, #0
 8021dfa:	681e      	ldr	r6, [r3, #0]
 8021dfc:	468a      	mov	sl, r1
 8021dfe:	4096      	lsls	r6, r2
 8021e00:	4330      	orrs	r0, r6
 8021e02:	f84a 0b04 	str.w	r0, [sl], #4
 8021e06:	f853 0b04 	ldr.w	r0, [r3], #4
 8021e0a:	459c      	cmp	ip, r3
 8021e0c:	fa20 f00e 	lsr.w	r0, r0, lr
 8021e10:	d814      	bhi.n	8021e3c <__lshift+0x94>
 8021e12:	6048      	str	r0, [r1, #4]
 8021e14:	b108      	cbz	r0, 8021e1a <__lshift+0x72>
 8021e16:	f109 0502 	add.w	r5, r9, #2
 8021e1a:	3d01      	subs	r5, #1
 8021e1c:	4638      	mov	r0, r7
 8021e1e:	f8c8 5010 	str.w	r5, [r8, #16]
 8021e22:	4621      	mov	r1, r4
 8021e24:	f7ff fe32 	bl	8021a8c <_Bfree>
 8021e28:	4640      	mov	r0, r8
 8021e2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8021e2e:	3101      	adds	r1, #1
 8021e30:	005b      	lsls	r3, r3, #1
 8021e32:	e7c7      	b.n	8021dc4 <__lshift+0x1c>
 8021e34:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8021e38:	3301      	adds	r3, #1
 8021e3a:	e7cd      	b.n	8021dd8 <__lshift+0x30>
 8021e3c:	4651      	mov	r1, sl
 8021e3e:	e7dc      	b.n	8021dfa <__lshift+0x52>
 8021e40:	3904      	subs	r1, #4
 8021e42:	f853 2b04 	ldr.w	r2, [r3], #4
 8021e46:	f841 2f04 	str.w	r2, [r1, #4]!
 8021e4a:	459c      	cmp	ip, r3
 8021e4c:	d8f9      	bhi.n	8021e42 <__lshift+0x9a>
 8021e4e:	e7e4      	b.n	8021e1a <__lshift+0x72>

08021e50 <__mcmp>:
 8021e50:	6903      	ldr	r3, [r0, #16]
 8021e52:	690a      	ldr	r2, [r1, #16]
 8021e54:	1a9b      	subs	r3, r3, r2
 8021e56:	b530      	push	{r4, r5, lr}
 8021e58:	d10c      	bne.n	8021e74 <__mcmp+0x24>
 8021e5a:	0092      	lsls	r2, r2, #2
 8021e5c:	3014      	adds	r0, #20
 8021e5e:	3114      	adds	r1, #20
 8021e60:	1884      	adds	r4, r0, r2
 8021e62:	4411      	add	r1, r2
 8021e64:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8021e68:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8021e6c:	4295      	cmp	r5, r2
 8021e6e:	d003      	beq.n	8021e78 <__mcmp+0x28>
 8021e70:	d305      	bcc.n	8021e7e <__mcmp+0x2e>
 8021e72:	2301      	movs	r3, #1
 8021e74:	4618      	mov	r0, r3
 8021e76:	bd30      	pop	{r4, r5, pc}
 8021e78:	42a0      	cmp	r0, r4
 8021e7a:	d3f3      	bcc.n	8021e64 <__mcmp+0x14>
 8021e7c:	e7fa      	b.n	8021e74 <__mcmp+0x24>
 8021e7e:	f04f 33ff 	mov.w	r3, #4294967295
 8021e82:	e7f7      	b.n	8021e74 <__mcmp+0x24>

08021e84 <__mdiff>:
 8021e84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8021e88:	460d      	mov	r5, r1
 8021e8a:	4607      	mov	r7, r0
 8021e8c:	4611      	mov	r1, r2
 8021e8e:	4628      	mov	r0, r5
 8021e90:	4614      	mov	r4, r2
 8021e92:	f7ff ffdd 	bl	8021e50 <__mcmp>
 8021e96:	1e06      	subs	r6, r0, #0
 8021e98:	d108      	bne.n	8021eac <__mdiff+0x28>
 8021e9a:	4631      	mov	r1, r6
 8021e9c:	4638      	mov	r0, r7
 8021e9e:	f7ff fdc1 	bl	8021a24 <_Balloc>
 8021ea2:	2301      	movs	r3, #1
 8021ea4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8021ea8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8021eac:	bfa4      	itt	ge
 8021eae:	4623      	movge	r3, r4
 8021eb0:	462c      	movge	r4, r5
 8021eb2:	4638      	mov	r0, r7
 8021eb4:	6861      	ldr	r1, [r4, #4]
 8021eb6:	bfa6      	itte	ge
 8021eb8:	461d      	movge	r5, r3
 8021eba:	2600      	movge	r6, #0
 8021ebc:	2601      	movlt	r6, #1
 8021ebe:	f7ff fdb1 	bl	8021a24 <_Balloc>
 8021ec2:	692b      	ldr	r3, [r5, #16]
 8021ec4:	60c6      	str	r6, [r0, #12]
 8021ec6:	6926      	ldr	r6, [r4, #16]
 8021ec8:	f105 0914 	add.w	r9, r5, #20
 8021ecc:	f104 0214 	add.w	r2, r4, #20
 8021ed0:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8021ed4:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8021ed8:	f100 0514 	add.w	r5, r0, #20
 8021edc:	f04f 0e00 	mov.w	lr, #0
 8021ee0:	f852 ab04 	ldr.w	sl, [r2], #4
 8021ee4:	f859 4b04 	ldr.w	r4, [r9], #4
 8021ee8:	fa1e f18a 	uxtah	r1, lr, sl
 8021eec:	b2a3      	uxth	r3, r4
 8021eee:	1ac9      	subs	r1, r1, r3
 8021ef0:	0c23      	lsrs	r3, r4, #16
 8021ef2:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8021ef6:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8021efa:	b289      	uxth	r1, r1
 8021efc:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8021f00:	45c8      	cmp	r8, r9
 8021f02:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8021f06:	4694      	mov	ip, r2
 8021f08:	f845 3b04 	str.w	r3, [r5], #4
 8021f0c:	d8e8      	bhi.n	8021ee0 <__mdiff+0x5c>
 8021f0e:	45bc      	cmp	ip, r7
 8021f10:	d304      	bcc.n	8021f1c <__mdiff+0x98>
 8021f12:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8021f16:	b183      	cbz	r3, 8021f3a <__mdiff+0xb6>
 8021f18:	6106      	str	r6, [r0, #16]
 8021f1a:	e7c5      	b.n	8021ea8 <__mdiff+0x24>
 8021f1c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8021f20:	fa1e f381 	uxtah	r3, lr, r1
 8021f24:	141a      	asrs	r2, r3, #16
 8021f26:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8021f2a:	b29b      	uxth	r3, r3
 8021f2c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8021f30:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8021f34:	f845 3b04 	str.w	r3, [r5], #4
 8021f38:	e7e9      	b.n	8021f0e <__mdiff+0x8a>
 8021f3a:	3e01      	subs	r6, #1
 8021f3c:	e7e9      	b.n	8021f12 <__mdiff+0x8e>

08021f3e <__d2b>:
 8021f3e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8021f42:	460e      	mov	r6, r1
 8021f44:	2101      	movs	r1, #1
 8021f46:	ec59 8b10 	vmov	r8, r9, d0
 8021f4a:	4615      	mov	r5, r2
 8021f4c:	f7ff fd6a 	bl	8021a24 <_Balloc>
 8021f50:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8021f54:	4607      	mov	r7, r0
 8021f56:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8021f5a:	bb34      	cbnz	r4, 8021faa <__d2b+0x6c>
 8021f5c:	9301      	str	r3, [sp, #4]
 8021f5e:	f1b8 0300 	subs.w	r3, r8, #0
 8021f62:	d027      	beq.n	8021fb4 <__d2b+0x76>
 8021f64:	a802      	add	r0, sp, #8
 8021f66:	f840 3d08 	str.w	r3, [r0, #-8]!
 8021f6a:	f7ff fe00 	bl	8021b6e <__lo0bits>
 8021f6e:	9900      	ldr	r1, [sp, #0]
 8021f70:	b1f0      	cbz	r0, 8021fb0 <__d2b+0x72>
 8021f72:	9a01      	ldr	r2, [sp, #4]
 8021f74:	f1c0 0320 	rsb	r3, r0, #32
 8021f78:	fa02 f303 	lsl.w	r3, r2, r3
 8021f7c:	430b      	orrs	r3, r1
 8021f7e:	40c2      	lsrs	r2, r0
 8021f80:	617b      	str	r3, [r7, #20]
 8021f82:	9201      	str	r2, [sp, #4]
 8021f84:	9b01      	ldr	r3, [sp, #4]
 8021f86:	61bb      	str	r3, [r7, #24]
 8021f88:	2b00      	cmp	r3, #0
 8021f8a:	bf14      	ite	ne
 8021f8c:	2102      	movne	r1, #2
 8021f8e:	2101      	moveq	r1, #1
 8021f90:	6139      	str	r1, [r7, #16]
 8021f92:	b1c4      	cbz	r4, 8021fc6 <__d2b+0x88>
 8021f94:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8021f98:	4404      	add	r4, r0
 8021f9a:	6034      	str	r4, [r6, #0]
 8021f9c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8021fa0:	6028      	str	r0, [r5, #0]
 8021fa2:	4638      	mov	r0, r7
 8021fa4:	b003      	add	sp, #12
 8021fa6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8021faa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8021fae:	e7d5      	b.n	8021f5c <__d2b+0x1e>
 8021fb0:	6179      	str	r1, [r7, #20]
 8021fb2:	e7e7      	b.n	8021f84 <__d2b+0x46>
 8021fb4:	a801      	add	r0, sp, #4
 8021fb6:	f7ff fdda 	bl	8021b6e <__lo0bits>
 8021fba:	9b01      	ldr	r3, [sp, #4]
 8021fbc:	617b      	str	r3, [r7, #20]
 8021fbe:	2101      	movs	r1, #1
 8021fc0:	6139      	str	r1, [r7, #16]
 8021fc2:	3020      	adds	r0, #32
 8021fc4:	e7e5      	b.n	8021f92 <__d2b+0x54>
 8021fc6:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8021fca:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8021fce:	6030      	str	r0, [r6, #0]
 8021fd0:	6918      	ldr	r0, [r3, #16]
 8021fd2:	f7ff fdad 	bl	8021b30 <__hi0bits>
 8021fd6:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8021fda:	e7e1      	b.n	8021fa0 <__d2b+0x62>

08021fdc <_calloc_r>:
 8021fdc:	b538      	push	{r3, r4, r5, lr}
 8021fde:	fb02 f401 	mul.w	r4, r2, r1
 8021fe2:	4621      	mov	r1, r4
 8021fe4:	f7fd f97a 	bl	801f2dc <_malloc_r>
 8021fe8:	4605      	mov	r5, r0
 8021fea:	b118      	cbz	r0, 8021ff4 <_calloc_r+0x18>
 8021fec:	4622      	mov	r2, r4
 8021fee:	2100      	movs	r1, #0
 8021ff0:	f7fc fe89 	bl	801ed06 <memset>
 8021ff4:	4628      	mov	r0, r5
 8021ff6:	bd38      	pop	{r3, r4, r5, pc}

08021ff8 <_realloc_r>:
 8021ff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8021ffa:	4607      	mov	r7, r0
 8021ffc:	4614      	mov	r4, r2
 8021ffe:	460e      	mov	r6, r1
 8022000:	b921      	cbnz	r1, 802200c <_realloc_r+0x14>
 8022002:	4611      	mov	r1, r2
 8022004:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8022008:	f7fd b968 	b.w	801f2dc <_malloc_r>
 802200c:	b922      	cbnz	r2, 8022018 <_realloc_r+0x20>
 802200e:	f7fd f917 	bl	801f240 <_free_r>
 8022012:	4625      	mov	r5, r4
 8022014:	4628      	mov	r0, r5
 8022016:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8022018:	f000 ff22 	bl	8022e60 <_malloc_usable_size_r>
 802201c:	42a0      	cmp	r0, r4
 802201e:	d20f      	bcs.n	8022040 <_realloc_r+0x48>
 8022020:	4621      	mov	r1, r4
 8022022:	4638      	mov	r0, r7
 8022024:	f7fd f95a 	bl	801f2dc <_malloc_r>
 8022028:	4605      	mov	r5, r0
 802202a:	2800      	cmp	r0, #0
 802202c:	d0f2      	beq.n	8022014 <_realloc_r+0x1c>
 802202e:	4631      	mov	r1, r6
 8022030:	4622      	mov	r2, r4
 8022032:	f7fc fe44 	bl	801ecbe <memcpy>
 8022036:	4631      	mov	r1, r6
 8022038:	4638      	mov	r0, r7
 802203a:	f7fd f901 	bl	801f240 <_free_r>
 802203e:	e7e9      	b.n	8022014 <_realloc_r+0x1c>
 8022040:	4635      	mov	r5, r6
 8022042:	e7e7      	b.n	8022014 <_realloc_r+0x1c>

08022044 <__ssputs_r>:
 8022044:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8022048:	688e      	ldr	r6, [r1, #8]
 802204a:	429e      	cmp	r6, r3
 802204c:	4682      	mov	sl, r0
 802204e:	460c      	mov	r4, r1
 8022050:	4690      	mov	r8, r2
 8022052:	4699      	mov	r9, r3
 8022054:	d837      	bhi.n	80220c6 <__ssputs_r+0x82>
 8022056:	898a      	ldrh	r2, [r1, #12]
 8022058:	f412 6f90 	tst.w	r2, #1152	; 0x480
 802205c:	d031      	beq.n	80220c2 <__ssputs_r+0x7e>
 802205e:	6825      	ldr	r5, [r4, #0]
 8022060:	6909      	ldr	r1, [r1, #16]
 8022062:	1a6f      	subs	r7, r5, r1
 8022064:	6965      	ldr	r5, [r4, #20]
 8022066:	2302      	movs	r3, #2
 8022068:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 802206c:	fb95 f5f3 	sdiv	r5, r5, r3
 8022070:	f109 0301 	add.w	r3, r9, #1
 8022074:	443b      	add	r3, r7
 8022076:	429d      	cmp	r5, r3
 8022078:	bf38      	it	cc
 802207a:	461d      	movcc	r5, r3
 802207c:	0553      	lsls	r3, r2, #21
 802207e:	d530      	bpl.n	80220e2 <__ssputs_r+0x9e>
 8022080:	4629      	mov	r1, r5
 8022082:	f7fd f92b 	bl	801f2dc <_malloc_r>
 8022086:	4606      	mov	r6, r0
 8022088:	b950      	cbnz	r0, 80220a0 <__ssputs_r+0x5c>
 802208a:	230c      	movs	r3, #12
 802208c:	f8ca 3000 	str.w	r3, [sl]
 8022090:	89a3      	ldrh	r3, [r4, #12]
 8022092:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8022096:	81a3      	strh	r3, [r4, #12]
 8022098:	f04f 30ff 	mov.w	r0, #4294967295
 802209c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80220a0:	463a      	mov	r2, r7
 80220a2:	6921      	ldr	r1, [r4, #16]
 80220a4:	f7fc fe0b 	bl	801ecbe <memcpy>
 80220a8:	89a3      	ldrh	r3, [r4, #12]
 80220aa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80220ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80220b2:	81a3      	strh	r3, [r4, #12]
 80220b4:	6126      	str	r6, [r4, #16]
 80220b6:	6165      	str	r5, [r4, #20]
 80220b8:	443e      	add	r6, r7
 80220ba:	1bed      	subs	r5, r5, r7
 80220bc:	6026      	str	r6, [r4, #0]
 80220be:	60a5      	str	r5, [r4, #8]
 80220c0:	464e      	mov	r6, r9
 80220c2:	454e      	cmp	r6, r9
 80220c4:	d900      	bls.n	80220c8 <__ssputs_r+0x84>
 80220c6:	464e      	mov	r6, r9
 80220c8:	4632      	mov	r2, r6
 80220ca:	4641      	mov	r1, r8
 80220cc:	6820      	ldr	r0, [r4, #0]
 80220ce:	f7fc fe01 	bl	801ecd4 <memmove>
 80220d2:	68a3      	ldr	r3, [r4, #8]
 80220d4:	1b9b      	subs	r3, r3, r6
 80220d6:	60a3      	str	r3, [r4, #8]
 80220d8:	6823      	ldr	r3, [r4, #0]
 80220da:	441e      	add	r6, r3
 80220dc:	6026      	str	r6, [r4, #0]
 80220de:	2000      	movs	r0, #0
 80220e0:	e7dc      	b.n	802209c <__ssputs_r+0x58>
 80220e2:	462a      	mov	r2, r5
 80220e4:	f7ff ff88 	bl	8021ff8 <_realloc_r>
 80220e8:	4606      	mov	r6, r0
 80220ea:	2800      	cmp	r0, #0
 80220ec:	d1e2      	bne.n	80220b4 <__ssputs_r+0x70>
 80220ee:	6921      	ldr	r1, [r4, #16]
 80220f0:	4650      	mov	r0, sl
 80220f2:	f7fd f8a5 	bl	801f240 <_free_r>
 80220f6:	e7c8      	b.n	802208a <__ssputs_r+0x46>

080220f8 <_svfiprintf_r>:
 80220f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80220fc:	461d      	mov	r5, r3
 80220fe:	898b      	ldrh	r3, [r1, #12]
 8022100:	061f      	lsls	r7, r3, #24
 8022102:	b09d      	sub	sp, #116	; 0x74
 8022104:	4680      	mov	r8, r0
 8022106:	460c      	mov	r4, r1
 8022108:	4616      	mov	r6, r2
 802210a:	d50f      	bpl.n	802212c <_svfiprintf_r+0x34>
 802210c:	690b      	ldr	r3, [r1, #16]
 802210e:	b96b      	cbnz	r3, 802212c <_svfiprintf_r+0x34>
 8022110:	2140      	movs	r1, #64	; 0x40
 8022112:	f7fd f8e3 	bl	801f2dc <_malloc_r>
 8022116:	6020      	str	r0, [r4, #0]
 8022118:	6120      	str	r0, [r4, #16]
 802211a:	b928      	cbnz	r0, 8022128 <_svfiprintf_r+0x30>
 802211c:	230c      	movs	r3, #12
 802211e:	f8c8 3000 	str.w	r3, [r8]
 8022122:	f04f 30ff 	mov.w	r0, #4294967295
 8022126:	e0c8      	b.n	80222ba <_svfiprintf_r+0x1c2>
 8022128:	2340      	movs	r3, #64	; 0x40
 802212a:	6163      	str	r3, [r4, #20]
 802212c:	2300      	movs	r3, #0
 802212e:	9309      	str	r3, [sp, #36]	; 0x24
 8022130:	2320      	movs	r3, #32
 8022132:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8022136:	2330      	movs	r3, #48	; 0x30
 8022138:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 802213c:	9503      	str	r5, [sp, #12]
 802213e:	f04f 0b01 	mov.w	fp, #1
 8022142:	4637      	mov	r7, r6
 8022144:	463d      	mov	r5, r7
 8022146:	f815 3b01 	ldrb.w	r3, [r5], #1
 802214a:	b10b      	cbz	r3, 8022150 <_svfiprintf_r+0x58>
 802214c:	2b25      	cmp	r3, #37	; 0x25
 802214e:	d13e      	bne.n	80221ce <_svfiprintf_r+0xd6>
 8022150:	ebb7 0a06 	subs.w	sl, r7, r6
 8022154:	d00b      	beq.n	802216e <_svfiprintf_r+0x76>
 8022156:	4653      	mov	r3, sl
 8022158:	4632      	mov	r2, r6
 802215a:	4621      	mov	r1, r4
 802215c:	4640      	mov	r0, r8
 802215e:	f7ff ff71 	bl	8022044 <__ssputs_r>
 8022162:	3001      	adds	r0, #1
 8022164:	f000 80a4 	beq.w	80222b0 <_svfiprintf_r+0x1b8>
 8022168:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802216a:	4453      	add	r3, sl
 802216c:	9309      	str	r3, [sp, #36]	; 0x24
 802216e:	783b      	ldrb	r3, [r7, #0]
 8022170:	2b00      	cmp	r3, #0
 8022172:	f000 809d 	beq.w	80222b0 <_svfiprintf_r+0x1b8>
 8022176:	2300      	movs	r3, #0
 8022178:	f04f 32ff 	mov.w	r2, #4294967295
 802217c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8022180:	9304      	str	r3, [sp, #16]
 8022182:	9307      	str	r3, [sp, #28]
 8022184:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8022188:	931a      	str	r3, [sp, #104]	; 0x68
 802218a:	462f      	mov	r7, r5
 802218c:	2205      	movs	r2, #5
 802218e:	f817 1b01 	ldrb.w	r1, [r7], #1
 8022192:	4850      	ldr	r0, [pc, #320]	; (80222d4 <_svfiprintf_r+0x1dc>)
 8022194:	f7de f86c 	bl	8000270 <memchr>
 8022198:	9b04      	ldr	r3, [sp, #16]
 802219a:	b9d0      	cbnz	r0, 80221d2 <_svfiprintf_r+0xda>
 802219c:	06d9      	lsls	r1, r3, #27
 802219e:	bf44      	itt	mi
 80221a0:	2220      	movmi	r2, #32
 80221a2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80221a6:	071a      	lsls	r2, r3, #28
 80221a8:	bf44      	itt	mi
 80221aa:	222b      	movmi	r2, #43	; 0x2b
 80221ac:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80221b0:	782a      	ldrb	r2, [r5, #0]
 80221b2:	2a2a      	cmp	r2, #42	; 0x2a
 80221b4:	d015      	beq.n	80221e2 <_svfiprintf_r+0xea>
 80221b6:	9a07      	ldr	r2, [sp, #28]
 80221b8:	462f      	mov	r7, r5
 80221ba:	2000      	movs	r0, #0
 80221bc:	250a      	movs	r5, #10
 80221be:	4639      	mov	r1, r7
 80221c0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80221c4:	3b30      	subs	r3, #48	; 0x30
 80221c6:	2b09      	cmp	r3, #9
 80221c8:	d94d      	bls.n	8022266 <_svfiprintf_r+0x16e>
 80221ca:	b1b8      	cbz	r0, 80221fc <_svfiprintf_r+0x104>
 80221cc:	e00f      	b.n	80221ee <_svfiprintf_r+0xf6>
 80221ce:	462f      	mov	r7, r5
 80221d0:	e7b8      	b.n	8022144 <_svfiprintf_r+0x4c>
 80221d2:	4a40      	ldr	r2, [pc, #256]	; (80222d4 <_svfiprintf_r+0x1dc>)
 80221d4:	1a80      	subs	r0, r0, r2
 80221d6:	fa0b f000 	lsl.w	r0, fp, r0
 80221da:	4318      	orrs	r0, r3
 80221dc:	9004      	str	r0, [sp, #16]
 80221de:	463d      	mov	r5, r7
 80221e0:	e7d3      	b.n	802218a <_svfiprintf_r+0x92>
 80221e2:	9a03      	ldr	r2, [sp, #12]
 80221e4:	1d11      	adds	r1, r2, #4
 80221e6:	6812      	ldr	r2, [r2, #0]
 80221e8:	9103      	str	r1, [sp, #12]
 80221ea:	2a00      	cmp	r2, #0
 80221ec:	db01      	blt.n	80221f2 <_svfiprintf_r+0xfa>
 80221ee:	9207      	str	r2, [sp, #28]
 80221f0:	e004      	b.n	80221fc <_svfiprintf_r+0x104>
 80221f2:	4252      	negs	r2, r2
 80221f4:	f043 0302 	orr.w	r3, r3, #2
 80221f8:	9207      	str	r2, [sp, #28]
 80221fa:	9304      	str	r3, [sp, #16]
 80221fc:	783b      	ldrb	r3, [r7, #0]
 80221fe:	2b2e      	cmp	r3, #46	; 0x2e
 8022200:	d10c      	bne.n	802221c <_svfiprintf_r+0x124>
 8022202:	787b      	ldrb	r3, [r7, #1]
 8022204:	2b2a      	cmp	r3, #42	; 0x2a
 8022206:	d133      	bne.n	8022270 <_svfiprintf_r+0x178>
 8022208:	9b03      	ldr	r3, [sp, #12]
 802220a:	1d1a      	adds	r2, r3, #4
 802220c:	681b      	ldr	r3, [r3, #0]
 802220e:	9203      	str	r2, [sp, #12]
 8022210:	2b00      	cmp	r3, #0
 8022212:	bfb8      	it	lt
 8022214:	f04f 33ff 	movlt.w	r3, #4294967295
 8022218:	3702      	adds	r7, #2
 802221a:	9305      	str	r3, [sp, #20]
 802221c:	4d2e      	ldr	r5, [pc, #184]	; (80222d8 <_svfiprintf_r+0x1e0>)
 802221e:	7839      	ldrb	r1, [r7, #0]
 8022220:	2203      	movs	r2, #3
 8022222:	4628      	mov	r0, r5
 8022224:	f7de f824 	bl	8000270 <memchr>
 8022228:	b138      	cbz	r0, 802223a <_svfiprintf_r+0x142>
 802222a:	2340      	movs	r3, #64	; 0x40
 802222c:	1b40      	subs	r0, r0, r5
 802222e:	fa03 f000 	lsl.w	r0, r3, r0
 8022232:	9b04      	ldr	r3, [sp, #16]
 8022234:	4303      	orrs	r3, r0
 8022236:	3701      	adds	r7, #1
 8022238:	9304      	str	r3, [sp, #16]
 802223a:	7839      	ldrb	r1, [r7, #0]
 802223c:	4827      	ldr	r0, [pc, #156]	; (80222dc <_svfiprintf_r+0x1e4>)
 802223e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8022242:	2206      	movs	r2, #6
 8022244:	1c7e      	adds	r6, r7, #1
 8022246:	f7de f813 	bl	8000270 <memchr>
 802224a:	2800      	cmp	r0, #0
 802224c:	d038      	beq.n	80222c0 <_svfiprintf_r+0x1c8>
 802224e:	4b24      	ldr	r3, [pc, #144]	; (80222e0 <_svfiprintf_r+0x1e8>)
 8022250:	bb13      	cbnz	r3, 8022298 <_svfiprintf_r+0x1a0>
 8022252:	9b03      	ldr	r3, [sp, #12]
 8022254:	3307      	adds	r3, #7
 8022256:	f023 0307 	bic.w	r3, r3, #7
 802225a:	3308      	adds	r3, #8
 802225c:	9303      	str	r3, [sp, #12]
 802225e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8022260:	444b      	add	r3, r9
 8022262:	9309      	str	r3, [sp, #36]	; 0x24
 8022264:	e76d      	b.n	8022142 <_svfiprintf_r+0x4a>
 8022266:	fb05 3202 	mla	r2, r5, r2, r3
 802226a:	2001      	movs	r0, #1
 802226c:	460f      	mov	r7, r1
 802226e:	e7a6      	b.n	80221be <_svfiprintf_r+0xc6>
 8022270:	2300      	movs	r3, #0
 8022272:	3701      	adds	r7, #1
 8022274:	9305      	str	r3, [sp, #20]
 8022276:	4619      	mov	r1, r3
 8022278:	250a      	movs	r5, #10
 802227a:	4638      	mov	r0, r7
 802227c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8022280:	3a30      	subs	r2, #48	; 0x30
 8022282:	2a09      	cmp	r2, #9
 8022284:	d903      	bls.n	802228e <_svfiprintf_r+0x196>
 8022286:	2b00      	cmp	r3, #0
 8022288:	d0c8      	beq.n	802221c <_svfiprintf_r+0x124>
 802228a:	9105      	str	r1, [sp, #20]
 802228c:	e7c6      	b.n	802221c <_svfiprintf_r+0x124>
 802228e:	fb05 2101 	mla	r1, r5, r1, r2
 8022292:	2301      	movs	r3, #1
 8022294:	4607      	mov	r7, r0
 8022296:	e7f0      	b.n	802227a <_svfiprintf_r+0x182>
 8022298:	ab03      	add	r3, sp, #12
 802229a:	9300      	str	r3, [sp, #0]
 802229c:	4622      	mov	r2, r4
 802229e:	4b11      	ldr	r3, [pc, #68]	; (80222e4 <_svfiprintf_r+0x1ec>)
 80222a0:	a904      	add	r1, sp, #16
 80222a2:	4640      	mov	r0, r8
 80222a4:	f7fd f8fc 	bl	801f4a0 <_printf_float>
 80222a8:	f1b0 3fff 	cmp.w	r0, #4294967295
 80222ac:	4681      	mov	r9, r0
 80222ae:	d1d6      	bne.n	802225e <_svfiprintf_r+0x166>
 80222b0:	89a3      	ldrh	r3, [r4, #12]
 80222b2:	065b      	lsls	r3, r3, #25
 80222b4:	f53f af35 	bmi.w	8022122 <_svfiprintf_r+0x2a>
 80222b8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80222ba:	b01d      	add	sp, #116	; 0x74
 80222bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80222c0:	ab03      	add	r3, sp, #12
 80222c2:	9300      	str	r3, [sp, #0]
 80222c4:	4622      	mov	r2, r4
 80222c6:	4b07      	ldr	r3, [pc, #28]	; (80222e4 <_svfiprintf_r+0x1ec>)
 80222c8:	a904      	add	r1, sp, #16
 80222ca:	4640      	mov	r0, r8
 80222cc:	f7fd fb8a 	bl	801f9e4 <_printf_i>
 80222d0:	e7ea      	b.n	80222a8 <_svfiprintf_r+0x1b0>
 80222d2:	bf00      	nop
 80222d4:	0803e07c 	.word	0x0803e07c
 80222d8:	0803e082 	.word	0x0803e082
 80222dc:	0803e086 	.word	0x0803e086
 80222e0:	0801f4a1 	.word	0x0801f4a1
 80222e4:	08022045 	.word	0x08022045

080222e8 <_sungetc_r>:
 80222e8:	b538      	push	{r3, r4, r5, lr}
 80222ea:	1c4b      	adds	r3, r1, #1
 80222ec:	4614      	mov	r4, r2
 80222ee:	d103      	bne.n	80222f8 <_sungetc_r+0x10>
 80222f0:	f04f 35ff 	mov.w	r5, #4294967295
 80222f4:	4628      	mov	r0, r5
 80222f6:	bd38      	pop	{r3, r4, r5, pc}
 80222f8:	8993      	ldrh	r3, [r2, #12]
 80222fa:	f023 0320 	bic.w	r3, r3, #32
 80222fe:	8193      	strh	r3, [r2, #12]
 8022300:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8022302:	6852      	ldr	r2, [r2, #4]
 8022304:	b2cd      	uxtb	r5, r1
 8022306:	b18b      	cbz	r3, 802232c <_sungetc_r+0x44>
 8022308:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 802230a:	4293      	cmp	r3, r2
 802230c:	dd08      	ble.n	8022320 <_sungetc_r+0x38>
 802230e:	6823      	ldr	r3, [r4, #0]
 8022310:	1e5a      	subs	r2, r3, #1
 8022312:	6022      	str	r2, [r4, #0]
 8022314:	f803 5c01 	strb.w	r5, [r3, #-1]
 8022318:	6863      	ldr	r3, [r4, #4]
 802231a:	3301      	adds	r3, #1
 802231c:	6063      	str	r3, [r4, #4]
 802231e:	e7e9      	b.n	80222f4 <_sungetc_r+0xc>
 8022320:	4621      	mov	r1, r4
 8022322:	f000 fd3f 	bl	8022da4 <__submore>
 8022326:	2800      	cmp	r0, #0
 8022328:	d0f1      	beq.n	802230e <_sungetc_r+0x26>
 802232a:	e7e1      	b.n	80222f0 <_sungetc_r+0x8>
 802232c:	6921      	ldr	r1, [r4, #16]
 802232e:	6823      	ldr	r3, [r4, #0]
 8022330:	b151      	cbz	r1, 8022348 <_sungetc_r+0x60>
 8022332:	4299      	cmp	r1, r3
 8022334:	d208      	bcs.n	8022348 <_sungetc_r+0x60>
 8022336:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 802233a:	42a9      	cmp	r1, r5
 802233c:	d104      	bne.n	8022348 <_sungetc_r+0x60>
 802233e:	3b01      	subs	r3, #1
 8022340:	3201      	adds	r2, #1
 8022342:	6023      	str	r3, [r4, #0]
 8022344:	6062      	str	r2, [r4, #4]
 8022346:	e7d5      	b.n	80222f4 <_sungetc_r+0xc>
 8022348:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 802234c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8022350:	6363      	str	r3, [r4, #52]	; 0x34
 8022352:	2303      	movs	r3, #3
 8022354:	63a3      	str	r3, [r4, #56]	; 0x38
 8022356:	4623      	mov	r3, r4
 8022358:	f803 5f46 	strb.w	r5, [r3, #70]!
 802235c:	6023      	str	r3, [r4, #0]
 802235e:	2301      	movs	r3, #1
 8022360:	e7dc      	b.n	802231c <_sungetc_r+0x34>

08022362 <__ssrefill_r>:
 8022362:	b510      	push	{r4, lr}
 8022364:	460c      	mov	r4, r1
 8022366:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8022368:	b169      	cbz	r1, 8022386 <__ssrefill_r+0x24>
 802236a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 802236e:	4299      	cmp	r1, r3
 8022370:	d001      	beq.n	8022376 <__ssrefill_r+0x14>
 8022372:	f7fc ff65 	bl	801f240 <_free_r>
 8022376:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8022378:	6063      	str	r3, [r4, #4]
 802237a:	2000      	movs	r0, #0
 802237c:	6360      	str	r0, [r4, #52]	; 0x34
 802237e:	b113      	cbz	r3, 8022386 <__ssrefill_r+0x24>
 8022380:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8022382:	6023      	str	r3, [r4, #0]
 8022384:	bd10      	pop	{r4, pc}
 8022386:	6923      	ldr	r3, [r4, #16]
 8022388:	6023      	str	r3, [r4, #0]
 802238a:	2300      	movs	r3, #0
 802238c:	6063      	str	r3, [r4, #4]
 802238e:	89a3      	ldrh	r3, [r4, #12]
 8022390:	f043 0320 	orr.w	r3, r3, #32
 8022394:	81a3      	strh	r3, [r4, #12]
 8022396:	f04f 30ff 	mov.w	r0, #4294967295
 802239a:	e7f3      	b.n	8022384 <__ssrefill_r+0x22>

0802239c <__ssvfiscanf_r>:
 802239c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80223a0:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 80223a4:	460c      	mov	r4, r1
 80223a6:	2100      	movs	r1, #0
 80223a8:	9144      	str	r1, [sp, #272]	; 0x110
 80223aa:	9145      	str	r1, [sp, #276]	; 0x114
 80223ac:	499f      	ldr	r1, [pc, #636]	; (802262c <__ssvfiscanf_r+0x290>)
 80223ae:	91a0      	str	r1, [sp, #640]	; 0x280
 80223b0:	f10d 0804 	add.w	r8, sp, #4
 80223b4:	499e      	ldr	r1, [pc, #632]	; (8022630 <__ssvfiscanf_r+0x294>)
 80223b6:	f8df 927c 	ldr.w	r9, [pc, #636]	; 8022634 <__ssvfiscanf_r+0x298>
 80223ba:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 80223be:	4606      	mov	r6, r0
 80223c0:	4692      	mov	sl, r2
 80223c2:	91a1      	str	r1, [sp, #644]	; 0x284
 80223c4:	9300      	str	r3, [sp, #0]
 80223c6:	270a      	movs	r7, #10
 80223c8:	f89a 3000 	ldrb.w	r3, [sl]
 80223cc:	2b00      	cmp	r3, #0
 80223ce:	f000 812a 	beq.w	8022626 <__ssvfiscanf_r+0x28a>
 80223d2:	4655      	mov	r5, sl
 80223d4:	f7fc fc34 	bl	801ec40 <__locale_ctype_ptr>
 80223d8:	f815 bb01 	ldrb.w	fp, [r5], #1
 80223dc:	4458      	add	r0, fp
 80223de:	7843      	ldrb	r3, [r0, #1]
 80223e0:	f013 0308 	ands.w	r3, r3, #8
 80223e4:	d01c      	beq.n	8022420 <__ssvfiscanf_r+0x84>
 80223e6:	6863      	ldr	r3, [r4, #4]
 80223e8:	2b00      	cmp	r3, #0
 80223ea:	dd12      	ble.n	8022412 <__ssvfiscanf_r+0x76>
 80223ec:	f7fc fc28 	bl	801ec40 <__locale_ctype_ptr>
 80223f0:	6823      	ldr	r3, [r4, #0]
 80223f2:	781a      	ldrb	r2, [r3, #0]
 80223f4:	4410      	add	r0, r2
 80223f6:	7842      	ldrb	r2, [r0, #1]
 80223f8:	0712      	lsls	r2, r2, #28
 80223fa:	d401      	bmi.n	8022400 <__ssvfiscanf_r+0x64>
 80223fc:	46aa      	mov	sl, r5
 80223fe:	e7e3      	b.n	80223c8 <__ssvfiscanf_r+0x2c>
 8022400:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8022402:	3201      	adds	r2, #1
 8022404:	9245      	str	r2, [sp, #276]	; 0x114
 8022406:	6862      	ldr	r2, [r4, #4]
 8022408:	3301      	adds	r3, #1
 802240a:	3a01      	subs	r2, #1
 802240c:	6062      	str	r2, [r4, #4]
 802240e:	6023      	str	r3, [r4, #0]
 8022410:	e7e9      	b.n	80223e6 <__ssvfiscanf_r+0x4a>
 8022412:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8022414:	4621      	mov	r1, r4
 8022416:	4630      	mov	r0, r6
 8022418:	4798      	blx	r3
 802241a:	2800      	cmp	r0, #0
 802241c:	d0e6      	beq.n	80223ec <__ssvfiscanf_r+0x50>
 802241e:	e7ed      	b.n	80223fc <__ssvfiscanf_r+0x60>
 8022420:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 8022424:	f040 8082 	bne.w	802252c <__ssvfiscanf_r+0x190>
 8022428:	9343      	str	r3, [sp, #268]	; 0x10c
 802242a:	9341      	str	r3, [sp, #260]	; 0x104
 802242c:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8022430:	2b2a      	cmp	r3, #42	; 0x2a
 8022432:	d103      	bne.n	802243c <__ssvfiscanf_r+0xa0>
 8022434:	2310      	movs	r3, #16
 8022436:	9341      	str	r3, [sp, #260]	; 0x104
 8022438:	f10a 0502 	add.w	r5, sl, #2
 802243c:	46aa      	mov	sl, r5
 802243e:	f815 1b01 	ldrb.w	r1, [r5], #1
 8022442:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8022446:	2a09      	cmp	r2, #9
 8022448:	d922      	bls.n	8022490 <__ssvfiscanf_r+0xf4>
 802244a:	2203      	movs	r2, #3
 802244c:	4879      	ldr	r0, [pc, #484]	; (8022634 <__ssvfiscanf_r+0x298>)
 802244e:	f7dd ff0f 	bl	8000270 <memchr>
 8022452:	b138      	cbz	r0, 8022464 <__ssvfiscanf_r+0xc8>
 8022454:	eba0 0309 	sub.w	r3, r0, r9
 8022458:	2001      	movs	r0, #1
 802245a:	4098      	lsls	r0, r3
 802245c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 802245e:	4318      	orrs	r0, r3
 8022460:	9041      	str	r0, [sp, #260]	; 0x104
 8022462:	46aa      	mov	sl, r5
 8022464:	f89a 3000 	ldrb.w	r3, [sl]
 8022468:	2b67      	cmp	r3, #103	; 0x67
 802246a:	f10a 0501 	add.w	r5, sl, #1
 802246e:	d82b      	bhi.n	80224c8 <__ssvfiscanf_r+0x12c>
 8022470:	2b65      	cmp	r3, #101	; 0x65
 8022472:	f080 809f 	bcs.w	80225b4 <__ssvfiscanf_r+0x218>
 8022476:	2b47      	cmp	r3, #71	; 0x47
 8022478:	d810      	bhi.n	802249c <__ssvfiscanf_r+0x100>
 802247a:	2b45      	cmp	r3, #69	; 0x45
 802247c:	f080 809a 	bcs.w	80225b4 <__ssvfiscanf_r+0x218>
 8022480:	2b00      	cmp	r3, #0
 8022482:	d06c      	beq.n	802255e <__ssvfiscanf_r+0x1c2>
 8022484:	2b25      	cmp	r3, #37	; 0x25
 8022486:	d051      	beq.n	802252c <__ssvfiscanf_r+0x190>
 8022488:	2303      	movs	r3, #3
 802248a:	9347      	str	r3, [sp, #284]	; 0x11c
 802248c:	9742      	str	r7, [sp, #264]	; 0x108
 802248e:	e027      	b.n	80224e0 <__ssvfiscanf_r+0x144>
 8022490:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8022492:	fb07 1303 	mla	r3, r7, r3, r1
 8022496:	3b30      	subs	r3, #48	; 0x30
 8022498:	9343      	str	r3, [sp, #268]	; 0x10c
 802249a:	e7cf      	b.n	802243c <__ssvfiscanf_r+0xa0>
 802249c:	2b5b      	cmp	r3, #91	; 0x5b
 802249e:	d06a      	beq.n	8022576 <__ssvfiscanf_r+0x1da>
 80224a0:	d80c      	bhi.n	80224bc <__ssvfiscanf_r+0x120>
 80224a2:	2b58      	cmp	r3, #88	; 0x58
 80224a4:	d1f0      	bne.n	8022488 <__ssvfiscanf_r+0xec>
 80224a6:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80224a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80224ac:	9241      	str	r2, [sp, #260]	; 0x104
 80224ae:	2210      	movs	r2, #16
 80224b0:	9242      	str	r2, [sp, #264]	; 0x108
 80224b2:	2b6e      	cmp	r3, #110	; 0x6e
 80224b4:	bf8c      	ite	hi
 80224b6:	2304      	movhi	r3, #4
 80224b8:	2303      	movls	r3, #3
 80224ba:	e010      	b.n	80224de <__ssvfiscanf_r+0x142>
 80224bc:	2b63      	cmp	r3, #99	; 0x63
 80224be:	d065      	beq.n	802258c <__ssvfiscanf_r+0x1f0>
 80224c0:	2b64      	cmp	r3, #100	; 0x64
 80224c2:	d1e1      	bne.n	8022488 <__ssvfiscanf_r+0xec>
 80224c4:	9742      	str	r7, [sp, #264]	; 0x108
 80224c6:	e7f4      	b.n	80224b2 <__ssvfiscanf_r+0x116>
 80224c8:	2b70      	cmp	r3, #112	; 0x70
 80224ca:	d04b      	beq.n	8022564 <__ssvfiscanf_r+0x1c8>
 80224cc:	d826      	bhi.n	802251c <__ssvfiscanf_r+0x180>
 80224ce:	2b6e      	cmp	r3, #110	; 0x6e
 80224d0:	d062      	beq.n	8022598 <__ssvfiscanf_r+0x1fc>
 80224d2:	d84c      	bhi.n	802256e <__ssvfiscanf_r+0x1d2>
 80224d4:	2b69      	cmp	r3, #105	; 0x69
 80224d6:	d1d7      	bne.n	8022488 <__ssvfiscanf_r+0xec>
 80224d8:	2300      	movs	r3, #0
 80224da:	9342      	str	r3, [sp, #264]	; 0x108
 80224dc:	2303      	movs	r3, #3
 80224de:	9347      	str	r3, [sp, #284]	; 0x11c
 80224e0:	6863      	ldr	r3, [r4, #4]
 80224e2:	2b00      	cmp	r3, #0
 80224e4:	dd68      	ble.n	80225b8 <__ssvfiscanf_r+0x21c>
 80224e6:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80224e8:	0659      	lsls	r1, r3, #25
 80224ea:	d407      	bmi.n	80224fc <__ssvfiscanf_r+0x160>
 80224ec:	f7fc fba8 	bl	801ec40 <__locale_ctype_ptr>
 80224f0:	6823      	ldr	r3, [r4, #0]
 80224f2:	781a      	ldrb	r2, [r3, #0]
 80224f4:	4410      	add	r0, r2
 80224f6:	7842      	ldrb	r2, [r0, #1]
 80224f8:	0712      	lsls	r2, r2, #28
 80224fa:	d464      	bmi.n	80225c6 <__ssvfiscanf_r+0x22a>
 80224fc:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 80224fe:	2b02      	cmp	r3, #2
 8022500:	dc73      	bgt.n	80225ea <__ssvfiscanf_r+0x24e>
 8022502:	466b      	mov	r3, sp
 8022504:	4622      	mov	r2, r4
 8022506:	a941      	add	r1, sp, #260	; 0x104
 8022508:	4630      	mov	r0, r6
 802250a:	f000 f9d7 	bl	80228bc <_scanf_chars>
 802250e:	2801      	cmp	r0, #1
 8022510:	f000 8089 	beq.w	8022626 <__ssvfiscanf_r+0x28a>
 8022514:	2802      	cmp	r0, #2
 8022516:	f47f af71 	bne.w	80223fc <__ssvfiscanf_r+0x60>
 802251a:	e01d      	b.n	8022558 <__ssvfiscanf_r+0x1bc>
 802251c:	2b75      	cmp	r3, #117	; 0x75
 802251e:	d0d1      	beq.n	80224c4 <__ssvfiscanf_r+0x128>
 8022520:	2b78      	cmp	r3, #120	; 0x78
 8022522:	d0c0      	beq.n	80224a6 <__ssvfiscanf_r+0x10a>
 8022524:	2b73      	cmp	r3, #115	; 0x73
 8022526:	d1af      	bne.n	8022488 <__ssvfiscanf_r+0xec>
 8022528:	2302      	movs	r3, #2
 802252a:	e7d8      	b.n	80224de <__ssvfiscanf_r+0x142>
 802252c:	6863      	ldr	r3, [r4, #4]
 802252e:	2b00      	cmp	r3, #0
 8022530:	dd0c      	ble.n	802254c <__ssvfiscanf_r+0x1b0>
 8022532:	6823      	ldr	r3, [r4, #0]
 8022534:	781a      	ldrb	r2, [r3, #0]
 8022536:	455a      	cmp	r2, fp
 8022538:	d175      	bne.n	8022626 <__ssvfiscanf_r+0x28a>
 802253a:	3301      	adds	r3, #1
 802253c:	6862      	ldr	r2, [r4, #4]
 802253e:	6023      	str	r3, [r4, #0]
 8022540:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8022542:	3a01      	subs	r2, #1
 8022544:	3301      	adds	r3, #1
 8022546:	6062      	str	r2, [r4, #4]
 8022548:	9345      	str	r3, [sp, #276]	; 0x114
 802254a:	e757      	b.n	80223fc <__ssvfiscanf_r+0x60>
 802254c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 802254e:	4621      	mov	r1, r4
 8022550:	4630      	mov	r0, r6
 8022552:	4798      	blx	r3
 8022554:	2800      	cmp	r0, #0
 8022556:	d0ec      	beq.n	8022532 <__ssvfiscanf_r+0x196>
 8022558:	9844      	ldr	r0, [sp, #272]	; 0x110
 802255a:	2800      	cmp	r0, #0
 802255c:	d159      	bne.n	8022612 <__ssvfiscanf_r+0x276>
 802255e:	f04f 30ff 	mov.w	r0, #4294967295
 8022562:	e05c      	b.n	802261e <__ssvfiscanf_r+0x282>
 8022564:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8022566:	f042 0220 	orr.w	r2, r2, #32
 802256a:	9241      	str	r2, [sp, #260]	; 0x104
 802256c:	e79b      	b.n	80224a6 <__ssvfiscanf_r+0x10a>
 802256e:	2308      	movs	r3, #8
 8022570:	9342      	str	r3, [sp, #264]	; 0x108
 8022572:	2304      	movs	r3, #4
 8022574:	e7b3      	b.n	80224de <__ssvfiscanf_r+0x142>
 8022576:	4629      	mov	r1, r5
 8022578:	4640      	mov	r0, r8
 802257a:	f000 fb3f 	bl	8022bfc <__sccl>
 802257e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8022580:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8022584:	9341      	str	r3, [sp, #260]	; 0x104
 8022586:	4605      	mov	r5, r0
 8022588:	2301      	movs	r3, #1
 802258a:	e7a8      	b.n	80224de <__ssvfiscanf_r+0x142>
 802258c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 802258e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8022592:	9341      	str	r3, [sp, #260]	; 0x104
 8022594:	2300      	movs	r3, #0
 8022596:	e7a2      	b.n	80224de <__ssvfiscanf_r+0x142>
 8022598:	9841      	ldr	r0, [sp, #260]	; 0x104
 802259a:	06c3      	lsls	r3, r0, #27
 802259c:	f53f af2e 	bmi.w	80223fc <__ssvfiscanf_r+0x60>
 80225a0:	9b00      	ldr	r3, [sp, #0]
 80225a2:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80225a4:	1d19      	adds	r1, r3, #4
 80225a6:	9100      	str	r1, [sp, #0]
 80225a8:	681b      	ldr	r3, [r3, #0]
 80225aa:	07c0      	lsls	r0, r0, #31
 80225ac:	bf4c      	ite	mi
 80225ae:	801a      	strhmi	r2, [r3, #0]
 80225b0:	601a      	strpl	r2, [r3, #0]
 80225b2:	e723      	b.n	80223fc <__ssvfiscanf_r+0x60>
 80225b4:	2305      	movs	r3, #5
 80225b6:	e792      	b.n	80224de <__ssvfiscanf_r+0x142>
 80225b8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80225ba:	4621      	mov	r1, r4
 80225bc:	4630      	mov	r0, r6
 80225be:	4798      	blx	r3
 80225c0:	2800      	cmp	r0, #0
 80225c2:	d090      	beq.n	80224e6 <__ssvfiscanf_r+0x14a>
 80225c4:	e7c8      	b.n	8022558 <__ssvfiscanf_r+0x1bc>
 80225c6:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80225c8:	3201      	adds	r2, #1
 80225ca:	9245      	str	r2, [sp, #276]	; 0x114
 80225cc:	6862      	ldr	r2, [r4, #4]
 80225ce:	3a01      	subs	r2, #1
 80225d0:	2a00      	cmp	r2, #0
 80225d2:	6062      	str	r2, [r4, #4]
 80225d4:	dd02      	ble.n	80225dc <__ssvfiscanf_r+0x240>
 80225d6:	3301      	adds	r3, #1
 80225d8:	6023      	str	r3, [r4, #0]
 80225da:	e787      	b.n	80224ec <__ssvfiscanf_r+0x150>
 80225dc:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80225de:	4621      	mov	r1, r4
 80225e0:	4630      	mov	r0, r6
 80225e2:	4798      	blx	r3
 80225e4:	2800      	cmp	r0, #0
 80225e6:	d081      	beq.n	80224ec <__ssvfiscanf_r+0x150>
 80225e8:	e7b6      	b.n	8022558 <__ssvfiscanf_r+0x1bc>
 80225ea:	2b04      	cmp	r3, #4
 80225ec:	dc06      	bgt.n	80225fc <__ssvfiscanf_r+0x260>
 80225ee:	466b      	mov	r3, sp
 80225f0:	4622      	mov	r2, r4
 80225f2:	a941      	add	r1, sp, #260	; 0x104
 80225f4:	4630      	mov	r0, r6
 80225f6:	f000 f9c5 	bl	8022984 <_scanf_i>
 80225fa:	e788      	b.n	802250e <__ssvfiscanf_r+0x172>
 80225fc:	4b0e      	ldr	r3, [pc, #56]	; (8022638 <__ssvfiscanf_r+0x29c>)
 80225fe:	2b00      	cmp	r3, #0
 8022600:	f43f aefc 	beq.w	80223fc <__ssvfiscanf_r+0x60>
 8022604:	466b      	mov	r3, sp
 8022606:	4622      	mov	r2, r4
 8022608:	a941      	add	r1, sp, #260	; 0x104
 802260a:	4630      	mov	r0, r6
 802260c:	f3af 8000 	nop.w
 8022610:	e77d      	b.n	802250e <__ssvfiscanf_r+0x172>
 8022612:	89a3      	ldrh	r3, [r4, #12]
 8022614:	f013 0f40 	tst.w	r3, #64	; 0x40
 8022618:	bf18      	it	ne
 802261a:	f04f 30ff 	movne.w	r0, #4294967295
 802261e:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 8022622:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8022626:	9844      	ldr	r0, [sp, #272]	; 0x110
 8022628:	e7f9      	b.n	802261e <__ssvfiscanf_r+0x282>
 802262a:	bf00      	nop
 802262c:	080222e9 	.word	0x080222e9
 8022630:	08022363 	.word	0x08022363
 8022634:	0803e082 	.word	0x0803e082
 8022638:	00000000 	.word	0x00000000

0802263c <__sfputc_r>:
 802263c:	6893      	ldr	r3, [r2, #8]
 802263e:	3b01      	subs	r3, #1
 8022640:	2b00      	cmp	r3, #0
 8022642:	b410      	push	{r4}
 8022644:	6093      	str	r3, [r2, #8]
 8022646:	da08      	bge.n	802265a <__sfputc_r+0x1e>
 8022648:	6994      	ldr	r4, [r2, #24]
 802264a:	42a3      	cmp	r3, r4
 802264c:	db01      	blt.n	8022652 <__sfputc_r+0x16>
 802264e:	290a      	cmp	r1, #10
 8022650:	d103      	bne.n	802265a <__sfputc_r+0x1e>
 8022652:	f85d 4b04 	ldr.w	r4, [sp], #4
 8022656:	f7fd bfd5 	b.w	8020604 <__swbuf_r>
 802265a:	6813      	ldr	r3, [r2, #0]
 802265c:	1c58      	adds	r0, r3, #1
 802265e:	6010      	str	r0, [r2, #0]
 8022660:	7019      	strb	r1, [r3, #0]
 8022662:	4608      	mov	r0, r1
 8022664:	f85d 4b04 	ldr.w	r4, [sp], #4
 8022668:	4770      	bx	lr

0802266a <__sfputs_r>:
 802266a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802266c:	4606      	mov	r6, r0
 802266e:	460f      	mov	r7, r1
 8022670:	4614      	mov	r4, r2
 8022672:	18d5      	adds	r5, r2, r3
 8022674:	42ac      	cmp	r4, r5
 8022676:	d101      	bne.n	802267c <__sfputs_r+0x12>
 8022678:	2000      	movs	r0, #0
 802267a:	e007      	b.n	802268c <__sfputs_r+0x22>
 802267c:	463a      	mov	r2, r7
 802267e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8022682:	4630      	mov	r0, r6
 8022684:	f7ff ffda 	bl	802263c <__sfputc_r>
 8022688:	1c43      	adds	r3, r0, #1
 802268a:	d1f3      	bne.n	8022674 <__sfputs_r+0xa>
 802268c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08022690 <_vfiprintf_r>:
 8022690:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022694:	460c      	mov	r4, r1
 8022696:	b09d      	sub	sp, #116	; 0x74
 8022698:	4617      	mov	r7, r2
 802269a:	461d      	mov	r5, r3
 802269c:	4606      	mov	r6, r0
 802269e:	b118      	cbz	r0, 80226a8 <_vfiprintf_r+0x18>
 80226a0:	6983      	ldr	r3, [r0, #24]
 80226a2:	b90b      	cbnz	r3, 80226a8 <_vfiprintf_r+0x18>
 80226a4:	f7fe ffb8 	bl	8021618 <__sinit>
 80226a8:	4b7c      	ldr	r3, [pc, #496]	; (802289c <_vfiprintf_r+0x20c>)
 80226aa:	429c      	cmp	r4, r3
 80226ac:	d158      	bne.n	8022760 <_vfiprintf_r+0xd0>
 80226ae:	6874      	ldr	r4, [r6, #4]
 80226b0:	89a3      	ldrh	r3, [r4, #12]
 80226b2:	0718      	lsls	r0, r3, #28
 80226b4:	d55e      	bpl.n	8022774 <_vfiprintf_r+0xe4>
 80226b6:	6923      	ldr	r3, [r4, #16]
 80226b8:	2b00      	cmp	r3, #0
 80226ba:	d05b      	beq.n	8022774 <_vfiprintf_r+0xe4>
 80226bc:	2300      	movs	r3, #0
 80226be:	9309      	str	r3, [sp, #36]	; 0x24
 80226c0:	2320      	movs	r3, #32
 80226c2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80226c6:	2330      	movs	r3, #48	; 0x30
 80226c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80226cc:	9503      	str	r5, [sp, #12]
 80226ce:	f04f 0b01 	mov.w	fp, #1
 80226d2:	46b8      	mov	r8, r7
 80226d4:	4645      	mov	r5, r8
 80226d6:	f815 3b01 	ldrb.w	r3, [r5], #1
 80226da:	b10b      	cbz	r3, 80226e0 <_vfiprintf_r+0x50>
 80226dc:	2b25      	cmp	r3, #37	; 0x25
 80226de:	d154      	bne.n	802278a <_vfiprintf_r+0xfa>
 80226e0:	ebb8 0a07 	subs.w	sl, r8, r7
 80226e4:	d00b      	beq.n	80226fe <_vfiprintf_r+0x6e>
 80226e6:	4653      	mov	r3, sl
 80226e8:	463a      	mov	r2, r7
 80226ea:	4621      	mov	r1, r4
 80226ec:	4630      	mov	r0, r6
 80226ee:	f7ff ffbc 	bl	802266a <__sfputs_r>
 80226f2:	3001      	adds	r0, #1
 80226f4:	f000 80c2 	beq.w	802287c <_vfiprintf_r+0x1ec>
 80226f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80226fa:	4453      	add	r3, sl
 80226fc:	9309      	str	r3, [sp, #36]	; 0x24
 80226fe:	f898 3000 	ldrb.w	r3, [r8]
 8022702:	2b00      	cmp	r3, #0
 8022704:	f000 80ba 	beq.w	802287c <_vfiprintf_r+0x1ec>
 8022708:	2300      	movs	r3, #0
 802270a:	f04f 32ff 	mov.w	r2, #4294967295
 802270e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8022712:	9304      	str	r3, [sp, #16]
 8022714:	9307      	str	r3, [sp, #28]
 8022716:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 802271a:	931a      	str	r3, [sp, #104]	; 0x68
 802271c:	46a8      	mov	r8, r5
 802271e:	2205      	movs	r2, #5
 8022720:	f818 1b01 	ldrb.w	r1, [r8], #1
 8022724:	485e      	ldr	r0, [pc, #376]	; (80228a0 <_vfiprintf_r+0x210>)
 8022726:	f7dd fda3 	bl	8000270 <memchr>
 802272a:	9b04      	ldr	r3, [sp, #16]
 802272c:	bb78      	cbnz	r0, 802278e <_vfiprintf_r+0xfe>
 802272e:	06d9      	lsls	r1, r3, #27
 8022730:	bf44      	itt	mi
 8022732:	2220      	movmi	r2, #32
 8022734:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8022738:	071a      	lsls	r2, r3, #28
 802273a:	bf44      	itt	mi
 802273c:	222b      	movmi	r2, #43	; 0x2b
 802273e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8022742:	782a      	ldrb	r2, [r5, #0]
 8022744:	2a2a      	cmp	r2, #42	; 0x2a
 8022746:	d02a      	beq.n	802279e <_vfiprintf_r+0x10e>
 8022748:	9a07      	ldr	r2, [sp, #28]
 802274a:	46a8      	mov	r8, r5
 802274c:	2000      	movs	r0, #0
 802274e:	250a      	movs	r5, #10
 8022750:	4641      	mov	r1, r8
 8022752:	f811 3b01 	ldrb.w	r3, [r1], #1
 8022756:	3b30      	subs	r3, #48	; 0x30
 8022758:	2b09      	cmp	r3, #9
 802275a:	d969      	bls.n	8022830 <_vfiprintf_r+0x1a0>
 802275c:	b360      	cbz	r0, 80227b8 <_vfiprintf_r+0x128>
 802275e:	e024      	b.n	80227aa <_vfiprintf_r+0x11a>
 8022760:	4b50      	ldr	r3, [pc, #320]	; (80228a4 <_vfiprintf_r+0x214>)
 8022762:	429c      	cmp	r4, r3
 8022764:	d101      	bne.n	802276a <_vfiprintf_r+0xda>
 8022766:	68b4      	ldr	r4, [r6, #8]
 8022768:	e7a2      	b.n	80226b0 <_vfiprintf_r+0x20>
 802276a:	4b4f      	ldr	r3, [pc, #316]	; (80228a8 <_vfiprintf_r+0x218>)
 802276c:	429c      	cmp	r4, r3
 802276e:	bf08      	it	eq
 8022770:	68f4      	ldreq	r4, [r6, #12]
 8022772:	e79d      	b.n	80226b0 <_vfiprintf_r+0x20>
 8022774:	4621      	mov	r1, r4
 8022776:	4630      	mov	r0, r6
 8022778:	f7fd ffb6 	bl	80206e8 <__swsetup_r>
 802277c:	2800      	cmp	r0, #0
 802277e:	d09d      	beq.n	80226bc <_vfiprintf_r+0x2c>
 8022780:	f04f 30ff 	mov.w	r0, #4294967295
 8022784:	b01d      	add	sp, #116	; 0x74
 8022786:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802278a:	46a8      	mov	r8, r5
 802278c:	e7a2      	b.n	80226d4 <_vfiprintf_r+0x44>
 802278e:	4a44      	ldr	r2, [pc, #272]	; (80228a0 <_vfiprintf_r+0x210>)
 8022790:	1a80      	subs	r0, r0, r2
 8022792:	fa0b f000 	lsl.w	r0, fp, r0
 8022796:	4318      	orrs	r0, r3
 8022798:	9004      	str	r0, [sp, #16]
 802279a:	4645      	mov	r5, r8
 802279c:	e7be      	b.n	802271c <_vfiprintf_r+0x8c>
 802279e:	9a03      	ldr	r2, [sp, #12]
 80227a0:	1d11      	adds	r1, r2, #4
 80227a2:	6812      	ldr	r2, [r2, #0]
 80227a4:	9103      	str	r1, [sp, #12]
 80227a6:	2a00      	cmp	r2, #0
 80227a8:	db01      	blt.n	80227ae <_vfiprintf_r+0x11e>
 80227aa:	9207      	str	r2, [sp, #28]
 80227ac:	e004      	b.n	80227b8 <_vfiprintf_r+0x128>
 80227ae:	4252      	negs	r2, r2
 80227b0:	f043 0302 	orr.w	r3, r3, #2
 80227b4:	9207      	str	r2, [sp, #28]
 80227b6:	9304      	str	r3, [sp, #16]
 80227b8:	f898 3000 	ldrb.w	r3, [r8]
 80227bc:	2b2e      	cmp	r3, #46	; 0x2e
 80227be:	d10e      	bne.n	80227de <_vfiprintf_r+0x14e>
 80227c0:	f898 3001 	ldrb.w	r3, [r8, #1]
 80227c4:	2b2a      	cmp	r3, #42	; 0x2a
 80227c6:	d138      	bne.n	802283a <_vfiprintf_r+0x1aa>
 80227c8:	9b03      	ldr	r3, [sp, #12]
 80227ca:	1d1a      	adds	r2, r3, #4
 80227cc:	681b      	ldr	r3, [r3, #0]
 80227ce:	9203      	str	r2, [sp, #12]
 80227d0:	2b00      	cmp	r3, #0
 80227d2:	bfb8      	it	lt
 80227d4:	f04f 33ff 	movlt.w	r3, #4294967295
 80227d8:	f108 0802 	add.w	r8, r8, #2
 80227dc:	9305      	str	r3, [sp, #20]
 80227de:	4d33      	ldr	r5, [pc, #204]	; (80228ac <_vfiprintf_r+0x21c>)
 80227e0:	f898 1000 	ldrb.w	r1, [r8]
 80227e4:	2203      	movs	r2, #3
 80227e6:	4628      	mov	r0, r5
 80227e8:	f7dd fd42 	bl	8000270 <memchr>
 80227ec:	b140      	cbz	r0, 8022800 <_vfiprintf_r+0x170>
 80227ee:	2340      	movs	r3, #64	; 0x40
 80227f0:	1b40      	subs	r0, r0, r5
 80227f2:	fa03 f000 	lsl.w	r0, r3, r0
 80227f6:	9b04      	ldr	r3, [sp, #16]
 80227f8:	4303      	orrs	r3, r0
 80227fa:	f108 0801 	add.w	r8, r8, #1
 80227fe:	9304      	str	r3, [sp, #16]
 8022800:	f898 1000 	ldrb.w	r1, [r8]
 8022804:	482a      	ldr	r0, [pc, #168]	; (80228b0 <_vfiprintf_r+0x220>)
 8022806:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 802280a:	2206      	movs	r2, #6
 802280c:	f108 0701 	add.w	r7, r8, #1
 8022810:	f7dd fd2e 	bl	8000270 <memchr>
 8022814:	2800      	cmp	r0, #0
 8022816:	d037      	beq.n	8022888 <_vfiprintf_r+0x1f8>
 8022818:	4b26      	ldr	r3, [pc, #152]	; (80228b4 <_vfiprintf_r+0x224>)
 802281a:	bb1b      	cbnz	r3, 8022864 <_vfiprintf_r+0x1d4>
 802281c:	9b03      	ldr	r3, [sp, #12]
 802281e:	3307      	adds	r3, #7
 8022820:	f023 0307 	bic.w	r3, r3, #7
 8022824:	3308      	adds	r3, #8
 8022826:	9303      	str	r3, [sp, #12]
 8022828:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802282a:	444b      	add	r3, r9
 802282c:	9309      	str	r3, [sp, #36]	; 0x24
 802282e:	e750      	b.n	80226d2 <_vfiprintf_r+0x42>
 8022830:	fb05 3202 	mla	r2, r5, r2, r3
 8022834:	2001      	movs	r0, #1
 8022836:	4688      	mov	r8, r1
 8022838:	e78a      	b.n	8022750 <_vfiprintf_r+0xc0>
 802283a:	2300      	movs	r3, #0
 802283c:	f108 0801 	add.w	r8, r8, #1
 8022840:	9305      	str	r3, [sp, #20]
 8022842:	4619      	mov	r1, r3
 8022844:	250a      	movs	r5, #10
 8022846:	4640      	mov	r0, r8
 8022848:	f810 2b01 	ldrb.w	r2, [r0], #1
 802284c:	3a30      	subs	r2, #48	; 0x30
 802284e:	2a09      	cmp	r2, #9
 8022850:	d903      	bls.n	802285a <_vfiprintf_r+0x1ca>
 8022852:	2b00      	cmp	r3, #0
 8022854:	d0c3      	beq.n	80227de <_vfiprintf_r+0x14e>
 8022856:	9105      	str	r1, [sp, #20]
 8022858:	e7c1      	b.n	80227de <_vfiprintf_r+0x14e>
 802285a:	fb05 2101 	mla	r1, r5, r1, r2
 802285e:	2301      	movs	r3, #1
 8022860:	4680      	mov	r8, r0
 8022862:	e7f0      	b.n	8022846 <_vfiprintf_r+0x1b6>
 8022864:	ab03      	add	r3, sp, #12
 8022866:	9300      	str	r3, [sp, #0]
 8022868:	4622      	mov	r2, r4
 802286a:	4b13      	ldr	r3, [pc, #76]	; (80228b8 <_vfiprintf_r+0x228>)
 802286c:	a904      	add	r1, sp, #16
 802286e:	4630      	mov	r0, r6
 8022870:	f7fc fe16 	bl	801f4a0 <_printf_float>
 8022874:	f1b0 3fff 	cmp.w	r0, #4294967295
 8022878:	4681      	mov	r9, r0
 802287a:	d1d5      	bne.n	8022828 <_vfiprintf_r+0x198>
 802287c:	89a3      	ldrh	r3, [r4, #12]
 802287e:	065b      	lsls	r3, r3, #25
 8022880:	f53f af7e 	bmi.w	8022780 <_vfiprintf_r+0xf0>
 8022884:	9809      	ldr	r0, [sp, #36]	; 0x24
 8022886:	e77d      	b.n	8022784 <_vfiprintf_r+0xf4>
 8022888:	ab03      	add	r3, sp, #12
 802288a:	9300      	str	r3, [sp, #0]
 802288c:	4622      	mov	r2, r4
 802288e:	4b0a      	ldr	r3, [pc, #40]	; (80228b8 <_vfiprintf_r+0x228>)
 8022890:	a904      	add	r1, sp, #16
 8022892:	4630      	mov	r0, r6
 8022894:	f7fd f8a6 	bl	801f9e4 <_printf_i>
 8022898:	e7ec      	b.n	8022874 <_vfiprintf_r+0x1e4>
 802289a:	bf00      	nop
 802289c:	0803df40 	.word	0x0803df40
 80228a0:	0803e07c 	.word	0x0803e07c
 80228a4:	0803df60 	.word	0x0803df60
 80228a8:	0803df20 	.word	0x0803df20
 80228ac:	0803e082 	.word	0x0803e082
 80228b0:	0803e086 	.word	0x0803e086
 80228b4:	0801f4a1 	.word	0x0801f4a1
 80228b8:	0802266b 	.word	0x0802266b

080228bc <_scanf_chars>:
 80228bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80228c0:	4615      	mov	r5, r2
 80228c2:	688a      	ldr	r2, [r1, #8]
 80228c4:	4680      	mov	r8, r0
 80228c6:	460c      	mov	r4, r1
 80228c8:	b932      	cbnz	r2, 80228d8 <_scanf_chars+0x1c>
 80228ca:	698a      	ldr	r2, [r1, #24]
 80228cc:	2a00      	cmp	r2, #0
 80228ce:	bf14      	ite	ne
 80228d0:	f04f 32ff 	movne.w	r2, #4294967295
 80228d4:	2201      	moveq	r2, #1
 80228d6:	608a      	str	r2, [r1, #8]
 80228d8:	6822      	ldr	r2, [r4, #0]
 80228da:	06d1      	lsls	r1, r2, #27
 80228dc:	bf5f      	itttt	pl
 80228de:	681a      	ldrpl	r2, [r3, #0]
 80228e0:	1d11      	addpl	r1, r2, #4
 80228e2:	6019      	strpl	r1, [r3, #0]
 80228e4:	6817      	ldrpl	r7, [r2, #0]
 80228e6:	2600      	movs	r6, #0
 80228e8:	69a3      	ldr	r3, [r4, #24]
 80228ea:	b1db      	cbz	r3, 8022924 <_scanf_chars+0x68>
 80228ec:	2b01      	cmp	r3, #1
 80228ee:	d107      	bne.n	8022900 <_scanf_chars+0x44>
 80228f0:	682b      	ldr	r3, [r5, #0]
 80228f2:	6962      	ldr	r2, [r4, #20]
 80228f4:	781b      	ldrb	r3, [r3, #0]
 80228f6:	5cd3      	ldrb	r3, [r2, r3]
 80228f8:	b9a3      	cbnz	r3, 8022924 <_scanf_chars+0x68>
 80228fa:	2e00      	cmp	r6, #0
 80228fc:	d132      	bne.n	8022964 <_scanf_chars+0xa8>
 80228fe:	e006      	b.n	802290e <_scanf_chars+0x52>
 8022900:	2b02      	cmp	r3, #2
 8022902:	d007      	beq.n	8022914 <_scanf_chars+0x58>
 8022904:	2e00      	cmp	r6, #0
 8022906:	d12d      	bne.n	8022964 <_scanf_chars+0xa8>
 8022908:	69a3      	ldr	r3, [r4, #24]
 802290a:	2b01      	cmp	r3, #1
 802290c:	d12a      	bne.n	8022964 <_scanf_chars+0xa8>
 802290e:	2001      	movs	r0, #1
 8022910:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8022914:	f7fc f994 	bl	801ec40 <__locale_ctype_ptr>
 8022918:	682b      	ldr	r3, [r5, #0]
 802291a:	781b      	ldrb	r3, [r3, #0]
 802291c:	4418      	add	r0, r3
 802291e:	7843      	ldrb	r3, [r0, #1]
 8022920:	071b      	lsls	r3, r3, #28
 8022922:	d4ef      	bmi.n	8022904 <_scanf_chars+0x48>
 8022924:	6823      	ldr	r3, [r4, #0]
 8022926:	06da      	lsls	r2, r3, #27
 8022928:	bf5e      	ittt	pl
 802292a:	682b      	ldrpl	r3, [r5, #0]
 802292c:	781b      	ldrbpl	r3, [r3, #0]
 802292e:	703b      	strbpl	r3, [r7, #0]
 8022930:	682a      	ldr	r2, [r5, #0]
 8022932:	686b      	ldr	r3, [r5, #4]
 8022934:	f102 0201 	add.w	r2, r2, #1
 8022938:	602a      	str	r2, [r5, #0]
 802293a:	68a2      	ldr	r2, [r4, #8]
 802293c:	f103 33ff 	add.w	r3, r3, #4294967295
 8022940:	f102 32ff 	add.w	r2, r2, #4294967295
 8022944:	606b      	str	r3, [r5, #4]
 8022946:	f106 0601 	add.w	r6, r6, #1
 802294a:	bf58      	it	pl
 802294c:	3701      	addpl	r7, #1
 802294e:	60a2      	str	r2, [r4, #8]
 8022950:	b142      	cbz	r2, 8022964 <_scanf_chars+0xa8>
 8022952:	2b00      	cmp	r3, #0
 8022954:	dcc8      	bgt.n	80228e8 <_scanf_chars+0x2c>
 8022956:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 802295a:	4629      	mov	r1, r5
 802295c:	4640      	mov	r0, r8
 802295e:	4798      	blx	r3
 8022960:	2800      	cmp	r0, #0
 8022962:	d0c1      	beq.n	80228e8 <_scanf_chars+0x2c>
 8022964:	6823      	ldr	r3, [r4, #0]
 8022966:	f013 0310 	ands.w	r3, r3, #16
 802296a:	d105      	bne.n	8022978 <_scanf_chars+0xbc>
 802296c:	68e2      	ldr	r2, [r4, #12]
 802296e:	3201      	adds	r2, #1
 8022970:	60e2      	str	r2, [r4, #12]
 8022972:	69a2      	ldr	r2, [r4, #24]
 8022974:	b102      	cbz	r2, 8022978 <_scanf_chars+0xbc>
 8022976:	703b      	strb	r3, [r7, #0]
 8022978:	6923      	ldr	r3, [r4, #16]
 802297a:	441e      	add	r6, r3
 802297c:	6126      	str	r6, [r4, #16]
 802297e:	2000      	movs	r0, #0
 8022980:	e7c6      	b.n	8022910 <_scanf_chars+0x54>
	...

08022984 <_scanf_i>:
 8022984:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022988:	469a      	mov	sl, r3
 802298a:	4b74      	ldr	r3, [pc, #464]	; (8022b5c <_scanf_i+0x1d8>)
 802298c:	460c      	mov	r4, r1
 802298e:	4683      	mov	fp, r0
 8022990:	4616      	mov	r6, r2
 8022992:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8022996:	b087      	sub	sp, #28
 8022998:	ab03      	add	r3, sp, #12
 802299a:	68a7      	ldr	r7, [r4, #8]
 802299c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80229a0:	4b6f      	ldr	r3, [pc, #444]	; (8022b60 <_scanf_i+0x1dc>)
 80229a2:	69a1      	ldr	r1, [r4, #24]
 80229a4:	4a6f      	ldr	r2, [pc, #444]	; (8022b64 <_scanf_i+0x1e0>)
 80229a6:	2903      	cmp	r1, #3
 80229a8:	bf08      	it	eq
 80229aa:	461a      	moveq	r2, r3
 80229ac:	1e7b      	subs	r3, r7, #1
 80229ae:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 80229b2:	bf84      	itt	hi
 80229b4:	f240 135d 	movwhi	r3, #349	; 0x15d
 80229b8:	60a3      	strhi	r3, [r4, #8]
 80229ba:	6823      	ldr	r3, [r4, #0]
 80229bc:	9200      	str	r2, [sp, #0]
 80229be:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 80229c2:	bf88      	it	hi
 80229c4:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80229c8:	f104 091c 	add.w	r9, r4, #28
 80229cc:	6023      	str	r3, [r4, #0]
 80229ce:	bf8c      	ite	hi
 80229d0:	197f      	addhi	r7, r7, r5
 80229d2:	2700      	movls	r7, #0
 80229d4:	464b      	mov	r3, r9
 80229d6:	f04f 0800 	mov.w	r8, #0
 80229da:	9301      	str	r3, [sp, #4]
 80229dc:	6831      	ldr	r1, [r6, #0]
 80229de:	ab03      	add	r3, sp, #12
 80229e0:	2202      	movs	r2, #2
 80229e2:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80229e6:	7809      	ldrb	r1, [r1, #0]
 80229e8:	f7dd fc42 	bl	8000270 <memchr>
 80229ec:	9b01      	ldr	r3, [sp, #4]
 80229ee:	b330      	cbz	r0, 8022a3e <_scanf_i+0xba>
 80229f0:	f1b8 0f01 	cmp.w	r8, #1
 80229f4:	d15a      	bne.n	8022aac <_scanf_i+0x128>
 80229f6:	6862      	ldr	r2, [r4, #4]
 80229f8:	b92a      	cbnz	r2, 8022a06 <_scanf_i+0x82>
 80229fa:	6822      	ldr	r2, [r4, #0]
 80229fc:	2108      	movs	r1, #8
 80229fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8022a02:	6061      	str	r1, [r4, #4]
 8022a04:	6022      	str	r2, [r4, #0]
 8022a06:	6822      	ldr	r2, [r4, #0]
 8022a08:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8022a0c:	6022      	str	r2, [r4, #0]
 8022a0e:	68a2      	ldr	r2, [r4, #8]
 8022a10:	1e51      	subs	r1, r2, #1
 8022a12:	60a1      	str	r1, [r4, #8]
 8022a14:	b19a      	cbz	r2, 8022a3e <_scanf_i+0xba>
 8022a16:	6832      	ldr	r2, [r6, #0]
 8022a18:	1c51      	adds	r1, r2, #1
 8022a1a:	6031      	str	r1, [r6, #0]
 8022a1c:	7812      	ldrb	r2, [r2, #0]
 8022a1e:	701a      	strb	r2, [r3, #0]
 8022a20:	1c5d      	adds	r5, r3, #1
 8022a22:	6873      	ldr	r3, [r6, #4]
 8022a24:	3b01      	subs	r3, #1
 8022a26:	2b00      	cmp	r3, #0
 8022a28:	6073      	str	r3, [r6, #4]
 8022a2a:	dc07      	bgt.n	8022a3c <_scanf_i+0xb8>
 8022a2c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8022a30:	4631      	mov	r1, r6
 8022a32:	4658      	mov	r0, fp
 8022a34:	4798      	blx	r3
 8022a36:	2800      	cmp	r0, #0
 8022a38:	f040 8086 	bne.w	8022b48 <_scanf_i+0x1c4>
 8022a3c:	462b      	mov	r3, r5
 8022a3e:	f108 0801 	add.w	r8, r8, #1
 8022a42:	f1b8 0f03 	cmp.w	r8, #3
 8022a46:	d1c8      	bne.n	80229da <_scanf_i+0x56>
 8022a48:	6862      	ldr	r2, [r4, #4]
 8022a4a:	b90a      	cbnz	r2, 8022a50 <_scanf_i+0xcc>
 8022a4c:	220a      	movs	r2, #10
 8022a4e:	6062      	str	r2, [r4, #4]
 8022a50:	6862      	ldr	r2, [r4, #4]
 8022a52:	4945      	ldr	r1, [pc, #276]	; (8022b68 <_scanf_i+0x1e4>)
 8022a54:	6960      	ldr	r0, [r4, #20]
 8022a56:	9301      	str	r3, [sp, #4]
 8022a58:	1a89      	subs	r1, r1, r2
 8022a5a:	f000 f8cf 	bl	8022bfc <__sccl>
 8022a5e:	9b01      	ldr	r3, [sp, #4]
 8022a60:	f04f 0800 	mov.w	r8, #0
 8022a64:	461d      	mov	r5, r3
 8022a66:	68a3      	ldr	r3, [r4, #8]
 8022a68:	6822      	ldr	r2, [r4, #0]
 8022a6a:	2b00      	cmp	r3, #0
 8022a6c:	d03a      	beq.n	8022ae4 <_scanf_i+0x160>
 8022a6e:	6831      	ldr	r1, [r6, #0]
 8022a70:	6960      	ldr	r0, [r4, #20]
 8022a72:	f891 c000 	ldrb.w	ip, [r1]
 8022a76:	f810 000c 	ldrb.w	r0, [r0, ip]
 8022a7a:	2800      	cmp	r0, #0
 8022a7c:	d032      	beq.n	8022ae4 <_scanf_i+0x160>
 8022a7e:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8022a82:	d121      	bne.n	8022ac8 <_scanf_i+0x144>
 8022a84:	0510      	lsls	r0, r2, #20
 8022a86:	d51f      	bpl.n	8022ac8 <_scanf_i+0x144>
 8022a88:	f108 0801 	add.w	r8, r8, #1
 8022a8c:	b117      	cbz	r7, 8022a94 <_scanf_i+0x110>
 8022a8e:	3301      	adds	r3, #1
 8022a90:	3f01      	subs	r7, #1
 8022a92:	60a3      	str	r3, [r4, #8]
 8022a94:	6873      	ldr	r3, [r6, #4]
 8022a96:	3b01      	subs	r3, #1
 8022a98:	2b00      	cmp	r3, #0
 8022a9a:	6073      	str	r3, [r6, #4]
 8022a9c:	dd1b      	ble.n	8022ad6 <_scanf_i+0x152>
 8022a9e:	6833      	ldr	r3, [r6, #0]
 8022aa0:	3301      	adds	r3, #1
 8022aa2:	6033      	str	r3, [r6, #0]
 8022aa4:	68a3      	ldr	r3, [r4, #8]
 8022aa6:	3b01      	subs	r3, #1
 8022aa8:	60a3      	str	r3, [r4, #8]
 8022aaa:	e7dc      	b.n	8022a66 <_scanf_i+0xe2>
 8022aac:	f1b8 0f02 	cmp.w	r8, #2
 8022ab0:	d1ad      	bne.n	8022a0e <_scanf_i+0x8a>
 8022ab2:	6822      	ldr	r2, [r4, #0]
 8022ab4:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8022ab8:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8022abc:	d1bf      	bne.n	8022a3e <_scanf_i+0xba>
 8022abe:	2110      	movs	r1, #16
 8022ac0:	6061      	str	r1, [r4, #4]
 8022ac2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8022ac6:	e7a1      	b.n	8022a0c <_scanf_i+0x88>
 8022ac8:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8022acc:	6022      	str	r2, [r4, #0]
 8022ace:	780b      	ldrb	r3, [r1, #0]
 8022ad0:	702b      	strb	r3, [r5, #0]
 8022ad2:	3501      	adds	r5, #1
 8022ad4:	e7de      	b.n	8022a94 <_scanf_i+0x110>
 8022ad6:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8022ada:	4631      	mov	r1, r6
 8022adc:	4658      	mov	r0, fp
 8022ade:	4798      	blx	r3
 8022ae0:	2800      	cmp	r0, #0
 8022ae2:	d0df      	beq.n	8022aa4 <_scanf_i+0x120>
 8022ae4:	6823      	ldr	r3, [r4, #0]
 8022ae6:	05d9      	lsls	r1, r3, #23
 8022ae8:	d50c      	bpl.n	8022b04 <_scanf_i+0x180>
 8022aea:	454d      	cmp	r5, r9
 8022aec:	d908      	bls.n	8022b00 <_scanf_i+0x17c>
 8022aee:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8022af2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8022af6:	4632      	mov	r2, r6
 8022af8:	4658      	mov	r0, fp
 8022afa:	4798      	blx	r3
 8022afc:	1e6f      	subs	r7, r5, #1
 8022afe:	463d      	mov	r5, r7
 8022b00:	454d      	cmp	r5, r9
 8022b02:	d029      	beq.n	8022b58 <_scanf_i+0x1d4>
 8022b04:	6822      	ldr	r2, [r4, #0]
 8022b06:	f012 0210 	ands.w	r2, r2, #16
 8022b0a:	d113      	bne.n	8022b34 <_scanf_i+0x1b0>
 8022b0c:	702a      	strb	r2, [r5, #0]
 8022b0e:	6863      	ldr	r3, [r4, #4]
 8022b10:	9e00      	ldr	r6, [sp, #0]
 8022b12:	4649      	mov	r1, r9
 8022b14:	4658      	mov	r0, fp
 8022b16:	47b0      	blx	r6
 8022b18:	f8da 3000 	ldr.w	r3, [sl]
 8022b1c:	6821      	ldr	r1, [r4, #0]
 8022b1e:	1d1a      	adds	r2, r3, #4
 8022b20:	f8ca 2000 	str.w	r2, [sl]
 8022b24:	f011 0f20 	tst.w	r1, #32
 8022b28:	681b      	ldr	r3, [r3, #0]
 8022b2a:	d010      	beq.n	8022b4e <_scanf_i+0x1ca>
 8022b2c:	6018      	str	r0, [r3, #0]
 8022b2e:	68e3      	ldr	r3, [r4, #12]
 8022b30:	3301      	adds	r3, #1
 8022b32:	60e3      	str	r3, [r4, #12]
 8022b34:	eba5 0509 	sub.w	r5, r5, r9
 8022b38:	44a8      	add	r8, r5
 8022b3a:	6925      	ldr	r5, [r4, #16]
 8022b3c:	4445      	add	r5, r8
 8022b3e:	6125      	str	r5, [r4, #16]
 8022b40:	2000      	movs	r0, #0
 8022b42:	b007      	add	sp, #28
 8022b44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8022b48:	f04f 0800 	mov.w	r8, #0
 8022b4c:	e7ca      	b.n	8022ae4 <_scanf_i+0x160>
 8022b4e:	07ca      	lsls	r2, r1, #31
 8022b50:	bf4c      	ite	mi
 8022b52:	8018      	strhmi	r0, [r3, #0]
 8022b54:	6018      	strpl	r0, [r3, #0]
 8022b56:	e7ea      	b.n	8022b2e <_scanf_i+0x1aa>
 8022b58:	2001      	movs	r0, #1
 8022b5a:	e7f2      	b.n	8022b42 <_scanf_i+0x1be>
 8022b5c:	0802302c 	.word	0x0802302c
 8022b60:	08020159 	.word	0x08020159
 8022b64:	08022d55 	.word	0x08022d55
 8022b68:	0803e09d 	.word	0x0803e09d

08022b6c <_putc_r>:
 8022b6c:	b570      	push	{r4, r5, r6, lr}
 8022b6e:	460d      	mov	r5, r1
 8022b70:	4614      	mov	r4, r2
 8022b72:	4606      	mov	r6, r0
 8022b74:	b118      	cbz	r0, 8022b7e <_putc_r+0x12>
 8022b76:	6983      	ldr	r3, [r0, #24]
 8022b78:	b90b      	cbnz	r3, 8022b7e <_putc_r+0x12>
 8022b7a:	f7fe fd4d 	bl	8021618 <__sinit>
 8022b7e:	4b13      	ldr	r3, [pc, #76]	; (8022bcc <_putc_r+0x60>)
 8022b80:	429c      	cmp	r4, r3
 8022b82:	d112      	bne.n	8022baa <_putc_r+0x3e>
 8022b84:	6874      	ldr	r4, [r6, #4]
 8022b86:	68a3      	ldr	r3, [r4, #8]
 8022b88:	3b01      	subs	r3, #1
 8022b8a:	2b00      	cmp	r3, #0
 8022b8c:	60a3      	str	r3, [r4, #8]
 8022b8e:	da16      	bge.n	8022bbe <_putc_r+0x52>
 8022b90:	69a2      	ldr	r2, [r4, #24]
 8022b92:	4293      	cmp	r3, r2
 8022b94:	db02      	blt.n	8022b9c <_putc_r+0x30>
 8022b96:	b2eb      	uxtb	r3, r5
 8022b98:	2b0a      	cmp	r3, #10
 8022b9a:	d110      	bne.n	8022bbe <_putc_r+0x52>
 8022b9c:	4622      	mov	r2, r4
 8022b9e:	4629      	mov	r1, r5
 8022ba0:	4630      	mov	r0, r6
 8022ba2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8022ba6:	f7fd bd2d 	b.w	8020604 <__swbuf_r>
 8022baa:	4b09      	ldr	r3, [pc, #36]	; (8022bd0 <_putc_r+0x64>)
 8022bac:	429c      	cmp	r4, r3
 8022bae:	d101      	bne.n	8022bb4 <_putc_r+0x48>
 8022bb0:	68b4      	ldr	r4, [r6, #8]
 8022bb2:	e7e8      	b.n	8022b86 <_putc_r+0x1a>
 8022bb4:	4b07      	ldr	r3, [pc, #28]	; (8022bd4 <_putc_r+0x68>)
 8022bb6:	429c      	cmp	r4, r3
 8022bb8:	bf08      	it	eq
 8022bba:	68f4      	ldreq	r4, [r6, #12]
 8022bbc:	e7e3      	b.n	8022b86 <_putc_r+0x1a>
 8022bbe:	6823      	ldr	r3, [r4, #0]
 8022bc0:	1c5a      	adds	r2, r3, #1
 8022bc2:	6022      	str	r2, [r4, #0]
 8022bc4:	701d      	strb	r5, [r3, #0]
 8022bc6:	b2e8      	uxtb	r0, r5
 8022bc8:	bd70      	pop	{r4, r5, r6, pc}
 8022bca:	bf00      	nop
 8022bcc:	0803df40 	.word	0x0803df40
 8022bd0:	0803df60 	.word	0x0803df60
 8022bd4:	0803df20 	.word	0x0803df20

08022bd8 <_read_r>:
 8022bd8:	b538      	push	{r3, r4, r5, lr}
 8022bda:	4c07      	ldr	r4, [pc, #28]	; (8022bf8 <_read_r+0x20>)
 8022bdc:	4605      	mov	r5, r0
 8022bde:	4608      	mov	r0, r1
 8022be0:	4611      	mov	r1, r2
 8022be2:	2200      	movs	r2, #0
 8022be4:	6022      	str	r2, [r4, #0]
 8022be6:	461a      	mov	r2, r3
 8022be8:	f7e1 fa4a 	bl	8004080 <_read>
 8022bec:	1c43      	adds	r3, r0, #1
 8022bee:	d102      	bne.n	8022bf6 <_read_r+0x1e>
 8022bf0:	6823      	ldr	r3, [r4, #0]
 8022bf2:	b103      	cbz	r3, 8022bf6 <_read_r+0x1e>
 8022bf4:	602b      	str	r3, [r5, #0]
 8022bf6:	bd38      	pop	{r3, r4, r5, pc}
 8022bf8:	20036100 	.word	0x20036100

08022bfc <__sccl>:
 8022bfc:	b570      	push	{r4, r5, r6, lr}
 8022bfe:	780b      	ldrb	r3, [r1, #0]
 8022c00:	2b5e      	cmp	r3, #94	; 0x5e
 8022c02:	bf13      	iteet	ne
 8022c04:	1c4a      	addne	r2, r1, #1
 8022c06:	1c8a      	addeq	r2, r1, #2
 8022c08:	784b      	ldrbeq	r3, [r1, #1]
 8022c0a:	2100      	movne	r1, #0
 8022c0c:	bf08      	it	eq
 8022c0e:	2101      	moveq	r1, #1
 8022c10:	1e44      	subs	r4, r0, #1
 8022c12:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 8022c16:	f804 1f01 	strb.w	r1, [r4, #1]!
 8022c1a:	42ac      	cmp	r4, r5
 8022c1c:	d1fb      	bne.n	8022c16 <__sccl+0x1a>
 8022c1e:	b913      	cbnz	r3, 8022c26 <__sccl+0x2a>
 8022c20:	3a01      	subs	r2, #1
 8022c22:	4610      	mov	r0, r2
 8022c24:	bd70      	pop	{r4, r5, r6, pc}
 8022c26:	f081 0401 	eor.w	r4, r1, #1
 8022c2a:	54c4      	strb	r4, [r0, r3]
 8022c2c:	1c51      	adds	r1, r2, #1
 8022c2e:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 8022c32:	2d2d      	cmp	r5, #45	; 0x2d
 8022c34:	f101 36ff 	add.w	r6, r1, #4294967295
 8022c38:	460a      	mov	r2, r1
 8022c3a:	d006      	beq.n	8022c4a <__sccl+0x4e>
 8022c3c:	2d5d      	cmp	r5, #93	; 0x5d
 8022c3e:	d0f0      	beq.n	8022c22 <__sccl+0x26>
 8022c40:	b90d      	cbnz	r5, 8022c46 <__sccl+0x4a>
 8022c42:	4632      	mov	r2, r6
 8022c44:	e7ed      	b.n	8022c22 <__sccl+0x26>
 8022c46:	462b      	mov	r3, r5
 8022c48:	e7ef      	b.n	8022c2a <__sccl+0x2e>
 8022c4a:	780e      	ldrb	r6, [r1, #0]
 8022c4c:	2e5d      	cmp	r6, #93	; 0x5d
 8022c4e:	d0fa      	beq.n	8022c46 <__sccl+0x4a>
 8022c50:	42b3      	cmp	r3, r6
 8022c52:	dcf8      	bgt.n	8022c46 <__sccl+0x4a>
 8022c54:	3301      	adds	r3, #1
 8022c56:	429e      	cmp	r6, r3
 8022c58:	54c4      	strb	r4, [r0, r3]
 8022c5a:	dcfb      	bgt.n	8022c54 <__sccl+0x58>
 8022c5c:	3102      	adds	r1, #2
 8022c5e:	e7e6      	b.n	8022c2e <__sccl+0x32>

08022c60 <_strtoul_l.isra.0>:
 8022c60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8022c64:	4680      	mov	r8, r0
 8022c66:	4689      	mov	r9, r1
 8022c68:	4692      	mov	sl, r2
 8022c6a:	461e      	mov	r6, r3
 8022c6c:	460f      	mov	r7, r1
 8022c6e:	463d      	mov	r5, r7
 8022c70:	9808      	ldr	r0, [sp, #32]
 8022c72:	f815 4b01 	ldrb.w	r4, [r5], #1
 8022c76:	f7fb ffdf 	bl	801ec38 <__locale_ctype_ptr_l>
 8022c7a:	4420      	add	r0, r4
 8022c7c:	7843      	ldrb	r3, [r0, #1]
 8022c7e:	f013 0308 	ands.w	r3, r3, #8
 8022c82:	d130      	bne.n	8022ce6 <_strtoul_l.isra.0+0x86>
 8022c84:	2c2d      	cmp	r4, #45	; 0x2d
 8022c86:	d130      	bne.n	8022cea <_strtoul_l.isra.0+0x8a>
 8022c88:	787c      	ldrb	r4, [r7, #1]
 8022c8a:	1cbd      	adds	r5, r7, #2
 8022c8c:	2101      	movs	r1, #1
 8022c8e:	2e00      	cmp	r6, #0
 8022c90:	d05c      	beq.n	8022d4c <_strtoul_l.isra.0+0xec>
 8022c92:	2e10      	cmp	r6, #16
 8022c94:	d109      	bne.n	8022caa <_strtoul_l.isra.0+0x4a>
 8022c96:	2c30      	cmp	r4, #48	; 0x30
 8022c98:	d107      	bne.n	8022caa <_strtoul_l.isra.0+0x4a>
 8022c9a:	782b      	ldrb	r3, [r5, #0]
 8022c9c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8022ca0:	2b58      	cmp	r3, #88	; 0x58
 8022ca2:	d14e      	bne.n	8022d42 <_strtoul_l.isra.0+0xe2>
 8022ca4:	786c      	ldrb	r4, [r5, #1]
 8022ca6:	2610      	movs	r6, #16
 8022ca8:	3502      	adds	r5, #2
 8022caa:	f04f 32ff 	mov.w	r2, #4294967295
 8022cae:	2300      	movs	r3, #0
 8022cb0:	fbb2 f2f6 	udiv	r2, r2, r6
 8022cb4:	fb06 fc02 	mul.w	ip, r6, r2
 8022cb8:	ea6f 0c0c 	mvn.w	ip, ip
 8022cbc:	4618      	mov	r0, r3
 8022cbe:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8022cc2:	2f09      	cmp	r7, #9
 8022cc4:	d817      	bhi.n	8022cf6 <_strtoul_l.isra.0+0x96>
 8022cc6:	463c      	mov	r4, r7
 8022cc8:	42a6      	cmp	r6, r4
 8022cca:	dd23      	ble.n	8022d14 <_strtoul_l.isra.0+0xb4>
 8022ccc:	2b00      	cmp	r3, #0
 8022cce:	db1e      	blt.n	8022d0e <_strtoul_l.isra.0+0xae>
 8022cd0:	4282      	cmp	r2, r0
 8022cd2:	d31c      	bcc.n	8022d0e <_strtoul_l.isra.0+0xae>
 8022cd4:	d101      	bne.n	8022cda <_strtoul_l.isra.0+0x7a>
 8022cd6:	45a4      	cmp	ip, r4
 8022cd8:	db19      	blt.n	8022d0e <_strtoul_l.isra.0+0xae>
 8022cda:	fb00 4006 	mla	r0, r0, r6, r4
 8022cde:	2301      	movs	r3, #1
 8022ce0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8022ce4:	e7eb      	b.n	8022cbe <_strtoul_l.isra.0+0x5e>
 8022ce6:	462f      	mov	r7, r5
 8022ce8:	e7c1      	b.n	8022c6e <_strtoul_l.isra.0+0xe>
 8022cea:	2c2b      	cmp	r4, #43	; 0x2b
 8022cec:	bf04      	itt	eq
 8022cee:	1cbd      	addeq	r5, r7, #2
 8022cf0:	787c      	ldrbeq	r4, [r7, #1]
 8022cf2:	4619      	mov	r1, r3
 8022cf4:	e7cb      	b.n	8022c8e <_strtoul_l.isra.0+0x2e>
 8022cf6:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8022cfa:	2f19      	cmp	r7, #25
 8022cfc:	d801      	bhi.n	8022d02 <_strtoul_l.isra.0+0xa2>
 8022cfe:	3c37      	subs	r4, #55	; 0x37
 8022d00:	e7e2      	b.n	8022cc8 <_strtoul_l.isra.0+0x68>
 8022d02:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8022d06:	2f19      	cmp	r7, #25
 8022d08:	d804      	bhi.n	8022d14 <_strtoul_l.isra.0+0xb4>
 8022d0a:	3c57      	subs	r4, #87	; 0x57
 8022d0c:	e7dc      	b.n	8022cc8 <_strtoul_l.isra.0+0x68>
 8022d0e:	f04f 33ff 	mov.w	r3, #4294967295
 8022d12:	e7e5      	b.n	8022ce0 <_strtoul_l.isra.0+0x80>
 8022d14:	2b00      	cmp	r3, #0
 8022d16:	da09      	bge.n	8022d2c <_strtoul_l.isra.0+0xcc>
 8022d18:	2322      	movs	r3, #34	; 0x22
 8022d1a:	f8c8 3000 	str.w	r3, [r8]
 8022d1e:	f04f 30ff 	mov.w	r0, #4294967295
 8022d22:	f1ba 0f00 	cmp.w	sl, #0
 8022d26:	d107      	bne.n	8022d38 <_strtoul_l.isra.0+0xd8>
 8022d28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8022d2c:	b101      	cbz	r1, 8022d30 <_strtoul_l.isra.0+0xd0>
 8022d2e:	4240      	negs	r0, r0
 8022d30:	f1ba 0f00 	cmp.w	sl, #0
 8022d34:	d0f8      	beq.n	8022d28 <_strtoul_l.isra.0+0xc8>
 8022d36:	b10b      	cbz	r3, 8022d3c <_strtoul_l.isra.0+0xdc>
 8022d38:	f105 39ff 	add.w	r9, r5, #4294967295
 8022d3c:	f8ca 9000 	str.w	r9, [sl]
 8022d40:	e7f2      	b.n	8022d28 <_strtoul_l.isra.0+0xc8>
 8022d42:	2430      	movs	r4, #48	; 0x30
 8022d44:	2e00      	cmp	r6, #0
 8022d46:	d1b0      	bne.n	8022caa <_strtoul_l.isra.0+0x4a>
 8022d48:	2608      	movs	r6, #8
 8022d4a:	e7ae      	b.n	8022caa <_strtoul_l.isra.0+0x4a>
 8022d4c:	2c30      	cmp	r4, #48	; 0x30
 8022d4e:	d0a4      	beq.n	8022c9a <_strtoul_l.isra.0+0x3a>
 8022d50:	260a      	movs	r6, #10
 8022d52:	e7aa      	b.n	8022caa <_strtoul_l.isra.0+0x4a>

08022d54 <_strtoul_r>:
 8022d54:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8022d56:	4c06      	ldr	r4, [pc, #24]	; (8022d70 <_strtoul_r+0x1c>)
 8022d58:	4d06      	ldr	r5, [pc, #24]	; (8022d74 <_strtoul_r+0x20>)
 8022d5a:	6824      	ldr	r4, [r4, #0]
 8022d5c:	6a24      	ldr	r4, [r4, #32]
 8022d5e:	2c00      	cmp	r4, #0
 8022d60:	bf08      	it	eq
 8022d62:	462c      	moveq	r4, r5
 8022d64:	9400      	str	r4, [sp, #0]
 8022d66:	f7ff ff7b 	bl	8022c60 <_strtoul_l.isra.0>
 8022d6a:	b003      	add	sp, #12
 8022d6c:	bd30      	pop	{r4, r5, pc}
 8022d6e:	bf00      	nop
 8022d70:	200004dc 	.word	0x200004dc
 8022d74:	20000540 	.word	0x20000540

08022d78 <strtoul>:
 8022d78:	4b08      	ldr	r3, [pc, #32]	; (8022d9c <strtoul+0x24>)
 8022d7a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8022d7c:	681c      	ldr	r4, [r3, #0]
 8022d7e:	4d08      	ldr	r5, [pc, #32]	; (8022da0 <strtoul+0x28>)
 8022d80:	6a23      	ldr	r3, [r4, #32]
 8022d82:	2b00      	cmp	r3, #0
 8022d84:	bf08      	it	eq
 8022d86:	462b      	moveq	r3, r5
 8022d88:	9300      	str	r3, [sp, #0]
 8022d8a:	4613      	mov	r3, r2
 8022d8c:	460a      	mov	r2, r1
 8022d8e:	4601      	mov	r1, r0
 8022d90:	4620      	mov	r0, r4
 8022d92:	f7ff ff65 	bl	8022c60 <_strtoul_l.isra.0>
 8022d96:	b003      	add	sp, #12
 8022d98:	bd30      	pop	{r4, r5, pc}
 8022d9a:	bf00      	nop
 8022d9c:	200004dc 	.word	0x200004dc
 8022da0:	20000540 	.word	0x20000540

08022da4 <__submore>:
 8022da4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8022da8:	460c      	mov	r4, r1
 8022daa:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8022dac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8022db0:	4299      	cmp	r1, r3
 8022db2:	d11d      	bne.n	8022df0 <__submore+0x4c>
 8022db4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8022db8:	f7fc fa90 	bl	801f2dc <_malloc_r>
 8022dbc:	b918      	cbnz	r0, 8022dc6 <__submore+0x22>
 8022dbe:	f04f 30ff 	mov.w	r0, #4294967295
 8022dc2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8022dc6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8022dca:	63a3      	str	r3, [r4, #56]	; 0x38
 8022dcc:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8022dd0:	6360      	str	r0, [r4, #52]	; 0x34
 8022dd2:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8022dd6:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8022dda:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8022dde:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8022de2:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8022de6:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8022dea:	6020      	str	r0, [r4, #0]
 8022dec:	2000      	movs	r0, #0
 8022dee:	e7e8      	b.n	8022dc2 <__submore+0x1e>
 8022df0:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8022df2:	0077      	lsls	r7, r6, #1
 8022df4:	463a      	mov	r2, r7
 8022df6:	f7ff f8ff 	bl	8021ff8 <_realloc_r>
 8022dfa:	4605      	mov	r5, r0
 8022dfc:	2800      	cmp	r0, #0
 8022dfe:	d0de      	beq.n	8022dbe <__submore+0x1a>
 8022e00:	eb00 0806 	add.w	r8, r0, r6
 8022e04:	4601      	mov	r1, r0
 8022e06:	4632      	mov	r2, r6
 8022e08:	4640      	mov	r0, r8
 8022e0a:	f7fb ff58 	bl	801ecbe <memcpy>
 8022e0e:	f8c4 8000 	str.w	r8, [r4]
 8022e12:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8022e16:	e7e9      	b.n	8022dec <__submore+0x48>

08022e18 <__env_lock>:
 8022e18:	4770      	bx	lr

08022e1a <__env_unlock>:
 8022e1a:	4770      	bx	lr

08022e1c <_fstat_r>:
 8022e1c:	b538      	push	{r3, r4, r5, lr}
 8022e1e:	4c07      	ldr	r4, [pc, #28]	; (8022e3c <_fstat_r+0x20>)
 8022e20:	2300      	movs	r3, #0
 8022e22:	4605      	mov	r5, r0
 8022e24:	4608      	mov	r0, r1
 8022e26:	4611      	mov	r1, r2
 8022e28:	6023      	str	r3, [r4, #0]
 8022e2a:	f7e1 f93b 	bl	80040a4 <_fstat>
 8022e2e:	1c43      	adds	r3, r0, #1
 8022e30:	d102      	bne.n	8022e38 <_fstat_r+0x1c>
 8022e32:	6823      	ldr	r3, [r4, #0]
 8022e34:	b103      	cbz	r3, 8022e38 <_fstat_r+0x1c>
 8022e36:	602b      	str	r3, [r5, #0]
 8022e38:	bd38      	pop	{r3, r4, r5, pc}
 8022e3a:	bf00      	nop
 8022e3c:	20036100 	.word	0x20036100

08022e40 <_isatty_r>:
 8022e40:	b538      	push	{r3, r4, r5, lr}
 8022e42:	4c06      	ldr	r4, [pc, #24]	; (8022e5c <_isatty_r+0x1c>)
 8022e44:	2300      	movs	r3, #0
 8022e46:	4605      	mov	r5, r0
 8022e48:	4608      	mov	r0, r1
 8022e4a:	6023      	str	r3, [r4, #0]
 8022e4c:	f7e1 f930 	bl	80040b0 <_isatty>
 8022e50:	1c43      	adds	r3, r0, #1
 8022e52:	d102      	bne.n	8022e5a <_isatty_r+0x1a>
 8022e54:	6823      	ldr	r3, [r4, #0]
 8022e56:	b103      	cbz	r3, 8022e5a <_isatty_r+0x1a>
 8022e58:	602b      	str	r3, [r5, #0]
 8022e5a:	bd38      	pop	{r3, r4, r5, pc}
 8022e5c:	20036100 	.word	0x20036100

08022e60 <_malloc_usable_size_r>:
 8022e60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8022e64:	1f18      	subs	r0, r3, #4
 8022e66:	2b00      	cmp	r3, #0
 8022e68:	bfbc      	itt	lt
 8022e6a:	580b      	ldrlt	r3, [r1, r0]
 8022e6c:	18c0      	addlt	r0, r0, r3
 8022e6e:	4770      	bx	lr

08022e70 <_init>:
 8022e70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8022e72:	bf00      	nop
 8022e74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8022e76:	bc08      	pop	{r3}
 8022e78:	469e      	mov	lr, r3
 8022e7a:	4770      	bx	lr

08022e7c <_fini>:
 8022e7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8022e7e:	bf00      	nop
 8022e80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8022e82:	bc08      	pop	{r3}
 8022e84:	469e      	mov	lr, r3
 8022e86:	4770      	bx	lr
