// Seed: 2697624541
module module_0 (
    input tri id_0
);
  assign id_2 = 1;
  wire id_3;
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1,
    input supply0 id_2,
    input wire id_3,
    input supply1 id_4,
    output wor id_5,
    input supply0 id_6,
    input tri id_7,
    input tri id_8,
    input tri0 id_9
);
  wire id_11;
  assign id_0 = 1'b0;
  id_12(
      .id_0(1'b0),
      .id_1(id_4),
      .id_2(id_5 - 1),
      .id_3(id_4),
      .id_4(id_6 == id_8),
      .id_5(id_6),
      .id_6(id_4 != id_3)
  );
  module_0 modCall_1 (id_8);
endmodule
