
A7_spirit1_library.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b72c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000460  0800b8bc  0800b8bc  0001b8bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bd1c  0800bd1c  0002039c  2**0
                  CONTENTS
  4 .ARM          00000008  0800bd1c  0800bd1c  0001bd1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bd24  0800bd24  0002039c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bd24  0800bd24  0001bd24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bd28  0800bd28  0001bd28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000039c  20000000  0800bd2c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003c74  2000039c  0800c0c8  0002039c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004010  0800c0c8  00024010  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002039c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000203cc  2**0
                  CONTENTS, READONLY
 13 .debug_info   000264f8  00000000  00000000  0002040f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000059f0  00000000  00000000  00046907  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000022f8  00000000  00000000  0004c2f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001ac7  00000000  00000000  0004e5f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002d756  00000000  00000000  000500b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002765f  00000000  00000000  0007d80d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0010f8ab  00000000  00000000  000a4e6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00009718  00000000  00000000  001b4718  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000076  00000000  00000000  001bde30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000039c 	.word	0x2000039c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b8a4 	.word	0x0800b8a4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200003a0 	.word	0x200003a0
 80001cc:	0800b8a4 	.word	0x0800b8a4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__aeabi_d2uiz>:
 8000a1c:	004a      	lsls	r2, r1, #1
 8000a1e:	d211      	bcs.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a20:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a24:	d211      	bcs.n	8000a4a <__aeabi_d2uiz+0x2e>
 8000a26:	d50d      	bpl.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a28:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a30:	d40e      	bmi.n	8000a50 <__aeabi_d2uiz+0x34>
 8000a32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a42:	4770      	bx	lr
 8000a44:	f04f 0000 	mov.w	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a4e:	d102      	bne.n	8000a56 <__aeabi_d2uiz+0x3a>
 8000a50:	f04f 30ff 	mov.w	r0, #4294967295
 8000a54:	4770      	bx	lr
 8000a56:	f04f 0000 	mov.w	r0, #0
 8000a5a:	4770      	bx	lr

08000a5c <__aeabi_uldivmod>:
 8000a5c:	b953      	cbnz	r3, 8000a74 <__aeabi_uldivmod+0x18>
 8000a5e:	b94a      	cbnz	r2, 8000a74 <__aeabi_uldivmod+0x18>
 8000a60:	2900      	cmp	r1, #0
 8000a62:	bf08      	it	eq
 8000a64:	2800      	cmpeq	r0, #0
 8000a66:	bf1c      	itt	ne
 8000a68:	f04f 31ff 	movne.w	r1, #4294967295
 8000a6c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a70:	f000 b970 	b.w	8000d54 <__aeabi_idiv0>
 8000a74:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a7c:	f000 f806 	bl	8000a8c <__udivmoddi4>
 8000a80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a88:	b004      	add	sp, #16
 8000a8a:	4770      	bx	lr

08000a8c <__udivmoddi4>:
 8000a8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a90:	9e08      	ldr	r6, [sp, #32]
 8000a92:	460d      	mov	r5, r1
 8000a94:	4604      	mov	r4, r0
 8000a96:	460f      	mov	r7, r1
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d14a      	bne.n	8000b32 <__udivmoddi4+0xa6>
 8000a9c:	428a      	cmp	r2, r1
 8000a9e:	4694      	mov	ip, r2
 8000aa0:	d965      	bls.n	8000b6e <__udivmoddi4+0xe2>
 8000aa2:	fab2 f382 	clz	r3, r2
 8000aa6:	b143      	cbz	r3, 8000aba <__udivmoddi4+0x2e>
 8000aa8:	fa02 fc03 	lsl.w	ip, r2, r3
 8000aac:	f1c3 0220 	rsb	r2, r3, #32
 8000ab0:	409f      	lsls	r7, r3
 8000ab2:	fa20 f202 	lsr.w	r2, r0, r2
 8000ab6:	4317      	orrs	r7, r2
 8000ab8:	409c      	lsls	r4, r3
 8000aba:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000abe:	fa1f f58c 	uxth.w	r5, ip
 8000ac2:	fbb7 f1fe 	udiv	r1, r7, lr
 8000ac6:	0c22      	lsrs	r2, r4, #16
 8000ac8:	fb0e 7711 	mls	r7, lr, r1, r7
 8000acc:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000ad0:	fb01 f005 	mul.w	r0, r1, r5
 8000ad4:	4290      	cmp	r0, r2
 8000ad6:	d90a      	bls.n	8000aee <__udivmoddi4+0x62>
 8000ad8:	eb1c 0202 	adds.w	r2, ip, r2
 8000adc:	f101 37ff 	add.w	r7, r1, #4294967295
 8000ae0:	f080 811c 	bcs.w	8000d1c <__udivmoddi4+0x290>
 8000ae4:	4290      	cmp	r0, r2
 8000ae6:	f240 8119 	bls.w	8000d1c <__udivmoddi4+0x290>
 8000aea:	3902      	subs	r1, #2
 8000aec:	4462      	add	r2, ip
 8000aee:	1a12      	subs	r2, r2, r0
 8000af0:	b2a4      	uxth	r4, r4
 8000af2:	fbb2 f0fe 	udiv	r0, r2, lr
 8000af6:	fb0e 2210 	mls	r2, lr, r0, r2
 8000afa:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000afe:	fb00 f505 	mul.w	r5, r0, r5
 8000b02:	42a5      	cmp	r5, r4
 8000b04:	d90a      	bls.n	8000b1c <__udivmoddi4+0x90>
 8000b06:	eb1c 0404 	adds.w	r4, ip, r4
 8000b0a:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b0e:	f080 8107 	bcs.w	8000d20 <__udivmoddi4+0x294>
 8000b12:	42a5      	cmp	r5, r4
 8000b14:	f240 8104 	bls.w	8000d20 <__udivmoddi4+0x294>
 8000b18:	4464      	add	r4, ip
 8000b1a:	3802      	subs	r0, #2
 8000b1c:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b20:	1b64      	subs	r4, r4, r5
 8000b22:	2100      	movs	r1, #0
 8000b24:	b11e      	cbz	r6, 8000b2e <__udivmoddi4+0xa2>
 8000b26:	40dc      	lsrs	r4, r3
 8000b28:	2300      	movs	r3, #0
 8000b2a:	e9c6 4300 	strd	r4, r3, [r6]
 8000b2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b32:	428b      	cmp	r3, r1
 8000b34:	d908      	bls.n	8000b48 <__udivmoddi4+0xbc>
 8000b36:	2e00      	cmp	r6, #0
 8000b38:	f000 80ed 	beq.w	8000d16 <__udivmoddi4+0x28a>
 8000b3c:	2100      	movs	r1, #0
 8000b3e:	e9c6 0500 	strd	r0, r5, [r6]
 8000b42:	4608      	mov	r0, r1
 8000b44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b48:	fab3 f183 	clz	r1, r3
 8000b4c:	2900      	cmp	r1, #0
 8000b4e:	d149      	bne.n	8000be4 <__udivmoddi4+0x158>
 8000b50:	42ab      	cmp	r3, r5
 8000b52:	d302      	bcc.n	8000b5a <__udivmoddi4+0xce>
 8000b54:	4282      	cmp	r2, r0
 8000b56:	f200 80f8 	bhi.w	8000d4a <__udivmoddi4+0x2be>
 8000b5a:	1a84      	subs	r4, r0, r2
 8000b5c:	eb65 0203 	sbc.w	r2, r5, r3
 8000b60:	2001      	movs	r0, #1
 8000b62:	4617      	mov	r7, r2
 8000b64:	2e00      	cmp	r6, #0
 8000b66:	d0e2      	beq.n	8000b2e <__udivmoddi4+0xa2>
 8000b68:	e9c6 4700 	strd	r4, r7, [r6]
 8000b6c:	e7df      	b.n	8000b2e <__udivmoddi4+0xa2>
 8000b6e:	b902      	cbnz	r2, 8000b72 <__udivmoddi4+0xe6>
 8000b70:	deff      	udf	#255	; 0xff
 8000b72:	fab2 f382 	clz	r3, r2
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	f040 8090 	bne.w	8000c9c <__udivmoddi4+0x210>
 8000b7c:	1a8a      	subs	r2, r1, r2
 8000b7e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b82:	fa1f fe8c 	uxth.w	lr, ip
 8000b86:	2101      	movs	r1, #1
 8000b88:	fbb2 f5f7 	udiv	r5, r2, r7
 8000b8c:	fb07 2015 	mls	r0, r7, r5, r2
 8000b90:	0c22      	lsrs	r2, r4, #16
 8000b92:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000b96:	fb0e f005 	mul.w	r0, lr, r5
 8000b9a:	4290      	cmp	r0, r2
 8000b9c:	d908      	bls.n	8000bb0 <__udivmoddi4+0x124>
 8000b9e:	eb1c 0202 	adds.w	r2, ip, r2
 8000ba2:	f105 38ff 	add.w	r8, r5, #4294967295
 8000ba6:	d202      	bcs.n	8000bae <__udivmoddi4+0x122>
 8000ba8:	4290      	cmp	r0, r2
 8000baa:	f200 80cb 	bhi.w	8000d44 <__udivmoddi4+0x2b8>
 8000bae:	4645      	mov	r5, r8
 8000bb0:	1a12      	subs	r2, r2, r0
 8000bb2:	b2a4      	uxth	r4, r4
 8000bb4:	fbb2 f0f7 	udiv	r0, r2, r7
 8000bb8:	fb07 2210 	mls	r2, r7, r0, r2
 8000bbc:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000bc0:	fb0e fe00 	mul.w	lr, lr, r0
 8000bc4:	45a6      	cmp	lr, r4
 8000bc6:	d908      	bls.n	8000bda <__udivmoddi4+0x14e>
 8000bc8:	eb1c 0404 	adds.w	r4, ip, r4
 8000bcc:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bd0:	d202      	bcs.n	8000bd8 <__udivmoddi4+0x14c>
 8000bd2:	45a6      	cmp	lr, r4
 8000bd4:	f200 80bb 	bhi.w	8000d4e <__udivmoddi4+0x2c2>
 8000bd8:	4610      	mov	r0, r2
 8000bda:	eba4 040e 	sub.w	r4, r4, lr
 8000bde:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000be2:	e79f      	b.n	8000b24 <__udivmoddi4+0x98>
 8000be4:	f1c1 0720 	rsb	r7, r1, #32
 8000be8:	408b      	lsls	r3, r1
 8000bea:	fa22 fc07 	lsr.w	ip, r2, r7
 8000bee:	ea4c 0c03 	orr.w	ip, ip, r3
 8000bf2:	fa05 f401 	lsl.w	r4, r5, r1
 8000bf6:	fa20 f307 	lsr.w	r3, r0, r7
 8000bfa:	40fd      	lsrs	r5, r7
 8000bfc:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c00:	4323      	orrs	r3, r4
 8000c02:	fbb5 f8f9 	udiv	r8, r5, r9
 8000c06:	fa1f fe8c 	uxth.w	lr, ip
 8000c0a:	fb09 5518 	mls	r5, r9, r8, r5
 8000c0e:	0c1c      	lsrs	r4, r3, #16
 8000c10:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c14:	fb08 f50e 	mul.w	r5, r8, lr
 8000c18:	42a5      	cmp	r5, r4
 8000c1a:	fa02 f201 	lsl.w	r2, r2, r1
 8000c1e:	fa00 f001 	lsl.w	r0, r0, r1
 8000c22:	d90b      	bls.n	8000c3c <__udivmoddi4+0x1b0>
 8000c24:	eb1c 0404 	adds.w	r4, ip, r4
 8000c28:	f108 3aff 	add.w	sl, r8, #4294967295
 8000c2c:	f080 8088 	bcs.w	8000d40 <__udivmoddi4+0x2b4>
 8000c30:	42a5      	cmp	r5, r4
 8000c32:	f240 8085 	bls.w	8000d40 <__udivmoddi4+0x2b4>
 8000c36:	f1a8 0802 	sub.w	r8, r8, #2
 8000c3a:	4464      	add	r4, ip
 8000c3c:	1b64      	subs	r4, r4, r5
 8000c3e:	b29d      	uxth	r5, r3
 8000c40:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c44:	fb09 4413 	mls	r4, r9, r3, r4
 8000c48:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000c4c:	fb03 fe0e 	mul.w	lr, r3, lr
 8000c50:	45a6      	cmp	lr, r4
 8000c52:	d908      	bls.n	8000c66 <__udivmoddi4+0x1da>
 8000c54:	eb1c 0404 	adds.w	r4, ip, r4
 8000c58:	f103 35ff 	add.w	r5, r3, #4294967295
 8000c5c:	d26c      	bcs.n	8000d38 <__udivmoddi4+0x2ac>
 8000c5e:	45a6      	cmp	lr, r4
 8000c60:	d96a      	bls.n	8000d38 <__udivmoddi4+0x2ac>
 8000c62:	3b02      	subs	r3, #2
 8000c64:	4464      	add	r4, ip
 8000c66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6a:	fba3 9502 	umull	r9, r5, r3, r2
 8000c6e:	eba4 040e 	sub.w	r4, r4, lr
 8000c72:	42ac      	cmp	r4, r5
 8000c74:	46c8      	mov	r8, r9
 8000c76:	46ae      	mov	lr, r5
 8000c78:	d356      	bcc.n	8000d28 <__udivmoddi4+0x29c>
 8000c7a:	d053      	beq.n	8000d24 <__udivmoddi4+0x298>
 8000c7c:	b156      	cbz	r6, 8000c94 <__udivmoddi4+0x208>
 8000c7e:	ebb0 0208 	subs.w	r2, r0, r8
 8000c82:	eb64 040e 	sbc.w	r4, r4, lr
 8000c86:	fa04 f707 	lsl.w	r7, r4, r7
 8000c8a:	40ca      	lsrs	r2, r1
 8000c8c:	40cc      	lsrs	r4, r1
 8000c8e:	4317      	orrs	r7, r2
 8000c90:	e9c6 7400 	strd	r7, r4, [r6]
 8000c94:	4618      	mov	r0, r3
 8000c96:	2100      	movs	r1, #0
 8000c98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9c:	f1c3 0120 	rsb	r1, r3, #32
 8000ca0:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ca4:	fa20 f201 	lsr.w	r2, r0, r1
 8000ca8:	fa25 f101 	lsr.w	r1, r5, r1
 8000cac:	409d      	lsls	r5, r3
 8000cae:	432a      	orrs	r2, r5
 8000cb0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cb4:	fa1f fe8c 	uxth.w	lr, ip
 8000cb8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000cbc:	fb07 1510 	mls	r5, r7, r0, r1
 8000cc0:	0c11      	lsrs	r1, r2, #16
 8000cc2:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000cc6:	fb00 f50e 	mul.w	r5, r0, lr
 8000cca:	428d      	cmp	r5, r1
 8000ccc:	fa04 f403 	lsl.w	r4, r4, r3
 8000cd0:	d908      	bls.n	8000ce4 <__udivmoddi4+0x258>
 8000cd2:	eb1c 0101 	adds.w	r1, ip, r1
 8000cd6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000cda:	d22f      	bcs.n	8000d3c <__udivmoddi4+0x2b0>
 8000cdc:	428d      	cmp	r5, r1
 8000cde:	d92d      	bls.n	8000d3c <__udivmoddi4+0x2b0>
 8000ce0:	3802      	subs	r0, #2
 8000ce2:	4461      	add	r1, ip
 8000ce4:	1b49      	subs	r1, r1, r5
 8000ce6:	b292      	uxth	r2, r2
 8000ce8:	fbb1 f5f7 	udiv	r5, r1, r7
 8000cec:	fb07 1115 	mls	r1, r7, r5, r1
 8000cf0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000cf4:	fb05 f10e 	mul.w	r1, r5, lr
 8000cf8:	4291      	cmp	r1, r2
 8000cfa:	d908      	bls.n	8000d0e <__udivmoddi4+0x282>
 8000cfc:	eb1c 0202 	adds.w	r2, ip, r2
 8000d00:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d04:	d216      	bcs.n	8000d34 <__udivmoddi4+0x2a8>
 8000d06:	4291      	cmp	r1, r2
 8000d08:	d914      	bls.n	8000d34 <__udivmoddi4+0x2a8>
 8000d0a:	3d02      	subs	r5, #2
 8000d0c:	4462      	add	r2, ip
 8000d0e:	1a52      	subs	r2, r2, r1
 8000d10:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000d14:	e738      	b.n	8000b88 <__udivmoddi4+0xfc>
 8000d16:	4631      	mov	r1, r6
 8000d18:	4630      	mov	r0, r6
 8000d1a:	e708      	b.n	8000b2e <__udivmoddi4+0xa2>
 8000d1c:	4639      	mov	r1, r7
 8000d1e:	e6e6      	b.n	8000aee <__udivmoddi4+0x62>
 8000d20:	4610      	mov	r0, r2
 8000d22:	e6fb      	b.n	8000b1c <__udivmoddi4+0x90>
 8000d24:	4548      	cmp	r0, r9
 8000d26:	d2a9      	bcs.n	8000c7c <__udivmoddi4+0x1f0>
 8000d28:	ebb9 0802 	subs.w	r8, r9, r2
 8000d2c:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000d30:	3b01      	subs	r3, #1
 8000d32:	e7a3      	b.n	8000c7c <__udivmoddi4+0x1f0>
 8000d34:	4645      	mov	r5, r8
 8000d36:	e7ea      	b.n	8000d0e <__udivmoddi4+0x282>
 8000d38:	462b      	mov	r3, r5
 8000d3a:	e794      	b.n	8000c66 <__udivmoddi4+0x1da>
 8000d3c:	4640      	mov	r0, r8
 8000d3e:	e7d1      	b.n	8000ce4 <__udivmoddi4+0x258>
 8000d40:	46d0      	mov	r8, sl
 8000d42:	e77b      	b.n	8000c3c <__udivmoddi4+0x1b0>
 8000d44:	3d02      	subs	r5, #2
 8000d46:	4462      	add	r2, ip
 8000d48:	e732      	b.n	8000bb0 <__udivmoddi4+0x124>
 8000d4a:	4608      	mov	r0, r1
 8000d4c:	e70a      	b.n	8000b64 <__udivmoddi4+0xd8>
 8000d4e:	4464      	add	r4, ip
 8000d50:	3802      	subs	r0, #2
 8000d52:	e742      	b.n	8000bda <__udivmoddi4+0x14e>

08000d54 <__aeabi_idiv0>:
 8000d54:	4770      	bx	lr
 8000d56:	bf00      	nop

08000d58 <configureTimerForRunTimeStats>:
unsigned long getRunTimeCounterValue(void);

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	af00      	add	r7, sp, #0

}
 8000d5c:	bf00      	nop
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d64:	4770      	bx	lr

08000d66 <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
 8000d66:	b480      	push	{r7}
 8000d68:	af00      	add	r7, sp, #0
return 0;
 8000d6a:	2300      	movs	r3, #0
}
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d74:	4770      	bx	lr
	...

08000d78 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b088      	sub	sp, #32
 8000d7c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d7e:	f107 030c 	add.w	r3, r7, #12
 8000d82:	2200      	movs	r2, #0
 8000d84:	601a      	str	r2, [r3, #0]
 8000d86:	605a      	str	r2, [r3, #4]
 8000d88:	609a      	str	r2, [r3, #8]
 8000d8a:	60da      	str	r2, [r3, #12]
 8000d8c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d8e:	4b3e      	ldr	r3, [pc, #248]	; (8000e88 <MX_GPIO_Init+0x110>)
 8000d90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d92:	4a3d      	ldr	r2, [pc, #244]	; (8000e88 <MX_GPIO_Init+0x110>)
 8000d94:	f043 0304 	orr.w	r3, r3, #4
 8000d98:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d9a:	4b3b      	ldr	r3, [pc, #236]	; (8000e88 <MX_GPIO_Init+0x110>)
 8000d9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d9e:	f003 0304 	and.w	r3, r3, #4
 8000da2:	60bb      	str	r3, [r7, #8]
 8000da4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000da6:	4b38      	ldr	r3, [pc, #224]	; (8000e88 <MX_GPIO_Init+0x110>)
 8000da8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000daa:	4a37      	ldr	r2, [pc, #220]	; (8000e88 <MX_GPIO_Init+0x110>)
 8000dac:	f043 0301 	orr.w	r3, r3, #1
 8000db0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000db2:	4b35      	ldr	r3, [pc, #212]	; (8000e88 <MX_GPIO_Init+0x110>)
 8000db4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000db6:	f003 0301 	and.w	r3, r3, #1
 8000dba:	607b      	str	r3, [r7, #4]
 8000dbc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dbe:	4b32      	ldr	r3, [pc, #200]	; (8000e88 <MX_GPIO_Init+0x110>)
 8000dc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dc2:	4a31      	ldr	r2, [pc, #196]	; (8000e88 <MX_GPIO_Init+0x110>)
 8000dc4:	f043 0302 	orr.w	r3, r3, #2
 8000dc8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000dca:	4b2f      	ldr	r3, [pc, #188]	; (8000e88 <MX_GPIO_Init+0x110>)
 8000dcc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dce:	f003 0302 	and.w	r3, r3, #2
 8000dd2:	603b      	str	r3, [r7, #0]
 8000dd4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Green_LED_onboard_Pin|SPIRIT1_SDN_Pin, GPIO_PIN_RESET);
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	f44f 6184 	mov.w	r1, #1056	; 0x420
 8000ddc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000de0:	f003 fd5e 	bl	80048a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPIRIT1_SPI_CSn_GPIO_Port, SPIRIT1_SPI_CSn_Pin, GPIO_PIN_RESET);
 8000de4:	2200      	movs	r2, #0
 8000de6:	2140      	movs	r1, #64	; 0x40
 8000de8:	4828      	ldr	r0, [pc, #160]	; (8000e8c <MX_GPIO_Init+0x114>)
 8000dea:	f003 fd59 	bl	80048a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000dee:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000df2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000df4:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000df8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000dfe:	f107 030c 	add.w	r3, r7, #12
 8000e02:	4619      	mov	r1, r3
 8000e04:	4822      	ldr	r0, [pc, #136]	; (8000e90 <MX_GPIO_Init+0x118>)
 8000e06:	f003 fba1 	bl	800454c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = Green_LED_onboard_Pin|SPIRIT1_SDN_Pin;
 8000e0a:	f44f 6384 	mov.w	r3, #1056	; 0x420
 8000e0e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e10:	2301      	movs	r3, #1
 8000e12:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e14:	2300      	movs	r3, #0
 8000e16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e1c:	f107 030c 	add.w	r3, r7, #12
 8000e20:	4619      	mov	r1, r3
 8000e22:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e26:	f003 fb91 	bl	800454c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPIRIT1_GPIO3_Pin;
 8000e2a:	2380      	movs	r3, #128	; 0x80
 8000e2c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000e2e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000e32:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e34:	2300      	movs	r3, #0
 8000e36:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SPIRIT1_GPIO3_GPIO_Port, &GPIO_InitStruct);
 8000e38:	f107 030c 	add.w	r3, r7, #12
 8000e3c:	4619      	mov	r1, r3
 8000e3e:	4814      	ldr	r0, [pc, #80]	; (8000e90 <MX_GPIO_Init+0x118>)
 8000e40:	f003 fb84 	bl	800454c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPIRIT1_SPI_CSn_Pin;
 8000e44:	2340      	movs	r3, #64	; 0x40
 8000e46:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e48:	2301      	movs	r3, #1
 8000e4a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e50:	2300      	movs	r3, #0
 8000e52:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SPIRIT1_SPI_CSn_GPIO_Port, &GPIO_InitStruct);
 8000e54:	f107 030c 	add.w	r3, r7, #12
 8000e58:	4619      	mov	r1, r3
 8000e5a:	480c      	ldr	r0, [pc, #48]	; (8000e8c <MX_GPIO_Init+0x114>)
 8000e5c:	f003 fb76 	bl	800454c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 6, 0);
 8000e60:	2200      	movs	r2, #0
 8000e62:	2106      	movs	r1, #6
 8000e64:	2017      	movs	r0, #23
 8000e66:	f003 fb39 	bl	80044dc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000e6a:	2017      	movs	r0, #23
 8000e6c:	f003 fb52 	bl	8004514 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 7, 0);
 8000e70:	2200      	movs	r2, #0
 8000e72:	2107      	movs	r1, #7
 8000e74:	2028      	movs	r0, #40	; 0x28
 8000e76:	f003 fb31 	bl	80044dc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000e7a:	2028      	movs	r0, #40	; 0x28
 8000e7c:	f003 fb4a 	bl	8004514 <HAL_NVIC_EnableIRQ>

}
 8000e80:	bf00      	nop
 8000e82:	3720      	adds	r7, #32
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bd80      	pop	{r7, pc}
 8000e88:	40021000 	.word	0x40021000
 8000e8c:	48000400 	.word	0x48000400
 8000e90:	48000800 	.word	0x48000800

08000e94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e94:	b480      	push	{r7}
 8000e96:	b083      	sub	sp, #12
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	6039      	str	r1, [r7, #0]
 8000e9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ea0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	db0a      	blt.n	8000ebe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ea8:	683b      	ldr	r3, [r7, #0]
 8000eaa:	b2da      	uxtb	r2, r3
 8000eac:	490c      	ldr	r1, [pc, #48]	; (8000ee0 <__NVIC_SetPriority+0x4c>)
 8000eae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eb2:	0112      	lsls	r2, r2, #4
 8000eb4:	b2d2      	uxtb	r2, r2
 8000eb6:	440b      	add	r3, r1
 8000eb8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ebc:	e00a      	b.n	8000ed4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ebe:	683b      	ldr	r3, [r7, #0]
 8000ec0:	b2da      	uxtb	r2, r3
 8000ec2:	4908      	ldr	r1, [pc, #32]	; (8000ee4 <__NVIC_SetPriority+0x50>)
 8000ec4:	79fb      	ldrb	r3, [r7, #7]
 8000ec6:	f003 030f 	and.w	r3, r3, #15
 8000eca:	3b04      	subs	r3, #4
 8000ecc:	0112      	lsls	r2, r2, #4
 8000ece:	b2d2      	uxtb	r2, r2
 8000ed0:	440b      	add	r3, r1
 8000ed2:	761a      	strb	r2, [r3, #24]
}
 8000ed4:	bf00      	nop
 8000ed6:	370c      	adds	r7, #12
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ede:	4770      	bx	lr
 8000ee0:	e000e100 	.word	0xe000e100
 8000ee4:	e000ed00 	.word	0xe000ed00

08000ee8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	b089      	sub	sp, #36	; 0x24
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	60f8      	str	r0, [r7, #12]
 8000ef0:	60b9      	str	r1, [r7, #8]
 8000ef2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	f003 0307 	and.w	r3, r3, #7
 8000efa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000efc:	69fb      	ldr	r3, [r7, #28]
 8000efe:	f1c3 0307 	rsb	r3, r3, #7
 8000f02:	2b04      	cmp	r3, #4
 8000f04:	bf28      	it	cs
 8000f06:	2304      	movcs	r3, #4
 8000f08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f0a:	69fb      	ldr	r3, [r7, #28]
 8000f0c:	3304      	adds	r3, #4
 8000f0e:	2b06      	cmp	r3, #6
 8000f10:	d902      	bls.n	8000f18 <NVIC_EncodePriority+0x30>
 8000f12:	69fb      	ldr	r3, [r7, #28]
 8000f14:	3b03      	subs	r3, #3
 8000f16:	e000      	b.n	8000f1a <NVIC_EncodePriority+0x32>
 8000f18:	2300      	movs	r3, #0
 8000f1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f1c:	f04f 32ff 	mov.w	r2, #4294967295
 8000f20:	69bb      	ldr	r3, [r7, #24]
 8000f22:	fa02 f303 	lsl.w	r3, r2, r3
 8000f26:	43da      	mvns	r2, r3
 8000f28:	68bb      	ldr	r3, [r7, #8]
 8000f2a:	401a      	ands	r2, r3
 8000f2c:	697b      	ldr	r3, [r7, #20]
 8000f2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f30:	f04f 31ff 	mov.w	r1, #4294967295
 8000f34:	697b      	ldr	r3, [r7, #20]
 8000f36:	fa01 f303 	lsl.w	r3, r1, r3
 8000f3a:	43d9      	mvns	r1, r3
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f40:	4313      	orrs	r3, r2
         );
}
 8000f42:	4618      	mov	r0, r3
 8000f44:	3724      	adds	r7, #36	; 0x24
 8000f46:	46bd      	mov	sp, r7
 8000f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4c:	4770      	bx	lr

08000f4e <RTOS_ISR_setPriority>:


TaskHandle_t Task_TXHandler, Task_printUsersHandler, Task_RXHandler;
SemaphoreHandle_t FLAG_SPIRIT;

void RTOS_ISR_setPriority(uint32_t IRQn){
 8000f4e:	b580      	push	{r7, lr}
 8000f50:	b084      	sub	sp, #16
 8000f52:	af00      	add	r7, sp, #0
 8000f54:	6078      	str	r0, [r7, #4]
	HAL_NVIC_SetPriorityGrouping(0);
 8000f56:	2000      	movs	r0, #0
 8000f58:	f003 fab5 	bl	80044c6 <HAL_NVIC_SetPriorityGrouping>
	uint32_t lowPriority = NVIC_EncodePriority(0, 10, 0);
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	210a      	movs	r1, #10
 8000f60:	2000      	movs	r0, #0
 8000f62:	f7ff ffc1 	bl	8000ee8 <NVIC_EncodePriority>
 8000f66:	60f8      	str	r0, [r7, #12]
	//DMA1_Channel3_IRQn
	NVIC_SetPriority(IRQn, lowPriority);
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	b25b      	sxtb	r3, r3
 8000f6c:	68f9      	ldr	r1, [r7, #12]
 8000f6e:	4618      	mov	r0, r3
 8000f70:	f7ff ff90 	bl	8000e94 <__NVIC_SetPriority>
}
 8000f74:	bf00      	nop
 8000f76:	3710      	adds	r7, #16
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}

08000f7c <myHAL_UART_printf>:
    } else {
        return NULL;  // Indicating the hex is not found
    }
}

void myHAL_UART_printf(const char* format, ...) {
 8000f7c:	b40f      	push	{r0, r1, r2, r3}
 8000f7e:	b580      	push	{r7, lr}
 8000f80:	b082      	sub	sp, #8
 8000f82:	af00      	add	r7, sp, #0
	va_list args;
	va_start(args, format);
 8000f84:	f107 0314 	add.w	r3, r7, #20
 8000f88:	603b      	str	r3, [r7, #0]

	// Allocate temporary buffer for formatted string
	static char buffer[1024]; // Adjust buffer size as needed
	int formatted_length = vsnprintf(buffer, sizeof(buffer), format, args);
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	693a      	ldr	r2, [r7, #16]
 8000f8e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f92:	480c      	ldr	r0, [pc, #48]	; (8000fc4 <myHAL_UART_printf+0x48>)
 8000f94:	f00a f802 	bl	800af9c <vsniprintf>
 8000f98:	6078      	str	r0, [r7, #4]

	// Check for potential buffer overflow (optional)
	if (formatted_length >= sizeof(buffer)) {
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000fa0:	d300      	bcc.n	8000fa4 <myHAL_UART_printf+0x28>
		// Handle buffer overflow (e.g., print error message)
		while(1);
 8000fa2:	e7fe      	b.n	8000fa2 <myHAL_UART_printf+0x26>
	} else {
		// Print the formatted string
		HAL_UART_Transmit(&huart2, buffer, formatted_length, HAL_MAX_DELAY);
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	b29a      	uxth	r2, r3
 8000fa8:	f04f 33ff 	mov.w	r3, #4294967295
 8000fac:	4905      	ldr	r1, [pc, #20]	; (8000fc4 <myHAL_UART_printf+0x48>)
 8000fae:	4806      	ldr	r0, [pc, #24]	; (8000fc8 <myHAL_UART_printf+0x4c>)
 8000fb0:	f006 fa28 	bl	8007404 <HAL_UART_Transmit>
	}

	va_end(args);
}
 8000fb4:	bf00      	nop
 8000fb6:	3708      	adds	r7, #8
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000fbe:	b004      	add	sp, #16
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop
 8000fc4:	20001fcc 	.word	0x20001fcc
 8000fc8:	20002484 	.word	0x20002484

08000fcc <myHAL_UART_clear>:

void myHAL_UART_clear(){
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b084      	sub	sp, #16
 8000fd0:	af00      	add	r7, sp, #0
	char clear[] = "\x1B[2J\x1B[0m\x1B[H"; // clear
 8000fd2:	4a0a      	ldr	r2, [pc, #40]	; (8000ffc <myHAL_UART_clear+0x30>)
 8000fd4:	1d3b      	adds	r3, r7, #4
 8000fd6:	ca07      	ldmia	r2, {r0, r1, r2}
 8000fd8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	HAL_UART_Transmit(&huart2, clear, strlen(clear), 100);
 8000fdc:	1d3b      	adds	r3, r7, #4
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f7ff f8f6 	bl	80001d0 <strlen>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	b29a      	uxth	r2, r3
 8000fe8:	1d39      	adds	r1, r7, #4
 8000fea:	2364      	movs	r3, #100	; 0x64
 8000fec:	4804      	ldr	r0, [pc, #16]	; (8001000 <myHAL_UART_clear+0x34>)
 8000fee:	f006 fa09 	bl	8007404 <HAL_UART_Transmit>

}
 8000ff2:	bf00      	nop
 8000ff4:	3710      	adds	r7, #16
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	0800ba44 	.word	0x0800ba44
 8001000:	20002484 	.word	0x20002484

08001004 <SpiritGotoReadyState>:

void SpiritGotoReadyState(void) {
 8001004:	b580      	push	{r7, lr}
 8001006:	af00      	add	r7, sp, #0
  static unsigned int i;
  /* Wait for the radio to enter the ready state */
  do {
    /* Go to the ready state */
    if (g_xStatus.MC_STATE == MC_STATE_LOCK) {
 8001008:	4b16      	ldr	r3, [pc, #88]	; (8001064 <SpiritGotoReadyState+0x60>)
 800100a:	781b      	ldrb	r3, [r3, #0]
 800100c:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8001010:	b2db      	uxtb	r3, r3
 8001012:	2b0f      	cmp	r3, #15
 8001014:	d103      	bne.n	800101e <SpiritGotoReadyState+0x1a>
      SpiritCmdStrobeReady();
 8001016:	2062      	movs	r0, #98	; 0x62
 8001018:	f000 ff28 	bl	8001e6c <SpiritCmdStrobeCommand>
 800101c:	e002      	b.n	8001024 <SpiritGotoReadyState+0x20>
    } else {
      SpiritCmdStrobeSabort();
 800101e:	2067      	movs	r0, #103	; 0x67
 8001020:	f000 ff24 	bl	8001e6c <SpiritCmdStrobeCommand>
    }
    /* Delay for state transition */
    for (i = 0; i != 0xFF; i++)
 8001024:	4b10      	ldr	r3, [pc, #64]	; (8001068 <SpiritGotoReadyState+0x64>)
 8001026:	2200      	movs	r2, #0
 8001028:	601a      	str	r2, [r3, #0]
 800102a:	e004      	b.n	8001036 <SpiritGotoReadyState+0x32>
 800102c:	4b0e      	ldr	r3, [pc, #56]	; (8001068 <SpiritGotoReadyState+0x64>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	3301      	adds	r3, #1
 8001032:	4a0d      	ldr	r2, [pc, #52]	; (8001068 <SpiritGotoReadyState+0x64>)
 8001034:	6013      	str	r3, [r2, #0]
 8001036:	4b0c      	ldr	r3, [pc, #48]	; (8001068 <SpiritGotoReadyState+0x64>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	2bff      	cmp	r3, #255	; 0xff
 800103c:	d1f6      	bne.n	800102c <SpiritGotoReadyState+0x28>
      ;
    /* Update the global status register variable */
    SpiritRefreshStatus();
 800103e:	f002 ff89 	bl	8003f54 <SpiritRefreshStatus>
  } while (g_xStatus.MC_STATE != MC_STATE_READY);
 8001042:	4b08      	ldr	r3, [pc, #32]	; (8001064 <SpiritGotoReadyState+0x60>)
 8001044:	781b      	ldrb	r3, [r3, #0]
 8001046:	f3c3 0346 	ubfx	r3, r3, #1, #7
 800104a:	b2db      	uxtb	r3, r3
 800104c:	2b03      	cmp	r3, #3
 800104e:	d1db      	bne.n	8001008 <SpiritGotoReadyState+0x4>

  xSemaphoreGive(FLAG_SPIRIT);
 8001050:	4b06      	ldr	r3, [pc, #24]	; (800106c <SpiritGotoReadyState+0x68>)
 8001052:	6818      	ldr	r0, [r3, #0]
 8001054:	2300      	movs	r3, #0
 8001056:	2200      	movs	r2, #0
 8001058:	2100      	movs	r1, #0
 800105a:	f007 f961 	bl	8008320 <xQueueGenericSend>
}
 800105e:	bf00      	nop
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	20002514 	.word	0x20002514
 8001068:	200023cc 	.word	0x200023cc
 800106c:	200003c4 	.word	0x200003c4

08001070 <HAL_GPIO_EXTI_Callback>:




void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b084      	sub	sp, #16
 8001074:	af00      	add	r7, sp, #0
 8001076:	4603      	mov	r3, r0
 8001078:	80fb      	strh	r3, [r7, #6]
  SpiritIrqs xIrqStatus;
  BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800107a:	2300      	movs	r3, #0
 800107c:	60bb      	str	r3, [r7, #8]

  if (GPIO_Pin != SPIRIT1_GPIO3_Pin){return;}
 800107e:	88fb      	ldrh	r3, [r7, #6]
 8001080:	2b80      	cmp	r3, #128	; 0x80
 8001082:	d144      	bne.n	800110e <HAL_GPIO_EXTI_Callback+0x9e>

  SpiritIrqGetStatus(&xIrqStatus);
 8001084:	f107 030c 	add.w	r3, r7, #12
 8001088:	4618      	mov	r0, r3
 800108a:	f000 ffbd 	bl	8002008 <SpiritIrqGetStatus>


  if (xIrqStatus.IRQ_TX_DATA_SENT)
 800108e:	7b3b      	ldrb	r3, [r7, #12]
 8001090:	f003 0304 	and.w	r3, r3, #4
 8001094:	b2db      	uxtb	r3, r3
 8001096:	2b00      	cmp	r3, #0
 8001098:	d009      	beq.n	80010ae <HAL_GPIO_EXTI_Callback+0x3e>
  {
	  confirm_TX();
 800109a:	f000 f845 	bl	8001128 <confirm_TX>
	  xSemaphoreGiveFromISR(FLAG_SPIRIT, &xHigherPriorityTaskWoken);
 800109e:	4b1e      	ldr	r3, [pc, #120]	; (8001118 <HAL_GPIO_EXTI_Callback+0xa8>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	f107 0208 	add.w	r2, r7, #8
 80010a6:	4611      	mov	r1, r2
 80010a8:	4618      	mov	r0, r3
 80010aa:	f007 fad2 	bl	8008652 <xQueueGiveFromISR>
  }

  if (xIrqStatus.IRQ_RX_DATA_READY)
 80010ae:	7b3b      	ldrb	r3, [r7, #12]
 80010b0:	f003 0301 	and.w	r3, r3, #1
 80010b4:	b2db      	uxtb	r3, r3
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d009      	beq.n	80010ce <HAL_GPIO_EXTI_Callback+0x5e>
  {
	  get_RX();
 80010ba:	f000 f935 	bl	8001328 <get_RX>
	  xSemaphoreGiveFromISR(FLAG_SPIRIT, &xHigherPriorityTaskWoken);
 80010be:	4b16      	ldr	r3, [pc, #88]	; (8001118 <HAL_GPIO_EXTI_Callback+0xa8>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	f107 0208 	add.w	r2, r7, #8
 80010c6:	4611      	mov	r1, r2
 80010c8:	4618      	mov	r0, r3
 80010ca:	f007 fac2 	bl	8008652 <xQueueGiveFromISR>
  }

  if (xIrqStatus.IRQ_RX_DATA_DISC)
 80010ce:	7b3b      	ldrb	r3, [r7, #12]
 80010d0:	f003 0302 	and.w	r3, r3, #2
 80010d4:	b2db      	uxtb	r3, r3
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d002      	beq.n	80010e0 <HAL_GPIO_EXTI_Callback+0x70>
  {
	myHAL_UART_printf("  | || || |_\r\n");
 80010da:	4810      	ldr	r0, [pc, #64]	; (800111c <HAL_GPIO_EXTI_Callback+0xac>)
 80010dc:	f7ff ff4e 	bl	8000f7c <myHAL_UART_printf>
  }

  if (xIrqStatus.IRQ_RX_TIMEOUT){
 80010e0:	7bfb      	ldrb	r3, [r7, #15]
 80010e2:	f003 0320 	and.w	r3, r3, #32
 80010e6:	b2db      	uxtb	r3, r3
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d002      	beq.n	80010f2 <HAL_GPIO_EXTI_Callback+0x82>
	myHAL_UART_printf("timeout\r\n");
 80010ec:	480c      	ldr	r0, [pc, #48]	; (8001120 <HAL_GPIO_EXTI_Callback+0xb0>)
 80010ee:	f7ff ff45 	bl	8000f7c <myHAL_UART_printf>
  }

  SpiritIrqClearStatus();
 80010f2:	f000 ffbb 	bl	800206c <SpiritIrqClearStatus>
  portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80010f6:	68bb      	ldr	r3, [r7, #8]
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d009      	beq.n	8001110 <HAL_GPIO_EXTI_Callback+0xa0>
 80010fc:	4b09      	ldr	r3, [pc, #36]	; (8001124 <HAL_GPIO_EXTI_Callback+0xb4>)
 80010fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001102:	601a      	str	r2, [r3, #0]
 8001104:	f3bf 8f4f 	dsb	sy
 8001108:	f3bf 8f6f 	isb	sy
 800110c:	e000      	b.n	8001110 <HAL_GPIO_EXTI_Callback+0xa0>
  if (GPIO_Pin != SPIRIT1_GPIO3_Pin){return;}
 800110e:	bf00      	nop
}
 8001110:	3710      	adds	r7, #16
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	200003c4 	.word	0x200003c4
 800111c:	0800ba50 	.word	0x0800ba50
 8001120:	0800ba60 	.word	0x0800ba60
 8001124:	e000ed04 	.word	0xe000ed04

08001128 <confirm_TX>:


//TX//////////////
char TXpayload[] = "3kwikskoped";

void confirm_TX(){
 8001128:	b580      	push	{r7, lr}
 800112a:	af00      	add	r7, sp, #0
    myHAL_UART_printf("payload sent: %s\r\n", TXpayload);
 800112c:	4902      	ldr	r1, [pc, #8]	; (8001138 <confirm_TX+0x10>)
 800112e:	4803      	ldr	r0, [pc, #12]	; (800113c <confirm_TX+0x14>)
 8001130:	f7ff ff24 	bl	8000f7c <myHAL_UART_printf>
}
 8001134:	bf00      	nop
 8001136:	bd80      	pop	{r7, pc}
 8001138:	20000328 	.word	0x20000328
 800113c:	0800ba6c 	.word	0x0800ba6c

08001140 <Task_TX>:


void Task_TX(void *argument){
 8001140:	b580      	push	{r7, lr}
 8001142:	b082      	sub	sp, #8
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
	  while (1)
	  {

		  SpiritGotoReadyState();
 8001148:	f7ff ff5c 	bl	8001004 <SpiritGotoReadyState>

		  if(xSemaphoreTake(FLAG_SPIRIT, 10) == 1){
 800114c:	4b0c      	ldr	r3, [pc, #48]	; (8001180 <Task_TX+0x40>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	210a      	movs	r1, #10
 8001152:	4618      	mov	r0, r3
 8001154:	f007 fbea 	bl	800892c <xQueueSemaphoreTake>
 8001158:	4603      	mov	r3, r0
 800115a:	2b01      	cmp	r3, #1
 800115c:	d10b      	bne.n	8001176 <Task_TX+0x36>
			TXpayload[0] = PACKET_HEARTBEAT; //set heartbeat type
 800115e:	4b09      	ldr	r3, [pc, #36]	; (8001184 <Task_TX+0x44>)
 8001160:	2203      	movs	r2, #3
 8001162:	701a      	strb	r2, [r3, #0]
			SPSGRF_StartTx(TXpayload, strlen(TXpayload));
 8001164:	4807      	ldr	r0, [pc, #28]	; (8001184 <Task_TX+0x44>)
 8001166:	f7ff f833 	bl	80001d0 <strlen>
 800116a:	4603      	mov	r3, r0
 800116c:	b2db      	uxtb	r3, r3
 800116e:	4619      	mov	r1, r3
 8001170:	4804      	ldr	r0, [pc, #16]	; (8001184 <Task_TX+0x44>)
 8001172:	f000 fb95 	bl	80018a0 <SPSGRF_StartTx>
		  }

		  vTaskDelay(20000);
 8001176:	f644 6020 	movw	r0, #20000	; 0x4e20
 800117a:	f008 f825 	bl	80091c8 <vTaskDelay>
		  SpiritGotoReadyState();
 800117e:	e7e3      	b.n	8001148 <Task_TX+0x8>
 8001180:	200003c4 	.word	0x200003c4
 8001184:	20000328 	.word	0x20000328

08001188 <printUsersOnline>:
}


//USERS//////////////

void printUsersOnline(){
 8001188:	b5b0      	push	{r4, r5, r7, lr}
 800118a:	b084      	sub	sp, #16
 800118c:	af02      	add	r7, sp, #8
	TickType_t currentTime = xTaskGetTickCount();
 800118e:	f008 f96d 	bl	800946c <xTaskGetTickCount>
 8001192:	6038      	str	r0, [r7, #0]
	myHAL_UART_printf("--- Users Online @t=%d:\r\n", (currentTime-startTime)/1000);
 8001194:	4b2c      	ldr	r3, [pc, #176]	; (8001248 <printUsersOnline+0xc0>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	683a      	ldr	r2, [r7, #0]
 800119a:	1ad3      	subs	r3, r2, r3
 800119c:	4a2b      	ldr	r2, [pc, #172]	; (800124c <printUsersOnline+0xc4>)
 800119e:	fba2 2303 	umull	r2, r3, r2, r3
 80011a2:	099b      	lsrs	r3, r3, #6
 80011a4:	4619      	mov	r1, r3
 80011a6:	482a      	ldr	r0, [pc, #168]	; (8001250 <printUsersOnline+0xc8>)
 80011a8:	f7ff fee8 	bl	8000f7c <myHAL_UART_printf>
	for (int i = 0; i < 256; i++){
 80011ac:	2300      	movs	r3, #0
 80011ae:	607b      	str	r3, [r7, #4]
 80011b0:	e041      	b.n	8001236 <printUsersOnline+0xae>
		if (usersOnline[i].address != 0){
 80011b2:	4928      	ldr	r1, [pc, #160]	; (8001254 <printUsersOnline+0xcc>)
 80011b4:	687a      	ldr	r2, [r7, #4]
 80011b6:	4613      	mov	r3, r2
 80011b8:	00db      	lsls	r3, r3, #3
 80011ba:	1a9b      	subs	r3, r3, r2
 80011bc:	009b      	lsls	r3, r3, #2
 80011be:	440b      	add	r3, r1
 80011c0:	3314      	adds	r3, #20
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d033      	beq.n	8001230 <printUsersOnline+0xa8>
			myHAL_UART_printf("- 0x%x(%d)(%s) seen %d s ago\r\n", usersOnline[i].address, usersOnline[i].address, names[usersOnline[i].address], (currentTime - usersOnline[i].timeLastSeen)/1000);
 80011c8:	4922      	ldr	r1, [pc, #136]	; (8001254 <printUsersOnline+0xcc>)
 80011ca:	687a      	ldr	r2, [r7, #4]
 80011cc:	4613      	mov	r3, r2
 80011ce:	00db      	lsls	r3, r3, #3
 80011d0:	1a9b      	subs	r3, r3, r2
 80011d2:	009b      	lsls	r3, r3, #2
 80011d4:	440b      	add	r3, r1
 80011d6:	3314      	adds	r3, #20
 80011d8:	6819      	ldr	r1, [r3, #0]
 80011da:	481e      	ldr	r0, [pc, #120]	; (8001254 <printUsersOnline+0xcc>)
 80011dc:	687a      	ldr	r2, [r7, #4]
 80011de:	4613      	mov	r3, r2
 80011e0:	00db      	lsls	r3, r3, #3
 80011e2:	1a9b      	subs	r3, r3, r2
 80011e4:	009b      	lsls	r3, r3, #2
 80011e6:	4403      	add	r3, r0
 80011e8:	3314      	adds	r3, #20
 80011ea:	6818      	ldr	r0, [r3, #0]
 80011ec:	4c19      	ldr	r4, [pc, #100]	; (8001254 <printUsersOnline+0xcc>)
 80011ee:	687a      	ldr	r2, [r7, #4]
 80011f0:	4613      	mov	r3, r2
 80011f2:	00db      	lsls	r3, r3, #3
 80011f4:	1a9b      	subs	r3, r3, r2
 80011f6:	009b      	lsls	r3, r3, #2
 80011f8:	4423      	add	r3, r4
 80011fa:	3314      	adds	r3, #20
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	4a16      	ldr	r2, [pc, #88]	; (8001258 <printUsersOnline+0xd0>)
 8001200:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8001204:	4d13      	ldr	r5, [pc, #76]	; (8001254 <printUsersOnline+0xcc>)
 8001206:	687a      	ldr	r2, [r7, #4]
 8001208:	4613      	mov	r3, r2
 800120a:	00db      	lsls	r3, r3, #3
 800120c:	1a9b      	subs	r3, r3, r2
 800120e:	009b      	lsls	r3, r3, #2
 8001210:	442b      	add	r3, r5
 8001212:	3318      	adds	r3, #24
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	461a      	mov	r2, r3
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	1a9b      	subs	r3, r3, r2
 800121c:	4a0b      	ldr	r2, [pc, #44]	; (800124c <printUsersOnline+0xc4>)
 800121e:	fba2 2303 	umull	r2, r3, r2, r3
 8001222:	099b      	lsrs	r3, r3, #6
 8001224:	9300      	str	r3, [sp, #0]
 8001226:	4623      	mov	r3, r4
 8001228:	4602      	mov	r2, r0
 800122a:	480c      	ldr	r0, [pc, #48]	; (800125c <printUsersOnline+0xd4>)
 800122c:	f7ff fea6 	bl	8000f7c <myHAL_UART_printf>
	for (int i = 0; i < 256; i++){
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	3301      	adds	r3, #1
 8001234:	607b      	str	r3, [r7, #4]
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	2bff      	cmp	r3, #255	; 0xff
 800123a:	ddba      	ble.n	80011b2 <printUsersOnline+0x2a>
		}
	}
}
 800123c:	bf00      	nop
 800123e:	bf00      	nop
 8001240:	3708      	adds	r7, #8
 8001242:	46bd      	mov	sp, r7
 8001244:	bdb0      	pop	{r4, r5, r7, pc}
 8001246:	bf00      	nop
 8001248:	200003c8 	.word	0x200003c8
 800124c:	10624dd3 	.word	0x10624dd3
 8001250:	0800ba80 	.word	0x0800ba80
 8001254:	200003cc 	.word	0x200003cc
 8001258:	20000000 	.word	0x20000000
 800125c:	0800ba9c 	.word	0x0800ba9c

08001260 <reapUsers>:

#define USER_DEAD_TIME 110

void reapUsers(){
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0
	TickType_t currentTime = xTaskGetTickCount();
 8001266:	f008 f901 	bl	800946c <xTaskGetTickCount>
 800126a:	6038      	str	r0, [r7, #0]
	for (int i = 0; i < 256; i++){
 800126c:	2300      	movs	r3, #0
 800126e:	607b      	str	r3, [r7, #4]
 8001270:	e03d      	b.n	80012ee <reapUsers+0x8e>
		if ((usersOnline[i].address != 0)){
 8001272:	4923      	ldr	r1, [pc, #140]	; (8001300 <reapUsers+0xa0>)
 8001274:	687a      	ldr	r2, [r7, #4]
 8001276:	4613      	mov	r3, r2
 8001278:	00db      	lsls	r3, r3, #3
 800127a:	1a9b      	subs	r3, r3, r2
 800127c:	009b      	lsls	r3, r3, #2
 800127e:	440b      	add	r3, r1
 8001280:	3314      	adds	r3, #20
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	2b00      	cmp	r3, #0
 8001286:	d02f      	beq.n	80012e8 <reapUsers+0x88>
			if((currentTime-usersOnline[i].timeLastSeen)/1000 > USER_DEAD_TIME){
 8001288:	491d      	ldr	r1, [pc, #116]	; (8001300 <reapUsers+0xa0>)
 800128a:	687a      	ldr	r2, [r7, #4]
 800128c:	4613      	mov	r3, r2
 800128e:	00db      	lsls	r3, r3, #3
 8001290:	1a9b      	subs	r3, r3, r2
 8001292:	009b      	lsls	r3, r3, #2
 8001294:	440b      	add	r3, r1
 8001296:	3318      	adds	r3, #24
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	461a      	mov	r2, r3
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	1a9b      	subs	r3, r3, r2
 80012a0:	4a18      	ldr	r2, [pc, #96]	; (8001304 <reapUsers+0xa4>)
 80012a2:	4293      	cmp	r3, r2
 80012a4:	d920      	bls.n	80012e8 <reapUsers+0x88>
				myHAL_UART_printf("reaping user 0x%x\r\n", usersOnline[i].address);
 80012a6:	4916      	ldr	r1, [pc, #88]	; (8001300 <reapUsers+0xa0>)
 80012a8:	687a      	ldr	r2, [r7, #4]
 80012aa:	4613      	mov	r3, r2
 80012ac:	00db      	lsls	r3, r3, #3
 80012ae:	1a9b      	subs	r3, r3, r2
 80012b0:	009b      	lsls	r3, r3, #2
 80012b2:	440b      	add	r3, r1
 80012b4:	3314      	adds	r3, #20
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4619      	mov	r1, r3
 80012ba:	4813      	ldr	r0, [pc, #76]	; (8001308 <reapUsers+0xa8>)
 80012bc:	f7ff fe5e 	bl	8000f7c <myHAL_UART_printf>
				usersOnline[i].address = 0;
 80012c0:	490f      	ldr	r1, [pc, #60]	; (8001300 <reapUsers+0xa0>)
 80012c2:	687a      	ldr	r2, [r7, #4]
 80012c4:	4613      	mov	r3, r2
 80012c6:	00db      	lsls	r3, r3, #3
 80012c8:	1a9b      	subs	r3, r3, r2
 80012ca:	009b      	lsls	r3, r3, #2
 80012cc:	440b      	add	r3, r1
 80012ce:	3314      	adds	r3, #20
 80012d0:	2200      	movs	r2, #0
 80012d2:	601a      	str	r2, [r3, #0]
				usersOnline[i].timeLastSeen = 0;
 80012d4:	490a      	ldr	r1, [pc, #40]	; (8001300 <reapUsers+0xa0>)
 80012d6:	687a      	ldr	r2, [r7, #4]
 80012d8:	4613      	mov	r3, r2
 80012da:	00db      	lsls	r3, r3, #3
 80012dc:	1a9b      	subs	r3, r3, r2
 80012de:	009b      	lsls	r3, r3, #2
 80012e0:	440b      	add	r3, r1
 80012e2:	3318      	adds	r3, #24
 80012e4:	2200      	movs	r2, #0
 80012e6:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < 256; i++){
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	3301      	adds	r3, #1
 80012ec:	607b      	str	r3, [r7, #4]
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	2bff      	cmp	r3, #255	; 0xff
 80012f2:	ddbe      	ble.n	8001272 <reapUsers+0x12>
//				usersOnline[i].username = 0;
			}
		}
	}
}
 80012f4:	bf00      	nop
 80012f6:	bf00      	nop
 80012f8:	3708      	adds	r7, #8
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	200003cc 	.word	0x200003cc
 8001304:	0001b197 	.word	0x0001b197
 8001308:	0800babc 	.word	0x0800babc

0800130c <Task_printUsers>:

void Task_printUsers(void *argument){
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
	while (1){
	  reapUsers();
 8001314:	f7ff ffa4 	bl	8001260 <reapUsers>
	  printUsersOnline();
 8001318:	f7ff ff36 	bl	8001188 <printUsersOnline>
	  vTaskDelay(3500);
 800131c:	f640 50ac 	movw	r0, #3500	; 0xdac
 8001320:	f007 ff52 	bl	80091c8 <vTaskDelay>
	  reapUsers();
 8001324:	e7f6      	b.n	8001314 <Task_printUsers+0x8>
	...

08001328 <get_RX>:
	}
}

//RX//////////////
void get_RX(){
 8001328:	b590      	push	{r4, r7, lr}
 800132a:	b09f      	sub	sp, #124	; 0x7c
 800132c:	af02      	add	r7, sp, #8
	uint8_t sadd = SpiritPktStackGetReceivedSourceAddress();
 800132e:	f001 f98f 	bl	8002650 <SpiritPktCommonGetReceivedSourceAddress>
 8001332:	4603      	mov	r3, r0
 8001334:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	uint8_t RXpayload[100];
	RXpayload[0] = 0;
 8001338:	2300      	movs	r3, #0
 800133a:	713b      	strb	r3, [r7, #4]
	RXpayload[1] = 0;
 800133c:	2300      	movs	r3, #0
 800133e:	717b      	strb	r3, [r7, #5]
	RXpayload[2] = 0;
 8001340:	2300      	movs	r3, #0
 8001342:	71bb      	strb	r3, [r7, #6]
	RXpayload[3] = 0;
 8001344:	2300      	movs	r3, #0
 8001346:	71fb      	strb	r3, [r7, #7]
	RXpayload[4] = 0;
 8001348:	2300      	movs	r3, #0
 800134a:	723b      	strb	r3, [r7, #8]
	RXpayload[5] = 0;
 800134c:	2300      	movs	r3, #0
 800134e:	727b      	strb	r3, [r7, #9]

	usersOnline[sadd].timeLastSeen = xTaskGetTickCount();
 8001350:	f008 f88c 	bl	800946c <xTaskGetTickCount>
 8001354:	4603      	mov	r3, r0
 8001356:	f897 206f 	ldrb.w	r2, [r7, #111]	; 0x6f
 800135a:	4618      	mov	r0, r3
 800135c:	4921      	ldr	r1, [pc, #132]	; (80013e4 <get_RX+0xbc>)
 800135e:	4613      	mov	r3, r2
 8001360:	00db      	lsls	r3, r3, #3
 8001362:	1a9b      	subs	r3, r3, r2
 8001364:	009b      	lsls	r3, r3, #2
 8001366:	440b      	add	r3, r1
 8001368:	3318      	adds	r3, #24
 800136a:	6018      	str	r0, [r3, #0]
	usersOnline[sadd].address = sadd;
 800136c:	f897 206f 	ldrb.w	r2, [r7, #111]	; 0x6f
 8001370:	f897 106f 	ldrb.w	r1, [r7, #111]	; 0x6f
 8001374:	481b      	ldr	r0, [pc, #108]	; (80013e4 <get_RX+0xbc>)
 8001376:	4613      	mov	r3, r2
 8001378:	00db      	lsls	r3, r3, #3
 800137a:	1a9b      	subs	r3, r3, r2
 800137c:	009b      	lsls	r3, r3, #2
 800137e:	4403      	add	r3, r0
 8001380:	3314      	adds	r3, #20
 8001382:	6019      	str	r1, [r3, #0]

	int rxLen = SPSGRF_GetRxData(&RXpayload);
 8001384:	1d3b      	adds	r3, r7, #4
 8001386:	4618      	mov	r0, r3
 8001388:	f000 fab4 	bl	80018f4 <SPSGRF_GetRxData>
 800138c:	4603      	mov	r3, r0
 800138e:	66bb      	str	r3, [r7, #104]	; 0x68
	RXpayload[rxLen+1] = '\0';
 8001390:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001392:	3301      	adds	r3, #1
 8001394:	3370      	adds	r3, #112	; 0x70
 8001396:	443b      	add	r3, r7
 8001398:	2200      	movs	r2, #0
 800139a:	f803 2c6c 	strb.w	r2, [r3, #-108]

	HAL_UART_Transmit(&huart2, "Received: ", 10, HAL_MAX_DELAY);
 800139e:	f04f 33ff 	mov.w	r3, #4294967295
 80013a2:	220a      	movs	r2, #10
 80013a4:	4910      	ldr	r1, [pc, #64]	; (80013e8 <get_RX+0xc0>)
 80013a6:	4811      	ldr	r0, [pc, #68]	; (80013ec <get_RX+0xc4>)
 80013a8:	f006 f82c 	bl	8007404 <HAL_UART_Transmit>

	myHAL_UART_printf("%02X:%02X:%02X:%02X from 0x%x", RXpayload[0], RXpayload[1], RXpayload[2], RXpayload[3], sadd);
 80013ac:	793b      	ldrb	r3, [r7, #4]
 80013ae:	4619      	mov	r1, r3
 80013b0:	797b      	ldrb	r3, [r7, #5]
 80013b2:	4618      	mov	r0, r3
 80013b4:	79bb      	ldrb	r3, [r7, #6]
 80013b6:	461c      	mov	r4, r3
 80013b8:	79fb      	ldrb	r3, [r7, #7]
 80013ba:	461a      	mov	r2, r3
 80013bc:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80013c0:	9301      	str	r3, [sp, #4]
 80013c2:	9200      	str	r2, [sp, #0]
 80013c4:	4623      	mov	r3, r4
 80013c6:	4602      	mov	r2, r0
 80013c8:	4809      	ldr	r0, [pc, #36]	; (80013f0 <get_RX+0xc8>)
 80013ca:	f7ff fdd7 	bl	8000f7c <myHAL_UART_printf>

	HAL_UART_Transmit(&huart2, "\r\n", 2, HAL_MAX_DELAY);
 80013ce:	f04f 33ff 	mov.w	r3, #4294967295
 80013d2:	2202      	movs	r2, #2
 80013d4:	4907      	ldr	r1, [pc, #28]	; (80013f4 <get_RX+0xcc>)
 80013d6:	4805      	ldr	r0, [pc, #20]	; (80013ec <get_RX+0xc4>)
 80013d8:	f006 f814 	bl	8007404 <HAL_UART_Transmit>

}
 80013dc:	bf00      	nop
 80013de:	3774      	adds	r7, #116	; 0x74
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd90      	pop	{r4, r7, pc}
 80013e4:	200003cc 	.word	0x200003cc
 80013e8:	0800bad0 	.word	0x0800bad0
 80013ec:	20002484 	.word	0x20002484
 80013f0:	0800badc 	.word	0x0800badc
 80013f4:	0800bafc 	.word	0x0800bafc

080013f8 <Task_RX>:
	//byte 0 - heart beat
	//byte 1-21 - another
	//byte 22-272 - another one
}

void Task_RX(void *argument){
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b082      	sub	sp, #8
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
	while(1){
		if(xSemaphoreTake(FLAG_SPIRIT, 10) == 1){
 8001400:	4b05      	ldr	r3, [pc, #20]	; (8001418 <Task_RX+0x20>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	210a      	movs	r1, #10
 8001406:	4618      	mov	r0, r3
 8001408:	f007 fa90 	bl	800892c <xQueueSemaphoreTake>
 800140c:	4603      	mov	r3, r0
 800140e:	2b01      	cmp	r3, #1
 8001410:	d1f6      	bne.n	8001400 <Task_RX+0x8>
		  SPSGRF_StartRx();
 8001412:	f000 fa66 	bl	80018e2 <SPSGRF_StartRx>
		if(xSemaphoreTake(FLAG_SPIRIT, 10) == 1){
 8001416:	e7f3      	b.n	8001400 <Task_RX+0x8>
 8001418:	200003c4 	.word	0x200003c4

0800141c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b084      	sub	sp, #16
 8001420:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001422:	f002 ff47 	bl	80042b4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001426:	f000 f879 	bl	800151c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */



  RTOS_ISR_setPriority(EXTI9_5_IRQn);
 800142a:	2017      	movs	r0, #23
 800142c:	f7ff fd8f 	bl	8000f4e <RTOS_ISR_setPriority>


  /* Create the tasks */
  BaseType_t retVal = xTaskCreate(Task_TX, "Task_TX", configMINIMAL_STACK_SIZE,
 8001430:	4b2e      	ldr	r3, [pc, #184]	; (80014ec <main+0xd0>)
 8001432:	9301      	str	r3, [sp, #4]
 8001434:	2304      	movs	r3, #4
 8001436:	9300      	str	r3, [sp, #0]
 8001438:	2300      	movs	r3, #0
 800143a:	2280      	movs	r2, #128	; 0x80
 800143c:	492c      	ldr	r1, [pc, #176]	; (80014f0 <main+0xd4>)
 800143e:	482d      	ldr	r0, [pc, #180]	; (80014f4 <main+0xd8>)
 8001440:	f007 fd63 	bl	8008f0a <xTaskCreate>
 8001444:	6078      	str	r0, [r7, #4]
  		NULL, tskIDLE_PRIORITY + 4, &Task_TXHandler);
  if (retVal != 1) { while(1);}	// check if task creation failed
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	2b01      	cmp	r3, #1
 800144a:	d000      	beq.n	800144e <main+0x32>
 800144c:	e7fe      	b.n	800144c <main+0x30>

  retVal = xTaskCreate(Task_printUsers, "Task_printUsers", configMINIMAL_STACK_SIZE,
 800144e:	4b2a      	ldr	r3, [pc, #168]	; (80014f8 <main+0xdc>)
 8001450:	9301      	str	r3, [sp, #4]
 8001452:	2302      	movs	r3, #2
 8001454:	9300      	str	r3, [sp, #0]
 8001456:	2300      	movs	r3, #0
 8001458:	2280      	movs	r2, #128	; 0x80
 800145a:	4928      	ldr	r1, [pc, #160]	; (80014fc <main+0xe0>)
 800145c:	4828      	ldr	r0, [pc, #160]	; (8001500 <main+0xe4>)
 800145e:	f007 fd54 	bl	8008f0a <xTaskCreate>
 8001462:	6078      	str	r0, [r7, #4]
  		NULL, tskIDLE_PRIORITY + 2, &Task_printUsersHandler);
  if (retVal != 1) { while(1);}	// check if task creation failed
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	2b01      	cmp	r3, #1
 8001468:	d000      	beq.n	800146c <main+0x50>
 800146a:	e7fe      	b.n	800146a <main+0x4e>

  retVal = xTaskCreate(Task_RX, "Task_RX", configMINIMAL_STACK_SIZE,
 800146c:	4b25      	ldr	r3, [pc, #148]	; (8001504 <main+0xe8>)
 800146e:	9301      	str	r3, [sp, #4]
 8001470:	2303      	movs	r3, #3
 8001472:	9300      	str	r3, [sp, #0]
 8001474:	2300      	movs	r3, #0
 8001476:	2280      	movs	r2, #128	; 0x80
 8001478:	4923      	ldr	r1, [pc, #140]	; (8001508 <main+0xec>)
 800147a:	4824      	ldr	r0, [pc, #144]	; (800150c <main+0xf0>)
 800147c:	f007 fd45 	bl	8008f0a <xTaskCreate>
 8001480:	6078      	str	r0, [r7, #4]
  		NULL, tskIDLE_PRIORITY + 3, &Task_RXHandler);
  if (retVal != 1) { while(1);}	// check if task creation failed
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	2b01      	cmp	r3, #1
 8001486:	d000      	beq.n	800148a <main+0x6e>
 8001488:	e7fe      	b.n	8001488 <main+0x6c>


  // Create Semaphores for task2 and task3
  FLAG_SPIRIT = xSemaphoreCreateBinary();
 800148a:	2203      	movs	r2, #3
 800148c:	2100      	movs	r1, #0
 800148e:	2001      	movs	r0, #1
 8001490:	f006 fee8 	bl	8008264 <xQueueGenericCreate>
 8001494:	4603      	mov	r3, r0
 8001496:	4a1e      	ldr	r2, [pc, #120]	; (8001510 <main+0xf4>)
 8001498:	6013      	str	r3, [r2, #0]
  if (FLAG_SPIRIT == NULL) { while(1); }
 800149a:	4b1d      	ldr	r3, [pc, #116]	; (8001510 <main+0xf4>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d100      	bne.n	80014a4 <main+0x88>
 80014a2:	e7fe      	b.n	80014a2 <main+0x86>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014a4:	f7ff fc68 	bl	8000d78 <MX_GPIO_Init>
  MX_SPI1_Init();
 80014a8:	f000 f8a2 	bl	80015f0 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 80014ac:	f000 fb42 	bl	8001b34 <MX_USART2_UART_Init>


  /* USER CODE BEGIN 2 */
  startTime = xTaskGetTickCount();
 80014b0:	f007 ffdc 	bl	800946c <xTaskGetTickCount>
 80014b4:	4603      	mov	r3, r0
 80014b6:	4a17      	ldr	r2, [pc, #92]	; (8001514 <main+0xf8>)
 80014b8:	6013      	str	r3, [r2, #0]

  myHAL_UART_clear();
 80014ba:	f7ff fd87 	bl	8000fcc <myHAL_UART_clear>
  myHAL_UART_printf("let's goooo");
 80014be:	4816      	ldr	r0, [pc, #88]	; (8001518 <main+0xfc>)
 80014c0:	f7ff fd5c 	bl	8000f7c <myHAL_UART_printf>

  SPSGRF_Init();
 80014c4:	f000 f932 	bl	800172c <SPSGRF_Init>

  SpiritPktStackSetDestinationAddress(0xFF);
 80014c8:	20ff      	movs	r0, #255	; 0xff
 80014ca:	f001 f8a7 	bl	800261c <SpiritPktCommonSetDestinationAddress>

  xSemaphoreGive(FLAG_SPIRIT);
 80014ce:	4b10      	ldr	r3, [pc, #64]	; (8001510 <main+0xf4>)
 80014d0:	6818      	ldr	r0, [r3, #0]
 80014d2:	2300      	movs	r3, #0
 80014d4:	2200      	movs	r2, #0
 80014d6:	2100      	movs	r1, #0
 80014d8:	f006 ff22 	bl	8008320 <xQueueGenericSend>

  vTaskStartScheduler();
 80014dc:	f007 fea8 	bl	8009230 <vTaskStartScheduler>
 80014e0:	2300      	movs	r3, #0

  /* USER CODE END 2 */
}
 80014e2:	4618      	mov	r0, r3
 80014e4:	3708      	adds	r7, #8
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	200003b8 	.word	0x200003b8
 80014f0:	0800bb00 	.word	0x0800bb00
 80014f4:	08001141 	.word	0x08001141
 80014f8:	200003bc 	.word	0x200003bc
 80014fc:	0800bb08 	.word	0x0800bb08
 8001500:	0800130d 	.word	0x0800130d
 8001504:	200003c0 	.word	0x200003c0
 8001508:	0800bb18 	.word	0x0800bb18
 800150c:	080013f9 	.word	0x080013f9
 8001510:	200003c4 	.word	0x200003c4
 8001514:	200003c8 	.word	0x200003c8
 8001518:	0800bb20 	.word	0x0800bb20

0800151c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b096      	sub	sp, #88	; 0x58
 8001520:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001522:	f107 0314 	add.w	r3, r7, #20
 8001526:	2244      	movs	r2, #68	; 0x44
 8001528:	2100      	movs	r1, #0
 800152a:	4618      	mov	r0, r3
 800152c:	f009 fd44 	bl	800afb8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001530:	463b      	mov	r3, r7
 8001532:	2200      	movs	r2, #0
 8001534:	601a      	str	r2, [r3, #0]
 8001536:	605a      	str	r2, [r3, #4]
 8001538:	609a      	str	r2, [r3, #8]
 800153a:	60da      	str	r2, [r3, #12]
 800153c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800153e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001542:	f003 f9eb 	bl	800491c <HAL_PWREx_ControlVoltageScaling>
 8001546:	4603      	mov	r3, r0
 8001548:	2b00      	cmp	r3, #0
 800154a:	d001      	beq.n	8001550 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800154c:	f000 f84a 	bl	80015e4 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001550:	2310      	movs	r3, #16
 8001552:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001554:	2301      	movs	r3, #1
 8001556:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001558:	2300      	movs	r3, #0
 800155a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800155c:	2360      	movs	r3, #96	; 0x60
 800155e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001560:	2302      	movs	r3, #2
 8001562:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001564:	2301      	movs	r3, #1
 8001566:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001568:	2301      	movs	r3, #1
 800156a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 800156c:	2328      	movs	r3, #40	; 0x28
 800156e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001570:	2307      	movs	r3, #7
 8001572:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001574:	2302      	movs	r3, #2
 8001576:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001578:	2302      	movs	r3, #2
 800157a:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800157c:	f107 0314 	add.w	r3, r7, #20
 8001580:	4618      	mov	r0, r3
 8001582:	f003 fa21 	bl	80049c8 <HAL_RCC_OscConfig>
 8001586:	4603      	mov	r3, r0
 8001588:	2b00      	cmp	r3, #0
 800158a:	d001      	beq.n	8001590 <SystemClock_Config+0x74>
  {
    Error_Handler();
 800158c:	f000 f82a 	bl	80015e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001590:	230f      	movs	r3, #15
 8001592:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001594:	2303      	movs	r3, #3
 8001596:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001598:	2300      	movs	r3, #0
 800159a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800159c:	2300      	movs	r3, #0
 800159e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015a0:	2300      	movs	r3, #0
 80015a2:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80015a4:	463b      	mov	r3, r7
 80015a6:	2104      	movs	r1, #4
 80015a8:	4618      	mov	r0, r3
 80015aa:	f003 fde9 	bl	8005180 <HAL_RCC_ClockConfig>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d001      	beq.n	80015b8 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80015b4:	f000 f816 	bl	80015e4 <Error_Handler>
  }
}
 80015b8:	bf00      	nop
 80015ba:	3758      	adds	r7, #88	; 0x58
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}

080015c0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b082      	sub	sp, #8
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM16) {
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4a04      	ldr	r2, [pc, #16]	; (80015e0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80015ce:	4293      	cmp	r3, r2
 80015d0:	d101      	bne.n	80015d6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80015d2:	f002 fe87 	bl	80042e4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80015d6:	bf00      	nop
 80015d8:	3708      	adds	r7, #8
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	40014400 	.word	0x40014400

080015e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015e8:	b672      	cpsid	i
}
 80015ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015ec:	e7fe      	b.n	80015ec <Error_Handler+0x8>
	...

080015f0 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80015f4:	4b1b      	ldr	r3, [pc, #108]	; (8001664 <MX_SPI1_Init+0x74>)
 80015f6:	4a1c      	ldr	r2, [pc, #112]	; (8001668 <MX_SPI1_Init+0x78>)
 80015f8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80015fa:	4b1a      	ldr	r3, [pc, #104]	; (8001664 <MX_SPI1_Init+0x74>)
 80015fc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001600:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001602:	4b18      	ldr	r3, [pc, #96]	; (8001664 <MX_SPI1_Init+0x74>)
 8001604:	2200      	movs	r2, #0
 8001606:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001608:	4b16      	ldr	r3, [pc, #88]	; (8001664 <MX_SPI1_Init+0x74>)
 800160a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800160e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001610:	4b14      	ldr	r3, [pc, #80]	; (8001664 <MX_SPI1_Init+0x74>)
 8001612:	2200      	movs	r2, #0
 8001614:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001616:	4b13      	ldr	r3, [pc, #76]	; (8001664 <MX_SPI1_Init+0x74>)
 8001618:	2200      	movs	r2, #0
 800161a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800161c:	4b11      	ldr	r3, [pc, #68]	; (8001664 <MX_SPI1_Init+0x74>)
 800161e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001622:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001624:	4b0f      	ldr	r3, [pc, #60]	; (8001664 <MX_SPI1_Init+0x74>)
 8001626:	2210      	movs	r2, #16
 8001628:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800162a:	4b0e      	ldr	r3, [pc, #56]	; (8001664 <MX_SPI1_Init+0x74>)
 800162c:	2200      	movs	r2, #0
 800162e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001630:	4b0c      	ldr	r3, [pc, #48]	; (8001664 <MX_SPI1_Init+0x74>)
 8001632:	2200      	movs	r2, #0
 8001634:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001636:	4b0b      	ldr	r3, [pc, #44]	; (8001664 <MX_SPI1_Init+0x74>)
 8001638:	2200      	movs	r2, #0
 800163a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800163c:	4b09      	ldr	r3, [pc, #36]	; (8001664 <MX_SPI1_Init+0x74>)
 800163e:	2207      	movs	r2, #7
 8001640:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001642:	4b08      	ldr	r3, [pc, #32]	; (8001664 <MX_SPI1_Init+0x74>)
 8001644:	2200      	movs	r2, #0
 8001646:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001648:	4b06      	ldr	r3, [pc, #24]	; (8001664 <MX_SPI1_Init+0x74>)
 800164a:	2208      	movs	r2, #8
 800164c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800164e:	4805      	ldr	r0, [pc, #20]	; (8001664 <MX_SPI1_Init+0x74>)
 8001650:	f004 fca8 	bl	8005fa4 <HAL_SPI_Init>
 8001654:	4603      	mov	r3, r0
 8001656:	2b00      	cmp	r3, #0
 8001658:	d001      	beq.n	800165e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800165a:	f7ff ffc3 	bl	80015e4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800165e:	bf00      	nop
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	200023d0 	.word	0x200023d0
 8001668:	40013000 	.word	0x40013000

0800166c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b08a      	sub	sp, #40	; 0x28
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001674:	f107 0314 	add.w	r3, r7, #20
 8001678:	2200      	movs	r2, #0
 800167a:	601a      	str	r2, [r3, #0]
 800167c:	605a      	str	r2, [r3, #4]
 800167e:	609a      	str	r2, [r3, #8]
 8001680:	60da      	str	r2, [r3, #12]
 8001682:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	4a25      	ldr	r2, [pc, #148]	; (8001720 <HAL_SPI_MspInit+0xb4>)
 800168a:	4293      	cmp	r3, r2
 800168c:	d144      	bne.n	8001718 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800168e:	4b25      	ldr	r3, [pc, #148]	; (8001724 <HAL_SPI_MspInit+0xb8>)
 8001690:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001692:	4a24      	ldr	r2, [pc, #144]	; (8001724 <HAL_SPI_MspInit+0xb8>)
 8001694:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001698:	6613      	str	r3, [r2, #96]	; 0x60
 800169a:	4b22      	ldr	r3, [pc, #136]	; (8001724 <HAL_SPI_MspInit+0xb8>)
 800169c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800169e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80016a2:	613b      	str	r3, [r7, #16]
 80016a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016a6:	4b1f      	ldr	r3, [pc, #124]	; (8001724 <HAL_SPI_MspInit+0xb8>)
 80016a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016aa:	4a1e      	ldr	r2, [pc, #120]	; (8001724 <HAL_SPI_MspInit+0xb8>)
 80016ac:	f043 0301 	orr.w	r3, r3, #1
 80016b0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016b2:	4b1c      	ldr	r3, [pc, #112]	; (8001724 <HAL_SPI_MspInit+0xb8>)
 80016b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016b6:	f003 0301 	and.w	r3, r3, #1
 80016ba:	60fb      	str	r3, [r7, #12]
 80016bc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016be:	4b19      	ldr	r3, [pc, #100]	; (8001724 <HAL_SPI_MspInit+0xb8>)
 80016c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016c2:	4a18      	ldr	r2, [pc, #96]	; (8001724 <HAL_SPI_MspInit+0xb8>)
 80016c4:	f043 0302 	orr.w	r3, r3, #2
 80016c8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016ca:	4b16      	ldr	r3, [pc, #88]	; (8001724 <HAL_SPI_MspInit+0xb8>)
 80016cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016ce:	f003 0302 	and.w	r3, r3, #2
 80016d2:	60bb      	str	r3, [r7, #8]
 80016d4:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3 (JTDO-TRACESWO)     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80016d6:	23c0      	movs	r3, #192	; 0xc0
 80016d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016da:	2302      	movs	r3, #2
 80016dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016de:	2300      	movs	r3, #0
 80016e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016e2:	2303      	movs	r3, #3
 80016e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80016e6:	2305      	movs	r3, #5
 80016e8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016ea:	f107 0314 	add.w	r3, r7, #20
 80016ee:	4619      	mov	r1, r3
 80016f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016f4:	f002 ff2a 	bl	800454c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80016f8:	2308      	movs	r3, #8
 80016fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016fc:	2302      	movs	r3, #2
 80016fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001700:	2300      	movs	r3, #0
 8001702:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001704:	2303      	movs	r3, #3
 8001706:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001708:	2305      	movs	r3, #5
 800170a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800170c:	f107 0314 	add.w	r3, r7, #20
 8001710:	4619      	mov	r1, r3
 8001712:	4805      	ldr	r0, [pc, #20]	; (8001728 <HAL_SPI_MspInit+0xbc>)
 8001714:	f002 ff1a 	bl	800454c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001718:	bf00      	nop
 800171a:	3728      	adds	r7, #40	; 0x28
 800171c:	46bd      	mov	sp, r7
 800171e:	bd80      	pop	{r7, pc}
 8001720:	40013000 	.word	0x40013000
 8001724:	40021000 	.word	0x40021000
 8001728:	48000400 	.word	0x48000400

0800172c <SPSGRF_Init>:
* @brief  Initialize the SPIRIT1 transceiver in the SPSGRF module.
* @param  None
* @retval None
*/
void SPSGRF_Init(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b096      	sub	sp, #88	; 0x58
 8001730:	af00      	add	r7, sp, #0
  SRadioInit xRadioInit;
  PktBasicInit xBasicInit;
  PktBasicAddressesInit xBasicAddress;
  SGpioInit xGpioInit;

  SpiritSpiInit();
 8001732:	f002 fc31 	bl	8003f98 <RadioSpiInit>

  // restart the radio
  SpiritEnterShutdown();
 8001736:	f002 fda7 	bl	8004288 <RadioEnterShutdown>
  SpiritExitShutdown();
 800173a:	f002 fdb0 	bl	800429e <RadioExitShutdown>
  SpiritManagementWaExtraCurrent(); // To be called at the SHUTDOWN exit. It avoids extra current consumption at SLEEP and STANDBY.
 800173e:	f000 fef3 	bl	8002528 <SpiritManagementWaExtraCurrent>

  // wait for the radio to enter the ready state
  do
  {
    for (volatile uint8_t i = 0; i != 0xFF; i++); // delay for state transition
 8001742:	2300      	movs	r3, #0
 8001744:	70fb      	strb	r3, [r7, #3]
 8001746:	e004      	b.n	8001752 <SPSGRF_Init+0x26>
 8001748:	78fb      	ldrb	r3, [r7, #3]
 800174a:	b2db      	uxtb	r3, r3
 800174c:	3301      	adds	r3, #1
 800174e:	b2db      	uxtb	r3, r3
 8001750:	70fb      	strb	r3, [r7, #3]
 8001752:	78fb      	ldrb	r3, [r7, #3]
 8001754:	b2db      	uxtb	r3, r3
 8001756:	2bff      	cmp	r3, #255	; 0xff
 8001758:	d1f6      	bne.n	8001748 <SPSGRF_Init+0x1c>
    SpiritRefreshStatus(); // reads the MC_STATUS register
 800175a:	f002 fbfb 	bl	8003f54 <SpiritRefreshStatus>
  } while (g_xStatus.MC_STATE != MC_STATE_READY);
 800175e:	4b4b      	ldr	r3, [pc, #300]	; (800188c <SPSGRF_Init+0x160>)
 8001760:	781b      	ldrb	r3, [r3, #0]
 8001762:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8001766:	b2db      	uxtb	r3, r3
 8001768:	2b03      	cmp	r3, #3
 800176a:	d1ea      	bne.n	8001742 <SPSGRF_Init+0x16>

  // Initialize radio RF parameters
  xRadioInit.nXtalOffsetPpm = XTAL_OFFSET_PPM;
 800176c:	2300      	movs	r3, #0
 800176e:	87bb      	strh	r3, [r7, #60]	; 0x3c
  xRadioInit.lFrequencyBase = BASE_FREQUENCY;
 8001770:	4b47      	ldr	r3, [pc, #284]	; (8001890 <SPSGRF_Init+0x164>)
 8001772:	643b      	str	r3, [r7, #64]	; 0x40
  xRadioInit.nChannelSpace = CHANNEL_SPACE;
 8001774:	4b47      	ldr	r3, [pc, #284]	; (8001894 <SPSGRF_Init+0x168>)
 8001776:	647b      	str	r3, [r7, #68]	; 0x44
  xRadioInit.cChannelNumber = CHANNEL_NUMBER;
 8001778:	2300      	movs	r3, #0
 800177a:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  xRadioInit.xModulationSelect = MODULATION_SELECT;
 800177e:	2300      	movs	r3, #0
 8001780:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
  xRadioInit.lDatarate = DATARATE;
 8001784:	f44f 4316 	mov.w	r3, #38400	; 0x9600
 8001788:	64fb      	str	r3, [r7, #76]	; 0x4c
  xRadioInit.lFreqDev = FREQ_DEVIATION;
 800178a:	f644 6320 	movw	r3, #20000	; 0x4e20
 800178e:	653b      	str	r3, [r7, #80]	; 0x50
  xRadioInit.lBandwidth = BANDWIDTH;
 8001790:	4b40      	ldr	r3, [pc, #256]	; (8001894 <SPSGRF_Init+0x168>)
 8001792:	657b      	str	r3, [r7, #84]	; 0x54
  SpiritRadioSetXtalFrequency(XTAL_FREQUENCY); // Must be called before SpiritRadioInit()
 8001794:	4840      	ldr	r0, [pc, #256]	; (8001898 <SPSGRF_Init+0x16c>)
 8001796:	f002 fb6b 	bl	8003e70 <SpiritRadioSetXtalFrequency>
  SpiritRadioInit(&xRadioInit);
 800179a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800179e:	4618      	mov	r0, r3
 80017a0:	f001 f9b8 	bl	8002b14 <SpiritRadioInit>

  // Set the transmitter power level
  SpiritRadioSetPALeveldBm(POWER_INDEX, POWER_DBM);
 80017a4:	ed9f 0a3d 	vldr	s0, [pc, #244]	; 800189c <SPSGRF_Init+0x170>
 80017a8:	2007      	movs	r0, #7
 80017aa:	f002 f9fd 	bl	8003ba8 <SpiritRadioSetPALeveldBm>
  SpiritRadioSetPALevelMaxIndex(POWER_INDEX);
 80017ae:	2007      	movs	r0, #7
 80017b0:	f002 fa50 	bl	8003c54 <SpiritRadioSetPALevelMaxIndex>
	PktStackInit xSTackInit;
	PktStackAddressesInit xSTackAddress;
	PktStackLlpInit xSTackLlp;

//	xSTackInit.xPreambleLength = PREAMBLE_LENGTH;
	xSTackInit.xPreambleLength = PKT_PREAMBLE_LENGTH_04BYTES;
 80017b4:	2318      	movs	r3, #24
 80017b6:	743b      	strb	r3, [r7, #16]
	xSTackInit.xSyncLength = SYNC_LENGTH;
 80017b8:	2306      	movs	r3, #6
 80017ba:	747b      	strb	r3, [r7, #17]
	xSTackInit.lSyncWords = SYNC_WORD; //double check this one?
 80017bc:	f04f 3388 	mov.w	r3, #2290649224	; 0x88888888
 80017c0:	617b      	str	r3, [r7, #20]
	xSTackInit.xFixVarLength = LENGTH_TYPE;
 80017c2:	2301      	movs	r3, #1
 80017c4:	763b      	strb	r3, [r7, #24]
	xSTackInit.cPktLengthWidth = LENGTH_WIDTH;
 80017c6:	2307      	movs	r3, #7
 80017c8:	767b      	strb	r3, [r7, #25]
	xSTackInit.xCrcMode = CRC_MODE; //todo:set to 8 bit CRC? is this right?
 80017ca:	2320      	movs	r3, #32
 80017cc:	76bb      	strb	r3, [r7, #26]
	xSTackInit.xControlLength = CONTROL_LENGTH;
 80017ce:	2300      	movs	r3, #0
 80017d0:	76fb      	strb	r3, [r7, #27]
	xSTackInit.xFec = S_DISABLE; //todo: what is FEN?
 80017d2:	2300      	movs	r3, #0
 80017d4:	773b      	strb	r3, [r7, #28]
	xSTackInit.xDataWhitening = EN_WHITENING;
 80017d6:	2301      	movs	r3, #1
 80017d8:	777b      	strb	r3, [r7, #29]
	SpiritPktStackInit(&xSTackInit);
 80017da:	f107 0310 	add.w	r3, r7, #16
 80017de:	4618      	mov	r0, r3
 80017e0:	f000 ff4e 	bl	8002680 <SpiritPktStackInit>

	xSTackAddress.xFilterOnMyAddress = EN_FILT_MY_ADDRESS;
 80017e4:	2301      	movs	r3, #1
 80017e6:	723b      	strb	r3, [r7, #8]
	xSTackAddress.cMyAddress = MY_ADDRESS;
 80017e8:	23b0      	movs	r3, #176	; 0xb0
 80017ea:	727b      	strb	r3, [r7, #9]
	xSTackAddress.xFilterOnMulticastAddress = EN_FILT_MULTICAST_ADDRESS;
 80017ec:	2301      	movs	r3, #1
 80017ee:	72bb      	strb	r3, [r7, #10]
	xSTackAddress.cMulticastAddress = MULTICAST_ADDRESS;
 80017f0:	23ee      	movs	r3, #238	; 0xee
 80017f2:	72fb      	strb	r3, [r7, #11]
	xSTackAddress.xFilterOnBroadcastAddress = EN_FILT_BROADCAST_ADDRESS;
 80017f4:	2301      	movs	r3, #1
 80017f6:	733b      	strb	r3, [r7, #12]
	xSTackAddress.cBroadcastAddress = BROADCAST_ADDRESS;
 80017f8:	23ff      	movs	r3, #255	; 0xff
 80017fa:	737b      	strb	r3, [r7, #13]
	SpiritPktStackAddressesInit(&xSTackAddress);
 80017fc:	f107 0308 	add.w	r3, r7, #8
 8001800:	4618      	mov	r0, r3
 8001802:	f001 f80d 	bl	8002820 <SpiritPktStackAddressesInit>

	xSTackLlp.xAutoAck = S_DISABLE;
 8001806:	2300      	movs	r3, #0
 8001808:	713b      	strb	r3, [r7, #4]
	xSTackLlp.xPiggybacking = S_ENABLE;
 800180a:	2301      	movs	r3, #1
 800180c:	717b      	strb	r3, [r7, #5]
	xSTackLlp.xNMaxRetx = PKT_DISABLE_RETX; //todo?
 800180e:	2300      	movs	r3, #0
 8001810:	71bb      	strb	r3, [r7, #6]

	SpiritPktStackLlpInit(&xSTackLlp);
 8001812:	1d3b      	adds	r3, r7, #4
 8001814:	4618      	mov	r0, r3
 8001816:	f001 f871 	bl	80028fc <SpiritPktStackLlpInit>




  // Configure GPIO3 as interrupt request pin (active low)
  xGpioInit.xSpiritGpioPin = SPIRIT_GPIO_3;
 800181a:	2302      	movs	r3, #2
 800181c:	f887 3020 	strb.w	r3, [r7, #32]
  xGpioInit.xSpiritGpioMode = SPIRIT_GPIO_MODE_DIGITAL_OUTPUT_LP;
 8001820:	2302      	movs	r3, #2
 8001822:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  xGpioInit.xSpiritGpioIO = SPIRIT_GPIO_DIG_OUT_IRQ;
 8001826:	2300      	movs	r3, #0
 8001828:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  SpiritGpioInit(&xGpioInit);
 800182c:	f107 0320 	add.w	r3, r7, #32
 8001830:	4618      	mov	r0, r3
 8001832:	f000 fb33 	bl	8001e9c <SpiritGpioInit>

  // Generate an interrupt request for the following IRQs
  SpiritIrqDeInit(NULL);
 8001836:	2000      	movs	r0, #0
 8001838:	f000 fb54 	bl	8001ee4 <SpiritIrqDeInit>
  SpiritIrq(TX_DATA_SENT, S_ENABLE);
 800183c:	2101      	movs	r1, #1
 800183e:	2004      	movs	r0, #4
 8001840:	f000 fb7c 	bl	8001f3c <SpiritIrq>
  SpiritIrq(RX_DATA_READY, S_ENABLE);
 8001844:	2101      	movs	r1, #1
 8001846:	2001      	movs	r0, #1
 8001848:	f000 fb78 	bl	8001f3c <SpiritIrq>
  SpiritIrq(RX_DATA_DISC, S_ENABLE);
 800184c:	2101      	movs	r1, #1
 800184e:	2002      	movs	r0, #2
 8001850:	f000 fb74 	bl	8001f3c <SpiritIrq>
  SpiritIrq(RX_TIMEOUT, S_ENABLE);
 8001854:	2101      	movs	r1, #1
 8001856:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 800185a:	f000 fb6f 	bl	8001f3c <SpiritIrq>
  SpiritIrqClearStatus();
 800185e:	f000 fc05 	bl	800206c <SpiritIrqClearStatus>

  // Enable the synchronization quality indicator check (perfect match required)
  // NOTE: 9.10.4: "It is recommended to always enable the SQI check."
  SpiritQiSetSqiThreshold(SQI_TH_0);
 8001862:	2000      	movs	r0, #0
 8001864:	f001 f902 	bl	8002a6c <SpiritQiSetSqiThreshold>
  SpiritQiSqiCheck(S_ENABLE);
 8001868:	2001      	movs	r0, #1
 800186a:	f001 f8c7 	bl	80029fc <SpiritQiSqiCheck>

  // Set the RSSI Threshold for Carrier Sense (9.10.2)
  // NOTE: CS_MODE = 0 at reset
  SpiritQiSetRssiThresholddBm(RSSI_THRESHOLD);
 800186e:	f06f 0077 	mvn.w	r0, #119	; 0x77
 8001872:	f001 f92f 	bl	8002ad4 <SpiritQiSetRssiThresholddBm>

  // Configure the RX timeout
#ifdef RECEIVE_TIMEOUT
  SpiritTimerSetRxTimeoutMs(RECEIVE_TIMEOUT);
#else
  SET_INFINITE_RX_TIMEOUT();
 8001876:	2000      	movs	r0, #0
 8001878:	f002 fb0a 	bl	8003e90 <SpiritTimerSetRxTimeoutCounter>
#endif /* RECIEVE_TIMEOUT */
  SpiritTimerSetRxTimeoutStopCondition(SQI_ABOVE_THRESHOLD);
 800187c:	2002      	movs	r0, #2
 800187e:	f002 fb21 	bl	8003ec4 <SpiritTimerSetRxTimeoutStopCondition>
}
 8001882:	bf00      	nop
 8001884:	3758      	adds	r7, #88	; 0x58
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	20002514 	.word	0x20002514
 8001890:	3689cac0 	.word	0x3689cac0
 8001894:	000186a0 	.word	0x000186a0
 8001898:	02faf080 	.word	0x02faf080
 800189c:	4139999a 	.word	0x4139999a

080018a0 <SPSGRF_StartTx>:
* @param  txBuff: pointer to the data to transmit
* @param  txLen: number of bytes to transmit
* @retval None
*/
void SPSGRF_StartTx(uint8_t *txBuff, uint8_t txLen)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b082      	sub	sp, #8
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
 80018a8:	460b      	mov	r3, r1
 80018aa:	70fb      	strb	r3, [r7, #3]
  // flush the TX FIFO
  SpiritCmdStrobeFlushTxFifo();
 80018ac:	2072      	movs	r0, #114	; 0x72
 80018ae:	f000 fadd 	bl	8001e6c <SpiritCmdStrobeCommand>

  // Avoid TX FIFO overflow
  txLen = (txLen > MAX_BUFFER_LEN ? MAX_BUFFER_LEN : txLen);
 80018b2:	78fb      	ldrb	r3, [r7, #3]
 80018b4:	2b60      	cmp	r3, #96	; 0x60
 80018b6:	bf28      	it	cs
 80018b8:	2360      	movcs	r3, #96	; 0x60
 80018ba:	70fb      	strb	r3, [r7, #3]

  // start TX operation
  SpiritSpiWriteLinearFifo(txLen, txBuff);
 80018bc:	78fb      	ldrb	r3, [r7, #3]
 80018be:	6879      	ldr	r1, [r7, #4]
 80018c0:	4618      	mov	r0, r3
 80018c2:	f002 fc51 	bl	8004168 <RadioSpiWriteFifo>
  SpiritPktStackSetPayloadLength(txLen);
 80018c6:	78fb      	ldrb	r3, [r7, #3]
 80018c8:	b29b      	uxth	r3, r3
 80018ca:	4618      	mov	r0, r3
 80018cc:	f001 f868 	bl	80029a0 <SpiritPktStackSetPayloadLength>
  SpiritCmdStrobeTx();
 80018d0:	f000 fdc2 	bl	8002458 <SpiritManagementWaCmdStrobeTx>
 80018d4:	2060      	movs	r0, #96	; 0x60
 80018d6:	f000 fac9 	bl	8001e6c <SpiritCmdStrobeCommand>
}
 80018da:	bf00      	nop
 80018dc:	3708      	adds	r7, #8
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}

080018e2 <SPSGRF_StartRx>:
* @brief  Enter the receive state.
* @param  None
* @retval None
*/
void SPSGRF_StartRx(void)
{
 80018e2:	b580      	push	{r7, lr}
 80018e4:	af00      	add	r7, sp, #0
  SpiritCmdStrobeRx();
 80018e6:	f000 fdef 	bl	80024c8 <SpiritManagementWaCmdStrobeRx>
 80018ea:	2061      	movs	r0, #97	; 0x61
 80018ec:	f000 fabe 	bl	8001e6c <SpiritCmdStrobeCommand>
}
 80018f0:	bf00      	nop
 80018f2:	bd80      	pop	{r7, pc}

080018f4 <SPSGRF_GetRxData>:
* @brief  To be called after a reception is complete
* @param  rxBuff: pointer to a buffer to hold the received data
* @retval Number of bytes received
*/
uint8_t SPSGRF_GetRxData(uint8_t *rxBuff)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b084      	sub	sp, #16
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
  uint8_t len;

  len = SpiritLinearFifoReadNumElementsRxFifo();
 80018fc:	f000 fbce 	bl	800209c <SpiritLinearFifoReadNumElementsRxFifo>
 8001900:	4603      	mov	r3, r0
 8001902:	73fb      	strb	r3, [r7, #15]
  SpiritSpiReadLinearFifo(len, rxBuff);
 8001904:	7bfb      	ldrb	r3, [r7, #15]
 8001906:	6879      	ldr	r1, [r7, #4]
 8001908:	4618      	mov	r0, r3
 800190a:	f002 fc75 	bl	80041f8 <RadioSpiReadFifo>

  return len;
 800190e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001910:	4618      	mov	r0, r3
 8001912:	3710      	adds	r7, #16
 8001914:	46bd      	mov	sp, r7
 8001916:	bd80      	pop	{r7, pc}

08001918 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b082      	sub	sp, #8
 800191c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800191e:	4b11      	ldr	r3, [pc, #68]	; (8001964 <HAL_MspInit+0x4c>)
 8001920:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001922:	4a10      	ldr	r2, [pc, #64]	; (8001964 <HAL_MspInit+0x4c>)
 8001924:	f043 0301 	orr.w	r3, r3, #1
 8001928:	6613      	str	r3, [r2, #96]	; 0x60
 800192a:	4b0e      	ldr	r3, [pc, #56]	; (8001964 <HAL_MspInit+0x4c>)
 800192c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800192e:	f003 0301 	and.w	r3, r3, #1
 8001932:	607b      	str	r3, [r7, #4]
 8001934:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001936:	4b0b      	ldr	r3, [pc, #44]	; (8001964 <HAL_MspInit+0x4c>)
 8001938:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800193a:	4a0a      	ldr	r2, [pc, #40]	; (8001964 <HAL_MspInit+0x4c>)
 800193c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001940:	6593      	str	r3, [r2, #88]	; 0x58
 8001942:	4b08      	ldr	r3, [pc, #32]	; (8001964 <HAL_MspInit+0x4c>)
 8001944:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001946:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800194a:	603b      	str	r3, [r7, #0]
 800194c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800194e:	2200      	movs	r2, #0
 8001950:	210f      	movs	r1, #15
 8001952:	f06f 0001 	mvn.w	r0, #1
 8001956:	f002 fdc1 	bl	80044dc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800195a:	bf00      	nop
 800195c:	3708      	adds	r7, #8
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	40021000 	.word	0x40021000

08001968 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b08c      	sub	sp, #48	; 0x30
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8001970:	2300      	movs	r3, #0
 8001972:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Enable TIM16 clock */
  __HAL_RCC_TIM16_CLK_ENABLE();
 8001976:	4b2e      	ldr	r3, [pc, #184]	; (8001a30 <HAL_InitTick+0xc8>)
 8001978:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800197a:	4a2d      	ldr	r2, [pc, #180]	; (8001a30 <HAL_InitTick+0xc8>)
 800197c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001980:	6613      	str	r3, [r2, #96]	; 0x60
 8001982:	4b2b      	ldr	r3, [pc, #172]	; (8001a30 <HAL_InitTick+0xc8>)
 8001984:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001986:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800198a:	60bb      	str	r3, [r7, #8]
 800198c:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800198e:	f107 020c 	add.w	r2, r7, #12
 8001992:	f107 0310 	add.w	r3, r7, #16
 8001996:	4611      	mov	r1, r2
 8001998:	4618      	mov	r0, r3
 800199a:	f003 fdb5 	bl	8005508 <HAL_RCC_GetClockConfig>

  /* Compute TIM16 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 800199e:	f003 fd9d 	bl	80054dc <HAL_RCC_GetPCLK2Freq>
 80019a2:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM16 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80019a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019a6:	4a23      	ldr	r2, [pc, #140]	; (8001a34 <HAL_InitTick+0xcc>)
 80019a8:	fba2 2303 	umull	r2, r3, r2, r3
 80019ac:	0c9b      	lsrs	r3, r3, #18
 80019ae:	3b01      	subs	r3, #1
 80019b0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM16 */
  htim16.Instance = TIM16;
 80019b2:	4b21      	ldr	r3, [pc, #132]	; (8001a38 <HAL_InitTick+0xd0>)
 80019b4:	4a21      	ldr	r2, [pc, #132]	; (8001a3c <HAL_InitTick+0xd4>)
 80019b6:	601a      	str	r2, [r3, #0]
  + Period = [(TIM16CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim16.Init.Period = (1000000U / 1000U) - 1U;
 80019b8:	4b1f      	ldr	r3, [pc, #124]	; (8001a38 <HAL_InitTick+0xd0>)
 80019ba:	f240 32e7 	movw	r2, #999	; 0x3e7
 80019be:	60da      	str	r2, [r3, #12]
  htim16.Init.Prescaler = uwPrescalerValue;
 80019c0:	4a1d      	ldr	r2, [pc, #116]	; (8001a38 <HAL_InitTick+0xd0>)
 80019c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019c4:	6053      	str	r3, [r2, #4]
  htim16.Init.ClockDivision = 0;
 80019c6:	4b1c      	ldr	r3, [pc, #112]	; (8001a38 <HAL_InitTick+0xd0>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	611a      	str	r2, [r3, #16]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019cc:	4b1a      	ldr	r3, [pc, #104]	; (8001a38 <HAL_InitTick+0xd0>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	609a      	str	r2, [r3, #8]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019d2:	4b19      	ldr	r3, [pc, #100]	; (8001a38 <HAL_InitTick+0xd0>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim16);
 80019d8:	4817      	ldr	r0, [pc, #92]	; (8001a38 <HAL_InitTick+0xd0>)
 80019da:	f005 fa11 	bl	8006e00 <HAL_TIM_Base_Init>
 80019de:	4603      	mov	r3, r0
 80019e0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 80019e4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d11b      	bne.n	8001a24 <HAL_InitTick+0xbc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim16);
 80019ec:	4812      	ldr	r0, [pc, #72]	; (8001a38 <HAL_InitTick+0xd0>)
 80019ee:	f005 fa69 	bl	8006ec4 <HAL_TIM_Base_Start_IT>
 80019f2:	4603      	mov	r3, r0
 80019f4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 80019f8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d111      	bne.n	8001a24 <HAL_InitTick+0xbc>
    {
    /* Enable the TIM16 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001a00:	2019      	movs	r0, #25
 8001a02:	f002 fd87 	bl	8004514 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	2b0f      	cmp	r3, #15
 8001a0a:	d808      	bhi.n	8001a1e <HAL_InitTick+0xb6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	6879      	ldr	r1, [r7, #4]
 8001a10:	2019      	movs	r0, #25
 8001a12:	f002 fd63 	bl	80044dc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001a16:	4a0a      	ldr	r2, [pc, #40]	; (8001a40 <HAL_InitTick+0xd8>)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	6013      	str	r3, [r2, #0]
 8001a1c:	e002      	b.n	8001a24 <HAL_InitTick+0xbc>
      }
      else
      {
        status = HAL_ERROR;
 8001a1e:	2301      	movs	r3, #1
 8001a20:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001a24:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	3730      	adds	r7, #48	; 0x30
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	40021000 	.word	0x40021000
 8001a34:	431bde83 	.word	0x431bde83
 8001a38:	20002434 	.word	0x20002434
 8001a3c:	40014400 	.word	0x40014400
 8001a40:	20000340 	.word	0x20000340

08001a44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a44:	b480      	push	{r7}
 8001a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a48:	e7fe      	b.n	8001a48 <NMI_Handler+0x4>

08001a4a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a4a:	b480      	push	{r7}
 8001a4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a4e:	e7fe      	b.n	8001a4e <HardFault_Handler+0x4>

08001a50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a50:	b480      	push	{r7}
 8001a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a54:	e7fe      	b.n	8001a54 <MemManage_Handler+0x4>

08001a56 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a56:	b480      	push	{r7}
 8001a58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a5a:	e7fe      	b.n	8001a5a <BusFault_Handler+0x4>

08001a5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a60:	e7fe      	b.n	8001a60 <UsageFault_Handler+0x4>

08001a62 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a62:	b480      	push	{r7}
 8001a64:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a66:	bf00      	nop
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6e:	4770      	bx	lr

08001a70 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPIRIT1_GPIO3_Pin);
 8001a74:	2080      	movs	r0, #128	; 0x80
 8001a76:	f002 ff2b 	bl	80048d0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001a7a:	bf00      	nop
 8001a7c:	bd80      	pop	{r7, pc}
	...

08001a80 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8001a84:	4802      	ldr	r0, [pc, #8]	; (8001a90 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001a86:	f005 fa8d 	bl	8006fa4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001a8a:	bf00      	nop
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	20002434 	.word	0x20002434

08001a94 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001a98:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001a9c:	f002 ff18 	bl	80048d0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001aa0:	bf00      	nop
 8001aa2:	bd80      	pop	{r7, pc}

08001aa4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b086      	sub	sp, #24
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001aac:	4a14      	ldr	r2, [pc, #80]	; (8001b00 <_sbrk+0x5c>)
 8001aae:	4b15      	ldr	r3, [pc, #84]	; (8001b04 <_sbrk+0x60>)
 8001ab0:	1ad3      	subs	r3, r2, r3
 8001ab2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ab4:	697b      	ldr	r3, [r7, #20]
 8001ab6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ab8:	4b13      	ldr	r3, [pc, #76]	; (8001b08 <_sbrk+0x64>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d102      	bne.n	8001ac6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ac0:	4b11      	ldr	r3, [pc, #68]	; (8001b08 <_sbrk+0x64>)
 8001ac2:	4a12      	ldr	r2, [pc, #72]	; (8001b0c <_sbrk+0x68>)
 8001ac4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ac6:	4b10      	ldr	r3, [pc, #64]	; (8001b08 <_sbrk+0x64>)
 8001ac8:	681a      	ldr	r2, [r3, #0]
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	4413      	add	r3, r2
 8001ace:	693a      	ldr	r2, [r7, #16]
 8001ad0:	429a      	cmp	r2, r3
 8001ad2:	d207      	bcs.n	8001ae4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ad4:	f009 fade 	bl	800b094 <__errno>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	220c      	movs	r2, #12
 8001adc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ade:	f04f 33ff 	mov.w	r3, #4294967295
 8001ae2:	e009      	b.n	8001af8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ae4:	4b08      	ldr	r3, [pc, #32]	; (8001b08 <_sbrk+0x64>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001aea:	4b07      	ldr	r3, [pc, #28]	; (8001b08 <_sbrk+0x64>)
 8001aec:	681a      	ldr	r2, [r3, #0]
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	4413      	add	r3, r2
 8001af2:	4a05      	ldr	r2, [pc, #20]	; (8001b08 <_sbrk+0x64>)
 8001af4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001af6:	68fb      	ldr	r3, [r7, #12]
}
 8001af8:	4618      	mov	r0, r3
 8001afa:	3718      	adds	r7, #24
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bd80      	pop	{r7, pc}
 8001b00:	20018000 	.word	0x20018000
 8001b04:	00000400 	.word	0x00000400
 8001b08:	20002480 	.word	0x20002480
 8001b0c:	20004010 	.word	0x20004010

08001b10 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001b10:	b480      	push	{r7}
 8001b12:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001b14:	4b06      	ldr	r3, [pc, #24]	; (8001b30 <SystemInit+0x20>)
 8001b16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b1a:	4a05      	ldr	r2, [pc, #20]	; (8001b30 <SystemInit+0x20>)
 8001b1c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b20:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001b24:	bf00      	nop
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr
 8001b2e:	bf00      	nop
 8001b30:	e000ed00 	.word	0xe000ed00

08001b34 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001b38:	4b14      	ldr	r3, [pc, #80]	; (8001b8c <MX_USART2_UART_Init+0x58>)
 8001b3a:	4a15      	ldr	r2, [pc, #84]	; (8001b90 <MX_USART2_UART_Init+0x5c>)
 8001b3c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001b3e:	4b13      	ldr	r3, [pc, #76]	; (8001b8c <MX_USART2_UART_Init+0x58>)
 8001b40:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001b44:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001b46:	4b11      	ldr	r3, [pc, #68]	; (8001b8c <MX_USART2_UART_Init+0x58>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001b4c:	4b0f      	ldr	r3, [pc, #60]	; (8001b8c <MX_USART2_UART_Init+0x58>)
 8001b4e:	2200      	movs	r2, #0
 8001b50:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001b52:	4b0e      	ldr	r3, [pc, #56]	; (8001b8c <MX_USART2_UART_Init+0x58>)
 8001b54:	2200      	movs	r2, #0
 8001b56:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001b58:	4b0c      	ldr	r3, [pc, #48]	; (8001b8c <MX_USART2_UART_Init+0x58>)
 8001b5a:	220c      	movs	r2, #12
 8001b5c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b5e:	4b0b      	ldr	r3, [pc, #44]	; (8001b8c <MX_USART2_UART_Init+0x58>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b64:	4b09      	ldr	r3, [pc, #36]	; (8001b8c <MX_USART2_UART_Init+0x58>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b6a:	4b08      	ldr	r3, [pc, #32]	; (8001b8c <MX_USART2_UART_Init+0x58>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b70:	4b06      	ldr	r3, [pc, #24]	; (8001b8c <MX_USART2_UART_Init+0x58>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b76:	4805      	ldr	r0, [pc, #20]	; (8001b8c <MX_USART2_UART_Init+0x58>)
 8001b78:	f005 fbf6 	bl	8007368 <HAL_UART_Init>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d001      	beq.n	8001b86 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001b82:	f7ff fd2f 	bl	80015e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001b86:	bf00      	nop
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	20002484 	.word	0x20002484
 8001b90:	40004400 	.word	0x40004400

08001b94 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b0ac      	sub	sp, #176	; 0xb0
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b9c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	601a      	str	r2, [r3, #0]
 8001ba4:	605a      	str	r2, [r3, #4]
 8001ba6:	609a      	str	r2, [r3, #8]
 8001ba8:	60da      	str	r2, [r3, #12]
 8001baa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001bac:	f107 0314 	add.w	r3, r7, #20
 8001bb0:	2288      	movs	r2, #136	; 0x88
 8001bb2:	2100      	movs	r1, #0
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	f009 f9ff 	bl	800afb8 <memset>
  if(uartHandle->Instance==USART2)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	4a21      	ldr	r2, [pc, #132]	; (8001c44 <HAL_UART_MspInit+0xb0>)
 8001bc0:	4293      	cmp	r3, r2
 8001bc2:	d13b      	bne.n	8001c3c <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001bc4:	2302      	movs	r3, #2
 8001bc6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001bcc:	f107 0314 	add.w	r3, r7, #20
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	f003 fd2b 	bl	800562c <HAL_RCCEx_PeriphCLKConfig>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d001      	beq.n	8001be0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001bdc:	f7ff fd02 	bl	80015e4 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001be0:	4b19      	ldr	r3, [pc, #100]	; (8001c48 <HAL_UART_MspInit+0xb4>)
 8001be2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001be4:	4a18      	ldr	r2, [pc, #96]	; (8001c48 <HAL_UART_MspInit+0xb4>)
 8001be6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bea:	6593      	str	r3, [r2, #88]	; 0x58
 8001bec:	4b16      	ldr	r3, [pc, #88]	; (8001c48 <HAL_UART_MspInit+0xb4>)
 8001bee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bf0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bf4:	613b      	str	r3, [r7, #16]
 8001bf6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bf8:	4b13      	ldr	r3, [pc, #76]	; (8001c48 <HAL_UART_MspInit+0xb4>)
 8001bfa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bfc:	4a12      	ldr	r2, [pc, #72]	; (8001c48 <HAL_UART_MspInit+0xb4>)
 8001bfe:	f043 0301 	orr.w	r3, r3, #1
 8001c02:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c04:	4b10      	ldr	r3, [pc, #64]	; (8001c48 <HAL_UART_MspInit+0xb4>)
 8001c06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c08:	f003 0301 	and.w	r3, r3, #1
 8001c0c:	60fb      	str	r3, [r7, #12]
 8001c0e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001c10:	230c      	movs	r3, #12
 8001c12:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c16:	2302      	movs	r3, #2
 8001c18:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c22:	2303      	movs	r3, #3
 8001c24:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001c28:	2307      	movs	r3, #7
 8001c2a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c2e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001c32:	4619      	mov	r1, r3
 8001c34:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c38:	f002 fc88 	bl	800454c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001c3c:	bf00      	nop
 8001c3e:	37b0      	adds	r7, #176	; 0xb0
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bd80      	pop	{r7, pc}
 8001c44:	40004400 	.word	0x40004400
 8001c48:	40021000 	.word	0x40021000

08001c4c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001c4c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001c84 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c50:	f7ff ff5e 	bl	8001b10 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c54:	480c      	ldr	r0, [pc, #48]	; (8001c88 <LoopForever+0x6>)
  ldr r1, =_edata
 8001c56:	490d      	ldr	r1, [pc, #52]	; (8001c8c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001c58:	4a0d      	ldr	r2, [pc, #52]	; (8001c90 <LoopForever+0xe>)
  movs r3, #0
 8001c5a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c5c:	e002      	b.n	8001c64 <LoopCopyDataInit>

08001c5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c62:	3304      	adds	r3, #4

08001c64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c68:	d3f9      	bcc.n	8001c5e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c6a:	4a0a      	ldr	r2, [pc, #40]	; (8001c94 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001c6c:	4c0a      	ldr	r4, [pc, #40]	; (8001c98 <LoopForever+0x16>)
  movs r3, #0
 8001c6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c70:	e001      	b.n	8001c76 <LoopFillZerobss>

08001c72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c74:	3204      	adds	r2, #4

08001c76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c78:	d3fb      	bcc.n	8001c72 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c7a:	f009 fa11 	bl	800b0a0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001c7e:	f7ff fbcd 	bl	800141c <main>

08001c82 <LoopForever>:

LoopForever:
    b LoopForever
 8001c82:	e7fe      	b.n	8001c82 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001c84:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001c88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c8c:	2000039c 	.word	0x2000039c
  ldr r2, =_sidata
 8001c90:	0800bd2c 	.word	0x0800bd2c
  ldr r2, =_sbss
 8001c94:	2000039c 	.word	0x2000039c
  ldr r4, =_ebss
 8001c98:	20004010 	.word	0x20004010

08001c9c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001c9c:	e7fe      	b.n	8001c9c <ADC1_2_IRQHandler>
	...

08001ca0 <SpiritCalibrationVco>:
 * @param  xNewState new state for VCO calibration.
           This parameter can be S_ENABLE or S_DISABLE.
 * @retval None.
 */
void SpiritCalibrationVco(SpiritFunctionalState xNewState)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b084      	sub	sp, #16
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	71fb      	strb	r3, [r7, #7]

  /* Check the parameters */
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(xNewState));

  /* Reads the register value */
  g_xStatus = SpiritSpiReadRegisters(PROTOCOL2_BASE, 1, &tempRegValue);
 8001caa:	f107 030f 	add.w	r3, r7, #15
 8001cae:	461a      	mov	r2, r3
 8001cb0:	2101      	movs	r1, #1
 8001cb2:	2050      	movs	r0, #80	; 0x50
 8001cb4:	f002 f9cc 	bl	8004050 <RadioSpiReadRegisters>
 8001cb8:	4602      	mov	r2, r0
 8001cba:	4b14      	ldr	r3, [pc, #80]	; (8001d0c <SpiritCalibrationVco+0x6c>)
 8001cbc:	b212      	sxth	r2, r2
 8001cbe:	4611      	mov	r1, r2
 8001cc0:	7019      	strb	r1, [r3, #0]
 8001cc2:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001cc6:	705a      	strb	r2, [r3, #1]

   /* Build new value for the register */
  if(xNewState==S_ENABLE)
 8001cc8:	79fb      	ldrb	r3, [r7, #7]
 8001cca:	2b01      	cmp	r3, #1
 8001ccc:	d105      	bne.n	8001cda <SpiritCalibrationVco+0x3a>
    tempRegValue |= PROTOCOL2_VCO_CALIBRATION_MASK;
 8001cce:	7bfb      	ldrb	r3, [r7, #15]
 8001cd0:	f043 0302 	orr.w	r3, r3, #2
 8001cd4:	b2db      	uxtb	r3, r3
 8001cd6:	73fb      	strb	r3, [r7, #15]
 8001cd8:	e004      	b.n	8001ce4 <SpiritCalibrationVco+0x44>
  else
    tempRegValue &= ~PROTOCOL2_VCO_CALIBRATION_MASK;
 8001cda:	7bfb      	ldrb	r3, [r7, #15]
 8001cdc:	f023 0302 	bic.w	r3, r3, #2
 8001ce0:	b2db      	uxtb	r3, r3
 8001ce2:	73fb      	strb	r3, [r7, #15]

  /* Writes register to enable or disable the VCO calibration */
  g_xStatus = SpiritSpiWriteRegisters(PROTOCOL2_BASE, 1, &tempRegValue);
 8001ce4:	f107 030f 	add.w	r3, r7, #15
 8001ce8:	461a      	mov	r2, r3
 8001cea:	2101      	movs	r1, #1
 8001cec:	2050      	movs	r0, #80	; 0x50
 8001cee:	f002 f963 	bl	8003fb8 <RadioSpiWriteRegisters>
 8001cf2:	4602      	mov	r2, r0
 8001cf4:	4b05      	ldr	r3, [pc, #20]	; (8001d0c <SpiritCalibrationVco+0x6c>)
 8001cf6:	b212      	sxth	r2, r2
 8001cf8:	4611      	mov	r1, r2
 8001cfa:	7019      	strb	r1, [r3, #0]
 8001cfc:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001d00:	705a      	strb	r2, [r3, #1]

}
 8001d02:	bf00      	nop
 8001d04:	3710      	adds	r7, #16
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	20002514 	.word	0x20002514

08001d10 <SpiritCalibrationGetVcoCalData>:
 * @brief  Returns the VCO calibration data from internal VCO calibrator.
 * @param  None.
 * @retval uint8_t VCO calibration data word.
 */
uint8_t SpiritCalibrationGetVcoCalData(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b082      	sub	sp, #8
 8001d14:	af00      	add	r7, sp, #0
  uint8_t tempRegValue;

  /* Reads the register value */
  g_xStatus = SpiritSpiReadRegisters(RCO_VCO_CALIBR_OUT0_BASE, 1, &tempRegValue);
 8001d16:	1dfb      	adds	r3, r7, #7
 8001d18:	461a      	mov	r2, r3
 8001d1a:	2101      	movs	r1, #1
 8001d1c:	20e5      	movs	r0, #229	; 0xe5
 8001d1e:	f002 f997 	bl	8004050 <RadioSpiReadRegisters>
 8001d22:	4602      	mov	r2, r0
 8001d24:	4b07      	ldr	r3, [pc, #28]	; (8001d44 <SpiritCalibrationGetVcoCalData+0x34>)
 8001d26:	b212      	sxth	r2, r2
 8001d28:	4611      	mov	r1, r2
 8001d2a:	7019      	strb	r1, [r3, #0]
 8001d2c:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001d30:	705a      	strb	r2, [r3, #1]

  /* Build and returns the VCO calibration data value */
  return (tempRegValue & 0x7F);
 8001d32:	79fb      	ldrb	r3, [r7, #7]
 8001d34:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001d38:	b2db      	uxtb	r3, r3

}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	3708      	adds	r7, #8
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	bf00      	nop
 8001d44:	20002514 	.word	0x20002514

08001d48 <SpiritCalibrationSetVcoCalDataTx>:
 * @param  cVcoCalData calibration data word to be set.
 *         This parameter is a variable of uint8_t.
 * @retval None.
 */
void SpiritCalibrationSetVcoCalDataTx(uint8_t cVcoCalData)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b084      	sub	sp, #16
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	4603      	mov	r3, r0
 8001d50:	71fb      	strb	r3, [r7, #7]
  uint8_t tempRegValue;

  /* Reads the register value */
  g_xStatus = SpiritSpiReadRegisters(RCO_VCO_CALIBR_IN1_BASE, 1, &tempRegValue);
 8001d52:	f107 030f 	add.w	r3, r7, #15
 8001d56:	461a      	mov	r2, r3
 8001d58:	2101      	movs	r1, #1
 8001d5a:	206e      	movs	r0, #110	; 0x6e
 8001d5c:	f002 f978 	bl	8004050 <RadioSpiReadRegisters>
 8001d60:	4602      	mov	r2, r0
 8001d62:	4b12      	ldr	r3, [pc, #72]	; (8001dac <SpiritCalibrationSetVcoCalDataTx+0x64>)
 8001d64:	b212      	sxth	r2, r2
 8001d66:	4611      	mov	r1, r2
 8001d68:	7019      	strb	r1, [r3, #0]
 8001d6a:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001d6e:	705a      	strb	r2, [r3, #1]

  /* Build the value to be written */
  tempRegValue &= 0x80;
 8001d70:	7bfb      	ldrb	r3, [r7, #15]
 8001d72:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001d76:	b2db      	uxtb	r3, r3
 8001d78:	73fb      	strb	r3, [r7, #15]
  tempRegValue |= cVcoCalData;
 8001d7a:	7bfa      	ldrb	r2, [r7, #15]
 8001d7c:	79fb      	ldrb	r3, [r7, #7]
 8001d7e:	4313      	orrs	r3, r2
 8001d80:	b2db      	uxtb	r3, r3
 8001d82:	73fb      	strb	r3, [r7, #15]

  /* Writes the new value of calibration data in TX */
  g_xStatus = SpiritSpiWriteRegisters(RCO_VCO_CALIBR_IN1_BASE, 1, &tempRegValue);
 8001d84:	f107 030f 	add.w	r3, r7, #15
 8001d88:	461a      	mov	r2, r3
 8001d8a:	2101      	movs	r1, #1
 8001d8c:	206e      	movs	r0, #110	; 0x6e
 8001d8e:	f002 f913 	bl	8003fb8 <RadioSpiWriteRegisters>
 8001d92:	4602      	mov	r2, r0
 8001d94:	4b05      	ldr	r3, [pc, #20]	; (8001dac <SpiritCalibrationSetVcoCalDataTx+0x64>)
 8001d96:	b212      	sxth	r2, r2
 8001d98:	4611      	mov	r1, r2
 8001d9a:	7019      	strb	r1, [r3, #0]
 8001d9c:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001da0:	705a      	strb	r2, [r3, #1]

}
 8001da2:	bf00      	nop
 8001da4:	3710      	adds	r7, #16
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd80      	pop	{r7, pc}
 8001daa:	bf00      	nop
 8001dac:	20002514 	.word	0x20002514

08001db0 <SpiritCalibrationSetVcoCalDataRx>:
 * @param  cVcoCalData calibration data word to be set.
 *         This parameter is a variable of uint8_t.
 * @retval None.
 */
void SpiritCalibrationSetVcoCalDataRx(uint8_t cVcoCalData)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b084      	sub	sp, #16
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	4603      	mov	r3, r0
 8001db8:	71fb      	strb	r3, [r7, #7]
  uint8_t tempRegValue;

  /* Reads the register value */
  g_xStatus = SpiritSpiReadRegisters(RCO_VCO_CALIBR_IN0_BASE, 1, &tempRegValue);
 8001dba:	f107 030f 	add.w	r3, r7, #15
 8001dbe:	461a      	mov	r2, r3
 8001dc0:	2101      	movs	r1, #1
 8001dc2:	206f      	movs	r0, #111	; 0x6f
 8001dc4:	f002 f944 	bl	8004050 <RadioSpiReadRegisters>
 8001dc8:	4602      	mov	r2, r0
 8001dca:	4b12      	ldr	r3, [pc, #72]	; (8001e14 <SpiritCalibrationSetVcoCalDataRx+0x64>)
 8001dcc:	b212      	sxth	r2, r2
 8001dce:	4611      	mov	r1, r2
 8001dd0:	7019      	strb	r1, [r3, #0]
 8001dd2:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001dd6:	705a      	strb	r2, [r3, #1]

  /* Build the value to be written */
  tempRegValue &= 0x80;
 8001dd8:	7bfb      	ldrb	r3, [r7, #15]
 8001dda:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001dde:	b2db      	uxtb	r3, r3
 8001de0:	73fb      	strb	r3, [r7, #15]
  tempRegValue |= cVcoCalData;
 8001de2:	7bfa      	ldrb	r2, [r7, #15]
 8001de4:	79fb      	ldrb	r3, [r7, #7]
 8001de6:	4313      	orrs	r3, r2
 8001de8:	b2db      	uxtb	r3, r3
 8001dea:	73fb      	strb	r3, [r7, #15]

  /* Writes the new value of calibration data in RX */
  g_xStatus = SpiritSpiWriteRegisters(RCO_VCO_CALIBR_IN0_BASE, 1, &tempRegValue);
 8001dec:	f107 030f 	add.w	r3, r7, #15
 8001df0:	461a      	mov	r2, r3
 8001df2:	2101      	movs	r1, #1
 8001df4:	206f      	movs	r0, #111	; 0x6f
 8001df6:	f002 f8df 	bl	8003fb8 <RadioSpiWriteRegisters>
 8001dfa:	4602      	mov	r2, r0
 8001dfc:	4b05      	ldr	r3, [pc, #20]	; (8001e14 <SpiritCalibrationSetVcoCalDataRx+0x64>)
 8001dfe:	b212      	sxth	r2, r2
 8001e00:	4611      	mov	r1, r2
 8001e02:	7019      	strb	r1, [r3, #0]
 8001e04:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001e08:	705a      	strb	r2, [r3, #1]

}
 8001e0a:	bf00      	nop
 8001e0c:	3710      	adds	r7, #16
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	20002514 	.word	0x20002514

08001e18 <SpiritCalibrationSelectVco>:
 * @param  xVco can be VCO_H or VCO_L according to which VCO select.
 *         This parameter can be a value of @ref VcoSel.
 * @retval None.
 */
void SpiritCalibrationSelectVco(VcoSel xVco)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b084      	sub	sp, #16
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	4603      	mov	r3, r0
 8001e20:	71fb      	strb	r3, [r7, #7]
  uint8_t tempRegValue;
  
  /* Check the parameter */
  s_assert_param(IS_VCO_SEL(xVco));
  
  SpiritSpiReadRegisters(SYNTH_CONFIG1_BASE, 1, &tempRegValue);
 8001e22:	f107 030f 	add.w	r3, r7, #15
 8001e26:	461a      	mov	r2, r3
 8001e28:	2101      	movs	r1, #1
 8001e2a:	209e      	movs	r0, #158	; 0x9e
 8001e2c:	f002 f910 	bl	8004050 <RadioSpiReadRegisters>
  
  tempRegValue &= 0xF9;
 8001e30:	7bfb      	ldrb	r3, [r7, #15]
 8001e32:	f023 0306 	bic.w	r3, r3, #6
 8001e36:	b2db      	uxtb	r3, r3
 8001e38:	73fb      	strb	r3, [r7, #15]
  
  if(xVco == VCO_H)
 8001e3a:	79fb      	ldrb	r3, [r7, #7]
 8001e3c:	2b01      	cmp	r3, #1
 8001e3e:	d105      	bne.n	8001e4c <SpiritCalibrationSelectVco+0x34>
  {
    tempRegValue |= 0x02;
 8001e40:	7bfb      	ldrb	r3, [r7, #15]
 8001e42:	f043 0302 	orr.w	r3, r3, #2
 8001e46:	b2db      	uxtb	r3, r3
 8001e48:	73fb      	strb	r3, [r7, #15]
 8001e4a:	e004      	b.n	8001e56 <SpiritCalibrationSelectVco+0x3e>
    
  }
  else
  {
    tempRegValue |= 0x04;
 8001e4c:	7bfb      	ldrb	r3, [r7, #15]
 8001e4e:	f043 0304 	orr.w	r3, r3, #4
 8001e52:	b2db      	uxtb	r3, r3
 8001e54:	73fb      	strb	r3, [r7, #15]
  }
  SpiritSpiWriteRegisters(SYNTH_CONFIG1_BASE, 1, &tempRegValue);  
 8001e56:	f107 030f 	add.w	r3, r7, #15
 8001e5a:	461a      	mov	r2, r3
 8001e5c:	2101      	movs	r1, #1
 8001e5e:	209e      	movs	r0, #158	; 0x9e
 8001e60:	f002 f8aa 	bl	8003fb8 <RadioSpiWriteRegisters>
  
}
 8001e64:	bf00      	nop
 8001e66:	3710      	adds	r7, #16
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bd80      	pop	{r7, pc}

08001e6c <SpiritCmdStrobeCommand>:
 * @param  xCommandCode code of the command to send.
           This parameter can be any value of @ref SpiritCmd.
 * @retval None.
 */
void SpiritCmdStrobeCommand(SpiritCmd xCommandCode)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b082      	sub	sp, #8
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	4603      	mov	r3, r0
 8001e74:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  s_assert_param(IS_SPIRIT_CMD(xCommandCode));

  g_xStatus = SpiritSpiCommandStrobes((uint8_t) xCommandCode);
 8001e76:	79fb      	ldrb	r3, [r7, #7]
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f002 f935 	bl	80040e8 <RadioSpiCommandStrobes>
 8001e7e:	4602      	mov	r2, r0
 8001e80:	4b05      	ldr	r3, [pc, #20]	; (8001e98 <SpiritCmdStrobeCommand+0x2c>)
 8001e82:	b212      	sxth	r2, r2
 8001e84:	4611      	mov	r1, r2
 8001e86:	7019      	strb	r1, [r3, #0]
 8001e88:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001e8c:	705a      	strb	r2, [r3, #1]
}
 8001e8e:	bf00      	nop
 8001e90:	3708      	adds	r7, #8
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	20002514 	.word	0x20002514

08001e9c <SpiritGpioInit>:
 * @param  pxGpioInitStruct pointer to a SGpioInit structure that
 *         contains the configuration information for the specified SPIRIT GPIO.
 * @retval None.
 */
void SpiritGpioInit(SGpioInit* pxGpioInitStruct)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b084      	sub	sp, #16
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  uint8_t tempRegValue = 0x00;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  s_assert_param(IS_SPIRIT_GPIO(pxGpioInitStruct->xSpiritGpioPin));
  s_assert_param(IS_SPIRIT_GPIO_MODE(pxGpioInitStruct->xSpiritGpioMode));
  s_assert_param(IS_SPIRIT_GPIO_IO(pxGpioInitStruct->xSpiritGpioIO));

  tempRegValue = ((uint8_t)(pxGpioInitStruct->xSpiritGpioMode) | (uint8_t)(pxGpioInitStruct->xSpiritGpioIO));
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	785a      	ldrb	r2, [r3, #1]
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	789b      	ldrb	r3, [r3, #2]
 8001eb0:	4313      	orrs	r3, r2
 8001eb2:	b2db      	uxtb	r3, r3
 8001eb4:	73fb      	strb	r3, [r7, #15]

  g_xStatus = SpiritSpiWriteRegisters(pxGpioInitStruct->xSpiritGpioPin, 1, &tempRegValue);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	781b      	ldrb	r3, [r3, #0]
 8001eba:	f107 020f 	add.w	r2, r7, #15
 8001ebe:	2101      	movs	r1, #1
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	f002 f879 	bl	8003fb8 <RadioSpiWriteRegisters>
 8001ec6:	4602      	mov	r2, r0
 8001ec8:	4b05      	ldr	r3, [pc, #20]	; (8001ee0 <SpiritGpioInit+0x44>)
 8001eca:	b212      	sxth	r2, r2
 8001ecc:	4611      	mov	r1, r2
 8001ece:	7019      	strb	r1, [r3, #0]
 8001ed0:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001ed4:	705a      	strb	r2, [r3, #1]

}
 8001ed6:	bf00      	nop
 8001ed8:	3710      	adds	r7, #16
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	20002514 	.word	0x20002514

08001ee4 <SpiritIrqDeInit>:
 * @param  pxIrqInit pointer to a variable of type @ref SpiritIrqs, in which all the
 *         bitfields will be settled to zero.
 * @retval None.
 */
void SpiritIrqDeInit(SpiritIrqs* pxIrqInit)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b084      	sub	sp, #16
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  uint8_t tempRegValue[4]={0x00,0x00,0x00,0x00};
 8001eec:	2300      	movs	r3, #0
 8001eee:	60fb      	str	r3, [r7, #12]

  if(pxIrqInit!=NULL)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d00c      	beq.n	8001f10 <SpiritIrqDeInit+0x2c>
  {
	  //SRA: fix for "dereferencing type-punned pointer will break strict-aliasing rules" warning
    //uint32_t tempValue = 0x00000000;
	SpiritIrqs tempValue;
	memset(&tempValue, 0x00, sizeof(SpiritIrqs));
 8001ef6:	f107 0308 	add.w	r3, r7, #8
 8001efa:	2204      	movs	r2, #4
 8001efc:	2100      	movs	r1, #0
 8001efe:	4618      	mov	r0, r3
 8001f00:	f009 f85a 	bl	800afb8 <memset>

    /* Sets the bitfields of passed structure to one */
    *pxIrqInit = (*(SpiritIrqs*)(&tempValue));
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	461a      	mov	r2, r3
 8001f08:	f107 0308 	add.w	r3, r7, #8
 8001f0c:	6818      	ldr	r0, [r3, #0]
 8001f0e:	6010      	str	r0, [r2, #0]
  }

  /* Writes the IRQ_MASK registers */
  g_xStatus = SpiritSpiWriteRegisters(IRQ_MASK3_BASE, 4, tempRegValue);
 8001f10:	f107 030c 	add.w	r3, r7, #12
 8001f14:	461a      	mov	r2, r3
 8001f16:	2104      	movs	r1, #4
 8001f18:	2090      	movs	r0, #144	; 0x90
 8001f1a:	f002 f84d 	bl	8003fb8 <RadioSpiWriteRegisters>
 8001f1e:	4602      	mov	r2, r0
 8001f20:	4b05      	ldr	r3, [pc, #20]	; (8001f38 <SpiritIrqDeInit+0x54>)
 8001f22:	b212      	sxth	r2, r2
 8001f24:	4611      	mov	r1, r2
 8001f26:	7019      	strb	r1, [r3, #0]
 8001f28:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001f2c:	705a      	strb	r2, [r3, #1]
}
 8001f2e:	bf00      	nop
 8001f30:	3710      	adds	r7, #16
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	20002514 	.word	0x20002514

08001f3c <SpiritIrq>:
 * @param  xNewState new state for the IRQ.
 *         This parameter can be: S_ENABLE or S_DISABLE.
 * @retval None.
 */
void SpiritIrq(IrqList xIrq, SpiritFunctionalState xNewState)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b086      	sub	sp, #24
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
 8001f44:	460b      	mov	r3, r1
 8001f46:	70fb      	strb	r3, [r7, #3]
  uint8_t tempRegValue[4];
  uint32_t tempValue = 0;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  s_assert_param(IS_SPIRIT_IRQ_LIST(xIrq));
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(xNewState));

  /* Reads the IRQ_MASK registers */
  g_xStatus = SpiritSpiReadRegisters(IRQ_MASK3_BASE, 4, tempRegValue);
 8001f4c:	f107 030c 	add.w	r3, r7, #12
 8001f50:	461a      	mov	r2, r3
 8001f52:	2104      	movs	r1, #4
 8001f54:	2090      	movs	r0, #144	; 0x90
 8001f56:	f002 f87b 	bl	8004050 <RadioSpiReadRegisters>
 8001f5a:	4602      	mov	r2, r0
 8001f5c:	4b29      	ldr	r3, [pc, #164]	; (8002004 <SpiritIrq+0xc8>)
 8001f5e:	b212      	sxth	r2, r2
 8001f60:	4611      	mov	r1, r2
 8001f62:	7019      	strb	r1, [r3, #0]
 8001f64:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001f68:	705a      	strb	r2, [r3, #1]

  /* Build the IRQ mask word */
  for(uint8_t i=0; i<4; i++)
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	74fb      	strb	r3, [r7, #19]
 8001f6e:	e011      	b.n	8001f94 <SpiritIrq+0x58>
  {
    tempValue += ((uint32_t)tempRegValue[i])<<(8*(3-i));
 8001f70:	7cfb      	ldrb	r3, [r7, #19]
 8001f72:	3318      	adds	r3, #24
 8001f74:	443b      	add	r3, r7
 8001f76:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8001f7a:	461a      	mov	r2, r3
 8001f7c:	7cfb      	ldrb	r3, [r7, #19]
 8001f7e:	f1c3 0303 	rsb	r3, r3, #3
 8001f82:	00db      	lsls	r3, r3, #3
 8001f84:	fa02 f303 	lsl.w	r3, r2, r3
 8001f88:	697a      	ldr	r2, [r7, #20]
 8001f8a:	4413      	add	r3, r2
 8001f8c:	617b      	str	r3, [r7, #20]
  for(uint8_t i=0; i<4; i++)
 8001f8e:	7cfb      	ldrb	r3, [r7, #19]
 8001f90:	3301      	adds	r3, #1
 8001f92:	74fb      	strb	r3, [r7, #19]
 8001f94:	7cfb      	ldrb	r3, [r7, #19]
 8001f96:	2b03      	cmp	r3, #3
 8001f98:	d9ea      	bls.n	8001f70 <SpiritIrq+0x34>
  }
  
  /* Rebuild the new mask according to user request */
  if(xNewState == S_DISABLE)
 8001f9a:	78fb      	ldrb	r3, [r7, #3]
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d105      	bne.n	8001fac <SpiritIrq+0x70>
  {
    tempValue &= (~xIrq);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	43db      	mvns	r3, r3
 8001fa4:	697a      	ldr	r2, [r7, #20]
 8001fa6:	4013      	ands	r3, r2
 8001fa8:	617b      	str	r3, [r7, #20]
 8001faa:	e003      	b.n	8001fb4 <SpiritIrq+0x78>
  }
  else
  {
    tempValue |= (xIrq);
 8001fac:	697a      	ldr	r2, [r7, #20]
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	4313      	orrs	r3, r2
 8001fb2:	617b      	str	r3, [r7, #20]
  }

  /* Build the array of bytes to write in the IRQ_MASK registers */
  for(uint8_t j=0; j<4; j++)
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	74bb      	strb	r3, [r7, #18]
 8001fb8:	e00e      	b.n	8001fd8 <SpiritIrq+0x9c>
  {
    tempRegValue[j] = (uint8_t)(tempValue>>(8*(3-j)));
 8001fba:	7cbb      	ldrb	r3, [r7, #18]
 8001fbc:	f1c3 0303 	rsb	r3, r3, #3
 8001fc0:	00db      	lsls	r3, r3, #3
 8001fc2:	697a      	ldr	r2, [r7, #20]
 8001fc4:	40da      	lsrs	r2, r3
 8001fc6:	7cbb      	ldrb	r3, [r7, #18]
 8001fc8:	b2d2      	uxtb	r2, r2
 8001fca:	3318      	adds	r3, #24
 8001fcc:	443b      	add	r3, r7
 8001fce:	f803 2c0c 	strb.w	r2, [r3, #-12]
  for(uint8_t j=0; j<4; j++)
 8001fd2:	7cbb      	ldrb	r3, [r7, #18]
 8001fd4:	3301      	adds	r3, #1
 8001fd6:	74bb      	strb	r3, [r7, #18]
 8001fd8:	7cbb      	ldrb	r3, [r7, #18]
 8001fda:	2b03      	cmp	r3, #3
 8001fdc:	d9ed      	bls.n	8001fba <SpiritIrq+0x7e>
  }
  
  /* Writes the new IRQ mask in the corresponding registers */
  g_xStatus = SpiritSpiWriteRegisters(IRQ_MASK3_BASE, 4, tempRegValue);
 8001fde:	f107 030c 	add.w	r3, r7, #12
 8001fe2:	461a      	mov	r2, r3
 8001fe4:	2104      	movs	r1, #4
 8001fe6:	2090      	movs	r0, #144	; 0x90
 8001fe8:	f001 ffe6 	bl	8003fb8 <RadioSpiWriteRegisters>
 8001fec:	4602      	mov	r2, r0
 8001fee:	4b05      	ldr	r3, [pc, #20]	; (8002004 <SpiritIrq+0xc8>)
 8001ff0:	b212      	sxth	r2, r2
 8001ff2:	4611      	mov	r1, r2
 8001ff4:	7019      	strb	r1, [r3, #0]
 8001ff6:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001ffa:	705a      	strb	r2, [r3, #1]

}
 8001ffc:	bf00      	nop
 8001ffe:	3718      	adds	r7, #24
 8002000:	46bd      	mov	sp, r7
 8002002:	bd80      	pop	{r7, pc}
 8002004:	20002514 	.word	0x20002514

08002008 <SpiritIrqGetStatus>:
 * myIrqStatus.IRQ_XO_COUNT_EXPIRED and myIrqStatus.IRQ_VALID_SYNC are equals to 1
 * while all the other bitfields are equals to zero.
 * @retval None.
 */
void SpiritIrqGetStatus(SpiritIrqs* pxIrqStatus)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b086      	sub	sp, #24
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  uint8_t tempRegValue[4];
  uint8_t* pIrqPointer = (uint8_t*)pxIrqStatus;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	617b      	str	r3, [r7, #20]
  
  /* Reads IRQ_STATUS registers */
  g_xStatus = SpiritSpiReadRegisters(IRQ_STATUS3_BASE, 4, tempRegValue);
 8002014:	f107 030c 	add.w	r3, r7, #12
 8002018:	461a      	mov	r2, r3
 800201a:	2104      	movs	r1, #4
 800201c:	20fa      	movs	r0, #250	; 0xfa
 800201e:	f002 f817 	bl	8004050 <RadioSpiReadRegisters>
 8002022:	4602      	mov	r2, r0
 8002024:	4b10      	ldr	r3, [pc, #64]	; (8002068 <SpiritIrqGetStatus+0x60>)
 8002026:	b212      	sxth	r2, r2
 8002028:	4611      	mov	r1, r2
 800202a:	7019      	strb	r1, [r3, #0]
 800202c:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002030:	705a      	strb	r2, [r3, #1]

  /* Build the IRQ Status word */
  for(uint8_t i=0; i<4; i++)
 8002032:	2300      	movs	r3, #0
 8002034:	74fb      	strb	r3, [r7, #19]
 8002036:	e00e      	b.n	8002056 <SpiritIrqGetStatus+0x4e>
  {
    *pIrqPointer = tempRegValue[3-i];
 8002038:	7cfb      	ldrb	r3, [r7, #19]
 800203a:	f1c3 0303 	rsb	r3, r3, #3
 800203e:	3318      	adds	r3, #24
 8002040:	443b      	add	r3, r7
 8002042:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 8002046:	697b      	ldr	r3, [r7, #20]
 8002048:	701a      	strb	r2, [r3, #0]
    pIrqPointer++;
 800204a:	697b      	ldr	r3, [r7, #20]
 800204c:	3301      	adds	r3, #1
 800204e:	617b      	str	r3, [r7, #20]
  for(uint8_t i=0; i<4; i++)
 8002050:	7cfb      	ldrb	r3, [r7, #19]
 8002052:	3301      	adds	r3, #1
 8002054:	74fb      	strb	r3, [r7, #19]
 8002056:	7cfb      	ldrb	r3, [r7, #19]
 8002058:	2b03      	cmp	r3, #3
 800205a:	d9ed      	bls.n	8002038 <SpiritIrqGetStatus+0x30>
  }
}
 800205c:	bf00      	nop
 800205e:	bf00      	nop
 8002060:	3718      	adds	r7, #24
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}
 8002066:	bf00      	nop
 8002068:	20002514 	.word	0x20002514

0800206c <SpiritIrqClearStatus>:
 * @brief  Clear the IRQ status registers.
 * @param  None.
 * @retval None.
 */
void SpiritIrqClearStatus(void)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b082      	sub	sp, #8
 8002070:	af00      	add	r7, sp, #0
  uint8_t tempRegValue[4];

  /* Reads the IRQ_STATUS registers clearing all the flags */
  g_xStatus = SpiritSpiReadRegisters(IRQ_STATUS3_BASE, 4, tempRegValue);
 8002072:	1d3b      	adds	r3, r7, #4
 8002074:	461a      	mov	r2, r3
 8002076:	2104      	movs	r1, #4
 8002078:	20fa      	movs	r0, #250	; 0xfa
 800207a:	f001 ffe9 	bl	8004050 <RadioSpiReadRegisters>
 800207e:	4602      	mov	r2, r0
 8002080:	4b05      	ldr	r3, [pc, #20]	; (8002098 <SpiritIrqClearStatus+0x2c>)
 8002082:	b212      	sxth	r2, r2
 8002084:	4611      	mov	r1, r2
 8002086:	7019      	strb	r1, [r3, #0]
 8002088:	f3c2 2207 	ubfx	r2, r2, #8, #8
 800208c:	705a      	strb	r2, [r3, #1]

}
 800208e:	bf00      	nop
 8002090:	3708      	adds	r7, #8
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	20002514 	.word	0x20002514

0800209c <SpiritLinearFifoReadNumElementsRxFifo>:
 * @brief  Returns the number of elements in the Rx FIFO.
 * @param  None.
 * @retval uint8_t Number of elements in the Rx FIFO.
 */
uint8_t SpiritLinearFifoReadNumElementsRxFifo(void)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b082      	sub	sp, #8
 80020a0:	af00      	add	r7, sp, #0
  uint8_t tempRegValue;

  /* Reads the register value */
  g_xStatus = SpiritSpiReadRegisters(LINEAR_FIFO_STATUS0_BASE, 1, &tempRegValue);
 80020a2:	1dfb      	adds	r3, r7, #7
 80020a4:	461a      	mov	r2, r3
 80020a6:	2101      	movs	r1, #1
 80020a8:	20e7      	movs	r0, #231	; 0xe7
 80020aa:	f001 ffd1 	bl	8004050 <RadioSpiReadRegisters>
 80020ae:	4602      	mov	r2, r0
 80020b0:	4b07      	ldr	r3, [pc, #28]	; (80020d0 <SpiritLinearFifoReadNumElementsRxFifo+0x34>)
 80020b2:	b212      	sxth	r2, r2
 80020b4:	4611      	mov	r1, r2
 80020b6:	7019      	strb	r1, [r3, #0]
 80020b8:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80020bc:	705a      	strb	r2, [r3, #1]

  /* Build and return value */
  return (tempRegValue & 0x7F);
 80020be:	79fb      	ldrb	r3, [r7, #7]
 80020c0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80020c4:	b2db      	uxtb	r3, r3

}
 80020c6:	4618      	mov	r0, r3
 80020c8:	3708      	adds	r7, #8
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	bf00      	nop
 80020d0:	20002514 	.word	0x20002514

080020d4 <SpiritManagementSetFrequencyBase>:
* @brief  Private SpiritRadioSetFrequencyBase function only used in SpiritManagementWaVcoCalibration.
* @param  lFBase the base carrier frequency expressed in Hz as unsigned word.
* @retval None.
*/
void SpiritManagementSetFrequencyBase(uint32_t lFBase)
{
 80020d4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80020d8:	b08a      	sub	sp, #40	; 0x28
 80020da:	af00      	add	r7, sp, #0
 80020dc:	6078      	str	r0, [r7, #4]
  
  /* Check the parameter */
  s_assert_param(IS_FREQUENCY_BAND(lFBase));
  
  /* Search the operating band */
  if(IS_FREQUENCY_BAND_HIGH(lFBase))
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	4a70      	ldr	r2, [pc, #448]	; (80022a4 <SpiritManagementSetFrequencyBase+0x1d0>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d307      	bcc.n	80020f6 <SpiritManagementSetFrequencyBase+0x22>
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	4a6f      	ldr	r2, [pc, #444]	; (80022a8 <SpiritManagementSetFrequencyBase+0x1d4>)
 80020ea:	4293      	cmp	r3, r2
 80020ec:	d803      	bhi.n	80020f6 <SpiritManagementSetFrequencyBase+0x22>
  {
    band = HIGH_BAND;
 80020ee:	2300      	movs	r3, #0
 80020f0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80020f4:	e01a      	b.n	800212c <SpiritManagementSetFrequencyBase+0x58>
  }
  else if(IS_FREQUENCY_BAND_MIDDLE(lFBase))
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	4a6c      	ldr	r2, [pc, #432]	; (80022ac <SpiritManagementSetFrequencyBase+0x1d8>)
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d907      	bls.n	800210e <SpiritManagementSetFrequencyBase+0x3a>
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	4a6b      	ldr	r2, [pc, #428]	; (80022b0 <SpiritManagementSetFrequencyBase+0x1dc>)
 8002102:	4293      	cmp	r3, r2
 8002104:	d803      	bhi.n	800210e <SpiritManagementSetFrequencyBase+0x3a>
  {
    band = MIDDLE_BAND;
 8002106:	2301      	movs	r3, #1
 8002108:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800210c:	e00e      	b.n	800212c <SpiritManagementSetFrequencyBase+0x58>
  }
  else if(IS_FREQUENCY_BAND_LOW(lFBase))
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	4a68      	ldr	r2, [pc, #416]	; (80022b4 <SpiritManagementSetFrequencyBase+0x1e0>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d907      	bls.n	8002126 <SpiritManagementSetFrequencyBase+0x52>
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	4a67      	ldr	r2, [pc, #412]	; (80022b8 <SpiritManagementSetFrequencyBase+0x1e4>)
 800211a:	4293      	cmp	r3, r2
 800211c:	d803      	bhi.n	8002126 <SpiritManagementSetFrequencyBase+0x52>
  {
    band = LOW_BAND;
 800211e:	2302      	movs	r3, #2
 8002120:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8002124:	e002      	b.n	800212c <SpiritManagementSetFrequencyBase+0x58>
  }
  else //if(IS_FREQUENCY_BAND_VERY_LOW(lFBase))
  {
    band = VERY_LOW_BAND;
 8002126:	2303      	movs	r3, #3
 8002128:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  
  int32_t FOffset  = SpiritRadioGetFrequencyOffset();
 800212c:	f001 f830 	bl	8003190 <SpiritRadioGetFrequencyOffset>
 8002130:	6238      	str	r0, [r7, #32]
  uint32_t lChannelSpace  = SpiritRadioGetChannelSpace();
 8002132:	f001 f80d 	bl	8003150 <SpiritRadioGetChannelSpace>
 8002136:	61f8      	str	r0, [r7, #28]
  uint8_t cChannelNum = SpiritRadioGetChannel();
 8002138:	f000 fff2 	bl	8003120 <SpiritRadioGetChannel>
 800213c:	4603      	mov	r3, r0
 800213e:	76fb      	strb	r3, [r7, #27]
  
  /* Calculates the channel center frequency */
  Fc = lFBase + FOffset + lChannelSpace*cChannelNum;
 8002140:	6a3a      	ldr	r2, [r7, #32]
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	441a      	add	r2, r3
 8002146:	7efb      	ldrb	r3, [r7, #27]
 8002148:	69f9      	ldr	r1, [r7, #28]
 800214a:	fb01 f303 	mul.w	r3, r1, r3
 800214e:	4413      	add	r3, r2
 8002150:	617b      	str	r3, [r7, #20]
  
  /* Reads the reference divider */
  uint8_t cRefDiv = (uint8_t)SpiritRadioGetRefDiv()+1;
 8002152:	f001 fe0d 	bl	8003d70 <SpiritRadioGetRefDiv>
 8002156:	4603      	mov	r3, r0
 8002158:	3301      	adds	r3, #1
 800215a:	74fb      	strb	r3, [r7, #19]
  
  switch(band)
 800215c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002160:	2b03      	cmp	r3, #3
 8002162:	d83a      	bhi.n	80021da <SpiritManagementSetFrequencyBase+0x106>
 8002164:	a201      	add	r2, pc, #4	; (adr r2, 800216c <SpiritManagementSetFrequencyBase+0x98>)
 8002166:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800216a:	bf00      	nop
 800216c:	080021c5 	.word	0x080021c5
 8002170:	080021ad 	.word	0x080021ad
 8002174:	08002195 	.word	0x08002195
 8002178:	0800217d 	.word	0x0800217d
  {
  case VERY_LOW_BAND:
    if(Fc<161281250)
 800217c:	697b      	ldr	r3, [r7, #20]
 800217e:	4a4f      	ldr	r2, [pc, #316]	; (80022bc <SpiritManagementSetFrequencyBase+0x1e8>)
 8002180:	4293      	cmp	r3, r2
 8002182:	d803      	bhi.n	800218c <SpiritManagementSetFrequencyBase+0xb8>
    {
      SpiritCalibrationSelectVco(VCO_L);
 8002184:	2000      	movs	r0, #0
 8002186:	f7ff fe47 	bl	8001e18 <SpiritCalibrationSelectVco>
    }
    else
    {
      SpiritCalibrationSelectVco(VCO_H);
    }
    break;
 800218a:	e026      	b.n	80021da <SpiritManagementSetFrequencyBase+0x106>
      SpiritCalibrationSelectVco(VCO_H);
 800218c:	2001      	movs	r0, #1
 800218e:	f7ff fe43 	bl	8001e18 <SpiritCalibrationSelectVco>
    break;
 8002192:	e022      	b.n	80021da <SpiritManagementSetFrequencyBase+0x106>
    
  case LOW_BAND:
    if(Fc<322562500)
 8002194:	697b      	ldr	r3, [r7, #20]
 8002196:	4a4a      	ldr	r2, [pc, #296]	; (80022c0 <SpiritManagementSetFrequencyBase+0x1ec>)
 8002198:	4293      	cmp	r3, r2
 800219a:	d803      	bhi.n	80021a4 <SpiritManagementSetFrequencyBase+0xd0>
    {
      SpiritCalibrationSelectVco(VCO_L);
 800219c:	2000      	movs	r0, #0
 800219e:	f7ff fe3b 	bl	8001e18 <SpiritCalibrationSelectVco>
    }
    else
    {
      SpiritCalibrationSelectVco(VCO_H);
    }
    break;
 80021a2:	e01a      	b.n	80021da <SpiritManagementSetFrequencyBase+0x106>
      SpiritCalibrationSelectVco(VCO_H);
 80021a4:	2001      	movs	r0, #1
 80021a6:	f7ff fe37 	bl	8001e18 <SpiritCalibrationSelectVco>
    break;
 80021aa:	e016      	b.n	80021da <SpiritManagementSetFrequencyBase+0x106>
    
  case MIDDLE_BAND:
    if(Fc<430083334)
 80021ac:	697b      	ldr	r3, [r7, #20]
 80021ae:	4a45      	ldr	r2, [pc, #276]	; (80022c4 <SpiritManagementSetFrequencyBase+0x1f0>)
 80021b0:	4293      	cmp	r3, r2
 80021b2:	d803      	bhi.n	80021bc <SpiritManagementSetFrequencyBase+0xe8>
    {
      SpiritCalibrationSelectVco(VCO_L);
 80021b4:	2000      	movs	r0, #0
 80021b6:	f7ff fe2f 	bl	8001e18 <SpiritCalibrationSelectVco>
    }
    else
    {
      SpiritCalibrationSelectVco(VCO_H);
    }
    break;
 80021ba:	e00e      	b.n	80021da <SpiritManagementSetFrequencyBase+0x106>
      SpiritCalibrationSelectVco(VCO_H);
 80021bc:	2001      	movs	r0, #1
 80021be:	f7ff fe2b 	bl	8001e18 <SpiritCalibrationSelectVco>
    break;
 80021c2:	e00a      	b.n	80021da <SpiritManagementSetFrequencyBase+0x106>
    
  case HIGH_BAND:
    if(Fc<860166667)
 80021c4:	697b      	ldr	r3, [r7, #20]
 80021c6:	4a40      	ldr	r2, [pc, #256]	; (80022c8 <SpiritManagementSetFrequencyBase+0x1f4>)
 80021c8:	4293      	cmp	r3, r2
 80021ca:	d803      	bhi.n	80021d4 <SpiritManagementSetFrequencyBase+0x100>
    {
      SpiritCalibrationSelectVco(VCO_L);
 80021cc:	2000      	movs	r0, #0
 80021ce:	f7ff fe23 	bl	8001e18 <SpiritCalibrationSelectVco>
 80021d2:	e002      	b.n	80021da <SpiritManagementSetFrequencyBase+0x106>
    }
    else
    {
      SpiritCalibrationSelectVco(VCO_H);
 80021d4:	2001      	movs	r0, #1
 80021d6:	f7ff fe1f 	bl	8001e18 <SpiritCalibrationSelectVco>
    }
  }
  
  /* Search the VCO charge pump word and set the corresponding register */
  wcp = SpiritRadioSearchWCP(Fc);
 80021da:	6978      	ldr	r0, [r7, #20]
 80021dc:	f000 feb8 	bl	8002f50 <SpiritRadioSearchWCP>
 80021e0:	4603      	mov	r3, r0
 80021e2:	74bb      	strb	r3, [r7, #18]
  
  synthWord = (uint32_t)(lFBase*(((double)(FBASE_DIVIDER*cRefDiv*s_vectcBHalfFactor[band]))/SpiritRadioGetXtalFrequency()));
 80021e4:	6878      	ldr	r0, [r7, #4]
 80021e6:	f7fe f98d 	bl	8000504 <__aeabi_ui2d>
 80021ea:	4604      	mov	r4, r0
 80021ec:	460d      	mov	r5, r1
 80021ee:	7cfb      	ldrb	r3, [r7, #19]
 80021f0:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80021f4:	4935      	ldr	r1, [pc, #212]	; (80022cc <SpiritManagementSetFrequencyBase+0x1f8>)
 80021f6:	5c8a      	ldrb	r2, [r1, r2]
 80021f8:	fb02 f303 	mul.w	r3, r2, r3
 80021fc:	049b      	lsls	r3, r3, #18
 80021fe:	4618      	mov	r0, r3
 8002200:	f7fe f990 	bl	8000524 <__aeabi_i2d>
 8002204:	4680      	mov	r8, r0
 8002206:	4689      	mov	r9, r1
 8002208:	f001 fe26 	bl	8003e58 <SpiritRadioGetXtalFrequency>
 800220c:	4603      	mov	r3, r0
 800220e:	4618      	mov	r0, r3
 8002210:	f7fe f978 	bl	8000504 <__aeabi_ui2d>
 8002214:	4602      	mov	r2, r0
 8002216:	460b      	mov	r3, r1
 8002218:	4640      	mov	r0, r8
 800221a:	4649      	mov	r1, r9
 800221c:	f7fe fb16 	bl	800084c <__aeabi_ddiv>
 8002220:	4602      	mov	r2, r0
 8002222:	460b      	mov	r3, r1
 8002224:	4620      	mov	r0, r4
 8002226:	4629      	mov	r1, r5
 8002228:	f7fe f9e6 	bl	80005f8 <__aeabi_dmul>
 800222c:	4602      	mov	r2, r0
 800222e:	460b      	mov	r3, r1
 8002230:	4610      	mov	r0, r2
 8002232:	4619      	mov	r1, r3
 8002234:	f7fe fbf2 	bl	8000a1c <__aeabi_d2uiz>
 8002238:	4603      	mov	r3, r0
 800223a:	60fb      	str	r3, [r7, #12]
  
  /* Build the array of registers values for the analog part */
  anaRadioRegArray[0] = (uint8_t)(((synthWord>>21)&(0x0000001F))|(wcp<<5));
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	0d5b      	lsrs	r3, r3, #21
 8002240:	b2db      	uxtb	r3, r3
 8002242:	f003 031f 	and.w	r3, r3, #31
 8002246:	b2da      	uxtb	r2, r3
 8002248:	7cbb      	ldrb	r3, [r7, #18]
 800224a:	015b      	lsls	r3, r3, #5
 800224c:	b2db      	uxtb	r3, r3
 800224e:	4313      	orrs	r3, r2
 8002250:	b2db      	uxtb	r3, r3
 8002252:	723b      	strb	r3, [r7, #8]
  anaRadioRegArray[1] = (uint8_t)((synthWord>>13)&(0x000000FF));
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	0b5b      	lsrs	r3, r3, #13
 8002258:	b2db      	uxtb	r3, r3
 800225a:	727b      	strb	r3, [r7, #9]
  anaRadioRegArray[2] = (uint8_t)((synthWord>>5)&(0x000000FF));
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	095b      	lsrs	r3, r3, #5
 8002260:	b2db      	uxtb	r3, r3
 8002262:	72bb      	strb	r3, [r7, #10]
  anaRadioRegArray[3] = (uint8_t)(((synthWord&0x0000001F)<<3)| s_vectcBandRegValue[band]);
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	b2db      	uxtb	r3, r3
 8002268:	00db      	lsls	r3, r3, #3
 800226a:	b2da      	uxtb	r2, r3
 800226c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002270:	4917      	ldr	r1, [pc, #92]	; (80022d0 <SpiritManagementSetFrequencyBase+0x1fc>)
 8002272:	5ccb      	ldrb	r3, [r1, r3]
 8002274:	4313      	orrs	r3, r2
 8002276:	b2db      	uxtb	r3, r3
 8002278:	72fb      	strb	r3, [r7, #11]
  
  /* Configures the needed Analog Radio registers */
  g_xStatus = SpiritSpiWriteRegisters(SYNT3_BASE, 4, anaRadioRegArray);
 800227a:	f107 0308 	add.w	r3, r7, #8
 800227e:	461a      	mov	r2, r3
 8002280:	2104      	movs	r1, #4
 8002282:	2008      	movs	r0, #8
 8002284:	f001 fe98 	bl	8003fb8 <RadioSpiWriteRegisters>
 8002288:	4602      	mov	r2, r0
 800228a:	4b12      	ldr	r3, [pc, #72]	; (80022d4 <SpiritManagementSetFrequencyBase+0x200>)
 800228c:	b212      	sxth	r2, r2
 800228e:	4611      	mov	r1, r2
 8002290:	7019      	strb	r1, [r3, #0]
 8002292:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002296:	705a      	strb	r2, [r3, #1]
}
 8002298:	bf00      	nop
 800229a:	3728      	adds	r7, #40	; 0x28
 800229c:	46bd      	mov	sp, r7
 800229e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80022a2:	bf00      	nop
 80022a4:	2e5f5680 	.word	0x2e5f5680
 80022a8:	390c2fe0 	.word	0x390c2fe0
 80022ac:	1701e47f 	.word	0x1701e47f
 80022b0:	1c146a60 	.word	0x1c146a60
 80022b4:	11d260bf 	.word	0x11d260bf
 80022b8:	14ced7e0 	.word	0x14ced7e0
 80022bc:	099cf4e1 	.word	0x099cf4e1
 80022c0:	1339e9c3 	.word	0x1339e9c3
 80022c4:	19a28d05 	.word	0x19a28d05
 80022c8:	33451a0a 	.word	0x33451a0a
 80022cc:	0800bb90 	.word	0x0800bb90
 80022d0:	0800bb8c 	.word	0x0800bb8c
 80022d4:	20002514 	.word	0x20002514

080022d8 <SpiritManagementWaVcoCalibration>:

uint8_t SpiritManagementWaVcoCalibration(void)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b084      	sub	sp, #16
 80022dc:	af00      	add	r7, sp, #0
  uint8_t s_cVcoWordRx;
  uint8_t s_cVcoWordTx;
  uint32_t nFreq;
  uint8_t cRestore = 0;
 80022de:	2300      	movs	r3, #0
 80022e0:	73fb      	strb	r3, [r7, #15]
  uint8_t cStandby = 0;
 80022e2:	2300      	movs	r3, #0
 80022e4:	73bb      	strb	r3, [r7, #14]
  uint32_t xtal_frequency = SpiritRadioGetXtalFrequency();
 80022e6:	f001 fdb7 	bl	8003e58 <SpiritRadioGetXtalFrequency>
 80022ea:	60b8      	str	r0, [r7, #8]
  uint8_t nLockwon=0;
 80022ec:	2300      	movs	r3, #0
 80022ee:	737b      	strb	r3, [r7, #13]
  
  /* Enable the reference divider if the XTAL is between 48 and 52 MHz */
  if(xtal_frequency>DOUBLE_XTAL_THR)
 80022f0:	68bb      	ldr	r3, [r7, #8]
 80022f2:	4a57      	ldr	r2, [pc, #348]	; (8002450 <SpiritManagementWaVcoCalibration+0x178>)
 80022f4:	4293      	cmp	r3, r2
 80022f6:	d90f      	bls.n	8002318 <SpiritManagementWaVcoCalibration+0x40>
  {
    if(!SpiritRadioGetRefDiv())
 80022f8:	f001 fd3a 	bl	8003d70 <SpiritRadioGetRefDiv>
 80022fc:	4603      	mov	r3, r0
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d10a      	bne.n	8002318 <SpiritManagementWaVcoCalibration+0x40>
    {
      cRestore = 1;
 8002302:	2301      	movs	r3, #1
 8002304:	73fb      	strb	r3, [r7, #15]
      nFreq = SpiritRadioGetFrequencyBase();
 8002306:	f001 f8a5 	bl	8003454 <SpiritRadioGetFrequencyBase>
 800230a:	6078      	str	r0, [r7, #4]
      SpiritRadioSetRefDiv(S_ENABLE);
 800230c:	2001      	movs	r0, #1
 800230e:	f001 fcff 	bl	8003d10 <SpiritRadioSetRefDiv>
      SpiritManagementSetFrequencyBase(nFreq);
 8002312:	6878      	ldr	r0, [r7, #4]
 8002314:	f7ff fede 	bl	80020d4 <SpiritManagementSetFrequencyBase>
    }
  }
  nFreq = SpiritRadioGetFrequencyBase();
 8002318:	f001 f89c 	bl	8003454 <SpiritRadioGetFrequencyBase>
 800231c:	6078      	str	r0, [r7, #4]
  
  /* Increase the VCO current */
  uint8_t tmp = 0x25; SpiritSpiWriteRegisters(0xA1,1,&tmp);
 800231e:	2325      	movs	r3, #37	; 0x25
 8002320:	707b      	strb	r3, [r7, #1]
 8002322:	1c7b      	adds	r3, r7, #1
 8002324:	461a      	mov	r2, r3
 8002326:	2101      	movs	r1, #1
 8002328:	20a1      	movs	r0, #161	; 0xa1
 800232a:	f001 fe45 	bl	8003fb8 <RadioSpiWriteRegisters>
  
  SpiritCalibrationVco(S_ENABLE);
 800232e:	2001      	movs	r0, #1
 8002330:	f7ff fcb6 	bl	8001ca0 <SpiritCalibrationVco>
  
  SpiritRefreshStatus();
 8002334:	f001 fe0e 	bl	8003f54 <SpiritRefreshStatus>
  if(g_xStatus.MC_STATE == MC_STATE_STANDBY)
 8002338:	4b46      	ldr	r3, [pc, #280]	; (8002454 <SpiritManagementWaVcoCalibration+0x17c>)
 800233a:	781b      	ldrb	r3, [r3, #0]
 800233c:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8002340:	b2db      	uxtb	r3, r3
 8002342:	2b40      	cmp	r3, #64	; 0x40
 8002344:	d10d      	bne.n	8002362 <SpiritManagementWaVcoCalibration+0x8a>
  {
    cStandby = 1;
 8002346:	2301      	movs	r3, #1
 8002348:	73bb      	strb	r3, [r7, #14]
    SpiritCmdStrobeReady();
 800234a:	2062      	movs	r0, #98	; 0x62
 800234c:	f7ff fd8e 	bl	8001e6c <SpiritCmdStrobeCommand>
    do{
      SpiritRefreshStatus();
 8002350:	f001 fe00 	bl	8003f54 <SpiritRefreshStatus>
      
    }while(g_xStatus.MC_STATE != MC_STATE_READY); 
 8002354:	4b3f      	ldr	r3, [pc, #252]	; (8002454 <SpiritManagementWaVcoCalibration+0x17c>)
 8002356:	781b      	ldrb	r3, [r3, #0]
 8002358:	f3c3 0346 	ubfx	r3, r3, #1, #7
 800235c:	b2db      	uxtb	r3, r3
 800235e:	2b03      	cmp	r3, #3
 8002360:	d1f6      	bne.n	8002350 <SpiritManagementWaVcoCalibration+0x78>
  }
  
  SpiritCmdStrobeLockTx();
 8002362:	2066      	movs	r0, #102	; 0x66
 8002364:	f7ff fd82 	bl	8001e6c <SpiritCmdStrobeCommand>
  
  nLockwon=0;
 8002368:	2300      	movs	r3, #0
 800236a:	737b      	strb	r3, [r7, #13]
  do{
    SpiritRefreshStatus();
 800236c:	f001 fdf2 	bl	8003f54 <SpiritRefreshStatus>
    if(g_xStatus.MC_STATE == MC_STATE_LOCKWON)
 8002370:	4b38      	ldr	r3, [pc, #224]	; (8002454 <SpiritManagementWaVcoCalibration+0x17c>)
 8002372:	781b      	ldrb	r3, [r3, #0]
 8002374:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8002378:	b2db      	uxtb	r3, r3
 800237a:	2b13      	cmp	r3, #19
 800237c:	d106      	bne.n	800238c <SpiritManagementWaVcoCalibration+0xb4>
    {
      if(nLockwon++==5) return 1;
 800237e:	7b7b      	ldrb	r3, [r7, #13]
 8002380:	1c5a      	adds	r2, r3, #1
 8002382:	737a      	strb	r2, [r7, #13]
 8002384:	2b05      	cmp	r3, #5
 8002386:	d101      	bne.n	800238c <SpiritManagementWaVcoCalibration+0xb4>
 8002388:	2301      	movs	r3, #1
 800238a:	e05d      	b.n	8002448 <SpiritManagementWaVcoCalibration+0x170>
    }
  }while(g_xStatus.MC_STATE != MC_STATE_LOCK);
 800238c:	4b31      	ldr	r3, [pc, #196]	; (8002454 <SpiritManagementWaVcoCalibration+0x17c>)
 800238e:	781b      	ldrb	r3, [r3, #0]
 8002390:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8002394:	b2db      	uxtb	r3, r3
 8002396:	2b0f      	cmp	r3, #15
 8002398:	d1e8      	bne.n	800236c <SpiritManagementWaVcoCalibration+0x94>
    
  s_cVcoWordTx = SpiritCalibrationGetVcoCalData();
 800239a:	f7ff fcb9 	bl	8001d10 <SpiritCalibrationGetVcoCalData>
 800239e:	4603      	mov	r3, r0
 80023a0:	70fb      	strb	r3, [r7, #3]
  
  SpiritCmdStrobeReady();
 80023a2:	2062      	movs	r0, #98	; 0x62
 80023a4:	f7ff fd62 	bl	8001e6c <SpiritCmdStrobeCommand>
  
  do{
    SpiritRefreshStatus();
 80023a8:	f001 fdd4 	bl	8003f54 <SpiritRefreshStatus>
  }while(g_xStatus.MC_STATE != MC_STATE_READY); 
 80023ac:	4b29      	ldr	r3, [pc, #164]	; (8002454 <SpiritManagementWaVcoCalibration+0x17c>)
 80023ae:	781b      	ldrb	r3, [r3, #0]
 80023b0:	f3c3 0346 	ubfx	r3, r3, #1, #7
 80023b4:	b2db      	uxtb	r3, r3
 80023b6:	2b03      	cmp	r3, #3
 80023b8:	d1f6      	bne.n	80023a8 <SpiritManagementWaVcoCalibration+0xd0>
  
    
  SpiritCmdStrobeLockRx();
 80023ba:	2065      	movs	r0, #101	; 0x65
 80023bc:	f7ff fd56 	bl	8001e6c <SpiritCmdStrobeCommand>
  
  nLockwon=0;
 80023c0:	2300      	movs	r3, #0
 80023c2:	737b      	strb	r3, [r7, #13]
  do{
    SpiritRefreshStatus();
 80023c4:	f001 fdc6 	bl	8003f54 <SpiritRefreshStatus>
    if(g_xStatus.MC_STATE == MC_STATE_LOCKWON)
 80023c8:	4b22      	ldr	r3, [pc, #136]	; (8002454 <SpiritManagementWaVcoCalibration+0x17c>)
 80023ca:	781b      	ldrb	r3, [r3, #0]
 80023cc:	f3c3 0346 	ubfx	r3, r3, #1, #7
 80023d0:	b2db      	uxtb	r3, r3
 80023d2:	2b13      	cmp	r3, #19
 80023d4:	d106      	bne.n	80023e4 <SpiritManagementWaVcoCalibration+0x10c>
    {
      if(nLockwon++==5) return 1;
 80023d6:	7b7b      	ldrb	r3, [r7, #13]
 80023d8:	1c5a      	adds	r2, r3, #1
 80023da:	737a      	strb	r2, [r7, #13]
 80023dc:	2b05      	cmp	r3, #5
 80023de:	d101      	bne.n	80023e4 <SpiritManagementWaVcoCalibration+0x10c>
 80023e0:	2301      	movs	r3, #1
 80023e2:	e031      	b.n	8002448 <SpiritManagementWaVcoCalibration+0x170>
    }
  }while(g_xStatus.MC_STATE != MC_STATE_LOCK);
 80023e4:	4b1b      	ldr	r3, [pc, #108]	; (8002454 <SpiritManagementWaVcoCalibration+0x17c>)
 80023e6:	781b      	ldrb	r3, [r3, #0]
 80023e8:	f3c3 0346 	ubfx	r3, r3, #1, #7
 80023ec:	b2db      	uxtb	r3, r3
 80023ee:	2b0f      	cmp	r3, #15
 80023f0:	d1e8      	bne.n	80023c4 <SpiritManagementWaVcoCalibration+0xec>
  
  s_cVcoWordRx = SpiritCalibrationGetVcoCalData();
 80023f2:	f7ff fc8d 	bl	8001d10 <SpiritCalibrationGetVcoCalData>
 80023f6:	4603      	mov	r3, r0
 80023f8:	70bb      	strb	r3, [r7, #2]
  
  SpiritCmdStrobeReady();
 80023fa:	2062      	movs	r0, #98	; 0x62
 80023fc:	f7ff fd36 	bl	8001e6c <SpiritCmdStrobeCommand>
  
  do{
    SpiritRefreshStatus();
 8002400:	f001 fda8 	bl	8003f54 <SpiritRefreshStatus>
   
  }while(g_xStatus.MC_STATE != MC_STATE_READY);
 8002404:	4b13      	ldr	r3, [pc, #76]	; (8002454 <SpiritManagementWaVcoCalibration+0x17c>)
 8002406:	781b      	ldrb	r3, [r3, #0]
 8002408:	f3c3 0346 	ubfx	r3, r3, #1, #7
 800240c:	b2db      	uxtb	r3, r3
 800240e:	2b03      	cmp	r3, #3
 8002410:	d1f6      	bne.n	8002400 <SpiritManagementWaVcoCalibration+0x128>
  
  if(cStandby == 1)
 8002412:	7bbb      	ldrb	r3, [r7, #14]
 8002414:	2b01      	cmp	r3, #1
 8002416:	d102      	bne.n	800241e <SpiritManagementWaVcoCalibration+0x146>
  {
    SpiritCmdStrobeStandby();    
 8002418:	2063      	movs	r0, #99	; 0x63
 800241a:	f7ff fd27 	bl	8001e6c <SpiritCmdStrobeCommand>
  }
  SpiritCalibrationVco(S_DISABLE);
 800241e:	2000      	movs	r0, #0
 8002420:	f7ff fc3e 	bl	8001ca0 <SpiritCalibrationVco>
  
  /* Disable the reference divider if the XTAL is between 48 and 52 MHz */
  if(cRestore)
 8002424:	7bfb      	ldrb	r3, [r7, #15]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d005      	beq.n	8002436 <SpiritManagementWaVcoCalibration+0x15e>
  {
    SpiritRadioSetRefDiv(S_DISABLE);    
 800242a:	2000      	movs	r0, #0
 800242c:	f001 fc70 	bl	8003d10 <SpiritRadioSetRefDiv>
    SpiritManagementSetFrequencyBase(nFreq);
 8002430:	6878      	ldr	r0, [r7, #4]
 8002432:	f7ff fe4f 	bl	80020d4 <SpiritManagementSetFrequencyBase>
  }
  
  
  SpiritCalibrationSetVcoCalDataTx(s_cVcoWordTx);
 8002436:	78fb      	ldrb	r3, [r7, #3]
 8002438:	4618      	mov	r0, r3
 800243a:	f7ff fc85 	bl	8001d48 <SpiritCalibrationSetVcoCalDataTx>
  SpiritCalibrationSetVcoCalDataRx(s_cVcoWordRx);
 800243e:	78bb      	ldrb	r3, [r7, #2]
 8002440:	4618      	mov	r0, r3
 8002442:	f7ff fcb5 	bl	8001db0 <SpiritCalibrationSetVcoCalDataRx>
  
  return 0;
 8002446:	2300      	movs	r3, #0
}
 8002448:	4618      	mov	r0, r3
 800244a:	3710      	adds	r7, #16
 800244c:	46bd      	mov	sp, r7
 800244e:	bd80      	pop	{r7, pc}
 8002450:	01c9c380 	.word	0x01c9c380
 8002454:	20002514 	.word	0x20002514

08002458 <SpiritManagementWaCmdStrobeTx>:


void SpiritManagementWaCmdStrobeTx(void)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b082      	sub	sp, #8
 800245c:	af00      	add	r7, sp, #0
  if(s_cCommunicationState != COMMUNICATION_STATE_TX)
 800245e:	4b16      	ldr	r3, [pc, #88]	; (80024b8 <SpiritManagementWaCmdStrobeTx+0x60>)
 8002460:	781b      	ldrb	r3, [r3, #0]
 8002462:	b2db      	uxtb	r3, r3
 8002464:	2b00      	cmp	r3, #0
 8002466:	d023      	beq.n	80024b0 <SpiritManagementWaCmdStrobeTx+0x58>
  {
    //uint32_t xtal_frequency = SpiritRadioGetXtalFrequency();
    
    /* To achive the max output power */
    if(s_nDesiredFrequency>=150000000 && s_nDesiredFrequency<=470000000)
 8002468:	4b14      	ldr	r3, [pc, #80]	; (80024bc <SpiritManagementWaCmdStrobeTx+0x64>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a14      	ldr	r2, [pc, #80]	; (80024c0 <SpiritManagementWaCmdStrobeTx+0x68>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d908      	bls.n	8002484 <SpiritManagementWaCmdStrobeTx+0x2c>
 8002472:	4b12      	ldr	r3, [pc, #72]	; (80024bc <SpiritManagementWaCmdStrobeTx+0x64>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4a13      	ldr	r2, [pc, #76]	; (80024c4 <SpiritManagementWaCmdStrobeTx+0x6c>)
 8002478:	4293      	cmp	r3, r2
 800247a:	d803      	bhi.n	8002484 <SpiritManagementWaCmdStrobeTx+0x2c>
    {
      /* Optimal setting for Tx mode only */
      SpiritRadioSetPACwc(LOAD_3_6_PF);
 800247c:	20c0      	movs	r0, #192	; 0xc0
 800247e:	f001 fbbd 	bl	8003bfc <SpiritRadioSetPACwc>
 8002482:	e002      	b.n	800248a <SpiritManagementWaCmdStrobeTx+0x32>
    }
    else
    {
      /* Optimal setting for Tx mode only */
      SpiritRadioSetPACwc(LOAD_0_PF);
 8002484:	2000      	movs	r0, #0
 8002486:	f001 fbb9 	bl	8003bfc <SpiritRadioSetPACwc>
    }
    
    uint8_t tmp = 0x11; SpiritSpiWriteRegisters(0xa9, 1, &tmp); /* Enable VCO_L buffer */
 800248a:	2311      	movs	r3, #17
 800248c:	71fb      	strb	r3, [r7, #7]
 800248e:	1dfb      	adds	r3, r7, #7
 8002490:	461a      	mov	r2, r3
 8002492:	2101      	movs	r1, #1
 8002494:	20a9      	movs	r0, #169	; 0xa9
 8002496:	f001 fd8f 	bl	8003fb8 <RadioSpiWriteRegisters>
    tmp = 0x20; SpiritSpiWriteRegisters(PM_CONFIG1_BASE, 1, &tmp); /* Set SMPS switching frequency */
 800249a:	2320      	movs	r3, #32
 800249c:	71fb      	strb	r3, [r7, #7]
 800249e:	1dfb      	adds	r3, r7, #7
 80024a0:	461a      	mov	r2, r3
 80024a2:	2101      	movs	r1, #1
 80024a4:	20a5      	movs	r0, #165	; 0xa5
 80024a6:	f001 fd87 	bl	8003fb8 <RadioSpiWriteRegisters>
    
    s_cCommunicationState = COMMUNICATION_STATE_TX;
 80024aa:	4b03      	ldr	r3, [pc, #12]	; (80024b8 <SpiritManagementWaCmdStrobeTx+0x60>)
 80024ac:	2200      	movs	r2, #0
 80024ae:	701a      	strb	r2, [r3, #0]
  }
}
 80024b0:	bf00      	nop
 80024b2:	3708      	adds	r7, #8
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bd80      	pop	{r7, pc}
 80024b8:	20000338 	.word	0x20000338
 80024bc:	2000250c 	.word	0x2000250c
 80024c0:	08f0d17f 	.word	0x08f0d17f
 80024c4:	1c03a180 	.word	0x1c03a180

080024c8 <SpiritManagementWaCmdStrobeRx>:


void SpiritManagementWaCmdStrobeRx(void)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b082      	sub	sp, #8
 80024cc:	af00      	add	r7, sp, #0
  if(s_cCommunicationState != COMMUNICATION_STATE_RX)
 80024ce:	4b0b      	ldr	r3, [pc, #44]	; (80024fc <SpiritManagementWaCmdStrobeRx+0x34>)
 80024d0:	781b      	ldrb	r3, [r3, #0]
 80024d2:	b2db      	uxtb	r3, r3
 80024d4:	2b01      	cmp	r3, #1
 80024d6:	d00d      	beq.n	80024f4 <SpiritManagementWaCmdStrobeRx+0x2c>
  {    
    uint8_t tmp = 0x98; SpiritSpiWriteRegisters(PM_CONFIG1_BASE, 1, &tmp); /* Set SMPS switching frequency */    
 80024d8:	2398      	movs	r3, #152	; 0x98
 80024da:	71fb      	strb	r3, [r7, #7]
 80024dc:	1dfb      	adds	r3, r7, #7
 80024de:	461a      	mov	r2, r3
 80024e0:	2101      	movs	r1, #1
 80024e2:	20a5      	movs	r0, #165	; 0xa5
 80024e4:	f001 fd68 	bl	8003fb8 <RadioSpiWriteRegisters>
    SpiritRadioSetPACwc(LOAD_0_PF); /* Set the correct CWC parameter */
 80024e8:	2000      	movs	r0, #0
 80024ea:	f001 fb87 	bl	8003bfc <SpiritRadioSetPACwc>
    
    s_cCommunicationState = COMMUNICATION_STATE_RX;
 80024ee:	4b03      	ldr	r3, [pc, #12]	; (80024fc <SpiritManagementWaCmdStrobeRx+0x34>)
 80024f0:	2201      	movs	r2, #1
 80024f2:	701a      	strb	r2, [r3, #0]
  }
}
 80024f4:	bf00      	nop
 80024f6:	3708      	adds	r7, #8
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bd80      	pop	{r7, pc}
 80024fc:	20000338 	.word	0x20000338

08002500 <SpiritManagementWaTRxFcMem>:

void SpiritManagementWaTRxFcMem(uint32_t nDesiredFreq)
{
 8002500:	b480      	push	{r7}
 8002502:	b083      	sub	sp, #12
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  s_cCommunicationState = COMMUNICATION_STATE_NONE;
 8002508:	4b05      	ldr	r3, [pc, #20]	; (8002520 <SpiritManagementWaTRxFcMem+0x20>)
 800250a:	2202      	movs	r2, #2
 800250c:	701a      	strb	r2, [r3, #0]
  s_nDesiredFrequency = nDesiredFreq;
 800250e:	4a05      	ldr	r2, [pc, #20]	; (8002524 <SpiritManagementWaTRxFcMem+0x24>)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6013      	str	r3, [r2, #0]
}
 8002514:	bf00      	nop
 8002516:	370c      	adds	r7, #12
 8002518:	46bd      	mov	sp, r7
 800251a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251e:	4770      	bx	lr
 8002520:	20000338 	.word	0x20000338
 8002524:	2000250c 	.word	0x2000250c

08002528 <SpiritManagementWaExtraCurrent>:


void SpiritManagementWaExtraCurrent(void)
{          
 8002528:	b580      	push	{r7, lr}
 800252a:	b082      	sub	sp, #8
 800252c:	af00      	add	r7, sp, #0
  uint8_t tmp= 0xCA;SpiritSpiWriteRegisters(0xB2, 1, &tmp); 
 800252e:	23ca      	movs	r3, #202	; 0xca
 8002530:	71fb      	strb	r3, [r7, #7]
 8002532:	1dfb      	adds	r3, r7, #7
 8002534:	461a      	mov	r2, r3
 8002536:	2101      	movs	r1, #1
 8002538:	20b2      	movs	r0, #178	; 0xb2
 800253a:	f001 fd3d 	bl	8003fb8 <RadioSpiWriteRegisters>
  tmp= 0x04;SpiritSpiWriteRegisters(0xA8, 1, &tmp); 
 800253e:	2304      	movs	r3, #4
 8002540:	71fb      	strb	r3, [r7, #7]
 8002542:	1dfb      	adds	r3, r7, #7
 8002544:	461a      	mov	r2, r3
 8002546:	2101      	movs	r1, #1
 8002548:	20a8      	movs	r0, #168	; 0xa8
 800254a:	f001 fd35 	bl	8003fb8 <RadioSpiWriteRegisters>
  /* just a read to loose some microsecs more */
  SpiritSpiReadRegisters(0xA8, 1, &tmp);
 800254e:	1dfb      	adds	r3, r7, #7
 8002550:	461a      	mov	r2, r3
 8002552:	2101      	movs	r1, #1
 8002554:	20a8      	movs	r0, #168	; 0xa8
 8002556:	f001 fd7b 	bl	8004050 <RadioSpiReadRegisters>
  tmp= 0x00;SpiritSpiWriteRegisters(0xA8, 1, &tmp); 
 800255a:	2300      	movs	r3, #0
 800255c:	71fb      	strb	r3, [r7, #7]
 800255e:	1dfb      	adds	r3, r7, #7
 8002560:	461a      	mov	r2, r3
 8002562:	2101      	movs	r1, #1
 8002564:	20a8      	movs	r0, #168	; 0xa8
 8002566:	f001 fd27 	bl	8003fb8 <RadioSpiWriteRegisters>
}
 800256a:	bf00      	nop
 800256c:	3708      	adds	r7, #8
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}
	...

08002574 <SpiritPktCommonGetControlLength>:
 * @brief  Returns the CONTROL field length for SPIRIT packets.
 * @param  None.
 * @retval uint8_t Control field length.
 */
uint8_t SpiritPktCommonGetControlLength(void)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b082      	sub	sp, #8
 8002578:	af00      	add	r7, sp, #0
  uint8_t tempRegValue;

  /* Reads the PCKTCTRL4 register value */
  g_xStatus = SpiritSpiReadRegisters(PCKTCTRL4_BASE, 1, &tempRegValue);
 800257a:	1dfb      	adds	r3, r7, #7
 800257c:	461a      	mov	r2, r3
 800257e:	2101      	movs	r1, #1
 8002580:	2030      	movs	r0, #48	; 0x30
 8002582:	f001 fd65 	bl	8004050 <RadioSpiReadRegisters>
 8002586:	4602      	mov	r2, r0
 8002588:	4b07      	ldr	r3, [pc, #28]	; (80025a8 <SpiritPktCommonGetControlLength+0x34>)
 800258a:	b212      	sxth	r2, r2
 800258c:	4611      	mov	r1, r2
 800258e:	7019      	strb	r1, [r3, #0]
 8002590:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002594:	705a      	strb	r2, [r3, #1]

  /* Rebuild and return value */
  return (tempRegValue & PCKTCTRL4_CONTROL_LEN_MASK);
 8002596:	79fb      	ldrb	r3, [r7, #7]
 8002598:	f003 0307 	and.w	r3, r3, #7
 800259c:	b2db      	uxtb	r3, r3

}
 800259e:	4618      	mov	r0, r3
 80025a0:	3708      	adds	r7, #8
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	20002514 	.word	0x20002514

080025ac <SpiritPktCommonFilterOnCrc>:
 * @param  xNewState new state for CRC_CHECK.
 *         This parameter can be S_ENABLE or S_DISABLE.
 * @retval None.
 */
void SpiritPktCommonFilterOnCrc(SpiritFunctionalState xNewState)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b084      	sub	sp, #16
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	4603      	mov	r3, r0
 80025b4:	71fb      	strb	r3, [r7, #7]

  /* Check the parameters */
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(xNewState));

  /* Reads the PCKT_FLT_OPTIONS register value */
  g_xStatus = SpiritSpiReadRegisters(PCKT_FLT_OPTIONS_BASE, 1, &tempRegValue);
 80025b6:	f107 030f 	add.w	r3, r7, #15
 80025ba:	461a      	mov	r2, r3
 80025bc:	2101      	movs	r1, #1
 80025be:	204f      	movs	r0, #79	; 0x4f
 80025c0:	f001 fd46 	bl	8004050 <RadioSpiReadRegisters>
 80025c4:	4602      	mov	r2, r0
 80025c6:	4b14      	ldr	r3, [pc, #80]	; (8002618 <SpiritPktCommonFilterOnCrc+0x6c>)
 80025c8:	b212      	sxth	r2, r2
 80025ca:	4611      	mov	r1, r2
 80025cc:	7019      	strb	r1, [r3, #0]
 80025ce:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80025d2:	705a      	strb	r2, [r3, #1]

  /* Modify the register value: enable or disable the CRC filtering */
  if(xNewState == S_ENABLE)
 80025d4:	79fb      	ldrb	r3, [r7, #7]
 80025d6:	2b01      	cmp	r3, #1
 80025d8:	d105      	bne.n	80025e6 <SpiritPktCommonFilterOnCrc+0x3a>
  {
    tempRegValue |= PCKT_FLT_OPTIONS_CRC_CHECK_MASK;
 80025da:	7bfb      	ldrb	r3, [r7, #15]
 80025dc:	f043 0301 	orr.w	r3, r3, #1
 80025e0:	b2db      	uxtb	r3, r3
 80025e2:	73fb      	strb	r3, [r7, #15]
 80025e4:	e004      	b.n	80025f0 <SpiritPktCommonFilterOnCrc+0x44>
  }
  else
  {
    tempRegValue &= ~PCKT_FLT_OPTIONS_CRC_CHECK_MASK;
 80025e6:	7bfb      	ldrb	r3, [r7, #15]
 80025e8:	f023 0301 	bic.w	r3, r3, #1
 80025ec:	b2db      	uxtb	r3, r3
 80025ee:	73fb      	strb	r3, [r7, #15]
  }

  /* Writes the PCKT_FLT_OPTIONS register value */
  g_xStatus = SpiritSpiWriteRegisters(PCKT_FLT_OPTIONS_BASE, 1, &tempRegValue);
 80025f0:	f107 030f 	add.w	r3, r7, #15
 80025f4:	461a      	mov	r2, r3
 80025f6:	2101      	movs	r1, #1
 80025f8:	204f      	movs	r0, #79	; 0x4f
 80025fa:	f001 fcdd 	bl	8003fb8 <RadioSpiWriteRegisters>
 80025fe:	4602      	mov	r2, r0
 8002600:	4b05      	ldr	r3, [pc, #20]	; (8002618 <SpiritPktCommonFilterOnCrc+0x6c>)
 8002602:	b212      	sxth	r2, r2
 8002604:	4611      	mov	r1, r2
 8002606:	7019      	strb	r1, [r3, #0]
 8002608:	f3c2 2207 	ubfx	r2, r2, #8, #8
 800260c:	705a      	strb	r2, [r3, #1]

}
 800260e:	bf00      	nop
 8002610:	3710      	adds	r7, #16
 8002612:	46bd      	mov	sp, r7
 8002614:	bd80      	pop	{r7, pc}
 8002616:	bf00      	nop
 8002618:	20002514 	.word	0x20002514

0800261c <SpiritPktCommonSetDestinationAddress>:
 * @param  cAddress Destination address.
 *         This parameter is an uint8_t.
 * @retval None.
 */
void SpiritPktCommonSetDestinationAddress(uint8_t cAddress)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b082      	sub	sp, #8
 8002620:	af00      	add	r7, sp, #0
 8002622:	4603      	mov	r3, r0
 8002624:	71fb      	strb	r3, [r7, #7]
  /* Writes value on PCKT_FLT_GOALS_SOURCE_ADDR register */
  g_xStatus = SpiritSpiWriteRegisters(PCKT_FLT_GOALS_SOURCE_ADDR_BASE, 1, &cAddress);
 8002626:	1dfb      	adds	r3, r7, #7
 8002628:	461a      	mov	r2, r3
 800262a:	2101      	movs	r1, #1
 800262c:	204b      	movs	r0, #75	; 0x4b
 800262e:	f001 fcc3 	bl	8003fb8 <RadioSpiWriteRegisters>
 8002632:	4602      	mov	r2, r0
 8002634:	4b05      	ldr	r3, [pc, #20]	; (800264c <SpiritPktCommonSetDestinationAddress+0x30>)
 8002636:	b212      	sxth	r2, r2
 8002638:	4611      	mov	r1, r2
 800263a:	7019      	strb	r1, [r3, #0]
 800263c:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002640:	705a      	strb	r2, [r3, #1]

}
 8002642:	bf00      	nop
 8002644:	3708      	adds	r7, #8
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}
 800264a:	bf00      	nop
 800264c:	20002514 	.word	0x20002514

08002650 <SpiritPktCommonGetReceivedSourceAddress>:
 * @brief  Returns the source address of the received packet.
 * @param  None.
 * @retval uint8_t Source address of the received packet.
 */
uint8_t SpiritPktCommonGetReceivedSourceAddress(void)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b082      	sub	sp, #8
 8002654:	af00      	add	r7, sp, #0
  uint8_t tempRegValue;

  /* Reads the RX_ADDR_FIELD1 register value */
  g_xStatus = SpiritSpiReadRegisters(RX_ADDR_FIELD1_BASE, 1, &tempRegValue);
 8002656:	1dfb      	adds	r3, r7, #7
 8002658:	461a      	mov	r2, r3
 800265a:	2101      	movs	r1, #1
 800265c:	20d2      	movs	r0, #210	; 0xd2
 800265e:	f001 fcf7 	bl	8004050 <RadioSpiReadRegisters>
 8002662:	4602      	mov	r2, r0
 8002664:	4b05      	ldr	r3, [pc, #20]	; (800267c <SpiritPktCommonGetReceivedSourceAddress+0x2c>)
 8002666:	b212      	sxth	r2, r2
 8002668:	4611      	mov	r1, r2
 800266a:	7019      	strb	r1, [r3, #0]
 800266c:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002670:	705a      	strb	r2, [r3, #1]

  /* Returns value */
  return tempRegValue;
 8002672:	79fb      	ldrb	r3, [r7, #7]

}
 8002674:	4618      	mov	r0, r3
 8002676:	3708      	adds	r7, #8
 8002678:	46bd      	mov	sp, r7
 800267a:	bd80      	pop	{r7, pc}
 800267c:	20002514 	.word	0x20002514

08002680 <SpiritPktStackInit>:
 * @param  pxPktStackInit STack packet init structure.
 *         This parameter is a pointer to @ref PktStackInit.
 * @retval None.
 */
void SpiritPktStackInit(PktStackInit* pxPktStackInit)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b084      	sub	sp, #16
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(pxPktStackInit->xDataWhitening));
  s_assert_param(IS_STACK_CONTROL_LENGTH(pxPktStackInit->xControlLength));


  /* Reads the PROTOCOL1 register */
  g_xStatus = SpiritSpiReadRegisters(PROTOCOL1_BASE, 1, &tempRegValue[0]);
 8002688:	f107 0308 	add.w	r3, r7, #8
 800268c:	461a      	mov	r2, r3
 800268e:	2101      	movs	r1, #1
 8002690:	2051      	movs	r0, #81	; 0x51
 8002692:	f001 fcdd 	bl	8004050 <RadioSpiReadRegisters>
 8002696:	4602      	mov	r2, r0
 8002698:	4b60      	ldr	r3, [pc, #384]	; (800281c <SpiritPktStackInit+0x19c>)
 800269a:	b212      	sxth	r2, r2
 800269c:	4611      	mov	r1, r2
 800269e:	7019      	strb	r1, [r3, #0]
 80026a0:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80026a4:	705a      	strb	r2, [r3, #1]

  /* Mask a reserved bit */
  tempRegValue[0] &= ~0x20;
 80026a6:	7a3b      	ldrb	r3, [r7, #8]
 80026a8:	f023 0320 	bic.w	r3, r3, #32
 80026ac:	b2db      	uxtb	r3, r3
 80026ae:	723b      	strb	r3, [r7, #8]

  /* Always (!) set the automatic packet filtering */
  tempRegValue[0] |= PROTOCOL1_AUTO_PCKT_FLT_MASK;
 80026b0:	7a3b      	ldrb	r3, [r7, #8]
 80026b2:	f043 0301 	orr.w	r3, r3, #1
 80026b6:	b2db      	uxtb	r3, r3
 80026b8:	723b      	strb	r3, [r7, #8]

  /* Writes the value on register */
  g_xStatus = SpiritSpiWriteRegisters(PROTOCOL1_BASE, 1, &tempRegValue[0]);
 80026ba:	f107 0308 	add.w	r3, r7, #8
 80026be:	461a      	mov	r2, r3
 80026c0:	2101      	movs	r1, #1
 80026c2:	2051      	movs	r0, #81	; 0x51
 80026c4:	f001 fc78 	bl	8003fb8 <RadioSpiWriteRegisters>
 80026c8:	4602      	mov	r2, r0
 80026ca:	4b54      	ldr	r3, [pc, #336]	; (800281c <SpiritPktStackInit+0x19c>)
 80026cc:	b212      	sxth	r2, r2
 80026ce:	4611      	mov	r1, r2
 80026d0:	7019      	strb	r1, [r3, #0]
 80026d2:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80026d6:	705a      	strb	r2, [r3, #1]

  /* Reads the PCKT_FLT_OPTIONS register */
  g_xStatus = SpiritSpiReadRegisters(PCKT_FLT_OPTIONS_BASE, 1, &tempRegValue[0]);
 80026d8:	f107 0308 	add.w	r3, r7, #8
 80026dc:	461a      	mov	r2, r3
 80026de:	2101      	movs	r1, #1
 80026e0:	204f      	movs	r0, #79	; 0x4f
 80026e2:	f001 fcb5 	bl	8004050 <RadioSpiReadRegisters>
 80026e6:	4602      	mov	r2, r0
 80026e8:	4b4c      	ldr	r3, [pc, #304]	; (800281c <SpiritPktStackInit+0x19c>)
 80026ea:	b212      	sxth	r2, r2
 80026ec:	4611      	mov	r1, r2
 80026ee:	7019      	strb	r1, [r3, #0]
 80026f0:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80026f4:	705a      	strb	r2, [r3, #1]

  /* Always reset the control and source filtering */
  tempRegValue[0] &= ~(PCKT_FLT_OPTIONS_SOURCE_FILTERING_MASK | PCKT_FLT_OPTIONS_CONTROL_FILTERING_MASK);
 80026f6:	7a3b      	ldrb	r3, [r7, #8]
 80026f8:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80026fc:	b2db      	uxtb	r3, r3
 80026fe:	723b      	strb	r3, [r7, #8]

  /* Writes the value on register */
  g_xStatus = SpiritSpiWriteRegisters(PCKT_FLT_OPTIONS_BASE, 1, &tempRegValue[0]);
 8002700:	f107 0308 	add.w	r3, r7, #8
 8002704:	461a      	mov	r2, r3
 8002706:	2101      	movs	r1, #1
 8002708:	204f      	movs	r0, #79	; 0x4f
 800270a:	f001 fc55 	bl	8003fb8 <RadioSpiWriteRegisters>
 800270e:	4602      	mov	r2, r0
 8002710:	4b42      	ldr	r3, [pc, #264]	; (800281c <SpiritPktStackInit+0x19c>)
 8002712:	b212      	sxth	r2, r2
 8002714:	4611      	mov	r1, r2
 8002716:	7019      	strb	r1, [r3, #0]
 8002718:	f3c2 2207 	ubfx	r2, r2, #8, #8
 800271c:	705a      	strb	r2, [r3, #1]


  /* Address and control length setting: source and destination address are always present so ADDRESS_LENGTH=2 */
  tempRegValue[0] = 0x10 | ((uint8_t) pxPktStackInit->xControlLength);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	7adb      	ldrb	r3, [r3, #11]
 8002722:	f043 0310 	orr.w	r3, r3, #16
 8002726:	b2db      	uxtb	r3, r3
 8002728:	723b      	strb	r3, [r7, #8]


  /* Packet format and width length setting */
  pxPktStackInit->cPktLengthWidth == 0 ? pxPktStackInit->cPktLengthWidth=1 : pxPktStackInit->cPktLengthWidth;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	7a5b      	ldrb	r3, [r3, #9]
 800272e:	2b00      	cmp	r3, #0
 8002730:	d102      	bne.n	8002738 <SpiritPktStackInit+0xb8>
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2201      	movs	r2, #1
 8002736:	725a      	strb	r2, [r3, #9]
  tempRegValue[1] = ((uint8_t) PCKTCTRL3_PCKT_FRMT_STACK) | ((uint8_t)(pxPktStackInit->cPktLengthWidth-1));
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	7a5b      	ldrb	r3, [r3, #9]
 800273c:	3b01      	subs	r3, #1
 800273e:	b2db      	uxtb	r3, r3
 8002740:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8002744:	b2db      	uxtb	r3, r3
 8002746:	727b      	strb	r3, [r7, #9]

  /* Preamble, sync and fixed or variable length setting */
  tempRegValue[2] = ((uint8_t) pxPktStackInit->xPreambleLength) | ((uint8_t) pxPktStackInit->xSyncLength) |
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	781a      	ldrb	r2, [r3, #0]
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	785b      	ldrb	r3, [r3, #1]
 8002750:	4313      	orrs	r3, r2
 8002752:	b2da      	uxtb	r2, r3
                    ((uint8_t) pxPktStackInit->xFixVarLength);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	7a1b      	ldrb	r3, [r3, #8]
  tempRegValue[2] = ((uint8_t) pxPktStackInit->xPreambleLength) | ((uint8_t) pxPktStackInit->xSyncLength) |
 8002758:	4313      	orrs	r3, r2
 800275a:	b2db      	uxtb	r3, r3
 800275c:	72bb      	strb	r3, [r7, #10]

  /* CRC length, whitening and FEC setting */
  tempRegValue[3] = (uint8_t) pxPktStackInit->xCrcMode;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	7a9b      	ldrb	r3, [r3, #10]
 8002762:	72fb      	strb	r3, [r7, #11]

  if(pxPktStackInit->xDataWhitening == S_ENABLE)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	7b5b      	ldrb	r3, [r3, #13]
 8002768:	2b01      	cmp	r3, #1
 800276a:	d104      	bne.n	8002776 <SpiritPktStackInit+0xf6>
  {
     tempRegValue[3] |= PCKTCTRL1_WHIT_MASK;
 800276c:	7afb      	ldrb	r3, [r7, #11]
 800276e:	f043 0310 	orr.w	r3, r3, #16
 8002772:	b2db      	uxtb	r3, r3
 8002774:	72fb      	strb	r3, [r7, #11]
  }

  if(pxPktStackInit->xFec == S_ENABLE)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	7b1b      	ldrb	r3, [r3, #12]
 800277a:	2b01      	cmp	r3, #1
 800277c:	d104      	bne.n	8002788 <SpiritPktStackInit+0x108>
  {
     tempRegValue[3] |= PCKTCTRL1_FEC_MASK;
 800277e:	7afb      	ldrb	r3, [r7, #11]
 8002780:	f043 0301 	orr.w	r3, r3, #1
 8002784:	b2db      	uxtb	r3, r3
 8002786:	72fb      	strb	r3, [r7, #11]
  }
  
  /* Writes registers */
  SpiritSpiWriteRegisters(PCKTCTRL4_BASE, 4, tempRegValue);
 8002788:	f107 0308 	add.w	r3, r7, #8
 800278c:	461a      	mov	r2, r3
 800278e:	2104      	movs	r1, #4
 8002790:	2030      	movs	r0, #48	; 0x30
 8002792:	f001 fc11 	bl	8003fb8 <RadioSpiWriteRegisters>

  /* Sync words setting */
  for(i=0;i<4;i++)
 8002796:	2300      	movs	r3, #0
 8002798:	73fb      	strb	r3, [r7, #15]
 800279a:	e01d      	b.n	80027d8 <SpiritPktStackInit+0x158>
  {
    if(i<3-(pxPktStackInit->xSyncLength >>1))
 800279c:	7bfa      	ldrb	r2, [r7, #15]
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	785b      	ldrb	r3, [r3, #1]
 80027a2:	085b      	lsrs	r3, r3, #1
 80027a4:	b2db      	uxtb	r3, r3
 80027a6:	f1c3 0303 	rsb	r3, r3, #3
 80027aa:	429a      	cmp	r2, r3
 80027ac:	da06      	bge.n	80027bc <SpiritPktStackInit+0x13c>
    {
      tempRegValue[i]=0;
 80027ae:	7bfb      	ldrb	r3, [r7, #15]
 80027b0:	3310      	adds	r3, #16
 80027b2:	443b      	add	r3, r7
 80027b4:	2200      	movs	r2, #0
 80027b6:	f803 2c08 	strb.w	r2, [r3, #-8]
 80027ba:	e00a      	b.n	80027d2 <SpiritPktStackInit+0x152>
    }
    else
    {
      tempRegValue[i] = (uint8_t)(pxPktStackInit->lSyncWords>>(8*i));
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	685a      	ldr	r2, [r3, #4]
 80027c0:	7bfb      	ldrb	r3, [r7, #15]
 80027c2:	00db      	lsls	r3, r3, #3
 80027c4:	40da      	lsrs	r2, r3
 80027c6:	7bfb      	ldrb	r3, [r7, #15]
 80027c8:	b2d2      	uxtb	r2, r2
 80027ca:	3310      	adds	r3, #16
 80027cc:	443b      	add	r3, r7
 80027ce:	f803 2c08 	strb.w	r2, [r3, #-8]
  for(i=0;i<4;i++)
 80027d2:	7bfb      	ldrb	r3, [r7, #15]
 80027d4:	3301      	adds	r3, #1
 80027d6:	73fb      	strb	r3, [r7, #15]
 80027d8:	7bfb      	ldrb	r3, [r7, #15]
 80027da:	2b03      	cmp	r3, #3
 80027dc:	d9de      	bls.n	800279c <SpiritPktStackInit+0x11c>
    }
  }

  /* Enables or disables the CRC check */
  if(pxPktStackInit->xCrcMode == PKT_NO_CRC)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	7a9b      	ldrb	r3, [r3, #10]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d103      	bne.n	80027ee <SpiritPktStackInit+0x16e>
  {
    SpiritPktStackFilterOnCrc(S_DISABLE);
 80027e6:	2000      	movs	r0, #0
 80027e8:	f7ff fee0 	bl	80025ac <SpiritPktCommonFilterOnCrc>
 80027ec:	e002      	b.n	80027f4 <SpiritPktStackInit+0x174>
  }
  else
  {
    SpiritPktStackFilterOnCrc(S_ENABLE);
 80027ee:	2001      	movs	r0, #1
 80027f0:	f7ff fedc 	bl	80025ac <SpiritPktCommonFilterOnCrc>
  }

  /* Writes registers */
  g_xStatus = SpiritSpiWriteRegisters(SYNC4_BASE, 4, tempRegValue);
 80027f4:	f107 0308 	add.w	r3, r7, #8
 80027f8:	461a      	mov	r2, r3
 80027fa:	2104      	movs	r1, #4
 80027fc:	2036      	movs	r0, #54	; 0x36
 80027fe:	f001 fbdb 	bl	8003fb8 <RadioSpiWriteRegisters>
 8002802:	4602      	mov	r2, r0
 8002804:	4b05      	ldr	r3, [pc, #20]	; (800281c <SpiritPktStackInit+0x19c>)
 8002806:	b212      	sxth	r2, r2
 8002808:	4611      	mov	r1, r2
 800280a:	7019      	strb	r1, [r3, #0]
 800280c:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002810:	705a      	strb	r2, [r3, #1]

}
 8002812:	bf00      	nop
 8002814:	3710      	adds	r7, #16
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}
 800281a:	bf00      	nop
 800281c:	20002514 	.word	0x20002514

08002820 <SpiritPktStackAddressesInit>:
 * @param  pxPktStackAddresses STack packet addresses init structure.
 *         This parameter is a pointer to @ref PktStackAddressesInit .
 * @retval None.
 */
void SpiritPktStackAddressesInit(PktStackAddressesInit* pxPktStackAddresses)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b084      	sub	sp, #16
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(pxPktStackAddresses->xFilterOnMyAddress));
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(pxPktStackAddresses->xFilterOnMulticastAddress));
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(pxPktStackAddresses->xFilterOnBroadcastAddress));
  
  /* Reads the filtering options ragister */
  g_xStatus = SpiritSpiReadRegisters(PCKT_FLT_OPTIONS_BASE, 1, &tempRegValue[0]);
 8002828:	f107 030c 	add.w	r3, r7, #12
 800282c:	461a      	mov	r2, r3
 800282e:	2101      	movs	r1, #1
 8002830:	204f      	movs	r0, #79	; 0x4f
 8002832:	f001 fc0d 	bl	8004050 <RadioSpiReadRegisters>
 8002836:	4602      	mov	r2, r0
 8002838:	4b2f      	ldr	r3, [pc, #188]	; (80028f8 <SpiritPktStackAddressesInit+0xd8>)
 800283a:	b212      	sxth	r2, r2
 800283c:	4611      	mov	r1, r2
 800283e:	7019      	strb	r1, [r3, #0]
 8002840:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002844:	705a      	strb	r2, [r3, #1]
  
  /* Enables or disables filtering on my address */
  if(pxPktStackAddresses->xFilterOnMyAddress == S_ENABLE)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	781b      	ldrb	r3, [r3, #0]
 800284a:	2b01      	cmp	r3, #1
 800284c:	d105      	bne.n	800285a <SpiritPktStackAddressesInit+0x3a>
  {
    tempRegValue[0] |= PCKT_FLT_OPTIONS_DEST_VS_TX_ADDR_MASK;
 800284e:	7b3b      	ldrb	r3, [r7, #12]
 8002850:	f043 0308 	orr.w	r3, r3, #8
 8002854:	b2db      	uxtb	r3, r3
 8002856:	733b      	strb	r3, [r7, #12]
 8002858:	e004      	b.n	8002864 <SpiritPktStackAddressesInit+0x44>
  }
  else
  {
    tempRegValue[0] &= ~PCKT_FLT_OPTIONS_DEST_VS_TX_ADDR_MASK;
 800285a:	7b3b      	ldrb	r3, [r7, #12]
 800285c:	f023 0308 	bic.w	r3, r3, #8
 8002860:	b2db      	uxtb	r3, r3
 8002862:	733b      	strb	r3, [r7, #12]
  }
  
  /* Enables or disables filtering on multicast address */
  if(pxPktStackAddresses->xFilterOnMulticastAddress == S_ENABLE)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	789b      	ldrb	r3, [r3, #2]
 8002868:	2b01      	cmp	r3, #1
 800286a:	d105      	bne.n	8002878 <SpiritPktStackAddressesInit+0x58>
  {
    tempRegValue[0] |= PCKT_FLT_OPTIONS_DEST_VS_MULTICAST_ADDR_MASK;
 800286c:	7b3b      	ldrb	r3, [r7, #12]
 800286e:	f043 0304 	orr.w	r3, r3, #4
 8002872:	b2db      	uxtb	r3, r3
 8002874:	733b      	strb	r3, [r7, #12]
 8002876:	e004      	b.n	8002882 <SpiritPktStackAddressesInit+0x62>
  }
  else
  {
    tempRegValue[0] &= ~PCKT_FLT_OPTIONS_DEST_VS_MULTICAST_ADDR_MASK;
 8002878:	7b3b      	ldrb	r3, [r7, #12]
 800287a:	f023 0304 	bic.w	r3, r3, #4
 800287e:	b2db      	uxtb	r3, r3
 8002880:	733b      	strb	r3, [r7, #12]
  }
  
  /* Enables or disables filtering on broadcast address */
  if(pxPktStackAddresses->xFilterOnBroadcastAddress == S_ENABLE)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	791b      	ldrb	r3, [r3, #4]
 8002886:	2b01      	cmp	r3, #1
 8002888:	d105      	bne.n	8002896 <SpiritPktStackAddressesInit+0x76>
  {
    tempRegValue[0] |= PCKT_FLT_OPTIONS_DEST_VS_BROADCAST_ADDR_MASK;
 800288a:	7b3b      	ldrb	r3, [r7, #12]
 800288c:	f043 0302 	orr.w	r3, r3, #2
 8002890:	b2db      	uxtb	r3, r3
 8002892:	733b      	strb	r3, [r7, #12]
 8002894:	e004      	b.n	80028a0 <SpiritPktStackAddressesInit+0x80>
  }
  else
  {
    tempRegValue[0] &= ~PCKT_FLT_OPTIONS_DEST_VS_BROADCAST_ADDR_MASK;
 8002896:	7b3b      	ldrb	r3, [r7, #12]
 8002898:	f023 0302 	bic.w	r3, r3, #2
 800289c:	b2db      	uxtb	r3, r3
 800289e:	733b      	strb	r3, [r7, #12]
  }
  
  /* Writes value on the register */
  g_xStatus = SpiritSpiWriteRegisters(PCKT_FLT_OPTIONS_BASE, 1, &tempRegValue[0]);
 80028a0:	f107 030c 	add.w	r3, r7, #12
 80028a4:	461a      	mov	r2, r3
 80028a6:	2101      	movs	r1, #1
 80028a8:	204f      	movs	r0, #79	; 0x4f
 80028aa:	f001 fb85 	bl	8003fb8 <RadioSpiWriteRegisters>
 80028ae:	4602      	mov	r2, r0
 80028b0:	4b11      	ldr	r3, [pc, #68]	; (80028f8 <SpiritPktStackAddressesInit+0xd8>)
 80028b2:	b212      	sxth	r2, r2
 80028b4:	4611      	mov	r1, r2
 80028b6:	7019      	strb	r1, [r3, #0]
 80028b8:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80028bc:	705a      	strb	r2, [r3, #1]
  
  /* Fills array with the addresses passed in the structure */
  tempRegValue[0] = pxPktStackAddresses->cBroadcastAddress;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	795b      	ldrb	r3, [r3, #5]
 80028c2:	733b      	strb	r3, [r7, #12]
  tempRegValue[1] = pxPktStackAddresses->cMulticastAddress;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	78db      	ldrb	r3, [r3, #3]
 80028c8:	737b      	strb	r3, [r7, #13]
  tempRegValue[2] = pxPktStackAddresses->cMyAddress;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	785b      	ldrb	r3, [r3, #1]
 80028ce:	73bb      	strb	r3, [r7, #14]
  
  /* Writes them on the addresses registers */
  g_xStatus = SpiritSpiWriteRegisters(PCKT_FLT_GOALS_BROADCAST_BASE, 3, tempRegValue);
 80028d0:	f107 030c 	add.w	r3, r7, #12
 80028d4:	461a      	mov	r2, r3
 80028d6:	2103      	movs	r1, #3
 80028d8:	204c      	movs	r0, #76	; 0x4c
 80028da:	f001 fb6d 	bl	8003fb8 <RadioSpiWriteRegisters>
 80028de:	4602      	mov	r2, r0
 80028e0:	4b05      	ldr	r3, [pc, #20]	; (80028f8 <SpiritPktStackAddressesInit+0xd8>)
 80028e2:	b212      	sxth	r2, r2
 80028e4:	4611      	mov	r1, r2
 80028e6:	7019      	strb	r1, [r3, #0]
 80028e8:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80028ec:	705a      	strb	r2, [r3, #1]
  
}
 80028ee:	bf00      	nop
 80028f0:	3710      	adds	r7, #16
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd80      	pop	{r7, pc}
 80028f6:	bf00      	nop
 80028f8:	20002514 	.word	0x20002514

080028fc <SpiritPktStackLlpInit>:
* @param  pxPktStackLlpInit STack packet LLP init structure.
*         This parameter is a pointer to @ref PktStackLlpInit.
* @retval None.
*/
void SpiritPktStackLlpInit(PktStackLlpInit* pxPktStackLlpInit)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b084      	sub	sp, #16
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  s_assert_param(IS_STACK_NMAX_RETX(pxPktStackLlpInit->xNMaxRetx));
  /* check if piggybacking is enabled and autoack is disabled */
  s_assert_param(!(pxPktStackLlpInit->xPiggybacking==S_ENABLE && pxPktStackLlpInit->xAutoAck==S_DISABLE));

  /* Piggybacking mechanism setting on the PROTOCOL1 register */
  g_xStatus = SpiritSpiReadRegisters(PROTOCOL1_BASE, 2, tempRegValue);
 8002904:	f107 030c 	add.w	r3, r7, #12
 8002908:	461a      	mov	r2, r3
 800290a:	2102      	movs	r1, #2
 800290c:	2051      	movs	r0, #81	; 0x51
 800290e:	f001 fb9f 	bl	8004050 <RadioSpiReadRegisters>
 8002912:	4602      	mov	r2, r0
 8002914:	4b21      	ldr	r3, [pc, #132]	; (800299c <SpiritPktStackLlpInit+0xa0>)
 8002916:	b212      	sxth	r2, r2
 8002918:	4611      	mov	r1, r2
 800291a:	7019      	strb	r1, [r3, #0]
 800291c:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002920:	705a      	strb	r2, [r3, #1]
  if(pxPktStackLlpInit->xPiggybacking == S_ENABLE)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	785b      	ldrb	r3, [r3, #1]
 8002926:	2b01      	cmp	r3, #1
 8002928:	d105      	bne.n	8002936 <SpiritPktStackLlpInit+0x3a>
  {
    tempRegValue[0] |= PROTOCOL1_PIGGYBACKING_MASK;
 800292a:	7b3b      	ldrb	r3, [r7, #12]
 800292c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002930:	b2db      	uxtb	r3, r3
 8002932:	733b      	strb	r3, [r7, #12]
 8002934:	e004      	b.n	8002940 <SpiritPktStackLlpInit+0x44>
  }
  else
  {
    tempRegValue[0] &= ~PROTOCOL1_PIGGYBACKING_MASK;
 8002936:	7b3b      	ldrb	r3, [r7, #12]
 8002938:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800293c:	b2db      	uxtb	r3, r3
 800293e:	733b      	strb	r3, [r7, #12]
  }

  /* RX and TX autoack mechanisms setting on the PROTOCOL0 register */
  if(pxPktStackLlpInit->xAutoAck == S_ENABLE)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	781b      	ldrb	r3, [r3, #0]
 8002944:	2b01      	cmp	r3, #1
 8002946:	d105      	bne.n	8002954 <SpiritPktStackLlpInit+0x58>
  {
    tempRegValue[1] |= PROTOCOL0_AUTO_ACK_MASK;
 8002948:	7b7b      	ldrb	r3, [r7, #13]
 800294a:	f043 0304 	orr.w	r3, r3, #4
 800294e:	b2db      	uxtb	r3, r3
 8002950:	737b      	strb	r3, [r7, #13]
 8002952:	e004      	b.n	800295e <SpiritPktStackLlpInit+0x62>
  }
  else
  {
    tempRegValue[1] &= ~PROTOCOL0_AUTO_ACK_MASK;
 8002954:	7b7b      	ldrb	r3, [r7, #13]
 8002956:	f023 0304 	bic.w	r3, r3, #4
 800295a:	b2db      	uxtb	r3, r3
 800295c:	737b      	strb	r3, [r7, #13]
  }

  /* Max number of retransmission setting */
  tempRegValue[1] &= ~PROTOCOL0_NMAX_RETX_MASK;
 800295e:	7b7b      	ldrb	r3, [r7, #13]
 8002960:	f003 030f 	and.w	r3, r3, #15
 8002964:	b2db      	uxtb	r3, r3
 8002966:	737b      	strb	r3, [r7, #13]
  tempRegValue[1] |= pxPktStackLlpInit->xNMaxRetx;
 8002968:	7b7a      	ldrb	r2, [r7, #13]
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	789b      	ldrb	r3, [r3, #2]
 800296e:	4313      	orrs	r3, r2
 8002970:	b2db      	uxtb	r3, r3
 8002972:	737b      	strb	r3, [r7, #13]

  /* Writes registers */
  g_xStatus = SpiritSpiWriteRegisters(PROTOCOL1_BASE, 2, tempRegValue);
 8002974:	f107 030c 	add.w	r3, r7, #12
 8002978:	461a      	mov	r2, r3
 800297a:	2102      	movs	r1, #2
 800297c:	2051      	movs	r0, #81	; 0x51
 800297e:	f001 fb1b 	bl	8003fb8 <RadioSpiWriteRegisters>
 8002982:	4602      	mov	r2, r0
 8002984:	4b05      	ldr	r3, [pc, #20]	; (800299c <SpiritPktStackLlpInit+0xa0>)
 8002986:	b212      	sxth	r2, r2
 8002988:	4611      	mov	r1, r2
 800298a:	7019      	strb	r1, [r3, #0]
 800298c:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002990:	705a      	strb	r2, [r3, #1]

}
 8002992:	bf00      	nop
 8002994:	3710      	adds	r7, #16
 8002996:	46bd      	mov	sp, r7
 8002998:	bd80      	pop	{r7, pc}
 800299a:	bf00      	nop
 800299c:	20002514 	.word	0x20002514

080029a0 <SpiritPktStackSetPayloadLength>:
 * @param  nPayloadLength payload length in bytes.
 *         This parameter can be any value of uint16_t.
 * @retval None.
 */
void SpiritPktStackSetPayloadLength(uint16_t nPayloadLength)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b084      	sub	sp, #16
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	4603      	mov	r3, r0
 80029a8:	80fb      	strh	r3, [r7, #6]
  uint8_t tempRegValue[2];

  /* Computes the oversize (address + control) size */
  uint16_t overSize = 2 + (uint16_t) SpiritPktStackGetControlLength();
 80029aa:	f7ff fde3 	bl	8002574 <SpiritPktCommonGetControlLength>
 80029ae:	4603      	mov	r3, r0
 80029b0:	b29b      	uxth	r3, r3
 80029b2:	3302      	adds	r3, #2
 80029b4:	81fb      	strh	r3, [r7, #14]

  /* Computes PCKTLEN0 value from lPayloadLength */
  tempRegValue[1]=STACK_BUILD_PCKTLEN0(nPayloadLength+overSize);
 80029b6:	88fb      	ldrh	r3, [r7, #6]
 80029b8:	b2da      	uxtb	r2, r3
 80029ba:	89fb      	ldrh	r3, [r7, #14]
 80029bc:	b2db      	uxtb	r3, r3
 80029be:	4413      	add	r3, r2
 80029c0:	b2db      	uxtb	r3, r3
 80029c2:	737b      	strb	r3, [r7, #13]
  /* Computes PCKTLEN1 value from lPayloadLength */
  tempRegValue[0]=STACK_BUILD_PCKTLEN1(nPayloadLength+overSize);
 80029c4:	88fa      	ldrh	r2, [r7, #6]
 80029c6:	89fb      	ldrh	r3, [r7, #14]
 80029c8:	4413      	add	r3, r2
 80029ca:	121b      	asrs	r3, r3, #8
 80029cc:	b2db      	uxtb	r3, r3
 80029ce:	733b      	strb	r3, [r7, #12]

  /* Writes the value on the PCKTLENx registers */
  g_xStatus = SpiritSpiWriteRegisters(PCKTLEN1_BASE, 2, tempRegValue);
 80029d0:	f107 030c 	add.w	r3, r7, #12
 80029d4:	461a      	mov	r2, r3
 80029d6:	2102      	movs	r1, #2
 80029d8:	2034      	movs	r0, #52	; 0x34
 80029da:	f001 faed 	bl	8003fb8 <RadioSpiWriteRegisters>
 80029de:	4602      	mov	r2, r0
 80029e0:	4b05      	ldr	r3, [pc, #20]	; (80029f8 <SpiritPktStackSetPayloadLength+0x58>)
 80029e2:	b212      	sxth	r2, r2
 80029e4:	4611      	mov	r1, r2
 80029e6:	7019      	strb	r1, [r3, #0]
 80029e8:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80029ec:	705a      	strb	r2, [r3, #1]

}
 80029ee:	bf00      	nop
 80029f0:	3710      	adds	r7, #16
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bd80      	pop	{r7, pc}
 80029f6:	bf00      	nop
 80029f8:	20002514 	.word	0x20002514

080029fc <SpiritQiSqiCheck>:
 * @param  xNewState new state for SQI check.
 *         This parameter can be: S_ENABLE or S_DISABLE.
 * @retval None.
 */
void SpiritQiSqiCheck(SpiritFunctionalState xNewState)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b084      	sub	sp, #16
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	4603      	mov	r3, r0
 8002a04:	71fb      	strb	r3, [r7, #7]

  /* Check the parameters */
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(xNewState));

  /* Reads the QI register value */
  g_xStatus = SpiritSpiReadRegisters(QI_BASE, 1, &tempRegValue);
 8002a06:	f107 030f 	add.w	r3, r7, #15
 8002a0a:	461a      	mov	r2, r3
 8002a0c:	2101      	movs	r1, #1
 8002a0e:	203a      	movs	r0, #58	; 0x3a
 8002a10:	f001 fb1e 	bl	8004050 <RadioSpiReadRegisters>
 8002a14:	4602      	mov	r2, r0
 8002a16:	4b14      	ldr	r3, [pc, #80]	; (8002a68 <SpiritQiSqiCheck+0x6c>)
 8002a18:	b212      	sxth	r2, r2
 8002a1a:	4611      	mov	r1, r2
 8002a1c:	7019      	strb	r1, [r3, #0]
 8002a1e:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002a22:	705a      	strb	r2, [r3, #1]

  /* Enables or disables the SQI Check bit on the QI_BASE register */
  if(xNewState == S_ENABLE)
 8002a24:	79fb      	ldrb	r3, [r7, #7]
 8002a26:	2b01      	cmp	r3, #1
 8002a28:	d105      	bne.n	8002a36 <SpiritQiSqiCheck+0x3a>
  {
    tempRegValue |= QI_SQI_MASK;
 8002a2a:	7bfb      	ldrb	r3, [r7, #15]
 8002a2c:	f043 0302 	orr.w	r3, r3, #2
 8002a30:	b2db      	uxtb	r3, r3
 8002a32:	73fb      	strb	r3, [r7, #15]
 8002a34:	e004      	b.n	8002a40 <SpiritQiSqiCheck+0x44>
  }
  else
  {
    tempRegValue &= ~QI_SQI_MASK;
 8002a36:	7bfb      	ldrb	r3, [r7, #15]
 8002a38:	f023 0302 	bic.w	r3, r3, #2
 8002a3c:	b2db      	uxtb	r3, r3
 8002a3e:	73fb      	strb	r3, [r7, #15]
  }

  /* Writes value on the QI register */
  g_xStatus = SpiritSpiWriteRegisters(QI_BASE, 1, &tempRegValue);
 8002a40:	f107 030f 	add.w	r3, r7, #15
 8002a44:	461a      	mov	r2, r3
 8002a46:	2101      	movs	r1, #1
 8002a48:	203a      	movs	r0, #58	; 0x3a
 8002a4a:	f001 fab5 	bl	8003fb8 <RadioSpiWriteRegisters>
 8002a4e:	4602      	mov	r2, r0
 8002a50:	4b05      	ldr	r3, [pc, #20]	; (8002a68 <SpiritQiSqiCheck+0x6c>)
 8002a52:	b212      	sxth	r2, r2
 8002a54:	4611      	mov	r1, r2
 8002a56:	7019      	strb	r1, [r3, #0]
 8002a58:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002a5c:	705a      	strb	r2, [r3, #1]

}
 8002a5e:	bf00      	nop
 8002a60:	3710      	adds	r7, #16
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bd80      	pop	{r7, pc}
 8002a66:	bf00      	nop
 8002a68:	20002514 	.word	0x20002514

08002a6c <SpiritQiSetSqiThreshold>:
 * @param  xSqiThr parameter of the formula above.
 * 	   This parameter is a @ref SqiThreshold.
 * @retval None.
 */
void SpiritQiSetSqiThreshold(SqiThreshold xSqiThr)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b084      	sub	sp, #16
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	4603      	mov	r3, r0
 8002a74:	71fb      	strb	r3, [r7, #7]

  /* Check the parameters */
  s_assert_param(IS_SQI_THR(xSqiThr));

  /* Reads the QI register value */
  g_xStatus = SpiritSpiReadRegisters(QI_BASE, 1, &tempRegValue);
 8002a76:	f107 030f 	add.w	r3, r7, #15
 8002a7a:	461a      	mov	r2, r3
 8002a7c:	2101      	movs	r1, #1
 8002a7e:	203a      	movs	r0, #58	; 0x3a
 8002a80:	f001 fae6 	bl	8004050 <RadioSpiReadRegisters>
 8002a84:	4602      	mov	r2, r0
 8002a86:	4b12      	ldr	r3, [pc, #72]	; (8002ad0 <SpiritQiSetSqiThreshold+0x64>)
 8002a88:	b212      	sxth	r2, r2
 8002a8a:	4611      	mov	r1, r2
 8002a8c:	7019      	strb	r1, [r3, #0]
 8002a8e:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002a92:	705a      	strb	r2, [r3, #1]

  /* Build the SQI threshold value to be written */
  tempRegValue &= 0x3F;
 8002a94:	7bfb      	ldrb	r3, [r7, #15]
 8002a96:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002a9a:	b2db      	uxtb	r3, r3
 8002a9c:	73fb      	strb	r3, [r7, #15]
  tempRegValue |= ((uint8_t)xSqiThr);
 8002a9e:	7bfa      	ldrb	r2, [r7, #15]
 8002aa0:	79fb      	ldrb	r3, [r7, #7]
 8002aa2:	4313      	orrs	r3, r2
 8002aa4:	b2db      	uxtb	r3, r3
 8002aa6:	73fb      	strb	r3, [r7, #15]

  /* Writes the new value on the QI register */
  g_xStatus = SpiritSpiWriteRegisters(QI_BASE, 1, &tempRegValue);
 8002aa8:	f107 030f 	add.w	r3, r7, #15
 8002aac:	461a      	mov	r2, r3
 8002aae:	2101      	movs	r1, #1
 8002ab0:	203a      	movs	r0, #58	; 0x3a
 8002ab2:	f001 fa81 	bl	8003fb8 <RadioSpiWriteRegisters>
 8002ab6:	4602      	mov	r2, r0
 8002ab8:	4b05      	ldr	r3, [pc, #20]	; (8002ad0 <SpiritQiSetSqiThreshold+0x64>)
 8002aba:	b212      	sxth	r2, r2
 8002abc:	4611      	mov	r1, r2
 8002abe:	7019      	strb	r1, [r3, #0]
 8002ac0:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002ac4:	705a      	strb	r2, [r3, #1]

}
 8002ac6:	bf00      	nop
 8002ac8:	3710      	adds	r7, #16
 8002aca:	46bd      	mov	sp, r7
 8002acc:	bd80      	pop	{r7, pc}
 8002ace:	bf00      	nop
 8002ad0:	20002514 	.word	0x20002514

08002ad4 <SpiritQiSetRssiThresholddBm>:
 * @param  nDbmValue RSSI threshold reported in dBm.
 *         This parameter must be a sint32_t.
 * @retval None.
 */
void SpiritQiSetRssiThresholddBm(int32_t nDbmValue)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b084      	sub	sp, #16
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
  uint8_t tempRegValue=2*(nDbmValue+130);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	3382      	adds	r3, #130	; 0x82
 8002ae0:	b2db      	uxtb	r3, r3
 8002ae2:	005b      	lsls	r3, r3, #1
 8002ae4:	b2db      	uxtb	r3, r3
 8002ae6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  s_assert_param(IS_RSSI_THR_DBM(nDbmValue));

  /* Writes the new value on the RSSI_TH register */
  g_xStatus = SpiritSpiWriteRegisters(RSSI_TH_BASE, 1, &tempRegValue);
 8002ae8:	f107 030f 	add.w	r3, r7, #15
 8002aec:	461a      	mov	r2, r3
 8002aee:	2101      	movs	r1, #1
 8002af0:	2022      	movs	r0, #34	; 0x22
 8002af2:	f001 fa61 	bl	8003fb8 <RadioSpiWriteRegisters>
 8002af6:	4602      	mov	r2, r0
 8002af8:	4b05      	ldr	r3, [pc, #20]	; (8002b10 <SpiritQiSetRssiThresholddBm+0x3c>)
 8002afa:	b212      	sxth	r2, r2
 8002afc:	4611      	mov	r1, r2
 8002afe:	7019      	strb	r1, [r3, #0]
 8002b00:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002b04:	705a      	strb	r2, [r3, #1]

}
 8002b06:	bf00      	nop
 8002b08:	3710      	adds	r7, #16
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd80      	pop	{r7, pc}
 8002b0e:	bf00      	nop
 8002b10:	20002514 	.word	0x20002514

08002b14 <SpiritRadioInit>:
* @param  pxSRadioInitStruct pointer to a SRadioInit structure that
*         contains the configuration information for the analog radio part of SPIRIT.
* @retval Error code: 0=no error, 1=error during calibration of VCO.
*/
uint8_t SpiritRadioInit(SRadioInit* pxSRadioInitStruct)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b08c      	sub	sp, #48	; 0x30
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
  uint8_t anaRadioRegArray[8], digRadioRegArray[4];
  int16_t xtalOffsetFactor;
  uint8_t drM, drE, FdevM, FdevE, bwM, bwE;
    
  /* Workaround for Vtune */
  uint8_t value = 0xA0; SpiritSpiWriteRegisters(0x9F, 1, &value);
 8002b1c:	23a0      	movs	r3, #160	; 0xa0
 8002b1e:	747b      	strb	r3, [r7, #17]
 8002b20:	f107 0311 	add.w	r3, r7, #17
 8002b24:	461a      	mov	r2, r3
 8002b26:	2101      	movs	r1, #1
 8002b28:	209f      	movs	r0, #159	; 0x9f
 8002b2a:	f001 fa45 	bl	8003fb8 <RadioSpiWriteRegisters>
  
  /* Calculates the offset respect to RF frequency and according to xtal_ppm parameter: (xtal_ppm*FBase)/10^6 */
  FOffsetTmp = (int32_t)(((float)pxSRadioInitStruct->nXtalOffsetPpm*pxSRadioInitStruct->lFrequencyBase)/PPM_FACTOR);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b34:	ee07 3a90 	vmov	s15, r3
 8002b38:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	ee07 3a90 	vmov	s15, r3
 8002b44:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b48:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b4c:	eddf 6aae 	vldr	s13, [pc, #696]	; 8002e08 <SpiritRadioInit+0x2f4>
 8002b50:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b54:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002b58:	ee17 3a90 	vmov	r3, s15
 8002b5c:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_assert_param(IS_FREQUENCY_OFFSET(FOffsetTmp,s_lXtalFrequency));
  s_assert_param(IS_CHANNEL_SPACE(pxSRadioInitStruct->nChannelSpace,s_lXtalFrequency));
  s_assert_param(IS_F_DEV(pxSRadioInitStruct->lFreqDev,s_lXtalFrequency));
  
  /* Disable the digital, ADC, SMPS reference clock divider if fXO>24MHz or fXO<26MHz */
  SpiritSpiCommandStrobes(COMMAND_STANDBY);    
 8002b5e:	2063      	movs	r0, #99	; 0x63
 8002b60:	f001 fac2 	bl	80040e8 <RadioSpiCommandStrobes>
  do{
    /* Delay for state transition */
    for(volatile uint8_t i=0; i!=0xFF; i++);
 8002b64:	2300      	movs	r3, #0
 8002b66:	73bb      	strb	r3, [r7, #14]
 8002b68:	e004      	b.n	8002b74 <SpiritRadioInit+0x60>
 8002b6a:	7bbb      	ldrb	r3, [r7, #14]
 8002b6c:	b2db      	uxtb	r3, r3
 8002b6e:	3301      	adds	r3, #1
 8002b70:	b2db      	uxtb	r3, r3
 8002b72:	73bb      	strb	r3, [r7, #14]
 8002b74:	7bbb      	ldrb	r3, [r7, #14]
 8002b76:	b2db      	uxtb	r3, r3
 8002b78:	2bff      	cmp	r3, #255	; 0xff
 8002b7a:	d1f6      	bne.n	8002b6a <SpiritRadioInit+0x56>
    
    /* Reads the MC_STATUS register */
    SpiritRefreshStatus();
 8002b7c:	f001 f9ea 	bl	8003f54 <SpiritRefreshStatus>
  }while(g_xStatus.MC_STATE!=MC_STATE_STANDBY);
 8002b80:	4ba2      	ldr	r3, [pc, #648]	; (8002e0c <SpiritRadioInit+0x2f8>)
 8002b82:	781b      	ldrb	r3, [r3, #0]
 8002b84:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8002b88:	b2db      	uxtb	r3, r3
 8002b8a:	2b40      	cmp	r3, #64	; 0x40
 8002b8c:	d1ea      	bne.n	8002b64 <SpiritRadioInit+0x50>
  
  if(s_lXtalFrequency<DOUBLE_XTAL_THR)
 8002b8e:	4ba0      	ldr	r3, [pc, #640]	; (8002e10 <SpiritRadioInit+0x2fc>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	4aa0      	ldr	r2, [pc, #640]	; (8002e14 <SpiritRadioInit+0x300>)
 8002b94:	4293      	cmp	r3, r2
 8002b96:	d803      	bhi.n	8002ba0 <SpiritRadioInit+0x8c>
  {
    SpiritRadioSetDigDiv(S_DISABLE);
 8002b98:	2000      	movs	r0, #0
 8002b9a:	f001 f90b 	bl	8003db4 <SpiritRadioSetDigDiv>
 8002b9e:	e002      	b.n	8002ba6 <SpiritRadioInit+0x92>
    s_assert_param(IS_CH_BW(pxSRadioInitStruct->lBandwidth,s_lXtalFrequency));
  }
  else
  {      
    SpiritRadioSetDigDiv(S_ENABLE);
 8002ba0:	2001      	movs	r0, #1
 8002ba2:	f001 f907 	bl	8003db4 <SpiritRadioSetDigDiv>
    s_assert_param(IS_CH_BW(pxSRadioInitStruct->lBandwidth,(s_lXtalFrequency>>1)));
  }
  
  /* Goes in READY state */
  SpiritSpiCommandStrobes(COMMAND_READY);
 8002ba6:	2062      	movs	r0, #98	; 0x62
 8002ba8:	f001 fa9e 	bl	80040e8 <RadioSpiCommandStrobes>
  do{
    /* Delay for state transition */
    for(volatile uint8_t i=0; i!=0xFF; i++);
 8002bac:	2300      	movs	r3, #0
 8002bae:	737b      	strb	r3, [r7, #13]
 8002bb0:	e004      	b.n	8002bbc <SpiritRadioInit+0xa8>
 8002bb2:	7b7b      	ldrb	r3, [r7, #13]
 8002bb4:	b2db      	uxtb	r3, r3
 8002bb6:	3301      	adds	r3, #1
 8002bb8:	b2db      	uxtb	r3, r3
 8002bba:	737b      	strb	r3, [r7, #13]
 8002bbc:	7b7b      	ldrb	r3, [r7, #13]
 8002bbe:	b2db      	uxtb	r3, r3
 8002bc0:	2bff      	cmp	r3, #255	; 0xff
 8002bc2:	d1f6      	bne.n	8002bb2 <SpiritRadioInit+0x9e>
    
    /* Reads the MC_STATUS register */
    SpiritRefreshStatus();
 8002bc4:	f001 f9c6 	bl	8003f54 <SpiritRefreshStatus>
  }while(g_xStatus.MC_STATE!=MC_STATE_READY);
 8002bc8:	4b90      	ldr	r3, [pc, #576]	; (8002e0c <SpiritRadioInit+0x2f8>)
 8002bca:	781b      	ldrb	r3, [r3, #0]
 8002bcc:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8002bd0:	b2db      	uxtb	r3, r3
 8002bd2:	2b03      	cmp	r3, #3
 8002bd4:	d1ea      	bne.n	8002bac <SpiritRadioInit+0x98>
  
  /* Calculates the FC_OFFSET parameter and cast as signed int: FOffsetTmp = (Fxtal/2^18)*FC_OFFSET */
  xtalOffsetFactor = (int16_t)(((float)FOffsetTmp*FBASE_DIVIDER)/s_lXtalFrequency);
 8002bd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bd8:	ee07 3a90 	vmov	s15, r3
 8002bdc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002be0:	ed9f 7a8d 	vldr	s14, [pc, #564]	; 8002e18 <SpiritRadioInit+0x304>
 8002be4:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002be8:	4b89      	ldr	r3, [pc, #548]	; (8002e10 <SpiritRadioInit+0x2fc>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	ee07 3a90 	vmov	s15, r3
 8002bf0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002bf4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002bf8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002bfc:	ee17 3a90 	vmov	r3, s15
 8002c00:	857b      	strh	r3, [r7, #42]	; 0x2a
  anaRadioRegArray[2] = (uint8_t)((((uint16_t)xtalOffsetFactor)>>8)&0x0F);
 8002c02:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002c04:	0a1b      	lsrs	r3, r3, #8
 8002c06:	b29b      	uxth	r3, r3
 8002c08:	b2db      	uxtb	r3, r3
 8002c0a:	f003 030f 	and.w	r3, r3, #15
 8002c0e:	b2db      	uxtb	r3, r3
 8002c10:	77bb      	strb	r3, [r7, #30]
  anaRadioRegArray[3] = (uint8_t)(xtalOffsetFactor);
 8002c12:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002c14:	b2db      	uxtb	r3, r3
 8002c16:	77fb      	strb	r3, [r7, #31]
  
  /* Calculates the channel space factor */
  anaRadioRegArray[0] =((uint32_t)pxSRadioInitStruct->nChannelSpace<<9)/(s_lXtalFrequency>>6)+1;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	689b      	ldr	r3, [r3, #8]
 8002c1c:	025a      	lsls	r2, r3, #9
 8002c1e:	4b7c      	ldr	r3, [pc, #496]	; (8002e10 <SpiritRadioInit+0x2fc>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	099b      	lsrs	r3, r3, #6
 8002c24:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c28:	b2db      	uxtb	r3, r3
 8002c2a:	3301      	adds	r3, #1
 8002c2c:	b2db      	uxtb	r3, r3
 8002c2e:	773b      	strb	r3, [r7, #28]
  
  SpiritManagementWaTRxFcMem(pxSRadioInitStruct->lFrequencyBase);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	685b      	ldr	r3, [r3, #4]
 8002c34:	4618      	mov	r0, r3
 8002c36:	f7ff fc63 	bl	8002500 <SpiritManagementWaTRxFcMem>
  
  /* 2nd order DEM algorithm enabling */
  uint8_t tmpreg; SpiritSpiReadRegisters(0xA3, 1, &tmpreg);
 8002c3a:	f107 0310 	add.w	r3, r7, #16
 8002c3e:	461a      	mov	r2, r3
 8002c40:	2101      	movs	r1, #1
 8002c42:	20a3      	movs	r0, #163	; 0xa3
 8002c44:	f001 fa04 	bl	8004050 <RadioSpiReadRegisters>
  tmpreg &= ~0x02; SpiritSpiWriteRegisters(0xA3, 1, &tmpreg);
 8002c48:	7c3b      	ldrb	r3, [r7, #16]
 8002c4a:	f023 0302 	bic.w	r3, r3, #2
 8002c4e:	b2db      	uxtb	r3, r3
 8002c50:	743b      	strb	r3, [r7, #16]
 8002c52:	f107 0310 	add.w	r3, r7, #16
 8002c56:	461a      	mov	r2, r3
 8002c58:	2101      	movs	r1, #1
 8002c5a:	20a3      	movs	r0, #163	; 0xa3
 8002c5c:	f001 f9ac 	bl	8003fb8 <RadioSpiWriteRegisters>
  
  /* Check the channel center frequency is in one of the possible range */
  s_assert_param(IS_FREQUENCY_BAND((pxSRadioInitStruct->lFrequencyBase + ((xtalOffsetFactor*s_lXtalFrequency)/FBASE_DIVIDER) + pxSRadioInitStruct->nChannelSpace * pxSRadioInitStruct->cChannelNumber)));  
  
  /* Calculates the datarate mantissa and exponent */
  SpiritRadioSearchDatarateME(pxSRadioInitStruct->lDatarate, &drM, &drE);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	691b      	ldr	r3, [r3, #16]
 8002c64:	f107 0216 	add.w	r2, r7, #22
 8002c68:	f107 0117 	add.w	r1, r7, #23
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	f000 fc3d 	bl	80034ec <SpiritRadioSearchDatarateME>
  digRadioRegArray[0] = (uint8_t)(drM);
 8002c72:	7dfb      	ldrb	r3, [r7, #23]
 8002c74:	763b      	strb	r3, [r7, #24]
  digRadioRegArray[1] = (uint8_t)(0x00 | pxSRadioInitStruct->xModulationSelect |drE);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	7b5a      	ldrb	r2, [r3, #13]
 8002c7a:	7dbb      	ldrb	r3, [r7, #22]
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	b2db      	uxtb	r3, r3
 8002c80:	767b      	strb	r3, [r7, #25]
  
  /* Read the fdev register to preserve the clock recovery algo bit */
  SpiritSpiReadRegisters(0x1C, 1, &tmpreg);
 8002c82:	f107 0310 	add.w	r3, r7, #16
 8002c86:	461a      	mov	r2, r3
 8002c88:	2101      	movs	r1, #1
 8002c8a:	201c      	movs	r0, #28
 8002c8c:	f001 f9e0 	bl	8004050 <RadioSpiReadRegisters>
  
  /* Calculates the frequency deviation mantissa and exponent */
  SpiritRadioSearchFreqDevME(pxSRadioInitStruct->lFreqDev, &FdevM, &FdevE);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	695b      	ldr	r3, [r3, #20]
 8002c94:	f107 0214 	add.w	r2, r7, #20
 8002c98:	f107 0115 	add.w	r1, r7, #21
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	f000 fdbd 	bl	800381c <SpiritRadioSearchFreqDevME>
  digRadioRegArray[2] = (uint8_t)((FdevE<<4) | (tmpreg&0x08) | FdevM);
 8002ca2:	7d3b      	ldrb	r3, [r7, #20]
 8002ca4:	011b      	lsls	r3, r3, #4
 8002ca6:	b25a      	sxtb	r2, r3
 8002ca8:	7c3b      	ldrb	r3, [r7, #16]
 8002caa:	b25b      	sxtb	r3, r3
 8002cac:	f003 0308 	and.w	r3, r3, #8
 8002cb0:	b25b      	sxtb	r3, r3
 8002cb2:	4313      	orrs	r3, r2
 8002cb4:	b25a      	sxtb	r2, r3
 8002cb6:	7d7b      	ldrb	r3, [r7, #21]
 8002cb8:	b25b      	sxtb	r3, r3
 8002cba:	4313      	orrs	r3, r2
 8002cbc:	b25b      	sxtb	r3, r3
 8002cbe:	b2db      	uxtb	r3, r3
 8002cc0:	76bb      	strb	r3, [r7, #26]
  
  /* Calculates the channel filter mantissa and exponent */
  SpiritRadioSearchChannelBwME(pxSRadioInitStruct->lBandwidth, &bwM, &bwE);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	699b      	ldr	r3, [r3, #24]
 8002cc6:	f107 0212 	add.w	r2, r7, #18
 8002cca:	f107 0113 	add.w	r1, r7, #19
 8002cce:	4618      	mov	r0, r3
 8002cd0:	f000 fcbe 	bl	8003650 <SpiritRadioSearchChannelBwME>
  
  digRadioRegArray[3] = (uint8_t)((bwM<<4) | bwE);
 8002cd4:	7cfb      	ldrb	r3, [r7, #19]
 8002cd6:	011b      	lsls	r3, r3, #4
 8002cd8:	b25a      	sxtb	r2, r3
 8002cda:	7cbb      	ldrb	r3, [r7, #18]
 8002cdc:	b25b      	sxtb	r3, r3
 8002cde:	4313      	orrs	r3, r2
 8002ce0:	b25b      	sxtb	r3, r3
 8002ce2:	b2db      	uxtb	r3, r3
 8002ce4:	76fb      	strb	r3, [r7, #27]
 
  float if_off=(3.0f*480140)/(s_lXtalFrequency>>12)-64;  /* #1035-D */
 8002ce6:	4b4a      	ldr	r3, [pc, #296]	; (8002e10 <SpiritRadioInit+0x2fc>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	0b1b      	lsrs	r3, r3, #12
 8002cec:	ee07 3a90 	vmov	s15, r3
 8002cf0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002cf4:	eddf 6a49 	vldr	s13, [pc, #292]	; 8002e1c <SpiritRadioInit+0x308>
 8002cf8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002cfc:	ed9f 7a48 	vldr	s14, [pc, #288]	; 8002e20 <SpiritRadioInit+0x30c>
 8002d00:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002d04:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
  
  uint8_t ifOffsetAna = ROUND(if_off);
 8002d08:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002d0c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002d10:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d14:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002d18:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d1c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002d20:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002d24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d28:	dd09      	ble.n	8002d3e <SpiritRadioInit+0x22a>
 8002d2a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002d2e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002d32:	edc7 7a00 	vstr	s15, [r7]
 8002d36:	783b      	ldrb	r3, [r7, #0]
 8002d38:	3301      	adds	r3, #1
 8002d3a:	b2db      	uxtb	r3, r3
 8002d3c:	e006      	b.n	8002d4c <SpiritRadioInit+0x238>
 8002d3e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002d42:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002d46:	edc7 7a00 	vstr	s15, [r7]
 8002d4a:	783b      	ldrb	r3, [r7, #0]
 8002d4c:	73fb      	strb	r3, [r7, #15]
  
  if(s_lXtalFrequency<DOUBLE_XTAL_THR)
 8002d4e:	4b30      	ldr	r3, [pc, #192]	; (8002e10 <SpiritRadioInit+0x2fc>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4a30      	ldr	r2, [pc, #192]	; (8002e14 <SpiritRadioInit+0x300>)
 8002d54:	4293      	cmp	r3, r2
 8002d56:	d802      	bhi.n	8002d5e <SpiritRadioInit+0x24a>
  {
    /* if offset digital is the same in case of single xtal */
    anaRadioRegArray[1] = ifOffsetAna;
 8002d58:	7bfb      	ldrb	r3, [r7, #15]
 8002d5a:	777b      	strb	r3, [r7, #29]
 8002d5c:	e033      	b.n	8002dc6 <SpiritRadioInit+0x2b2>
  }
  else
  {
    if_off=(3.0f*480140)/(s_lXtalFrequency>>13)-64;      /* #1035-D */
 8002d5e:	4b2c      	ldr	r3, [pc, #176]	; (8002e10 <SpiritRadioInit+0x2fc>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	0b5b      	lsrs	r3, r3, #13
 8002d64:	ee07 3a90 	vmov	s15, r3
 8002d68:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002d6c:	eddf 6a2b 	vldr	s13, [pc, #172]	; 8002e1c <SpiritRadioInit+0x308>
 8002d70:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002d74:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8002e20 <SpiritRadioInit+0x30c>
 8002d78:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002d7c:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    
    /* ... otherwise recompute it */
    anaRadioRegArray[1] = ROUND(if_off);
 8002d80:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002d84:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002d88:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d8c:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002d90:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d94:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002d98:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002d9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002da0:	dd09      	ble.n	8002db6 <SpiritRadioInit+0x2a2>
 8002da2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002da6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002daa:	edc7 7a00 	vstr	s15, [r7]
 8002dae:	783b      	ldrb	r3, [r7, #0]
 8002db0:	3301      	adds	r3, #1
 8002db2:	b2db      	uxtb	r3, r3
 8002db4:	e006      	b.n	8002dc4 <SpiritRadioInit+0x2b0>
 8002db6:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002dba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002dbe:	edc7 7a00 	vstr	s15, [r7]
 8002dc2:	783b      	ldrb	r3, [r7, #0]
 8002dc4:	777b      	strb	r3, [r7, #29]
  }
  
  g_xStatus = SpiritSpiWriteRegisters(IF_OFFSET_ANA_BASE, 1, &ifOffsetAna);
 8002dc6:	f107 030f 	add.w	r3, r7, #15
 8002dca:	461a      	mov	r2, r3
 8002dcc:	2101      	movs	r1, #1
 8002dce:	2007      	movs	r0, #7
 8002dd0:	f001 f8f2 	bl	8003fb8 <RadioSpiWriteRegisters>
 8002dd4:	4602      	mov	r2, r0
 8002dd6:	4b0d      	ldr	r3, [pc, #52]	; (8002e0c <SpiritRadioInit+0x2f8>)
 8002dd8:	b212      	sxth	r2, r2
 8002dda:	4611      	mov	r1, r2
 8002ddc:	7019      	strb	r1, [r3, #0]
 8002dde:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002de2:	705a      	strb	r2, [r3, #1]

  
  /* Sets Xtal configuration */
  if(s_lXtalFrequency>DOUBLE_XTAL_THR)
 8002de4:	4b0a      	ldr	r3, [pc, #40]	; (8002e10 <SpiritRadioInit+0x2fc>)
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4a0e      	ldr	r2, [pc, #56]	; (8002e24 <SpiritRadioInit+0x310>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d91e      	bls.n	8002e2c <SpiritRadioInit+0x318>
  {
    SpiritRadioSetXtalFlag(XTAL_FLAG((s_lXtalFrequency/2)));
 8002dee:	4b08      	ldr	r3, [pc, #32]	; (8002e10 <SpiritRadioInit+0x2fc>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4a0d      	ldr	r2, [pc, #52]	; (8002e28 <SpiritRadioInit+0x314>)
 8002df4:	4293      	cmp	r3, r2
 8002df6:	bf8c      	ite	hi
 8002df8:	2301      	movhi	r3, #1
 8002dfa:	2300      	movls	r3, #0
 8002dfc:	b2db      	uxtb	r3, r3
 8002dfe:	4618      	mov	r0, r3
 8002e00:	f000 f86c 	bl	8002edc <SpiritRadioSetXtalFlag>
 8002e04:	e01d      	b.n	8002e42 <SpiritRadioInit+0x32e>
 8002e06:	bf00      	nop
 8002e08:	49742400 	.word	0x49742400
 8002e0c:	20002514 	.word	0x20002514
 8002e10:	20002510 	.word	0x20002510
 8002e14:	01c9c37f 	.word	0x01c9c37f
 8002e18:	48800000 	.word	0x48800000
 8002e1c:	49afd520 	.word	0x49afd520
 8002e20:	42800000 	.word	0x42800000
 8002e24:	01c9c380 	.word	0x01c9c380
 8002e28:	02faf07f 	.word	0x02faf07f
  }
  else
  {
    SpiritRadioSetXtalFlag(XTAL_FLAG(s_lXtalFrequency));
 8002e2c:	4b28      	ldr	r3, [pc, #160]	; (8002ed0 <SpiritRadioInit+0x3bc>)
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a28      	ldr	r2, [pc, #160]	; (8002ed4 <SpiritRadioInit+0x3c0>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	bf8c      	ite	hi
 8002e36:	2301      	movhi	r3, #1
 8002e38:	2300      	movls	r3, #0
 8002e3a:	b2db      	uxtb	r3, r3
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	f000 f84d 	bl	8002edc <SpiritRadioSetXtalFlag>
  }
  
  /* Sets the channel number in the corresponding register */
  SpiritSpiWriteRegisters(CHNUM_BASE, 1, &pxSRadioInitStruct->cChannelNumber);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	330c      	adds	r3, #12
 8002e46:	461a      	mov	r2, r3
 8002e48:	2101      	movs	r1, #1
 8002e4a:	206c      	movs	r0, #108	; 0x6c
 8002e4c:	f001 f8b4 	bl	8003fb8 <RadioSpiWriteRegisters>
  
  /* Configures the Analog Radio registers */
  SpiritSpiWriteRegisters(CHSPACE_BASE, 4, anaRadioRegArray);
 8002e50:	f107 031c 	add.w	r3, r7, #28
 8002e54:	461a      	mov	r2, r3
 8002e56:	2104      	movs	r1, #4
 8002e58:	200c      	movs	r0, #12
 8002e5a:	f001 f8ad 	bl	8003fb8 <RadioSpiWriteRegisters>
  
  /* Configures the Digital Radio registers */
  g_xStatus = SpiritSpiWriteRegisters(MOD1_BASE, 4, digRadioRegArray);
 8002e5e:	f107 0318 	add.w	r3, r7, #24
 8002e62:	461a      	mov	r2, r3
 8002e64:	2104      	movs	r1, #4
 8002e66:	201a      	movs	r0, #26
 8002e68:	f001 f8a6 	bl	8003fb8 <RadioSpiWriteRegisters>
 8002e6c:	4602      	mov	r2, r0
 8002e6e:	4b1a      	ldr	r3, [pc, #104]	; (8002ed8 <SpiritRadioInit+0x3c4>)
 8002e70:	b212      	sxth	r2, r2
 8002e72:	4611      	mov	r1, r2
 8002e74:	7019      	strb	r1, [r3, #0]
 8002e76:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002e7a:	705a      	strb	r2, [r3, #1]
  
  /* Enable the freeze option of the AFC on the SYNC word */
  SpiritRadioAFCFreezeOnSync(S_ENABLE);
 8002e7c:	2001      	movs	r0, #1
 8002e7e:	f000 ff15 	bl	8003cac <SpiritRadioAFCFreezeOnSync>
  
  /* Set the IQC correction optimal value */
  anaRadioRegArray[0]=0x80;
 8002e82:	2380      	movs	r3, #128	; 0x80
 8002e84:	773b      	strb	r3, [r7, #28]
  anaRadioRegArray[1]=0xE3;
 8002e86:	23e3      	movs	r3, #227	; 0xe3
 8002e88:	777b      	strb	r3, [r7, #29]
  g_xStatus = SpiritSpiWriteRegisters(0x99, 2, anaRadioRegArray);
 8002e8a:	f107 031c 	add.w	r3, r7, #28
 8002e8e:	461a      	mov	r2, r3
 8002e90:	2102      	movs	r1, #2
 8002e92:	2099      	movs	r0, #153	; 0x99
 8002e94:	f001 f890 	bl	8003fb8 <RadioSpiWriteRegisters>
 8002e98:	4602      	mov	r2, r0
 8002e9a:	4b0f      	ldr	r3, [pc, #60]	; (8002ed8 <SpiritRadioInit+0x3c4>)
 8002e9c:	b212      	sxth	r2, r2
 8002e9e:	4611      	mov	r1, r2
 8002ea0:	7019      	strb	r1, [r3, #0]
 8002ea2:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002ea6:	705a      	strb	r2, [r3, #1]
  
  anaRadioRegArray[0]=0x22;
 8002ea8:	2322      	movs	r3, #34	; 0x22
 8002eaa:	773b      	strb	r3, [r7, #28]
  SpiritSpiWriteRegisters(0xBC, 1, anaRadioRegArray);
 8002eac:	f107 031c 	add.w	r3, r7, #28
 8002eb0:	461a      	mov	r2, r3
 8002eb2:	2101      	movs	r1, #1
 8002eb4:	20bc      	movs	r0, #188	; 0xbc
 8002eb6:	f001 f87f 	bl	8003fb8 <RadioSpiWriteRegisters>
  
  return SpiritRadioSetFrequencyBase(pxSRadioInitStruct->lFrequencyBase);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	685b      	ldr	r3, [r3, #4]
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f000 f9aa 	bl	8003218 <SpiritRadioSetFrequencyBase>
 8002ec4:	4603      	mov	r3, r0
  
}
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	3730      	adds	r7, #48	; 0x30
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	bd80      	pop	{r7, pc}
 8002ece:	bf00      	nop
 8002ed0:	20002510 	.word	0x20002510
 8002ed4:	017d783f 	.word	0x017d783f
 8002ed8:	20002514 	.word	0x20002514

08002edc <SpiritRadioSetXtalFlag>:
*         @arg XTAL_FLAG_24_MHz:  in case of 24 MHz crystal
*         @arg XTAL_FLAG_26_MHz:  in case of 26 MHz crystal
* @retval None.
*/
void SpiritRadioSetXtalFlag(XtalFlag xXtal)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b084      	sub	sp, #16
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	71fb      	strb	r3, [r7, #7]
  uint8_t tempRegValue = 0x00;
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  s_assert_param(IS_XTAL_FLAG(xXtal));
  
  /* Reads the ANA_FUNC_CONF_0 register */
  g_xStatus = SpiritSpiReadRegisters(ANA_FUNC_CONF0_BASE, 1, &tempRegValue);
 8002eea:	f107 030f 	add.w	r3, r7, #15
 8002eee:	461a      	mov	r2, r3
 8002ef0:	2101      	movs	r1, #1
 8002ef2:	2001      	movs	r0, #1
 8002ef4:	f001 f8ac 	bl	8004050 <RadioSpiReadRegisters>
 8002ef8:	4602      	mov	r2, r0
 8002efa:	4b14      	ldr	r3, [pc, #80]	; (8002f4c <SpiritRadioSetXtalFlag+0x70>)
 8002efc:	b212      	sxth	r2, r2
 8002efe:	4611      	mov	r1, r2
 8002f00:	7019      	strb	r1, [r3, #0]
 8002f02:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002f06:	705a      	strb	r2, [r3, #1]
  if(xXtal == XTAL_FLAG_26_MHz)
 8002f08:	79fb      	ldrb	r3, [r7, #7]
 8002f0a:	2b01      	cmp	r3, #1
 8002f0c:	d105      	bne.n	8002f1a <SpiritRadioSetXtalFlag+0x3e>
  {
    tempRegValue|=SELECT_24_26_MHZ_MASK;
 8002f0e:	7bfb      	ldrb	r3, [r7, #15]
 8002f10:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002f14:	b2db      	uxtb	r3, r3
 8002f16:	73fb      	strb	r3, [r7, #15]
 8002f18:	e004      	b.n	8002f24 <SpiritRadioSetXtalFlag+0x48>
  }
  else
  {
    tempRegValue &= (~SELECT_24_26_MHZ_MASK);
 8002f1a:	7bfb      	ldrb	r3, [r7, #15]
 8002f1c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002f20:	b2db      	uxtb	r3, r3
 8002f22:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Sets the 24_26MHz_SELECT field in the ANA_FUNC_CONF_0 register */
  g_xStatus = SpiritSpiWriteRegisters(ANA_FUNC_CONF0_BASE, 1, &tempRegValue);
 8002f24:	f107 030f 	add.w	r3, r7, #15
 8002f28:	461a      	mov	r2, r3
 8002f2a:	2101      	movs	r1, #1
 8002f2c:	2001      	movs	r0, #1
 8002f2e:	f001 f843 	bl	8003fb8 <RadioSpiWriteRegisters>
 8002f32:	4602      	mov	r2, r0
 8002f34:	4b05      	ldr	r3, [pc, #20]	; (8002f4c <SpiritRadioSetXtalFlag+0x70>)
 8002f36:	b212      	sxth	r2, r2
 8002f38:	4611      	mov	r1, r2
 8002f3a:	7019      	strb	r1, [r3, #0]
 8002f3c:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002f40:	705a      	strb	r2, [r3, #1]
  
}
 8002f42:	bf00      	nop
 8002f44:	3710      	adds	r7, #16
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bd80      	pop	{r7, pc}
 8002f4a:	bf00      	nop
 8002f4c:	20002514 	.word	0x20002514

08002f50 <SpiritRadioSearchWCP>:
*         <li> Low Band: from 300 MHz to 348 MHz </li>
*         <li> Very low Band: from 150 MHz to 174 MHz </li> </ul>
* @retval uint8_t Charge pump word.
*/
uint8_t SpiritRadioSearchWCP(uint32_t lFc)
{
 8002f50:	b480      	push	{r7}
 8002f52:	b085      	sub	sp, #20
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
  int8_t i=0;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	73fb      	strb	r3, [r7, #15]
  uint32_t vcofreq=0;
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	60bb      	str	r3, [r7, #8]
  uint8_t BFactor=0;
 8002f60:	2300      	movs	r3, #0
 8002f62:	73bb      	strb	r3, [r7, #14]
  
  /* Check the channel center frequency is in one of the possible range */
  s_assert_param(IS_FREQUENCY_BAND(lFc));
  
  /* Search the operating band */
  if(IS_FREQUENCY_BAND_HIGH(lFc))
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	4a3a      	ldr	r2, [pc, #232]	; (8003050 <SpiritRadioSearchWCP+0x100>)
 8002f68:	4293      	cmp	r3, r2
 8002f6a:	d306      	bcc.n	8002f7a <SpiritRadioSearchWCP+0x2a>
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	4a39      	ldr	r2, [pc, #228]	; (8003054 <SpiritRadioSearchWCP+0x104>)
 8002f70:	4293      	cmp	r3, r2
 8002f72:	d802      	bhi.n	8002f7a <SpiritRadioSearchWCP+0x2a>
  {
    BFactor = HIGH_BAND_FACTOR;
 8002f74:	2306      	movs	r3, #6
 8002f76:	73bb      	strb	r3, [r7, #14]
 8002f78:	e01f      	b.n	8002fba <SpiritRadioSearchWCP+0x6a>
  }
  else if(IS_FREQUENCY_BAND_MIDDLE(lFc))
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	4a36      	ldr	r2, [pc, #216]	; (8003058 <SpiritRadioSearchWCP+0x108>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d906      	bls.n	8002f90 <SpiritRadioSearchWCP+0x40>
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	4a35      	ldr	r2, [pc, #212]	; (800305c <SpiritRadioSearchWCP+0x10c>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d802      	bhi.n	8002f90 <SpiritRadioSearchWCP+0x40>
  {
    BFactor = MIDDLE_BAND_FACTOR;
 8002f8a:	230c      	movs	r3, #12
 8002f8c:	73bb      	strb	r3, [r7, #14]
 8002f8e:	e014      	b.n	8002fba <SpiritRadioSearchWCP+0x6a>
  }
  else if(IS_FREQUENCY_BAND_LOW(lFc))
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	4a33      	ldr	r2, [pc, #204]	; (8003060 <SpiritRadioSearchWCP+0x110>)
 8002f94:	4293      	cmp	r3, r2
 8002f96:	d906      	bls.n	8002fa6 <SpiritRadioSearchWCP+0x56>
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	4a32      	ldr	r2, [pc, #200]	; (8003064 <SpiritRadioSearchWCP+0x114>)
 8002f9c:	4293      	cmp	r3, r2
 8002f9e:	d802      	bhi.n	8002fa6 <SpiritRadioSearchWCP+0x56>
  {
    BFactor = LOW_BAND_FACTOR;
 8002fa0:	2310      	movs	r3, #16
 8002fa2:	73bb      	strb	r3, [r7, #14]
 8002fa4:	e009      	b.n	8002fba <SpiritRadioSearchWCP+0x6a>
  }
  else if(IS_FREQUENCY_BAND_VERY_LOW(lFc))
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	4a2f      	ldr	r2, [pc, #188]	; (8003068 <SpiritRadioSearchWCP+0x118>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d905      	bls.n	8002fba <SpiritRadioSearchWCP+0x6a>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	4a2e      	ldr	r2, [pc, #184]	; (800306c <SpiritRadioSearchWCP+0x11c>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d801      	bhi.n	8002fba <SpiritRadioSearchWCP+0x6a>
  {
    BFactor = VERY_LOW_BAND_FACTOR;
 8002fb6:	2320      	movs	r3, #32
 8002fb8:	73bb      	strb	r3, [r7, #14]
  }
  
  /* Calculates the VCO frequency VCOFreq = lFc*B */
  vcofreq = lFc/1000*BFactor;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	4a2c      	ldr	r2, [pc, #176]	; (8003070 <SpiritRadioSearchWCP+0x120>)
 8002fbe:	fba2 2303 	umull	r2, r3, r2, r3
 8002fc2:	099b      	lsrs	r3, r3, #6
 8002fc4:	7bba      	ldrb	r2, [r7, #14]
 8002fc6:	fb02 f303 	mul.w	r3, r2, r3
 8002fca:	60bb      	str	r3, [r7, #8]
  
  /* Search in the vco frequency array the charge pump word */
  if(vcofreq>=((uint32_t)s_vectnVCOFreq[15])*1000)
 8002fcc:	f241 631f 	movw	r3, #5663	; 0x161f
 8002fd0:	461a      	mov	r2, r3
 8002fd2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002fd6:	fb02 f303 	mul.w	r3, r2, r3
 8002fda:	68ba      	ldr	r2, [r7, #8]
 8002fdc:	429a      	cmp	r2, r3
 8002fde:	d302      	bcc.n	8002fe6 <SpiritRadioSearchWCP+0x96>
  {
    i=15;
 8002fe0:	230f      	movs	r3, #15
 8002fe2:	73fb      	strb	r3, [r7, #15]
 8002fe4:	e023      	b.n	800302e <SpiritRadioSearchWCP+0xde>
  }
  else
  {
    /* Search the value */
    for(i=0 ; i<15 && vcofreq>((uint32_t)s_vectnVCOFreq[i])*1000 ; i++);
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	73fb      	strb	r3, [r7, #15]
 8002fea:	e005      	b.n	8002ff8 <SpiritRadioSearchWCP+0xa8>
 8002fec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ff0:	b2db      	uxtb	r3, r3
 8002ff2:	3301      	adds	r3, #1
 8002ff4:	b2db      	uxtb	r3, r3
 8002ff6:	73fb      	strb	r3, [r7, #15]
 8002ff8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ffc:	2b0e      	cmp	r3, #14
 8002ffe:	dc0c      	bgt.n	800301a <SpiritRadioSearchWCP+0xca>
 8003000:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003004:	4a1b      	ldr	r2, [pc, #108]	; (8003074 <SpiritRadioSearchWCP+0x124>)
 8003006:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800300a:	461a      	mov	r2, r3
 800300c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003010:	fb02 f303 	mul.w	r3, r2, r3
 8003014:	68ba      	ldr	r2, [r7, #8]
 8003016:	429a      	cmp	r2, r3
 8003018:	d8e8      	bhi.n	8002fec <SpiritRadioSearchWCP+0x9c>
    
    /* Be sure that it is the best approssimation */
    if (i!=0)
 800301a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d005      	beq.n	800302e <SpiritRadioSearchWCP+0xde>
      i--;
 8003022:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003026:	b2db      	uxtb	r3, r3
 8003028:	3b01      	subs	r3, #1
 800302a:	b2db      	uxtb	r3, r3
 800302c:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return index */
  return (i%8);
 800302e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003032:	425a      	negs	r2, r3
 8003034:	f003 0307 	and.w	r3, r3, #7
 8003038:	f002 0207 	and.w	r2, r2, #7
 800303c:	bf58      	it	pl
 800303e:	4253      	negpl	r3, r2
 8003040:	b25b      	sxtb	r3, r3
 8003042:	b2db      	uxtb	r3, r3
  
}
 8003044:	4618      	mov	r0, r3
 8003046:	3714      	adds	r7, #20
 8003048:	46bd      	mov	sp, r7
 800304a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304e:	4770      	bx	lr
 8003050:	2e5f5680 	.word	0x2e5f5680
 8003054:	390c2fe0 	.word	0x390c2fe0
 8003058:	1701e47f 	.word	0x1701e47f
 800305c:	1c146a60 	.word	0x1c146a60
 8003060:	11d260bf 	.word	0x11d260bf
 8003064:	14ced7e0 	.word	0x14ced7e0
 8003068:	08e18f3f 	.word	0x08e18f3f
 800306c:	0a6fd060 	.word	0x0a6fd060
 8003070:	10624dd3 	.word	0x10624dd3
 8003074:	0800bc50 	.word	0x0800bc50

08003078 <SpiritRadioGetSynthWord>:
* @brief  Returns the synth word.
* @param  None.
* @retval uint32_t Synth word.
*/
uint32_t SpiritRadioGetSynthWord(void)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b082      	sub	sp, #8
 800307c:	af00      	add	r7, sp, #0
  uint8_t regArray[4];
  
  /* Reads the SYNTH registers, build the synth word and return it */
  g_xStatus = SpiritSpiReadRegisters(SYNT3_BASE, 4, regArray);
 800307e:	1d3b      	adds	r3, r7, #4
 8003080:	461a      	mov	r2, r3
 8003082:	2104      	movs	r1, #4
 8003084:	2008      	movs	r0, #8
 8003086:	f000 ffe3 	bl	8004050 <RadioSpiReadRegisters>
 800308a:	4602      	mov	r2, r0
 800308c:	4b0c      	ldr	r3, [pc, #48]	; (80030c0 <SpiritRadioGetSynthWord+0x48>)
 800308e:	b212      	sxth	r2, r2
 8003090:	4611      	mov	r1, r2
 8003092:	7019      	strb	r1, [r3, #0]
 8003094:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003098:	705a      	strb	r2, [r3, #1]
  return ((((uint32_t)(regArray[0]&0x1F))<<21)+(((uint32_t)(regArray[1]))<<13)+\
 800309a:	793b      	ldrb	r3, [r7, #4]
 800309c:	055b      	lsls	r3, r3, #21
 800309e:	f003 7278 	and.w	r2, r3, #65011712	; 0x3e00000
 80030a2:	797b      	ldrb	r3, [r7, #5]
 80030a4:	035b      	lsls	r3, r3, #13
 80030a6:	441a      	add	r2, r3
    (((uint32_t)(regArray[2]))<<5)+(((uint32_t)(regArray[3]))>>3));
 80030a8:	79bb      	ldrb	r3, [r7, #6]
 80030aa:	015b      	lsls	r3, r3, #5
  return ((((uint32_t)(regArray[0]&0x1F))<<21)+(((uint32_t)(regArray[1]))<<13)+\
 80030ac:	4413      	add	r3, r2
    (((uint32_t)(regArray[2]))<<5)+(((uint32_t)(regArray[3]))>>3));
 80030ae:	79fa      	ldrb	r2, [r7, #7]
 80030b0:	08d2      	lsrs	r2, r2, #3
 80030b2:	b2d2      	uxtb	r2, r2
 80030b4:	4413      	add	r3, r2
  
}
 80030b6:	4618      	mov	r0, r3
 80030b8:	3708      	adds	r7, #8
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bd80      	pop	{r7, pc}
 80030be:	bf00      	nop
 80030c0:	20002514 	.word	0x20002514

080030c4 <SpiritRadioGetBand>:
*         @arg  MIDDLE_BAND: Middle Band selected: from 387 MHz to 470 MHz
*         @arg  LOW_BAND:  Low Band selected: from 300 MHz to 348 MHz
*         @arg  VERY_LOW_BAND:  Very low Band selected: from 150 MHz to 174 MHz
*/
BandSelect SpiritRadioGetBand(void)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b082      	sub	sp, #8
 80030c8:	af00      	add	r7, sp, #0
  uint8_t tempRegValue;
  
  /* Reads the SYNT0 register */
  g_xStatus = SpiritSpiReadRegisters(SYNT0_BASE, 1, &tempRegValue);
 80030ca:	1dfb      	adds	r3, r7, #7
 80030cc:	461a      	mov	r2, r3
 80030ce:	2101      	movs	r1, #1
 80030d0:	200b      	movs	r0, #11
 80030d2:	f000 ffbd 	bl	8004050 <RadioSpiReadRegisters>
 80030d6:	4602      	mov	r2, r0
 80030d8:	4b10      	ldr	r3, [pc, #64]	; (800311c <SpiritRadioGetBand+0x58>)
 80030da:	b212      	sxth	r2, r2
 80030dc:	4611      	mov	r1, r2
 80030de:	7019      	strb	r1, [r3, #0]
 80030e0:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80030e4:	705a      	strb	r2, [r3, #1]
  
  /* Mask the Band selected field */
  if((tempRegValue & 0x07) == SYNT0_BS_6)
 80030e6:	79fb      	ldrb	r3, [r7, #7]
 80030e8:	f003 0307 	and.w	r3, r3, #7
 80030ec:	2b01      	cmp	r3, #1
 80030ee:	d101      	bne.n	80030f4 <SpiritRadioGetBand+0x30>
  {
    return HIGH_BAND;
 80030f0:	2300      	movs	r3, #0
 80030f2:	e00e      	b.n	8003112 <SpiritRadioGetBand+0x4e>
  }
  else if ((tempRegValue & 0x07) == SYNT0_BS_12)
 80030f4:	79fb      	ldrb	r3, [r7, #7]
 80030f6:	f003 0307 	and.w	r3, r3, #7
 80030fa:	2b03      	cmp	r3, #3
 80030fc:	d101      	bne.n	8003102 <SpiritRadioGetBand+0x3e>
  {
    return MIDDLE_BAND;
 80030fe:	2301      	movs	r3, #1
 8003100:	e007      	b.n	8003112 <SpiritRadioGetBand+0x4e>
  }
  else if ((tempRegValue & 0x07) == SYNT0_BS_16)
 8003102:	79fb      	ldrb	r3, [r7, #7]
 8003104:	f003 0307 	and.w	r3, r3, #7
 8003108:	2b04      	cmp	r3, #4
 800310a:	d101      	bne.n	8003110 <SpiritRadioGetBand+0x4c>
  {
    return LOW_BAND;
 800310c:	2302      	movs	r3, #2
 800310e:	e000      	b.n	8003112 <SpiritRadioGetBand+0x4e>
  }
  else
  {
    return VERY_LOW_BAND;
 8003110:	2303      	movs	r3, #3
  }
  
}
 8003112:	4618      	mov	r0, r3
 8003114:	3708      	adds	r7, #8
 8003116:	46bd      	mov	sp, r7
 8003118:	bd80      	pop	{r7, pc}
 800311a:	bf00      	nop
 800311c:	20002514 	.word	0x20002514

08003120 <SpiritRadioGetChannel>:
* @brief  Returns the actual channel number.
* @param  None.
* @retval uint8_t Actual channel number.
*/
uint8_t SpiritRadioGetChannel(void)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b082      	sub	sp, #8
 8003124:	af00      	add	r7, sp, #0
  uint8_t tempRegValue;
  
  /* Reads the CHNUM register and return the value */
  g_xStatus = SpiritSpiReadRegisters(CHNUM_BASE, 1, &tempRegValue);
 8003126:	1dfb      	adds	r3, r7, #7
 8003128:	461a      	mov	r2, r3
 800312a:	2101      	movs	r1, #1
 800312c:	206c      	movs	r0, #108	; 0x6c
 800312e:	f000 ff8f 	bl	8004050 <RadioSpiReadRegisters>
 8003132:	4602      	mov	r2, r0
 8003134:	4b05      	ldr	r3, [pc, #20]	; (800314c <SpiritRadioGetChannel+0x2c>)
 8003136:	b212      	sxth	r2, r2
 8003138:	4611      	mov	r1, r2
 800313a:	7019      	strb	r1, [r3, #0]
 800313c:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003140:	705a      	strb	r2, [r3, #1]
  
  return tempRegValue;
 8003142:	79fb      	ldrb	r3, [r7, #7]
  
}
 8003144:	4618      	mov	r0, r3
 8003146:	3708      	adds	r7, #8
 8003148:	46bd      	mov	sp, r7
 800314a:	bd80      	pop	{r7, pc}
 800314c:	20002514 	.word	0x20002514

08003150 <SpiritRadioGetChannelSpace>:
* @param  None.
* @retval uint32_t Channel space. The channel space is: CS = channel_space_factor x XtalFrequency/2^15
*         where channel_space_factor is the CHSPACE register value.
*/
uint32_t SpiritRadioGetChannelSpace(void)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b082      	sub	sp, #8
 8003154:	af00      	add	r7, sp, #0
  uint8_t channelSpaceFactor;
  
  /* Reads the CHSPACE register, calculate the channel space and return it */
  g_xStatus = SpiritSpiReadRegisters(CHSPACE_BASE, 1, &channelSpaceFactor);
 8003156:	1dfb      	adds	r3, r7, #7
 8003158:	461a      	mov	r2, r3
 800315a:	2101      	movs	r1, #1
 800315c:	200c      	movs	r0, #12
 800315e:	f000 ff77 	bl	8004050 <RadioSpiReadRegisters>
 8003162:	4602      	mov	r2, r0
 8003164:	4b08      	ldr	r3, [pc, #32]	; (8003188 <SpiritRadioGetChannelSpace+0x38>)
 8003166:	b212      	sxth	r2, r2
 8003168:	4611      	mov	r1, r2
 800316a:	7019      	strb	r1, [r3, #0]
 800316c:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003170:	705a      	strb	r2, [r3, #1]
  
  /* Compute the Hertz value and return it */
  return ((channelSpaceFactor*s_lXtalFrequency)/CHSPACE_DIVIDER);
 8003172:	79fb      	ldrb	r3, [r7, #7]
 8003174:	461a      	mov	r2, r3
 8003176:	4b05      	ldr	r3, [pc, #20]	; (800318c <SpiritRadioGetChannelSpace+0x3c>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	fb02 f303 	mul.w	r3, r2, r3
 800317e:	0bdb      	lsrs	r3, r3, #15
  
}
 8003180:	4618      	mov	r0, r3
 8003182:	3708      	adds	r7, #8
 8003184:	46bd      	mov	sp, r7
 8003186:	bd80      	pop	{r7, pc}
 8003188:	20002514 	.word	0x20002514
 800318c:	20002510 	.word	0x20002510

08003190 <SpiritRadioGetFrequencyOffset>:
* @brief  Returns the actual frequency offset.
* @param  None.
* @retval int32_t Frequency offset expressed in Hz as signed word.
*/
int32_t SpiritRadioGetFrequencyOffset(void)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b082      	sub	sp, #8
 8003194:	af00      	add	r7, sp, #0
  uint8_t tempArray[2];
  int16_t xtalOffsetFactor;
  
  /* Reads the FC_OFFSET registers */
  g_xStatus = SpiritSpiReadRegisters(FC_OFFSET1_BASE, 2, tempArray);
 8003196:	1d3b      	adds	r3, r7, #4
 8003198:	461a      	mov	r2, r3
 800319a:	2102      	movs	r1, #2
 800319c:	200e      	movs	r0, #14
 800319e:	f000 ff57 	bl	8004050 <RadioSpiReadRegisters>
 80031a2:	4602      	mov	r2, r0
 80031a4:	4b1a      	ldr	r3, [pc, #104]	; (8003210 <SpiritRadioGetFrequencyOffset+0x80>)
 80031a6:	b212      	sxth	r2, r2
 80031a8:	4611      	mov	r1, r2
 80031aa:	7019      	strb	r1, [r3, #0]
 80031ac:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80031b0:	705a      	strb	r2, [r3, #1]
  
  /* Calculates the Offset Factor */
  uint16_t xtalOffTemp = ((((uint16_t)tempArray[0])<<8)+((uint16_t)tempArray[1]));
 80031b2:	793b      	ldrb	r3, [r7, #4]
 80031b4:	b29b      	uxth	r3, r3
 80031b6:	021b      	lsls	r3, r3, #8
 80031b8:	b29a      	uxth	r2, r3
 80031ba:	797b      	ldrb	r3, [r7, #5]
 80031bc:	b29b      	uxth	r3, r3
 80031be:	4413      	add	r3, r2
 80031c0:	b29b      	uxth	r3, r3
 80031c2:	807b      	strh	r3, [r7, #2]
  
  if(xtalOffTemp & 0x0800)
 80031c4:	887b      	ldrh	r3, [r7, #2]
 80031c6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d007      	beq.n	80031de <SpiritRadioGetFrequencyOffset+0x4e>
  {
    xtalOffTemp = xtalOffTemp | 0xF000;
 80031ce:	887b      	ldrh	r3, [r7, #2]
 80031d0:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 80031d4:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 80031d8:	b29b      	uxth	r3, r3
 80031da:	807b      	strh	r3, [r7, #2]
 80031dc:	e004      	b.n	80031e8 <SpiritRadioGetFrequencyOffset+0x58>
  }
  else
  {
    xtalOffTemp = xtalOffTemp & 0x0FFF;
 80031de:	887b      	ldrh	r3, [r7, #2]
 80031e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031e4:	b29b      	uxth	r3, r3
 80031e6:	807b      	strh	r3, [r7, #2]
  }
  
  xtalOffsetFactor = *((int16_t*)(&xtalOffTemp));
 80031e8:	1cbb      	adds	r3, r7, #2
 80031ea:	881b      	ldrh	r3, [r3, #0]
 80031ec:	80fb      	strh	r3, [r7, #6]
  
  /* Calculates the frequency offset and return it */
  return ((int32_t)(xtalOffsetFactor*s_lXtalFrequency)/FBASE_DIVIDER);
 80031ee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80031f2:	4a08      	ldr	r2, [pc, #32]	; (8003214 <SpiritRadioGetFrequencyOffset+0x84>)
 80031f4:	6812      	ldr	r2, [r2, #0]
 80031f6:	fb02 f303 	mul.w	r3, r2, r3
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	da03      	bge.n	8003206 <SpiritRadioGetFrequencyOffset+0x76>
 80031fe:	f503 337f 	add.w	r3, r3, #261120	; 0x3fc00
 8003202:	f203 33ff 	addw	r3, r3, #1023	; 0x3ff
 8003206:	149b      	asrs	r3, r3, #18
  
}
 8003208:	4618      	mov	r0, r3
 800320a:	3708      	adds	r7, #8
 800320c:	46bd      	mov	sp, r7
 800320e:	bd80      	pop	{r7, pc}
 8003210:	20002514 	.word	0x20002514
 8003214:	20002510 	.word	0x20002510

08003218 <SpiritRadioSetFrequencyBase>:
*         the corresponding register. The user shall fix it before call this API.
* @param  lFBase the base carrier frequency expressed in Hz as unsigned word.
* @retval Error code: 0=no error, 1=error during calibration of VCO.
*/
uint8_t SpiritRadioSetFrequencyBase(uint32_t lFBase)
{
 8003218:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800321c:	b08a      	sub	sp, #40	; 0x28
 800321e:	af00      	add	r7, sp, #0
 8003220:	6078      	str	r0, [r7, #4]
  uint32_t synthWord, Fc;
  uint8_t band=0, anaRadioRegArray[4], wcp;
 8003222:	2300      	movs	r3, #0
 8003224:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  
  /* Check the parameter */
  s_assert_param(IS_FREQUENCY_BAND(lFBase));
  
  /* Search the operating band */
  if(IS_FREQUENCY_BAND_HIGH(lFBase))
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	4a79      	ldr	r2, [pc, #484]	; (8003410 <SpiritRadioSetFrequencyBase+0x1f8>)
 800322c:	4293      	cmp	r3, r2
 800322e:	d307      	bcc.n	8003240 <SpiritRadioSetFrequencyBase+0x28>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	4a78      	ldr	r2, [pc, #480]	; (8003414 <SpiritRadioSetFrequencyBase+0x1fc>)
 8003234:	4293      	cmp	r3, r2
 8003236:	d803      	bhi.n	8003240 <SpiritRadioSetFrequencyBase+0x28>
  {
    band = HIGH_BAND;
 8003238:	2300      	movs	r3, #0
 800323a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800323e:	e022      	b.n	8003286 <SpiritRadioSetFrequencyBase+0x6e>
  }
  else if(IS_FREQUENCY_BAND_MIDDLE(lFBase))
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	4a75      	ldr	r2, [pc, #468]	; (8003418 <SpiritRadioSetFrequencyBase+0x200>)
 8003244:	4293      	cmp	r3, r2
 8003246:	d907      	bls.n	8003258 <SpiritRadioSetFrequencyBase+0x40>
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	4a74      	ldr	r2, [pc, #464]	; (800341c <SpiritRadioSetFrequencyBase+0x204>)
 800324c:	4293      	cmp	r3, r2
 800324e:	d803      	bhi.n	8003258 <SpiritRadioSetFrequencyBase+0x40>
  {
    band = MIDDLE_BAND;
 8003250:	2301      	movs	r3, #1
 8003252:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003256:	e016      	b.n	8003286 <SpiritRadioSetFrequencyBase+0x6e>
  }
  else if(IS_FREQUENCY_BAND_LOW(lFBase))
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	4a71      	ldr	r2, [pc, #452]	; (8003420 <SpiritRadioSetFrequencyBase+0x208>)
 800325c:	4293      	cmp	r3, r2
 800325e:	d907      	bls.n	8003270 <SpiritRadioSetFrequencyBase+0x58>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	4a70      	ldr	r2, [pc, #448]	; (8003424 <SpiritRadioSetFrequencyBase+0x20c>)
 8003264:	4293      	cmp	r3, r2
 8003266:	d803      	bhi.n	8003270 <SpiritRadioSetFrequencyBase+0x58>
  {
    band = LOW_BAND;
 8003268:	2302      	movs	r3, #2
 800326a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800326e:	e00a      	b.n	8003286 <SpiritRadioSetFrequencyBase+0x6e>
  }
  else if(IS_FREQUENCY_BAND_VERY_LOW(lFBase))
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	4a6d      	ldr	r2, [pc, #436]	; (8003428 <SpiritRadioSetFrequencyBase+0x210>)
 8003274:	4293      	cmp	r3, r2
 8003276:	d906      	bls.n	8003286 <SpiritRadioSetFrequencyBase+0x6e>
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	4a6c      	ldr	r2, [pc, #432]	; (800342c <SpiritRadioSetFrequencyBase+0x214>)
 800327c:	4293      	cmp	r3, r2
 800327e:	d802      	bhi.n	8003286 <SpiritRadioSetFrequencyBase+0x6e>
  {
    band = VERY_LOW_BAND;
 8003280:	2303      	movs	r3, #3
 8003282:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  
  int32_t FOffset  = SpiritRadioGetFrequencyOffset();
 8003286:	f7ff ff83 	bl	8003190 <SpiritRadioGetFrequencyOffset>
 800328a:	6238      	str	r0, [r7, #32]
  uint32_t lChannelSpace  = SpiritRadioGetChannelSpace();
 800328c:	f7ff ff60 	bl	8003150 <SpiritRadioGetChannelSpace>
 8003290:	61f8      	str	r0, [r7, #28]
  uint8_t cChannelNum = SpiritRadioGetChannel();
 8003292:	f7ff ff45 	bl	8003120 <SpiritRadioGetChannel>
 8003296:	4603      	mov	r3, r0
 8003298:	76fb      	strb	r3, [r7, #27]
  
  /* Calculates the channel center frequency */
  Fc = lFBase + FOffset + lChannelSpace*cChannelNum;
 800329a:	6a3a      	ldr	r2, [r7, #32]
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	441a      	add	r2, r3
 80032a0:	7efb      	ldrb	r3, [r7, #27]
 80032a2:	69f9      	ldr	r1, [r7, #28]
 80032a4:	fb01 f303 	mul.w	r3, r1, r3
 80032a8:	4413      	add	r3, r2
 80032aa:	617b      	str	r3, [r7, #20]
  
  /* Reads the reference divider */
  uint8_t cRefDiv = (uint8_t)SpiritRadioGetRefDiv()+1;
 80032ac:	f000 fd60 	bl	8003d70 <SpiritRadioGetRefDiv>
 80032b0:	4603      	mov	r3, r0
 80032b2:	3301      	adds	r3, #1
 80032b4:	74fb      	strb	r3, [r7, #19]
  
  /* Selects the VCO */
  switch(band)
 80032b6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80032ba:	2b03      	cmp	r3, #3
 80032bc:	d839      	bhi.n	8003332 <SpiritRadioSetFrequencyBase+0x11a>
 80032be:	a201      	add	r2, pc, #4	; (adr r2, 80032c4 <SpiritRadioSetFrequencyBase+0xac>)
 80032c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032c4:	0800331d 	.word	0x0800331d
 80032c8:	08003305 	.word	0x08003305
 80032cc:	080032ed 	.word	0x080032ed
 80032d0:	080032d5 	.word	0x080032d5
  {
  case VERY_LOW_BAND:
    if(Fc<161281250)
 80032d4:	697b      	ldr	r3, [r7, #20]
 80032d6:	4a56      	ldr	r2, [pc, #344]	; (8003430 <SpiritRadioSetFrequencyBase+0x218>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d803      	bhi.n	80032e4 <SpiritRadioSetFrequencyBase+0xcc>
    {
      SpiritCalibrationSelectVco(VCO_L);
 80032dc:	2000      	movs	r0, #0
 80032de:	f7fe fd9b 	bl	8001e18 <SpiritCalibrationSelectVco>
    }
    else
    {
      SpiritCalibrationSelectVco(VCO_H);
    }
    break;
 80032e2:	e026      	b.n	8003332 <SpiritRadioSetFrequencyBase+0x11a>
      SpiritCalibrationSelectVco(VCO_H);
 80032e4:	2001      	movs	r0, #1
 80032e6:	f7fe fd97 	bl	8001e18 <SpiritCalibrationSelectVco>
    break;
 80032ea:	e022      	b.n	8003332 <SpiritRadioSetFrequencyBase+0x11a>
    
  case LOW_BAND:
    if(Fc<322562500)
 80032ec:	697b      	ldr	r3, [r7, #20]
 80032ee:	4a51      	ldr	r2, [pc, #324]	; (8003434 <SpiritRadioSetFrequencyBase+0x21c>)
 80032f0:	4293      	cmp	r3, r2
 80032f2:	d803      	bhi.n	80032fc <SpiritRadioSetFrequencyBase+0xe4>
    {
      SpiritCalibrationSelectVco(VCO_L);
 80032f4:	2000      	movs	r0, #0
 80032f6:	f7fe fd8f 	bl	8001e18 <SpiritCalibrationSelectVco>
    }
    else
    {
      SpiritCalibrationSelectVco(VCO_H);
    }
    break;
 80032fa:	e01a      	b.n	8003332 <SpiritRadioSetFrequencyBase+0x11a>
      SpiritCalibrationSelectVco(VCO_H);
 80032fc:	2001      	movs	r0, #1
 80032fe:	f7fe fd8b 	bl	8001e18 <SpiritCalibrationSelectVco>
    break;
 8003302:	e016      	b.n	8003332 <SpiritRadioSetFrequencyBase+0x11a>
    
  case MIDDLE_BAND:
    if(Fc<430083334)
 8003304:	697b      	ldr	r3, [r7, #20]
 8003306:	4a4c      	ldr	r2, [pc, #304]	; (8003438 <SpiritRadioSetFrequencyBase+0x220>)
 8003308:	4293      	cmp	r3, r2
 800330a:	d803      	bhi.n	8003314 <SpiritRadioSetFrequencyBase+0xfc>
    {
      SpiritCalibrationSelectVco(VCO_L);
 800330c:	2000      	movs	r0, #0
 800330e:	f7fe fd83 	bl	8001e18 <SpiritCalibrationSelectVco>
    }
    else
    {
      SpiritCalibrationSelectVco(VCO_H);
    }
    break;
 8003312:	e00e      	b.n	8003332 <SpiritRadioSetFrequencyBase+0x11a>
      SpiritCalibrationSelectVco(VCO_H);
 8003314:	2001      	movs	r0, #1
 8003316:	f7fe fd7f 	bl	8001e18 <SpiritCalibrationSelectVco>
    break;
 800331a:	e00a      	b.n	8003332 <SpiritRadioSetFrequencyBase+0x11a>
    
  case HIGH_BAND:
    if(Fc<860166667)
 800331c:	697b      	ldr	r3, [r7, #20]
 800331e:	4a47      	ldr	r2, [pc, #284]	; (800343c <SpiritRadioSetFrequencyBase+0x224>)
 8003320:	4293      	cmp	r3, r2
 8003322:	d803      	bhi.n	800332c <SpiritRadioSetFrequencyBase+0x114>
    {
      SpiritCalibrationSelectVco(VCO_L);
 8003324:	2000      	movs	r0, #0
 8003326:	f7fe fd77 	bl	8001e18 <SpiritCalibrationSelectVco>
 800332a:	e002      	b.n	8003332 <SpiritRadioSetFrequencyBase+0x11a>
    }
    else
    {
      SpiritCalibrationSelectVco(VCO_H);
 800332c:	2001      	movs	r0, #1
 800332e:	f7fe fd73 	bl	8001e18 <SpiritCalibrationSelectVco>
    }
  }
  
  /* Search the VCO charge pump word and set the corresponding register */
  wcp = SpiritRadioSearchWCP(Fc);
 8003332:	6978      	ldr	r0, [r7, #20]
 8003334:	f7ff fe0c 	bl	8002f50 <SpiritRadioSearchWCP>
 8003338:	4603      	mov	r3, r0
 800333a:	74bb      	strb	r3, [r7, #18]
  
  synthWord = (uint32_t)(lFBase*s_vectcBHalfFactor[band]*(((double)(FBASE_DIVIDER*cRefDiv))/s_lXtalFrequency));
 800333c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003340:	4a3f      	ldr	r2, [pc, #252]	; (8003440 <SpiritRadioSetFrequencyBase+0x228>)
 8003342:	5cd3      	ldrb	r3, [r2, r3]
 8003344:	461a      	mov	r2, r3
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	fb02 f303 	mul.w	r3, r2, r3
 800334c:	4618      	mov	r0, r3
 800334e:	f7fd f8d9 	bl	8000504 <__aeabi_ui2d>
 8003352:	4604      	mov	r4, r0
 8003354:	460d      	mov	r5, r1
 8003356:	7cfb      	ldrb	r3, [r7, #19]
 8003358:	049b      	lsls	r3, r3, #18
 800335a:	4618      	mov	r0, r3
 800335c:	f7fd f8e2 	bl	8000524 <__aeabi_i2d>
 8003360:	4680      	mov	r8, r0
 8003362:	4689      	mov	r9, r1
 8003364:	4b37      	ldr	r3, [pc, #220]	; (8003444 <SpiritRadioSetFrequencyBase+0x22c>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4618      	mov	r0, r3
 800336a:	f7fd f8cb 	bl	8000504 <__aeabi_ui2d>
 800336e:	4602      	mov	r2, r0
 8003370:	460b      	mov	r3, r1
 8003372:	4640      	mov	r0, r8
 8003374:	4649      	mov	r1, r9
 8003376:	f7fd fa69 	bl	800084c <__aeabi_ddiv>
 800337a:	4602      	mov	r2, r0
 800337c:	460b      	mov	r3, r1
 800337e:	4620      	mov	r0, r4
 8003380:	4629      	mov	r1, r5
 8003382:	f7fd f939 	bl	80005f8 <__aeabi_dmul>
 8003386:	4602      	mov	r2, r0
 8003388:	460b      	mov	r3, r1
 800338a:	4610      	mov	r0, r2
 800338c:	4619      	mov	r1, r3
 800338e:	f7fd fb45 	bl	8000a1c <__aeabi_d2uiz>
 8003392:	4603      	mov	r3, r0
 8003394:	60fb      	str	r3, [r7, #12]
  
  /* Build the array of registers values for the analog part */
  anaRadioRegArray[0] = (uint8_t)(((synthWord>>21)&(0x0000001F))|(wcp<<5));
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	0d5b      	lsrs	r3, r3, #21
 800339a:	b2db      	uxtb	r3, r3
 800339c:	f003 031f 	and.w	r3, r3, #31
 80033a0:	b2da      	uxtb	r2, r3
 80033a2:	7cbb      	ldrb	r3, [r7, #18]
 80033a4:	015b      	lsls	r3, r3, #5
 80033a6:	b2db      	uxtb	r3, r3
 80033a8:	4313      	orrs	r3, r2
 80033aa:	b2db      	uxtb	r3, r3
 80033ac:	723b      	strb	r3, [r7, #8]
  anaRadioRegArray[1] = (uint8_t)((synthWord>>13)&(0x000000FF));
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	0b5b      	lsrs	r3, r3, #13
 80033b2:	b2db      	uxtb	r3, r3
 80033b4:	727b      	strb	r3, [r7, #9]
  anaRadioRegArray[2] = (uint8_t)((synthWord>>5)&(0x000000FF));
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	095b      	lsrs	r3, r3, #5
 80033ba:	b2db      	uxtb	r3, r3
 80033bc:	72bb      	strb	r3, [r7, #10]
  anaRadioRegArray[3] = (uint8_t)(((synthWord&0x0000001F)<<3)| s_vectcBandRegValue[band]);
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	b2db      	uxtb	r3, r3
 80033c2:	00db      	lsls	r3, r3, #3
 80033c4:	b2da      	uxtb	r2, r3
 80033c6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80033ca:	491f      	ldr	r1, [pc, #124]	; (8003448 <SpiritRadioSetFrequencyBase+0x230>)
 80033cc:	5ccb      	ldrb	r3, [r1, r3]
 80033ce:	4313      	orrs	r3, r2
 80033d0:	b2db      	uxtb	r3, r3
 80033d2:	72fb      	strb	r3, [r7, #11]
  
  /* Configures the needed Analog Radio registers */
  g_xStatus = SpiritSpiWriteRegisters(SYNT3_BASE, 4, anaRadioRegArray);
 80033d4:	f107 0308 	add.w	r3, r7, #8
 80033d8:	461a      	mov	r2, r3
 80033da:	2104      	movs	r1, #4
 80033dc:	2008      	movs	r0, #8
 80033de:	f000 fdeb 	bl	8003fb8 <RadioSpiWriteRegisters>
 80033e2:	4602      	mov	r2, r0
 80033e4:	4b19      	ldr	r3, [pc, #100]	; (800344c <SpiritRadioSetFrequencyBase+0x234>)
 80033e6:	b212      	sxth	r2, r2
 80033e8:	4611      	mov	r1, r2
 80033ea:	7019      	strb	r1, [r3, #0]
 80033ec:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80033f0:	705a      	strb	r2, [r3, #1]
  
  if(xDoVcoCalibrationWA==S_ENABLE)
 80033f2:	4b17      	ldr	r3, [pc, #92]	; (8003450 <SpiritRadioSetFrequencyBase+0x238>)
 80033f4:	781b      	ldrb	r3, [r3, #0]
 80033f6:	2b01      	cmp	r3, #1
 80033f8:	d103      	bne.n	8003402 <SpiritRadioSetFrequencyBase+0x1ea>
    return SpiritManagementWaVcoCalibration();
 80033fa:	f7fe ff6d 	bl	80022d8 <SpiritManagementWaVcoCalibration>
 80033fe:	4603      	mov	r3, r0
 8003400:	e000      	b.n	8003404 <SpiritRadioSetFrequencyBase+0x1ec>
  
  return 0;
 8003402:	2300      	movs	r3, #0
}
 8003404:	4618      	mov	r0, r3
 8003406:	3728      	adds	r7, #40	; 0x28
 8003408:	46bd      	mov	sp, r7
 800340a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800340e:	bf00      	nop
 8003410:	2e5f5680 	.word	0x2e5f5680
 8003414:	390c2fe0 	.word	0x390c2fe0
 8003418:	1701e47f 	.word	0x1701e47f
 800341c:	1c146a60 	.word	0x1c146a60
 8003420:	11d260bf 	.word	0x11d260bf
 8003424:	14ced7e0 	.word	0x14ced7e0
 8003428:	08e18f3f 	.word	0x08e18f3f
 800342c:	0a6fd060 	.word	0x0a6fd060
 8003430:	099cf4e1 	.word	0x099cf4e1
 8003434:	1339e9c3 	.word	0x1339e9c3
 8003438:	19a28d05 	.word	0x19a28d05
 800343c:	33451a0a 	.word	0x33451a0a
 8003440:	0800bb94 	.word	0x0800bb94
 8003444:	20002510 	.word	0x20002510
 8003448:	0800bb98 	.word	0x0800bb98
 800344c:	20002514 	.word	0x20002514
 8003450:	20000339 	.word	0x20000339

08003454 <SpiritRadioGetFrequencyBase>:
* @brief  Returns the base carrier frequency.
* @param  None.
* @retval uint32_t Base carrier frequency expressed in Hz as unsigned word.
*/
uint32_t SpiritRadioGetFrequencyBase(void)
{
 8003454:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003458:	b082      	sub	sp, #8
 800345a:	af00      	add	r7, sp, #0
  uint32_t synthWord;
  BandSelect band;
  
  /* Reads the synth word */
  synthWord = SpiritRadioGetSynthWord();
 800345c:	f7ff fe0c 	bl	8003078 <SpiritRadioGetSynthWord>
 8003460:	6078      	str	r0, [r7, #4]
  
  /* Reads the operating band */
  band = SpiritRadioGetBand();
 8003462:	f7ff fe2f 	bl	80030c4 <SpiritRadioGetBand>
 8003466:	4603      	mov	r3, r0
 8003468:	70fb      	strb	r3, [r7, #3]
  
  uint8_t cRefDiv = (uint8_t)SpiritRadioGetRefDiv() + 1;
 800346a:	f000 fc81 	bl	8003d70 <SpiritRadioGetRefDiv>
 800346e:	4603      	mov	r3, r0
 8003470:	3301      	adds	r3, #1
 8003472:	70bb      	strb	r3, [r7, #2]
  
  /* Calculates the frequency base and return it */
  return (uint32_t)round(synthWord*(((double)s_lXtalFrequency)/(FBASE_DIVIDER*cRefDiv*s_vectcBHalfFactor[band])));
 8003474:	6878      	ldr	r0, [r7, #4]
 8003476:	f7fd f845 	bl	8000504 <__aeabi_ui2d>
 800347a:	4604      	mov	r4, r0
 800347c:	460d      	mov	r5, r1
 800347e:	4b19      	ldr	r3, [pc, #100]	; (80034e4 <SpiritRadioGetFrequencyBase+0x90>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	4618      	mov	r0, r3
 8003484:	f7fd f83e 	bl	8000504 <__aeabi_ui2d>
 8003488:	4680      	mov	r8, r0
 800348a:	4689      	mov	r9, r1
 800348c:	78bb      	ldrb	r3, [r7, #2]
 800348e:	78fa      	ldrb	r2, [r7, #3]
 8003490:	4915      	ldr	r1, [pc, #84]	; (80034e8 <SpiritRadioGetFrequencyBase+0x94>)
 8003492:	5c8a      	ldrb	r2, [r1, r2]
 8003494:	fb02 f303 	mul.w	r3, r2, r3
 8003498:	049b      	lsls	r3, r3, #18
 800349a:	4618      	mov	r0, r3
 800349c:	f7fd f842 	bl	8000524 <__aeabi_i2d>
 80034a0:	4602      	mov	r2, r0
 80034a2:	460b      	mov	r3, r1
 80034a4:	4640      	mov	r0, r8
 80034a6:	4649      	mov	r1, r9
 80034a8:	f7fd f9d0 	bl	800084c <__aeabi_ddiv>
 80034ac:	4602      	mov	r2, r0
 80034ae:	460b      	mov	r3, r1
 80034b0:	4620      	mov	r0, r4
 80034b2:	4629      	mov	r1, r5
 80034b4:	f7fd f8a0 	bl	80005f8 <__aeabi_dmul>
 80034b8:	4602      	mov	r2, r0
 80034ba:	460b      	mov	r3, r1
 80034bc:	ec43 2b17 	vmov	d7, r2, r3
 80034c0:	eeb0 0a47 	vmov.f32	s0, s14
 80034c4:	eef0 0a67 	vmov.f32	s1, s15
 80034c8:	f008 f9a4 	bl	800b814 <round>
 80034cc:	ec53 2b10 	vmov	r2, r3, d0
 80034d0:	4610      	mov	r0, r2
 80034d2:	4619      	mov	r1, r3
 80034d4:	f7fd faa2 	bl	8000a1c <__aeabi_d2uiz>
 80034d8:	4603      	mov	r3, r0
}
 80034da:	4618      	mov	r0, r3
 80034dc:	3708      	adds	r7, #8
 80034de:	46bd      	mov	sp, r7
 80034e0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80034e4:	20002510 	.word	0x20002510
 80034e8:	0800bb94 	.word	0x0800bb94

080034ec <SpiritRadioSearchDatarateME>:
* @param  pcM pointer to the returned mantissa value.
* @param  pcE pointer to the returned exponent value.
* @retval None.
*/
void SpiritRadioSearchDatarateME(uint32_t lDatarate, uint8_t* pcM, uint8_t* pcE)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b088      	sub	sp, #32
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	60f8      	str	r0, [r7, #12]
 80034f4:	60b9      	str	r1, [r7, #8]
 80034f6:	607a      	str	r2, [r7, #4]
  volatile SpiritBool find = S_FALSE;
 80034f8:	2300      	movs	r3, #0
 80034fa:	763b      	strb	r3, [r7, #24]
  int8_t i=15;
 80034fc:	230f      	movs	r3, #15
 80034fe:	77fb      	strb	r3, [r7, #31]
  uint8_t cMantissaTmp;
  uint8_t cDivider = 0;
 8003500:	2300      	movs	r3, #0
 8003502:	76bb      	strb	r3, [r7, #26]
  
  /* Check the parameters */
  s_assert_param(IS_DATARATE(lDatarate));
  
  cDivider = (uint8_t)SpiritRadioGetDigDiv();
 8003504:	f000 fc86 	bl	8003e14 <SpiritRadioGetDigDiv>
 8003508:	4603      	mov	r3, r0
 800350a:	76bb      	strb	r3, [r7, #26]
  
  /* Search in the datarate array the exponent value */
  while(!find && i>=0)
 800350c:	e015      	b.n	800353a <SpiritRadioSearchDatarateME+0x4e>
  {
    if(lDatarate>=(s_lXtalFrequency>>(20-i+cDivider)))
 800350e:	4b4f      	ldr	r3, [pc, #316]	; (800364c <SpiritRadioSearchDatarateME+0x160>)
 8003510:	681a      	ldr	r2, [r3, #0]
 8003512:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003516:	f1c3 0114 	rsb	r1, r3, #20
 800351a:	7ebb      	ldrb	r3, [r7, #26]
 800351c:	440b      	add	r3, r1
 800351e:	fa22 f303 	lsr.w	r3, r2, r3
 8003522:	68fa      	ldr	r2, [r7, #12]
 8003524:	429a      	cmp	r2, r3
 8003526:	d302      	bcc.n	800352e <SpiritRadioSearchDatarateME+0x42>
    {
      find = S_TRUE;
 8003528:	2301      	movs	r3, #1
 800352a:	763b      	strb	r3, [r7, #24]
 800352c:	e005      	b.n	800353a <SpiritRadioSearchDatarateME+0x4e>
    }
    else
    {
      i--;
 800352e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003532:	b2db      	uxtb	r3, r3
 8003534:	3b01      	subs	r3, #1
 8003536:	b2db      	uxtb	r3, r3
 8003538:	77fb      	strb	r3, [r7, #31]
  while(!find && i>=0)
 800353a:	7e3b      	ldrb	r3, [r7, #24]
 800353c:	b2db      	uxtb	r3, r3
 800353e:	2b00      	cmp	r3, #0
 8003540:	d103      	bne.n	800354a <SpiritRadioSearchDatarateME+0x5e>
 8003542:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003546:	2b00      	cmp	r3, #0
 8003548:	dae1      	bge.n	800350e <SpiritRadioSearchDatarateME+0x22>
    }
  }
  i<0 ? i=0 : i;
 800354a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800354e:	2b00      	cmp	r3, #0
 8003550:	da01      	bge.n	8003556 <SpiritRadioSearchDatarateME+0x6a>
 8003552:	2300      	movs	r3, #0
 8003554:	77fb      	strb	r3, [r7, #31]
  *pcE = i;
 8003556:	7ffa      	ldrb	r2, [r7, #31]
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	701a      	strb	r2, [r3, #0]
  
  /* Calculates the mantissa value according to the datarate formula */
  cMantissaTmp = (lDatarate*((uint32_t)1<<(23-i)))/(s_lXtalFrequency>>(5+cDivider))-256;
 800355c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003560:	f1c3 0317 	rsb	r3, r3, #23
 8003564:	68fa      	ldr	r2, [r7, #12]
 8003566:	409a      	lsls	r2, r3
 8003568:	4b38      	ldr	r3, [pc, #224]	; (800364c <SpiritRadioSearchDatarateME+0x160>)
 800356a:	6819      	ldr	r1, [r3, #0]
 800356c:	7ebb      	ldrb	r3, [r7, #26]
 800356e:	3305      	adds	r3, #5
 8003570:	fa21 f303 	lsr.w	r3, r1, r3
 8003574:	fbb2 f3f3 	udiv	r3, r2, r3
 8003578:	767b      	strb	r3, [r7, #25]
  
  /* Finds the mantissa value with less approximation */
  int16_t mantissaCalculation[3];
  for(uint8_t j=0;j<3;j++)
 800357a:	2300      	movs	r3, #0
 800357c:	77bb      	strb	r3, [r7, #30]
 800357e:	e031      	b.n	80035e4 <SpiritRadioSearchDatarateME+0xf8>
  {
    if((cMantissaTmp+j-1))
 8003580:	7e7a      	ldrb	r2, [r7, #25]
 8003582:	7fbb      	ldrb	r3, [r7, #30]
 8003584:	4413      	add	r3, r2
 8003586:	2b01      	cmp	r3, #1
 8003588:	d021      	beq.n	80035ce <SpiritRadioSearchDatarateME+0xe2>
    {
      mantissaCalculation[j]=lDatarate-(((256+cMantissaTmp+j-1)*(s_lXtalFrequency>>(5+cDivider)))>>(23-i));
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	b29a      	uxth	r2, r3
 800358e:	7e7b      	ldrb	r3, [r7, #25]
 8003590:	f503 7180 	add.w	r1, r3, #256	; 0x100
 8003594:	7fbb      	ldrb	r3, [r7, #30]
 8003596:	440b      	add	r3, r1
 8003598:	3b01      	subs	r3, #1
 800359a:	4618      	mov	r0, r3
 800359c:	4b2b      	ldr	r3, [pc, #172]	; (800364c <SpiritRadioSearchDatarateME+0x160>)
 800359e:	6819      	ldr	r1, [r3, #0]
 80035a0:	7ebb      	ldrb	r3, [r7, #26]
 80035a2:	3305      	adds	r3, #5
 80035a4:	fa21 f303 	lsr.w	r3, r1, r3
 80035a8:	fb03 f100 	mul.w	r1, r3, r0
 80035ac:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80035b0:	f1c3 0317 	rsb	r3, r3, #23
 80035b4:	fa21 f303 	lsr.w	r3, r1, r3
 80035b8:	b29b      	uxth	r3, r3
 80035ba:	1ad3      	subs	r3, r2, r3
 80035bc:	b29a      	uxth	r2, r3
 80035be:	7fbb      	ldrb	r3, [r7, #30]
 80035c0:	b212      	sxth	r2, r2
 80035c2:	005b      	lsls	r3, r3, #1
 80035c4:	3320      	adds	r3, #32
 80035c6:	443b      	add	r3, r7
 80035c8:	f823 2c10 	strh.w	r2, [r3, #-16]
 80035cc:	e007      	b.n	80035de <SpiritRadioSearchDatarateME+0xf2>
    }
    else
    {
      mantissaCalculation[j]=0x7FFF;
 80035ce:	7fbb      	ldrb	r3, [r7, #30]
 80035d0:	005b      	lsls	r3, r3, #1
 80035d2:	3320      	adds	r3, #32
 80035d4:	443b      	add	r3, r7
 80035d6:	f647 72ff 	movw	r2, #32767	; 0x7fff
 80035da:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(uint8_t j=0;j<3;j++)
 80035de:	7fbb      	ldrb	r3, [r7, #30]
 80035e0:	3301      	adds	r3, #1
 80035e2:	77bb      	strb	r3, [r7, #30]
 80035e4:	7fbb      	ldrb	r3, [r7, #30]
 80035e6:	2b02      	cmp	r3, #2
 80035e8:	d9ca      	bls.n	8003580 <SpiritRadioSearchDatarateME+0x94>
    }
  }
  uint16_t mantissaCalculationDelta = 0xFFFF;
 80035ea:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80035ee:	83bb      	strh	r3, [r7, #28]
  for(uint8_t j=0;j<3;j++)
 80035f0:	2300      	movs	r3, #0
 80035f2:	76fb      	strb	r3, [r7, #27]
 80035f4:	e021      	b.n	800363a <SpiritRadioSearchDatarateME+0x14e>
  {
    if(S_ABS(mantissaCalculation[j])<mantissaCalculationDelta)
 80035f6:	7efb      	ldrb	r3, [r7, #27]
 80035f8:	005b      	lsls	r3, r3, #1
 80035fa:	3320      	adds	r3, #32
 80035fc:	443b      	add	r3, r7
 80035fe:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8003602:	2b00      	cmp	r3, #0
 8003604:	bfb8      	it	lt
 8003606:	425b      	neglt	r3, r3
 8003608:	b29b      	uxth	r3, r3
 800360a:	8bba      	ldrh	r2, [r7, #28]
 800360c:	429a      	cmp	r2, r3
 800360e:	d911      	bls.n	8003634 <SpiritRadioSearchDatarateME+0x148>
    {
      mantissaCalculationDelta = S_ABS(mantissaCalculation[j]);
 8003610:	7efb      	ldrb	r3, [r7, #27]
 8003612:	005b      	lsls	r3, r3, #1
 8003614:	3320      	adds	r3, #32
 8003616:	443b      	add	r3, r7
 8003618:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 800361c:	2b00      	cmp	r3, #0
 800361e:	bfb8      	it	lt
 8003620:	425b      	neglt	r3, r3
 8003622:	83bb      	strh	r3, [r7, #28]
      *pcM = cMantissaTmp+j-1;
 8003624:	7e7a      	ldrb	r2, [r7, #25]
 8003626:	7efb      	ldrb	r3, [r7, #27]
 8003628:	4413      	add	r3, r2
 800362a:	b2db      	uxtb	r3, r3
 800362c:	3b01      	subs	r3, #1
 800362e:	b2da      	uxtb	r2, r3
 8003630:	68bb      	ldr	r3, [r7, #8]
 8003632:	701a      	strb	r2, [r3, #0]
  for(uint8_t j=0;j<3;j++)
 8003634:	7efb      	ldrb	r3, [r7, #27]
 8003636:	3301      	adds	r3, #1
 8003638:	76fb      	strb	r3, [r7, #27]
 800363a:	7efb      	ldrb	r3, [r7, #27]
 800363c:	2b02      	cmp	r3, #2
 800363e:	d9da      	bls.n	80035f6 <SpiritRadioSearchDatarateME+0x10a>
    }
  }
  
}
 8003640:	bf00      	nop
 8003642:	bf00      	nop
 8003644:	3720      	adds	r7, #32
 8003646:	46bd      	mov	sp, r7
 8003648:	bd80      	pop	{r7, pc}
 800364a:	bf00      	nop
 800364c:	20002510 	.word	0x20002510

08003650 <SpiritRadioSearchChannelBwME>:
* @param  pcM pointer to the returned mantissa value.
* @param  pcE pointer to the returned exponent value.
* @retval None.
*/
void SpiritRadioSearchChannelBwME(uint32_t lBandwidth, uint8_t* pcM, uint8_t* pcE)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b08a      	sub	sp, #40	; 0x28
 8003654:	af00      	add	r7, sp, #0
 8003656:	60f8      	str	r0, [r7, #12]
 8003658:	60b9      	str	r1, [r7, #8]
 800365a:	607a      	str	r2, [r7, #4]
  int8_t i, i_tmp;
  uint8_t cDivider = 1;
 800365c:	2301      	movs	r3, #1
 800365e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  
    /* Search in the channel filter bandwidth table the exponent value */
  if(SpiritRadioGetDigDiv())
 8003662:	f000 fbd7 	bl	8003e14 <SpiritRadioGetDigDiv>
 8003666:	4603      	mov	r3, r0
 8003668:	2b00      	cmp	r3, #0
 800366a:	d003      	beq.n	8003674 <SpiritRadioSearchChannelBwME+0x24>
  {
    cDivider = 2;
 800366c:	2302      	movs	r3, #2
 800366e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8003672:	e002      	b.n	800367a <SpiritRadioSearchChannelBwME+0x2a>
  }
  else
  {
    cDivider = 1;
 8003674:	2301      	movs	r3, #1
 8003676:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  }
    
  s_assert_param(IS_CH_BW(lBandwidth,s_lXtalFrequency/cDivider));
  
  uint32_t lChfltFactor = (s_lXtalFrequency/cDivider)/100;
 800367a:	4b63      	ldr	r3, [pc, #396]	; (8003808 <SpiritRadioSearchChannelBwME+0x1b8>)
 800367c:	681a      	ldr	r2, [r3, #0]
 800367e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8003682:	fbb2 f3f3 	udiv	r3, r2, r3
 8003686:	4a61      	ldr	r2, [pc, #388]	; (800380c <SpiritRadioSearchChannelBwME+0x1bc>)
 8003688:	fba2 2303 	umull	r2, r3, r2, r3
 800368c:	095b      	lsrs	r3, r3, #5
 800368e:	61fb      	str	r3, [r7, #28]
  
  for(i=0;i<90 && (lBandwidth<(uint32_t)((s_vectnBandwidth26M[i]*lChfltFactor)/2600));i++);
 8003690:	2300      	movs	r3, #0
 8003692:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003696:	e006      	b.n	80036a6 <SpiritRadioSearchChannelBwME+0x56>
 8003698:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800369c:	b2db      	uxtb	r3, r3
 800369e:	3301      	adds	r3, #1
 80036a0:	b2db      	uxtb	r3, r3
 80036a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80036a6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80036aa:	2b59      	cmp	r3, #89	; 0x59
 80036ac:	dc0f      	bgt.n	80036ce <SpiritRadioSearchChannelBwME+0x7e>
 80036ae:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80036b2:	4a57      	ldr	r2, [pc, #348]	; (8003810 <SpiritRadioSearchChannelBwME+0x1c0>)
 80036b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80036b8:	461a      	mov	r2, r3
 80036ba:	69fb      	ldr	r3, [r7, #28]
 80036bc:	fb02 f303 	mul.w	r3, r2, r3
 80036c0:	4a54      	ldr	r2, [pc, #336]	; (8003814 <SpiritRadioSearchChannelBwME+0x1c4>)
 80036c2:	fba2 2303 	umull	r2, r3, r2, r3
 80036c6:	0adb      	lsrs	r3, r3, #11
 80036c8:	68fa      	ldr	r2, [r7, #12]
 80036ca:	429a      	cmp	r2, r3
 80036cc:	d3e4      	bcc.n	8003698 <SpiritRadioSearchChannelBwME+0x48>
  
  if(i!=0)
 80036ce:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d077      	beq.n	80037c6 <SpiritRadioSearchChannelBwME+0x176>
  {
    /* Finds the mantissa value with less approximation */
    i_tmp=i;
 80036d6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80036da:	76fb      	strb	r3, [r7, #27]
    int16_t chfltCalculation[3];
    for(uint8_t j=0;j<3;j++) 
 80036dc:	2300      	movs	r3, #0
 80036de:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 80036e2:	e03a      	b.n	800375a <SpiritRadioSearchChannelBwME+0x10a>
    {
      if(((i_tmp+j-1)>=0) || ((i_tmp+j-1)<=89))
 80036e4:	f997 201b 	ldrsb.w	r2, [r7, #27]
 80036e8:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80036ec:	4413      	add	r3, r2
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	dc06      	bgt.n	8003700 <SpiritRadioSearchChannelBwME+0xb0>
 80036f2:	f997 201b 	ldrsb.w	r2, [r7, #27]
 80036f6:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80036fa:	4413      	add	r3, r2
 80036fc:	2b5a      	cmp	r3, #90	; 0x5a
 80036fe:	dc1e      	bgt.n	800373e <SpiritRadioSearchChannelBwME+0xee>
      {
        chfltCalculation[j] = lBandwidth - (uint32_t)((s_vectnBandwidth26M[i_tmp+j-1]*lChfltFactor)/2600);
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	b29a      	uxth	r2, r3
 8003704:	f997 101b 	ldrsb.w	r1, [r7, #27]
 8003708:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800370c:	440b      	add	r3, r1
 800370e:	3b01      	subs	r3, #1
 8003710:	493f      	ldr	r1, [pc, #252]	; (8003810 <SpiritRadioSearchChannelBwME+0x1c0>)
 8003712:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8003716:	4619      	mov	r1, r3
 8003718:	69fb      	ldr	r3, [r7, #28]
 800371a:	fb01 f303 	mul.w	r3, r1, r3
 800371e:	493d      	ldr	r1, [pc, #244]	; (8003814 <SpiritRadioSearchChannelBwME+0x1c4>)
 8003720:	fba1 1303 	umull	r1, r3, r1, r3
 8003724:	0adb      	lsrs	r3, r3, #11
 8003726:	b29b      	uxth	r3, r3
 8003728:	1ad3      	subs	r3, r2, r3
 800372a:	b29a      	uxth	r2, r3
 800372c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8003730:	b212      	sxth	r2, r2
 8003732:	005b      	lsls	r3, r3, #1
 8003734:	3328      	adds	r3, #40	; 0x28
 8003736:	443b      	add	r3, r7
 8003738:	f823 2c14 	strh.w	r2, [r3, #-20]
 800373c:	e008      	b.n	8003750 <SpiritRadioSearchChannelBwME+0x100>
      }
      else
      {
        chfltCalculation[j] = 0x7FFF;
 800373e:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8003742:	005b      	lsls	r3, r3, #1
 8003744:	3328      	adds	r3, #40	; 0x28
 8003746:	443b      	add	r3, r7
 8003748:	f647 72ff 	movw	r2, #32767	; 0x7fff
 800374c:	f823 2c14 	strh.w	r2, [r3, #-20]
    for(uint8_t j=0;j<3;j++) 
 8003750:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8003754:	3301      	adds	r3, #1
 8003756:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800375a:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800375e:	2b02      	cmp	r3, #2
 8003760:	d9c0      	bls.n	80036e4 <SpiritRadioSearchChannelBwME+0x94>
      }
    }
    uint16_t chfltDelta = 0xFFFF;
 8003762:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003766:	847b      	strh	r3, [r7, #34]	; 0x22
    
    for(uint8_t j=0;j<3;j++)
 8003768:	2300      	movs	r3, #0
 800376a:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 800376e:	e026      	b.n	80037be <SpiritRadioSearchChannelBwME+0x16e>
    {
      if(S_ABS(chfltCalculation[j])<chfltDelta)
 8003770:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8003774:	005b      	lsls	r3, r3, #1
 8003776:	3328      	adds	r3, #40	; 0x28
 8003778:	443b      	add	r3, r7
 800377a:	f933 3c14 	ldrsh.w	r3, [r3, #-20]
 800377e:	2b00      	cmp	r3, #0
 8003780:	bfb8      	it	lt
 8003782:	425b      	neglt	r3, r3
 8003784:	b29b      	uxth	r3, r3
 8003786:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8003788:	429a      	cmp	r2, r3
 800378a:	d913      	bls.n	80037b4 <SpiritRadioSearchChannelBwME+0x164>
      {
        chfltDelta = S_ABS(chfltCalculation[j]);
 800378c:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8003790:	005b      	lsls	r3, r3, #1
 8003792:	3328      	adds	r3, #40	; 0x28
 8003794:	443b      	add	r3, r7
 8003796:	f933 3c14 	ldrsh.w	r3, [r3, #-20]
 800379a:	2b00      	cmp	r3, #0
 800379c:	bfb8      	it	lt
 800379e:	425b      	neglt	r3, r3
 80037a0:	847b      	strh	r3, [r7, #34]	; 0x22
        i=i_tmp+j-1;
 80037a2:	7efa      	ldrb	r2, [r7, #27]
 80037a4:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80037a8:	4413      	add	r3, r2
 80037aa:	b2db      	uxtb	r3, r3
 80037ac:	3b01      	subs	r3, #1
 80037ae:	b2db      	uxtb	r3, r3
 80037b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    for(uint8_t j=0;j<3;j++)
 80037b4:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80037b8:	3301      	adds	r3, #1
 80037ba:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 80037be:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80037c2:	2b02      	cmp	r3, #2
 80037c4:	d9d4      	bls.n	8003770 <SpiritRadioSearchChannelBwME+0x120>
      }    
    }
  }
  (*pcE) = (uint8_t)(i/9);
 80037c6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80037ca:	4a13      	ldr	r2, [pc, #76]	; (8003818 <SpiritRadioSearchChannelBwME+0x1c8>)
 80037cc:	fb82 1203 	smull	r1, r2, r2, r3
 80037d0:	1052      	asrs	r2, r2, #1
 80037d2:	17db      	asrs	r3, r3, #31
 80037d4:	1ad3      	subs	r3, r2, r3
 80037d6:	b25b      	sxtb	r3, r3
 80037d8:	b2da      	uxtb	r2, r3
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	701a      	strb	r2, [r3, #0]
  (*pcM) = (uint8_t)(i%9);
 80037de:	f997 2027 	ldrsb.w	r2, [r7, #39]	; 0x27
 80037e2:	4b0d      	ldr	r3, [pc, #52]	; (8003818 <SpiritRadioSearchChannelBwME+0x1c8>)
 80037e4:	fb83 1302 	smull	r1, r3, r3, r2
 80037e8:	1059      	asrs	r1, r3, #1
 80037ea:	17d3      	asrs	r3, r2, #31
 80037ec:	1ac9      	subs	r1, r1, r3
 80037ee:	460b      	mov	r3, r1
 80037f0:	00db      	lsls	r3, r3, #3
 80037f2:	440b      	add	r3, r1
 80037f4:	1ad3      	subs	r3, r2, r3
 80037f6:	b25b      	sxtb	r3, r3
 80037f8:	b2da      	uxtb	r2, r3
 80037fa:	68bb      	ldr	r3, [r7, #8]
 80037fc:	701a      	strb	r2, [r3, #0]
  
}
 80037fe:	bf00      	nop
 8003800:	3728      	adds	r7, #40	; 0x28
 8003802:	46bd      	mov	sp, r7
 8003804:	bd80      	pop	{r7, pc}
 8003806:	bf00      	nop
 8003808:	20002510 	.word	0x20002510
 800380c:	51eb851f 	.word	0x51eb851f
 8003810:	0800bb9c 	.word	0x0800bb9c
 8003814:	c9a633fd 	.word	0xc9a633fd
 8003818:	38e38e39 	.word	0x38e38e39

0800381c <SpiritRadioSearchFreqDevME>:
* @param  pcM pointer to the returned mantissa value.
* @param  pcE pointer to the returned exponent value.
* @retval None.
*/
void SpiritRadioSearchFreqDevME(uint32_t lFDev, uint8_t* pcM, uint8_t* pcE)
{
 800381c:	b5b0      	push	{r4, r5, r7, lr}
 800381e:	b08a      	sub	sp, #40	; 0x28
 8003820:	af00      	add	r7, sp, #0
 8003822:	60f8      	str	r0, [r7, #12]
 8003824:	60b9      	str	r1, [r7, #8]
 8003826:	607a      	str	r2, [r7, #4]
  uint8_t i;
  uint32_t a,bp,b=0;
 8003828:	2300      	movs	r3, #0
 800382a:	61fb      	str	r3, [r7, #28]
  float xtalDivtmp=(float)s_lXtalFrequency/(((uint32_t)1)<<18);
 800382c:	4b53      	ldr	r3, [pc, #332]	; (800397c <SpiritRadioSearchFreqDevME+0x160>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	ee07 3a90 	vmov	s15, r3
 8003834:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003838:	eddf 6a51 	vldr	s13, [pc, #324]	; 8003980 <SpiritRadioSearchFreqDevME+0x164>
 800383c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003840:	edc7 7a06 	vstr	s15, [r7, #24]
  
  /* Check the parameters */
  s_assert_param(IS_F_DEV(lFDev,s_lXtalFrequency));
  
  for(i=0;i<10;i++)
 8003844:	2300      	movs	r3, #0
 8003846:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800384a:	e028      	b.n	800389e <SpiritRadioSearchFreqDevME+0x82>
  {
    a=(uint32_t)(xtalDivtmp*(uint32_t)(7.5*(1<<i)));
 800384c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003850:	2201      	movs	r2, #1
 8003852:	fa02 f303 	lsl.w	r3, r2, r3
 8003856:	4618      	mov	r0, r3
 8003858:	f7fc fe64 	bl	8000524 <__aeabi_i2d>
 800385c:	f04f 0200 	mov.w	r2, #0
 8003860:	4b48      	ldr	r3, [pc, #288]	; (8003984 <SpiritRadioSearchFreqDevME+0x168>)
 8003862:	f7fc fec9 	bl	80005f8 <__aeabi_dmul>
 8003866:	4602      	mov	r2, r0
 8003868:	460b      	mov	r3, r1
 800386a:	4610      	mov	r0, r2
 800386c:	4619      	mov	r1, r3
 800386e:	f7fd f8d5 	bl	8000a1c <__aeabi_d2uiz>
 8003872:	ee07 0a90 	vmov	s15, r0
 8003876:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800387a:	edd7 7a06 	vldr	s15, [r7, #24]
 800387e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003882:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003886:	ee17 3a90 	vmov	r3, s15
 800388a:	617b      	str	r3, [r7, #20]
    if(lFDev<a)
 800388c:	68fa      	ldr	r2, [r7, #12]
 800388e:	697b      	ldr	r3, [r7, #20]
 8003890:	429a      	cmp	r2, r3
 8003892:	d309      	bcc.n	80038a8 <SpiritRadioSearchFreqDevME+0x8c>
  for(i=0;i<10;i++)
 8003894:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003898:	3301      	adds	r3, #1
 800389a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800389e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80038a2:	2b09      	cmp	r3, #9
 80038a4:	d9d2      	bls.n	800384c <SpiritRadioSearchFreqDevME+0x30>
 80038a6:	e000      	b.n	80038aa <SpiritRadioSearchFreqDevME+0x8e>
      break;
 80038a8:	bf00      	nop
  }
  (*pcE) = i;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80038b0:	701a      	strb	r2, [r3, #0]
  
  for(i=0;i<8;i++)
 80038b2:	2300      	movs	r3, #0
 80038b4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80038b8:	e043      	b.n	8003942 <SpiritRadioSearchFreqDevME+0x126>
  {
    bp=b;
 80038ba:	69fb      	ldr	r3, [r7, #28]
 80038bc:	623b      	str	r3, [r7, #32]
    b=(uint32_t)(xtalDivtmp*(uint32_t)((8.0+i)/2*(1<<(*pcE))));
 80038be:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80038c2:	4618      	mov	r0, r3
 80038c4:	f7fc fe2e 	bl	8000524 <__aeabi_i2d>
 80038c8:	f04f 0200 	mov.w	r2, #0
 80038cc:	4b2e      	ldr	r3, [pc, #184]	; (8003988 <SpiritRadioSearchFreqDevME+0x16c>)
 80038ce:	f7fc fcdd 	bl	800028c <__adddf3>
 80038d2:	4602      	mov	r2, r0
 80038d4:	460b      	mov	r3, r1
 80038d6:	4610      	mov	r0, r2
 80038d8:	4619      	mov	r1, r3
 80038da:	f04f 0200 	mov.w	r2, #0
 80038de:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80038e2:	f7fc ffb3 	bl	800084c <__aeabi_ddiv>
 80038e6:	4602      	mov	r2, r0
 80038e8:	460b      	mov	r3, r1
 80038ea:	4614      	mov	r4, r2
 80038ec:	461d      	mov	r5, r3
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	781b      	ldrb	r3, [r3, #0]
 80038f2:	461a      	mov	r2, r3
 80038f4:	2301      	movs	r3, #1
 80038f6:	4093      	lsls	r3, r2
 80038f8:	4618      	mov	r0, r3
 80038fa:	f7fc fe13 	bl	8000524 <__aeabi_i2d>
 80038fe:	4602      	mov	r2, r0
 8003900:	460b      	mov	r3, r1
 8003902:	4620      	mov	r0, r4
 8003904:	4629      	mov	r1, r5
 8003906:	f7fc fe77 	bl	80005f8 <__aeabi_dmul>
 800390a:	4602      	mov	r2, r0
 800390c:	460b      	mov	r3, r1
 800390e:	4610      	mov	r0, r2
 8003910:	4619      	mov	r1, r3
 8003912:	f7fd f883 	bl	8000a1c <__aeabi_d2uiz>
 8003916:	ee07 0a90 	vmov	s15, r0
 800391a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800391e:	edd7 7a06 	vldr	s15, [r7, #24]
 8003922:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003926:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800392a:	ee17 3a90 	vmov	r3, s15
 800392e:	61fb      	str	r3, [r7, #28]
    if(lFDev<b)
 8003930:	68fa      	ldr	r2, [r7, #12]
 8003932:	69fb      	ldr	r3, [r7, #28]
 8003934:	429a      	cmp	r2, r3
 8003936:	d309      	bcc.n	800394c <SpiritRadioSearchFreqDevME+0x130>
  for(i=0;i<8;i++)
 8003938:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800393c:	3301      	adds	r3, #1
 800393e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003942:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003946:	2b07      	cmp	r3, #7
 8003948:	d9b7      	bls.n	80038ba <SpiritRadioSearchFreqDevME+0x9e>
 800394a:	e000      	b.n	800394e <SpiritRadioSearchFreqDevME+0x132>
      break;
 800394c:	bf00      	nop
  }
  
  (*pcM)=i;
 800394e:	68bb      	ldr	r3, [r7, #8]
 8003950:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8003954:	701a      	strb	r2, [r3, #0]
  if((lFDev-bp)<(b-lFDev))
 8003956:	68fa      	ldr	r2, [r7, #12]
 8003958:	6a3b      	ldr	r3, [r7, #32]
 800395a:	1ad2      	subs	r2, r2, r3
 800395c:	69f9      	ldr	r1, [r7, #28]
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	1acb      	subs	r3, r1, r3
 8003962:	429a      	cmp	r2, r3
 8003964:	d205      	bcs.n	8003972 <SpiritRadioSearchFreqDevME+0x156>
    (*pcM)--;
 8003966:	68bb      	ldr	r3, [r7, #8]
 8003968:	781b      	ldrb	r3, [r3, #0]
 800396a:	3b01      	subs	r3, #1
 800396c:	b2da      	uxtb	r2, r3
 800396e:	68bb      	ldr	r3, [r7, #8]
 8003970:	701a      	strb	r2, [r3, #0]
  
}
 8003972:	bf00      	nop
 8003974:	3728      	adds	r7, #40	; 0x28
 8003976:	46bd      	mov	sp, r7
 8003978:	bdb0      	pop	{r4, r5, r7, pc}
 800397a:	bf00      	nop
 800397c:	20002510 	.word	0x20002510
 8003980:	48800000 	.word	0x48800000
 8003984:	401e0000 	.word	0x401e0000
 8003988:	40200000 	.word	0x40200000

0800398c <SpiritRadioGetdBm2Reg>:
* @retval Register value as byte.
* @note The power interpolation curves used by this function have been extracted
*       by measurements done on the divisional evaluation boards.
*/
uint8_t SpiritRadioGetdBm2Reg(uint32_t lFBase, float fPowerdBm)
{
 800398c:	b480      	push	{r7}
 800398e:	b087      	sub	sp, #28
 8003990:	af00      	add	r7, sp, #0
 8003992:	60f8      	str	r0, [r7, #12]
 8003994:	ed87 0a02 	vstr	s0, [r7, #8]
  uint8_t i=0;
 8003998:	2300      	movs	r3, #0
 800399a:	75fb      	strb	r3, [r7, #23]
  uint8_t j=0;
 800399c:	2300      	movs	r3, #0
 800399e:	75bb      	strb	r3, [r7, #22]
  float fReg;
  
  if(IS_FREQUENCY_BAND_HIGH(lFBase))
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	4a74      	ldr	r2, [pc, #464]	; (8003b74 <SpiritRadioGetdBm2Reg+0x1e8>)
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d30c      	bcc.n	80039c2 <SpiritRadioGetdBm2Reg+0x36>
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	4a73      	ldr	r2, [pc, #460]	; (8003b78 <SpiritRadioGetdBm2Reg+0x1ec>)
 80039ac:	4293      	cmp	r3, r2
 80039ae:	d808      	bhi.n	80039c2 <SpiritRadioGetdBm2Reg+0x36>
  {
    i=0;
 80039b0:	2300      	movs	r3, #0
 80039b2:	75fb      	strb	r3, [r7, #23]
    if(lFBase<900000000) i=1;// 868   
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	4a71      	ldr	r2, [pc, #452]	; (8003b7c <SpiritRadioGetdBm2Reg+0x1f0>)
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d822      	bhi.n	8003a02 <SpiritRadioGetdBm2Reg+0x76>
 80039bc:	2301      	movs	r3, #1
 80039be:	75fb      	strb	r3, [r7, #23]
 80039c0:	e01f      	b.n	8003a02 <SpiritRadioGetdBm2Reg+0x76>
  }
  else if(IS_FREQUENCY_BAND_MIDDLE(lFBase))
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	4a6e      	ldr	r2, [pc, #440]	; (8003b80 <SpiritRadioGetdBm2Reg+0x1f4>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d906      	bls.n	80039d8 <SpiritRadioGetdBm2Reg+0x4c>
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	4a6d      	ldr	r2, [pc, #436]	; (8003b84 <SpiritRadioGetdBm2Reg+0x1f8>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d802      	bhi.n	80039d8 <SpiritRadioGetdBm2Reg+0x4c>
  {
    i=2;
 80039d2:	2302      	movs	r3, #2
 80039d4:	75fb      	strb	r3, [r7, #23]
 80039d6:	e014      	b.n	8003a02 <SpiritRadioGetdBm2Reg+0x76>
  }
  else if(IS_FREQUENCY_BAND_LOW(lFBase))
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	4a6b      	ldr	r2, [pc, #428]	; (8003b88 <SpiritRadioGetdBm2Reg+0x1fc>)
 80039dc:	4293      	cmp	r3, r2
 80039de:	d906      	bls.n	80039ee <SpiritRadioGetdBm2Reg+0x62>
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	4a6a      	ldr	r2, [pc, #424]	; (8003b8c <SpiritRadioGetdBm2Reg+0x200>)
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d802      	bhi.n	80039ee <SpiritRadioGetdBm2Reg+0x62>
  {
    i=3;
 80039e8:	2303      	movs	r3, #3
 80039ea:	75fb      	strb	r3, [r7, #23]
 80039ec:	e009      	b.n	8003a02 <SpiritRadioGetdBm2Reg+0x76>
  }
  else if(IS_FREQUENCY_BAND_VERY_LOW(lFBase))
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	4a67      	ldr	r2, [pc, #412]	; (8003b90 <SpiritRadioGetdBm2Reg+0x204>)
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d905      	bls.n	8003a02 <SpiritRadioGetdBm2Reg+0x76>
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	4a66      	ldr	r2, [pc, #408]	; (8003b94 <SpiritRadioGetdBm2Reg+0x208>)
 80039fa:	4293      	cmp	r3, r2
 80039fc:	d801      	bhi.n	8003a02 <SpiritRadioGetdBm2Reg+0x76>
  {
    i=4;
 80039fe:	2304      	movs	r3, #4
 8003a00:	75fb      	strb	r3, [r7, #23]
  }
  
  j=1;
 8003a02:	2301      	movs	r3, #1
 8003a04:	75bb      	strb	r3, [r7, #22]
  if(fPowerdBm>0 && 13.0f/fPowerFactors[i][2]-fPowerFactors[i][3]/fPowerFactors[i][2]<fPowerdBm) /* #1035-D */
 8003a06:	edd7 7a02 	vldr	s15, [r7, #8]
 8003a0a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003a0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a12:	dd2f      	ble.n	8003a74 <SpiritRadioGetdBm2Reg+0xe8>
 8003a14:	7dfa      	ldrb	r2, [r7, #23]
 8003a16:	4960      	ldr	r1, [pc, #384]	; (8003b98 <SpiritRadioGetdBm2Reg+0x20c>)
 8003a18:	4613      	mov	r3, r2
 8003a1a:	005b      	lsls	r3, r3, #1
 8003a1c:	4413      	add	r3, r2
 8003a1e:	00db      	lsls	r3, r3, #3
 8003a20:	440b      	add	r3, r1
 8003a22:	3308      	adds	r3, #8
 8003a24:	edd3 7a00 	vldr	s15, [r3]
 8003a28:	eef2 6a0a 	vmov.f32	s13, #42	; 0x41500000  13.0
 8003a2c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003a30:	7dfa      	ldrb	r2, [r7, #23]
 8003a32:	4959      	ldr	r1, [pc, #356]	; (8003b98 <SpiritRadioGetdBm2Reg+0x20c>)
 8003a34:	4613      	mov	r3, r2
 8003a36:	005b      	lsls	r3, r3, #1
 8003a38:	4413      	add	r3, r2
 8003a3a:	00db      	lsls	r3, r3, #3
 8003a3c:	440b      	add	r3, r1
 8003a3e:	330c      	adds	r3, #12
 8003a40:	ed93 6a00 	vldr	s12, [r3]
 8003a44:	7dfa      	ldrb	r2, [r7, #23]
 8003a46:	4954      	ldr	r1, [pc, #336]	; (8003b98 <SpiritRadioGetdBm2Reg+0x20c>)
 8003a48:	4613      	mov	r3, r2
 8003a4a:	005b      	lsls	r3, r3, #1
 8003a4c:	4413      	add	r3, r2
 8003a4e:	00db      	lsls	r3, r3, #3
 8003a50:	440b      	add	r3, r1
 8003a52:	3308      	adds	r3, #8
 8003a54:	edd3 6a00 	vldr	s13, [r3]
 8003a58:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8003a5c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003a60:	ed97 7a02 	vldr	s14, [r7, #8]
 8003a64:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003a68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a6c:	dd02      	ble.n	8003a74 <SpiritRadioGetdBm2Reg+0xe8>
      j=0;
 8003a6e:	2300      	movs	r3, #0
 8003a70:	75bb      	strb	r3, [r7, #22]
 8003a72:	e035      	b.n	8003ae0 <SpiritRadioGetdBm2Reg+0x154>
  else if(fPowerdBm<=0 && 40.0f/fPowerFactors[i][2]-fPowerFactors[i][3]/fPowerFactors[i][2]>fPowerdBm) /* #1035-D */
 8003a74:	edd7 7a02 	vldr	s15, [r7, #8]
 8003a78:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003a7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a80:	d82e      	bhi.n	8003ae0 <SpiritRadioGetdBm2Reg+0x154>
 8003a82:	7dfa      	ldrb	r2, [r7, #23]
 8003a84:	4944      	ldr	r1, [pc, #272]	; (8003b98 <SpiritRadioGetdBm2Reg+0x20c>)
 8003a86:	4613      	mov	r3, r2
 8003a88:	005b      	lsls	r3, r3, #1
 8003a8a:	4413      	add	r3, r2
 8003a8c:	00db      	lsls	r3, r3, #3
 8003a8e:	440b      	add	r3, r1
 8003a90:	3308      	adds	r3, #8
 8003a92:	edd3 7a00 	vldr	s15, [r3]
 8003a96:	eddf 6a41 	vldr	s13, [pc, #260]	; 8003b9c <SpiritRadioGetdBm2Reg+0x210>
 8003a9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003a9e:	7dfa      	ldrb	r2, [r7, #23]
 8003aa0:	493d      	ldr	r1, [pc, #244]	; (8003b98 <SpiritRadioGetdBm2Reg+0x20c>)
 8003aa2:	4613      	mov	r3, r2
 8003aa4:	005b      	lsls	r3, r3, #1
 8003aa6:	4413      	add	r3, r2
 8003aa8:	00db      	lsls	r3, r3, #3
 8003aaa:	440b      	add	r3, r1
 8003aac:	330c      	adds	r3, #12
 8003aae:	ed93 6a00 	vldr	s12, [r3]
 8003ab2:	7dfa      	ldrb	r2, [r7, #23]
 8003ab4:	4938      	ldr	r1, [pc, #224]	; (8003b98 <SpiritRadioGetdBm2Reg+0x20c>)
 8003ab6:	4613      	mov	r3, r2
 8003ab8:	005b      	lsls	r3, r3, #1
 8003aba:	4413      	add	r3, r2
 8003abc:	00db      	lsls	r3, r3, #3
 8003abe:	440b      	add	r3, r1
 8003ac0:	3308      	adds	r3, #8
 8003ac2:	edd3 6a00 	vldr	s13, [r3]
 8003ac6:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8003aca:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003ace:	ed97 7a02 	vldr	s14, [r7, #8]
 8003ad2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003ad6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ada:	d501      	bpl.n	8003ae0 <SpiritRadioGetdBm2Reg+0x154>
      j=2;
 8003adc:	2302      	movs	r3, #2
 8003ade:	75bb      	strb	r3, [r7, #22]

  fReg=fPowerFactors[i][2*j]*fPowerdBm+fPowerFactors[i][2*j+1];
 8003ae0:	7dfa      	ldrb	r2, [r7, #23]
 8003ae2:	7dbb      	ldrb	r3, [r7, #22]
 8003ae4:	0059      	lsls	r1, r3, #1
 8003ae6:	482c      	ldr	r0, [pc, #176]	; (8003b98 <SpiritRadioGetdBm2Reg+0x20c>)
 8003ae8:	4613      	mov	r3, r2
 8003aea:	005b      	lsls	r3, r3, #1
 8003aec:	4413      	add	r3, r2
 8003aee:	005b      	lsls	r3, r3, #1
 8003af0:	440b      	add	r3, r1
 8003af2:	009b      	lsls	r3, r3, #2
 8003af4:	4403      	add	r3, r0
 8003af6:	ed93 7a00 	vldr	s14, [r3]
 8003afa:	edd7 7a02 	vldr	s15, [r7, #8]
 8003afe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003b02:	7dfa      	ldrb	r2, [r7, #23]
 8003b04:	7dbb      	ldrb	r3, [r7, #22]
 8003b06:	005b      	lsls	r3, r3, #1
 8003b08:	1c59      	adds	r1, r3, #1
 8003b0a:	4823      	ldr	r0, [pc, #140]	; (8003b98 <SpiritRadioGetdBm2Reg+0x20c>)
 8003b0c:	4613      	mov	r3, r2
 8003b0e:	005b      	lsls	r3, r3, #1
 8003b10:	4413      	add	r3, r2
 8003b12:	005b      	lsls	r3, r3, #1
 8003b14:	440b      	add	r3, r1
 8003b16:	009b      	lsls	r3, r3, #2
 8003b18:	4403      	add	r3, r0
 8003b1a:	edd3 7a00 	vldr	s15, [r3]
 8003b1e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b22:	edc7 7a04 	vstr	s15, [r7, #16]
  
  if(fReg<1)
 8003b26:	edd7 7a04 	vldr	s15, [r7, #16]
 8003b2a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003b2e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003b32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b36:	d503      	bpl.n	8003b40 <SpiritRadioGetdBm2Reg+0x1b4>
    fReg=1;
 8003b38:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003b3c:	613b      	str	r3, [r7, #16]
 8003b3e:	e00a      	b.n	8003b56 <SpiritRadioGetdBm2Reg+0x1ca>
  else if(fReg>90) 
 8003b40:	edd7 7a04 	vldr	s15, [r7, #16]
 8003b44:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8003ba0 <SpiritRadioGetdBm2Reg+0x214>
 8003b48:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003b4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b50:	dd01      	ble.n	8003b56 <SpiritRadioGetdBm2Reg+0x1ca>
    fReg=90;
 8003b52:	4b14      	ldr	r3, [pc, #80]	; (8003ba4 <SpiritRadioGetdBm2Reg+0x218>)
 8003b54:	613b      	str	r3, [r7, #16]
  
  return ((uint8_t)fReg);
 8003b56:	edd7 7a04 	vldr	s15, [r7, #16]
 8003b5a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b5e:	edc7 7a01 	vstr	s15, [r7, #4]
 8003b62:	793b      	ldrb	r3, [r7, #4]
 8003b64:	b2db      	uxtb	r3, r3
}
 8003b66:	4618      	mov	r0, r3
 8003b68:	371c      	adds	r7, #28
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b70:	4770      	bx	lr
 8003b72:	bf00      	nop
 8003b74:	2e5f5680 	.word	0x2e5f5680
 8003b78:	390c2fe0 	.word	0x390c2fe0
 8003b7c:	35a4e8ff 	.word	0x35a4e8ff
 8003b80:	1701e47f 	.word	0x1701e47f
 8003b84:	1c146a60 	.word	0x1c146a60
 8003b88:	11d260bf 	.word	0x11d260bf
 8003b8c:	14ced7e0 	.word	0x14ced7e0
 8003b90:	08e18f3f 	.word	0x08e18f3f
 8003b94:	0a6fd060 	.word	0x0a6fd060
 8003b98:	0800bc70 	.word	0x0800bc70
 8003b9c:	42200000 	.word	0x42200000
 8003ba0:	42b40000 	.word	0x42b40000
 8003ba4:	42b40000 	.word	0x42b40000

08003ba8 <SpiritRadioSetPALeveldBm>:
* @retval None.
* @note This function makes use of the @ref SpiritRadioGetdBm2Reg fcn to interpolate the 
*       power value.
*/
void SpiritRadioSetPALeveldBm(uint8_t cIndex, float fPowerdBm)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b084      	sub	sp, #16
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	4603      	mov	r3, r0
 8003bb0:	ed87 0a00 	vstr	s0, [r7]
 8003bb4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  s_assert_param(IS_PA_MAX_INDEX(cIndex));
  s_assert_param(IS_PAPOWER_DBM(fPowerdBm));
  
  /* interpolate the power level */
  paLevelValue=SpiritRadioGetdBm2Reg(SpiritRadioGetFrequencyBase(),fPowerdBm);
 8003bb6:	f7ff fc4d 	bl	8003454 <SpiritRadioGetFrequencyBase>
 8003bba:	4603      	mov	r3, r0
 8003bbc:	ed97 0a00 	vldr	s0, [r7]
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	f7ff fee3 	bl	800398c <SpiritRadioGetdBm2Reg>
 8003bc6:	4603      	mov	r3, r0
 8003bc8:	73bb      	strb	r3, [r7, #14]

  /* Sets the base address */
  address=PA_POWER8_BASE+7-cIndex;
 8003bca:	79fb      	ldrb	r3, [r7, #7]
 8003bcc:	f1c3 0317 	rsb	r3, r3, #23
 8003bd0:	73fb      	strb	r3, [r7, #15]
  
  /* Configures the PA_LEVEL register */
  g_xStatus = SpiritSpiWriteRegisters(address, 1, &paLevelValue);
 8003bd2:	f107 020e 	add.w	r2, r7, #14
 8003bd6:	7bfb      	ldrb	r3, [r7, #15]
 8003bd8:	2101      	movs	r1, #1
 8003bda:	4618      	mov	r0, r3
 8003bdc:	f000 f9ec 	bl	8003fb8 <RadioSpiWriteRegisters>
 8003be0:	4602      	mov	r2, r0
 8003be2:	4b05      	ldr	r3, [pc, #20]	; (8003bf8 <SpiritRadioSetPALeveldBm+0x50>)
 8003be4:	b212      	sxth	r2, r2
 8003be6:	4611      	mov	r1, r2
 8003be8:	7019      	strb	r1, [r3, #0]
 8003bea:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003bee:	705a      	strb	r2, [r3, #1]
  
}
 8003bf0:	bf00      	nop
 8003bf2:	3710      	adds	r7, #16
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	bd80      	pop	{r7, pc}
 8003bf8:	20002514 	.word	0x20002514

08003bfc <SpiritRadioSetPACwc>:
*         @arg LOAD_2_4_PF  2.4pF additional PA load capacitor
*         @arg LOAD_3_6_PF  3.6pF additional PA load capacitor
* @retval None.
*/
void SpiritRadioSetPACwc(PALoadCapacitor xCLoad)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b084      	sub	sp, #16
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	4603      	mov	r3, r0
 8003c04:	71fb      	strb	r3, [r7, #7]
  
  /* Check the parameters */
  s_assert_param(IS_PA_LOAD_CAP(xCLoad));
  
  /* Reads the PA_POWER_0 register */
  SpiritSpiReadRegisters(PA_POWER0_BASE, 1, &tempRegValue);
 8003c06:	f107 030f 	add.w	r3, r7, #15
 8003c0a:	461a      	mov	r2, r3
 8003c0c:	2101      	movs	r1, #1
 8003c0e:	2018      	movs	r0, #24
 8003c10:	f000 fa1e 	bl	8004050 <RadioSpiReadRegisters>
  
  /* Mask the CWC[1:0] field and write the new value */
  tempRegValue &= 0x3F;
 8003c14:	7bfb      	ldrb	r3, [r7, #15]
 8003c16:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003c1a:	b2db      	uxtb	r3, r3
 8003c1c:	73fb      	strb	r3, [r7, #15]
  tempRegValue |= xCLoad;
 8003c1e:	7bfa      	ldrb	r2, [r7, #15]
 8003c20:	79fb      	ldrb	r3, [r7, #7]
 8003c22:	4313      	orrs	r3, r2
 8003c24:	b2db      	uxtb	r3, r3
 8003c26:	73fb      	strb	r3, [r7, #15]
  
  /* Configures the PA_POWER_0 register */
  g_xStatus = SpiritSpiWriteRegisters(PA_POWER0_BASE, 1, &tempRegValue);
 8003c28:	f107 030f 	add.w	r3, r7, #15
 8003c2c:	461a      	mov	r2, r3
 8003c2e:	2101      	movs	r1, #1
 8003c30:	2018      	movs	r0, #24
 8003c32:	f000 f9c1 	bl	8003fb8 <RadioSpiWriteRegisters>
 8003c36:	4602      	mov	r2, r0
 8003c38:	4b05      	ldr	r3, [pc, #20]	; (8003c50 <SpiritRadioSetPACwc+0x54>)
 8003c3a:	b212      	sxth	r2, r2
 8003c3c:	4611      	mov	r1, r2
 8003c3e:	7019      	strb	r1, [r3, #0]
 8003c40:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003c44:	705a      	strb	r2, [r3, #1]
  
}
 8003c46:	bf00      	nop
 8003c48:	3710      	adds	r7, #16
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	bd80      	pop	{r7, pc}
 8003c4e:	bf00      	nop
 8003c50:	20002514 	.word	0x20002514

08003c54 <SpiritRadioSetPALevelMaxIndex>:
* @brief  Sets a specific PA_LEVEL_MAX_INDEX.
* @param  cIndex PA_LEVEL_MAX_INDEX to set. This parameter shall be in the range [0:7].
* @retval None
*/
void SpiritRadioSetPALevelMaxIndex(uint8_t cIndex)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b084      	sub	sp, #16
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	71fb      	strb	r3, [r7, #7]
  
  /* Check the parameters */
  s_assert_param(IS_PA_MAX_INDEX(cIndex));
  
  /* Reads the PA_POWER_0 register */
  SpiritSpiReadRegisters(PA_POWER0_BASE, 1, &tempRegValue);
 8003c5e:	f107 030f 	add.w	r3, r7, #15
 8003c62:	461a      	mov	r2, r3
 8003c64:	2101      	movs	r1, #1
 8003c66:	2018      	movs	r0, #24
 8003c68:	f000 f9f2 	bl	8004050 <RadioSpiReadRegisters>
  
  /* Mask the PA_LEVEL_MAX_INDEX[1:0] field and write the new value */
  tempRegValue &= 0xF8;
 8003c6c:	7bfb      	ldrb	r3, [r7, #15]
 8003c6e:	f023 0307 	bic.w	r3, r3, #7
 8003c72:	b2db      	uxtb	r3, r3
 8003c74:	73fb      	strb	r3, [r7, #15]
  tempRegValue |= cIndex;
 8003c76:	7bfa      	ldrb	r2, [r7, #15]
 8003c78:	79fb      	ldrb	r3, [r7, #7]
 8003c7a:	4313      	orrs	r3, r2
 8003c7c:	b2db      	uxtb	r3, r3
 8003c7e:	73fb      	strb	r3, [r7, #15]
  
  /* Configures the PA_POWER_0 register */
  g_xStatus = SpiritSpiWriteRegisters(PA_POWER0_BASE, 1, &tempRegValue);
 8003c80:	f107 030f 	add.w	r3, r7, #15
 8003c84:	461a      	mov	r2, r3
 8003c86:	2101      	movs	r1, #1
 8003c88:	2018      	movs	r0, #24
 8003c8a:	f000 f995 	bl	8003fb8 <RadioSpiWriteRegisters>
 8003c8e:	4602      	mov	r2, r0
 8003c90:	4b05      	ldr	r3, [pc, #20]	; (8003ca8 <SpiritRadioSetPALevelMaxIndex+0x54>)
 8003c92:	b212      	sxth	r2, r2
 8003c94:	4611      	mov	r1, r2
 8003c96:	7019      	strb	r1, [r3, #0]
 8003c98:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003c9c:	705a      	strb	r2, [r3, #1]
  
}
 8003c9e:	bf00      	nop
 8003ca0:	3710      	adds	r7, #16
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	bd80      	pop	{r7, pc}
 8003ca6:	bf00      	nop
 8003ca8:	20002514 	.word	0x20002514

08003cac <SpiritRadioAFCFreezeOnSync>:
* @param  xNewState new state for AFC freeze on sync word detection.
*         This parameter can be: S_ENABLE or S_DISABLE.
* @retval None.
*/
void SpiritRadioAFCFreezeOnSync(SpiritFunctionalState xNewState)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b084      	sub	sp, #16
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	71fb      	strb	r3, [r7, #7]
  uint8_t tempRegValue = 0x00;
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(xNewState));
  
  /* Reads the AFC_2 register and configure the AFC Freeze on Sync field */
  SpiritSpiReadRegisters(AFC2_BASE, 1, &tempRegValue);
 8003cba:	f107 030f 	add.w	r3, r7, #15
 8003cbe:	461a      	mov	r2, r3
 8003cc0:	2101      	movs	r1, #1
 8003cc2:	201e      	movs	r0, #30
 8003cc4:	f000 f9c4 	bl	8004050 <RadioSpiReadRegisters>
  if(xNewState == S_ENABLE)
 8003cc8:	79fb      	ldrb	r3, [r7, #7]
 8003cca:	2b01      	cmp	r3, #1
 8003ccc:	d105      	bne.n	8003cda <SpiritRadioAFCFreezeOnSync+0x2e>
  {
    tempRegValue |= AFC2_AFC_FREEZE_ON_SYNC_MASK;
 8003cce:	7bfb      	ldrb	r3, [r7, #15]
 8003cd0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003cd4:	b2db      	uxtb	r3, r3
 8003cd6:	73fb      	strb	r3, [r7, #15]
 8003cd8:	e004      	b.n	8003ce4 <SpiritRadioAFCFreezeOnSync+0x38>
  }
  else
  {
    tempRegValue &= (~AFC2_AFC_FREEZE_ON_SYNC_MASK);
 8003cda:	7bfb      	ldrb	r3, [r7, #15]
 8003cdc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003ce0:	b2db      	uxtb	r3, r3
 8003ce2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Sets the AFC_2 register */
  g_xStatus = SpiritSpiWriteRegisters(AFC2_BASE, 1, &tempRegValue);
 8003ce4:	f107 030f 	add.w	r3, r7, #15
 8003ce8:	461a      	mov	r2, r3
 8003cea:	2101      	movs	r1, #1
 8003cec:	201e      	movs	r0, #30
 8003cee:	f000 f963 	bl	8003fb8 <RadioSpiWriteRegisters>
 8003cf2:	4602      	mov	r2, r0
 8003cf4:	4b05      	ldr	r3, [pc, #20]	; (8003d0c <SpiritRadioAFCFreezeOnSync+0x60>)
 8003cf6:	b212      	sxth	r2, r2
 8003cf8:	4611      	mov	r1, r2
 8003cfa:	7019      	strb	r1, [r3, #0]
 8003cfc:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003d00:	705a      	strb	r2, [r3, #1]
  
}
 8003d02:	bf00      	nop
 8003d04:	3710      	adds	r7, #16
 8003d06:	46bd      	mov	sp, r7
 8003d08:	bd80      	pop	{r7, pc}
 8003d0a:	bf00      	nop
 8003d0c:	20002514 	.word	0x20002514

08003d10 <SpiritRadioSetRefDiv>:
* @param  xNewState new state for synthesizer reference divider.
*         This parameter can be: S_ENABLE or S_DISABLE .
* @retval None.
*/
void SpiritRadioSetRefDiv(SpiritFunctionalState xNewState)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b084      	sub	sp, #16
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	4603      	mov	r3, r0
 8003d18:	71fb      	strb	r3, [r7, #7]
  
  /* Check the parameters */
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(xNewState));
  
  /* Reads the SYNTH_CONFIG1_BASE and mask the REFDIV bit field */
  SpiritSpiReadRegisters(SYNTH_CONFIG1_BASE, 1, &tempRegValue);
 8003d1a:	f107 030f 	add.w	r3, r7, #15
 8003d1e:	461a      	mov	r2, r3
 8003d20:	2101      	movs	r1, #1
 8003d22:	209e      	movs	r0, #158	; 0x9e
 8003d24:	f000 f994 	bl	8004050 <RadioSpiReadRegisters>
  
  if(xNewState == S_ENABLE)
 8003d28:	79fb      	ldrb	r3, [r7, #7]
 8003d2a:	2b01      	cmp	r3, #1
 8003d2c:	d105      	bne.n	8003d3a <SpiritRadioSetRefDiv+0x2a>
  {
    tempRegValue |= 0x80;
 8003d2e:	7bfb      	ldrb	r3, [r7, #15]
 8003d30:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003d34:	b2db      	uxtb	r3, r3
 8003d36:	73fb      	strb	r3, [r7, #15]
 8003d38:	e004      	b.n	8003d44 <SpiritRadioSetRefDiv+0x34>
  }
  else
  {
    tempRegValue &= 0x7F;
 8003d3a:	7bfb      	ldrb	r3, [r7, #15]
 8003d3c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003d40:	b2db      	uxtb	r3, r3
 8003d42:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Writes the new value in the SYNTH_CONFIG1_BASE register */
  g_xStatus = SpiritSpiWriteRegisters(SYNTH_CONFIG1_BASE, 1, &tempRegValue);
 8003d44:	f107 030f 	add.w	r3, r7, #15
 8003d48:	461a      	mov	r2, r3
 8003d4a:	2101      	movs	r1, #1
 8003d4c:	209e      	movs	r0, #158	; 0x9e
 8003d4e:	f000 f933 	bl	8003fb8 <RadioSpiWriteRegisters>
 8003d52:	4602      	mov	r2, r0
 8003d54:	4b05      	ldr	r3, [pc, #20]	; (8003d6c <SpiritRadioSetRefDiv+0x5c>)
 8003d56:	b212      	sxth	r2, r2
 8003d58:	4611      	mov	r1, r2
 8003d5a:	7019      	strb	r1, [r3, #0]
 8003d5c:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003d60:	705a      	strb	r2, [r3, #1]
  
}
 8003d62:	bf00      	nop
 8003d64:	3710      	adds	r7, #16
 8003d66:	46bd      	mov	sp, r7
 8003d68:	bd80      	pop	{r7, pc}
 8003d6a:	bf00      	nop
 8003d6c:	20002514 	.word	0x20002514

08003d70 <SpiritRadioGetRefDiv>:
* @brief  Get the the synthesizer reference divider state.
* @param  void.
* @retval None.
*/
SpiritFunctionalState SpiritRadioGetRefDiv(void)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b082      	sub	sp, #8
 8003d74:	af00      	add	r7, sp, #0
  uint8_t tempRegValue;
  
  g_xStatus = SpiritSpiReadRegisters(SYNTH_CONFIG1_BASE, 1, &tempRegValue);
 8003d76:	1dfb      	adds	r3, r7, #7
 8003d78:	461a      	mov	r2, r3
 8003d7a:	2101      	movs	r1, #1
 8003d7c:	209e      	movs	r0, #158	; 0x9e
 8003d7e:	f000 f967 	bl	8004050 <RadioSpiReadRegisters>
 8003d82:	4602      	mov	r2, r0
 8003d84:	4b0a      	ldr	r3, [pc, #40]	; (8003db0 <SpiritRadioGetRefDiv+0x40>)
 8003d86:	b212      	sxth	r2, r2
 8003d88:	4611      	mov	r1, r2
 8003d8a:	7019      	strb	r1, [r3, #0]
 8003d8c:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003d90:	705a      	strb	r2, [r3, #1]
  
  if(((tempRegValue>>7)&0x1))
 8003d92:	79fb      	ldrb	r3, [r7, #7]
 8003d94:	09db      	lsrs	r3, r3, #7
 8003d96:	b2db      	uxtb	r3, r3
 8003d98:	f003 0301 	and.w	r3, r3, #1
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d001      	beq.n	8003da4 <SpiritRadioGetRefDiv+0x34>
  {
    return S_ENABLE;
 8003da0:	2301      	movs	r3, #1
 8003da2:	e000      	b.n	8003da6 <SpiritRadioGetRefDiv+0x36>
  }
  else
  {
    return S_DISABLE;
 8003da4:	2300      	movs	r3, #0
  }
  
}
 8003da6:	4618      	mov	r0, r3
 8003da8:	3708      	adds	r7, #8
 8003daa:	46bd      	mov	sp, r7
 8003dac:	bd80      	pop	{r7, pc}
 8003dae:	bf00      	nop
 8003db0:	20002514 	.word	0x20002514

08003db4 <SpiritRadioSetDigDiv>:
* @param  xNewState new state for synthesizer reference divider.
*         This parameter can be: S_ENABLE or S_DISABLE .
* @retval None.
*/
void SpiritRadioSetDigDiv(SpiritFunctionalState xNewState)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b084      	sub	sp, #16
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	4603      	mov	r3, r0
 8003dbc:	71fb      	strb	r3, [r7, #7]
  
  /* Check the parameters */
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(xNewState));
  
  /* Reads the XO_RCO_TEST_BASE and mask the PD_CLKDIV bit field */
  SpiritSpiReadRegisters(XO_RCO_TEST_BASE, 1, &tempRegValue);
 8003dbe:	f107 030f 	add.w	r3, r7, #15
 8003dc2:	461a      	mov	r2, r3
 8003dc4:	2101      	movs	r1, #1
 8003dc6:	20b4      	movs	r0, #180	; 0xb4
 8003dc8:	f000 f942 	bl	8004050 <RadioSpiReadRegisters>
  
  if(xNewState == S_ENABLE)
 8003dcc:	79fb      	ldrb	r3, [r7, #7]
 8003dce:	2b01      	cmp	r3, #1
 8003dd0:	d105      	bne.n	8003dde <SpiritRadioSetDigDiv+0x2a>
  {
    tempRegValue &= 0xf7;
 8003dd2:	7bfb      	ldrb	r3, [r7, #15]
 8003dd4:	f023 0308 	bic.w	r3, r3, #8
 8003dd8:	b2db      	uxtb	r3, r3
 8003dda:	73fb      	strb	r3, [r7, #15]
 8003ddc:	e004      	b.n	8003de8 <SpiritRadioSetDigDiv+0x34>
  }
  else
  {
    
    tempRegValue |= 0x08;
 8003dde:	7bfb      	ldrb	r3, [r7, #15]
 8003de0:	f043 0308 	orr.w	r3, r3, #8
 8003de4:	b2db      	uxtb	r3, r3
 8003de6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Writes the new value in the XO_RCO_TEST_BASE register */
  g_xStatus = SpiritSpiWriteRegisters(XO_RCO_TEST_BASE, 1, &tempRegValue);
 8003de8:	f107 030f 	add.w	r3, r7, #15
 8003dec:	461a      	mov	r2, r3
 8003dee:	2101      	movs	r1, #1
 8003df0:	20b4      	movs	r0, #180	; 0xb4
 8003df2:	f000 f8e1 	bl	8003fb8 <RadioSpiWriteRegisters>
 8003df6:	4602      	mov	r2, r0
 8003df8:	4b05      	ldr	r3, [pc, #20]	; (8003e10 <SpiritRadioSetDigDiv+0x5c>)
 8003dfa:	b212      	sxth	r2, r2
 8003dfc:	4611      	mov	r1, r2
 8003dfe:	7019      	strb	r1, [r3, #0]
 8003e00:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003e04:	705a      	strb	r2, [r3, #1]
  
}
 8003e06:	bf00      	nop
 8003e08:	3710      	adds	r7, #16
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	bd80      	pop	{r7, pc}
 8003e0e:	bf00      	nop
 8003e10:	20002514 	.word	0x20002514

08003e14 <SpiritRadioGetDigDiv>:
* @brief  Get the the synthesizer reference divider state.
* @param  void.
* @retval None.
*/
SpiritFunctionalState SpiritRadioGetDigDiv(void)
{
 8003e14:	b580      	push	{r7, lr}
 8003e16:	b082      	sub	sp, #8
 8003e18:	af00      	add	r7, sp, #0
  uint8_t tempRegValue;
  
  g_xStatus = SpiritSpiReadRegisters(XO_RCO_TEST_BASE, 1, &tempRegValue);
 8003e1a:	1dfb      	adds	r3, r7, #7
 8003e1c:	461a      	mov	r2, r3
 8003e1e:	2101      	movs	r1, #1
 8003e20:	20b4      	movs	r0, #180	; 0xb4
 8003e22:	f000 f915 	bl	8004050 <RadioSpiReadRegisters>
 8003e26:	4602      	mov	r2, r0
 8003e28:	4b0a      	ldr	r3, [pc, #40]	; (8003e54 <SpiritRadioGetDigDiv+0x40>)
 8003e2a:	b212      	sxth	r2, r2
 8003e2c:	4611      	mov	r1, r2
 8003e2e:	7019      	strb	r1, [r3, #0]
 8003e30:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003e34:	705a      	strb	r2, [r3, #1]
  
  if(((tempRegValue>>3)&0x1))
 8003e36:	79fb      	ldrb	r3, [r7, #7]
 8003e38:	08db      	lsrs	r3, r3, #3
 8003e3a:	b2db      	uxtb	r3, r3
 8003e3c:	f003 0301 	and.w	r3, r3, #1
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d001      	beq.n	8003e48 <SpiritRadioGetDigDiv+0x34>
  {
    return S_DISABLE;
 8003e44:	2300      	movs	r3, #0
 8003e46:	e000      	b.n	8003e4a <SpiritRadioGetDigDiv+0x36>
  }
  else
  {
    return S_ENABLE;
 8003e48:	2301      	movs	r3, #1
  }
  
}
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	3708      	adds	r7, #8
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	bd80      	pop	{r7, pc}
 8003e52:	bf00      	nop
 8003e54:	20002514 	.word	0x20002514

08003e58 <SpiritRadioGetXtalFrequency>:
* @brief  Returns the XTAL frequency.
* @param  void.
* @retval uint32_t XTAL frequency.
*/
uint32_t SpiritRadioGetXtalFrequency(void)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	af00      	add	r7, sp, #0
  return s_lXtalFrequency; 
 8003e5c:	4b03      	ldr	r3, [pc, #12]	; (8003e6c <SpiritRadioGetXtalFrequency+0x14>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
}
 8003e60:	4618      	mov	r0, r3
 8003e62:	46bd      	mov	sp, r7
 8003e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e68:	4770      	bx	lr
 8003e6a:	bf00      	nop
 8003e6c:	20002510 	.word	0x20002510

08003e70 <SpiritRadioSetXtalFrequency>:
* @brief  Sets the XTAL frequency.
* @param  uint32_t XTAL frequency.
* @retval void.
*/
void SpiritRadioSetXtalFrequency(uint32_t lXtalFrequency)
{
 8003e70:	b480      	push	{r7}
 8003e72:	b083      	sub	sp, #12
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
  s_lXtalFrequency = lXtalFrequency; 
 8003e78:	4a04      	ldr	r2, [pc, #16]	; (8003e8c <SpiritRadioSetXtalFrequency+0x1c>)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6013      	str	r3, [r2, #0]
}
 8003e7e:	bf00      	nop
 8003e80:	370c      	adds	r7, #12
 8003e82:	46bd      	mov	sp, r7
 8003e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e88:	4770      	bx	lr
 8003e8a:	bf00      	nop
 8003e8c:	20002510 	.word	0x20002510

08003e90 <SpiritTimerSetRxTimeoutCounter>:
 * @param  cCounter value for the timer counter.
 *         This parameter must be an uint8_t.
 * @retval None.
 */
void SpiritTimerSetRxTimeoutCounter(uint8_t cCounter)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b082      	sub	sp, #8
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	4603      	mov	r3, r0
 8003e98:	71fb      	strb	r3, [r7, #7]
  /* Writes the counter value for RX timeout in the corresponding register */
  g_xStatus = SpiritSpiWriteRegisters(TIMERS4_RX_TIMEOUT_COUNTER_BASE, 1, &cCounter);
 8003e9a:	1dfb      	adds	r3, r7, #7
 8003e9c:	461a      	mov	r2, r3
 8003e9e:	2101      	movs	r1, #1
 8003ea0:	2054      	movs	r0, #84	; 0x54
 8003ea2:	f000 f889 	bl	8003fb8 <RadioSpiWriteRegisters>
 8003ea6:	4602      	mov	r2, r0
 8003ea8:	4b05      	ldr	r3, [pc, #20]	; (8003ec0 <SpiritTimerSetRxTimeoutCounter+0x30>)
 8003eaa:	b212      	sxth	r2, r2
 8003eac:	4611      	mov	r1, r2
 8003eae:	7019      	strb	r1, [r3, #0]
 8003eb0:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003eb4:	705a      	strb	r2, [r3, #1]

}
 8003eb6:	bf00      	nop
 8003eb8:	3708      	adds	r7, #8
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bd80      	pop	{r7, pc}
 8003ebe:	bf00      	nop
 8003ec0:	20002514 	.word	0x20002514

08003ec4 <SpiritTimerSetRxTimeoutStopCondition>:
 * @param  xStopCondition new stop condition.
 *         This parameter can be any value of @ref RxTimeoutStopCondition.
 * @retval None
 */
void SpiritTimerSetRxTimeoutStopCondition(RxTimeoutStopCondition xStopCondition)
{
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	b084      	sub	sp, #16
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	4603      	mov	r3, r0
 8003ecc:	71fb      	strb	r3, [r7, #7]

  /* Check the parameters */
  s_assert_param(IS_RX_TIMEOUT_STOP_CONDITION(xStopCondition));

  /* Reads value on the PKT_FLT_OPTIONS and PROTOCOL2 register */
  g_xStatus = SpiritSpiReadRegisters(PCKT_FLT_OPTIONS_BASE, 2, tempRegValue);
 8003ece:	f107 030c 	add.w	r3, r7, #12
 8003ed2:	461a      	mov	r2, r3
 8003ed4:	2102      	movs	r1, #2
 8003ed6:	204f      	movs	r0, #79	; 0x4f
 8003ed8:	f000 f8ba 	bl	8004050 <RadioSpiReadRegisters>
 8003edc:	4602      	mov	r2, r0
 8003ede:	4b1c      	ldr	r3, [pc, #112]	; (8003f50 <SpiritTimerSetRxTimeoutStopCondition+0x8c>)
 8003ee0:	b212      	sxth	r2, r2
 8003ee2:	4611      	mov	r1, r2
 8003ee4:	7019      	strb	r1, [r3, #0]
 8003ee6:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003eea:	705a      	strb	r2, [r3, #1]

  tempRegValue[0] &= 0xBF;
 8003eec:	7b3b      	ldrb	r3, [r7, #12]
 8003eee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003ef2:	b2db      	uxtb	r3, r3
 8003ef4:	733b      	strb	r3, [r7, #12]
  tempRegValue[0] |= ((xStopCondition & 0x08)  << 3);
 8003ef6:	7b3b      	ldrb	r3, [r7, #12]
 8003ef8:	b25a      	sxtb	r2, r3
 8003efa:	79fb      	ldrb	r3, [r7, #7]
 8003efc:	00db      	lsls	r3, r3, #3
 8003efe:	b25b      	sxtb	r3, r3
 8003f00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f04:	b25b      	sxtb	r3, r3
 8003f06:	4313      	orrs	r3, r2
 8003f08:	b25b      	sxtb	r3, r3
 8003f0a:	b2db      	uxtb	r3, r3
 8003f0c:	733b      	strb	r3, [r7, #12]

  tempRegValue[1] &= 0x1F;
 8003f0e:	7b7b      	ldrb	r3, [r7, #13]
 8003f10:	f003 031f 	and.w	r3, r3, #31
 8003f14:	b2db      	uxtb	r3, r3
 8003f16:	737b      	strb	r3, [r7, #13]
  tempRegValue[1] |= (xStopCondition << 5);
 8003f18:	7b7b      	ldrb	r3, [r7, #13]
 8003f1a:	b25a      	sxtb	r2, r3
 8003f1c:	79fb      	ldrb	r3, [r7, #7]
 8003f1e:	015b      	lsls	r3, r3, #5
 8003f20:	b25b      	sxtb	r3, r3
 8003f22:	4313      	orrs	r3, r2
 8003f24:	b25b      	sxtb	r3, r3
 8003f26:	b2db      	uxtb	r3, r3
 8003f28:	737b      	strb	r3, [r7, #13]

  /* Writes value on the PKT_FLT_OPTIONS and PROTOCOL2 register */
  g_xStatus = SpiritSpiWriteRegisters(PCKT_FLT_OPTIONS_BASE, 2, tempRegValue);
 8003f2a:	f107 030c 	add.w	r3, r7, #12
 8003f2e:	461a      	mov	r2, r3
 8003f30:	2102      	movs	r1, #2
 8003f32:	204f      	movs	r0, #79	; 0x4f
 8003f34:	f000 f840 	bl	8003fb8 <RadioSpiWriteRegisters>
 8003f38:	4602      	mov	r2, r0
 8003f3a:	4b05      	ldr	r3, [pc, #20]	; (8003f50 <SpiritTimerSetRxTimeoutStopCondition+0x8c>)
 8003f3c:	b212      	sxth	r2, r2
 8003f3e:	4611      	mov	r1, r2
 8003f40:	7019      	strb	r1, [r3, #0]
 8003f42:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003f46:	705a      	strb	r2, [r3, #1]

}
 8003f48:	bf00      	nop
 8003f4a:	3710      	adds	r7, #16
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	bd80      	pop	{r7, pc}
 8003f50:	20002514 	.word	0x20002514

08003f54 <SpiritRefreshStatus>:
 *         reading the MC_STATE register of SPIRIT.
 * @param  None
 * @retval None
 */
void SpiritRefreshStatus(void)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b082      	sub	sp, #8
 8003f58:	af00      	add	r7, sp, #0
  /* Read the status both from register and from SPI header and exit when they match.
      This will protect against possible transition state changes */
  do
  {
    /* Reads the MC_STATUS register to update the g_xStatus */
    g_xStatus = SpiritSpiReadRegisters(MC_STATE1_BASE, 2, tempRegValue);
 8003f5a:	1d3b      	adds	r3, r7, #4
 8003f5c:	461a      	mov	r2, r3
 8003f5e:	2102      	movs	r1, #2
 8003f60:	20c0      	movs	r0, #192	; 0xc0
 8003f62:	f000 f875 	bl	8004050 <RadioSpiReadRegisters>
 8003f66:	4603      	mov	r3, r0
 8003f68:	4a09      	ldr	r2, [pc, #36]	; (8003f90 <SpiritRefreshStatus+0x3c>)
 8003f6a:	8013      	strh	r3, [r2, #0]
  }
  while(!((((uint8_t*)&g_xStatus)[0])==tempRegValue[1] && 
 8003f6c:	4b08      	ldr	r3, [pc, #32]	; (8003f90 <SpiritRefreshStatus+0x3c>)
 8003f6e:	781a      	ldrb	r2, [r3, #0]
 8003f70:	797b      	ldrb	r3, [r7, #5]
 8003f72:	429a      	cmp	r2, r3
 8003f74:	d1f1      	bne.n	8003f5a <SpiritRefreshStatus+0x6>
          (((uint8_t*)&g_xStatus)[1]&0x0F)==tempRegValue[0])); 
 8003f76:	4b07      	ldr	r3, [pc, #28]	; (8003f94 <SpiritRefreshStatus+0x40>)
 8003f78:	781b      	ldrb	r3, [r3, #0]
 8003f7a:	f003 030f 	and.w	r3, r3, #15
 8003f7e:	793a      	ldrb	r2, [r7, #4]
  while(!((((uint8_t*)&g_xStatus)[0])==tempRegValue[1] && 
 8003f80:	4293      	cmp	r3, r2
 8003f82:	d1ea      	bne.n	8003f5a <SpiritRefreshStatus+0x6>

}
 8003f84:	bf00      	nop
 8003f86:	bf00      	nop
 8003f88:	3708      	adds	r7, #8
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}
 8003f8e:	bf00      	nop
 8003f90:	20002514 	.word	0x20002514
 8003f94:	20002515 	.word	0x20002515

08003f98 <RadioSpiInit>:
*         confirms that it is.
* @param  None
* @retval None
*/
void RadioSpiInit(void)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	af00      	add	r7, sp, #0
  if (radioSpi->State == HAL_SPI_STATE_RESET)
 8003f9c:	4b05      	ldr	r3, [pc, #20]	; (8003fb4 <RadioSpiInit+0x1c>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003fa4:	b2db      	uxtb	r3, r3
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d101      	bne.n	8003fae <RadioSpiInit+0x16>
  {
    Error_Handler();
 8003faa:	f7fd fb1b 	bl	80015e4 <Error_Handler>
  }
}
 8003fae:	bf00      	nop
 8003fb0:	bd80      	pop	{r7, pc}
 8003fb2:	bf00      	nop
 8003fb4:	2000033c 	.word	0x2000033c

08003fb8 <RadioSpiWriteRegisters>:
* @param  cNbBytes: number of registers and bytes to be write
* @param  pcBuffer: pointer to the buffer of values have to be written into registers
* @retval Device status
*/
StatusBytes RadioSpiWriteRegisters(uint8_t cRegAddress, uint8_t cNbBytes, uint8_t* pcBuffer)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b088      	sub	sp, #32
 8003fbc:	af02      	add	r7, sp, #8
 8003fbe:	4603      	mov	r3, r0
 8003fc0:	603a      	str	r2, [r7, #0]
 8003fc2:	71fb      	strb	r3, [r7, #7]
 8003fc4:	460b      	mov	r3, r1
 8003fc6:	71bb      	strb	r3, [r7, #6]
  uint8_t tx_buff[2] = {WRITE_HEADER, cRegAddress};
 8003fc8:	2300      	movs	r3, #0
 8003fca:	743b      	strb	r3, [r7, #16]
 8003fcc:	79fb      	ldrb	r3, [r7, #7]
 8003fce:	747b      	strb	r3, [r7, #17]
  uint8_t rx_buff[2];
  StatusBytes status;

  SPI_ENTER_CRITICAL();
 8003fd0:	2017      	movs	r0, #23
 8003fd2:	f000 faad 	bl	8004530 <HAL_NVIC_DisableIRQ>

  RadioSpiCSLow(); // Puts the SPI chip select low to start the transaction
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	2140      	movs	r1, #64	; 0x40
 8003fda:	481b      	ldr	r0, [pc, #108]	; (8004048 <RadioSpiWriteRegisters+0x90>)
 8003fdc:	f000 fc60 	bl	80048a0 <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(radioSpi, tx_buff, rx_buff, 2, RADIO_SPI_TIMEOUT_MAX);
 8003fe0:	4b1a      	ldr	r3, [pc, #104]	; (800404c <RadioSpiWriteRegisters+0x94>)
 8003fe2:	6818      	ldr	r0, [r3, #0]
 8003fe4:	f107 020c 	add.w	r2, r7, #12
 8003fe8:	f107 0110 	add.w	r1, r7, #16
 8003fec:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003ff0:	9300      	str	r3, [sp, #0]
 8003ff2:	2302      	movs	r3, #2
 8003ff4:	f002 fb25 	bl	8006642 <HAL_SPI_TransmitReceive>
  HAL_SPI_Transmit(radioSpi, pcBuffer, cNbBytes, RADIO_SPI_TIMEOUT_MAX);
 8003ff8:	4b14      	ldr	r3, [pc, #80]	; (800404c <RadioSpiWriteRegisters+0x94>)
 8003ffa:	6818      	ldr	r0, [r3, #0]
 8003ffc:	79bb      	ldrb	r3, [r7, #6]
 8003ffe:	b29a      	uxth	r2, r3
 8004000:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004004:	6839      	ldr	r1, [r7, #0]
 8004006:	f002 f870 	bl	80060ea <HAL_SPI_Transmit>
  RadioSpiCSHigh(); // Puts the SPI chip select high to end the transaction
 800400a:	2201      	movs	r2, #1
 800400c:	2140      	movs	r1, #64	; 0x40
 800400e:	480e      	ldr	r0, [pc, #56]	; (8004048 <RadioSpiWriteRegisters+0x90>)
 8004010:	f000 fc46 	bl	80048a0 <HAL_GPIO_WritePin>

  SPI_EXIT_CRITICAL();
 8004014:	2017      	movs	r0, #23
 8004016:	f000 fa7d 	bl	8004514 <HAL_NVIC_EnableIRQ>

  ((uint8_t *)&status)[1] = rx_buff[0];
 800401a:	f107 0308 	add.w	r3, r7, #8
 800401e:	3301      	adds	r3, #1
 8004020:	7b3a      	ldrb	r2, [r7, #12]
 8004022:	701a      	strb	r2, [r3, #0]
  ((uint8_t *)&status)[0] = rx_buff[1];
 8004024:	f107 0308 	add.w	r3, r7, #8
 8004028:	7b7a      	ldrb	r2, [r7, #13]
 800402a:	701a      	strb	r2, [r3, #0]

  return status;
 800402c:	893b      	ldrh	r3, [r7, #8]
 800402e:	82bb      	strh	r3, [r7, #20]
 8004030:	2300      	movs	r3, #0
 8004032:	7d3a      	ldrb	r2, [r7, #20]
 8004034:	f362 0307 	bfi	r3, r2, #0, #8
 8004038:	7d7a      	ldrb	r2, [r7, #21]
 800403a:	f362 230f 	bfi	r3, r2, #8, #8

}
 800403e:	4618      	mov	r0, r3
 8004040:	3718      	adds	r7, #24
 8004042:	46bd      	mov	sp, r7
 8004044:	bd80      	pop	{r7, pc}
 8004046:	bf00      	nop
 8004048:	48000400 	.word	0x48000400
 800404c:	2000033c 	.word	0x2000033c

08004050 <RadioSpiReadRegisters>:
* @param  cNbBytes: number of registers and bytes to be read
* @param  pcBuffer: pointer to the buffer of registers' values read
* @retval Device status
*/
StatusBytes RadioSpiReadRegisters(uint8_t cRegAddress, uint8_t cNbBytes, uint8_t* pcBuffer)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b088      	sub	sp, #32
 8004054:	af02      	add	r7, sp, #8
 8004056:	4603      	mov	r3, r0
 8004058:	603a      	str	r2, [r7, #0]
 800405a:	71fb      	strb	r3, [r7, #7]
 800405c:	460b      	mov	r3, r1
 800405e:	71bb      	strb	r3, [r7, #6]
  uint8_t tx_buff[2] = {READ_HEADER, cRegAddress};
 8004060:	2301      	movs	r3, #1
 8004062:	743b      	strb	r3, [r7, #16]
 8004064:	79fb      	ldrb	r3, [r7, #7]
 8004066:	747b      	strb	r3, [r7, #17]
  uint8_t rx_buff[2];
  StatusBytes status;

  SPI_ENTER_CRITICAL();
 8004068:	2017      	movs	r0, #23
 800406a:	f000 fa61 	bl	8004530 <HAL_NVIC_DisableIRQ>

  RadioSpiCSLow();  // Puts the SPI chip select low to start the transaction
 800406e:	2200      	movs	r2, #0
 8004070:	2140      	movs	r1, #64	; 0x40
 8004072:	481b      	ldr	r0, [pc, #108]	; (80040e0 <RadioSpiReadRegisters+0x90>)
 8004074:	f000 fc14 	bl	80048a0 <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(radioSpi, tx_buff, rx_buff, 2, RADIO_SPI_TIMEOUT_MAX);
 8004078:	4b1a      	ldr	r3, [pc, #104]	; (80040e4 <RadioSpiReadRegisters+0x94>)
 800407a:	6818      	ldr	r0, [r3, #0]
 800407c:	f107 020c 	add.w	r2, r7, #12
 8004080:	f107 0110 	add.w	r1, r7, #16
 8004084:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004088:	9300      	str	r3, [sp, #0]
 800408a:	2302      	movs	r3, #2
 800408c:	f002 fad9 	bl	8006642 <HAL_SPI_TransmitReceive>
  HAL_SPI_Receive(radioSpi, pcBuffer, cNbBytes, RADIO_SPI_TIMEOUT_MAX);
 8004090:	4b14      	ldr	r3, [pc, #80]	; (80040e4 <RadioSpiReadRegisters+0x94>)
 8004092:	6818      	ldr	r0, [r3, #0]
 8004094:	79bb      	ldrb	r3, [r7, #6]
 8004096:	b29a      	uxth	r2, r3
 8004098:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800409c:	6839      	ldr	r1, [r7, #0]
 800409e:	f002 f999 	bl	80063d4 <HAL_SPI_Receive>
  RadioSpiCSHigh(); // Puts the SPI chip select high to end the transaction
 80040a2:	2201      	movs	r2, #1
 80040a4:	2140      	movs	r1, #64	; 0x40
 80040a6:	480e      	ldr	r0, [pc, #56]	; (80040e0 <RadioSpiReadRegisters+0x90>)
 80040a8:	f000 fbfa 	bl	80048a0 <HAL_GPIO_WritePin>

  SPI_EXIT_CRITICAL();
 80040ac:	2017      	movs	r0, #23
 80040ae:	f000 fa31 	bl	8004514 <HAL_NVIC_EnableIRQ>

  ((uint8_t *)&status)[1] = rx_buff[0];
 80040b2:	f107 0308 	add.w	r3, r7, #8
 80040b6:	3301      	adds	r3, #1
 80040b8:	7b3a      	ldrb	r2, [r7, #12]
 80040ba:	701a      	strb	r2, [r3, #0]
  ((uint8_t *)&status)[0] = rx_buff[1];
 80040bc:	f107 0308 	add.w	r3, r7, #8
 80040c0:	7b7a      	ldrb	r2, [r7, #13]
 80040c2:	701a      	strb	r2, [r3, #0]

  return status;
 80040c4:	893b      	ldrh	r3, [r7, #8]
 80040c6:	82bb      	strh	r3, [r7, #20]
 80040c8:	2300      	movs	r3, #0
 80040ca:	7d3a      	ldrb	r2, [r7, #20]
 80040cc:	f362 0307 	bfi	r3, r2, #0, #8
 80040d0:	7d7a      	ldrb	r2, [r7, #21]
 80040d2:	f362 230f 	bfi	r3, r2, #8, #8
}
 80040d6:	4618      	mov	r0, r3
 80040d8:	3718      	adds	r7, #24
 80040da:	46bd      	mov	sp, r7
 80040dc:	bd80      	pop	{r7, pc}
 80040de:	bf00      	nop
 80040e0:	48000400 	.word	0x48000400
 80040e4:	2000033c 	.word	0x2000033c

080040e8 <RadioSpiCommandStrobes>:
* @brief  Send a command
* @param  cCommandCode: command code to be sent
* @retval Device status
*/
StatusBytes RadioSpiCommandStrobes(uint8_t cCommandCode)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b088      	sub	sp, #32
 80040ec:	af02      	add	r7, sp, #8
 80040ee:	4603      	mov	r3, r0
 80040f0:	71fb      	strb	r3, [r7, #7]
  uint8_t tx_buff[2] = {COMMAND_HEADER, cCommandCode};
 80040f2:	2380      	movs	r3, #128	; 0x80
 80040f4:	743b      	strb	r3, [r7, #16]
 80040f6:	79fb      	ldrb	r3, [r7, #7]
 80040f8:	747b      	strb	r3, [r7, #17]
  uint8_t rx_buff[2];
  StatusBytes status;

  SPI_ENTER_CRITICAL();
 80040fa:	2017      	movs	r0, #23
 80040fc:	f000 fa18 	bl	8004530 <HAL_NVIC_DisableIRQ>

  RadioSpiCSLow();  // Puts the SPI chip select low to start the transaction
 8004100:	2200      	movs	r2, #0
 8004102:	2140      	movs	r1, #64	; 0x40
 8004104:	4816      	ldr	r0, [pc, #88]	; (8004160 <RadioSpiCommandStrobes+0x78>)
 8004106:	f000 fbcb 	bl	80048a0 <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(radioSpi, tx_buff, rx_buff, 2, RADIO_SPI_TIMEOUT_MAX);
 800410a:	4b16      	ldr	r3, [pc, #88]	; (8004164 <RadioSpiCommandStrobes+0x7c>)
 800410c:	6818      	ldr	r0, [r3, #0]
 800410e:	f107 020c 	add.w	r2, r7, #12
 8004112:	f107 0110 	add.w	r1, r7, #16
 8004116:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800411a:	9300      	str	r3, [sp, #0]
 800411c:	2302      	movs	r3, #2
 800411e:	f002 fa90 	bl	8006642 <HAL_SPI_TransmitReceive>
  RadioSpiCSHigh(); // Puts the SPI chip select high to end the transaction
 8004122:	2201      	movs	r2, #1
 8004124:	2140      	movs	r1, #64	; 0x40
 8004126:	480e      	ldr	r0, [pc, #56]	; (8004160 <RadioSpiCommandStrobes+0x78>)
 8004128:	f000 fbba 	bl	80048a0 <HAL_GPIO_WritePin>

  SPI_EXIT_CRITICAL();
 800412c:	2017      	movs	r0, #23
 800412e:	f000 f9f1 	bl	8004514 <HAL_NVIC_EnableIRQ>

  ((uint8_t *)&status)[1] = rx_buff[0];
 8004132:	f107 0308 	add.w	r3, r7, #8
 8004136:	3301      	adds	r3, #1
 8004138:	7b3a      	ldrb	r2, [r7, #12]
 800413a:	701a      	strb	r2, [r3, #0]
  ((uint8_t *)&status)[0] = rx_buff[1];
 800413c:	f107 0308 	add.w	r3, r7, #8
 8004140:	7b7a      	ldrb	r2, [r7, #13]
 8004142:	701a      	strb	r2, [r3, #0]

  return status;
 8004144:	893b      	ldrh	r3, [r7, #8]
 8004146:	82bb      	strh	r3, [r7, #20]
 8004148:	2300      	movs	r3, #0
 800414a:	7d3a      	ldrb	r2, [r7, #20]
 800414c:	f362 0307 	bfi	r3, r2, #0, #8
 8004150:	7d7a      	ldrb	r2, [r7, #21]
 8004152:	f362 230f 	bfi	r3, r2, #8, #8
}
 8004156:	4618      	mov	r0, r3
 8004158:	3718      	adds	r7, #24
 800415a:	46bd      	mov	sp, r7
 800415c:	bd80      	pop	{r7, pc}
 800415e:	bf00      	nop
 8004160:	48000400 	.word	0x48000400
 8004164:	2000033c 	.word	0x2000033c

08004168 <RadioSpiWriteFifo>:
* @param  cNbBytes: number of bytes to be written into TX FIFO
* @param  pcBuffer: pointer to data to write
* @retval Device status
*/
StatusBytes RadioSpiWriteFifo(uint8_t cNbBytes, uint8_t* pcBuffer)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b088      	sub	sp, #32
 800416c:	af02      	add	r7, sp, #8
 800416e:	4603      	mov	r3, r0
 8004170:	6039      	str	r1, [r7, #0]
 8004172:	71fb      	strb	r3, [r7, #7]
  uint8_t tx_buff[2] = {WRITE_HEADER, LINEAR_FIFO_ADDRESS};
 8004174:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8004178:	823b      	strh	r3, [r7, #16]
  uint8_t rx_buff[2];
  StatusBytes status;

  SPI_ENTER_CRITICAL();
 800417a:	2017      	movs	r0, #23
 800417c:	f000 f9d8 	bl	8004530 <HAL_NVIC_DisableIRQ>

  RadioSpiCSLow();  // Puts the SPI chip select low to start the transaction
 8004180:	2200      	movs	r2, #0
 8004182:	2140      	movs	r1, #64	; 0x40
 8004184:	481a      	ldr	r0, [pc, #104]	; (80041f0 <RadioSpiWriteFifo+0x88>)
 8004186:	f000 fb8b 	bl	80048a0 <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(radioSpi, tx_buff, rx_buff, 2, RADIO_SPI_TIMEOUT_MAX);
 800418a:	4b1a      	ldr	r3, [pc, #104]	; (80041f4 <RadioSpiWriteFifo+0x8c>)
 800418c:	6818      	ldr	r0, [r3, #0]
 800418e:	f107 020c 	add.w	r2, r7, #12
 8004192:	f107 0110 	add.w	r1, r7, #16
 8004196:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800419a:	9300      	str	r3, [sp, #0]
 800419c:	2302      	movs	r3, #2
 800419e:	f002 fa50 	bl	8006642 <HAL_SPI_TransmitReceive>
  HAL_SPI_Transmit(radioSpi, pcBuffer, cNbBytes, RADIO_SPI_TIMEOUT_MAX);
 80041a2:	4b14      	ldr	r3, [pc, #80]	; (80041f4 <RadioSpiWriteFifo+0x8c>)
 80041a4:	6818      	ldr	r0, [r3, #0]
 80041a6:	79fb      	ldrb	r3, [r7, #7]
 80041a8:	b29a      	uxth	r2, r3
 80041aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80041ae:	6839      	ldr	r1, [r7, #0]
 80041b0:	f001 ff9b 	bl	80060ea <HAL_SPI_Transmit>
  RadioSpiCSHigh(); // Puts the SPI chip select high to end the transaction
 80041b4:	2201      	movs	r2, #1
 80041b6:	2140      	movs	r1, #64	; 0x40
 80041b8:	480d      	ldr	r0, [pc, #52]	; (80041f0 <RadioSpiWriteFifo+0x88>)
 80041ba:	f000 fb71 	bl	80048a0 <HAL_GPIO_WritePin>

  SPI_EXIT_CRITICAL();
 80041be:	2017      	movs	r0, #23
 80041c0:	f000 f9a8 	bl	8004514 <HAL_NVIC_EnableIRQ>

  ((uint8_t *)&status)[1] = rx_buff[0];
 80041c4:	f107 0308 	add.w	r3, r7, #8
 80041c8:	3301      	adds	r3, #1
 80041ca:	7b3a      	ldrb	r2, [r7, #12]
 80041cc:	701a      	strb	r2, [r3, #0]
  ((uint8_t *)&status)[0] = rx_buff[1];
 80041ce:	f107 0308 	add.w	r3, r7, #8
 80041d2:	7b7a      	ldrb	r2, [r7, #13]
 80041d4:	701a      	strb	r2, [r3, #0]

  return status;
 80041d6:	893b      	ldrh	r3, [r7, #8]
 80041d8:	82bb      	strh	r3, [r7, #20]
 80041da:	2300      	movs	r3, #0
 80041dc:	7d3a      	ldrb	r2, [r7, #20]
 80041de:	f362 0307 	bfi	r3, r2, #0, #8
 80041e2:	7d7a      	ldrb	r2, [r7, #21]
 80041e4:	f362 230f 	bfi	r3, r2, #8, #8
}
 80041e8:	4618      	mov	r0, r3
 80041ea:	3718      	adds	r7, #24
 80041ec:	46bd      	mov	sp, r7
 80041ee:	bd80      	pop	{r7, pc}
 80041f0:	48000400 	.word	0x48000400
 80041f4:	2000033c 	.word	0x2000033c

080041f8 <RadioSpiReadFifo>:
* @param  cNbBytes: number of bytes to read from RX FIFO
* @param  pcBuffer: pointer to data read from RX FIFO
* @retval Device status
*/
StatusBytes RadioSpiReadFifo(uint8_t cNbBytes, uint8_t* pcBuffer)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b088      	sub	sp, #32
 80041fc:	af02      	add	r7, sp, #8
 80041fe:	4603      	mov	r3, r0
 8004200:	6039      	str	r1, [r7, #0]
 8004202:	71fb      	strb	r3, [r7, #7]
  uint8_t tx_buff[2] = {READ_HEADER, LINEAR_FIFO_ADDRESS};
 8004204:	f64f 7301 	movw	r3, #65281	; 0xff01
 8004208:	823b      	strh	r3, [r7, #16]
  uint8_t rx_buff[2];
  StatusBytes status;

  SPI_ENTER_CRITICAL();
 800420a:	2017      	movs	r0, #23
 800420c:	f000 f990 	bl	8004530 <HAL_NVIC_DisableIRQ>

  RadioSpiCSLow();  // Puts the SPI chip select low to start the transaction
 8004210:	2200      	movs	r2, #0
 8004212:	2140      	movs	r1, #64	; 0x40
 8004214:	481a      	ldr	r0, [pc, #104]	; (8004280 <RadioSpiReadFifo+0x88>)
 8004216:	f000 fb43 	bl	80048a0 <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(radioSpi, tx_buff, rx_buff, 2, RADIO_SPI_TIMEOUT_MAX);
 800421a:	4b1a      	ldr	r3, [pc, #104]	; (8004284 <RadioSpiReadFifo+0x8c>)
 800421c:	6818      	ldr	r0, [r3, #0]
 800421e:	f107 020c 	add.w	r2, r7, #12
 8004222:	f107 0110 	add.w	r1, r7, #16
 8004226:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800422a:	9300      	str	r3, [sp, #0]
 800422c:	2302      	movs	r3, #2
 800422e:	f002 fa08 	bl	8006642 <HAL_SPI_TransmitReceive>
  HAL_SPI_Receive(radioSpi, pcBuffer, cNbBytes, RADIO_SPI_TIMEOUT_MAX);
 8004232:	4b14      	ldr	r3, [pc, #80]	; (8004284 <RadioSpiReadFifo+0x8c>)
 8004234:	6818      	ldr	r0, [r3, #0]
 8004236:	79fb      	ldrb	r3, [r7, #7]
 8004238:	b29a      	uxth	r2, r3
 800423a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800423e:	6839      	ldr	r1, [r7, #0]
 8004240:	f002 f8c8 	bl	80063d4 <HAL_SPI_Receive>
  RadioSpiCSHigh();  // Puts the SPI chip select high to end the transaction
 8004244:	2201      	movs	r2, #1
 8004246:	2140      	movs	r1, #64	; 0x40
 8004248:	480d      	ldr	r0, [pc, #52]	; (8004280 <RadioSpiReadFifo+0x88>)
 800424a:	f000 fb29 	bl	80048a0 <HAL_GPIO_WritePin>

  SPI_EXIT_CRITICAL();
 800424e:	2017      	movs	r0, #23
 8004250:	f000 f960 	bl	8004514 <HAL_NVIC_EnableIRQ>

  ((uint8_t *)&status)[1] = rx_buff[0];
 8004254:	f107 0308 	add.w	r3, r7, #8
 8004258:	3301      	adds	r3, #1
 800425a:	7b3a      	ldrb	r2, [r7, #12]
 800425c:	701a      	strb	r2, [r3, #0]
  ((uint8_t *)&status)[0] = rx_buff[1];
 800425e:	f107 0308 	add.w	r3, r7, #8
 8004262:	7b7a      	ldrb	r2, [r7, #13]
 8004264:	701a      	strb	r2, [r3, #0]

  return status;
 8004266:	893b      	ldrh	r3, [r7, #8]
 8004268:	82bb      	strh	r3, [r7, #20]
 800426a:	2300      	movs	r3, #0
 800426c:	7d3a      	ldrb	r2, [r7, #20]
 800426e:	f362 0307 	bfi	r3, r2, #0, #8
 8004272:	7d7a      	ldrb	r2, [r7, #21]
 8004274:	f362 230f 	bfi	r3, r2, #8, #8
}
 8004278:	4618      	mov	r0, r3
 800427a:	3718      	adds	r7, #24
 800427c:	46bd      	mov	sp, r7
 800427e:	bd80      	pop	{r7, pc}
 8004280:	48000400 	.word	0x48000400
 8004284:	2000033c 	.word	0x2000033c

08004288 <RadioEnterShutdown>:
* @brief  Puts at logic 1 the SDN pin.
* @param  None.
* @retval None.
*/
void RadioEnterShutdown(void)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	af00      	add	r7, sp, #0
  /* Puts high the GPIO connected to shutdown pin */
  HAL_GPIO_WritePin(RADIO_SDN_PORT, RADIO_SDN_PIN, GPIO_PIN_SET);
 800428c:	2201      	movs	r2, #1
 800428e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004292:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004296:	f000 fb03 	bl	80048a0 <HAL_GPIO_WritePin>
}
 800429a:	bf00      	nop
 800429c:	bd80      	pop	{r7, pc}

0800429e <RadioExitShutdown>:
* @brief  Put at logic 0 the SDN pin.
* @param  None.
* @retval None.
*/
void RadioExitShutdown(void)
{
 800429e:	b580      	push	{r7, lr}
 80042a0:	af00      	add	r7, sp, #0
  /* Puts low the GPIO connected to shutdown pin */
  HAL_GPIO_WritePin(RADIO_SDN_PORT, RADIO_SDN_PIN, GPIO_PIN_RESET);
 80042a2:	2200      	movs	r2, #0
 80042a4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80042a8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80042ac:	f000 faf8 	bl	80048a0 <HAL_GPIO_WritePin>

  /* Delay to allow the circuit POR, about 700 us */
  //for(volatile uint32_t i=0;i<0x1E00;i++);
//  HAL_Delay(1); // 1ms (Note: Table 20 of SPIRIT1 datasheet specifies ~650 us)
}
 80042b0:	bf00      	nop
 80042b2:	bd80      	pop	{r7, pc}

080042b4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b082      	sub	sp, #8
 80042b8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80042ba:	2300      	movs	r3, #0
 80042bc:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80042be:	2003      	movs	r0, #3
 80042c0:	f000 f901 	bl	80044c6 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80042c4:	200f      	movs	r0, #15
 80042c6:	f7fd fb4f 	bl	8001968 <HAL_InitTick>
 80042ca:	4603      	mov	r3, r0
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d002      	beq.n	80042d6 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80042d0:	2301      	movs	r3, #1
 80042d2:	71fb      	strb	r3, [r7, #7]
 80042d4:	e001      	b.n	80042da <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80042d6:	f7fd fb1f 	bl	8001918 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80042da:	79fb      	ldrb	r3, [r7, #7]
}
 80042dc:	4618      	mov	r0, r3
 80042de:	3708      	adds	r7, #8
 80042e0:	46bd      	mov	sp, r7
 80042e2:	bd80      	pop	{r7, pc}

080042e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80042e4:	b480      	push	{r7}
 80042e6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80042e8:	4b06      	ldr	r3, [pc, #24]	; (8004304 <HAL_IncTick+0x20>)
 80042ea:	781b      	ldrb	r3, [r3, #0]
 80042ec:	461a      	mov	r2, r3
 80042ee:	4b06      	ldr	r3, [pc, #24]	; (8004308 <HAL_IncTick+0x24>)
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	4413      	add	r3, r2
 80042f4:	4a04      	ldr	r2, [pc, #16]	; (8004308 <HAL_IncTick+0x24>)
 80042f6:	6013      	str	r3, [r2, #0]
}
 80042f8:	bf00      	nop
 80042fa:	46bd      	mov	sp, r7
 80042fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004300:	4770      	bx	lr
 8004302:	bf00      	nop
 8004304:	20000344 	.word	0x20000344
 8004308:	20002518 	.word	0x20002518

0800430c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800430c:	b480      	push	{r7}
 800430e:	af00      	add	r7, sp, #0
  return uwTick;
 8004310:	4b03      	ldr	r3, [pc, #12]	; (8004320 <HAL_GetTick+0x14>)
 8004312:	681b      	ldr	r3, [r3, #0]
}
 8004314:	4618      	mov	r0, r3
 8004316:	46bd      	mov	sp, r7
 8004318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431c:	4770      	bx	lr
 800431e:	bf00      	nop
 8004320:	20002518 	.word	0x20002518

08004324 <__NVIC_SetPriorityGrouping>:
{
 8004324:	b480      	push	{r7}
 8004326:	b085      	sub	sp, #20
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	f003 0307 	and.w	r3, r3, #7
 8004332:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004334:	4b0c      	ldr	r3, [pc, #48]	; (8004368 <__NVIC_SetPriorityGrouping+0x44>)
 8004336:	68db      	ldr	r3, [r3, #12]
 8004338:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800433a:	68ba      	ldr	r2, [r7, #8]
 800433c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004340:	4013      	ands	r3, r2
 8004342:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004348:	68bb      	ldr	r3, [r7, #8]
 800434a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800434c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004350:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004354:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004356:	4a04      	ldr	r2, [pc, #16]	; (8004368 <__NVIC_SetPriorityGrouping+0x44>)
 8004358:	68bb      	ldr	r3, [r7, #8]
 800435a:	60d3      	str	r3, [r2, #12]
}
 800435c:	bf00      	nop
 800435e:	3714      	adds	r7, #20
 8004360:	46bd      	mov	sp, r7
 8004362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004366:	4770      	bx	lr
 8004368:	e000ed00 	.word	0xe000ed00

0800436c <__NVIC_GetPriorityGrouping>:
{
 800436c:	b480      	push	{r7}
 800436e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004370:	4b04      	ldr	r3, [pc, #16]	; (8004384 <__NVIC_GetPriorityGrouping+0x18>)
 8004372:	68db      	ldr	r3, [r3, #12]
 8004374:	0a1b      	lsrs	r3, r3, #8
 8004376:	f003 0307 	and.w	r3, r3, #7
}
 800437a:	4618      	mov	r0, r3
 800437c:	46bd      	mov	sp, r7
 800437e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004382:	4770      	bx	lr
 8004384:	e000ed00 	.word	0xe000ed00

08004388 <__NVIC_EnableIRQ>:
{
 8004388:	b480      	push	{r7}
 800438a:	b083      	sub	sp, #12
 800438c:	af00      	add	r7, sp, #0
 800438e:	4603      	mov	r3, r0
 8004390:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004392:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004396:	2b00      	cmp	r3, #0
 8004398:	db0b      	blt.n	80043b2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800439a:	79fb      	ldrb	r3, [r7, #7]
 800439c:	f003 021f 	and.w	r2, r3, #31
 80043a0:	4907      	ldr	r1, [pc, #28]	; (80043c0 <__NVIC_EnableIRQ+0x38>)
 80043a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043a6:	095b      	lsrs	r3, r3, #5
 80043a8:	2001      	movs	r0, #1
 80043aa:	fa00 f202 	lsl.w	r2, r0, r2
 80043ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80043b2:	bf00      	nop
 80043b4:	370c      	adds	r7, #12
 80043b6:	46bd      	mov	sp, r7
 80043b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043bc:	4770      	bx	lr
 80043be:	bf00      	nop
 80043c0:	e000e100 	.word	0xe000e100

080043c4 <__NVIC_DisableIRQ>:
{
 80043c4:	b480      	push	{r7}
 80043c6:	b083      	sub	sp, #12
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	4603      	mov	r3, r0
 80043cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80043ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	db12      	blt.n	80043fc <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80043d6:	79fb      	ldrb	r3, [r7, #7]
 80043d8:	f003 021f 	and.w	r2, r3, #31
 80043dc:	490a      	ldr	r1, [pc, #40]	; (8004408 <__NVIC_DisableIRQ+0x44>)
 80043de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043e2:	095b      	lsrs	r3, r3, #5
 80043e4:	2001      	movs	r0, #1
 80043e6:	fa00 f202 	lsl.w	r2, r0, r2
 80043ea:	3320      	adds	r3, #32
 80043ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80043f0:	f3bf 8f4f 	dsb	sy
}
 80043f4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80043f6:	f3bf 8f6f 	isb	sy
}
 80043fa:	bf00      	nop
}
 80043fc:	bf00      	nop
 80043fe:	370c      	adds	r7, #12
 8004400:	46bd      	mov	sp, r7
 8004402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004406:	4770      	bx	lr
 8004408:	e000e100 	.word	0xe000e100

0800440c <__NVIC_SetPriority>:
{
 800440c:	b480      	push	{r7}
 800440e:	b083      	sub	sp, #12
 8004410:	af00      	add	r7, sp, #0
 8004412:	4603      	mov	r3, r0
 8004414:	6039      	str	r1, [r7, #0]
 8004416:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004418:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800441c:	2b00      	cmp	r3, #0
 800441e:	db0a      	blt.n	8004436 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	b2da      	uxtb	r2, r3
 8004424:	490c      	ldr	r1, [pc, #48]	; (8004458 <__NVIC_SetPriority+0x4c>)
 8004426:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800442a:	0112      	lsls	r2, r2, #4
 800442c:	b2d2      	uxtb	r2, r2
 800442e:	440b      	add	r3, r1
 8004430:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004434:	e00a      	b.n	800444c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	b2da      	uxtb	r2, r3
 800443a:	4908      	ldr	r1, [pc, #32]	; (800445c <__NVIC_SetPriority+0x50>)
 800443c:	79fb      	ldrb	r3, [r7, #7]
 800443e:	f003 030f 	and.w	r3, r3, #15
 8004442:	3b04      	subs	r3, #4
 8004444:	0112      	lsls	r2, r2, #4
 8004446:	b2d2      	uxtb	r2, r2
 8004448:	440b      	add	r3, r1
 800444a:	761a      	strb	r2, [r3, #24]
}
 800444c:	bf00      	nop
 800444e:	370c      	adds	r7, #12
 8004450:	46bd      	mov	sp, r7
 8004452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004456:	4770      	bx	lr
 8004458:	e000e100 	.word	0xe000e100
 800445c:	e000ed00 	.word	0xe000ed00

08004460 <NVIC_EncodePriority>:
{
 8004460:	b480      	push	{r7}
 8004462:	b089      	sub	sp, #36	; 0x24
 8004464:	af00      	add	r7, sp, #0
 8004466:	60f8      	str	r0, [r7, #12]
 8004468:	60b9      	str	r1, [r7, #8]
 800446a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	f003 0307 	and.w	r3, r3, #7
 8004472:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004474:	69fb      	ldr	r3, [r7, #28]
 8004476:	f1c3 0307 	rsb	r3, r3, #7
 800447a:	2b04      	cmp	r3, #4
 800447c:	bf28      	it	cs
 800447e:	2304      	movcs	r3, #4
 8004480:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004482:	69fb      	ldr	r3, [r7, #28]
 8004484:	3304      	adds	r3, #4
 8004486:	2b06      	cmp	r3, #6
 8004488:	d902      	bls.n	8004490 <NVIC_EncodePriority+0x30>
 800448a:	69fb      	ldr	r3, [r7, #28]
 800448c:	3b03      	subs	r3, #3
 800448e:	e000      	b.n	8004492 <NVIC_EncodePriority+0x32>
 8004490:	2300      	movs	r3, #0
 8004492:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004494:	f04f 32ff 	mov.w	r2, #4294967295
 8004498:	69bb      	ldr	r3, [r7, #24]
 800449a:	fa02 f303 	lsl.w	r3, r2, r3
 800449e:	43da      	mvns	r2, r3
 80044a0:	68bb      	ldr	r3, [r7, #8]
 80044a2:	401a      	ands	r2, r3
 80044a4:	697b      	ldr	r3, [r7, #20]
 80044a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80044a8:	f04f 31ff 	mov.w	r1, #4294967295
 80044ac:	697b      	ldr	r3, [r7, #20]
 80044ae:	fa01 f303 	lsl.w	r3, r1, r3
 80044b2:	43d9      	mvns	r1, r3
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80044b8:	4313      	orrs	r3, r2
}
 80044ba:	4618      	mov	r0, r3
 80044bc:	3724      	adds	r7, #36	; 0x24
 80044be:	46bd      	mov	sp, r7
 80044c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c4:	4770      	bx	lr

080044c6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80044c6:	b580      	push	{r7, lr}
 80044c8:	b082      	sub	sp, #8
 80044ca:	af00      	add	r7, sp, #0
 80044cc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80044ce:	6878      	ldr	r0, [r7, #4]
 80044d0:	f7ff ff28 	bl	8004324 <__NVIC_SetPriorityGrouping>
}
 80044d4:	bf00      	nop
 80044d6:	3708      	adds	r7, #8
 80044d8:	46bd      	mov	sp, r7
 80044da:	bd80      	pop	{r7, pc}

080044dc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b086      	sub	sp, #24
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	4603      	mov	r3, r0
 80044e4:	60b9      	str	r1, [r7, #8]
 80044e6:	607a      	str	r2, [r7, #4]
 80044e8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80044ea:	2300      	movs	r3, #0
 80044ec:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80044ee:	f7ff ff3d 	bl	800436c <__NVIC_GetPriorityGrouping>
 80044f2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80044f4:	687a      	ldr	r2, [r7, #4]
 80044f6:	68b9      	ldr	r1, [r7, #8]
 80044f8:	6978      	ldr	r0, [r7, #20]
 80044fa:	f7ff ffb1 	bl	8004460 <NVIC_EncodePriority>
 80044fe:	4602      	mov	r2, r0
 8004500:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004504:	4611      	mov	r1, r2
 8004506:	4618      	mov	r0, r3
 8004508:	f7ff ff80 	bl	800440c <__NVIC_SetPriority>
}
 800450c:	bf00      	nop
 800450e:	3718      	adds	r7, #24
 8004510:	46bd      	mov	sp, r7
 8004512:	bd80      	pop	{r7, pc}

08004514 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	b082      	sub	sp, #8
 8004518:	af00      	add	r7, sp, #0
 800451a:	4603      	mov	r3, r0
 800451c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800451e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004522:	4618      	mov	r0, r3
 8004524:	f7ff ff30 	bl	8004388 <__NVIC_EnableIRQ>
}
 8004528:	bf00      	nop
 800452a:	3708      	adds	r7, #8
 800452c:	46bd      	mov	sp, r7
 800452e:	bd80      	pop	{r7, pc}

08004530 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	b082      	sub	sp, #8
 8004534:	af00      	add	r7, sp, #0
 8004536:	4603      	mov	r3, r0
 8004538:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800453a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800453e:	4618      	mov	r0, r3
 8004540:	f7ff ff40 	bl	80043c4 <__NVIC_DisableIRQ>
}
 8004544:	bf00      	nop
 8004546:	3708      	adds	r7, #8
 8004548:	46bd      	mov	sp, r7
 800454a:	bd80      	pop	{r7, pc}

0800454c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800454c:	b480      	push	{r7}
 800454e:	b087      	sub	sp, #28
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
 8004554:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004556:	2300      	movs	r3, #0
 8004558:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800455a:	e17f      	b.n	800485c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	681a      	ldr	r2, [r3, #0]
 8004560:	2101      	movs	r1, #1
 8004562:	697b      	ldr	r3, [r7, #20]
 8004564:	fa01 f303 	lsl.w	r3, r1, r3
 8004568:	4013      	ands	r3, r2
 800456a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	2b00      	cmp	r3, #0
 8004570:	f000 8171 	beq.w	8004856 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	685b      	ldr	r3, [r3, #4]
 8004578:	f003 0303 	and.w	r3, r3, #3
 800457c:	2b01      	cmp	r3, #1
 800457e:	d005      	beq.n	800458c <HAL_GPIO_Init+0x40>
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	685b      	ldr	r3, [r3, #4]
 8004584:	f003 0303 	and.w	r3, r3, #3
 8004588:	2b02      	cmp	r3, #2
 800458a:	d130      	bne.n	80045ee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	689b      	ldr	r3, [r3, #8]
 8004590:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004592:	697b      	ldr	r3, [r7, #20]
 8004594:	005b      	lsls	r3, r3, #1
 8004596:	2203      	movs	r2, #3
 8004598:	fa02 f303 	lsl.w	r3, r2, r3
 800459c:	43db      	mvns	r3, r3
 800459e:	693a      	ldr	r2, [r7, #16]
 80045a0:	4013      	ands	r3, r2
 80045a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	68da      	ldr	r2, [r3, #12]
 80045a8:	697b      	ldr	r3, [r7, #20]
 80045aa:	005b      	lsls	r3, r3, #1
 80045ac:	fa02 f303 	lsl.w	r3, r2, r3
 80045b0:	693a      	ldr	r2, [r7, #16]
 80045b2:	4313      	orrs	r3, r2
 80045b4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	693a      	ldr	r2, [r7, #16]
 80045ba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	685b      	ldr	r3, [r3, #4]
 80045c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80045c2:	2201      	movs	r2, #1
 80045c4:	697b      	ldr	r3, [r7, #20]
 80045c6:	fa02 f303 	lsl.w	r3, r2, r3
 80045ca:	43db      	mvns	r3, r3
 80045cc:	693a      	ldr	r2, [r7, #16]
 80045ce:	4013      	ands	r3, r2
 80045d0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	685b      	ldr	r3, [r3, #4]
 80045d6:	091b      	lsrs	r3, r3, #4
 80045d8:	f003 0201 	and.w	r2, r3, #1
 80045dc:	697b      	ldr	r3, [r7, #20]
 80045de:	fa02 f303 	lsl.w	r3, r2, r3
 80045e2:	693a      	ldr	r2, [r7, #16]
 80045e4:	4313      	orrs	r3, r2
 80045e6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	693a      	ldr	r2, [r7, #16]
 80045ec:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	685b      	ldr	r3, [r3, #4]
 80045f2:	f003 0303 	and.w	r3, r3, #3
 80045f6:	2b03      	cmp	r3, #3
 80045f8:	d118      	bne.n	800462c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045fe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8004600:	2201      	movs	r2, #1
 8004602:	697b      	ldr	r3, [r7, #20]
 8004604:	fa02 f303 	lsl.w	r3, r2, r3
 8004608:	43db      	mvns	r3, r3
 800460a:	693a      	ldr	r2, [r7, #16]
 800460c:	4013      	ands	r3, r2
 800460e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	08db      	lsrs	r3, r3, #3
 8004616:	f003 0201 	and.w	r2, r3, #1
 800461a:	697b      	ldr	r3, [r7, #20]
 800461c:	fa02 f303 	lsl.w	r3, r2, r3
 8004620:	693a      	ldr	r2, [r7, #16]
 8004622:	4313      	orrs	r3, r2
 8004624:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	693a      	ldr	r2, [r7, #16]
 800462a:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800462c:	683b      	ldr	r3, [r7, #0]
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	f003 0303 	and.w	r3, r3, #3
 8004634:	2b03      	cmp	r3, #3
 8004636:	d017      	beq.n	8004668 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	68db      	ldr	r3, [r3, #12]
 800463c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800463e:	697b      	ldr	r3, [r7, #20]
 8004640:	005b      	lsls	r3, r3, #1
 8004642:	2203      	movs	r2, #3
 8004644:	fa02 f303 	lsl.w	r3, r2, r3
 8004648:	43db      	mvns	r3, r3
 800464a:	693a      	ldr	r2, [r7, #16]
 800464c:	4013      	ands	r3, r2
 800464e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	689a      	ldr	r2, [r3, #8]
 8004654:	697b      	ldr	r3, [r7, #20]
 8004656:	005b      	lsls	r3, r3, #1
 8004658:	fa02 f303 	lsl.w	r3, r2, r3
 800465c:	693a      	ldr	r2, [r7, #16]
 800465e:	4313      	orrs	r3, r2
 8004660:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	693a      	ldr	r2, [r7, #16]
 8004666:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	685b      	ldr	r3, [r3, #4]
 800466c:	f003 0303 	and.w	r3, r3, #3
 8004670:	2b02      	cmp	r3, #2
 8004672:	d123      	bne.n	80046bc <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004674:	697b      	ldr	r3, [r7, #20]
 8004676:	08da      	lsrs	r2, r3, #3
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	3208      	adds	r2, #8
 800467c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004680:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004682:	697b      	ldr	r3, [r7, #20]
 8004684:	f003 0307 	and.w	r3, r3, #7
 8004688:	009b      	lsls	r3, r3, #2
 800468a:	220f      	movs	r2, #15
 800468c:	fa02 f303 	lsl.w	r3, r2, r3
 8004690:	43db      	mvns	r3, r3
 8004692:	693a      	ldr	r2, [r7, #16]
 8004694:	4013      	ands	r3, r2
 8004696:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004698:	683b      	ldr	r3, [r7, #0]
 800469a:	691a      	ldr	r2, [r3, #16]
 800469c:	697b      	ldr	r3, [r7, #20]
 800469e:	f003 0307 	and.w	r3, r3, #7
 80046a2:	009b      	lsls	r3, r3, #2
 80046a4:	fa02 f303 	lsl.w	r3, r2, r3
 80046a8:	693a      	ldr	r2, [r7, #16]
 80046aa:	4313      	orrs	r3, r2
 80046ac:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80046ae:	697b      	ldr	r3, [r7, #20]
 80046b0:	08da      	lsrs	r2, r3, #3
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	3208      	adds	r2, #8
 80046b6:	6939      	ldr	r1, [r7, #16]
 80046b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80046c2:	697b      	ldr	r3, [r7, #20]
 80046c4:	005b      	lsls	r3, r3, #1
 80046c6:	2203      	movs	r2, #3
 80046c8:	fa02 f303 	lsl.w	r3, r2, r3
 80046cc:	43db      	mvns	r3, r3
 80046ce:	693a      	ldr	r2, [r7, #16]
 80046d0:	4013      	ands	r3, r2
 80046d2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	f003 0203 	and.w	r2, r3, #3
 80046dc:	697b      	ldr	r3, [r7, #20]
 80046de:	005b      	lsls	r3, r3, #1
 80046e0:	fa02 f303 	lsl.w	r3, r2, r3
 80046e4:	693a      	ldr	r2, [r7, #16]
 80046e6:	4313      	orrs	r3, r2
 80046e8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	693a      	ldr	r2, [r7, #16]
 80046ee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	685b      	ldr	r3, [r3, #4]
 80046f4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	f000 80ac 	beq.w	8004856 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80046fe:	4b5f      	ldr	r3, [pc, #380]	; (800487c <HAL_GPIO_Init+0x330>)
 8004700:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004702:	4a5e      	ldr	r2, [pc, #376]	; (800487c <HAL_GPIO_Init+0x330>)
 8004704:	f043 0301 	orr.w	r3, r3, #1
 8004708:	6613      	str	r3, [r2, #96]	; 0x60
 800470a:	4b5c      	ldr	r3, [pc, #368]	; (800487c <HAL_GPIO_Init+0x330>)
 800470c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800470e:	f003 0301 	and.w	r3, r3, #1
 8004712:	60bb      	str	r3, [r7, #8]
 8004714:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004716:	4a5a      	ldr	r2, [pc, #360]	; (8004880 <HAL_GPIO_Init+0x334>)
 8004718:	697b      	ldr	r3, [r7, #20]
 800471a:	089b      	lsrs	r3, r3, #2
 800471c:	3302      	adds	r3, #2
 800471e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004722:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004724:	697b      	ldr	r3, [r7, #20]
 8004726:	f003 0303 	and.w	r3, r3, #3
 800472a:	009b      	lsls	r3, r3, #2
 800472c:	220f      	movs	r2, #15
 800472e:	fa02 f303 	lsl.w	r3, r2, r3
 8004732:	43db      	mvns	r3, r3
 8004734:	693a      	ldr	r2, [r7, #16]
 8004736:	4013      	ands	r3, r2
 8004738:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004740:	d025      	beq.n	800478e <HAL_GPIO_Init+0x242>
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	4a4f      	ldr	r2, [pc, #316]	; (8004884 <HAL_GPIO_Init+0x338>)
 8004746:	4293      	cmp	r3, r2
 8004748:	d01f      	beq.n	800478a <HAL_GPIO_Init+0x23e>
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	4a4e      	ldr	r2, [pc, #312]	; (8004888 <HAL_GPIO_Init+0x33c>)
 800474e:	4293      	cmp	r3, r2
 8004750:	d019      	beq.n	8004786 <HAL_GPIO_Init+0x23a>
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	4a4d      	ldr	r2, [pc, #308]	; (800488c <HAL_GPIO_Init+0x340>)
 8004756:	4293      	cmp	r3, r2
 8004758:	d013      	beq.n	8004782 <HAL_GPIO_Init+0x236>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	4a4c      	ldr	r2, [pc, #304]	; (8004890 <HAL_GPIO_Init+0x344>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d00d      	beq.n	800477e <HAL_GPIO_Init+0x232>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	4a4b      	ldr	r2, [pc, #300]	; (8004894 <HAL_GPIO_Init+0x348>)
 8004766:	4293      	cmp	r3, r2
 8004768:	d007      	beq.n	800477a <HAL_GPIO_Init+0x22e>
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	4a4a      	ldr	r2, [pc, #296]	; (8004898 <HAL_GPIO_Init+0x34c>)
 800476e:	4293      	cmp	r3, r2
 8004770:	d101      	bne.n	8004776 <HAL_GPIO_Init+0x22a>
 8004772:	2306      	movs	r3, #6
 8004774:	e00c      	b.n	8004790 <HAL_GPIO_Init+0x244>
 8004776:	2307      	movs	r3, #7
 8004778:	e00a      	b.n	8004790 <HAL_GPIO_Init+0x244>
 800477a:	2305      	movs	r3, #5
 800477c:	e008      	b.n	8004790 <HAL_GPIO_Init+0x244>
 800477e:	2304      	movs	r3, #4
 8004780:	e006      	b.n	8004790 <HAL_GPIO_Init+0x244>
 8004782:	2303      	movs	r3, #3
 8004784:	e004      	b.n	8004790 <HAL_GPIO_Init+0x244>
 8004786:	2302      	movs	r3, #2
 8004788:	e002      	b.n	8004790 <HAL_GPIO_Init+0x244>
 800478a:	2301      	movs	r3, #1
 800478c:	e000      	b.n	8004790 <HAL_GPIO_Init+0x244>
 800478e:	2300      	movs	r3, #0
 8004790:	697a      	ldr	r2, [r7, #20]
 8004792:	f002 0203 	and.w	r2, r2, #3
 8004796:	0092      	lsls	r2, r2, #2
 8004798:	4093      	lsls	r3, r2
 800479a:	693a      	ldr	r2, [r7, #16]
 800479c:	4313      	orrs	r3, r2
 800479e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80047a0:	4937      	ldr	r1, [pc, #220]	; (8004880 <HAL_GPIO_Init+0x334>)
 80047a2:	697b      	ldr	r3, [r7, #20]
 80047a4:	089b      	lsrs	r3, r3, #2
 80047a6:	3302      	adds	r3, #2
 80047a8:	693a      	ldr	r2, [r7, #16]
 80047aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80047ae:	4b3b      	ldr	r3, [pc, #236]	; (800489c <HAL_GPIO_Init+0x350>)
 80047b0:	689b      	ldr	r3, [r3, #8]
 80047b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	43db      	mvns	r3, r3
 80047b8:	693a      	ldr	r2, [r7, #16]
 80047ba:	4013      	ands	r3, r2
 80047bc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d003      	beq.n	80047d2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80047ca:	693a      	ldr	r2, [r7, #16]
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	4313      	orrs	r3, r2
 80047d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80047d2:	4a32      	ldr	r2, [pc, #200]	; (800489c <HAL_GPIO_Init+0x350>)
 80047d4:	693b      	ldr	r3, [r7, #16]
 80047d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80047d8:	4b30      	ldr	r3, [pc, #192]	; (800489c <HAL_GPIO_Init+0x350>)
 80047da:	68db      	ldr	r3, [r3, #12]
 80047dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	43db      	mvns	r3, r3
 80047e2:	693a      	ldr	r2, [r7, #16]
 80047e4:	4013      	ands	r3, r2
 80047e6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	685b      	ldr	r3, [r3, #4]
 80047ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d003      	beq.n	80047fc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80047f4:	693a      	ldr	r2, [r7, #16]
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	4313      	orrs	r3, r2
 80047fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80047fc:	4a27      	ldr	r2, [pc, #156]	; (800489c <HAL_GPIO_Init+0x350>)
 80047fe:	693b      	ldr	r3, [r7, #16]
 8004800:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004802:	4b26      	ldr	r3, [pc, #152]	; (800489c <HAL_GPIO_Init+0x350>)
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	43db      	mvns	r3, r3
 800480c:	693a      	ldr	r2, [r7, #16]
 800480e:	4013      	ands	r3, r2
 8004810:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	685b      	ldr	r3, [r3, #4]
 8004816:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800481a:	2b00      	cmp	r3, #0
 800481c:	d003      	beq.n	8004826 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800481e:	693a      	ldr	r2, [r7, #16]
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	4313      	orrs	r3, r2
 8004824:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004826:	4a1d      	ldr	r2, [pc, #116]	; (800489c <HAL_GPIO_Init+0x350>)
 8004828:	693b      	ldr	r3, [r7, #16]
 800482a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800482c:	4b1b      	ldr	r3, [pc, #108]	; (800489c <HAL_GPIO_Init+0x350>)
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	43db      	mvns	r3, r3
 8004836:	693a      	ldr	r2, [r7, #16]
 8004838:	4013      	ands	r3, r2
 800483a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	685b      	ldr	r3, [r3, #4]
 8004840:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004844:	2b00      	cmp	r3, #0
 8004846:	d003      	beq.n	8004850 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8004848:	693a      	ldr	r2, [r7, #16]
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	4313      	orrs	r3, r2
 800484e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004850:	4a12      	ldr	r2, [pc, #72]	; (800489c <HAL_GPIO_Init+0x350>)
 8004852:	693b      	ldr	r3, [r7, #16]
 8004854:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004856:	697b      	ldr	r3, [r7, #20]
 8004858:	3301      	adds	r3, #1
 800485a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	681a      	ldr	r2, [r3, #0]
 8004860:	697b      	ldr	r3, [r7, #20]
 8004862:	fa22 f303 	lsr.w	r3, r2, r3
 8004866:	2b00      	cmp	r3, #0
 8004868:	f47f ae78 	bne.w	800455c <HAL_GPIO_Init+0x10>
  }
}
 800486c:	bf00      	nop
 800486e:	bf00      	nop
 8004870:	371c      	adds	r7, #28
 8004872:	46bd      	mov	sp, r7
 8004874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004878:	4770      	bx	lr
 800487a:	bf00      	nop
 800487c:	40021000 	.word	0x40021000
 8004880:	40010000 	.word	0x40010000
 8004884:	48000400 	.word	0x48000400
 8004888:	48000800 	.word	0x48000800
 800488c:	48000c00 	.word	0x48000c00
 8004890:	48001000 	.word	0x48001000
 8004894:	48001400 	.word	0x48001400
 8004898:	48001800 	.word	0x48001800
 800489c:	40010400 	.word	0x40010400

080048a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80048a0:	b480      	push	{r7}
 80048a2:	b083      	sub	sp, #12
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
 80048a8:	460b      	mov	r3, r1
 80048aa:	807b      	strh	r3, [r7, #2]
 80048ac:	4613      	mov	r3, r2
 80048ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80048b0:	787b      	ldrb	r3, [r7, #1]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d003      	beq.n	80048be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80048b6:	887a      	ldrh	r2, [r7, #2]
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80048bc:	e002      	b.n	80048c4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80048be:	887a      	ldrh	r2, [r7, #2]
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80048c4:	bf00      	nop
 80048c6:	370c      	adds	r7, #12
 80048c8:	46bd      	mov	sp, r7
 80048ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ce:	4770      	bx	lr

080048d0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b082      	sub	sp, #8
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	4603      	mov	r3, r0
 80048d8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80048da:	4b08      	ldr	r3, [pc, #32]	; (80048fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80048dc:	695a      	ldr	r2, [r3, #20]
 80048de:	88fb      	ldrh	r3, [r7, #6]
 80048e0:	4013      	ands	r3, r2
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d006      	beq.n	80048f4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80048e6:	4a05      	ldr	r2, [pc, #20]	; (80048fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80048e8:	88fb      	ldrh	r3, [r7, #6]
 80048ea:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80048ec:	88fb      	ldrh	r3, [r7, #6]
 80048ee:	4618      	mov	r0, r3
 80048f0:	f7fc fbbe 	bl	8001070 <HAL_GPIO_EXTI_Callback>
  }
}
 80048f4:	bf00      	nop
 80048f6:	3708      	adds	r7, #8
 80048f8:	46bd      	mov	sp, r7
 80048fa:	bd80      	pop	{r7, pc}
 80048fc:	40010400 	.word	0x40010400

08004900 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004900:	b480      	push	{r7}
 8004902:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004904:	4b04      	ldr	r3, [pc, #16]	; (8004918 <HAL_PWREx_GetVoltageRange+0x18>)
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800490c:	4618      	mov	r0, r3
 800490e:	46bd      	mov	sp, r7
 8004910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004914:	4770      	bx	lr
 8004916:	bf00      	nop
 8004918:	40007000 	.word	0x40007000

0800491c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800491c:	b480      	push	{r7}
 800491e:	b085      	sub	sp, #20
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800492a:	d130      	bne.n	800498e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800492c:	4b23      	ldr	r3, [pc, #140]	; (80049bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004934:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004938:	d038      	beq.n	80049ac <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800493a:	4b20      	ldr	r3, [pc, #128]	; (80049bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004942:	4a1e      	ldr	r2, [pc, #120]	; (80049bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004944:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004948:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800494a:	4b1d      	ldr	r3, [pc, #116]	; (80049c0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	2232      	movs	r2, #50	; 0x32
 8004950:	fb02 f303 	mul.w	r3, r2, r3
 8004954:	4a1b      	ldr	r2, [pc, #108]	; (80049c4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004956:	fba2 2303 	umull	r2, r3, r2, r3
 800495a:	0c9b      	lsrs	r3, r3, #18
 800495c:	3301      	adds	r3, #1
 800495e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004960:	e002      	b.n	8004968 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	3b01      	subs	r3, #1
 8004966:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004968:	4b14      	ldr	r3, [pc, #80]	; (80049bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800496a:	695b      	ldr	r3, [r3, #20]
 800496c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004970:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004974:	d102      	bne.n	800497c <HAL_PWREx_ControlVoltageScaling+0x60>
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	2b00      	cmp	r3, #0
 800497a:	d1f2      	bne.n	8004962 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800497c:	4b0f      	ldr	r3, [pc, #60]	; (80049bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800497e:	695b      	ldr	r3, [r3, #20]
 8004980:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004984:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004988:	d110      	bne.n	80049ac <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800498a:	2303      	movs	r3, #3
 800498c:	e00f      	b.n	80049ae <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800498e:	4b0b      	ldr	r3, [pc, #44]	; (80049bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004996:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800499a:	d007      	beq.n	80049ac <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800499c:	4b07      	ldr	r3, [pc, #28]	; (80049bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80049a4:	4a05      	ldr	r2, [pc, #20]	; (80049bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80049a6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80049aa:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80049ac:	2300      	movs	r3, #0
}
 80049ae:	4618      	mov	r0, r3
 80049b0:	3714      	adds	r7, #20
 80049b2:	46bd      	mov	sp, r7
 80049b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b8:	4770      	bx	lr
 80049ba:	bf00      	nop
 80049bc:	40007000 	.word	0x40007000
 80049c0:	20000334 	.word	0x20000334
 80049c4:	431bde83 	.word	0x431bde83

080049c8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80049c8:	b580      	push	{r7, lr}
 80049ca:	b088      	sub	sp, #32
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d101      	bne.n	80049da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80049d6:	2301      	movs	r3, #1
 80049d8:	e3ca      	b.n	8005170 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80049da:	4b97      	ldr	r3, [pc, #604]	; (8004c38 <HAL_RCC_OscConfig+0x270>)
 80049dc:	689b      	ldr	r3, [r3, #8]
 80049de:	f003 030c 	and.w	r3, r3, #12
 80049e2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80049e4:	4b94      	ldr	r3, [pc, #592]	; (8004c38 <HAL_RCC_OscConfig+0x270>)
 80049e6:	68db      	ldr	r3, [r3, #12]
 80049e8:	f003 0303 	and.w	r3, r3, #3
 80049ec:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f003 0310 	and.w	r3, r3, #16
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	f000 80e4 	beq.w	8004bc4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80049fc:	69bb      	ldr	r3, [r7, #24]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d007      	beq.n	8004a12 <HAL_RCC_OscConfig+0x4a>
 8004a02:	69bb      	ldr	r3, [r7, #24]
 8004a04:	2b0c      	cmp	r3, #12
 8004a06:	f040 808b 	bne.w	8004b20 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004a0a:	697b      	ldr	r3, [r7, #20]
 8004a0c:	2b01      	cmp	r3, #1
 8004a0e:	f040 8087 	bne.w	8004b20 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004a12:	4b89      	ldr	r3, [pc, #548]	; (8004c38 <HAL_RCC_OscConfig+0x270>)
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f003 0302 	and.w	r3, r3, #2
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d005      	beq.n	8004a2a <HAL_RCC_OscConfig+0x62>
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	699b      	ldr	r3, [r3, #24]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d101      	bne.n	8004a2a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8004a26:	2301      	movs	r3, #1
 8004a28:	e3a2      	b.n	8005170 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6a1a      	ldr	r2, [r3, #32]
 8004a2e:	4b82      	ldr	r3, [pc, #520]	; (8004c38 <HAL_RCC_OscConfig+0x270>)
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f003 0308 	and.w	r3, r3, #8
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d004      	beq.n	8004a44 <HAL_RCC_OscConfig+0x7c>
 8004a3a:	4b7f      	ldr	r3, [pc, #508]	; (8004c38 <HAL_RCC_OscConfig+0x270>)
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004a42:	e005      	b.n	8004a50 <HAL_RCC_OscConfig+0x88>
 8004a44:	4b7c      	ldr	r3, [pc, #496]	; (8004c38 <HAL_RCC_OscConfig+0x270>)
 8004a46:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004a4a:	091b      	lsrs	r3, r3, #4
 8004a4c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004a50:	4293      	cmp	r3, r2
 8004a52:	d223      	bcs.n	8004a9c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	6a1b      	ldr	r3, [r3, #32]
 8004a58:	4618      	mov	r0, r3
 8004a5a:	f000 fd87 	bl	800556c <RCC_SetFlashLatencyFromMSIRange>
 8004a5e:	4603      	mov	r3, r0
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d001      	beq.n	8004a68 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8004a64:	2301      	movs	r3, #1
 8004a66:	e383      	b.n	8005170 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004a68:	4b73      	ldr	r3, [pc, #460]	; (8004c38 <HAL_RCC_OscConfig+0x270>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4a72      	ldr	r2, [pc, #456]	; (8004c38 <HAL_RCC_OscConfig+0x270>)
 8004a6e:	f043 0308 	orr.w	r3, r3, #8
 8004a72:	6013      	str	r3, [r2, #0]
 8004a74:	4b70      	ldr	r3, [pc, #448]	; (8004c38 <HAL_RCC_OscConfig+0x270>)
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6a1b      	ldr	r3, [r3, #32]
 8004a80:	496d      	ldr	r1, [pc, #436]	; (8004c38 <HAL_RCC_OscConfig+0x270>)
 8004a82:	4313      	orrs	r3, r2
 8004a84:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004a86:	4b6c      	ldr	r3, [pc, #432]	; (8004c38 <HAL_RCC_OscConfig+0x270>)
 8004a88:	685b      	ldr	r3, [r3, #4]
 8004a8a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	69db      	ldr	r3, [r3, #28]
 8004a92:	021b      	lsls	r3, r3, #8
 8004a94:	4968      	ldr	r1, [pc, #416]	; (8004c38 <HAL_RCC_OscConfig+0x270>)
 8004a96:	4313      	orrs	r3, r2
 8004a98:	604b      	str	r3, [r1, #4]
 8004a9a:	e025      	b.n	8004ae8 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004a9c:	4b66      	ldr	r3, [pc, #408]	; (8004c38 <HAL_RCC_OscConfig+0x270>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	4a65      	ldr	r2, [pc, #404]	; (8004c38 <HAL_RCC_OscConfig+0x270>)
 8004aa2:	f043 0308 	orr.w	r3, r3, #8
 8004aa6:	6013      	str	r3, [r2, #0]
 8004aa8:	4b63      	ldr	r3, [pc, #396]	; (8004c38 <HAL_RCC_OscConfig+0x270>)
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6a1b      	ldr	r3, [r3, #32]
 8004ab4:	4960      	ldr	r1, [pc, #384]	; (8004c38 <HAL_RCC_OscConfig+0x270>)
 8004ab6:	4313      	orrs	r3, r2
 8004ab8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004aba:	4b5f      	ldr	r3, [pc, #380]	; (8004c38 <HAL_RCC_OscConfig+0x270>)
 8004abc:	685b      	ldr	r3, [r3, #4]
 8004abe:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	69db      	ldr	r3, [r3, #28]
 8004ac6:	021b      	lsls	r3, r3, #8
 8004ac8:	495b      	ldr	r1, [pc, #364]	; (8004c38 <HAL_RCC_OscConfig+0x270>)
 8004aca:	4313      	orrs	r3, r2
 8004acc:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004ace:	69bb      	ldr	r3, [r7, #24]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d109      	bne.n	8004ae8 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6a1b      	ldr	r3, [r3, #32]
 8004ad8:	4618      	mov	r0, r3
 8004ada:	f000 fd47 	bl	800556c <RCC_SetFlashLatencyFromMSIRange>
 8004ade:	4603      	mov	r3, r0
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d001      	beq.n	8004ae8 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8004ae4:	2301      	movs	r3, #1
 8004ae6:	e343      	b.n	8005170 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004ae8:	f000 fc4a 	bl	8005380 <HAL_RCC_GetSysClockFreq>
 8004aec:	4602      	mov	r2, r0
 8004aee:	4b52      	ldr	r3, [pc, #328]	; (8004c38 <HAL_RCC_OscConfig+0x270>)
 8004af0:	689b      	ldr	r3, [r3, #8]
 8004af2:	091b      	lsrs	r3, r3, #4
 8004af4:	f003 030f 	and.w	r3, r3, #15
 8004af8:	4950      	ldr	r1, [pc, #320]	; (8004c3c <HAL_RCC_OscConfig+0x274>)
 8004afa:	5ccb      	ldrb	r3, [r1, r3]
 8004afc:	f003 031f 	and.w	r3, r3, #31
 8004b00:	fa22 f303 	lsr.w	r3, r2, r3
 8004b04:	4a4e      	ldr	r2, [pc, #312]	; (8004c40 <HAL_RCC_OscConfig+0x278>)
 8004b06:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004b08:	4b4e      	ldr	r3, [pc, #312]	; (8004c44 <HAL_RCC_OscConfig+0x27c>)
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	f7fc ff2b 	bl	8001968 <HAL_InitTick>
 8004b12:	4603      	mov	r3, r0
 8004b14:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004b16:	7bfb      	ldrb	r3, [r7, #15]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d052      	beq.n	8004bc2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8004b1c:	7bfb      	ldrb	r3, [r7, #15]
 8004b1e:	e327      	b.n	8005170 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	699b      	ldr	r3, [r3, #24]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d032      	beq.n	8004b8e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004b28:	4b43      	ldr	r3, [pc, #268]	; (8004c38 <HAL_RCC_OscConfig+0x270>)
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	4a42      	ldr	r2, [pc, #264]	; (8004c38 <HAL_RCC_OscConfig+0x270>)
 8004b2e:	f043 0301 	orr.w	r3, r3, #1
 8004b32:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004b34:	f7ff fbea 	bl	800430c <HAL_GetTick>
 8004b38:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004b3a:	e008      	b.n	8004b4e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004b3c:	f7ff fbe6 	bl	800430c <HAL_GetTick>
 8004b40:	4602      	mov	r2, r0
 8004b42:	693b      	ldr	r3, [r7, #16]
 8004b44:	1ad3      	subs	r3, r2, r3
 8004b46:	2b02      	cmp	r3, #2
 8004b48:	d901      	bls.n	8004b4e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8004b4a:	2303      	movs	r3, #3
 8004b4c:	e310      	b.n	8005170 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004b4e:	4b3a      	ldr	r3, [pc, #232]	; (8004c38 <HAL_RCC_OscConfig+0x270>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f003 0302 	and.w	r3, r3, #2
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d0f0      	beq.n	8004b3c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004b5a:	4b37      	ldr	r3, [pc, #220]	; (8004c38 <HAL_RCC_OscConfig+0x270>)
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	4a36      	ldr	r2, [pc, #216]	; (8004c38 <HAL_RCC_OscConfig+0x270>)
 8004b60:	f043 0308 	orr.w	r3, r3, #8
 8004b64:	6013      	str	r3, [r2, #0]
 8004b66:	4b34      	ldr	r3, [pc, #208]	; (8004c38 <HAL_RCC_OscConfig+0x270>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6a1b      	ldr	r3, [r3, #32]
 8004b72:	4931      	ldr	r1, [pc, #196]	; (8004c38 <HAL_RCC_OscConfig+0x270>)
 8004b74:	4313      	orrs	r3, r2
 8004b76:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004b78:	4b2f      	ldr	r3, [pc, #188]	; (8004c38 <HAL_RCC_OscConfig+0x270>)
 8004b7a:	685b      	ldr	r3, [r3, #4]
 8004b7c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	69db      	ldr	r3, [r3, #28]
 8004b84:	021b      	lsls	r3, r3, #8
 8004b86:	492c      	ldr	r1, [pc, #176]	; (8004c38 <HAL_RCC_OscConfig+0x270>)
 8004b88:	4313      	orrs	r3, r2
 8004b8a:	604b      	str	r3, [r1, #4]
 8004b8c:	e01a      	b.n	8004bc4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004b8e:	4b2a      	ldr	r3, [pc, #168]	; (8004c38 <HAL_RCC_OscConfig+0x270>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	4a29      	ldr	r2, [pc, #164]	; (8004c38 <HAL_RCC_OscConfig+0x270>)
 8004b94:	f023 0301 	bic.w	r3, r3, #1
 8004b98:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004b9a:	f7ff fbb7 	bl	800430c <HAL_GetTick>
 8004b9e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004ba0:	e008      	b.n	8004bb4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004ba2:	f7ff fbb3 	bl	800430c <HAL_GetTick>
 8004ba6:	4602      	mov	r2, r0
 8004ba8:	693b      	ldr	r3, [r7, #16]
 8004baa:	1ad3      	subs	r3, r2, r3
 8004bac:	2b02      	cmp	r3, #2
 8004bae:	d901      	bls.n	8004bb4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004bb0:	2303      	movs	r3, #3
 8004bb2:	e2dd      	b.n	8005170 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004bb4:	4b20      	ldr	r3, [pc, #128]	; (8004c38 <HAL_RCC_OscConfig+0x270>)
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f003 0302 	and.w	r3, r3, #2
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d1f0      	bne.n	8004ba2 <HAL_RCC_OscConfig+0x1da>
 8004bc0:	e000      	b.n	8004bc4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004bc2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f003 0301 	and.w	r3, r3, #1
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d074      	beq.n	8004cba <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004bd0:	69bb      	ldr	r3, [r7, #24]
 8004bd2:	2b08      	cmp	r3, #8
 8004bd4:	d005      	beq.n	8004be2 <HAL_RCC_OscConfig+0x21a>
 8004bd6:	69bb      	ldr	r3, [r7, #24]
 8004bd8:	2b0c      	cmp	r3, #12
 8004bda:	d10e      	bne.n	8004bfa <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004bdc:	697b      	ldr	r3, [r7, #20]
 8004bde:	2b03      	cmp	r3, #3
 8004be0:	d10b      	bne.n	8004bfa <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004be2:	4b15      	ldr	r3, [pc, #84]	; (8004c38 <HAL_RCC_OscConfig+0x270>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d064      	beq.n	8004cb8 <HAL_RCC_OscConfig+0x2f0>
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	685b      	ldr	r3, [r3, #4]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d160      	bne.n	8004cb8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004bf6:	2301      	movs	r3, #1
 8004bf8:	e2ba      	b.n	8005170 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	685b      	ldr	r3, [r3, #4]
 8004bfe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c02:	d106      	bne.n	8004c12 <HAL_RCC_OscConfig+0x24a>
 8004c04:	4b0c      	ldr	r3, [pc, #48]	; (8004c38 <HAL_RCC_OscConfig+0x270>)
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	4a0b      	ldr	r2, [pc, #44]	; (8004c38 <HAL_RCC_OscConfig+0x270>)
 8004c0a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c0e:	6013      	str	r3, [r2, #0]
 8004c10:	e026      	b.n	8004c60 <HAL_RCC_OscConfig+0x298>
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	685b      	ldr	r3, [r3, #4]
 8004c16:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004c1a:	d115      	bne.n	8004c48 <HAL_RCC_OscConfig+0x280>
 8004c1c:	4b06      	ldr	r3, [pc, #24]	; (8004c38 <HAL_RCC_OscConfig+0x270>)
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	4a05      	ldr	r2, [pc, #20]	; (8004c38 <HAL_RCC_OscConfig+0x270>)
 8004c22:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004c26:	6013      	str	r3, [r2, #0]
 8004c28:	4b03      	ldr	r3, [pc, #12]	; (8004c38 <HAL_RCC_OscConfig+0x270>)
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	4a02      	ldr	r2, [pc, #8]	; (8004c38 <HAL_RCC_OscConfig+0x270>)
 8004c2e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c32:	6013      	str	r3, [r2, #0]
 8004c34:	e014      	b.n	8004c60 <HAL_RCC_OscConfig+0x298>
 8004c36:	bf00      	nop
 8004c38:	40021000 	.word	0x40021000
 8004c3c:	0800bb44 	.word	0x0800bb44
 8004c40:	20000334 	.word	0x20000334
 8004c44:	20000340 	.word	0x20000340
 8004c48:	4ba0      	ldr	r3, [pc, #640]	; (8004ecc <HAL_RCC_OscConfig+0x504>)
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	4a9f      	ldr	r2, [pc, #636]	; (8004ecc <HAL_RCC_OscConfig+0x504>)
 8004c4e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c52:	6013      	str	r3, [r2, #0]
 8004c54:	4b9d      	ldr	r3, [pc, #628]	; (8004ecc <HAL_RCC_OscConfig+0x504>)
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	4a9c      	ldr	r2, [pc, #624]	; (8004ecc <HAL_RCC_OscConfig+0x504>)
 8004c5a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004c5e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	685b      	ldr	r3, [r3, #4]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d013      	beq.n	8004c90 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c68:	f7ff fb50 	bl	800430c <HAL_GetTick>
 8004c6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004c6e:	e008      	b.n	8004c82 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c70:	f7ff fb4c 	bl	800430c <HAL_GetTick>
 8004c74:	4602      	mov	r2, r0
 8004c76:	693b      	ldr	r3, [r7, #16]
 8004c78:	1ad3      	subs	r3, r2, r3
 8004c7a:	2b64      	cmp	r3, #100	; 0x64
 8004c7c:	d901      	bls.n	8004c82 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004c7e:	2303      	movs	r3, #3
 8004c80:	e276      	b.n	8005170 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004c82:	4b92      	ldr	r3, [pc, #584]	; (8004ecc <HAL_RCC_OscConfig+0x504>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d0f0      	beq.n	8004c70 <HAL_RCC_OscConfig+0x2a8>
 8004c8e:	e014      	b.n	8004cba <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c90:	f7ff fb3c 	bl	800430c <HAL_GetTick>
 8004c94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004c96:	e008      	b.n	8004caa <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c98:	f7ff fb38 	bl	800430c <HAL_GetTick>
 8004c9c:	4602      	mov	r2, r0
 8004c9e:	693b      	ldr	r3, [r7, #16]
 8004ca0:	1ad3      	subs	r3, r2, r3
 8004ca2:	2b64      	cmp	r3, #100	; 0x64
 8004ca4:	d901      	bls.n	8004caa <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004ca6:	2303      	movs	r3, #3
 8004ca8:	e262      	b.n	8005170 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004caa:	4b88      	ldr	r3, [pc, #544]	; (8004ecc <HAL_RCC_OscConfig+0x504>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d1f0      	bne.n	8004c98 <HAL_RCC_OscConfig+0x2d0>
 8004cb6:	e000      	b.n	8004cba <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004cb8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f003 0302 	and.w	r3, r3, #2
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d060      	beq.n	8004d88 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004cc6:	69bb      	ldr	r3, [r7, #24]
 8004cc8:	2b04      	cmp	r3, #4
 8004cca:	d005      	beq.n	8004cd8 <HAL_RCC_OscConfig+0x310>
 8004ccc:	69bb      	ldr	r3, [r7, #24]
 8004cce:	2b0c      	cmp	r3, #12
 8004cd0:	d119      	bne.n	8004d06 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004cd2:	697b      	ldr	r3, [r7, #20]
 8004cd4:	2b02      	cmp	r3, #2
 8004cd6:	d116      	bne.n	8004d06 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004cd8:	4b7c      	ldr	r3, [pc, #496]	; (8004ecc <HAL_RCC_OscConfig+0x504>)
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d005      	beq.n	8004cf0 <HAL_RCC_OscConfig+0x328>
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	68db      	ldr	r3, [r3, #12]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d101      	bne.n	8004cf0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004cec:	2301      	movs	r3, #1
 8004cee:	e23f      	b.n	8005170 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004cf0:	4b76      	ldr	r3, [pc, #472]	; (8004ecc <HAL_RCC_OscConfig+0x504>)
 8004cf2:	685b      	ldr	r3, [r3, #4]
 8004cf4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	691b      	ldr	r3, [r3, #16]
 8004cfc:	061b      	lsls	r3, r3, #24
 8004cfe:	4973      	ldr	r1, [pc, #460]	; (8004ecc <HAL_RCC_OscConfig+0x504>)
 8004d00:	4313      	orrs	r3, r2
 8004d02:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004d04:	e040      	b.n	8004d88 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	68db      	ldr	r3, [r3, #12]
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d023      	beq.n	8004d56 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004d0e:	4b6f      	ldr	r3, [pc, #444]	; (8004ecc <HAL_RCC_OscConfig+0x504>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	4a6e      	ldr	r2, [pc, #440]	; (8004ecc <HAL_RCC_OscConfig+0x504>)
 8004d14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d18:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d1a:	f7ff faf7 	bl	800430c <HAL_GetTick>
 8004d1e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004d20:	e008      	b.n	8004d34 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d22:	f7ff faf3 	bl	800430c <HAL_GetTick>
 8004d26:	4602      	mov	r2, r0
 8004d28:	693b      	ldr	r3, [r7, #16]
 8004d2a:	1ad3      	subs	r3, r2, r3
 8004d2c:	2b02      	cmp	r3, #2
 8004d2e:	d901      	bls.n	8004d34 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004d30:	2303      	movs	r3, #3
 8004d32:	e21d      	b.n	8005170 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004d34:	4b65      	ldr	r3, [pc, #404]	; (8004ecc <HAL_RCC_OscConfig+0x504>)
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d0f0      	beq.n	8004d22 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d40:	4b62      	ldr	r3, [pc, #392]	; (8004ecc <HAL_RCC_OscConfig+0x504>)
 8004d42:	685b      	ldr	r3, [r3, #4]
 8004d44:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	691b      	ldr	r3, [r3, #16]
 8004d4c:	061b      	lsls	r3, r3, #24
 8004d4e:	495f      	ldr	r1, [pc, #380]	; (8004ecc <HAL_RCC_OscConfig+0x504>)
 8004d50:	4313      	orrs	r3, r2
 8004d52:	604b      	str	r3, [r1, #4]
 8004d54:	e018      	b.n	8004d88 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004d56:	4b5d      	ldr	r3, [pc, #372]	; (8004ecc <HAL_RCC_OscConfig+0x504>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	4a5c      	ldr	r2, [pc, #368]	; (8004ecc <HAL_RCC_OscConfig+0x504>)
 8004d5c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004d60:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d62:	f7ff fad3 	bl	800430c <HAL_GetTick>
 8004d66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004d68:	e008      	b.n	8004d7c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d6a:	f7ff facf 	bl	800430c <HAL_GetTick>
 8004d6e:	4602      	mov	r2, r0
 8004d70:	693b      	ldr	r3, [r7, #16]
 8004d72:	1ad3      	subs	r3, r2, r3
 8004d74:	2b02      	cmp	r3, #2
 8004d76:	d901      	bls.n	8004d7c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004d78:	2303      	movs	r3, #3
 8004d7a:	e1f9      	b.n	8005170 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004d7c:	4b53      	ldr	r3, [pc, #332]	; (8004ecc <HAL_RCC_OscConfig+0x504>)
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d1f0      	bne.n	8004d6a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f003 0308 	and.w	r3, r3, #8
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d03c      	beq.n	8004e0e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	695b      	ldr	r3, [r3, #20]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d01c      	beq.n	8004dd6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004d9c:	4b4b      	ldr	r3, [pc, #300]	; (8004ecc <HAL_RCC_OscConfig+0x504>)
 8004d9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004da2:	4a4a      	ldr	r2, [pc, #296]	; (8004ecc <HAL_RCC_OscConfig+0x504>)
 8004da4:	f043 0301 	orr.w	r3, r3, #1
 8004da8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004dac:	f7ff faae 	bl	800430c <HAL_GetTick>
 8004db0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004db2:	e008      	b.n	8004dc6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004db4:	f7ff faaa 	bl	800430c <HAL_GetTick>
 8004db8:	4602      	mov	r2, r0
 8004dba:	693b      	ldr	r3, [r7, #16]
 8004dbc:	1ad3      	subs	r3, r2, r3
 8004dbe:	2b02      	cmp	r3, #2
 8004dc0:	d901      	bls.n	8004dc6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004dc2:	2303      	movs	r3, #3
 8004dc4:	e1d4      	b.n	8005170 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004dc6:	4b41      	ldr	r3, [pc, #260]	; (8004ecc <HAL_RCC_OscConfig+0x504>)
 8004dc8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004dcc:	f003 0302 	and.w	r3, r3, #2
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d0ef      	beq.n	8004db4 <HAL_RCC_OscConfig+0x3ec>
 8004dd4:	e01b      	b.n	8004e0e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004dd6:	4b3d      	ldr	r3, [pc, #244]	; (8004ecc <HAL_RCC_OscConfig+0x504>)
 8004dd8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004ddc:	4a3b      	ldr	r2, [pc, #236]	; (8004ecc <HAL_RCC_OscConfig+0x504>)
 8004dde:	f023 0301 	bic.w	r3, r3, #1
 8004de2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004de6:	f7ff fa91 	bl	800430c <HAL_GetTick>
 8004dea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004dec:	e008      	b.n	8004e00 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004dee:	f7ff fa8d 	bl	800430c <HAL_GetTick>
 8004df2:	4602      	mov	r2, r0
 8004df4:	693b      	ldr	r3, [r7, #16]
 8004df6:	1ad3      	subs	r3, r2, r3
 8004df8:	2b02      	cmp	r3, #2
 8004dfa:	d901      	bls.n	8004e00 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004dfc:	2303      	movs	r3, #3
 8004dfe:	e1b7      	b.n	8005170 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004e00:	4b32      	ldr	r3, [pc, #200]	; (8004ecc <HAL_RCC_OscConfig+0x504>)
 8004e02:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004e06:	f003 0302 	and.w	r3, r3, #2
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d1ef      	bne.n	8004dee <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f003 0304 	and.w	r3, r3, #4
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	f000 80a6 	beq.w	8004f68 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004e20:	4b2a      	ldr	r3, [pc, #168]	; (8004ecc <HAL_RCC_OscConfig+0x504>)
 8004e22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d10d      	bne.n	8004e48 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e2c:	4b27      	ldr	r3, [pc, #156]	; (8004ecc <HAL_RCC_OscConfig+0x504>)
 8004e2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e30:	4a26      	ldr	r2, [pc, #152]	; (8004ecc <HAL_RCC_OscConfig+0x504>)
 8004e32:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e36:	6593      	str	r3, [r2, #88]	; 0x58
 8004e38:	4b24      	ldr	r3, [pc, #144]	; (8004ecc <HAL_RCC_OscConfig+0x504>)
 8004e3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e40:	60bb      	str	r3, [r7, #8]
 8004e42:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e44:	2301      	movs	r3, #1
 8004e46:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e48:	4b21      	ldr	r3, [pc, #132]	; (8004ed0 <HAL_RCC_OscConfig+0x508>)
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d118      	bne.n	8004e86 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004e54:	4b1e      	ldr	r3, [pc, #120]	; (8004ed0 <HAL_RCC_OscConfig+0x508>)
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	4a1d      	ldr	r2, [pc, #116]	; (8004ed0 <HAL_RCC_OscConfig+0x508>)
 8004e5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e5e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e60:	f7ff fa54 	bl	800430c <HAL_GetTick>
 8004e64:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e66:	e008      	b.n	8004e7a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e68:	f7ff fa50 	bl	800430c <HAL_GetTick>
 8004e6c:	4602      	mov	r2, r0
 8004e6e:	693b      	ldr	r3, [r7, #16]
 8004e70:	1ad3      	subs	r3, r2, r3
 8004e72:	2b02      	cmp	r3, #2
 8004e74:	d901      	bls.n	8004e7a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004e76:	2303      	movs	r3, #3
 8004e78:	e17a      	b.n	8005170 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e7a:	4b15      	ldr	r3, [pc, #84]	; (8004ed0 <HAL_RCC_OscConfig+0x508>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d0f0      	beq.n	8004e68 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	689b      	ldr	r3, [r3, #8]
 8004e8a:	2b01      	cmp	r3, #1
 8004e8c:	d108      	bne.n	8004ea0 <HAL_RCC_OscConfig+0x4d8>
 8004e8e:	4b0f      	ldr	r3, [pc, #60]	; (8004ecc <HAL_RCC_OscConfig+0x504>)
 8004e90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e94:	4a0d      	ldr	r2, [pc, #52]	; (8004ecc <HAL_RCC_OscConfig+0x504>)
 8004e96:	f043 0301 	orr.w	r3, r3, #1
 8004e9a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004e9e:	e029      	b.n	8004ef4 <HAL_RCC_OscConfig+0x52c>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	689b      	ldr	r3, [r3, #8]
 8004ea4:	2b05      	cmp	r3, #5
 8004ea6:	d115      	bne.n	8004ed4 <HAL_RCC_OscConfig+0x50c>
 8004ea8:	4b08      	ldr	r3, [pc, #32]	; (8004ecc <HAL_RCC_OscConfig+0x504>)
 8004eaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004eae:	4a07      	ldr	r2, [pc, #28]	; (8004ecc <HAL_RCC_OscConfig+0x504>)
 8004eb0:	f043 0304 	orr.w	r3, r3, #4
 8004eb4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004eb8:	4b04      	ldr	r3, [pc, #16]	; (8004ecc <HAL_RCC_OscConfig+0x504>)
 8004eba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ebe:	4a03      	ldr	r2, [pc, #12]	; (8004ecc <HAL_RCC_OscConfig+0x504>)
 8004ec0:	f043 0301 	orr.w	r3, r3, #1
 8004ec4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004ec8:	e014      	b.n	8004ef4 <HAL_RCC_OscConfig+0x52c>
 8004eca:	bf00      	nop
 8004ecc:	40021000 	.word	0x40021000
 8004ed0:	40007000 	.word	0x40007000
 8004ed4:	4b9c      	ldr	r3, [pc, #624]	; (8005148 <HAL_RCC_OscConfig+0x780>)
 8004ed6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004eda:	4a9b      	ldr	r2, [pc, #620]	; (8005148 <HAL_RCC_OscConfig+0x780>)
 8004edc:	f023 0301 	bic.w	r3, r3, #1
 8004ee0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004ee4:	4b98      	ldr	r3, [pc, #608]	; (8005148 <HAL_RCC_OscConfig+0x780>)
 8004ee6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004eea:	4a97      	ldr	r2, [pc, #604]	; (8005148 <HAL_RCC_OscConfig+0x780>)
 8004eec:	f023 0304 	bic.w	r3, r3, #4
 8004ef0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	689b      	ldr	r3, [r3, #8]
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d016      	beq.n	8004f2a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004efc:	f7ff fa06 	bl	800430c <HAL_GetTick>
 8004f00:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f02:	e00a      	b.n	8004f1a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f04:	f7ff fa02 	bl	800430c <HAL_GetTick>
 8004f08:	4602      	mov	r2, r0
 8004f0a:	693b      	ldr	r3, [r7, #16]
 8004f0c:	1ad3      	subs	r3, r2, r3
 8004f0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d901      	bls.n	8004f1a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004f16:	2303      	movs	r3, #3
 8004f18:	e12a      	b.n	8005170 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f1a:	4b8b      	ldr	r3, [pc, #556]	; (8005148 <HAL_RCC_OscConfig+0x780>)
 8004f1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f20:	f003 0302 	and.w	r3, r3, #2
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d0ed      	beq.n	8004f04 <HAL_RCC_OscConfig+0x53c>
 8004f28:	e015      	b.n	8004f56 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f2a:	f7ff f9ef 	bl	800430c <HAL_GetTick>
 8004f2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004f30:	e00a      	b.n	8004f48 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f32:	f7ff f9eb 	bl	800430c <HAL_GetTick>
 8004f36:	4602      	mov	r2, r0
 8004f38:	693b      	ldr	r3, [r7, #16]
 8004f3a:	1ad3      	subs	r3, r2, r3
 8004f3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d901      	bls.n	8004f48 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004f44:	2303      	movs	r3, #3
 8004f46:	e113      	b.n	8005170 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004f48:	4b7f      	ldr	r3, [pc, #508]	; (8005148 <HAL_RCC_OscConfig+0x780>)
 8004f4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f4e:	f003 0302 	and.w	r3, r3, #2
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d1ed      	bne.n	8004f32 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004f56:	7ffb      	ldrb	r3, [r7, #31]
 8004f58:	2b01      	cmp	r3, #1
 8004f5a:	d105      	bne.n	8004f68 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f5c:	4b7a      	ldr	r3, [pc, #488]	; (8005148 <HAL_RCC_OscConfig+0x780>)
 8004f5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f60:	4a79      	ldr	r2, [pc, #484]	; (8005148 <HAL_RCC_OscConfig+0x780>)
 8004f62:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004f66:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	f000 80fe 	beq.w	800516e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f76:	2b02      	cmp	r3, #2
 8004f78:	f040 80d0 	bne.w	800511c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004f7c:	4b72      	ldr	r3, [pc, #456]	; (8005148 <HAL_RCC_OscConfig+0x780>)
 8004f7e:	68db      	ldr	r3, [r3, #12]
 8004f80:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f82:	697b      	ldr	r3, [r7, #20]
 8004f84:	f003 0203 	and.w	r2, r3, #3
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f8c:	429a      	cmp	r2, r3
 8004f8e:	d130      	bne.n	8004ff2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004f90:	697b      	ldr	r3, [r7, #20]
 8004f92:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f9a:	3b01      	subs	r3, #1
 8004f9c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f9e:	429a      	cmp	r2, r3
 8004fa0:	d127      	bne.n	8004ff2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004fa2:	697b      	ldr	r3, [r7, #20]
 8004fa4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fac:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004fae:	429a      	cmp	r2, r3
 8004fb0:	d11f      	bne.n	8004ff2 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004fb2:	697b      	ldr	r3, [r7, #20]
 8004fb4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004fb8:	687a      	ldr	r2, [r7, #4]
 8004fba:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004fbc:	2a07      	cmp	r2, #7
 8004fbe:	bf14      	ite	ne
 8004fc0:	2201      	movne	r2, #1
 8004fc2:	2200      	moveq	r2, #0
 8004fc4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d113      	bne.n	8004ff2 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004fca:	697b      	ldr	r3, [r7, #20]
 8004fcc:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fd4:	085b      	lsrs	r3, r3, #1
 8004fd6:	3b01      	subs	r3, #1
 8004fd8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004fda:	429a      	cmp	r2, r3
 8004fdc:	d109      	bne.n	8004ff2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004fde:	697b      	ldr	r3, [r7, #20]
 8004fe0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fe8:	085b      	lsrs	r3, r3, #1
 8004fea:	3b01      	subs	r3, #1
 8004fec:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004fee:	429a      	cmp	r2, r3
 8004ff0:	d06e      	beq.n	80050d0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004ff2:	69bb      	ldr	r3, [r7, #24]
 8004ff4:	2b0c      	cmp	r3, #12
 8004ff6:	d069      	beq.n	80050cc <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004ff8:	4b53      	ldr	r3, [pc, #332]	; (8005148 <HAL_RCC_OscConfig+0x780>)
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005000:	2b00      	cmp	r3, #0
 8005002:	d105      	bne.n	8005010 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005004:	4b50      	ldr	r3, [pc, #320]	; (8005148 <HAL_RCC_OscConfig+0x780>)
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800500c:	2b00      	cmp	r3, #0
 800500e:	d001      	beq.n	8005014 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8005010:	2301      	movs	r3, #1
 8005012:	e0ad      	b.n	8005170 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005014:	4b4c      	ldr	r3, [pc, #304]	; (8005148 <HAL_RCC_OscConfig+0x780>)
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	4a4b      	ldr	r2, [pc, #300]	; (8005148 <HAL_RCC_OscConfig+0x780>)
 800501a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800501e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005020:	f7ff f974 	bl	800430c <HAL_GetTick>
 8005024:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005026:	e008      	b.n	800503a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005028:	f7ff f970 	bl	800430c <HAL_GetTick>
 800502c:	4602      	mov	r2, r0
 800502e:	693b      	ldr	r3, [r7, #16]
 8005030:	1ad3      	subs	r3, r2, r3
 8005032:	2b02      	cmp	r3, #2
 8005034:	d901      	bls.n	800503a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8005036:	2303      	movs	r3, #3
 8005038:	e09a      	b.n	8005170 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800503a:	4b43      	ldr	r3, [pc, #268]	; (8005148 <HAL_RCC_OscConfig+0x780>)
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005042:	2b00      	cmp	r3, #0
 8005044:	d1f0      	bne.n	8005028 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005046:	4b40      	ldr	r3, [pc, #256]	; (8005148 <HAL_RCC_OscConfig+0x780>)
 8005048:	68da      	ldr	r2, [r3, #12]
 800504a:	4b40      	ldr	r3, [pc, #256]	; (800514c <HAL_RCC_OscConfig+0x784>)
 800504c:	4013      	ands	r3, r2
 800504e:	687a      	ldr	r2, [r7, #4]
 8005050:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8005052:	687a      	ldr	r2, [r7, #4]
 8005054:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005056:	3a01      	subs	r2, #1
 8005058:	0112      	lsls	r2, r2, #4
 800505a:	4311      	orrs	r1, r2
 800505c:	687a      	ldr	r2, [r7, #4]
 800505e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005060:	0212      	lsls	r2, r2, #8
 8005062:	4311      	orrs	r1, r2
 8005064:	687a      	ldr	r2, [r7, #4]
 8005066:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005068:	0852      	lsrs	r2, r2, #1
 800506a:	3a01      	subs	r2, #1
 800506c:	0552      	lsls	r2, r2, #21
 800506e:	4311      	orrs	r1, r2
 8005070:	687a      	ldr	r2, [r7, #4]
 8005072:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005074:	0852      	lsrs	r2, r2, #1
 8005076:	3a01      	subs	r2, #1
 8005078:	0652      	lsls	r2, r2, #25
 800507a:	4311      	orrs	r1, r2
 800507c:	687a      	ldr	r2, [r7, #4]
 800507e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005080:	0912      	lsrs	r2, r2, #4
 8005082:	0452      	lsls	r2, r2, #17
 8005084:	430a      	orrs	r2, r1
 8005086:	4930      	ldr	r1, [pc, #192]	; (8005148 <HAL_RCC_OscConfig+0x780>)
 8005088:	4313      	orrs	r3, r2
 800508a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800508c:	4b2e      	ldr	r3, [pc, #184]	; (8005148 <HAL_RCC_OscConfig+0x780>)
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	4a2d      	ldr	r2, [pc, #180]	; (8005148 <HAL_RCC_OscConfig+0x780>)
 8005092:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005096:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005098:	4b2b      	ldr	r3, [pc, #172]	; (8005148 <HAL_RCC_OscConfig+0x780>)
 800509a:	68db      	ldr	r3, [r3, #12]
 800509c:	4a2a      	ldr	r2, [pc, #168]	; (8005148 <HAL_RCC_OscConfig+0x780>)
 800509e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80050a2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80050a4:	f7ff f932 	bl	800430c <HAL_GetTick>
 80050a8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80050aa:	e008      	b.n	80050be <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050ac:	f7ff f92e 	bl	800430c <HAL_GetTick>
 80050b0:	4602      	mov	r2, r0
 80050b2:	693b      	ldr	r3, [r7, #16]
 80050b4:	1ad3      	subs	r3, r2, r3
 80050b6:	2b02      	cmp	r3, #2
 80050b8:	d901      	bls.n	80050be <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80050ba:	2303      	movs	r3, #3
 80050bc:	e058      	b.n	8005170 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80050be:	4b22      	ldr	r3, [pc, #136]	; (8005148 <HAL_RCC_OscConfig+0x780>)
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d0f0      	beq.n	80050ac <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80050ca:	e050      	b.n	800516e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80050cc:	2301      	movs	r3, #1
 80050ce:	e04f      	b.n	8005170 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80050d0:	4b1d      	ldr	r3, [pc, #116]	; (8005148 <HAL_RCC_OscConfig+0x780>)
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d148      	bne.n	800516e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80050dc:	4b1a      	ldr	r3, [pc, #104]	; (8005148 <HAL_RCC_OscConfig+0x780>)
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	4a19      	ldr	r2, [pc, #100]	; (8005148 <HAL_RCC_OscConfig+0x780>)
 80050e2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80050e6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80050e8:	4b17      	ldr	r3, [pc, #92]	; (8005148 <HAL_RCC_OscConfig+0x780>)
 80050ea:	68db      	ldr	r3, [r3, #12]
 80050ec:	4a16      	ldr	r2, [pc, #88]	; (8005148 <HAL_RCC_OscConfig+0x780>)
 80050ee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80050f2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80050f4:	f7ff f90a 	bl	800430c <HAL_GetTick>
 80050f8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80050fa:	e008      	b.n	800510e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050fc:	f7ff f906 	bl	800430c <HAL_GetTick>
 8005100:	4602      	mov	r2, r0
 8005102:	693b      	ldr	r3, [r7, #16]
 8005104:	1ad3      	subs	r3, r2, r3
 8005106:	2b02      	cmp	r3, #2
 8005108:	d901      	bls.n	800510e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800510a:	2303      	movs	r3, #3
 800510c:	e030      	b.n	8005170 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800510e:	4b0e      	ldr	r3, [pc, #56]	; (8005148 <HAL_RCC_OscConfig+0x780>)
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005116:	2b00      	cmp	r3, #0
 8005118:	d0f0      	beq.n	80050fc <HAL_RCC_OscConfig+0x734>
 800511a:	e028      	b.n	800516e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800511c:	69bb      	ldr	r3, [r7, #24]
 800511e:	2b0c      	cmp	r3, #12
 8005120:	d023      	beq.n	800516a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005122:	4b09      	ldr	r3, [pc, #36]	; (8005148 <HAL_RCC_OscConfig+0x780>)
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	4a08      	ldr	r2, [pc, #32]	; (8005148 <HAL_RCC_OscConfig+0x780>)
 8005128:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800512c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800512e:	f7ff f8ed 	bl	800430c <HAL_GetTick>
 8005132:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005134:	e00c      	b.n	8005150 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005136:	f7ff f8e9 	bl	800430c <HAL_GetTick>
 800513a:	4602      	mov	r2, r0
 800513c:	693b      	ldr	r3, [r7, #16]
 800513e:	1ad3      	subs	r3, r2, r3
 8005140:	2b02      	cmp	r3, #2
 8005142:	d905      	bls.n	8005150 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8005144:	2303      	movs	r3, #3
 8005146:	e013      	b.n	8005170 <HAL_RCC_OscConfig+0x7a8>
 8005148:	40021000 	.word	0x40021000
 800514c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005150:	4b09      	ldr	r3, [pc, #36]	; (8005178 <HAL_RCC_OscConfig+0x7b0>)
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005158:	2b00      	cmp	r3, #0
 800515a:	d1ec      	bne.n	8005136 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800515c:	4b06      	ldr	r3, [pc, #24]	; (8005178 <HAL_RCC_OscConfig+0x7b0>)
 800515e:	68da      	ldr	r2, [r3, #12]
 8005160:	4905      	ldr	r1, [pc, #20]	; (8005178 <HAL_RCC_OscConfig+0x7b0>)
 8005162:	4b06      	ldr	r3, [pc, #24]	; (800517c <HAL_RCC_OscConfig+0x7b4>)
 8005164:	4013      	ands	r3, r2
 8005166:	60cb      	str	r3, [r1, #12]
 8005168:	e001      	b.n	800516e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800516a:	2301      	movs	r3, #1
 800516c:	e000      	b.n	8005170 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800516e:	2300      	movs	r3, #0
}
 8005170:	4618      	mov	r0, r3
 8005172:	3720      	adds	r7, #32
 8005174:	46bd      	mov	sp, r7
 8005176:	bd80      	pop	{r7, pc}
 8005178:	40021000 	.word	0x40021000
 800517c:	feeefffc 	.word	0xfeeefffc

08005180 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005180:	b580      	push	{r7, lr}
 8005182:	b084      	sub	sp, #16
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
 8005188:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	2b00      	cmp	r3, #0
 800518e:	d101      	bne.n	8005194 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005190:	2301      	movs	r3, #1
 8005192:	e0e7      	b.n	8005364 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005194:	4b75      	ldr	r3, [pc, #468]	; (800536c <HAL_RCC_ClockConfig+0x1ec>)
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f003 0307 	and.w	r3, r3, #7
 800519c:	683a      	ldr	r2, [r7, #0]
 800519e:	429a      	cmp	r2, r3
 80051a0:	d910      	bls.n	80051c4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051a2:	4b72      	ldr	r3, [pc, #456]	; (800536c <HAL_RCC_ClockConfig+0x1ec>)
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f023 0207 	bic.w	r2, r3, #7
 80051aa:	4970      	ldr	r1, [pc, #448]	; (800536c <HAL_RCC_ClockConfig+0x1ec>)
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	4313      	orrs	r3, r2
 80051b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80051b2:	4b6e      	ldr	r3, [pc, #440]	; (800536c <HAL_RCC_ClockConfig+0x1ec>)
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f003 0307 	and.w	r3, r3, #7
 80051ba:	683a      	ldr	r2, [r7, #0]
 80051bc:	429a      	cmp	r2, r3
 80051be:	d001      	beq.n	80051c4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80051c0:	2301      	movs	r3, #1
 80051c2:	e0cf      	b.n	8005364 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f003 0302 	and.w	r3, r3, #2
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d010      	beq.n	80051f2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	689a      	ldr	r2, [r3, #8]
 80051d4:	4b66      	ldr	r3, [pc, #408]	; (8005370 <HAL_RCC_ClockConfig+0x1f0>)
 80051d6:	689b      	ldr	r3, [r3, #8]
 80051d8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80051dc:	429a      	cmp	r2, r3
 80051de:	d908      	bls.n	80051f2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80051e0:	4b63      	ldr	r3, [pc, #396]	; (8005370 <HAL_RCC_ClockConfig+0x1f0>)
 80051e2:	689b      	ldr	r3, [r3, #8]
 80051e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	689b      	ldr	r3, [r3, #8]
 80051ec:	4960      	ldr	r1, [pc, #384]	; (8005370 <HAL_RCC_ClockConfig+0x1f0>)
 80051ee:	4313      	orrs	r3, r2
 80051f0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f003 0301 	and.w	r3, r3, #1
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d04c      	beq.n	8005298 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	685b      	ldr	r3, [r3, #4]
 8005202:	2b03      	cmp	r3, #3
 8005204:	d107      	bne.n	8005216 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005206:	4b5a      	ldr	r3, [pc, #360]	; (8005370 <HAL_RCC_ClockConfig+0x1f0>)
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800520e:	2b00      	cmp	r3, #0
 8005210:	d121      	bne.n	8005256 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005212:	2301      	movs	r3, #1
 8005214:	e0a6      	b.n	8005364 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	685b      	ldr	r3, [r3, #4]
 800521a:	2b02      	cmp	r3, #2
 800521c:	d107      	bne.n	800522e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800521e:	4b54      	ldr	r3, [pc, #336]	; (8005370 <HAL_RCC_ClockConfig+0x1f0>)
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005226:	2b00      	cmp	r3, #0
 8005228:	d115      	bne.n	8005256 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800522a:	2301      	movs	r3, #1
 800522c:	e09a      	b.n	8005364 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	685b      	ldr	r3, [r3, #4]
 8005232:	2b00      	cmp	r3, #0
 8005234:	d107      	bne.n	8005246 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005236:	4b4e      	ldr	r3, [pc, #312]	; (8005370 <HAL_RCC_ClockConfig+0x1f0>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f003 0302 	and.w	r3, r3, #2
 800523e:	2b00      	cmp	r3, #0
 8005240:	d109      	bne.n	8005256 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005242:	2301      	movs	r3, #1
 8005244:	e08e      	b.n	8005364 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005246:	4b4a      	ldr	r3, [pc, #296]	; (8005370 <HAL_RCC_ClockConfig+0x1f0>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800524e:	2b00      	cmp	r3, #0
 8005250:	d101      	bne.n	8005256 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005252:	2301      	movs	r3, #1
 8005254:	e086      	b.n	8005364 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005256:	4b46      	ldr	r3, [pc, #280]	; (8005370 <HAL_RCC_ClockConfig+0x1f0>)
 8005258:	689b      	ldr	r3, [r3, #8]
 800525a:	f023 0203 	bic.w	r2, r3, #3
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	685b      	ldr	r3, [r3, #4]
 8005262:	4943      	ldr	r1, [pc, #268]	; (8005370 <HAL_RCC_ClockConfig+0x1f0>)
 8005264:	4313      	orrs	r3, r2
 8005266:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005268:	f7ff f850 	bl	800430c <HAL_GetTick>
 800526c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800526e:	e00a      	b.n	8005286 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005270:	f7ff f84c 	bl	800430c <HAL_GetTick>
 8005274:	4602      	mov	r2, r0
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	1ad3      	subs	r3, r2, r3
 800527a:	f241 3288 	movw	r2, #5000	; 0x1388
 800527e:	4293      	cmp	r3, r2
 8005280:	d901      	bls.n	8005286 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8005282:	2303      	movs	r3, #3
 8005284:	e06e      	b.n	8005364 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005286:	4b3a      	ldr	r3, [pc, #232]	; (8005370 <HAL_RCC_ClockConfig+0x1f0>)
 8005288:	689b      	ldr	r3, [r3, #8]
 800528a:	f003 020c 	and.w	r2, r3, #12
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	685b      	ldr	r3, [r3, #4]
 8005292:	009b      	lsls	r3, r3, #2
 8005294:	429a      	cmp	r2, r3
 8005296:	d1eb      	bne.n	8005270 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f003 0302 	and.w	r3, r3, #2
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d010      	beq.n	80052c6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	689a      	ldr	r2, [r3, #8]
 80052a8:	4b31      	ldr	r3, [pc, #196]	; (8005370 <HAL_RCC_ClockConfig+0x1f0>)
 80052aa:	689b      	ldr	r3, [r3, #8]
 80052ac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80052b0:	429a      	cmp	r2, r3
 80052b2:	d208      	bcs.n	80052c6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80052b4:	4b2e      	ldr	r3, [pc, #184]	; (8005370 <HAL_RCC_ClockConfig+0x1f0>)
 80052b6:	689b      	ldr	r3, [r3, #8]
 80052b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	689b      	ldr	r3, [r3, #8]
 80052c0:	492b      	ldr	r1, [pc, #172]	; (8005370 <HAL_RCC_ClockConfig+0x1f0>)
 80052c2:	4313      	orrs	r3, r2
 80052c4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80052c6:	4b29      	ldr	r3, [pc, #164]	; (800536c <HAL_RCC_ClockConfig+0x1ec>)
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f003 0307 	and.w	r3, r3, #7
 80052ce:	683a      	ldr	r2, [r7, #0]
 80052d0:	429a      	cmp	r2, r3
 80052d2:	d210      	bcs.n	80052f6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052d4:	4b25      	ldr	r3, [pc, #148]	; (800536c <HAL_RCC_ClockConfig+0x1ec>)
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f023 0207 	bic.w	r2, r3, #7
 80052dc:	4923      	ldr	r1, [pc, #140]	; (800536c <HAL_RCC_ClockConfig+0x1ec>)
 80052de:	683b      	ldr	r3, [r7, #0]
 80052e0:	4313      	orrs	r3, r2
 80052e2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80052e4:	4b21      	ldr	r3, [pc, #132]	; (800536c <HAL_RCC_ClockConfig+0x1ec>)
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f003 0307 	and.w	r3, r3, #7
 80052ec:	683a      	ldr	r2, [r7, #0]
 80052ee:	429a      	cmp	r2, r3
 80052f0:	d001      	beq.n	80052f6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80052f2:	2301      	movs	r3, #1
 80052f4:	e036      	b.n	8005364 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f003 0304 	and.w	r3, r3, #4
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d008      	beq.n	8005314 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005302:	4b1b      	ldr	r3, [pc, #108]	; (8005370 <HAL_RCC_ClockConfig+0x1f0>)
 8005304:	689b      	ldr	r3, [r3, #8]
 8005306:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	68db      	ldr	r3, [r3, #12]
 800530e:	4918      	ldr	r1, [pc, #96]	; (8005370 <HAL_RCC_ClockConfig+0x1f0>)
 8005310:	4313      	orrs	r3, r2
 8005312:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f003 0308 	and.w	r3, r3, #8
 800531c:	2b00      	cmp	r3, #0
 800531e:	d009      	beq.n	8005334 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005320:	4b13      	ldr	r3, [pc, #76]	; (8005370 <HAL_RCC_ClockConfig+0x1f0>)
 8005322:	689b      	ldr	r3, [r3, #8]
 8005324:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	691b      	ldr	r3, [r3, #16]
 800532c:	00db      	lsls	r3, r3, #3
 800532e:	4910      	ldr	r1, [pc, #64]	; (8005370 <HAL_RCC_ClockConfig+0x1f0>)
 8005330:	4313      	orrs	r3, r2
 8005332:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005334:	f000 f824 	bl	8005380 <HAL_RCC_GetSysClockFreq>
 8005338:	4602      	mov	r2, r0
 800533a:	4b0d      	ldr	r3, [pc, #52]	; (8005370 <HAL_RCC_ClockConfig+0x1f0>)
 800533c:	689b      	ldr	r3, [r3, #8]
 800533e:	091b      	lsrs	r3, r3, #4
 8005340:	f003 030f 	and.w	r3, r3, #15
 8005344:	490b      	ldr	r1, [pc, #44]	; (8005374 <HAL_RCC_ClockConfig+0x1f4>)
 8005346:	5ccb      	ldrb	r3, [r1, r3]
 8005348:	f003 031f 	and.w	r3, r3, #31
 800534c:	fa22 f303 	lsr.w	r3, r2, r3
 8005350:	4a09      	ldr	r2, [pc, #36]	; (8005378 <HAL_RCC_ClockConfig+0x1f8>)
 8005352:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005354:	4b09      	ldr	r3, [pc, #36]	; (800537c <HAL_RCC_ClockConfig+0x1fc>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	4618      	mov	r0, r3
 800535a:	f7fc fb05 	bl	8001968 <HAL_InitTick>
 800535e:	4603      	mov	r3, r0
 8005360:	72fb      	strb	r3, [r7, #11]

  return status;
 8005362:	7afb      	ldrb	r3, [r7, #11]
}
 8005364:	4618      	mov	r0, r3
 8005366:	3710      	adds	r7, #16
 8005368:	46bd      	mov	sp, r7
 800536a:	bd80      	pop	{r7, pc}
 800536c:	40022000 	.word	0x40022000
 8005370:	40021000 	.word	0x40021000
 8005374:	0800bb44 	.word	0x0800bb44
 8005378:	20000334 	.word	0x20000334
 800537c:	20000340 	.word	0x20000340

08005380 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005380:	b480      	push	{r7}
 8005382:	b089      	sub	sp, #36	; 0x24
 8005384:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005386:	2300      	movs	r3, #0
 8005388:	61fb      	str	r3, [r7, #28]
 800538a:	2300      	movs	r3, #0
 800538c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800538e:	4b3e      	ldr	r3, [pc, #248]	; (8005488 <HAL_RCC_GetSysClockFreq+0x108>)
 8005390:	689b      	ldr	r3, [r3, #8]
 8005392:	f003 030c 	and.w	r3, r3, #12
 8005396:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005398:	4b3b      	ldr	r3, [pc, #236]	; (8005488 <HAL_RCC_GetSysClockFreq+0x108>)
 800539a:	68db      	ldr	r3, [r3, #12]
 800539c:	f003 0303 	and.w	r3, r3, #3
 80053a0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80053a2:	693b      	ldr	r3, [r7, #16]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d005      	beq.n	80053b4 <HAL_RCC_GetSysClockFreq+0x34>
 80053a8:	693b      	ldr	r3, [r7, #16]
 80053aa:	2b0c      	cmp	r3, #12
 80053ac:	d121      	bne.n	80053f2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	2b01      	cmp	r3, #1
 80053b2:	d11e      	bne.n	80053f2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80053b4:	4b34      	ldr	r3, [pc, #208]	; (8005488 <HAL_RCC_GetSysClockFreq+0x108>)
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f003 0308 	and.w	r3, r3, #8
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d107      	bne.n	80053d0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80053c0:	4b31      	ldr	r3, [pc, #196]	; (8005488 <HAL_RCC_GetSysClockFreq+0x108>)
 80053c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80053c6:	0a1b      	lsrs	r3, r3, #8
 80053c8:	f003 030f 	and.w	r3, r3, #15
 80053cc:	61fb      	str	r3, [r7, #28]
 80053ce:	e005      	b.n	80053dc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80053d0:	4b2d      	ldr	r3, [pc, #180]	; (8005488 <HAL_RCC_GetSysClockFreq+0x108>)
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	091b      	lsrs	r3, r3, #4
 80053d6:	f003 030f 	and.w	r3, r3, #15
 80053da:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80053dc:	4a2b      	ldr	r2, [pc, #172]	; (800548c <HAL_RCC_GetSysClockFreq+0x10c>)
 80053de:	69fb      	ldr	r3, [r7, #28]
 80053e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80053e4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80053e6:	693b      	ldr	r3, [r7, #16]
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d10d      	bne.n	8005408 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80053ec:	69fb      	ldr	r3, [r7, #28]
 80053ee:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80053f0:	e00a      	b.n	8005408 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80053f2:	693b      	ldr	r3, [r7, #16]
 80053f4:	2b04      	cmp	r3, #4
 80053f6:	d102      	bne.n	80053fe <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80053f8:	4b25      	ldr	r3, [pc, #148]	; (8005490 <HAL_RCC_GetSysClockFreq+0x110>)
 80053fa:	61bb      	str	r3, [r7, #24]
 80053fc:	e004      	b.n	8005408 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80053fe:	693b      	ldr	r3, [r7, #16]
 8005400:	2b08      	cmp	r3, #8
 8005402:	d101      	bne.n	8005408 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005404:	4b23      	ldr	r3, [pc, #140]	; (8005494 <HAL_RCC_GetSysClockFreq+0x114>)
 8005406:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005408:	693b      	ldr	r3, [r7, #16]
 800540a:	2b0c      	cmp	r3, #12
 800540c:	d134      	bne.n	8005478 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800540e:	4b1e      	ldr	r3, [pc, #120]	; (8005488 <HAL_RCC_GetSysClockFreq+0x108>)
 8005410:	68db      	ldr	r3, [r3, #12]
 8005412:	f003 0303 	and.w	r3, r3, #3
 8005416:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005418:	68bb      	ldr	r3, [r7, #8]
 800541a:	2b02      	cmp	r3, #2
 800541c:	d003      	beq.n	8005426 <HAL_RCC_GetSysClockFreq+0xa6>
 800541e:	68bb      	ldr	r3, [r7, #8]
 8005420:	2b03      	cmp	r3, #3
 8005422:	d003      	beq.n	800542c <HAL_RCC_GetSysClockFreq+0xac>
 8005424:	e005      	b.n	8005432 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005426:	4b1a      	ldr	r3, [pc, #104]	; (8005490 <HAL_RCC_GetSysClockFreq+0x110>)
 8005428:	617b      	str	r3, [r7, #20]
      break;
 800542a:	e005      	b.n	8005438 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800542c:	4b19      	ldr	r3, [pc, #100]	; (8005494 <HAL_RCC_GetSysClockFreq+0x114>)
 800542e:	617b      	str	r3, [r7, #20]
      break;
 8005430:	e002      	b.n	8005438 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005432:	69fb      	ldr	r3, [r7, #28]
 8005434:	617b      	str	r3, [r7, #20]
      break;
 8005436:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005438:	4b13      	ldr	r3, [pc, #76]	; (8005488 <HAL_RCC_GetSysClockFreq+0x108>)
 800543a:	68db      	ldr	r3, [r3, #12]
 800543c:	091b      	lsrs	r3, r3, #4
 800543e:	f003 0307 	and.w	r3, r3, #7
 8005442:	3301      	adds	r3, #1
 8005444:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005446:	4b10      	ldr	r3, [pc, #64]	; (8005488 <HAL_RCC_GetSysClockFreq+0x108>)
 8005448:	68db      	ldr	r3, [r3, #12]
 800544a:	0a1b      	lsrs	r3, r3, #8
 800544c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005450:	697a      	ldr	r2, [r7, #20]
 8005452:	fb03 f202 	mul.w	r2, r3, r2
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	fbb2 f3f3 	udiv	r3, r2, r3
 800545c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800545e:	4b0a      	ldr	r3, [pc, #40]	; (8005488 <HAL_RCC_GetSysClockFreq+0x108>)
 8005460:	68db      	ldr	r3, [r3, #12]
 8005462:	0e5b      	lsrs	r3, r3, #25
 8005464:	f003 0303 	and.w	r3, r3, #3
 8005468:	3301      	adds	r3, #1
 800546a:	005b      	lsls	r3, r3, #1
 800546c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800546e:	697a      	ldr	r2, [r7, #20]
 8005470:	683b      	ldr	r3, [r7, #0]
 8005472:	fbb2 f3f3 	udiv	r3, r2, r3
 8005476:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005478:	69bb      	ldr	r3, [r7, #24]
}
 800547a:	4618      	mov	r0, r3
 800547c:	3724      	adds	r7, #36	; 0x24
 800547e:	46bd      	mov	sp, r7
 8005480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005484:	4770      	bx	lr
 8005486:	bf00      	nop
 8005488:	40021000 	.word	0x40021000
 800548c:	0800bb5c 	.word	0x0800bb5c
 8005490:	00f42400 	.word	0x00f42400
 8005494:	007a1200 	.word	0x007a1200

08005498 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005498:	b480      	push	{r7}
 800549a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800549c:	4b03      	ldr	r3, [pc, #12]	; (80054ac <HAL_RCC_GetHCLKFreq+0x14>)
 800549e:	681b      	ldr	r3, [r3, #0]
}
 80054a0:	4618      	mov	r0, r3
 80054a2:	46bd      	mov	sp, r7
 80054a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a8:	4770      	bx	lr
 80054aa:	bf00      	nop
 80054ac:	20000334 	.word	0x20000334

080054b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80054b0:	b580      	push	{r7, lr}
 80054b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80054b4:	f7ff fff0 	bl	8005498 <HAL_RCC_GetHCLKFreq>
 80054b8:	4602      	mov	r2, r0
 80054ba:	4b06      	ldr	r3, [pc, #24]	; (80054d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80054bc:	689b      	ldr	r3, [r3, #8]
 80054be:	0a1b      	lsrs	r3, r3, #8
 80054c0:	f003 0307 	and.w	r3, r3, #7
 80054c4:	4904      	ldr	r1, [pc, #16]	; (80054d8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80054c6:	5ccb      	ldrb	r3, [r1, r3]
 80054c8:	f003 031f 	and.w	r3, r3, #31
 80054cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80054d0:	4618      	mov	r0, r3
 80054d2:	bd80      	pop	{r7, pc}
 80054d4:	40021000 	.word	0x40021000
 80054d8:	0800bb54 	.word	0x0800bb54

080054dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80054dc:	b580      	push	{r7, lr}
 80054de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80054e0:	f7ff ffda 	bl	8005498 <HAL_RCC_GetHCLKFreq>
 80054e4:	4602      	mov	r2, r0
 80054e6:	4b06      	ldr	r3, [pc, #24]	; (8005500 <HAL_RCC_GetPCLK2Freq+0x24>)
 80054e8:	689b      	ldr	r3, [r3, #8]
 80054ea:	0adb      	lsrs	r3, r3, #11
 80054ec:	f003 0307 	and.w	r3, r3, #7
 80054f0:	4904      	ldr	r1, [pc, #16]	; (8005504 <HAL_RCC_GetPCLK2Freq+0x28>)
 80054f2:	5ccb      	ldrb	r3, [r1, r3]
 80054f4:	f003 031f 	and.w	r3, r3, #31
 80054f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80054fc:	4618      	mov	r0, r3
 80054fe:	bd80      	pop	{r7, pc}
 8005500:	40021000 	.word	0x40021000
 8005504:	0800bb54 	.word	0x0800bb54

08005508 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005508:	b480      	push	{r7}
 800550a:	b083      	sub	sp, #12
 800550c:	af00      	add	r7, sp, #0
 800550e:	6078      	str	r0, [r7, #4]
 8005510:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	220f      	movs	r2, #15
 8005516:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8005518:	4b12      	ldr	r3, [pc, #72]	; (8005564 <HAL_RCC_GetClockConfig+0x5c>)
 800551a:	689b      	ldr	r3, [r3, #8]
 800551c:	f003 0203 	and.w	r2, r3, #3
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8005524:	4b0f      	ldr	r3, [pc, #60]	; (8005564 <HAL_RCC_GetClockConfig+0x5c>)
 8005526:	689b      	ldr	r3, [r3, #8]
 8005528:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8005530:	4b0c      	ldr	r3, [pc, #48]	; (8005564 <HAL_RCC_GetClockConfig+0x5c>)
 8005532:	689b      	ldr	r3, [r3, #8]
 8005534:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800553c:	4b09      	ldr	r3, [pc, #36]	; (8005564 <HAL_RCC_GetClockConfig+0x5c>)
 800553e:	689b      	ldr	r3, [r3, #8]
 8005540:	08db      	lsrs	r3, r3, #3
 8005542:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800554a:	4b07      	ldr	r3, [pc, #28]	; (8005568 <HAL_RCC_GetClockConfig+0x60>)
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f003 0207 	and.w	r2, r3, #7
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	601a      	str	r2, [r3, #0]
}
 8005556:	bf00      	nop
 8005558:	370c      	adds	r7, #12
 800555a:	46bd      	mov	sp, r7
 800555c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005560:	4770      	bx	lr
 8005562:	bf00      	nop
 8005564:	40021000 	.word	0x40021000
 8005568:	40022000 	.word	0x40022000

0800556c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800556c:	b580      	push	{r7, lr}
 800556e:	b086      	sub	sp, #24
 8005570:	af00      	add	r7, sp, #0
 8005572:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005574:	2300      	movs	r3, #0
 8005576:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005578:	4b2a      	ldr	r3, [pc, #168]	; (8005624 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800557a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800557c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005580:	2b00      	cmp	r3, #0
 8005582:	d003      	beq.n	800558c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005584:	f7ff f9bc 	bl	8004900 <HAL_PWREx_GetVoltageRange>
 8005588:	6178      	str	r0, [r7, #20]
 800558a:	e014      	b.n	80055b6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800558c:	4b25      	ldr	r3, [pc, #148]	; (8005624 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800558e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005590:	4a24      	ldr	r2, [pc, #144]	; (8005624 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005592:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005596:	6593      	str	r3, [r2, #88]	; 0x58
 8005598:	4b22      	ldr	r3, [pc, #136]	; (8005624 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800559a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800559c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80055a0:	60fb      	str	r3, [r7, #12]
 80055a2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80055a4:	f7ff f9ac 	bl	8004900 <HAL_PWREx_GetVoltageRange>
 80055a8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80055aa:	4b1e      	ldr	r3, [pc, #120]	; (8005624 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80055ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055ae:	4a1d      	ldr	r2, [pc, #116]	; (8005624 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80055b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80055b4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80055b6:	697b      	ldr	r3, [r7, #20]
 80055b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80055bc:	d10b      	bne.n	80055d6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	2b80      	cmp	r3, #128	; 0x80
 80055c2:	d919      	bls.n	80055f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2ba0      	cmp	r3, #160	; 0xa0
 80055c8:	d902      	bls.n	80055d0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80055ca:	2302      	movs	r3, #2
 80055cc:	613b      	str	r3, [r7, #16]
 80055ce:	e013      	b.n	80055f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80055d0:	2301      	movs	r3, #1
 80055d2:	613b      	str	r3, [r7, #16]
 80055d4:	e010      	b.n	80055f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	2b80      	cmp	r3, #128	; 0x80
 80055da:	d902      	bls.n	80055e2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80055dc:	2303      	movs	r3, #3
 80055de:	613b      	str	r3, [r7, #16]
 80055e0:	e00a      	b.n	80055f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	2b80      	cmp	r3, #128	; 0x80
 80055e6:	d102      	bne.n	80055ee <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80055e8:	2302      	movs	r3, #2
 80055ea:	613b      	str	r3, [r7, #16]
 80055ec:	e004      	b.n	80055f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2b70      	cmp	r3, #112	; 0x70
 80055f2:	d101      	bne.n	80055f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80055f4:	2301      	movs	r3, #1
 80055f6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80055f8:	4b0b      	ldr	r3, [pc, #44]	; (8005628 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f023 0207 	bic.w	r2, r3, #7
 8005600:	4909      	ldr	r1, [pc, #36]	; (8005628 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005602:	693b      	ldr	r3, [r7, #16]
 8005604:	4313      	orrs	r3, r2
 8005606:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005608:	4b07      	ldr	r3, [pc, #28]	; (8005628 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f003 0307 	and.w	r3, r3, #7
 8005610:	693a      	ldr	r2, [r7, #16]
 8005612:	429a      	cmp	r2, r3
 8005614:	d001      	beq.n	800561a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8005616:	2301      	movs	r3, #1
 8005618:	e000      	b.n	800561c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800561a:	2300      	movs	r3, #0
}
 800561c:	4618      	mov	r0, r3
 800561e:	3718      	adds	r7, #24
 8005620:	46bd      	mov	sp, r7
 8005622:	bd80      	pop	{r7, pc}
 8005624:	40021000 	.word	0x40021000
 8005628:	40022000 	.word	0x40022000

0800562c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800562c:	b580      	push	{r7, lr}
 800562e:	b086      	sub	sp, #24
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005634:	2300      	movs	r3, #0
 8005636:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005638:	2300      	movs	r3, #0
 800563a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005644:	2b00      	cmp	r3, #0
 8005646:	d041      	beq.n	80056cc <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800564c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005650:	d02a      	beq.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8005652:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005656:	d824      	bhi.n	80056a2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005658:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800565c:	d008      	beq.n	8005670 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800565e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005662:	d81e      	bhi.n	80056a2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005664:	2b00      	cmp	r3, #0
 8005666:	d00a      	beq.n	800567e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8005668:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800566c:	d010      	beq.n	8005690 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800566e:	e018      	b.n	80056a2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005670:	4b86      	ldr	r3, [pc, #536]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005672:	68db      	ldr	r3, [r3, #12]
 8005674:	4a85      	ldr	r2, [pc, #532]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005676:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800567a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800567c:	e015      	b.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	3304      	adds	r3, #4
 8005682:	2100      	movs	r1, #0
 8005684:	4618      	mov	r0, r3
 8005686:	f000 fabb 	bl	8005c00 <RCCEx_PLLSAI1_Config>
 800568a:	4603      	mov	r3, r0
 800568c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800568e:	e00c      	b.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	3320      	adds	r3, #32
 8005694:	2100      	movs	r1, #0
 8005696:	4618      	mov	r0, r3
 8005698:	f000 fba6 	bl	8005de8 <RCCEx_PLLSAI2_Config>
 800569c:	4603      	mov	r3, r0
 800569e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80056a0:	e003      	b.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80056a2:	2301      	movs	r3, #1
 80056a4:	74fb      	strb	r3, [r7, #19]
      break;
 80056a6:	e000      	b.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80056a8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80056aa:	7cfb      	ldrb	r3, [r7, #19]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d10b      	bne.n	80056c8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80056b0:	4b76      	ldr	r3, [pc, #472]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80056b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056b6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80056be:	4973      	ldr	r1, [pc, #460]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80056c0:	4313      	orrs	r3, r2
 80056c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80056c6:	e001      	b.n	80056cc <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056c8:	7cfb      	ldrb	r3, [r7, #19]
 80056ca:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d041      	beq.n	800575c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80056dc:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80056e0:	d02a      	beq.n	8005738 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80056e2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80056e6:	d824      	bhi.n	8005732 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80056e8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80056ec:	d008      	beq.n	8005700 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80056ee:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80056f2:	d81e      	bhi.n	8005732 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d00a      	beq.n	800570e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80056f8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80056fc:	d010      	beq.n	8005720 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80056fe:	e018      	b.n	8005732 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005700:	4b62      	ldr	r3, [pc, #392]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005702:	68db      	ldr	r3, [r3, #12]
 8005704:	4a61      	ldr	r2, [pc, #388]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005706:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800570a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800570c:	e015      	b.n	800573a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	3304      	adds	r3, #4
 8005712:	2100      	movs	r1, #0
 8005714:	4618      	mov	r0, r3
 8005716:	f000 fa73 	bl	8005c00 <RCCEx_PLLSAI1_Config>
 800571a:	4603      	mov	r3, r0
 800571c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800571e:	e00c      	b.n	800573a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	3320      	adds	r3, #32
 8005724:	2100      	movs	r1, #0
 8005726:	4618      	mov	r0, r3
 8005728:	f000 fb5e 	bl	8005de8 <RCCEx_PLLSAI2_Config>
 800572c:	4603      	mov	r3, r0
 800572e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005730:	e003      	b.n	800573a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005732:	2301      	movs	r3, #1
 8005734:	74fb      	strb	r3, [r7, #19]
      break;
 8005736:	e000      	b.n	800573a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8005738:	bf00      	nop
    }

    if(ret == HAL_OK)
 800573a:	7cfb      	ldrb	r3, [r7, #19]
 800573c:	2b00      	cmp	r3, #0
 800573e:	d10b      	bne.n	8005758 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005740:	4b52      	ldr	r3, [pc, #328]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005742:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005746:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800574e:	494f      	ldr	r1, [pc, #316]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005750:	4313      	orrs	r3, r2
 8005752:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8005756:	e001      	b.n	800575c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005758:	7cfb      	ldrb	r3, [r7, #19]
 800575a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005764:	2b00      	cmp	r3, #0
 8005766:	f000 80a0 	beq.w	80058aa <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800576a:	2300      	movs	r3, #0
 800576c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800576e:	4b47      	ldr	r3, [pc, #284]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005770:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005772:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005776:	2b00      	cmp	r3, #0
 8005778:	d101      	bne.n	800577e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800577a:	2301      	movs	r3, #1
 800577c:	e000      	b.n	8005780 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800577e:	2300      	movs	r3, #0
 8005780:	2b00      	cmp	r3, #0
 8005782:	d00d      	beq.n	80057a0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005784:	4b41      	ldr	r3, [pc, #260]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005786:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005788:	4a40      	ldr	r2, [pc, #256]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800578a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800578e:	6593      	str	r3, [r2, #88]	; 0x58
 8005790:	4b3e      	ldr	r3, [pc, #248]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005792:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005794:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005798:	60bb      	str	r3, [r7, #8]
 800579a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800579c:	2301      	movs	r3, #1
 800579e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80057a0:	4b3b      	ldr	r3, [pc, #236]	; (8005890 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	4a3a      	ldr	r2, [pc, #232]	; (8005890 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80057a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80057aa:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80057ac:	f7fe fdae 	bl	800430c <HAL_GetTick>
 80057b0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80057b2:	e009      	b.n	80057c8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057b4:	f7fe fdaa 	bl	800430c <HAL_GetTick>
 80057b8:	4602      	mov	r2, r0
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	1ad3      	subs	r3, r2, r3
 80057be:	2b02      	cmp	r3, #2
 80057c0:	d902      	bls.n	80057c8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80057c2:	2303      	movs	r3, #3
 80057c4:	74fb      	strb	r3, [r7, #19]
        break;
 80057c6:	e005      	b.n	80057d4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80057c8:	4b31      	ldr	r3, [pc, #196]	; (8005890 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d0ef      	beq.n	80057b4 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80057d4:	7cfb      	ldrb	r3, [r7, #19]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d15c      	bne.n	8005894 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80057da:	4b2c      	ldr	r3, [pc, #176]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057e0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057e4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80057e6:	697b      	ldr	r3, [r7, #20]
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d01f      	beq.n	800582c <HAL_RCCEx_PeriphCLKConfig+0x200>
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80057f2:	697a      	ldr	r2, [r7, #20]
 80057f4:	429a      	cmp	r2, r3
 80057f6:	d019      	beq.n	800582c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80057f8:	4b24      	ldr	r3, [pc, #144]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005802:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005804:	4b21      	ldr	r3, [pc, #132]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005806:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800580a:	4a20      	ldr	r2, [pc, #128]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800580c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005810:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005814:	4b1d      	ldr	r3, [pc, #116]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005816:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800581a:	4a1c      	ldr	r2, [pc, #112]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800581c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005820:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005824:	4a19      	ldr	r2, [pc, #100]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005826:	697b      	ldr	r3, [r7, #20]
 8005828:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800582c:	697b      	ldr	r3, [r7, #20]
 800582e:	f003 0301 	and.w	r3, r3, #1
 8005832:	2b00      	cmp	r3, #0
 8005834:	d016      	beq.n	8005864 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005836:	f7fe fd69 	bl	800430c <HAL_GetTick>
 800583a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800583c:	e00b      	b.n	8005856 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800583e:	f7fe fd65 	bl	800430c <HAL_GetTick>
 8005842:	4602      	mov	r2, r0
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	1ad3      	subs	r3, r2, r3
 8005848:	f241 3288 	movw	r2, #5000	; 0x1388
 800584c:	4293      	cmp	r3, r2
 800584e:	d902      	bls.n	8005856 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8005850:	2303      	movs	r3, #3
 8005852:	74fb      	strb	r3, [r7, #19]
            break;
 8005854:	e006      	b.n	8005864 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005856:	4b0d      	ldr	r3, [pc, #52]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005858:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800585c:	f003 0302 	and.w	r3, r3, #2
 8005860:	2b00      	cmp	r3, #0
 8005862:	d0ec      	beq.n	800583e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8005864:	7cfb      	ldrb	r3, [r7, #19]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d10c      	bne.n	8005884 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800586a:	4b08      	ldr	r3, [pc, #32]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800586c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005870:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800587a:	4904      	ldr	r1, [pc, #16]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800587c:	4313      	orrs	r3, r2
 800587e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005882:	e009      	b.n	8005898 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005884:	7cfb      	ldrb	r3, [r7, #19]
 8005886:	74bb      	strb	r3, [r7, #18]
 8005888:	e006      	b.n	8005898 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800588a:	bf00      	nop
 800588c:	40021000 	.word	0x40021000
 8005890:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005894:	7cfb      	ldrb	r3, [r7, #19]
 8005896:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005898:	7c7b      	ldrb	r3, [r7, #17]
 800589a:	2b01      	cmp	r3, #1
 800589c:	d105      	bne.n	80058aa <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800589e:	4b9e      	ldr	r3, [pc, #632]	; (8005b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058a2:	4a9d      	ldr	r2, [pc, #628]	; (8005b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80058a8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f003 0301 	and.w	r3, r3, #1
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d00a      	beq.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80058b6:	4b98      	ldr	r3, [pc, #608]	; (8005b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058bc:	f023 0203 	bic.w	r2, r3, #3
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058c4:	4994      	ldr	r1, [pc, #592]	; (8005b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058c6:	4313      	orrs	r3, r2
 80058c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f003 0302 	and.w	r3, r3, #2
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d00a      	beq.n	80058ee <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80058d8:	4b8f      	ldr	r3, [pc, #572]	; (8005b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058de:	f023 020c 	bic.w	r2, r3, #12
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058e6:	498c      	ldr	r1, [pc, #560]	; (8005b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058e8:	4313      	orrs	r3, r2
 80058ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	f003 0304 	and.w	r3, r3, #4
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d00a      	beq.n	8005910 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80058fa:	4b87      	ldr	r3, [pc, #540]	; (8005b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005900:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005908:	4983      	ldr	r1, [pc, #524]	; (8005b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800590a:	4313      	orrs	r3, r2
 800590c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f003 0308 	and.w	r3, r3, #8
 8005918:	2b00      	cmp	r3, #0
 800591a:	d00a      	beq.n	8005932 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800591c:	4b7e      	ldr	r3, [pc, #504]	; (8005b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800591e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005922:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800592a:	497b      	ldr	r1, [pc, #492]	; (8005b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800592c:	4313      	orrs	r3, r2
 800592e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f003 0310 	and.w	r3, r3, #16
 800593a:	2b00      	cmp	r3, #0
 800593c:	d00a      	beq.n	8005954 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800593e:	4b76      	ldr	r3, [pc, #472]	; (8005b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005940:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005944:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800594c:	4972      	ldr	r1, [pc, #456]	; (8005b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800594e:	4313      	orrs	r3, r2
 8005950:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f003 0320 	and.w	r3, r3, #32
 800595c:	2b00      	cmp	r3, #0
 800595e:	d00a      	beq.n	8005976 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005960:	4b6d      	ldr	r3, [pc, #436]	; (8005b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005962:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005966:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800596e:	496a      	ldr	r1, [pc, #424]	; (8005b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005970:	4313      	orrs	r3, r2
 8005972:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800597e:	2b00      	cmp	r3, #0
 8005980:	d00a      	beq.n	8005998 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005982:	4b65      	ldr	r3, [pc, #404]	; (8005b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005984:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005988:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005990:	4961      	ldr	r1, [pc, #388]	; (8005b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005992:	4313      	orrs	r3, r2
 8005994:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d00a      	beq.n	80059ba <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80059a4:	4b5c      	ldr	r3, [pc, #368]	; (8005b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059aa:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80059b2:	4959      	ldr	r1, [pc, #356]	; (8005b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059b4:	4313      	orrs	r3, r2
 80059b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d00a      	beq.n	80059dc <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80059c6:	4b54      	ldr	r3, [pc, #336]	; (8005b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059cc:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80059d4:	4950      	ldr	r1, [pc, #320]	; (8005b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059d6:	4313      	orrs	r3, r2
 80059d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d00a      	beq.n	80059fe <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80059e8:	4b4b      	ldr	r3, [pc, #300]	; (8005b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059ee:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80059f6:	4948      	ldr	r1, [pc, #288]	; (8005b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059f8:	4313      	orrs	r3, r2
 80059fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d00a      	beq.n	8005a20 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005a0a:	4b43      	ldr	r3, [pc, #268]	; (8005b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a10:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a18:	493f      	ldr	r1, [pc, #252]	; (8005b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a1a:	4313      	orrs	r3, r2
 8005a1c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d028      	beq.n	8005a7e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005a2c:	4b3a      	ldr	r3, [pc, #232]	; (8005b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a32:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005a3a:	4937      	ldr	r1, [pc, #220]	; (8005b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a3c:	4313      	orrs	r3, r2
 8005a3e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005a46:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005a4a:	d106      	bne.n	8005a5a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005a4c:	4b32      	ldr	r3, [pc, #200]	; (8005b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a4e:	68db      	ldr	r3, [r3, #12]
 8005a50:	4a31      	ldr	r2, [pc, #196]	; (8005b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a52:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005a56:	60d3      	str	r3, [r2, #12]
 8005a58:	e011      	b.n	8005a7e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005a5e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005a62:	d10c      	bne.n	8005a7e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	3304      	adds	r3, #4
 8005a68:	2101      	movs	r1, #1
 8005a6a:	4618      	mov	r0, r3
 8005a6c:	f000 f8c8 	bl	8005c00 <RCCEx_PLLSAI1_Config>
 8005a70:	4603      	mov	r3, r0
 8005a72:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005a74:	7cfb      	ldrb	r3, [r7, #19]
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d001      	beq.n	8005a7e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8005a7a:	7cfb      	ldrb	r3, [r7, #19]
 8005a7c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d028      	beq.n	8005adc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005a8a:	4b23      	ldr	r3, [pc, #140]	; (8005b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a90:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a98:	491f      	ldr	r1, [pc, #124]	; (8005b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a9a:	4313      	orrs	r3, r2
 8005a9c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005aa4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005aa8:	d106      	bne.n	8005ab8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005aaa:	4b1b      	ldr	r3, [pc, #108]	; (8005b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005aac:	68db      	ldr	r3, [r3, #12]
 8005aae:	4a1a      	ldr	r2, [pc, #104]	; (8005b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005ab0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005ab4:	60d3      	str	r3, [r2, #12]
 8005ab6:	e011      	b.n	8005adc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005abc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005ac0:	d10c      	bne.n	8005adc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	3304      	adds	r3, #4
 8005ac6:	2101      	movs	r1, #1
 8005ac8:	4618      	mov	r0, r3
 8005aca:	f000 f899 	bl	8005c00 <RCCEx_PLLSAI1_Config>
 8005ace:	4603      	mov	r3, r0
 8005ad0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005ad2:	7cfb      	ldrb	r3, [r7, #19]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d001      	beq.n	8005adc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8005ad8:	7cfb      	ldrb	r3, [r7, #19]
 8005ada:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d02b      	beq.n	8005b40 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005ae8:	4b0b      	ldr	r3, [pc, #44]	; (8005b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005aea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005aee:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005af6:	4908      	ldr	r1, [pc, #32]	; (8005b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005af8:	4313      	orrs	r3, r2
 8005afa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005b02:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005b06:	d109      	bne.n	8005b1c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005b08:	4b03      	ldr	r3, [pc, #12]	; (8005b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b0a:	68db      	ldr	r3, [r3, #12]
 8005b0c:	4a02      	ldr	r2, [pc, #8]	; (8005b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b0e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005b12:	60d3      	str	r3, [r2, #12]
 8005b14:	e014      	b.n	8005b40 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8005b16:	bf00      	nop
 8005b18:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005b20:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005b24:	d10c      	bne.n	8005b40 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	3304      	adds	r3, #4
 8005b2a:	2101      	movs	r1, #1
 8005b2c:	4618      	mov	r0, r3
 8005b2e:	f000 f867 	bl	8005c00 <RCCEx_PLLSAI1_Config>
 8005b32:	4603      	mov	r3, r0
 8005b34:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005b36:	7cfb      	ldrb	r3, [r7, #19]
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d001      	beq.n	8005b40 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8005b3c:	7cfb      	ldrb	r3, [r7, #19]
 8005b3e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d02f      	beq.n	8005bac <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005b4c:	4b2b      	ldr	r3, [pc, #172]	; (8005bfc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005b4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b52:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005b5a:	4928      	ldr	r1, [pc, #160]	; (8005bfc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005b5c:	4313      	orrs	r3, r2
 8005b5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005b66:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005b6a:	d10d      	bne.n	8005b88 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	3304      	adds	r3, #4
 8005b70:	2102      	movs	r1, #2
 8005b72:	4618      	mov	r0, r3
 8005b74:	f000 f844 	bl	8005c00 <RCCEx_PLLSAI1_Config>
 8005b78:	4603      	mov	r3, r0
 8005b7a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005b7c:	7cfb      	ldrb	r3, [r7, #19]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d014      	beq.n	8005bac <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005b82:	7cfb      	ldrb	r3, [r7, #19]
 8005b84:	74bb      	strb	r3, [r7, #18]
 8005b86:	e011      	b.n	8005bac <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005b8c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005b90:	d10c      	bne.n	8005bac <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	3320      	adds	r3, #32
 8005b96:	2102      	movs	r1, #2
 8005b98:	4618      	mov	r0, r3
 8005b9a:	f000 f925 	bl	8005de8 <RCCEx_PLLSAI2_Config>
 8005b9e:	4603      	mov	r3, r0
 8005ba0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005ba2:	7cfb      	ldrb	r3, [r7, #19]
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d001      	beq.n	8005bac <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005ba8:	7cfb      	ldrb	r3, [r7, #19]
 8005baa:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d00a      	beq.n	8005bce <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005bb8:	4b10      	ldr	r3, [pc, #64]	; (8005bfc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005bba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bbe:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005bc6:	490d      	ldr	r1, [pc, #52]	; (8005bfc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005bc8:	4313      	orrs	r3, r2
 8005bca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d00b      	beq.n	8005bf2 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005bda:	4b08      	ldr	r3, [pc, #32]	; (8005bfc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005bdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005be0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005bea:	4904      	ldr	r1, [pc, #16]	; (8005bfc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005bec:	4313      	orrs	r3, r2
 8005bee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005bf2:	7cbb      	ldrb	r3, [r7, #18]
}
 8005bf4:	4618      	mov	r0, r3
 8005bf6:	3718      	adds	r7, #24
 8005bf8:	46bd      	mov	sp, r7
 8005bfa:	bd80      	pop	{r7, pc}
 8005bfc:	40021000 	.word	0x40021000

08005c00 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005c00:	b580      	push	{r7, lr}
 8005c02:	b084      	sub	sp, #16
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	6078      	str	r0, [r7, #4]
 8005c08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005c0e:	4b75      	ldr	r3, [pc, #468]	; (8005de4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c10:	68db      	ldr	r3, [r3, #12]
 8005c12:	f003 0303 	and.w	r3, r3, #3
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d018      	beq.n	8005c4c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005c1a:	4b72      	ldr	r3, [pc, #456]	; (8005de4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c1c:	68db      	ldr	r3, [r3, #12]
 8005c1e:	f003 0203 	and.w	r2, r3, #3
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	429a      	cmp	r2, r3
 8005c28:	d10d      	bne.n	8005c46 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
       ||
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d009      	beq.n	8005c46 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005c32:	4b6c      	ldr	r3, [pc, #432]	; (8005de4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c34:	68db      	ldr	r3, [r3, #12]
 8005c36:	091b      	lsrs	r3, r3, #4
 8005c38:	f003 0307 	and.w	r3, r3, #7
 8005c3c:	1c5a      	adds	r2, r3, #1
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	685b      	ldr	r3, [r3, #4]
       ||
 8005c42:	429a      	cmp	r2, r3
 8005c44:	d047      	beq.n	8005cd6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005c46:	2301      	movs	r3, #1
 8005c48:	73fb      	strb	r3, [r7, #15]
 8005c4a:	e044      	b.n	8005cd6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	2b03      	cmp	r3, #3
 8005c52:	d018      	beq.n	8005c86 <RCCEx_PLLSAI1_Config+0x86>
 8005c54:	2b03      	cmp	r3, #3
 8005c56:	d825      	bhi.n	8005ca4 <RCCEx_PLLSAI1_Config+0xa4>
 8005c58:	2b01      	cmp	r3, #1
 8005c5a:	d002      	beq.n	8005c62 <RCCEx_PLLSAI1_Config+0x62>
 8005c5c:	2b02      	cmp	r3, #2
 8005c5e:	d009      	beq.n	8005c74 <RCCEx_PLLSAI1_Config+0x74>
 8005c60:	e020      	b.n	8005ca4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005c62:	4b60      	ldr	r3, [pc, #384]	; (8005de4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f003 0302 	and.w	r3, r3, #2
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d11d      	bne.n	8005caa <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005c6e:	2301      	movs	r3, #1
 8005c70:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005c72:	e01a      	b.n	8005caa <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005c74:	4b5b      	ldr	r3, [pc, #364]	; (8005de4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d116      	bne.n	8005cae <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005c80:	2301      	movs	r3, #1
 8005c82:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005c84:	e013      	b.n	8005cae <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005c86:	4b57      	ldr	r3, [pc, #348]	; (8005de4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d10f      	bne.n	8005cb2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005c92:	4b54      	ldr	r3, [pc, #336]	; (8005de4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d109      	bne.n	8005cb2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005c9e:	2301      	movs	r3, #1
 8005ca0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005ca2:	e006      	b.n	8005cb2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005ca4:	2301      	movs	r3, #1
 8005ca6:	73fb      	strb	r3, [r7, #15]
      break;
 8005ca8:	e004      	b.n	8005cb4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005caa:	bf00      	nop
 8005cac:	e002      	b.n	8005cb4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005cae:	bf00      	nop
 8005cb0:	e000      	b.n	8005cb4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005cb2:	bf00      	nop
    }

    if(status == HAL_OK)
 8005cb4:	7bfb      	ldrb	r3, [r7, #15]
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d10d      	bne.n	8005cd6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005cba:	4b4a      	ldr	r3, [pc, #296]	; (8005de4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005cbc:	68db      	ldr	r3, [r3, #12]
 8005cbe:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6819      	ldr	r1, [r3, #0]
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	685b      	ldr	r3, [r3, #4]
 8005cca:	3b01      	subs	r3, #1
 8005ccc:	011b      	lsls	r3, r3, #4
 8005cce:	430b      	orrs	r3, r1
 8005cd0:	4944      	ldr	r1, [pc, #272]	; (8005de4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005cd2:	4313      	orrs	r3, r2
 8005cd4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005cd6:	7bfb      	ldrb	r3, [r7, #15]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d17d      	bne.n	8005dd8 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005cdc:	4b41      	ldr	r3, [pc, #260]	; (8005de4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	4a40      	ldr	r2, [pc, #256]	; (8005de4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ce2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005ce6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005ce8:	f7fe fb10 	bl	800430c <HAL_GetTick>
 8005cec:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005cee:	e009      	b.n	8005d04 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005cf0:	f7fe fb0c 	bl	800430c <HAL_GetTick>
 8005cf4:	4602      	mov	r2, r0
 8005cf6:	68bb      	ldr	r3, [r7, #8]
 8005cf8:	1ad3      	subs	r3, r2, r3
 8005cfa:	2b02      	cmp	r3, #2
 8005cfc:	d902      	bls.n	8005d04 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005cfe:	2303      	movs	r3, #3
 8005d00:	73fb      	strb	r3, [r7, #15]
        break;
 8005d02:	e005      	b.n	8005d10 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005d04:	4b37      	ldr	r3, [pc, #220]	; (8005de4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d1ef      	bne.n	8005cf0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005d10:	7bfb      	ldrb	r3, [r7, #15]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d160      	bne.n	8005dd8 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d111      	bne.n	8005d40 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005d1c:	4b31      	ldr	r3, [pc, #196]	; (8005de4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d1e:	691b      	ldr	r3, [r3, #16]
 8005d20:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005d24:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d28:	687a      	ldr	r2, [r7, #4]
 8005d2a:	6892      	ldr	r2, [r2, #8]
 8005d2c:	0211      	lsls	r1, r2, #8
 8005d2e:	687a      	ldr	r2, [r7, #4]
 8005d30:	68d2      	ldr	r2, [r2, #12]
 8005d32:	0912      	lsrs	r2, r2, #4
 8005d34:	0452      	lsls	r2, r2, #17
 8005d36:	430a      	orrs	r2, r1
 8005d38:	492a      	ldr	r1, [pc, #168]	; (8005de4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d3a:	4313      	orrs	r3, r2
 8005d3c:	610b      	str	r3, [r1, #16]
 8005d3e:	e027      	b.n	8005d90 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005d40:	683b      	ldr	r3, [r7, #0]
 8005d42:	2b01      	cmp	r3, #1
 8005d44:	d112      	bne.n	8005d6c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005d46:	4b27      	ldr	r3, [pc, #156]	; (8005de4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d48:	691b      	ldr	r3, [r3, #16]
 8005d4a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8005d4e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005d52:	687a      	ldr	r2, [r7, #4]
 8005d54:	6892      	ldr	r2, [r2, #8]
 8005d56:	0211      	lsls	r1, r2, #8
 8005d58:	687a      	ldr	r2, [r7, #4]
 8005d5a:	6912      	ldr	r2, [r2, #16]
 8005d5c:	0852      	lsrs	r2, r2, #1
 8005d5e:	3a01      	subs	r2, #1
 8005d60:	0552      	lsls	r2, r2, #21
 8005d62:	430a      	orrs	r2, r1
 8005d64:	491f      	ldr	r1, [pc, #124]	; (8005de4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d66:	4313      	orrs	r3, r2
 8005d68:	610b      	str	r3, [r1, #16]
 8005d6a:	e011      	b.n	8005d90 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005d6c:	4b1d      	ldr	r3, [pc, #116]	; (8005de4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d6e:	691b      	ldr	r3, [r3, #16]
 8005d70:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005d74:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005d78:	687a      	ldr	r2, [r7, #4]
 8005d7a:	6892      	ldr	r2, [r2, #8]
 8005d7c:	0211      	lsls	r1, r2, #8
 8005d7e:	687a      	ldr	r2, [r7, #4]
 8005d80:	6952      	ldr	r2, [r2, #20]
 8005d82:	0852      	lsrs	r2, r2, #1
 8005d84:	3a01      	subs	r2, #1
 8005d86:	0652      	lsls	r2, r2, #25
 8005d88:	430a      	orrs	r2, r1
 8005d8a:	4916      	ldr	r1, [pc, #88]	; (8005de4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d8c:	4313      	orrs	r3, r2
 8005d8e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005d90:	4b14      	ldr	r3, [pc, #80]	; (8005de4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	4a13      	ldr	r2, [pc, #76]	; (8005de4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d96:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005d9a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d9c:	f7fe fab6 	bl	800430c <HAL_GetTick>
 8005da0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005da2:	e009      	b.n	8005db8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005da4:	f7fe fab2 	bl	800430c <HAL_GetTick>
 8005da8:	4602      	mov	r2, r0
 8005daa:	68bb      	ldr	r3, [r7, #8]
 8005dac:	1ad3      	subs	r3, r2, r3
 8005dae:	2b02      	cmp	r3, #2
 8005db0:	d902      	bls.n	8005db8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8005db2:	2303      	movs	r3, #3
 8005db4:	73fb      	strb	r3, [r7, #15]
          break;
 8005db6:	e005      	b.n	8005dc4 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005db8:	4b0a      	ldr	r3, [pc, #40]	; (8005de4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d0ef      	beq.n	8005da4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005dc4:	7bfb      	ldrb	r3, [r7, #15]
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d106      	bne.n	8005dd8 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005dca:	4b06      	ldr	r3, [pc, #24]	; (8005de4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005dcc:	691a      	ldr	r2, [r3, #16]
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	699b      	ldr	r3, [r3, #24]
 8005dd2:	4904      	ldr	r1, [pc, #16]	; (8005de4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005dd4:	4313      	orrs	r3, r2
 8005dd6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005dd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005dda:	4618      	mov	r0, r3
 8005ddc:	3710      	adds	r7, #16
 8005dde:	46bd      	mov	sp, r7
 8005de0:	bd80      	pop	{r7, pc}
 8005de2:	bf00      	nop
 8005de4:	40021000 	.word	0x40021000

08005de8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	b084      	sub	sp, #16
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
 8005df0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005df2:	2300      	movs	r3, #0
 8005df4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005df6:	4b6a      	ldr	r3, [pc, #424]	; (8005fa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005df8:	68db      	ldr	r3, [r3, #12]
 8005dfa:	f003 0303 	and.w	r3, r3, #3
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d018      	beq.n	8005e34 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005e02:	4b67      	ldr	r3, [pc, #412]	; (8005fa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e04:	68db      	ldr	r3, [r3, #12]
 8005e06:	f003 0203 	and.w	r2, r3, #3
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	429a      	cmp	r2, r3
 8005e10:	d10d      	bne.n	8005e2e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
       ||
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d009      	beq.n	8005e2e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005e1a:	4b61      	ldr	r3, [pc, #388]	; (8005fa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e1c:	68db      	ldr	r3, [r3, #12]
 8005e1e:	091b      	lsrs	r3, r3, #4
 8005e20:	f003 0307 	and.w	r3, r3, #7
 8005e24:	1c5a      	adds	r2, r3, #1
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	685b      	ldr	r3, [r3, #4]
       ||
 8005e2a:	429a      	cmp	r2, r3
 8005e2c:	d047      	beq.n	8005ebe <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005e2e:	2301      	movs	r3, #1
 8005e30:	73fb      	strb	r3, [r7, #15]
 8005e32:	e044      	b.n	8005ebe <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	2b03      	cmp	r3, #3
 8005e3a:	d018      	beq.n	8005e6e <RCCEx_PLLSAI2_Config+0x86>
 8005e3c:	2b03      	cmp	r3, #3
 8005e3e:	d825      	bhi.n	8005e8c <RCCEx_PLLSAI2_Config+0xa4>
 8005e40:	2b01      	cmp	r3, #1
 8005e42:	d002      	beq.n	8005e4a <RCCEx_PLLSAI2_Config+0x62>
 8005e44:	2b02      	cmp	r3, #2
 8005e46:	d009      	beq.n	8005e5c <RCCEx_PLLSAI2_Config+0x74>
 8005e48:	e020      	b.n	8005e8c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005e4a:	4b55      	ldr	r3, [pc, #340]	; (8005fa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f003 0302 	and.w	r3, r3, #2
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d11d      	bne.n	8005e92 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8005e56:	2301      	movs	r3, #1
 8005e58:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005e5a:	e01a      	b.n	8005e92 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005e5c:	4b50      	ldr	r3, [pc, #320]	; (8005fa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d116      	bne.n	8005e96 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8005e68:	2301      	movs	r3, #1
 8005e6a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005e6c:	e013      	b.n	8005e96 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005e6e:	4b4c      	ldr	r3, [pc, #304]	; (8005fa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d10f      	bne.n	8005e9a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005e7a:	4b49      	ldr	r3, [pc, #292]	; (8005fa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d109      	bne.n	8005e9a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8005e86:	2301      	movs	r3, #1
 8005e88:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005e8a:	e006      	b.n	8005e9a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005e8c:	2301      	movs	r3, #1
 8005e8e:	73fb      	strb	r3, [r7, #15]
      break;
 8005e90:	e004      	b.n	8005e9c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005e92:	bf00      	nop
 8005e94:	e002      	b.n	8005e9c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005e96:	bf00      	nop
 8005e98:	e000      	b.n	8005e9c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005e9a:	bf00      	nop
    }

    if(status == HAL_OK)
 8005e9c:	7bfb      	ldrb	r3, [r7, #15]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d10d      	bne.n	8005ebe <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005ea2:	4b3f      	ldr	r3, [pc, #252]	; (8005fa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005ea4:	68db      	ldr	r3, [r3, #12]
 8005ea6:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	6819      	ldr	r1, [r3, #0]
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	685b      	ldr	r3, [r3, #4]
 8005eb2:	3b01      	subs	r3, #1
 8005eb4:	011b      	lsls	r3, r3, #4
 8005eb6:	430b      	orrs	r3, r1
 8005eb8:	4939      	ldr	r1, [pc, #228]	; (8005fa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005eba:	4313      	orrs	r3, r2
 8005ebc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005ebe:	7bfb      	ldrb	r3, [r7, #15]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d167      	bne.n	8005f94 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005ec4:	4b36      	ldr	r3, [pc, #216]	; (8005fa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	4a35      	ldr	r2, [pc, #212]	; (8005fa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005eca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005ece:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005ed0:	f7fe fa1c 	bl	800430c <HAL_GetTick>
 8005ed4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005ed6:	e009      	b.n	8005eec <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005ed8:	f7fe fa18 	bl	800430c <HAL_GetTick>
 8005edc:	4602      	mov	r2, r0
 8005ede:	68bb      	ldr	r3, [r7, #8]
 8005ee0:	1ad3      	subs	r3, r2, r3
 8005ee2:	2b02      	cmp	r3, #2
 8005ee4:	d902      	bls.n	8005eec <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005ee6:	2303      	movs	r3, #3
 8005ee8:	73fb      	strb	r3, [r7, #15]
        break;
 8005eea:	e005      	b.n	8005ef8 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005eec:	4b2c      	ldr	r3, [pc, #176]	; (8005fa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d1ef      	bne.n	8005ed8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005ef8:	7bfb      	ldrb	r3, [r7, #15]
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d14a      	bne.n	8005f94 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005efe:	683b      	ldr	r3, [r7, #0]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d111      	bne.n	8005f28 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005f04:	4b26      	ldr	r3, [pc, #152]	; (8005fa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f06:	695b      	ldr	r3, [r3, #20]
 8005f08:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005f0c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f10:	687a      	ldr	r2, [r7, #4]
 8005f12:	6892      	ldr	r2, [r2, #8]
 8005f14:	0211      	lsls	r1, r2, #8
 8005f16:	687a      	ldr	r2, [r7, #4]
 8005f18:	68d2      	ldr	r2, [r2, #12]
 8005f1a:	0912      	lsrs	r2, r2, #4
 8005f1c:	0452      	lsls	r2, r2, #17
 8005f1e:	430a      	orrs	r2, r1
 8005f20:	491f      	ldr	r1, [pc, #124]	; (8005fa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f22:	4313      	orrs	r3, r2
 8005f24:	614b      	str	r3, [r1, #20]
 8005f26:	e011      	b.n	8005f4c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005f28:	4b1d      	ldr	r3, [pc, #116]	; (8005fa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f2a:	695b      	ldr	r3, [r3, #20]
 8005f2c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005f30:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005f34:	687a      	ldr	r2, [r7, #4]
 8005f36:	6892      	ldr	r2, [r2, #8]
 8005f38:	0211      	lsls	r1, r2, #8
 8005f3a:	687a      	ldr	r2, [r7, #4]
 8005f3c:	6912      	ldr	r2, [r2, #16]
 8005f3e:	0852      	lsrs	r2, r2, #1
 8005f40:	3a01      	subs	r2, #1
 8005f42:	0652      	lsls	r2, r2, #25
 8005f44:	430a      	orrs	r2, r1
 8005f46:	4916      	ldr	r1, [pc, #88]	; (8005fa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f48:	4313      	orrs	r3, r2
 8005f4a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005f4c:	4b14      	ldr	r3, [pc, #80]	; (8005fa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	4a13      	ldr	r2, [pc, #76]	; (8005fa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f52:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005f56:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f58:	f7fe f9d8 	bl	800430c <HAL_GetTick>
 8005f5c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005f5e:	e009      	b.n	8005f74 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005f60:	f7fe f9d4 	bl	800430c <HAL_GetTick>
 8005f64:	4602      	mov	r2, r0
 8005f66:	68bb      	ldr	r3, [r7, #8]
 8005f68:	1ad3      	subs	r3, r2, r3
 8005f6a:	2b02      	cmp	r3, #2
 8005f6c:	d902      	bls.n	8005f74 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8005f6e:	2303      	movs	r3, #3
 8005f70:	73fb      	strb	r3, [r7, #15]
          break;
 8005f72:	e005      	b.n	8005f80 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005f74:	4b0a      	ldr	r3, [pc, #40]	; (8005fa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d0ef      	beq.n	8005f60 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005f80:	7bfb      	ldrb	r3, [r7, #15]
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d106      	bne.n	8005f94 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005f86:	4b06      	ldr	r3, [pc, #24]	; (8005fa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f88:	695a      	ldr	r2, [r3, #20]
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	695b      	ldr	r3, [r3, #20]
 8005f8e:	4904      	ldr	r1, [pc, #16]	; (8005fa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f90:	4313      	orrs	r3, r2
 8005f92:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005f94:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f96:	4618      	mov	r0, r3
 8005f98:	3710      	adds	r7, #16
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	bd80      	pop	{r7, pc}
 8005f9e:	bf00      	nop
 8005fa0:	40021000 	.word	0x40021000

08005fa4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b084      	sub	sp, #16
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d101      	bne.n	8005fb6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005fb2:	2301      	movs	r3, #1
 8005fb4:	e095      	b.n	80060e2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d108      	bne.n	8005fd0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	685b      	ldr	r3, [r3, #4]
 8005fc2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005fc6:	d009      	beq.n	8005fdc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	2200      	movs	r2, #0
 8005fcc:	61da      	str	r2, [r3, #28]
 8005fce:	e005      	b.n	8005fdc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	2200      	movs	r2, #0
 8005fd4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	2200      	movs	r2, #0
 8005fda:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2200      	movs	r2, #0
 8005fe0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005fe8:	b2db      	uxtb	r3, r3
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d106      	bne.n	8005ffc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005ff6:	6878      	ldr	r0, [r7, #4]
 8005ff8:	f7fb fb38 	bl	800166c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2202      	movs	r2, #2
 8006000:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	681a      	ldr	r2, [r3, #0]
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006012:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	68db      	ldr	r3, [r3, #12]
 8006018:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800601c:	d902      	bls.n	8006024 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800601e:	2300      	movs	r3, #0
 8006020:	60fb      	str	r3, [r7, #12]
 8006022:	e002      	b.n	800602a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006024:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006028:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	68db      	ldr	r3, [r3, #12]
 800602e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8006032:	d007      	beq.n	8006044 <HAL_SPI_Init+0xa0>
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	68db      	ldr	r3, [r3, #12]
 8006038:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800603c:	d002      	beq.n	8006044 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	2200      	movs	r2, #0
 8006042:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	685b      	ldr	r3, [r3, #4]
 8006048:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	689b      	ldr	r3, [r3, #8]
 8006050:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006054:	431a      	orrs	r2, r3
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	691b      	ldr	r3, [r3, #16]
 800605a:	f003 0302 	and.w	r3, r3, #2
 800605e:	431a      	orrs	r2, r3
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	695b      	ldr	r3, [r3, #20]
 8006064:	f003 0301 	and.w	r3, r3, #1
 8006068:	431a      	orrs	r2, r3
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	699b      	ldr	r3, [r3, #24]
 800606e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006072:	431a      	orrs	r2, r3
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	69db      	ldr	r3, [r3, #28]
 8006078:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800607c:	431a      	orrs	r2, r3
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	6a1b      	ldr	r3, [r3, #32]
 8006082:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006086:	ea42 0103 	orr.w	r1, r2, r3
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800608e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	430a      	orrs	r2, r1
 8006098:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	699b      	ldr	r3, [r3, #24]
 800609e:	0c1b      	lsrs	r3, r3, #16
 80060a0:	f003 0204 	and.w	r2, r3, #4
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060a8:	f003 0310 	and.w	r3, r3, #16
 80060ac:	431a      	orrs	r2, r3
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060b2:	f003 0308 	and.w	r3, r3, #8
 80060b6:	431a      	orrs	r2, r3
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	68db      	ldr	r3, [r3, #12]
 80060bc:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80060c0:	ea42 0103 	orr.w	r1, r2, r3
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	430a      	orrs	r2, r1
 80060d0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	2200      	movs	r2, #0
 80060d6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2201      	movs	r2, #1
 80060dc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80060e0:	2300      	movs	r3, #0
}
 80060e2:	4618      	mov	r0, r3
 80060e4:	3710      	adds	r7, #16
 80060e6:	46bd      	mov	sp, r7
 80060e8:	bd80      	pop	{r7, pc}

080060ea <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80060ea:	b580      	push	{r7, lr}
 80060ec:	b088      	sub	sp, #32
 80060ee:	af00      	add	r7, sp, #0
 80060f0:	60f8      	str	r0, [r7, #12]
 80060f2:	60b9      	str	r1, [r7, #8]
 80060f4:	603b      	str	r3, [r7, #0]
 80060f6:	4613      	mov	r3, r2
 80060f8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80060fa:	2300      	movs	r3, #0
 80060fc:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006104:	2b01      	cmp	r3, #1
 8006106:	d101      	bne.n	800610c <HAL_SPI_Transmit+0x22>
 8006108:	2302      	movs	r3, #2
 800610a:	e15f      	b.n	80063cc <HAL_SPI_Transmit+0x2e2>
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	2201      	movs	r2, #1
 8006110:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006114:	f7fe f8fa 	bl	800430c <HAL_GetTick>
 8006118:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800611a:	88fb      	ldrh	r3, [r7, #6]
 800611c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006124:	b2db      	uxtb	r3, r3
 8006126:	2b01      	cmp	r3, #1
 8006128:	d002      	beq.n	8006130 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800612a:	2302      	movs	r3, #2
 800612c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800612e:	e148      	b.n	80063c2 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8006130:	68bb      	ldr	r3, [r7, #8]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d002      	beq.n	800613c <HAL_SPI_Transmit+0x52>
 8006136:	88fb      	ldrh	r3, [r7, #6]
 8006138:	2b00      	cmp	r3, #0
 800613a:	d102      	bne.n	8006142 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800613c:	2301      	movs	r3, #1
 800613e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006140:	e13f      	b.n	80063c2 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	2203      	movs	r2, #3
 8006146:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	2200      	movs	r2, #0
 800614e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	68ba      	ldr	r2, [r7, #8]
 8006154:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	88fa      	ldrh	r2, [r7, #6]
 800615a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	88fa      	ldrh	r2, [r7, #6]
 8006160:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	2200      	movs	r2, #0
 8006166:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	2200      	movs	r2, #0
 800616c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	2200      	movs	r2, #0
 8006174:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	2200      	movs	r2, #0
 800617c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	2200      	movs	r2, #0
 8006182:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	689b      	ldr	r3, [r3, #8]
 8006188:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800618c:	d10f      	bne.n	80061ae <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	681a      	ldr	r2, [r3, #0]
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800619c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	681a      	ldr	r2, [r3, #0]
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80061ac:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061b8:	2b40      	cmp	r3, #64	; 0x40
 80061ba:	d007      	beq.n	80061cc <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	681a      	ldr	r2, [r3, #0]
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80061ca:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	68db      	ldr	r3, [r3, #12]
 80061d0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80061d4:	d94f      	bls.n	8006276 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	685b      	ldr	r3, [r3, #4]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d002      	beq.n	80061e4 <HAL_SPI_Transmit+0xfa>
 80061de:	8afb      	ldrh	r3, [r7, #22]
 80061e0:	2b01      	cmp	r3, #1
 80061e2:	d142      	bne.n	800626a <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061e8:	881a      	ldrh	r2, [r3, #0]
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061f4:	1c9a      	adds	r2, r3, #2
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80061fe:	b29b      	uxth	r3, r3
 8006200:	3b01      	subs	r3, #1
 8006202:	b29a      	uxth	r2, r3
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006208:	e02f      	b.n	800626a <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	689b      	ldr	r3, [r3, #8]
 8006210:	f003 0302 	and.w	r3, r3, #2
 8006214:	2b02      	cmp	r3, #2
 8006216:	d112      	bne.n	800623e <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800621c:	881a      	ldrh	r2, [r3, #0]
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006228:	1c9a      	adds	r2, r3, #2
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006232:	b29b      	uxth	r3, r3
 8006234:	3b01      	subs	r3, #1
 8006236:	b29a      	uxth	r2, r3
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800623c:	e015      	b.n	800626a <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800623e:	f7fe f865 	bl	800430c <HAL_GetTick>
 8006242:	4602      	mov	r2, r0
 8006244:	69bb      	ldr	r3, [r7, #24]
 8006246:	1ad3      	subs	r3, r2, r3
 8006248:	683a      	ldr	r2, [r7, #0]
 800624a:	429a      	cmp	r2, r3
 800624c:	d803      	bhi.n	8006256 <HAL_SPI_Transmit+0x16c>
 800624e:	683b      	ldr	r3, [r7, #0]
 8006250:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006254:	d102      	bne.n	800625c <HAL_SPI_Transmit+0x172>
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	2b00      	cmp	r3, #0
 800625a:	d106      	bne.n	800626a <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 800625c:	2303      	movs	r3, #3
 800625e:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	2201      	movs	r2, #1
 8006264:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 8006268:	e0ab      	b.n	80063c2 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800626e:	b29b      	uxth	r3, r3
 8006270:	2b00      	cmp	r3, #0
 8006272:	d1ca      	bne.n	800620a <HAL_SPI_Transmit+0x120>
 8006274:	e080      	b.n	8006378 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	685b      	ldr	r3, [r3, #4]
 800627a:	2b00      	cmp	r3, #0
 800627c:	d002      	beq.n	8006284 <HAL_SPI_Transmit+0x19a>
 800627e:	8afb      	ldrh	r3, [r7, #22]
 8006280:	2b01      	cmp	r3, #1
 8006282:	d174      	bne.n	800636e <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006288:	b29b      	uxth	r3, r3
 800628a:	2b01      	cmp	r3, #1
 800628c:	d912      	bls.n	80062b4 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006292:	881a      	ldrh	r2, [r3, #0]
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800629e:	1c9a      	adds	r2, r3, #2
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80062a8:	b29b      	uxth	r3, r3
 80062aa:	3b02      	subs	r3, #2
 80062ac:	b29a      	uxth	r2, r3
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80062b2:	e05c      	b.n	800636e <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	330c      	adds	r3, #12
 80062be:	7812      	ldrb	r2, [r2, #0]
 80062c0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062c6:	1c5a      	adds	r2, r3, #1
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80062d0:	b29b      	uxth	r3, r3
 80062d2:	3b01      	subs	r3, #1
 80062d4:	b29a      	uxth	r2, r3
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80062da:	e048      	b.n	800636e <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	689b      	ldr	r3, [r3, #8]
 80062e2:	f003 0302 	and.w	r3, r3, #2
 80062e6:	2b02      	cmp	r3, #2
 80062e8:	d12b      	bne.n	8006342 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80062ee:	b29b      	uxth	r3, r3
 80062f0:	2b01      	cmp	r3, #1
 80062f2:	d912      	bls.n	800631a <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062f8:	881a      	ldrh	r2, [r3, #0]
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006304:	1c9a      	adds	r2, r3, #2
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800630e:	b29b      	uxth	r3, r3
 8006310:	3b02      	subs	r3, #2
 8006312:	b29a      	uxth	r2, r3
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006318:	e029      	b.n	800636e <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	330c      	adds	r3, #12
 8006324:	7812      	ldrb	r2, [r2, #0]
 8006326:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800632c:	1c5a      	adds	r2, r3, #1
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006336:	b29b      	uxth	r3, r3
 8006338:	3b01      	subs	r3, #1
 800633a:	b29a      	uxth	r2, r3
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006340:	e015      	b.n	800636e <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006342:	f7fd ffe3 	bl	800430c <HAL_GetTick>
 8006346:	4602      	mov	r2, r0
 8006348:	69bb      	ldr	r3, [r7, #24]
 800634a:	1ad3      	subs	r3, r2, r3
 800634c:	683a      	ldr	r2, [r7, #0]
 800634e:	429a      	cmp	r2, r3
 8006350:	d803      	bhi.n	800635a <HAL_SPI_Transmit+0x270>
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006358:	d102      	bne.n	8006360 <HAL_SPI_Transmit+0x276>
 800635a:	683b      	ldr	r3, [r7, #0]
 800635c:	2b00      	cmp	r3, #0
 800635e:	d106      	bne.n	800636e <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8006360:	2303      	movs	r3, #3
 8006362:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	2201      	movs	r2, #1
 8006368:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 800636c:	e029      	b.n	80063c2 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006372:	b29b      	uxth	r3, r3
 8006374:	2b00      	cmp	r3, #0
 8006376:	d1b1      	bne.n	80062dc <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006378:	69ba      	ldr	r2, [r7, #24]
 800637a:	6839      	ldr	r1, [r7, #0]
 800637c:	68f8      	ldr	r0, [r7, #12]
 800637e:	f000 fcf9 	bl	8006d74 <SPI_EndRxTxTransaction>
 8006382:	4603      	mov	r3, r0
 8006384:	2b00      	cmp	r3, #0
 8006386:	d002      	beq.n	800638e <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	2220      	movs	r2, #32
 800638c:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	689b      	ldr	r3, [r3, #8]
 8006392:	2b00      	cmp	r3, #0
 8006394:	d10a      	bne.n	80063ac <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006396:	2300      	movs	r3, #0
 8006398:	613b      	str	r3, [r7, #16]
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	68db      	ldr	r3, [r3, #12]
 80063a0:	613b      	str	r3, [r7, #16]
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	689b      	ldr	r3, [r3, #8]
 80063a8:	613b      	str	r3, [r7, #16]
 80063aa:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d002      	beq.n	80063ba <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 80063b4:	2301      	movs	r3, #1
 80063b6:	77fb      	strb	r3, [r7, #31]
 80063b8:	e003      	b.n	80063c2 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	2201      	movs	r2, #1
 80063be:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	2200      	movs	r2, #0
 80063c6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80063ca:	7ffb      	ldrb	r3, [r7, #31]
}
 80063cc:	4618      	mov	r0, r3
 80063ce:	3720      	adds	r7, #32
 80063d0:	46bd      	mov	sp, r7
 80063d2:	bd80      	pop	{r7, pc}

080063d4 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80063d4:	b580      	push	{r7, lr}
 80063d6:	b088      	sub	sp, #32
 80063d8:	af02      	add	r7, sp, #8
 80063da:	60f8      	str	r0, [r7, #12]
 80063dc:	60b9      	str	r1, [r7, #8]
 80063de:	603b      	str	r3, [r7, #0]
 80063e0:	4613      	mov	r3, r2
 80063e2:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80063e4:	2300      	movs	r3, #0
 80063e6:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80063ee:	b2db      	uxtb	r3, r3
 80063f0:	2b01      	cmp	r3, #1
 80063f2:	d002      	beq.n	80063fa <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 80063f4:	2302      	movs	r3, #2
 80063f6:	75fb      	strb	r3, [r7, #23]
    goto error;
 80063f8:	e11a      	b.n	8006630 <HAL_SPI_Receive+0x25c>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	685b      	ldr	r3, [r3, #4]
 80063fe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006402:	d112      	bne.n	800642a <HAL_SPI_Receive+0x56>
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	689b      	ldr	r3, [r3, #8]
 8006408:	2b00      	cmp	r3, #0
 800640a:	d10e      	bne.n	800642a <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	2204      	movs	r2, #4
 8006410:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006414:	88fa      	ldrh	r2, [r7, #6]
 8006416:	683b      	ldr	r3, [r7, #0]
 8006418:	9300      	str	r3, [sp, #0]
 800641a:	4613      	mov	r3, r2
 800641c:	68ba      	ldr	r2, [r7, #8]
 800641e:	68b9      	ldr	r1, [r7, #8]
 8006420:	68f8      	ldr	r0, [r7, #12]
 8006422:	f000 f90e 	bl	8006642 <HAL_SPI_TransmitReceive>
 8006426:	4603      	mov	r3, r0
 8006428:	e107      	b.n	800663a <HAL_SPI_Receive+0x266>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006430:	2b01      	cmp	r3, #1
 8006432:	d101      	bne.n	8006438 <HAL_SPI_Receive+0x64>
 8006434:	2302      	movs	r3, #2
 8006436:	e100      	b.n	800663a <HAL_SPI_Receive+0x266>
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	2201      	movs	r2, #1
 800643c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006440:	f7fd ff64 	bl	800430c <HAL_GetTick>
 8006444:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8006446:	68bb      	ldr	r3, [r7, #8]
 8006448:	2b00      	cmp	r3, #0
 800644a:	d002      	beq.n	8006452 <HAL_SPI_Receive+0x7e>
 800644c:	88fb      	ldrh	r3, [r7, #6]
 800644e:	2b00      	cmp	r3, #0
 8006450:	d102      	bne.n	8006458 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8006452:	2301      	movs	r3, #1
 8006454:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006456:	e0eb      	b.n	8006630 <HAL_SPI_Receive+0x25c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	2204      	movs	r2, #4
 800645c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	2200      	movs	r2, #0
 8006464:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	68ba      	ldr	r2, [r7, #8]
 800646a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	88fa      	ldrh	r2, [r7, #6]
 8006470:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	88fa      	ldrh	r2, [r7, #6]
 8006478:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	2200      	movs	r2, #0
 8006480:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	2200      	movs	r2, #0
 8006486:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	2200      	movs	r2, #0
 800648c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	2200      	movs	r2, #0
 8006492:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	2200      	movs	r2, #0
 8006498:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	68db      	ldr	r3, [r3, #12]
 800649e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80064a2:	d908      	bls.n	80064b6 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	685a      	ldr	r2, [r3, #4]
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80064b2:	605a      	str	r2, [r3, #4]
 80064b4:	e007      	b.n	80064c6 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	685a      	ldr	r2, [r3, #4]
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80064c4:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	689b      	ldr	r3, [r3, #8]
 80064ca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80064ce:	d10f      	bne.n	80064f0 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	681a      	ldr	r2, [r3, #0]
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80064de:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	681a      	ldr	r2, [r3, #0]
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80064ee:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064fa:	2b40      	cmp	r3, #64	; 0x40
 80064fc:	d007      	beq.n	800650e <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	681a      	ldr	r2, [r3, #0]
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800650c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	68db      	ldr	r3, [r3, #12]
 8006512:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006516:	d86f      	bhi.n	80065f8 <HAL_SPI_Receive+0x224>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006518:	e034      	b.n	8006584 <HAL_SPI_Receive+0x1b0>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	689b      	ldr	r3, [r3, #8]
 8006520:	f003 0301 	and.w	r3, r3, #1
 8006524:	2b01      	cmp	r3, #1
 8006526:	d117      	bne.n	8006558 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	f103 020c 	add.w	r2, r3, #12
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006534:	7812      	ldrb	r2, [r2, #0]
 8006536:	b2d2      	uxtb	r2, r2
 8006538:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800653e:	1c5a      	adds	r2, r3, #1
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800654a:	b29b      	uxth	r3, r3
 800654c:	3b01      	subs	r3, #1
 800654e:	b29a      	uxth	r2, r3
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8006556:	e015      	b.n	8006584 <HAL_SPI_Receive+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006558:	f7fd fed8 	bl	800430c <HAL_GetTick>
 800655c:	4602      	mov	r2, r0
 800655e:	693b      	ldr	r3, [r7, #16]
 8006560:	1ad3      	subs	r3, r2, r3
 8006562:	683a      	ldr	r2, [r7, #0]
 8006564:	429a      	cmp	r2, r3
 8006566:	d803      	bhi.n	8006570 <HAL_SPI_Receive+0x19c>
 8006568:	683b      	ldr	r3, [r7, #0]
 800656a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800656e:	d102      	bne.n	8006576 <HAL_SPI_Receive+0x1a2>
 8006570:	683b      	ldr	r3, [r7, #0]
 8006572:	2b00      	cmp	r3, #0
 8006574:	d106      	bne.n	8006584 <HAL_SPI_Receive+0x1b0>
        {
          errorcode = HAL_TIMEOUT;
 8006576:	2303      	movs	r3, #3
 8006578:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	2201      	movs	r2, #1
 800657e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 8006582:	e055      	b.n	8006630 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800658a:	b29b      	uxth	r3, r3
 800658c:	2b00      	cmp	r3, #0
 800658e:	d1c4      	bne.n	800651a <HAL_SPI_Receive+0x146>
 8006590:	e038      	b.n	8006604 <HAL_SPI_Receive+0x230>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	689b      	ldr	r3, [r3, #8]
 8006598:	f003 0301 	and.w	r3, r3, #1
 800659c:	2b01      	cmp	r3, #1
 800659e:	d115      	bne.n	80065cc <HAL_SPI_Receive+0x1f8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	68da      	ldr	r2, [r3, #12]
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065aa:	b292      	uxth	r2, r2
 80065ac:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065b2:	1c9a      	adds	r2, r3, #2
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80065be:	b29b      	uxth	r3, r3
 80065c0:	3b01      	subs	r3, #1
 80065c2:	b29a      	uxth	r2, r3
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 80065ca:	e015      	b.n	80065f8 <HAL_SPI_Receive+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80065cc:	f7fd fe9e 	bl	800430c <HAL_GetTick>
 80065d0:	4602      	mov	r2, r0
 80065d2:	693b      	ldr	r3, [r7, #16]
 80065d4:	1ad3      	subs	r3, r2, r3
 80065d6:	683a      	ldr	r2, [r7, #0]
 80065d8:	429a      	cmp	r2, r3
 80065da:	d803      	bhi.n	80065e4 <HAL_SPI_Receive+0x210>
 80065dc:	683b      	ldr	r3, [r7, #0]
 80065de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065e2:	d102      	bne.n	80065ea <HAL_SPI_Receive+0x216>
 80065e4:	683b      	ldr	r3, [r7, #0]
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d106      	bne.n	80065f8 <HAL_SPI_Receive+0x224>
        {
          errorcode = HAL_TIMEOUT;
 80065ea:	2303      	movs	r3, #3
 80065ec:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	2201      	movs	r2, #1
 80065f2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 80065f6:	e01b      	b.n	8006630 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80065fe:	b29b      	uxth	r3, r3
 8006600:	2b00      	cmp	r3, #0
 8006602:	d1c6      	bne.n	8006592 <HAL_SPI_Receive+0x1be>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006604:	693a      	ldr	r2, [r7, #16]
 8006606:	6839      	ldr	r1, [r7, #0]
 8006608:	68f8      	ldr	r0, [r7, #12]
 800660a:	f000 fb5b 	bl	8006cc4 <SPI_EndRxTransaction>
 800660e:	4603      	mov	r3, r0
 8006610:	2b00      	cmp	r3, #0
 8006612:	d002      	beq.n	800661a <HAL_SPI_Receive+0x246>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	2220      	movs	r2, #32
 8006618:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800661e:	2b00      	cmp	r3, #0
 8006620:	d002      	beq.n	8006628 <HAL_SPI_Receive+0x254>
  {
    errorcode = HAL_ERROR;
 8006622:	2301      	movs	r3, #1
 8006624:	75fb      	strb	r3, [r7, #23]
 8006626:	e003      	b.n	8006630 <HAL_SPI_Receive+0x25c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	2201      	movs	r2, #1
 800662c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

error :
  __HAL_UNLOCK(hspi);
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	2200      	movs	r2, #0
 8006634:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006638:	7dfb      	ldrb	r3, [r7, #23]
}
 800663a:	4618      	mov	r0, r3
 800663c:	3718      	adds	r7, #24
 800663e:	46bd      	mov	sp, r7
 8006640:	bd80      	pop	{r7, pc}

08006642 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006642:	b580      	push	{r7, lr}
 8006644:	b08a      	sub	sp, #40	; 0x28
 8006646:	af00      	add	r7, sp, #0
 8006648:	60f8      	str	r0, [r7, #12]
 800664a:	60b9      	str	r1, [r7, #8]
 800664c:	607a      	str	r2, [r7, #4]
 800664e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006650:	2301      	movs	r3, #1
 8006652:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006654:	2300      	movs	r3, #0
 8006656:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006660:	2b01      	cmp	r3, #1
 8006662:	d101      	bne.n	8006668 <HAL_SPI_TransmitReceive+0x26>
 8006664:	2302      	movs	r3, #2
 8006666:	e20a      	b.n	8006a7e <HAL_SPI_TransmitReceive+0x43c>
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	2201      	movs	r2, #1
 800666c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006670:	f7fd fe4c 	bl	800430c <HAL_GetTick>
 8006674:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800667c:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	685b      	ldr	r3, [r3, #4]
 8006682:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8006684:	887b      	ldrh	r3, [r7, #2]
 8006686:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8006688:	887b      	ldrh	r3, [r7, #2]
 800668a:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800668c:	7efb      	ldrb	r3, [r7, #27]
 800668e:	2b01      	cmp	r3, #1
 8006690:	d00e      	beq.n	80066b0 <HAL_SPI_TransmitReceive+0x6e>
 8006692:	697b      	ldr	r3, [r7, #20]
 8006694:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006698:	d106      	bne.n	80066a8 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	689b      	ldr	r3, [r3, #8]
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d102      	bne.n	80066a8 <HAL_SPI_TransmitReceive+0x66>
 80066a2:	7efb      	ldrb	r3, [r7, #27]
 80066a4:	2b04      	cmp	r3, #4
 80066a6:	d003      	beq.n	80066b0 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 80066a8:	2302      	movs	r3, #2
 80066aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80066ae:	e1e0      	b.n	8006a72 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80066b0:	68bb      	ldr	r3, [r7, #8]
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d005      	beq.n	80066c2 <HAL_SPI_TransmitReceive+0x80>
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d002      	beq.n	80066c2 <HAL_SPI_TransmitReceive+0x80>
 80066bc:	887b      	ldrh	r3, [r7, #2]
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d103      	bne.n	80066ca <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 80066c2:	2301      	movs	r3, #1
 80066c4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80066c8:	e1d3      	b.n	8006a72 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80066d0:	b2db      	uxtb	r3, r3
 80066d2:	2b04      	cmp	r3, #4
 80066d4:	d003      	beq.n	80066de <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	2205      	movs	r2, #5
 80066da:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	2200      	movs	r2, #0
 80066e2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	687a      	ldr	r2, [r7, #4]
 80066e8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	887a      	ldrh	r2, [r7, #2]
 80066ee:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	887a      	ldrh	r2, [r7, #2]
 80066f6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	68ba      	ldr	r2, [r7, #8]
 80066fe:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	887a      	ldrh	r2, [r7, #2]
 8006704:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	887a      	ldrh	r2, [r7, #2]
 800670a:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	2200      	movs	r2, #0
 8006710:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	2200      	movs	r2, #0
 8006716:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	68db      	ldr	r3, [r3, #12]
 800671c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006720:	d802      	bhi.n	8006728 <HAL_SPI_TransmitReceive+0xe6>
 8006722:	8a3b      	ldrh	r3, [r7, #16]
 8006724:	2b01      	cmp	r3, #1
 8006726:	d908      	bls.n	800673a <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	685a      	ldr	r2, [r3, #4]
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006736:	605a      	str	r2, [r3, #4]
 8006738:	e007      	b.n	800674a <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	685a      	ldr	r2, [r3, #4]
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006748:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006754:	2b40      	cmp	r3, #64	; 0x40
 8006756:	d007      	beq.n	8006768 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	681a      	ldr	r2, [r3, #0]
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006766:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	68db      	ldr	r3, [r3, #12]
 800676c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006770:	f240 8081 	bls.w	8006876 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	685b      	ldr	r3, [r3, #4]
 8006778:	2b00      	cmp	r3, #0
 800677a:	d002      	beq.n	8006782 <HAL_SPI_TransmitReceive+0x140>
 800677c:	8a7b      	ldrh	r3, [r7, #18]
 800677e:	2b01      	cmp	r3, #1
 8006780:	d16d      	bne.n	800685e <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006786:	881a      	ldrh	r2, [r3, #0]
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006792:	1c9a      	adds	r2, r3, #2
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800679c:	b29b      	uxth	r3, r3
 800679e:	3b01      	subs	r3, #1
 80067a0:	b29a      	uxth	r2, r3
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	87da      	strh	r2, [r3, #62]	; 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80067a6:	e05a      	b.n	800685e <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	689b      	ldr	r3, [r3, #8]
 80067ae:	f003 0302 	and.w	r3, r3, #2
 80067b2:	2b02      	cmp	r3, #2
 80067b4:	d11b      	bne.n	80067ee <HAL_SPI_TransmitReceive+0x1ac>
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80067ba:	b29b      	uxth	r3, r3
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d016      	beq.n	80067ee <HAL_SPI_TransmitReceive+0x1ac>
 80067c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067c2:	2b01      	cmp	r3, #1
 80067c4:	d113      	bne.n	80067ee <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067ca:	881a      	ldrh	r2, [r3, #0]
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067d6:	1c9a      	adds	r2, r3, #2
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80067e0:	b29b      	uxth	r3, r3
 80067e2:	3b01      	subs	r3, #1
 80067e4:	b29a      	uxth	r2, r3
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80067ea:	2300      	movs	r3, #0
 80067ec:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	689b      	ldr	r3, [r3, #8]
 80067f4:	f003 0301 	and.w	r3, r3, #1
 80067f8:	2b01      	cmp	r3, #1
 80067fa:	d11c      	bne.n	8006836 <HAL_SPI_TransmitReceive+0x1f4>
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006802:	b29b      	uxth	r3, r3
 8006804:	2b00      	cmp	r3, #0
 8006806:	d016      	beq.n	8006836 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	68da      	ldr	r2, [r3, #12]
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006812:	b292      	uxth	r2, r2
 8006814:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800681a:	1c9a      	adds	r2, r3, #2
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006826:	b29b      	uxth	r3, r3
 8006828:	3b01      	subs	r3, #1
 800682a:	b29a      	uxth	r2, r3
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006832:	2301      	movs	r3, #1
 8006834:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006836:	f7fd fd69 	bl	800430c <HAL_GetTick>
 800683a:	4602      	mov	r2, r0
 800683c:	69fb      	ldr	r3, [r7, #28]
 800683e:	1ad3      	subs	r3, r2, r3
 8006840:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006842:	429a      	cmp	r2, r3
 8006844:	d80b      	bhi.n	800685e <HAL_SPI_TransmitReceive+0x21c>
 8006846:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006848:	f1b3 3fff 	cmp.w	r3, #4294967295
 800684c:	d007      	beq.n	800685e <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 800684e:	2303      	movs	r3, #3
 8006850:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	2201      	movs	r2, #1
 8006858:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 800685c:	e109      	b.n	8006a72 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006862:	b29b      	uxth	r3, r3
 8006864:	2b00      	cmp	r3, #0
 8006866:	d19f      	bne.n	80067a8 <HAL_SPI_TransmitReceive+0x166>
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800686e:	b29b      	uxth	r3, r3
 8006870:	2b00      	cmp	r3, #0
 8006872:	d199      	bne.n	80067a8 <HAL_SPI_TransmitReceive+0x166>
 8006874:	e0e3      	b.n	8006a3e <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	685b      	ldr	r3, [r3, #4]
 800687a:	2b00      	cmp	r3, #0
 800687c:	d003      	beq.n	8006886 <HAL_SPI_TransmitReceive+0x244>
 800687e:	8a7b      	ldrh	r3, [r7, #18]
 8006880:	2b01      	cmp	r3, #1
 8006882:	f040 80cf 	bne.w	8006a24 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800688a:	b29b      	uxth	r3, r3
 800688c:	2b01      	cmp	r3, #1
 800688e:	d912      	bls.n	80068b6 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006894:	881a      	ldrh	r2, [r3, #0]
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068a0:	1c9a      	adds	r2, r3, #2
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80068aa:	b29b      	uxth	r3, r3
 80068ac:	3b02      	subs	r3, #2
 80068ae:	b29a      	uxth	r2, r3
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80068b4:	e0b6      	b.n	8006a24 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	330c      	adds	r3, #12
 80068c0:	7812      	ldrb	r2, [r2, #0]
 80068c2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068c8:	1c5a      	adds	r2, r3, #1
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80068d2:	b29b      	uxth	r3, r3
 80068d4:	3b01      	subs	r3, #1
 80068d6:	b29a      	uxth	r2, r3
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	87da      	strh	r2, [r3, #62]	; 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80068dc:	e0a2      	b.n	8006a24 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	689b      	ldr	r3, [r3, #8]
 80068e4:	f003 0302 	and.w	r3, r3, #2
 80068e8:	2b02      	cmp	r3, #2
 80068ea:	d134      	bne.n	8006956 <HAL_SPI_TransmitReceive+0x314>
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80068f0:	b29b      	uxth	r3, r3
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d02f      	beq.n	8006956 <HAL_SPI_TransmitReceive+0x314>
 80068f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068f8:	2b01      	cmp	r3, #1
 80068fa:	d12c      	bne.n	8006956 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006900:	b29b      	uxth	r3, r3
 8006902:	2b01      	cmp	r3, #1
 8006904:	d912      	bls.n	800692c <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800690a:	881a      	ldrh	r2, [r3, #0]
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006916:	1c9a      	adds	r2, r3, #2
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006920:	b29b      	uxth	r3, r3
 8006922:	3b02      	subs	r3, #2
 8006924:	b29a      	uxth	r2, r3
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	87da      	strh	r2, [r3, #62]	; 0x3e
 800692a:	e012      	b.n	8006952 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	330c      	adds	r3, #12
 8006936:	7812      	ldrb	r2, [r2, #0]
 8006938:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800693e:	1c5a      	adds	r2, r3, #1
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006948:	b29b      	uxth	r3, r3
 800694a:	3b01      	subs	r3, #1
 800694c:	b29a      	uxth	r2, r3
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006952:	2300      	movs	r3, #0
 8006954:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	689b      	ldr	r3, [r3, #8]
 800695c:	f003 0301 	and.w	r3, r3, #1
 8006960:	2b01      	cmp	r3, #1
 8006962:	d148      	bne.n	80069f6 <HAL_SPI_TransmitReceive+0x3b4>
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800696a:	b29b      	uxth	r3, r3
 800696c:	2b00      	cmp	r3, #0
 800696e:	d042      	beq.n	80069f6 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006976:	b29b      	uxth	r3, r3
 8006978:	2b01      	cmp	r3, #1
 800697a:	d923      	bls.n	80069c4 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	68da      	ldr	r2, [r3, #12]
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006986:	b292      	uxth	r2, r2
 8006988:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800698e:	1c9a      	adds	r2, r3, #2
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800699a:	b29b      	uxth	r3, r3
 800699c:	3b02      	subs	r3, #2
 800699e:	b29a      	uxth	r2, r3
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80069ac:	b29b      	uxth	r3, r3
 80069ae:	2b01      	cmp	r3, #1
 80069b0:	d81f      	bhi.n	80069f2 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	685a      	ldr	r2, [r3, #4]
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80069c0:	605a      	str	r2, [r3, #4]
 80069c2:	e016      	b.n	80069f2 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	f103 020c 	add.w	r2, r3, #12
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069d0:	7812      	ldrb	r2, [r2, #0]
 80069d2:	b2d2      	uxtb	r2, r2
 80069d4:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069da:	1c5a      	adds	r2, r3, #1
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80069e6:	b29b      	uxth	r3, r3
 80069e8:	3b01      	subs	r3, #1
 80069ea:	b29a      	uxth	r2, r3
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80069f2:	2301      	movs	r3, #1
 80069f4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80069f6:	f7fd fc89 	bl	800430c <HAL_GetTick>
 80069fa:	4602      	mov	r2, r0
 80069fc:	69fb      	ldr	r3, [r7, #28]
 80069fe:	1ad3      	subs	r3, r2, r3
 8006a00:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a02:	429a      	cmp	r2, r3
 8006a04:	d803      	bhi.n	8006a0e <HAL_SPI_TransmitReceive+0x3cc>
 8006a06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a0c:	d102      	bne.n	8006a14 <HAL_SPI_TransmitReceive+0x3d2>
 8006a0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d107      	bne.n	8006a24 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8006a14:	2303      	movs	r3, #3
 8006a16:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	2201      	movs	r2, #1
 8006a1e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 8006a22:	e026      	b.n	8006a72 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a28:	b29b      	uxth	r3, r3
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	f47f af57 	bne.w	80068de <HAL_SPI_TransmitReceive+0x29c>
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006a36:	b29b      	uxth	r3, r3
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	f47f af50 	bne.w	80068de <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006a3e:	69fa      	ldr	r2, [r7, #28]
 8006a40:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006a42:	68f8      	ldr	r0, [r7, #12]
 8006a44:	f000 f996 	bl	8006d74 <SPI_EndRxTxTransaction>
 8006a48:	4603      	mov	r3, r0
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d005      	beq.n	8006a5a <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8006a4e:	2301      	movs	r3, #1
 8006a50:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	2220      	movs	r2, #32
 8006a58:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d003      	beq.n	8006a6a <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8006a62:	2301      	movs	r3, #1
 8006a64:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006a68:	e003      	b.n	8006a72 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	2201      	movs	r2, #1
 8006a6e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	2200      	movs	r2, #0
 8006a76:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006a7a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8006a7e:	4618      	mov	r0, r3
 8006a80:	3728      	adds	r7, #40	; 0x28
 8006a82:	46bd      	mov	sp, r7
 8006a84:	bd80      	pop	{r7, pc}
	...

08006a88 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006a88:	b580      	push	{r7, lr}
 8006a8a:	b088      	sub	sp, #32
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	60f8      	str	r0, [r7, #12]
 8006a90:	60b9      	str	r1, [r7, #8]
 8006a92:	603b      	str	r3, [r7, #0]
 8006a94:	4613      	mov	r3, r2
 8006a96:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006a98:	f7fd fc38 	bl	800430c <HAL_GetTick>
 8006a9c:	4602      	mov	r2, r0
 8006a9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006aa0:	1a9b      	subs	r3, r3, r2
 8006aa2:	683a      	ldr	r2, [r7, #0]
 8006aa4:	4413      	add	r3, r2
 8006aa6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006aa8:	f7fd fc30 	bl	800430c <HAL_GetTick>
 8006aac:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006aae:	4b39      	ldr	r3, [pc, #228]	; (8006b94 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	015b      	lsls	r3, r3, #5
 8006ab4:	0d1b      	lsrs	r3, r3, #20
 8006ab6:	69fa      	ldr	r2, [r7, #28]
 8006ab8:	fb02 f303 	mul.w	r3, r2, r3
 8006abc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006abe:	e054      	b.n	8006b6a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006ac0:	683b      	ldr	r3, [r7, #0]
 8006ac2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ac6:	d050      	beq.n	8006b6a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006ac8:	f7fd fc20 	bl	800430c <HAL_GetTick>
 8006acc:	4602      	mov	r2, r0
 8006ace:	69bb      	ldr	r3, [r7, #24]
 8006ad0:	1ad3      	subs	r3, r2, r3
 8006ad2:	69fa      	ldr	r2, [r7, #28]
 8006ad4:	429a      	cmp	r2, r3
 8006ad6:	d902      	bls.n	8006ade <SPI_WaitFlagStateUntilTimeout+0x56>
 8006ad8:	69fb      	ldr	r3, [r7, #28]
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d13d      	bne.n	8006b5a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	685a      	ldr	r2, [r3, #4]
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006aec:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	685b      	ldr	r3, [r3, #4]
 8006af2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006af6:	d111      	bne.n	8006b1c <SPI_WaitFlagStateUntilTimeout+0x94>
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	689b      	ldr	r3, [r3, #8]
 8006afc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006b00:	d004      	beq.n	8006b0c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	689b      	ldr	r3, [r3, #8]
 8006b06:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006b0a:	d107      	bne.n	8006b1c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	681a      	ldr	r2, [r3, #0]
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006b1a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b20:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006b24:	d10f      	bne.n	8006b46 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	681a      	ldr	r2, [r3, #0]
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006b34:	601a      	str	r2, [r3, #0]
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	681a      	ldr	r2, [r3, #0]
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006b44:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	2201      	movs	r2, #1
 8006b4a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	2200      	movs	r2, #0
 8006b52:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006b56:	2303      	movs	r3, #3
 8006b58:	e017      	b.n	8006b8a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006b5a:	697b      	ldr	r3, [r7, #20]
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d101      	bne.n	8006b64 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006b60:	2300      	movs	r3, #0
 8006b62:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006b64:	697b      	ldr	r3, [r7, #20]
 8006b66:	3b01      	subs	r3, #1
 8006b68:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	689a      	ldr	r2, [r3, #8]
 8006b70:	68bb      	ldr	r3, [r7, #8]
 8006b72:	4013      	ands	r3, r2
 8006b74:	68ba      	ldr	r2, [r7, #8]
 8006b76:	429a      	cmp	r2, r3
 8006b78:	bf0c      	ite	eq
 8006b7a:	2301      	moveq	r3, #1
 8006b7c:	2300      	movne	r3, #0
 8006b7e:	b2db      	uxtb	r3, r3
 8006b80:	461a      	mov	r2, r3
 8006b82:	79fb      	ldrb	r3, [r7, #7]
 8006b84:	429a      	cmp	r2, r3
 8006b86:	d19b      	bne.n	8006ac0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006b88:	2300      	movs	r3, #0
}
 8006b8a:	4618      	mov	r0, r3
 8006b8c:	3720      	adds	r7, #32
 8006b8e:	46bd      	mov	sp, r7
 8006b90:	bd80      	pop	{r7, pc}
 8006b92:	bf00      	nop
 8006b94:	20000334 	.word	0x20000334

08006b98 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006b98:	b580      	push	{r7, lr}
 8006b9a:	b08a      	sub	sp, #40	; 0x28
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	60f8      	str	r0, [r7, #12]
 8006ba0:	60b9      	str	r1, [r7, #8]
 8006ba2:	607a      	str	r2, [r7, #4]
 8006ba4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006ba6:	2300      	movs	r3, #0
 8006ba8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006baa:	f7fd fbaf 	bl	800430c <HAL_GetTick>
 8006bae:	4602      	mov	r2, r0
 8006bb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bb2:	1a9b      	subs	r3, r3, r2
 8006bb4:	683a      	ldr	r2, [r7, #0]
 8006bb6:	4413      	add	r3, r2
 8006bb8:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8006bba:	f7fd fba7 	bl	800430c <HAL_GetTick>
 8006bbe:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	330c      	adds	r3, #12
 8006bc6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006bc8:	4b3d      	ldr	r3, [pc, #244]	; (8006cc0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8006bca:	681a      	ldr	r2, [r3, #0]
 8006bcc:	4613      	mov	r3, r2
 8006bce:	009b      	lsls	r3, r3, #2
 8006bd0:	4413      	add	r3, r2
 8006bd2:	00da      	lsls	r2, r3, #3
 8006bd4:	1ad3      	subs	r3, r2, r3
 8006bd6:	0d1b      	lsrs	r3, r3, #20
 8006bd8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006bda:	fb02 f303 	mul.w	r3, r2, r3
 8006bde:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006be0:	e060      	b.n	8006ca4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006be2:	68bb      	ldr	r3, [r7, #8]
 8006be4:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8006be8:	d107      	bne.n	8006bfa <SPI_WaitFifoStateUntilTimeout+0x62>
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d104      	bne.n	8006bfa <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006bf0:	69fb      	ldr	r3, [r7, #28]
 8006bf2:	781b      	ldrb	r3, [r3, #0]
 8006bf4:	b2db      	uxtb	r3, r3
 8006bf6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006bf8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006bfa:	683b      	ldr	r3, [r7, #0]
 8006bfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c00:	d050      	beq.n	8006ca4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006c02:	f7fd fb83 	bl	800430c <HAL_GetTick>
 8006c06:	4602      	mov	r2, r0
 8006c08:	6a3b      	ldr	r3, [r7, #32]
 8006c0a:	1ad3      	subs	r3, r2, r3
 8006c0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c0e:	429a      	cmp	r2, r3
 8006c10:	d902      	bls.n	8006c18 <SPI_WaitFifoStateUntilTimeout+0x80>
 8006c12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d13d      	bne.n	8006c94 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	685a      	ldr	r2, [r3, #4]
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006c26:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	685b      	ldr	r3, [r3, #4]
 8006c2c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006c30:	d111      	bne.n	8006c56 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	689b      	ldr	r3, [r3, #8]
 8006c36:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006c3a:	d004      	beq.n	8006c46 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	689b      	ldr	r3, [r3, #8]
 8006c40:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c44:	d107      	bne.n	8006c56 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	681a      	ldr	r2, [r3, #0]
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006c54:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c5a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c5e:	d10f      	bne.n	8006c80 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	681a      	ldr	r2, [r3, #0]
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006c6e:	601a      	str	r2, [r3, #0]
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	681a      	ldr	r2, [r3, #0]
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006c7e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	2201      	movs	r2, #1
 8006c84:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	2200      	movs	r2, #0
 8006c8c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006c90:	2303      	movs	r3, #3
 8006c92:	e010      	b.n	8006cb6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006c94:	69bb      	ldr	r3, [r7, #24]
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d101      	bne.n	8006c9e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8006c9a:	2300      	movs	r3, #0
 8006c9c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8006c9e:	69bb      	ldr	r3, [r7, #24]
 8006ca0:	3b01      	subs	r3, #1
 8006ca2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	689a      	ldr	r2, [r3, #8]
 8006caa:	68bb      	ldr	r3, [r7, #8]
 8006cac:	4013      	ands	r3, r2
 8006cae:	687a      	ldr	r2, [r7, #4]
 8006cb0:	429a      	cmp	r2, r3
 8006cb2:	d196      	bne.n	8006be2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006cb4:	2300      	movs	r3, #0
}
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	3728      	adds	r7, #40	; 0x28
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	bd80      	pop	{r7, pc}
 8006cbe:	bf00      	nop
 8006cc0:	20000334 	.word	0x20000334

08006cc4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	b086      	sub	sp, #24
 8006cc8:	af02      	add	r7, sp, #8
 8006cca:	60f8      	str	r0, [r7, #12]
 8006ccc:	60b9      	str	r1, [r7, #8]
 8006cce:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	685b      	ldr	r3, [r3, #4]
 8006cd4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006cd8:	d111      	bne.n	8006cfe <SPI_EndRxTransaction+0x3a>
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	689b      	ldr	r3, [r3, #8]
 8006cde:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006ce2:	d004      	beq.n	8006cee <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	689b      	ldr	r3, [r3, #8]
 8006ce8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006cec:	d107      	bne.n	8006cfe <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	681a      	ldr	r2, [r3, #0]
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006cfc:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	9300      	str	r3, [sp, #0]
 8006d02:	68bb      	ldr	r3, [r7, #8]
 8006d04:	2200      	movs	r2, #0
 8006d06:	2180      	movs	r1, #128	; 0x80
 8006d08:	68f8      	ldr	r0, [r7, #12]
 8006d0a:	f7ff febd 	bl	8006a88 <SPI_WaitFlagStateUntilTimeout>
 8006d0e:	4603      	mov	r3, r0
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d007      	beq.n	8006d24 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d18:	f043 0220 	orr.w	r2, r3, #32
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006d20:	2303      	movs	r3, #3
 8006d22:	e023      	b.n	8006d6c <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	685b      	ldr	r3, [r3, #4]
 8006d28:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006d2c:	d11d      	bne.n	8006d6a <SPI_EndRxTransaction+0xa6>
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	689b      	ldr	r3, [r3, #8]
 8006d32:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d36:	d004      	beq.n	8006d42 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	689b      	ldr	r3, [r3, #8]
 8006d3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d40:	d113      	bne.n	8006d6a <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	9300      	str	r3, [sp, #0]
 8006d46:	68bb      	ldr	r3, [r7, #8]
 8006d48:	2200      	movs	r2, #0
 8006d4a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006d4e:	68f8      	ldr	r0, [r7, #12]
 8006d50:	f7ff ff22 	bl	8006b98 <SPI_WaitFifoStateUntilTimeout>
 8006d54:	4603      	mov	r3, r0
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d007      	beq.n	8006d6a <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d5e:	f043 0220 	orr.w	r2, r3, #32
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8006d66:	2303      	movs	r3, #3
 8006d68:	e000      	b.n	8006d6c <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8006d6a:	2300      	movs	r3, #0
}
 8006d6c:	4618      	mov	r0, r3
 8006d6e:	3710      	adds	r7, #16
 8006d70:	46bd      	mov	sp, r7
 8006d72:	bd80      	pop	{r7, pc}

08006d74 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006d74:	b580      	push	{r7, lr}
 8006d76:	b086      	sub	sp, #24
 8006d78:	af02      	add	r7, sp, #8
 8006d7a:	60f8      	str	r0, [r7, #12]
 8006d7c:	60b9      	str	r1, [r7, #8]
 8006d7e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	9300      	str	r3, [sp, #0]
 8006d84:	68bb      	ldr	r3, [r7, #8]
 8006d86:	2200      	movs	r2, #0
 8006d88:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8006d8c:	68f8      	ldr	r0, [r7, #12]
 8006d8e:	f7ff ff03 	bl	8006b98 <SPI_WaitFifoStateUntilTimeout>
 8006d92:	4603      	mov	r3, r0
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d007      	beq.n	8006da8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d9c:	f043 0220 	orr.w	r2, r3, #32
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006da4:	2303      	movs	r3, #3
 8006da6:	e027      	b.n	8006df8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	9300      	str	r3, [sp, #0]
 8006dac:	68bb      	ldr	r3, [r7, #8]
 8006dae:	2200      	movs	r2, #0
 8006db0:	2180      	movs	r1, #128	; 0x80
 8006db2:	68f8      	ldr	r0, [r7, #12]
 8006db4:	f7ff fe68 	bl	8006a88 <SPI_WaitFlagStateUntilTimeout>
 8006db8:	4603      	mov	r3, r0
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d007      	beq.n	8006dce <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006dc2:	f043 0220 	orr.w	r2, r3, #32
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006dca:	2303      	movs	r3, #3
 8006dcc:	e014      	b.n	8006df8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	9300      	str	r3, [sp, #0]
 8006dd2:	68bb      	ldr	r3, [r7, #8]
 8006dd4:	2200      	movs	r2, #0
 8006dd6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006dda:	68f8      	ldr	r0, [r7, #12]
 8006ddc:	f7ff fedc 	bl	8006b98 <SPI_WaitFifoStateUntilTimeout>
 8006de0:	4603      	mov	r3, r0
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d007      	beq.n	8006df6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006dea:	f043 0220 	orr.w	r2, r3, #32
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006df2:	2303      	movs	r3, #3
 8006df4:	e000      	b.n	8006df8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006df6:	2300      	movs	r3, #0
}
 8006df8:	4618      	mov	r0, r3
 8006dfa:	3710      	adds	r7, #16
 8006dfc:	46bd      	mov	sp, r7
 8006dfe:	bd80      	pop	{r7, pc}

08006e00 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006e00:	b580      	push	{r7, lr}
 8006e02:	b082      	sub	sp, #8
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d101      	bne.n	8006e12 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006e0e:	2301      	movs	r3, #1
 8006e10:	e049      	b.n	8006ea6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e18:	b2db      	uxtb	r3, r3
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d106      	bne.n	8006e2c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	2200      	movs	r2, #0
 8006e22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006e26:	6878      	ldr	r0, [r7, #4]
 8006e28:	f000 f841 	bl	8006eae <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	2202      	movs	r2, #2
 8006e30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681a      	ldr	r2, [r3, #0]
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	3304      	adds	r3, #4
 8006e3c:	4619      	mov	r1, r3
 8006e3e:	4610      	mov	r0, r2
 8006e40:	f000 f9da 	bl	80071f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	2201      	movs	r2, #1
 8006e48:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2201      	movs	r2, #1
 8006e50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2201      	movs	r2, #1
 8006e58:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	2201      	movs	r2, #1
 8006e60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2201      	movs	r2, #1
 8006e68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	2201      	movs	r2, #1
 8006e70:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	2201      	movs	r2, #1
 8006e78:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	2201      	movs	r2, #1
 8006e80:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	2201      	movs	r2, #1
 8006e88:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	2201      	movs	r2, #1
 8006e90:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2201      	movs	r2, #1
 8006e98:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2201      	movs	r2, #1
 8006ea0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006ea4:	2300      	movs	r3, #0
}
 8006ea6:	4618      	mov	r0, r3
 8006ea8:	3708      	adds	r7, #8
 8006eaa:	46bd      	mov	sp, r7
 8006eac:	bd80      	pop	{r7, pc}

08006eae <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006eae:	b480      	push	{r7}
 8006eb0:	b083      	sub	sp, #12
 8006eb2:	af00      	add	r7, sp, #0
 8006eb4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006eb6:	bf00      	nop
 8006eb8:	370c      	adds	r7, #12
 8006eba:	46bd      	mov	sp, r7
 8006ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec0:	4770      	bx	lr
	...

08006ec4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006ec4:	b480      	push	{r7}
 8006ec6:	b085      	sub	sp, #20
 8006ec8:	af00      	add	r7, sp, #0
 8006eca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ed2:	b2db      	uxtb	r3, r3
 8006ed4:	2b01      	cmp	r3, #1
 8006ed6:	d001      	beq.n	8006edc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006ed8:	2301      	movs	r3, #1
 8006eda:	e04f      	b.n	8006f7c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	2202      	movs	r2, #2
 8006ee0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	68da      	ldr	r2, [r3, #12]
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	f042 0201 	orr.w	r2, r2, #1
 8006ef2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	4a23      	ldr	r2, [pc, #140]	; (8006f88 <HAL_TIM_Base_Start_IT+0xc4>)
 8006efa:	4293      	cmp	r3, r2
 8006efc:	d01d      	beq.n	8006f3a <HAL_TIM_Base_Start_IT+0x76>
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f06:	d018      	beq.n	8006f3a <HAL_TIM_Base_Start_IT+0x76>
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	4a1f      	ldr	r2, [pc, #124]	; (8006f8c <HAL_TIM_Base_Start_IT+0xc8>)
 8006f0e:	4293      	cmp	r3, r2
 8006f10:	d013      	beq.n	8006f3a <HAL_TIM_Base_Start_IT+0x76>
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	4a1e      	ldr	r2, [pc, #120]	; (8006f90 <HAL_TIM_Base_Start_IT+0xcc>)
 8006f18:	4293      	cmp	r3, r2
 8006f1a:	d00e      	beq.n	8006f3a <HAL_TIM_Base_Start_IT+0x76>
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	4a1c      	ldr	r2, [pc, #112]	; (8006f94 <HAL_TIM_Base_Start_IT+0xd0>)
 8006f22:	4293      	cmp	r3, r2
 8006f24:	d009      	beq.n	8006f3a <HAL_TIM_Base_Start_IT+0x76>
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	4a1b      	ldr	r2, [pc, #108]	; (8006f98 <HAL_TIM_Base_Start_IT+0xd4>)
 8006f2c:	4293      	cmp	r3, r2
 8006f2e:	d004      	beq.n	8006f3a <HAL_TIM_Base_Start_IT+0x76>
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	4a19      	ldr	r2, [pc, #100]	; (8006f9c <HAL_TIM_Base_Start_IT+0xd8>)
 8006f36:	4293      	cmp	r3, r2
 8006f38:	d115      	bne.n	8006f66 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	689a      	ldr	r2, [r3, #8]
 8006f40:	4b17      	ldr	r3, [pc, #92]	; (8006fa0 <HAL_TIM_Base_Start_IT+0xdc>)
 8006f42:	4013      	ands	r3, r2
 8006f44:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	2b06      	cmp	r3, #6
 8006f4a:	d015      	beq.n	8006f78 <HAL_TIM_Base_Start_IT+0xb4>
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006f52:	d011      	beq.n	8006f78 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	681a      	ldr	r2, [r3, #0]
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	f042 0201 	orr.w	r2, r2, #1
 8006f62:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f64:	e008      	b.n	8006f78 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	681a      	ldr	r2, [r3, #0]
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	f042 0201 	orr.w	r2, r2, #1
 8006f74:	601a      	str	r2, [r3, #0]
 8006f76:	e000      	b.n	8006f7a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f78:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006f7a:	2300      	movs	r3, #0
}
 8006f7c:	4618      	mov	r0, r3
 8006f7e:	3714      	adds	r7, #20
 8006f80:	46bd      	mov	sp, r7
 8006f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f86:	4770      	bx	lr
 8006f88:	40012c00 	.word	0x40012c00
 8006f8c:	40000400 	.word	0x40000400
 8006f90:	40000800 	.word	0x40000800
 8006f94:	40000c00 	.word	0x40000c00
 8006f98:	40013400 	.word	0x40013400
 8006f9c:	40014000 	.word	0x40014000
 8006fa0:	00010007 	.word	0x00010007

08006fa4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006fa4:	b580      	push	{r7, lr}
 8006fa6:	b084      	sub	sp, #16
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	68db      	ldr	r3, [r3, #12]
 8006fb2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	691b      	ldr	r3, [r3, #16]
 8006fba:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006fbc:	68bb      	ldr	r3, [r7, #8]
 8006fbe:	f003 0302 	and.w	r3, r3, #2
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d020      	beq.n	8007008 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	f003 0302 	and.w	r3, r3, #2
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d01b      	beq.n	8007008 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	f06f 0202 	mvn.w	r2, #2
 8006fd8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	2201      	movs	r2, #1
 8006fde:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	699b      	ldr	r3, [r3, #24]
 8006fe6:	f003 0303 	and.w	r3, r3, #3
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d003      	beq.n	8006ff6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006fee:	6878      	ldr	r0, [r7, #4]
 8006ff0:	f000 f8e4 	bl	80071bc <HAL_TIM_IC_CaptureCallback>
 8006ff4:	e005      	b.n	8007002 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ff6:	6878      	ldr	r0, [r7, #4]
 8006ff8:	f000 f8d6 	bl	80071a8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ffc:	6878      	ldr	r0, [r7, #4]
 8006ffe:	f000 f8e7 	bl	80071d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	2200      	movs	r2, #0
 8007006:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007008:	68bb      	ldr	r3, [r7, #8]
 800700a:	f003 0304 	and.w	r3, r3, #4
 800700e:	2b00      	cmp	r3, #0
 8007010:	d020      	beq.n	8007054 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	f003 0304 	and.w	r3, r3, #4
 8007018:	2b00      	cmp	r3, #0
 800701a:	d01b      	beq.n	8007054 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	f06f 0204 	mvn.w	r2, #4
 8007024:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	2202      	movs	r2, #2
 800702a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	699b      	ldr	r3, [r3, #24]
 8007032:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007036:	2b00      	cmp	r3, #0
 8007038:	d003      	beq.n	8007042 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800703a:	6878      	ldr	r0, [r7, #4]
 800703c:	f000 f8be 	bl	80071bc <HAL_TIM_IC_CaptureCallback>
 8007040:	e005      	b.n	800704e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007042:	6878      	ldr	r0, [r7, #4]
 8007044:	f000 f8b0 	bl	80071a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007048:	6878      	ldr	r0, [r7, #4]
 800704a:	f000 f8c1 	bl	80071d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	2200      	movs	r2, #0
 8007052:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007054:	68bb      	ldr	r3, [r7, #8]
 8007056:	f003 0308 	and.w	r3, r3, #8
 800705a:	2b00      	cmp	r3, #0
 800705c:	d020      	beq.n	80070a0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	f003 0308 	and.w	r3, r3, #8
 8007064:	2b00      	cmp	r3, #0
 8007066:	d01b      	beq.n	80070a0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	f06f 0208 	mvn.w	r2, #8
 8007070:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	2204      	movs	r2, #4
 8007076:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	69db      	ldr	r3, [r3, #28]
 800707e:	f003 0303 	and.w	r3, r3, #3
 8007082:	2b00      	cmp	r3, #0
 8007084:	d003      	beq.n	800708e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007086:	6878      	ldr	r0, [r7, #4]
 8007088:	f000 f898 	bl	80071bc <HAL_TIM_IC_CaptureCallback>
 800708c:	e005      	b.n	800709a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800708e:	6878      	ldr	r0, [r7, #4]
 8007090:	f000 f88a 	bl	80071a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007094:	6878      	ldr	r0, [r7, #4]
 8007096:	f000 f89b 	bl	80071d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	2200      	movs	r2, #0
 800709e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80070a0:	68bb      	ldr	r3, [r7, #8]
 80070a2:	f003 0310 	and.w	r3, r3, #16
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d020      	beq.n	80070ec <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	f003 0310 	and.w	r3, r3, #16
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d01b      	beq.n	80070ec <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	f06f 0210 	mvn.w	r2, #16
 80070bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	2208      	movs	r2, #8
 80070c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	69db      	ldr	r3, [r3, #28]
 80070ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d003      	beq.n	80070da <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80070d2:	6878      	ldr	r0, [r7, #4]
 80070d4:	f000 f872 	bl	80071bc <HAL_TIM_IC_CaptureCallback>
 80070d8:	e005      	b.n	80070e6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80070da:	6878      	ldr	r0, [r7, #4]
 80070dc:	f000 f864 	bl	80071a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070e0:	6878      	ldr	r0, [r7, #4]
 80070e2:	f000 f875 	bl	80071d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	2200      	movs	r2, #0
 80070ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80070ec:	68bb      	ldr	r3, [r7, #8]
 80070ee:	f003 0301 	and.w	r3, r3, #1
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d00c      	beq.n	8007110 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	f003 0301 	and.w	r3, r3, #1
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d007      	beq.n	8007110 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	f06f 0201 	mvn.w	r2, #1
 8007108:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800710a:	6878      	ldr	r0, [r7, #4]
 800710c:	f7fa fa58 	bl	80015c0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8007110:	68bb      	ldr	r3, [r7, #8]
 8007112:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007116:	2b00      	cmp	r3, #0
 8007118:	d00c      	beq.n	8007134 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007120:	2b00      	cmp	r3, #0
 8007122:	d007      	beq.n	8007134 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800712c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800712e:	6878      	ldr	r0, [r7, #4]
 8007130:	f000 f906 	bl	8007340 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007134:	68bb      	ldr	r3, [r7, #8]
 8007136:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800713a:	2b00      	cmp	r3, #0
 800713c:	d00c      	beq.n	8007158 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007144:	2b00      	cmp	r3, #0
 8007146:	d007      	beq.n	8007158 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8007150:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007152:	6878      	ldr	r0, [r7, #4]
 8007154:	f000 f8fe 	bl	8007354 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007158:	68bb      	ldr	r3, [r7, #8]
 800715a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800715e:	2b00      	cmp	r3, #0
 8007160:	d00c      	beq.n	800717c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007168:	2b00      	cmp	r3, #0
 800716a:	d007      	beq.n	800717c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007174:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007176:	6878      	ldr	r0, [r7, #4]
 8007178:	f000 f834 	bl	80071e4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800717c:	68bb      	ldr	r3, [r7, #8]
 800717e:	f003 0320 	and.w	r3, r3, #32
 8007182:	2b00      	cmp	r3, #0
 8007184:	d00c      	beq.n	80071a0 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	f003 0320 	and.w	r3, r3, #32
 800718c:	2b00      	cmp	r3, #0
 800718e:	d007      	beq.n	80071a0 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	f06f 0220 	mvn.w	r2, #32
 8007198:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800719a:	6878      	ldr	r0, [r7, #4]
 800719c:	f000 f8c6 	bl	800732c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80071a0:	bf00      	nop
 80071a2:	3710      	adds	r7, #16
 80071a4:	46bd      	mov	sp, r7
 80071a6:	bd80      	pop	{r7, pc}

080071a8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80071a8:	b480      	push	{r7}
 80071aa:	b083      	sub	sp, #12
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80071b0:	bf00      	nop
 80071b2:	370c      	adds	r7, #12
 80071b4:	46bd      	mov	sp, r7
 80071b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ba:	4770      	bx	lr

080071bc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80071bc:	b480      	push	{r7}
 80071be:	b083      	sub	sp, #12
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80071c4:	bf00      	nop
 80071c6:	370c      	adds	r7, #12
 80071c8:	46bd      	mov	sp, r7
 80071ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ce:	4770      	bx	lr

080071d0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80071d0:	b480      	push	{r7}
 80071d2:	b083      	sub	sp, #12
 80071d4:	af00      	add	r7, sp, #0
 80071d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80071d8:	bf00      	nop
 80071da:	370c      	adds	r7, #12
 80071dc:	46bd      	mov	sp, r7
 80071de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e2:	4770      	bx	lr

080071e4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80071e4:	b480      	push	{r7}
 80071e6:	b083      	sub	sp, #12
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80071ec:	bf00      	nop
 80071ee:	370c      	adds	r7, #12
 80071f0:	46bd      	mov	sp, r7
 80071f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f6:	4770      	bx	lr

080071f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80071f8:	b480      	push	{r7}
 80071fa:	b085      	sub	sp, #20
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
 8007200:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	4a40      	ldr	r2, [pc, #256]	; (800730c <TIM_Base_SetConfig+0x114>)
 800720c:	4293      	cmp	r3, r2
 800720e:	d013      	beq.n	8007238 <TIM_Base_SetConfig+0x40>
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007216:	d00f      	beq.n	8007238 <TIM_Base_SetConfig+0x40>
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	4a3d      	ldr	r2, [pc, #244]	; (8007310 <TIM_Base_SetConfig+0x118>)
 800721c:	4293      	cmp	r3, r2
 800721e:	d00b      	beq.n	8007238 <TIM_Base_SetConfig+0x40>
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	4a3c      	ldr	r2, [pc, #240]	; (8007314 <TIM_Base_SetConfig+0x11c>)
 8007224:	4293      	cmp	r3, r2
 8007226:	d007      	beq.n	8007238 <TIM_Base_SetConfig+0x40>
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	4a3b      	ldr	r2, [pc, #236]	; (8007318 <TIM_Base_SetConfig+0x120>)
 800722c:	4293      	cmp	r3, r2
 800722e:	d003      	beq.n	8007238 <TIM_Base_SetConfig+0x40>
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	4a3a      	ldr	r2, [pc, #232]	; (800731c <TIM_Base_SetConfig+0x124>)
 8007234:	4293      	cmp	r3, r2
 8007236:	d108      	bne.n	800724a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800723e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007240:	683b      	ldr	r3, [r7, #0]
 8007242:	685b      	ldr	r3, [r3, #4]
 8007244:	68fa      	ldr	r2, [r7, #12]
 8007246:	4313      	orrs	r3, r2
 8007248:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	4a2f      	ldr	r2, [pc, #188]	; (800730c <TIM_Base_SetConfig+0x114>)
 800724e:	4293      	cmp	r3, r2
 8007250:	d01f      	beq.n	8007292 <TIM_Base_SetConfig+0x9a>
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007258:	d01b      	beq.n	8007292 <TIM_Base_SetConfig+0x9a>
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	4a2c      	ldr	r2, [pc, #176]	; (8007310 <TIM_Base_SetConfig+0x118>)
 800725e:	4293      	cmp	r3, r2
 8007260:	d017      	beq.n	8007292 <TIM_Base_SetConfig+0x9a>
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	4a2b      	ldr	r2, [pc, #172]	; (8007314 <TIM_Base_SetConfig+0x11c>)
 8007266:	4293      	cmp	r3, r2
 8007268:	d013      	beq.n	8007292 <TIM_Base_SetConfig+0x9a>
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	4a2a      	ldr	r2, [pc, #168]	; (8007318 <TIM_Base_SetConfig+0x120>)
 800726e:	4293      	cmp	r3, r2
 8007270:	d00f      	beq.n	8007292 <TIM_Base_SetConfig+0x9a>
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	4a29      	ldr	r2, [pc, #164]	; (800731c <TIM_Base_SetConfig+0x124>)
 8007276:	4293      	cmp	r3, r2
 8007278:	d00b      	beq.n	8007292 <TIM_Base_SetConfig+0x9a>
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	4a28      	ldr	r2, [pc, #160]	; (8007320 <TIM_Base_SetConfig+0x128>)
 800727e:	4293      	cmp	r3, r2
 8007280:	d007      	beq.n	8007292 <TIM_Base_SetConfig+0x9a>
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	4a27      	ldr	r2, [pc, #156]	; (8007324 <TIM_Base_SetConfig+0x12c>)
 8007286:	4293      	cmp	r3, r2
 8007288:	d003      	beq.n	8007292 <TIM_Base_SetConfig+0x9a>
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	4a26      	ldr	r2, [pc, #152]	; (8007328 <TIM_Base_SetConfig+0x130>)
 800728e:	4293      	cmp	r3, r2
 8007290:	d108      	bne.n	80072a4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007298:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800729a:	683b      	ldr	r3, [r7, #0]
 800729c:	68db      	ldr	r3, [r3, #12]
 800729e:	68fa      	ldr	r2, [r7, #12]
 80072a0:	4313      	orrs	r3, r2
 80072a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80072aa:	683b      	ldr	r3, [r7, #0]
 80072ac:	695b      	ldr	r3, [r3, #20]
 80072ae:	4313      	orrs	r3, r2
 80072b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	68fa      	ldr	r2, [r7, #12]
 80072b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80072b8:	683b      	ldr	r3, [r7, #0]
 80072ba:	689a      	ldr	r2, [r3, #8]
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80072c0:	683b      	ldr	r3, [r7, #0]
 80072c2:	681a      	ldr	r2, [r3, #0]
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	4a10      	ldr	r2, [pc, #64]	; (800730c <TIM_Base_SetConfig+0x114>)
 80072cc:	4293      	cmp	r3, r2
 80072ce:	d00f      	beq.n	80072f0 <TIM_Base_SetConfig+0xf8>
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	4a12      	ldr	r2, [pc, #72]	; (800731c <TIM_Base_SetConfig+0x124>)
 80072d4:	4293      	cmp	r3, r2
 80072d6:	d00b      	beq.n	80072f0 <TIM_Base_SetConfig+0xf8>
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	4a11      	ldr	r2, [pc, #68]	; (8007320 <TIM_Base_SetConfig+0x128>)
 80072dc:	4293      	cmp	r3, r2
 80072de:	d007      	beq.n	80072f0 <TIM_Base_SetConfig+0xf8>
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	4a10      	ldr	r2, [pc, #64]	; (8007324 <TIM_Base_SetConfig+0x12c>)
 80072e4:	4293      	cmp	r3, r2
 80072e6:	d003      	beq.n	80072f0 <TIM_Base_SetConfig+0xf8>
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	4a0f      	ldr	r2, [pc, #60]	; (8007328 <TIM_Base_SetConfig+0x130>)
 80072ec:	4293      	cmp	r3, r2
 80072ee:	d103      	bne.n	80072f8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80072f0:	683b      	ldr	r3, [r7, #0]
 80072f2:	691a      	ldr	r2, [r3, #16]
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	2201      	movs	r2, #1
 80072fc:	615a      	str	r2, [r3, #20]
}
 80072fe:	bf00      	nop
 8007300:	3714      	adds	r7, #20
 8007302:	46bd      	mov	sp, r7
 8007304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007308:	4770      	bx	lr
 800730a:	bf00      	nop
 800730c:	40012c00 	.word	0x40012c00
 8007310:	40000400 	.word	0x40000400
 8007314:	40000800 	.word	0x40000800
 8007318:	40000c00 	.word	0x40000c00
 800731c:	40013400 	.word	0x40013400
 8007320:	40014000 	.word	0x40014000
 8007324:	40014400 	.word	0x40014400
 8007328:	40014800 	.word	0x40014800

0800732c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800732c:	b480      	push	{r7}
 800732e:	b083      	sub	sp, #12
 8007330:	af00      	add	r7, sp, #0
 8007332:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007334:	bf00      	nop
 8007336:	370c      	adds	r7, #12
 8007338:	46bd      	mov	sp, r7
 800733a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733e:	4770      	bx	lr

08007340 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007340:	b480      	push	{r7}
 8007342:	b083      	sub	sp, #12
 8007344:	af00      	add	r7, sp, #0
 8007346:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007348:	bf00      	nop
 800734a:	370c      	adds	r7, #12
 800734c:	46bd      	mov	sp, r7
 800734e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007352:	4770      	bx	lr

08007354 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007354:	b480      	push	{r7}
 8007356:	b083      	sub	sp, #12
 8007358:	af00      	add	r7, sp, #0
 800735a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800735c:	bf00      	nop
 800735e:	370c      	adds	r7, #12
 8007360:	46bd      	mov	sp, r7
 8007362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007366:	4770      	bx	lr

08007368 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007368:	b580      	push	{r7, lr}
 800736a:	b082      	sub	sp, #8
 800736c:	af00      	add	r7, sp, #0
 800736e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2b00      	cmp	r3, #0
 8007374:	d101      	bne.n	800737a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007376:	2301      	movs	r3, #1
 8007378:	e040      	b.n	80073fc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800737e:	2b00      	cmp	r3, #0
 8007380:	d106      	bne.n	8007390 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	2200      	movs	r2, #0
 8007386:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800738a:	6878      	ldr	r0, [r7, #4]
 800738c:	f7fa fc02 	bl	8001b94 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	2224      	movs	r2, #36	; 0x24
 8007394:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	681a      	ldr	r2, [r3, #0]
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	f022 0201 	bic.w	r2, r2, #1
 80073a4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d002      	beq.n	80073b4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80073ae:	6878      	ldr	r0, [r7, #4]
 80073b0:	f000 fb6a 	bl	8007a88 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80073b4:	6878      	ldr	r0, [r7, #4]
 80073b6:	f000 f8af 	bl	8007518 <UART_SetConfig>
 80073ba:	4603      	mov	r3, r0
 80073bc:	2b01      	cmp	r3, #1
 80073be:	d101      	bne.n	80073c4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80073c0:	2301      	movs	r3, #1
 80073c2:	e01b      	b.n	80073fc <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	685a      	ldr	r2, [r3, #4]
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80073d2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	689a      	ldr	r2, [r3, #8]
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80073e2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	681a      	ldr	r2, [r3, #0]
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	f042 0201 	orr.w	r2, r2, #1
 80073f2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80073f4:	6878      	ldr	r0, [r7, #4]
 80073f6:	f000 fbe9 	bl	8007bcc <UART_CheckIdleState>
 80073fa:	4603      	mov	r3, r0
}
 80073fc:	4618      	mov	r0, r3
 80073fe:	3708      	adds	r7, #8
 8007400:	46bd      	mov	sp, r7
 8007402:	bd80      	pop	{r7, pc}

08007404 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007404:	b580      	push	{r7, lr}
 8007406:	b08a      	sub	sp, #40	; 0x28
 8007408:	af02      	add	r7, sp, #8
 800740a:	60f8      	str	r0, [r7, #12]
 800740c:	60b9      	str	r1, [r7, #8]
 800740e:	603b      	str	r3, [r7, #0]
 8007410:	4613      	mov	r3, r2
 8007412:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007418:	2b20      	cmp	r3, #32
 800741a:	d178      	bne.n	800750e <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 800741c:	68bb      	ldr	r3, [r7, #8]
 800741e:	2b00      	cmp	r3, #0
 8007420:	d002      	beq.n	8007428 <HAL_UART_Transmit+0x24>
 8007422:	88fb      	ldrh	r3, [r7, #6]
 8007424:	2b00      	cmp	r3, #0
 8007426:	d101      	bne.n	800742c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8007428:	2301      	movs	r3, #1
 800742a:	e071      	b.n	8007510 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	2200      	movs	r2, #0
 8007430:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	2221      	movs	r2, #33	; 0x21
 8007438:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800743a:	f7fc ff67 	bl	800430c <HAL_GetTick>
 800743e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	88fa      	ldrh	r2, [r7, #6]
 8007444:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	88fa      	ldrh	r2, [r7, #6]
 800744c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	689b      	ldr	r3, [r3, #8]
 8007454:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007458:	d108      	bne.n	800746c <HAL_UART_Transmit+0x68>
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	691b      	ldr	r3, [r3, #16]
 800745e:	2b00      	cmp	r3, #0
 8007460:	d104      	bne.n	800746c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8007462:	2300      	movs	r3, #0
 8007464:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007466:	68bb      	ldr	r3, [r7, #8]
 8007468:	61bb      	str	r3, [r7, #24]
 800746a:	e003      	b.n	8007474 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800746c:	68bb      	ldr	r3, [r7, #8]
 800746e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007470:	2300      	movs	r3, #0
 8007472:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007474:	e030      	b.n	80074d8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007476:	683b      	ldr	r3, [r7, #0]
 8007478:	9300      	str	r3, [sp, #0]
 800747a:	697b      	ldr	r3, [r7, #20]
 800747c:	2200      	movs	r2, #0
 800747e:	2180      	movs	r1, #128	; 0x80
 8007480:	68f8      	ldr	r0, [r7, #12]
 8007482:	f000 fc4b 	bl	8007d1c <UART_WaitOnFlagUntilTimeout>
 8007486:	4603      	mov	r3, r0
 8007488:	2b00      	cmp	r3, #0
 800748a:	d004      	beq.n	8007496 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	2220      	movs	r2, #32
 8007490:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8007492:	2303      	movs	r3, #3
 8007494:	e03c      	b.n	8007510 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8007496:	69fb      	ldr	r3, [r7, #28]
 8007498:	2b00      	cmp	r3, #0
 800749a:	d10b      	bne.n	80074b4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800749c:	69bb      	ldr	r3, [r7, #24]
 800749e:	881a      	ldrh	r2, [r3, #0]
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80074a8:	b292      	uxth	r2, r2
 80074aa:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80074ac:	69bb      	ldr	r3, [r7, #24]
 80074ae:	3302      	adds	r3, #2
 80074b0:	61bb      	str	r3, [r7, #24]
 80074b2:	e008      	b.n	80074c6 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80074b4:	69fb      	ldr	r3, [r7, #28]
 80074b6:	781a      	ldrb	r2, [r3, #0]
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	b292      	uxth	r2, r2
 80074be:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80074c0:	69fb      	ldr	r3, [r7, #28]
 80074c2:	3301      	adds	r3, #1
 80074c4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80074cc:	b29b      	uxth	r3, r3
 80074ce:	3b01      	subs	r3, #1
 80074d0:	b29a      	uxth	r2, r3
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80074de:	b29b      	uxth	r3, r3
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d1c8      	bne.n	8007476 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80074e4:	683b      	ldr	r3, [r7, #0]
 80074e6:	9300      	str	r3, [sp, #0]
 80074e8:	697b      	ldr	r3, [r7, #20]
 80074ea:	2200      	movs	r2, #0
 80074ec:	2140      	movs	r1, #64	; 0x40
 80074ee:	68f8      	ldr	r0, [r7, #12]
 80074f0:	f000 fc14 	bl	8007d1c <UART_WaitOnFlagUntilTimeout>
 80074f4:	4603      	mov	r3, r0
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d004      	beq.n	8007504 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	2220      	movs	r2, #32
 80074fe:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8007500:	2303      	movs	r3, #3
 8007502:	e005      	b.n	8007510 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	2220      	movs	r2, #32
 8007508:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800750a:	2300      	movs	r3, #0
 800750c:	e000      	b.n	8007510 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800750e:	2302      	movs	r3, #2
  }
}
 8007510:	4618      	mov	r0, r3
 8007512:	3720      	adds	r7, #32
 8007514:	46bd      	mov	sp, r7
 8007516:	bd80      	pop	{r7, pc}

08007518 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007518:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800751c:	b08a      	sub	sp, #40	; 0x28
 800751e:	af00      	add	r7, sp, #0
 8007520:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007522:	2300      	movs	r3, #0
 8007524:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	689a      	ldr	r2, [r3, #8]
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	691b      	ldr	r3, [r3, #16]
 8007530:	431a      	orrs	r2, r3
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	695b      	ldr	r3, [r3, #20]
 8007536:	431a      	orrs	r2, r3
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	69db      	ldr	r3, [r3, #28]
 800753c:	4313      	orrs	r3, r2
 800753e:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	681a      	ldr	r2, [r3, #0]
 8007546:	4ba4      	ldr	r3, [pc, #656]	; (80077d8 <UART_SetConfig+0x2c0>)
 8007548:	4013      	ands	r3, r2
 800754a:	68fa      	ldr	r2, [r7, #12]
 800754c:	6812      	ldr	r2, [r2, #0]
 800754e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007550:	430b      	orrs	r3, r1
 8007552:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	685b      	ldr	r3, [r3, #4]
 800755a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	68da      	ldr	r2, [r3, #12]
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	430a      	orrs	r2, r1
 8007568:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	699b      	ldr	r3, [r3, #24]
 800756e:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	4a99      	ldr	r2, [pc, #612]	; (80077dc <UART_SetConfig+0x2c4>)
 8007576:	4293      	cmp	r3, r2
 8007578:	d004      	beq.n	8007584 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	6a1b      	ldr	r3, [r3, #32]
 800757e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007580:	4313      	orrs	r3, r2
 8007582:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	689b      	ldr	r3, [r3, #8]
 800758a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007594:	430a      	orrs	r2, r1
 8007596:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	4a90      	ldr	r2, [pc, #576]	; (80077e0 <UART_SetConfig+0x2c8>)
 800759e:	4293      	cmp	r3, r2
 80075a0:	d126      	bne.n	80075f0 <UART_SetConfig+0xd8>
 80075a2:	4b90      	ldr	r3, [pc, #576]	; (80077e4 <UART_SetConfig+0x2cc>)
 80075a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075a8:	f003 0303 	and.w	r3, r3, #3
 80075ac:	2b03      	cmp	r3, #3
 80075ae:	d81b      	bhi.n	80075e8 <UART_SetConfig+0xd0>
 80075b0:	a201      	add	r2, pc, #4	; (adr r2, 80075b8 <UART_SetConfig+0xa0>)
 80075b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075b6:	bf00      	nop
 80075b8:	080075c9 	.word	0x080075c9
 80075bc:	080075d9 	.word	0x080075d9
 80075c0:	080075d1 	.word	0x080075d1
 80075c4:	080075e1 	.word	0x080075e1
 80075c8:	2301      	movs	r3, #1
 80075ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80075ce:	e116      	b.n	80077fe <UART_SetConfig+0x2e6>
 80075d0:	2302      	movs	r3, #2
 80075d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80075d6:	e112      	b.n	80077fe <UART_SetConfig+0x2e6>
 80075d8:	2304      	movs	r3, #4
 80075da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80075de:	e10e      	b.n	80077fe <UART_SetConfig+0x2e6>
 80075e0:	2308      	movs	r3, #8
 80075e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80075e6:	e10a      	b.n	80077fe <UART_SetConfig+0x2e6>
 80075e8:	2310      	movs	r3, #16
 80075ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80075ee:	e106      	b.n	80077fe <UART_SetConfig+0x2e6>
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	4a7c      	ldr	r2, [pc, #496]	; (80077e8 <UART_SetConfig+0x2d0>)
 80075f6:	4293      	cmp	r3, r2
 80075f8:	d138      	bne.n	800766c <UART_SetConfig+0x154>
 80075fa:	4b7a      	ldr	r3, [pc, #488]	; (80077e4 <UART_SetConfig+0x2cc>)
 80075fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007600:	f003 030c 	and.w	r3, r3, #12
 8007604:	2b0c      	cmp	r3, #12
 8007606:	d82d      	bhi.n	8007664 <UART_SetConfig+0x14c>
 8007608:	a201      	add	r2, pc, #4	; (adr r2, 8007610 <UART_SetConfig+0xf8>)
 800760a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800760e:	bf00      	nop
 8007610:	08007645 	.word	0x08007645
 8007614:	08007665 	.word	0x08007665
 8007618:	08007665 	.word	0x08007665
 800761c:	08007665 	.word	0x08007665
 8007620:	08007655 	.word	0x08007655
 8007624:	08007665 	.word	0x08007665
 8007628:	08007665 	.word	0x08007665
 800762c:	08007665 	.word	0x08007665
 8007630:	0800764d 	.word	0x0800764d
 8007634:	08007665 	.word	0x08007665
 8007638:	08007665 	.word	0x08007665
 800763c:	08007665 	.word	0x08007665
 8007640:	0800765d 	.word	0x0800765d
 8007644:	2300      	movs	r3, #0
 8007646:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800764a:	e0d8      	b.n	80077fe <UART_SetConfig+0x2e6>
 800764c:	2302      	movs	r3, #2
 800764e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007652:	e0d4      	b.n	80077fe <UART_SetConfig+0x2e6>
 8007654:	2304      	movs	r3, #4
 8007656:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800765a:	e0d0      	b.n	80077fe <UART_SetConfig+0x2e6>
 800765c:	2308      	movs	r3, #8
 800765e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007662:	e0cc      	b.n	80077fe <UART_SetConfig+0x2e6>
 8007664:	2310      	movs	r3, #16
 8007666:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800766a:	e0c8      	b.n	80077fe <UART_SetConfig+0x2e6>
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	4a5e      	ldr	r2, [pc, #376]	; (80077ec <UART_SetConfig+0x2d4>)
 8007672:	4293      	cmp	r3, r2
 8007674:	d125      	bne.n	80076c2 <UART_SetConfig+0x1aa>
 8007676:	4b5b      	ldr	r3, [pc, #364]	; (80077e4 <UART_SetConfig+0x2cc>)
 8007678:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800767c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007680:	2b30      	cmp	r3, #48	; 0x30
 8007682:	d016      	beq.n	80076b2 <UART_SetConfig+0x19a>
 8007684:	2b30      	cmp	r3, #48	; 0x30
 8007686:	d818      	bhi.n	80076ba <UART_SetConfig+0x1a2>
 8007688:	2b20      	cmp	r3, #32
 800768a:	d00a      	beq.n	80076a2 <UART_SetConfig+0x18a>
 800768c:	2b20      	cmp	r3, #32
 800768e:	d814      	bhi.n	80076ba <UART_SetConfig+0x1a2>
 8007690:	2b00      	cmp	r3, #0
 8007692:	d002      	beq.n	800769a <UART_SetConfig+0x182>
 8007694:	2b10      	cmp	r3, #16
 8007696:	d008      	beq.n	80076aa <UART_SetConfig+0x192>
 8007698:	e00f      	b.n	80076ba <UART_SetConfig+0x1a2>
 800769a:	2300      	movs	r3, #0
 800769c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80076a0:	e0ad      	b.n	80077fe <UART_SetConfig+0x2e6>
 80076a2:	2302      	movs	r3, #2
 80076a4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80076a8:	e0a9      	b.n	80077fe <UART_SetConfig+0x2e6>
 80076aa:	2304      	movs	r3, #4
 80076ac:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80076b0:	e0a5      	b.n	80077fe <UART_SetConfig+0x2e6>
 80076b2:	2308      	movs	r3, #8
 80076b4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80076b8:	e0a1      	b.n	80077fe <UART_SetConfig+0x2e6>
 80076ba:	2310      	movs	r3, #16
 80076bc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80076c0:	e09d      	b.n	80077fe <UART_SetConfig+0x2e6>
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	4a4a      	ldr	r2, [pc, #296]	; (80077f0 <UART_SetConfig+0x2d8>)
 80076c8:	4293      	cmp	r3, r2
 80076ca:	d125      	bne.n	8007718 <UART_SetConfig+0x200>
 80076cc:	4b45      	ldr	r3, [pc, #276]	; (80077e4 <UART_SetConfig+0x2cc>)
 80076ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80076d2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80076d6:	2bc0      	cmp	r3, #192	; 0xc0
 80076d8:	d016      	beq.n	8007708 <UART_SetConfig+0x1f0>
 80076da:	2bc0      	cmp	r3, #192	; 0xc0
 80076dc:	d818      	bhi.n	8007710 <UART_SetConfig+0x1f8>
 80076de:	2b80      	cmp	r3, #128	; 0x80
 80076e0:	d00a      	beq.n	80076f8 <UART_SetConfig+0x1e0>
 80076e2:	2b80      	cmp	r3, #128	; 0x80
 80076e4:	d814      	bhi.n	8007710 <UART_SetConfig+0x1f8>
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d002      	beq.n	80076f0 <UART_SetConfig+0x1d8>
 80076ea:	2b40      	cmp	r3, #64	; 0x40
 80076ec:	d008      	beq.n	8007700 <UART_SetConfig+0x1e8>
 80076ee:	e00f      	b.n	8007710 <UART_SetConfig+0x1f8>
 80076f0:	2300      	movs	r3, #0
 80076f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80076f6:	e082      	b.n	80077fe <UART_SetConfig+0x2e6>
 80076f8:	2302      	movs	r3, #2
 80076fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80076fe:	e07e      	b.n	80077fe <UART_SetConfig+0x2e6>
 8007700:	2304      	movs	r3, #4
 8007702:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007706:	e07a      	b.n	80077fe <UART_SetConfig+0x2e6>
 8007708:	2308      	movs	r3, #8
 800770a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800770e:	e076      	b.n	80077fe <UART_SetConfig+0x2e6>
 8007710:	2310      	movs	r3, #16
 8007712:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007716:	e072      	b.n	80077fe <UART_SetConfig+0x2e6>
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	4a35      	ldr	r2, [pc, #212]	; (80077f4 <UART_SetConfig+0x2dc>)
 800771e:	4293      	cmp	r3, r2
 8007720:	d12a      	bne.n	8007778 <UART_SetConfig+0x260>
 8007722:	4b30      	ldr	r3, [pc, #192]	; (80077e4 <UART_SetConfig+0x2cc>)
 8007724:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007728:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800772c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007730:	d01a      	beq.n	8007768 <UART_SetConfig+0x250>
 8007732:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007736:	d81b      	bhi.n	8007770 <UART_SetConfig+0x258>
 8007738:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800773c:	d00c      	beq.n	8007758 <UART_SetConfig+0x240>
 800773e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007742:	d815      	bhi.n	8007770 <UART_SetConfig+0x258>
 8007744:	2b00      	cmp	r3, #0
 8007746:	d003      	beq.n	8007750 <UART_SetConfig+0x238>
 8007748:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800774c:	d008      	beq.n	8007760 <UART_SetConfig+0x248>
 800774e:	e00f      	b.n	8007770 <UART_SetConfig+0x258>
 8007750:	2300      	movs	r3, #0
 8007752:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007756:	e052      	b.n	80077fe <UART_SetConfig+0x2e6>
 8007758:	2302      	movs	r3, #2
 800775a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800775e:	e04e      	b.n	80077fe <UART_SetConfig+0x2e6>
 8007760:	2304      	movs	r3, #4
 8007762:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007766:	e04a      	b.n	80077fe <UART_SetConfig+0x2e6>
 8007768:	2308      	movs	r3, #8
 800776a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800776e:	e046      	b.n	80077fe <UART_SetConfig+0x2e6>
 8007770:	2310      	movs	r3, #16
 8007772:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007776:	e042      	b.n	80077fe <UART_SetConfig+0x2e6>
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	4a17      	ldr	r2, [pc, #92]	; (80077dc <UART_SetConfig+0x2c4>)
 800777e:	4293      	cmp	r3, r2
 8007780:	d13a      	bne.n	80077f8 <UART_SetConfig+0x2e0>
 8007782:	4b18      	ldr	r3, [pc, #96]	; (80077e4 <UART_SetConfig+0x2cc>)
 8007784:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007788:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800778c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007790:	d01a      	beq.n	80077c8 <UART_SetConfig+0x2b0>
 8007792:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007796:	d81b      	bhi.n	80077d0 <UART_SetConfig+0x2b8>
 8007798:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800779c:	d00c      	beq.n	80077b8 <UART_SetConfig+0x2a0>
 800779e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80077a2:	d815      	bhi.n	80077d0 <UART_SetConfig+0x2b8>
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d003      	beq.n	80077b0 <UART_SetConfig+0x298>
 80077a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80077ac:	d008      	beq.n	80077c0 <UART_SetConfig+0x2a8>
 80077ae:	e00f      	b.n	80077d0 <UART_SetConfig+0x2b8>
 80077b0:	2300      	movs	r3, #0
 80077b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80077b6:	e022      	b.n	80077fe <UART_SetConfig+0x2e6>
 80077b8:	2302      	movs	r3, #2
 80077ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80077be:	e01e      	b.n	80077fe <UART_SetConfig+0x2e6>
 80077c0:	2304      	movs	r3, #4
 80077c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80077c6:	e01a      	b.n	80077fe <UART_SetConfig+0x2e6>
 80077c8:	2308      	movs	r3, #8
 80077ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80077ce:	e016      	b.n	80077fe <UART_SetConfig+0x2e6>
 80077d0:	2310      	movs	r3, #16
 80077d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80077d6:	e012      	b.n	80077fe <UART_SetConfig+0x2e6>
 80077d8:	efff69f3 	.word	0xefff69f3
 80077dc:	40008000 	.word	0x40008000
 80077e0:	40013800 	.word	0x40013800
 80077e4:	40021000 	.word	0x40021000
 80077e8:	40004400 	.word	0x40004400
 80077ec:	40004800 	.word	0x40004800
 80077f0:	40004c00 	.word	0x40004c00
 80077f4:	40005000 	.word	0x40005000
 80077f8:	2310      	movs	r3, #16
 80077fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	4a9f      	ldr	r2, [pc, #636]	; (8007a80 <UART_SetConfig+0x568>)
 8007804:	4293      	cmp	r3, r2
 8007806:	d17a      	bne.n	80078fe <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007808:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800780c:	2b08      	cmp	r3, #8
 800780e:	d824      	bhi.n	800785a <UART_SetConfig+0x342>
 8007810:	a201      	add	r2, pc, #4	; (adr r2, 8007818 <UART_SetConfig+0x300>)
 8007812:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007816:	bf00      	nop
 8007818:	0800783d 	.word	0x0800783d
 800781c:	0800785b 	.word	0x0800785b
 8007820:	08007845 	.word	0x08007845
 8007824:	0800785b 	.word	0x0800785b
 8007828:	0800784b 	.word	0x0800784b
 800782c:	0800785b 	.word	0x0800785b
 8007830:	0800785b 	.word	0x0800785b
 8007834:	0800785b 	.word	0x0800785b
 8007838:	08007853 	.word	0x08007853
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800783c:	f7fd fe38 	bl	80054b0 <HAL_RCC_GetPCLK1Freq>
 8007840:	61f8      	str	r0, [r7, #28]
        break;
 8007842:	e010      	b.n	8007866 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007844:	4b8f      	ldr	r3, [pc, #572]	; (8007a84 <UART_SetConfig+0x56c>)
 8007846:	61fb      	str	r3, [r7, #28]
        break;
 8007848:	e00d      	b.n	8007866 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800784a:	f7fd fd99 	bl	8005380 <HAL_RCC_GetSysClockFreq>
 800784e:	61f8      	str	r0, [r7, #28]
        break;
 8007850:	e009      	b.n	8007866 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007852:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007856:	61fb      	str	r3, [r7, #28]
        break;
 8007858:	e005      	b.n	8007866 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800785a:	2300      	movs	r3, #0
 800785c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800785e:	2301      	movs	r3, #1
 8007860:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8007864:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007866:	69fb      	ldr	r3, [r7, #28]
 8007868:	2b00      	cmp	r3, #0
 800786a:	f000 80fb 	beq.w	8007a64 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	685a      	ldr	r2, [r3, #4]
 8007872:	4613      	mov	r3, r2
 8007874:	005b      	lsls	r3, r3, #1
 8007876:	4413      	add	r3, r2
 8007878:	69fa      	ldr	r2, [r7, #28]
 800787a:	429a      	cmp	r2, r3
 800787c:	d305      	bcc.n	800788a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	685b      	ldr	r3, [r3, #4]
 8007882:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007884:	69fa      	ldr	r2, [r7, #28]
 8007886:	429a      	cmp	r2, r3
 8007888:	d903      	bls.n	8007892 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800788a:	2301      	movs	r3, #1
 800788c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8007890:	e0e8      	b.n	8007a64 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007892:	69fb      	ldr	r3, [r7, #28]
 8007894:	2200      	movs	r2, #0
 8007896:	461c      	mov	r4, r3
 8007898:	4615      	mov	r5, r2
 800789a:	f04f 0200 	mov.w	r2, #0
 800789e:	f04f 0300 	mov.w	r3, #0
 80078a2:	022b      	lsls	r3, r5, #8
 80078a4:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80078a8:	0222      	lsls	r2, r4, #8
 80078aa:	68f9      	ldr	r1, [r7, #12]
 80078ac:	6849      	ldr	r1, [r1, #4]
 80078ae:	0849      	lsrs	r1, r1, #1
 80078b0:	2000      	movs	r0, #0
 80078b2:	4688      	mov	r8, r1
 80078b4:	4681      	mov	r9, r0
 80078b6:	eb12 0a08 	adds.w	sl, r2, r8
 80078ba:	eb43 0b09 	adc.w	fp, r3, r9
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	685b      	ldr	r3, [r3, #4]
 80078c2:	2200      	movs	r2, #0
 80078c4:	603b      	str	r3, [r7, #0]
 80078c6:	607a      	str	r2, [r7, #4]
 80078c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80078cc:	4650      	mov	r0, sl
 80078ce:	4659      	mov	r1, fp
 80078d0:	f7f9 f8c4 	bl	8000a5c <__aeabi_uldivmod>
 80078d4:	4602      	mov	r2, r0
 80078d6:	460b      	mov	r3, r1
 80078d8:	4613      	mov	r3, r2
 80078da:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80078dc:	69bb      	ldr	r3, [r7, #24]
 80078de:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80078e2:	d308      	bcc.n	80078f6 <UART_SetConfig+0x3de>
 80078e4:	69bb      	ldr	r3, [r7, #24]
 80078e6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80078ea:	d204      	bcs.n	80078f6 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	69ba      	ldr	r2, [r7, #24]
 80078f2:	60da      	str	r2, [r3, #12]
 80078f4:	e0b6      	b.n	8007a64 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80078f6:	2301      	movs	r3, #1
 80078f8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80078fc:	e0b2      	b.n	8007a64 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	69db      	ldr	r3, [r3, #28]
 8007902:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007906:	d15e      	bne.n	80079c6 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8007908:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800790c:	2b08      	cmp	r3, #8
 800790e:	d828      	bhi.n	8007962 <UART_SetConfig+0x44a>
 8007910:	a201      	add	r2, pc, #4	; (adr r2, 8007918 <UART_SetConfig+0x400>)
 8007912:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007916:	bf00      	nop
 8007918:	0800793d 	.word	0x0800793d
 800791c:	08007945 	.word	0x08007945
 8007920:	0800794d 	.word	0x0800794d
 8007924:	08007963 	.word	0x08007963
 8007928:	08007953 	.word	0x08007953
 800792c:	08007963 	.word	0x08007963
 8007930:	08007963 	.word	0x08007963
 8007934:	08007963 	.word	0x08007963
 8007938:	0800795b 	.word	0x0800795b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800793c:	f7fd fdb8 	bl	80054b0 <HAL_RCC_GetPCLK1Freq>
 8007940:	61f8      	str	r0, [r7, #28]
        break;
 8007942:	e014      	b.n	800796e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007944:	f7fd fdca 	bl	80054dc <HAL_RCC_GetPCLK2Freq>
 8007948:	61f8      	str	r0, [r7, #28]
        break;
 800794a:	e010      	b.n	800796e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800794c:	4b4d      	ldr	r3, [pc, #308]	; (8007a84 <UART_SetConfig+0x56c>)
 800794e:	61fb      	str	r3, [r7, #28]
        break;
 8007950:	e00d      	b.n	800796e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007952:	f7fd fd15 	bl	8005380 <HAL_RCC_GetSysClockFreq>
 8007956:	61f8      	str	r0, [r7, #28]
        break;
 8007958:	e009      	b.n	800796e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800795a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800795e:	61fb      	str	r3, [r7, #28]
        break;
 8007960:	e005      	b.n	800796e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8007962:	2300      	movs	r3, #0
 8007964:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007966:	2301      	movs	r3, #1
 8007968:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800796c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800796e:	69fb      	ldr	r3, [r7, #28]
 8007970:	2b00      	cmp	r3, #0
 8007972:	d077      	beq.n	8007a64 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007974:	69fb      	ldr	r3, [r7, #28]
 8007976:	005a      	lsls	r2, r3, #1
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	685b      	ldr	r3, [r3, #4]
 800797c:	085b      	lsrs	r3, r3, #1
 800797e:	441a      	add	r2, r3
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	685b      	ldr	r3, [r3, #4]
 8007984:	fbb2 f3f3 	udiv	r3, r2, r3
 8007988:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800798a:	69bb      	ldr	r3, [r7, #24]
 800798c:	2b0f      	cmp	r3, #15
 800798e:	d916      	bls.n	80079be <UART_SetConfig+0x4a6>
 8007990:	69bb      	ldr	r3, [r7, #24]
 8007992:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007996:	d212      	bcs.n	80079be <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007998:	69bb      	ldr	r3, [r7, #24]
 800799a:	b29b      	uxth	r3, r3
 800799c:	f023 030f 	bic.w	r3, r3, #15
 80079a0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80079a2:	69bb      	ldr	r3, [r7, #24]
 80079a4:	085b      	lsrs	r3, r3, #1
 80079a6:	b29b      	uxth	r3, r3
 80079a8:	f003 0307 	and.w	r3, r3, #7
 80079ac:	b29a      	uxth	r2, r3
 80079ae:	8afb      	ldrh	r3, [r7, #22]
 80079b0:	4313      	orrs	r3, r2
 80079b2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	8afa      	ldrh	r2, [r7, #22]
 80079ba:	60da      	str	r2, [r3, #12]
 80079bc:	e052      	b.n	8007a64 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80079be:	2301      	movs	r3, #1
 80079c0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80079c4:	e04e      	b.n	8007a64 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80079c6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80079ca:	2b08      	cmp	r3, #8
 80079cc:	d827      	bhi.n	8007a1e <UART_SetConfig+0x506>
 80079ce:	a201      	add	r2, pc, #4	; (adr r2, 80079d4 <UART_SetConfig+0x4bc>)
 80079d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079d4:	080079f9 	.word	0x080079f9
 80079d8:	08007a01 	.word	0x08007a01
 80079dc:	08007a09 	.word	0x08007a09
 80079e0:	08007a1f 	.word	0x08007a1f
 80079e4:	08007a0f 	.word	0x08007a0f
 80079e8:	08007a1f 	.word	0x08007a1f
 80079ec:	08007a1f 	.word	0x08007a1f
 80079f0:	08007a1f 	.word	0x08007a1f
 80079f4:	08007a17 	.word	0x08007a17
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80079f8:	f7fd fd5a 	bl	80054b0 <HAL_RCC_GetPCLK1Freq>
 80079fc:	61f8      	str	r0, [r7, #28]
        break;
 80079fe:	e014      	b.n	8007a2a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007a00:	f7fd fd6c 	bl	80054dc <HAL_RCC_GetPCLK2Freq>
 8007a04:	61f8      	str	r0, [r7, #28]
        break;
 8007a06:	e010      	b.n	8007a2a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007a08:	4b1e      	ldr	r3, [pc, #120]	; (8007a84 <UART_SetConfig+0x56c>)
 8007a0a:	61fb      	str	r3, [r7, #28]
        break;
 8007a0c:	e00d      	b.n	8007a2a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007a0e:	f7fd fcb7 	bl	8005380 <HAL_RCC_GetSysClockFreq>
 8007a12:	61f8      	str	r0, [r7, #28]
        break;
 8007a14:	e009      	b.n	8007a2a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007a16:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007a1a:	61fb      	str	r3, [r7, #28]
        break;
 8007a1c:	e005      	b.n	8007a2a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8007a1e:	2300      	movs	r3, #0
 8007a20:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007a22:	2301      	movs	r3, #1
 8007a24:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8007a28:	bf00      	nop
    }

    if (pclk != 0U)
 8007a2a:	69fb      	ldr	r3, [r7, #28]
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d019      	beq.n	8007a64 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	685b      	ldr	r3, [r3, #4]
 8007a34:	085a      	lsrs	r2, r3, #1
 8007a36:	69fb      	ldr	r3, [r7, #28]
 8007a38:	441a      	add	r2, r3
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	685b      	ldr	r3, [r3, #4]
 8007a3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a42:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007a44:	69bb      	ldr	r3, [r7, #24]
 8007a46:	2b0f      	cmp	r3, #15
 8007a48:	d909      	bls.n	8007a5e <UART_SetConfig+0x546>
 8007a4a:	69bb      	ldr	r3, [r7, #24]
 8007a4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007a50:	d205      	bcs.n	8007a5e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007a52:	69bb      	ldr	r3, [r7, #24]
 8007a54:	b29a      	uxth	r2, r3
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	60da      	str	r2, [r3, #12]
 8007a5c:	e002      	b.n	8007a64 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007a5e:	2301      	movs	r3, #1
 8007a60:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	2200      	movs	r2, #0
 8007a68:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	2200      	movs	r2, #0
 8007a6e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8007a70:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8007a74:	4618      	mov	r0, r3
 8007a76:	3728      	adds	r7, #40	; 0x28
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007a7e:	bf00      	nop
 8007a80:	40008000 	.word	0x40008000
 8007a84:	00f42400 	.word	0x00f42400

08007a88 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007a88:	b480      	push	{r7}
 8007a8a:	b083      	sub	sp, #12
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a94:	f003 0308 	and.w	r3, r3, #8
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d00a      	beq.n	8007ab2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	685b      	ldr	r3, [r3, #4]
 8007aa2:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	430a      	orrs	r2, r1
 8007ab0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ab6:	f003 0301 	and.w	r3, r3, #1
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d00a      	beq.n	8007ad4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	685b      	ldr	r3, [r3, #4]
 8007ac4:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	430a      	orrs	r2, r1
 8007ad2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ad8:	f003 0302 	and.w	r3, r3, #2
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d00a      	beq.n	8007af6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	685b      	ldr	r3, [r3, #4]
 8007ae6:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	430a      	orrs	r2, r1
 8007af4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007afa:	f003 0304 	and.w	r3, r3, #4
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d00a      	beq.n	8007b18 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	685b      	ldr	r3, [r3, #4]
 8007b08:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	430a      	orrs	r2, r1
 8007b16:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b1c:	f003 0310 	and.w	r3, r3, #16
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d00a      	beq.n	8007b3a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	689b      	ldr	r3, [r3, #8]
 8007b2a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	430a      	orrs	r2, r1
 8007b38:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b3e:	f003 0320 	and.w	r3, r3, #32
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d00a      	beq.n	8007b5c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	689b      	ldr	r3, [r3, #8]
 8007b4c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	430a      	orrs	r2, r1
 8007b5a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d01a      	beq.n	8007b9e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	685b      	ldr	r3, [r3, #4]
 8007b6e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	430a      	orrs	r2, r1
 8007b7c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b82:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007b86:	d10a      	bne.n	8007b9e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	685b      	ldr	r3, [r3, #4]
 8007b8e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	430a      	orrs	r2, r1
 8007b9c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ba2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d00a      	beq.n	8007bc0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	685b      	ldr	r3, [r3, #4]
 8007bb0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	430a      	orrs	r2, r1
 8007bbe:	605a      	str	r2, [r3, #4]
  }
}
 8007bc0:	bf00      	nop
 8007bc2:	370c      	adds	r7, #12
 8007bc4:	46bd      	mov	sp, r7
 8007bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bca:	4770      	bx	lr

08007bcc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007bcc:	b580      	push	{r7, lr}
 8007bce:	b098      	sub	sp, #96	; 0x60
 8007bd0:	af02      	add	r7, sp, #8
 8007bd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	2200      	movs	r2, #0
 8007bd8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007bdc:	f7fc fb96 	bl	800430c <HAL_GetTick>
 8007be0:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	f003 0308 	and.w	r3, r3, #8
 8007bec:	2b08      	cmp	r3, #8
 8007bee:	d12e      	bne.n	8007c4e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007bf0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007bf4:	9300      	str	r3, [sp, #0]
 8007bf6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007bf8:	2200      	movs	r2, #0
 8007bfa:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007bfe:	6878      	ldr	r0, [r7, #4]
 8007c00:	f000 f88c 	bl	8007d1c <UART_WaitOnFlagUntilTimeout>
 8007c04:	4603      	mov	r3, r0
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d021      	beq.n	8007c4e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c12:	e853 3f00 	ldrex	r3, [r3]
 8007c16:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007c18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c1a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007c1e:	653b      	str	r3, [r7, #80]	; 0x50
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	461a      	mov	r2, r3
 8007c26:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007c28:	647b      	str	r3, [r7, #68]	; 0x44
 8007c2a:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c2c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007c2e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007c30:	e841 2300 	strex	r3, r2, [r1]
 8007c34:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007c36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d1e6      	bne.n	8007c0a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	2220      	movs	r2, #32
 8007c40:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	2200      	movs	r2, #0
 8007c46:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007c4a:	2303      	movs	r3, #3
 8007c4c:	e062      	b.n	8007d14 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	f003 0304 	and.w	r3, r3, #4
 8007c58:	2b04      	cmp	r3, #4
 8007c5a:	d149      	bne.n	8007cf0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007c5c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007c60:	9300      	str	r3, [sp, #0]
 8007c62:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007c64:	2200      	movs	r2, #0
 8007c66:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007c6a:	6878      	ldr	r0, [r7, #4]
 8007c6c:	f000 f856 	bl	8007d1c <UART_WaitOnFlagUntilTimeout>
 8007c70:	4603      	mov	r3, r0
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d03c      	beq.n	8007cf0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c7e:	e853 3f00 	ldrex	r3, [r3]
 8007c82:	623b      	str	r3, [r7, #32]
   return(result);
 8007c84:	6a3b      	ldr	r3, [r7, #32]
 8007c86:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007c8a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	461a      	mov	r2, r3
 8007c92:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007c94:	633b      	str	r3, [r7, #48]	; 0x30
 8007c96:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c98:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007c9a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007c9c:	e841 2300 	strex	r3, r2, [r1]
 8007ca0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007ca2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d1e6      	bne.n	8007c76 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	3308      	adds	r3, #8
 8007cae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cb0:	693b      	ldr	r3, [r7, #16]
 8007cb2:	e853 3f00 	ldrex	r3, [r3]
 8007cb6:	60fb      	str	r3, [r7, #12]
   return(result);
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	f023 0301 	bic.w	r3, r3, #1
 8007cbe:	64bb      	str	r3, [r7, #72]	; 0x48
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	3308      	adds	r3, #8
 8007cc6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007cc8:	61fa      	str	r2, [r7, #28]
 8007cca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ccc:	69b9      	ldr	r1, [r7, #24]
 8007cce:	69fa      	ldr	r2, [r7, #28]
 8007cd0:	e841 2300 	strex	r3, r2, [r1]
 8007cd4:	617b      	str	r3, [r7, #20]
   return(result);
 8007cd6:	697b      	ldr	r3, [r7, #20]
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d1e5      	bne.n	8007ca8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	2220      	movs	r2, #32
 8007ce0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	2200      	movs	r2, #0
 8007ce8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007cec:	2303      	movs	r3, #3
 8007cee:	e011      	b.n	8007d14 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	2220      	movs	r2, #32
 8007cf4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	2220      	movs	r2, #32
 8007cfa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	2200      	movs	r2, #0
 8007d02:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	2200      	movs	r2, #0
 8007d08:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	2200      	movs	r2, #0
 8007d0e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8007d12:	2300      	movs	r3, #0
}
 8007d14:	4618      	mov	r0, r3
 8007d16:	3758      	adds	r7, #88	; 0x58
 8007d18:	46bd      	mov	sp, r7
 8007d1a:	bd80      	pop	{r7, pc}

08007d1c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007d1c:	b580      	push	{r7, lr}
 8007d1e:	b084      	sub	sp, #16
 8007d20:	af00      	add	r7, sp, #0
 8007d22:	60f8      	str	r0, [r7, #12]
 8007d24:	60b9      	str	r1, [r7, #8]
 8007d26:	603b      	str	r3, [r7, #0]
 8007d28:	4613      	mov	r3, r2
 8007d2a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007d2c:	e049      	b.n	8007dc2 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007d2e:	69bb      	ldr	r3, [r7, #24]
 8007d30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d34:	d045      	beq.n	8007dc2 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007d36:	f7fc fae9 	bl	800430c <HAL_GetTick>
 8007d3a:	4602      	mov	r2, r0
 8007d3c:	683b      	ldr	r3, [r7, #0]
 8007d3e:	1ad3      	subs	r3, r2, r3
 8007d40:	69ba      	ldr	r2, [r7, #24]
 8007d42:	429a      	cmp	r2, r3
 8007d44:	d302      	bcc.n	8007d4c <UART_WaitOnFlagUntilTimeout+0x30>
 8007d46:	69bb      	ldr	r3, [r7, #24]
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d101      	bne.n	8007d50 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007d4c:	2303      	movs	r3, #3
 8007d4e:	e048      	b.n	8007de2 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	f003 0304 	and.w	r3, r3, #4
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d031      	beq.n	8007dc2 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	69db      	ldr	r3, [r3, #28]
 8007d64:	f003 0308 	and.w	r3, r3, #8
 8007d68:	2b08      	cmp	r3, #8
 8007d6a:	d110      	bne.n	8007d8e <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	2208      	movs	r2, #8
 8007d72:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007d74:	68f8      	ldr	r0, [r7, #12]
 8007d76:	f000 f838 	bl	8007dea <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	2208      	movs	r2, #8
 8007d7e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	2200      	movs	r2, #0
 8007d86:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8007d8a:	2301      	movs	r3, #1
 8007d8c:	e029      	b.n	8007de2 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	69db      	ldr	r3, [r3, #28]
 8007d94:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007d98:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007d9c:	d111      	bne.n	8007dc2 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007da6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007da8:	68f8      	ldr	r0, [r7, #12]
 8007daa:	f000 f81e 	bl	8007dea <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	2220      	movs	r2, #32
 8007db2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	2200      	movs	r2, #0
 8007dba:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8007dbe:	2303      	movs	r3, #3
 8007dc0:	e00f      	b.n	8007de2 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	69da      	ldr	r2, [r3, #28]
 8007dc8:	68bb      	ldr	r3, [r7, #8]
 8007dca:	4013      	ands	r3, r2
 8007dcc:	68ba      	ldr	r2, [r7, #8]
 8007dce:	429a      	cmp	r2, r3
 8007dd0:	bf0c      	ite	eq
 8007dd2:	2301      	moveq	r3, #1
 8007dd4:	2300      	movne	r3, #0
 8007dd6:	b2db      	uxtb	r3, r3
 8007dd8:	461a      	mov	r2, r3
 8007dda:	79fb      	ldrb	r3, [r7, #7]
 8007ddc:	429a      	cmp	r2, r3
 8007dde:	d0a6      	beq.n	8007d2e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007de0:	2300      	movs	r3, #0
}
 8007de2:	4618      	mov	r0, r3
 8007de4:	3710      	adds	r7, #16
 8007de6:	46bd      	mov	sp, r7
 8007de8:	bd80      	pop	{r7, pc}

08007dea <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007dea:	b480      	push	{r7}
 8007dec:	b095      	sub	sp, #84	; 0x54
 8007dee:	af00      	add	r7, sp, #0
 8007df0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007df8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007dfa:	e853 3f00 	ldrex	r3, [r3]
 8007dfe:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007e00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e02:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007e06:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	461a      	mov	r2, r3
 8007e0e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007e10:	643b      	str	r3, [r7, #64]	; 0x40
 8007e12:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e14:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007e16:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007e18:	e841 2300 	strex	r3, r2, [r1]
 8007e1c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007e1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d1e6      	bne.n	8007df2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	3308      	adds	r3, #8
 8007e2a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e2c:	6a3b      	ldr	r3, [r7, #32]
 8007e2e:	e853 3f00 	ldrex	r3, [r3]
 8007e32:	61fb      	str	r3, [r7, #28]
   return(result);
 8007e34:	69fb      	ldr	r3, [r7, #28]
 8007e36:	f023 0301 	bic.w	r3, r3, #1
 8007e3a:	64bb      	str	r3, [r7, #72]	; 0x48
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	3308      	adds	r3, #8
 8007e42:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007e44:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007e46:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e48:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007e4a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007e4c:	e841 2300 	strex	r3, r2, [r1]
 8007e50:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007e52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d1e5      	bne.n	8007e24 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e5c:	2b01      	cmp	r3, #1
 8007e5e:	d118      	bne.n	8007e92 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	e853 3f00 	ldrex	r3, [r3]
 8007e6c:	60bb      	str	r3, [r7, #8]
   return(result);
 8007e6e:	68bb      	ldr	r3, [r7, #8]
 8007e70:	f023 0310 	bic.w	r3, r3, #16
 8007e74:	647b      	str	r3, [r7, #68]	; 0x44
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	461a      	mov	r2, r3
 8007e7c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007e7e:	61bb      	str	r3, [r7, #24]
 8007e80:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e82:	6979      	ldr	r1, [r7, #20]
 8007e84:	69ba      	ldr	r2, [r7, #24]
 8007e86:	e841 2300 	strex	r3, r2, [r1]
 8007e8a:	613b      	str	r3, [r7, #16]
   return(result);
 8007e8c:	693b      	ldr	r3, [r7, #16]
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d1e6      	bne.n	8007e60 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	2220      	movs	r2, #32
 8007e96:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	2200      	movs	r2, #0
 8007e9e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	2200      	movs	r2, #0
 8007ea4:	669a      	str	r2, [r3, #104]	; 0x68
}
 8007ea6:	bf00      	nop
 8007ea8:	3754      	adds	r7, #84	; 0x54
 8007eaa:	46bd      	mov	sp, r7
 8007eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb0:	4770      	bx	lr
	...

08007eb4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8007eb4:	b580      	push	{r7, lr}
 8007eb6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8007eb8:	4b05      	ldr	r3, [pc, #20]	; (8007ed0 <SysTick_Handler+0x1c>)
 8007eba:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8007ebc:	f001 fe32 	bl	8009b24 <xTaskGetSchedulerState>
 8007ec0:	4603      	mov	r3, r0
 8007ec2:	2b01      	cmp	r3, #1
 8007ec4:	d001      	beq.n	8007eca <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8007ec6:	f002 fd17 	bl	800a8f8 <xPortSysTickHandler>
  }
}
 8007eca:	bf00      	nop
 8007ecc:	bd80      	pop	{r7, pc}
 8007ece:	bf00      	nop
 8007ed0:	e000e010 	.word	0xe000e010

08007ed4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007ed4:	b480      	push	{r7}
 8007ed6:	b085      	sub	sp, #20
 8007ed8:	af00      	add	r7, sp, #0
 8007eda:	60f8      	str	r0, [r7, #12]
 8007edc:	60b9      	str	r1, [r7, #8]
 8007ede:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	4a07      	ldr	r2, [pc, #28]	; (8007f00 <vApplicationGetIdleTaskMemory+0x2c>)
 8007ee4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8007ee6:	68bb      	ldr	r3, [r7, #8]
 8007ee8:	4a06      	ldr	r2, [pc, #24]	; (8007f04 <vApplicationGetIdleTaskMemory+0x30>)
 8007eea:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	2280      	movs	r2, #128	; 0x80
 8007ef0:	601a      	str	r2, [r3, #0]
}
 8007ef2:	bf00      	nop
 8007ef4:	3714      	adds	r7, #20
 8007ef6:	46bd      	mov	sp, r7
 8007ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efc:	4770      	bx	lr
 8007efe:	bf00      	nop
 8007f00:	2000251c 	.word	0x2000251c
 8007f04:	200025c8 	.word	0x200025c8

08007f08 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007f08:	b480      	push	{r7}
 8007f0a:	b085      	sub	sp, #20
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	60f8      	str	r0, [r7, #12]
 8007f10:	60b9      	str	r1, [r7, #8]
 8007f12:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	4a07      	ldr	r2, [pc, #28]	; (8007f34 <vApplicationGetTimerTaskMemory+0x2c>)
 8007f18:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8007f1a:	68bb      	ldr	r3, [r7, #8]
 8007f1c:	4a06      	ldr	r2, [pc, #24]	; (8007f38 <vApplicationGetTimerTaskMemory+0x30>)
 8007f1e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007f26:	601a      	str	r2, [r3, #0]
}
 8007f28:	bf00      	nop
 8007f2a:	3714      	adds	r7, #20
 8007f2c:	46bd      	mov	sp, r7
 8007f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f32:	4770      	bx	lr
 8007f34:	200027c8 	.word	0x200027c8
 8007f38:	20002874 	.word	0x20002874

08007f3c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007f3c:	b480      	push	{r7}
 8007f3e:	b083      	sub	sp, #12
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	f103 0208 	add.w	r2, r3, #8
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	f04f 32ff 	mov.w	r2, #4294967295
 8007f54:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	f103 0208 	add.w	r2, r3, #8
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	f103 0208 	add.w	r2, r3, #8
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	2200      	movs	r2, #0
 8007f6e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007f70:	bf00      	nop
 8007f72:	370c      	adds	r7, #12
 8007f74:	46bd      	mov	sp, r7
 8007f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f7a:	4770      	bx	lr

08007f7c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007f7c:	b480      	push	{r7}
 8007f7e:	b083      	sub	sp, #12
 8007f80:	af00      	add	r7, sp, #0
 8007f82:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	2200      	movs	r2, #0
 8007f88:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007f8a:	bf00      	nop
 8007f8c:	370c      	adds	r7, #12
 8007f8e:	46bd      	mov	sp, r7
 8007f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f94:	4770      	bx	lr

08007f96 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007f96:	b480      	push	{r7}
 8007f98:	b085      	sub	sp, #20
 8007f9a:	af00      	add	r7, sp, #0
 8007f9c:	6078      	str	r0, [r7, #4]
 8007f9e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	685b      	ldr	r3, [r3, #4]
 8007fa4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007fa6:	683b      	ldr	r3, [r7, #0]
 8007fa8:	68fa      	ldr	r2, [r7, #12]
 8007faa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	689a      	ldr	r2, [r3, #8]
 8007fb0:	683b      	ldr	r3, [r7, #0]
 8007fb2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	689b      	ldr	r3, [r3, #8]
 8007fb8:	683a      	ldr	r2, [r7, #0]
 8007fba:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	683a      	ldr	r2, [r7, #0]
 8007fc0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007fc2:	683b      	ldr	r3, [r7, #0]
 8007fc4:	687a      	ldr	r2, [r7, #4]
 8007fc6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	1c5a      	adds	r2, r3, #1
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	601a      	str	r2, [r3, #0]
}
 8007fd2:	bf00      	nop
 8007fd4:	3714      	adds	r7, #20
 8007fd6:	46bd      	mov	sp, r7
 8007fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fdc:	4770      	bx	lr

08007fde <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007fde:	b480      	push	{r7}
 8007fe0:	b085      	sub	sp, #20
 8007fe2:	af00      	add	r7, sp, #0
 8007fe4:	6078      	str	r0, [r7, #4]
 8007fe6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007fe8:	683b      	ldr	r3, [r7, #0]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007fee:	68bb      	ldr	r3, [r7, #8]
 8007ff0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ff4:	d103      	bne.n	8007ffe <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	691b      	ldr	r3, [r3, #16]
 8007ffa:	60fb      	str	r3, [r7, #12]
 8007ffc:	e00c      	b.n	8008018 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	3308      	adds	r3, #8
 8008002:	60fb      	str	r3, [r7, #12]
 8008004:	e002      	b.n	800800c <vListInsert+0x2e>
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	685b      	ldr	r3, [r3, #4]
 800800a:	60fb      	str	r3, [r7, #12]
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	685b      	ldr	r3, [r3, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	68ba      	ldr	r2, [r7, #8]
 8008014:	429a      	cmp	r2, r3
 8008016:	d2f6      	bcs.n	8008006 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	685a      	ldr	r2, [r3, #4]
 800801c:	683b      	ldr	r3, [r7, #0]
 800801e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008020:	683b      	ldr	r3, [r7, #0]
 8008022:	685b      	ldr	r3, [r3, #4]
 8008024:	683a      	ldr	r2, [r7, #0]
 8008026:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008028:	683b      	ldr	r3, [r7, #0]
 800802a:	68fa      	ldr	r2, [r7, #12]
 800802c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	683a      	ldr	r2, [r7, #0]
 8008032:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008034:	683b      	ldr	r3, [r7, #0]
 8008036:	687a      	ldr	r2, [r7, #4]
 8008038:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	1c5a      	adds	r2, r3, #1
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	601a      	str	r2, [r3, #0]
}
 8008044:	bf00      	nop
 8008046:	3714      	adds	r7, #20
 8008048:	46bd      	mov	sp, r7
 800804a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800804e:	4770      	bx	lr

08008050 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008050:	b480      	push	{r7}
 8008052:	b085      	sub	sp, #20
 8008054:	af00      	add	r7, sp, #0
 8008056:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	691b      	ldr	r3, [r3, #16]
 800805c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	685b      	ldr	r3, [r3, #4]
 8008062:	687a      	ldr	r2, [r7, #4]
 8008064:	6892      	ldr	r2, [r2, #8]
 8008066:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	689b      	ldr	r3, [r3, #8]
 800806c:	687a      	ldr	r2, [r7, #4]
 800806e:	6852      	ldr	r2, [r2, #4]
 8008070:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	685b      	ldr	r3, [r3, #4]
 8008076:	687a      	ldr	r2, [r7, #4]
 8008078:	429a      	cmp	r2, r3
 800807a:	d103      	bne.n	8008084 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	689a      	ldr	r2, [r3, #8]
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	2200      	movs	r2, #0
 8008088:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	1e5a      	subs	r2, r3, #1
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	681b      	ldr	r3, [r3, #0]
}
 8008098:	4618      	mov	r0, r3
 800809a:	3714      	adds	r7, #20
 800809c:	46bd      	mov	sp, r7
 800809e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a2:	4770      	bx	lr

080080a4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80080a4:	b580      	push	{r7, lr}
 80080a6:	b084      	sub	sp, #16
 80080a8:	af00      	add	r7, sp, #0
 80080aa:	6078      	str	r0, [r7, #4]
 80080ac:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d10a      	bne.n	80080ce <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80080b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080bc:	f383 8811 	msr	BASEPRI, r3
 80080c0:	f3bf 8f6f 	isb	sy
 80080c4:	f3bf 8f4f 	dsb	sy
 80080c8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80080ca:	bf00      	nop
 80080cc:	e7fe      	b.n	80080cc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80080ce:	f002 fb81 	bl	800a7d4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	681a      	ldr	r2, [r3, #0]
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80080da:	68f9      	ldr	r1, [r7, #12]
 80080dc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80080de:	fb01 f303 	mul.w	r3, r1, r3
 80080e2:	441a      	add	r2, r3
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	2200      	movs	r2, #0
 80080ec:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	681a      	ldr	r2, [r3, #0]
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	681a      	ldr	r2, [r3, #0]
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80080fe:	3b01      	subs	r3, #1
 8008100:	68f9      	ldr	r1, [r7, #12]
 8008102:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008104:	fb01 f303 	mul.w	r3, r1, r3
 8008108:	441a      	add	r2, r3
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	22ff      	movs	r2, #255	; 0xff
 8008112:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	22ff      	movs	r2, #255	; 0xff
 800811a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800811e:	683b      	ldr	r3, [r7, #0]
 8008120:	2b00      	cmp	r3, #0
 8008122:	d114      	bne.n	800814e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	691b      	ldr	r3, [r3, #16]
 8008128:	2b00      	cmp	r3, #0
 800812a:	d01a      	beq.n	8008162 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	3310      	adds	r3, #16
 8008130:	4618      	mov	r0, r3
 8008132:	f001 fb35 	bl	80097a0 <xTaskRemoveFromEventList>
 8008136:	4603      	mov	r3, r0
 8008138:	2b00      	cmp	r3, #0
 800813a:	d012      	beq.n	8008162 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800813c:	4b0c      	ldr	r3, [pc, #48]	; (8008170 <xQueueGenericReset+0xcc>)
 800813e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008142:	601a      	str	r2, [r3, #0]
 8008144:	f3bf 8f4f 	dsb	sy
 8008148:	f3bf 8f6f 	isb	sy
 800814c:	e009      	b.n	8008162 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	3310      	adds	r3, #16
 8008152:	4618      	mov	r0, r3
 8008154:	f7ff fef2 	bl	8007f3c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	3324      	adds	r3, #36	; 0x24
 800815c:	4618      	mov	r0, r3
 800815e:	f7ff feed 	bl	8007f3c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008162:	f002 fb67 	bl	800a834 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008166:	2301      	movs	r3, #1
}
 8008168:	4618      	mov	r0, r3
 800816a:	3710      	adds	r7, #16
 800816c:	46bd      	mov	sp, r7
 800816e:	bd80      	pop	{r7, pc}
 8008170:	e000ed04 	.word	0xe000ed04

08008174 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008174:	b580      	push	{r7, lr}
 8008176:	b08e      	sub	sp, #56	; 0x38
 8008178:	af02      	add	r7, sp, #8
 800817a:	60f8      	str	r0, [r7, #12]
 800817c:	60b9      	str	r1, [r7, #8]
 800817e:	607a      	str	r2, [r7, #4]
 8008180:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	2b00      	cmp	r3, #0
 8008186:	d10a      	bne.n	800819e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8008188:	f04f 0350 	mov.w	r3, #80	; 0x50
 800818c:	f383 8811 	msr	BASEPRI, r3
 8008190:	f3bf 8f6f 	isb	sy
 8008194:	f3bf 8f4f 	dsb	sy
 8008198:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800819a:	bf00      	nop
 800819c:	e7fe      	b.n	800819c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800819e:	683b      	ldr	r3, [r7, #0]
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d10a      	bne.n	80081ba <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80081a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081a8:	f383 8811 	msr	BASEPRI, r3
 80081ac:	f3bf 8f6f 	isb	sy
 80081b0:	f3bf 8f4f 	dsb	sy
 80081b4:	627b      	str	r3, [r7, #36]	; 0x24
}
 80081b6:	bf00      	nop
 80081b8:	e7fe      	b.n	80081b8 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d002      	beq.n	80081c6 <xQueueGenericCreateStatic+0x52>
 80081c0:	68bb      	ldr	r3, [r7, #8]
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d001      	beq.n	80081ca <xQueueGenericCreateStatic+0x56>
 80081c6:	2301      	movs	r3, #1
 80081c8:	e000      	b.n	80081cc <xQueueGenericCreateStatic+0x58>
 80081ca:	2300      	movs	r3, #0
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d10a      	bne.n	80081e6 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80081d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081d4:	f383 8811 	msr	BASEPRI, r3
 80081d8:	f3bf 8f6f 	isb	sy
 80081dc:	f3bf 8f4f 	dsb	sy
 80081e0:	623b      	str	r3, [r7, #32]
}
 80081e2:	bf00      	nop
 80081e4:	e7fe      	b.n	80081e4 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d102      	bne.n	80081f2 <xQueueGenericCreateStatic+0x7e>
 80081ec:	68bb      	ldr	r3, [r7, #8]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d101      	bne.n	80081f6 <xQueueGenericCreateStatic+0x82>
 80081f2:	2301      	movs	r3, #1
 80081f4:	e000      	b.n	80081f8 <xQueueGenericCreateStatic+0x84>
 80081f6:	2300      	movs	r3, #0
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d10a      	bne.n	8008212 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80081fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008200:	f383 8811 	msr	BASEPRI, r3
 8008204:	f3bf 8f6f 	isb	sy
 8008208:	f3bf 8f4f 	dsb	sy
 800820c:	61fb      	str	r3, [r7, #28]
}
 800820e:	bf00      	nop
 8008210:	e7fe      	b.n	8008210 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008212:	2350      	movs	r3, #80	; 0x50
 8008214:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008216:	697b      	ldr	r3, [r7, #20]
 8008218:	2b50      	cmp	r3, #80	; 0x50
 800821a:	d00a      	beq.n	8008232 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800821c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008220:	f383 8811 	msr	BASEPRI, r3
 8008224:	f3bf 8f6f 	isb	sy
 8008228:	f3bf 8f4f 	dsb	sy
 800822c:	61bb      	str	r3, [r7, #24]
}
 800822e:	bf00      	nop
 8008230:	e7fe      	b.n	8008230 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008232:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008234:	683b      	ldr	r3, [r7, #0]
 8008236:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8008238:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800823a:	2b00      	cmp	r3, #0
 800823c:	d00d      	beq.n	800825a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800823e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008240:	2201      	movs	r2, #1
 8008242:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008246:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800824a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800824c:	9300      	str	r3, [sp, #0]
 800824e:	4613      	mov	r3, r2
 8008250:	687a      	ldr	r2, [r7, #4]
 8008252:	68b9      	ldr	r1, [r7, #8]
 8008254:	68f8      	ldr	r0, [r7, #12]
 8008256:	f000 f83f 	bl	80082d8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800825a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800825c:	4618      	mov	r0, r3
 800825e:	3730      	adds	r7, #48	; 0x30
 8008260:	46bd      	mov	sp, r7
 8008262:	bd80      	pop	{r7, pc}

08008264 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8008264:	b580      	push	{r7, lr}
 8008266:	b08a      	sub	sp, #40	; 0x28
 8008268:	af02      	add	r7, sp, #8
 800826a:	60f8      	str	r0, [r7, #12]
 800826c:	60b9      	str	r1, [r7, #8]
 800826e:	4613      	mov	r3, r2
 8008270:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	2b00      	cmp	r3, #0
 8008276:	d10a      	bne.n	800828e <xQueueGenericCreate+0x2a>
	__asm volatile
 8008278:	f04f 0350 	mov.w	r3, #80	; 0x50
 800827c:	f383 8811 	msr	BASEPRI, r3
 8008280:	f3bf 8f6f 	isb	sy
 8008284:	f3bf 8f4f 	dsb	sy
 8008288:	613b      	str	r3, [r7, #16]
}
 800828a:	bf00      	nop
 800828c:	e7fe      	b.n	800828c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	68ba      	ldr	r2, [r7, #8]
 8008292:	fb02 f303 	mul.w	r3, r2, r3
 8008296:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8008298:	69fb      	ldr	r3, [r7, #28]
 800829a:	3350      	adds	r3, #80	; 0x50
 800829c:	4618      	mov	r0, r3
 800829e:	f002 fbbb 	bl	800aa18 <pvPortMalloc>
 80082a2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80082a4:	69bb      	ldr	r3, [r7, #24]
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d011      	beq.n	80082ce <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80082aa:	69bb      	ldr	r3, [r7, #24]
 80082ac:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80082ae:	697b      	ldr	r3, [r7, #20]
 80082b0:	3350      	adds	r3, #80	; 0x50
 80082b2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80082b4:	69bb      	ldr	r3, [r7, #24]
 80082b6:	2200      	movs	r2, #0
 80082b8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80082bc:	79fa      	ldrb	r2, [r7, #7]
 80082be:	69bb      	ldr	r3, [r7, #24]
 80082c0:	9300      	str	r3, [sp, #0]
 80082c2:	4613      	mov	r3, r2
 80082c4:	697a      	ldr	r2, [r7, #20]
 80082c6:	68b9      	ldr	r1, [r7, #8]
 80082c8:	68f8      	ldr	r0, [r7, #12]
 80082ca:	f000 f805 	bl	80082d8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80082ce:	69bb      	ldr	r3, [r7, #24]
	}
 80082d0:	4618      	mov	r0, r3
 80082d2:	3720      	adds	r7, #32
 80082d4:	46bd      	mov	sp, r7
 80082d6:	bd80      	pop	{r7, pc}

080082d8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80082d8:	b580      	push	{r7, lr}
 80082da:	b084      	sub	sp, #16
 80082dc:	af00      	add	r7, sp, #0
 80082de:	60f8      	str	r0, [r7, #12]
 80082e0:	60b9      	str	r1, [r7, #8]
 80082e2:	607a      	str	r2, [r7, #4]
 80082e4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80082e6:	68bb      	ldr	r3, [r7, #8]
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d103      	bne.n	80082f4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80082ec:	69bb      	ldr	r3, [r7, #24]
 80082ee:	69ba      	ldr	r2, [r7, #24]
 80082f0:	601a      	str	r2, [r3, #0]
 80082f2:	e002      	b.n	80082fa <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80082f4:	69bb      	ldr	r3, [r7, #24]
 80082f6:	687a      	ldr	r2, [r7, #4]
 80082f8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80082fa:	69bb      	ldr	r3, [r7, #24]
 80082fc:	68fa      	ldr	r2, [r7, #12]
 80082fe:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008300:	69bb      	ldr	r3, [r7, #24]
 8008302:	68ba      	ldr	r2, [r7, #8]
 8008304:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008306:	2101      	movs	r1, #1
 8008308:	69b8      	ldr	r0, [r7, #24]
 800830a:	f7ff fecb 	bl	80080a4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800830e:	69bb      	ldr	r3, [r7, #24]
 8008310:	78fa      	ldrb	r2, [r7, #3]
 8008312:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008316:	bf00      	nop
 8008318:	3710      	adds	r7, #16
 800831a:	46bd      	mov	sp, r7
 800831c:	bd80      	pop	{r7, pc}
	...

08008320 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008320:	b580      	push	{r7, lr}
 8008322:	b08e      	sub	sp, #56	; 0x38
 8008324:	af00      	add	r7, sp, #0
 8008326:	60f8      	str	r0, [r7, #12]
 8008328:	60b9      	str	r1, [r7, #8]
 800832a:	607a      	str	r2, [r7, #4]
 800832c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800832e:	2300      	movs	r3, #0
 8008330:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8008336:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008338:	2b00      	cmp	r3, #0
 800833a:	d10a      	bne.n	8008352 <xQueueGenericSend+0x32>
	__asm volatile
 800833c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008340:	f383 8811 	msr	BASEPRI, r3
 8008344:	f3bf 8f6f 	isb	sy
 8008348:	f3bf 8f4f 	dsb	sy
 800834c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800834e:	bf00      	nop
 8008350:	e7fe      	b.n	8008350 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008352:	68bb      	ldr	r3, [r7, #8]
 8008354:	2b00      	cmp	r3, #0
 8008356:	d103      	bne.n	8008360 <xQueueGenericSend+0x40>
 8008358:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800835a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800835c:	2b00      	cmp	r3, #0
 800835e:	d101      	bne.n	8008364 <xQueueGenericSend+0x44>
 8008360:	2301      	movs	r3, #1
 8008362:	e000      	b.n	8008366 <xQueueGenericSend+0x46>
 8008364:	2300      	movs	r3, #0
 8008366:	2b00      	cmp	r3, #0
 8008368:	d10a      	bne.n	8008380 <xQueueGenericSend+0x60>
	__asm volatile
 800836a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800836e:	f383 8811 	msr	BASEPRI, r3
 8008372:	f3bf 8f6f 	isb	sy
 8008376:	f3bf 8f4f 	dsb	sy
 800837a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800837c:	bf00      	nop
 800837e:	e7fe      	b.n	800837e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008380:	683b      	ldr	r3, [r7, #0]
 8008382:	2b02      	cmp	r3, #2
 8008384:	d103      	bne.n	800838e <xQueueGenericSend+0x6e>
 8008386:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008388:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800838a:	2b01      	cmp	r3, #1
 800838c:	d101      	bne.n	8008392 <xQueueGenericSend+0x72>
 800838e:	2301      	movs	r3, #1
 8008390:	e000      	b.n	8008394 <xQueueGenericSend+0x74>
 8008392:	2300      	movs	r3, #0
 8008394:	2b00      	cmp	r3, #0
 8008396:	d10a      	bne.n	80083ae <xQueueGenericSend+0x8e>
	__asm volatile
 8008398:	f04f 0350 	mov.w	r3, #80	; 0x50
 800839c:	f383 8811 	msr	BASEPRI, r3
 80083a0:	f3bf 8f6f 	isb	sy
 80083a4:	f3bf 8f4f 	dsb	sy
 80083a8:	623b      	str	r3, [r7, #32]
}
 80083aa:	bf00      	nop
 80083ac:	e7fe      	b.n	80083ac <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80083ae:	f001 fbb9 	bl	8009b24 <xTaskGetSchedulerState>
 80083b2:	4603      	mov	r3, r0
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d102      	bne.n	80083be <xQueueGenericSend+0x9e>
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d101      	bne.n	80083c2 <xQueueGenericSend+0xa2>
 80083be:	2301      	movs	r3, #1
 80083c0:	e000      	b.n	80083c4 <xQueueGenericSend+0xa4>
 80083c2:	2300      	movs	r3, #0
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d10a      	bne.n	80083de <xQueueGenericSend+0xbe>
	__asm volatile
 80083c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083cc:	f383 8811 	msr	BASEPRI, r3
 80083d0:	f3bf 8f6f 	isb	sy
 80083d4:	f3bf 8f4f 	dsb	sy
 80083d8:	61fb      	str	r3, [r7, #28]
}
 80083da:	bf00      	nop
 80083dc:	e7fe      	b.n	80083dc <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80083de:	f002 f9f9 	bl	800a7d4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80083e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80083e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80083ea:	429a      	cmp	r2, r3
 80083ec:	d302      	bcc.n	80083f4 <xQueueGenericSend+0xd4>
 80083ee:	683b      	ldr	r3, [r7, #0]
 80083f0:	2b02      	cmp	r3, #2
 80083f2:	d129      	bne.n	8008448 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80083f4:	683a      	ldr	r2, [r7, #0]
 80083f6:	68b9      	ldr	r1, [r7, #8]
 80083f8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80083fa:	f000 fbbb 	bl	8008b74 <prvCopyDataToQueue>
 80083fe:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008400:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008404:	2b00      	cmp	r3, #0
 8008406:	d010      	beq.n	800842a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008408:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800840a:	3324      	adds	r3, #36	; 0x24
 800840c:	4618      	mov	r0, r3
 800840e:	f001 f9c7 	bl	80097a0 <xTaskRemoveFromEventList>
 8008412:	4603      	mov	r3, r0
 8008414:	2b00      	cmp	r3, #0
 8008416:	d013      	beq.n	8008440 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008418:	4b3f      	ldr	r3, [pc, #252]	; (8008518 <xQueueGenericSend+0x1f8>)
 800841a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800841e:	601a      	str	r2, [r3, #0]
 8008420:	f3bf 8f4f 	dsb	sy
 8008424:	f3bf 8f6f 	isb	sy
 8008428:	e00a      	b.n	8008440 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800842a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800842c:	2b00      	cmp	r3, #0
 800842e:	d007      	beq.n	8008440 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008430:	4b39      	ldr	r3, [pc, #228]	; (8008518 <xQueueGenericSend+0x1f8>)
 8008432:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008436:	601a      	str	r2, [r3, #0]
 8008438:	f3bf 8f4f 	dsb	sy
 800843c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008440:	f002 f9f8 	bl	800a834 <vPortExitCritical>
				return pdPASS;
 8008444:	2301      	movs	r3, #1
 8008446:	e063      	b.n	8008510 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	2b00      	cmp	r3, #0
 800844c:	d103      	bne.n	8008456 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800844e:	f002 f9f1 	bl	800a834 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008452:	2300      	movs	r3, #0
 8008454:	e05c      	b.n	8008510 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008456:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008458:	2b00      	cmp	r3, #0
 800845a:	d106      	bne.n	800846a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800845c:	f107 0314 	add.w	r3, r7, #20
 8008460:	4618      	mov	r0, r3
 8008462:	f001 fa01 	bl	8009868 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008466:	2301      	movs	r3, #1
 8008468:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800846a:	f002 f9e3 	bl	800a834 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800846e:	f000 ff51 	bl	8009314 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008472:	f002 f9af 	bl	800a7d4 <vPortEnterCritical>
 8008476:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008478:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800847c:	b25b      	sxtb	r3, r3
 800847e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008482:	d103      	bne.n	800848c <xQueueGenericSend+0x16c>
 8008484:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008486:	2200      	movs	r2, #0
 8008488:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800848c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800848e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008492:	b25b      	sxtb	r3, r3
 8008494:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008498:	d103      	bne.n	80084a2 <xQueueGenericSend+0x182>
 800849a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800849c:	2200      	movs	r2, #0
 800849e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80084a2:	f002 f9c7 	bl	800a834 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80084a6:	1d3a      	adds	r2, r7, #4
 80084a8:	f107 0314 	add.w	r3, r7, #20
 80084ac:	4611      	mov	r1, r2
 80084ae:	4618      	mov	r0, r3
 80084b0:	f001 f9f0 	bl	8009894 <xTaskCheckForTimeOut>
 80084b4:	4603      	mov	r3, r0
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d124      	bne.n	8008504 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80084ba:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80084bc:	f000 fc52 	bl	8008d64 <prvIsQueueFull>
 80084c0:	4603      	mov	r3, r0
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d018      	beq.n	80084f8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80084c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084c8:	3310      	adds	r3, #16
 80084ca:	687a      	ldr	r2, [r7, #4]
 80084cc:	4611      	mov	r1, r2
 80084ce:	4618      	mov	r0, r3
 80084d0:	f001 f916 	bl	8009700 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80084d4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80084d6:	f000 fbdd 	bl	8008c94 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80084da:	f000 ff29 	bl	8009330 <xTaskResumeAll>
 80084de:	4603      	mov	r3, r0
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	f47f af7c 	bne.w	80083de <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80084e6:	4b0c      	ldr	r3, [pc, #48]	; (8008518 <xQueueGenericSend+0x1f8>)
 80084e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80084ec:	601a      	str	r2, [r3, #0]
 80084ee:	f3bf 8f4f 	dsb	sy
 80084f2:	f3bf 8f6f 	isb	sy
 80084f6:	e772      	b.n	80083de <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80084f8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80084fa:	f000 fbcb 	bl	8008c94 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80084fe:	f000 ff17 	bl	8009330 <xTaskResumeAll>
 8008502:	e76c      	b.n	80083de <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008504:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008506:	f000 fbc5 	bl	8008c94 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800850a:	f000 ff11 	bl	8009330 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800850e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008510:	4618      	mov	r0, r3
 8008512:	3738      	adds	r7, #56	; 0x38
 8008514:	46bd      	mov	sp, r7
 8008516:	bd80      	pop	{r7, pc}
 8008518:	e000ed04 	.word	0xe000ed04

0800851c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800851c:	b580      	push	{r7, lr}
 800851e:	b090      	sub	sp, #64	; 0x40
 8008520:	af00      	add	r7, sp, #0
 8008522:	60f8      	str	r0, [r7, #12]
 8008524:	60b9      	str	r1, [r7, #8]
 8008526:	607a      	str	r2, [r7, #4]
 8008528:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800852e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008530:	2b00      	cmp	r3, #0
 8008532:	d10a      	bne.n	800854a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8008534:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008538:	f383 8811 	msr	BASEPRI, r3
 800853c:	f3bf 8f6f 	isb	sy
 8008540:	f3bf 8f4f 	dsb	sy
 8008544:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008546:	bf00      	nop
 8008548:	e7fe      	b.n	8008548 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800854a:	68bb      	ldr	r3, [r7, #8]
 800854c:	2b00      	cmp	r3, #0
 800854e:	d103      	bne.n	8008558 <xQueueGenericSendFromISR+0x3c>
 8008550:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008552:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008554:	2b00      	cmp	r3, #0
 8008556:	d101      	bne.n	800855c <xQueueGenericSendFromISR+0x40>
 8008558:	2301      	movs	r3, #1
 800855a:	e000      	b.n	800855e <xQueueGenericSendFromISR+0x42>
 800855c:	2300      	movs	r3, #0
 800855e:	2b00      	cmp	r3, #0
 8008560:	d10a      	bne.n	8008578 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8008562:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008566:	f383 8811 	msr	BASEPRI, r3
 800856a:	f3bf 8f6f 	isb	sy
 800856e:	f3bf 8f4f 	dsb	sy
 8008572:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008574:	bf00      	nop
 8008576:	e7fe      	b.n	8008576 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008578:	683b      	ldr	r3, [r7, #0]
 800857a:	2b02      	cmp	r3, #2
 800857c:	d103      	bne.n	8008586 <xQueueGenericSendFromISR+0x6a>
 800857e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008580:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008582:	2b01      	cmp	r3, #1
 8008584:	d101      	bne.n	800858a <xQueueGenericSendFromISR+0x6e>
 8008586:	2301      	movs	r3, #1
 8008588:	e000      	b.n	800858c <xQueueGenericSendFromISR+0x70>
 800858a:	2300      	movs	r3, #0
 800858c:	2b00      	cmp	r3, #0
 800858e:	d10a      	bne.n	80085a6 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8008590:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008594:	f383 8811 	msr	BASEPRI, r3
 8008598:	f3bf 8f6f 	isb	sy
 800859c:	f3bf 8f4f 	dsb	sy
 80085a0:	623b      	str	r3, [r7, #32]
}
 80085a2:	bf00      	nop
 80085a4:	e7fe      	b.n	80085a4 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80085a6:	f002 f9f7 	bl	800a998 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80085aa:	f3ef 8211 	mrs	r2, BASEPRI
 80085ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085b2:	f383 8811 	msr	BASEPRI, r3
 80085b6:	f3bf 8f6f 	isb	sy
 80085ba:	f3bf 8f4f 	dsb	sy
 80085be:	61fa      	str	r2, [r7, #28]
 80085c0:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80085c2:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80085c4:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80085c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80085ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80085ce:	429a      	cmp	r2, r3
 80085d0:	d302      	bcc.n	80085d8 <xQueueGenericSendFromISR+0xbc>
 80085d2:	683b      	ldr	r3, [r7, #0]
 80085d4:	2b02      	cmp	r3, #2
 80085d6:	d12f      	bne.n	8008638 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80085d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085da:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80085de:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80085e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085e6:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80085e8:	683a      	ldr	r2, [r7, #0]
 80085ea:	68b9      	ldr	r1, [r7, #8]
 80085ec:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80085ee:	f000 fac1 	bl	8008b74 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80085f2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80085f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085fa:	d112      	bne.n	8008622 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80085fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008600:	2b00      	cmp	r3, #0
 8008602:	d016      	beq.n	8008632 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008604:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008606:	3324      	adds	r3, #36	; 0x24
 8008608:	4618      	mov	r0, r3
 800860a:	f001 f8c9 	bl	80097a0 <xTaskRemoveFromEventList>
 800860e:	4603      	mov	r3, r0
 8008610:	2b00      	cmp	r3, #0
 8008612:	d00e      	beq.n	8008632 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	2b00      	cmp	r3, #0
 8008618:	d00b      	beq.n	8008632 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	2201      	movs	r2, #1
 800861e:	601a      	str	r2, [r3, #0]
 8008620:	e007      	b.n	8008632 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008622:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8008626:	3301      	adds	r3, #1
 8008628:	b2db      	uxtb	r3, r3
 800862a:	b25a      	sxtb	r2, r3
 800862c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800862e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8008632:	2301      	movs	r3, #1
 8008634:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8008636:	e001      	b.n	800863c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008638:	2300      	movs	r3, #0
 800863a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800863c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800863e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008640:	697b      	ldr	r3, [r7, #20]
 8008642:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008646:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008648:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800864a:	4618      	mov	r0, r3
 800864c:	3740      	adds	r7, #64	; 0x40
 800864e:	46bd      	mov	sp, r7
 8008650:	bd80      	pop	{r7, pc}

08008652 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008652:	b580      	push	{r7, lr}
 8008654:	b08e      	sub	sp, #56	; 0x38
 8008656:	af00      	add	r7, sp, #0
 8008658:	6078      	str	r0, [r7, #4]
 800865a:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8008660:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008662:	2b00      	cmp	r3, #0
 8008664:	d10a      	bne.n	800867c <xQueueGiveFromISR+0x2a>
	__asm volatile
 8008666:	f04f 0350 	mov.w	r3, #80	; 0x50
 800866a:	f383 8811 	msr	BASEPRI, r3
 800866e:	f3bf 8f6f 	isb	sy
 8008672:	f3bf 8f4f 	dsb	sy
 8008676:	623b      	str	r3, [r7, #32]
}
 8008678:	bf00      	nop
 800867a:	e7fe      	b.n	800867a <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800867c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800867e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008680:	2b00      	cmp	r3, #0
 8008682:	d00a      	beq.n	800869a <xQueueGiveFromISR+0x48>
	__asm volatile
 8008684:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008688:	f383 8811 	msr	BASEPRI, r3
 800868c:	f3bf 8f6f 	isb	sy
 8008690:	f3bf 8f4f 	dsb	sy
 8008694:	61fb      	str	r3, [r7, #28]
}
 8008696:	bf00      	nop
 8008698:	e7fe      	b.n	8008698 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800869a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d103      	bne.n	80086aa <xQueueGiveFromISR+0x58>
 80086a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086a4:	689b      	ldr	r3, [r3, #8]
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d101      	bne.n	80086ae <xQueueGiveFromISR+0x5c>
 80086aa:	2301      	movs	r3, #1
 80086ac:	e000      	b.n	80086b0 <xQueueGiveFromISR+0x5e>
 80086ae:	2300      	movs	r3, #0
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d10a      	bne.n	80086ca <xQueueGiveFromISR+0x78>
	__asm volatile
 80086b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086b8:	f383 8811 	msr	BASEPRI, r3
 80086bc:	f3bf 8f6f 	isb	sy
 80086c0:	f3bf 8f4f 	dsb	sy
 80086c4:	61bb      	str	r3, [r7, #24]
}
 80086c6:	bf00      	nop
 80086c8:	e7fe      	b.n	80086c8 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80086ca:	f002 f965 	bl	800a998 <vPortValidateInterruptPriority>
	__asm volatile
 80086ce:	f3ef 8211 	mrs	r2, BASEPRI
 80086d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086d6:	f383 8811 	msr	BASEPRI, r3
 80086da:	f3bf 8f6f 	isb	sy
 80086de:	f3bf 8f4f 	dsb	sy
 80086e2:	617a      	str	r2, [r7, #20]
 80086e4:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80086e6:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80086e8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80086ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086ee:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80086f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80086f4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80086f6:	429a      	cmp	r2, r3
 80086f8:	d22b      	bcs.n	8008752 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80086fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086fc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008700:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008704:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008706:	1c5a      	adds	r2, r3, #1
 8008708:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800870a:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800870c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008710:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008714:	d112      	bne.n	800873c <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008716:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008718:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800871a:	2b00      	cmp	r3, #0
 800871c:	d016      	beq.n	800874c <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800871e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008720:	3324      	adds	r3, #36	; 0x24
 8008722:	4618      	mov	r0, r3
 8008724:	f001 f83c 	bl	80097a0 <xTaskRemoveFromEventList>
 8008728:	4603      	mov	r3, r0
 800872a:	2b00      	cmp	r3, #0
 800872c:	d00e      	beq.n	800874c <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800872e:	683b      	ldr	r3, [r7, #0]
 8008730:	2b00      	cmp	r3, #0
 8008732:	d00b      	beq.n	800874c <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008734:	683b      	ldr	r3, [r7, #0]
 8008736:	2201      	movs	r2, #1
 8008738:	601a      	str	r2, [r3, #0]
 800873a:	e007      	b.n	800874c <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800873c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008740:	3301      	adds	r3, #1
 8008742:	b2db      	uxtb	r3, r3
 8008744:	b25a      	sxtb	r2, r3
 8008746:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008748:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800874c:	2301      	movs	r3, #1
 800874e:	637b      	str	r3, [r7, #52]	; 0x34
 8008750:	e001      	b.n	8008756 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008752:	2300      	movs	r3, #0
 8008754:	637b      	str	r3, [r7, #52]	; 0x34
 8008756:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008758:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	f383 8811 	msr	BASEPRI, r3
}
 8008760:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008762:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8008764:	4618      	mov	r0, r3
 8008766:	3738      	adds	r7, #56	; 0x38
 8008768:	46bd      	mov	sp, r7
 800876a:	bd80      	pop	{r7, pc}

0800876c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800876c:	b580      	push	{r7, lr}
 800876e:	b08c      	sub	sp, #48	; 0x30
 8008770:	af00      	add	r7, sp, #0
 8008772:	60f8      	str	r0, [r7, #12]
 8008774:	60b9      	str	r1, [r7, #8]
 8008776:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008778:	2300      	movs	r3, #0
 800877a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008780:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008782:	2b00      	cmp	r3, #0
 8008784:	d10a      	bne.n	800879c <xQueueReceive+0x30>
	__asm volatile
 8008786:	f04f 0350 	mov.w	r3, #80	; 0x50
 800878a:	f383 8811 	msr	BASEPRI, r3
 800878e:	f3bf 8f6f 	isb	sy
 8008792:	f3bf 8f4f 	dsb	sy
 8008796:	623b      	str	r3, [r7, #32]
}
 8008798:	bf00      	nop
 800879a:	e7fe      	b.n	800879a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800879c:	68bb      	ldr	r3, [r7, #8]
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d103      	bne.n	80087aa <xQueueReceive+0x3e>
 80087a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d101      	bne.n	80087ae <xQueueReceive+0x42>
 80087aa:	2301      	movs	r3, #1
 80087ac:	e000      	b.n	80087b0 <xQueueReceive+0x44>
 80087ae:	2300      	movs	r3, #0
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d10a      	bne.n	80087ca <xQueueReceive+0x5e>
	__asm volatile
 80087b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087b8:	f383 8811 	msr	BASEPRI, r3
 80087bc:	f3bf 8f6f 	isb	sy
 80087c0:	f3bf 8f4f 	dsb	sy
 80087c4:	61fb      	str	r3, [r7, #28]
}
 80087c6:	bf00      	nop
 80087c8:	e7fe      	b.n	80087c8 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80087ca:	f001 f9ab 	bl	8009b24 <xTaskGetSchedulerState>
 80087ce:	4603      	mov	r3, r0
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d102      	bne.n	80087da <xQueueReceive+0x6e>
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d101      	bne.n	80087de <xQueueReceive+0x72>
 80087da:	2301      	movs	r3, #1
 80087dc:	e000      	b.n	80087e0 <xQueueReceive+0x74>
 80087de:	2300      	movs	r3, #0
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d10a      	bne.n	80087fa <xQueueReceive+0x8e>
	__asm volatile
 80087e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087e8:	f383 8811 	msr	BASEPRI, r3
 80087ec:	f3bf 8f6f 	isb	sy
 80087f0:	f3bf 8f4f 	dsb	sy
 80087f4:	61bb      	str	r3, [r7, #24]
}
 80087f6:	bf00      	nop
 80087f8:	e7fe      	b.n	80087f8 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80087fa:	f001 ffeb 	bl	800a7d4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80087fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008800:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008802:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008806:	2b00      	cmp	r3, #0
 8008808:	d01f      	beq.n	800884a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800880a:	68b9      	ldr	r1, [r7, #8]
 800880c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800880e:	f000 fa1b 	bl	8008c48 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008812:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008814:	1e5a      	subs	r2, r3, #1
 8008816:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008818:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800881a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800881c:	691b      	ldr	r3, [r3, #16]
 800881e:	2b00      	cmp	r3, #0
 8008820:	d00f      	beq.n	8008842 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008822:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008824:	3310      	adds	r3, #16
 8008826:	4618      	mov	r0, r3
 8008828:	f000 ffba 	bl	80097a0 <xTaskRemoveFromEventList>
 800882c:	4603      	mov	r3, r0
 800882e:	2b00      	cmp	r3, #0
 8008830:	d007      	beq.n	8008842 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008832:	4b3d      	ldr	r3, [pc, #244]	; (8008928 <xQueueReceive+0x1bc>)
 8008834:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008838:	601a      	str	r2, [r3, #0]
 800883a:	f3bf 8f4f 	dsb	sy
 800883e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008842:	f001 fff7 	bl	800a834 <vPortExitCritical>
				return pdPASS;
 8008846:	2301      	movs	r3, #1
 8008848:	e069      	b.n	800891e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	2b00      	cmp	r3, #0
 800884e:	d103      	bne.n	8008858 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008850:	f001 fff0 	bl	800a834 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008854:	2300      	movs	r3, #0
 8008856:	e062      	b.n	800891e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008858:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800885a:	2b00      	cmp	r3, #0
 800885c:	d106      	bne.n	800886c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800885e:	f107 0310 	add.w	r3, r7, #16
 8008862:	4618      	mov	r0, r3
 8008864:	f001 f800 	bl	8009868 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008868:	2301      	movs	r3, #1
 800886a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800886c:	f001 ffe2 	bl	800a834 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008870:	f000 fd50 	bl	8009314 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008874:	f001 ffae 	bl	800a7d4 <vPortEnterCritical>
 8008878:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800887a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800887e:	b25b      	sxtb	r3, r3
 8008880:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008884:	d103      	bne.n	800888e <xQueueReceive+0x122>
 8008886:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008888:	2200      	movs	r2, #0
 800888a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800888e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008890:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008894:	b25b      	sxtb	r3, r3
 8008896:	f1b3 3fff 	cmp.w	r3, #4294967295
 800889a:	d103      	bne.n	80088a4 <xQueueReceive+0x138>
 800889c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800889e:	2200      	movs	r2, #0
 80088a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80088a4:	f001 ffc6 	bl	800a834 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80088a8:	1d3a      	adds	r2, r7, #4
 80088aa:	f107 0310 	add.w	r3, r7, #16
 80088ae:	4611      	mov	r1, r2
 80088b0:	4618      	mov	r0, r3
 80088b2:	f000 ffef 	bl	8009894 <xTaskCheckForTimeOut>
 80088b6:	4603      	mov	r3, r0
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d123      	bne.n	8008904 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80088bc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80088be:	f000 fa3b 	bl	8008d38 <prvIsQueueEmpty>
 80088c2:	4603      	mov	r3, r0
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d017      	beq.n	80088f8 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80088c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088ca:	3324      	adds	r3, #36	; 0x24
 80088cc:	687a      	ldr	r2, [r7, #4]
 80088ce:	4611      	mov	r1, r2
 80088d0:	4618      	mov	r0, r3
 80088d2:	f000 ff15 	bl	8009700 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80088d6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80088d8:	f000 f9dc 	bl	8008c94 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80088dc:	f000 fd28 	bl	8009330 <xTaskResumeAll>
 80088e0:	4603      	mov	r3, r0
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d189      	bne.n	80087fa <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80088e6:	4b10      	ldr	r3, [pc, #64]	; (8008928 <xQueueReceive+0x1bc>)
 80088e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80088ec:	601a      	str	r2, [r3, #0]
 80088ee:	f3bf 8f4f 	dsb	sy
 80088f2:	f3bf 8f6f 	isb	sy
 80088f6:	e780      	b.n	80087fa <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80088f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80088fa:	f000 f9cb 	bl	8008c94 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80088fe:	f000 fd17 	bl	8009330 <xTaskResumeAll>
 8008902:	e77a      	b.n	80087fa <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008904:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008906:	f000 f9c5 	bl	8008c94 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800890a:	f000 fd11 	bl	8009330 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800890e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008910:	f000 fa12 	bl	8008d38 <prvIsQueueEmpty>
 8008914:	4603      	mov	r3, r0
 8008916:	2b00      	cmp	r3, #0
 8008918:	f43f af6f 	beq.w	80087fa <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800891c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800891e:	4618      	mov	r0, r3
 8008920:	3730      	adds	r7, #48	; 0x30
 8008922:	46bd      	mov	sp, r7
 8008924:	bd80      	pop	{r7, pc}
 8008926:	bf00      	nop
 8008928:	e000ed04 	.word	0xe000ed04

0800892c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800892c:	b580      	push	{r7, lr}
 800892e:	b08e      	sub	sp, #56	; 0x38
 8008930:	af00      	add	r7, sp, #0
 8008932:	6078      	str	r0, [r7, #4]
 8008934:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8008936:	2300      	movs	r3, #0
 8008938:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800893e:	2300      	movs	r3, #0
 8008940:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008942:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008944:	2b00      	cmp	r3, #0
 8008946:	d10a      	bne.n	800895e <xQueueSemaphoreTake+0x32>
	__asm volatile
 8008948:	f04f 0350 	mov.w	r3, #80	; 0x50
 800894c:	f383 8811 	msr	BASEPRI, r3
 8008950:	f3bf 8f6f 	isb	sy
 8008954:	f3bf 8f4f 	dsb	sy
 8008958:	623b      	str	r3, [r7, #32]
}
 800895a:	bf00      	nop
 800895c:	e7fe      	b.n	800895c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800895e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008960:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008962:	2b00      	cmp	r3, #0
 8008964:	d00a      	beq.n	800897c <xQueueSemaphoreTake+0x50>
	__asm volatile
 8008966:	f04f 0350 	mov.w	r3, #80	; 0x50
 800896a:	f383 8811 	msr	BASEPRI, r3
 800896e:	f3bf 8f6f 	isb	sy
 8008972:	f3bf 8f4f 	dsb	sy
 8008976:	61fb      	str	r3, [r7, #28]
}
 8008978:	bf00      	nop
 800897a:	e7fe      	b.n	800897a <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800897c:	f001 f8d2 	bl	8009b24 <xTaskGetSchedulerState>
 8008980:	4603      	mov	r3, r0
 8008982:	2b00      	cmp	r3, #0
 8008984:	d102      	bne.n	800898c <xQueueSemaphoreTake+0x60>
 8008986:	683b      	ldr	r3, [r7, #0]
 8008988:	2b00      	cmp	r3, #0
 800898a:	d101      	bne.n	8008990 <xQueueSemaphoreTake+0x64>
 800898c:	2301      	movs	r3, #1
 800898e:	e000      	b.n	8008992 <xQueueSemaphoreTake+0x66>
 8008990:	2300      	movs	r3, #0
 8008992:	2b00      	cmp	r3, #0
 8008994:	d10a      	bne.n	80089ac <xQueueSemaphoreTake+0x80>
	__asm volatile
 8008996:	f04f 0350 	mov.w	r3, #80	; 0x50
 800899a:	f383 8811 	msr	BASEPRI, r3
 800899e:	f3bf 8f6f 	isb	sy
 80089a2:	f3bf 8f4f 	dsb	sy
 80089a6:	61bb      	str	r3, [r7, #24]
}
 80089a8:	bf00      	nop
 80089aa:	e7fe      	b.n	80089aa <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80089ac:	f001 ff12 	bl	800a7d4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80089b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089b4:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80089b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d024      	beq.n	8008a06 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80089bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089be:	1e5a      	subs	r2, r3, #1
 80089c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089c2:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80089c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d104      	bne.n	80089d6 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80089cc:	f001 fa20 	bl	8009e10 <pvTaskIncrementMutexHeldCount>
 80089d0:	4602      	mov	r2, r0
 80089d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089d4:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80089d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089d8:	691b      	ldr	r3, [r3, #16]
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d00f      	beq.n	80089fe <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80089de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089e0:	3310      	adds	r3, #16
 80089e2:	4618      	mov	r0, r3
 80089e4:	f000 fedc 	bl	80097a0 <xTaskRemoveFromEventList>
 80089e8:	4603      	mov	r3, r0
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d007      	beq.n	80089fe <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80089ee:	4b54      	ldr	r3, [pc, #336]	; (8008b40 <xQueueSemaphoreTake+0x214>)
 80089f0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80089f4:	601a      	str	r2, [r3, #0]
 80089f6:	f3bf 8f4f 	dsb	sy
 80089fa:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80089fe:	f001 ff19 	bl	800a834 <vPortExitCritical>
				return pdPASS;
 8008a02:	2301      	movs	r3, #1
 8008a04:	e097      	b.n	8008b36 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008a06:	683b      	ldr	r3, [r7, #0]
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d111      	bne.n	8008a30 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8008a0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d00a      	beq.n	8008a28 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8008a12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a16:	f383 8811 	msr	BASEPRI, r3
 8008a1a:	f3bf 8f6f 	isb	sy
 8008a1e:	f3bf 8f4f 	dsb	sy
 8008a22:	617b      	str	r3, [r7, #20]
}
 8008a24:	bf00      	nop
 8008a26:	e7fe      	b.n	8008a26 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8008a28:	f001 ff04 	bl	800a834 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008a2c:	2300      	movs	r3, #0
 8008a2e:	e082      	b.n	8008b36 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008a30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d106      	bne.n	8008a44 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008a36:	f107 030c 	add.w	r3, r7, #12
 8008a3a:	4618      	mov	r0, r3
 8008a3c:	f000 ff14 	bl	8009868 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008a40:	2301      	movs	r3, #1
 8008a42:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008a44:	f001 fef6 	bl	800a834 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008a48:	f000 fc64 	bl	8009314 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008a4c:	f001 fec2 	bl	800a7d4 <vPortEnterCritical>
 8008a50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a52:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008a56:	b25b      	sxtb	r3, r3
 8008a58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a5c:	d103      	bne.n	8008a66 <xQueueSemaphoreTake+0x13a>
 8008a5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a60:	2200      	movs	r2, #0
 8008a62:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008a66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a68:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008a6c:	b25b      	sxtb	r3, r3
 8008a6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a72:	d103      	bne.n	8008a7c <xQueueSemaphoreTake+0x150>
 8008a74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a76:	2200      	movs	r2, #0
 8008a78:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008a7c:	f001 feda 	bl	800a834 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008a80:	463a      	mov	r2, r7
 8008a82:	f107 030c 	add.w	r3, r7, #12
 8008a86:	4611      	mov	r1, r2
 8008a88:	4618      	mov	r0, r3
 8008a8a:	f000 ff03 	bl	8009894 <xTaskCheckForTimeOut>
 8008a8e:	4603      	mov	r3, r0
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d132      	bne.n	8008afa <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008a94:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008a96:	f000 f94f 	bl	8008d38 <prvIsQueueEmpty>
 8008a9a:	4603      	mov	r3, r0
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d026      	beq.n	8008aee <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008aa0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d109      	bne.n	8008abc <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8008aa8:	f001 fe94 	bl	800a7d4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008aac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008aae:	689b      	ldr	r3, [r3, #8]
 8008ab0:	4618      	mov	r0, r3
 8008ab2:	f001 f855 	bl	8009b60 <xTaskPriorityInherit>
 8008ab6:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8008ab8:	f001 febc 	bl	800a834 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008abc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008abe:	3324      	adds	r3, #36	; 0x24
 8008ac0:	683a      	ldr	r2, [r7, #0]
 8008ac2:	4611      	mov	r1, r2
 8008ac4:	4618      	mov	r0, r3
 8008ac6:	f000 fe1b 	bl	8009700 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008aca:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008acc:	f000 f8e2 	bl	8008c94 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008ad0:	f000 fc2e 	bl	8009330 <xTaskResumeAll>
 8008ad4:	4603      	mov	r3, r0
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	f47f af68 	bne.w	80089ac <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8008adc:	4b18      	ldr	r3, [pc, #96]	; (8008b40 <xQueueSemaphoreTake+0x214>)
 8008ade:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008ae2:	601a      	str	r2, [r3, #0]
 8008ae4:	f3bf 8f4f 	dsb	sy
 8008ae8:	f3bf 8f6f 	isb	sy
 8008aec:	e75e      	b.n	80089ac <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8008aee:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008af0:	f000 f8d0 	bl	8008c94 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008af4:	f000 fc1c 	bl	8009330 <xTaskResumeAll>
 8008af8:	e758      	b.n	80089ac <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8008afa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008afc:	f000 f8ca 	bl	8008c94 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008b00:	f000 fc16 	bl	8009330 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008b04:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008b06:	f000 f917 	bl	8008d38 <prvIsQueueEmpty>
 8008b0a:	4603      	mov	r3, r0
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	f43f af4d 	beq.w	80089ac <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8008b12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d00d      	beq.n	8008b34 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8008b18:	f001 fe5c 	bl	800a7d4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8008b1c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008b1e:	f000 f811 	bl	8008b44 <prvGetDisinheritPriorityAfterTimeout>
 8008b22:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8008b24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b26:	689b      	ldr	r3, [r3, #8]
 8008b28:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008b2a:	4618      	mov	r0, r3
 8008b2c:	f001 f8ee 	bl	8009d0c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8008b30:	f001 fe80 	bl	800a834 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008b34:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008b36:	4618      	mov	r0, r3
 8008b38:	3738      	adds	r7, #56	; 0x38
 8008b3a:	46bd      	mov	sp, r7
 8008b3c:	bd80      	pop	{r7, pc}
 8008b3e:	bf00      	nop
 8008b40:	e000ed04 	.word	0xe000ed04

08008b44 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8008b44:	b480      	push	{r7}
 8008b46:	b085      	sub	sp, #20
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d006      	beq.n	8008b62 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8008b5e:	60fb      	str	r3, [r7, #12]
 8008b60:	e001      	b.n	8008b66 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8008b62:	2300      	movs	r3, #0
 8008b64:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8008b66:	68fb      	ldr	r3, [r7, #12]
	}
 8008b68:	4618      	mov	r0, r3
 8008b6a:	3714      	adds	r7, #20
 8008b6c:	46bd      	mov	sp, r7
 8008b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b72:	4770      	bx	lr

08008b74 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008b74:	b580      	push	{r7, lr}
 8008b76:	b086      	sub	sp, #24
 8008b78:	af00      	add	r7, sp, #0
 8008b7a:	60f8      	str	r0, [r7, #12]
 8008b7c:	60b9      	str	r1, [r7, #8]
 8008b7e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008b80:	2300      	movs	r3, #0
 8008b82:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b88:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d10d      	bne.n	8008bae <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d14d      	bne.n	8008c36 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	689b      	ldr	r3, [r3, #8]
 8008b9e:	4618      	mov	r0, r3
 8008ba0:	f001 f846 	bl	8009c30 <xTaskPriorityDisinherit>
 8008ba4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	2200      	movs	r2, #0
 8008baa:	609a      	str	r2, [r3, #8]
 8008bac:	e043      	b.n	8008c36 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d119      	bne.n	8008be8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	6858      	ldr	r0, [r3, #4]
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008bbc:	461a      	mov	r2, r3
 8008bbe:	68b9      	ldr	r1, [r7, #8]
 8008bc0:	f002 fa94 	bl	800b0ec <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	685a      	ldr	r2, [r3, #4]
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008bcc:	441a      	add	r2, r3
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	685a      	ldr	r2, [r3, #4]
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	689b      	ldr	r3, [r3, #8]
 8008bda:	429a      	cmp	r2, r3
 8008bdc:	d32b      	bcc.n	8008c36 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	681a      	ldr	r2, [r3, #0]
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	605a      	str	r2, [r3, #4]
 8008be6:	e026      	b.n	8008c36 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	68d8      	ldr	r0, [r3, #12]
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008bf0:	461a      	mov	r2, r3
 8008bf2:	68b9      	ldr	r1, [r7, #8]
 8008bf4:	f002 fa7a 	bl	800b0ec <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	68da      	ldr	r2, [r3, #12]
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c00:	425b      	negs	r3, r3
 8008c02:	441a      	add	r2, r3
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	68da      	ldr	r2, [r3, #12]
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	429a      	cmp	r2, r3
 8008c12:	d207      	bcs.n	8008c24 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	689a      	ldr	r2, [r3, #8]
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c1c:	425b      	negs	r3, r3
 8008c1e:	441a      	add	r2, r3
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	2b02      	cmp	r3, #2
 8008c28:	d105      	bne.n	8008c36 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008c2a:	693b      	ldr	r3, [r7, #16]
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d002      	beq.n	8008c36 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008c30:	693b      	ldr	r3, [r7, #16]
 8008c32:	3b01      	subs	r3, #1
 8008c34:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008c36:	693b      	ldr	r3, [r7, #16]
 8008c38:	1c5a      	adds	r2, r3, #1
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8008c3e:	697b      	ldr	r3, [r7, #20]
}
 8008c40:	4618      	mov	r0, r3
 8008c42:	3718      	adds	r7, #24
 8008c44:	46bd      	mov	sp, r7
 8008c46:	bd80      	pop	{r7, pc}

08008c48 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008c48:	b580      	push	{r7, lr}
 8008c4a:	b082      	sub	sp, #8
 8008c4c:	af00      	add	r7, sp, #0
 8008c4e:	6078      	str	r0, [r7, #4]
 8008c50:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d018      	beq.n	8008c8c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	68da      	ldr	r2, [r3, #12]
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c62:	441a      	add	r2, r3
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	68da      	ldr	r2, [r3, #12]
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	689b      	ldr	r3, [r3, #8]
 8008c70:	429a      	cmp	r2, r3
 8008c72:	d303      	bcc.n	8008c7c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	681a      	ldr	r2, [r3, #0]
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	68d9      	ldr	r1, [r3, #12]
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c84:	461a      	mov	r2, r3
 8008c86:	6838      	ldr	r0, [r7, #0]
 8008c88:	f002 fa30 	bl	800b0ec <memcpy>
	}
}
 8008c8c:	bf00      	nop
 8008c8e:	3708      	adds	r7, #8
 8008c90:	46bd      	mov	sp, r7
 8008c92:	bd80      	pop	{r7, pc}

08008c94 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008c94:	b580      	push	{r7, lr}
 8008c96:	b084      	sub	sp, #16
 8008c98:	af00      	add	r7, sp, #0
 8008c9a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008c9c:	f001 fd9a 	bl	800a7d4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008ca6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008ca8:	e011      	b.n	8008cce <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d012      	beq.n	8008cd8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	3324      	adds	r3, #36	; 0x24
 8008cb6:	4618      	mov	r0, r3
 8008cb8:	f000 fd72 	bl	80097a0 <xTaskRemoveFromEventList>
 8008cbc:	4603      	mov	r3, r0
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d001      	beq.n	8008cc6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008cc2:	f000 fe49 	bl	8009958 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008cc6:	7bfb      	ldrb	r3, [r7, #15]
 8008cc8:	3b01      	subs	r3, #1
 8008cca:	b2db      	uxtb	r3, r3
 8008ccc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008cce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	dce9      	bgt.n	8008caa <prvUnlockQueue+0x16>
 8008cd6:	e000      	b.n	8008cda <prvUnlockQueue+0x46>
					break;
 8008cd8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	22ff      	movs	r2, #255	; 0xff
 8008cde:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8008ce2:	f001 fda7 	bl	800a834 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008ce6:	f001 fd75 	bl	800a7d4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008cf0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008cf2:	e011      	b.n	8008d18 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	691b      	ldr	r3, [r3, #16]
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d012      	beq.n	8008d22 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	3310      	adds	r3, #16
 8008d00:	4618      	mov	r0, r3
 8008d02:	f000 fd4d 	bl	80097a0 <xTaskRemoveFromEventList>
 8008d06:	4603      	mov	r3, r0
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d001      	beq.n	8008d10 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008d0c:	f000 fe24 	bl	8009958 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008d10:	7bbb      	ldrb	r3, [r7, #14]
 8008d12:	3b01      	subs	r3, #1
 8008d14:	b2db      	uxtb	r3, r3
 8008d16:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008d18:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	dce9      	bgt.n	8008cf4 <prvUnlockQueue+0x60>
 8008d20:	e000      	b.n	8008d24 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008d22:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	22ff      	movs	r2, #255	; 0xff
 8008d28:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8008d2c:	f001 fd82 	bl	800a834 <vPortExitCritical>
}
 8008d30:	bf00      	nop
 8008d32:	3710      	adds	r7, #16
 8008d34:	46bd      	mov	sp, r7
 8008d36:	bd80      	pop	{r7, pc}

08008d38 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008d38:	b580      	push	{r7, lr}
 8008d3a:	b084      	sub	sp, #16
 8008d3c:	af00      	add	r7, sp, #0
 8008d3e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008d40:	f001 fd48 	bl	800a7d4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d102      	bne.n	8008d52 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008d4c:	2301      	movs	r3, #1
 8008d4e:	60fb      	str	r3, [r7, #12]
 8008d50:	e001      	b.n	8008d56 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008d52:	2300      	movs	r3, #0
 8008d54:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008d56:	f001 fd6d 	bl	800a834 <vPortExitCritical>

	return xReturn;
 8008d5a:	68fb      	ldr	r3, [r7, #12]
}
 8008d5c:	4618      	mov	r0, r3
 8008d5e:	3710      	adds	r7, #16
 8008d60:	46bd      	mov	sp, r7
 8008d62:	bd80      	pop	{r7, pc}

08008d64 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008d64:	b580      	push	{r7, lr}
 8008d66:	b084      	sub	sp, #16
 8008d68:	af00      	add	r7, sp, #0
 8008d6a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008d6c:	f001 fd32 	bl	800a7d4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008d78:	429a      	cmp	r2, r3
 8008d7a:	d102      	bne.n	8008d82 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008d7c:	2301      	movs	r3, #1
 8008d7e:	60fb      	str	r3, [r7, #12]
 8008d80:	e001      	b.n	8008d86 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008d82:	2300      	movs	r3, #0
 8008d84:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008d86:	f001 fd55 	bl	800a834 <vPortExitCritical>

	return xReturn;
 8008d8a:	68fb      	ldr	r3, [r7, #12]
}
 8008d8c:	4618      	mov	r0, r3
 8008d8e:	3710      	adds	r7, #16
 8008d90:	46bd      	mov	sp, r7
 8008d92:	bd80      	pop	{r7, pc}

08008d94 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008d94:	b480      	push	{r7}
 8008d96:	b085      	sub	sp, #20
 8008d98:	af00      	add	r7, sp, #0
 8008d9a:	6078      	str	r0, [r7, #4]
 8008d9c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008d9e:	2300      	movs	r3, #0
 8008da0:	60fb      	str	r3, [r7, #12]
 8008da2:	e014      	b.n	8008dce <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008da4:	4a0f      	ldr	r2, [pc, #60]	; (8008de4 <vQueueAddToRegistry+0x50>)
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d10b      	bne.n	8008dc8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008db0:	490c      	ldr	r1, [pc, #48]	; (8008de4 <vQueueAddToRegistry+0x50>)
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	683a      	ldr	r2, [r7, #0]
 8008db6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008dba:	4a0a      	ldr	r2, [pc, #40]	; (8008de4 <vQueueAddToRegistry+0x50>)
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	00db      	lsls	r3, r3, #3
 8008dc0:	4413      	add	r3, r2
 8008dc2:	687a      	ldr	r2, [r7, #4]
 8008dc4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008dc6:	e006      	b.n	8008dd6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	3301      	adds	r3, #1
 8008dcc:	60fb      	str	r3, [r7, #12]
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	2b07      	cmp	r3, #7
 8008dd2:	d9e7      	bls.n	8008da4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008dd4:	bf00      	nop
 8008dd6:	bf00      	nop
 8008dd8:	3714      	adds	r7, #20
 8008dda:	46bd      	mov	sp, r7
 8008ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de0:	4770      	bx	lr
 8008de2:	bf00      	nop
 8008de4:	20002c74 	.word	0x20002c74

08008de8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008de8:	b580      	push	{r7, lr}
 8008dea:	b086      	sub	sp, #24
 8008dec:	af00      	add	r7, sp, #0
 8008dee:	60f8      	str	r0, [r7, #12]
 8008df0:	60b9      	str	r1, [r7, #8]
 8008df2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008df8:	f001 fcec 	bl	800a7d4 <vPortEnterCritical>
 8008dfc:	697b      	ldr	r3, [r7, #20]
 8008dfe:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008e02:	b25b      	sxtb	r3, r3
 8008e04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e08:	d103      	bne.n	8008e12 <vQueueWaitForMessageRestricted+0x2a>
 8008e0a:	697b      	ldr	r3, [r7, #20]
 8008e0c:	2200      	movs	r2, #0
 8008e0e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008e12:	697b      	ldr	r3, [r7, #20]
 8008e14:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008e18:	b25b      	sxtb	r3, r3
 8008e1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e1e:	d103      	bne.n	8008e28 <vQueueWaitForMessageRestricted+0x40>
 8008e20:	697b      	ldr	r3, [r7, #20]
 8008e22:	2200      	movs	r2, #0
 8008e24:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008e28:	f001 fd04 	bl	800a834 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008e2c:	697b      	ldr	r3, [r7, #20]
 8008e2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d106      	bne.n	8008e42 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008e34:	697b      	ldr	r3, [r7, #20]
 8008e36:	3324      	adds	r3, #36	; 0x24
 8008e38:	687a      	ldr	r2, [r7, #4]
 8008e3a:	68b9      	ldr	r1, [r7, #8]
 8008e3c:	4618      	mov	r0, r3
 8008e3e:	f000 fc83 	bl	8009748 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008e42:	6978      	ldr	r0, [r7, #20]
 8008e44:	f7ff ff26 	bl	8008c94 <prvUnlockQueue>
	}
 8008e48:	bf00      	nop
 8008e4a:	3718      	adds	r7, #24
 8008e4c:	46bd      	mov	sp, r7
 8008e4e:	bd80      	pop	{r7, pc}

08008e50 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008e50:	b580      	push	{r7, lr}
 8008e52:	b08e      	sub	sp, #56	; 0x38
 8008e54:	af04      	add	r7, sp, #16
 8008e56:	60f8      	str	r0, [r7, #12]
 8008e58:	60b9      	str	r1, [r7, #8]
 8008e5a:	607a      	str	r2, [r7, #4]
 8008e5c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008e5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d10a      	bne.n	8008e7a <xTaskCreateStatic+0x2a>
	__asm volatile
 8008e64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e68:	f383 8811 	msr	BASEPRI, r3
 8008e6c:	f3bf 8f6f 	isb	sy
 8008e70:	f3bf 8f4f 	dsb	sy
 8008e74:	623b      	str	r3, [r7, #32]
}
 8008e76:	bf00      	nop
 8008e78:	e7fe      	b.n	8008e78 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008e7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d10a      	bne.n	8008e96 <xTaskCreateStatic+0x46>
	__asm volatile
 8008e80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e84:	f383 8811 	msr	BASEPRI, r3
 8008e88:	f3bf 8f6f 	isb	sy
 8008e8c:	f3bf 8f4f 	dsb	sy
 8008e90:	61fb      	str	r3, [r7, #28]
}
 8008e92:	bf00      	nop
 8008e94:	e7fe      	b.n	8008e94 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008e96:	23ac      	movs	r3, #172	; 0xac
 8008e98:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008e9a:	693b      	ldr	r3, [r7, #16]
 8008e9c:	2bac      	cmp	r3, #172	; 0xac
 8008e9e:	d00a      	beq.n	8008eb6 <xTaskCreateStatic+0x66>
	__asm volatile
 8008ea0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ea4:	f383 8811 	msr	BASEPRI, r3
 8008ea8:	f3bf 8f6f 	isb	sy
 8008eac:	f3bf 8f4f 	dsb	sy
 8008eb0:	61bb      	str	r3, [r7, #24]
}
 8008eb2:	bf00      	nop
 8008eb4:	e7fe      	b.n	8008eb4 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008eb6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008eb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d01e      	beq.n	8008efc <xTaskCreateStatic+0xac>
 8008ebe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d01b      	beq.n	8008efc <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008ec4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ec6:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008ec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008eca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008ecc:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ed0:	2202      	movs	r2, #2
 8008ed2:	f883 20a9 	strb.w	r2, [r3, #169]	; 0xa9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008ed6:	2300      	movs	r3, #0
 8008ed8:	9303      	str	r3, [sp, #12]
 8008eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008edc:	9302      	str	r3, [sp, #8]
 8008ede:	f107 0314 	add.w	r3, r7, #20
 8008ee2:	9301      	str	r3, [sp, #4]
 8008ee4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ee6:	9300      	str	r3, [sp, #0]
 8008ee8:	683b      	ldr	r3, [r7, #0]
 8008eea:	687a      	ldr	r2, [r7, #4]
 8008eec:	68b9      	ldr	r1, [r7, #8]
 8008eee:	68f8      	ldr	r0, [r7, #12]
 8008ef0:	f000 f850 	bl	8008f94 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008ef4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008ef6:	f000 f8f7 	bl	80090e8 <prvAddNewTaskToReadyList>
 8008efa:	e001      	b.n	8008f00 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8008efc:	2300      	movs	r3, #0
 8008efe:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008f00:	697b      	ldr	r3, [r7, #20]
	}
 8008f02:	4618      	mov	r0, r3
 8008f04:	3728      	adds	r7, #40	; 0x28
 8008f06:	46bd      	mov	sp, r7
 8008f08:	bd80      	pop	{r7, pc}

08008f0a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008f0a:	b580      	push	{r7, lr}
 8008f0c:	b08c      	sub	sp, #48	; 0x30
 8008f0e:	af04      	add	r7, sp, #16
 8008f10:	60f8      	str	r0, [r7, #12]
 8008f12:	60b9      	str	r1, [r7, #8]
 8008f14:	603b      	str	r3, [r7, #0]
 8008f16:	4613      	mov	r3, r2
 8008f18:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008f1a:	88fb      	ldrh	r3, [r7, #6]
 8008f1c:	009b      	lsls	r3, r3, #2
 8008f1e:	4618      	mov	r0, r3
 8008f20:	f001 fd7a 	bl	800aa18 <pvPortMalloc>
 8008f24:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008f26:	697b      	ldr	r3, [r7, #20]
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d00e      	beq.n	8008f4a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008f2c:	20ac      	movs	r0, #172	; 0xac
 8008f2e:	f001 fd73 	bl	800aa18 <pvPortMalloc>
 8008f32:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008f34:	69fb      	ldr	r3, [r7, #28]
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d003      	beq.n	8008f42 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008f3a:	69fb      	ldr	r3, [r7, #28]
 8008f3c:	697a      	ldr	r2, [r7, #20]
 8008f3e:	631a      	str	r2, [r3, #48]	; 0x30
 8008f40:	e005      	b.n	8008f4e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008f42:	6978      	ldr	r0, [r7, #20]
 8008f44:	f001 fe34 	bl	800abb0 <vPortFree>
 8008f48:	e001      	b.n	8008f4e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008f4a:	2300      	movs	r3, #0
 8008f4c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008f4e:	69fb      	ldr	r3, [r7, #28]
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d017      	beq.n	8008f84 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008f54:	69fb      	ldr	r3, [r7, #28]
 8008f56:	2200      	movs	r2, #0
 8008f58:	f883 20a9 	strb.w	r2, [r3, #169]	; 0xa9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008f5c:	88fa      	ldrh	r2, [r7, #6]
 8008f5e:	2300      	movs	r3, #0
 8008f60:	9303      	str	r3, [sp, #12]
 8008f62:	69fb      	ldr	r3, [r7, #28]
 8008f64:	9302      	str	r3, [sp, #8]
 8008f66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f68:	9301      	str	r3, [sp, #4]
 8008f6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f6c:	9300      	str	r3, [sp, #0]
 8008f6e:	683b      	ldr	r3, [r7, #0]
 8008f70:	68b9      	ldr	r1, [r7, #8]
 8008f72:	68f8      	ldr	r0, [r7, #12]
 8008f74:	f000 f80e 	bl	8008f94 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008f78:	69f8      	ldr	r0, [r7, #28]
 8008f7a:	f000 f8b5 	bl	80090e8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008f7e:	2301      	movs	r3, #1
 8008f80:	61bb      	str	r3, [r7, #24]
 8008f82:	e002      	b.n	8008f8a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008f84:	f04f 33ff 	mov.w	r3, #4294967295
 8008f88:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008f8a:	69bb      	ldr	r3, [r7, #24]
	}
 8008f8c:	4618      	mov	r0, r3
 8008f8e:	3720      	adds	r7, #32
 8008f90:	46bd      	mov	sp, r7
 8008f92:	bd80      	pop	{r7, pc}

08008f94 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008f94:	b580      	push	{r7, lr}
 8008f96:	b088      	sub	sp, #32
 8008f98:	af00      	add	r7, sp, #0
 8008f9a:	60f8      	str	r0, [r7, #12]
 8008f9c:	60b9      	str	r1, [r7, #8]
 8008f9e:	607a      	str	r2, [r7, #4]
 8008fa0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008fa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fa4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	009b      	lsls	r3, r3, #2
 8008faa:	461a      	mov	r2, r3
 8008fac:	21a5      	movs	r1, #165	; 0xa5
 8008fae:	f002 f803 	bl	800afb8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008fb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fb4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8008fbc:	3b01      	subs	r3, #1
 8008fbe:	009b      	lsls	r3, r3, #2
 8008fc0:	4413      	add	r3, r2
 8008fc2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008fc4:	69bb      	ldr	r3, [r7, #24]
 8008fc6:	f023 0307 	bic.w	r3, r3, #7
 8008fca:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008fcc:	69bb      	ldr	r3, [r7, #24]
 8008fce:	f003 0307 	and.w	r3, r3, #7
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d00a      	beq.n	8008fec <prvInitialiseNewTask+0x58>
	__asm volatile
 8008fd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fda:	f383 8811 	msr	BASEPRI, r3
 8008fde:	f3bf 8f6f 	isb	sy
 8008fe2:	f3bf 8f4f 	dsb	sy
 8008fe6:	617b      	str	r3, [r7, #20]
}
 8008fe8:	bf00      	nop
 8008fea:	e7fe      	b.n	8008fea <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008fec:	68bb      	ldr	r3, [r7, #8]
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d01f      	beq.n	8009032 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008ff2:	2300      	movs	r3, #0
 8008ff4:	61fb      	str	r3, [r7, #28]
 8008ff6:	e012      	b.n	800901e <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008ff8:	68ba      	ldr	r2, [r7, #8]
 8008ffa:	69fb      	ldr	r3, [r7, #28]
 8008ffc:	4413      	add	r3, r2
 8008ffe:	7819      	ldrb	r1, [r3, #0]
 8009000:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009002:	69fb      	ldr	r3, [r7, #28]
 8009004:	4413      	add	r3, r2
 8009006:	3334      	adds	r3, #52	; 0x34
 8009008:	460a      	mov	r2, r1
 800900a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800900c:	68ba      	ldr	r2, [r7, #8]
 800900e:	69fb      	ldr	r3, [r7, #28]
 8009010:	4413      	add	r3, r2
 8009012:	781b      	ldrb	r3, [r3, #0]
 8009014:	2b00      	cmp	r3, #0
 8009016:	d006      	beq.n	8009026 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009018:	69fb      	ldr	r3, [r7, #28]
 800901a:	3301      	adds	r3, #1
 800901c:	61fb      	str	r3, [r7, #28]
 800901e:	69fb      	ldr	r3, [r7, #28]
 8009020:	2b0f      	cmp	r3, #15
 8009022:	d9e9      	bls.n	8008ff8 <prvInitialiseNewTask+0x64>
 8009024:	e000      	b.n	8009028 <prvInitialiseNewTask+0x94>
			{
				break;
 8009026:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009028:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800902a:	2200      	movs	r2, #0
 800902c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009030:	e003      	b.n	800903a <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009032:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009034:	2200      	movs	r2, #0
 8009036:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800903a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800903c:	2b37      	cmp	r3, #55	; 0x37
 800903e:	d901      	bls.n	8009044 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009040:	2337      	movs	r3, #55	; 0x37
 8009042:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009044:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009046:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009048:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800904a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800904c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800904e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8009050:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009052:	2200      	movs	r2, #0
 8009054:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009056:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009058:	3304      	adds	r3, #4
 800905a:	4618      	mov	r0, r3
 800905c:	f7fe ff8e 	bl	8007f7c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009060:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009062:	3318      	adds	r3, #24
 8009064:	4618      	mov	r0, r3
 8009066:	f7fe ff89 	bl	8007f7c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800906a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800906c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800906e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009070:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009072:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009076:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009078:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800907a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800907c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800907e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 8009080:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009082:	2200      	movs	r2, #0
 8009084:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009086:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009088:	2200      	movs	r2, #0
 800908a:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800908e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009090:	2200      	movs	r2, #0
 8009092:	f883 20a8 	strb.w	r2, [r3, #168]	; 0xa8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009096:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009098:	3358      	adds	r3, #88	; 0x58
 800909a:	224c      	movs	r2, #76	; 0x4c
 800909c:	2100      	movs	r1, #0
 800909e:	4618      	mov	r0, r3
 80090a0:	f001 ff8a 	bl	800afb8 <memset>
 80090a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090a6:	4a0d      	ldr	r2, [pc, #52]	; (80090dc <prvInitialiseNewTask+0x148>)
 80090a8:	65da      	str	r2, [r3, #92]	; 0x5c
 80090aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090ac:	4a0c      	ldr	r2, [pc, #48]	; (80090e0 <prvInitialiseNewTask+0x14c>)
 80090ae:	661a      	str	r2, [r3, #96]	; 0x60
 80090b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090b2:	4a0c      	ldr	r2, [pc, #48]	; (80090e4 <prvInitialiseNewTask+0x150>)
 80090b4:	665a      	str	r2, [r3, #100]	; 0x64
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80090b6:	683a      	ldr	r2, [r7, #0]
 80090b8:	68f9      	ldr	r1, [r7, #12]
 80090ba:	69b8      	ldr	r0, [r7, #24]
 80090bc:	f001 fa5e 	bl	800a57c <pxPortInitialiseStack>
 80090c0:	4602      	mov	r2, r0
 80090c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090c4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80090c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d002      	beq.n	80090d2 <prvInitialiseNewTask+0x13e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80090cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090ce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80090d0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80090d2:	bf00      	nop
 80090d4:	3720      	adds	r7, #32
 80090d6:	46bd      	mov	sp, r7
 80090d8:	bd80      	pop	{r7, pc}
 80090da:	bf00      	nop
 80090dc:	20003ed0 	.word	0x20003ed0
 80090e0:	20003f38 	.word	0x20003f38
 80090e4:	20003fa0 	.word	0x20003fa0

080090e8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80090e8:	b580      	push	{r7, lr}
 80090ea:	b082      	sub	sp, #8
 80090ec:	af00      	add	r7, sp, #0
 80090ee:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80090f0:	f001 fb70 	bl	800a7d4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80090f4:	4b2d      	ldr	r3, [pc, #180]	; (80091ac <prvAddNewTaskToReadyList+0xc4>)
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	3301      	adds	r3, #1
 80090fa:	4a2c      	ldr	r2, [pc, #176]	; (80091ac <prvAddNewTaskToReadyList+0xc4>)
 80090fc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80090fe:	4b2c      	ldr	r3, [pc, #176]	; (80091b0 <prvAddNewTaskToReadyList+0xc8>)
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	2b00      	cmp	r3, #0
 8009104:	d109      	bne.n	800911a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009106:	4a2a      	ldr	r2, [pc, #168]	; (80091b0 <prvAddNewTaskToReadyList+0xc8>)
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800910c:	4b27      	ldr	r3, [pc, #156]	; (80091ac <prvAddNewTaskToReadyList+0xc4>)
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	2b01      	cmp	r3, #1
 8009112:	d110      	bne.n	8009136 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009114:	f000 fc44 	bl	80099a0 <prvInitialiseTaskLists>
 8009118:	e00d      	b.n	8009136 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800911a:	4b26      	ldr	r3, [pc, #152]	; (80091b4 <prvAddNewTaskToReadyList+0xcc>)
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	2b00      	cmp	r3, #0
 8009120:	d109      	bne.n	8009136 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009122:	4b23      	ldr	r3, [pc, #140]	; (80091b0 <prvAddNewTaskToReadyList+0xc8>)
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800912c:	429a      	cmp	r2, r3
 800912e:	d802      	bhi.n	8009136 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009130:	4a1f      	ldr	r2, [pc, #124]	; (80091b0 <prvAddNewTaskToReadyList+0xc8>)
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009136:	4b20      	ldr	r3, [pc, #128]	; (80091b8 <prvAddNewTaskToReadyList+0xd0>)
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	3301      	adds	r3, #1
 800913c:	4a1e      	ldr	r2, [pc, #120]	; (80091b8 <prvAddNewTaskToReadyList+0xd0>)
 800913e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009140:	4b1d      	ldr	r3, [pc, #116]	; (80091b8 <prvAddNewTaskToReadyList+0xd0>)
 8009142:	681a      	ldr	r2, [r3, #0]
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800914c:	4b1b      	ldr	r3, [pc, #108]	; (80091bc <prvAddNewTaskToReadyList+0xd4>)
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	429a      	cmp	r2, r3
 8009152:	d903      	bls.n	800915c <prvAddNewTaskToReadyList+0x74>
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009158:	4a18      	ldr	r2, [pc, #96]	; (80091bc <prvAddNewTaskToReadyList+0xd4>)
 800915a:	6013      	str	r3, [r2, #0]
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009160:	4613      	mov	r3, r2
 8009162:	009b      	lsls	r3, r3, #2
 8009164:	4413      	add	r3, r2
 8009166:	009b      	lsls	r3, r3, #2
 8009168:	4a15      	ldr	r2, [pc, #84]	; (80091c0 <prvAddNewTaskToReadyList+0xd8>)
 800916a:	441a      	add	r2, r3
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	3304      	adds	r3, #4
 8009170:	4619      	mov	r1, r3
 8009172:	4610      	mov	r0, r2
 8009174:	f7fe ff0f 	bl	8007f96 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009178:	f001 fb5c 	bl	800a834 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800917c:	4b0d      	ldr	r3, [pc, #52]	; (80091b4 <prvAddNewTaskToReadyList+0xcc>)
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	2b00      	cmp	r3, #0
 8009182:	d00e      	beq.n	80091a2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009184:	4b0a      	ldr	r3, [pc, #40]	; (80091b0 <prvAddNewTaskToReadyList+0xc8>)
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800918e:	429a      	cmp	r2, r3
 8009190:	d207      	bcs.n	80091a2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009192:	4b0c      	ldr	r3, [pc, #48]	; (80091c4 <prvAddNewTaskToReadyList+0xdc>)
 8009194:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009198:	601a      	str	r2, [r3, #0]
 800919a:	f3bf 8f4f 	dsb	sy
 800919e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80091a2:	bf00      	nop
 80091a4:	3708      	adds	r7, #8
 80091a6:	46bd      	mov	sp, r7
 80091a8:	bd80      	pop	{r7, pc}
 80091aa:	bf00      	nop
 80091ac:	20003188 	.word	0x20003188
 80091b0:	20002cb4 	.word	0x20002cb4
 80091b4:	20003194 	.word	0x20003194
 80091b8:	200031a4 	.word	0x200031a4
 80091bc:	20003190 	.word	0x20003190
 80091c0:	20002cb8 	.word	0x20002cb8
 80091c4:	e000ed04 	.word	0xe000ed04

080091c8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80091c8:	b580      	push	{r7, lr}
 80091ca:	b084      	sub	sp, #16
 80091cc:	af00      	add	r7, sp, #0
 80091ce:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80091d0:	2300      	movs	r3, #0
 80091d2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d017      	beq.n	800920a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80091da:	4b13      	ldr	r3, [pc, #76]	; (8009228 <vTaskDelay+0x60>)
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d00a      	beq.n	80091f8 <vTaskDelay+0x30>
	__asm volatile
 80091e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091e6:	f383 8811 	msr	BASEPRI, r3
 80091ea:	f3bf 8f6f 	isb	sy
 80091ee:	f3bf 8f4f 	dsb	sy
 80091f2:	60bb      	str	r3, [r7, #8]
}
 80091f4:	bf00      	nop
 80091f6:	e7fe      	b.n	80091f6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80091f8:	f000 f88c 	bl	8009314 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80091fc:	2100      	movs	r1, #0
 80091fe:	6878      	ldr	r0, [r7, #4]
 8009200:	f000 fe1a 	bl	8009e38 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009204:	f000 f894 	bl	8009330 <xTaskResumeAll>
 8009208:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	2b00      	cmp	r3, #0
 800920e:	d107      	bne.n	8009220 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8009210:	4b06      	ldr	r3, [pc, #24]	; (800922c <vTaskDelay+0x64>)
 8009212:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009216:	601a      	str	r2, [r3, #0]
 8009218:	f3bf 8f4f 	dsb	sy
 800921c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009220:	bf00      	nop
 8009222:	3710      	adds	r7, #16
 8009224:	46bd      	mov	sp, r7
 8009226:	bd80      	pop	{r7, pc}
 8009228:	200031b0 	.word	0x200031b0
 800922c:	e000ed04 	.word	0xe000ed04

08009230 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009230:	b580      	push	{r7, lr}
 8009232:	b08a      	sub	sp, #40	; 0x28
 8009234:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009236:	2300      	movs	r3, #0
 8009238:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800923a:	2300      	movs	r3, #0
 800923c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800923e:	463a      	mov	r2, r7
 8009240:	1d39      	adds	r1, r7, #4
 8009242:	f107 0308 	add.w	r3, r7, #8
 8009246:	4618      	mov	r0, r3
 8009248:	f7fe fe44 	bl	8007ed4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800924c:	6839      	ldr	r1, [r7, #0]
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	68ba      	ldr	r2, [r7, #8]
 8009252:	9202      	str	r2, [sp, #8]
 8009254:	9301      	str	r3, [sp, #4]
 8009256:	2300      	movs	r3, #0
 8009258:	9300      	str	r3, [sp, #0]
 800925a:	2300      	movs	r3, #0
 800925c:	460a      	mov	r2, r1
 800925e:	4925      	ldr	r1, [pc, #148]	; (80092f4 <vTaskStartScheduler+0xc4>)
 8009260:	4825      	ldr	r0, [pc, #148]	; (80092f8 <vTaskStartScheduler+0xc8>)
 8009262:	f7ff fdf5 	bl	8008e50 <xTaskCreateStatic>
 8009266:	4603      	mov	r3, r0
 8009268:	4a24      	ldr	r2, [pc, #144]	; (80092fc <vTaskStartScheduler+0xcc>)
 800926a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800926c:	4b23      	ldr	r3, [pc, #140]	; (80092fc <vTaskStartScheduler+0xcc>)
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	2b00      	cmp	r3, #0
 8009272:	d002      	beq.n	800927a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009274:	2301      	movs	r3, #1
 8009276:	617b      	str	r3, [r7, #20]
 8009278:	e001      	b.n	800927e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800927a:	2300      	movs	r3, #0
 800927c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800927e:	697b      	ldr	r3, [r7, #20]
 8009280:	2b01      	cmp	r3, #1
 8009282:	d102      	bne.n	800928a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009284:	f000 fe2c 	bl	8009ee0 <xTimerCreateTimerTask>
 8009288:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800928a:	697b      	ldr	r3, [r7, #20]
 800928c:	2b01      	cmp	r3, #1
 800928e:	d11d      	bne.n	80092cc <vTaskStartScheduler+0x9c>
	__asm volatile
 8009290:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009294:	f383 8811 	msr	BASEPRI, r3
 8009298:	f3bf 8f6f 	isb	sy
 800929c:	f3bf 8f4f 	dsb	sy
 80092a0:	613b      	str	r3, [r7, #16]
}
 80092a2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80092a4:	4b16      	ldr	r3, [pc, #88]	; (8009300 <vTaskStartScheduler+0xd0>)
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	3358      	adds	r3, #88	; 0x58
 80092aa:	4a16      	ldr	r2, [pc, #88]	; (8009304 <vTaskStartScheduler+0xd4>)
 80092ac:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80092ae:	4b16      	ldr	r3, [pc, #88]	; (8009308 <vTaskStartScheduler+0xd8>)
 80092b0:	f04f 32ff 	mov.w	r2, #4294967295
 80092b4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80092b6:	4b15      	ldr	r3, [pc, #84]	; (800930c <vTaskStartScheduler+0xdc>)
 80092b8:	2201      	movs	r2, #1
 80092ba:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80092bc:	4b14      	ldr	r3, [pc, #80]	; (8009310 <vTaskStartScheduler+0xe0>)
 80092be:	2200      	movs	r2, #0
 80092c0:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 80092c2:	f7f7 fd49 	bl	8000d58 <configureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80092c6:	f001 f9e3 	bl	800a690 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80092ca:	e00e      	b.n	80092ea <vTaskStartScheduler+0xba>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80092cc:	697b      	ldr	r3, [r7, #20]
 80092ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092d2:	d10a      	bne.n	80092ea <vTaskStartScheduler+0xba>
	__asm volatile
 80092d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092d8:	f383 8811 	msr	BASEPRI, r3
 80092dc:	f3bf 8f6f 	isb	sy
 80092e0:	f3bf 8f4f 	dsb	sy
 80092e4:	60fb      	str	r3, [r7, #12]
}
 80092e6:	bf00      	nop
 80092e8:	e7fe      	b.n	80092e8 <vTaskStartScheduler+0xb8>
}
 80092ea:	bf00      	nop
 80092ec:	3718      	adds	r7, #24
 80092ee:	46bd      	mov	sp, r7
 80092f0:	bd80      	pop	{r7, pc}
 80092f2:	bf00      	nop
 80092f4:	0800bb2c 	.word	0x0800bb2c
 80092f8:	08009971 	.word	0x08009971
 80092fc:	200031ac 	.word	0x200031ac
 8009300:	20002cb4 	.word	0x20002cb4
 8009304:	20000398 	.word	0x20000398
 8009308:	200031a8 	.word	0x200031a8
 800930c:	20003194 	.word	0x20003194
 8009310:	2000318c 	.word	0x2000318c

08009314 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009314:	b480      	push	{r7}
 8009316:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009318:	4b04      	ldr	r3, [pc, #16]	; (800932c <vTaskSuspendAll+0x18>)
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	3301      	adds	r3, #1
 800931e:	4a03      	ldr	r2, [pc, #12]	; (800932c <vTaskSuspendAll+0x18>)
 8009320:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009322:	bf00      	nop
 8009324:	46bd      	mov	sp, r7
 8009326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800932a:	4770      	bx	lr
 800932c:	200031b0 	.word	0x200031b0

08009330 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009330:	b580      	push	{r7, lr}
 8009332:	b084      	sub	sp, #16
 8009334:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009336:	2300      	movs	r3, #0
 8009338:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800933a:	2300      	movs	r3, #0
 800933c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800933e:	4b42      	ldr	r3, [pc, #264]	; (8009448 <xTaskResumeAll+0x118>)
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	2b00      	cmp	r3, #0
 8009344:	d10a      	bne.n	800935c <xTaskResumeAll+0x2c>
	__asm volatile
 8009346:	f04f 0350 	mov.w	r3, #80	; 0x50
 800934a:	f383 8811 	msr	BASEPRI, r3
 800934e:	f3bf 8f6f 	isb	sy
 8009352:	f3bf 8f4f 	dsb	sy
 8009356:	603b      	str	r3, [r7, #0]
}
 8009358:	bf00      	nop
 800935a:	e7fe      	b.n	800935a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800935c:	f001 fa3a 	bl	800a7d4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009360:	4b39      	ldr	r3, [pc, #228]	; (8009448 <xTaskResumeAll+0x118>)
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	3b01      	subs	r3, #1
 8009366:	4a38      	ldr	r2, [pc, #224]	; (8009448 <xTaskResumeAll+0x118>)
 8009368:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800936a:	4b37      	ldr	r3, [pc, #220]	; (8009448 <xTaskResumeAll+0x118>)
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	2b00      	cmp	r3, #0
 8009370:	d162      	bne.n	8009438 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009372:	4b36      	ldr	r3, [pc, #216]	; (800944c <xTaskResumeAll+0x11c>)
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	2b00      	cmp	r3, #0
 8009378:	d05e      	beq.n	8009438 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800937a:	e02f      	b.n	80093dc <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800937c:	4b34      	ldr	r3, [pc, #208]	; (8009450 <xTaskResumeAll+0x120>)
 800937e:	68db      	ldr	r3, [r3, #12]
 8009380:	68db      	ldr	r3, [r3, #12]
 8009382:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	3318      	adds	r3, #24
 8009388:	4618      	mov	r0, r3
 800938a:	f7fe fe61 	bl	8008050 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	3304      	adds	r3, #4
 8009392:	4618      	mov	r0, r3
 8009394:	f7fe fe5c 	bl	8008050 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800939c:	4b2d      	ldr	r3, [pc, #180]	; (8009454 <xTaskResumeAll+0x124>)
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	429a      	cmp	r2, r3
 80093a2:	d903      	bls.n	80093ac <xTaskResumeAll+0x7c>
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093a8:	4a2a      	ldr	r2, [pc, #168]	; (8009454 <xTaskResumeAll+0x124>)
 80093aa:	6013      	str	r3, [r2, #0]
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80093b0:	4613      	mov	r3, r2
 80093b2:	009b      	lsls	r3, r3, #2
 80093b4:	4413      	add	r3, r2
 80093b6:	009b      	lsls	r3, r3, #2
 80093b8:	4a27      	ldr	r2, [pc, #156]	; (8009458 <xTaskResumeAll+0x128>)
 80093ba:	441a      	add	r2, r3
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	3304      	adds	r3, #4
 80093c0:	4619      	mov	r1, r3
 80093c2:	4610      	mov	r0, r2
 80093c4:	f7fe fde7 	bl	8007f96 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80093cc:	4b23      	ldr	r3, [pc, #140]	; (800945c <xTaskResumeAll+0x12c>)
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093d2:	429a      	cmp	r2, r3
 80093d4:	d302      	bcc.n	80093dc <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80093d6:	4b22      	ldr	r3, [pc, #136]	; (8009460 <xTaskResumeAll+0x130>)
 80093d8:	2201      	movs	r2, #1
 80093da:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80093dc:	4b1c      	ldr	r3, [pc, #112]	; (8009450 <xTaskResumeAll+0x120>)
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d1cb      	bne.n	800937c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d001      	beq.n	80093ee <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80093ea:	f000 fb7b 	bl	8009ae4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80093ee:	4b1d      	ldr	r3, [pc, #116]	; (8009464 <xTaskResumeAll+0x134>)
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d010      	beq.n	800941c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80093fa:	f000 f847 	bl	800948c <xTaskIncrementTick>
 80093fe:	4603      	mov	r3, r0
 8009400:	2b00      	cmp	r3, #0
 8009402:	d002      	beq.n	800940a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8009404:	4b16      	ldr	r3, [pc, #88]	; (8009460 <xTaskResumeAll+0x130>)
 8009406:	2201      	movs	r2, #1
 8009408:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	3b01      	subs	r3, #1
 800940e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	2b00      	cmp	r3, #0
 8009414:	d1f1      	bne.n	80093fa <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8009416:	4b13      	ldr	r3, [pc, #76]	; (8009464 <xTaskResumeAll+0x134>)
 8009418:	2200      	movs	r2, #0
 800941a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800941c:	4b10      	ldr	r3, [pc, #64]	; (8009460 <xTaskResumeAll+0x130>)
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	2b00      	cmp	r3, #0
 8009422:	d009      	beq.n	8009438 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009424:	2301      	movs	r3, #1
 8009426:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009428:	4b0f      	ldr	r3, [pc, #60]	; (8009468 <xTaskResumeAll+0x138>)
 800942a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800942e:	601a      	str	r2, [r3, #0]
 8009430:	f3bf 8f4f 	dsb	sy
 8009434:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009438:	f001 f9fc 	bl	800a834 <vPortExitCritical>

	return xAlreadyYielded;
 800943c:	68bb      	ldr	r3, [r7, #8]
}
 800943e:	4618      	mov	r0, r3
 8009440:	3710      	adds	r7, #16
 8009442:	46bd      	mov	sp, r7
 8009444:	bd80      	pop	{r7, pc}
 8009446:	bf00      	nop
 8009448:	200031b0 	.word	0x200031b0
 800944c:	20003188 	.word	0x20003188
 8009450:	20003148 	.word	0x20003148
 8009454:	20003190 	.word	0x20003190
 8009458:	20002cb8 	.word	0x20002cb8
 800945c:	20002cb4 	.word	0x20002cb4
 8009460:	2000319c 	.word	0x2000319c
 8009464:	20003198 	.word	0x20003198
 8009468:	e000ed04 	.word	0xe000ed04

0800946c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800946c:	b480      	push	{r7}
 800946e:	b083      	sub	sp, #12
 8009470:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009472:	4b05      	ldr	r3, [pc, #20]	; (8009488 <xTaskGetTickCount+0x1c>)
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009478:	687b      	ldr	r3, [r7, #4]
}
 800947a:	4618      	mov	r0, r3
 800947c:	370c      	adds	r7, #12
 800947e:	46bd      	mov	sp, r7
 8009480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009484:	4770      	bx	lr
 8009486:	bf00      	nop
 8009488:	2000318c 	.word	0x2000318c

0800948c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800948c:	b580      	push	{r7, lr}
 800948e:	b086      	sub	sp, #24
 8009490:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009492:	2300      	movs	r3, #0
 8009494:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009496:	4b4f      	ldr	r3, [pc, #316]	; (80095d4 <xTaskIncrementTick+0x148>)
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	2b00      	cmp	r3, #0
 800949c:	f040 808f 	bne.w	80095be <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80094a0:	4b4d      	ldr	r3, [pc, #308]	; (80095d8 <xTaskIncrementTick+0x14c>)
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	3301      	adds	r3, #1
 80094a6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80094a8:	4a4b      	ldr	r2, [pc, #300]	; (80095d8 <xTaskIncrementTick+0x14c>)
 80094aa:	693b      	ldr	r3, [r7, #16]
 80094ac:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80094ae:	693b      	ldr	r3, [r7, #16]
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d120      	bne.n	80094f6 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80094b4:	4b49      	ldr	r3, [pc, #292]	; (80095dc <xTaskIncrementTick+0x150>)
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d00a      	beq.n	80094d4 <xTaskIncrementTick+0x48>
	__asm volatile
 80094be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094c2:	f383 8811 	msr	BASEPRI, r3
 80094c6:	f3bf 8f6f 	isb	sy
 80094ca:	f3bf 8f4f 	dsb	sy
 80094ce:	603b      	str	r3, [r7, #0]
}
 80094d0:	bf00      	nop
 80094d2:	e7fe      	b.n	80094d2 <xTaskIncrementTick+0x46>
 80094d4:	4b41      	ldr	r3, [pc, #260]	; (80095dc <xTaskIncrementTick+0x150>)
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	60fb      	str	r3, [r7, #12]
 80094da:	4b41      	ldr	r3, [pc, #260]	; (80095e0 <xTaskIncrementTick+0x154>)
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	4a3f      	ldr	r2, [pc, #252]	; (80095dc <xTaskIncrementTick+0x150>)
 80094e0:	6013      	str	r3, [r2, #0]
 80094e2:	4a3f      	ldr	r2, [pc, #252]	; (80095e0 <xTaskIncrementTick+0x154>)
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	6013      	str	r3, [r2, #0]
 80094e8:	4b3e      	ldr	r3, [pc, #248]	; (80095e4 <xTaskIncrementTick+0x158>)
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	3301      	adds	r3, #1
 80094ee:	4a3d      	ldr	r2, [pc, #244]	; (80095e4 <xTaskIncrementTick+0x158>)
 80094f0:	6013      	str	r3, [r2, #0]
 80094f2:	f000 faf7 	bl	8009ae4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80094f6:	4b3c      	ldr	r3, [pc, #240]	; (80095e8 <xTaskIncrementTick+0x15c>)
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	693a      	ldr	r2, [r7, #16]
 80094fc:	429a      	cmp	r2, r3
 80094fe:	d349      	bcc.n	8009594 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009500:	4b36      	ldr	r3, [pc, #216]	; (80095dc <xTaskIncrementTick+0x150>)
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	2b00      	cmp	r3, #0
 8009508:	d104      	bne.n	8009514 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800950a:	4b37      	ldr	r3, [pc, #220]	; (80095e8 <xTaskIncrementTick+0x15c>)
 800950c:	f04f 32ff 	mov.w	r2, #4294967295
 8009510:	601a      	str	r2, [r3, #0]
					break;
 8009512:	e03f      	b.n	8009594 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009514:	4b31      	ldr	r3, [pc, #196]	; (80095dc <xTaskIncrementTick+0x150>)
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	68db      	ldr	r3, [r3, #12]
 800951a:	68db      	ldr	r3, [r3, #12]
 800951c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800951e:	68bb      	ldr	r3, [r7, #8]
 8009520:	685b      	ldr	r3, [r3, #4]
 8009522:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009524:	693a      	ldr	r2, [r7, #16]
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	429a      	cmp	r2, r3
 800952a:	d203      	bcs.n	8009534 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800952c:	4a2e      	ldr	r2, [pc, #184]	; (80095e8 <xTaskIncrementTick+0x15c>)
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009532:	e02f      	b.n	8009594 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009534:	68bb      	ldr	r3, [r7, #8]
 8009536:	3304      	adds	r3, #4
 8009538:	4618      	mov	r0, r3
 800953a:	f7fe fd89 	bl	8008050 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800953e:	68bb      	ldr	r3, [r7, #8]
 8009540:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009542:	2b00      	cmp	r3, #0
 8009544:	d004      	beq.n	8009550 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009546:	68bb      	ldr	r3, [r7, #8]
 8009548:	3318      	adds	r3, #24
 800954a:	4618      	mov	r0, r3
 800954c:	f7fe fd80 	bl	8008050 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009550:	68bb      	ldr	r3, [r7, #8]
 8009552:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009554:	4b25      	ldr	r3, [pc, #148]	; (80095ec <xTaskIncrementTick+0x160>)
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	429a      	cmp	r2, r3
 800955a:	d903      	bls.n	8009564 <xTaskIncrementTick+0xd8>
 800955c:	68bb      	ldr	r3, [r7, #8]
 800955e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009560:	4a22      	ldr	r2, [pc, #136]	; (80095ec <xTaskIncrementTick+0x160>)
 8009562:	6013      	str	r3, [r2, #0]
 8009564:	68bb      	ldr	r3, [r7, #8]
 8009566:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009568:	4613      	mov	r3, r2
 800956a:	009b      	lsls	r3, r3, #2
 800956c:	4413      	add	r3, r2
 800956e:	009b      	lsls	r3, r3, #2
 8009570:	4a1f      	ldr	r2, [pc, #124]	; (80095f0 <xTaskIncrementTick+0x164>)
 8009572:	441a      	add	r2, r3
 8009574:	68bb      	ldr	r3, [r7, #8]
 8009576:	3304      	adds	r3, #4
 8009578:	4619      	mov	r1, r3
 800957a:	4610      	mov	r0, r2
 800957c:	f7fe fd0b 	bl	8007f96 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009580:	68bb      	ldr	r3, [r7, #8]
 8009582:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009584:	4b1b      	ldr	r3, [pc, #108]	; (80095f4 <xTaskIncrementTick+0x168>)
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800958a:	429a      	cmp	r2, r3
 800958c:	d3b8      	bcc.n	8009500 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800958e:	2301      	movs	r3, #1
 8009590:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009592:	e7b5      	b.n	8009500 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009594:	4b17      	ldr	r3, [pc, #92]	; (80095f4 <xTaskIncrementTick+0x168>)
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800959a:	4915      	ldr	r1, [pc, #84]	; (80095f0 <xTaskIncrementTick+0x164>)
 800959c:	4613      	mov	r3, r2
 800959e:	009b      	lsls	r3, r3, #2
 80095a0:	4413      	add	r3, r2
 80095a2:	009b      	lsls	r3, r3, #2
 80095a4:	440b      	add	r3, r1
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	2b01      	cmp	r3, #1
 80095aa:	d901      	bls.n	80095b0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80095ac:	2301      	movs	r3, #1
 80095ae:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80095b0:	4b11      	ldr	r3, [pc, #68]	; (80095f8 <xTaskIncrementTick+0x16c>)
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d007      	beq.n	80095c8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80095b8:	2301      	movs	r3, #1
 80095ba:	617b      	str	r3, [r7, #20]
 80095bc:	e004      	b.n	80095c8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80095be:	4b0f      	ldr	r3, [pc, #60]	; (80095fc <xTaskIncrementTick+0x170>)
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	3301      	adds	r3, #1
 80095c4:	4a0d      	ldr	r2, [pc, #52]	; (80095fc <xTaskIncrementTick+0x170>)
 80095c6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80095c8:	697b      	ldr	r3, [r7, #20]
}
 80095ca:	4618      	mov	r0, r3
 80095cc:	3718      	adds	r7, #24
 80095ce:	46bd      	mov	sp, r7
 80095d0:	bd80      	pop	{r7, pc}
 80095d2:	bf00      	nop
 80095d4:	200031b0 	.word	0x200031b0
 80095d8:	2000318c 	.word	0x2000318c
 80095dc:	20003140 	.word	0x20003140
 80095e0:	20003144 	.word	0x20003144
 80095e4:	200031a0 	.word	0x200031a0
 80095e8:	200031a8 	.word	0x200031a8
 80095ec:	20003190 	.word	0x20003190
 80095f0:	20002cb8 	.word	0x20002cb8
 80095f4:	20002cb4 	.word	0x20002cb4
 80095f8:	2000319c 	.word	0x2000319c
 80095fc:	20003198 	.word	0x20003198

08009600 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009600:	b580      	push	{r7, lr}
 8009602:	b084      	sub	sp, #16
 8009604:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009606:	4b36      	ldr	r3, [pc, #216]	; (80096e0 <vTaskSwitchContext+0xe0>)
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	2b00      	cmp	r3, #0
 800960c:	d003      	beq.n	8009616 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800960e:	4b35      	ldr	r3, [pc, #212]	; (80096e4 <vTaskSwitchContext+0xe4>)
 8009610:	2201      	movs	r2, #1
 8009612:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009614:	e05f      	b.n	80096d6 <vTaskSwitchContext+0xd6>
		xYieldPending = pdFALSE;
 8009616:	4b33      	ldr	r3, [pc, #204]	; (80096e4 <vTaskSwitchContext+0xe4>)
 8009618:	2200      	movs	r2, #0
 800961a:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 800961c:	f7f7 fba3 	bl	8000d66 <getRunTimeCounterValue>
 8009620:	4603      	mov	r3, r0
 8009622:	4a31      	ldr	r2, [pc, #196]	; (80096e8 <vTaskSwitchContext+0xe8>)
 8009624:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 8009626:	4b30      	ldr	r3, [pc, #192]	; (80096e8 <vTaskSwitchContext+0xe8>)
 8009628:	681a      	ldr	r2, [r3, #0]
 800962a:	4b30      	ldr	r3, [pc, #192]	; (80096ec <vTaskSwitchContext+0xec>)
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	429a      	cmp	r2, r3
 8009630:	d909      	bls.n	8009646 <vTaskSwitchContext+0x46>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 8009632:	4b2f      	ldr	r3, [pc, #188]	; (80096f0 <vTaskSwitchContext+0xf0>)
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8009638:	4a2b      	ldr	r2, [pc, #172]	; (80096e8 <vTaskSwitchContext+0xe8>)
 800963a:	6810      	ldr	r0, [r2, #0]
 800963c:	4a2b      	ldr	r2, [pc, #172]	; (80096ec <vTaskSwitchContext+0xec>)
 800963e:	6812      	ldr	r2, [r2, #0]
 8009640:	1a82      	subs	r2, r0, r2
 8009642:	440a      	add	r2, r1
 8009644:	655a      	str	r2, [r3, #84]	; 0x54
			ulTaskSwitchedInTime = ulTotalRunTime;
 8009646:	4b28      	ldr	r3, [pc, #160]	; (80096e8 <vTaskSwitchContext+0xe8>)
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	4a28      	ldr	r2, [pc, #160]	; (80096ec <vTaskSwitchContext+0xec>)
 800964c:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800964e:	4b29      	ldr	r3, [pc, #164]	; (80096f4 <vTaskSwitchContext+0xf4>)
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	60fb      	str	r3, [r7, #12]
 8009654:	e010      	b.n	8009678 <vTaskSwitchContext+0x78>
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	2b00      	cmp	r3, #0
 800965a:	d10a      	bne.n	8009672 <vTaskSwitchContext+0x72>
	__asm volatile
 800965c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009660:	f383 8811 	msr	BASEPRI, r3
 8009664:	f3bf 8f6f 	isb	sy
 8009668:	f3bf 8f4f 	dsb	sy
 800966c:	607b      	str	r3, [r7, #4]
}
 800966e:	bf00      	nop
 8009670:	e7fe      	b.n	8009670 <vTaskSwitchContext+0x70>
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	3b01      	subs	r3, #1
 8009676:	60fb      	str	r3, [r7, #12]
 8009678:	491f      	ldr	r1, [pc, #124]	; (80096f8 <vTaskSwitchContext+0xf8>)
 800967a:	68fa      	ldr	r2, [r7, #12]
 800967c:	4613      	mov	r3, r2
 800967e:	009b      	lsls	r3, r3, #2
 8009680:	4413      	add	r3, r2
 8009682:	009b      	lsls	r3, r3, #2
 8009684:	440b      	add	r3, r1
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	2b00      	cmp	r3, #0
 800968a:	d0e4      	beq.n	8009656 <vTaskSwitchContext+0x56>
 800968c:	68fa      	ldr	r2, [r7, #12]
 800968e:	4613      	mov	r3, r2
 8009690:	009b      	lsls	r3, r3, #2
 8009692:	4413      	add	r3, r2
 8009694:	009b      	lsls	r3, r3, #2
 8009696:	4a18      	ldr	r2, [pc, #96]	; (80096f8 <vTaskSwitchContext+0xf8>)
 8009698:	4413      	add	r3, r2
 800969a:	60bb      	str	r3, [r7, #8]
 800969c:	68bb      	ldr	r3, [r7, #8]
 800969e:	685b      	ldr	r3, [r3, #4]
 80096a0:	685a      	ldr	r2, [r3, #4]
 80096a2:	68bb      	ldr	r3, [r7, #8]
 80096a4:	605a      	str	r2, [r3, #4]
 80096a6:	68bb      	ldr	r3, [r7, #8]
 80096a8:	685a      	ldr	r2, [r3, #4]
 80096aa:	68bb      	ldr	r3, [r7, #8]
 80096ac:	3308      	adds	r3, #8
 80096ae:	429a      	cmp	r2, r3
 80096b0:	d104      	bne.n	80096bc <vTaskSwitchContext+0xbc>
 80096b2:	68bb      	ldr	r3, [r7, #8]
 80096b4:	685b      	ldr	r3, [r3, #4]
 80096b6:	685a      	ldr	r2, [r3, #4]
 80096b8:	68bb      	ldr	r3, [r7, #8]
 80096ba:	605a      	str	r2, [r3, #4]
 80096bc:	68bb      	ldr	r3, [r7, #8]
 80096be:	685b      	ldr	r3, [r3, #4]
 80096c0:	68db      	ldr	r3, [r3, #12]
 80096c2:	4a0b      	ldr	r2, [pc, #44]	; (80096f0 <vTaskSwitchContext+0xf0>)
 80096c4:	6013      	str	r3, [r2, #0]
 80096c6:	4a0b      	ldr	r2, [pc, #44]	; (80096f4 <vTaskSwitchContext+0xf4>)
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80096cc:	4b08      	ldr	r3, [pc, #32]	; (80096f0 <vTaskSwitchContext+0xf0>)
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	3358      	adds	r3, #88	; 0x58
 80096d2:	4a0a      	ldr	r2, [pc, #40]	; (80096fc <vTaskSwitchContext+0xfc>)
 80096d4:	6013      	str	r3, [r2, #0]
}
 80096d6:	bf00      	nop
 80096d8:	3710      	adds	r7, #16
 80096da:	46bd      	mov	sp, r7
 80096dc:	bd80      	pop	{r7, pc}
 80096de:	bf00      	nop
 80096e0:	200031b0 	.word	0x200031b0
 80096e4:	2000319c 	.word	0x2000319c
 80096e8:	200031b8 	.word	0x200031b8
 80096ec:	200031b4 	.word	0x200031b4
 80096f0:	20002cb4 	.word	0x20002cb4
 80096f4:	20003190 	.word	0x20003190
 80096f8:	20002cb8 	.word	0x20002cb8
 80096fc:	20000398 	.word	0x20000398

08009700 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009700:	b580      	push	{r7, lr}
 8009702:	b084      	sub	sp, #16
 8009704:	af00      	add	r7, sp, #0
 8009706:	6078      	str	r0, [r7, #4]
 8009708:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	2b00      	cmp	r3, #0
 800970e:	d10a      	bne.n	8009726 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8009710:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009714:	f383 8811 	msr	BASEPRI, r3
 8009718:	f3bf 8f6f 	isb	sy
 800971c:	f3bf 8f4f 	dsb	sy
 8009720:	60fb      	str	r3, [r7, #12]
}
 8009722:	bf00      	nop
 8009724:	e7fe      	b.n	8009724 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009726:	4b07      	ldr	r3, [pc, #28]	; (8009744 <vTaskPlaceOnEventList+0x44>)
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	3318      	adds	r3, #24
 800972c:	4619      	mov	r1, r3
 800972e:	6878      	ldr	r0, [r7, #4]
 8009730:	f7fe fc55 	bl	8007fde <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009734:	2101      	movs	r1, #1
 8009736:	6838      	ldr	r0, [r7, #0]
 8009738:	f000 fb7e 	bl	8009e38 <prvAddCurrentTaskToDelayedList>
}
 800973c:	bf00      	nop
 800973e:	3710      	adds	r7, #16
 8009740:	46bd      	mov	sp, r7
 8009742:	bd80      	pop	{r7, pc}
 8009744:	20002cb4 	.word	0x20002cb4

08009748 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009748:	b580      	push	{r7, lr}
 800974a:	b086      	sub	sp, #24
 800974c:	af00      	add	r7, sp, #0
 800974e:	60f8      	str	r0, [r7, #12]
 8009750:	60b9      	str	r1, [r7, #8]
 8009752:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	2b00      	cmp	r3, #0
 8009758:	d10a      	bne.n	8009770 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800975a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800975e:	f383 8811 	msr	BASEPRI, r3
 8009762:	f3bf 8f6f 	isb	sy
 8009766:	f3bf 8f4f 	dsb	sy
 800976a:	617b      	str	r3, [r7, #20]
}
 800976c:	bf00      	nop
 800976e:	e7fe      	b.n	800976e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009770:	4b0a      	ldr	r3, [pc, #40]	; (800979c <vTaskPlaceOnEventListRestricted+0x54>)
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	3318      	adds	r3, #24
 8009776:	4619      	mov	r1, r3
 8009778:	68f8      	ldr	r0, [r7, #12]
 800977a:	f7fe fc0c 	bl	8007f96 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	2b00      	cmp	r3, #0
 8009782:	d002      	beq.n	800978a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8009784:	f04f 33ff 	mov.w	r3, #4294967295
 8009788:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800978a:	6879      	ldr	r1, [r7, #4]
 800978c:	68b8      	ldr	r0, [r7, #8]
 800978e:	f000 fb53 	bl	8009e38 <prvAddCurrentTaskToDelayedList>
	}
 8009792:	bf00      	nop
 8009794:	3718      	adds	r7, #24
 8009796:	46bd      	mov	sp, r7
 8009798:	bd80      	pop	{r7, pc}
 800979a:	bf00      	nop
 800979c:	20002cb4 	.word	0x20002cb4

080097a0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80097a0:	b580      	push	{r7, lr}
 80097a2:	b086      	sub	sp, #24
 80097a4:	af00      	add	r7, sp, #0
 80097a6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	68db      	ldr	r3, [r3, #12]
 80097ac:	68db      	ldr	r3, [r3, #12]
 80097ae:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80097b0:	693b      	ldr	r3, [r7, #16]
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d10a      	bne.n	80097cc <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80097b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097ba:	f383 8811 	msr	BASEPRI, r3
 80097be:	f3bf 8f6f 	isb	sy
 80097c2:	f3bf 8f4f 	dsb	sy
 80097c6:	60fb      	str	r3, [r7, #12]
}
 80097c8:	bf00      	nop
 80097ca:	e7fe      	b.n	80097ca <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80097cc:	693b      	ldr	r3, [r7, #16]
 80097ce:	3318      	adds	r3, #24
 80097d0:	4618      	mov	r0, r3
 80097d2:	f7fe fc3d 	bl	8008050 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80097d6:	4b1e      	ldr	r3, [pc, #120]	; (8009850 <xTaskRemoveFromEventList+0xb0>)
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d11d      	bne.n	800981a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80097de:	693b      	ldr	r3, [r7, #16]
 80097e0:	3304      	adds	r3, #4
 80097e2:	4618      	mov	r0, r3
 80097e4:	f7fe fc34 	bl	8008050 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80097e8:	693b      	ldr	r3, [r7, #16]
 80097ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80097ec:	4b19      	ldr	r3, [pc, #100]	; (8009854 <xTaskRemoveFromEventList+0xb4>)
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	429a      	cmp	r2, r3
 80097f2:	d903      	bls.n	80097fc <xTaskRemoveFromEventList+0x5c>
 80097f4:	693b      	ldr	r3, [r7, #16]
 80097f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80097f8:	4a16      	ldr	r2, [pc, #88]	; (8009854 <xTaskRemoveFromEventList+0xb4>)
 80097fa:	6013      	str	r3, [r2, #0]
 80097fc:	693b      	ldr	r3, [r7, #16]
 80097fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009800:	4613      	mov	r3, r2
 8009802:	009b      	lsls	r3, r3, #2
 8009804:	4413      	add	r3, r2
 8009806:	009b      	lsls	r3, r3, #2
 8009808:	4a13      	ldr	r2, [pc, #76]	; (8009858 <xTaskRemoveFromEventList+0xb8>)
 800980a:	441a      	add	r2, r3
 800980c:	693b      	ldr	r3, [r7, #16]
 800980e:	3304      	adds	r3, #4
 8009810:	4619      	mov	r1, r3
 8009812:	4610      	mov	r0, r2
 8009814:	f7fe fbbf 	bl	8007f96 <vListInsertEnd>
 8009818:	e005      	b.n	8009826 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800981a:	693b      	ldr	r3, [r7, #16]
 800981c:	3318      	adds	r3, #24
 800981e:	4619      	mov	r1, r3
 8009820:	480e      	ldr	r0, [pc, #56]	; (800985c <xTaskRemoveFromEventList+0xbc>)
 8009822:	f7fe fbb8 	bl	8007f96 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009826:	693b      	ldr	r3, [r7, #16]
 8009828:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800982a:	4b0d      	ldr	r3, [pc, #52]	; (8009860 <xTaskRemoveFromEventList+0xc0>)
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009830:	429a      	cmp	r2, r3
 8009832:	d905      	bls.n	8009840 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009834:	2301      	movs	r3, #1
 8009836:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009838:	4b0a      	ldr	r3, [pc, #40]	; (8009864 <xTaskRemoveFromEventList+0xc4>)
 800983a:	2201      	movs	r2, #1
 800983c:	601a      	str	r2, [r3, #0]
 800983e:	e001      	b.n	8009844 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8009840:	2300      	movs	r3, #0
 8009842:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009844:	697b      	ldr	r3, [r7, #20]
}
 8009846:	4618      	mov	r0, r3
 8009848:	3718      	adds	r7, #24
 800984a:	46bd      	mov	sp, r7
 800984c:	bd80      	pop	{r7, pc}
 800984e:	bf00      	nop
 8009850:	200031b0 	.word	0x200031b0
 8009854:	20003190 	.word	0x20003190
 8009858:	20002cb8 	.word	0x20002cb8
 800985c:	20003148 	.word	0x20003148
 8009860:	20002cb4 	.word	0x20002cb4
 8009864:	2000319c 	.word	0x2000319c

08009868 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009868:	b480      	push	{r7}
 800986a:	b083      	sub	sp, #12
 800986c:	af00      	add	r7, sp, #0
 800986e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009870:	4b06      	ldr	r3, [pc, #24]	; (800988c <vTaskInternalSetTimeOutState+0x24>)
 8009872:	681a      	ldr	r2, [r3, #0]
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009878:	4b05      	ldr	r3, [pc, #20]	; (8009890 <vTaskInternalSetTimeOutState+0x28>)
 800987a:	681a      	ldr	r2, [r3, #0]
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	605a      	str	r2, [r3, #4]
}
 8009880:	bf00      	nop
 8009882:	370c      	adds	r7, #12
 8009884:	46bd      	mov	sp, r7
 8009886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800988a:	4770      	bx	lr
 800988c:	200031a0 	.word	0x200031a0
 8009890:	2000318c 	.word	0x2000318c

08009894 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009894:	b580      	push	{r7, lr}
 8009896:	b088      	sub	sp, #32
 8009898:	af00      	add	r7, sp, #0
 800989a:	6078      	str	r0, [r7, #4]
 800989c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d10a      	bne.n	80098ba <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80098a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098a8:	f383 8811 	msr	BASEPRI, r3
 80098ac:	f3bf 8f6f 	isb	sy
 80098b0:	f3bf 8f4f 	dsb	sy
 80098b4:	613b      	str	r3, [r7, #16]
}
 80098b6:	bf00      	nop
 80098b8:	e7fe      	b.n	80098b8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80098ba:	683b      	ldr	r3, [r7, #0]
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d10a      	bne.n	80098d6 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80098c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098c4:	f383 8811 	msr	BASEPRI, r3
 80098c8:	f3bf 8f6f 	isb	sy
 80098cc:	f3bf 8f4f 	dsb	sy
 80098d0:	60fb      	str	r3, [r7, #12]
}
 80098d2:	bf00      	nop
 80098d4:	e7fe      	b.n	80098d4 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80098d6:	f000 ff7d 	bl	800a7d4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80098da:	4b1d      	ldr	r3, [pc, #116]	; (8009950 <xTaskCheckForTimeOut+0xbc>)
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	685b      	ldr	r3, [r3, #4]
 80098e4:	69ba      	ldr	r2, [r7, #24]
 80098e6:	1ad3      	subs	r3, r2, r3
 80098e8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80098ea:	683b      	ldr	r3, [r7, #0]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098f2:	d102      	bne.n	80098fa <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80098f4:	2300      	movs	r3, #0
 80098f6:	61fb      	str	r3, [r7, #28]
 80098f8:	e023      	b.n	8009942 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	681a      	ldr	r2, [r3, #0]
 80098fe:	4b15      	ldr	r3, [pc, #84]	; (8009954 <xTaskCheckForTimeOut+0xc0>)
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	429a      	cmp	r2, r3
 8009904:	d007      	beq.n	8009916 <xTaskCheckForTimeOut+0x82>
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	685b      	ldr	r3, [r3, #4]
 800990a:	69ba      	ldr	r2, [r7, #24]
 800990c:	429a      	cmp	r2, r3
 800990e:	d302      	bcc.n	8009916 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009910:	2301      	movs	r3, #1
 8009912:	61fb      	str	r3, [r7, #28]
 8009914:	e015      	b.n	8009942 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009916:	683b      	ldr	r3, [r7, #0]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	697a      	ldr	r2, [r7, #20]
 800991c:	429a      	cmp	r2, r3
 800991e:	d20b      	bcs.n	8009938 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009920:	683b      	ldr	r3, [r7, #0]
 8009922:	681a      	ldr	r2, [r3, #0]
 8009924:	697b      	ldr	r3, [r7, #20]
 8009926:	1ad2      	subs	r2, r2, r3
 8009928:	683b      	ldr	r3, [r7, #0]
 800992a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800992c:	6878      	ldr	r0, [r7, #4]
 800992e:	f7ff ff9b 	bl	8009868 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009932:	2300      	movs	r3, #0
 8009934:	61fb      	str	r3, [r7, #28]
 8009936:	e004      	b.n	8009942 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8009938:	683b      	ldr	r3, [r7, #0]
 800993a:	2200      	movs	r2, #0
 800993c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800993e:	2301      	movs	r3, #1
 8009940:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009942:	f000 ff77 	bl	800a834 <vPortExitCritical>

	return xReturn;
 8009946:	69fb      	ldr	r3, [r7, #28]
}
 8009948:	4618      	mov	r0, r3
 800994a:	3720      	adds	r7, #32
 800994c:	46bd      	mov	sp, r7
 800994e:	bd80      	pop	{r7, pc}
 8009950:	2000318c 	.word	0x2000318c
 8009954:	200031a0 	.word	0x200031a0

08009958 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009958:	b480      	push	{r7}
 800995a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800995c:	4b03      	ldr	r3, [pc, #12]	; (800996c <vTaskMissedYield+0x14>)
 800995e:	2201      	movs	r2, #1
 8009960:	601a      	str	r2, [r3, #0]
}
 8009962:	bf00      	nop
 8009964:	46bd      	mov	sp, r7
 8009966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800996a:	4770      	bx	lr
 800996c:	2000319c 	.word	0x2000319c

08009970 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009970:	b580      	push	{r7, lr}
 8009972:	b082      	sub	sp, #8
 8009974:	af00      	add	r7, sp, #0
 8009976:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009978:	f000 f852 	bl	8009a20 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800997c:	4b06      	ldr	r3, [pc, #24]	; (8009998 <prvIdleTask+0x28>)
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	2b01      	cmp	r3, #1
 8009982:	d9f9      	bls.n	8009978 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009984:	4b05      	ldr	r3, [pc, #20]	; (800999c <prvIdleTask+0x2c>)
 8009986:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800998a:	601a      	str	r2, [r3, #0]
 800998c:	f3bf 8f4f 	dsb	sy
 8009990:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009994:	e7f0      	b.n	8009978 <prvIdleTask+0x8>
 8009996:	bf00      	nop
 8009998:	20002cb8 	.word	0x20002cb8
 800999c:	e000ed04 	.word	0xe000ed04

080099a0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80099a0:	b580      	push	{r7, lr}
 80099a2:	b082      	sub	sp, #8
 80099a4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80099a6:	2300      	movs	r3, #0
 80099a8:	607b      	str	r3, [r7, #4]
 80099aa:	e00c      	b.n	80099c6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80099ac:	687a      	ldr	r2, [r7, #4]
 80099ae:	4613      	mov	r3, r2
 80099b0:	009b      	lsls	r3, r3, #2
 80099b2:	4413      	add	r3, r2
 80099b4:	009b      	lsls	r3, r3, #2
 80099b6:	4a12      	ldr	r2, [pc, #72]	; (8009a00 <prvInitialiseTaskLists+0x60>)
 80099b8:	4413      	add	r3, r2
 80099ba:	4618      	mov	r0, r3
 80099bc:	f7fe fabe 	bl	8007f3c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	3301      	adds	r3, #1
 80099c4:	607b      	str	r3, [r7, #4]
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	2b37      	cmp	r3, #55	; 0x37
 80099ca:	d9ef      	bls.n	80099ac <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80099cc:	480d      	ldr	r0, [pc, #52]	; (8009a04 <prvInitialiseTaskLists+0x64>)
 80099ce:	f7fe fab5 	bl	8007f3c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80099d2:	480d      	ldr	r0, [pc, #52]	; (8009a08 <prvInitialiseTaskLists+0x68>)
 80099d4:	f7fe fab2 	bl	8007f3c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80099d8:	480c      	ldr	r0, [pc, #48]	; (8009a0c <prvInitialiseTaskLists+0x6c>)
 80099da:	f7fe faaf 	bl	8007f3c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80099de:	480c      	ldr	r0, [pc, #48]	; (8009a10 <prvInitialiseTaskLists+0x70>)
 80099e0:	f7fe faac 	bl	8007f3c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80099e4:	480b      	ldr	r0, [pc, #44]	; (8009a14 <prvInitialiseTaskLists+0x74>)
 80099e6:	f7fe faa9 	bl	8007f3c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80099ea:	4b0b      	ldr	r3, [pc, #44]	; (8009a18 <prvInitialiseTaskLists+0x78>)
 80099ec:	4a05      	ldr	r2, [pc, #20]	; (8009a04 <prvInitialiseTaskLists+0x64>)
 80099ee:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80099f0:	4b0a      	ldr	r3, [pc, #40]	; (8009a1c <prvInitialiseTaskLists+0x7c>)
 80099f2:	4a05      	ldr	r2, [pc, #20]	; (8009a08 <prvInitialiseTaskLists+0x68>)
 80099f4:	601a      	str	r2, [r3, #0]
}
 80099f6:	bf00      	nop
 80099f8:	3708      	adds	r7, #8
 80099fa:	46bd      	mov	sp, r7
 80099fc:	bd80      	pop	{r7, pc}
 80099fe:	bf00      	nop
 8009a00:	20002cb8 	.word	0x20002cb8
 8009a04:	20003118 	.word	0x20003118
 8009a08:	2000312c 	.word	0x2000312c
 8009a0c:	20003148 	.word	0x20003148
 8009a10:	2000315c 	.word	0x2000315c
 8009a14:	20003174 	.word	0x20003174
 8009a18:	20003140 	.word	0x20003140
 8009a1c:	20003144 	.word	0x20003144

08009a20 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009a20:	b580      	push	{r7, lr}
 8009a22:	b082      	sub	sp, #8
 8009a24:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009a26:	e019      	b.n	8009a5c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009a28:	f000 fed4 	bl	800a7d4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009a2c:	4b10      	ldr	r3, [pc, #64]	; (8009a70 <prvCheckTasksWaitingTermination+0x50>)
 8009a2e:	68db      	ldr	r3, [r3, #12]
 8009a30:	68db      	ldr	r3, [r3, #12]
 8009a32:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	3304      	adds	r3, #4
 8009a38:	4618      	mov	r0, r3
 8009a3a:	f7fe fb09 	bl	8008050 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009a3e:	4b0d      	ldr	r3, [pc, #52]	; (8009a74 <prvCheckTasksWaitingTermination+0x54>)
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	3b01      	subs	r3, #1
 8009a44:	4a0b      	ldr	r2, [pc, #44]	; (8009a74 <prvCheckTasksWaitingTermination+0x54>)
 8009a46:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009a48:	4b0b      	ldr	r3, [pc, #44]	; (8009a78 <prvCheckTasksWaitingTermination+0x58>)
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	3b01      	subs	r3, #1
 8009a4e:	4a0a      	ldr	r2, [pc, #40]	; (8009a78 <prvCheckTasksWaitingTermination+0x58>)
 8009a50:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009a52:	f000 feef 	bl	800a834 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009a56:	6878      	ldr	r0, [r7, #4]
 8009a58:	f000 f810 	bl	8009a7c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009a5c:	4b06      	ldr	r3, [pc, #24]	; (8009a78 <prvCheckTasksWaitingTermination+0x58>)
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d1e1      	bne.n	8009a28 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009a64:	bf00      	nop
 8009a66:	bf00      	nop
 8009a68:	3708      	adds	r7, #8
 8009a6a:	46bd      	mov	sp, r7
 8009a6c:	bd80      	pop	{r7, pc}
 8009a6e:	bf00      	nop
 8009a70:	2000315c 	.word	0x2000315c
 8009a74:	20003188 	.word	0x20003188
 8009a78:	20003170 	.word	0x20003170

08009a7c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009a7c:	b580      	push	{r7, lr}
 8009a7e:	b084      	sub	sp, #16
 8009a80:	af00      	add	r7, sp, #0
 8009a82:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	3358      	adds	r3, #88	; 0x58
 8009a88:	4618      	mov	r0, r3
 8009a8a:	f001 fa9d 	bl	800afc8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	f893 30a9 	ldrb.w	r3, [r3, #169]	; 0xa9
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d108      	bne.n	8009aaa <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a9c:	4618      	mov	r0, r3
 8009a9e:	f001 f887 	bl	800abb0 <vPortFree>
				vPortFree( pxTCB );
 8009aa2:	6878      	ldr	r0, [r7, #4]
 8009aa4:	f001 f884 	bl	800abb0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009aa8:	e018      	b.n	8009adc <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	f893 30a9 	ldrb.w	r3, [r3, #169]	; 0xa9
 8009ab0:	2b01      	cmp	r3, #1
 8009ab2:	d103      	bne.n	8009abc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8009ab4:	6878      	ldr	r0, [r7, #4]
 8009ab6:	f001 f87b 	bl	800abb0 <vPortFree>
	}
 8009aba:	e00f      	b.n	8009adc <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	f893 30a9 	ldrb.w	r3, [r3, #169]	; 0xa9
 8009ac2:	2b02      	cmp	r3, #2
 8009ac4:	d00a      	beq.n	8009adc <prvDeleteTCB+0x60>
	__asm volatile
 8009ac6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009aca:	f383 8811 	msr	BASEPRI, r3
 8009ace:	f3bf 8f6f 	isb	sy
 8009ad2:	f3bf 8f4f 	dsb	sy
 8009ad6:	60fb      	str	r3, [r7, #12]
}
 8009ad8:	bf00      	nop
 8009ada:	e7fe      	b.n	8009ada <prvDeleteTCB+0x5e>
	}
 8009adc:	bf00      	nop
 8009ade:	3710      	adds	r7, #16
 8009ae0:	46bd      	mov	sp, r7
 8009ae2:	bd80      	pop	{r7, pc}

08009ae4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009ae4:	b480      	push	{r7}
 8009ae6:	b083      	sub	sp, #12
 8009ae8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009aea:	4b0c      	ldr	r3, [pc, #48]	; (8009b1c <prvResetNextTaskUnblockTime+0x38>)
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d104      	bne.n	8009afe <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009af4:	4b0a      	ldr	r3, [pc, #40]	; (8009b20 <prvResetNextTaskUnblockTime+0x3c>)
 8009af6:	f04f 32ff 	mov.w	r2, #4294967295
 8009afa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009afc:	e008      	b.n	8009b10 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009afe:	4b07      	ldr	r3, [pc, #28]	; (8009b1c <prvResetNextTaskUnblockTime+0x38>)
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	68db      	ldr	r3, [r3, #12]
 8009b04:	68db      	ldr	r3, [r3, #12]
 8009b06:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	685b      	ldr	r3, [r3, #4]
 8009b0c:	4a04      	ldr	r2, [pc, #16]	; (8009b20 <prvResetNextTaskUnblockTime+0x3c>)
 8009b0e:	6013      	str	r3, [r2, #0]
}
 8009b10:	bf00      	nop
 8009b12:	370c      	adds	r7, #12
 8009b14:	46bd      	mov	sp, r7
 8009b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b1a:	4770      	bx	lr
 8009b1c:	20003140 	.word	0x20003140
 8009b20:	200031a8 	.word	0x200031a8

08009b24 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009b24:	b480      	push	{r7}
 8009b26:	b083      	sub	sp, #12
 8009b28:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009b2a:	4b0b      	ldr	r3, [pc, #44]	; (8009b58 <xTaskGetSchedulerState+0x34>)
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d102      	bne.n	8009b38 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009b32:	2301      	movs	r3, #1
 8009b34:	607b      	str	r3, [r7, #4]
 8009b36:	e008      	b.n	8009b4a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009b38:	4b08      	ldr	r3, [pc, #32]	; (8009b5c <xTaskGetSchedulerState+0x38>)
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d102      	bne.n	8009b46 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009b40:	2302      	movs	r3, #2
 8009b42:	607b      	str	r3, [r7, #4]
 8009b44:	e001      	b.n	8009b4a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009b46:	2300      	movs	r3, #0
 8009b48:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009b4a:	687b      	ldr	r3, [r7, #4]
	}
 8009b4c:	4618      	mov	r0, r3
 8009b4e:	370c      	adds	r7, #12
 8009b50:	46bd      	mov	sp, r7
 8009b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b56:	4770      	bx	lr
 8009b58:	20003194 	.word	0x20003194
 8009b5c:	200031b0 	.word	0x200031b0

08009b60 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8009b60:	b580      	push	{r7, lr}
 8009b62:	b084      	sub	sp, #16
 8009b64:	af00      	add	r7, sp, #0
 8009b66:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8009b6c:	2300      	movs	r3, #0
 8009b6e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d051      	beq.n	8009c1a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8009b76:	68bb      	ldr	r3, [r7, #8]
 8009b78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009b7a:	4b2a      	ldr	r3, [pc, #168]	; (8009c24 <xTaskPriorityInherit+0xc4>)
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b80:	429a      	cmp	r2, r3
 8009b82:	d241      	bcs.n	8009c08 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009b84:	68bb      	ldr	r3, [r7, #8]
 8009b86:	699b      	ldr	r3, [r3, #24]
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	db06      	blt.n	8009b9a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009b8c:	4b25      	ldr	r3, [pc, #148]	; (8009c24 <xTaskPriorityInherit+0xc4>)
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b92:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009b96:	68bb      	ldr	r3, [r7, #8]
 8009b98:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8009b9a:	68bb      	ldr	r3, [r7, #8]
 8009b9c:	6959      	ldr	r1, [r3, #20]
 8009b9e:	68bb      	ldr	r3, [r7, #8]
 8009ba0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ba2:	4613      	mov	r3, r2
 8009ba4:	009b      	lsls	r3, r3, #2
 8009ba6:	4413      	add	r3, r2
 8009ba8:	009b      	lsls	r3, r3, #2
 8009baa:	4a1f      	ldr	r2, [pc, #124]	; (8009c28 <xTaskPriorityInherit+0xc8>)
 8009bac:	4413      	add	r3, r2
 8009bae:	4299      	cmp	r1, r3
 8009bb0:	d122      	bne.n	8009bf8 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009bb2:	68bb      	ldr	r3, [r7, #8]
 8009bb4:	3304      	adds	r3, #4
 8009bb6:	4618      	mov	r0, r3
 8009bb8:	f7fe fa4a 	bl	8008050 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009bbc:	4b19      	ldr	r3, [pc, #100]	; (8009c24 <xTaskPriorityInherit+0xc4>)
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009bc2:	68bb      	ldr	r3, [r7, #8]
 8009bc4:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8009bc6:	68bb      	ldr	r3, [r7, #8]
 8009bc8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009bca:	4b18      	ldr	r3, [pc, #96]	; (8009c2c <xTaskPriorityInherit+0xcc>)
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	429a      	cmp	r2, r3
 8009bd0:	d903      	bls.n	8009bda <xTaskPriorityInherit+0x7a>
 8009bd2:	68bb      	ldr	r3, [r7, #8]
 8009bd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009bd6:	4a15      	ldr	r2, [pc, #84]	; (8009c2c <xTaskPriorityInherit+0xcc>)
 8009bd8:	6013      	str	r3, [r2, #0]
 8009bda:	68bb      	ldr	r3, [r7, #8]
 8009bdc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009bde:	4613      	mov	r3, r2
 8009be0:	009b      	lsls	r3, r3, #2
 8009be2:	4413      	add	r3, r2
 8009be4:	009b      	lsls	r3, r3, #2
 8009be6:	4a10      	ldr	r2, [pc, #64]	; (8009c28 <xTaskPriorityInherit+0xc8>)
 8009be8:	441a      	add	r2, r3
 8009bea:	68bb      	ldr	r3, [r7, #8]
 8009bec:	3304      	adds	r3, #4
 8009bee:	4619      	mov	r1, r3
 8009bf0:	4610      	mov	r0, r2
 8009bf2:	f7fe f9d0 	bl	8007f96 <vListInsertEnd>
 8009bf6:	e004      	b.n	8009c02 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009bf8:	4b0a      	ldr	r3, [pc, #40]	; (8009c24 <xTaskPriorityInherit+0xc4>)
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009bfe:	68bb      	ldr	r3, [r7, #8]
 8009c00:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8009c02:	2301      	movs	r3, #1
 8009c04:	60fb      	str	r3, [r7, #12]
 8009c06:	e008      	b.n	8009c1a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8009c08:	68bb      	ldr	r3, [r7, #8]
 8009c0a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009c0c:	4b05      	ldr	r3, [pc, #20]	; (8009c24 <xTaskPriorityInherit+0xc4>)
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c12:	429a      	cmp	r2, r3
 8009c14:	d201      	bcs.n	8009c1a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8009c16:	2301      	movs	r3, #1
 8009c18:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009c1a:	68fb      	ldr	r3, [r7, #12]
	}
 8009c1c:	4618      	mov	r0, r3
 8009c1e:	3710      	adds	r7, #16
 8009c20:	46bd      	mov	sp, r7
 8009c22:	bd80      	pop	{r7, pc}
 8009c24:	20002cb4 	.word	0x20002cb4
 8009c28:	20002cb8 	.word	0x20002cb8
 8009c2c:	20003190 	.word	0x20003190

08009c30 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009c30:	b580      	push	{r7, lr}
 8009c32:	b086      	sub	sp, #24
 8009c34:	af00      	add	r7, sp, #0
 8009c36:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009c3c:	2300      	movs	r3, #0
 8009c3e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d056      	beq.n	8009cf4 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009c46:	4b2e      	ldr	r3, [pc, #184]	; (8009d00 <xTaskPriorityDisinherit+0xd0>)
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	693a      	ldr	r2, [r7, #16]
 8009c4c:	429a      	cmp	r2, r3
 8009c4e:	d00a      	beq.n	8009c66 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8009c50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c54:	f383 8811 	msr	BASEPRI, r3
 8009c58:	f3bf 8f6f 	isb	sy
 8009c5c:	f3bf 8f4f 	dsb	sy
 8009c60:	60fb      	str	r3, [r7, #12]
}
 8009c62:	bf00      	nop
 8009c64:	e7fe      	b.n	8009c64 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009c66:	693b      	ldr	r3, [r7, #16]
 8009c68:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d10a      	bne.n	8009c84 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8009c6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c72:	f383 8811 	msr	BASEPRI, r3
 8009c76:	f3bf 8f6f 	isb	sy
 8009c7a:	f3bf 8f4f 	dsb	sy
 8009c7e:	60bb      	str	r3, [r7, #8]
}
 8009c80:	bf00      	nop
 8009c82:	e7fe      	b.n	8009c82 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8009c84:	693b      	ldr	r3, [r7, #16]
 8009c86:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009c88:	1e5a      	subs	r2, r3, #1
 8009c8a:	693b      	ldr	r3, [r7, #16]
 8009c8c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009c8e:	693b      	ldr	r3, [r7, #16]
 8009c90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c92:	693b      	ldr	r3, [r7, #16]
 8009c94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009c96:	429a      	cmp	r2, r3
 8009c98:	d02c      	beq.n	8009cf4 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009c9a:	693b      	ldr	r3, [r7, #16]
 8009c9c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d128      	bne.n	8009cf4 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009ca2:	693b      	ldr	r3, [r7, #16]
 8009ca4:	3304      	adds	r3, #4
 8009ca6:	4618      	mov	r0, r3
 8009ca8:	f7fe f9d2 	bl	8008050 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009cac:	693b      	ldr	r3, [r7, #16]
 8009cae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009cb0:	693b      	ldr	r3, [r7, #16]
 8009cb2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009cb4:	693b      	ldr	r3, [r7, #16]
 8009cb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009cb8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009cbc:	693b      	ldr	r3, [r7, #16]
 8009cbe:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009cc0:	693b      	ldr	r3, [r7, #16]
 8009cc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009cc4:	4b0f      	ldr	r3, [pc, #60]	; (8009d04 <xTaskPriorityDisinherit+0xd4>)
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	429a      	cmp	r2, r3
 8009cca:	d903      	bls.n	8009cd4 <xTaskPriorityDisinherit+0xa4>
 8009ccc:	693b      	ldr	r3, [r7, #16]
 8009cce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009cd0:	4a0c      	ldr	r2, [pc, #48]	; (8009d04 <xTaskPriorityDisinherit+0xd4>)
 8009cd2:	6013      	str	r3, [r2, #0]
 8009cd4:	693b      	ldr	r3, [r7, #16]
 8009cd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009cd8:	4613      	mov	r3, r2
 8009cda:	009b      	lsls	r3, r3, #2
 8009cdc:	4413      	add	r3, r2
 8009cde:	009b      	lsls	r3, r3, #2
 8009ce0:	4a09      	ldr	r2, [pc, #36]	; (8009d08 <xTaskPriorityDisinherit+0xd8>)
 8009ce2:	441a      	add	r2, r3
 8009ce4:	693b      	ldr	r3, [r7, #16]
 8009ce6:	3304      	adds	r3, #4
 8009ce8:	4619      	mov	r1, r3
 8009cea:	4610      	mov	r0, r2
 8009cec:	f7fe f953 	bl	8007f96 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009cf0:	2301      	movs	r3, #1
 8009cf2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009cf4:	697b      	ldr	r3, [r7, #20]
	}
 8009cf6:	4618      	mov	r0, r3
 8009cf8:	3718      	adds	r7, #24
 8009cfa:	46bd      	mov	sp, r7
 8009cfc:	bd80      	pop	{r7, pc}
 8009cfe:	bf00      	nop
 8009d00:	20002cb4 	.word	0x20002cb4
 8009d04:	20003190 	.word	0x20003190
 8009d08:	20002cb8 	.word	0x20002cb8

08009d0c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8009d0c:	b580      	push	{r7, lr}
 8009d0e:	b088      	sub	sp, #32
 8009d10:	af00      	add	r7, sp, #0
 8009d12:	6078      	str	r0, [r7, #4]
 8009d14:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8009d1a:	2301      	movs	r3, #1
 8009d1c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d06a      	beq.n	8009dfa <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8009d24:	69bb      	ldr	r3, [r7, #24]
 8009d26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d10a      	bne.n	8009d42 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8009d2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d30:	f383 8811 	msr	BASEPRI, r3
 8009d34:	f3bf 8f6f 	isb	sy
 8009d38:	f3bf 8f4f 	dsb	sy
 8009d3c:	60fb      	str	r3, [r7, #12]
}
 8009d3e:	bf00      	nop
 8009d40:	e7fe      	b.n	8009d40 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8009d42:	69bb      	ldr	r3, [r7, #24]
 8009d44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009d46:	683a      	ldr	r2, [r7, #0]
 8009d48:	429a      	cmp	r2, r3
 8009d4a:	d902      	bls.n	8009d52 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8009d4c:	683b      	ldr	r3, [r7, #0]
 8009d4e:	61fb      	str	r3, [r7, #28]
 8009d50:	e002      	b.n	8009d58 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8009d52:	69bb      	ldr	r3, [r7, #24]
 8009d54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009d56:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8009d58:	69bb      	ldr	r3, [r7, #24]
 8009d5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d5c:	69fa      	ldr	r2, [r7, #28]
 8009d5e:	429a      	cmp	r2, r3
 8009d60:	d04b      	beq.n	8009dfa <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8009d62:	69bb      	ldr	r3, [r7, #24]
 8009d64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009d66:	697a      	ldr	r2, [r7, #20]
 8009d68:	429a      	cmp	r2, r3
 8009d6a:	d146      	bne.n	8009dfa <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8009d6c:	4b25      	ldr	r3, [pc, #148]	; (8009e04 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	69ba      	ldr	r2, [r7, #24]
 8009d72:	429a      	cmp	r2, r3
 8009d74:	d10a      	bne.n	8009d8c <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8009d76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d7a:	f383 8811 	msr	BASEPRI, r3
 8009d7e:	f3bf 8f6f 	isb	sy
 8009d82:	f3bf 8f4f 	dsb	sy
 8009d86:	60bb      	str	r3, [r7, #8]
}
 8009d88:	bf00      	nop
 8009d8a:	e7fe      	b.n	8009d8a <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8009d8c:	69bb      	ldr	r3, [r7, #24]
 8009d8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d90:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8009d92:	69bb      	ldr	r3, [r7, #24]
 8009d94:	69fa      	ldr	r2, [r7, #28]
 8009d96:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009d98:	69bb      	ldr	r3, [r7, #24]
 8009d9a:	699b      	ldr	r3, [r3, #24]
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	db04      	blt.n	8009daa <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009da0:	69fb      	ldr	r3, [r7, #28]
 8009da2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009da6:	69bb      	ldr	r3, [r7, #24]
 8009da8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8009daa:	69bb      	ldr	r3, [r7, #24]
 8009dac:	6959      	ldr	r1, [r3, #20]
 8009dae:	693a      	ldr	r2, [r7, #16]
 8009db0:	4613      	mov	r3, r2
 8009db2:	009b      	lsls	r3, r3, #2
 8009db4:	4413      	add	r3, r2
 8009db6:	009b      	lsls	r3, r3, #2
 8009db8:	4a13      	ldr	r2, [pc, #76]	; (8009e08 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8009dba:	4413      	add	r3, r2
 8009dbc:	4299      	cmp	r1, r3
 8009dbe:	d11c      	bne.n	8009dfa <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009dc0:	69bb      	ldr	r3, [r7, #24]
 8009dc2:	3304      	adds	r3, #4
 8009dc4:	4618      	mov	r0, r3
 8009dc6:	f7fe f943 	bl	8008050 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8009dca:	69bb      	ldr	r3, [r7, #24]
 8009dcc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009dce:	4b0f      	ldr	r3, [pc, #60]	; (8009e0c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	429a      	cmp	r2, r3
 8009dd4:	d903      	bls.n	8009dde <vTaskPriorityDisinheritAfterTimeout+0xd2>
 8009dd6:	69bb      	ldr	r3, [r7, #24]
 8009dd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009dda:	4a0c      	ldr	r2, [pc, #48]	; (8009e0c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009ddc:	6013      	str	r3, [r2, #0]
 8009dde:	69bb      	ldr	r3, [r7, #24]
 8009de0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009de2:	4613      	mov	r3, r2
 8009de4:	009b      	lsls	r3, r3, #2
 8009de6:	4413      	add	r3, r2
 8009de8:	009b      	lsls	r3, r3, #2
 8009dea:	4a07      	ldr	r2, [pc, #28]	; (8009e08 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8009dec:	441a      	add	r2, r3
 8009dee:	69bb      	ldr	r3, [r7, #24]
 8009df0:	3304      	adds	r3, #4
 8009df2:	4619      	mov	r1, r3
 8009df4:	4610      	mov	r0, r2
 8009df6:	f7fe f8ce 	bl	8007f96 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009dfa:	bf00      	nop
 8009dfc:	3720      	adds	r7, #32
 8009dfe:	46bd      	mov	sp, r7
 8009e00:	bd80      	pop	{r7, pc}
 8009e02:	bf00      	nop
 8009e04:	20002cb4 	.word	0x20002cb4
 8009e08:	20002cb8 	.word	0x20002cb8
 8009e0c:	20003190 	.word	0x20003190

08009e10 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8009e10:	b480      	push	{r7}
 8009e12:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8009e14:	4b07      	ldr	r3, [pc, #28]	; (8009e34 <pvTaskIncrementMutexHeldCount+0x24>)
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	d004      	beq.n	8009e26 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8009e1c:	4b05      	ldr	r3, [pc, #20]	; (8009e34 <pvTaskIncrementMutexHeldCount+0x24>)
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8009e22:	3201      	adds	r2, #1
 8009e24:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8009e26:	4b03      	ldr	r3, [pc, #12]	; (8009e34 <pvTaskIncrementMutexHeldCount+0x24>)
 8009e28:	681b      	ldr	r3, [r3, #0]
	}
 8009e2a:	4618      	mov	r0, r3
 8009e2c:	46bd      	mov	sp, r7
 8009e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e32:	4770      	bx	lr
 8009e34:	20002cb4 	.word	0x20002cb4

08009e38 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009e38:	b580      	push	{r7, lr}
 8009e3a:	b084      	sub	sp, #16
 8009e3c:	af00      	add	r7, sp, #0
 8009e3e:	6078      	str	r0, [r7, #4]
 8009e40:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009e42:	4b21      	ldr	r3, [pc, #132]	; (8009ec8 <prvAddCurrentTaskToDelayedList+0x90>)
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009e48:	4b20      	ldr	r3, [pc, #128]	; (8009ecc <prvAddCurrentTaskToDelayedList+0x94>)
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	3304      	adds	r3, #4
 8009e4e:	4618      	mov	r0, r3
 8009e50:	f7fe f8fe 	bl	8008050 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e5a:	d10a      	bne.n	8009e72 <prvAddCurrentTaskToDelayedList+0x3a>
 8009e5c:	683b      	ldr	r3, [r7, #0]
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d007      	beq.n	8009e72 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009e62:	4b1a      	ldr	r3, [pc, #104]	; (8009ecc <prvAddCurrentTaskToDelayedList+0x94>)
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	3304      	adds	r3, #4
 8009e68:	4619      	mov	r1, r3
 8009e6a:	4819      	ldr	r0, [pc, #100]	; (8009ed0 <prvAddCurrentTaskToDelayedList+0x98>)
 8009e6c:	f7fe f893 	bl	8007f96 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009e70:	e026      	b.n	8009ec0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009e72:	68fa      	ldr	r2, [r7, #12]
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	4413      	add	r3, r2
 8009e78:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009e7a:	4b14      	ldr	r3, [pc, #80]	; (8009ecc <prvAddCurrentTaskToDelayedList+0x94>)
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	68ba      	ldr	r2, [r7, #8]
 8009e80:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009e82:	68ba      	ldr	r2, [r7, #8]
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	429a      	cmp	r2, r3
 8009e88:	d209      	bcs.n	8009e9e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009e8a:	4b12      	ldr	r3, [pc, #72]	; (8009ed4 <prvAddCurrentTaskToDelayedList+0x9c>)
 8009e8c:	681a      	ldr	r2, [r3, #0]
 8009e8e:	4b0f      	ldr	r3, [pc, #60]	; (8009ecc <prvAddCurrentTaskToDelayedList+0x94>)
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	3304      	adds	r3, #4
 8009e94:	4619      	mov	r1, r3
 8009e96:	4610      	mov	r0, r2
 8009e98:	f7fe f8a1 	bl	8007fde <vListInsert>
}
 8009e9c:	e010      	b.n	8009ec0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009e9e:	4b0e      	ldr	r3, [pc, #56]	; (8009ed8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8009ea0:	681a      	ldr	r2, [r3, #0]
 8009ea2:	4b0a      	ldr	r3, [pc, #40]	; (8009ecc <prvAddCurrentTaskToDelayedList+0x94>)
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	3304      	adds	r3, #4
 8009ea8:	4619      	mov	r1, r3
 8009eaa:	4610      	mov	r0, r2
 8009eac:	f7fe f897 	bl	8007fde <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009eb0:	4b0a      	ldr	r3, [pc, #40]	; (8009edc <prvAddCurrentTaskToDelayedList+0xa4>)
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	68ba      	ldr	r2, [r7, #8]
 8009eb6:	429a      	cmp	r2, r3
 8009eb8:	d202      	bcs.n	8009ec0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009eba:	4a08      	ldr	r2, [pc, #32]	; (8009edc <prvAddCurrentTaskToDelayedList+0xa4>)
 8009ebc:	68bb      	ldr	r3, [r7, #8]
 8009ebe:	6013      	str	r3, [r2, #0]
}
 8009ec0:	bf00      	nop
 8009ec2:	3710      	adds	r7, #16
 8009ec4:	46bd      	mov	sp, r7
 8009ec6:	bd80      	pop	{r7, pc}
 8009ec8:	2000318c 	.word	0x2000318c
 8009ecc:	20002cb4 	.word	0x20002cb4
 8009ed0:	20003174 	.word	0x20003174
 8009ed4:	20003144 	.word	0x20003144
 8009ed8:	20003140 	.word	0x20003140
 8009edc:	200031a8 	.word	0x200031a8

08009ee0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009ee0:	b580      	push	{r7, lr}
 8009ee2:	b08a      	sub	sp, #40	; 0x28
 8009ee4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009ee6:	2300      	movs	r3, #0
 8009ee8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009eea:	f000 fb07 	bl	800a4fc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009eee:	4b1c      	ldr	r3, [pc, #112]	; (8009f60 <xTimerCreateTimerTask+0x80>)
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	d021      	beq.n	8009f3a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009ef6:	2300      	movs	r3, #0
 8009ef8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009efa:	2300      	movs	r3, #0
 8009efc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009efe:	1d3a      	adds	r2, r7, #4
 8009f00:	f107 0108 	add.w	r1, r7, #8
 8009f04:	f107 030c 	add.w	r3, r7, #12
 8009f08:	4618      	mov	r0, r3
 8009f0a:	f7fd fffd 	bl	8007f08 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009f0e:	6879      	ldr	r1, [r7, #4]
 8009f10:	68bb      	ldr	r3, [r7, #8]
 8009f12:	68fa      	ldr	r2, [r7, #12]
 8009f14:	9202      	str	r2, [sp, #8]
 8009f16:	9301      	str	r3, [sp, #4]
 8009f18:	2302      	movs	r3, #2
 8009f1a:	9300      	str	r3, [sp, #0]
 8009f1c:	2300      	movs	r3, #0
 8009f1e:	460a      	mov	r2, r1
 8009f20:	4910      	ldr	r1, [pc, #64]	; (8009f64 <xTimerCreateTimerTask+0x84>)
 8009f22:	4811      	ldr	r0, [pc, #68]	; (8009f68 <xTimerCreateTimerTask+0x88>)
 8009f24:	f7fe ff94 	bl	8008e50 <xTaskCreateStatic>
 8009f28:	4603      	mov	r3, r0
 8009f2a:	4a10      	ldr	r2, [pc, #64]	; (8009f6c <xTimerCreateTimerTask+0x8c>)
 8009f2c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009f2e:	4b0f      	ldr	r3, [pc, #60]	; (8009f6c <xTimerCreateTimerTask+0x8c>)
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d001      	beq.n	8009f3a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009f36:	2301      	movs	r3, #1
 8009f38:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009f3a:	697b      	ldr	r3, [r7, #20]
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d10a      	bne.n	8009f56 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8009f40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f44:	f383 8811 	msr	BASEPRI, r3
 8009f48:	f3bf 8f6f 	isb	sy
 8009f4c:	f3bf 8f4f 	dsb	sy
 8009f50:	613b      	str	r3, [r7, #16]
}
 8009f52:	bf00      	nop
 8009f54:	e7fe      	b.n	8009f54 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009f56:	697b      	ldr	r3, [r7, #20]
}
 8009f58:	4618      	mov	r0, r3
 8009f5a:	3718      	adds	r7, #24
 8009f5c:	46bd      	mov	sp, r7
 8009f5e:	bd80      	pop	{r7, pc}
 8009f60:	200031ec 	.word	0x200031ec
 8009f64:	0800bb34 	.word	0x0800bb34
 8009f68:	0800a0a5 	.word	0x0800a0a5
 8009f6c:	200031f0 	.word	0x200031f0

08009f70 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009f70:	b580      	push	{r7, lr}
 8009f72:	b08a      	sub	sp, #40	; 0x28
 8009f74:	af00      	add	r7, sp, #0
 8009f76:	60f8      	str	r0, [r7, #12]
 8009f78:	60b9      	str	r1, [r7, #8]
 8009f7a:	607a      	str	r2, [r7, #4]
 8009f7c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009f7e:	2300      	movs	r3, #0
 8009f80:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d10a      	bne.n	8009f9e <xTimerGenericCommand+0x2e>
	__asm volatile
 8009f88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f8c:	f383 8811 	msr	BASEPRI, r3
 8009f90:	f3bf 8f6f 	isb	sy
 8009f94:	f3bf 8f4f 	dsb	sy
 8009f98:	623b      	str	r3, [r7, #32]
}
 8009f9a:	bf00      	nop
 8009f9c:	e7fe      	b.n	8009f9c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009f9e:	4b1a      	ldr	r3, [pc, #104]	; (800a008 <xTimerGenericCommand+0x98>)
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d02a      	beq.n	8009ffc <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009fa6:	68bb      	ldr	r3, [r7, #8]
 8009fa8:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009fae:	68fb      	ldr	r3, [r7, #12]
 8009fb0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009fb2:	68bb      	ldr	r3, [r7, #8]
 8009fb4:	2b05      	cmp	r3, #5
 8009fb6:	dc18      	bgt.n	8009fea <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009fb8:	f7ff fdb4 	bl	8009b24 <xTaskGetSchedulerState>
 8009fbc:	4603      	mov	r3, r0
 8009fbe:	2b02      	cmp	r3, #2
 8009fc0:	d109      	bne.n	8009fd6 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009fc2:	4b11      	ldr	r3, [pc, #68]	; (800a008 <xTimerGenericCommand+0x98>)
 8009fc4:	6818      	ldr	r0, [r3, #0]
 8009fc6:	f107 0110 	add.w	r1, r7, #16
 8009fca:	2300      	movs	r3, #0
 8009fcc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009fce:	f7fe f9a7 	bl	8008320 <xQueueGenericSend>
 8009fd2:	6278      	str	r0, [r7, #36]	; 0x24
 8009fd4:	e012      	b.n	8009ffc <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009fd6:	4b0c      	ldr	r3, [pc, #48]	; (800a008 <xTimerGenericCommand+0x98>)
 8009fd8:	6818      	ldr	r0, [r3, #0]
 8009fda:	f107 0110 	add.w	r1, r7, #16
 8009fde:	2300      	movs	r3, #0
 8009fe0:	2200      	movs	r2, #0
 8009fe2:	f7fe f99d 	bl	8008320 <xQueueGenericSend>
 8009fe6:	6278      	str	r0, [r7, #36]	; 0x24
 8009fe8:	e008      	b.n	8009ffc <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009fea:	4b07      	ldr	r3, [pc, #28]	; (800a008 <xTimerGenericCommand+0x98>)
 8009fec:	6818      	ldr	r0, [r3, #0]
 8009fee:	f107 0110 	add.w	r1, r7, #16
 8009ff2:	2300      	movs	r3, #0
 8009ff4:	683a      	ldr	r2, [r7, #0]
 8009ff6:	f7fe fa91 	bl	800851c <xQueueGenericSendFromISR>
 8009ffa:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009ffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009ffe:	4618      	mov	r0, r3
 800a000:	3728      	adds	r7, #40	; 0x28
 800a002:	46bd      	mov	sp, r7
 800a004:	bd80      	pop	{r7, pc}
 800a006:	bf00      	nop
 800a008:	200031ec 	.word	0x200031ec

0800a00c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a00c:	b580      	push	{r7, lr}
 800a00e:	b088      	sub	sp, #32
 800a010:	af02      	add	r7, sp, #8
 800a012:	6078      	str	r0, [r7, #4]
 800a014:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a016:	4b22      	ldr	r3, [pc, #136]	; (800a0a0 <prvProcessExpiredTimer+0x94>)
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	68db      	ldr	r3, [r3, #12]
 800a01c:	68db      	ldr	r3, [r3, #12]
 800a01e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a020:	697b      	ldr	r3, [r7, #20]
 800a022:	3304      	adds	r3, #4
 800a024:	4618      	mov	r0, r3
 800a026:	f7fe f813 	bl	8008050 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a02a:	697b      	ldr	r3, [r7, #20]
 800a02c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a030:	f003 0304 	and.w	r3, r3, #4
 800a034:	2b00      	cmp	r3, #0
 800a036:	d022      	beq.n	800a07e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a038:	697b      	ldr	r3, [r7, #20]
 800a03a:	699a      	ldr	r2, [r3, #24]
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	18d1      	adds	r1, r2, r3
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	683a      	ldr	r2, [r7, #0]
 800a044:	6978      	ldr	r0, [r7, #20]
 800a046:	f000 f8d1 	bl	800a1ec <prvInsertTimerInActiveList>
 800a04a:	4603      	mov	r3, r0
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d01f      	beq.n	800a090 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a050:	2300      	movs	r3, #0
 800a052:	9300      	str	r3, [sp, #0]
 800a054:	2300      	movs	r3, #0
 800a056:	687a      	ldr	r2, [r7, #4]
 800a058:	2100      	movs	r1, #0
 800a05a:	6978      	ldr	r0, [r7, #20]
 800a05c:	f7ff ff88 	bl	8009f70 <xTimerGenericCommand>
 800a060:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a062:	693b      	ldr	r3, [r7, #16]
 800a064:	2b00      	cmp	r3, #0
 800a066:	d113      	bne.n	800a090 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800a068:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a06c:	f383 8811 	msr	BASEPRI, r3
 800a070:	f3bf 8f6f 	isb	sy
 800a074:	f3bf 8f4f 	dsb	sy
 800a078:	60fb      	str	r3, [r7, #12]
}
 800a07a:	bf00      	nop
 800a07c:	e7fe      	b.n	800a07c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a07e:	697b      	ldr	r3, [r7, #20]
 800a080:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a084:	f023 0301 	bic.w	r3, r3, #1
 800a088:	b2da      	uxtb	r2, r3
 800a08a:	697b      	ldr	r3, [r7, #20]
 800a08c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a090:	697b      	ldr	r3, [r7, #20]
 800a092:	6a1b      	ldr	r3, [r3, #32]
 800a094:	6978      	ldr	r0, [r7, #20]
 800a096:	4798      	blx	r3
}
 800a098:	bf00      	nop
 800a09a:	3718      	adds	r7, #24
 800a09c:	46bd      	mov	sp, r7
 800a09e:	bd80      	pop	{r7, pc}
 800a0a0:	200031e4 	.word	0x200031e4

0800a0a4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a0a4:	b580      	push	{r7, lr}
 800a0a6:	b084      	sub	sp, #16
 800a0a8:	af00      	add	r7, sp, #0
 800a0aa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a0ac:	f107 0308 	add.w	r3, r7, #8
 800a0b0:	4618      	mov	r0, r3
 800a0b2:	f000 f857 	bl	800a164 <prvGetNextExpireTime>
 800a0b6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a0b8:	68bb      	ldr	r3, [r7, #8]
 800a0ba:	4619      	mov	r1, r3
 800a0bc:	68f8      	ldr	r0, [r7, #12]
 800a0be:	f000 f803 	bl	800a0c8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a0c2:	f000 f8d5 	bl	800a270 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a0c6:	e7f1      	b.n	800a0ac <prvTimerTask+0x8>

0800a0c8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a0c8:	b580      	push	{r7, lr}
 800a0ca:	b084      	sub	sp, #16
 800a0cc:	af00      	add	r7, sp, #0
 800a0ce:	6078      	str	r0, [r7, #4]
 800a0d0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a0d2:	f7ff f91f 	bl	8009314 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a0d6:	f107 0308 	add.w	r3, r7, #8
 800a0da:	4618      	mov	r0, r3
 800a0dc:	f000 f866 	bl	800a1ac <prvSampleTimeNow>
 800a0e0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a0e2:	68bb      	ldr	r3, [r7, #8]
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d130      	bne.n	800a14a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a0e8:	683b      	ldr	r3, [r7, #0]
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d10a      	bne.n	800a104 <prvProcessTimerOrBlockTask+0x3c>
 800a0ee:	687a      	ldr	r2, [r7, #4]
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	429a      	cmp	r2, r3
 800a0f4:	d806      	bhi.n	800a104 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a0f6:	f7ff f91b 	bl	8009330 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a0fa:	68f9      	ldr	r1, [r7, #12]
 800a0fc:	6878      	ldr	r0, [r7, #4]
 800a0fe:	f7ff ff85 	bl	800a00c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a102:	e024      	b.n	800a14e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a104:	683b      	ldr	r3, [r7, #0]
 800a106:	2b00      	cmp	r3, #0
 800a108:	d008      	beq.n	800a11c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a10a:	4b13      	ldr	r3, [pc, #76]	; (800a158 <prvProcessTimerOrBlockTask+0x90>)
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	2b00      	cmp	r3, #0
 800a112:	d101      	bne.n	800a118 <prvProcessTimerOrBlockTask+0x50>
 800a114:	2301      	movs	r3, #1
 800a116:	e000      	b.n	800a11a <prvProcessTimerOrBlockTask+0x52>
 800a118:	2300      	movs	r3, #0
 800a11a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a11c:	4b0f      	ldr	r3, [pc, #60]	; (800a15c <prvProcessTimerOrBlockTask+0x94>)
 800a11e:	6818      	ldr	r0, [r3, #0]
 800a120:	687a      	ldr	r2, [r7, #4]
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	1ad3      	subs	r3, r2, r3
 800a126:	683a      	ldr	r2, [r7, #0]
 800a128:	4619      	mov	r1, r3
 800a12a:	f7fe fe5d 	bl	8008de8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a12e:	f7ff f8ff 	bl	8009330 <xTaskResumeAll>
 800a132:	4603      	mov	r3, r0
 800a134:	2b00      	cmp	r3, #0
 800a136:	d10a      	bne.n	800a14e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800a138:	4b09      	ldr	r3, [pc, #36]	; (800a160 <prvProcessTimerOrBlockTask+0x98>)
 800a13a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a13e:	601a      	str	r2, [r3, #0]
 800a140:	f3bf 8f4f 	dsb	sy
 800a144:	f3bf 8f6f 	isb	sy
}
 800a148:	e001      	b.n	800a14e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800a14a:	f7ff f8f1 	bl	8009330 <xTaskResumeAll>
}
 800a14e:	bf00      	nop
 800a150:	3710      	adds	r7, #16
 800a152:	46bd      	mov	sp, r7
 800a154:	bd80      	pop	{r7, pc}
 800a156:	bf00      	nop
 800a158:	200031e8 	.word	0x200031e8
 800a15c:	200031ec 	.word	0x200031ec
 800a160:	e000ed04 	.word	0xe000ed04

0800a164 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a164:	b480      	push	{r7}
 800a166:	b085      	sub	sp, #20
 800a168:	af00      	add	r7, sp, #0
 800a16a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a16c:	4b0e      	ldr	r3, [pc, #56]	; (800a1a8 <prvGetNextExpireTime+0x44>)
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	2b00      	cmp	r3, #0
 800a174:	d101      	bne.n	800a17a <prvGetNextExpireTime+0x16>
 800a176:	2201      	movs	r2, #1
 800a178:	e000      	b.n	800a17c <prvGetNextExpireTime+0x18>
 800a17a:	2200      	movs	r2, #0
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	2b00      	cmp	r3, #0
 800a186:	d105      	bne.n	800a194 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a188:	4b07      	ldr	r3, [pc, #28]	; (800a1a8 <prvGetNextExpireTime+0x44>)
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	68db      	ldr	r3, [r3, #12]
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	60fb      	str	r3, [r7, #12]
 800a192:	e001      	b.n	800a198 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a194:	2300      	movs	r3, #0
 800a196:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a198:	68fb      	ldr	r3, [r7, #12]
}
 800a19a:	4618      	mov	r0, r3
 800a19c:	3714      	adds	r7, #20
 800a19e:	46bd      	mov	sp, r7
 800a1a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1a4:	4770      	bx	lr
 800a1a6:	bf00      	nop
 800a1a8:	200031e4 	.word	0x200031e4

0800a1ac <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a1ac:	b580      	push	{r7, lr}
 800a1ae:	b084      	sub	sp, #16
 800a1b0:	af00      	add	r7, sp, #0
 800a1b2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a1b4:	f7ff f95a 	bl	800946c <xTaskGetTickCount>
 800a1b8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a1ba:	4b0b      	ldr	r3, [pc, #44]	; (800a1e8 <prvSampleTimeNow+0x3c>)
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	68fa      	ldr	r2, [r7, #12]
 800a1c0:	429a      	cmp	r2, r3
 800a1c2:	d205      	bcs.n	800a1d0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a1c4:	f000 f936 	bl	800a434 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	2201      	movs	r2, #1
 800a1cc:	601a      	str	r2, [r3, #0]
 800a1ce:	e002      	b.n	800a1d6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	2200      	movs	r2, #0
 800a1d4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a1d6:	4a04      	ldr	r2, [pc, #16]	; (800a1e8 <prvSampleTimeNow+0x3c>)
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a1dc:	68fb      	ldr	r3, [r7, #12]
}
 800a1de:	4618      	mov	r0, r3
 800a1e0:	3710      	adds	r7, #16
 800a1e2:	46bd      	mov	sp, r7
 800a1e4:	bd80      	pop	{r7, pc}
 800a1e6:	bf00      	nop
 800a1e8:	200031f4 	.word	0x200031f4

0800a1ec <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a1ec:	b580      	push	{r7, lr}
 800a1ee:	b086      	sub	sp, #24
 800a1f0:	af00      	add	r7, sp, #0
 800a1f2:	60f8      	str	r0, [r7, #12]
 800a1f4:	60b9      	str	r1, [r7, #8]
 800a1f6:	607a      	str	r2, [r7, #4]
 800a1f8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a1fa:	2300      	movs	r3, #0
 800a1fc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	68ba      	ldr	r2, [r7, #8]
 800a202:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	68fa      	ldr	r2, [r7, #12]
 800a208:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a20a:	68ba      	ldr	r2, [r7, #8]
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	429a      	cmp	r2, r3
 800a210:	d812      	bhi.n	800a238 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a212:	687a      	ldr	r2, [r7, #4]
 800a214:	683b      	ldr	r3, [r7, #0]
 800a216:	1ad2      	subs	r2, r2, r3
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	699b      	ldr	r3, [r3, #24]
 800a21c:	429a      	cmp	r2, r3
 800a21e:	d302      	bcc.n	800a226 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a220:	2301      	movs	r3, #1
 800a222:	617b      	str	r3, [r7, #20]
 800a224:	e01b      	b.n	800a25e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a226:	4b10      	ldr	r3, [pc, #64]	; (800a268 <prvInsertTimerInActiveList+0x7c>)
 800a228:	681a      	ldr	r2, [r3, #0]
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	3304      	adds	r3, #4
 800a22e:	4619      	mov	r1, r3
 800a230:	4610      	mov	r0, r2
 800a232:	f7fd fed4 	bl	8007fde <vListInsert>
 800a236:	e012      	b.n	800a25e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a238:	687a      	ldr	r2, [r7, #4]
 800a23a:	683b      	ldr	r3, [r7, #0]
 800a23c:	429a      	cmp	r2, r3
 800a23e:	d206      	bcs.n	800a24e <prvInsertTimerInActiveList+0x62>
 800a240:	68ba      	ldr	r2, [r7, #8]
 800a242:	683b      	ldr	r3, [r7, #0]
 800a244:	429a      	cmp	r2, r3
 800a246:	d302      	bcc.n	800a24e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a248:	2301      	movs	r3, #1
 800a24a:	617b      	str	r3, [r7, #20]
 800a24c:	e007      	b.n	800a25e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a24e:	4b07      	ldr	r3, [pc, #28]	; (800a26c <prvInsertTimerInActiveList+0x80>)
 800a250:	681a      	ldr	r2, [r3, #0]
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	3304      	adds	r3, #4
 800a256:	4619      	mov	r1, r3
 800a258:	4610      	mov	r0, r2
 800a25a:	f7fd fec0 	bl	8007fde <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a25e:	697b      	ldr	r3, [r7, #20]
}
 800a260:	4618      	mov	r0, r3
 800a262:	3718      	adds	r7, #24
 800a264:	46bd      	mov	sp, r7
 800a266:	bd80      	pop	{r7, pc}
 800a268:	200031e8 	.word	0x200031e8
 800a26c:	200031e4 	.word	0x200031e4

0800a270 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a270:	b580      	push	{r7, lr}
 800a272:	b08e      	sub	sp, #56	; 0x38
 800a274:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a276:	e0ca      	b.n	800a40e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	da18      	bge.n	800a2b0 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a27e:	1d3b      	adds	r3, r7, #4
 800a280:	3304      	adds	r3, #4
 800a282:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a284:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a286:	2b00      	cmp	r3, #0
 800a288:	d10a      	bne.n	800a2a0 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800a28a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a28e:	f383 8811 	msr	BASEPRI, r3
 800a292:	f3bf 8f6f 	isb	sy
 800a296:	f3bf 8f4f 	dsb	sy
 800a29a:	61fb      	str	r3, [r7, #28]
}
 800a29c:	bf00      	nop
 800a29e:	e7fe      	b.n	800a29e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a2a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a2a6:	6850      	ldr	r0, [r2, #4]
 800a2a8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a2aa:	6892      	ldr	r2, [r2, #8]
 800a2ac:	4611      	mov	r1, r2
 800a2ae:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	f2c0 80ab 	blt.w	800a40e <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a2bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2be:	695b      	ldr	r3, [r3, #20]
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d004      	beq.n	800a2ce <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a2c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2c6:	3304      	adds	r3, #4
 800a2c8:	4618      	mov	r0, r3
 800a2ca:	f7fd fec1 	bl	8008050 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a2ce:	463b      	mov	r3, r7
 800a2d0:	4618      	mov	r0, r3
 800a2d2:	f7ff ff6b 	bl	800a1ac <prvSampleTimeNow>
 800a2d6:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	2b09      	cmp	r3, #9
 800a2dc:	f200 8096 	bhi.w	800a40c <prvProcessReceivedCommands+0x19c>
 800a2e0:	a201      	add	r2, pc, #4	; (adr r2, 800a2e8 <prvProcessReceivedCommands+0x78>)
 800a2e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2e6:	bf00      	nop
 800a2e8:	0800a311 	.word	0x0800a311
 800a2ec:	0800a311 	.word	0x0800a311
 800a2f0:	0800a311 	.word	0x0800a311
 800a2f4:	0800a385 	.word	0x0800a385
 800a2f8:	0800a399 	.word	0x0800a399
 800a2fc:	0800a3e3 	.word	0x0800a3e3
 800a300:	0800a311 	.word	0x0800a311
 800a304:	0800a311 	.word	0x0800a311
 800a308:	0800a385 	.word	0x0800a385
 800a30c:	0800a399 	.word	0x0800a399
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a310:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a312:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a316:	f043 0301 	orr.w	r3, r3, #1
 800a31a:	b2da      	uxtb	r2, r3
 800a31c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a31e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a322:	68ba      	ldr	r2, [r7, #8]
 800a324:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a326:	699b      	ldr	r3, [r3, #24]
 800a328:	18d1      	adds	r1, r2, r3
 800a32a:	68bb      	ldr	r3, [r7, #8]
 800a32c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a32e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a330:	f7ff ff5c 	bl	800a1ec <prvInsertTimerInActiveList>
 800a334:	4603      	mov	r3, r0
 800a336:	2b00      	cmp	r3, #0
 800a338:	d069      	beq.n	800a40e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a33a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a33c:	6a1b      	ldr	r3, [r3, #32]
 800a33e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a340:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a342:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a344:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a348:	f003 0304 	and.w	r3, r3, #4
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	d05e      	beq.n	800a40e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a350:	68ba      	ldr	r2, [r7, #8]
 800a352:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a354:	699b      	ldr	r3, [r3, #24]
 800a356:	441a      	add	r2, r3
 800a358:	2300      	movs	r3, #0
 800a35a:	9300      	str	r3, [sp, #0]
 800a35c:	2300      	movs	r3, #0
 800a35e:	2100      	movs	r1, #0
 800a360:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a362:	f7ff fe05 	bl	8009f70 <xTimerGenericCommand>
 800a366:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a368:	6a3b      	ldr	r3, [r7, #32]
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d14f      	bne.n	800a40e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800a36e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a372:	f383 8811 	msr	BASEPRI, r3
 800a376:	f3bf 8f6f 	isb	sy
 800a37a:	f3bf 8f4f 	dsb	sy
 800a37e:	61bb      	str	r3, [r7, #24]
}
 800a380:	bf00      	nop
 800a382:	e7fe      	b.n	800a382 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a384:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a386:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a38a:	f023 0301 	bic.w	r3, r3, #1
 800a38e:	b2da      	uxtb	r2, r3
 800a390:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a392:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800a396:	e03a      	b.n	800a40e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a398:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a39a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a39e:	f043 0301 	orr.w	r3, r3, #1
 800a3a2:	b2da      	uxtb	r2, r3
 800a3a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3a6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a3aa:	68ba      	ldr	r2, [r7, #8]
 800a3ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3ae:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a3b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3b2:	699b      	ldr	r3, [r3, #24]
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d10a      	bne.n	800a3ce <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800a3b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3bc:	f383 8811 	msr	BASEPRI, r3
 800a3c0:	f3bf 8f6f 	isb	sy
 800a3c4:	f3bf 8f4f 	dsb	sy
 800a3c8:	617b      	str	r3, [r7, #20]
}
 800a3ca:	bf00      	nop
 800a3cc:	e7fe      	b.n	800a3cc <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a3ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3d0:	699a      	ldr	r2, [r3, #24]
 800a3d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3d4:	18d1      	adds	r1, r2, r3
 800a3d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a3da:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a3dc:	f7ff ff06 	bl	800a1ec <prvInsertTimerInActiveList>
					break;
 800a3e0:	e015      	b.n	800a40e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a3e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3e4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a3e8:	f003 0302 	and.w	r3, r3, #2
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	d103      	bne.n	800a3f8 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800a3f0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a3f2:	f000 fbdd 	bl	800abb0 <vPortFree>
 800a3f6:	e00a      	b.n	800a40e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a3f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3fa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a3fe:	f023 0301 	bic.w	r3, r3, #1
 800a402:	b2da      	uxtb	r2, r3
 800a404:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a406:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a40a:	e000      	b.n	800a40e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 800a40c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a40e:	4b08      	ldr	r3, [pc, #32]	; (800a430 <prvProcessReceivedCommands+0x1c0>)
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	1d39      	adds	r1, r7, #4
 800a414:	2200      	movs	r2, #0
 800a416:	4618      	mov	r0, r3
 800a418:	f7fe f9a8 	bl	800876c <xQueueReceive>
 800a41c:	4603      	mov	r3, r0
 800a41e:	2b00      	cmp	r3, #0
 800a420:	f47f af2a 	bne.w	800a278 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800a424:	bf00      	nop
 800a426:	bf00      	nop
 800a428:	3730      	adds	r7, #48	; 0x30
 800a42a:	46bd      	mov	sp, r7
 800a42c:	bd80      	pop	{r7, pc}
 800a42e:	bf00      	nop
 800a430:	200031ec 	.word	0x200031ec

0800a434 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a434:	b580      	push	{r7, lr}
 800a436:	b088      	sub	sp, #32
 800a438:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a43a:	e048      	b.n	800a4ce <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a43c:	4b2d      	ldr	r3, [pc, #180]	; (800a4f4 <prvSwitchTimerLists+0xc0>)
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	68db      	ldr	r3, [r3, #12]
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a446:	4b2b      	ldr	r3, [pc, #172]	; (800a4f4 <prvSwitchTimerLists+0xc0>)
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	68db      	ldr	r3, [r3, #12]
 800a44c:	68db      	ldr	r3, [r3, #12]
 800a44e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	3304      	adds	r3, #4
 800a454:	4618      	mov	r0, r3
 800a456:	f7fd fdfb 	bl	8008050 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	6a1b      	ldr	r3, [r3, #32]
 800a45e:	68f8      	ldr	r0, [r7, #12]
 800a460:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a468:	f003 0304 	and.w	r3, r3, #4
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d02e      	beq.n	800a4ce <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a470:	68fb      	ldr	r3, [r7, #12]
 800a472:	699b      	ldr	r3, [r3, #24]
 800a474:	693a      	ldr	r2, [r7, #16]
 800a476:	4413      	add	r3, r2
 800a478:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a47a:	68ba      	ldr	r2, [r7, #8]
 800a47c:	693b      	ldr	r3, [r7, #16]
 800a47e:	429a      	cmp	r2, r3
 800a480:	d90e      	bls.n	800a4a0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	68ba      	ldr	r2, [r7, #8]
 800a486:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	68fa      	ldr	r2, [r7, #12]
 800a48c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a48e:	4b19      	ldr	r3, [pc, #100]	; (800a4f4 <prvSwitchTimerLists+0xc0>)
 800a490:	681a      	ldr	r2, [r3, #0]
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	3304      	adds	r3, #4
 800a496:	4619      	mov	r1, r3
 800a498:	4610      	mov	r0, r2
 800a49a:	f7fd fda0 	bl	8007fde <vListInsert>
 800a49e:	e016      	b.n	800a4ce <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a4a0:	2300      	movs	r3, #0
 800a4a2:	9300      	str	r3, [sp, #0]
 800a4a4:	2300      	movs	r3, #0
 800a4a6:	693a      	ldr	r2, [r7, #16]
 800a4a8:	2100      	movs	r1, #0
 800a4aa:	68f8      	ldr	r0, [r7, #12]
 800a4ac:	f7ff fd60 	bl	8009f70 <xTimerGenericCommand>
 800a4b0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	d10a      	bne.n	800a4ce <prvSwitchTimerLists+0x9a>
	__asm volatile
 800a4b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4bc:	f383 8811 	msr	BASEPRI, r3
 800a4c0:	f3bf 8f6f 	isb	sy
 800a4c4:	f3bf 8f4f 	dsb	sy
 800a4c8:	603b      	str	r3, [r7, #0]
}
 800a4ca:	bf00      	nop
 800a4cc:	e7fe      	b.n	800a4cc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a4ce:	4b09      	ldr	r3, [pc, #36]	; (800a4f4 <prvSwitchTimerLists+0xc0>)
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d1b1      	bne.n	800a43c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a4d8:	4b06      	ldr	r3, [pc, #24]	; (800a4f4 <prvSwitchTimerLists+0xc0>)
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a4de:	4b06      	ldr	r3, [pc, #24]	; (800a4f8 <prvSwitchTimerLists+0xc4>)
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	4a04      	ldr	r2, [pc, #16]	; (800a4f4 <prvSwitchTimerLists+0xc0>)
 800a4e4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a4e6:	4a04      	ldr	r2, [pc, #16]	; (800a4f8 <prvSwitchTimerLists+0xc4>)
 800a4e8:	697b      	ldr	r3, [r7, #20]
 800a4ea:	6013      	str	r3, [r2, #0]
}
 800a4ec:	bf00      	nop
 800a4ee:	3718      	adds	r7, #24
 800a4f0:	46bd      	mov	sp, r7
 800a4f2:	bd80      	pop	{r7, pc}
 800a4f4:	200031e4 	.word	0x200031e4
 800a4f8:	200031e8 	.word	0x200031e8

0800a4fc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a4fc:	b580      	push	{r7, lr}
 800a4fe:	b082      	sub	sp, #8
 800a500:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a502:	f000 f967 	bl	800a7d4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a506:	4b15      	ldr	r3, [pc, #84]	; (800a55c <prvCheckForValidListAndQueue+0x60>)
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d120      	bne.n	800a550 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a50e:	4814      	ldr	r0, [pc, #80]	; (800a560 <prvCheckForValidListAndQueue+0x64>)
 800a510:	f7fd fd14 	bl	8007f3c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a514:	4813      	ldr	r0, [pc, #76]	; (800a564 <prvCheckForValidListAndQueue+0x68>)
 800a516:	f7fd fd11 	bl	8007f3c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a51a:	4b13      	ldr	r3, [pc, #76]	; (800a568 <prvCheckForValidListAndQueue+0x6c>)
 800a51c:	4a10      	ldr	r2, [pc, #64]	; (800a560 <prvCheckForValidListAndQueue+0x64>)
 800a51e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a520:	4b12      	ldr	r3, [pc, #72]	; (800a56c <prvCheckForValidListAndQueue+0x70>)
 800a522:	4a10      	ldr	r2, [pc, #64]	; (800a564 <prvCheckForValidListAndQueue+0x68>)
 800a524:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a526:	2300      	movs	r3, #0
 800a528:	9300      	str	r3, [sp, #0]
 800a52a:	4b11      	ldr	r3, [pc, #68]	; (800a570 <prvCheckForValidListAndQueue+0x74>)
 800a52c:	4a11      	ldr	r2, [pc, #68]	; (800a574 <prvCheckForValidListAndQueue+0x78>)
 800a52e:	2110      	movs	r1, #16
 800a530:	200a      	movs	r0, #10
 800a532:	f7fd fe1f 	bl	8008174 <xQueueGenericCreateStatic>
 800a536:	4603      	mov	r3, r0
 800a538:	4a08      	ldr	r2, [pc, #32]	; (800a55c <prvCheckForValidListAndQueue+0x60>)
 800a53a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a53c:	4b07      	ldr	r3, [pc, #28]	; (800a55c <prvCheckForValidListAndQueue+0x60>)
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	2b00      	cmp	r3, #0
 800a542:	d005      	beq.n	800a550 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a544:	4b05      	ldr	r3, [pc, #20]	; (800a55c <prvCheckForValidListAndQueue+0x60>)
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	490b      	ldr	r1, [pc, #44]	; (800a578 <prvCheckForValidListAndQueue+0x7c>)
 800a54a:	4618      	mov	r0, r3
 800a54c:	f7fe fc22 	bl	8008d94 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a550:	f000 f970 	bl	800a834 <vPortExitCritical>
}
 800a554:	bf00      	nop
 800a556:	46bd      	mov	sp, r7
 800a558:	bd80      	pop	{r7, pc}
 800a55a:	bf00      	nop
 800a55c:	200031ec 	.word	0x200031ec
 800a560:	200031bc 	.word	0x200031bc
 800a564:	200031d0 	.word	0x200031d0
 800a568:	200031e4 	.word	0x200031e4
 800a56c:	200031e8 	.word	0x200031e8
 800a570:	20003298 	.word	0x20003298
 800a574:	200031f8 	.word	0x200031f8
 800a578:	0800bb3c 	.word	0x0800bb3c

0800a57c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a57c:	b480      	push	{r7}
 800a57e:	b085      	sub	sp, #20
 800a580:	af00      	add	r7, sp, #0
 800a582:	60f8      	str	r0, [r7, #12]
 800a584:	60b9      	str	r1, [r7, #8]
 800a586:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a588:	68fb      	ldr	r3, [r7, #12]
 800a58a:	3b04      	subs	r3, #4
 800a58c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a58e:	68fb      	ldr	r3, [r7, #12]
 800a590:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800a594:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a596:	68fb      	ldr	r3, [r7, #12]
 800a598:	3b04      	subs	r3, #4
 800a59a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a59c:	68bb      	ldr	r3, [r7, #8]
 800a59e:	f023 0201 	bic.w	r2, r3, #1
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	3b04      	subs	r3, #4
 800a5aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a5ac:	4a0c      	ldr	r2, [pc, #48]	; (800a5e0 <pxPortInitialiseStack+0x64>)
 800a5ae:	68fb      	ldr	r3, [r7, #12]
 800a5b0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	3b14      	subs	r3, #20
 800a5b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a5b8:	687a      	ldr	r2, [r7, #4]
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	3b04      	subs	r3, #4
 800a5c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	f06f 0202 	mvn.w	r2, #2
 800a5ca:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	3b20      	subs	r3, #32
 800a5d0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a5d2:	68fb      	ldr	r3, [r7, #12]
}
 800a5d4:	4618      	mov	r0, r3
 800a5d6:	3714      	adds	r7, #20
 800a5d8:	46bd      	mov	sp, r7
 800a5da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5de:	4770      	bx	lr
 800a5e0:	0800a5e5 	.word	0x0800a5e5

0800a5e4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a5e4:	b480      	push	{r7}
 800a5e6:	b085      	sub	sp, #20
 800a5e8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a5ea:	2300      	movs	r3, #0
 800a5ec:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a5ee:	4b12      	ldr	r3, [pc, #72]	; (800a638 <prvTaskExitError+0x54>)
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a5f6:	d00a      	beq.n	800a60e <prvTaskExitError+0x2a>
	__asm volatile
 800a5f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5fc:	f383 8811 	msr	BASEPRI, r3
 800a600:	f3bf 8f6f 	isb	sy
 800a604:	f3bf 8f4f 	dsb	sy
 800a608:	60fb      	str	r3, [r7, #12]
}
 800a60a:	bf00      	nop
 800a60c:	e7fe      	b.n	800a60c <prvTaskExitError+0x28>
	__asm volatile
 800a60e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a612:	f383 8811 	msr	BASEPRI, r3
 800a616:	f3bf 8f6f 	isb	sy
 800a61a:	f3bf 8f4f 	dsb	sy
 800a61e:	60bb      	str	r3, [r7, #8]
}
 800a620:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a622:	bf00      	nop
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	2b00      	cmp	r3, #0
 800a628:	d0fc      	beq.n	800a624 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a62a:	bf00      	nop
 800a62c:	bf00      	nop
 800a62e:	3714      	adds	r7, #20
 800a630:	46bd      	mov	sp, r7
 800a632:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a636:	4770      	bx	lr
 800a638:	20000348 	.word	0x20000348
 800a63c:	00000000 	.word	0x00000000

0800a640 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a640:	4b07      	ldr	r3, [pc, #28]	; (800a660 <pxCurrentTCBConst2>)
 800a642:	6819      	ldr	r1, [r3, #0]
 800a644:	6808      	ldr	r0, [r1, #0]
 800a646:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a64a:	f380 8809 	msr	PSP, r0
 800a64e:	f3bf 8f6f 	isb	sy
 800a652:	f04f 0000 	mov.w	r0, #0
 800a656:	f380 8811 	msr	BASEPRI, r0
 800a65a:	4770      	bx	lr
 800a65c:	f3af 8000 	nop.w

0800a660 <pxCurrentTCBConst2>:
 800a660:	20002cb4 	.word	0x20002cb4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a664:	bf00      	nop
 800a666:	bf00      	nop

0800a668 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a668:	4808      	ldr	r0, [pc, #32]	; (800a68c <prvPortStartFirstTask+0x24>)
 800a66a:	6800      	ldr	r0, [r0, #0]
 800a66c:	6800      	ldr	r0, [r0, #0]
 800a66e:	f380 8808 	msr	MSP, r0
 800a672:	f04f 0000 	mov.w	r0, #0
 800a676:	f380 8814 	msr	CONTROL, r0
 800a67a:	b662      	cpsie	i
 800a67c:	b661      	cpsie	f
 800a67e:	f3bf 8f4f 	dsb	sy
 800a682:	f3bf 8f6f 	isb	sy
 800a686:	df00      	svc	0
 800a688:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a68a:	bf00      	nop
 800a68c:	e000ed08 	.word	0xe000ed08

0800a690 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a690:	b580      	push	{r7, lr}
 800a692:	b086      	sub	sp, #24
 800a694:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a696:	4b46      	ldr	r3, [pc, #280]	; (800a7b0 <xPortStartScheduler+0x120>)
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	4a46      	ldr	r2, [pc, #280]	; (800a7b4 <xPortStartScheduler+0x124>)
 800a69c:	4293      	cmp	r3, r2
 800a69e:	d10a      	bne.n	800a6b6 <xPortStartScheduler+0x26>
	__asm volatile
 800a6a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6a4:	f383 8811 	msr	BASEPRI, r3
 800a6a8:	f3bf 8f6f 	isb	sy
 800a6ac:	f3bf 8f4f 	dsb	sy
 800a6b0:	613b      	str	r3, [r7, #16]
}
 800a6b2:	bf00      	nop
 800a6b4:	e7fe      	b.n	800a6b4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a6b6:	4b3e      	ldr	r3, [pc, #248]	; (800a7b0 <xPortStartScheduler+0x120>)
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	4a3f      	ldr	r2, [pc, #252]	; (800a7b8 <xPortStartScheduler+0x128>)
 800a6bc:	4293      	cmp	r3, r2
 800a6be:	d10a      	bne.n	800a6d6 <xPortStartScheduler+0x46>
	__asm volatile
 800a6c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6c4:	f383 8811 	msr	BASEPRI, r3
 800a6c8:	f3bf 8f6f 	isb	sy
 800a6cc:	f3bf 8f4f 	dsb	sy
 800a6d0:	60fb      	str	r3, [r7, #12]
}
 800a6d2:	bf00      	nop
 800a6d4:	e7fe      	b.n	800a6d4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a6d6:	4b39      	ldr	r3, [pc, #228]	; (800a7bc <xPortStartScheduler+0x12c>)
 800a6d8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a6da:	697b      	ldr	r3, [r7, #20]
 800a6dc:	781b      	ldrb	r3, [r3, #0]
 800a6de:	b2db      	uxtb	r3, r3
 800a6e0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a6e2:	697b      	ldr	r3, [r7, #20]
 800a6e4:	22ff      	movs	r2, #255	; 0xff
 800a6e6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a6e8:	697b      	ldr	r3, [r7, #20]
 800a6ea:	781b      	ldrb	r3, [r3, #0]
 800a6ec:	b2db      	uxtb	r3, r3
 800a6ee:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a6f0:	78fb      	ldrb	r3, [r7, #3]
 800a6f2:	b2db      	uxtb	r3, r3
 800a6f4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a6f8:	b2da      	uxtb	r2, r3
 800a6fa:	4b31      	ldr	r3, [pc, #196]	; (800a7c0 <xPortStartScheduler+0x130>)
 800a6fc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a6fe:	4b31      	ldr	r3, [pc, #196]	; (800a7c4 <xPortStartScheduler+0x134>)
 800a700:	2207      	movs	r2, #7
 800a702:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a704:	e009      	b.n	800a71a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800a706:	4b2f      	ldr	r3, [pc, #188]	; (800a7c4 <xPortStartScheduler+0x134>)
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	3b01      	subs	r3, #1
 800a70c:	4a2d      	ldr	r2, [pc, #180]	; (800a7c4 <xPortStartScheduler+0x134>)
 800a70e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a710:	78fb      	ldrb	r3, [r7, #3]
 800a712:	b2db      	uxtb	r3, r3
 800a714:	005b      	lsls	r3, r3, #1
 800a716:	b2db      	uxtb	r3, r3
 800a718:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a71a:	78fb      	ldrb	r3, [r7, #3]
 800a71c:	b2db      	uxtb	r3, r3
 800a71e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a722:	2b80      	cmp	r3, #128	; 0x80
 800a724:	d0ef      	beq.n	800a706 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a726:	4b27      	ldr	r3, [pc, #156]	; (800a7c4 <xPortStartScheduler+0x134>)
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	f1c3 0307 	rsb	r3, r3, #7
 800a72e:	2b04      	cmp	r3, #4
 800a730:	d00a      	beq.n	800a748 <xPortStartScheduler+0xb8>
	__asm volatile
 800a732:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a736:	f383 8811 	msr	BASEPRI, r3
 800a73a:	f3bf 8f6f 	isb	sy
 800a73e:	f3bf 8f4f 	dsb	sy
 800a742:	60bb      	str	r3, [r7, #8]
}
 800a744:	bf00      	nop
 800a746:	e7fe      	b.n	800a746 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a748:	4b1e      	ldr	r3, [pc, #120]	; (800a7c4 <xPortStartScheduler+0x134>)
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	021b      	lsls	r3, r3, #8
 800a74e:	4a1d      	ldr	r2, [pc, #116]	; (800a7c4 <xPortStartScheduler+0x134>)
 800a750:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a752:	4b1c      	ldr	r3, [pc, #112]	; (800a7c4 <xPortStartScheduler+0x134>)
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a75a:	4a1a      	ldr	r2, [pc, #104]	; (800a7c4 <xPortStartScheduler+0x134>)
 800a75c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	b2da      	uxtb	r2, r3
 800a762:	697b      	ldr	r3, [r7, #20]
 800a764:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a766:	4b18      	ldr	r3, [pc, #96]	; (800a7c8 <xPortStartScheduler+0x138>)
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	4a17      	ldr	r2, [pc, #92]	; (800a7c8 <xPortStartScheduler+0x138>)
 800a76c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a770:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a772:	4b15      	ldr	r3, [pc, #84]	; (800a7c8 <xPortStartScheduler+0x138>)
 800a774:	681b      	ldr	r3, [r3, #0]
 800a776:	4a14      	ldr	r2, [pc, #80]	; (800a7c8 <xPortStartScheduler+0x138>)
 800a778:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800a77c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a77e:	f000 f8dd 	bl	800a93c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a782:	4b12      	ldr	r3, [pc, #72]	; (800a7cc <xPortStartScheduler+0x13c>)
 800a784:	2200      	movs	r2, #0
 800a786:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a788:	f000 f8fc 	bl	800a984 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a78c:	4b10      	ldr	r3, [pc, #64]	; (800a7d0 <xPortStartScheduler+0x140>)
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	4a0f      	ldr	r2, [pc, #60]	; (800a7d0 <xPortStartScheduler+0x140>)
 800a792:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800a796:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a798:	f7ff ff66 	bl	800a668 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a79c:	f7fe ff30 	bl	8009600 <vTaskSwitchContext>
	prvTaskExitError();
 800a7a0:	f7ff ff20 	bl	800a5e4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a7a4:	2300      	movs	r3, #0
}
 800a7a6:	4618      	mov	r0, r3
 800a7a8:	3718      	adds	r7, #24
 800a7aa:	46bd      	mov	sp, r7
 800a7ac:	bd80      	pop	{r7, pc}
 800a7ae:	bf00      	nop
 800a7b0:	e000ed00 	.word	0xe000ed00
 800a7b4:	410fc271 	.word	0x410fc271
 800a7b8:	410fc270 	.word	0x410fc270
 800a7bc:	e000e400 	.word	0xe000e400
 800a7c0:	200032e8 	.word	0x200032e8
 800a7c4:	200032ec 	.word	0x200032ec
 800a7c8:	e000ed20 	.word	0xe000ed20
 800a7cc:	20000348 	.word	0x20000348
 800a7d0:	e000ef34 	.word	0xe000ef34

0800a7d4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a7d4:	b480      	push	{r7}
 800a7d6:	b083      	sub	sp, #12
 800a7d8:	af00      	add	r7, sp, #0
	__asm volatile
 800a7da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7de:	f383 8811 	msr	BASEPRI, r3
 800a7e2:	f3bf 8f6f 	isb	sy
 800a7e6:	f3bf 8f4f 	dsb	sy
 800a7ea:	607b      	str	r3, [r7, #4]
}
 800a7ec:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a7ee:	4b0f      	ldr	r3, [pc, #60]	; (800a82c <vPortEnterCritical+0x58>)
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	3301      	adds	r3, #1
 800a7f4:	4a0d      	ldr	r2, [pc, #52]	; (800a82c <vPortEnterCritical+0x58>)
 800a7f6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a7f8:	4b0c      	ldr	r3, [pc, #48]	; (800a82c <vPortEnterCritical+0x58>)
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	2b01      	cmp	r3, #1
 800a7fe:	d10f      	bne.n	800a820 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a800:	4b0b      	ldr	r3, [pc, #44]	; (800a830 <vPortEnterCritical+0x5c>)
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	b2db      	uxtb	r3, r3
 800a806:	2b00      	cmp	r3, #0
 800a808:	d00a      	beq.n	800a820 <vPortEnterCritical+0x4c>
	__asm volatile
 800a80a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a80e:	f383 8811 	msr	BASEPRI, r3
 800a812:	f3bf 8f6f 	isb	sy
 800a816:	f3bf 8f4f 	dsb	sy
 800a81a:	603b      	str	r3, [r7, #0]
}
 800a81c:	bf00      	nop
 800a81e:	e7fe      	b.n	800a81e <vPortEnterCritical+0x4a>
	}
}
 800a820:	bf00      	nop
 800a822:	370c      	adds	r7, #12
 800a824:	46bd      	mov	sp, r7
 800a826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a82a:	4770      	bx	lr
 800a82c:	20000348 	.word	0x20000348
 800a830:	e000ed04 	.word	0xe000ed04

0800a834 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a834:	b480      	push	{r7}
 800a836:	b083      	sub	sp, #12
 800a838:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a83a:	4b12      	ldr	r3, [pc, #72]	; (800a884 <vPortExitCritical+0x50>)
 800a83c:	681b      	ldr	r3, [r3, #0]
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d10a      	bne.n	800a858 <vPortExitCritical+0x24>
	__asm volatile
 800a842:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a846:	f383 8811 	msr	BASEPRI, r3
 800a84a:	f3bf 8f6f 	isb	sy
 800a84e:	f3bf 8f4f 	dsb	sy
 800a852:	607b      	str	r3, [r7, #4]
}
 800a854:	bf00      	nop
 800a856:	e7fe      	b.n	800a856 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a858:	4b0a      	ldr	r3, [pc, #40]	; (800a884 <vPortExitCritical+0x50>)
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	3b01      	subs	r3, #1
 800a85e:	4a09      	ldr	r2, [pc, #36]	; (800a884 <vPortExitCritical+0x50>)
 800a860:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a862:	4b08      	ldr	r3, [pc, #32]	; (800a884 <vPortExitCritical+0x50>)
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	2b00      	cmp	r3, #0
 800a868:	d105      	bne.n	800a876 <vPortExitCritical+0x42>
 800a86a:	2300      	movs	r3, #0
 800a86c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a86e:	683b      	ldr	r3, [r7, #0]
 800a870:	f383 8811 	msr	BASEPRI, r3
}
 800a874:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a876:	bf00      	nop
 800a878:	370c      	adds	r7, #12
 800a87a:	46bd      	mov	sp, r7
 800a87c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a880:	4770      	bx	lr
 800a882:	bf00      	nop
 800a884:	20000348 	.word	0x20000348
	...

0800a890 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a890:	f3ef 8009 	mrs	r0, PSP
 800a894:	f3bf 8f6f 	isb	sy
 800a898:	4b15      	ldr	r3, [pc, #84]	; (800a8f0 <pxCurrentTCBConst>)
 800a89a:	681a      	ldr	r2, [r3, #0]
 800a89c:	f01e 0f10 	tst.w	lr, #16
 800a8a0:	bf08      	it	eq
 800a8a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a8a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8aa:	6010      	str	r0, [r2, #0]
 800a8ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a8b0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800a8b4:	f380 8811 	msr	BASEPRI, r0
 800a8b8:	f3bf 8f4f 	dsb	sy
 800a8bc:	f3bf 8f6f 	isb	sy
 800a8c0:	f7fe fe9e 	bl	8009600 <vTaskSwitchContext>
 800a8c4:	f04f 0000 	mov.w	r0, #0
 800a8c8:	f380 8811 	msr	BASEPRI, r0
 800a8cc:	bc09      	pop	{r0, r3}
 800a8ce:	6819      	ldr	r1, [r3, #0]
 800a8d0:	6808      	ldr	r0, [r1, #0]
 800a8d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8d6:	f01e 0f10 	tst.w	lr, #16
 800a8da:	bf08      	it	eq
 800a8dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a8e0:	f380 8809 	msr	PSP, r0
 800a8e4:	f3bf 8f6f 	isb	sy
 800a8e8:	4770      	bx	lr
 800a8ea:	bf00      	nop
 800a8ec:	f3af 8000 	nop.w

0800a8f0 <pxCurrentTCBConst>:
 800a8f0:	20002cb4 	.word	0x20002cb4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a8f4:	bf00      	nop
 800a8f6:	bf00      	nop

0800a8f8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a8f8:	b580      	push	{r7, lr}
 800a8fa:	b082      	sub	sp, #8
 800a8fc:	af00      	add	r7, sp, #0
	__asm volatile
 800a8fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a902:	f383 8811 	msr	BASEPRI, r3
 800a906:	f3bf 8f6f 	isb	sy
 800a90a:	f3bf 8f4f 	dsb	sy
 800a90e:	607b      	str	r3, [r7, #4]
}
 800a910:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a912:	f7fe fdbb 	bl	800948c <xTaskIncrementTick>
 800a916:	4603      	mov	r3, r0
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d003      	beq.n	800a924 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a91c:	4b06      	ldr	r3, [pc, #24]	; (800a938 <xPortSysTickHandler+0x40>)
 800a91e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a922:	601a      	str	r2, [r3, #0]
 800a924:	2300      	movs	r3, #0
 800a926:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a928:	683b      	ldr	r3, [r7, #0]
 800a92a:	f383 8811 	msr	BASEPRI, r3
}
 800a92e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a930:	bf00      	nop
 800a932:	3708      	adds	r7, #8
 800a934:	46bd      	mov	sp, r7
 800a936:	bd80      	pop	{r7, pc}
 800a938:	e000ed04 	.word	0xe000ed04

0800a93c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a93c:	b480      	push	{r7}
 800a93e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a940:	4b0b      	ldr	r3, [pc, #44]	; (800a970 <vPortSetupTimerInterrupt+0x34>)
 800a942:	2200      	movs	r2, #0
 800a944:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a946:	4b0b      	ldr	r3, [pc, #44]	; (800a974 <vPortSetupTimerInterrupt+0x38>)
 800a948:	2200      	movs	r2, #0
 800a94a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a94c:	4b0a      	ldr	r3, [pc, #40]	; (800a978 <vPortSetupTimerInterrupt+0x3c>)
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	4a0a      	ldr	r2, [pc, #40]	; (800a97c <vPortSetupTimerInterrupt+0x40>)
 800a952:	fba2 2303 	umull	r2, r3, r2, r3
 800a956:	099b      	lsrs	r3, r3, #6
 800a958:	4a09      	ldr	r2, [pc, #36]	; (800a980 <vPortSetupTimerInterrupt+0x44>)
 800a95a:	3b01      	subs	r3, #1
 800a95c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a95e:	4b04      	ldr	r3, [pc, #16]	; (800a970 <vPortSetupTimerInterrupt+0x34>)
 800a960:	2207      	movs	r2, #7
 800a962:	601a      	str	r2, [r3, #0]
}
 800a964:	bf00      	nop
 800a966:	46bd      	mov	sp, r7
 800a968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a96c:	4770      	bx	lr
 800a96e:	bf00      	nop
 800a970:	e000e010 	.word	0xe000e010
 800a974:	e000e018 	.word	0xe000e018
 800a978:	20000334 	.word	0x20000334
 800a97c:	10624dd3 	.word	0x10624dd3
 800a980:	e000e014 	.word	0xe000e014

0800a984 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a984:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800a994 <vPortEnableVFP+0x10>
 800a988:	6801      	ldr	r1, [r0, #0]
 800a98a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800a98e:	6001      	str	r1, [r0, #0]
 800a990:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a992:	bf00      	nop
 800a994:	e000ed88 	.word	0xe000ed88

0800a998 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a998:	b480      	push	{r7}
 800a99a:	b085      	sub	sp, #20
 800a99c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a99e:	f3ef 8305 	mrs	r3, IPSR
 800a9a2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a9a4:	68fb      	ldr	r3, [r7, #12]
 800a9a6:	2b0f      	cmp	r3, #15
 800a9a8:	d914      	bls.n	800a9d4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a9aa:	4a17      	ldr	r2, [pc, #92]	; (800aa08 <vPortValidateInterruptPriority+0x70>)
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	4413      	add	r3, r2
 800a9b0:	781b      	ldrb	r3, [r3, #0]
 800a9b2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a9b4:	4b15      	ldr	r3, [pc, #84]	; (800aa0c <vPortValidateInterruptPriority+0x74>)
 800a9b6:	781b      	ldrb	r3, [r3, #0]
 800a9b8:	7afa      	ldrb	r2, [r7, #11]
 800a9ba:	429a      	cmp	r2, r3
 800a9bc:	d20a      	bcs.n	800a9d4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800a9be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9c2:	f383 8811 	msr	BASEPRI, r3
 800a9c6:	f3bf 8f6f 	isb	sy
 800a9ca:	f3bf 8f4f 	dsb	sy
 800a9ce:	607b      	str	r3, [r7, #4]
}
 800a9d0:	bf00      	nop
 800a9d2:	e7fe      	b.n	800a9d2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a9d4:	4b0e      	ldr	r3, [pc, #56]	; (800aa10 <vPortValidateInterruptPriority+0x78>)
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a9dc:	4b0d      	ldr	r3, [pc, #52]	; (800aa14 <vPortValidateInterruptPriority+0x7c>)
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	429a      	cmp	r2, r3
 800a9e2:	d90a      	bls.n	800a9fa <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800a9e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9e8:	f383 8811 	msr	BASEPRI, r3
 800a9ec:	f3bf 8f6f 	isb	sy
 800a9f0:	f3bf 8f4f 	dsb	sy
 800a9f4:	603b      	str	r3, [r7, #0]
}
 800a9f6:	bf00      	nop
 800a9f8:	e7fe      	b.n	800a9f8 <vPortValidateInterruptPriority+0x60>
	}
 800a9fa:	bf00      	nop
 800a9fc:	3714      	adds	r7, #20
 800a9fe:	46bd      	mov	sp, r7
 800aa00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa04:	4770      	bx	lr
 800aa06:	bf00      	nop
 800aa08:	e000e3f0 	.word	0xe000e3f0
 800aa0c:	200032e8 	.word	0x200032e8
 800aa10:	e000ed0c 	.word	0xe000ed0c
 800aa14:	200032ec 	.word	0x200032ec

0800aa18 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800aa18:	b580      	push	{r7, lr}
 800aa1a:	b08a      	sub	sp, #40	; 0x28
 800aa1c:	af00      	add	r7, sp, #0
 800aa1e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800aa20:	2300      	movs	r3, #0
 800aa22:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800aa24:	f7fe fc76 	bl	8009314 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800aa28:	4b5b      	ldr	r3, [pc, #364]	; (800ab98 <pvPortMalloc+0x180>)
 800aa2a:	681b      	ldr	r3, [r3, #0]
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	d101      	bne.n	800aa34 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800aa30:	f000 f920 	bl	800ac74 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800aa34:	4b59      	ldr	r3, [pc, #356]	; (800ab9c <pvPortMalloc+0x184>)
 800aa36:	681a      	ldr	r2, [r3, #0]
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	4013      	ands	r3, r2
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	f040 8093 	bne.w	800ab68 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d01d      	beq.n	800aa84 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800aa48:	2208      	movs	r2, #8
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	4413      	add	r3, r2
 800aa4e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	f003 0307 	and.w	r3, r3, #7
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	d014      	beq.n	800aa84 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	f023 0307 	bic.w	r3, r3, #7
 800aa60:	3308      	adds	r3, #8
 800aa62:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	f003 0307 	and.w	r3, r3, #7
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d00a      	beq.n	800aa84 <pvPortMalloc+0x6c>
	__asm volatile
 800aa6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa72:	f383 8811 	msr	BASEPRI, r3
 800aa76:	f3bf 8f6f 	isb	sy
 800aa7a:	f3bf 8f4f 	dsb	sy
 800aa7e:	617b      	str	r3, [r7, #20]
}
 800aa80:	bf00      	nop
 800aa82:	e7fe      	b.n	800aa82 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	d06e      	beq.n	800ab68 <pvPortMalloc+0x150>
 800aa8a:	4b45      	ldr	r3, [pc, #276]	; (800aba0 <pvPortMalloc+0x188>)
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	687a      	ldr	r2, [r7, #4]
 800aa90:	429a      	cmp	r2, r3
 800aa92:	d869      	bhi.n	800ab68 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800aa94:	4b43      	ldr	r3, [pc, #268]	; (800aba4 <pvPortMalloc+0x18c>)
 800aa96:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800aa98:	4b42      	ldr	r3, [pc, #264]	; (800aba4 <pvPortMalloc+0x18c>)
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800aa9e:	e004      	b.n	800aaaa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800aaa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aaa2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800aaa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800aaaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aaac:	685b      	ldr	r3, [r3, #4]
 800aaae:	687a      	ldr	r2, [r7, #4]
 800aab0:	429a      	cmp	r2, r3
 800aab2:	d903      	bls.n	800aabc <pvPortMalloc+0xa4>
 800aab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d1f1      	bne.n	800aaa0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800aabc:	4b36      	ldr	r3, [pc, #216]	; (800ab98 <pvPortMalloc+0x180>)
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aac2:	429a      	cmp	r2, r3
 800aac4:	d050      	beq.n	800ab68 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800aac6:	6a3b      	ldr	r3, [r7, #32]
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	2208      	movs	r2, #8
 800aacc:	4413      	add	r3, r2
 800aace:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800aad0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aad2:	681a      	ldr	r2, [r3, #0]
 800aad4:	6a3b      	ldr	r3, [r7, #32]
 800aad6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800aad8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aada:	685a      	ldr	r2, [r3, #4]
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	1ad2      	subs	r2, r2, r3
 800aae0:	2308      	movs	r3, #8
 800aae2:	005b      	lsls	r3, r3, #1
 800aae4:	429a      	cmp	r2, r3
 800aae6:	d91f      	bls.n	800ab28 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800aae8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	4413      	add	r3, r2
 800aaee:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800aaf0:	69bb      	ldr	r3, [r7, #24]
 800aaf2:	f003 0307 	and.w	r3, r3, #7
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d00a      	beq.n	800ab10 <pvPortMalloc+0xf8>
	__asm volatile
 800aafa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aafe:	f383 8811 	msr	BASEPRI, r3
 800ab02:	f3bf 8f6f 	isb	sy
 800ab06:	f3bf 8f4f 	dsb	sy
 800ab0a:	613b      	str	r3, [r7, #16]
}
 800ab0c:	bf00      	nop
 800ab0e:	e7fe      	b.n	800ab0e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800ab10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab12:	685a      	ldr	r2, [r3, #4]
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	1ad2      	subs	r2, r2, r3
 800ab18:	69bb      	ldr	r3, [r7, #24]
 800ab1a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800ab1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab1e:	687a      	ldr	r2, [r7, #4]
 800ab20:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800ab22:	69b8      	ldr	r0, [r7, #24]
 800ab24:	f000 f908 	bl	800ad38 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ab28:	4b1d      	ldr	r3, [pc, #116]	; (800aba0 <pvPortMalloc+0x188>)
 800ab2a:	681a      	ldr	r2, [r3, #0]
 800ab2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab2e:	685b      	ldr	r3, [r3, #4]
 800ab30:	1ad3      	subs	r3, r2, r3
 800ab32:	4a1b      	ldr	r2, [pc, #108]	; (800aba0 <pvPortMalloc+0x188>)
 800ab34:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ab36:	4b1a      	ldr	r3, [pc, #104]	; (800aba0 <pvPortMalloc+0x188>)
 800ab38:	681a      	ldr	r2, [r3, #0]
 800ab3a:	4b1b      	ldr	r3, [pc, #108]	; (800aba8 <pvPortMalloc+0x190>)
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	429a      	cmp	r2, r3
 800ab40:	d203      	bcs.n	800ab4a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800ab42:	4b17      	ldr	r3, [pc, #92]	; (800aba0 <pvPortMalloc+0x188>)
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	4a18      	ldr	r2, [pc, #96]	; (800aba8 <pvPortMalloc+0x190>)
 800ab48:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800ab4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab4c:	685a      	ldr	r2, [r3, #4]
 800ab4e:	4b13      	ldr	r3, [pc, #76]	; (800ab9c <pvPortMalloc+0x184>)
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	431a      	orrs	r2, r3
 800ab54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab56:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800ab58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab5a:	2200      	movs	r2, #0
 800ab5c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800ab5e:	4b13      	ldr	r3, [pc, #76]	; (800abac <pvPortMalloc+0x194>)
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	3301      	adds	r3, #1
 800ab64:	4a11      	ldr	r2, [pc, #68]	; (800abac <pvPortMalloc+0x194>)
 800ab66:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800ab68:	f7fe fbe2 	bl	8009330 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800ab6c:	69fb      	ldr	r3, [r7, #28]
 800ab6e:	f003 0307 	and.w	r3, r3, #7
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	d00a      	beq.n	800ab8c <pvPortMalloc+0x174>
	__asm volatile
 800ab76:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab7a:	f383 8811 	msr	BASEPRI, r3
 800ab7e:	f3bf 8f6f 	isb	sy
 800ab82:	f3bf 8f4f 	dsb	sy
 800ab86:	60fb      	str	r3, [r7, #12]
}
 800ab88:	bf00      	nop
 800ab8a:	e7fe      	b.n	800ab8a <pvPortMalloc+0x172>
	return pvReturn;
 800ab8c:	69fb      	ldr	r3, [r7, #28]
}
 800ab8e:	4618      	mov	r0, r3
 800ab90:	3728      	adds	r7, #40	; 0x28
 800ab92:	46bd      	mov	sp, r7
 800ab94:	bd80      	pop	{r7, pc}
 800ab96:	bf00      	nop
 800ab98:	20003eb0 	.word	0x20003eb0
 800ab9c:	20003ec4 	.word	0x20003ec4
 800aba0:	20003eb4 	.word	0x20003eb4
 800aba4:	20003ea8 	.word	0x20003ea8
 800aba8:	20003eb8 	.word	0x20003eb8
 800abac:	20003ebc 	.word	0x20003ebc

0800abb0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800abb0:	b580      	push	{r7, lr}
 800abb2:	b086      	sub	sp, #24
 800abb4:	af00      	add	r7, sp, #0
 800abb6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	d04d      	beq.n	800ac5e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800abc2:	2308      	movs	r3, #8
 800abc4:	425b      	negs	r3, r3
 800abc6:	697a      	ldr	r2, [r7, #20]
 800abc8:	4413      	add	r3, r2
 800abca:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800abcc:	697b      	ldr	r3, [r7, #20]
 800abce:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800abd0:	693b      	ldr	r3, [r7, #16]
 800abd2:	685a      	ldr	r2, [r3, #4]
 800abd4:	4b24      	ldr	r3, [pc, #144]	; (800ac68 <vPortFree+0xb8>)
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	4013      	ands	r3, r2
 800abda:	2b00      	cmp	r3, #0
 800abdc:	d10a      	bne.n	800abf4 <vPortFree+0x44>
	__asm volatile
 800abde:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abe2:	f383 8811 	msr	BASEPRI, r3
 800abe6:	f3bf 8f6f 	isb	sy
 800abea:	f3bf 8f4f 	dsb	sy
 800abee:	60fb      	str	r3, [r7, #12]
}
 800abf0:	bf00      	nop
 800abf2:	e7fe      	b.n	800abf2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800abf4:	693b      	ldr	r3, [r7, #16]
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	d00a      	beq.n	800ac12 <vPortFree+0x62>
	__asm volatile
 800abfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac00:	f383 8811 	msr	BASEPRI, r3
 800ac04:	f3bf 8f6f 	isb	sy
 800ac08:	f3bf 8f4f 	dsb	sy
 800ac0c:	60bb      	str	r3, [r7, #8]
}
 800ac0e:	bf00      	nop
 800ac10:	e7fe      	b.n	800ac10 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800ac12:	693b      	ldr	r3, [r7, #16]
 800ac14:	685a      	ldr	r2, [r3, #4]
 800ac16:	4b14      	ldr	r3, [pc, #80]	; (800ac68 <vPortFree+0xb8>)
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	4013      	ands	r3, r2
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d01e      	beq.n	800ac5e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800ac20:	693b      	ldr	r3, [r7, #16]
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	d11a      	bne.n	800ac5e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ac28:	693b      	ldr	r3, [r7, #16]
 800ac2a:	685a      	ldr	r2, [r3, #4]
 800ac2c:	4b0e      	ldr	r3, [pc, #56]	; (800ac68 <vPortFree+0xb8>)
 800ac2e:	681b      	ldr	r3, [r3, #0]
 800ac30:	43db      	mvns	r3, r3
 800ac32:	401a      	ands	r2, r3
 800ac34:	693b      	ldr	r3, [r7, #16]
 800ac36:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ac38:	f7fe fb6c 	bl	8009314 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ac3c:	693b      	ldr	r3, [r7, #16]
 800ac3e:	685a      	ldr	r2, [r3, #4]
 800ac40:	4b0a      	ldr	r3, [pc, #40]	; (800ac6c <vPortFree+0xbc>)
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	4413      	add	r3, r2
 800ac46:	4a09      	ldr	r2, [pc, #36]	; (800ac6c <vPortFree+0xbc>)
 800ac48:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ac4a:	6938      	ldr	r0, [r7, #16]
 800ac4c:	f000 f874 	bl	800ad38 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800ac50:	4b07      	ldr	r3, [pc, #28]	; (800ac70 <vPortFree+0xc0>)
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	3301      	adds	r3, #1
 800ac56:	4a06      	ldr	r2, [pc, #24]	; (800ac70 <vPortFree+0xc0>)
 800ac58:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800ac5a:	f7fe fb69 	bl	8009330 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ac5e:	bf00      	nop
 800ac60:	3718      	adds	r7, #24
 800ac62:	46bd      	mov	sp, r7
 800ac64:	bd80      	pop	{r7, pc}
 800ac66:	bf00      	nop
 800ac68:	20003ec4 	.word	0x20003ec4
 800ac6c:	20003eb4 	.word	0x20003eb4
 800ac70:	20003ec0 	.word	0x20003ec0

0800ac74 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ac74:	b480      	push	{r7}
 800ac76:	b085      	sub	sp, #20
 800ac78:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ac7a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800ac7e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ac80:	4b27      	ldr	r3, [pc, #156]	; (800ad20 <prvHeapInit+0xac>)
 800ac82:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	f003 0307 	and.w	r3, r3, #7
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d00c      	beq.n	800aca8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ac8e:	68fb      	ldr	r3, [r7, #12]
 800ac90:	3307      	adds	r3, #7
 800ac92:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	f023 0307 	bic.w	r3, r3, #7
 800ac9a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800ac9c:	68ba      	ldr	r2, [r7, #8]
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	1ad3      	subs	r3, r2, r3
 800aca2:	4a1f      	ldr	r2, [pc, #124]	; (800ad20 <prvHeapInit+0xac>)
 800aca4:	4413      	add	r3, r2
 800aca6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800acac:	4a1d      	ldr	r2, [pc, #116]	; (800ad24 <prvHeapInit+0xb0>)
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800acb2:	4b1c      	ldr	r3, [pc, #112]	; (800ad24 <prvHeapInit+0xb0>)
 800acb4:	2200      	movs	r2, #0
 800acb6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	68ba      	ldr	r2, [r7, #8]
 800acbc:	4413      	add	r3, r2
 800acbe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800acc0:	2208      	movs	r2, #8
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	1a9b      	subs	r3, r3, r2
 800acc6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	f023 0307 	bic.w	r3, r3, #7
 800acce:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	4a15      	ldr	r2, [pc, #84]	; (800ad28 <prvHeapInit+0xb4>)
 800acd4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800acd6:	4b14      	ldr	r3, [pc, #80]	; (800ad28 <prvHeapInit+0xb4>)
 800acd8:	681b      	ldr	r3, [r3, #0]
 800acda:	2200      	movs	r2, #0
 800acdc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800acde:	4b12      	ldr	r3, [pc, #72]	; (800ad28 <prvHeapInit+0xb4>)
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	2200      	movs	r2, #0
 800ace4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800acea:	683b      	ldr	r3, [r7, #0]
 800acec:	68fa      	ldr	r2, [r7, #12]
 800acee:	1ad2      	subs	r2, r2, r3
 800acf0:	683b      	ldr	r3, [r7, #0]
 800acf2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800acf4:	4b0c      	ldr	r3, [pc, #48]	; (800ad28 <prvHeapInit+0xb4>)
 800acf6:	681a      	ldr	r2, [r3, #0]
 800acf8:	683b      	ldr	r3, [r7, #0]
 800acfa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800acfc:	683b      	ldr	r3, [r7, #0]
 800acfe:	685b      	ldr	r3, [r3, #4]
 800ad00:	4a0a      	ldr	r2, [pc, #40]	; (800ad2c <prvHeapInit+0xb8>)
 800ad02:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ad04:	683b      	ldr	r3, [r7, #0]
 800ad06:	685b      	ldr	r3, [r3, #4]
 800ad08:	4a09      	ldr	r2, [pc, #36]	; (800ad30 <prvHeapInit+0xbc>)
 800ad0a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ad0c:	4b09      	ldr	r3, [pc, #36]	; (800ad34 <prvHeapInit+0xc0>)
 800ad0e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800ad12:	601a      	str	r2, [r3, #0]
}
 800ad14:	bf00      	nop
 800ad16:	3714      	adds	r7, #20
 800ad18:	46bd      	mov	sp, r7
 800ad1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad1e:	4770      	bx	lr
 800ad20:	200032f0 	.word	0x200032f0
 800ad24:	20003ea8 	.word	0x20003ea8
 800ad28:	20003eb0 	.word	0x20003eb0
 800ad2c:	20003eb8 	.word	0x20003eb8
 800ad30:	20003eb4 	.word	0x20003eb4
 800ad34:	20003ec4 	.word	0x20003ec4

0800ad38 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800ad38:	b480      	push	{r7}
 800ad3a:	b085      	sub	sp, #20
 800ad3c:	af00      	add	r7, sp, #0
 800ad3e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ad40:	4b28      	ldr	r3, [pc, #160]	; (800ade4 <prvInsertBlockIntoFreeList+0xac>)
 800ad42:	60fb      	str	r3, [r7, #12]
 800ad44:	e002      	b.n	800ad4c <prvInsertBlockIntoFreeList+0x14>
 800ad46:	68fb      	ldr	r3, [r7, #12]
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	60fb      	str	r3, [r7, #12]
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	687a      	ldr	r2, [r7, #4]
 800ad52:	429a      	cmp	r2, r3
 800ad54:	d8f7      	bhi.n	800ad46 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ad56:	68fb      	ldr	r3, [r7, #12]
 800ad58:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ad5a:	68fb      	ldr	r3, [r7, #12]
 800ad5c:	685b      	ldr	r3, [r3, #4]
 800ad5e:	68ba      	ldr	r2, [r7, #8]
 800ad60:	4413      	add	r3, r2
 800ad62:	687a      	ldr	r2, [r7, #4]
 800ad64:	429a      	cmp	r2, r3
 800ad66:	d108      	bne.n	800ad7a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	685a      	ldr	r2, [r3, #4]
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	685b      	ldr	r3, [r3, #4]
 800ad70:	441a      	add	r2, r3
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	685b      	ldr	r3, [r3, #4]
 800ad82:	68ba      	ldr	r2, [r7, #8]
 800ad84:	441a      	add	r2, r3
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	429a      	cmp	r2, r3
 800ad8c:	d118      	bne.n	800adc0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	681a      	ldr	r2, [r3, #0]
 800ad92:	4b15      	ldr	r3, [pc, #84]	; (800ade8 <prvInsertBlockIntoFreeList+0xb0>)
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	429a      	cmp	r2, r3
 800ad98:	d00d      	beq.n	800adb6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	685a      	ldr	r2, [r3, #4]
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	685b      	ldr	r3, [r3, #4]
 800ada4:	441a      	add	r2, r3
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	681a      	ldr	r2, [r3, #0]
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	601a      	str	r2, [r3, #0]
 800adb4:	e008      	b.n	800adc8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800adb6:	4b0c      	ldr	r3, [pc, #48]	; (800ade8 <prvInsertBlockIntoFreeList+0xb0>)
 800adb8:	681a      	ldr	r2, [r3, #0]
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	601a      	str	r2, [r3, #0]
 800adbe:	e003      	b.n	800adc8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800adc0:	68fb      	ldr	r3, [r7, #12]
 800adc2:	681a      	ldr	r2, [r3, #0]
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800adc8:	68fa      	ldr	r2, [r7, #12]
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	429a      	cmp	r2, r3
 800adce:	d002      	beq.n	800add6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	687a      	ldr	r2, [r7, #4]
 800add4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800add6:	bf00      	nop
 800add8:	3714      	adds	r7, #20
 800adda:	46bd      	mov	sp, r7
 800addc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ade0:	4770      	bx	lr
 800ade2:	bf00      	nop
 800ade4:	20003ea8 	.word	0x20003ea8
 800ade8:	20003eb0 	.word	0x20003eb0

0800adec <sbrk_aligned>:
 800adec:	b570      	push	{r4, r5, r6, lr}
 800adee:	4e0e      	ldr	r6, [pc, #56]	; (800ae28 <sbrk_aligned+0x3c>)
 800adf0:	460c      	mov	r4, r1
 800adf2:	6831      	ldr	r1, [r6, #0]
 800adf4:	4605      	mov	r5, r0
 800adf6:	b911      	cbnz	r1, 800adfe <sbrk_aligned+0x12>
 800adf8:	f000 f93c 	bl	800b074 <_sbrk_r>
 800adfc:	6030      	str	r0, [r6, #0]
 800adfe:	4621      	mov	r1, r4
 800ae00:	4628      	mov	r0, r5
 800ae02:	f000 f937 	bl	800b074 <_sbrk_r>
 800ae06:	1c43      	adds	r3, r0, #1
 800ae08:	d00a      	beq.n	800ae20 <sbrk_aligned+0x34>
 800ae0a:	1cc4      	adds	r4, r0, #3
 800ae0c:	f024 0403 	bic.w	r4, r4, #3
 800ae10:	42a0      	cmp	r0, r4
 800ae12:	d007      	beq.n	800ae24 <sbrk_aligned+0x38>
 800ae14:	1a21      	subs	r1, r4, r0
 800ae16:	4628      	mov	r0, r5
 800ae18:	f000 f92c 	bl	800b074 <_sbrk_r>
 800ae1c:	3001      	adds	r0, #1
 800ae1e:	d101      	bne.n	800ae24 <sbrk_aligned+0x38>
 800ae20:	f04f 34ff 	mov.w	r4, #4294967295
 800ae24:	4620      	mov	r0, r4
 800ae26:	bd70      	pop	{r4, r5, r6, pc}
 800ae28:	20003ecc 	.word	0x20003ecc

0800ae2c <_malloc_r>:
 800ae2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ae30:	1ccd      	adds	r5, r1, #3
 800ae32:	f025 0503 	bic.w	r5, r5, #3
 800ae36:	3508      	adds	r5, #8
 800ae38:	2d0c      	cmp	r5, #12
 800ae3a:	bf38      	it	cc
 800ae3c:	250c      	movcc	r5, #12
 800ae3e:	2d00      	cmp	r5, #0
 800ae40:	4607      	mov	r7, r0
 800ae42:	db01      	blt.n	800ae48 <_malloc_r+0x1c>
 800ae44:	42a9      	cmp	r1, r5
 800ae46:	d905      	bls.n	800ae54 <_malloc_r+0x28>
 800ae48:	230c      	movs	r3, #12
 800ae4a:	603b      	str	r3, [r7, #0]
 800ae4c:	2600      	movs	r6, #0
 800ae4e:	4630      	mov	r0, r6
 800ae50:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ae54:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800af28 <_malloc_r+0xfc>
 800ae58:	f000 f868 	bl	800af2c <__malloc_lock>
 800ae5c:	f8d8 3000 	ldr.w	r3, [r8]
 800ae60:	461c      	mov	r4, r3
 800ae62:	bb5c      	cbnz	r4, 800aebc <_malloc_r+0x90>
 800ae64:	4629      	mov	r1, r5
 800ae66:	4638      	mov	r0, r7
 800ae68:	f7ff ffc0 	bl	800adec <sbrk_aligned>
 800ae6c:	1c43      	adds	r3, r0, #1
 800ae6e:	4604      	mov	r4, r0
 800ae70:	d155      	bne.n	800af1e <_malloc_r+0xf2>
 800ae72:	f8d8 4000 	ldr.w	r4, [r8]
 800ae76:	4626      	mov	r6, r4
 800ae78:	2e00      	cmp	r6, #0
 800ae7a:	d145      	bne.n	800af08 <_malloc_r+0xdc>
 800ae7c:	2c00      	cmp	r4, #0
 800ae7e:	d048      	beq.n	800af12 <_malloc_r+0xe6>
 800ae80:	6823      	ldr	r3, [r4, #0]
 800ae82:	4631      	mov	r1, r6
 800ae84:	4638      	mov	r0, r7
 800ae86:	eb04 0903 	add.w	r9, r4, r3
 800ae8a:	f000 f8f3 	bl	800b074 <_sbrk_r>
 800ae8e:	4581      	cmp	r9, r0
 800ae90:	d13f      	bne.n	800af12 <_malloc_r+0xe6>
 800ae92:	6821      	ldr	r1, [r4, #0]
 800ae94:	1a6d      	subs	r5, r5, r1
 800ae96:	4629      	mov	r1, r5
 800ae98:	4638      	mov	r0, r7
 800ae9a:	f7ff ffa7 	bl	800adec <sbrk_aligned>
 800ae9e:	3001      	adds	r0, #1
 800aea0:	d037      	beq.n	800af12 <_malloc_r+0xe6>
 800aea2:	6823      	ldr	r3, [r4, #0]
 800aea4:	442b      	add	r3, r5
 800aea6:	6023      	str	r3, [r4, #0]
 800aea8:	f8d8 3000 	ldr.w	r3, [r8]
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	d038      	beq.n	800af22 <_malloc_r+0xf6>
 800aeb0:	685a      	ldr	r2, [r3, #4]
 800aeb2:	42a2      	cmp	r2, r4
 800aeb4:	d12b      	bne.n	800af0e <_malloc_r+0xe2>
 800aeb6:	2200      	movs	r2, #0
 800aeb8:	605a      	str	r2, [r3, #4]
 800aeba:	e00f      	b.n	800aedc <_malloc_r+0xb0>
 800aebc:	6822      	ldr	r2, [r4, #0]
 800aebe:	1b52      	subs	r2, r2, r5
 800aec0:	d41f      	bmi.n	800af02 <_malloc_r+0xd6>
 800aec2:	2a0b      	cmp	r2, #11
 800aec4:	d917      	bls.n	800aef6 <_malloc_r+0xca>
 800aec6:	1961      	adds	r1, r4, r5
 800aec8:	42a3      	cmp	r3, r4
 800aeca:	6025      	str	r5, [r4, #0]
 800aecc:	bf18      	it	ne
 800aece:	6059      	strne	r1, [r3, #4]
 800aed0:	6863      	ldr	r3, [r4, #4]
 800aed2:	bf08      	it	eq
 800aed4:	f8c8 1000 	streq.w	r1, [r8]
 800aed8:	5162      	str	r2, [r4, r5]
 800aeda:	604b      	str	r3, [r1, #4]
 800aedc:	4638      	mov	r0, r7
 800aede:	f104 060b 	add.w	r6, r4, #11
 800aee2:	f000 f829 	bl	800af38 <__malloc_unlock>
 800aee6:	f026 0607 	bic.w	r6, r6, #7
 800aeea:	1d23      	adds	r3, r4, #4
 800aeec:	1af2      	subs	r2, r6, r3
 800aeee:	d0ae      	beq.n	800ae4e <_malloc_r+0x22>
 800aef0:	1b9b      	subs	r3, r3, r6
 800aef2:	50a3      	str	r3, [r4, r2]
 800aef4:	e7ab      	b.n	800ae4e <_malloc_r+0x22>
 800aef6:	42a3      	cmp	r3, r4
 800aef8:	6862      	ldr	r2, [r4, #4]
 800aefa:	d1dd      	bne.n	800aeb8 <_malloc_r+0x8c>
 800aefc:	f8c8 2000 	str.w	r2, [r8]
 800af00:	e7ec      	b.n	800aedc <_malloc_r+0xb0>
 800af02:	4623      	mov	r3, r4
 800af04:	6864      	ldr	r4, [r4, #4]
 800af06:	e7ac      	b.n	800ae62 <_malloc_r+0x36>
 800af08:	4634      	mov	r4, r6
 800af0a:	6876      	ldr	r6, [r6, #4]
 800af0c:	e7b4      	b.n	800ae78 <_malloc_r+0x4c>
 800af0e:	4613      	mov	r3, r2
 800af10:	e7cc      	b.n	800aeac <_malloc_r+0x80>
 800af12:	230c      	movs	r3, #12
 800af14:	603b      	str	r3, [r7, #0]
 800af16:	4638      	mov	r0, r7
 800af18:	f000 f80e 	bl	800af38 <__malloc_unlock>
 800af1c:	e797      	b.n	800ae4e <_malloc_r+0x22>
 800af1e:	6025      	str	r5, [r4, #0]
 800af20:	e7dc      	b.n	800aedc <_malloc_r+0xb0>
 800af22:	605b      	str	r3, [r3, #4]
 800af24:	deff      	udf	#255	; 0xff
 800af26:	bf00      	nop
 800af28:	20003ec8 	.word	0x20003ec8

0800af2c <__malloc_lock>:
 800af2c:	4801      	ldr	r0, [pc, #4]	; (800af34 <__malloc_lock+0x8>)
 800af2e:	f000 b8db 	b.w	800b0e8 <__retarget_lock_acquire_recursive>
 800af32:	bf00      	nop
 800af34:	2000400c 	.word	0x2000400c

0800af38 <__malloc_unlock>:
 800af38:	4801      	ldr	r0, [pc, #4]	; (800af40 <__malloc_unlock+0x8>)
 800af3a:	f000 b8d6 	b.w	800b0ea <__retarget_lock_release_recursive>
 800af3e:	bf00      	nop
 800af40:	2000400c 	.word	0x2000400c

0800af44 <_vsniprintf_r>:
 800af44:	b530      	push	{r4, r5, lr}
 800af46:	4614      	mov	r4, r2
 800af48:	2c00      	cmp	r4, #0
 800af4a:	b09b      	sub	sp, #108	; 0x6c
 800af4c:	4605      	mov	r5, r0
 800af4e:	461a      	mov	r2, r3
 800af50:	da05      	bge.n	800af5e <_vsniprintf_r+0x1a>
 800af52:	238b      	movs	r3, #139	; 0x8b
 800af54:	6003      	str	r3, [r0, #0]
 800af56:	f04f 30ff 	mov.w	r0, #4294967295
 800af5a:	b01b      	add	sp, #108	; 0x6c
 800af5c:	bd30      	pop	{r4, r5, pc}
 800af5e:	f44f 7302 	mov.w	r3, #520	; 0x208
 800af62:	f8ad 300c 	strh.w	r3, [sp, #12]
 800af66:	bf14      	ite	ne
 800af68:	f104 33ff 	addne.w	r3, r4, #4294967295
 800af6c:	4623      	moveq	r3, r4
 800af6e:	9302      	str	r3, [sp, #8]
 800af70:	9305      	str	r3, [sp, #20]
 800af72:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800af76:	9100      	str	r1, [sp, #0]
 800af78:	9104      	str	r1, [sp, #16]
 800af7a:	f8ad 300e 	strh.w	r3, [sp, #14]
 800af7e:	4669      	mov	r1, sp
 800af80:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800af82:	f000 f967 	bl	800b254 <_svfiprintf_r>
 800af86:	1c43      	adds	r3, r0, #1
 800af88:	bfbc      	itt	lt
 800af8a:	238b      	movlt	r3, #139	; 0x8b
 800af8c:	602b      	strlt	r3, [r5, #0]
 800af8e:	2c00      	cmp	r4, #0
 800af90:	d0e3      	beq.n	800af5a <_vsniprintf_r+0x16>
 800af92:	9b00      	ldr	r3, [sp, #0]
 800af94:	2200      	movs	r2, #0
 800af96:	701a      	strb	r2, [r3, #0]
 800af98:	e7df      	b.n	800af5a <_vsniprintf_r+0x16>
	...

0800af9c <vsniprintf>:
 800af9c:	b507      	push	{r0, r1, r2, lr}
 800af9e:	9300      	str	r3, [sp, #0]
 800afa0:	4613      	mov	r3, r2
 800afa2:	460a      	mov	r2, r1
 800afa4:	4601      	mov	r1, r0
 800afa6:	4803      	ldr	r0, [pc, #12]	; (800afb4 <vsniprintf+0x18>)
 800afa8:	6800      	ldr	r0, [r0, #0]
 800afaa:	f7ff ffcb 	bl	800af44 <_vsniprintf_r>
 800afae:	b003      	add	sp, #12
 800afb0:	f85d fb04 	ldr.w	pc, [sp], #4
 800afb4:	20000398 	.word	0x20000398

0800afb8 <memset>:
 800afb8:	4402      	add	r2, r0
 800afba:	4603      	mov	r3, r0
 800afbc:	4293      	cmp	r3, r2
 800afbe:	d100      	bne.n	800afc2 <memset+0xa>
 800afc0:	4770      	bx	lr
 800afc2:	f803 1b01 	strb.w	r1, [r3], #1
 800afc6:	e7f9      	b.n	800afbc <memset+0x4>

0800afc8 <_reclaim_reent>:
 800afc8:	4b29      	ldr	r3, [pc, #164]	; (800b070 <_reclaim_reent+0xa8>)
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	4283      	cmp	r3, r0
 800afce:	b570      	push	{r4, r5, r6, lr}
 800afd0:	4604      	mov	r4, r0
 800afd2:	d04b      	beq.n	800b06c <_reclaim_reent+0xa4>
 800afd4:	69c3      	ldr	r3, [r0, #28]
 800afd6:	b143      	cbz	r3, 800afea <_reclaim_reent+0x22>
 800afd8:	68db      	ldr	r3, [r3, #12]
 800afda:	2b00      	cmp	r3, #0
 800afdc:	d144      	bne.n	800b068 <_reclaim_reent+0xa0>
 800afde:	69e3      	ldr	r3, [r4, #28]
 800afe0:	6819      	ldr	r1, [r3, #0]
 800afe2:	b111      	cbz	r1, 800afea <_reclaim_reent+0x22>
 800afe4:	4620      	mov	r0, r4
 800afe6:	f000 f88f 	bl	800b108 <_free_r>
 800afea:	6961      	ldr	r1, [r4, #20]
 800afec:	b111      	cbz	r1, 800aff4 <_reclaim_reent+0x2c>
 800afee:	4620      	mov	r0, r4
 800aff0:	f000 f88a 	bl	800b108 <_free_r>
 800aff4:	69e1      	ldr	r1, [r4, #28]
 800aff6:	b111      	cbz	r1, 800affe <_reclaim_reent+0x36>
 800aff8:	4620      	mov	r0, r4
 800affa:	f000 f885 	bl	800b108 <_free_r>
 800affe:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800b000:	b111      	cbz	r1, 800b008 <_reclaim_reent+0x40>
 800b002:	4620      	mov	r0, r4
 800b004:	f000 f880 	bl	800b108 <_free_r>
 800b008:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b00a:	b111      	cbz	r1, 800b012 <_reclaim_reent+0x4a>
 800b00c:	4620      	mov	r0, r4
 800b00e:	f000 f87b 	bl	800b108 <_free_r>
 800b012:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800b014:	b111      	cbz	r1, 800b01c <_reclaim_reent+0x54>
 800b016:	4620      	mov	r0, r4
 800b018:	f000 f876 	bl	800b108 <_free_r>
 800b01c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800b01e:	b111      	cbz	r1, 800b026 <_reclaim_reent+0x5e>
 800b020:	4620      	mov	r0, r4
 800b022:	f000 f871 	bl	800b108 <_free_r>
 800b026:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800b028:	b111      	cbz	r1, 800b030 <_reclaim_reent+0x68>
 800b02a:	4620      	mov	r0, r4
 800b02c:	f000 f86c 	bl	800b108 <_free_r>
 800b030:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800b032:	b111      	cbz	r1, 800b03a <_reclaim_reent+0x72>
 800b034:	4620      	mov	r0, r4
 800b036:	f000 f867 	bl	800b108 <_free_r>
 800b03a:	6a23      	ldr	r3, [r4, #32]
 800b03c:	b1b3      	cbz	r3, 800b06c <_reclaim_reent+0xa4>
 800b03e:	4620      	mov	r0, r4
 800b040:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b044:	4718      	bx	r3
 800b046:	5949      	ldr	r1, [r1, r5]
 800b048:	b941      	cbnz	r1, 800b05c <_reclaim_reent+0x94>
 800b04a:	3504      	adds	r5, #4
 800b04c:	69e3      	ldr	r3, [r4, #28]
 800b04e:	2d80      	cmp	r5, #128	; 0x80
 800b050:	68d9      	ldr	r1, [r3, #12]
 800b052:	d1f8      	bne.n	800b046 <_reclaim_reent+0x7e>
 800b054:	4620      	mov	r0, r4
 800b056:	f000 f857 	bl	800b108 <_free_r>
 800b05a:	e7c0      	b.n	800afde <_reclaim_reent+0x16>
 800b05c:	680e      	ldr	r6, [r1, #0]
 800b05e:	4620      	mov	r0, r4
 800b060:	f000 f852 	bl	800b108 <_free_r>
 800b064:	4631      	mov	r1, r6
 800b066:	e7ef      	b.n	800b048 <_reclaim_reent+0x80>
 800b068:	2500      	movs	r5, #0
 800b06a:	e7ef      	b.n	800b04c <_reclaim_reent+0x84>
 800b06c:	bd70      	pop	{r4, r5, r6, pc}
 800b06e:	bf00      	nop
 800b070:	20000398 	.word	0x20000398

0800b074 <_sbrk_r>:
 800b074:	b538      	push	{r3, r4, r5, lr}
 800b076:	4d06      	ldr	r5, [pc, #24]	; (800b090 <_sbrk_r+0x1c>)
 800b078:	2300      	movs	r3, #0
 800b07a:	4604      	mov	r4, r0
 800b07c:	4608      	mov	r0, r1
 800b07e:	602b      	str	r3, [r5, #0]
 800b080:	f7f6 fd10 	bl	8001aa4 <_sbrk>
 800b084:	1c43      	adds	r3, r0, #1
 800b086:	d102      	bne.n	800b08e <_sbrk_r+0x1a>
 800b088:	682b      	ldr	r3, [r5, #0]
 800b08a:	b103      	cbz	r3, 800b08e <_sbrk_r+0x1a>
 800b08c:	6023      	str	r3, [r4, #0]
 800b08e:	bd38      	pop	{r3, r4, r5, pc}
 800b090:	20004008 	.word	0x20004008

0800b094 <__errno>:
 800b094:	4b01      	ldr	r3, [pc, #4]	; (800b09c <__errno+0x8>)
 800b096:	6818      	ldr	r0, [r3, #0]
 800b098:	4770      	bx	lr
 800b09a:	bf00      	nop
 800b09c:	20000398 	.word	0x20000398

0800b0a0 <__libc_init_array>:
 800b0a0:	b570      	push	{r4, r5, r6, lr}
 800b0a2:	4d0d      	ldr	r5, [pc, #52]	; (800b0d8 <__libc_init_array+0x38>)
 800b0a4:	4c0d      	ldr	r4, [pc, #52]	; (800b0dc <__libc_init_array+0x3c>)
 800b0a6:	1b64      	subs	r4, r4, r5
 800b0a8:	10a4      	asrs	r4, r4, #2
 800b0aa:	2600      	movs	r6, #0
 800b0ac:	42a6      	cmp	r6, r4
 800b0ae:	d109      	bne.n	800b0c4 <__libc_init_array+0x24>
 800b0b0:	4d0b      	ldr	r5, [pc, #44]	; (800b0e0 <__libc_init_array+0x40>)
 800b0b2:	4c0c      	ldr	r4, [pc, #48]	; (800b0e4 <__libc_init_array+0x44>)
 800b0b4:	f000 fbf6 	bl	800b8a4 <_init>
 800b0b8:	1b64      	subs	r4, r4, r5
 800b0ba:	10a4      	asrs	r4, r4, #2
 800b0bc:	2600      	movs	r6, #0
 800b0be:	42a6      	cmp	r6, r4
 800b0c0:	d105      	bne.n	800b0ce <__libc_init_array+0x2e>
 800b0c2:	bd70      	pop	{r4, r5, r6, pc}
 800b0c4:	f855 3b04 	ldr.w	r3, [r5], #4
 800b0c8:	4798      	blx	r3
 800b0ca:	3601      	adds	r6, #1
 800b0cc:	e7ee      	b.n	800b0ac <__libc_init_array+0xc>
 800b0ce:	f855 3b04 	ldr.w	r3, [r5], #4
 800b0d2:	4798      	blx	r3
 800b0d4:	3601      	adds	r6, #1
 800b0d6:	e7f2      	b.n	800b0be <__libc_init_array+0x1e>
 800b0d8:	0800bd24 	.word	0x0800bd24
 800b0dc:	0800bd24 	.word	0x0800bd24
 800b0e0:	0800bd24 	.word	0x0800bd24
 800b0e4:	0800bd28 	.word	0x0800bd28

0800b0e8 <__retarget_lock_acquire_recursive>:
 800b0e8:	4770      	bx	lr

0800b0ea <__retarget_lock_release_recursive>:
 800b0ea:	4770      	bx	lr

0800b0ec <memcpy>:
 800b0ec:	440a      	add	r2, r1
 800b0ee:	4291      	cmp	r1, r2
 800b0f0:	f100 33ff 	add.w	r3, r0, #4294967295
 800b0f4:	d100      	bne.n	800b0f8 <memcpy+0xc>
 800b0f6:	4770      	bx	lr
 800b0f8:	b510      	push	{r4, lr}
 800b0fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b0fe:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b102:	4291      	cmp	r1, r2
 800b104:	d1f9      	bne.n	800b0fa <memcpy+0xe>
 800b106:	bd10      	pop	{r4, pc}

0800b108 <_free_r>:
 800b108:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b10a:	2900      	cmp	r1, #0
 800b10c:	d044      	beq.n	800b198 <_free_r+0x90>
 800b10e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b112:	9001      	str	r0, [sp, #4]
 800b114:	2b00      	cmp	r3, #0
 800b116:	f1a1 0404 	sub.w	r4, r1, #4
 800b11a:	bfb8      	it	lt
 800b11c:	18e4      	addlt	r4, r4, r3
 800b11e:	f7ff ff05 	bl	800af2c <__malloc_lock>
 800b122:	4a1e      	ldr	r2, [pc, #120]	; (800b19c <_free_r+0x94>)
 800b124:	9801      	ldr	r0, [sp, #4]
 800b126:	6813      	ldr	r3, [r2, #0]
 800b128:	b933      	cbnz	r3, 800b138 <_free_r+0x30>
 800b12a:	6063      	str	r3, [r4, #4]
 800b12c:	6014      	str	r4, [r2, #0]
 800b12e:	b003      	add	sp, #12
 800b130:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b134:	f7ff bf00 	b.w	800af38 <__malloc_unlock>
 800b138:	42a3      	cmp	r3, r4
 800b13a:	d908      	bls.n	800b14e <_free_r+0x46>
 800b13c:	6825      	ldr	r5, [r4, #0]
 800b13e:	1961      	adds	r1, r4, r5
 800b140:	428b      	cmp	r3, r1
 800b142:	bf01      	itttt	eq
 800b144:	6819      	ldreq	r1, [r3, #0]
 800b146:	685b      	ldreq	r3, [r3, #4]
 800b148:	1949      	addeq	r1, r1, r5
 800b14a:	6021      	streq	r1, [r4, #0]
 800b14c:	e7ed      	b.n	800b12a <_free_r+0x22>
 800b14e:	461a      	mov	r2, r3
 800b150:	685b      	ldr	r3, [r3, #4]
 800b152:	b10b      	cbz	r3, 800b158 <_free_r+0x50>
 800b154:	42a3      	cmp	r3, r4
 800b156:	d9fa      	bls.n	800b14e <_free_r+0x46>
 800b158:	6811      	ldr	r1, [r2, #0]
 800b15a:	1855      	adds	r5, r2, r1
 800b15c:	42a5      	cmp	r5, r4
 800b15e:	d10b      	bne.n	800b178 <_free_r+0x70>
 800b160:	6824      	ldr	r4, [r4, #0]
 800b162:	4421      	add	r1, r4
 800b164:	1854      	adds	r4, r2, r1
 800b166:	42a3      	cmp	r3, r4
 800b168:	6011      	str	r1, [r2, #0]
 800b16a:	d1e0      	bne.n	800b12e <_free_r+0x26>
 800b16c:	681c      	ldr	r4, [r3, #0]
 800b16e:	685b      	ldr	r3, [r3, #4]
 800b170:	6053      	str	r3, [r2, #4]
 800b172:	440c      	add	r4, r1
 800b174:	6014      	str	r4, [r2, #0]
 800b176:	e7da      	b.n	800b12e <_free_r+0x26>
 800b178:	d902      	bls.n	800b180 <_free_r+0x78>
 800b17a:	230c      	movs	r3, #12
 800b17c:	6003      	str	r3, [r0, #0]
 800b17e:	e7d6      	b.n	800b12e <_free_r+0x26>
 800b180:	6825      	ldr	r5, [r4, #0]
 800b182:	1961      	adds	r1, r4, r5
 800b184:	428b      	cmp	r3, r1
 800b186:	bf04      	itt	eq
 800b188:	6819      	ldreq	r1, [r3, #0]
 800b18a:	685b      	ldreq	r3, [r3, #4]
 800b18c:	6063      	str	r3, [r4, #4]
 800b18e:	bf04      	itt	eq
 800b190:	1949      	addeq	r1, r1, r5
 800b192:	6021      	streq	r1, [r4, #0]
 800b194:	6054      	str	r4, [r2, #4]
 800b196:	e7ca      	b.n	800b12e <_free_r+0x26>
 800b198:	b003      	add	sp, #12
 800b19a:	bd30      	pop	{r4, r5, pc}
 800b19c:	20003ec8 	.word	0x20003ec8

0800b1a0 <__ssputs_r>:
 800b1a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b1a4:	688e      	ldr	r6, [r1, #8]
 800b1a6:	461f      	mov	r7, r3
 800b1a8:	42be      	cmp	r6, r7
 800b1aa:	680b      	ldr	r3, [r1, #0]
 800b1ac:	4682      	mov	sl, r0
 800b1ae:	460c      	mov	r4, r1
 800b1b0:	4690      	mov	r8, r2
 800b1b2:	d82c      	bhi.n	800b20e <__ssputs_r+0x6e>
 800b1b4:	898a      	ldrh	r2, [r1, #12]
 800b1b6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b1ba:	d026      	beq.n	800b20a <__ssputs_r+0x6a>
 800b1bc:	6965      	ldr	r5, [r4, #20]
 800b1be:	6909      	ldr	r1, [r1, #16]
 800b1c0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b1c4:	eba3 0901 	sub.w	r9, r3, r1
 800b1c8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b1cc:	1c7b      	adds	r3, r7, #1
 800b1ce:	444b      	add	r3, r9
 800b1d0:	106d      	asrs	r5, r5, #1
 800b1d2:	429d      	cmp	r5, r3
 800b1d4:	bf38      	it	cc
 800b1d6:	461d      	movcc	r5, r3
 800b1d8:	0553      	lsls	r3, r2, #21
 800b1da:	d527      	bpl.n	800b22c <__ssputs_r+0x8c>
 800b1dc:	4629      	mov	r1, r5
 800b1de:	f7ff fe25 	bl	800ae2c <_malloc_r>
 800b1e2:	4606      	mov	r6, r0
 800b1e4:	b360      	cbz	r0, 800b240 <__ssputs_r+0xa0>
 800b1e6:	6921      	ldr	r1, [r4, #16]
 800b1e8:	464a      	mov	r2, r9
 800b1ea:	f7ff ff7f 	bl	800b0ec <memcpy>
 800b1ee:	89a3      	ldrh	r3, [r4, #12]
 800b1f0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b1f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b1f8:	81a3      	strh	r3, [r4, #12]
 800b1fa:	6126      	str	r6, [r4, #16]
 800b1fc:	6165      	str	r5, [r4, #20]
 800b1fe:	444e      	add	r6, r9
 800b200:	eba5 0509 	sub.w	r5, r5, r9
 800b204:	6026      	str	r6, [r4, #0]
 800b206:	60a5      	str	r5, [r4, #8]
 800b208:	463e      	mov	r6, r7
 800b20a:	42be      	cmp	r6, r7
 800b20c:	d900      	bls.n	800b210 <__ssputs_r+0x70>
 800b20e:	463e      	mov	r6, r7
 800b210:	6820      	ldr	r0, [r4, #0]
 800b212:	4632      	mov	r2, r6
 800b214:	4641      	mov	r1, r8
 800b216:	f000 faab 	bl	800b770 <memmove>
 800b21a:	68a3      	ldr	r3, [r4, #8]
 800b21c:	1b9b      	subs	r3, r3, r6
 800b21e:	60a3      	str	r3, [r4, #8]
 800b220:	6823      	ldr	r3, [r4, #0]
 800b222:	4433      	add	r3, r6
 800b224:	6023      	str	r3, [r4, #0]
 800b226:	2000      	movs	r0, #0
 800b228:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b22c:	462a      	mov	r2, r5
 800b22e:	f000 fab9 	bl	800b7a4 <_realloc_r>
 800b232:	4606      	mov	r6, r0
 800b234:	2800      	cmp	r0, #0
 800b236:	d1e0      	bne.n	800b1fa <__ssputs_r+0x5a>
 800b238:	6921      	ldr	r1, [r4, #16]
 800b23a:	4650      	mov	r0, sl
 800b23c:	f7ff ff64 	bl	800b108 <_free_r>
 800b240:	230c      	movs	r3, #12
 800b242:	f8ca 3000 	str.w	r3, [sl]
 800b246:	89a3      	ldrh	r3, [r4, #12]
 800b248:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b24c:	81a3      	strh	r3, [r4, #12]
 800b24e:	f04f 30ff 	mov.w	r0, #4294967295
 800b252:	e7e9      	b.n	800b228 <__ssputs_r+0x88>

0800b254 <_svfiprintf_r>:
 800b254:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b258:	4698      	mov	r8, r3
 800b25a:	898b      	ldrh	r3, [r1, #12]
 800b25c:	061b      	lsls	r3, r3, #24
 800b25e:	b09d      	sub	sp, #116	; 0x74
 800b260:	4607      	mov	r7, r0
 800b262:	460d      	mov	r5, r1
 800b264:	4614      	mov	r4, r2
 800b266:	d50e      	bpl.n	800b286 <_svfiprintf_r+0x32>
 800b268:	690b      	ldr	r3, [r1, #16]
 800b26a:	b963      	cbnz	r3, 800b286 <_svfiprintf_r+0x32>
 800b26c:	2140      	movs	r1, #64	; 0x40
 800b26e:	f7ff fddd 	bl	800ae2c <_malloc_r>
 800b272:	6028      	str	r0, [r5, #0]
 800b274:	6128      	str	r0, [r5, #16]
 800b276:	b920      	cbnz	r0, 800b282 <_svfiprintf_r+0x2e>
 800b278:	230c      	movs	r3, #12
 800b27a:	603b      	str	r3, [r7, #0]
 800b27c:	f04f 30ff 	mov.w	r0, #4294967295
 800b280:	e0d0      	b.n	800b424 <_svfiprintf_r+0x1d0>
 800b282:	2340      	movs	r3, #64	; 0x40
 800b284:	616b      	str	r3, [r5, #20]
 800b286:	2300      	movs	r3, #0
 800b288:	9309      	str	r3, [sp, #36]	; 0x24
 800b28a:	2320      	movs	r3, #32
 800b28c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b290:	f8cd 800c 	str.w	r8, [sp, #12]
 800b294:	2330      	movs	r3, #48	; 0x30
 800b296:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800b43c <_svfiprintf_r+0x1e8>
 800b29a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b29e:	f04f 0901 	mov.w	r9, #1
 800b2a2:	4623      	mov	r3, r4
 800b2a4:	469a      	mov	sl, r3
 800b2a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b2aa:	b10a      	cbz	r2, 800b2b0 <_svfiprintf_r+0x5c>
 800b2ac:	2a25      	cmp	r2, #37	; 0x25
 800b2ae:	d1f9      	bne.n	800b2a4 <_svfiprintf_r+0x50>
 800b2b0:	ebba 0b04 	subs.w	fp, sl, r4
 800b2b4:	d00b      	beq.n	800b2ce <_svfiprintf_r+0x7a>
 800b2b6:	465b      	mov	r3, fp
 800b2b8:	4622      	mov	r2, r4
 800b2ba:	4629      	mov	r1, r5
 800b2bc:	4638      	mov	r0, r7
 800b2be:	f7ff ff6f 	bl	800b1a0 <__ssputs_r>
 800b2c2:	3001      	adds	r0, #1
 800b2c4:	f000 80a9 	beq.w	800b41a <_svfiprintf_r+0x1c6>
 800b2c8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b2ca:	445a      	add	r2, fp
 800b2cc:	9209      	str	r2, [sp, #36]	; 0x24
 800b2ce:	f89a 3000 	ldrb.w	r3, [sl]
 800b2d2:	2b00      	cmp	r3, #0
 800b2d4:	f000 80a1 	beq.w	800b41a <_svfiprintf_r+0x1c6>
 800b2d8:	2300      	movs	r3, #0
 800b2da:	f04f 32ff 	mov.w	r2, #4294967295
 800b2de:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b2e2:	f10a 0a01 	add.w	sl, sl, #1
 800b2e6:	9304      	str	r3, [sp, #16]
 800b2e8:	9307      	str	r3, [sp, #28]
 800b2ea:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b2ee:	931a      	str	r3, [sp, #104]	; 0x68
 800b2f0:	4654      	mov	r4, sl
 800b2f2:	2205      	movs	r2, #5
 800b2f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b2f8:	4850      	ldr	r0, [pc, #320]	; (800b43c <_svfiprintf_r+0x1e8>)
 800b2fa:	f7f4 ff71 	bl	80001e0 <memchr>
 800b2fe:	9a04      	ldr	r2, [sp, #16]
 800b300:	b9d8      	cbnz	r0, 800b33a <_svfiprintf_r+0xe6>
 800b302:	06d0      	lsls	r0, r2, #27
 800b304:	bf44      	itt	mi
 800b306:	2320      	movmi	r3, #32
 800b308:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b30c:	0711      	lsls	r1, r2, #28
 800b30e:	bf44      	itt	mi
 800b310:	232b      	movmi	r3, #43	; 0x2b
 800b312:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b316:	f89a 3000 	ldrb.w	r3, [sl]
 800b31a:	2b2a      	cmp	r3, #42	; 0x2a
 800b31c:	d015      	beq.n	800b34a <_svfiprintf_r+0xf6>
 800b31e:	9a07      	ldr	r2, [sp, #28]
 800b320:	4654      	mov	r4, sl
 800b322:	2000      	movs	r0, #0
 800b324:	f04f 0c0a 	mov.w	ip, #10
 800b328:	4621      	mov	r1, r4
 800b32a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b32e:	3b30      	subs	r3, #48	; 0x30
 800b330:	2b09      	cmp	r3, #9
 800b332:	d94d      	bls.n	800b3d0 <_svfiprintf_r+0x17c>
 800b334:	b1b0      	cbz	r0, 800b364 <_svfiprintf_r+0x110>
 800b336:	9207      	str	r2, [sp, #28]
 800b338:	e014      	b.n	800b364 <_svfiprintf_r+0x110>
 800b33a:	eba0 0308 	sub.w	r3, r0, r8
 800b33e:	fa09 f303 	lsl.w	r3, r9, r3
 800b342:	4313      	orrs	r3, r2
 800b344:	9304      	str	r3, [sp, #16]
 800b346:	46a2      	mov	sl, r4
 800b348:	e7d2      	b.n	800b2f0 <_svfiprintf_r+0x9c>
 800b34a:	9b03      	ldr	r3, [sp, #12]
 800b34c:	1d19      	adds	r1, r3, #4
 800b34e:	681b      	ldr	r3, [r3, #0]
 800b350:	9103      	str	r1, [sp, #12]
 800b352:	2b00      	cmp	r3, #0
 800b354:	bfbb      	ittet	lt
 800b356:	425b      	neglt	r3, r3
 800b358:	f042 0202 	orrlt.w	r2, r2, #2
 800b35c:	9307      	strge	r3, [sp, #28]
 800b35e:	9307      	strlt	r3, [sp, #28]
 800b360:	bfb8      	it	lt
 800b362:	9204      	strlt	r2, [sp, #16]
 800b364:	7823      	ldrb	r3, [r4, #0]
 800b366:	2b2e      	cmp	r3, #46	; 0x2e
 800b368:	d10c      	bne.n	800b384 <_svfiprintf_r+0x130>
 800b36a:	7863      	ldrb	r3, [r4, #1]
 800b36c:	2b2a      	cmp	r3, #42	; 0x2a
 800b36e:	d134      	bne.n	800b3da <_svfiprintf_r+0x186>
 800b370:	9b03      	ldr	r3, [sp, #12]
 800b372:	1d1a      	adds	r2, r3, #4
 800b374:	681b      	ldr	r3, [r3, #0]
 800b376:	9203      	str	r2, [sp, #12]
 800b378:	2b00      	cmp	r3, #0
 800b37a:	bfb8      	it	lt
 800b37c:	f04f 33ff 	movlt.w	r3, #4294967295
 800b380:	3402      	adds	r4, #2
 800b382:	9305      	str	r3, [sp, #20]
 800b384:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800b44c <_svfiprintf_r+0x1f8>
 800b388:	7821      	ldrb	r1, [r4, #0]
 800b38a:	2203      	movs	r2, #3
 800b38c:	4650      	mov	r0, sl
 800b38e:	f7f4 ff27 	bl	80001e0 <memchr>
 800b392:	b138      	cbz	r0, 800b3a4 <_svfiprintf_r+0x150>
 800b394:	9b04      	ldr	r3, [sp, #16]
 800b396:	eba0 000a 	sub.w	r0, r0, sl
 800b39a:	2240      	movs	r2, #64	; 0x40
 800b39c:	4082      	lsls	r2, r0
 800b39e:	4313      	orrs	r3, r2
 800b3a0:	3401      	adds	r4, #1
 800b3a2:	9304      	str	r3, [sp, #16]
 800b3a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b3a8:	4825      	ldr	r0, [pc, #148]	; (800b440 <_svfiprintf_r+0x1ec>)
 800b3aa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b3ae:	2206      	movs	r2, #6
 800b3b0:	f7f4 ff16 	bl	80001e0 <memchr>
 800b3b4:	2800      	cmp	r0, #0
 800b3b6:	d038      	beq.n	800b42a <_svfiprintf_r+0x1d6>
 800b3b8:	4b22      	ldr	r3, [pc, #136]	; (800b444 <_svfiprintf_r+0x1f0>)
 800b3ba:	bb1b      	cbnz	r3, 800b404 <_svfiprintf_r+0x1b0>
 800b3bc:	9b03      	ldr	r3, [sp, #12]
 800b3be:	3307      	adds	r3, #7
 800b3c0:	f023 0307 	bic.w	r3, r3, #7
 800b3c4:	3308      	adds	r3, #8
 800b3c6:	9303      	str	r3, [sp, #12]
 800b3c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b3ca:	4433      	add	r3, r6
 800b3cc:	9309      	str	r3, [sp, #36]	; 0x24
 800b3ce:	e768      	b.n	800b2a2 <_svfiprintf_r+0x4e>
 800b3d0:	fb0c 3202 	mla	r2, ip, r2, r3
 800b3d4:	460c      	mov	r4, r1
 800b3d6:	2001      	movs	r0, #1
 800b3d8:	e7a6      	b.n	800b328 <_svfiprintf_r+0xd4>
 800b3da:	2300      	movs	r3, #0
 800b3dc:	3401      	adds	r4, #1
 800b3de:	9305      	str	r3, [sp, #20]
 800b3e0:	4619      	mov	r1, r3
 800b3e2:	f04f 0c0a 	mov.w	ip, #10
 800b3e6:	4620      	mov	r0, r4
 800b3e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b3ec:	3a30      	subs	r2, #48	; 0x30
 800b3ee:	2a09      	cmp	r2, #9
 800b3f0:	d903      	bls.n	800b3fa <_svfiprintf_r+0x1a6>
 800b3f2:	2b00      	cmp	r3, #0
 800b3f4:	d0c6      	beq.n	800b384 <_svfiprintf_r+0x130>
 800b3f6:	9105      	str	r1, [sp, #20]
 800b3f8:	e7c4      	b.n	800b384 <_svfiprintf_r+0x130>
 800b3fa:	fb0c 2101 	mla	r1, ip, r1, r2
 800b3fe:	4604      	mov	r4, r0
 800b400:	2301      	movs	r3, #1
 800b402:	e7f0      	b.n	800b3e6 <_svfiprintf_r+0x192>
 800b404:	ab03      	add	r3, sp, #12
 800b406:	9300      	str	r3, [sp, #0]
 800b408:	462a      	mov	r2, r5
 800b40a:	4b0f      	ldr	r3, [pc, #60]	; (800b448 <_svfiprintf_r+0x1f4>)
 800b40c:	a904      	add	r1, sp, #16
 800b40e:	4638      	mov	r0, r7
 800b410:	f3af 8000 	nop.w
 800b414:	1c42      	adds	r2, r0, #1
 800b416:	4606      	mov	r6, r0
 800b418:	d1d6      	bne.n	800b3c8 <_svfiprintf_r+0x174>
 800b41a:	89ab      	ldrh	r3, [r5, #12]
 800b41c:	065b      	lsls	r3, r3, #25
 800b41e:	f53f af2d 	bmi.w	800b27c <_svfiprintf_r+0x28>
 800b422:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b424:	b01d      	add	sp, #116	; 0x74
 800b426:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b42a:	ab03      	add	r3, sp, #12
 800b42c:	9300      	str	r3, [sp, #0]
 800b42e:	462a      	mov	r2, r5
 800b430:	4b05      	ldr	r3, [pc, #20]	; (800b448 <_svfiprintf_r+0x1f4>)
 800b432:	a904      	add	r1, sp, #16
 800b434:	4638      	mov	r0, r7
 800b436:	f000 f879 	bl	800b52c <_printf_i>
 800b43a:	e7eb      	b.n	800b414 <_svfiprintf_r+0x1c0>
 800b43c:	0800bce8 	.word	0x0800bce8
 800b440:	0800bcf2 	.word	0x0800bcf2
 800b444:	00000000 	.word	0x00000000
 800b448:	0800b1a1 	.word	0x0800b1a1
 800b44c:	0800bcee 	.word	0x0800bcee

0800b450 <_printf_common>:
 800b450:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b454:	4616      	mov	r6, r2
 800b456:	4699      	mov	r9, r3
 800b458:	688a      	ldr	r2, [r1, #8]
 800b45a:	690b      	ldr	r3, [r1, #16]
 800b45c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b460:	4293      	cmp	r3, r2
 800b462:	bfb8      	it	lt
 800b464:	4613      	movlt	r3, r2
 800b466:	6033      	str	r3, [r6, #0]
 800b468:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b46c:	4607      	mov	r7, r0
 800b46e:	460c      	mov	r4, r1
 800b470:	b10a      	cbz	r2, 800b476 <_printf_common+0x26>
 800b472:	3301      	adds	r3, #1
 800b474:	6033      	str	r3, [r6, #0]
 800b476:	6823      	ldr	r3, [r4, #0]
 800b478:	0699      	lsls	r1, r3, #26
 800b47a:	bf42      	ittt	mi
 800b47c:	6833      	ldrmi	r3, [r6, #0]
 800b47e:	3302      	addmi	r3, #2
 800b480:	6033      	strmi	r3, [r6, #0]
 800b482:	6825      	ldr	r5, [r4, #0]
 800b484:	f015 0506 	ands.w	r5, r5, #6
 800b488:	d106      	bne.n	800b498 <_printf_common+0x48>
 800b48a:	f104 0a19 	add.w	sl, r4, #25
 800b48e:	68e3      	ldr	r3, [r4, #12]
 800b490:	6832      	ldr	r2, [r6, #0]
 800b492:	1a9b      	subs	r3, r3, r2
 800b494:	42ab      	cmp	r3, r5
 800b496:	dc26      	bgt.n	800b4e6 <_printf_common+0x96>
 800b498:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b49c:	1e13      	subs	r3, r2, #0
 800b49e:	6822      	ldr	r2, [r4, #0]
 800b4a0:	bf18      	it	ne
 800b4a2:	2301      	movne	r3, #1
 800b4a4:	0692      	lsls	r2, r2, #26
 800b4a6:	d42b      	bmi.n	800b500 <_printf_common+0xb0>
 800b4a8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b4ac:	4649      	mov	r1, r9
 800b4ae:	4638      	mov	r0, r7
 800b4b0:	47c0      	blx	r8
 800b4b2:	3001      	adds	r0, #1
 800b4b4:	d01e      	beq.n	800b4f4 <_printf_common+0xa4>
 800b4b6:	6823      	ldr	r3, [r4, #0]
 800b4b8:	6922      	ldr	r2, [r4, #16]
 800b4ba:	f003 0306 	and.w	r3, r3, #6
 800b4be:	2b04      	cmp	r3, #4
 800b4c0:	bf02      	ittt	eq
 800b4c2:	68e5      	ldreq	r5, [r4, #12]
 800b4c4:	6833      	ldreq	r3, [r6, #0]
 800b4c6:	1aed      	subeq	r5, r5, r3
 800b4c8:	68a3      	ldr	r3, [r4, #8]
 800b4ca:	bf0c      	ite	eq
 800b4cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b4d0:	2500      	movne	r5, #0
 800b4d2:	4293      	cmp	r3, r2
 800b4d4:	bfc4      	itt	gt
 800b4d6:	1a9b      	subgt	r3, r3, r2
 800b4d8:	18ed      	addgt	r5, r5, r3
 800b4da:	2600      	movs	r6, #0
 800b4dc:	341a      	adds	r4, #26
 800b4de:	42b5      	cmp	r5, r6
 800b4e0:	d11a      	bne.n	800b518 <_printf_common+0xc8>
 800b4e2:	2000      	movs	r0, #0
 800b4e4:	e008      	b.n	800b4f8 <_printf_common+0xa8>
 800b4e6:	2301      	movs	r3, #1
 800b4e8:	4652      	mov	r2, sl
 800b4ea:	4649      	mov	r1, r9
 800b4ec:	4638      	mov	r0, r7
 800b4ee:	47c0      	blx	r8
 800b4f0:	3001      	adds	r0, #1
 800b4f2:	d103      	bne.n	800b4fc <_printf_common+0xac>
 800b4f4:	f04f 30ff 	mov.w	r0, #4294967295
 800b4f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b4fc:	3501      	adds	r5, #1
 800b4fe:	e7c6      	b.n	800b48e <_printf_common+0x3e>
 800b500:	18e1      	adds	r1, r4, r3
 800b502:	1c5a      	adds	r2, r3, #1
 800b504:	2030      	movs	r0, #48	; 0x30
 800b506:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b50a:	4422      	add	r2, r4
 800b50c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b510:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b514:	3302      	adds	r3, #2
 800b516:	e7c7      	b.n	800b4a8 <_printf_common+0x58>
 800b518:	2301      	movs	r3, #1
 800b51a:	4622      	mov	r2, r4
 800b51c:	4649      	mov	r1, r9
 800b51e:	4638      	mov	r0, r7
 800b520:	47c0      	blx	r8
 800b522:	3001      	adds	r0, #1
 800b524:	d0e6      	beq.n	800b4f4 <_printf_common+0xa4>
 800b526:	3601      	adds	r6, #1
 800b528:	e7d9      	b.n	800b4de <_printf_common+0x8e>
	...

0800b52c <_printf_i>:
 800b52c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b530:	7e0f      	ldrb	r7, [r1, #24]
 800b532:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b534:	2f78      	cmp	r7, #120	; 0x78
 800b536:	4691      	mov	r9, r2
 800b538:	4680      	mov	r8, r0
 800b53a:	460c      	mov	r4, r1
 800b53c:	469a      	mov	sl, r3
 800b53e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b542:	d807      	bhi.n	800b554 <_printf_i+0x28>
 800b544:	2f62      	cmp	r7, #98	; 0x62
 800b546:	d80a      	bhi.n	800b55e <_printf_i+0x32>
 800b548:	2f00      	cmp	r7, #0
 800b54a:	f000 80d4 	beq.w	800b6f6 <_printf_i+0x1ca>
 800b54e:	2f58      	cmp	r7, #88	; 0x58
 800b550:	f000 80c0 	beq.w	800b6d4 <_printf_i+0x1a8>
 800b554:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b558:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b55c:	e03a      	b.n	800b5d4 <_printf_i+0xa8>
 800b55e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b562:	2b15      	cmp	r3, #21
 800b564:	d8f6      	bhi.n	800b554 <_printf_i+0x28>
 800b566:	a101      	add	r1, pc, #4	; (adr r1, 800b56c <_printf_i+0x40>)
 800b568:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b56c:	0800b5c5 	.word	0x0800b5c5
 800b570:	0800b5d9 	.word	0x0800b5d9
 800b574:	0800b555 	.word	0x0800b555
 800b578:	0800b555 	.word	0x0800b555
 800b57c:	0800b555 	.word	0x0800b555
 800b580:	0800b555 	.word	0x0800b555
 800b584:	0800b5d9 	.word	0x0800b5d9
 800b588:	0800b555 	.word	0x0800b555
 800b58c:	0800b555 	.word	0x0800b555
 800b590:	0800b555 	.word	0x0800b555
 800b594:	0800b555 	.word	0x0800b555
 800b598:	0800b6dd 	.word	0x0800b6dd
 800b59c:	0800b605 	.word	0x0800b605
 800b5a0:	0800b697 	.word	0x0800b697
 800b5a4:	0800b555 	.word	0x0800b555
 800b5a8:	0800b555 	.word	0x0800b555
 800b5ac:	0800b6ff 	.word	0x0800b6ff
 800b5b0:	0800b555 	.word	0x0800b555
 800b5b4:	0800b605 	.word	0x0800b605
 800b5b8:	0800b555 	.word	0x0800b555
 800b5bc:	0800b555 	.word	0x0800b555
 800b5c0:	0800b69f 	.word	0x0800b69f
 800b5c4:	682b      	ldr	r3, [r5, #0]
 800b5c6:	1d1a      	adds	r2, r3, #4
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	602a      	str	r2, [r5, #0]
 800b5cc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b5d0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b5d4:	2301      	movs	r3, #1
 800b5d6:	e09f      	b.n	800b718 <_printf_i+0x1ec>
 800b5d8:	6820      	ldr	r0, [r4, #0]
 800b5da:	682b      	ldr	r3, [r5, #0]
 800b5dc:	0607      	lsls	r7, r0, #24
 800b5de:	f103 0104 	add.w	r1, r3, #4
 800b5e2:	6029      	str	r1, [r5, #0]
 800b5e4:	d501      	bpl.n	800b5ea <_printf_i+0xbe>
 800b5e6:	681e      	ldr	r6, [r3, #0]
 800b5e8:	e003      	b.n	800b5f2 <_printf_i+0xc6>
 800b5ea:	0646      	lsls	r6, r0, #25
 800b5ec:	d5fb      	bpl.n	800b5e6 <_printf_i+0xba>
 800b5ee:	f9b3 6000 	ldrsh.w	r6, [r3]
 800b5f2:	2e00      	cmp	r6, #0
 800b5f4:	da03      	bge.n	800b5fe <_printf_i+0xd2>
 800b5f6:	232d      	movs	r3, #45	; 0x2d
 800b5f8:	4276      	negs	r6, r6
 800b5fa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b5fe:	485a      	ldr	r0, [pc, #360]	; (800b768 <_printf_i+0x23c>)
 800b600:	230a      	movs	r3, #10
 800b602:	e012      	b.n	800b62a <_printf_i+0xfe>
 800b604:	682b      	ldr	r3, [r5, #0]
 800b606:	6820      	ldr	r0, [r4, #0]
 800b608:	1d19      	adds	r1, r3, #4
 800b60a:	6029      	str	r1, [r5, #0]
 800b60c:	0605      	lsls	r5, r0, #24
 800b60e:	d501      	bpl.n	800b614 <_printf_i+0xe8>
 800b610:	681e      	ldr	r6, [r3, #0]
 800b612:	e002      	b.n	800b61a <_printf_i+0xee>
 800b614:	0641      	lsls	r1, r0, #25
 800b616:	d5fb      	bpl.n	800b610 <_printf_i+0xe4>
 800b618:	881e      	ldrh	r6, [r3, #0]
 800b61a:	4853      	ldr	r0, [pc, #332]	; (800b768 <_printf_i+0x23c>)
 800b61c:	2f6f      	cmp	r7, #111	; 0x6f
 800b61e:	bf0c      	ite	eq
 800b620:	2308      	moveq	r3, #8
 800b622:	230a      	movne	r3, #10
 800b624:	2100      	movs	r1, #0
 800b626:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b62a:	6865      	ldr	r5, [r4, #4]
 800b62c:	60a5      	str	r5, [r4, #8]
 800b62e:	2d00      	cmp	r5, #0
 800b630:	bfa2      	ittt	ge
 800b632:	6821      	ldrge	r1, [r4, #0]
 800b634:	f021 0104 	bicge.w	r1, r1, #4
 800b638:	6021      	strge	r1, [r4, #0]
 800b63a:	b90e      	cbnz	r6, 800b640 <_printf_i+0x114>
 800b63c:	2d00      	cmp	r5, #0
 800b63e:	d04b      	beq.n	800b6d8 <_printf_i+0x1ac>
 800b640:	4615      	mov	r5, r2
 800b642:	fbb6 f1f3 	udiv	r1, r6, r3
 800b646:	fb03 6711 	mls	r7, r3, r1, r6
 800b64a:	5dc7      	ldrb	r7, [r0, r7]
 800b64c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b650:	4637      	mov	r7, r6
 800b652:	42bb      	cmp	r3, r7
 800b654:	460e      	mov	r6, r1
 800b656:	d9f4      	bls.n	800b642 <_printf_i+0x116>
 800b658:	2b08      	cmp	r3, #8
 800b65a:	d10b      	bne.n	800b674 <_printf_i+0x148>
 800b65c:	6823      	ldr	r3, [r4, #0]
 800b65e:	07de      	lsls	r6, r3, #31
 800b660:	d508      	bpl.n	800b674 <_printf_i+0x148>
 800b662:	6923      	ldr	r3, [r4, #16]
 800b664:	6861      	ldr	r1, [r4, #4]
 800b666:	4299      	cmp	r1, r3
 800b668:	bfde      	ittt	le
 800b66a:	2330      	movle	r3, #48	; 0x30
 800b66c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b670:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b674:	1b52      	subs	r2, r2, r5
 800b676:	6122      	str	r2, [r4, #16]
 800b678:	f8cd a000 	str.w	sl, [sp]
 800b67c:	464b      	mov	r3, r9
 800b67e:	aa03      	add	r2, sp, #12
 800b680:	4621      	mov	r1, r4
 800b682:	4640      	mov	r0, r8
 800b684:	f7ff fee4 	bl	800b450 <_printf_common>
 800b688:	3001      	adds	r0, #1
 800b68a:	d14a      	bne.n	800b722 <_printf_i+0x1f6>
 800b68c:	f04f 30ff 	mov.w	r0, #4294967295
 800b690:	b004      	add	sp, #16
 800b692:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b696:	6823      	ldr	r3, [r4, #0]
 800b698:	f043 0320 	orr.w	r3, r3, #32
 800b69c:	6023      	str	r3, [r4, #0]
 800b69e:	4833      	ldr	r0, [pc, #204]	; (800b76c <_printf_i+0x240>)
 800b6a0:	2778      	movs	r7, #120	; 0x78
 800b6a2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800b6a6:	6823      	ldr	r3, [r4, #0]
 800b6a8:	6829      	ldr	r1, [r5, #0]
 800b6aa:	061f      	lsls	r7, r3, #24
 800b6ac:	f851 6b04 	ldr.w	r6, [r1], #4
 800b6b0:	d402      	bmi.n	800b6b8 <_printf_i+0x18c>
 800b6b2:	065f      	lsls	r7, r3, #25
 800b6b4:	bf48      	it	mi
 800b6b6:	b2b6      	uxthmi	r6, r6
 800b6b8:	07df      	lsls	r7, r3, #31
 800b6ba:	bf48      	it	mi
 800b6bc:	f043 0320 	orrmi.w	r3, r3, #32
 800b6c0:	6029      	str	r1, [r5, #0]
 800b6c2:	bf48      	it	mi
 800b6c4:	6023      	strmi	r3, [r4, #0]
 800b6c6:	b91e      	cbnz	r6, 800b6d0 <_printf_i+0x1a4>
 800b6c8:	6823      	ldr	r3, [r4, #0]
 800b6ca:	f023 0320 	bic.w	r3, r3, #32
 800b6ce:	6023      	str	r3, [r4, #0]
 800b6d0:	2310      	movs	r3, #16
 800b6d2:	e7a7      	b.n	800b624 <_printf_i+0xf8>
 800b6d4:	4824      	ldr	r0, [pc, #144]	; (800b768 <_printf_i+0x23c>)
 800b6d6:	e7e4      	b.n	800b6a2 <_printf_i+0x176>
 800b6d8:	4615      	mov	r5, r2
 800b6da:	e7bd      	b.n	800b658 <_printf_i+0x12c>
 800b6dc:	682b      	ldr	r3, [r5, #0]
 800b6de:	6826      	ldr	r6, [r4, #0]
 800b6e0:	6961      	ldr	r1, [r4, #20]
 800b6e2:	1d18      	adds	r0, r3, #4
 800b6e4:	6028      	str	r0, [r5, #0]
 800b6e6:	0635      	lsls	r5, r6, #24
 800b6e8:	681b      	ldr	r3, [r3, #0]
 800b6ea:	d501      	bpl.n	800b6f0 <_printf_i+0x1c4>
 800b6ec:	6019      	str	r1, [r3, #0]
 800b6ee:	e002      	b.n	800b6f6 <_printf_i+0x1ca>
 800b6f0:	0670      	lsls	r0, r6, #25
 800b6f2:	d5fb      	bpl.n	800b6ec <_printf_i+0x1c0>
 800b6f4:	8019      	strh	r1, [r3, #0]
 800b6f6:	2300      	movs	r3, #0
 800b6f8:	6123      	str	r3, [r4, #16]
 800b6fa:	4615      	mov	r5, r2
 800b6fc:	e7bc      	b.n	800b678 <_printf_i+0x14c>
 800b6fe:	682b      	ldr	r3, [r5, #0]
 800b700:	1d1a      	adds	r2, r3, #4
 800b702:	602a      	str	r2, [r5, #0]
 800b704:	681d      	ldr	r5, [r3, #0]
 800b706:	6862      	ldr	r2, [r4, #4]
 800b708:	2100      	movs	r1, #0
 800b70a:	4628      	mov	r0, r5
 800b70c:	f7f4 fd68 	bl	80001e0 <memchr>
 800b710:	b108      	cbz	r0, 800b716 <_printf_i+0x1ea>
 800b712:	1b40      	subs	r0, r0, r5
 800b714:	6060      	str	r0, [r4, #4]
 800b716:	6863      	ldr	r3, [r4, #4]
 800b718:	6123      	str	r3, [r4, #16]
 800b71a:	2300      	movs	r3, #0
 800b71c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b720:	e7aa      	b.n	800b678 <_printf_i+0x14c>
 800b722:	6923      	ldr	r3, [r4, #16]
 800b724:	462a      	mov	r2, r5
 800b726:	4649      	mov	r1, r9
 800b728:	4640      	mov	r0, r8
 800b72a:	47d0      	blx	sl
 800b72c:	3001      	adds	r0, #1
 800b72e:	d0ad      	beq.n	800b68c <_printf_i+0x160>
 800b730:	6823      	ldr	r3, [r4, #0]
 800b732:	079b      	lsls	r3, r3, #30
 800b734:	d413      	bmi.n	800b75e <_printf_i+0x232>
 800b736:	68e0      	ldr	r0, [r4, #12]
 800b738:	9b03      	ldr	r3, [sp, #12]
 800b73a:	4298      	cmp	r0, r3
 800b73c:	bfb8      	it	lt
 800b73e:	4618      	movlt	r0, r3
 800b740:	e7a6      	b.n	800b690 <_printf_i+0x164>
 800b742:	2301      	movs	r3, #1
 800b744:	4632      	mov	r2, r6
 800b746:	4649      	mov	r1, r9
 800b748:	4640      	mov	r0, r8
 800b74a:	47d0      	blx	sl
 800b74c:	3001      	adds	r0, #1
 800b74e:	d09d      	beq.n	800b68c <_printf_i+0x160>
 800b750:	3501      	adds	r5, #1
 800b752:	68e3      	ldr	r3, [r4, #12]
 800b754:	9903      	ldr	r1, [sp, #12]
 800b756:	1a5b      	subs	r3, r3, r1
 800b758:	42ab      	cmp	r3, r5
 800b75a:	dcf2      	bgt.n	800b742 <_printf_i+0x216>
 800b75c:	e7eb      	b.n	800b736 <_printf_i+0x20a>
 800b75e:	2500      	movs	r5, #0
 800b760:	f104 0619 	add.w	r6, r4, #25
 800b764:	e7f5      	b.n	800b752 <_printf_i+0x226>
 800b766:	bf00      	nop
 800b768:	0800bcf9 	.word	0x0800bcf9
 800b76c:	0800bd0a 	.word	0x0800bd0a

0800b770 <memmove>:
 800b770:	4288      	cmp	r0, r1
 800b772:	b510      	push	{r4, lr}
 800b774:	eb01 0402 	add.w	r4, r1, r2
 800b778:	d902      	bls.n	800b780 <memmove+0x10>
 800b77a:	4284      	cmp	r4, r0
 800b77c:	4623      	mov	r3, r4
 800b77e:	d807      	bhi.n	800b790 <memmove+0x20>
 800b780:	1e43      	subs	r3, r0, #1
 800b782:	42a1      	cmp	r1, r4
 800b784:	d008      	beq.n	800b798 <memmove+0x28>
 800b786:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b78a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b78e:	e7f8      	b.n	800b782 <memmove+0x12>
 800b790:	4402      	add	r2, r0
 800b792:	4601      	mov	r1, r0
 800b794:	428a      	cmp	r2, r1
 800b796:	d100      	bne.n	800b79a <memmove+0x2a>
 800b798:	bd10      	pop	{r4, pc}
 800b79a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b79e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b7a2:	e7f7      	b.n	800b794 <memmove+0x24>

0800b7a4 <_realloc_r>:
 800b7a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b7a8:	4680      	mov	r8, r0
 800b7aa:	4614      	mov	r4, r2
 800b7ac:	460e      	mov	r6, r1
 800b7ae:	b921      	cbnz	r1, 800b7ba <_realloc_r+0x16>
 800b7b0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b7b4:	4611      	mov	r1, r2
 800b7b6:	f7ff bb39 	b.w	800ae2c <_malloc_r>
 800b7ba:	b92a      	cbnz	r2, 800b7c8 <_realloc_r+0x24>
 800b7bc:	f7ff fca4 	bl	800b108 <_free_r>
 800b7c0:	4625      	mov	r5, r4
 800b7c2:	4628      	mov	r0, r5
 800b7c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b7c8:	f000 f81b 	bl	800b802 <_malloc_usable_size_r>
 800b7cc:	4284      	cmp	r4, r0
 800b7ce:	4607      	mov	r7, r0
 800b7d0:	d802      	bhi.n	800b7d8 <_realloc_r+0x34>
 800b7d2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b7d6:	d812      	bhi.n	800b7fe <_realloc_r+0x5a>
 800b7d8:	4621      	mov	r1, r4
 800b7da:	4640      	mov	r0, r8
 800b7dc:	f7ff fb26 	bl	800ae2c <_malloc_r>
 800b7e0:	4605      	mov	r5, r0
 800b7e2:	2800      	cmp	r0, #0
 800b7e4:	d0ed      	beq.n	800b7c2 <_realloc_r+0x1e>
 800b7e6:	42bc      	cmp	r4, r7
 800b7e8:	4622      	mov	r2, r4
 800b7ea:	4631      	mov	r1, r6
 800b7ec:	bf28      	it	cs
 800b7ee:	463a      	movcs	r2, r7
 800b7f0:	f7ff fc7c 	bl	800b0ec <memcpy>
 800b7f4:	4631      	mov	r1, r6
 800b7f6:	4640      	mov	r0, r8
 800b7f8:	f7ff fc86 	bl	800b108 <_free_r>
 800b7fc:	e7e1      	b.n	800b7c2 <_realloc_r+0x1e>
 800b7fe:	4635      	mov	r5, r6
 800b800:	e7df      	b.n	800b7c2 <_realloc_r+0x1e>

0800b802 <_malloc_usable_size_r>:
 800b802:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b806:	1f18      	subs	r0, r3, #4
 800b808:	2b00      	cmp	r3, #0
 800b80a:	bfbc      	itt	lt
 800b80c:	580b      	ldrlt	r3, [r1, r0]
 800b80e:	18c0      	addlt	r0, r0, r3
 800b810:	4770      	bx	lr
	...

0800b814 <round>:
 800b814:	ec53 2b10 	vmov	r2, r3, d0
 800b818:	b570      	push	{r4, r5, r6, lr}
 800b81a:	f3c3 540a 	ubfx	r4, r3, #20, #11
 800b81e:	f2a4 30ff 	subw	r0, r4, #1023	; 0x3ff
 800b822:	2813      	cmp	r0, #19
 800b824:	ee10 5a10 	vmov	r5, s0
 800b828:	4619      	mov	r1, r3
 800b82a:	dc18      	bgt.n	800b85e <round+0x4a>
 800b82c:	2800      	cmp	r0, #0
 800b82e:	da09      	bge.n	800b844 <round+0x30>
 800b830:	3001      	adds	r0, #1
 800b832:	f003 4100 	and.w	r1, r3, #2147483648	; 0x80000000
 800b836:	d103      	bne.n	800b840 <round+0x2c>
 800b838:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 800b83c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800b840:	2300      	movs	r3, #0
 800b842:	e02a      	b.n	800b89a <round+0x86>
 800b844:	4c16      	ldr	r4, [pc, #88]	; (800b8a0 <round+0x8c>)
 800b846:	4104      	asrs	r4, r0
 800b848:	ea03 0604 	and.w	r6, r3, r4
 800b84c:	4316      	orrs	r6, r2
 800b84e:	d011      	beq.n	800b874 <round+0x60>
 800b850:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800b854:	4103      	asrs	r3, r0
 800b856:	440b      	add	r3, r1
 800b858:	ea23 0104 	bic.w	r1, r3, r4
 800b85c:	e7f0      	b.n	800b840 <round+0x2c>
 800b85e:	2833      	cmp	r0, #51	; 0x33
 800b860:	dd0b      	ble.n	800b87a <round+0x66>
 800b862:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800b866:	d105      	bne.n	800b874 <round+0x60>
 800b868:	ee10 0a10 	vmov	r0, s0
 800b86c:	f7f4 fd0e 	bl	800028c <__adddf3>
 800b870:	4602      	mov	r2, r0
 800b872:	460b      	mov	r3, r1
 800b874:	ec43 2b10 	vmov	d0, r2, r3
 800b878:	bd70      	pop	{r4, r5, r6, pc}
 800b87a:	f2a4 4613 	subw	r6, r4, #1043	; 0x413
 800b87e:	f04f 34ff 	mov.w	r4, #4294967295
 800b882:	40f4      	lsrs	r4, r6
 800b884:	4214      	tst	r4, r2
 800b886:	d0f5      	beq.n	800b874 <round+0x60>
 800b888:	f1c0 0033 	rsb	r0, r0, #51	; 0x33
 800b88c:	2301      	movs	r3, #1
 800b88e:	4083      	lsls	r3, r0
 800b890:	195b      	adds	r3, r3, r5
 800b892:	bf28      	it	cs
 800b894:	3101      	addcs	r1, #1
 800b896:	ea23 0304 	bic.w	r3, r3, r4
 800b89a:	461a      	mov	r2, r3
 800b89c:	460b      	mov	r3, r1
 800b89e:	e7e9      	b.n	800b874 <round+0x60>
 800b8a0:	000fffff 	.word	0x000fffff

0800b8a4 <_init>:
 800b8a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b8a6:	bf00      	nop
 800b8a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b8aa:	bc08      	pop	{r3}
 800b8ac:	469e      	mov	lr, r3
 800b8ae:	4770      	bx	lr

0800b8b0 <_fini>:
 800b8b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b8b2:	bf00      	nop
 800b8b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b8b6:	bc08      	pop	{r3}
 800b8b8:	469e      	mov	lr, r3
 800b8ba:	4770      	bx	lr
