;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -107, <-20
	DJN -1, @-20
	ADD <0, @1
	CMP -207, <-120
	CMP -207, <-120
	DAT #10, #10
	DJN -1, @-85
	SUB <110, 19
	DJN -1, @-85
	MOV #0, @1
	MOV #0, @1
	JMZ -4, 0
	SUB 100, 100
	SPL 0, <332
	SPL 0, <332
	SUB #0, @1
	CMP -207, <-120
	ADD #270, <1
	CMP @-127, 100
	SUB -0, -0
	CMP @-127, 100
	CMP @-127, 100
	ADD #270, <1
	SUB -0, -0
	SUB @121, 103
	ADD #270, <1
	SUB @121, 103
	SUB #0, @1
	DJN -1, @-85
	SLT 21, 0
	ADD #270, <1
	SUB -207, <-120
	MOV #0, @1
	SUB @-127, 100
	SUB @-127, 100
	ADD <-30, 9
	SUB #0, @1
	SUB #0, @1
	SUB -207, <-120
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	SUB -207, <-120
	SLT 10, 10
	SUB @-127, 100
	SUB @-127, 100
