// Seed: 3079257674
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  supply0 id_5;
  assign id_5 = 1'b0;
  wor id_6 = 1'h0;
  assign module_1.id_0 = 0;
  assign id_2 = id_4++;
  id_7(
      .id_0((1)), .id_1(), .id_2(1), .id_3(1'd0)
  );
  tri id_8 = id_5;
endmodule
module module_1 (
    input supply0 id_0,
    output tri1 id_1
);
  always_ff disable id_3;
  wire id_4;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4
  );
endmodule
