/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [14:0] _01_;
  wire [24:0] _02_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_1_0z;
  wire [21:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [16:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [10:0] celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = celloutsig_1_4z[4] ? celloutsig_1_1z : _00_;
  assign celloutsig_1_3z = !(celloutsig_1_2z[2] ? celloutsig_1_0z : celloutsig_1_0z);
  assign celloutsig_1_7z = !(celloutsig_1_6z ? celloutsig_1_4z[8] : celloutsig_1_6z);
  assign celloutsig_1_1z = ~((celloutsig_1_0z | in_data[134]) & celloutsig_1_0z);
  assign celloutsig_1_6z = ~((celloutsig_1_2z[16] | celloutsig_1_5z[9]) & celloutsig_1_1z);
  reg [29:0] _08_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _08_ <= 30'h00000000;
    else _08_ <= { in_data[60:51], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z };
  assign out_data[61:32] = _08_;
  reg [2:0] _09_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _09_ <= 3'h0;
    else _09_ <= celloutsig_0_0z;
  assign out_data[2:0] = _09_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 15'h0000;
    else _01_ <= celloutsig_1_10z[19:5];
  reg [24:0] _11_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _11_ <= 25'h0000000;
    else _11_ <= { celloutsig_1_10z[21:13], _01_, celloutsig_1_11z };
  assign { _02_[24:4], _00_, _02_[2:0] } = _11_;
  assign celloutsig_0_3z = in_data[33:27] / { 1'h1, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[144:136] <= in_data[154:146];
  assign celloutsig_1_19z = { celloutsig_1_2z[16:13], celloutsig_1_6z, celloutsig_1_3z } < { celloutsig_1_9z[4:0], celloutsig_1_6z };
  assign celloutsig_1_2z = celloutsig_1_0z ? in_data[112:96] : { in_data[183:168], 1'h0 };
  assign celloutsig_1_9z = celloutsig_1_3z ? celloutsig_1_5z[9:3] : { in_data[161:159], celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_1z, 1'h0 };
  assign celloutsig_1_8z = { celloutsig_1_2z[13:5], celloutsig_1_1z } != { in_data[142:134], celloutsig_1_0z };
  assign celloutsig_1_11z = { celloutsig_1_10z[19:12], celloutsig_1_7z } != { in_data[122:116], celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_0_1z = ^ in_data[40:33];
  assign celloutsig_0_0z = in_data[47:45] >> in_data[57:55];
  assign celloutsig_1_4z = { in_data[114:106], celloutsig_1_3z, celloutsig_1_1z } >> { celloutsig_1_2z[10:1], celloutsig_1_3z };
  assign celloutsig_1_5z = in_data[129:120] >> celloutsig_1_2z[16:7];
  assign celloutsig_0_2z = ~((in_data[77] & celloutsig_0_1z) | (celloutsig_0_1z & in_data[72]));
  assign { celloutsig_1_10z[21], celloutsig_1_10z[3:1], celloutsig_1_10z[20:4] } = { celloutsig_1_9z[5], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_2z } & { in_data[112], celloutsig_1_4z[1:0], celloutsig_1_8z, in_data[111:104], celloutsig_1_4z[10:2] };
  assign _02_[3] = _00_;
  assign celloutsig_1_10z[0] = celloutsig_1_10z[1];
  assign { out_data[128], out_data[96] } = { celloutsig_1_18z, celloutsig_1_19z };
endmodule
