/* Generated by Yosys 0.38 (git sha1 543faed9c8c, clang++ 17.0.6 -fPIC -Os) */

module EF_I2C_APB(PCLK, PRESETn, PWRITE, PWDATA, PADDR, PENABLE, PSEL, PREADY, PRDATA, scl_i, scl_o, scl_oen_o, sda_i, sda_o, sda_oen_o, i2c_irq);
  wire _0000_;
  wire _0001_;
  wire _0002_;
  wire _0003_;
  wire _0004_;
  wire _0005_;
  wire _0006_;
  wire _0007_;
  wire _0008_;
  wire _0009_;
  wire _0010_;
  wire _0011_;
  wire _0012_;
  wire _0013_;
  wire _0014_;
  wire _0015_;
  wire _0016_;
  wire _0017_;
  wire _0018_;
  wire _0019_;
  wire _0020_;
  wire _0021_;
  wire _0022_;
  wire _0023_;
  wire _0024_;
  wire _0025_;
  wire _0026_;
  wire _0027_;
  wire _0028_;
  wire _0029_;
  wire _0030_;
  wire _0031_;
  wire _0032_;
  wire _0033_;
  wire _0034_;
  wire _0035_;
  wire _0036_;
  wire _0037_;
  wire _0038_;
  wire _0039_;
  wire _0040_;
  wire _0041_;
  wire _0042_;
  wire _0043_;
  wire _0044_;
  wire _0045_;
  wire _0046_;
  wire _0047_;
  wire _0048_;
  wire _0049_;
  wire _0050_;
  wire _0051_;
  wire _0052_;
  wire _0053_;
  wire _0054_;
  wire _0055_;
  wire _0056_;
  wire _0057_;
  wire _0058_;
  wire _0059_;
  wire _0060_;
  wire _0061_;
  wire _0062_;
  wire _0063_;
  wire _0064_;
  wire _0065_;
  wire _0066_;
  wire _0067_;
  wire _0068_;
  wire _0069_;
  wire _0070_;
  wire _0071_;
  wire _0072_;
  wire _0073_;
  wire _0074_;
  wire _0075_;
  wire _0076_;
  wire _0077_;
  wire _0078_;
  wire _0079_;
  wire _0080_;
  wire _0081_;
  wire _0082_;
  wire _0083_;
  wire _0084_;
  wire _0085_;
  wire _0086_;
  wire _0087_;
  wire _0088_;
  wire _0089_;
  wire _0090_;
  wire _0091_;
  wire _0092_;
  wire _0093_;
  wire _0094_;
  wire _0095_;
  wire _0096_;
  wire _0097_;
  wire _0098_;
  wire _0099_;
  wire _0100_;
  wire _0101_;
  wire _0102_;
  wire _0103_;
  wire _0104_;
  wire _0105_;
  wire _0106_;
  wire _0107_;
  wire _0108_;
  wire _0109_;
  wire _0110_;
  wire _0111_;
  wire _0112_;
  wire _0113_;
  wire _0114_;
  wire _0115_;
  wire _0116_;
  wire _0117_;
  wire _0118_;
  wire _0119_;
  wire _0120_;
  wire _0121_;
  wire _0122_;
  wire _0123_;
  wire _0124_;
  wire _0125_;
  wire _0126_;
  wire _0127_;
  wire _0128_;
  wire _0129_;
  wire _0130_;
  wire _0131_;
  wire _0132_;
  wire _0133_;
  wire _0134_;
  wire _0135_;
  wire _0136_;
  wire _0137_;
  wire _0138_;
  wire _0139_;
  wire _0140_;
  wire _0141_;
  wire _0142_;
  wire _0143_;
  wire _0144_;
  wire _0145_;
  wire _0146_;
  wire _0147_;
  wire _0148_;
  wire _0149_;
  wire _0150_;
  wire _0151_;
  wire _0152_;
  wire _0153_;
  wire _0154_;
  wire _0155_;
  wire _0156_;
  wire _0157_;
  wire _0158_;
  wire _0159_;
  wire _0160_;
  wire _0161_;
  wire _0162_;
  wire _0163_;
  wire _0164_;
  wire _0165_;
  wire _0166_;
  wire _0167_;
  wire _0168_;
  wire _0169_;
  wire _0170_;
  wire _0171_;
  wire _0172_;
  wire _0173_;
  wire _0174_;
  wire _0175_;
  wire _0176_;
  wire _0177_;
  wire _0178_;
  wire _0179_;
  wire _0180_;
  wire _0181_;
  wire _0182_;
  wire _0183_;
  wire _0184_;
  wire _0185_;
  wire _0186_;
  wire _0187_;
  wire _0188_;
  wire _0189_;
  wire _0190_;
  wire _0191_;
  wire _0192_;
  wire _0193_;
  wire _0194_;
  wire _0195_;
  wire _0196_;
  wire _0197_;
  wire _0198_;
  wire _0199_;
  wire _0200_;
  wire _0201_;
  wire _0202_;
  wire _0203_;
  wire _0204_;
  wire _0205_;
  wire _0206_;
  wire _0207_;
  wire _0208_;
  wire _0209_;
  wire _0210_;
  wire _0211_;
  wire _0212_;
  wire _0213_;
  wire _0214_;
  wire _0215_;
  wire _0216_;
  wire _0217_;
  wire _0218_;
  wire _0219_;
  wire _0220_;
  wire _0221_;
  wire _0222_;
  wire _0223_;
  wire _0224_;
  wire _0225_;
  wire _0226_;
  wire _0227_;
  wire _0228_;
  wire _0229_;
  wire _0230_;
  wire _0231_;
  wire _0232_;
  wire _0233_;
  wire _0234_;
  wire _0235_;
  wire _0236_;
  wire _0237_;
  wire _0238_;
  wire _0239_;
  wire _0240_;
  wire _0241_;
  wire _0242_;
  wire _0243_;
  wire _0244_;
  wire _0245_;
  wire _0246_;
  wire _0247_;
  wire _0248_;
  wire _0249_;
  wire _0250_;
  wire _0251_;
  wire _0252_;
  wire _0253_;
  wire _0254_;
  wire _0255_;
  wire _0256_;
  wire _0257_;
  wire _0258_;
  wire _0259_;
  wire _0260_;
  wire _0261_;
  wire _0262_;
  wire _0263_;
  wire _0264_;
  wire _0265_;
  wire _0266_;
  wire _0267_;
  wire _0268_;
  wire _0269_;
  wire _0270_;
  wire _0271_;
  wire _0272_;
  wire _0273_;
  wire _0274_;
  wire _0275_;
  wire _0276_;
  wire _0277_;
  wire _0278_;
  wire _0279_;
  wire _0280_;
  wire _0281_;
  wire _0282_;
  wire _0283_;
  wire _0284_;
  wire _0285_;
  wire _0286_;
  wire _0287_;
  wire [1:0] _0288_;
  wire _0289_;
  wire _0290_;
  wire _0291_;
  wire _0292_;
  wire _0293_;
  wire _0294_;
  wire _0295_;
  wire _0296_;
  wire _0297_;
  wire _0298_;
  wire _0299_;
  wire _0300_;
  wire _0301_;
  wire _0302_;
  wire _0303_;
  wire _0304_;
  wire _0305_;
  wire _0306_;
  wire _0307_;
  wire _0308_;
  wire _0309_;
  wire _0310_;
  wire _0311_;
  wire _0312_;
  wire _0313_;
  wire _0314_;
  wire _0315_;
  wire _0316_;
  wire _0317_;
  wire _0318_;
  wire _0319_;
  wire _0320_;
  wire _0321_;
  wire _0322_;
  wire _0323_;
  wire _0324_;
  wire _0325_;
  wire _0326_;
  wire _0327_;
  wire _0328_;
  wire _0329_;
  wire _0330_;
  wire _0331_;
  wire _0332_;
  wire _0333_;
  wire _0334_;
  wire _0335_;
  wire _0336_;
  wire _0337_;
  wire _0338_;
  wire _0339_;
  wire _0340_;
  wire _0341_;
  wire _0342_;
  wire _0343_;
  wire _0344_;
  wire _0345_;
  wire _0346_;
  wire _0347_;
  wire _0348_;
  wire _0349_;
  wire _0350_;
  wire _0351_;
  wire _0352_;
  wire _0353_;
  wire _0354_;
  wire _0355_;
  wire _0356_;
  wire _0357_;
  wire _0358_;
  wire _0359_;
  wire _0360_;
  wire _0361_;
  wire _0362_;
  wire _0363_;
  wire _0364_;
  wire _0365_;
  wire _0366_;
  wire _0367_;
  wire _0368_;
  wire _0369_;
  wire _0370_;
  wire _0371_;
  wire _0372_;
  wire _0373_;
  wire _0374_;
  wire _0375_;
  wire _0376_;
  wire _0377_;
  wire _0378_;
  wire _0379_;
  wire _0380_;
  wire _0381_;
  wire _0382_;
  wire _0383_;
  wire _0384_;
  wire _0385_;
  wire _0386_;
  wire _0387_;
  wire _0388_;
  wire _0389_;
  wire _0390_;
  wire _0391_;
  wire _0392_;
  wire _0393_;
  wire _0394_;
  wire _0395_;
  wire _0396_;
  wire _0397_;
  wire _0398_;
  wire _0399_;
  wire _0400_;
  wire _0401_;
  wire _0402_;
  wire _0403_;
  wire _0404_;
  wire _0405_;
  wire _0406_;
  wire _0407_;
  wire _0408_;
  wire _0409_;
  wire _0410_;
  wire _0411_;
  wire _0412_;
  wire _0413_;
  wire _0414_;
  wire _0415_;
  wire _0416_;
  wire _0417_;
  wire _0418_;
  wire _0419_;
  wire _0420_;
  wire _0421_;
  wire _0422_;
  wire _0423_;
  wire _0424_;
  wire _0425_;
  wire _0426_;
  wire _0427_;
  wire _0428_;
  wire _0429_;
  wire _0430_;
  wire _0431_;
  wire _0432_;
  wire _0433_;
  wire _0434_;
  wire _0435_;
  wire _0436_;
  wire _0437_;
  wire _0438_;
  wire _0439_;
  wire _0440_;
  wire _0441_;
  wire _0442_;
  wire _0443_;
  wire _0444_;
  wire _0445_;
  wire _0446_;
  wire _0447_;
  wire _0448_;
  wire _0449_;
  wire _0450_;
  wire _0451_;
  wire _0452_;
  wire _0453_;
  wire _0454_;
  wire _0455_;
  wire _0456_;
  wire _0457_;
  wire _0458_;
  wire _0459_;
  wire _0460_;
  wire _0461_;
  wire _0462_;
  wire _0463_;
  wire _0464_;
  wire _0465_;
  wire _0466_;
  wire _0467_;
  wire _0468_;
  wire _0469_;
  wire _0470_;
  wire _0471_;
  wire _0472_;
  wire _0473_;
  wire _0474_;
  wire _0475_;
  wire _0476_;
  wire _0477_;
  wire _0478_;
  wire _0479_;
  wire _0480_;
  wire _0481_;
  wire _0482_;
  wire _0483_;
  wire _0484_;
  wire _0485_;
  wire _0486_;
  wire _0487_;
  wire _0488_;
  wire _0489_;
  wire _0490_;
  wire _0491_;
  wire _0492_;
  wire _0493_;
  wire _0494_;
  wire _0495_;
  wire _0496_;
  wire _0497_;
  wire _0498_;
  wire _0499_;
  wire _0500_;
  wire _0501_;
  wire _0502_;
  wire _0503_;
  wire _0504_;
  wire _0505_;
  wire _0506_;
  wire _0507_;
  wire _0508_;
  wire _0509_;
  wire _0510_;
  wire _0511_;
  wire _0512_;
  wire _0513_;
  wire _0514_;
  wire _0515_;
  wire _0516_;
  wire _0517_;
  wire _0518_;
  wire _0519_;
  wire _0520_;
  wire _0521_;
  wire _0522_;
  wire _0523_;
  wire _0524_;
  wire _0525_;
  wire _0526_;
  wire _0527_;
  wire _0528_;
  wire _0529_;
  wire _0530_;
  wire _0531_;
  wire _0532_;
  wire _0533_;
  wire _0534_;
  wire _0535_;
  wire _0536_;
  wire _0537_;
  wire _0538_;
  wire _0539_;
  wire _0540_;
  wire _0541_;
  wire _0542_;
  wire _0543_;
  wire _0544_;
  wire _0545_;
  wire _0546_;
  wire _0547_;
  wire _0548_;
  wire _0549_;
  wire _0550_;
  wire _0551_;
  wire _0552_;
  wire _0553_;
  wire _0554_;
  wire _0555_;
  wire _0556_;
  wire _0557_;
  wire _0558_;
  wire _0559_;
  wire _0560_;
  wire _0561_;
  wire _0562_;
  wire _0563_;
  wire _0564_;
  wire _0565_;
  wire _0566_;
  wire _0567_;
  wire _0568_;
  wire _0569_;
  wire _0570_;
  wire _0571_;
  wire _0572_;
  wire _0573_;
  wire _0574_;
  wire _0575_;
  wire _0576_;
  wire _0577_;
  wire _0578_;
  wire _0579_;
  wire _0580_;
  wire _0581_;
  wire _0582_;
  wire _0583_;
  wire _0584_;
  wire _0585_;
  wire _0586_;
  wire _0587_;
  wire _0588_;
  wire _0589_;
  wire _0590_;
  wire _0591_;
  wire _0592_;
  wire _0593_;
  wire _0594_;
  wire _0595_;
  wire _0596_;
  wire _0597_;
  wire _0598_;
  wire _0599_;
  wire _0600_;
  wire _0601_;
  wire _0602_;
  wire _0603_;
  wire _0604_;
  wire _0605_;
  wire _0606_;
  wire _0607_;
  wire _0608_;
  wire _0609_;
  wire _0610_;
  wire _0611_;
  wire _0612_;
  wire _0613_;
  wire _0614_;
  wire _0615_;
  wire _0616_;
  wire _0617_;
  wire _0618_;
  wire _0619_;
  wire _0620_;
  wire _0621_;
  wire _0622_;
  wire _0623_;
  wire _0624_;
  wire _0625_;
  wire _0626_;
  wire _0627_;
  wire _0628_;
  wire _0629_;
  wire _0630_;
  wire _0631_;
  wire _0632_;
  wire _0633_;
  wire _0634_;
  wire _0635_;
  wire _0636_;
  wire _0637_;
  wire _0638_;
  wire _0639_;
  wire _0640_;
  wire _0641_;
  wire _0642_;
  wire _0643_;
  wire _0644_;
  wire _0645_;
  wire _0646_;
  wire _0647_;
  wire _0648_;
  wire _0649_;
  wire _0650_;
  wire _0651_;
  wire _0652_;
  wire _0653_;
  wire _0654_;
  wire _0655_;
  wire _0656_;
  wire _0657_;
  wire _0658_;
  wire _0659_;
  wire _0660_;
  wire _0661_;
  wire _0662_;
  wire _0663_;
  wire _0664_;
  wire _0665_;
  wire _0666_;
  wire _0667_;
  wire _0668_;
  wire _0669_;
  wire _0670_;
  wire _0671_;
  wire _0672_;
  wire _0673_;
  wire _0674_;
  wire _0675_;
  wire _0676_;
  wire _0677_;
  wire _0678_;
  wire _0679_;
  wire _0680_;
  wire _0681_;
  wire _0682_;
  wire _0683_;
  wire _0684_;
  wire _0685_;
  wire _0686_;
  wire _0687_;
  wire _0688_;
  wire _0689_;
  wire _0690_;
  wire _0691_;
  wire _0692_;
  wire _0693_;
  wire _0694_;
  wire _0695_;
  wire _0696_;
  wire _0697_;
  wire _0698_;
  wire _0699_;
  wire _0700_;
  wire _0701_;
  wire _0702_;
  wire _0703_;
  wire _0704_;
  wire _0705_;
  wire _0706_;
  wire _0707_;
  wire _0708_;
  wire _0709_;
  wire _0710_;
  wire _0711_;
  wire _0712_;
  wire _0713_;
  wire _0714_;
  wire _0715_;
  wire _0716_;
  wire _0717_;
  wire _0718_;
  wire _0719_;
  wire _0720_;
  wire _0721_;
  wire _0722_;
  wire _0723_;
  wire _0724_;
  wire _0725_;
  wire _0726_;
  wire _0727_;
  wire _0728_;
  wire _0729_;
  wire _0730_;
  wire _0731_;
  wire _0732_;
  wire _0733_;
  wire _0734_;
  wire _0735_;
  wire _0736_;
  wire _0737_;
  wire _0738_;
  wire _0739_;
  wire _0740_;
  wire _0741_;
  wire _0742_;
  wire _0743_;
  wire _0744_;
  wire _0745_;
  wire _0746_;
  wire _0747_;
  wire [4:0] _0748_;
  wire [4:0] _0749_;
  wire [4:0] _0750_;
  wire [4:0] _0751_;
  wire [11:0] _0752_;
  wire [1:0] _0753_;
  wire _0754_;
  wire _0755_;
  wire _0756_;
  wire _0757_;
  wire _0758_;
  wire _0759_;
  wire _0760_;
  wire _0761_;
  wire _0762_;
  wire _0763_;
  wire _0764_;
  wire _0765_;
  wire _0766_;
  wire _0767_;
  wire _0768_;
  wire _0769_;
  wire _0770_;
  wire _0771_;
  wire _0772_;
  wire _0773_;
  wire _0774_;
  wire _0775_;
  wire _0776_;
  wire _0777_;
  wire _0778_;
  wire _0779_;
  wire _0780_;
  wire _0781_;
  wire _0782_;
  wire _0783_;
  wire _0784_;
  wire _0785_;
  wire _0786_;
  wire _0787_;
  wire _0788_;
  wire _0789_;
  wire _0790_;
  wire _0791_;
  wire _0792_;
  wire _0793_;
  wire _0794_;
  wire _0795_;
  wire _0796_;
  wire _0797_;
  wire _0798_;
  wire _0799_;
  wire _0800_;
  wire _0801_;
  wire _0802_;
  wire _0803_;
  wire _0804_;
  wire _0805_;
  wire _0806_;
  wire _0807_;
  wire _0808_;
  wire _0809_;
  wire _0810_;
  wire _0811_;
  wire _0812_;
  wire _0813_;
  wire _0814_;
  wire _0815_;
  wire _0816_;
  wire _0817_;
  wire _0818_;
  wire _0819_;
  wire _0820_;
  wire _0821_;
  wire _0822_;
  wire _0823_;
  wire _0824_;
  wire _0825_;
  wire _0826_;
  wire _0827_;
  wire _0828_;
  wire _0829_;
  wire _0830_;
  wire _0831_;
  wire _0832_;
  wire _0833_;
  wire _0834_;
  wire _0835_;
  wire _0836_;
  wire _0837_;
  wire _0838_;
  wire _0839_;
  wire _0840_;
  wire _0841_;
  wire _0842_;
  wire _0843_;
  wire _0844_;
  wire _0845_;
  wire _0846_;
  wire _0847_;
  wire _0848_;
  wire _0849_;
  wire _0850_;
  wire _0851_;
  wire _0852_;
  wire _0853_;
  wire _0854_;
  wire _0855_;
  wire _0856_;
  wire _0857_;
  wire _0858_;
  wire _0859_;
  wire _0860_;
  wire _0861_;
  wire _0862_;
  wire _0863_;
  wire _0864_;
  wire _0865_;
  wire _0866_;
  wire _0867_;
  wire _0868_;
  wire _0869_;
  wire _0870_;
  wire _0871_;
  wire _0872_;
  wire _0873_;
  wire _0874_;
  wire _0875_;
  wire _0876_;
  wire _0877_;
  wire _0878_;
  wire _0879_;
  wire _0880_;
  wire _0881_;
  wire _0882_;
  wire _0883_;
  wire _0884_;
  wire _0885_;
  wire _0886_;
  wire _0887_;
  wire _0888_;
  wire _0889_;
  wire _0890_;
  wire _0891_;
  wire _0892_;
  wire _0893_;
  wire _0894_;
  wire _0895_;
  wire _0896_;
  wire _0897_;
  wire _0898_;
  wire _0899_;
  wire _0900_;
  wire _0901_;
  wire _0902_;
  wire _0903_;
  wire _0904_;
  wire _0905_;
  wire _0906_;
  wire _0907_;
  wire _0908_;
  wire _0909_;
  wire _0910_;
  wire _0911_;
  wire _0912_;
  wire _0913_;
  wire _0914_;
  wire _0915_;
  wire _0916_;
  wire _0917_;
  wire _0918_;
  wire _0919_;
  wire _0920_;
  wire _0921_;
  wire _0922_;
  wire _0923_;
  wire _0924_;
  wire _0925_;
  wire _0926_;
  wire _0927_;
  wire _0928_;
  wire _0929_;
  wire _0930_;
  wire _0931_;
  wire _0932_;
  wire _0933_;
  wire _0934_;
  wire _0935_;
  wire _0936_;
  wire _0937_;
  wire _0938_;
  wire _0939_;
  wire _0940_;
  wire _0941_;
  wire _0942_;
  wire _0943_;
  wire _0944_;
  wire _0945_;
  wire _0946_;
  wire _0947_;
  wire _0948_;
  wire _0949_;
  wire _0950_;
  wire _0951_;
  wire _0952_;
  wire _0953_;
  wire _0954_;
  wire _0955_;
  wire _0956_;
  wire _0957_;
  wire _0958_;
  wire _0959_;
  wire _0960_;
  wire _0961_;
  wire _0962_;
  wire _0963_;
  wire _0964_;
  wire _0965_;
  wire _0966_;
  wire _0967_;
  wire _0968_;
  wire _0969_;
  wire _0970_;
  wire _0971_;
  wire _0972_;
  wire _0973_;
  wire _0974_;
  wire _0975_;
  wire _0976_;
  wire _0977_;
  wire _0978_;
  wire _0979_;
  wire _0980_;
  wire _0981_;
  wire _0982_;
  wire _0983_;
  wire _0984_;
  wire _0985_;
  wire _0986_;
  wire _0987_;
  wire _0988_;
  wire _0989_;
  wire _0990_;
  wire _0991_;
  wire _0992_;
  wire _0993_;
  wire _0994_;
  wire _0995_;
  wire _0996_;
  wire _0997_;
  wire _0998_;
  wire _0999_;
  wire _1000_;
  wire _1001_;
  wire _1002_;
  wire _1003_;
  wire _1004_;
  wire _1005_;
  wire _1006_;
  wire _1007_;
  wire _1008_;
  wire _1009_;
  wire _1010_;
  wire _1011_;
  wire _1012_;
  wire _1013_;
  wire _1014_;
  wire _1015_;
  wire _1016_;
  wire _1017_;
  wire _1018_;
  wire _1019_;
  wire _1020_;
  wire _1021_;
  wire _1022_;
  wire _1023_;
  wire _1024_;
  wire _1025_;
  wire _1026_;
  wire _1027_;
  wire _1028_;
  wire _1029_;
  wire _1030_;
  wire _1031_;
  wire _1032_;
  wire _1033_;
  wire _1034_;
  wire _1035_;
  wire _1036_;
  wire _1037_;
  wire _1038_;
  wire _1039_;
  wire _1040_;
  wire _1041_;
  wire _1042_;
  wire _1043_;
  wire _1044_;
  wire _1045_;
  wire _1046_;
  wire _1047_;
  wire _1048_;
  wire _1049_;
  wire _1050_;
  wire _1051_;
  wire _1052_;
  wire _1053_;
  wire _1054_;
  wire _1055_;
  wire _1056_;
  wire _1057_;
  wire _1058_;
  wire _1059_;
  wire _1060_;
  wire _1061_;
  wire _1062_;
  wire _1063_;
  wire _1064_;
  wire _1065_;
  wire _1066_;
  wire _1067_;
  wire _1068_;
  wire _1069_;
  wire _1070_;
  wire _1071_;
  wire _1072_;
  wire _1073_;
  wire _1074_;
  wire _1075_;
  wire _1076_;
  wire _1077_;
  wire _1078_;
  wire _1079_;
  wire _1080_;
  wire _1081_;
  wire _1082_;
  wire _1083_;
  wire _1084_;
  wire _1085_;
  wire _1086_;
  wire _1087_;
  wire _1088_;
  wire _1089_;
  wire _1090_;
  wire _1091_;
  wire _1092_;
  wire _1093_;
  wire _1094_;
  wire _1095_;
  wire _1096_;
  wire _1097_;
  wire _1098_;
  wire _1099_;
  wire _1100_;
  wire _1101_;
  wire _1102_;
  wire _1103_;
  wire _1104_;
  wire _1105_;
  wire _1106_;
  wire _1107_;
  wire _1108_;
  wire _1109_;
  wire _1110_;
  wire _1111_;
  wire _1112_;
  wire _1113_;
  wire _1114_;
  wire _1115_;
  wire _1116_;
  wire _1117_;
  wire _1118_;
  wire _1119_;
  wire _1120_;
  wire _1121_;
  wire _1122_;
  wire _1123_;
  wire _1124_;
  wire _1125_;
  wire [4:0] _1126_;
  wire [4:0] _1127_;
  wire [4:0] _1128_;
  wire [4:0] _1129_;
  wire [8:0] _1130_;
  wire [1:0] _1131_;
  wire _1132_;
  wire _1133_;
  wire _1134_;
  wire _1135_;
  wire _1136_;
  wire _1137_;
  wire _1138_;
  wire _1139_;
  wire _1140_;
  wire _1141_;
  wire _1142_;
  wire _1143_;
  wire _1144_;
  wire _1145_;
  wire _1146_;
  wire _1147_;
  wire _1148_;
  wire _1149_;
  wire _1150_;
  wire _1151_;
  wire _1152_;
  wire _1153_;
  wire _1154_;
  wire _1155_;
  wire _1156_;
  wire _1157_;
  wire _1158_;
  wire _1159_;
  wire _1160_;
  wire _1161_;
  wire _1162_;
  wire _1163_;
  wire _1164_;
  wire _1165_;
  wire _1166_;
  wire _1167_;
  wire _1168_;
  wire _1169_;
  wire _1170_;
  wire _1171_;
  wire _1172_;
  wire _1173_;
  wire _1174_;
  wire _1175_;
  wire _1176_;
  wire _1177_;
  wire _1178_;
  wire _1179_;
  wire _1180_;
  wire _1181_;
  wire _1182_;
  wire _1183_;
  wire _1184_;
  wire _1185_;
  wire _1186_;
  wire _1187_;
  wire _1188_;
  wire _1189_;
  wire _1190_;
  wire _1191_;
  wire _1192_;
  wire _1193_;
  wire _1194_;
  wire _1195_;
  wire _1196_;
  wire _1197_;
  wire _1198_;
  wire _1199_;
  wire _1200_;
  wire _1201_;
  wire _1202_;
  wire _1203_;
  wire _1204_;
  wire _1205_;
  wire _1206_;
  wire _1207_;
  wire _1208_;
  wire _1209_;
  wire _1210_;
  wire _1211_;
  wire _1212_;
  wire _1213_;
  wire _1214_;
  wire _1215_;
  wire _1216_;
  wire _1217_;
  wire _1218_;
  wire _1219_;
  wire _1220_;
  wire _1221_;
  wire _1222_;
  wire _1223_;
  wire _1224_;
  wire _1225_;
  wire _1226_;
  wire _1227_;
  wire _1228_;
  wire _1229_;
  wire _1230_;
  wire _1231_;
  wire _1232_;
  wire _1233_;
  wire _1234_;
  wire _1235_;
  wire _1236_;
  wire _1237_;
  wire _1238_;
  wire _1239_;
  wire _1240_;
  wire _1241_;
  wire _1242_;
  wire _1243_;
  wire _1244_;
  wire _1245_;
  wire _1246_;
  wire _1247_;
  wire _1248_;
  wire _1249_;
  wire _1250_;
  wire _1251_;
  wire _1252_;
  wire _1253_;
  wire _1254_;
  wire _1255_;
  wire _1256_;
  wire _1257_;
  wire _1258_;
  wire _1259_;
  wire _1260_;
  wire _1261_;
  wire _1262_;
  wire _1263_;
  wire _1264_;
  wire _1265_;
  wire _1266_;
  wire _1267_;
  wire _1268_;
  wire _1269_;
  wire _1270_;
  wire _1271_;
  wire _1272_;
  wire _1273_;
  wire _1274_;
  wire _1275_;
  wire _1276_;
  wire _1277_;
  wire _1278_;
  wire _1279_;
  wire _1280_;
  wire _1281_;
  wire _1282_;
  wire _1283_;
  wire _1284_;
  wire _1285_;
  wire _1286_;
  wire _1287_;
  wire _1288_;
  wire _1289_;
  wire _1290_;
  wire _1291_;
  wire _1292_;
  wire _1293_;
  wire _1294_;
  wire _1295_;
  wire _1296_;
  wire _1297_;
  wire _1298_;
  wire _1299_;
  wire _1300_;
  wire _1301_;
  wire _1302_;
  wire _1303_;
  wire _1304_;
  wire _1305_;
  wire _1306_;
  wire _1307_;
  wire _1308_;
  wire _1309_;
  wire _1310_;
  wire _1311_;
  wire _1312_;
  wire _1313_;
  wire _1314_;
  wire _1315_;
  wire _1316_;
  wire _1317_;
  wire _1318_;
  wire _1319_;
  wire _1320_;
  wire _1321_;
  wire _1322_;
  wire _1323_;
  wire _1324_;
  wire _1325_;
  wire _1326_;
  wire _1327_;
  wire _1328_;
  wire _1329_;
  wire _1330_;
  wire _1331_;
  wire _1332_;
  wire _1333_;
  wire _1334_;
  wire _1335_;
  wire _1336_;
  wire _1337_;
  wire _1338_;
  wire _1339_;
  wire _1340_;
  wire _1341_;
  wire _1342_;
  wire _1343_;
  wire _1344_;
  wire _1345_;
  wire _1346_;
  wire _1347_;
  wire _1348_;
  wire _1349_;
  wire _1350_;
  wire _1351_;
  wire _1352_;
  wire _1353_;
  wire _1354_;
  wire _1355_;
  wire _1356_;
  wire _1357_;
  wire _1358_;
  wire _1359_;
  wire _1360_;
  wire _1361_;
  wire _1362_;
  wire _1363_;
  wire _1364_;
  wire _1365_;
  wire _1366_;
  wire _1367_;
  wire _1368_;
  wire _1369_;
  wire _1370_;
  wire _1371_;
  wire _1372_;
  wire _1373_;
  wire _1374_;
  wire _1375_;
  wire _1376_;
  wire _1377_;
  wire _1378_;
  wire _1379_;
  wire _1380_;
  wire _1381_;
  wire _1382_;
  wire _1383_;
  wire _1384_;
  wire _1385_;
  wire _1386_;
  wire _1387_;
  wire _1388_;
  wire _1389_;
  wire _1390_;
  wire _1391_;
  wire _1392_;
  wire _1393_;
  wire _1394_;
  wire _1395_;
  wire _1396_;
  wire _1397_;
  wire _1398_;
  wire _1399_;
  wire _1400_;
  wire _1401_;
  wire _1402_;
  wire _1403_;
  wire _1404_;
  wire _1405_;
  wire _1406_;
  wire _1407_;
  wire _1408_;
  wire _1409_;
  wire _1410_;
  wire _1411_;
  wire _1412_;
  wire _1413_;
  wire _1414_;
  wire _1415_;
  wire _1416_;
  wire _1417_;
  wire _1418_;
  wire _1419_;
  wire _1420_;
  wire _1421_;
  wire _1422_;
  wire _1423_;
  wire _1424_;
  wire _1425_;
  wire _1426_;
  wire _1427_;
  wire _1428_;
  wire _1429_;
  wire _1430_;
  wire _1431_;
  wire _1432_;
  wire _1433_;
  wire _1434_;
  wire _1435_;
  wire _1436_;
  wire _1437_;
  wire _1438_;
  wire _1439_;
  wire _1440_;
  wire _1441_;
  wire _1442_;
  wire _1443_;
  wire _1444_;
  wire _1445_;
  wire _1446_;
  wire _1447_;
  wire _1448_;
  wire _1449_;
  wire _1450_;
  wire _1451_;
  wire _1452_;
  wire _1453_;
  wire _1454_;
  wire _1455_;
  wire _1456_;
  wire _1457_;
  wire _1458_;
  wire _1459_;
  wire _1460_;
  wire _1461_;
  wire _1462_;
  wire _1463_;
  wire _1464_;
  wire _1465_;
  wire _1466_;
  wire _1467_;
  wire _1468_;
  wire _1469_;
  wire _1470_;
  wire _1471_;
  wire _1472_;
  wire _1473_;
  wire _1474_;
  wire _1475_;
  wire _1476_;
  wire _1477_;
  wire _1478_;
  wire _1479_;
  wire _1480_;
  wire _1481_;
  wire _1482_;
  wire _1483_;
  wire _1484_;
  wire _1485_;
  wire _1486_;
  wire _1487_;
  wire _1488_;
  wire _1489_;
  wire _1490_;
  wire _1491_;
  wire _1492_;
  wire _1493_;
  wire _1494_;
  wire _1495_;
  wire _1496_;
  wire _1497_;
  wire _1498_;
  wire _1499_;
  wire _1500_;
  wire _1501_;
  wire _1502_;
  wire _1503_;
  wire [4:0] _1504_;
  wire [4:0] _1505_;
  wire [4:0] _1506_;
  wire [4:0] _1507_;
  wire [8:0] _1508_;
  wire _1509_;
  wire [3:0] _1510_;
  wire _1511_;
  wire [16:0] _1512_;
  wire _1513_;
  wire _1514_;
  wire _1515_;
  wire _1516_;
  wire _1517_;
  wire _1518_;
  wire _1519_;
  wire _1520_;
  wire _1521_;
  wire _1522_;
  wire _1523_;
  wire _1524_;
  wire _1525_;
  wire _1526_;
  wire _1527_;
  wire _1528_;
  wire _1529_;
  wire _1530_;
  wire _1531_;
  wire _1532_;
  wire _1533_;
  wire _1534_;
  wire _1535_;
  wire _1536_;
  wire _1537_;
  wire _1538_;
  wire _1539_;
  wire _1540_;
  wire _1541_;
  wire _1542_;
  wire _1543_;
  wire _1544_;
  wire _1545_;
  wire _1546_;
  wire _1547_;
  wire _1548_;
  wire _1549_;
  wire _1550_;
  wire _1551_;
  wire _1552_;
  wire _1553_;
  wire _1554_;
  wire _1555_;
  wire _1556_;
  wire _1557_;
  wire _1558_;
  wire _1559_;
  wire _1560_;
  wire _1561_;
  wire _1562_;
  wire _1563_;
  wire _1564_;
  wire _1565_;
  wire _1566_;
  wire _1567_;
  wire _1568_;
  wire _1569_;
  wire _1570_;
  wire _1571_;
  wire _1572_;
  wire _1573_;
  wire _1574_;
  wire _1575_;
  wire _1576_;
  wire _1577_;
  wire _1578_;
  wire _1579_;
  wire _1580_;
  wire _1581_;
  wire _1582_;
  wire _1583_;
  wire _1584_;
  wire _1585_;
  wire _1586_;
  wire _1587_;
  wire _1588_;
  wire _1589_;
  wire _1590_;
  wire _1591_;
  wire _1592_;
  wire _1593_;
  wire _1594_;
  wire _1595_;
  wire _1596_;
  wire _1597_;
  wire _1598_;
  wire _1599_;
  wire _1600_;
  wire _1601_;
  wire _1602_;
  wire _1603_;
  wire _1604_;
  wire _1605_;
  wire _1606_;
  wire _1607_;
  wire _1608_;
  wire _1609_;
  wire _1610_;
  wire _1611_;
  wire _1612_;
  wire _1613_;
  wire _1614_;
  wire _1615_;
  wire _1616_;
  wire _1617_;
  wire _1618_;
  wire _1619_;
  wire _1620_;
  wire _1621_;
  wire _1622_;
  wire _1623_;
  wire _1624_;
  wire _1625_;
  wire _1626_;
  wire _1627_;
  wire _1628_;
  wire _1629_;
  wire _1630_;
  wire _1631_;
  wire _1632_;
  wire _1633_;
  wire _1634_;
  wire _1635_;
  wire _1636_;
  wire _1637_;
  wire _1638_;
  wire _1639_;
  wire _1640_;
  wire _1641_;
  wire _1642_;
  wire _1643_;
  wire _1644_;
  wire _1645_;
  wire _1646_;
  wire _1647_;
  wire _1648_;
  wire _1649_;
  wire _1650_;
  wire _1651_;
  wire _1652_;
  wire _1653_;
  wire _1654_;
  wire _1655_;
  wire _1656_;
  wire _1657_;
  wire _1658_;
  wire _1659_;
  wire _1660_;
  wire _1661_;
  wire _1662_;
  wire _1663_;
  wire _1664_;
  wire _1665_;
  wire _1666_;
  wire _1667_;
  wire _1668_;
  wire _1669_;
  wire _1670_;
  wire _1671_;
  wire _1672_;
  wire _1673_;
  wire _1674_;
  wire _1675_;
  wire _1676_;
  wire _1677_;
  wire _1678_;
  wire _1679_;
  wire _1680_;
  wire _1681_;
  wire _1682_;
  wire _1683_;
  wire _1684_;
  wire _1685_;
  wire _1686_;
  wire _1687_;
  wire _1688_;
  wire _1689_;
  wire _1690_;
  wire _1691_;
  wire _1692_;
  wire _1693_;
  wire _1694_;
  wire _1695_;
  wire _1696_;
  wire _1697_;
  wire _1698_;
  wire _1699_;
  wire _1700_;
  wire _1701_;
  wire _1702_;
  wire _1703_;
  wire _1704_;
  wire _1705_;
  wire _1706_;
  wire _1707_;
  wire _1708_;
  wire _1709_;
  wire _1710_;
  wire _1711_;
  wire _1712_;
  wire _1713_;
  wire _1714_;
  wire _1715_;
  wire _1716_;
  wire _1717_;
  wire _1718_;
  wire _1719_;
  wire _1720_;
  wire _1721_;
  wire _1722_;
  wire _1723_;
  wire _1724_;
  wire _1725_;
  wire _1726_;
  wire _1727_;
  wire _1728_;
  wire _1729_;
  wire _1730_;
  wire _1731_;
  wire _1732_;
  wire _1733_;
  wire _1734_;
  wire _1735_;
  wire _1736_;
  wire _1737_;
  wire _1738_;
  wire _1739_;
  wire _1740_;
  wire _1741_;
  wire _1742_;
  wire _1743_;
  wire _1744_;
  wire _1745_;
  wire _1746_;
  wire _1747_;
  wire _1748_;
  wire _1749_;
  wire _1750_;
  wire _1751_;
  wire _1752_;
  wire _1753_;
  wire _1754_;
  wire _1755_;
  wire _1756_;
  wire _1757_;
  wire _1758_;
  wire _1759_;
  wire _1760_;
  wire _1761_;
  wire _1762_;
  wire _1763_;
  wire _1764_;
  wire _1765_;
  wire _1766_;
  wire _1767_;
  wire _1768_;
  wire _1769_;
  wire _1770_;
  wire _1771_;
  wire _1772_;
  wire _1773_;
  wire _1774_;
  wire _1775_;
  wire _1776_;
  wire _1777_;
  wire _1778_;
  wire _1779_;
  wire _1780_;
  wire _1781_;
  wire _1782_;
  wire _1783_;
  wire _1784_;
  wire _1785_;
  wire _1786_;
  wire _1787_;
  wire _1788_;
  wire _1789_;
  wire _1790_;
  wire _1791_;
  wire _1792_;
  wire _1793_;
  wire _1794_;
  wire _1795_;
  wire _1796_;
  wire _1797_;
  wire _1798_;
  wire _1799_;
  wire _1800_;
  wire _1801_;
  wire _1802_;
  wire _1803_;
  wire _1804_;
  wire _1805_;
  wire _1806_;
  wire _1807_;
  wire _1808_;
  wire _1809_;
  wire _1810_;
  wire _1811_;
  wire _1812_;
  wire _1813_;
  wire _1814_;
  wire _1815_;
  wire _1816_;
  wire _1817_;
  wire _1818_;
  wire _1819_;
  wire _1820_;
  wire _1821_;
  wire _1822_;
  wire _1823_;
  wire _1824_;
  wire _1825_;
  wire _1826_;
  wire _1827_;
  wire _1828_;
  wire _1829_;
  wire _1830_;
  wire _1831_;
  wire _1832_;
  wire _1833_;
  wire _1834_;
  wire _1835_;
  wire _1836_;
  wire _1837_;
  wire _1838_;
  wire _1839_;
  wire _1840_;
  wire _1841_;
  wire _1842_;
  wire _1843_;
  wire _1844_;
  wire _1845_;
  wire _1846_;
  wire _1847_;
  wire _1848_;
  wire _1849_;
  wire _1850_;
  wire _1851_;
  wire _1852_;
  wire _1853_;
  wire _1854_;
  wire _1855_;
  wire _1856_;
  wire _1857_;
  wire _1858_;
  wire _1859_;
  wire _1860_;
  wire _1861_;
  wire _1862_;
  wire _1863_;
  wire _1864_;
  wire _1865_;
  wire _1866_;
  wire _1867_;
  wire _1868_;
  wire _1869_;
  wire _1870_;
  wire _1871_;
  wire _1872_;
  wire _1873_;
  wire _1874_;
  wire _1875_;
  wire _1876_;
  wire _1877_;
  wire _1878_;
  wire _1879_;
  wire _1880_;
  wire _1881_;
  wire _1882_;
  wire _1883_;
  wire _1884_;
  wire _1885_;
  wire _1886_;
  wire _1887_;
  wire _1888_;
  wire _1889_;
  wire _1890_;
  wire _1891_;
  wire _1892_;
  wire _1893_;
  wire _1894_;
  wire _1895_;
  wire _1896_;
  wire _1897_;
  wire _1898_;
  wire _1899_;
  wire _1900_;
  wire _1901_;
  wire _1902_;
  wire _1903_;
  wire _1904_;
  wire _1905_;
  wire _1906_;
  wire _1907_;
  wire _1908_;
  wire _1909_;
  wire _1910_;
  wire _1911_;
  wire _1912_;
  wire _1913_;
  wire _1914_;
  wire _1915_;
  wire _1916_;
  wire _1917_;
  wire _1918_;
  wire _1919_;
  wire _1920_;
  wire _1921_;
  wire _1922_;
  wire _1923_;
  wire _1924_;
  wire _1925_;
  wire _1926_;
  wire _1927_;
  wire _1928_;
  wire _1929_;
  wire _1930_;
  wire _1931_;
  wire _1932_;
  wire _1933_;
  wire _1934_;
  wire _1935_;
  wire _1936_;
  wire _1937_;
  wire _1938_;
  wire _1939_;
  wire _1940_;
  wire _1941_;
  wire _1942_;
  wire _1943_;
  wire _1944_;
  wire _1945_;
  wire _1946_;
  wire _1947_;
  wire _1948_;
  wire _1949_;
  wire _1950_;
  wire _1951_;
  wire _1952_;
  wire _1953_;
  wire _1954_;
  wire _1955_;
  wire _1956_;
  wire _1957_;
  wire _1958_;
  wire _1959_;
  wire _1960_;
  wire _1961_;
  wire _1962_;
  wire _1963_;
  wire _1964_;
  wire _1965_;
  wire _1966_;
  wire _1967_;
  wire _1968_;
  wire _1969_;
  wire _1970_;
  wire _1971_;
  wire _1972_;
  wire _1973_;
  wire _1974_;
  wire _1975_;
  wire _1976_;
  wire _1977_;
  wire _1978_;
  wire _1979_;
  wire _1980_;
  wire _1981_;
  wire _1982_;
  wire _1983_;
  wire _1984_;
  wire _1985_;
  wire _1986_;
  wire _1987_;
  wire _1988_;
  wire _1989_;
  wire _1990_;
  wire _1991_;
  wire _1992_;
  wire _1993_;
  wire _1994_;
  wire _1995_;
  wire _1996_;
  wire _1997_;
  wire _1998_;
  wire _1999_;
  wire _2000_;
  wire _2001_;
  wire _2002_;
  wire _2003_;
  wire _2004_;
  wire _2005_;
  wire _2006_;
  wire _2007_;
  wire _2008_;
  wire _2009_;
  wire _2010_;
  wire _2011_;
  wire _2012_;
  wire _2013_;
  wire _2014_;
  wire _2015_;
  wire _2016_;
  wire _2017_;
  wire _2018_;
  wire _2019_;
  wire _2020_;
  wire _2021_;
  wire _2022_;
  wire _2023_;
  wire _2024_;
  wire _2025_;
  wire _2026_;
  wire _2027_;
  wire _2028_;
  wire _2029_;
  wire _2030_;
  wire _2031_;
  wire _2032_;
  wire _2033_;
  wire _2034_;
  wire _2035_;
  wire _2036_;
  wire _2037_;
  wire [3:0] _2038_;
  wire [3:0] _2039_;
  wire [7:0] _2040_;
  reg GCLK_REG;
  reg [8:0] IM_REG;
  input [31:0] PADDR;
  wire [31:0] PADDR;
  input PCLK;
  wire PCLK;
  input PENABLE;
  wire PENABLE;
  output [31:0] PRDATA;
  wire [31:0] PRDATA;
  output PREADY;
  wire PREADY;
  input PRESETn;
  wire PRESETn;
  input PSEL;
  wire PSEL;
  input [31:0] PWDATA;
  wire [31:0] PWDATA;
  input PWRITE;
  wire PWRITE;
  wire [8:0] RIS_REG;
  reg apb_rd_ack_0;
  reg apb_rd_ack_1;
  reg apb_wr_ack_0;
  reg apb_wr_ack_1;
  wire clk;
  wire clk_g;
  wire clk_gated_en;
  wire [15:0] flags;
  output i2c_irq;
  wire i2c_irq;
  wire \master_inst.bus_active_int ;
  wire \master_inst.bus_control_int ;
  wire \master_inst.busy_int ;
  wire \master_inst.clk ;
  wire [6:0] \master_inst.cmd_address_int ;
  reg [6:0] \master_inst.cmd_address_reg ;
  wire \master_inst.cmd_fifo_empty ;
  wire \master_inst.cmd_fifo_full ;
  reg \master_inst.cmd_fifo_overflow_reg  = 1'h0;
  wire \master_inst.cmd_read_int ;
  reg \master_inst.cmd_read_reg ;
  wire \master_inst.cmd_ready ;
  wire \master_inst.cmd_ready_int ;
  wire \master_inst.cmd_start_int ;
  reg \master_inst.cmd_start_reg ;
  wire \master_inst.cmd_stop_int ;
  reg \master_inst.cmd_stop_reg ;
  wire \master_inst.cmd_valid_int ;
  wire \master_inst.cmd_valid_next ;
  reg \master_inst.cmd_valid_reg ;
  wire \master_inst.cmd_write_int ;
  wire \master_inst.cmd_write_multiple_int ;
  reg \master_inst.cmd_write_multiple_reg ;
  reg \master_inst.cmd_write_reg ;
  wire [7:0] \master_inst.data_in_int ;
  wire \master_inst.data_in_last_int ;
  reg \master_inst.data_in_last_reg ;
  wire \master_inst.data_in_ready ;
  wire \master_inst.data_in_ready_int ;
  reg [7:0] \master_inst.data_in_reg ;
  wire \master_inst.data_in_valid_int ;
  wire \master_inst.data_in_valid_next ;
  reg \master_inst.data_in_valid_reg ;
  wire [7:0] \master_inst.data_out ;
  wire [7:0] \master_inst.data_out_int ;
  wire \master_inst.data_out_last ;
  wire \master_inst.data_out_last_int ;
  wire \master_inst.data_out_ready_int ;
  wire \master_inst.data_out_ready_next ;
  reg \master_inst.data_out_ready_reg ;
  wire \master_inst.data_out_valid ;
  wire \master_inst.data_out_valid_int ;
  wire [15:0] \master_inst.flags ;
  wire \master_inst.genblk1.cmd_fifo_inst.bad_frame_reg ;
  wire \master_inst.genblk1.cmd_fifo_inst.clk ;
  wire \master_inst.genblk1.cmd_fifo_inst.empty ;
  wire \master_inst.genblk1.cmd_fifo_inst.full ;
  wire \master_inst.genblk1.cmd_fifo_inst.good_frame_reg ;
  reg [11:0] \master_inst.genblk1.cmd_fifo_inst.m_axis_pipe_reg[0] ;
  reg [11:0] \master_inst.genblk1.cmd_fifo_inst.m_axis_pipe_reg[1] ;
  wire [11:0] \master_inst.genblk1.cmd_fifo_inst.m_axis_tdata ;
  wire [7:0] \master_inst.genblk1.cmd_fifo_inst.m_axis_tdest ;
  wire [7:0] \master_inst.genblk1.cmd_fifo_inst.m_axis_tid ;
  wire \master_inst.genblk1.cmd_fifo_inst.m_axis_tkeep ;
  wire \master_inst.genblk1.cmd_fifo_inst.m_axis_tlast ;
  wire \master_inst.genblk1.cmd_fifo_inst.m_axis_tready ;
  wire \master_inst.genblk1.cmd_fifo_inst.m_axis_tuser ;
  wire \master_inst.genblk1.cmd_fifo_inst.m_axis_tvalid ;
  reg [1:0] \master_inst.genblk1.cmd_fifo_inst.m_axis_tvalid_pipe_reg  = 2'h0;
  reg [11:0] \master_inst.genblk1.cmd_fifo_inst.mem[0] ;
  reg [11:0] \master_inst.genblk1.cmd_fifo_inst.mem[10] ;
  reg [11:0] \master_inst.genblk1.cmd_fifo_inst.mem[11] ;
  reg [11:0] \master_inst.genblk1.cmd_fifo_inst.mem[12] ;
  reg [11:0] \master_inst.genblk1.cmd_fifo_inst.mem[13] ;
  reg [11:0] \master_inst.genblk1.cmd_fifo_inst.mem[14] ;
  reg [11:0] \master_inst.genblk1.cmd_fifo_inst.mem[15] ;
  reg [11:0] \master_inst.genblk1.cmd_fifo_inst.mem[1] ;
  reg [11:0] \master_inst.genblk1.cmd_fifo_inst.mem[2] ;
  reg [11:0] \master_inst.genblk1.cmd_fifo_inst.mem[3] ;
  reg [11:0] \master_inst.genblk1.cmd_fifo_inst.mem[4] ;
  reg [11:0] \master_inst.genblk1.cmd_fifo_inst.mem[5] ;
  reg [11:0] \master_inst.genblk1.cmd_fifo_inst.mem[6] ;
  reg [11:0] \master_inst.genblk1.cmd_fifo_inst.mem[7] ;
  reg [11:0] \master_inst.genblk1.cmd_fifo_inst.mem[8] ;
  reg [11:0] \master_inst.genblk1.cmd_fifo_inst.mem[9] ;
  wire \master_inst.genblk1.cmd_fifo_inst.mem_read_data_valid_reg ;
  wire \master_inst.genblk1.cmd_fifo_inst.overflow_reg ;
  reg [4:0] \master_inst.genblk1.cmd_fifo_inst.rd_ptr_reg  = 5'h00;
  wire \master_inst.genblk1.cmd_fifo_inst.rst ;
  wire [11:0] \master_inst.genblk1.cmd_fifo_inst.s_axis ;
  wire [11:0] \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata ;
  wire [7:0] \master_inst.genblk1.cmd_fifo_inst.s_axis_tdest ;
  wire [7:0] \master_inst.genblk1.cmd_fifo_inst.s_axis_tid ;
  wire \master_inst.genblk1.cmd_fifo_inst.s_axis_tkeep ;
  wire \master_inst.genblk1.cmd_fifo_inst.s_axis_tlast ;
  wire \master_inst.genblk1.cmd_fifo_inst.s_axis_tready ;
  wire \master_inst.genblk1.cmd_fifo_inst.s_axis_tuser ;
  wire \master_inst.genblk1.cmd_fifo_inst.s_axis_tvalid ;
  wire \master_inst.genblk1.cmd_fifo_inst.status_bad_frame ;
  wire \master_inst.genblk1.cmd_fifo_inst.status_empty ;
  wire \master_inst.genblk1.cmd_fifo_inst.status_full ;
  wire \master_inst.genblk1.cmd_fifo_inst.status_good_frame ;
  wire \master_inst.genblk1.cmd_fifo_inst.status_overflow ;
  reg [4:0] \master_inst.genblk1.cmd_fifo_inst.wr_ptr_reg  = 5'h00;
  wire \master_inst.genblk2.write_fifo_inst.bad_frame_reg ;
  wire \master_inst.genblk2.write_fifo_inst.clk ;
  wire \master_inst.genblk2.write_fifo_inst.empty ;
  wire \master_inst.genblk2.write_fifo_inst.full ;
  wire \master_inst.genblk2.write_fifo_inst.good_frame_reg ;
  reg [8:0] \master_inst.genblk2.write_fifo_inst.m_axis_pipe_reg[0] ;
  reg [8:0] \master_inst.genblk2.write_fifo_inst.m_axis_pipe_reg[1] ;
  wire [7:0] \master_inst.genblk2.write_fifo_inst.m_axis_tdata ;
  wire [7:0] \master_inst.genblk2.write_fifo_inst.m_axis_tdest ;
  wire [7:0] \master_inst.genblk2.write_fifo_inst.m_axis_tid ;
  wire \master_inst.genblk2.write_fifo_inst.m_axis_tkeep ;
  wire \master_inst.genblk2.write_fifo_inst.m_axis_tlast ;
  wire \master_inst.genblk2.write_fifo_inst.m_axis_tready ;
  wire \master_inst.genblk2.write_fifo_inst.m_axis_tuser ;
  wire \master_inst.genblk2.write_fifo_inst.m_axis_tvalid ;
  reg [1:0] \master_inst.genblk2.write_fifo_inst.m_axis_tvalid_pipe_reg  = 2'h0;
  reg [8:0] \master_inst.genblk2.write_fifo_inst.mem[0] ;
  reg [8:0] \master_inst.genblk2.write_fifo_inst.mem[10] ;
  reg [8:0] \master_inst.genblk2.write_fifo_inst.mem[11] ;
  reg [8:0] \master_inst.genblk2.write_fifo_inst.mem[12] ;
  reg [8:0] \master_inst.genblk2.write_fifo_inst.mem[13] ;
  reg [8:0] \master_inst.genblk2.write_fifo_inst.mem[14] ;
  reg [8:0] \master_inst.genblk2.write_fifo_inst.mem[15] ;
  reg [8:0] \master_inst.genblk2.write_fifo_inst.mem[1] ;
  reg [8:0] \master_inst.genblk2.write_fifo_inst.mem[2] ;
  reg [8:0] \master_inst.genblk2.write_fifo_inst.mem[3] ;
  reg [8:0] \master_inst.genblk2.write_fifo_inst.mem[4] ;
  reg [8:0] \master_inst.genblk2.write_fifo_inst.mem[5] ;
  reg [8:0] \master_inst.genblk2.write_fifo_inst.mem[6] ;
  reg [8:0] \master_inst.genblk2.write_fifo_inst.mem[7] ;
  reg [8:0] \master_inst.genblk2.write_fifo_inst.mem[8] ;
  reg [8:0] \master_inst.genblk2.write_fifo_inst.mem[9] ;
  wire \master_inst.genblk2.write_fifo_inst.mem_read_data_valid_reg ;
  wire \master_inst.genblk2.write_fifo_inst.overflow_reg ;
  reg [4:0] \master_inst.genblk2.write_fifo_inst.rd_ptr_reg  = 5'h00;
  wire \master_inst.genblk2.write_fifo_inst.rst ;
  wire [8:0] \master_inst.genblk2.write_fifo_inst.s_axis ;
  wire [7:0] \master_inst.genblk2.write_fifo_inst.s_axis_tdata ;
  wire [7:0] \master_inst.genblk2.write_fifo_inst.s_axis_tdest ;
  wire [7:0] \master_inst.genblk2.write_fifo_inst.s_axis_tid ;
  wire \master_inst.genblk2.write_fifo_inst.s_axis_tkeep ;
  wire \master_inst.genblk2.write_fifo_inst.s_axis_tlast ;
  wire \master_inst.genblk2.write_fifo_inst.s_axis_tready ;
  wire \master_inst.genblk2.write_fifo_inst.s_axis_tuser ;
  wire \master_inst.genblk2.write_fifo_inst.s_axis_tvalid ;
  wire \master_inst.genblk2.write_fifo_inst.status_bad_frame ;
  wire \master_inst.genblk2.write_fifo_inst.status_empty ;
  wire \master_inst.genblk2.write_fifo_inst.status_full ;
  wire \master_inst.genblk2.write_fifo_inst.status_good_frame ;
  wire \master_inst.genblk2.write_fifo_inst.status_overflow ;
  reg [4:0] \master_inst.genblk2.write_fifo_inst.wr_ptr_reg  = 5'h00;
  wire \master_inst.genblk3.read_fifo_inst.bad_frame_reg ;
  wire \master_inst.genblk3.read_fifo_inst.clk ;
  wire \master_inst.genblk3.read_fifo_inst.empty ;
  wire \master_inst.genblk3.read_fifo_inst.full ;
  wire \master_inst.genblk3.read_fifo_inst.good_frame_reg ;
  reg [8:0] \master_inst.genblk3.read_fifo_inst.m_axis_pipe_reg[0] ;
  reg [8:0] \master_inst.genblk3.read_fifo_inst.m_axis_pipe_reg[1] ;
  wire [7:0] \master_inst.genblk3.read_fifo_inst.m_axis_tdata ;
  wire [7:0] \master_inst.genblk3.read_fifo_inst.m_axis_tdest ;
  wire [7:0] \master_inst.genblk3.read_fifo_inst.m_axis_tid ;
  wire \master_inst.genblk3.read_fifo_inst.m_axis_tkeep ;
  wire \master_inst.genblk3.read_fifo_inst.m_axis_tlast ;
  wire \master_inst.genblk3.read_fifo_inst.m_axis_tready ;
  wire \master_inst.genblk3.read_fifo_inst.m_axis_tuser ;
  wire \master_inst.genblk3.read_fifo_inst.m_axis_tvalid ;
  reg [1:0] \master_inst.genblk3.read_fifo_inst.m_axis_tvalid_pipe_reg  = 2'h0;
  reg [8:0] \master_inst.genblk3.read_fifo_inst.mem[0] ;
  reg [8:0] \master_inst.genblk3.read_fifo_inst.mem[10] ;
  reg [8:0] \master_inst.genblk3.read_fifo_inst.mem[11] ;
  reg [8:0] \master_inst.genblk3.read_fifo_inst.mem[12] ;
  reg [8:0] \master_inst.genblk3.read_fifo_inst.mem[13] ;
  reg [8:0] \master_inst.genblk3.read_fifo_inst.mem[14] ;
  reg [8:0] \master_inst.genblk3.read_fifo_inst.mem[15] ;
  reg [8:0] \master_inst.genblk3.read_fifo_inst.mem[1] ;
  reg [8:0] \master_inst.genblk3.read_fifo_inst.mem[2] ;
  reg [8:0] \master_inst.genblk3.read_fifo_inst.mem[3] ;
  reg [8:0] \master_inst.genblk3.read_fifo_inst.mem[4] ;
  reg [8:0] \master_inst.genblk3.read_fifo_inst.mem[5] ;
  reg [8:0] \master_inst.genblk3.read_fifo_inst.mem[6] ;
  reg [8:0] \master_inst.genblk3.read_fifo_inst.mem[7] ;
  reg [8:0] \master_inst.genblk3.read_fifo_inst.mem[8] ;
  reg [8:0] \master_inst.genblk3.read_fifo_inst.mem[9] ;
  wire \master_inst.genblk3.read_fifo_inst.mem_read_data_valid_reg ;
  wire \master_inst.genblk3.read_fifo_inst.overflow_reg ;
  reg [4:0] \master_inst.genblk3.read_fifo_inst.rd_ptr_reg  = 5'h00;
  wire \master_inst.genblk3.read_fifo_inst.rst ;
  wire [8:0] \master_inst.genblk3.read_fifo_inst.s_axis ;
  wire [7:0] \master_inst.genblk3.read_fifo_inst.s_axis_tdata ;
  wire [7:0] \master_inst.genblk3.read_fifo_inst.s_axis_tdest ;
  wire [7:0] \master_inst.genblk3.read_fifo_inst.s_axis_tid ;
  wire \master_inst.genblk3.read_fifo_inst.s_axis_tkeep ;
  wire \master_inst.genblk3.read_fifo_inst.s_axis_tlast ;
  wire \master_inst.genblk3.read_fifo_inst.s_axis_tready ;
  wire \master_inst.genblk3.read_fifo_inst.s_axis_tuser ;
  wire \master_inst.genblk3.read_fifo_inst.s_axis_tvalid ;
  wire \master_inst.genblk3.read_fifo_inst.status_bad_frame ;
  wire \master_inst.genblk3.read_fifo_inst.status_empty ;
  wire \master_inst.genblk3.read_fifo_inst.status_full ;
  wire \master_inst.genblk3.read_fifo_inst.status_good_frame ;
  wire \master_inst.genblk3.read_fifo_inst.status_overflow ;
  reg [4:0] \master_inst.genblk3.read_fifo_inst.wr_ptr_reg  = 5'h00;
  reg [6:0] \master_inst.i2c_master_inst.addr_reg ;
  reg [3:0] \master_inst.i2c_master_inst.bit_count_reg ;
  wire \master_inst.i2c_master_inst.bus_active ;
  reg \master_inst.i2c_master_inst.bus_active_reg ;
  wire \master_inst.i2c_master_inst.bus_control ;
  reg \master_inst.i2c_master_inst.bus_control_reg ;
  wire \master_inst.i2c_master_inst.busy ;
  reg \master_inst.i2c_master_inst.busy_reg ;
  wire \master_inst.i2c_master_inst.clk ;
  reg [7:0] \master_inst.i2c_master_inst.data_reg ;
  reg [16:0] \master_inst.i2c_master_inst.delay_reg ;
  wire \master_inst.i2c_master_inst.delay_scl_next ;
  reg \master_inst.i2c_master_inst.delay_scl_reg ;
  reg \master_inst.i2c_master_inst.delay_sda_reg ;
  reg \master_inst.i2c_master_inst.last_reg ;
  reg \master_inst.i2c_master_inst.last_sda_i_reg ;
  wire [7:0] \master_inst.i2c_master_inst.m_axis_data_tdata ;
  reg [7:0] \master_inst.i2c_master_inst.m_axis_data_tdata_reg ;
  wire \master_inst.i2c_master_inst.m_axis_data_tlast ;
  reg \master_inst.i2c_master_inst.m_axis_data_tlast_reg ;
  wire \master_inst.i2c_master_inst.m_axis_data_tready ;
  wire \master_inst.i2c_master_inst.m_axis_data_tvalid ;
  wire \master_inst.i2c_master_inst.m_axis_data_tvalid_next ;
  reg \master_inst.i2c_master_inst.m_axis_data_tvalid_reg ;
  wire \master_inst.i2c_master_inst.missed_ack ;
  wire \master_inst.i2c_master_inst.missed_ack_next ;
  reg \master_inst.i2c_master_inst.missed_ack_reg ;
  reg \master_inst.i2c_master_inst.mode_read_reg ;
  reg \master_inst.i2c_master_inst.mode_stop_reg ;
  reg \master_inst.i2c_master_inst.mode_write_multiple_reg ;
  wire \master_inst.i2c_master_inst.phy_release_bus ;
  reg \master_inst.i2c_master_inst.phy_rx_data_reg ;
  wire [4:0] \master_inst.i2c_master_inst.phy_state_reg ;
  wire [15:0] \master_inst.i2c_master_inst.prescale ;
  wire \master_inst.i2c_master_inst.rst ;
  wire [6:0] \master_inst.i2c_master_inst.s_axis_cmd_address ;
  wire \master_inst.i2c_master_inst.s_axis_cmd_read ;
  wire \master_inst.i2c_master_inst.s_axis_cmd_ready ;
  wire \master_inst.i2c_master_inst.s_axis_cmd_ready_next ;
  reg \master_inst.i2c_master_inst.s_axis_cmd_ready_reg ;
  wire \master_inst.i2c_master_inst.s_axis_cmd_start ;
  wire \master_inst.i2c_master_inst.s_axis_cmd_stop ;
  wire \master_inst.i2c_master_inst.s_axis_cmd_valid ;
  wire \master_inst.i2c_master_inst.s_axis_cmd_write ;
  wire \master_inst.i2c_master_inst.s_axis_cmd_write_multiple ;
  wire [7:0] \master_inst.i2c_master_inst.s_axis_data_tdata ;
  wire \master_inst.i2c_master_inst.s_axis_data_tlast ;
  wire \master_inst.i2c_master_inst.s_axis_data_tready ;
  wire \master_inst.i2c_master_inst.s_axis_data_tready_next ;
  reg \master_inst.i2c_master_inst.s_axis_data_tready_reg ;
  wire \master_inst.i2c_master_inst.s_axis_data_tvalid ;
  wire \master_inst.i2c_master_inst.scl_i ;
  reg \master_inst.i2c_master_inst.scl_i_reg ;
  wire \master_inst.i2c_master_inst.scl_o ;
  reg \master_inst.i2c_master_inst.scl_o_reg ;
  wire \master_inst.i2c_master_inst.scl_t ;
  wire \master_inst.i2c_master_inst.sda_i ;
  reg \master_inst.i2c_master_inst.sda_i_reg ;
  wire \master_inst.i2c_master_inst.sda_o ;
  reg \master_inst.i2c_master_inst.sda_o_reg ;
  wire \master_inst.i2c_master_inst.sda_t ;
  wire \master_inst.i2c_master_inst.start_bit ;
  wire [4:0] \master_inst.i2c_master_inst.state_reg ;
  wire \master_inst.i2c_master_inst.stop_on_idle ;
  wire \master_inst.i2c_scl_i ;
  wire \master_inst.i2c_scl_o ;
  wire \master_inst.i2c_scl_t ;
  wire \master_inst.i2c_sda_i ;
  wire \master_inst.i2c_sda_o ;
  wire \master_inst.i2c_sda_t ;
  wire \master_inst.missed_ack_int ;
  wire \master_inst.missed_ack_next ;
  reg \master_inst.missed_ack_reg ;
  reg [15:0] \master_inst.prescale_reg ;
  wire \master_inst.read_fifo_empty ;
  wire \master_inst.read_fifo_full ;
  wire \master_inst.rst ;
  wire \master_inst.wbs_ack_o ;
  wire \master_inst.wbs_ack_o_next ;
  reg \master_inst.wbs_ack_o_reg ;
  wire [2:0] \master_inst.wbs_adr_i ;
  wire \master_inst.wbs_cyc_i ;
  wire [15:0] \master_inst.wbs_dat_i ;
  wire [15:0] \master_inst.wbs_dat_o ;
  wire [15:0] \master_inst.wbs_dat_o_next ;
  reg [15:0] \master_inst.wbs_dat_o_reg ;
  wire [1:0] \master_inst.wbs_sel_i ;
  wire \master_inst.wbs_stb_i ;
  wire \master_inst.wbs_we_i ;
  wire \master_inst.write_fifo_empty ;
  wire \master_inst.write_fifo_full ;
  reg \master_inst.write_fifo_overflow_reg  = 1'h0;
  wire rst;
  wire rst_n;
  input scl_i;
  wire scl_i;
  output scl_o;
  wire scl_o;
  output scl_oen_o;
  wire scl_oen_o;
  input sda_i;
  wire sda_i;
  output sda_o;
  wire sda_o;
  output sda_oen_o;
  wire sda_oen_o;
  wire wbs_ack_o;
  wire [2:0] wbs_adr_i;
  wire wbs_cyc_i;
  wire [15:0] wbs_dat_i;
  wire [15:0] wbs_dat_o;
  wire [1:0] wbs_sel_i;
  wire wbs_stb_i;
  wire wbs_we_i;
  assign _0086_ = ~(PENABLE & PSEL);
  assign _0087_ = ~_0086_;
  assign _0088_ = PADDR[1] | PADDR[0];
  assign _0089_ = PADDR[3] | PADDR[2];
  assign _0090_ = _0089_ | _0088_;
  assign _0091_ = PADDR[5] | PADDR[4];
  assign _0092_ = PADDR[7] | PADDR[6];
  assign _0093_ = _0092_ | _0091_;
  assign _0094_ = ~(_0093_ | _0090_);
  assign _0008_ = PADDR[9] & PADDR[8];
  assign _0009_ = ~(PADDR[11] & PADDR[10]);
  assign _0010_ = _0008_ & ~(_0009_);
  assign _0011_ = ~(PADDR[13] & PADDR[12]);
  assign _0012_ = ~(PADDR[15] & PADDR[14]);
  assign _0013_ = _0012_ | _0011_;
  assign _0014_ = _0013_ | ~(_0010_);
  assign _0015_ = _0014_ | ~(_0094_);
  assign _0003_ = _0087_ & ~(_0015_);
  assign _0016_ = PADDR[5] | ~(PADDR[4]);
  assign _0017_ = _0016_ | _0092_;
  assign _0018_ = _0017_ | _0090_;
  assign _0019_ = _0018_ | _0014_;
  assign _0001_ = _0087_ & ~(_0019_);
  assign _0020_ = flags[3] & IM_REG[0];
  assign _0021_ = flags[8] & IM_REG[1];
  assign _0022_ = _0021_ | _0020_;
  assign _0023_ = flags[9] & IM_REG[2];
  assign _0024_ = flags[10] & IM_REG[3];
  assign _0025_ = _0024_ | _0023_;
  assign _0026_ = _0025_ | _0022_;
  assign _0027_ = flags[11] & IM_REG[4];
  assign _0028_ = flags[12] & IM_REG[5];
  assign _0029_ = _0028_ | _0027_;
  assign _0030_ = flags[13] & IM_REG[6];
  assign _0031_ = flags[14] & IM_REG[7];
  assign _0032_ = _0031_ | _0030_;
  assign _0033_ = _0032_ | _0029_;
  assign _0034_ = _0033_ | _0026_;
  assign _0035_ = flags[15] & IM_REG[8];
  assign i2c_irq = _0035_ | _0034_;
  assign _0036_ = _0094_ & ~(_0014_);
  assign _0037_ = _0086_ | ~(PWRITE);
  assign _0002_ = _0036_ & ~(_0037_);
  assign _0038_ = _0003_ & ~(_0002_);
  assign _0007_ = PRESETn & ~(_0038_);
  assign _0006_ = PRESETn & ~(_0002_);
  assign _0000_ = ~(_0037_ | _0019_);
  assign _0039_ = _0001_ & ~(_0000_);
  assign _0005_ = PRESETn & ~(_0039_);
  assign _0004_ = PRESETn & ~(_0000_);
  assign _0040_ = PADDR[2] | ~(PADDR[3]);
  assign _0041_ = _0040_ | _0088_;
  assign _0042_ = _0041_ | _0093_;
  assign _0043_ = ~(_0042_ | _0014_);
  assign _0044_ = PADDR[3] | ~(PADDR[2]);
  assign _0045_ = _0044_ | _0088_;
  assign _0046_ = _0045_ | _0093_;
  assign _0047_ = ~(_0046_ | _0014_);
  assign _0048_ = _0019_ | GCLK_REG;
  assign _0049_ = _0036_ ? IM_REG[0] : _0048_;
  assign _0050_ = _0047_ ? _0020_ : _0049_;
  assign _0051_ = _0043_ ? flags[3] : _0050_;
  assign PRDATA[0] = _0014_ ? wbs_dat_o[0] : _0051_;
  assign _0052_ = _0036_ ? IM_REG[1] : _0019_;
  assign _0053_ = _0047_ ? _0021_ : _0052_;
  assign _0054_ = _0043_ ? flags[8] : _0053_;
  assign PRDATA[1] = _0014_ ? wbs_dat_o[1] : _0054_;
  assign _0055_ = _0036_ ? IM_REG[2] : _0019_;
  assign _0056_ = _0047_ ? _0023_ : _0055_;
  assign _0057_ = _0043_ ? flags[9] : _0056_;
  assign PRDATA[2] = _0014_ ? wbs_dat_o[2] : _0057_;
  assign _0058_ = _0036_ ? IM_REG[3] : _0019_;
  assign _0059_ = _0047_ ? _0024_ : _0058_;
  assign _0060_ = _0043_ ? flags[10] : _0059_;
  assign PRDATA[3] = _0014_ ? wbs_dat_o[3] : _0060_;
  assign _0061_ = IM_REG[4] & ~(_0015_);
  assign _0062_ = _0047_ ? _0027_ : _0061_;
  assign _0063_ = _0043_ ? flags[11] : _0062_;
  assign PRDATA[4] = _0014_ ? wbs_dat_o[4] : _0063_;
  assign _0064_ = _0036_ ? IM_REG[5] : _0019_;
  assign _0065_ = _0047_ ? _0028_ : _0064_;
  assign _0066_ = _0043_ ? flags[12] : _0065_;
  assign PRDATA[5] = _0014_ ? wbs_dat_o[5] : _0066_;
  assign _0067_ = _0036_ ? IM_REG[6] : _0019_;
  assign _0068_ = _0047_ ? _0030_ : _0067_;
  assign _0069_ = _0043_ ? flags[13] : _0068_;
  assign PRDATA[6] = _0014_ ? wbs_dat_o[6] : _0069_;
  assign _0070_ = _0036_ ? IM_REG[7] : _0019_;
  assign _0071_ = _0047_ ? _0031_ : _0070_;
  assign _0072_ = _0043_ ? flags[14] : _0071_;
  assign PRDATA[7] = _0014_ ? wbs_dat_o[7] : _0072_;
  assign _0073_ = IM_REG[8] & ~(_0015_);
  assign _0074_ = _0047_ ? _0035_ : _0073_;
  assign _0075_ = _0043_ ? flags[15] : _0074_;
  assign PRDATA[8] = _0014_ ? wbs_dat_o[8] : _0075_;
  assign _0076_ = _0036_ | ~(_0019_);
  assign _0077_ = _0076_ | _0047_;
  assign _0078_ = ~(_0077_ | _0043_);
  assign PRDATA[9] = _0014_ ? wbs_dat_o[9] : _0078_;
  assign PRDATA[10] = _0014_ ? wbs_dat_o[10] : _0078_;
  assign PRDATA[11] = _0014_ ? wbs_dat_o[11] : _0078_;
  assign PRDATA[12] = _0014_ ? wbs_dat_o[12] : _0078_;
  assign PRDATA[13] = _0014_ ? wbs_dat_o[13] : _0078_;
  assign PRDATA[14] = _0014_ & wbs_dat_o[14];
  assign PRDATA[15] = _0014_ ? wbs_dat_o[15] : _0078_;
  assign PRDATA[31] = _0078_ & ~(_0014_);
  assign rst = ~PRESETn;
  assign _0079_ = PADDR[13] | PADDR[12];
  assign _0080_ = PADDR[15] | PADDR[14];
  assign _0081_ = _0080_ | _0079_;
  assign _0082_ = _0010_ & ~(_0081_);
  assign wbs_stb_i = _0087_ & ~(_0082_);
  assign wbs_cyc_i = PSEL & ~(_0082_);
  assign _0083_ = apb_wr_ack_0 | wbs_ack_o;
  assign _0084_ = _0083_ | apb_wr_ack_1;
  assign _0085_ = _0084_ | apb_rd_ack_0;
  assign PREADY = _0085_ | apb_rd_ack_1;
  always @(posedge PCLK, negedge PRESETn)
    if (!PRESETn) GCLK_REG <= 1'h0;
    else if (_0000_) GCLK_REG <= PWDATA[0];
  always @(posedge PCLK)
    if (_0005_)
      if (_0000_) apb_wr_ack_0 <= 1'h1;
      else apb_wr_ack_0 <= 1'h0;
  always @(posedge PCLK)
    if (_0006_) apb_rd_ack_1 <= _0003_;
  always @(posedge PCLK, negedge PRESETn)
    if (!PRESETn) IM_REG[0] <= 1'h0;
    else if (_0002_) IM_REG[0] <= PWDATA[0];
  always @(posedge PCLK, negedge PRESETn)
    if (!PRESETn) IM_REG[1] <= 1'h0;
    else if (_0002_) IM_REG[1] <= PWDATA[1];
  always @(posedge PCLK, negedge PRESETn)
    if (!PRESETn) IM_REG[2] <= 1'h0;
    else if (_0002_) IM_REG[2] <= PWDATA[2];
  always @(posedge PCLK, negedge PRESETn)
    if (!PRESETn) IM_REG[3] <= 1'h0;
    else if (_0002_) IM_REG[3] <= PWDATA[3];
  always @(posedge PCLK, negedge PRESETn)
    if (!PRESETn) IM_REG[4] <= 1'h0;
    else if (_0002_) IM_REG[4] <= PWDATA[4];
  always @(posedge PCLK, negedge PRESETn)
    if (!PRESETn) IM_REG[5] <= 1'h0;
    else if (_0002_) IM_REG[5] <= PWDATA[5];
  always @(posedge PCLK, negedge PRESETn)
    if (!PRESETn) IM_REG[6] <= 1'h0;
    else if (_0002_) IM_REG[6] <= PWDATA[6];
  always @(posedge PCLK, negedge PRESETn)
    if (!PRESETn) IM_REG[7] <= 1'h0;
    else if (_0002_) IM_REG[7] <= PWDATA[7];
  always @(posedge PCLK, negedge PRESETn)
    if (!PRESETn) IM_REG[8] <= 1'h0;
    else if (_0002_) IM_REG[8] <= PWDATA[8];
  always @(posedge PCLK)
    if (_0007_)
      if (_0002_) apb_wr_ack_1 <= 1'h1;
      else apb_wr_ack_1 <= 1'h0;
  always @(posedge PCLK)
    if (_0004_) apb_rd_ack_0 <= _0001_;
  assign _0105_ = \master_inst.wbs_we_i  & \master_inst.wbs_sel_i [0];
  assign _0106_ = ~\master_inst.wbs_adr_i [2];
  assign _0107_ = \master_inst.wbs_adr_i [0] | \master_inst.wbs_adr_i [1];
  assign _0108_ = _0107_ | _0106_;
  assign _0109_ = \master_inst.wbs_stb_i  & \master_inst.wbs_cyc_i ;
  assign _0110_ = _0108_ | ~(_0109_);
  assign _0102_ = _0105_ & ~(_0110_);
  assign _0111_ = \master_inst.wbs_adr_i [0] | ~(\master_inst.wbs_adr_i [1]);
  assign _0112_ = _0111_ | \master_inst.wbs_adr_i [2];
  assign _0113_ = _0109_ & ~(_0112_);
  assign _0104_ = _0113_ & _0105_;
  assign _0114_ = _0107_ | \master_inst.wbs_adr_i [2];
  assign _0115_ = _0114_ & _0108_;
  assign _0116_ = \master_inst.wbs_we_i  & ~(_0115_);
  assign _0117_ = \master_inst.wbs_dat_i [13] | ~(\master_inst.wbs_sel_i [1]);
  assign _0118_ = ~(_0117_ | _0114_);
  assign _0119_ = ~\master_inst.wbs_sel_i [1];
  assign _0120_ = _0119_ & ~(_0114_);
  assign _0121_ = _0120_ | _0118_;
  assign _0122_ = _0116_ & ~(_0121_);
  assign _0123_ = ~\master_inst.wbs_sel_i [0];
  assign _0124_ = _0123_ & ~(_0108_);
  assign _0125_ = _0124_ | ~(_0109_);
  assign _0098_ = _0122_ & ~(_0125_);
  assign _0126_ = \master_inst.wbs_we_i  & \master_inst.wbs_sel_i [1];
  assign _0127_ = ~_0126_;
  assign _0128_ = _0111_ | _0106_;
  assign _0129_ = _0109_ & ~(_0128_);
  assign _0100_ = _0129_ & ~(_0127_);
  assign _0130_ = \master_inst.wbs_we_i  & ~(_0120_);
  assign _0131_ = \master_inst.wbs_sel_i [1] & ~(\master_inst.wbs_dat_i [10]);
  assign _0132_ = _0114_ ? _0112_ : _0131_;
  assign _0133_ = _0130_ & ~(_0132_);
  assign _0134_ = _0119_ & ~(_0112_);
  assign _0135_ = _0134_ | ~(_0109_);
  assign _0099_ = _0133_ & ~(_0135_);
  assign _0136_ = ~\master_inst.wbs_we_i ;
  assign _0137_ = ~(\master_inst.wbs_sel_i [0] | \master_inst.wbs_sel_i [1]);
  assign _0138_ = _0137_ | _0136_;
  assign _0101_ = _0129_ & ~(_0138_);
  assign _0103_ = _0113_ & ~(_0127_);
  assign _0139_ = _0128_ | ~(\master_inst.prescale_reg [0]);
  assign _0140_ = \master_inst.data_out [0] & ~(_0108_);
  assign _0141_ = _0139_ & ~(_0140_);
  assign _0142_ = \master_inst.cmd_address_reg [0] & ~(_0112_);
  assign _0143_ = \master_inst.busy_int  & ~(_0114_);
  assign _0144_ = _0143_ | _0142_;
  assign _0145_ = _0141_ & ~(_0144_);
  assign _0146_ = _0114_ & _0112_;
  assign _0147_ = ~(_0128_ & _0108_);
  assign _0148_ = _0146_ & ~(_0147_);
  assign _0149_ = _0148_ | _0145_;
  assign _0150_ = _0149_ | \master_inst.wbs_we_i ;
  assign \master_inst.wbs_dat_o_next [0] = _0109_ & ~(_0150_);
  assign _0151_ = _0128_ | ~(\master_inst.prescale_reg [1]);
  assign _0152_ = \master_inst.data_out [1] & ~(_0108_);
  assign _0153_ = _0151_ & ~(_0152_);
  assign _0154_ = \master_inst.cmd_address_reg [1] & ~(_0112_);
  assign _0155_ = \master_inst.bus_control_int  & ~(_0114_);
  assign _0156_ = _0155_ | _0154_;
  assign _0157_ = _0153_ & ~(_0156_);
  assign _0158_ = _0157_ | _0148_;
  assign _0159_ = _0158_ | \master_inst.wbs_we_i ;
  assign \master_inst.wbs_dat_o_next [1] = _0109_ & ~(_0159_);
  assign _0160_ = _0128_ | ~(\master_inst.prescale_reg [2]);
  assign _0161_ = \master_inst.data_out [2] & ~(_0108_);
  assign _0162_ = _0160_ & ~(_0161_);
  assign _0163_ = \master_inst.cmd_address_reg [2] & ~(_0112_);
  assign _0164_ = \master_inst.bus_active_int  & ~(_0114_);
  assign _0165_ = _0164_ | _0163_;
  assign _0166_ = _0162_ & ~(_0165_);
  assign _0167_ = _0166_ | _0148_;
  assign _0168_ = _0167_ | \master_inst.wbs_we_i ;
  assign \master_inst.wbs_dat_o_next [2] = _0109_ & ~(_0168_);
  assign _0169_ = _0128_ | ~(\master_inst.prescale_reg [3]);
  assign _0170_ = \master_inst.data_out [3] & ~(_0108_);
  assign _0171_ = _0169_ & ~(_0170_);
  assign _0172_ = \master_inst.cmd_address_reg [3] & ~(_0112_);
  assign _0173_ = \master_inst.missed_ack_reg  & ~(_0114_);
  assign _0174_ = _0173_ | _0172_;
  assign _0175_ = _0171_ & ~(_0174_);
  assign _0176_ = _0175_ | _0148_;
  assign _0177_ = _0176_ | \master_inst.wbs_we_i ;
  assign \master_inst.wbs_dat_o_next [3] = _0109_ & ~(_0177_);
  assign _0178_ = _0128_ | ~(\master_inst.prescale_reg [4]);
  assign _0179_ = \master_inst.data_out [4] & ~(_0108_);
  assign _0180_ = _0178_ & ~(_0179_);
  assign _0181_ = \master_inst.cmd_address_reg [4] & ~(_0112_);
  assign _0182_ = _0180_ & ~(_0181_);
  assign _0183_ = _0112_ & ~(_0147_);
  assign _0184_ = _0183_ | _0182_;
  assign _0185_ = _0184_ | \master_inst.wbs_we_i ;
  assign \master_inst.wbs_dat_o_next [4] = _0109_ & ~(_0185_);
  assign _0186_ = _0128_ | ~(\master_inst.prescale_reg [5]);
  assign _0187_ = \master_inst.data_out [5] & ~(_0108_);
  assign _0188_ = _0186_ & ~(_0187_);
  assign _0189_ = \master_inst.cmd_address_reg [5] & ~(_0112_);
  assign _0190_ = _0188_ & ~(_0189_);
  assign _0191_ = _0190_ | _0183_;
  assign _0192_ = _0191_ | \master_inst.wbs_we_i ;
  assign \master_inst.wbs_dat_o_next [5] = _0109_ & ~(_0192_);
  assign _0193_ = _0128_ | ~(\master_inst.prescale_reg [6]);
  assign _0194_ = \master_inst.data_out [6] & ~(_0108_);
  assign _0195_ = _0193_ & ~(_0194_);
  assign _0196_ = \master_inst.cmd_address_reg [6] & ~(_0112_);
  assign _0197_ = _0195_ & ~(_0196_);
  assign _0198_ = _0197_ | _0183_;
  assign _0199_ = _0198_ | \master_inst.wbs_we_i ;
  assign \master_inst.wbs_dat_o_next [6] = _0109_ & ~(_0199_);
  assign _0200_ = _0128_ | ~(\master_inst.prescale_reg [7]);
  assign _0201_ = \master_inst.data_out [7] & ~(_0108_);
  assign _0202_ = _0201_ | ~(_0200_);
  assign _0203_ = ~(_0202_ & _0147_);
  assign _0204_ = _0203_ | \master_inst.wbs_we_i ;
  assign \master_inst.wbs_dat_o_next [7] = _0109_ & ~(_0204_);
  assign _0205_ = _0128_ | ~(\master_inst.prescale_reg [8]);
  assign _0206_ = \master_inst.data_out_valid  & ~(_0108_);
  assign _0207_ = _0205_ & ~(_0206_);
  assign _0208_ = \master_inst.cmd_start_reg  & ~(_0112_);
  assign \master_inst.cmd_fifo_empty  = ~\master_inst.cmd_valid_int ;
  assign _0209_ = \master_inst.cmd_fifo_empty  & ~(_0114_);
  assign _0210_ = _0209_ | _0208_;
  assign _0211_ = _0207_ & ~(_0210_);
  assign _0212_ = _0211_ | _0148_;
  assign _0213_ = _0212_ | \master_inst.wbs_we_i ;
  assign \master_inst.wbs_dat_o_next [8] = _0109_ & ~(_0213_);
  assign _0214_ = _0128_ | ~(\master_inst.prescale_reg [9]);
  assign _0215_ = \master_inst.data_out_last  & ~(_0108_);
  assign _0216_ = _0214_ & ~(_0215_);
  assign _0217_ = \master_inst.cmd_read_reg  & ~(_0112_);
  assign \master_inst.cmd_fifo_full  = ~\master_inst.cmd_ready ;
  assign _0218_ = \master_inst.cmd_fifo_full  & ~(_0114_);
  assign _0219_ = _0218_ | _0217_;
  assign _0220_ = _0216_ & ~(_0219_);
  assign _0221_ = _0220_ | _0148_;
  assign _0222_ = _0221_ | \master_inst.wbs_we_i ;
  assign \master_inst.wbs_dat_o_next [9] = _0109_ & ~(_0222_);
  assign _0223_ = _0128_ | ~(\master_inst.prescale_reg [10]);
  assign _0224_ = \master_inst.cmd_write_reg  & ~(_0112_);
  assign _0225_ = _0223_ & ~(_0224_);
  assign _0226_ = \master_inst.cmd_fifo_overflow_reg  & ~(_0114_);
  assign _0227_ = _0225_ & ~(_0226_);
  assign _0228_ = ~(_0128_ & _0112_);
  assign _0229_ = _0114_ & ~(_0228_);
  assign _0230_ = _0229_ | _0227_;
  assign _0231_ = _0230_ | \master_inst.wbs_we_i ;
  assign \master_inst.wbs_dat_o_next [10] = _0109_ & ~(_0231_);
  assign _0232_ = _0128_ | ~(\master_inst.prescale_reg [11]);
  assign _0233_ = \master_inst.cmd_write_multiple_reg  & ~(_0112_);
  assign _0234_ = _0232_ & ~(_0233_);
  assign \master_inst.write_fifo_empty  = ~\master_inst.data_in_valid_int ;
  assign _0235_ = \master_inst.write_fifo_empty  & ~(_0114_);
  assign _0236_ = _0234_ & ~(_0235_);
  assign _0237_ = _0236_ | _0229_;
  assign _0238_ = _0237_ | \master_inst.wbs_we_i ;
  assign \master_inst.wbs_dat_o_next [11] = _0109_ & ~(_0238_);
  assign _0239_ = _0128_ | ~(\master_inst.prescale_reg [12]);
  assign _0240_ = \master_inst.cmd_stop_reg  & ~(_0112_);
  assign _0241_ = _0239_ & ~(_0240_);
  assign \master_inst.write_fifo_full  = ~\master_inst.data_in_ready ;
  assign _0242_ = \master_inst.write_fifo_full  & ~(_0114_);
  assign _0243_ = _0241_ & ~(_0242_);
  assign _0244_ = _0243_ | _0229_;
  assign _0245_ = _0244_ | \master_inst.wbs_we_i ;
  assign \master_inst.wbs_dat_o_next [12] = _0109_ & ~(_0245_);
  assign _0246_ = _0128_ | ~(\master_inst.prescale_reg [13]);
  assign _0247_ = \master_inst.write_fifo_overflow_reg  & ~(_0114_);
  assign _0248_ = _0246_ & ~(_0247_);
  assign _0249_ = \master_inst.wbs_adr_i [2] ? _0111_ : _0107_;
  assign _0250_ = _0249_ | _0248_;
  assign _0251_ = _0250_ | \master_inst.wbs_we_i ;
  assign \master_inst.wbs_dat_o_next [13] = _0109_ & ~(_0251_);
  assign _0252_ = _0128_ | ~(\master_inst.prescale_reg [14]);
  assign \master_inst.read_fifo_empty  = ~\master_inst.data_out_valid ;
  assign _0253_ = \master_inst.read_fifo_empty  & ~(_0114_);
  assign _0254_ = _0252_ & ~(_0253_);
  assign _0255_ = _0254_ | _0249_;
  assign _0256_ = _0255_ | \master_inst.wbs_we_i ;
  assign \master_inst.wbs_dat_o_next [14] = _0109_ & ~(_0256_);
  assign _0257_ = _0128_ | ~(\master_inst.prescale_reg [15]);
  assign \master_inst.read_fifo_full  = ~\master_inst.data_out_ready_int ;
  assign _0258_ = \master_inst.read_fifo_full  & ~(_0114_);
  assign _0259_ = _0257_ & ~(_0258_);
  assign _0260_ = _0259_ | _0249_;
  assign _0261_ = _0260_ | \master_inst.wbs_we_i ;
  assign \master_inst.wbs_dat_o_next [15] = _0109_ & ~(_0261_);
  assign _0262_ = \master_inst.cmd_valid_reg  & ~(\master_inst.cmd_ready );
  assign _0263_ = ~\master_inst.wbs_ack_o_reg ;
  assign _0264_ = \master_inst.wbs_dat_i [8] | \master_inst.wbs_dat_i [9];
  assign _0265_ = _0264_ | \master_inst.wbs_dat_i [10];
  assign _0266_ = ~(_0265_ | \master_inst.wbs_dat_i [11]);
  assign _0267_ = _0266_ & ~(\master_inst.wbs_dat_i [12]);
  assign _0268_ = _0263_ & ~(_0267_);
  assign _0269_ = \master_inst.wbs_sel_i [1] ? _0268_ : _0262_;
  assign _0270_ = _0112_ ? _0262_ : _0269_;
  assign _0271_ = \master_inst.wbs_we_i  ? _0270_ : _0262_;
  assign \master_inst.cmd_valid_next  = _0109_ ? _0271_ : _0262_;
  assign _0272_ = \master_inst.data_in_valid_reg  & ~(\master_inst.data_in_ready );
  assign _0273_ = \master_inst.wbs_sel_i [0] ? _0263_ : _0272_;
  assign _0274_ = _0108_ ? _0272_ : _0273_;
  assign _0275_ = \master_inst.wbs_we_i  ? _0274_ : _0272_;
  assign \master_inst.data_in_valid_next  = _0109_ ? _0275_ : _0272_;
  assign _0276_ = \master_inst.missed_ack_reg  | \master_inst.missed_ack_int ;
  assign _0277_ = \master_inst.wbs_dat_i [3] ? \master_inst.missed_ack_int  : _0276_;
  assign _0278_ = \master_inst.wbs_sel_i [0] ? _0277_ : _0276_;
  assign _0279_ = _0114_ ? _0276_ : _0278_;
  assign _0280_ = \master_inst.wbs_we_i  ? _0279_ : _0276_;
  assign \master_inst.missed_ack_next  = _0109_ ? _0280_ : _0276_;
  assign \master_inst.wbs_ack_o_next  = _0109_ & ~(\master_inst.wbs_ack_o_reg );
  assign _0281_ = \master_inst.wbs_ack_o_reg  | ~(\master_inst.data_out_valid );
  assign _0282_ = _0281_ | _0123_;
  assign _0283_ = _0282_ | _0108_;
  assign _0284_ = _0283_ | \master_inst.wbs_we_i ;
  assign \master_inst.data_out_ready_next  = _0109_ & ~(_0284_);
  assign _0285_ = _0268_ & ~(\master_inst.cmd_ready );
  assign _0286_ = ~(_0285_ | \master_inst.cmd_fifo_overflow_reg );
  assign _0095_ = ~(_0286_ | _0112_);
  assign _0287_ = \master_inst.data_in_ready  & ~(\master_inst.write_fifo_overflow_reg );
  assign _0096_ = ~(_0287_ | _0108_);
  assign _0097_ = \master_inst.wbs_dat_i [9] & \master_inst.wbs_sel_i [1];
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.cmd_fifo_overflow_reg  <= 1'h0;
    else if (_0099_) \master_inst.cmd_fifo_overflow_reg  <= _0095_;
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.prescale_reg [8] <= 1'h0;
    else if (_0100_) \master_inst.prescale_reg [8] <= \master_inst.wbs_dat_i [8];
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.prescale_reg [9] <= 1'h0;
    else if (_0100_) \master_inst.prescale_reg [9] <= \master_inst.wbs_dat_i [9];
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.prescale_reg [10] <= 1'h0;
    else if (_0100_) \master_inst.prescale_reg [10] <= \master_inst.wbs_dat_i [10];
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.prescale_reg [11] <= 1'h0;
    else if (_0100_) \master_inst.prescale_reg [11] <= \master_inst.wbs_dat_i [11];
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.prescale_reg [12] <= 1'h0;
    else if (_0100_) \master_inst.prescale_reg [12] <= \master_inst.wbs_dat_i [12];
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.prescale_reg [13] <= 1'h0;
    else if (_0100_) \master_inst.prescale_reg [13] <= \master_inst.wbs_dat_i [13];
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.prescale_reg [14] <= 1'h0;
    else if (_0100_) \master_inst.prescale_reg [14] <= \master_inst.wbs_dat_i [14];
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.prescale_reg [15] <= 1'h0;
    else if (_0100_) \master_inst.prescale_reg [15] <= \master_inst.wbs_dat_i [15];
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.missed_ack_reg  <= 1'h0;
    else \master_inst.missed_ack_reg  <= \master_inst.missed_ack_next ;
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.data_in_last_reg  <= 1'h0;
    else if (_0102_) \master_inst.data_in_last_reg  <= _0097_;
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.data_out_ready_reg  <= 1'h0;
    else \master_inst.data_out_ready_reg  <= \master_inst.data_out_ready_next ;
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.data_in_reg [0] <= 1'h0;
    else if (_0102_) \master_inst.data_in_reg [0] <= \master_inst.wbs_dat_i [0];
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.data_in_reg [1] <= 1'h0;
    else if (_0102_) \master_inst.data_in_reg [1] <= \master_inst.wbs_dat_i [1];
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.data_in_reg [2] <= 1'h0;
    else if (_0102_) \master_inst.data_in_reg [2] <= \master_inst.wbs_dat_i [2];
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.data_in_reg [3] <= 1'h0;
    else if (_0102_) \master_inst.data_in_reg [3] <= \master_inst.wbs_dat_i [3];
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.data_in_reg [4] <= 1'h0;
    else if (_0102_) \master_inst.data_in_reg [4] <= \master_inst.wbs_dat_i [4];
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.data_in_reg [5] <= 1'h0;
    else if (_0102_) \master_inst.data_in_reg [5] <= \master_inst.wbs_dat_i [5];
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.data_in_reg [6] <= 1'h0;
    else if (_0102_) \master_inst.data_in_reg [6] <= \master_inst.wbs_dat_i [6];
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.data_in_reg [7] <= 1'h0;
    else if (_0102_) \master_inst.data_in_reg [7] <= \master_inst.wbs_dat_i [7];
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.data_in_valid_reg  <= 1'h0;
    else \master_inst.data_in_valid_reg  <= \master_inst.data_in_valid_next ;
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.cmd_stop_reg  <= 1'h0;
    else if (_0103_) \master_inst.cmd_stop_reg  <= \master_inst.wbs_dat_i [12];
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.cmd_valid_reg  <= 1'h0;
    else \master_inst.cmd_valid_reg  <= \master_inst.cmd_valid_next ;
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.cmd_write_multiple_reg  <= 1'h0;
    else if (_0103_) \master_inst.cmd_write_multiple_reg  <= \master_inst.wbs_dat_i [11];
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.cmd_write_reg  <= 1'h0;
    else if (_0103_) \master_inst.cmd_write_reg  <= \master_inst.wbs_dat_i [10];
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.cmd_read_reg  <= 1'h0;
    else if (_0103_) \master_inst.cmd_read_reg  <= \master_inst.wbs_dat_i [9];
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.cmd_start_reg  <= 1'h0;
    else if (_0103_) \master_inst.cmd_start_reg  <= \master_inst.wbs_dat_i [8];
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.cmd_address_reg [0] <= 1'h0;
    else if (_0104_) \master_inst.cmd_address_reg [0] <= \master_inst.wbs_dat_i [0];
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.cmd_address_reg [1] <= 1'h0;
    else if (_0104_) \master_inst.cmd_address_reg [1] <= \master_inst.wbs_dat_i [1];
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.cmd_address_reg [2] <= 1'h0;
    else if (_0104_) \master_inst.cmd_address_reg [2] <= \master_inst.wbs_dat_i [2];
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.cmd_address_reg [3] <= 1'h0;
    else if (_0104_) \master_inst.cmd_address_reg [3] <= \master_inst.wbs_dat_i [3];
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.cmd_address_reg [4] <= 1'h0;
    else if (_0104_) \master_inst.cmd_address_reg [4] <= \master_inst.wbs_dat_i [4];
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.cmd_address_reg [5] <= 1'h0;
    else if (_0104_) \master_inst.cmd_address_reg [5] <= \master_inst.wbs_dat_i [5];
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.cmd_address_reg [6] <= 1'h0;
    else if (_0104_) \master_inst.cmd_address_reg [6] <= \master_inst.wbs_dat_i [6];
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.wbs_ack_o_reg  <= 1'h0;
    else \master_inst.wbs_ack_o_reg  <= \master_inst.wbs_ack_o_next ;
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.wbs_dat_o_reg [0] <= 1'h0;
    else \master_inst.wbs_dat_o_reg [0] <= \master_inst.wbs_dat_o_next [0];
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.wbs_dat_o_reg [1] <= 1'h0;
    else \master_inst.wbs_dat_o_reg [1] <= \master_inst.wbs_dat_o_next [1];
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.wbs_dat_o_reg [2] <= 1'h0;
    else \master_inst.wbs_dat_o_reg [2] <= \master_inst.wbs_dat_o_next [2];
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.wbs_dat_o_reg [3] <= 1'h0;
    else \master_inst.wbs_dat_o_reg [3] <= \master_inst.wbs_dat_o_next [3];
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.wbs_dat_o_reg [4] <= 1'h0;
    else \master_inst.wbs_dat_o_reg [4] <= \master_inst.wbs_dat_o_next [4];
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.wbs_dat_o_reg [5] <= 1'h0;
    else \master_inst.wbs_dat_o_reg [5] <= \master_inst.wbs_dat_o_next [5];
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.wbs_dat_o_reg [6] <= 1'h0;
    else \master_inst.wbs_dat_o_reg [6] <= \master_inst.wbs_dat_o_next [6];
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.wbs_dat_o_reg [7] <= 1'h0;
    else \master_inst.wbs_dat_o_reg [7] <= \master_inst.wbs_dat_o_next [7];
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.wbs_dat_o_reg [8] <= 1'h0;
    else \master_inst.wbs_dat_o_reg [8] <= \master_inst.wbs_dat_o_next [8];
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.wbs_dat_o_reg [9] <= 1'h0;
    else \master_inst.wbs_dat_o_reg [9] <= \master_inst.wbs_dat_o_next [9];
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.wbs_dat_o_reg [10] <= 1'h0;
    else \master_inst.wbs_dat_o_reg [10] <= \master_inst.wbs_dat_o_next [10];
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.wbs_dat_o_reg [11] <= 1'h0;
    else \master_inst.wbs_dat_o_reg [11] <= \master_inst.wbs_dat_o_next [11];
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.wbs_dat_o_reg [12] <= 1'h0;
    else \master_inst.wbs_dat_o_reg [12] <= \master_inst.wbs_dat_o_next [12];
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.wbs_dat_o_reg [13] <= 1'h0;
    else \master_inst.wbs_dat_o_reg [13] <= \master_inst.wbs_dat_o_next [13];
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.wbs_dat_o_reg [14] <= 1'h0;
    else \master_inst.wbs_dat_o_reg [14] <= \master_inst.wbs_dat_o_next [14];
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.wbs_dat_o_reg [15] <= 1'h0;
    else \master_inst.wbs_dat_o_reg [15] <= \master_inst.wbs_dat_o_next [15];
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.prescale_reg [0] <= 1'h1;
    else if (_0101_) \master_inst.prescale_reg [0] <= \master_inst.wbs_dat_i [0];
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.prescale_reg [1] <= 1'h0;
    else if (_0101_) \master_inst.prescale_reg [1] <= \master_inst.wbs_dat_i [1];
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.prescale_reg [2] <= 1'h0;
    else if (_0101_) \master_inst.prescale_reg [2] <= \master_inst.wbs_dat_i [2];
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.prescale_reg [3] <= 1'h0;
    else if (_0101_) \master_inst.prescale_reg [3] <= \master_inst.wbs_dat_i [3];
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.prescale_reg [4] <= 1'h0;
    else if (_0101_) \master_inst.prescale_reg [4] <= \master_inst.wbs_dat_i [4];
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.prescale_reg [5] <= 1'h0;
    else if (_0101_) \master_inst.prescale_reg [5] <= \master_inst.wbs_dat_i [5];
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.prescale_reg [6] <= 1'h0;
    else if (_0101_) \master_inst.prescale_reg [6] <= \master_inst.wbs_dat_i [6];
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.prescale_reg [7] <= 1'h0;
    else if (_0101_) \master_inst.prescale_reg [7] <= \master_inst.wbs_dat_i [7];
  always @(posedge \master_inst.clk , posedge \master_inst.rst )
    if (\master_inst.rst ) \master_inst.write_fifo_overflow_reg  <= 1'h0;
    else if (_0098_) \master_inst.write_fifo_overflow_reg  <= _0096_;
  assign _0748_[0] = ~\master_inst.genblk1.cmd_fifo_inst.wr_ptr_reg [0];
  assign _0750_[0] = ~\master_inst.genblk1.cmd_fifo_inst.rd_ptr_reg [0];
  assign _0309_ = ~(\master_inst.genblk1.cmd_fifo_inst.rd_ptr_reg [0] ^ \master_inst.genblk1.cmd_fifo_inst.wr_ptr_reg [0]);
  assign _0310_ = \master_inst.genblk1.cmd_fifo_inst.rd_ptr_reg [1] ^ \master_inst.genblk1.cmd_fifo_inst.wr_ptr_reg [1];
  assign _0311_ = _0309_ & ~(_0310_);
  assign _0312_ = \master_inst.genblk1.cmd_fifo_inst.rd_ptr_reg [2] ^ \master_inst.genblk1.cmd_fifo_inst.wr_ptr_reg [2];
  assign _0313_ = \master_inst.genblk1.cmd_fifo_inst.rd_ptr_reg [3] ^ \master_inst.genblk1.cmd_fifo_inst.wr_ptr_reg [3];
  assign _0314_ = _0313_ | _0312_;
  assign _0315_ = _0311_ & ~(_0314_);
  assign _0316_ = \master_inst.genblk1.cmd_fifo_inst.wr_ptr_reg [4] ^ \master_inst.genblk1.cmd_fifo_inst.rd_ptr_reg [4];
  assign \master_inst.genblk1.cmd_fifo_inst.status_empty  = _0315_ & ~(_0316_);
  assign _0317_ = ~(\master_inst.genblk1.cmd_fifo_inst.m_axis_tvalid_pipe_reg [1] & \master_inst.genblk1.cmd_fifo_inst.m_axis_tvalid_pipe_reg [0]);
  assign _0318_ = ~(_0317_ | \master_inst.genblk1.cmd_fifo_inst.m_axis_tready );
  assign _0288_[0] = ~(_0318_ | \master_inst.genblk1.cmd_fifo_inst.status_empty );
  assign _0319_ = \master_inst.genblk1.cmd_fifo_inst.m_axis_tvalid_pipe_reg [1] & ~(\master_inst.genblk1.cmd_fifo_inst.m_axis_tready );
  assign _0290_ = ~(_0319_ & _0318_);
  assign _0289_ = \master_inst.genblk1.cmd_fifo_inst.m_axis_tready  | ~(\master_inst.genblk1.cmd_fifo_inst.m_axis_tvalid_pipe_reg [1]);
  assign _0307_ = ~(_0318_ | \master_inst.genblk1.cmd_fifo_inst.rst );
  assign _0320_ = ~(\master_inst.genblk1.cmd_fifo_inst.wr_ptr_reg [4] ^ \master_inst.genblk1.cmd_fifo_inst.rd_ptr_reg [4]);
  assign \master_inst.genblk1.cmd_fifo_inst.status_full  = _0315_ & ~(_0320_);
  assign _0308_ = \master_inst.genblk1.cmd_fifo_inst.s_axis_tvalid  & ~(\master_inst.genblk1.cmd_fifo_inst.status_full );
  assign _0321_ = \master_inst.genblk1.cmd_fifo_inst.wr_ptr_reg [1] | \master_inst.genblk1.cmd_fifo_inst.wr_ptr_reg [0];
  assign _0322_ = \master_inst.genblk1.cmd_fifo_inst.wr_ptr_reg [3] | \master_inst.genblk1.cmd_fifo_inst.wr_ptr_reg [2];
  assign _0323_ = _0322_ | _0321_;
  assign _0324_ = _0323_ | \master_inst.genblk1.cmd_fifo_inst.rst ;
  assign _0306_ = _0308_ & ~(_0324_);
  assign _0325_ = \master_inst.genblk1.cmd_fifo_inst.wr_ptr_reg [1] | ~(\master_inst.genblk1.cmd_fifo_inst.wr_ptr_reg [0]);
  assign _0326_ = _0325_ | _0322_;
  assign _0327_ = _0326_ | \master_inst.genblk1.cmd_fifo_inst.rst ;
  assign _0305_ = _0308_ & ~(_0327_);
  assign _0328_ = \master_inst.genblk1.cmd_fifo_inst.wr_ptr_reg [0] | ~(\master_inst.genblk1.cmd_fifo_inst.wr_ptr_reg [1]);
  assign _0329_ = _0328_ | _0322_;
  assign _0330_ = _0329_ | \master_inst.genblk1.cmd_fifo_inst.rst ;
  assign _0304_ = _0308_ & ~(_0330_);
  assign _0331_ = ~(\master_inst.genblk1.cmd_fifo_inst.wr_ptr_reg [1] & \master_inst.genblk1.cmd_fifo_inst.wr_ptr_reg [0]);
  assign _0332_ = _0331_ | _0322_;
  assign _0333_ = _0332_ | \master_inst.genblk1.cmd_fifo_inst.rst ;
  assign _0303_ = _0308_ & ~(_0333_);
  assign _0334_ = \master_inst.genblk1.cmd_fifo_inst.wr_ptr_reg [3] | ~(\master_inst.genblk1.cmd_fifo_inst.wr_ptr_reg [2]);
  assign _0335_ = _0334_ | _0321_;
  assign _0336_ = _0335_ | \master_inst.genblk1.cmd_fifo_inst.rst ;
  assign _0302_ = _0308_ & ~(_0336_);
  assign _0337_ = _0334_ | _0325_;
  assign _0338_ = _0337_ | \master_inst.genblk1.cmd_fifo_inst.rst ;
  assign _0301_ = _0308_ & ~(_0338_);
  assign _0339_ = _0334_ | _0328_;
  assign _0340_ = _0339_ | \master_inst.genblk1.cmd_fifo_inst.rst ;
  assign _0300_ = _0308_ & ~(_0340_);
  assign _0341_ = _0334_ | _0331_;
  assign _0342_ = _0341_ | \master_inst.genblk1.cmd_fifo_inst.rst ;
  assign _0299_ = _0308_ & ~(_0342_);
  assign _0343_ = \master_inst.genblk1.cmd_fifo_inst.wr_ptr_reg [2] | ~(\master_inst.genblk1.cmd_fifo_inst.wr_ptr_reg [3]);
  assign _0344_ = _0343_ | _0321_;
  assign _0345_ = _0344_ | \master_inst.genblk1.cmd_fifo_inst.rst ;
  assign _0298_ = _0308_ & ~(_0345_);
  assign _0346_ = _0343_ | _0325_;
  assign _0347_ = _0346_ | \master_inst.genblk1.cmd_fifo_inst.rst ;
  assign _0297_ = _0308_ & ~(_0347_);
  assign _0348_ = _0343_ | _0328_;
  assign _0349_ = _0348_ | \master_inst.genblk1.cmd_fifo_inst.rst ;
  assign _0296_ = _0308_ & ~(_0349_);
  assign _0350_ = _0343_ | _0331_;
  assign _0351_ = _0350_ | \master_inst.genblk1.cmd_fifo_inst.rst ;
  assign _0295_ = _0308_ & ~(_0351_);
  assign _0352_ = ~(\master_inst.genblk1.cmd_fifo_inst.wr_ptr_reg [3] & \master_inst.genblk1.cmd_fifo_inst.wr_ptr_reg [2]);
  assign _0353_ = _0352_ | _0321_;
  assign _0354_ = _0353_ | \master_inst.genblk1.cmd_fifo_inst.rst ;
  assign _0294_ = _0308_ & ~(_0354_);
  assign _0355_ = _0352_ | _0325_;
  assign _0356_ = _0355_ | \master_inst.genblk1.cmd_fifo_inst.rst ;
  assign _0293_ = _0308_ & ~(_0356_);
  assign _0357_ = _0352_ | _0328_;
  assign _0358_ = _0357_ | \master_inst.genblk1.cmd_fifo_inst.rst ;
  assign _0292_ = _0308_ & ~(_0358_);
  assign _0359_ = _0352_ | _0331_;
  assign _0360_ = _0359_ | \master_inst.genblk1.cmd_fifo_inst.rst ;
  assign _0291_ = _0308_ & ~(_0360_);
  assign \master_inst.genblk1.cmd_fifo_inst.s_axis_tready  = ~\master_inst.genblk1.cmd_fifo_inst.status_full ;
  assign _0361_ = ~(\master_inst.genblk1.cmd_fifo_inst.rd_ptr_reg [1] & \master_inst.genblk1.cmd_fifo_inst.rd_ptr_reg [0]);
  assign _0362_ = ~(\master_inst.genblk1.cmd_fifo_inst.rd_ptr_reg [3] & \master_inst.genblk1.cmd_fifo_inst.rd_ptr_reg [2]);
  assign _0363_ = _0362_ | _0361_;
  assign _0364_ = \master_inst.genblk1.cmd_fifo_inst.rd_ptr_reg [0] | ~(\master_inst.genblk1.cmd_fifo_inst.rd_ptr_reg [1]);
  assign _0365_ = _0364_ | _0362_;
  assign _0366_ = _0365_ & _0363_;
  assign _0367_ = \master_inst.genblk1.cmd_fifo_inst.rd_ptr_reg [1] | ~(\master_inst.genblk1.cmd_fifo_inst.rd_ptr_reg [0]);
  assign _0368_ = _0367_ | _0362_;
  assign _0369_ = \master_inst.genblk1.cmd_fifo_inst.rd_ptr_reg [1] | \master_inst.genblk1.cmd_fifo_inst.rd_ptr_reg [0];
  assign _0370_ = _0369_ | _0362_;
  assign _0371_ = ~(_0370_ & _0368_);
  assign _0372_ = _0366_ & ~(_0371_);
  assign _0373_ = \master_inst.genblk1.cmd_fifo_inst.rd_ptr_reg [2] | ~(\master_inst.genblk1.cmd_fifo_inst.rd_ptr_reg [3]);
  assign _0374_ = _0373_ | _0361_;
  assign _0375_ = _0373_ | _0364_;
  assign _0376_ = ~(_0375_ & _0374_);
  assign _0377_ = _0373_ | _0367_;
  assign _0378_ = _0373_ | _0369_;
  assign _0379_ = ~(_0378_ & _0377_);
  assign _0380_ = _0379_ | _0376_;
  assign _0381_ = _0372_ & ~(_0380_);
  assign _0382_ = \master_inst.genblk1.cmd_fifo_inst.rd_ptr_reg [3] | ~(\master_inst.genblk1.cmd_fifo_inst.rd_ptr_reg [2]);
  assign _0383_ = _0382_ | _0361_;
  assign _0384_ = _0382_ | _0364_;
  assign _0385_ = ~(_0384_ & _0383_);
  assign _0386_ = _0382_ | _0367_;
  assign _0387_ = _0382_ | _0369_;
  assign _0388_ = ~(_0387_ & _0386_);
  assign _0389_ = _0388_ | _0385_;
  assign _0390_ = \master_inst.genblk1.cmd_fifo_inst.rd_ptr_reg [3] | \master_inst.genblk1.cmd_fifo_inst.rd_ptr_reg [2];
  assign _0391_ = _0390_ | _0367_;
  assign _0392_ = _0390_ | _0361_;
  assign _0393_ = _0390_ | _0364_;
  assign _0394_ = ~(_0393_ & _0392_);
  assign _0395_ = _0394_ | ~(_0391_);
  assign _0396_ = _0395_ | _0389_;
  assign _0397_ = _0381_ & ~(_0396_);
  assign _0398_ = \master_inst.genblk1.cmd_fifo_inst.mem[15] [0] & ~(_0363_);
  assign _0399_ = \master_inst.genblk1.cmd_fifo_inst.mem[14] [0] & ~(_0365_);
  assign _0400_ = _0399_ | _0398_;
  assign _0401_ = \master_inst.genblk1.cmd_fifo_inst.mem[13] [0] & ~(_0368_);
  assign _0402_ = \master_inst.genblk1.cmd_fifo_inst.mem[12] [0] & ~(_0370_);
  assign _0403_ = _0402_ | _0401_;
  assign _0404_ = _0403_ | _0400_;
  assign _0405_ = \master_inst.genblk1.cmd_fifo_inst.mem[11] [0] & ~(_0374_);
  assign _0406_ = \master_inst.genblk1.cmd_fifo_inst.mem[10] [0] & ~(_0375_);
  assign _0407_ = _0406_ | _0405_;
  assign _0408_ = \master_inst.genblk1.cmd_fifo_inst.mem[9] [0] & ~(_0377_);
  assign _0409_ = \master_inst.genblk1.cmd_fifo_inst.mem[8] [0] & ~(_0378_);
  assign _0410_ = _0409_ | _0408_;
  assign _0411_ = _0410_ | _0407_;
  assign _0412_ = _0411_ | _0404_;
  assign _0413_ = \master_inst.genblk1.cmd_fifo_inst.mem[7] [0] & ~(_0383_);
  assign _0414_ = \master_inst.genblk1.cmd_fifo_inst.mem[6] [0] & ~(_0384_);
  assign _0415_ = _0414_ | _0413_;
  assign _0416_ = \master_inst.genblk1.cmd_fifo_inst.mem[5] [0] & ~(_0386_);
  assign _0417_ = \master_inst.genblk1.cmd_fifo_inst.mem[4] [0] & ~(_0387_);
  assign _0418_ = _0417_ | _0416_;
  assign _0419_ = _0418_ | _0415_;
  assign _0420_ = \master_inst.genblk1.cmd_fifo_inst.mem[3] [0] & ~(_0392_);
  assign _0421_ = \master_inst.genblk1.cmd_fifo_inst.mem[2] [0] & ~(_0393_);
  assign _0422_ = _0421_ | _0420_;
  assign _0423_ = \master_inst.genblk1.cmd_fifo_inst.mem[1] [0] & ~(_0391_);
  assign _0424_ = _0423_ | _0422_;
  assign _0425_ = _0424_ | _0419_;
  assign _0426_ = _0425_ | _0412_;
  assign _0752_[0] = _0397_ ? \master_inst.genblk1.cmd_fifo_inst.mem[0] [0] : _0426_;
  assign _0427_ = \master_inst.genblk1.cmd_fifo_inst.mem[15] [1] & ~(_0363_);
  assign _0428_ = \master_inst.genblk1.cmd_fifo_inst.mem[14] [1] & ~(_0365_);
  assign _0429_ = _0428_ | _0427_;
  assign _0430_ = \master_inst.genblk1.cmd_fifo_inst.mem[13] [1] & ~(_0368_);
  assign _0431_ = \master_inst.genblk1.cmd_fifo_inst.mem[12] [1] & ~(_0370_);
  assign _0432_ = _0431_ | _0430_;
  assign _0433_ = _0432_ | _0429_;
  assign _0434_ = \master_inst.genblk1.cmd_fifo_inst.mem[11] [1] & ~(_0374_);
  assign _0435_ = \master_inst.genblk1.cmd_fifo_inst.mem[10] [1] & ~(_0375_);
  assign _0436_ = _0435_ | _0434_;
  assign _0437_ = \master_inst.genblk1.cmd_fifo_inst.mem[9] [1] & ~(_0377_);
  assign _0438_ = \master_inst.genblk1.cmd_fifo_inst.mem[8] [1] & ~(_0378_);
  assign _0439_ = _0438_ | _0437_;
  assign _0440_ = _0439_ | _0436_;
  assign _0441_ = _0440_ | _0433_;
  assign _0442_ = \master_inst.genblk1.cmd_fifo_inst.mem[7] [1] & ~(_0383_);
  assign _0443_ = \master_inst.genblk1.cmd_fifo_inst.mem[6] [1] & ~(_0384_);
  assign _0444_ = _0443_ | _0442_;
  assign _0445_ = \master_inst.genblk1.cmd_fifo_inst.mem[5] [1] & ~(_0386_);
  assign _0446_ = \master_inst.genblk1.cmd_fifo_inst.mem[4] [1] & ~(_0387_);
  assign _0447_ = _0446_ | _0445_;
  assign _0448_ = _0447_ | _0444_;
  assign _0449_ = \master_inst.genblk1.cmd_fifo_inst.mem[3] [1] & ~(_0392_);
  assign _0450_ = \master_inst.genblk1.cmd_fifo_inst.mem[2] [1] & ~(_0393_);
  assign _0451_ = _0450_ | _0449_;
  assign _0452_ = \master_inst.genblk1.cmd_fifo_inst.mem[1] [1] & ~(_0391_);
  assign _0453_ = _0452_ | _0451_;
  assign _0454_ = _0453_ | _0448_;
  assign _0455_ = _0454_ | _0441_;
  assign _0752_[1] = _0397_ ? \master_inst.genblk1.cmd_fifo_inst.mem[0] [1] : _0455_;
  assign _0456_ = \master_inst.genblk1.cmd_fifo_inst.mem[15] [2] & ~(_0363_);
  assign _0457_ = \master_inst.genblk1.cmd_fifo_inst.mem[14] [2] & ~(_0365_);
  assign _0458_ = _0457_ | _0456_;
  assign _0459_ = \master_inst.genblk1.cmd_fifo_inst.mem[13] [2] & ~(_0368_);
  assign _0460_ = \master_inst.genblk1.cmd_fifo_inst.mem[12] [2] & ~(_0370_);
  assign _0461_ = _0460_ | _0459_;
  assign _0462_ = _0461_ | _0458_;
  assign _0463_ = \master_inst.genblk1.cmd_fifo_inst.mem[11] [2] & ~(_0374_);
  assign _0464_ = \master_inst.genblk1.cmd_fifo_inst.mem[10] [2] & ~(_0375_);
  assign _0465_ = _0464_ | _0463_;
  assign _0466_ = \master_inst.genblk1.cmd_fifo_inst.mem[9] [2] & ~(_0377_);
  assign _0467_ = \master_inst.genblk1.cmd_fifo_inst.mem[8] [2] & ~(_0378_);
  assign _0468_ = _0467_ | _0466_;
  assign _0469_ = _0468_ | _0465_;
  assign _0470_ = _0469_ | _0462_;
  assign _0471_ = \master_inst.genblk1.cmd_fifo_inst.mem[7] [2] & ~(_0383_);
  assign _0472_ = \master_inst.genblk1.cmd_fifo_inst.mem[6] [2] & ~(_0384_);
  assign _0473_ = _0472_ | _0471_;
  assign _0474_ = \master_inst.genblk1.cmd_fifo_inst.mem[5] [2] & ~(_0386_);
  assign _0475_ = \master_inst.genblk1.cmd_fifo_inst.mem[4] [2] & ~(_0387_);
  assign _0476_ = _0475_ | _0474_;
  assign _0477_ = _0476_ | _0473_;
  assign _0478_ = \master_inst.genblk1.cmd_fifo_inst.mem[3] [2] & ~(_0392_);
  assign _0479_ = \master_inst.genblk1.cmd_fifo_inst.mem[2] [2] & ~(_0393_);
  assign _0480_ = _0479_ | _0478_;
  assign _0481_ = \master_inst.genblk1.cmd_fifo_inst.mem[1] [2] & ~(_0391_);
  assign _0482_ = _0481_ | _0480_;
  assign _0483_ = _0482_ | _0477_;
  assign _0484_ = _0483_ | _0470_;
  assign _0752_[2] = _0397_ ? \master_inst.genblk1.cmd_fifo_inst.mem[0] [2] : _0484_;
  assign _0485_ = \master_inst.genblk1.cmd_fifo_inst.mem[15] [3] & ~(_0363_);
  assign _0486_ = \master_inst.genblk1.cmd_fifo_inst.mem[14] [3] & ~(_0365_);
  assign _0487_ = _0486_ | _0485_;
  assign _0488_ = \master_inst.genblk1.cmd_fifo_inst.mem[13] [3] & ~(_0368_);
  assign _0489_ = \master_inst.genblk1.cmd_fifo_inst.mem[12] [3] & ~(_0370_);
  assign _0490_ = _0489_ | _0488_;
  assign _0491_ = _0490_ | _0487_;
  assign _0492_ = \master_inst.genblk1.cmd_fifo_inst.mem[11] [3] & ~(_0374_);
  assign _0493_ = \master_inst.genblk1.cmd_fifo_inst.mem[10] [3] & ~(_0375_);
  assign _0494_ = _0493_ | _0492_;
  assign _0495_ = \master_inst.genblk1.cmd_fifo_inst.mem[9] [3] & ~(_0377_);
  assign _0496_ = \master_inst.genblk1.cmd_fifo_inst.mem[8] [3] & ~(_0378_);
  assign _0497_ = _0496_ | _0495_;
  assign _0498_ = _0497_ | _0494_;
  assign _0499_ = _0498_ | _0491_;
  assign _0500_ = \master_inst.genblk1.cmd_fifo_inst.mem[7] [3] & ~(_0383_);
  assign _0501_ = \master_inst.genblk1.cmd_fifo_inst.mem[6] [3] & ~(_0384_);
  assign _0502_ = _0501_ | _0500_;
  assign _0503_ = \master_inst.genblk1.cmd_fifo_inst.mem[5] [3] & ~(_0386_);
  assign _0504_ = \master_inst.genblk1.cmd_fifo_inst.mem[4] [3] & ~(_0387_);
  assign _0505_ = _0504_ | _0503_;
  assign _0506_ = _0505_ | _0502_;
  assign _0507_ = \master_inst.genblk1.cmd_fifo_inst.mem[3] [3] & ~(_0392_);
  assign _0508_ = \master_inst.genblk1.cmd_fifo_inst.mem[2] [3] & ~(_0393_);
  assign _0509_ = _0508_ | _0507_;
  assign _0510_ = \master_inst.genblk1.cmd_fifo_inst.mem[1] [3] & ~(_0391_);
  assign _0511_ = _0510_ | _0509_;
  assign _0512_ = _0511_ | _0506_;
  assign _0513_ = _0512_ | _0499_;
  assign _0752_[3] = _0397_ ? \master_inst.genblk1.cmd_fifo_inst.mem[0] [3] : _0513_;
  assign _0514_ = \master_inst.genblk1.cmd_fifo_inst.mem[15] [4] & ~(_0363_);
  assign _0515_ = \master_inst.genblk1.cmd_fifo_inst.mem[14] [4] & ~(_0365_);
  assign _0516_ = _0515_ | _0514_;
  assign _0517_ = \master_inst.genblk1.cmd_fifo_inst.mem[13] [4] & ~(_0368_);
  assign _0518_ = \master_inst.genblk1.cmd_fifo_inst.mem[12] [4] & ~(_0370_);
  assign _0519_ = _0518_ | _0517_;
  assign _0520_ = _0519_ | _0516_;
  assign _0521_ = \master_inst.genblk1.cmd_fifo_inst.mem[11] [4] & ~(_0374_);
  assign _0522_ = \master_inst.genblk1.cmd_fifo_inst.mem[10] [4] & ~(_0375_);
  assign _0523_ = _0522_ | _0521_;
  assign _0524_ = \master_inst.genblk1.cmd_fifo_inst.mem[9] [4] & ~(_0377_);
  assign _0525_ = \master_inst.genblk1.cmd_fifo_inst.mem[8] [4] & ~(_0378_);
  assign _0526_ = _0525_ | _0524_;
  assign _0527_ = _0526_ | _0523_;
  assign _0528_ = _0527_ | _0520_;
  assign _0529_ = \master_inst.genblk1.cmd_fifo_inst.mem[7] [4] & ~(_0383_);
  assign _0530_ = \master_inst.genblk1.cmd_fifo_inst.mem[6] [4] & ~(_0384_);
  assign _0531_ = _0530_ | _0529_;
  assign _0532_ = \master_inst.genblk1.cmd_fifo_inst.mem[5] [4] & ~(_0386_);
  assign _0533_ = \master_inst.genblk1.cmd_fifo_inst.mem[4] [4] & ~(_0387_);
  assign _0534_ = _0533_ | _0532_;
  assign _0535_ = _0534_ | _0531_;
  assign _0536_ = \master_inst.genblk1.cmd_fifo_inst.mem[3] [4] & ~(_0392_);
  assign _0537_ = \master_inst.genblk1.cmd_fifo_inst.mem[2] [4] & ~(_0393_);
  assign _0538_ = _0537_ | _0536_;
  assign _0539_ = \master_inst.genblk1.cmd_fifo_inst.mem[1] [4] & ~(_0391_);
  assign _0540_ = _0539_ | _0538_;
  assign _0541_ = _0540_ | _0535_;
  assign _0542_ = _0541_ | _0528_;
  assign _0752_[4] = _0397_ ? \master_inst.genblk1.cmd_fifo_inst.mem[0] [4] : _0542_;
  assign _0543_ = \master_inst.genblk1.cmd_fifo_inst.mem[15] [5] & ~(_0363_);
  assign _0544_ = \master_inst.genblk1.cmd_fifo_inst.mem[14] [5] & ~(_0365_);
  assign _0545_ = _0544_ | _0543_;
  assign _0546_ = \master_inst.genblk1.cmd_fifo_inst.mem[13] [5] & ~(_0368_);
  assign _0547_ = \master_inst.genblk1.cmd_fifo_inst.mem[12] [5] & ~(_0370_);
  assign _0548_ = _0547_ | _0546_;
  assign _0549_ = _0548_ | _0545_;
  assign _0550_ = \master_inst.genblk1.cmd_fifo_inst.mem[11] [5] & ~(_0374_);
  assign _0551_ = \master_inst.genblk1.cmd_fifo_inst.mem[10] [5] & ~(_0375_);
  assign _0552_ = _0551_ | _0550_;
  assign _0553_ = \master_inst.genblk1.cmd_fifo_inst.mem[9] [5] & ~(_0377_);
  assign _0554_ = \master_inst.genblk1.cmd_fifo_inst.mem[8] [5] & ~(_0378_);
  assign _0555_ = _0554_ | _0553_;
  assign _0556_ = _0555_ | _0552_;
  assign _0557_ = _0556_ | _0549_;
  assign _0558_ = \master_inst.genblk1.cmd_fifo_inst.mem[7] [5] & ~(_0383_);
  assign _0559_ = \master_inst.genblk1.cmd_fifo_inst.mem[6] [5] & ~(_0384_);
  assign _0560_ = _0559_ | _0558_;
  assign _0561_ = \master_inst.genblk1.cmd_fifo_inst.mem[5] [5] & ~(_0386_);
  assign _0562_ = \master_inst.genblk1.cmd_fifo_inst.mem[4] [5] & ~(_0387_);
  assign _0563_ = _0562_ | _0561_;
  assign _0564_ = _0563_ | _0560_;
  assign _0565_ = \master_inst.genblk1.cmd_fifo_inst.mem[3] [5] & ~(_0392_);
  assign _0566_ = \master_inst.genblk1.cmd_fifo_inst.mem[2] [5] & ~(_0393_);
  assign _0567_ = _0566_ | _0565_;
  assign _0568_ = \master_inst.genblk1.cmd_fifo_inst.mem[1] [5] & ~(_0391_);
  assign _0569_ = _0568_ | _0567_;
  assign _0570_ = _0569_ | _0564_;
  assign _0571_ = _0570_ | _0557_;
  assign _0752_[5] = _0397_ ? \master_inst.genblk1.cmd_fifo_inst.mem[0] [5] : _0571_;
  assign _0572_ = \master_inst.genblk1.cmd_fifo_inst.mem[15] [6] & ~(_0363_);
  assign _0573_ = \master_inst.genblk1.cmd_fifo_inst.mem[14] [6] & ~(_0365_);
  assign _0574_ = _0573_ | _0572_;
  assign _0575_ = \master_inst.genblk1.cmd_fifo_inst.mem[13] [6] & ~(_0368_);
  assign _0576_ = \master_inst.genblk1.cmd_fifo_inst.mem[12] [6] & ~(_0370_);
  assign _0577_ = _0576_ | _0575_;
  assign _0578_ = _0577_ | _0574_;
  assign _0579_ = \master_inst.genblk1.cmd_fifo_inst.mem[11] [6] & ~(_0374_);
  assign _0580_ = \master_inst.genblk1.cmd_fifo_inst.mem[10] [6] & ~(_0375_);
  assign _0581_ = _0580_ | _0579_;
  assign _0582_ = \master_inst.genblk1.cmd_fifo_inst.mem[9] [6] & ~(_0377_);
  assign _0583_ = \master_inst.genblk1.cmd_fifo_inst.mem[8] [6] & ~(_0378_);
  assign _0584_ = _0583_ | _0582_;
  assign _0585_ = _0584_ | _0581_;
  assign _0586_ = _0585_ | _0578_;
  assign _0587_ = \master_inst.genblk1.cmd_fifo_inst.mem[7] [6] & ~(_0383_);
  assign _0588_ = \master_inst.genblk1.cmd_fifo_inst.mem[6] [6] & ~(_0384_);
  assign _0589_ = _0588_ | _0587_;
  assign _0590_ = \master_inst.genblk1.cmd_fifo_inst.mem[5] [6] & ~(_0386_);
  assign _0591_ = \master_inst.genblk1.cmd_fifo_inst.mem[4] [6] & ~(_0387_);
  assign _0592_ = _0591_ | _0590_;
  assign _0593_ = _0592_ | _0589_;
  assign _0594_ = \master_inst.genblk1.cmd_fifo_inst.mem[3] [6] & ~(_0392_);
  assign _0595_ = \master_inst.genblk1.cmd_fifo_inst.mem[2] [6] & ~(_0393_);
  assign _0596_ = _0595_ | _0594_;
  assign _0597_ = \master_inst.genblk1.cmd_fifo_inst.mem[1] [6] & ~(_0391_);
  assign _0598_ = _0597_ | _0596_;
  assign _0599_ = _0598_ | _0593_;
  assign _0600_ = _0599_ | _0586_;
  assign _0752_[6] = _0397_ ? \master_inst.genblk1.cmd_fifo_inst.mem[0] [6] : _0600_;
  assign _0601_ = \master_inst.genblk1.cmd_fifo_inst.mem[15] [7] & ~(_0363_);
  assign _0602_ = \master_inst.genblk1.cmd_fifo_inst.mem[14] [7] & ~(_0365_);
  assign _0603_ = _0602_ | _0601_;
  assign _0604_ = \master_inst.genblk1.cmd_fifo_inst.mem[13] [7] & ~(_0368_);
  assign _0605_ = \master_inst.genblk1.cmd_fifo_inst.mem[12] [7] & ~(_0370_);
  assign _0606_ = _0605_ | _0604_;
  assign _0607_ = _0606_ | _0603_;
  assign _0608_ = \master_inst.genblk1.cmd_fifo_inst.mem[11] [7] & ~(_0374_);
  assign _0609_ = \master_inst.genblk1.cmd_fifo_inst.mem[10] [7] & ~(_0375_);
  assign _0610_ = _0609_ | _0608_;
  assign _0611_ = \master_inst.genblk1.cmd_fifo_inst.mem[9] [7] & ~(_0377_);
  assign _0612_ = \master_inst.genblk1.cmd_fifo_inst.mem[8] [7] & ~(_0378_);
  assign _0613_ = _0612_ | _0611_;
  assign _0614_ = _0613_ | _0610_;
  assign _0615_ = _0614_ | _0607_;
  assign _0616_ = \master_inst.genblk1.cmd_fifo_inst.mem[7] [7] & ~(_0383_);
  assign _0617_ = \master_inst.genblk1.cmd_fifo_inst.mem[6] [7] & ~(_0384_);
  assign _0618_ = _0617_ | _0616_;
  assign _0619_ = \master_inst.genblk1.cmd_fifo_inst.mem[5] [7] & ~(_0386_);
  assign _0620_ = \master_inst.genblk1.cmd_fifo_inst.mem[4] [7] & ~(_0387_);
  assign _0621_ = _0620_ | _0619_;
  assign _0622_ = _0621_ | _0618_;
  assign _0623_ = \master_inst.genblk1.cmd_fifo_inst.mem[3] [7] & ~(_0392_);
  assign _0624_ = \master_inst.genblk1.cmd_fifo_inst.mem[2] [7] & ~(_0393_);
  assign _0625_ = _0624_ | _0623_;
  assign _0626_ = \master_inst.genblk1.cmd_fifo_inst.mem[1] [7] & ~(_0391_);
  assign _0627_ = _0626_ | _0625_;
  assign _0628_ = _0627_ | _0622_;
  assign _0629_ = _0628_ | _0615_;
  assign _0752_[7] = _0397_ ? \master_inst.genblk1.cmd_fifo_inst.mem[0] [7] : _0629_;
  assign _0630_ = \master_inst.genblk1.cmd_fifo_inst.mem[15] [8] & ~(_0363_);
  assign _0631_ = \master_inst.genblk1.cmd_fifo_inst.mem[14] [8] & ~(_0365_);
  assign _0632_ = _0631_ | _0630_;
  assign _0633_ = \master_inst.genblk1.cmd_fifo_inst.mem[13] [8] & ~(_0368_);
  assign _0634_ = \master_inst.genblk1.cmd_fifo_inst.mem[12] [8] & ~(_0370_);
  assign _0635_ = _0634_ | _0633_;
  assign _0636_ = _0635_ | _0632_;
  assign _0637_ = \master_inst.genblk1.cmd_fifo_inst.mem[11] [8] & ~(_0374_);
  assign _0638_ = \master_inst.genblk1.cmd_fifo_inst.mem[10] [8] & ~(_0375_);
  assign _0639_ = _0638_ | _0637_;
  assign _0640_ = \master_inst.genblk1.cmd_fifo_inst.mem[9] [8] & ~(_0377_);
  assign _0641_ = \master_inst.genblk1.cmd_fifo_inst.mem[8] [8] & ~(_0378_);
  assign _0642_ = _0641_ | _0640_;
  assign _0643_ = _0642_ | _0639_;
  assign _0644_ = _0643_ | _0636_;
  assign _0645_ = \master_inst.genblk1.cmd_fifo_inst.mem[7] [8] & ~(_0383_);
  assign _0646_ = \master_inst.genblk1.cmd_fifo_inst.mem[6] [8] & ~(_0384_);
  assign _0647_ = _0646_ | _0645_;
  assign _0648_ = \master_inst.genblk1.cmd_fifo_inst.mem[5] [8] & ~(_0386_);
  assign _0649_ = \master_inst.genblk1.cmd_fifo_inst.mem[4] [8] & ~(_0387_);
  assign _0650_ = _0649_ | _0648_;
  assign _0651_ = _0650_ | _0647_;
  assign _0652_ = \master_inst.genblk1.cmd_fifo_inst.mem[3] [8] & ~(_0392_);
  assign _0653_ = \master_inst.genblk1.cmd_fifo_inst.mem[2] [8] & ~(_0393_);
  assign _0654_ = _0653_ | _0652_;
  assign _0655_ = \master_inst.genblk1.cmd_fifo_inst.mem[1] [8] & ~(_0391_);
  assign _0656_ = _0655_ | _0654_;
  assign _0657_ = _0656_ | _0651_;
  assign _0658_ = _0657_ | _0644_;
  assign _0752_[8] = _0397_ ? \master_inst.genblk1.cmd_fifo_inst.mem[0] [8] : _0658_;
  assign _0659_ = \master_inst.genblk1.cmd_fifo_inst.mem[15] [9] & ~(_0363_);
  assign _0660_ = \master_inst.genblk1.cmd_fifo_inst.mem[14] [9] & ~(_0365_);
  assign _0661_ = _0660_ | _0659_;
  assign _0662_ = \master_inst.genblk1.cmd_fifo_inst.mem[13] [9] & ~(_0368_);
  assign _0663_ = \master_inst.genblk1.cmd_fifo_inst.mem[12] [9] & ~(_0370_);
  assign _0664_ = _0663_ | _0662_;
  assign _0665_ = _0664_ | _0661_;
  assign _0666_ = \master_inst.genblk1.cmd_fifo_inst.mem[11] [9] & ~(_0374_);
  assign _0667_ = \master_inst.genblk1.cmd_fifo_inst.mem[10] [9] & ~(_0375_);
  assign _0668_ = _0667_ | _0666_;
  assign _0669_ = \master_inst.genblk1.cmd_fifo_inst.mem[9] [9] & ~(_0377_);
  assign _0670_ = \master_inst.genblk1.cmd_fifo_inst.mem[8] [9] & ~(_0378_);
  assign _0671_ = _0670_ | _0669_;
  assign _0672_ = _0671_ | _0668_;
  assign _0673_ = _0672_ | _0665_;
  assign _0674_ = \master_inst.genblk1.cmd_fifo_inst.mem[7] [9] & ~(_0383_);
  assign _0675_ = \master_inst.genblk1.cmd_fifo_inst.mem[6] [9] & ~(_0384_);
  assign _0676_ = _0675_ | _0674_;
  assign _0677_ = \master_inst.genblk1.cmd_fifo_inst.mem[5] [9] & ~(_0386_);
  assign _0678_ = \master_inst.genblk1.cmd_fifo_inst.mem[4] [9] & ~(_0387_);
  assign _0679_ = _0678_ | _0677_;
  assign _0680_ = _0679_ | _0676_;
  assign _0681_ = \master_inst.genblk1.cmd_fifo_inst.mem[3] [9] & ~(_0392_);
  assign _0682_ = \master_inst.genblk1.cmd_fifo_inst.mem[2] [9] & ~(_0393_);
  assign _0683_ = _0682_ | _0681_;
  assign _0684_ = \master_inst.genblk1.cmd_fifo_inst.mem[1] [9] & ~(_0391_);
  assign _0685_ = _0684_ | _0683_;
  assign _0686_ = _0685_ | _0680_;
  assign _0687_ = _0686_ | _0673_;
  assign _0752_[9] = _0397_ ? \master_inst.genblk1.cmd_fifo_inst.mem[0] [9] : _0687_;
  assign _0688_ = \master_inst.genblk1.cmd_fifo_inst.mem[15] [10] & ~(_0363_);
  assign _0689_ = \master_inst.genblk1.cmd_fifo_inst.mem[14] [10] & ~(_0365_);
  assign _0690_ = _0689_ | _0688_;
  assign _0691_ = \master_inst.genblk1.cmd_fifo_inst.mem[13] [10] & ~(_0368_);
  assign _0692_ = \master_inst.genblk1.cmd_fifo_inst.mem[12] [10] & ~(_0370_);
  assign _0693_ = _0692_ | _0691_;
  assign _0694_ = _0693_ | _0690_;
  assign _0695_ = \master_inst.genblk1.cmd_fifo_inst.mem[11] [10] & ~(_0374_);
  assign _0696_ = \master_inst.genblk1.cmd_fifo_inst.mem[10] [10] & ~(_0375_);
  assign _0697_ = _0696_ | _0695_;
  assign _0698_ = \master_inst.genblk1.cmd_fifo_inst.mem[9] [10] & ~(_0377_);
  assign _0699_ = \master_inst.genblk1.cmd_fifo_inst.mem[8] [10] & ~(_0378_);
  assign _0700_ = _0699_ | _0698_;
  assign _0701_ = _0700_ | _0697_;
  assign _0702_ = _0701_ | _0694_;
  assign _0703_ = \master_inst.genblk1.cmd_fifo_inst.mem[7] [10] & ~(_0383_);
  assign _0704_ = \master_inst.genblk1.cmd_fifo_inst.mem[6] [10] & ~(_0384_);
  assign _0705_ = _0704_ | _0703_;
  assign _0706_ = \master_inst.genblk1.cmd_fifo_inst.mem[5] [10] & ~(_0386_);
  assign _0707_ = \master_inst.genblk1.cmd_fifo_inst.mem[4] [10] & ~(_0387_);
  assign _0708_ = _0707_ | _0706_;
  assign _0709_ = _0708_ | _0705_;
  assign _0710_ = \master_inst.genblk1.cmd_fifo_inst.mem[3] [10] & ~(_0392_);
  assign _0711_ = \master_inst.genblk1.cmd_fifo_inst.mem[2] [10] & ~(_0393_);
  assign _0712_ = _0711_ | _0710_;
  assign _0713_ = \master_inst.genblk1.cmd_fifo_inst.mem[1] [10] & ~(_0391_);
  assign _0714_ = _0713_ | _0712_;
  assign _0715_ = _0714_ | _0709_;
  assign _0716_ = _0715_ | _0702_;
  assign _0752_[10] = _0397_ ? \master_inst.genblk1.cmd_fifo_inst.mem[0] [10] : _0716_;
  assign _0717_ = \master_inst.genblk1.cmd_fifo_inst.mem[15] [11] & ~(_0363_);
  assign _0718_ = \master_inst.genblk1.cmd_fifo_inst.mem[14] [11] & ~(_0365_);
  assign _0719_ = _0718_ | _0717_;
  assign _0720_ = \master_inst.genblk1.cmd_fifo_inst.mem[13] [11] & ~(_0368_);
  assign _0721_ = \master_inst.genblk1.cmd_fifo_inst.mem[12] [11] & ~(_0370_);
  assign _0722_ = _0721_ | _0720_;
  assign _0723_ = _0722_ | _0719_;
  assign _0724_ = \master_inst.genblk1.cmd_fifo_inst.mem[11] [11] & ~(_0374_);
  assign _0725_ = \master_inst.genblk1.cmd_fifo_inst.mem[10] [11] & ~(_0375_);
  assign _0726_ = _0725_ | _0724_;
  assign _0727_ = \master_inst.genblk1.cmd_fifo_inst.mem[9] [11] & ~(_0377_);
  assign _0728_ = \master_inst.genblk1.cmd_fifo_inst.mem[8] [11] & ~(_0378_);
  assign _0729_ = _0728_ | _0727_;
  assign _0730_ = _0729_ | _0726_;
  assign _0731_ = _0730_ | _0723_;
  assign _0732_ = \master_inst.genblk1.cmd_fifo_inst.mem[7] [11] & ~(_0383_);
  assign _0733_ = \master_inst.genblk1.cmd_fifo_inst.mem[6] [11] & ~(_0384_);
  assign _0734_ = _0733_ | _0732_;
  assign _0735_ = \master_inst.genblk1.cmd_fifo_inst.mem[5] [11] & ~(_0386_);
  assign _0736_ = \master_inst.genblk1.cmd_fifo_inst.mem[4] [11] & ~(_0387_);
  assign _0737_ = _0736_ | _0735_;
  assign _0738_ = _0737_ | _0734_;
  assign _0739_ = \master_inst.genblk1.cmd_fifo_inst.mem[3] [11] & ~(_0392_);
  assign _0740_ = \master_inst.genblk1.cmd_fifo_inst.mem[2] [11] & ~(_0393_);
  assign _0741_ = _0740_ | _0739_;
  assign _0742_ = \master_inst.genblk1.cmd_fifo_inst.mem[1] [11] & ~(_0391_);
  assign _0743_ = _0742_ | _0741_;
  assign _0744_ = _0743_ | _0738_;
  assign _0745_ = _0744_ | _0731_;
  assign _0752_[11] = _0397_ ? \master_inst.genblk1.cmd_fifo_inst.mem[0] [11] : _0745_;
  assign _0288_[1] = \master_inst.genblk1.cmd_fifo_inst.m_axis_tvalid_pipe_reg [0] & ~(_0319_);
  assign _0751_[1] = ~(_0367_ & _0364_);
  assign _0751_[2] = ~(_0361_ ^ \master_inst.genblk1.cmd_fifo_inst.rd_ptr_reg [2]);
  assign _0746_ = \master_inst.genblk1.cmd_fifo_inst.rd_ptr_reg [2] & ~(_0361_);
  assign _0751_[3] = _0746_ ^ \master_inst.genblk1.cmd_fifo_inst.rd_ptr_reg [3];
  assign _0751_[4] = ~(_0363_ ^ \master_inst.genblk1.cmd_fifo_inst.rd_ptr_reg [4]);
  assign _0749_[1] = ~(_0328_ & _0325_);
  assign _0749_[2] = ~(_0331_ ^ \master_inst.genblk1.cmd_fifo_inst.wr_ptr_reg [2]);
  assign _0747_ = \master_inst.genblk1.cmd_fifo_inst.wr_ptr_reg [2] & ~(_0331_);
  assign _0749_[3] = _0747_ ^ \master_inst.genblk1.cmd_fifo_inst.wr_ptr_reg [3];
  assign _0749_[4] = ~(_0359_ ^ \master_inst.genblk1.cmd_fifo_inst.wr_ptr_reg [4]);
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk , posedge \master_inst.genblk1.cmd_fifo_inst.rst )
    if (\master_inst.genblk1.cmd_fifo_inst.rst ) \master_inst.genblk1.cmd_fifo_inst.m_axis_tvalid_pipe_reg [0] <= 1'h0;
    else if (_0290_) \master_inst.genblk1.cmd_fifo_inst.m_axis_tvalid_pipe_reg [0] <= _0288_[0];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0292_) \master_inst.genblk1.cmd_fifo_inst.mem[14] [0] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [0];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0292_) \master_inst.genblk1.cmd_fifo_inst.mem[14] [1] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [1];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0292_) \master_inst.genblk1.cmd_fifo_inst.mem[14] [2] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [2];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0292_) \master_inst.genblk1.cmd_fifo_inst.mem[14] [3] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [3];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0292_) \master_inst.genblk1.cmd_fifo_inst.mem[14] [4] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [4];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0292_) \master_inst.genblk1.cmd_fifo_inst.mem[14] [5] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [5];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0292_) \master_inst.genblk1.cmd_fifo_inst.mem[14] [6] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [6];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0292_) \master_inst.genblk1.cmd_fifo_inst.mem[14] [7] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [7];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0292_) \master_inst.genblk1.cmd_fifo_inst.mem[14] [8] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [8];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0292_) \master_inst.genblk1.cmd_fifo_inst.mem[14] [9] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [9];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0292_) \master_inst.genblk1.cmd_fifo_inst.mem[14] [10] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [10];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0292_) \master_inst.genblk1.cmd_fifo_inst.mem[14] [11] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [11];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0293_) \master_inst.genblk1.cmd_fifo_inst.mem[13] [0] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [0];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0293_) \master_inst.genblk1.cmd_fifo_inst.mem[13] [1] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [1];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0293_) \master_inst.genblk1.cmd_fifo_inst.mem[13] [2] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [2];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0293_) \master_inst.genblk1.cmd_fifo_inst.mem[13] [3] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [3];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0293_) \master_inst.genblk1.cmd_fifo_inst.mem[13] [4] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [4];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0293_) \master_inst.genblk1.cmd_fifo_inst.mem[13] [5] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [5];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0293_) \master_inst.genblk1.cmd_fifo_inst.mem[13] [6] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [6];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0293_) \master_inst.genblk1.cmd_fifo_inst.mem[13] [7] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [7];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0293_) \master_inst.genblk1.cmd_fifo_inst.mem[13] [8] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [8];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0293_) \master_inst.genblk1.cmd_fifo_inst.mem[13] [9] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [9];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0293_) \master_inst.genblk1.cmd_fifo_inst.mem[13] [10] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [10];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0293_) \master_inst.genblk1.cmd_fifo_inst.mem[13] [11] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [11];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0294_) \master_inst.genblk1.cmd_fifo_inst.mem[12] [0] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [0];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0294_) \master_inst.genblk1.cmd_fifo_inst.mem[12] [1] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [1];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0294_) \master_inst.genblk1.cmd_fifo_inst.mem[12] [2] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [2];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0294_) \master_inst.genblk1.cmd_fifo_inst.mem[12] [3] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [3];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0294_) \master_inst.genblk1.cmd_fifo_inst.mem[12] [4] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [4];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0294_) \master_inst.genblk1.cmd_fifo_inst.mem[12] [5] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [5];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0294_) \master_inst.genblk1.cmd_fifo_inst.mem[12] [6] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [6];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0294_) \master_inst.genblk1.cmd_fifo_inst.mem[12] [7] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [7];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0294_) \master_inst.genblk1.cmd_fifo_inst.mem[12] [8] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [8];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0294_) \master_inst.genblk1.cmd_fifo_inst.mem[12] [9] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [9];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0294_) \master_inst.genblk1.cmd_fifo_inst.mem[12] [10] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [10];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0294_) \master_inst.genblk1.cmd_fifo_inst.mem[12] [11] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [11];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0295_) \master_inst.genblk1.cmd_fifo_inst.mem[11] [0] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [0];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0295_) \master_inst.genblk1.cmd_fifo_inst.mem[11] [1] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [1];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0295_) \master_inst.genblk1.cmd_fifo_inst.mem[11] [2] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [2];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0295_) \master_inst.genblk1.cmd_fifo_inst.mem[11] [3] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [3];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0295_) \master_inst.genblk1.cmd_fifo_inst.mem[11] [4] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [4];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0295_) \master_inst.genblk1.cmd_fifo_inst.mem[11] [5] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [5];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0295_) \master_inst.genblk1.cmd_fifo_inst.mem[11] [6] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [6];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0295_) \master_inst.genblk1.cmd_fifo_inst.mem[11] [7] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [7];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0295_) \master_inst.genblk1.cmd_fifo_inst.mem[11] [8] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [8];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0295_) \master_inst.genblk1.cmd_fifo_inst.mem[11] [9] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [9];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0295_) \master_inst.genblk1.cmd_fifo_inst.mem[11] [10] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [10];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0295_) \master_inst.genblk1.cmd_fifo_inst.mem[11] [11] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [11];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0296_) \master_inst.genblk1.cmd_fifo_inst.mem[10] [0] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [0];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0296_) \master_inst.genblk1.cmd_fifo_inst.mem[10] [1] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [1];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0296_) \master_inst.genblk1.cmd_fifo_inst.mem[10] [2] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [2];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0296_) \master_inst.genblk1.cmd_fifo_inst.mem[10] [3] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [3];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0296_) \master_inst.genblk1.cmd_fifo_inst.mem[10] [4] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [4];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0296_) \master_inst.genblk1.cmd_fifo_inst.mem[10] [5] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [5];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0296_) \master_inst.genblk1.cmd_fifo_inst.mem[10] [6] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [6];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0296_) \master_inst.genblk1.cmd_fifo_inst.mem[10] [7] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [7];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0296_) \master_inst.genblk1.cmd_fifo_inst.mem[10] [8] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [8];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0296_) \master_inst.genblk1.cmd_fifo_inst.mem[10] [9] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [9];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0296_) \master_inst.genblk1.cmd_fifo_inst.mem[10] [10] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [10];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0296_) \master_inst.genblk1.cmd_fifo_inst.mem[10] [11] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [11];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0297_) \master_inst.genblk1.cmd_fifo_inst.mem[9] [0] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [0];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0297_) \master_inst.genblk1.cmd_fifo_inst.mem[9] [1] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [1];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0297_) \master_inst.genblk1.cmd_fifo_inst.mem[9] [2] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [2];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0297_) \master_inst.genblk1.cmd_fifo_inst.mem[9] [3] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [3];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0297_) \master_inst.genblk1.cmd_fifo_inst.mem[9] [4] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [4];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0297_) \master_inst.genblk1.cmd_fifo_inst.mem[9] [5] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [5];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0297_) \master_inst.genblk1.cmd_fifo_inst.mem[9] [6] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [6];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0297_) \master_inst.genblk1.cmd_fifo_inst.mem[9] [7] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [7];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0297_) \master_inst.genblk1.cmd_fifo_inst.mem[9] [8] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [8];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0297_) \master_inst.genblk1.cmd_fifo_inst.mem[9] [9] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [9];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0297_) \master_inst.genblk1.cmd_fifo_inst.mem[9] [10] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [10];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0297_) \master_inst.genblk1.cmd_fifo_inst.mem[9] [11] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [11];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0298_) \master_inst.genblk1.cmd_fifo_inst.mem[8] [0] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [0];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0298_) \master_inst.genblk1.cmd_fifo_inst.mem[8] [1] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [1];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0298_) \master_inst.genblk1.cmd_fifo_inst.mem[8] [2] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [2];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0298_) \master_inst.genblk1.cmd_fifo_inst.mem[8] [3] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [3];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0298_) \master_inst.genblk1.cmd_fifo_inst.mem[8] [4] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [4];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0298_) \master_inst.genblk1.cmd_fifo_inst.mem[8] [5] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [5];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0298_) \master_inst.genblk1.cmd_fifo_inst.mem[8] [6] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [6];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0298_) \master_inst.genblk1.cmd_fifo_inst.mem[8] [7] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [7];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0298_) \master_inst.genblk1.cmd_fifo_inst.mem[8] [8] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [8];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0298_) \master_inst.genblk1.cmd_fifo_inst.mem[8] [9] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [9];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0298_) \master_inst.genblk1.cmd_fifo_inst.mem[8] [10] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [10];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0298_) \master_inst.genblk1.cmd_fifo_inst.mem[8] [11] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [11];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0299_) \master_inst.genblk1.cmd_fifo_inst.mem[7] [0] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [0];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0299_) \master_inst.genblk1.cmd_fifo_inst.mem[7] [1] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [1];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0299_) \master_inst.genblk1.cmd_fifo_inst.mem[7] [2] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [2];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0299_) \master_inst.genblk1.cmd_fifo_inst.mem[7] [3] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [3];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0299_) \master_inst.genblk1.cmd_fifo_inst.mem[7] [4] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [4];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0299_) \master_inst.genblk1.cmd_fifo_inst.mem[7] [5] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [5];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0299_) \master_inst.genblk1.cmd_fifo_inst.mem[7] [6] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [6];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0299_) \master_inst.genblk1.cmd_fifo_inst.mem[7] [7] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [7];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0299_) \master_inst.genblk1.cmd_fifo_inst.mem[7] [8] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [8];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0299_) \master_inst.genblk1.cmd_fifo_inst.mem[7] [9] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [9];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0299_) \master_inst.genblk1.cmd_fifo_inst.mem[7] [10] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [10];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0299_) \master_inst.genblk1.cmd_fifo_inst.mem[7] [11] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [11];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0300_) \master_inst.genblk1.cmd_fifo_inst.mem[6] [0] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [0];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0300_) \master_inst.genblk1.cmd_fifo_inst.mem[6] [1] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [1];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0300_) \master_inst.genblk1.cmd_fifo_inst.mem[6] [2] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [2];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0300_) \master_inst.genblk1.cmd_fifo_inst.mem[6] [3] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [3];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0300_) \master_inst.genblk1.cmd_fifo_inst.mem[6] [4] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [4];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0300_) \master_inst.genblk1.cmd_fifo_inst.mem[6] [5] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [5];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0300_) \master_inst.genblk1.cmd_fifo_inst.mem[6] [6] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [6];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0300_) \master_inst.genblk1.cmd_fifo_inst.mem[6] [7] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [7];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0300_) \master_inst.genblk1.cmd_fifo_inst.mem[6] [8] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [8];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0300_) \master_inst.genblk1.cmd_fifo_inst.mem[6] [9] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [9];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0300_) \master_inst.genblk1.cmd_fifo_inst.mem[6] [10] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [10];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0300_) \master_inst.genblk1.cmd_fifo_inst.mem[6] [11] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [11];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0301_) \master_inst.genblk1.cmd_fifo_inst.mem[5] [0] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [0];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0301_) \master_inst.genblk1.cmd_fifo_inst.mem[5] [1] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [1];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0301_) \master_inst.genblk1.cmd_fifo_inst.mem[5] [2] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [2];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0301_) \master_inst.genblk1.cmd_fifo_inst.mem[5] [3] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [3];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0301_) \master_inst.genblk1.cmd_fifo_inst.mem[5] [4] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [4];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0301_) \master_inst.genblk1.cmd_fifo_inst.mem[5] [5] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [5];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0301_) \master_inst.genblk1.cmd_fifo_inst.mem[5] [6] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [6];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0301_) \master_inst.genblk1.cmd_fifo_inst.mem[5] [7] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [7];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0301_) \master_inst.genblk1.cmd_fifo_inst.mem[5] [8] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [8];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0301_) \master_inst.genblk1.cmd_fifo_inst.mem[5] [9] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [9];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0301_) \master_inst.genblk1.cmd_fifo_inst.mem[5] [10] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [10];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0301_) \master_inst.genblk1.cmd_fifo_inst.mem[5] [11] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [11];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0302_) \master_inst.genblk1.cmd_fifo_inst.mem[4] [0] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [0];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0302_) \master_inst.genblk1.cmd_fifo_inst.mem[4] [1] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [1];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0302_) \master_inst.genblk1.cmd_fifo_inst.mem[4] [2] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [2];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0302_) \master_inst.genblk1.cmd_fifo_inst.mem[4] [3] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [3];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0302_) \master_inst.genblk1.cmd_fifo_inst.mem[4] [4] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [4];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0302_) \master_inst.genblk1.cmd_fifo_inst.mem[4] [5] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [5];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0302_) \master_inst.genblk1.cmd_fifo_inst.mem[4] [6] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [6];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0302_) \master_inst.genblk1.cmd_fifo_inst.mem[4] [7] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [7];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0302_) \master_inst.genblk1.cmd_fifo_inst.mem[4] [8] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [8];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0302_) \master_inst.genblk1.cmd_fifo_inst.mem[4] [9] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [9];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0302_) \master_inst.genblk1.cmd_fifo_inst.mem[4] [10] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [10];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0302_) \master_inst.genblk1.cmd_fifo_inst.mem[4] [11] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [11];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0303_) \master_inst.genblk1.cmd_fifo_inst.mem[3] [0] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [0];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0303_) \master_inst.genblk1.cmd_fifo_inst.mem[3] [1] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [1];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0303_) \master_inst.genblk1.cmd_fifo_inst.mem[3] [2] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [2];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0303_) \master_inst.genblk1.cmd_fifo_inst.mem[3] [3] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [3];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0303_) \master_inst.genblk1.cmd_fifo_inst.mem[3] [4] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [4];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0303_) \master_inst.genblk1.cmd_fifo_inst.mem[3] [5] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [5];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0303_) \master_inst.genblk1.cmd_fifo_inst.mem[3] [6] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [6];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0303_) \master_inst.genblk1.cmd_fifo_inst.mem[3] [7] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [7];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0303_) \master_inst.genblk1.cmd_fifo_inst.mem[3] [8] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [8];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0303_) \master_inst.genblk1.cmd_fifo_inst.mem[3] [9] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [9];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0303_) \master_inst.genblk1.cmd_fifo_inst.mem[3] [10] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [10];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0303_) \master_inst.genblk1.cmd_fifo_inst.mem[3] [11] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [11];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0304_) \master_inst.genblk1.cmd_fifo_inst.mem[2] [0] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [0];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0304_) \master_inst.genblk1.cmd_fifo_inst.mem[2] [1] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [1];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0304_) \master_inst.genblk1.cmd_fifo_inst.mem[2] [2] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [2];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0304_) \master_inst.genblk1.cmd_fifo_inst.mem[2] [3] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [3];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0304_) \master_inst.genblk1.cmd_fifo_inst.mem[2] [4] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [4];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0304_) \master_inst.genblk1.cmd_fifo_inst.mem[2] [5] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [5];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0304_) \master_inst.genblk1.cmd_fifo_inst.mem[2] [6] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [6];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0304_) \master_inst.genblk1.cmd_fifo_inst.mem[2] [7] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [7];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0304_) \master_inst.genblk1.cmd_fifo_inst.mem[2] [8] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [8];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0304_) \master_inst.genblk1.cmd_fifo_inst.mem[2] [9] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [9];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0304_) \master_inst.genblk1.cmd_fifo_inst.mem[2] [10] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [10];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0304_) \master_inst.genblk1.cmd_fifo_inst.mem[2] [11] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [11];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0305_) \master_inst.genblk1.cmd_fifo_inst.mem[1] [0] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [0];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0305_) \master_inst.genblk1.cmd_fifo_inst.mem[1] [1] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [1];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0305_) \master_inst.genblk1.cmd_fifo_inst.mem[1] [2] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [2];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0305_) \master_inst.genblk1.cmd_fifo_inst.mem[1] [3] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [3];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0305_) \master_inst.genblk1.cmd_fifo_inst.mem[1] [4] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [4];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0305_) \master_inst.genblk1.cmd_fifo_inst.mem[1] [5] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [5];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0305_) \master_inst.genblk1.cmd_fifo_inst.mem[1] [6] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [6];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0305_) \master_inst.genblk1.cmd_fifo_inst.mem[1] [7] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [7];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0305_) \master_inst.genblk1.cmd_fifo_inst.mem[1] [8] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [8];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0305_) \master_inst.genblk1.cmd_fifo_inst.mem[1] [9] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [9];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0305_) \master_inst.genblk1.cmd_fifo_inst.mem[1] [10] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [10];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0305_) \master_inst.genblk1.cmd_fifo_inst.mem[1] [11] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [11];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0306_) \master_inst.genblk1.cmd_fifo_inst.mem[0] [0] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [0];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0306_) \master_inst.genblk1.cmd_fifo_inst.mem[0] [1] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [1];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0306_) \master_inst.genblk1.cmd_fifo_inst.mem[0] [2] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [2];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0306_) \master_inst.genblk1.cmd_fifo_inst.mem[0] [3] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [3];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0306_) \master_inst.genblk1.cmd_fifo_inst.mem[0] [4] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [4];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0306_) \master_inst.genblk1.cmd_fifo_inst.mem[0] [5] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [5];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0306_) \master_inst.genblk1.cmd_fifo_inst.mem[0] [6] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [6];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0306_) \master_inst.genblk1.cmd_fifo_inst.mem[0] [7] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [7];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0306_) \master_inst.genblk1.cmd_fifo_inst.mem[0] [8] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [8];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0306_) \master_inst.genblk1.cmd_fifo_inst.mem[0] [9] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [9];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0306_) \master_inst.genblk1.cmd_fifo_inst.mem[0] [10] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [10];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0306_) \master_inst.genblk1.cmd_fifo_inst.mem[0] [11] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [11];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk , posedge \master_inst.genblk1.cmd_fifo_inst.rst )
    if (\master_inst.genblk1.cmd_fifo_inst.rst ) \master_inst.genblk1.cmd_fifo_inst.wr_ptr_reg [0] <= 1'h0;
    else if (_0308_) \master_inst.genblk1.cmd_fifo_inst.wr_ptr_reg [0] <= _0748_[0];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk , posedge \master_inst.genblk1.cmd_fifo_inst.rst )
    if (\master_inst.genblk1.cmd_fifo_inst.rst ) \master_inst.genblk1.cmd_fifo_inst.wr_ptr_reg [1] <= 1'h0;
    else if (_0308_) \master_inst.genblk1.cmd_fifo_inst.wr_ptr_reg [1] <= _0749_[1];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk , posedge \master_inst.genblk1.cmd_fifo_inst.rst )
    if (\master_inst.genblk1.cmd_fifo_inst.rst ) \master_inst.genblk1.cmd_fifo_inst.wr_ptr_reg [2] <= 1'h0;
    else if (_0308_) \master_inst.genblk1.cmd_fifo_inst.wr_ptr_reg [2] <= _0749_[2];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk , posedge \master_inst.genblk1.cmd_fifo_inst.rst )
    if (\master_inst.genblk1.cmd_fifo_inst.rst ) \master_inst.genblk1.cmd_fifo_inst.wr_ptr_reg [3] <= 1'h0;
    else if (_0308_) \master_inst.genblk1.cmd_fifo_inst.wr_ptr_reg [3] <= _0749_[3];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk , posedge \master_inst.genblk1.cmd_fifo_inst.rst )
    if (\master_inst.genblk1.cmd_fifo_inst.rst ) \master_inst.genblk1.cmd_fifo_inst.wr_ptr_reg [4] <= 1'h0;
    else if (_0308_) \master_inst.genblk1.cmd_fifo_inst.wr_ptr_reg [4] <= _0749_[4];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk , posedge \master_inst.genblk1.cmd_fifo_inst.rst )
    if (\master_inst.genblk1.cmd_fifo_inst.rst ) \master_inst.genblk1.cmd_fifo_inst.m_axis_pipe_reg[1] [0] <= 1'h0;
    else if (!_0319_) \master_inst.genblk1.cmd_fifo_inst.m_axis_pipe_reg[1] [0] <= \master_inst.genblk1.cmd_fifo_inst.m_axis_pipe_reg[0] [0];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk , posedge \master_inst.genblk1.cmd_fifo_inst.rst )
    if (\master_inst.genblk1.cmd_fifo_inst.rst ) \master_inst.genblk1.cmd_fifo_inst.m_axis_pipe_reg[1] [1] <= 1'h0;
    else if (!_0319_) \master_inst.genblk1.cmd_fifo_inst.m_axis_pipe_reg[1] [1] <= \master_inst.genblk1.cmd_fifo_inst.m_axis_pipe_reg[0] [1];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk , posedge \master_inst.genblk1.cmd_fifo_inst.rst )
    if (\master_inst.genblk1.cmd_fifo_inst.rst ) \master_inst.genblk1.cmd_fifo_inst.m_axis_pipe_reg[1] [2] <= 1'h0;
    else if (!_0319_) \master_inst.genblk1.cmd_fifo_inst.m_axis_pipe_reg[1] [2] <= \master_inst.genblk1.cmd_fifo_inst.m_axis_pipe_reg[0] [2];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk , posedge \master_inst.genblk1.cmd_fifo_inst.rst )
    if (\master_inst.genblk1.cmd_fifo_inst.rst ) \master_inst.genblk1.cmd_fifo_inst.m_axis_pipe_reg[1] [3] <= 1'h0;
    else if (!_0319_) \master_inst.genblk1.cmd_fifo_inst.m_axis_pipe_reg[1] [3] <= \master_inst.genblk1.cmd_fifo_inst.m_axis_pipe_reg[0] [3];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk , posedge \master_inst.genblk1.cmd_fifo_inst.rst )
    if (\master_inst.genblk1.cmd_fifo_inst.rst ) \master_inst.genblk1.cmd_fifo_inst.m_axis_pipe_reg[1] [4] <= 1'h0;
    else if (!_0319_) \master_inst.genblk1.cmd_fifo_inst.m_axis_pipe_reg[1] [4] <= \master_inst.genblk1.cmd_fifo_inst.m_axis_pipe_reg[0] [4];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk , posedge \master_inst.genblk1.cmd_fifo_inst.rst )
    if (\master_inst.genblk1.cmd_fifo_inst.rst ) \master_inst.genblk1.cmd_fifo_inst.m_axis_pipe_reg[1] [5] <= 1'h0;
    else if (!_0319_) \master_inst.genblk1.cmd_fifo_inst.m_axis_pipe_reg[1] [5] <= \master_inst.genblk1.cmd_fifo_inst.m_axis_pipe_reg[0] [5];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk , posedge \master_inst.genblk1.cmd_fifo_inst.rst )
    if (\master_inst.genblk1.cmd_fifo_inst.rst ) \master_inst.genblk1.cmd_fifo_inst.m_axis_pipe_reg[1] [6] <= 1'h0;
    else if (!_0319_) \master_inst.genblk1.cmd_fifo_inst.m_axis_pipe_reg[1] [6] <= \master_inst.genblk1.cmd_fifo_inst.m_axis_pipe_reg[0] [6];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk , posedge \master_inst.genblk1.cmd_fifo_inst.rst )
    if (\master_inst.genblk1.cmd_fifo_inst.rst ) \master_inst.genblk1.cmd_fifo_inst.m_axis_pipe_reg[1] [7] <= 1'h0;
    else if (!_0319_) \master_inst.genblk1.cmd_fifo_inst.m_axis_pipe_reg[1] [7] <= \master_inst.genblk1.cmd_fifo_inst.m_axis_pipe_reg[0] [7];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk , posedge \master_inst.genblk1.cmd_fifo_inst.rst )
    if (\master_inst.genblk1.cmd_fifo_inst.rst ) \master_inst.genblk1.cmd_fifo_inst.m_axis_pipe_reg[1] [8] <= 1'h0;
    else if (!_0319_) \master_inst.genblk1.cmd_fifo_inst.m_axis_pipe_reg[1] [8] <= \master_inst.genblk1.cmd_fifo_inst.m_axis_pipe_reg[0] [8];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk , posedge \master_inst.genblk1.cmd_fifo_inst.rst )
    if (\master_inst.genblk1.cmd_fifo_inst.rst ) \master_inst.genblk1.cmd_fifo_inst.m_axis_pipe_reg[1] [9] <= 1'h0;
    else if (!_0319_) \master_inst.genblk1.cmd_fifo_inst.m_axis_pipe_reg[1] [9] <= \master_inst.genblk1.cmd_fifo_inst.m_axis_pipe_reg[0] [9];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk , posedge \master_inst.genblk1.cmd_fifo_inst.rst )
    if (\master_inst.genblk1.cmd_fifo_inst.rst ) \master_inst.genblk1.cmd_fifo_inst.m_axis_pipe_reg[1] [10] <= 1'h0;
    else if (!_0319_) \master_inst.genblk1.cmd_fifo_inst.m_axis_pipe_reg[1] [10] <= \master_inst.genblk1.cmd_fifo_inst.m_axis_pipe_reg[0] [10];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk , posedge \master_inst.genblk1.cmd_fifo_inst.rst )
    if (\master_inst.genblk1.cmd_fifo_inst.rst ) \master_inst.genblk1.cmd_fifo_inst.m_axis_pipe_reg[1] [11] <= 1'h0;
    else if (!_0319_) \master_inst.genblk1.cmd_fifo_inst.m_axis_pipe_reg[1] [11] <= \master_inst.genblk1.cmd_fifo_inst.m_axis_pipe_reg[0] [11];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0307_) \master_inst.genblk1.cmd_fifo_inst.m_axis_pipe_reg[0] [0] <= _0752_[0];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0307_) \master_inst.genblk1.cmd_fifo_inst.m_axis_pipe_reg[0] [1] <= _0752_[1];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0307_) \master_inst.genblk1.cmd_fifo_inst.m_axis_pipe_reg[0] [2] <= _0752_[2];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0307_) \master_inst.genblk1.cmd_fifo_inst.m_axis_pipe_reg[0] [3] <= _0752_[3];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0307_) \master_inst.genblk1.cmd_fifo_inst.m_axis_pipe_reg[0] [4] <= _0752_[4];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0307_) \master_inst.genblk1.cmd_fifo_inst.m_axis_pipe_reg[0] [5] <= _0752_[5];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0307_) \master_inst.genblk1.cmd_fifo_inst.m_axis_pipe_reg[0] [6] <= _0752_[6];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0307_) \master_inst.genblk1.cmd_fifo_inst.m_axis_pipe_reg[0] [7] <= _0752_[7];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0307_) \master_inst.genblk1.cmd_fifo_inst.m_axis_pipe_reg[0] [8] <= _0752_[8];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0307_) \master_inst.genblk1.cmd_fifo_inst.m_axis_pipe_reg[0] [9] <= _0752_[9];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0307_) \master_inst.genblk1.cmd_fifo_inst.m_axis_pipe_reg[0] [10] <= _0752_[10];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0307_) \master_inst.genblk1.cmd_fifo_inst.m_axis_pipe_reg[0] [11] <= _0752_[11];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk , posedge \master_inst.genblk1.cmd_fifo_inst.rst )
    if (\master_inst.genblk1.cmd_fifo_inst.rst ) \master_inst.genblk1.cmd_fifo_inst.m_axis_tvalid_pipe_reg [1] <= 1'h0;
    else if (_0289_) \master_inst.genblk1.cmd_fifo_inst.m_axis_tvalid_pipe_reg [1] <= _0288_[1];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk , posedge \master_inst.genblk1.cmd_fifo_inst.rst )
    if (\master_inst.genblk1.cmd_fifo_inst.rst ) \master_inst.genblk1.cmd_fifo_inst.rd_ptr_reg [0] <= 1'h0;
    else if (_0288_[0]) \master_inst.genblk1.cmd_fifo_inst.rd_ptr_reg [0] <= _0750_[0];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk , posedge \master_inst.genblk1.cmd_fifo_inst.rst )
    if (\master_inst.genblk1.cmd_fifo_inst.rst ) \master_inst.genblk1.cmd_fifo_inst.rd_ptr_reg [1] <= 1'h0;
    else if (_0288_[0]) \master_inst.genblk1.cmd_fifo_inst.rd_ptr_reg [1] <= _0751_[1];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk , posedge \master_inst.genblk1.cmd_fifo_inst.rst )
    if (\master_inst.genblk1.cmd_fifo_inst.rst ) \master_inst.genblk1.cmd_fifo_inst.rd_ptr_reg [2] <= 1'h0;
    else if (_0288_[0]) \master_inst.genblk1.cmd_fifo_inst.rd_ptr_reg [2] <= _0751_[2];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk , posedge \master_inst.genblk1.cmd_fifo_inst.rst )
    if (\master_inst.genblk1.cmd_fifo_inst.rst ) \master_inst.genblk1.cmd_fifo_inst.rd_ptr_reg [3] <= 1'h0;
    else if (_0288_[0]) \master_inst.genblk1.cmd_fifo_inst.rd_ptr_reg [3] <= _0751_[3];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk , posedge \master_inst.genblk1.cmd_fifo_inst.rst )
    if (\master_inst.genblk1.cmd_fifo_inst.rst ) \master_inst.genblk1.cmd_fifo_inst.rd_ptr_reg [4] <= 1'h0;
    else if (_0288_[0]) \master_inst.genblk1.cmd_fifo_inst.rd_ptr_reg [4] <= _0751_[4];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0291_) \master_inst.genblk1.cmd_fifo_inst.mem[15] [0] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [0];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0291_) \master_inst.genblk1.cmd_fifo_inst.mem[15] [1] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [1];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0291_) \master_inst.genblk1.cmd_fifo_inst.mem[15] [2] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [2];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0291_) \master_inst.genblk1.cmd_fifo_inst.mem[15] [3] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [3];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0291_) \master_inst.genblk1.cmd_fifo_inst.mem[15] [4] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [4];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0291_) \master_inst.genblk1.cmd_fifo_inst.mem[15] [5] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [5];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0291_) \master_inst.genblk1.cmd_fifo_inst.mem[15] [6] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [6];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0291_) \master_inst.genblk1.cmd_fifo_inst.mem[15] [7] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [7];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0291_) \master_inst.genblk1.cmd_fifo_inst.mem[15] [8] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [8];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0291_) \master_inst.genblk1.cmd_fifo_inst.mem[15] [9] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [9];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0291_) \master_inst.genblk1.cmd_fifo_inst.mem[15] [10] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [10];
  always @(posedge \master_inst.genblk1.cmd_fifo_inst.clk )
    if (_0291_) \master_inst.genblk1.cmd_fifo_inst.mem[15] [11] <= \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata [11];
  assign _1126_[0] = ~\master_inst.genblk2.write_fifo_inst.wr_ptr_reg [0];
  assign _1128_[0] = ~\master_inst.genblk2.write_fifo_inst.rd_ptr_reg [0];
  assign _0774_ = ~(\master_inst.genblk2.write_fifo_inst.rd_ptr_reg [0] ^ \master_inst.genblk2.write_fifo_inst.wr_ptr_reg [0]);
  assign _0775_ = \master_inst.genblk2.write_fifo_inst.wr_ptr_reg [1] ^ \master_inst.genblk2.write_fifo_inst.rd_ptr_reg [1];
  assign _0776_ = _0774_ & ~(_0775_);
  assign _0777_ = \master_inst.genblk2.write_fifo_inst.rd_ptr_reg [2] ^ \master_inst.genblk2.write_fifo_inst.wr_ptr_reg [2];
  assign _0778_ = \master_inst.genblk2.write_fifo_inst.rd_ptr_reg [3] ^ \master_inst.genblk2.write_fifo_inst.wr_ptr_reg [3];
  assign _0779_ = _0778_ | _0777_;
  assign _0780_ = _0776_ & ~(_0779_);
  assign _0781_ = \master_inst.genblk2.write_fifo_inst.wr_ptr_reg [4] ^ \master_inst.genblk2.write_fifo_inst.rd_ptr_reg [4];
  assign \master_inst.genblk2.write_fifo_inst.status_empty  = _0780_ & ~(_0781_);
  assign _0782_ = ~(\master_inst.genblk2.write_fifo_inst.m_axis_tvalid_pipe_reg [1] & \master_inst.genblk2.write_fifo_inst.m_axis_tvalid_pipe_reg [0]);
  assign _0783_ = ~(_0782_ | \master_inst.genblk2.write_fifo_inst.m_axis_tready );
  assign _0753_[0] = ~(_0783_ | \master_inst.genblk2.write_fifo_inst.status_empty );
  assign _0784_ = \master_inst.genblk2.write_fifo_inst.m_axis_tvalid_pipe_reg [1] & ~(\master_inst.genblk2.write_fifo_inst.m_axis_tready );
  assign _0755_ = ~(_0784_ & _0783_);
  assign _0754_ = \master_inst.genblk2.write_fifo_inst.m_axis_tready  | ~(\master_inst.genblk2.write_fifo_inst.m_axis_tvalid_pipe_reg [1]);
  assign _0772_ = ~(_0783_ | \master_inst.genblk2.write_fifo_inst.rst );
  assign _0785_ = ~(\master_inst.genblk2.write_fifo_inst.wr_ptr_reg [4] ^ \master_inst.genblk2.write_fifo_inst.rd_ptr_reg [4]);
  assign \master_inst.genblk2.write_fifo_inst.status_full  = _0780_ & ~(_0785_);
  assign _0773_ = \master_inst.genblk2.write_fifo_inst.s_axis_tvalid  & ~(\master_inst.genblk2.write_fifo_inst.status_full );
  assign _0786_ = \master_inst.genblk2.write_fifo_inst.wr_ptr_reg [1] | \master_inst.genblk2.write_fifo_inst.wr_ptr_reg [0];
  assign _0787_ = \master_inst.genblk2.write_fifo_inst.wr_ptr_reg [3] | \master_inst.genblk2.write_fifo_inst.wr_ptr_reg [2];
  assign _0788_ = _0787_ | _0786_;
  assign _0789_ = _0788_ | \master_inst.genblk2.write_fifo_inst.rst ;
  assign _0771_ = _0773_ & ~(_0789_);
  assign _0790_ = \master_inst.genblk2.write_fifo_inst.wr_ptr_reg [1] | ~(\master_inst.genblk2.write_fifo_inst.wr_ptr_reg [0]);
  assign _0791_ = _0790_ | _0787_;
  assign _0792_ = _0791_ | \master_inst.genblk2.write_fifo_inst.rst ;
  assign _0770_ = _0773_ & ~(_0792_);
  assign _0793_ = \master_inst.genblk2.write_fifo_inst.wr_ptr_reg [0] | ~(\master_inst.genblk2.write_fifo_inst.wr_ptr_reg [1]);
  assign _0794_ = _0793_ | _0787_;
  assign _0795_ = _0794_ | \master_inst.genblk2.write_fifo_inst.rst ;
  assign _0769_ = _0773_ & ~(_0795_);
  assign _0796_ = ~(\master_inst.genblk2.write_fifo_inst.wr_ptr_reg [1] & \master_inst.genblk2.write_fifo_inst.wr_ptr_reg [0]);
  assign _0797_ = _0796_ | _0787_;
  assign _0798_ = _0797_ | \master_inst.genblk2.write_fifo_inst.rst ;
  assign _0768_ = _0773_ & ~(_0798_);
  assign _0799_ = \master_inst.genblk2.write_fifo_inst.wr_ptr_reg [3] | ~(\master_inst.genblk2.write_fifo_inst.wr_ptr_reg [2]);
  assign _0800_ = _0799_ | _0786_;
  assign _0801_ = _0800_ | \master_inst.genblk2.write_fifo_inst.rst ;
  assign _0767_ = _0773_ & ~(_0801_);
  assign _0802_ = _0799_ | _0790_;
  assign _0803_ = _0802_ | \master_inst.genblk2.write_fifo_inst.rst ;
  assign _0766_ = _0773_ & ~(_0803_);
  assign _0804_ = _0799_ | _0793_;
  assign _0805_ = _0804_ | \master_inst.genblk2.write_fifo_inst.rst ;
  assign _0765_ = _0773_ & ~(_0805_);
  assign _0806_ = _0799_ | _0796_;
  assign _0807_ = _0806_ | \master_inst.genblk2.write_fifo_inst.rst ;
  assign _0764_ = _0773_ & ~(_0807_);
  assign _0808_ = \master_inst.genblk2.write_fifo_inst.wr_ptr_reg [2] | ~(\master_inst.genblk2.write_fifo_inst.wr_ptr_reg [3]);
  assign _0809_ = _0808_ | _0786_;
  assign _0810_ = _0809_ | \master_inst.genblk2.write_fifo_inst.rst ;
  assign _0763_ = _0773_ & ~(_0810_);
  assign _0811_ = _0808_ | _0790_;
  assign _0812_ = _0811_ | \master_inst.genblk2.write_fifo_inst.rst ;
  assign _0762_ = _0773_ & ~(_0812_);
  assign _0813_ = _0808_ | _0793_;
  assign _0814_ = _0813_ | \master_inst.genblk2.write_fifo_inst.rst ;
  assign _0761_ = _0773_ & ~(_0814_);
  assign _0815_ = _0808_ | _0796_;
  assign _0816_ = _0815_ | \master_inst.genblk2.write_fifo_inst.rst ;
  assign _0760_ = _0773_ & ~(_0816_);
  assign _0817_ = ~(\master_inst.genblk2.write_fifo_inst.wr_ptr_reg [3] & \master_inst.genblk2.write_fifo_inst.wr_ptr_reg [2]);
  assign _0818_ = _0817_ | _0786_;
  assign _0819_ = _0818_ | \master_inst.genblk2.write_fifo_inst.rst ;
  assign _0759_ = _0773_ & ~(_0819_);
  assign _0820_ = _0817_ | _0790_;
  assign _0821_ = _0820_ | \master_inst.genblk2.write_fifo_inst.rst ;
  assign _0758_ = _0773_ & ~(_0821_);
  assign _0822_ = _0817_ | _0793_;
  assign _0823_ = _0822_ | \master_inst.genblk2.write_fifo_inst.rst ;
  assign _0757_ = _0773_ & ~(_0823_);
  assign _0824_ = _0817_ | _0796_;
  assign _0825_ = _0824_ | \master_inst.genblk2.write_fifo_inst.rst ;
  assign _0756_ = _0773_ & ~(_0825_);
  assign \master_inst.genblk2.write_fifo_inst.s_axis_tready  = ~\master_inst.genblk2.write_fifo_inst.status_full ;
  assign _0826_ = ~(\master_inst.genblk2.write_fifo_inst.rd_ptr_reg [0] & \master_inst.genblk2.write_fifo_inst.rd_ptr_reg [1]);
  assign _0827_ = ~(\master_inst.genblk2.write_fifo_inst.rd_ptr_reg [3] & \master_inst.genblk2.write_fifo_inst.rd_ptr_reg [2]);
  assign _0828_ = _0827_ | _0826_;
  assign _0829_ = \master_inst.genblk2.write_fifo_inst.rd_ptr_reg [0] | ~(\master_inst.genblk2.write_fifo_inst.rd_ptr_reg [1]);
  assign _0830_ = _0829_ | _0827_;
  assign _0831_ = _0830_ & _0828_;
  assign _0832_ = \master_inst.genblk2.write_fifo_inst.rd_ptr_reg [1] | ~(\master_inst.genblk2.write_fifo_inst.rd_ptr_reg [0]);
  assign _0833_ = _0832_ | _0827_;
  assign _0834_ = \master_inst.genblk2.write_fifo_inst.rd_ptr_reg [0] | \master_inst.genblk2.write_fifo_inst.rd_ptr_reg [1];
  assign _0835_ = _0834_ | _0827_;
  assign _0836_ = ~(_0835_ & _0833_);
  assign _0837_ = _0831_ & ~(_0836_);
  assign _0838_ = \master_inst.genblk2.write_fifo_inst.rd_ptr_reg [2] | ~(\master_inst.genblk2.write_fifo_inst.rd_ptr_reg [3]);
  assign _0839_ = _0838_ | _0826_;
  assign _0840_ = _0838_ | _0829_;
  assign _0841_ = ~(_0840_ & _0839_);
  assign _0842_ = _0838_ | _0832_;
  assign _0843_ = _0838_ | _0834_;
  assign _0844_ = ~(_0843_ & _0842_);
  assign _0845_ = _0844_ | _0841_;
  assign _0846_ = _0837_ & ~(_0845_);
  assign _0847_ = \master_inst.genblk2.write_fifo_inst.rd_ptr_reg [3] | ~(\master_inst.genblk2.write_fifo_inst.rd_ptr_reg [2]);
  assign _0848_ = _0847_ | _0826_;
  assign _0849_ = _0847_ | _0829_;
  assign _0850_ = ~(_0849_ & _0848_);
  assign _0851_ = _0847_ | _0832_;
  assign _0852_ = _0847_ | _0834_;
  assign _0853_ = ~(_0852_ & _0851_);
  assign _0854_ = _0853_ | _0850_;
  assign _0855_ = \master_inst.genblk2.write_fifo_inst.rd_ptr_reg [3] | \master_inst.genblk2.write_fifo_inst.rd_ptr_reg [2];
  assign _0856_ = _0855_ | _0832_;
  assign _0857_ = _0855_ | _0826_;
  assign _0858_ = _0855_ | _0829_;
  assign _0859_ = ~(_0858_ & _0857_);
  assign _0860_ = _0859_ | ~(_0856_);
  assign _0861_ = _0860_ | _0854_;
  assign _0862_ = _0846_ & ~(_0861_);
  assign _0863_ = \master_inst.genblk2.write_fifo_inst.mem[15] [0] & ~(_0828_);
  assign _0864_ = \master_inst.genblk2.write_fifo_inst.mem[14] [0] & ~(_0830_);
  assign _0865_ = _0864_ | _0863_;
  assign _0866_ = \master_inst.genblk2.write_fifo_inst.mem[13] [0] & ~(_0833_);
  assign _0867_ = \master_inst.genblk2.write_fifo_inst.mem[12] [0] & ~(_0835_);
  assign _0868_ = _0867_ | _0866_;
  assign _0869_ = _0868_ | _0865_;
  assign _0870_ = \master_inst.genblk2.write_fifo_inst.mem[11] [0] & ~(_0839_);
  assign _0871_ = \master_inst.genblk2.write_fifo_inst.mem[10] [0] & ~(_0840_);
  assign _0872_ = _0871_ | _0870_;
  assign _0873_ = \master_inst.genblk2.write_fifo_inst.mem[9] [0] & ~(_0842_);
  assign _0874_ = \master_inst.genblk2.write_fifo_inst.mem[8] [0] & ~(_0843_);
  assign _0875_ = _0874_ | _0873_;
  assign _0876_ = _0875_ | _0872_;
  assign _0877_ = _0876_ | _0869_;
  assign _0878_ = \master_inst.genblk2.write_fifo_inst.mem[7] [0] & ~(_0848_);
  assign _0879_ = \master_inst.genblk2.write_fifo_inst.mem[6] [0] & ~(_0849_);
  assign _0880_ = _0879_ | _0878_;
  assign _0881_ = \master_inst.genblk2.write_fifo_inst.mem[5] [0] & ~(_0851_);
  assign _0882_ = \master_inst.genblk2.write_fifo_inst.mem[4] [0] & ~(_0852_);
  assign _0883_ = _0882_ | _0881_;
  assign _0884_ = _0883_ | _0880_;
  assign _0885_ = \master_inst.genblk2.write_fifo_inst.mem[3] [0] & ~(_0857_);
  assign _0886_ = \master_inst.genblk2.write_fifo_inst.mem[2] [0] & ~(_0858_);
  assign _0887_ = _0886_ | _0885_;
  assign _0888_ = \master_inst.genblk2.write_fifo_inst.mem[1] [0] & ~(_0856_);
  assign _0889_ = _0888_ | _0887_;
  assign _0890_ = _0889_ | _0884_;
  assign _0891_ = _0890_ | _0877_;
  assign _1130_[0] = _0862_ ? \master_inst.genblk2.write_fifo_inst.mem[0] [0] : _0891_;
  assign _0892_ = \master_inst.genblk2.write_fifo_inst.mem[15] [1] & ~(_0828_);
  assign _0893_ = \master_inst.genblk2.write_fifo_inst.mem[14] [1] & ~(_0830_);
  assign _0894_ = _0893_ | _0892_;
  assign _0895_ = \master_inst.genblk2.write_fifo_inst.mem[13] [1] & ~(_0833_);
  assign _0896_ = \master_inst.genblk2.write_fifo_inst.mem[12] [1] & ~(_0835_);
  assign _0897_ = _0896_ | _0895_;
  assign _0898_ = _0897_ | _0894_;
  assign _0899_ = \master_inst.genblk2.write_fifo_inst.mem[11] [1] & ~(_0839_);
  assign _0900_ = \master_inst.genblk2.write_fifo_inst.mem[10] [1] & ~(_0840_);
  assign _0901_ = _0900_ | _0899_;
  assign _0902_ = \master_inst.genblk2.write_fifo_inst.mem[9] [1] & ~(_0842_);
  assign _0903_ = \master_inst.genblk2.write_fifo_inst.mem[8] [1] & ~(_0843_);
  assign _0904_ = _0903_ | _0902_;
  assign _0905_ = _0904_ | _0901_;
  assign _0906_ = _0905_ | _0898_;
  assign _0907_ = \master_inst.genblk2.write_fifo_inst.mem[7] [1] & ~(_0848_);
  assign _0908_ = \master_inst.genblk2.write_fifo_inst.mem[6] [1] & ~(_0849_);
  assign _0909_ = _0908_ | _0907_;
  assign _0910_ = \master_inst.genblk2.write_fifo_inst.mem[5] [1] & ~(_0851_);
  assign _0911_ = \master_inst.genblk2.write_fifo_inst.mem[4] [1] & ~(_0852_);
  assign _0912_ = _0911_ | _0910_;
  assign _0913_ = _0912_ | _0909_;
  assign _0914_ = \master_inst.genblk2.write_fifo_inst.mem[3] [1] & ~(_0857_);
  assign _0915_ = \master_inst.genblk2.write_fifo_inst.mem[2] [1] & ~(_0858_);
  assign _0916_ = _0915_ | _0914_;
  assign _0917_ = \master_inst.genblk2.write_fifo_inst.mem[1] [1] & ~(_0856_);
  assign _0918_ = _0917_ | _0916_;
  assign _0919_ = _0918_ | _0913_;
  assign _0920_ = _0919_ | _0906_;
  assign _1130_[1] = _0862_ ? \master_inst.genblk2.write_fifo_inst.mem[0] [1] : _0920_;
  assign _0921_ = \master_inst.genblk2.write_fifo_inst.mem[15] [2] & ~(_0828_);
  assign _0922_ = \master_inst.genblk2.write_fifo_inst.mem[14] [2] & ~(_0830_);
  assign _0923_ = _0922_ | _0921_;
  assign _0924_ = \master_inst.genblk2.write_fifo_inst.mem[13] [2] & ~(_0833_);
  assign _0925_ = \master_inst.genblk2.write_fifo_inst.mem[12] [2] & ~(_0835_);
  assign _0926_ = _0925_ | _0924_;
  assign _0927_ = _0926_ | _0923_;
  assign _0928_ = \master_inst.genblk2.write_fifo_inst.mem[11] [2] & ~(_0839_);
  assign _0929_ = \master_inst.genblk2.write_fifo_inst.mem[10] [2] & ~(_0840_);
  assign _0930_ = _0929_ | _0928_;
  assign _0931_ = \master_inst.genblk2.write_fifo_inst.mem[9] [2] & ~(_0842_);
  assign _0932_ = \master_inst.genblk2.write_fifo_inst.mem[8] [2] & ~(_0843_);
  assign _0933_ = _0932_ | _0931_;
  assign _0934_ = _0933_ | _0930_;
  assign _0935_ = _0934_ | _0927_;
  assign _0936_ = \master_inst.genblk2.write_fifo_inst.mem[7] [2] & ~(_0848_);
  assign _0937_ = \master_inst.genblk2.write_fifo_inst.mem[6] [2] & ~(_0849_);
  assign _0938_ = _0937_ | _0936_;
  assign _0939_ = \master_inst.genblk2.write_fifo_inst.mem[5] [2] & ~(_0851_);
  assign _0940_ = \master_inst.genblk2.write_fifo_inst.mem[4] [2] & ~(_0852_);
  assign _0941_ = _0940_ | _0939_;
  assign _0942_ = _0941_ | _0938_;
  assign _0943_ = \master_inst.genblk2.write_fifo_inst.mem[3] [2] & ~(_0857_);
  assign _0944_ = \master_inst.genblk2.write_fifo_inst.mem[2] [2] & ~(_0858_);
  assign _0945_ = _0944_ | _0943_;
  assign _0946_ = \master_inst.genblk2.write_fifo_inst.mem[1] [2] & ~(_0856_);
  assign _0947_ = _0946_ | _0945_;
  assign _0948_ = _0947_ | _0942_;
  assign _0949_ = _0948_ | _0935_;
  assign _1130_[2] = _0862_ ? \master_inst.genblk2.write_fifo_inst.mem[0] [2] : _0949_;
  assign _0950_ = \master_inst.genblk2.write_fifo_inst.mem[15] [3] & ~(_0828_);
  assign _0951_ = \master_inst.genblk2.write_fifo_inst.mem[14] [3] & ~(_0830_);
  assign _0952_ = _0951_ | _0950_;
  assign _0953_ = \master_inst.genblk2.write_fifo_inst.mem[13] [3] & ~(_0833_);
  assign _0954_ = \master_inst.genblk2.write_fifo_inst.mem[12] [3] & ~(_0835_);
  assign _0955_ = _0954_ | _0953_;
  assign _0956_ = _0955_ | _0952_;
  assign _0957_ = \master_inst.genblk2.write_fifo_inst.mem[11] [3] & ~(_0839_);
  assign _0958_ = \master_inst.genblk2.write_fifo_inst.mem[10] [3] & ~(_0840_);
  assign _0959_ = _0958_ | _0957_;
  assign _0960_ = \master_inst.genblk2.write_fifo_inst.mem[9] [3] & ~(_0842_);
  assign _0961_ = \master_inst.genblk2.write_fifo_inst.mem[8] [3] & ~(_0843_);
  assign _0962_ = _0961_ | _0960_;
  assign _0963_ = _0962_ | _0959_;
  assign _0964_ = _0963_ | _0956_;
  assign _0965_ = \master_inst.genblk2.write_fifo_inst.mem[7] [3] & ~(_0848_);
  assign _0966_ = \master_inst.genblk2.write_fifo_inst.mem[6] [3] & ~(_0849_);
  assign _0967_ = _0966_ | _0965_;
  assign _0968_ = \master_inst.genblk2.write_fifo_inst.mem[5] [3] & ~(_0851_);
  assign _0969_ = \master_inst.genblk2.write_fifo_inst.mem[4] [3] & ~(_0852_);
  assign _0970_ = _0969_ | _0968_;
  assign _0971_ = _0970_ | _0967_;
  assign _0972_ = \master_inst.genblk2.write_fifo_inst.mem[3] [3] & ~(_0857_);
  assign _0973_ = \master_inst.genblk2.write_fifo_inst.mem[2] [3] & ~(_0858_);
  assign _0974_ = _0973_ | _0972_;
  assign _0975_ = \master_inst.genblk2.write_fifo_inst.mem[1] [3] & ~(_0856_);
  assign _0976_ = _0975_ | _0974_;
  assign _0977_ = _0976_ | _0971_;
  assign _0978_ = _0977_ | _0964_;
  assign _1130_[3] = _0862_ ? \master_inst.genblk2.write_fifo_inst.mem[0] [3] : _0978_;
  assign _0979_ = \master_inst.genblk2.write_fifo_inst.mem[15] [4] & ~(_0828_);
  assign _0980_ = \master_inst.genblk2.write_fifo_inst.mem[14] [4] & ~(_0830_);
  assign _0981_ = _0980_ | _0979_;
  assign _0982_ = \master_inst.genblk2.write_fifo_inst.mem[13] [4] & ~(_0833_);
  assign _0983_ = \master_inst.genblk2.write_fifo_inst.mem[12] [4] & ~(_0835_);
  assign _0984_ = _0983_ | _0982_;
  assign _0985_ = _0984_ | _0981_;
  assign _0986_ = \master_inst.genblk2.write_fifo_inst.mem[11] [4] & ~(_0839_);
  assign _0987_ = \master_inst.genblk2.write_fifo_inst.mem[10] [4] & ~(_0840_);
  assign _0988_ = _0987_ | _0986_;
  assign _0989_ = \master_inst.genblk2.write_fifo_inst.mem[9] [4] & ~(_0842_);
  assign _0990_ = \master_inst.genblk2.write_fifo_inst.mem[8] [4] & ~(_0843_);
  assign _0991_ = _0990_ | _0989_;
  assign _0992_ = _0991_ | _0988_;
  assign _0993_ = _0992_ | _0985_;
  assign _0994_ = \master_inst.genblk2.write_fifo_inst.mem[7] [4] & ~(_0848_);
  assign _0995_ = \master_inst.genblk2.write_fifo_inst.mem[6] [4] & ~(_0849_);
  assign _0996_ = _0995_ | _0994_;
  assign _0997_ = \master_inst.genblk2.write_fifo_inst.mem[5] [4] & ~(_0851_);
  assign _0998_ = \master_inst.genblk2.write_fifo_inst.mem[4] [4] & ~(_0852_);
  assign _0999_ = _0998_ | _0997_;
  assign _1000_ = _0999_ | _0996_;
  assign _1001_ = \master_inst.genblk2.write_fifo_inst.mem[3] [4] & ~(_0857_);
  assign _1002_ = \master_inst.genblk2.write_fifo_inst.mem[2] [4] & ~(_0858_);
  assign _1003_ = _1002_ | _1001_;
  assign _1004_ = \master_inst.genblk2.write_fifo_inst.mem[1] [4] & ~(_0856_);
  assign _1005_ = _1004_ | _1003_;
  assign _1006_ = _1005_ | _1000_;
  assign _1007_ = _1006_ | _0993_;
  assign _1130_[4] = _0862_ ? \master_inst.genblk2.write_fifo_inst.mem[0] [4] : _1007_;
  assign _1008_ = \master_inst.genblk2.write_fifo_inst.mem[15] [5] & ~(_0828_);
  assign _1009_ = \master_inst.genblk2.write_fifo_inst.mem[14] [5] & ~(_0830_);
  assign _1010_ = _1009_ | _1008_;
  assign _1011_ = \master_inst.genblk2.write_fifo_inst.mem[13] [5] & ~(_0833_);
  assign _1012_ = \master_inst.genblk2.write_fifo_inst.mem[12] [5] & ~(_0835_);
  assign _1013_ = _1012_ | _1011_;
  assign _1014_ = _1013_ | _1010_;
  assign _1015_ = \master_inst.genblk2.write_fifo_inst.mem[11] [5] & ~(_0839_);
  assign _1016_ = \master_inst.genblk2.write_fifo_inst.mem[10] [5] & ~(_0840_);
  assign _1017_ = _1016_ | _1015_;
  assign _1018_ = \master_inst.genblk2.write_fifo_inst.mem[9] [5] & ~(_0842_);
  assign _1019_ = \master_inst.genblk2.write_fifo_inst.mem[8] [5] & ~(_0843_);
  assign _1020_ = _1019_ | _1018_;
  assign _1021_ = _1020_ | _1017_;
  assign _1022_ = _1021_ | _1014_;
  assign _1023_ = \master_inst.genblk2.write_fifo_inst.mem[7] [5] & ~(_0848_);
  assign _1024_ = \master_inst.genblk2.write_fifo_inst.mem[6] [5] & ~(_0849_);
  assign _1025_ = _1024_ | _1023_;
  assign _1026_ = \master_inst.genblk2.write_fifo_inst.mem[5] [5] & ~(_0851_);
  assign _1027_ = \master_inst.genblk2.write_fifo_inst.mem[4] [5] & ~(_0852_);
  assign _1028_ = _1027_ | _1026_;
  assign _1029_ = _1028_ | _1025_;
  assign _1030_ = \master_inst.genblk2.write_fifo_inst.mem[3] [5] & ~(_0857_);
  assign _1031_ = \master_inst.genblk2.write_fifo_inst.mem[2] [5] & ~(_0858_);
  assign _1032_ = _1031_ | _1030_;
  assign _1033_ = \master_inst.genblk2.write_fifo_inst.mem[1] [5] & ~(_0856_);
  assign _1034_ = _1033_ | _1032_;
  assign _1035_ = _1034_ | _1029_;
  assign _1036_ = _1035_ | _1022_;
  assign _1130_[5] = _0862_ ? \master_inst.genblk2.write_fifo_inst.mem[0] [5] : _1036_;
  assign _1037_ = \master_inst.genblk2.write_fifo_inst.mem[15] [6] & ~(_0828_);
  assign _1038_ = \master_inst.genblk2.write_fifo_inst.mem[14] [6] & ~(_0830_);
  assign _1039_ = _1038_ | _1037_;
  assign _1040_ = \master_inst.genblk2.write_fifo_inst.mem[13] [6] & ~(_0833_);
  assign _1041_ = \master_inst.genblk2.write_fifo_inst.mem[12] [6] & ~(_0835_);
  assign _1042_ = _1041_ | _1040_;
  assign _1043_ = _1042_ | _1039_;
  assign _1044_ = \master_inst.genblk2.write_fifo_inst.mem[11] [6] & ~(_0839_);
  assign _1045_ = \master_inst.genblk2.write_fifo_inst.mem[10] [6] & ~(_0840_);
  assign _1046_ = _1045_ | _1044_;
  assign _1047_ = \master_inst.genblk2.write_fifo_inst.mem[9] [6] & ~(_0842_);
  assign _1048_ = \master_inst.genblk2.write_fifo_inst.mem[8] [6] & ~(_0843_);
  assign _1049_ = _1048_ | _1047_;
  assign _1050_ = _1049_ | _1046_;
  assign _1051_ = _1050_ | _1043_;
  assign _1052_ = \master_inst.genblk2.write_fifo_inst.mem[7] [6] & ~(_0848_);
  assign _1053_ = \master_inst.genblk2.write_fifo_inst.mem[6] [6] & ~(_0849_);
  assign _1054_ = _1053_ | _1052_;
  assign _1055_ = \master_inst.genblk2.write_fifo_inst.mem[5] [6] & ~(_0851_);
  assign _1056_ = \master_inst.genblk2.write_fifo_inst.mem[4] [6] & ~(_0852_);
  assign _1057_ = _1056_ | _1055_;
  assign _1058_ = _1057_ | _1054_;
  assign _1059_ = \master_inst.genblk2.write_fifo_inst.mem[3] [6] & ~(_0857_);
  assign _1060_ = \master_inst.genblk2.write_fifo_inst.mem[2] [6] & ~(_0858_);
  assign _1061_ = _1060_ | _1059_;
  assign _1062_ = \master_inst.genblk2.write_fifo_inst.mem[1] [6] & ~(_0856_);
  assign _1063_ = _1062_ | _1061_;
  assign _1064_ = _1063_ | _1058_;
  assign _1065_ = _1064_ | _1051_;
  assign _1130_[6] = _0862_ ? \master_inst.genblk2.write_fifo_inst.mem[0] [6] : _1065_;
  assign _1066_ = \master_inst.genblk2.write_fifo_inst.mem[15] [7] & ~(_0828_);
  assign _1067_ = \master_inst.genblk2.write_fifo_inst.mem[14] [7] & ~(_0830_);
  assign _1068_ = _1067_ | _1066_;
  assign _1069_ = \master_inst.genblk2.write_fifo_inst.mem[13] [7] & ~(_0833_);
  assign _1070_ = \master_inst.genblk2.write_fifo_inst.mem[12] [7] & ~(_0835_);
  assign _1071_ = _1070_ | _1069_;
  assign _1072_ = _1071_ | _1068_;
  assign _1073_ = \master_inst.genblk2.write_fifo_inst.mem[11] [7] & ~(_0839_);
  assign _1074_ = \master_inst.genblk2.write_fifo_inst.mem[10] [7] & ~(_0840_);
  assign _1075_ = _1074_ | _1073_;
  assign _1076_ = \master_inst.genblk2.write_fifo_inst.mem[9] [7] & ~(_0842_);
  assign _1077_ = \master_inst.genblk2.write_fifo_inst.mem[8] [7] & ~(_0843_);
  assign _1078_ = _1077_ | _1076_;
  assign _1079_ = _1078_ | _1075_;
  assign _1080_ = _1079_ | _1072_;
  assign _1081_ = \master_inst.genblk2.write_fifo_inst.mem[7] [7] & ~(_0848_);
  assign _1082_ = \master_inst.genblk2.write_fifo_inst.mem[6] [7] & ~(_0849_);
  assign _1083_ = _1082_ | _1081_;
  assign _1084_ = \master_inst.genblk2.write_fifo_inst.mem[5] [7] & ~(_0851_);
  assign _1085_ = \master_inst.genblk2.write_fifo_inst.mem[4] [7] & ~(_0852_);
  assign _1086_ = _1085_ | _1084_;
  assign _1087_ = _1086_ | _1083_;
  assign _1088_ = \master_inst.genblk2.write_fifo_inst.mem[3] [7] & ~(_0857_);
  assign _1089_ = \master_inst.genblk2.write_fifo_inst.mem[2] [7] & ~(_0858_);
  assign _1090_ = _1089_ | _1088_;
  assign _1091_ = \master_inst.genblk2.write_fifo_inst.mem[1] [7] & ~(_0856_);
  assign _1092_ = _1091_ | _1090_;
  assign _1093_ = _1092_ | _1087_;
  assign _1094_ = _1093_ | _1080_;
  assign _1130_[7] = _0862_ ? \master_inst.genblk2.write_fifo_inst.mem[0] [7] : _1094_;
  assign _1095_ = \master_inst.genblk2.write_fifo_inst.mem[15] [8] & ~(_0828_);
  assign _1096_ = \master_inst.genblk2.write_fifo_inst.mem[14] [8] & ~(_0830_);
  assign _1097_ = _1096_ | _1095_;
  assign _1098_ = \master_inst.genblk2.write_fifo_inst.mem[13] [8] & ~(_0833_);
  assign _1099_ = \master_inst.genblk2.write_fifo_inst.mem[12] [8] & ~(_0835_);
  assign _1100_ = _1099_ | _1098_;
  assign _1101_ = _1100_ | _1097_;
  assign _1102_ = \master_inst.genblk2.write_fifo_inst.mem[11] [8] & ~(_0839_);
  assign _1103_ = \master_inst.genblk2.write_fifo_inst.mem[10] [8] & ~(_0840_);
  assign _1104_ = _1103_ | _1102_;
  assign _1105_ = \master_inst.genblk2.write_fifo_inst.mem[9] [8] & ~(_0842_);
  assign _1106_ = \master_inst.genblk2.write_fifo_inst.mem[8] [8] & ~(_0843_);
  assign _1107_ = _1106_ | _1105_;
  assign _1108_ = _1107_ | _1104_;
  assign _1109_ = _1108_ | _1101_;
  assign _1110_ = \master_inst.genblk2.write_fifo_inst.mem[7] [8] & ~(_0848_);
  assign _1111_ = \master_inst.genblk2.write_fifo_inst.mem[6] [8] & ~(_0849_);
  assign _1112_ = _1111_ | _1110_;
  assign _1113_ = \master_inst.genblk2.write_fifo_inst.mem[5] [8] & ~(_0851_);
  assign _1114_ = \master_inst.genblk2.write_fifo_inst.mem[4] [8] & ~(_0852_);
  assign _1115_ = _1114_ | _1113_;
  assign _1116_ = _1115_ | _1112_;
  assign _1117_ = \master_inst.genblk2.write_fifo_inst.mem[3] [8] & ~(_0857_);
  assign _1118_ = \master_inst.genblk2.write_fifo_inst.mem[2] [8] & ~(_0858_);
  assign _1119_ = _1118_ | _1117_;
  assign _1120_ = \master_inst.genblk2.write_fifo_inst.mem[1] [8] & ~(_0856_);
  assign _1121_ = _1120_ | _1119_;
  assign _1122_ = _1121_ | _1116_;
  assign _1123_ = _1122_ | _1109_;
  assign _1130_[8] = _0862_ ? \master_inst.genblk2.write_fifo_inst.mem[0] [8] : _1123_;
  assign _0753_[1] = \master_inst.genblk2.write_fifo_inst.m_axis_tvalid_pipe_reg [0] & ~(_0784_);
  assign _1129_[1] = ~(_0832_ & _0829_);
  assign _1129_[2] = ~(_0826_ ^ \master_inst.genblk2.write_fifo_inst.rd_ptr_reg [2]);
  assign _1124_ = \master_inst.genblk2.write_fifo_inst.rd_ptr_reg [2] & ~(_0826_);
  assign _1129_[3] = _1124_ ^ \master_inst.genblk2.write_fifo_inst.rd_ptr_reg [3];
  assign _1129_[4] = ~(_0828_ ^ \master_inst.genblk2.write_fifo_inst.rd_ptr_reg [4]);
  assign _1127_[1] = ~(_0793_ & _0790_);
  assign _1127_[2] = ~(_0796_ ^ \master_inst.genblk2.write_fifo_inst.wr_ptr_reg [2]);
  assign _1125_ = \master_inst.genblk2.write_fifo_inst.wr_ptr_reg [2] & ~(_0796_);
  assign _1127_[3] = _1125_ ^ \master_inst.genblk2.write_fifo_inst.wr_ptr_reg [3];
  assign _1127_[4] = ~(_0824_ ^ \master_inst.genblk2.write_fifo_inst.wr_ptr_reg [4]);
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0757_) \master_inst.genblk2.write_fifo_inst.mem[14] [0] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [0];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0757_) \master_inst.genblk2.write_fifo_inst.mem[14] [1] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [1];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0757_) \master_inst.genblk2.write_fifo_inst.mem[14] [2] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [2];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0757_) \master_inst.genblk2.write_fifo_inst.mem[14] [3] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [3];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0757_) \master_inst.genblk2.write_fifo_inst.mem[14] [4] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [4];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0757_) \master_inst.genblk2.write_fifo_inst.mem[14] [5] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [5];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0757_) \master_inst.genblk2.write_fifo_inst.mem[14] [6] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [6];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0757_) \master_inst.genblk2.write_fifo_inst.mem[14] [7] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [7];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0757_) \master_inst.genblk2.write_fifo_inst.mem[14] [8] <= \master_inst.genblk2.write_fifo_inst.s_axis_tlast ;
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0758_) \master_inst.genblk2.write_fifo_inst.mem[13] [0] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [0];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0758_) \master_inst.genblk2.write_fifo_inst.mem[13] [1] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [1];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0758_) \master_inst.genblk2.write_fifo_inst.mem[13] [2] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [2];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0758_) \master_inst.genblk2.write_fifo_inst.mem[13] [3] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [3];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0758_) \master_inst.genblk2.write_fifo_inst.mem[13] [4] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [4];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0758_) \master_inst.genblk2.write_fifo_inst.mem[13] [5] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [5];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0758_) \master_inst.genblk2.write_fifo_inst.mem[13] [6] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [6];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0758_) \master_inst.genblk2.write_fifo_inst.mem[13] [7] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [7];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0758_) \master_inst.genblk2.write_fifo_inst.mem[13] [8] <= \master_inst.genblk2.write_fifo_inst.s_axis_tlast ;
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0759_) \master_inst.genblk2.write_fifo_inst.mem[12] [0] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [0];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0759_) \master_inst.genblk2.write_fifo_inst.mem[12] [1] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [1];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0759_) \master_inst.genblk2.write_fifo_inst.mem[12] [2] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [2];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0759_) \master_inst.genblk2.write_fifo_inst.mem[12] [3] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [3];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0759_) \master_inst.genblk2.write_fifo_inst.mem[12] [4] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [4];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0759_) \master_inst.genblk2.write_fifo_inst.mem[12] [5] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [5];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0759_) \master_inst.genblk2.write_fifo_inst.mem[12] [6] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [6];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0759_) \master_inst.genblk2.write_fifo_inst.mem[12] [7] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [7];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0759_) \master_inst.genblk2.write_fifo_inst.mem[12] [8] <= \master_inst.genblk2.write_fifo_inst.s_axis_tlast ;
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0760_) \master_inst.genblk2.write_fifo_inst.mem[11] [0] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [0];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0760_) \master_inst.genblk2.write_fifo_inst.mem[11] [1] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [1];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0760_) \master_inst.genblk2.write_fifo_inst.mem[11] [2] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [2];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0760_) \master_inst.genblk2.write_fifo_inst.mem[11] [3] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [3];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0760_) \master_inst.genblk2.write_fifo_inst.mem[11] [4] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [4];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0760_) \master_inst.genblk2.write_fifo_inst.mem[11] [5] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [5];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0760_) \master_inst.genblk2.write_fifo_inst.mem[11] [6] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [6];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0760_) \master_inst.genblk2.write_fifo_inst.mem[11] [7] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [7];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0760_) \master_inst.genblk2.write_fifo_inst.mem[11] [8] <= \master_inst.genblk2.write_fifo_inst.s_axis_tlast ;
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0761_) \master_inst.genblk2.write_fifo_inst.mem[10] [0] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [0];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0761_) \master_inst.genblk2.write_fifo_inst.mem[10] [1] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [1];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0761_) \master_inst.genblk2.write_fifo_inst.mem[10] [2] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [2];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0761_) \master_inst.genblk2.write_fifo_inst.mem[10] [3] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [3];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0761_) \master_inst.genblk2.write_fifo_inst.mem[10] [4] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [4];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0761_) \master_inst.genblk2.write_fifo_inst.mem[10] [5] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [5];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0761_) \master_inst.genblk2.write_fifo_inst.mem[10] [6] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [6];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0761_) \master_inst.genblk2.write_fifo_inst.mem[10] [7] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [7];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0761_) \master_inst.genblk2.write_fifo_inst.mem[10] [8] <= \master_inst.genblk2.write_fifo_inst.s_axis_tlast ;
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0762_) \master_inst.genblk2.write_fifo_inst.mem[9] [0] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [0];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0762_) \master_inst.genblk2.write_fifo_inst.mem[9] [1] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [1];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0762_) \master_inst.genblk2.write_fifo_inst.mem[9] [2] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [2];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0762_) \master_inst.genblk2.write_fifo_inst.mem[9] [3] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [3];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0762_) \master_inst.genblk2.write_fifo_inst.mem[9] [4] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [4];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0762_) \master_inst.genblk2.write_fifo_inst.mem[9] [5] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [5];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0762_) \master_inst.genblk2.write_fifo_inst.mem[9] [6] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [6];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0762_) \master_inst.genblk2.write_fifo_inst.mem[9] [7] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [7];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0762_) \master_inst.genblk2.write_fifo_inst.mem[9] [8] <= \master_inst.genblk2.write_fifo_inst.s_axis_tlast ;
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0763_) \master_inst.genblk2.write_fifo_inst.mem[8] [0] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [0];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0763_) \master_inst.genblk2.write_fifo_inst.mem[8] [1] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [1];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0763_) \master_inst.genblk2.write_fifo_inst.mem[8] [2] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [2];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0763_) \master_inst.genblk2.write_fifo_inst.mem[8] [3] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [3];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0763_) \master_inst.genblk2.write_fifo_inst.mem[8] [4] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [4];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0763_) \master_inst.genblk2.write_fifo_inst.mem[8] [5] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [5];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0763_) \master_inst.genblk2.write_fifo_inst.mem[8] [6] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [6];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0763_) \master_inst.genblk2.write_fifo_inst.mem[8] [7] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [7];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0763_) \master_inst.genblk2.write_fifo_inst.mem[8] [8] <= \master_inst.genblk2.write_fifo_inst.s_axis_tlast ;
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0764_) \master_inst.genblk2.write_fifo_inst.mem[7] [0] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [0];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0764_) \master_inst.genblk2.write_fifo_inst.mem[7] [1] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [1];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0764_) \master_inst.genblk2.write_fifo_inst.mem[7] [2] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [2];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0764_) \master_inst.genblk2.write_fifo_inst.mem[7] [3] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [3];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0764_) \master_inst.genblk2.write_fifo_inst.mem[7] [4] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [4];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0764_) \master_inst.genblk2.write_fifo_inst.mem[7] [5] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [5];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0764_) \master_inst.genblk2.write_fifo_inst.mem[7] [6] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [6];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0764_) \master_inst.genblk2.write_fifo_inst.mem[7] [7] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [7];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0764_) \master_inst.genblk2.write_fifo_inst.mem[7] [8] <= \master_inst.genblk2.write_fifo_inst.s_axis_tlast ;
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0765_) \master_inst.genblk2.write_fifo_inst.mem[6] [0] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [0];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0765_) \master_inst.genblk2.write_fifo_inst.mem[6] [1] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [1];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0765_) \master_inst.genblk2.write_fifo_inst.mem[6] [2] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [2];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0765_) \master_inst.genblk2.write_fifo_inst.mem[6] [3] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [3];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0765_) \master_inst.genblk2.write_fifo_inst.mem[6] [4] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [4];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0765_) \master_inst.genblk2.write_fifo_inst.mem[6] [5] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [5];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0765_) \master_inst.genblk2.write_fifo_inst.mem[6] [6] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [6];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0765_) \master_inst.genblk2.write_fifo_inst.mem[6] [7] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [7];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0765_) \master_inst.genblk2.write_fifo_inst.mem[6] [8] <= \master_inst.genblk2.write_fifo_inst.s_axis_tlast ;
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0766_) \master_inst.genblk2.write_fifo_inst.mem[5] [0] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [0];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0766_) \master_inst.genblk2.write_fifo_inst.mem[5] [1] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [1];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0766_) \master_inst.genblk2.write_fifo_inst.mem[5] [2] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [2];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0766_) \master_inst.genblk2.write_fifo_inst.mem[5] [3] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [3];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0766_) \master_inst.genblk2.write_fifo_inst.mem[5] [4] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [4];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0766_) \master_inst.genblk2.write_fifo_inst.mem[5] [5] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [5];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0766_) \master_inst.genblk2.write_fifo_inst.mem[5] [6] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [6];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0766_) \master_inst.genblk2.write_fifo_inst.mem[5] [7] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [7];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0766_) \master_inst.genblk2.write_fifo_inst.mem[5] [8] <= \master_inst.genblk2.write_fifo_inst.s_axis_tlast ;
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0767_) \master_inst.genblk2.write_fifo_inst.mem[4] [0] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [0];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0767_) \master_inst.genblk2.write_fifo_inst.mem[4] [1] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [1];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0767_) \master_inst.genblk2.write_fifo_inst.mem[4] [2] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [2];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0767_) \master_inst.genblk2.write_fifo_inst.mem[4] [3] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [3];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0767_) \master_inst.genblk2.write_fifo_inst.mem[4] [4] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [4];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0767_) \master_inst.genblk2.write_fifo_inst.mem[4] [5] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [5];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0767_) \master_inst.genblk2.write_fifo_inst.mem[4] [6] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [6];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0767_) \master_inst.genblk2.write_fifo_inst.mem[4] [7] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [7];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0767_) \master_inst.genblk2.write_fifo_inst.mem[4] [8] <= \master_inst.genblk2.write_fifo_inst.s_axis_tlast ;
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0768_) \master_inst.genblk2.write_fifo_inst.mem[3] [0] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [0];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0768_) \master_inst.genblk2.write_fifo_inst.mem[3] [1] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [1];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0768_) \master_inst.genblk2.write_fifo_inst.mem[3] [2] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [2];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0768_) \master_inst.genblk2.write_fifo_inst.mem[3] [3] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [3];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0768_) \master_inst.genblk2.write_fifo_inst.mem[3] [4] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [4];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0768_) \master_inst.genblk2.write_fifo_inst.mem[3] [5] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [5];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0768_) \master_inst.genblk2.write_fifo_inst.mem[3] [6] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [6];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0768_) \master_inst.genblk2.write_fifo_inst.mem[3] [7] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [7];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0768_) \master_inst.genblk2.write_fifo_inst.mem[3] [8] <= \master_inst.genblk2.write_fifo_inst.s_axis_tlast ;
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0769_) \master_inst.genblk2.write_fifo_inst.mem[2] [0] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [0];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0769_) \master_inst.genblk2.write_fifo_inst.mem[2] [1] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [1];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0769_) \master_inst.genblk2.write_fifo_inst.mem[2] [2] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [2];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0769_) \master_inst.genblk2.write_fifo_inst.mem[2] [3] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [3];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0769_) \master_inst.genblk2.write_fifo_inst.mem[2] [4] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [4];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0769_) \master_inst.genblk2.write_fifo_inst.mem[2] [5] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [5];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0769_) \master_inst.genblk2.write_fifo_inst.mem[2] [6] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [6];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0769_) \master_inst.genblk2.write_fifo_inst.mem[2] [7] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [7];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0769_) \master_inst.genblk2.write_fifo_inst.mem[2] [8] <= \master_inst.genblk2.write_fifo_inst.s_axis_tlast ;
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0770_) \master_inst.genblk2.write_fifo_inst.mem[1] [0] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [0];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0770_) \master_inst.genblk2.write_fifo_inst.mem[1] [1] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [1];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0770_) \master_inst.genblk2.write_fifo_inst.mem[1] [2] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [2];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0770_) \master_inst.genblk2.write_fifo_inst.mem[1] [3] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [3];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0770_) \master_inst.genblk2.write_fifo_inst.mem[1] [4] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [4];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0770_) \master_inst.genblk2.write_fifo_inst.mem[1] [5] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [5];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0770_) \master_inst.genblk2.write_fifo_inst.mem[1] [6] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [6];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0770_) \master_inst.genblk2.write_fifo_inst.mem[1] [7] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [7];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0770_) \master_inst.genblk2.write_fifo_inst.mem[1] [8] <= \master_inst.genblk2.write_fifo_inst.s_axis_tlast ;
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0771_) \master_inst.genblk2.write_fifo_inst.mem[0] [0] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [0];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0771_) \master_inst.genblk2.write_fifo_inst.mem[0] [1] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [1];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0771_) \master_inst.genblk2.write_fifo_inst.mem[0] [2] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [2];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0771_) \master_inst.genblk2.write_fifo_inst.mem[0] [3] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [3];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0771_) \master_inst.genblk2.write_fifo_inst.mem[0] [4] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [4];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0771_) \master_inst.genblk2.write_fifo_inst.mem[0] [5] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [5];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0771_) \master_inst.genblk2.write_fifo_inst.mem[0] [6] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [6];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0771_) \master_inst.genblk2.write_fifo_inst.mem[0] [7] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [7];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0771_) \master_inst.genblk2.write_fifo_inst.mem[0] [8] <= \master_inst.genblk2.write_fifo_inst.s_axis_tlast ;
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk , posedge \master_inst.genblk2.write_fifo_inst.rst )
    if (\master_inst.genblk2.write_fifo_inst.rst ) \master_inst.genblk2.write_fifo_inst.wr_ptr_reg [0] <= 1'h0;
    else if (_0773_) \master_inst.genblk2.write_fifo_inst.wr_ptr_reg [0] <= _1126_[0];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk , posedge \master_inst.genblk2.write_fifo_inst.rst )
    if (\master_inst.genblk2.write_fifo_inst.rst ) \master_inst.genblk2.write_fifo_inst.wr_ptr_reg [1] <= 1'h0;
    else if (_0773_) \master_inst.genblk2.write_fifo_inst.wr_ptr_reg [1] <= _1127_[1];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk , posedge \master_inst.genblk2.write_fifo_inst.rst )
    if (\master_inst.genblk2.write_fifo_inst.rst ) \master_inst.genblk2.write_fifo_inst.wr_ptr_reg [2] <= 1'h0;
    else if (_0773_) \master_inst.genblk2.write_fifo_inst.wr_ptr_reg [2] <= _1127_[2];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk , posedge \master_inst.genblk2.write_fifo_inst.rst )
    if (\master_inst.genblk2.write_fifo_inst.rst ) \master_inst.genblk2.write_fifo_inst.wr_ptr_reg [3] <= 1'h0;
    else if (_0773_) \master_inst.genblk2.write_fifo_inst.wr_ptr_reg [3] <= _1127_[3];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk , posedge \master_inst.genblk2.write_fifo_inst.rst )
    if (\master_inst.genblk2.write_fifo_inst.rst ) \master_inst.genblk2.write_fifo_inst.wr_ptr_reg [4] <= 1'h0;
    else if (_0773_) \master_inst.genblk2.write_fifo_inst.wr_ptr_reg [4] <= _1127_[4];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk , posedge \master_inst.genblk2.write_fifo_inst.rst )
    if (\master_inst.genblk2.write_fifo_inst.rst ) \master_inst.genblk2.write_fifo_inst.m_axis_pipe_reg[1] [0] <= 1'h0;
    else if (!_0784_) \master_inst.genblk2.write_fifo_inst.m_axis_pipe_reg[1] [0] <= \master_inst.genblk2.write_fifo_inst.m_axis_pipe_reg[0] [0];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk , posedge \master_inst.genblk2.write_fifo_inst.rst )
    if (\master_inst.genblk2.write_fifo_inst.rst ) \master_inst.genblk2.write_fifo_inst.m_axis_pipe_reg[1] [1] <= 1'h0;
    else if (!_0784_) \master_inst.genblk2.write_fifo_inst.m_axis_pipe_reg[1] [1] <= \master_inst.genblk2.write_fifo_inst.m_axis_pipe_reg[0] [1];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk , posedge \master_inst.genblk2.write_fifo_inst.rst )
    if (\master_inst.genblk2.write_fifo_inst.rst ) \master_inst.genblk2.write_fifo_inst.m_axis_pipe_reg[1] [2] <= 1'h0;
    else if (!_0784_) \master_inst.genblk2.write_fifo_inst.m_axis_pipe_reg[1] [2] <= \master_inst.genblk2.write_fifo_inst.m_axis_pipe_reg[0] [2];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk , posedge \master_inst.genblk2.write_fifo_inst.rst )
    if (\master_inst.genblk2.write_fifo_inst.rst ) \master_inst.genblk2.write_fifo_inst.m_axis_pipe_reg[1] [3] <= 1'h0;
    else if (!_0784_) \master_inst.genblk2.write_fifo_inst.m_axis_pipe_reg[1] [3] <= \master_inst.genblk2.write_fifo_inst.m_axis_pipe_reg[0] [3];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk , posedge \master_inst.genblk2.write_fifo_inst.rst )
    if (\master_inst.genblk2.write_fifo_inst.rst ) \master_inst.genblk2.write_fifo_inst.m_axis_pipe_reg[1] [4] <= 1'h0;
    else if (!_0784_) \master_inst.genblk2.write_fifo_inst.m_axis_pipe_reg[1] [4] <= \master_inst.genblk2.write_fifo_inst.m_axis_pipe_reg[0] [4];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk , posedge \master_inst.genblk2.write_fifo_inst.rst )
    if (\master_inst.genblk2.write_fifo_inst.rst ) \master_inst.genblk2.write_fifo_inst.m_axis_pipe_reg[1] [5] <= 1'h0;
    else if (!_0784_) \master_inst.genblk2.write_fifo_inst.m_axis_pipe_reg[1] [5] <= \master_inst.genblk2.write_fifo_inst.m_axis_pipe_reg[0] [5];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk , posedge \master_inst.genblk2.write_fifo_inst.rst )
    if (\master_inst.genblk2.write_fifo_inst.rst ) \master_inst.genblk2.write_fifo_inst.m_axis_pipe_reg[1] [6] <= 1'h0;
    else if (!_0784_) \master_inst.genblk2.write_fifo_inst.m_axis_pipe_reg[1] [6] <= \master_inst.genblk2.write_fifo_inst.m_axis_pipe_reg[0] [6];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk , posedge \master_inst.genblk2.write_fifo_inst.rst )
    if (\master_inst.genblk2.write_fifo_inst.rst ) \master_inst.genblk2.write_fifo_inst.m_axis_pipe_reg[1] [7] <= 1'h0;
    else if (!_0784_) \master_inst.genblk2.write_fifo_inst.m_axis_pipe_reg[1] [7] <= \master_inst.genblk2.write_fifo_inst.m_axis_pipe_reg[0] [7];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk , posedge \master_inst.genblk2.write_fifo_inst.rst )
    if (\master_inst.genblk2.write_fifo_inst.rst ) \master_inst.genblk2.write_fifo_inst.m_axis_pipe_reg[1] [8] <= 1'h0;
    else if (!_0784_) \master_inst.genblk2.write_fifo_inst.m_axis_pipe_reg[1] [8] <= \master_inst.genblk2.write_fifo_inst.m_axis_pipe_reg[0] [8];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0772_) \master_inst.genblk2.write_fifo_inst.m_axis_pipe_reg[0] [0] <= _1130_[0];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0772_) \master_inst.genblk2.write_fifo_inst.m_axis_pipe_reg[0] [1] <= _1130_[1];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0772_) \master_inst.genblk2.write_fifo_inst.m_axis_pipe_reg[0] [2] <= _1130_[2];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0772_) \master_inst.genblk2.write_fifo_inst.m_axis_pipe_reg[0] [3] <= _1130_[3];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0772_) \master_inst.genblk2.write_fifo_inst.m_axis_pipe_reg[0] [4] <= _1130_[4];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0772_) \master_inst.genblk2.write_fifo_inst.m_axis_pipe_reg[0] [5] <= _1130_[5];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0772_) \master_inst.genblk2.write_fifo_inst.m_axis_pipe_reg[0] [6] <= _1130_[6];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0772_) \master_inst.genblk2.write_fifo_inst.m_axis_pipe_reg[0] [7] <= _1130_[7];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0772_) \master_inst.genblk2.write_fifo_inst.m_axis_pipe_reg[0] [8] <= _1130_[8];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk , posedge \master_inst.genblk2.write_fifo_inst.rst )
    if (\master_inst.genblk2.write_fifo_inst.rst ) \master_inst.genblk2.write_fifo_inst.m_axis_tvalid_pipe_reg [1] <= 1'h0;
    else if (_0754_) \master_inst.genblk2.write_fifo_inst.m_axis_tvalid_pipe_reg [1] <= _0753_[1];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk , posedge \master_inst.genblk2.write_fifo_inst.rst )
    if (\master_inst.genblk2.write_fifo_inst.rst ) \master_inst.genblk2.write_fifo_inst.rd_ptr_reg [0] <= 1'h0;
    else if (_0753_[0]) \master_inst.genblk2.write_fifo_inst.rd_ptr_reg [0] <= _1128_[0];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk , posedge \master_inst.genblk2.write_fifo_inst.rst )
    if (\master_inst.genblk2.write_fifo_inst.rst ) \master_inst.genblk2.write_fifo_inst.rd_ptr_reg [1] <= 1'h0;
    else if (_0753_[0]) \master_inst.genblk2.write_fifo_inst.rd_ptr_reg [1] <= _1129_[1];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk , posedge \master_inst.genblk2.write_fifo_inst.rst )
    if (\master_inst.genblk2.write_fifo_inst.rst ) \master_inst.genblk2.write_fifo_inst.rd_ptr_reg [2] <= 1'h0;
    else if (_0753_[0]) \master_inst.genblk2.write_fifo_inst.rd_ptr_reg [2] <= _1129_[2];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk , posedge \master_inst.genblk2.write_fifo_inst.rst )
    if (\master_inst.genblk2.write_fifo_inst.rst ) \master_inst.genblk2.write_fifo_inst.rd_ptr_reg [3] <= 1'h0;
    else if (_0753_[0]) \master_inst.genblk2.write_fifo_inst.rd_ptr_reg [3] <= _1129_[3];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk , posedge \master_inst.genblk2.write_fifo_inst.rst )
    if (\master_inst.genblk2.write_fifo_inst.rst ) \master_inst.genblk2.write_fifo_inst.rd_ptr_reg [4] <= 1'h0;
    else if (_0753_[0]) \master_inst.genblk2.write_fifo_inst.rd_ptr_reg [4] <= _1129_[4];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0756_) \master_inst.genblk2.write_fifo_inst.mem[15] [0] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [0];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0756_) \master_inst.genblk2.write_fifo_inst.mem[15] [1] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [1];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0756_) \master_inst.genblk2.write_fifo_inst.mem[15] [2] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [2];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0756_) \master_inst.genblk2.write_fifo_inst.mem[15] [3] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [3];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0756_) \master_inst.genblk2.write_fifo_inst.mem[15] [4] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [4];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0756_) \master_inst.genblk2.write_fifo_inst.mem[15] [5] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [5];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0756_) \master_inst.genblk2.write_fifo_inst.mem[15] [6] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [6];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0756_) \master_inst.genblk2.write_fifo_inst.mem[15] [7] <= \master_inst.genblk2.write_fifo_inst.s_axis_tdata [7];
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk )
    if (_0756_) \master_inst.genblk2.write_fifo_inst.mem[15] [8] <= \master_inst.genblk2.write_fifo_inst.s_axis_tlast ;
  always @(posedge \master_inst.genblk2.write_fifo_inst.clk , posedge \master_inst.genblk2.write_fifo_inst.rst )
    if (\master_inst.genblk2.write_fifo_inst.rst ) \master_inst.genblk2.write_fifo_inst.m_axis_tvalid_pipe_reg [0] <= 1'h0;
    else if (_0755_) \master_inst.genblk2.write_fifo_inst.m_axis_tvalid_pipe_reg [0] <= _0753_[0];
  assign _1504_[0] = ~\master_inst.genblk3.read_fifo_inst.wr_ptr_reg [0];
  assign _1506_[0] = ~\master_inst.genblk3.read_fifo_inst.rd_ptr_reg [0];
  assign _1152_ = ~(\master_inst.genblk3.read_fifo_inst.rd_ptr_reg [0] ^ \master_inst.genblk3.read_fifo_inst.wr_ptr_reg [0]);
  assign _1153_ = \master_inst.genblk3.read_fifo_inst.wr_ptr_reg [1] ^ \master_inst.genblk3.read_fifo_inst.rd_ptr_reg [1];
  assign _1154_ = _1152_ & ~(_1153_);
  assign _1155_ = \master_inst.genblk3.read_fifo_inst.rd_ptr_reg [2] ^ \master_inst.genblk3.read_fifo_inst.wr_ptr_reg [2];
  assign _1156_ = \master_inst.genblk3.read_fifo_inst.rd_ptr_reg [3] ^ \master_inst.genblk3.read_fifo_inst.wr_ptr_reg [3];
  assign _1157_ = _1156_ | _1155_;
  assign _1158_ = _1154_ & ~(_1157_);
  assign _1159_ = \master_inst.genblk3.read_fifo_inst.wr_ptr_reg [4] ^ \master_inst.genblk3.read_fifo_inst.rd_ptr_reg [4];
  assign \master_inst.genblk3.read_fifo_inst.status_empty  = _1158_ & ~(_1159_);
  assign _1160_ = ~(\master_inst.genblk3.read_fifo_inst.m_axis_tvalid_pipe_reg [1] & \master_inst.genblk3.read_fifo_inst.m_axis_tvalid_pipe_reg [0]);
  assign _1161_ = ~(_1160_ | \master_inst.genblk3.read_fifo_inst.m_axis_tready );
  assign _1131_[0] = ~(_1161_ | \master_inst.genblk3.read_fifo_inst.status_empty );
  assign _1162_ = \master_inst.genblk3.read_fifo_inst.m_axis_tvalid_pipe_reg [1] & ~(\master_inst.genblk3.read_fifo_inst.m_axis_tready );
  assign _1133_ = ~(_1162_ & _1161_);
  assign _1132_ = \master_inst.genblk3.read_fifo_inst.m_axis_tready  | ~(\master_inst.genblk3.read_fifo_inst.m_axis_tvalid_pipe_reg [1]);
  assign _1150_ = ~(_1161_ | \master_inst.genblk3.read_fifo_inst.rst );
  assign _1163_ = ~(\master_inst.genblk3.read_fifo_inst.wr_ptr_reg [4] ^ \master_inst.genblk3.read_fifo_inst.rd_ptr_reg [4]);
  assign \master_inst.genblk3.read_fifo_inst.status_full  = _1158_ & ~(_1163_);
  assign _1151_ = \master_inst.genblk3.read_fifo_inst.s_axis_tvalid  & ~(\master_inst.genblk3.read_fifo_inst.status_full );
  assign _1164_ = \master_inst.genblk3.read_fifo_inst.wr_ptr_reg [1] | \master_inst.genblk3.read_fifo_inst.wr_ptr_reg [0];
  assign _1165_ = \master_inst.genblk3.read_fifo_inst.wr_ptr_reg [3] | \master_inst.genblk3.read_fifo_inst.wr_ptr_reg [2];
  assign _1166_ = _1165_ | _1164_;
  assign _1167_ = _1166_ | \master_inst.genblk3.read_fifo_inst.rst ;
  assign _1149_ = _1151_ & ~(_1167_);
  assign _1168_ = \master_inst.genblk3.read_fifo_inst.wr_ptr_reg [1] | ~(\master_inst.genblk3.read_fifo_inst.wr_ptr_reg [0]);
  assign _1169_ = _1168_ | _1165_;
  assign _1170_ = _1169_ | \master_inst.genblk3.read_fifo_inst.rst ;
  assign _1148_ = _1151_ & ~(_1170_);
  assign _1171_ = \master_inst.genblk3.read_fifo_inst.wr_ptr_reg [0] | ~(\master_inst.genblk3.read_fifo_inst.wr_ptr_reg [1]);
  assign _1172_ = _1171_ | _1165_;
  assign _1173_ = _1172_ | \master_inst.genblk3.read_fifo_inst.rst ;
  assign _1147_ = _1151_ & ~(_1173_);
  assign _1174_ = ~(\master_inst.genblk3.read_fifo_inst.wr_ptr_reg [1] & \master_inst.genblk3.read_fifo_inst.wr_ptr_reg [0]);
  assign _1175_ = _1174_ | _1165_;
  assign _1176_ = _1175_ | \master_inst.genblk3.read_fifo_inst.rst ;
  assign _1146_ = _1151_ & ~(_1176_);
  assign _1177_ = \master_inst.genblk3.read_fifo_inst.wr_ptr_reg [3] | ~(\master_inst.genblk3.read_fifo_inst.wr_ptr_reg [2]);
  assign _1178_ = _1177_ | _1164_;
  assign _1179_ = _1178_ | \master_inst.genblk3.read_fifo_inst.rst ;
  assign _1145_ = _1151_ & ~(_1179_);
  assign _1180_ = _1177_ | _1168_;
  assign _1181_ = _1180_ | \master_inst.genblk3.read_fifo_inst.rst ;
  assign _1144_ = _1151_ & ~(_1181_);
  assign _1182_ = _1177_ | _1171_;
  assign _1183_ = _1182_ | \master_inst.genblk3.read_fifo_inst.rst ;
  assign _1143_ = _1151_ & ~(_1183_);
  assign _1184_ = _1177_ | _1174_;
  assign _1185_ = _1184_ | \master_inst.genblk3.read_fifo_inst.rst ;
  assign _1142_ = _1151_ & ~(_1185_);
  assign _1186_ = \master_inst.genblk3.read_fifo_inst.wr_ptr_reg [2] | ~(\master_inst.genblk3.read_fifo_inst.wr_ptr_reg [3]);
  assign _1187_ = _1186_ | _1164_;
  assign _1188_ = _1187_ | \master_inst.genblk3.read_fifo_inst.rst ;
  assign _1141_ = _1151_ & ~(_1188_);
  assign _1189_ = _1186_ | _1168_;
  assign _1190_ = _1189_ | \master_inst.genblk3.read_fifo_inst.rst ;
  assign _1140_ = _1151_ & ~(_1190_);
  assign _1191_ = _1186_ | _1171_;
  assign _1192_ = _1191_ | \master_inst.genblk3.read_fifo_inst.rst ;
  assign _1139_ = _1151_ & ~(_1192_);
  assign _1193_ = _1186_ | _1174_;
  assign _1194_ = _1193_ | \master_inst.genblk3.read_fifo_inst.rst ;
  assign _1138_ = _1151_ & ~(_1194_);
  assign _1195_ = ~(\master_inst.genblk3.read_fifo_inst.wr_ptr_reg [3] & \master_inst.genblk3.read_fifo_inst.wr_ptr_reg [2]);
  assign _1196_ = _1195_ | _1164_;
  assign _1197_ = _1196_ | \master_inst.genblk3.read_fifo_inst.rst ;
  assign _1137_ = _1151_ & ~(_1197_);
  assign _1198_ = _1195_ | _1168_;
  assign _1199_ = _1198_ | \master_inst.genblk3.read_fifo_inst.rst ;
  assign _1136_ = _1151_ & ~(_1199_);
  assign _1200_ = _1195_ | _1171_;
  assign _1201_ = _1200_ | \master_inst.genblk3.read_fifo_inst.rst ;
  assign _1135_ = _1151_ & ~(_1201_);
  assign _1202_ = _1195_ | _1174_;
  assign _1203_ = _1202_ | \master_inst.genblk3.read_fifo_inst.rst ;
  assign _1134_ = _1151_ & ~(_1203_);
  assign \master_inst.genblk3.read_fifo_inst.s_axis_tready  = ~\master_inst.genblk3.read_fifo_inst.status_full ;
  assign _1204_ = ~(\master_inst.genblk3.read_fifo_inst.rd_ptr_reg [0] & \master_inst.genblk3.read_fifo_inst.rd_ptr_reg [1]);
  assign _1205_ = ~(\master_inst.genblk3.read_fifo_inst.rd_ptr_reg [3] & \master_inst.genblk3.read_fifo_inst.rd_ptr_reg [2]);
  assign _1206_ = _1205_ | _1204_;
  assign _1207_ = \master_inst.genblk3.read_fifo_inst.rd_ptr_reg [0] | ~(\master_inst.genblk3.read_fifo_inst.rd_ptr_reg [1]);
  assign _1208_ = _1207_ | _1205_;
  assign _1209_ = _1208_ & _1206_;
  assign _1210_ = \master_inst.genblk3.read_fifo_inst.rd_ptr_reg [1] | ~(\master_inst.genblk3.read_fifo_inst.rd_ptr_reg [0]);
  assign _1211_ = _1210_ | _1205_;
  assign _1212_ = \master_inst.genblk3.read_fifo_inst.rd_ptr_reg [0] | \master_inst.genblk3.read_fifo_inst.rd_ptr_reg [1];
  assign _1213_ = _1212_ | _1205_;
  assign _1214_ = ~(_1213_ & _1211_);
  assign _1215_ = _1209_ & ~(_1214_);
  assign _1216_ = \master_inst.genblk3.read_fifo_inst.rd_ptr_reg [2] | ~(\master_inst.genblk3.read_fifo_inst.rd_ptr_reg [3]);
  assign _1217_ = _1216_ | _1204_;
  assign _1218_ = _1216_ | _1207_;
  assign _1219_ = ~(_1218_ & _1217_);
  assign _1220_ = _1216_ | _1210_;
  assign _1221_ = _1216_ | _1212_;
  assign _1222_ = ~(_1221_ & _1220_);
  assign _1223_ = _1222_ | _1219_;
  assign _1224_ = _1215_ & ~(_1223_);
  assign _1225_ = \master_inst.genblk3.read_fifo_inst.rd_ptr_reg [3] | ~(\master_inst.genblk3.read_fifo_inst.rd_ptr_reg [2]);
  assign _1226_ = _1225_ | _1204_;
  assign _1227_ = _1225_ | _1207_;
  assign _1228_ = ~(_1227_ & _1226_);
  assign _1229_ = _1225_ | _1210_;
  assign _1230_ = _1225_ | _1212_;
  assign _1231_ = ~(_1230_ & _1229_);
  assign _1232_ = _1231_ | _1228_;
  assign _1233_ = \master_inst.genblk3.read_fifo_inst.rd_ptr_reg [3] | \master_inst.genblk3.read_fifo_inst.rd_ptr_reg [2];
  assign _1234_ = _1233_ | _1210_;
  assign _1235_ = _1233_ | _1204_;
  assign _1236_ = _1233_ | _1207_;
  assign _1237_ = ~(_1236_ & _1235_);
  assign _1238_ = _1237_ | ~(_1234_);
  assign _1239_ = _1238_ | _1232_;
  assign _1240_ = _1224_ & ~(_1239_);
  assign _1241_ = \master_inst.genblk3.read_fifo_inst.mem[15] [0] & ~(_1206_);
  assign _1242_ = \master_inst.genblk3.read_fifo_inst.mem[14] [0] & ~(_1208_);
  assign _1243_ = _1242_ | _1241_;
  assign _1244_ = \master_inst.genblk3.read_fifo_inst.mem[13] [0] & ~(_1211_);
  assign _1245_ = \master_inst.genblk3.read_fifo_inst.mem[12] [0] & ~(_1213_);
  assign _1246_ = _1245_ | _1244_;
  assign _1247_ = _1246_ | _1243_;
  assign _1248_ = \master_inst.genblk3.read_fifo_inst.mem[11] [0] & ~(_1217_);
  assign _1249_ = \master_inst.genblk3.read_fifo_inst.mem[10] [0] & ~(_1218_);
  assign _1250_ = _1249_ | _1248_;
  assign _1251_ = \master_inst.genblk3.read_fifo_inst.mem[9] [0] & ~(_1220_);
  assign _1252_ = \master_inst.genblk3.read_fifo_inst.mem[8] [0] & ~(_1221_);
  assign _1253_ = _1252_ | _1251_;
  assign _1254_ = _1253_ | _1250_;
  assign _1255_ = _1254_ | _1247_;
  assign _1256_ = \master_inst.genblk3.read_fifo_inst.mem[7] [0] & ~(_1226_);
  assign _1257_ = \master_inst.genblk3.read_fifo_inst.mem[6] [0] & ~(_1227_);
  assign _1258_ = _1257_ | _1256_;
  assign _1259_ = \master_inst.genblk3.read_fifo_inst.mem[5] [0] & ~(_1229_);
  assign _1260_ = \master_inst.genblk3.read_fifo_inst.mem[4] [0] & ~(_1230_);
  assign _1261_ = _1260_ | _1259_;
  assign _1262_ = _1261_ | _1258_;
  assign _1263_ = \master_inst.genblk3.read_fifo_inst.mem[3] [0] & ~(_1235_);
  assign _1264_ = \master_inst.genblk3.read_fifo_inst.mem[2] [0] & ~(_1236_);
  assign _1265_ = _1264_ | _1263_;
  assign _1266_ = \master_inst.genblk3.read_fifo_inst.mem[1] [0] & ~(_1234_);
  assign _1267_ = _1266_ | _1265_;
  assign _1268_ = _1267_ | _1262_;
  assign _1269_ = _1268_ | _1255_;
  assign _1508_[0] = _1240_ ? \master_inst.genblk3.read_fifo_inst.mem[0] [0] : _1269_;
  assign _1270_ = \master_inst.genblk3.read_fifo_inst.mem[15] [1] & ~(_1206_);
  assign _1271_ = \master_inst.genblk3.read_fifo_inst.mem[14] [1] & ~(_1208_);
  assign _1272_ = _1271_ | _1270_;
  assign _1273_ = \master_inst.genblk3.read_fifo_inst.mem[13] [1] & ~(_1211_);
  assign _1274_ = \master_inst.genblk3.read_fifo_inst.mem[12] [1] & ~(_1213_);
  assign _1275_ = _1274_ | _1273_;
  assign _1276_ = _1275_ | _1272_;
  assign _1277_ = \master_inst.genblk3.read_fifo_inst.mem[11] [1] & ~(_1217_);
  assign _1278_ = \master_inst.genblk3.read_fifo_inst.mem[10] [1] & ~(_1218_);
  assign _1279_ = _1278_ | _1277_;
  assign _1280_ = \master_inst.genblk3.read_fifo_inst.mem[9] [1] & ~(_1220_);
  assign _1281_ = \master_inst.genblk3.read_fifo_inst.mem[8] [1] & ~(_1221_);
  assign _1282_ = _1281_ | _1280_;
  assign _1283_ = _1282_ | _1279_;
  assign _1284_ = _1283_ | _1276_;
  assign _1285_ = \master_inst.genblk3.read_fifo_inst.mem[7] [1] & ~(_1226_);
  assign _1286_ = \master_inst.genblk3.read_fifo_inst.mem[6] [1] & ~(_1227_);
  assign _1287_ = _1286_ | _1285_;
  assign _1288_ = \master_inst.genblk3.read_fifo_inst.mem[5] [1] & ~(_1229_);
  assign _1289_ = \master_inst.genblk3.read_fifo_inst.mem[4] [1] & ~(_1230_);
  assign _1290_ = _1289_ | _1288_;
  assign _1291_ = _1290_ | _1287_;
  assign _1292_ = \master_inst.genblk3.read_fifo_inst.mem[3] [1] & ~(_1235_);
  assign _1293_ = \master_inst.genblk3.read_fifo_inst.mem[2] [1] & ~(_1236_);
  assign _1294_ = _1293_ | _1292_;
  assign _1295_ = \master_inst.genblk3.read_fifo_inst.mem[1] [1] & ~(_1234_);
  assign _1296_ = _1295_ | _1294_;
  assign _1297_ = _1296_ | _1291_;
  assign _1298_ = _1297_ | _1284_;
  assign _1508_[1] = _1240_ ? \master_inst.genblk3.read_fifo_inst.mem[0] [1] : _1298_;
  assign _1299_ = \master_inst.genblk3.read_fifo_inst.mem[15] [2] & ~(_1206_);
  assign _1300_ = \master_inst.genblk3.read_fifo_inst.mem[14] [2] & ~(_1208_);
  assign _1301_ = _1300_ | _1299_;
  assign _1302_ = \master_inst.genblk3.read_fifo_inst.mem[13] [2] & ~(_1211_);
  assign _1303_ = \master_inst.genblk3.read_fifo_inst.mem[12] [2] & ~(_1213_);
  assign _1304_ = _1303_ | _1302_;
  assign _1305_ = _1304_ | _1301_;
  assign _1306_ = \master_inst.genblk3.read_fifo_inst.mem[11] [2] & ~(_1217_);
  assign _1307_ = \master_inst.genblk3.read_fifo_inst.mem[10] [2] & ~(_1218_);
  assign _1308_ = _1307_ | _1306_;
  assign _1309_ = \master_inst.genblk3.read_fifo_inst.mem[9] [2] & ~(_1220_);
  assign _1310_ = \master_inst.genblk3.read_fifo_inst.mem[8] [2] & ~(_1221_);
  assign _1311_ = _1310_ | _1309_;
  assign _1312_ = _1311_ | _1308_;
  assign _1313_ = _1312_ | _1305_;
  assign _1314_ = \master_inst.genblk3.read_fifo_inst.mem[7] [2] & ~(_1226_);
  assign _1315_ = \master_inst.genblk3.read_fifo_inst.mem[6] [2] & ~(_1227_);
  assign _1316_ = _1315_ | _1314_;
  assign _1317_ = \master_inst.genblk3.read_fifo_inst.mem[5] [2] & ~(_1229_);
  assign _1318_ = \master_inst.genblk3.read_fifo_inst.mem[4] [2] & ~(_1230_);
  assign _1319_ = _1318_ | _1317_;
  assign _1320_ = _1319_ | _1316_;
  assign _1321_ = \master_inst.genblk3.read_fifo_inst.mem[3] [2] & ~(_1235_);
  assign _1322_ = \master_inst.genblk3.read_fifo_inst.mem[2] [2] & ~(_1236_);
  assign _1323_ = _1322_ | _1321_;
  assign _1324_ = \master_inst.genblk3.read_fifo_inst.mem[1] [2] & ~(_1234_);
  assign _1325_ = _1324_ | _1323_;
  assign _1326_ = _1325_ | _1320_;
  assign _1327_ = _1326_ | _1313_;
  assign _1508_[2] = _1240_ ? \master_inst.genblk3.read_fifo_inst.mem[0] [2] : _1327_;
  assign _1328_ = \master_inst.genblk3.read_fifo_inst.mem[15] [3] & ~(_1206_);
  assign _1329_ = \master_inst.genblk3.read_fifo_inst.mem[14] [3] & ~(_1208_);
  assign _1330_ = _1329_ | _1328_;
  assign _1331_ = \master_inst.genblk3.read_fifo_inst.mem[13] [3] & ~(_1211_);
  assign _1332_ = \master_inst.genblk3.read_fifo_inst.mem[12] [3] & ~(_1213_);
  assign _1333_ = _1332_ | _1331_;
  assign _1334_ = _1333_ | _1330_;
  assign _1335_ = \master_inst.genblk3.read_fifo_inst.mem[11] [3] & ~(_1217_);
  assign _1336_ = \master_inst.genblk3.read_fifo_inst.mem[10] [3] & ~(_1218_);
  assign _1337_ = _1336_ | _1335_;
  assign _1338_ = \master_inst.genblk3.read_fifo_inst.mem[9] [3] & ~(_1220_);
  assign _1339_ = \master_inst.genblk3.read_fifo_inst.mem[8] [3] & ~(_1221_);
  assign _1340_ = _1339_ | _1338_;
  assign _1341_ = _1340_ | _1337_;
  assign _1342_ = _1341_ | _1334_;
  assign _1343_ = \master_inst.genblk3.read_fifo_inst.mem[7] [3] & ~(_1226_);
  assign _1344_ = \master_inst.genblk3.read_fifo_inst.mem[6] [3] & ~(_1227_);
  assign _1345_ = _1344_ | _1343_;
  assign _1346_ = \master_inst.genblk3.read_fifo_inst.mem[5] [3] & ~(_1229_);
  assign _1347_ = \master_inst.genblk3.read_fifo_inst.mem[4] [3] & ~(_1230_);
  assign _1348_ = _1347_ | _1346_;
  assign _1349_ = _1348_ | _1345_;
  assign _1350_ = \master_inst.genblk3.read_fifo_inst.mem[3] [3] & ~(_1235_);
  assign _1351_ = \master_inst.genblk3.read_fifo_inst.mem[2] [3] & ~(_1236_);
  assign _1352_ = _1351_ | _1350_;
  assign _1353_ = \master_inst.genblk3.read_fifo_inst.mem[1] [3] & ~(_1234_);
  assign _1354_ = _1353_ | _1352_;
  assign _1355_ = _1354_ | _1349_;
  assign _1356_ = _1355_ | _1342_;
  assign _1508_[3] = _1240_ ? \master_inst.genblk3.read_fifo_inst.mem[0] [3] : _1356_;
  assign _1357_ = \master_inst.genblk3.read_fifo_inst.mem[15] [4] & ~(_1206_);
  assign _1358_ = \master_inst.genblk3.read_fifo_inst.mem[14] [4] & ~(_1208_);
  assign _1359_ = _1358_ | _1357_;
  assign _1360_ = \master_inst.genblk3.read_fifo_inst.mem[13] [4] & ~(_1211_);
  assign _1361_ = \master_inst.genblk3.read_fifo_inst.mem[12] [4] & ~(_1213_);
  assign _1362_ = _1361_ | _1360_;
  assign _1363_ = _1362_ | _1359_;
  assign _1364_ = \master_inst.genblk3.read_fifo_inst.mem[11] [4] & ~(_1217_);
  assign _1365_ = \master_inst.genblk3.read_fifo_inst.mem[10] [4] & ~(_1218_);
  assign _1366_ = _1365_ | _1364_;
  assign _1367_ = \master_inst.genblk3.read_fifo_inst.mem[9] [4] & ~(_1220_);
  assign _1368_ = \master_inst.genblk3.read_fifo_inst.mem[8] [4] & ~(_1221_);
  assign _1369_ = _1368_ | _1367_;
  assign _1370_ = _1369_ | _1366_;
  assign _1371_ = _1370_ | _1363_;
  assign _1372_ = \master_inst.genblk3.read_fifo_inst.mem[7] [4] & ~(_1226_);
  assign _1373_ = \master_inst.genblk3.read_fifo_inst.mem[6] [4] & ~(_1227_);
  assign _1374_ = _1373_ | _1372_;
  assign _1375_ = \master_inst.genblk3.read_fifo_inst.mem[5] [4] & ~(_1229_);
  assign _1376_ = \master_inst.genblk3.read_fifo_inst.mem[4] [4] & ~(_1230_);
  assign _1377_ = _1376_ | _1375_;
  assign _1378_ = _1377_ | _1374_;
  assign _1379_ = \master_inst.genblk3.read_fifo_inst.mem[3] [4] & ~(_1235_);
  assign _1380_ = \master_inst.genblk3.read_fifo_inst.mem[2] [4] & ~(_1236_);
  assign _1381_ = _1380_ | _1379_;
  assign _1382_ = \master_inst.genblk3.read_fifo_inst.mem[1] [4] & ~(_1234_);
  assign _1383_ = _1382_ | _1381_;
  assign _1384_ = _1383_ | _1378_;
  assign _1385_ = _1384_ | _1371_;
  assign _1508_[4] = _1240_ ? \master_inst.genblk3.read_fifo_inst.mem[0] [4] : _1385_;
  assign _1386_ = \master_inst.genblk3.read_fifo_inst.mem[15] [5] & ~(_1206_);
  assign _1387_ = \master_inst.genblk3.read_fifo_inst.mem[14] [5] & ~(_1208_);
  assign _1388_ = _1387_ | _1386_;
  assign _1389_ = \master_inst.genblk3.read_fifo_inst.mem[13] [5] & ~(_1211_);
  assign _1390_ = \master_inst.genblk3.read_fifo_inst.mem[12] [5] & ~(_1213_);
  assign _1391_ = _1390_ | _1389_;
  assign _1392_ = _1391_ | _1388_;
  assign _1393_ = \master_inst.genblk3.read_fifo_inst.mem[11] [5] & ~(_1217_);
  assign _1394_ = \master_inst.genblk3.read_fifo_inst.mem[10] [5] & ~(_1218_);
  assign _1395_ = _1394_ | _1393_;
  assign _1396_ = \master_inst.genblk3.read_fifo_inst.mem[9] [5] & ~(_1220_);
  assign _1397_ = \master_inst.genblk3.read_fifo_inst.mem[8] [5] & ~(_1221_);
  assign _1398_ = _1397_ | _1396_;
  assign _1399_ = _1398_ | _1395_;
  assign _1400_ = _1399_ | _1392_;
  assign _1401_ = \master_inst.genblk3.read_fifo_inst.mem[7] [5] & ~(_1226_);
  assign _1402_ = \master_inst.genblk3.read_fifo_inst.mem[6] [5] & ~(_1227_);
  assign _1403_ = _1402_ | _1401_;
  assign _1404_ = \master_inst.genblk3.read_fifo_inst.mem[5] [5] & ~(_1229_);
  assign _1405_ = \master_inst.genblk3.read_fifo_inst.mem[4] [5] & ~(_1230_);
  assign _1406_ = _1405_ | _1404_;
  assign _1407_ = _1406_ | _1403_;
  assign _1408_ = \master_inst.genblk3.read_fifo_inst.mem[3] [5] & ~(_1235_);
  assign _1409_ = \master_inst.genblk3.read_fifo_inst.mem[2] [5] & ~(_1236_);
  assign _1410_ = _1409_ | _1408_;
  assign _1411_ = \master_inst.genblk3.read_fifo_inst.mem[1] [5] & ~(_1234_);
  assign _1412_ = _1411_ | _1410_;
  assign _1413_ = _1412_ | _1407_;
  assign _1414_ = _1413_ | _1400_;
  assign _1508_[5] = _1240_ ? \master_inst.genblk3.read_fifo_inst.mem[0] [5] : _1414_;
  assign _1415_ = \master_inst.genblk3.read_fifo_inst.mem[15] [6] & ~(_1206_);
  assign _1416_ = \master_inst.genblk3.read_fifo_inst.mem[14] [6] & ~(_1208_);
  assign _1417_ = _1416_ | _1415_;
  assign _1418_ = \master_inst.genblk3.read_fifo_inst.mem[13] [6] & ~(_1211_);
  assign _1419_ = \master_inst.genblk3.read_fifo_inst.mem[12] [6] & ~(_1213_);
  assign _1420_ = _1419_ | _1418_;
  assign _1421_ = _1420_ | _1417_;
  assign _1422_ = \master_inst.genblk3.read_fifo_inst.mem[11] [6] & ~(_1217_);
  assign _1423_ = \master_inst.genblk3.read_fifo_inst.mem[10] [6] & ~(_1218_);
  assign _1424_ = _1423_ | _1422_;
  assign _1425_ = \master_inst.genblk3.read_fifo_inst.mem[9] [6] & ~(_1220_);
  assign _1426_ = \master_inst.genblk3.read_fifo_inst.mem[8] [6] & ~(_1221_);
  assign _1427_ = _1426_ | _1425_;
  assign _1428_ = _1427_ | _1424_;
  assign _1429_ = _1428_ | _1421_;
  assign _1430_ = \master_inst.genblk3.read_fifo_inst.mem[7] [6] & ~(_1226_);
  assign _1431_ = \master_inst.genblk3.read_fifo_inst.mem[6] [6] & ~(_1227_);
  assign _1432_ = _1431_ | _1430_;
  assign _1433_ = \master_inst.genblk3.read_fifo_inst.mem[5] [6] & ~(_1229_);
  assign _1434_ = \master_inst.genblk3.read_fifo_inst.mem[4] [6] & ~(_1230_);
  assign _1435_ = _1434_ | _1433_;
  assign _1436_ = _1435_ | _1432_;
  assign _1437_ = \master_inst.genblk3.read_fifo_inst.mem[3] [6] & ~(_1235_);
  assign _1438_ = \master_inst.genblk3.read_fifo_inst.mem[2] [6] & ~(_1236_);
  assign _1439_ = _1438_ | _1437_;
  assign _1440_ = \master_inst.genblk3.read_fifo_inst.mem[1] [6] & ~(_1234_);
  assign _1441_ = _1440_ | _1439_;
  assign _1442_ = _1441_ | _1436_;
  assign _1443_ = _1442_ | _1429_;
  assign _1508_[6] = _1240_ ? \master_inst.genblk3.read_fifo_inst.mem[0] [6] : _1443_;
  assign _1444_ = \master_inst.genblk3.read_fifo_inst.mem[15] [7] & ~(_1206_);
  assign _1445_ = \master_inst.genblk3.read_fifo_inst.mem[14] [7] & ~(_1208_);
  assign _1446_ = _1445_ | _1444_;
  assign _1447_ = \master_inst.genblk3.read_fifo_inst.mem[13] [7] & ~(_1211_);
  assign _1448_ = \master_inst.genblk3.read_fifo_inst.mem[12] [7] & ~(_1213_);
  assign _1449_ = _1448_ | _1447_;
  assign _1450_ = _1449_ | _1446_;
  assign _1451_ = \master_inst.genblk3.read_fifo_inst.mem[11] [7] & ~(_1217_);
  assign _1452_ = \master_inst.genblk3.read_fifo_inst.mem[10] [7] & ~(_1218_);
  assign _1453_ = _1452_ | _1451_;
  assign _1454_ = \master_inst.genblk3.read_fifo_inst.mem[9] [7] & ~(_1220_);
  assign _1455_ = \master_inst.genblk3.read_fifo_inst.mem[8] [7] & ~(_1221_);
  assign _1456_ = _1455_ | _1454_;
  assign _1457_ = _1456_ | _1453_;
  assign _1458_ = _1457_ | _1450_;
  assign _1459_ = \master_inst.genblk3.read_fifo_inst.mem[7] [7] & ~(_1226_);
  assign _1460_ = \master_inst.genblk3.read_fifo_inst.mem[6] [7] & ~(_1227_);
  assign _1461_ = _1460_ | _1459_;
  assign _1462_ = \master_inst.genblk3.read_fifo_inst.mem[5] [7] & ~(_1229_);
  assign _1463_ = \master_inst.genblk3.read_fifo_inst.mem[4] [7] & ~(_1230_);
  assign _1464_ = _1463_ | _1462_;
  assign _1465_ = _1464_ | _1461_;
  assign _1466_ = \master_inst.genblk3.read_fifo_inst.mem[3] [7] & ~(_1235_);
  assign _1467_ = \master_inst.genblk3.read_fifo_inst.mem[2] [7] & ~(_1236_);
  assign _1468_ = _1467_ | _1466_;
  assign _1469_ = \master_inst.genblk3.read_fifo_inst.mem[1] [7] & ~(_1234_);
  assign _1470_ = _1469_ | _1468_;
  assign _1471_ = _1470_ | _1465_;
  assign _1472_ = _1471_ | _1458_;
  assign _1508_[7] = _1240_ ? \master_inst.genblk3.read_fifo_inst.mem[0] [7] : _1472_;
  assign _1473_ = \master_inst.genblk3.read_fifo_inst.mem[15] [8] & ~(_1206_);
  assign _1474_ = \master_inst.genblk3.read_fifo_inst.mem[14] [8] & ~(_1208_);
  assign _1475_ = _1474_ | _1473_;
  assign _1476_ = \master_inst.genblk3.read_fifo_inst.mem[13] [8] & ~(_1211_);
  assign _1477_ = \master_inst.genblk3.read_fifo_inst.mem[12] [8] & ~(_1213_);
  assign _1478_ = _1477_ | _1476_;
  assign _1479_ = _1478_ | _1475_;
  assign _1480_ = \master_inst.genblk3.read_fifo_inst.mem[11] [8] & ~(_1217_);
  assign _1481_ = \master_inst.genblk3.read_fifo_inst.mem[10] [8] & ~(_1218_);
  assign _1482_ = _1481_ | _1480_;
  assign _1483_ = \master_inst.genblk3.read_fifo_inst.mem[9] [8] & ~(_1220_);
  assign _1484_ = \master_inst.genblk3.read_fifo_inst.mem[8] [8] & ~(_1221_);
  assign _1485_ = _1484_ | _1483_;
  assign _1486_ = _1485_ | _1482_;
  assign _1487_ = _1486_ | _1479_;
  assign _1488_ = \master_inst.genblk3.read_fifo_inst.mem[7] [8] & ~(_1226_);
  assign _1489_ = \master_inst.genblk3.read_fifo_inst.mem[6] [8] & ~(_1227_);
  assign _1490_ = _1489_ | _1488_;
  assign _1491_ = \master_inst.genblk3.read_fifo_inst.mem[5] [8] & ~(_1229_);
  assign _1492_ = \master_inst.genblk3.read_fifo_inst.mem[4] [8] & ~(_1230_);
  assign _1493_ = _1492_ | _1491_;
  assign _1494_ = _1493_ | _1490_;
  assign _1495_ = \master_inst.genblk3.read_fifo_inst.mem[3] [8] & ~(_1235_);
  assign _1496_ = \master_inst.genblk3.read_fifo_inst.mem[2] [8] & ~(_1236_);
  assign _1497_ = _1496_ | _1495_;
  assign _1498_ = \master_inst.genblk3.read_fifo_inst.mem[1] [8] & ~(_1234_);
  assign _1499_ = _1498_ | _1497_;
  assign _1500_ = _1499_ | _1494_;
  assign _1501_ = _1500_ | _1487_;
  assign _1508_[8] = _1240_ ? \master_inst.genblk3.read_fifo_inst.mem[0] [8] : _1501_;
  assign _1131_[1] = \master_inst.genblk3.read_fifo_inst.m_axis_tvalid_pipe_reg [0] & ~(_1162_);
  assign _1507_[1] = ~(_1210_ & _1207_);
  assign _1507_[2] = ~(_1204_ ^ \master_inst.genblk3.read_fifo_inst.rd_ptr_reg [2]);
  assign _1502_ = \master_inst.genblk3.read_fifo_inst.rd_ptr_reg [2] & ~(_1204_);
  assign _1507_[3] = _1502_ ^ \master_inst.genblk3.read_fifo_inst.rd_ptr_reg [3];
  assign _1507_[4] = ~(_1206_ ^ \master_inst.genblk3.read_fifo_inst.rd_ptr_reg [4]);
  assign _1505_[1] = ~(_1171_ & _1168_);
  assign _1505_[2] = ~(_1174_ ^ \master_inst.genblk3.read_fifo_inst.wr_ptr_reg [2]);
  assign _1503_ = \master_inst.genblk3.read_fifo_inst.wr_ptr_reg [2] & ~(_1174_);
  assign _1505_[3] = _1503_ ^ \master_inst.genblk3.read_fifo_inst.wr_ptr_reg [3];
  assign _1505_[4] = ~(_1202_ ^ \master_inst.genblk3.read_fifo_inst.wr_ptr_reg [4]);
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1135_) \master_inst.genblk3.read_fifo_inst.mem[14] [0] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [0];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1135_) \master_inst.genblk3.read_fifo_inst.mem[14] [1] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [1];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1135_) \master_inst.genblk3.read_fifo_inst.mem[14] [2] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [2];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1135_) \master_inst.genblk3.read_fifo_inst.mem[14] [3] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [3];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1135_) \master_inst.genblk3.read_fifo_inst.mem[14] [4] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [4];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1135_) \master_inst.genblk3.read_fifo_inst.mem[14] [5] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [5];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1135_) \master_inst.genblk3.read_fifo_inst.mem[14] [6] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [6];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1135_) \master_inst.genblk3.read_fifo_inst.mem[14] [7] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [7];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1135_) \master_inst.genblk3.read_fifo_inst.mem[14] [8] <= \master_inst.genblk3.read_fifo_inst.s_axis_tlast ;
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1136_) \master_inst.genblk3.read_fifo_inst.mem[13] [0] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [0];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1136_) \master_inst.genblk3.read_fifo_inst.mem[13] [1] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [1];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1136_) \master_inst.genblk3.read_fifo_inst.mem[13] [2] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [2];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1136_) \master_inst.genblk3.read_fifo_inst.mem[13] [3] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [3];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1136_) \master_inst.genblk3.read_fifo_inst.mem[13] [4] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [4];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1136_) \master_inst.genblk3.read_fifo_inst.mem[13] [5] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [5];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1136_) \master_inst.genblk3.read_fifo_inst.mem[13] [6] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [6];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1136_) \master_inst.genblk3.read_fifo_inst.mem[13] [7] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [7];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1136_) \master_inst.genblk3.read_fifo_inst.mem[13] [8] <= \master_inst.genblk3.read_fifo_inst.s_axis_tlast ;
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1137_) \master_inst.genblk3.read_fifo_inst.mem[12] [0] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [0];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1137_) \master_inst.genblk3.read_fifo_inst.mem[12] [1] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [1];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1137_) \master_inst.genblk3.read_fifo_inst.mem[12] [2] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [2];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1137_) \master_inst.genblk3.read_fifo_inst.mem[12] [3] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [3];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1137_) \master_inst.genblk3.read_fifo_inst.mem[12] [4] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [4];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1137_) \master_inst.genblk3.read_fifo_inst.mem[12] [5] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [5];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1137_) \master_inst.genblk3.read_fifo_inst.mem[12] [6] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [6];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1137_) \master_inst.genblk3.read_fifo_inst.mem[12] [7] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [7];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1137_) \master_inst.genblk3.read_fifo_inst.mem[12] [8] <= \master_inst.genblk3.read_fifo_inst.s_axis_tlast ;
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1138_) \master_inst.genblk3.read_fifo_inst.mem[11] [0] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [0];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1138_) \master_inst.genblk3.read_fifo_inst.mem[11] [1] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [1];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1138_) \master_inst.genblk3.read_fifo_inst.mem[11] [2] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [2];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1138_) \master_inst.genblk3.read_fifo_inst.mem[11] [3] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [3];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1138_) \master_inst.genblk3.read_fifo_inst.mem[11] [4] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [4];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1138_) \master_inst.genblk3.read_fifo_inst.mem[11] [5] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [5];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1138_) \master_inst.genblk3.read_fifo_inst.mem[11] [6] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [6];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1138_) \master_inst.genblk3.read_fifo_inst.mem[11] [7] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [7];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1138_) \master_inst.genblk3.read_fifo_inst.mem[11] [8] <= \master_inst.genblk3.read_fifo_inst.s_axis_tlast ;
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1139_) \master_inst.genblk3.read_fifo_inst.mem[10] [0] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [0];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1139_) \master_inst.genblk3.read_fifo_inst.mem[10] [1] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [1];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1139_) \master_inst.genblk3.read_fifo_inst.mem[10] [2] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [2];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1139_) \master_inst.genblk3.read_fifo_inst.mem[10] [3] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [3];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1139_) \master_inst.genblk3.read_fifo_inst.mem[10] [4] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [4];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1139_) \master_inst.genblk3.read_fifo_inst.mem[10] [5] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [5];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1139_) \master_inst.genblk3.read_fifo_inst.mem[10] [6] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [6];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1139_) \master_inst.genblk3.read_fifo_inst.mem[10] [7] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [7];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1139_) \master_inst.genblk3.read_fifo_inst.mem[10] [8] <= \master_inst.genblk3.read_fifo_inst.s_axis_tlast ;
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1140_) \master_inst.genblk3.read_fifo_inst.mem[9] [0] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [0];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1140_) \master_inst.genblk3.read_fifo_inst.mem[9] [1] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [1];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1140_) \master_inst.genblk3.read_fifo_inst.mem[9] [2] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [2];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1140_) \master_inst.genblk3.read_fifo_inst.mem[9] [3] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [3];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1140_) \master_inst.genblk3.read_fifo_inst.mem[9] [4] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [4];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1140_) \master_inst.genblk3.read_fifo_inst.mem[9] [5] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [5];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1140_) \master_inst.genblk3.read_fifo_inst.mem[9] [6] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [6];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1140_) \master_inst.genblk3.read_fifo_inst.mem[9] [7] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [7];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1140_) \master_inst.genblk3.read_fifo_inst.mem[9] [8] <= \master_inst.genblk3.read_fifo_inst.s_axis_tlast ;
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1141_) \master_inst.genblk3.read_fifo_inst.mem[8] [0] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [0];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1141_) \master_inst.genblk3.read_fifo_inst.mem[8] [1] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [1];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1141_) \master_inst.genblk3.read_fifo_inst.mem[8] [2] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [2];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1141_) \master_inst.genblk3.read_fifo_inst.mem[8] [3] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [3];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1141_) \master_inst.genblk3.read_fifo_inst.mem[8] [4] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [4];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1141_) \master_inst.genblk3.read_fifo_inst.mem[8] [5] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [5];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1141_) \master_inst.genblk3.read_fifo_inst.mem[8] [6] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [6];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1141_) \master_inst.genblk3.read_fifo_inst.mem[8] [7] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [7];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1141_) \master_inst.genblk3.read_fifo_inst.mem[8] [8] <= \master_inst.genblk3.read_fifo_inst.s_axis_tlast ;
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1142_) \master_inst.genblk3.read_fifo_inst.mem[7] [0] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [0];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1142_) \master_inst.genblk3.read_fifo_inst.mem[7] [1] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [1];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1142_) \master_inst.genblk3.read_fifo_inst.mem[7] [2] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [2];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1142_) \master_inst.genblk3.read_fifo_inst.mem[7] [3] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [3];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1142_) \master_inst.genblk3.read_fifo_inst.mem[7] [4] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [4];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1142_) \master_inst.genblk3.read_fifo_inst.mem[7] [5] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [5];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1142_) \master_inst.genblk3.read_fifo_inst.mem[7] [6] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [6];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1142_) \master_inst.genblk3.read_fifo_inst.mem[7] [7] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [7];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1142_) \master_inst.genblk3.read_fifo_inst.mem[7] [8] <= \master_inst.genblk3.read_fifo_inst.s_axis_tlast ;
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1143_) \master_inst.genblk3.read_fifo_inst.mem[6] [0] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [0];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1143_) \master_inst.genblk3.read_fifo_inst.mem[6] [1] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [1];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1143_) \master_inst.genblk3.read_fifo_inst.mem[6] [2] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [2];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1143_) \master_inst.genblk3.read_fifo_inst.mem[6] [3] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [3];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1143_) \master_inst.genblk3.read_fifo_inst.mem[6] [4] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [4];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1143_) \master_inst.genblk3.read_fifo_inst.mem[6] [5] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [5];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1143_) \master_inst.genblk3.read_fifo_inst.mem[6] [6] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [6];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1143_) \master_inst.genblk3.read_fifo_inst.mem[6] [7] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [7];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1143_) \master_inst.genblk3.read_fifo_inst.mem[6] [8] <= \master_inst.genblk3.read_fifo_inst.s_axis_tlast ;
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1144_) \master_inst.genblk3.read_fifo_inst.mem[5] [0] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [0];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1144_) \master_inst.genblk3.read_fifo_inst.mem[5] [1] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [1];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1144_) \master_inst.genblk3.read_fifo_inst.mem[5] [2] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [2];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1144_) \master_inst.genblk3.read_fifo_inst.mem[5] [3] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [3];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1144_) \master_inst.genblk3.read_fifo_inst.mem[5] [4] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [4];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1144_) \master_inst.genblk3.read_fifo_inst.mem[5] [5] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [5];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1144_) \master_inst.genblk3.read_fifo_inst.mem[5] [6] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [6];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1144_) \master_inst.genblk3.read_fifo_inst.mem[5] [7] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [7];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1144_) \master_inst.genblk3.read_fifo_inst.mem[5] [8] <= \master_inst.genblk3.read_fifo_inst.s_axis_tlast ;
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1145_) \master_inst.genblk3.read_fifo_inst.mem[4] [0] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [0];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1145_) \master_inst.genblk3.read_fifo_inst.mem[4] [1] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [1];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1145_) \master_inst.genblk3.read_fifo_inst.mem[4] [2] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [2];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1145_) \master_inst.genblk3.read_fifo_inst.mem[4] [3] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [3];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1145_) \master_inst.genblk3.read_fifo_inst.mem[4] [4] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [4];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1145_) \master_inst.genblk3.read_fifo_inst.mem[4] [5] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [5];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1145_) \master_inst.genblk3.read_fifo_inst.mem[4] [6] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [6];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1145_) \master_inst.genblk3.read_fifo_inst.mem[4] [7] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [7];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1145_) \master_inst.genblk3.read_fifo_inst.mem[4] [8] <= \master_inst.genblk3.read_fifo_inst.s_axis_tlast ;
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1146_) \master_inst.genblk3.read_fifo_inst.mem[3] [0] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [0];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1146_) \master_inst.genblk3.read_fifo_inst.mem[3] [1] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [1];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1146_) \master_inst.genblk3.read_fifo_inst.mem[3] [2] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [2];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1146_) \master_inst.genblk3.read_fifo_inst.mem[3] [3] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [3];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1146_) \master_inst.genblk3.read_fifo_inst.mem[3] [4] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [4];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1146_) \master_inst.genblk3.read_fifo_inst.mem[3] [5] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [5];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1146_) \master_inst.genblk3.read_fifo_inst.mem[3] [6] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [6];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1146_) \master_inst.genblk3.read_fifo_inst.mem[3] [7] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [7];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1146_) \master_inst.genblk3.read_fifo_inst.mem[3] [8] <= \master_inst.genblk3.read_fifo_inst.s_axis_tlast ;
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1147_) \master_inst.genblk3.read_fifo_inst.mem[2] [0] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [0];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1147_) \master_inst.genblk3.read_fifo_inst.mem[2] [1] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [1];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1147_) \master_inst.genblk3.read_fifo_inst.mem[2] [2] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [2];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1147_) \master_inst.genblk3.read_fifo_inst.mem[2] [3] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [3];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1147_) \master_inst.genblk3.read_fifo_inst.mem[2] [4] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [4];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1147_) \master_inst.genblk3.read_fifo_inst.mem[2] [5] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [5];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1147_) \master_inst.genblk3.read_fifo_inst.mem[2] [6] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [6];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1147_) \master_inst.genblk3.read_fifo_inst.mem[2] [7] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [7];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1147_) \master_inst.genblk3.read_fifo_inst.mem[2] [8] <= \master_inst.genblk3.read_fifo_inst.s_axis_tlast ;
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1148_) \master_inst.genblk3.read_fifo_inst.mem[1] [0] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [0];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1148_) \master_inst.genblk3.read_fifo_inst.mem[1] [1] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [1];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1148_) \master_inst.genblk3.read_fifo_inst.mem[1] [2] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [2];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1148_) \master_inst.genblk3.read_fifo_inst.mem[1] [3] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [3];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1148_) \master_inst.genblk3.read_fifo_inst.mem[1] [4] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [4];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1148_) \master_inst.genblk3.read_fifo_inst.mem[1] [5] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [5];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1148_) \master_inst.genblk3.read_fifo_inst.mem[1] [6] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [6];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1148_) \master_inst.genblk3.read_fifo_inst.mem[1] [7] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [7];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1148_) \master_inst.genblk3.read_fifo_inst.mem[1] [8] <= \master_inst.genblk3.read_fifo_inst.s_axis_tlast ;
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1149_) \master_inst.genblk3.read_fifo_inst.mem[0] [0] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [0];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1149_) \master_inst.genblk3.read_fifo_inst.mem[0] [1] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [1];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1149_) \master_inst.genblk3.read_fifo_inst.mem[0] [2] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [2];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1149_) \master_inst.genblk3.read_fifo_inst.mem[0] [3] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [3];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1149_) \master_inst.genblk3.read_fifo_inst.mem[0] [4] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [4];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1149_) \master_inst.genblk3.read_fifo_inst.mem[0] [5] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [5];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1149_) \master_inst.genblk3.read_fifo_inst.mem[0] [6] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [6];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1149_) \master_inst.genblk3.read_fifo_inst.mem[0] [7] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [7];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1149_) \master_inst.genblk3.read_fifo_inst.mem[0] [8] <= \master_inst.genblk3.read_fifo_inst.s_axis_tlast ;
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk , posedge \master_inst.genblk3.read_fifo_inst.rst )
    if (\master_inst.genblk3.read_fifo_inst.rst ) \master_inst.genblk3.read_fifo_inst.wr_ptr_reg [0] <= 1'h0;
    else if (_1151_) \master_inst.genblk3.read_fifo_inst.wr_ptr_reg [0] <= _1504_[0];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk , posedge \master_inst.genblk3.read_fifo_inst.rst )
    if (\master_inst.genblk3.read_fifo_inst.rst ) \master_inst.genblk3.read_fifo_inst.wr_ptr_reg [1] <= 1'h0;
    else if (_1151_) \master_inst.genblk3.read_fifo_inst.wr_ptr_reg [1] <= _1505_[1];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk , posedge \master_inst.genblk3.read_fifo_inst.rst )
    if (\master_inst.genblk3.read_fifo_inst.rst ) \master_inst.genblk3.read_fifo_inst.wr_ptr_reg [2] <= 1'h0;
    else if (_1151_) \master_inst.genblk3.read_fifo_inst.wr_ptr_reg [2] <= _1505_[2];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk , posedge \master_inst.genblk3.read_fifo_inst.rst )
    if (\master_inst.genblk3.read_fifo_inst.rst ) \master_inst.genblk3.read_fifo_inst.wr_ptr_reg [3] <= 1'h0;
    else if (_1151_) \master_inst.genblk3.read_fifo_inst.wr_ptr_reg [3] <= _1505_[3];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk , posedge \master_inst.genblk3.read_fifo_inst.rst )
    if (\master_inst.genblk3.read_fifo_inst.rst ) \master_inst.genblk3.read_fifo_inst.wr_ptr_reg [4] <= 1'h0;
    else if (_1151_) \master_inst.genblk3.read_fifo_inst.wr_ptr_reg [4] <= _1505_[4];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk , posedge \master_inst.genblk3.read_fifo_inst.rst )
    if (\master_inst.genblk3.read_fifo_inst.rst ) \master_inst.genblk3.read_fifo_inst.m_axis_pipe_reg[1] [0] <= 1'h0;
    else if (!_1162_) \master_inst.genblk3.read_fifo_inst.m_axis_pipe_reg[1] [0] <= \master_inst.genblk3.read_fifo_inst.m_axis_pipe_reg[0] [0];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk , posedge \master_inst.genblk3.read_fifo_inst.rst )
    if (\master_inst.genblk3.read_fifo_inst.rst ) \master_inst.genblk3.read_fifo_inst.m_axis_pipe_reg[1] [1] <= 1'h0;
    else if (!_1162_) \master_inst.genblk3.read_fifo_inst.m_axis_pipe_reg[1] [1] <= \master_inst.genblk3.read_fifo_inst.m_axis_pipe_reg[0] [1];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk , posedge \master_inst.genblk3.read_fifo_inst.rst )
    if (\master_inst.genblk3.read_fifo_inst.rst ) \master_inst.genblk3.read_fifo_inst.m_axis_pipe_reg[1] [2] <= 1'h0;
    else if (!_1162_) \master_inst.genblk3.read_fifo_inst.m_axis_pipe_reg[1] [2] <= \master_inst.genblk3.read_fifo_inst.m_axis_pipe_reg[0] [2];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk , posedge \master_inst.genblk3.read_fifo_inst.rst )
    if (\master_inst.genblk3.read_fifo_inst.rst ) \master_inst.genblk3.read_fifo_inst.m_axis_pipe_reg[1] [3] <= 1'h0;
    else if (!_1162_) \master_inst.genblk3.read_fifo_inst.m_axis_pipe_reg[1] [3] <= \master_inst.genblk3.read_fifo_inst.m_axis_pipe_reg[0] [3];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk , posedge \master_inst.genblk3.read_fifo_inst.rst )
    if (\master_inst.genblk3.read_fifo_inst.rst ) \master_inst.genblk3.read_fifo_inst.m_axis_pipe_reg[1] [4] <= 1'h0;
    else if (!_1162_) \master_inst.genblk3.read_fifo_inst.m_axis_pipe_reg[1] [4] <= \master_inst.genblk3.read_fifo_inst.m_axis_pipe_reg[0] [4];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk , posedge \master_inst.genblk3.read_fifo_inst.rst )
    if (\master_inst.genblk3.read_fifo_inst.rst ) \master_inst.genblk3.read_fifo_inst.m_axis_pipe_reg[1] [5] <= 1'h0;
    else if (!_1162_) \master_inst.genblk3.read_fifo_inst.m_axis_pipe_reg[1] [5] <= \master_inst.genblk3.read_fifo_inst.m_axis_pipe_reg[0] [5];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk , posedge \master_inst.genblk3.read_fifo_inst.rst )
    if (\master_inst.genblk3.read_fifo_inst.rst ) \master_inst.genblk3.read_fifo_inst.m_axis_pipe_reg[1] [6] <= 1'h0;
    else if (!_1162_) \master_inst.genblk3.read_fifo_inst.m_axis_pipe_reg[1] [6] <= \master_inst.genblk3.read_fifo_inst.m_axis_pipe_reg[0] [6];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk , posedge \master_inst.genblk3.read_fifo_inst.rst )
    if (\master_inst.genblk3.read_fifo_inst.rst ) \master_inst.genblk3.read_fifo_inst.m_axis_pipe_reg[1] [7] <= 1'h0;
    else if (!_1162_) \master_inst.genblk3.read_fifo_inst.m_axis_pipe_reg[1] [7] <= \master_inst.genblk3.read_fifo_inst.m_axis_pipe_reg[0] [7];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk , posedge \master_inst.genblk3.read_fifo_inst.rst )
    if (\master_inst.genblk3.read_fifo_inst.rst ) \master_inst.genblk3.read_fifo_inst.m_axis_pipe_reg[1] [8] <= 1'h0;
    else if (!_1162_) \master_inst.genblk3.read_fifo_inst.m_axis_pipe_reg[1] [8] <= \master_inst.genblk3.read_fifo_inst.m_axis_pipe_reg[0] [8];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1150_) \master_inst.genblk3.read_fifo_inst.m_axis_pipe_reg[0] [0] <= _1508_[0];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1150_) \master_inst.genblk3.read_fifo_inst.m_axis_pipe_reg[0] [1] <= _1508_[1];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1150_) \master_inst.genblk3.read_fifo_inst.m_axis_pipe_reg[0] [2] <= _1508_[2];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1150_) \master_inst.genblk3.read_fifo_inst.m_axis_pipe_reg[0] [3] <= _1508_[3];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1150_) \master_inst.genblk3.read_fifo_inst.m_axis_pipe_reg[0] [4] <= _1508_[4];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1150_) \master_inst.genblk3.read_fifo_inst.m_axis_pipe_reg[0] [5] <= _1508_[5];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1150_) \master_inst.genblk3.read_fifo_inst.m_axis_pipe_reg[0] [6] <= _1508_[6];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1150_) \master_inst.genblk3.read_fifo_inst.m_axis_pipe_reg[0] [7] <= _1508_[7];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1150_) \master_inst.genblk3.read_fifo_inst.m_axis_pipe_reg[0] [8] <= _1508_[8];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk , posedge \master_inst.genblk3.read_fifo_inst.rst )
    if (\master_inst.genblk3.read_fifo_inst.rst ) \master_inst.genblk3.read_fifo_inst.m_axis_tvalid_pipe_reg [1] <= 1'h0;
    else if (_1132_) \master_inst.genblk3.read_fifo_inst.m_axis_tvalid_pipe_reg [1] <= _1131_[1];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk , posedge \master_inst.genblk3.read_fifo_inst.rst )
    if (\master_inst.genblk3.read_fifo_inst.rst ) \master_inst.genblk3.read_fifo_inst.rd_ptr_reg [0] <= 1'h0;
    else if (_1131_[0]) \master_inst.genblk3.read_fifo_inst.rd_ptr_reg [0] <= _1506_[0];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk , posedge \master_inst.genblk3.read_fifo_inst.rst )
    if (\master_inst.genblk3.read_fifo_inst.rst ) \master_inst.genblk3.read_fifo_inst.rd_ptr_reg [1] <= 1'h0;
    else if (_1131_[0]) \master_inst.genblk3.read_fifo_inst.rd_ptr_reg [1] <= _1507_[1];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk , posedge \master_inst.genblk3.read_fifo_inst.rst )
    if (\master_inst.genblk3.read_fifo_inst.rst ) \master_inst.genblk3.read_fifo_inst.rd_ptr_reg [2] <= 1'h0;
    else if (_1131_[0]) \master_inst.genblk3.read_fifo_inst.rd_ptr_reg [2] <= _1507_[2];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk , posedge \master_inst.genblk3.read_fifo_inst.rst )
    if (\master_inst.genblk3.read_fifo_inst.rst ) \master_inst.genblk3.read_fifo_inst.rd_ptr_reg [3] <= 1'h0;
    else if (_1131_[0]) \master_inst.genblk3.read_fifo_inst.rd_ptr_reg [3] <= _1507_[3];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk , posedge \master_inst.genblk3.read_fifo_inst.rst )
    if (\master_inst.genblk3.read_fifo_inst.rst ) \master_inst.genblk3.read_fifo_inst.rd_ptr_reg [4] <= 1'h0;
    else if (_1131_[0]) \master_inst.genblk3.read_fifo_inst.rd_ptr_reg [4] <= _1507_[4];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1134_) \master_inst.genblk3.read_fifo_inst.mem[15] [0] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [0];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1134_) \master_inst.genblk3.read_fifo_inst.mem[15] [1] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [1];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1134_) \master_inst.genblk3.read_fifo_inst.mem[15] [2] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [2];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1134_) \master_inst.genblk3.read_fifo_inst.mem[15] [3] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [3];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1134_) \master_inst.genblk3.read_fifo_inst.mem[15] [4] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [4];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1134_) \master_inst.genblk3.read_fifo_inst.mem[15] [5] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [5];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1134_) \master_inst.genblk3.read_fifo_inst.mem[15] [6] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [6];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1134_) \master_inst.genblk3.read_fifo_inst.mem[15] [7] <= \master_inst.genblk3.read_fifo_inst.s_axis_tdata [7];
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk )
    if (_1134_) \master_inst.genblk3.read_fifo_inst.mem[15] [8] <= \master_inst.genblk3.read_fifo_inst.s_axis_tlast ;
  always @(posedge \master_inst.genblk3.read_fifo_inst.clk , posedge \master_inst.genblk3.read_fifo_inst.rst )
    if (\master_inst.genblk3.read_fifo_inst.rst ) \master_inst.genblk3.read_fifo_inst.m_axis_tvalid_pipe_reg [0] <= 1'h0;
    else if (_1133_) \master_inst.genblk3.read_fifo_inst.m_axis_tvalid_pipe_reg [0] <= _1131_[0];
  assign _1528_ = ~\master_inst.i2c_master_inst.delay_sda_reg ;
  assign _1529_ = ~(\master_inst.i2c_master_inst.delay_reg [15] | \master_inst.i2c_master_inst.delay_reg [14]);
  assign _1530_ = \master_inst.i2c_master_inst.delay_reg [13] | \master_inst.i2c_master_inst.delay_reg [12];
  assign _1531_ = _1529_ & ~(_1530_);
  assign _1532_ = ~(\master_inst.i2c_master_inst.delay_reg [11] | \master_inst.i2c_master_inst.delay_reg [10]);
  assign _1533_ = \master_inst.i2c_master_inst.delay_reg [9] | \master_inst.i2c_master_inst.delay_reg [8];
  assign _1534_ = _1533_ | ~(_1532_);
  assign _1535_ = _1531_ & ~(_1534_);
  assign _1536_ = ~(\master_inst.i2c_master_inst.delay_reg [7] | \master_inst.i2c_master_inst.delay_reg [6]);
  assign _1537_ = ~(\master_inst.i2c_master_inst.delay_reg [5] | \master_inst.i2c_master_inst.delay_reg [4]);
  assign _1538_ = _1537_ & _1536_;
  assign _1539_ = ~(\master_inst.i2c_master_inst.delay_reg [3] | \master_inst.i2c_master_inst.delay_reg [2]);
  assign _1540_ = ~(\master_inst.i2c_master_inst.delay_reg [1] | \master_inst.i2c_master_inst.delay_reg [0]);
  assign _1541_ = _1540_ & _1539_;
  assign _1542_ = _1541_ & _1538_;
  assign _1543_ = ~(_1542_ & _1535_);
  assign _1544_ = _1543_ | \master_inst.i2c_master_inst.delay_reg [16];
  assign _1545_ = _1528_ & ~(_1544_);
  assign _1525_ = _1545_ & ~(\master_inst.i2c_master_inst.delay_scl_reg );
  assign _1546_ = ~\master_inst.i2c_master_inst.delay_scl_reg ;
  assign _1547_ = \master_inst.i2c_master_inst.phy_state_reg [1] & ~(\master_inst.i2c_master_inst.phy_state_reg [0]);
  assign _1548_ = \master_inst.i2c_master_inst.phy_state_reg [3] & ~(\master_inst.i2c_master_inst.phy_state_reg [2]);
  assign _1549_ = _1548_ & _1547_;
  assign _1550_ = ~(_1549_ & _1546_);
  assign _1524_ = _1545_ & ~(_1550_);
  assign _1551_ = \master_inst.i2c_master_inst.state_reg [0] & \master_inst.i2c_master_inst.state_reg [1];
  assign _1552_ = \master_inst.i2c_master_inst.state_reg [3] | ~(\master_inst.i2c_master_inst.state_reg [2]);
  assign _1553_ = _1551_ & ~(_1552_);
  assign _1554_ = \master_inst.i2c_master_inst.state_reg [0] | ~(\master_inst.i2c_master_inst.state_reg [1]);
  assign _1555_ = ~(_1554_ | _1552_);
  assign _1556_ = ~(_1555_ | _1553_);
  assign _1557_ = \master_inst.i2c_master_inst.state_reg [2] | ~(\master_inst.i2c_master_inst.state_reg [3]);
  assign _1558_ = ~(_1557_ | _1554_);
  assign _1559_ = \master_inst.i2c_master_inst.state_reg [2] | \master_inst.i2c_master_inst.state_reg [3];
  assign _1560_ = ~(_1559_ | _1554_);
  assign _1561_ = ~(_1560_ | _1558_);
  assign _1562_ = _1561_ & _1556_;
  assign _1563_ = \master_inst.i2c_master_inst.s_axis_cmd_ready_reg  & \master_inst.i2c_master_inst.s_axis_cmd_valid ;
  assign _1564_ = _1560_ & ~(_1563_);
  assign _1565_ = _1564_ | _1562_;
  assign _1566_ = \master_inst.i2c_master_inst.s_axis_data_tvalid  & \master_inst.i2c_master_inst.s_axis_data_tready_reg ;
  assign _1567_ = _1553_ & ~(_1566_);
  assign _1568_ = _1555_ & ~(\master_inst.i2c_master_inst.mode_read_reg );
  assign _1569_ = ~(_1568_ | _1567_);
  assign _1570_ = _1569_ & ~(_1565_);
  assign _1571_ = ~(\master_inst.i2c_master_inst.s_axis_cmd_write_multiple  | \master_inst.i2c_master_inst.s_axis_cmd_write );
  assign _1572_ = _1571_ ^ \master_inst.i2c_master_inst.s_axis_cmd_read ;
  assign _1573_ = _1563_ & ~(_1572_);
  assign _1574_ = \master_inst.i2c_master_inst.s_axis_cmd_address [0] ^ \master_inst.i2c_master_inst.addr_reg [0];
  assign _1575_ = \master_inst.i2c_master_inst.s_axis_cmd_address [1] ^ \master_inst.i2c_master_inst.addr_reg [1];
  assign _1576_ = _1575_ | _1574_;
  assign _1577_ = \master_inst.i2c_master_inst.s_axis_cmd_address [2] ^ \master_inst.i2c_master_inst.addr_reg [2];
  assign _1578_ = \master_inst.i2c_master_inst.s_axis_cmd_address [3] ^ \master_inst.i2c_master_inst.addr_reg [3];
  assign _1579_ = _1578_ | _1577_;
  assign _1580_ = _1579_ | _1576_;
  assign _1581_ = \master_inst.i2c_master_inst.s_axis_cmd_address [4] ^ \master_inst.i2c_master_inst.addr_reg [4];
  assign _1582_ = \master_inst.i2c_master_inst.s_axis_cmd_address [5] ^ \master_inst.i2c_master_inst.addr_reg [5];
  assign _1583_ = _1582_ | _1581_;
  assign _1584_ = \master_inst.i2c_master_inst.s_axis_cmd_address [6] ^ \master_inst.i2c_master_inst.addr_reg [6];
  assign _1585_ = _1584_ | _1583_;
  assign _1586_ = _1585_ | _1580_;
  assign _1587_ = _1586_ | \master_inst.i2c_master_inst.s_axis_cmd_start ;
  assign _1588_ = ~(_1587_ | \master_inst.i2c_master_inst.s_axis_cmd_write );
  assign _1589_ = _1588_ | ~(_1560_);
  assign _1590_ = _1573_ & ~(_1589_);
  assign _1591_ = ~_1560_;
  assign _1592_ = ~_1563_;
  assign _1593_ = _1572_ & ~(_1592_);
  assign _1594_ = _1593_ & ~(_1591_);
  assign _1595_ = _1594_ | _1590_;
  assign _1596_ = ~(\master_inst.i2c_master_inst.phy_state_reg [0] | \master_inst.i2c_master_inst.phy_state_reg [1]);
  assign _1597_ = \master_inst.i2c_master_inst.phy_state_reg [3] | \master_inst.i2c_master_inst.phy_state_reg [2];
  assign _1598_ = _1596_ & ~(_1597_);
  assign _1599_ = \master_inst.i2c_master_inst.phy_state_reg [0] & ~(\master_inst.i2c_master_inst.phy_state_reg [1]);
  assign _1600_ = _1599_ & ~(_1597_);
  assign _1527_ = ~(_1600_ | _1598_);
  assign _1601_ = _1527_ | _1595_;
  assign _1523_ = _1570_ & ~(_1601_);
  assign _1602_ = _1527_ | ~(_1553_);
  assign _1522_ = _1566_ & ~(_1602_);
  assign _1603_ = ~_1572_;
  assign _1604_ = _1603_ & ~(_1527_);
  assign _1605_ = \master_inst.i2c_master_inst.state_reg [0] | \master_inst.i2c_master_inst.state_reg [1];
  assign _1606_ = ~(_1605_ | _1559_);
  assign _1607_ = \master_inst.i2c_master_inst.state_reg [1] | ~(\master_inst.i2c_master_inst.state_reg [0]);
  assign _1608_ = ~(_1607_ | _1559_);
  assign _1609_ = ~(_1608_ | _1606_);
  assign _1610_ = _1609_ & ~(_1560_);
  assign _1611_ = _1610_ | _1592_;
  assign _1521_ = _1604_ & ~(_1611_);
  assign _1612_ = ~(_1605_ | _1552_);
  assign _1613_ = _1551_ & ~(_1559_);
  assign _1614_ = _1613_ & ~(\master_inst.i2c_master_inst.bus_active_reg );
  assign _1615_ = ~(_1614_ | _1612_);
  assign _1616_ = ~(_1587_ | \master_inst.i2c_master_inst.s_axis_cmd_read );
  assign _1617_ = _1608_ ? _1616_ : \master_inst.i2c_master_inst.bus_active_reg ;
  assign _1618_ = _1617_ | _1572_;
  assign _1619_ = ~(_1618_ | _1592_);
  assign _1620_ = _1619_ & ~(_1609_);
  assign _1621_ = _1615_ & ~(_1620_);
  assign _1622_ = _1613_ | _1612_;
  assign _1623_ = _1609_ & ~(_1622_);
  assign _1624_ = _1623_ | _1621_;
  assign _1625_ = ~(_1624_ | _1527_);
  assign _1626_ = _1625_ | _1544_;
  assign _1627_ = _1598_ & ~(_1626_);
  assign _1628_ = _1624_ | _1527_;
  assign _1629_ = _1551_ & ~(_1557_);
  assign _1630_ = \master_inst.i2c_master_inst.mode_write_multiple_reg  & ~(\master_inst.i2c_master_inst.last_reg );
  assign _1631_ = \master_inst.i2c_master_inst.mode_stop_reg  & ~(_1630_);
  assign _1632_ = ~(_1607_ | _1557_);
  assign _1633_ = ~(_1632_ & _1631_);
  assign _1634_ = _1633_ & ~(_1629_);
  assign _1635_ = ~(\master_inst.i2c_master_inst.stop_on_idle  & \master_inst.i2c_master_inst.s_axis_cmd_ready_reg );
  assign _1636_ = _1635_ | \master_inst.i2c_master_inst.s_axis_cmd_valid ;
  assign _1637_ = \master_inst.i2c_master_inst.s_axis_cmd_write  | \master_inst.i2c_master_inst.s_axis_cmd_read ;
  assign _1638_ = ~(_1637_ | \master_inst.i2c_master_inst.s_axis_cmd_write_multiple );
  assign _1639_ = ~(_1638_ & \master_inst.i2c_master_inst.s_axis_cmd_stop );
  assign _1640_ = _1639_ | ~(_1572_);
  assign _1641_ = _1563_ ? _1640_ : _1636_;
  assign _1642_ = _1608_ & ~(_1641_);
  assign _1643_ = _1634_ & ~(_1642_);
  assign _1644_ = ~_1608_;
  assign _1645_ = _1632_ | _1629_;
  assign _1646_ = _1644_ & ~(_1645_);
  assign _1647_ = _1646_ | _1643_;
  assign _1648_ = ~(_1647_ | _1527_);
  assign _1649_ = _1628_ & ~(_1648_);
  assign _1650_ = ~_1558_;
  assign _1651_ = ~\master_inst.i2c_master_inst.mode_stop_reg ;
  assign _1652_ = \master_inst.i2c_master_inst.bit_count_reg [3] | \master_inst.i2c_master_inst.bit_count_reg [2];
  assign _1653_ = \master_inst.i2c_master_inst.bit_count_reg [0] | \master_inst.i2c_master_inst.bit_count_reg [1];
  assign _1654_ = _1653_ | _1652_;
  assign _1655_ = _1654_ | _1651_;
  assign _1656_ = _1655_ | _1650_;
  assign _1657_ = ~(_1605_ | _1557_);
  assign _1658_ = _1657_ & _1654_;
  assign _1659_ = _1656_ & ~(_1658_);
  assign _1660_ = \master_inst.i2c_master_inst.bit_count_reg [2] | \master_inst.i2c_master_inst.bit_count_reg [1];
  assign _1661_ = _1660_ | \master_inst.i2c_master_inst.bit_count_reg [3];
  assign _1662_ = _1661_ | _1654_;
  assign _1663_ = ~(_1607_ | _1552_);
  assign _1664_ = ~_1663_;
  assign _1665_ = _1662_ & ~(_1664_);
  assign _1666_ = _1639_ & _1572_;
  assign _1667_ = _1563_ ? _1666_ : _1636_;
  assign _1668_ = _1560_ & ~(_1667_);
  assign _1669_ = _1668_ | _1665_;
  assign _1670_ = _1659_ & ~(_1669_);
  assign _1671_ = ~(_1657_ | _1558_);
  assign _1672_ = _1663_ | _1560_;
  assign _1673_ = _1671_ & ~(_1672_);
  assign _1674_ = _1673_ | _1670_;
  assign _1675_ = ~(_1674_ | _1527_);
  assign _1676_ = ~_1527_;
  assign _1677_ = _1654_ ? _1558_ : _1657_;
  assign _1678_ = _1663_ & ~(_1662_);
  assign _1679_ = ~(_1678_ | _1677_);
  assign _1680_ = _1671_ & ~(_1663_);
  assign _1681_ = _1680_ | _1679_;
  assign _1682_ = _1676_ & ~(_1681_);
  assign _1683_ = _1682_ | _1675_;
  assign _1684_ = _1683_ | ~(_1649_);
  assign _1685_ = _1600_ & ~(_1544_);
  assign _1686_ = _1685_ & ~(_1684_);
  assign _1687_ = _1686_ | _1627_;
  assign _1688_ = _1547_ & ~(_1597_);
  assign _1689_ = \master_inst.i2c_master_inst.phy_state_reg [3] | ~(\master_inst.i2c_master_inst.phy_state_reg [2]);
  assign _1690_ = _1596_ & ~(_1689_);
  assign _1691_ = _1690_ | _1688_;
  assign _1692_ = ~(\master_inst.i2c_master_inst.phy_state_reg [0] & \master_inst.i2c_master_inst.phy_state_reg [1]);
  assign _1693_ = ~(_1692_ | _1689_);
  assign _1694_ = _1599_ & _1548_;
  assign _1695_ = _1694_ | _1693_;
  assign _1696_ = _1695_ | _1691_;
  assign _1697_ = _1548_ & ~(_1692_);
  assign _1698_ = _1697_ | _1549_;
  assign _1699_ = ~(\master_inst.i2c_master_inst.phy_state_reg [3] & \master_inst.i2c_master_inst.phy_state_reg [2]);
  assign _1700_ = _1599_ & ~(_1699_);
  assign _1701_ = ~(_1692_ | _1597_);
  assign _1702_ = _1701_ | _1700_;
  assign _1703_ = _1702_ | _1698_;
  assign _1704_ = _1703_ | _1696_;
  assign _1705_ = _1547_ & ~(_1699_);
  assign _1706_ = _1705_ | _1704_;
  assign _1707_ = _1547_ & ~(_1689_);
  assign _1708_ = _1707_ | _1706_;
  assign _1709_ = _1598_ | _1544_;
  assign _1710_ = _1709_ | _1708_;
  assign _1711_ = ~(_1710_ | _1600_);
  assign _1712_ = _1711_ | \master_inst.i2c_master_inst.delay_sda_reg ;
  assign _1713_ = _1712_ | _1687_;
  assign _1520_ = _1546_ & ~(_1713_);
  assign _1714_ = _1558_ & ~(_1527_);
  assign _1519_ = _1714_ & ~(_1654_);
  assign _1715_ = ~_1697_;
  assign _1716_ = _1693_ | _1690_;
  assign _1717_ = _1715_ & ~(_1716_);
  assign _1718_ = ~(_1707_ | _1688_);
  assign _1719_ = _1700_ | _1694_;
  assign _1720_ = _1718_ & ~(_1719_);
  assign _1514_ = _1598_ | ~(_1720_);
  assign _1721_ = _1717_ & ~(_1514_);
  assign _1722_ = ~(_1721_ | _1544_);
  assign _1723_ = \master_inst.i2c_master_inst.delay_sda_reg  | \master_inst.i2c_master_inst.delay_scl_reg ;
  assign _1518_ = _1722_ & ~(_1723_);
  assign _1724_ = _1600_ & ~(_1684_);
  assign _1725_ = _1724_ | _1544_;
  assign _1726_ = _1705_ | _1701_;
  assign _1727_ = _1527_ & ~(_1726_);
  assign _1728_ = _1727_ | \master_inst.i2c_master_inst.delay_sda_reg ;
  assign _1729_ = _1728_ | _1725_;
  assign _1517_ = _1546_ & ~(_1729_);
  assign _1730_ = \master_inst.i2c_master_inst.sda_i_reg  | ~(\master_inst.i2c_master_inst.last_sda_i_reg );
  assign \master_inst.i2c_master_inst.start_bit  = \master_inst.i2c_master_inst.scl_i_reg  & ~(_1730_);
  assign _1731_ = \master_inst.i2c_master_inst.last_sda_i_reg  | ~(\master_inst.i2c_master_inst.sda_i_reg );
  assign _1732_ = \master_inst.i2c_master_inst.scl_i_reg  & ~(_1731_);
  assign _1515_ = _1732_ | \master_inst.i2c_master_inst.start_bit ;
  assign _1513_ = _1699_ | _1692_;
  assign _1733_ = _1599_ & ~(_1689_);
  assign _1734_ = _1513_ & ~(_1733_);
  assign _1735_ = _1734_ | \master_inst.i2c_master_inst.delay_scl_reg ;
  assign _1516_ = _1545_ & ~(_1735_);
  assign _1736_ = ~(_1608_ & _1592_);
  assign _1737_ = _1736_ & ~(_1564_);
  assign _1738_ = _1606_ & ~(_1563_);
  assign _1739_ = _1738_ | _1567_;
  assign _1740_ = _1737_ & ~(_1739_);
  assign _1741_ = _1590_ | _1568_;
  assign _1742_ = ~(_1616_ & _1608_);
  assign _1743_ = _1573_ & ~(_1742_);
  assign _1744_ = _1743_ | _1594_;
  assign _1745_ = _1744_ | _1741_;
  assign _1746_ = _1740_ & ~(_1745_);
  assign _1747_ = _1593_ & ~(_1644_);
  assign _1748_ = ~_1606_;
  assign _1749_ = _1593_ & ~(_1748_);
  assign _1750_ = _1749_ | _1747_;
  assign _1751_ = _1556_ & ~(_1622_);
  assign _1752_ = _1663_ | _1657_;
  assign _1753_ = _1752_ | ~(_1650_);
  assign _1754_ = _1753_ | _1606_;
  assign _1755_ = _1608_ | _1560_;
  assign _1756_ = _1755_ | _1754_;
  assign _1757_ = _1751_ & ~(_1756_);
  assign _1758_ = _1757_ | _1527_;
  assign _1759_ = _1758_ | _1750_;
  assign _1760_ = \master_inst.i2c_master_inst.bus_active_reg  & ~(_1753_);
  assign _1761_ = _1612_ | _1555_;
  assign _1762_ = _1608_ | _1553_;
  assign _1763_ = _1762_ | _1761_;
  assign _1764_ = _1763_ | _1560_;
  assign _1765_ = _1760_ & ~(_1764_);
  assign _1766_ = _1765_ | _1759_;
  assign _1526_ = _1746_ & ~(_1766_);
  assign _1509_ = _1610_ | _1527_;
  assign _1767_ = _1632_ | _1555_;
  assign _1768_ = ~(_1767_ & \master_inst.i2c_master_inst.phy_rx_data_reg );
  assign \master_inst.i2c_master_inst.missed_ack_next  = _1676_ & ~(_1768_);
  assign _1769_ = \master_inst.i2c_master_inst.m_axis_data_tvalid_reg  | ~(_1572_);
  assign _1770_ = _1563_ ? _1769_ : \master_inst.i2c_master_inst.m_axis_data_tvalid_reg ;
  assign _1771_ = _1770_ | _1591_;
  assign _1772_ = _1572_ | _1592_;
  assign _1773_ = _1772_ & ~(_1609_);
  assign _1774_ = _1771_ & ~(_1773_);
  assign _1775_ = _1774_ | _1610_;
  assign \master_inst.i2c_master_inst.s_axis_cmd_ready_next  = _1676_ & ~(_1775_);
  assign _1776_ = ~(_1616_ & _1603_);
  assign _1777_ = _1776_ | _1592_;
  assign _1778_ = _1608_ & ~(_1777_);
  assign _1779_ = _1569_ & ~(_1778_);
  assign _1780_ = _1556_ & ~(_1608_);
  assign _1781_ = _1780_ | _1779_;
  assign \master_inst.i2c_master_inst.s_axis_data_tready_next  = ~(_1781_ | _1527_);
  assign _1782_ = \master_inst.i2c_master_inst.m_axis_data_tvalid_reg  & ~(\master_inst.i2c_master_inst.m_axis_data_tready );
  assign _1783_ = _1782_ | ~(_1654_);
  assign _1784_ = _1558_ ? _1783_ : _1782_;
  assign \master_inst.i2c_master_inst.m_axis_data_tvalid_next  = _1527_ ? _1782_ : _1784_;
  assign _1510_[0] = _1753_ & ~(\master_inst.i2c_master_inst.bit_count_reg [0]);
  assign _1785_ = \master_inst.i2c_master_inst.bit_count_reg [0] ^ \master_inst.i2c_master_inst.bit_count_reg [1];
  assign _1510_[1] = _1753_ & ~(_1785_);
  assign _1786_ = ~\master_inst.i2c_master_inst.bit_count_reg [2];
  assign _1787_ = ~(\master_inst.i2c_master_inst.bit_count_reg [0] | \master_inst.i2c_master_inst.bit_count_reg [1]);
  assign _1788_ = _1787_ ^ _1786_;
  assign _1510_[2] = _1753_ & ~(_1788_);
  assign _1789_ = _1787_ & ~(\master_inst.i2c_master_inst.bit_count_reg [2]);
  assign _1790_ = _1789_ ^ \master_inst.i2c_master_inst.bit_count_reg [3];
  assign _1510_[3] = _1790_ | ~(_1753_);
  assign _1791_ = _1720_ | _1544_;
  assign _1792_ = _1528_ & ~(_1791_);
  assign _1793_ = \master_inst.i2c_master_inst.scl_o_reg  & ~(\master_inst.i2c_master_inst.scl_i_reg );
  assign \master_inst.i2c_master_inst.delay_scl_next  = \master_inst.i2c_master_inst.delay_scl_reg  ? _1793_ : _1792_;
  assign _1794_ = ~\master_inst.i2c_master_inst.delay_reg [0];
  assign _1795_ = \master_inst.i2c_master_inst.prescale [0] & ~(_1707_);
  assign _1512_[0] = _1544_ ? _1794_ : _1795_;
  assign _1796_ = ~(\master_inst.i2c_master_inst.delay_reg [1] ^ \master_inst.i2c_master_inst.delay_reg [0]);
  assign _1797_ = _1707_ ? \master_inst.i2c_master_inst.prescale [0] : \master_inst.i2c_master_inst.prescale [1];
  assign _1512_[1] = _1544_ ? _1796_ : _1797_;
  assign _1798_ = _1540_ ^ \master_inst.i2c_master_inst.delay_reg [2];
  assign _1799_ = _1707_ ? \master_inst.i2c_master_inst.prescale [1] : \master_inst.i2c_master_inst.prescale [2];
  assign _1512_[2] = _1544_ ? _1798_ : _1799_;
  assign _1800_ = _1540_ & ~(\master_inst.i2c_master_inst.delay_reg [2]);
  assign _1801_ = _1800_ ^ \master_inst.i2c_master_inst.delay_reg [3];
  assign _1802_ = _1707_ ? \master_inst.i2c_master_inst.prescale [2] : \master_inst.i2c_master_inst.prescale [3];
  assign _1512_[3] = _1544_ ? _1801_ : _1802_;
  assign _1803_ = _1539_ & ~(_1540_);
  assign _1804_ = _1539_ & ~(_1803_);
  assign _1805_ = _1804_ ^ \master_inst.i2c_master_inst.delay_reg [4];
  assign _1806_ = _1707_ ? \master_inst.i2c_master_inst.prescale [3] : \master_inst.i2c_master_inst.prescale [4];
  assign _1512_[4] = _1544_ ? _1805_ : _1806_;
  assign _1807_ = _1804_ & ~(\master_inst.i2c_master_inst.delay_reg [4]);
  assign _1808_ = _1807_ ^ \master_inst.i2c_master_inst.delay_reg [5];
  assign _1809_ = _1707_ ? \master_inst.i2c_master_inst.prescale [4] : \master_inst.i2c_master_inst.prescale [5];
  assign _1512_[5] = _1544_ ? _1808_ : _1809_;
  assign _1810_ = _1537_ & ~(_1804_);
  assign _1811_ = _1537_ & ~(_1810_);
  assign _1812_ = _1811_ ^ \master_inst.i2c_master_inst.delay_reg [6];
  assign _1813_ = _1707_ ? \master_inst.i2c_master_inst.prescale [5] : \master_inst.i2c_master_inst.prescale [6];
  assign _1512_[6] = _1544_ ? _1812_ : _1813_;
  assign _1814_ = _1811_ & ~(\master_inst.i2c_master_inst.delay_reg [6]);
  assign _1815_ = _1814_ ^ \master_inst.i2c_master_inst.delay_reg [7];
  assign _1816_ = _1707_ ? \master_inst.i2c_master_inst.prescale [6] : \master_inst.i2c_master_inst.prescale [7];
  assign _1512_[7] = _1544_ ? _1815_ : _1816_;
  assign _1817_ = _1536_ & ~(_1537_);
  assign _1818_ = _1536_ & ~(_1817_);
  assign _1819_ = _1538_ & ~(_1804_);
  assign _1820_ = _1818_ & ~(_1819_);
  assign _1821_ = _1820_ ^ \master_inst.i2c_master_inst.delay_reg [8];
  assign _1822_ = _1707_ ? \master_inst.i2c_master_inst.prescale [7] : \master_inst.i2c_master_inst.prescale [8];
  assign _1512_[8] = _1544_ ? _1821_ : _1822_;
  assign _1823_ = _1820_ & ~(\master_inst.i2c_master_inst.delay_reg [8]);
  assign _1824_ = _1823_ ^ \master_inst.i2c_master_inst.delay_reg [9];
  assign _1825_ = _1707_ ? \master_inst.i2c_master_inst.prescale [8] : \master_inst.i2c_master_inst.prescale [9];
  assign _1512_[9] = _1544_ ? _1824_ : _1825_;
  assign _1826_ = ~(\master_inst.i2c_master_inst.delay_reg [9] | \master_inst.i2c_master_inst.delay_reg [8]);
  assign _1827_ = ~(_1820_ | _1533_);
  assign _1828_ = _1826_ & ~(_1827_);
  assign _1829_ = _1828_ ^ \master_inst.i2c_master_inst.delay_reg [10];
  assign _1830_ = _1707_ ? \master_inst.i2c_master_inst.prescale [9] : \master_inst.i2c_master_inst.prescale [10];
  assign _1512_[10] = _1544_ ? _1829_ : _1830_;
  assign _1831_ = _1828_ & ~(\master_inst.i2c_master_inst.delay_reg [10]);
  assign _1832_ = _1831_ ^ \master_inst.i2c_master_inst.delay_reg [11];
  assign _1833_ = _1707_ ? \master_inst.i2c_master_inst.prescale [10] : \master_inst.i2c_master_inst.prescale [11];
  assign _1512_[11] = _1544_ ? _1832_ : _1833_;
  assign _1834_ = _1532_ & ~(_1826_);
  assign _1835_ = _1532_ & ~(_1834_);
  assign _1836_ = ~(_1820_ | _1534_);
  assign _1837_ = _1835_ & ~(_1836_);
  assign _1838_ = _1837_ ^ \master_inst.i2c_master_inst.delay_reg [12];
  assign _1839_ = _1707_ ? \master_inst.i2c_master_inst.prescale [11] : \master_inst.i2c_master_inst.prescale [12];
  assign _1512_[12] = _1544_ ? _1838_ : _1839_;
  assign _1840_ = _1837_ & ~(\master_inst.i2c_master_inst.delay_reg [12]);
  assign _1841_ = _1840_ ^ \master_inst.i2c_master_inst.delay_reg [13];
  assign _1842_ = _1707_ ? \master_inst.i2c_master_inst.prescale [12] : \master_inst.i2c_master_inst.prescale [13];
  assign _1512_[13] = _1544_ ? _1841_ : _1842_;
  assign _1843_ = ~(\master_inst.i2c_master_inst.delay_reg [13] | \master_inst.i2c_master_inst.delay_reg [12]);
  assign _1844_ = ~(_1837_ | _1530_);
  assign _1845_ = _1843_ & ~(_1844_);
  assign _1846_ = _1845_ ^ \master_inst.i2c_master_inst.delay_reg [14];
  assign _1847_ = _1707_ ? \master_inst.i2c_master_inst.prescale [13] : \master_inst.i2c_master_inst.prescale [14];
  assign _1512_[14] = _1544_ ? _1846_ : _1847_;
  assign _1848_ = _1845_ & ~(\master_inst.i2c_master_inst.delay_reg [14]);
  assign _1849_ = _1848_ ^ \master_inst.i2c_master_inst.delay_reg [15];
  assign _1850_ = _1707_ ? \master_inst.i2c_master_inst.prescale [14] : \master_inst.i2c_master_inst.prescale [15];
  assign _1512_[15] = _1544_ ? _1849_ : _1850_;
  assign _1851_ = _1529_ & ~(_1843_);
  assign _1852_ = _1529_ & ~(_1851_);
  assign _1853_ = _1531_ & ~(_1835_);
  assign _1854_ = _1852_ & ~(_1853_);
  assign _1855_ = _1535_ & ~(_1820_);
  assign _1856_ = _1854_ & ~(_1855_);
  assign _1857_ = _1856_ ^ \master_inst.i2c_master_inst.delay_reg [16];
  assign _1858_ = _1707_ & \master_inst.i2c_master_inst.prescale [15];
  assign _1512_[16] = _1544_ ? _1857_ : _1858_;
  assign _1859_ = _1558_ & \master_inst.i2c_master_inst.phy_rx_data_reg ;
  assign _1860_ = _1553_ & \master_inst.i2c_master_inst.s_axis_data_tdata [0];
  assign _1861_ = _1860_ | _1859_;
  assign _1862_ = ~(_1558_ | _1553_);
  assign _2040_[0] = _1861_ & ~(_1862_);
  assign _1863_ = ~_1862_;
  assign _1864_ = ~(_1558_ & \master_inst.i2c_master_inst.data_reg [0]);
  assign _1865_ = _1553_ & \master_inst.i2c_master_inst.s_axis_data_tdata [1];
  assign _1866_ = _1864_ & ~(_1865_);
  assign _2040_[1] = _1863_ & ~(_1866_);
  assign _1867_ = ~(_1558_ & \master_inst.i2c_master_inst.data_reg [1]);
  assign _1868_ = _1553_ & \master_inst.i2c_master_inst.s_axis_data_tdata [2];
  assign _1869_ = _1867_ & ~(_1868_);
  assign _2040_[2] = _1863_ & ~(_1869_);
  assign _1870_ = ~(_1558_ & \master_inst.i2c_master_inst.data_reg [2]);
  assign _1871_ = _1553_ & \master_inst.i2c_master_inst.s_axis_data_tdata [3];
  assign _1872_ = _1870_ & ~(_1871_);
  assign _2040_[3] = _1863_ & ~(_1872_);
  assign _1873_ = ~(_1558_ & \master_inst.i2c_master_inst.data_reg [3]);
  assign _1874_ = _1553_ & \master_inst.i2c_master_inst.s_axis_data_tdata [4];
  assign _1875_ = _1873_ & ~(_1874_);
  assign _2040_[4] = _1863_ & ~(_1875_);
  assign _1876_ = ~(_1558_ & \master_inst.i2c_master_inst.data_reg [4]);
  assign _1877_ = _1553_ & \master_inst.i2c_master_inst.s_axis_data_tdata [5];
  assign _1878_ = _1876_ & ~(_1877_);
  assign _2040_[5] = _1863_ & ~(_1878_);
  assign _1879_ = ~(_1558_ & \master_inst.i2c_master_inst.data_reg [5]);
  assign _1880_ = _1553_ & \master_inst.i2c_master_inst.s_axis_data_tdata [6];
  assign _1881_ = _1879_ & ~(_1880_);
  assign _2040_[6] = _1863_ & ~(_1881_);
  assign _1882_ = ~(_1558_ & \master_inst.i2c_master_inst.data_reg [6]);
  assign _1883_ = _1553_ & \master_inst.i2c_master_inst.s_axis_data_tdata [7];
  assign _1884_ = _1882_ & ~(_1883_);
  assign _2040_[7] = _1863_ & ~(_1884_);
  assign _1885_ = ~(_1726_ | _1600_);
  assign _1886_ = ~\master_inst.i2c_master_inst.bit_count_reg [1];
  assign _1887_ = \master_inst.i2c_master_inst.data_reg [0] & \master_inst.i2c_master_inst.bit_count_reg [0];
  assign _1888_ = \master_inst.i2c_master_inst.bit_count_reg [0] ? \master_inst.i2c_master_inst.data_reg [2] : \master_inst.i2c_master_inst.data_reg [1];
  assign _1889_ = \master_inst.i2c_master_inst.bit_count_reg [1] ? _1888_ : _1887_;
  assign _1890_ = \master_inst.i2c_master_inst.bit_count_reg [0] ? \master_inst.i2c_master_inst.data_reg [4] : \master_inst.i2c_master_inst.data_reg [3];
  assign _1891_ = \master_inst.i2c_master_inst.bit_count_reg [0] ? \master_inst.i2c_master_inst.data_reg [6] : \master_inst.i2c_master_inst.data_reg [5];
  assign _1892_ = \master_inst.i2c_master_inst.bit_count_reg [1] ? _1891_ : _1890_;
  assign _1893_ = \master_inst.i2c_master_inst.bit_count_reg [2] ? _1892_ : _1889_;
  assign _1894_ = \master_inst.i2c_master_inst.bit_count_reg [0] | ~(\master_inst.i2c_master_inst.data_reg [7]);
  assign _1895_ = _1894_ | \master_inst.i2c_master_inst.bit_count_reg [1];
  assign _1896_ = _1786_ & ~(_1895_);
  assign _1897_ = \master_inst.i2c_master_inst.bit_count_reg [3] ? _1896_ : _1893_;
  assign _1898_ = ~(_1897_ & _1654_);
  assign _1899_ = _1657_ & ~(_1898_);
  assign _1900_ = _1656_ & ~(_1899_);
  assign _1901_ = \master_inst.i2c_master_inst.bit_count_reg [0] ? \master_inst.i2c_master_inst.addr_reg [1] : \master_inst.i2c_master_inst.addr_reg [0];
  assign _1902_ = _1901_ & ~(_1886_);
  assign _1903_ = \master_inst.i2c_master_inst.bit_count_reg [0] ? \master_inst.i2c_master_inst.addr_reg [3] : \master_inst.i2c_master_inst.addr_reg [2];
  assign _1904_ = \master_inst.i2c_master_inst.bit_count_reg [0] ? \master_inst.i2c_master_inst.addr_reg [5] : \master_inst.i2c_master_inst.addr_reg [4];
  assign _1905_ = \master_inst.i2c_master_inst.bit_count_reg [1] ? _1904_ : _1903_;
  assign _1906_ = \master_inst.i2c_master_inst.bit_count_reg [2] ? _1905_ : _1902_;
  assign _1907_ = \master_inst.i2c_master_inst.bit_count_reg [0] | ~(\master_inst.i2c_master_inst.addr_reg [6]);
  assign _1908_ = _1907_ | \master_inst.i2c_master_inst.bit_count_reg [1];
  assign _1909_ = _1786_ & ~(_1908_);
  assign _1910_ = \master_inst.i2c_master_inst.bit_count_reg [3] ? _1909_ : _1906_;
  assign _1911_ = _1654_ & \master_inst.i2c_master_inst.mode_read_reg ;
  assign _1912_ = _1661_ ? _1910_ : _1911_;
  assign _1913_ = _1912_ & ~(_1664_);
  assign _1914_ = _1572_ ? _1639_ : _1588_;
  assign _1915_ = _1563_ ? _1914_ : _1636_;
  assign _1916_ = _1560_ & ~(_1915_);
  assign _1917_ = _1916_ | _1913_;
  assign _1918_ = _1900_ & ~(_1917_);
  assign _1919_ = _1918_ | _1673_;
  assign _1920_ = ~(_1919_ | _1527_);
  assign _1921_ = _1675_ ? _1920_ : _1682_;
  assign _1922_ = _1628_ & ~(_1921_);
  assign _1923_ = _1600_ & ~(_1922_);
  assign _1924_ = _1923_ | _1705_;
  assign _2037_ = _1885_ ? _1628_ : _1924_;
  assign _1925_ = _1596_ & _1548_;
  assign _1926_ = _1925_ | _1733_;
  assign _1927_ = _1596_ & ~(_1699_);
  assign _1928_ = _1927_ | _1926_;
  assign _1929_ = _1928_ | _1705_;
  assign _1930_ = _1707_ | _1549_;
  assign _1931_ = _1930_ | _1929_;
  assign _1932_ = _1675_ | _1625_;
  assign _1933_ = _1600_ & ~(_1932_);
  assign _1934_ = _1933_ | _1688_;
  assign _1935_ = _1934_ | _1690_;
  assign _1936_ = _1935_ | _1931_;
  assign _1937_ = _1705_ | _1700_;
  assign _1938_ = _1928_ | _1697_;
  assign _1939_ = _1938_ | _1937_;
  assign _1940_ = _1694_ | _1549_;
  assign _1941_ = _1707_ | _1693_;
  assign _1942_ = _1941_ | _1940_;
  assign _1943_ = _1942_ | _1939_;
  assign _1944_ = _1701_ | _1690_;
  assign _1945_ = _1688_ | _1600_;
  assign _1946_ = _1945_ | _1944_;
  assign _1947_ = _1946_ | _1598_;
  assign _1948_ = _1947_ | _1943_;
  assign _2038_[0] = _1948_ & _1936_;
  assign _1949_ = _1940_ | _1707_;
  assign _1950_ = ~(_1949_ | _1937_);
  assign _1951_ = _1628_ & ~(_1675_);
  assign _1952_ = _1600_ & ~(_1951_);
  assign _1953_ = _1952_ | _1688_;
  assign _1954_ = _1950_ & ~(_1953_);
  assign _2038_[1] = _1948_ & ~(_1954_);
  assign _1955_ = _1715_ & ~(_1937_);
  assign _1956_ = _1955_ & ~(_1707_);
  assign _1957_ = _1648_ & ~(_1682_);
  assign _1958_ = ~(_1957_ | _1675_);
  assign _1959_ = _1958_ | _1625_;
  assign _1960_ = _1600_ & ~(_1959_);
  assign _1961_ = _1960_ | _1944_;
  assign _1962_ = _1598_ & ~(_1628_);
  assign _1963_ = _1962_ | _1961_;
  assign _1964_ = _1956_ & ~(_1963_);
  assign _2038_[2] = _1948_ & ~(_1964_);
  assign _1965_ = _1940_ | _1693_;
  assign _1966_ = _1955_ & ~(_1965_);
  assign _1967_ = ~(_1682_ | _1648_);
  assign _1968_ = _1967_ | _1675_;
  assign _1969_ = _1968_ | _1625_;
  assign _1970_ = _1600_ & ~(_1969_);
  assign _1971_ = _1966_ & ~(_1970_);
  assign _2038_[3] = _1948_ & ~(_1971_);
  assign _1972_ = _1631_ | ~(_1632_);
  assign _1973_ = ~(_1972_ & _1656_);
  assign _1974_ = _1657_ & ~(_1654_);
  assign _1975_ = _1974_ | _1567_;
  assign _1976_ = _1975_ | _1973_;
  assign _1977_ = _1665_ | _1568_;
  assign _1978_ = _1977_ | _1622_;
  assign _1979_ = _1978_ | _1976_;
  assign _1980_ = _1560_ & ~(_1641_);
  assign _1981_ = _1641_ & ~(_1644_);
  assign _1982_ = _1981_ | _1980_;
  assign _1983_ = _1573_ & ~(_1748_);
  assign _1984_ = _1983_ | _1982_;
  assign _1985_ = _1984_ | _1979_;
  assign _1986_ = _1632_ | _1558_;
  assign _1987_ = _1657_ | _1553_;
  assign _1988_ = _1987_ | _1986_;
  assign _1989_ = _1663_ | _1555_;
  assign _1990_ = _1989_ | _1622_;
  assign _1991_ = _1990_ | _1988_;
  assign _1992_ = _1755_ | _1606_;
  assign _1993_ = _1992_ | _1991_;
  assign _2039_[0] = _1993_ & _1985_;
  assign _1994_ = _1632_ & _1630_;
  assign _1995_ = _1650_ & ~(_1994_);
  assign _1996_ = _1995_ & ~(_1567_);
  assign _1997_ = _1678_ | _1555_;
  assign _1998_ = ~\master_inst.i2c_master_inst.bus_active_reg ;
  assign _1999_ = _1613_ & ~(_1998_);
  assign _2000_ = _1999_ | _1997_;
  assign _2001_ = _1996_ & ~(_2000_);
  assign _2002_ = _1588_ | _1572_;
  assign _2003_ = ~(_2002_ | _1592_);
  assign _2004_ = _1560_ & ~(_2003_);
  assign _2005_ = _2004_ | _1778_;
  assign _2006_ = _1572_ | _1998_;
  assign _2007_ = _2006_ | _1592_;
  assign _2008_ = _1606_ & ~(_2007_);
  assign _2009_ = _2008_ | _2005_;
  assign _2010_ = _2001_ & ~(_2009_);
  assign _2039_[1] = _1993_ & ~(_2010_);
  assign _2011_ = ~(_1994_ | _1567_);
  assign _2012_ = ~(_1663_ | _1568_);
  assign _2013_ = ~(_2012_ & _1615_);
  assign _2014_ = _2011_ & ~(_2013_);
  assign _2015_ = _2002_ | _1592_;
  assign _2016_ = _1560_ & ~(_2015_);
  assign _2017_ = _1573_ & ~(_1644_);
  assign _2018_ = _2017_ | _2016_;
  assign _2019_ = _1572_ | \master_inst.i2c_master_inst.bus_active_reg ;
  assign _2020_ = _2019_ | _1592_;
  assign _2021_ = _1606_ & ~(_2020_);
  assign _2022_ = _2021_ | _2018_;
  assign _2023_ = _2014_ & ~(_2022_);
  assign _2039_[2] = _1993_ & ~(_2023_);
  assign _2024_ = _1651_ & ~(_1654_);
  assign _2025_ = _2024_ | _1650_;
  assign _2026_ = _1566_ & _1553_;
  assign _2027_ = _2026_ | _1657_;
  assign _2028_ = _2025_ & ~(_2027_);
  assign _2029_ = _1555_ & \master_inst.i2c_master_inst.mode_read_reg ;
  assign _2030_ = _2028_ & ~(_2029_);
  assign _2031_ = ~_1588_;
  assign _2032_ = _1572_ ? _1639_ : _2031_;
  assign _2033_ = _1563_ ? _2032_ : _1636_;
  assign _2034_ = _1560_ & ~(_2033_);
  assign _2035_ = _2030_ & ~(_2034_);
  assign _2039_[3] = _1993_ & ~(_2035_);
  assign _2036_ = \master_inst.i2c_master_inst.sda_i_reg  | ~(\master_inst.i2c_master_inst.sda_o_reg );
  assign _1511_ = \master_inst.i2c_master_inst.delay_sda_reg  & ~(_2036_);
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.bus_control_reg  <= 1'h0;
    else if (_1516_) \master_inst.i2c_master_inst.bus_control_reg  <= _1513_;
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.bus_active_reg  <= 1'h0;
    else if (_1515_) \master_inst.i2c_master_inst.bus_active_reg  <= \master_inst.i2c_master_inst.start_bit ;
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.sda_o_reg  <= 1'h1;
    else if (_1517_) \master_inst.i2c_master_inst.sda_o_reg  <= _2037_;
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.busy_reg  <= 1'h0;
    else \master_inst.i2c_master_inst.busy_reg  <= _1509_;
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.last_sda_i_reg  <= 1'h1;
    else \master_inst.i2c_master_inst.last_sda_i_reg  <= \master_inst.i2c_master_inst.sda_i_reg ;
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.scl_o_reg  <= 1'h1;
    else if (_1518_) \master_inst.i2c_master_inst.scl_o_reg  <= _1514_;
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.m_axis_data_tlast_reg  <= 1'h0;
    else if (_1519_) \master_inst.i2c_master_inst.m_axis_data_tlast_reg  <= \master_inst.i2c_master_inst.mode_stop_reg ;
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.sda_i_reg  <= 1'h1;
    else \master_inst.i2c_master_inst.sda_i_reg  <= \master_inst.i2c_master_inst.sda_i ;
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.scl_i_reg  <= 1'h1;
    else \master_inst.i2c_master_inst.scl_i_reg  <= \master_inst.i2c_master_inst.scl_i ;
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.m_axis_data_tdata_reg [0] <= 1'h0;
    else if (_1519_) \master_inst.i2c_master_inst.m_axis_data_tdata_reg [0] <= \master_inst.i2c_master_inst.phy_rx_data_reg ;
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.m_axis_data_tdata_reg [1] <= 1'h0;
    else if (_1519_) \master_inst.i2c_master_inst.m_axis_data_tdata_reg [1] <= \master_inst.i2c_master_inst.data_reg [0];
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.m_axis_data_tdata_reg [2] <= 1'h0;
    else if (_1519_) \master_inst.i2c_master_inst.m_axis_data_tdata_reg [2] <= \master_inst.i2c_master_inst.data_reg [1];
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.m_axis_data_tdata_reg [3] <= 1'h0;
    else if (_1519_) \master_inst.i2c_master_inst.m_axis_data_tdata_reg [3] <= \master_inst.i2c_master_inst.data_reg [2];
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.m_axis_data_tdata_reg [4] <= 1'h0;
    else if (_1519_) \master_inst.i2c_master_inst.m_axis_data_tdata_reg [4] <= \master_inst.i2c_master_inst.data_reg [3];
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.m_axis_data_tdata_reg [5] <= 1'h0;
    else if (_1519_) \master_inst.i2c_master_inst.m_axis_data_tdata_reg [5] <= \master_inst.i2c_master_inst.data_reg [4];
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.m_axis_data_tdata_reg [6] <= 1'h0;
    else if (_1519_) \master_inst.i2c_master_inst.m_axis_data_tdata_reg [6] <= \master_inst.i2c_master_inst.data_reg [5];
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.m_axis_data_tdata_reg [7] <= 1'h0;
    else if (_1519_) \master_inst.i2c_master_inst.m_axis_data_tdata_reg [7] <= \master_inst.i2c_master_inst.data_reg [6];
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.m_axis_data_tvalid_reg  <= 1'h0;
    else \master_inst.i2c_master_inst.m_axis_data_tvalid_reg  <= \master_inst.i2c_master_inst.m_axis_data_tvalid_next ;
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.s_axis_data_tready_reg  <= 1'h0;
    else \master_inst.i2c_master_inst.s_axis_data_tready_reg  <= \master_inst.i2c_master_inst.s_axis_data_tready_next ;
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.s_axis_cmd_ready_reg  <= 1'h0;
    else \master_inst.i2c_master_inst.s_axis_cmd_ready_reg  <= \master_inst.i2c_master_inst.s_axis_cmd_ready_next ;
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.delay_sda_reg  <= 1'h0;
    else if (!\master_inst.i2c_master_inst.delay_scl_reg ) \master_inst.i2c_master_inst.delay_sda_reg  <= _1511_;
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.delay_reg [0] <= 1'h0;
    else if (_1520_) \master_inst.i2c_master_inst.delay_reg [0] <= _1512_[0];
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.delay_reg [1] <= 1'h0;
    else if (_1520_) \master_inst.i2c_master_inst.delay_reg [1] <= _1512_[1];
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.delay_reg [2] <= 1'h0;
    else if (_1520_) \master_inst.i2c_master_inst.delay_reg [2] <= _1512_[2];
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.delay_reg [3] <= 1'h0;
    else if (_1520_) \master_inst.i2c_master_inst.delay_reg [3] <= _1512_[3];
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.delay_reg [4] <= 1'h0;
    else if (_1520_) \master_inst.i2c_master_inst.delay_reg [4] <= _1512_[4];
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.delay_reg [5] <= 1'h0;
    else if (_1520_) \master_inst.i2c_master_inst.delay_reg [5] <= _1512_[5];
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.delay_reg [6] <= 1'h0;
    else if (_1520_) \master_inst.i2c_master_inst.delay_reg [6] <= _1512_[6];
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.delay_reg [7] <= 1'h0;
    else if (_1520_) \master_inst.i2c_master_inst.delay_reg [7] <= _1512_[7];
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.delay_reg [8] <= 1'h0;
    else if (_1520_) \master_inst.i2c_master_inst.delay_reg [8] <= _1512_[8];
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.delay_reg [9] <= 1'h0;
    else if (_1520_) \master_inst.i2c_master_inst.delay_reg [9] <= _1512_[9];
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.delay_reg [10] <= 1'h0;
    else if (_1520_) \master_inst.i2c_master_inst.delay_reg [10] <= _1512_[10];
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.delay_reg [11] <= 1'h0;
    else if (_1520_) \master_inst.i2c_master_inst.delay_reg [11] <= _1512_[11];
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.delay_reg [12] <= 1'h0;
    else if (_1520_) \master_inst.i2c_master_inst.delay_reg [12] <= _1512_[12];
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.delay_reg [13] <= 1'h0;
    else if (_1520_) \master_inst.i2c_master_inst.delay_reg [13] <= _1512_[13];
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.delay_reg [14] <= 1'h0;
    else if (_1520_) \master_inst.i2c_master_inst.delay_reg [14] <= _1512_[14];
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.delay_reg [15] <= 1'h0;
    else if (_1520_) \master_inst.i2c_master_inst.delay_reg [15] <= _1512_[15];
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.delay_reg [16] <= 1'h0;
    else if (_1520_) \master_inst.i2c_master_inst.delay_reg [16] <= _1512_[16];
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.delay_scl_reg  <= 1'h0;
    else \master_inst.i2c_master_inst.delay_scl_reg  <= \master_inst.i2c_master_inst.delay_scl_next ;
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.mode_stop_reg  <= 1'h0;
    else if (_1521_) \master_inst.i2c_master_inst.mode_stop_reg  <= \master_inst.i2c_master_inst.s_axis_cmd_stop ;
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.mode_write_multiple_reg  <= 1'h0;
    else if (_1521_) \master_inst.i2c_master_inst.mode_write_multiple_reg  <= \master_inst.i2c_master_inst.s_axis_cmd_write_multiple ;
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.mode_read_reg  <= 1'h0;
    else if (_1521_) \master_inst.i2c_master_inst.mode_read_reg  <= \master_inst.i2c_master_inst.s_axis_cmd_read ;
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.last_reg  <= 1'h0;
    else if (_1522_) \master_inst.i2c_master_inst.last_reg  <= \master_inst.i2c_master_inst.s_axis_data_tlast ;
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.data_reg [0] <= 1'h0;
    else if (_1523_) \master_inst.i2c_master_inst.data_reg [0] <= _2040_[0];
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.data_reg [1] <= 1'h0;
    else if (_1523_) \master_inst.i2c_master_inst.data_reg [1] <= _2040_[1];
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.data_reg [2] <= 1'h0;
    else if (_1523_) \master_inst.i2c_master_inst.data_reg [2] <= _2040_[2];
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.data_reg [3] <= 1'h0;
    else if (_1523_) \master_inst.i2c_master_inst.data_reg [3] <= _2040_[3];
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.data_reg [4] <= 1'h0;
    else if (_1523_) \master_inst.i2c_master_inst.data_reg [4] <= _2040_[4];
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.data_reg [5] <= 1'h0;
    else if (_1523_) \master_inst.i2c_master_inst.data_reg [5] <= _2040_[5];
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.data_reg [6] <= 1'h0;
    else if (_1523_) \master_inst.i2c_master_inst.data_reg [6] <= _2040_[6];
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.data_reg [7] <= 1'h0;
    else if (_1523_) \master_inst.i2c_master_inst.data_reg [7] <= _2040_[7];
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.addr_reg [0] <= 1'h0;
    else if (_1521_) \master_inst.i2c_master_inst.addr_reg [0] <= \master_inst.i2c_master_inst.s_axis_cmd_address [0];
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.addr_reg [1] <= 1'h0;
    else if (_1521_) \master_inst.i2c_master_inst.addr_reg [1] <= \master_inst.i2c_master_inst.s_axis_cmd_address [1];
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.addr_reg [2] <= 1'h0;
    else if (_1521_) \master_inst.i2c_master_inst.addr_reg [2] <= \master_inst.i2c_master_inst.s_axis_cmd_address [2];
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.addr_reg [3] <= 1'h0;
    else if (_1521_) \master_inst.i2c_master_inst.addr_reg [3] <= \master_inst.i2c_master_inst.s_axis_cmd_address [3];
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.addr_reg [4] <= 1'h0;
    else if (_1521_) \master_inst.i2c_master_inst.addr_reg [4] <= \master_inst.i2c_master_inst.s_axis_cmd_address [4];
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.addr_reg [5] <= 1'h0;
    else if (_1521_) \master_inst.i2c_master_inst.addr_reg [5] <= \master_inst.i2c_master_inst.s_axis_cmd_address [5];
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.addr_reg [6] <= 1'h0;
    else if (_1521_) \master_inst.i2c_master_inst.addr_reg [6] <= \master_inst.i2c_master_inst.s_axis_cmd_address [6];
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.phy_rx_data_reg  <= 1'h0;
    else if (_1524_) \master_inst.i2c_master_inst.phy_rx_data_reg  <= \master_inst.i2c_master_inst.sda_i_reg ;
  reg \master_inst.i2c_master_inst.state_reg_reg[0]  = 1'h0;
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.state_reg_reg[0]  <= 1'h0;
    else if (!_1527_) \master_inst.i2c_master_inst.state_reg_reg[0]  <= _2039_[0];
  assign \master_inst.i2c_master_inst.state_reg [0] = \master_inst.i2c_master_inst.state_reg_reg[0] ;
  reg \master_inst.i2c_master_inst.state_reg_reg[1]  = 1'h0;
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.state_reg_reg[1]  <= 1'h0;
    else if (!_1527_) \master_inst.i2c_master_inst.state_reg_reg[1]  <= _2039_[1];
  assign \master_inst.i2c_master_inst.state_reg [1] = \master_inst.i2c_master_inst.state_reg_reg[1] ;
  reg \master_inst.i2c_master_inst.state_reg_reg[2]  = 1'h0;
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.state_reg_reg[2]  <= 1'h0;
    else if (!_1527_) \master_inst.i2c_master_inst.state_reg_reg[2]  <= _2039_[2];
  assign \master_inst.i2c_master_inst.state_reg [2] = \master_inst.i2c_master_inst.state_reg_reg[2] ;
  reg \master_inst.i2c_master_inst.state_reg_reg[3]  = 1'h0;
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.state_reg_reg[3]  <= 1'h0;
    else if (!_1527_) \master_inst.i2c_master_inst.state_reg_reg[3]  <= _2039_[3];
  assign \master_inst.i2c_master_inst.state_reg [3] = \master_inst.i2c_master_inst.state_reg_reg[3] ;
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.missed_ack_reg  <= 1'h0;
    else \master_inst.i2c_master_inst.missed_ack_reg  <= \master_inst.i2c_master_inst.missed_ack_next ;
  reg \master_inst.i2c_master_inst.phy_state_reg_reg[0]  = 1'h0;
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.phy_state_reg_reg[0]  <= 1'h0;
    else if (_1525_) \master_inst.i2c_master_inst.phy_state_reg_reg[0]  <= _2038_[0];
  assign \master_inst.i2c_master_inst.phy_state_reg [0] = \master_inst.i2c_master_inst.phy_state_reg_reg[0] ;
  reg \master_inst.i2c_master_inst.phy_state_reg_reg[1]  = 1'h0;
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.phy_state_reg_reg[1]  <= 1'h0;
    else if (_1525_) \master_inst.i2c_master_inst.phy_state_reg_reg[1]  <= _2038_[1];
  assign \master_inst.i2c_master_inst.phy_state_reg [1] = \master_inst.i2c_master_inst.phy_state_reg_reg[1] ;
  reg \master_inst.i2c_master_inst.phy_state_reg_reg[2]  = 1'h0;
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.phy_state_reg_reg[2]  <= 1'h0;
    else if (_1525_) \master_inst.i2c_master_inst.phy_state_reg_reg[2]  <= _2038_[2];
  assign \master_inst.i2c_master_inst.phy_state_reg [2] = \master_inst.i2c_master_inst.phy_state_reg_reg[2] ;
  reg \master_inst.i2c_master_inst.phy_state_reg_reg[3]  = 1'h0;
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.phy_state_reg_reg[3]  <= 1'h0;
    else if (_1525_) \master_inst.i2c_master_inst.phy_state_reg_reg[3]  <= _2038_[3];
  assign \master_inst.i2c_master_inst.phy_state_reg [3] = \master_inst.i2c_master_inst.phy_state_reg_reg[3] ;
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.bit_count_reg [0] <= 1'h0;
    else if (_1526_) \master_inst.i2c_master_inst.bit_count_reg [0] <= _1510_[0];
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.bit_count_reg [1] <= 1'h0;
    else if (_1526_) \master_inst.i2c_master_inst.bit_count_reg [1] <= _1510_[1];
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.bit_count_reg [2] <= 1'h0;
    else if (_1526_) \master_inst.i2c_master_inst.bit_count_reg [2] <= _1510_[2];
  always @(posedge \master_inst.i2c_master_inst.clk , posedge \master_inst.i2c_master_inst.rst )
    if (\master_inst.i2c_master_inst.rst ) \master_inst.i2c_master_inst.bit_count_reg [3] <= 1'h0;
    else if (_1526_) \master_inst.i2c_master_inst.bit_count_reg [3] <= _1510_[3];
  sky130_fd_sc_hd__dlclkp_4 clk_gate (
    .CLK(PCLK),
    .GATE(GCLK_REG),
    .GCLK(clk)
  );
  assign PRDATA[30:16] = { PRDATA[31], 1'h0, PRDATA[31], PRDATA[31], PRDATA[31], PRDATA[31], 1'h0, PRDATA[31], 1'h0, PRDATA[31], 1'h0, PRDATA[31], PRDATA[31], 1'h0, PRDATA[31] };
  assign RIS_REG = { flags[15:8], flags[3] };
  assign clk_g = clk;
  assign clk_gated_en = GCLK_REG;
  assign rst_n = PRESETn;
  assign wbs_adr_i = PADDR[3:1];
  assign wbs_dat_i = PWDATA[15:0];
  assign wbs_sel_i = 2'h3;
  assign wbs_we_i = PWRITE;
  assign \master_inst.flags  = { \master_inst.read_fifo_full , \master_inst.read_fifo_empty , \master_inst.write_fifo_overflow_reg , \master_inst.write_fifo_full , \master_inst.write_fifo_empty , \master_inst.cmd_fifo_overflow_reg , \master_inst.cmd_fifo_full , \master_inst.cmd_fifo_empty , 4'h0, \master_inst.missed_ack_reg , \master_inst.bus_active_int , \master_inst.bus_control_int , \master_inst.busy_int  };
  assign \master_inst.wbs_ack_o  = \master_inst.wbs_ack_o_reg ;
  assign \master_inst.wbs_dat_o  = \master_inst.wbs_dat_o_reg ;
  assign \master_inst.i2c_master_inst.bus_active  = \master_inst.i2c_master_inst.bus_active_reg ;
  assign \master_inst.i2c_master_inst.bus_control  = \master_inst.i2c_master_inst.bus_control_reg ;
  assign \master_inst.i2c_master_inst.busy  = \master_inst.i2c_master_inst.busy_reg ;
  assign \master_inst.i2c_master_inst.m_axis_data_tdata  = \master_inst.i2c_master_inst.m_axis_data_tdata_reg ;
  assign \master_inst.i2c_master_inst.m_axis_data_tlast  = \master_inst.i2c_master_inst.m_axis_data_tlast_reg ;
  assign \master_inst.i2c_master_inst.m_axis_data_tvalid  = \master_inst.i2c_master_inst.m_axis_data_tvalid_reg ;
  assign \master_inst.i2c_master_inst.missed_ack  = \master_inst.i2c_master_inst.missed_ack_reg ;
  assign \master_inst.i2c_master_inst.phy_release_bus  = 1'h0;
  assign \master_inst.i2c_master_inst.phy_state_reg [4] = 1'h0;
  assign \master_inst.i2c_master_inst.s_axis_cmd_ready  = \master_inst.i2c_master_inst.s_axis_cmd_ready_reg ;
  assign \master_inst.i2c_master_inst.s_axis_data_tready  = \master_inst.i2c_master_inst.s_axis_data_tready_reg ;
  assign \master_inst.i2c_master_inst.scl_o  = \master_inst.i2c_master_inst.scl_o_reg ;
  assign \master_inst.i2c_master_inst.scl_t  = \master_inst.i2c_master_inst.scl_o_reg ;
  assign \master_inst.i2c_master_inst.sda_o  = \master_inst.i2c_master_inst.sda_o_reg ;
  assign \master_inst.i2c_master_inst.sda_t  = \master_inst.i2c_master_inst.sda_o_reg ;
  assign \master_inst.i2c_master_inst.state_reg [4] = 1'h0;
  assign \master_inst.bus_active_int  = \master_inst.i2c_master_inst.bus_active ;
  assign \master_inst.bus_control_int  = \master_inst.i2c_master_inst.bus_control ;
  assign \master_inst.busy_int  = \master_inst.i2c_master_inst.busy ;
  assign \master_inst.i2c_master_inst.clk  = \master_inst.clk ;
  assign \master_inst.data_out_int  = \master_inst.i2c_master_inst.m_axis_data_tdata ;
  assign \master_inst.data_out_last_int  = \master_inst.i2c_master_inst.m_axis_data_tlast ;
  assign \master_inst.i2c_master_inst.m_axis_data_tready  = \master_inst.data_out_ready_int ;
  assign \master_inst.data_out_valid_int  = \master_inst.i2c_master_inst.m_axis_data_tvalid ;
  assign \master_inst.missed_ack_int  = \master_inst.i2c_master_inst.missed_ack ;
  assign \master_inst.i2c_master_inst.prescale  = \master_inst.prescale_reg ;
  assign \master_inst.i2c_master_inst.rst  = \master_inst.rst ;
  assign \master_inst.i2c_master_inst.s_axis_cmd_address  = \master_inst.cmd_address_int ;
  assign \master_inst.i2c_master_inst.s_axis_cmd_read  = \master_inst.cmd_read_int ;
  assign \master_inst.cmd_ready_int  = \master_inst.i2c_master_inst.s_axis_cmd_ready ;
  assign \master_inst.i2c_master_inst.s_axis_cmd_start  = \master_inst.cmd_start_int ;
  assign \master_inst.i2c_master_inst.s_axis_cmd_stop  = \master_inst.cmd_stop_int ;
  assign \master_inst.i2c_master_inst.s_axis_cmd_valid  = \master_inst.cmd_valid_int ;
  assign \master_inst.i2c_master_inst.s_axis_cmd_write  = \master_inst.cmd_write_int ;
  assign \master_inst.i2c_master_inst.s_axis_cmd_write_multiple  = \master_inst.cmd_write_multiple_int ;
  assign \master_inst.i2c_master_inst.s_axis_data_tdata  = \master_inst.data_in_int ;
  assign \master_inst.i2c_master_inst.s_axis_data_tlast  = \master_inst.data_in_last_int ;
  assign \master_inst.data_in_ready_int  = \master_inst.i2c_master_inst.s_axis_data_tready ;
  assign \master_inst.i2c_master_inst.s_axis_data_tvalid  = \master_inst.data_in_valid_int ;
  assign \master_inst.i2c_master_inst.scl_i  = \master_inst.i2c_scl_i ;
  assign \master_inst.i2c_scl_o  = \master_inst.i2c_master_inst.scl_o ;
  assign \master_inst.i2c_scl_t  = \master_inst.i2c_master_inst.scl_t ;
  assign \master_inst.i2c_master_inst.sda_i  = \master_inst.i2c_sda_i ;
  assign \master_inst.i2c_sda_o  = \master_inst.i2c_master_inst.sda_o ;
  assign \master_inst.i2c_sda_t  = \master_inst.i2c_master_inst.sda_t ;
  assign \master_inst.i2c_master_inst.stop_on_idle  = 1'h0;
  assign _1504_[4:1] = \master_inst.genblk3.read_fifo_inst.wr_ptr_reg [4:1];
  assign _1505_[0] = _1504_[0];
  assign _1506_[4:1] = \master_inst.genblk3.read_fifo_inst.rd_ptr_reg [4:1];
  assign _1507_[0] = _1506_[0];
  assign \master_inst.genblk3.read_fifo_inst.bad_frame_reg  = 1'h0;
  assign \master_inst.genblk3.read_fifo_inst.empty  = \master_inst.genblk3.read_fifo_inst.status_empty ;
  assign \master_inst.genblk3.read_fifo_inst.full  = \master_inst.genblk3.read_fifo_inst.status_full ;
  assign \master_inst.genblk3.read_fifo_inst.good_frame_reg  = 1'h0;
  assign \master_inst.genblk3.read_fifo_inst.m_axis_tdata  = \master_inst.genblk3.read_fifo_inst.m_axis_pipe_reg[1] [7:0];
  assign \master_inst.genblk3.read_fifo_inst.m_axis_tdest  = 8'h00;
  assign \master_inst.genblk3.read_fifo_inst.m_axis_tid  = 8'h00;
  assign \master_inst.genblk3.read_fifo_inst.m_axis_tkeep  = 1'h1;
  assign \master_inst.genblk3.read_fifo_inst.m_axis_tlast  = \master_inst.genblk3.read_fifo_inst.m_axis_pipe_reg[1] [8];
  assign \master_inst.genblk3.read_fifo_inst.m_axis_tuser  = 1'h0;
  assign \master_inst.genblk3.read_fifo_inst.m_axis_tvalid  = \master_inst.genblk3.read_fifo_inst.m_axis_tvalid_pipe_reg [1];
  assign \master_inst.genblk3.read_fifo_inst.mem_read_data_valid_reg  = 1'h0;
  assign \master_inst.genblk3.read_fifo_inst.overflow_reg  = 1'h0;
  assign \master_inst.genblk3.read_fifo_inst.s_axis  = { \master_inst.genblk3.read_fifo_inst.s_axis_tlast , \master_inst.genblk3.read_fifo_inst.s_axis_tdata  };
  assign \master_inst.genblk3.read_fifo_inst.status_bad_frame  = 1'h0;
  assign \master_inst.genblk3.read_fifo_inst.status_good_frame  = 1'h0;
  assign \master_inst.genblk3.read_fifo_inst.status_overflow  = 1'h0;
  assign \master_inst.genblk3.read_fifo_inst.clk  = \master_inst.clk ;
  assign \master_inst.data_out  = \master_inst.genblk3.read_fifo_inst.m_axis_tdata ;
  assign \master_inst.data_out_last  = \master_inst.genblk3.read_fifo_inst.m_axis_tlast ;
  assign \master_inst.genblk3.read_fifo_inst.m_axis_tready  = \master_inst.data_out_ready_reg ;
  assign \master_inst.data_out_valid  = \master_inst.genblk3.read_fifo_inst.m_axis_tvalid ;
  assign \master_inst.genblk3.read_fifo_inst.rst  = \master_inst.rst ;
  assign \master_inst.genblk3.read_fifo_inst.s_axis_tdata  = \master_inst.data_out_int ;
  assign \master_inst.genblk3.read_fifo_inst.s_axis_tdest  = 8'h00;
  assign \master_inst.genblk3.read_fifo_inst.s_axis_tid  = 8'h00;
  assign \master_inst.genblk3.read_fifo_inst.s_axis_tkeep  = 1'h0;
  assign \master_inst.genblk3.read_fifo_inst.s_axis_tlast  = \master_inst.data_out_last_int ;
  assign \master_inst.data_out_ready_int  = \master_inst.genblk3.read_fifo_inst.s_axis_tready ;
  assign \master_inst.genblk3.read_fifo_inst.s_axis_tuser  = 1'h0;
  assign \master_inst.genblk3.read_fifo_inst.s_axis_tvalid  = \master_inst.data_out_valid_int ;
  assign _1126_[4:1] = \master_inst.genblk2.write_fifo_inst.wr_ptr_reg [4:1];
  assign _1127_[0] = _1126_[0];
  assign _1128_[4:1] = \master_inst.genblk2.write_fifo_inst.rd_ptr_reg [4:1];
  assign _1129_[0] = _1128_[0];
  assign \master_inst.genblk2.write_fifo_inst.bad_frame_reg  = 1'h0;
  assign \master_inst.genblk2.write_fifo_inst.empty  = \master_inst.genblk2.write_fifo_inst.status_empty ;
  assign \master_inst.genblk2.write_fifo_inst.full  = \master_inst.genblk2.write_fifo_inst.status_full ;
  assign \master_inst.genblk2.write_fifo_inst.good_frame_reg  = 1'h0;
  assign \master_inst.genblk2.write_fifo_inst.m_axis_tdata  = \master_inst.genblk2.write_fifo_inst.m_axis_pipe_reg[1] [7:0];
  assign \master_inst.genblk2.write_fifo_inst.m_axis_tdest  = 8'h00;
  assign \master_inst.genblk2.write_fifo_inst.m_axis_tid  = 8'h00;
  assign \master_inst.genblk2.write_fifo_inst.m_axis_tkeep  = 1'h1;
  assign \master_inst.genblk2.write_fifo_inst.m_axis_tlast  = \master_inst.genblk2.write_fifo_inst.m_axis_pipe_reg[1] [8];
  assign \master_inst.genblk2.write_fifo_inst.m_axis_tuser  = 1'h0;
  assign \master_inst.genblk2.write_fifo_inst.m_axis_tvalid  = \master_inst.genblk2.write_fifo_inst.m_axis_tvalid_pipe_reg [1];
  assign \master_inst.genblk2.write_fifo_inst.mem_read_data_valid_reg  = 1'h0;
  assign \master_inst.genblk2.write_fifo_inst.overflow_reg  = 1'h0;
  assign \master_inst.genblk2.write_fifo_inst.s_axis  = { \master_inst.genblk2.write_fifo_inst.s_axis_tlast , \master_inst.genblk2.write_fifo_inst.s_axis_tdata  };
  assign \master_inst.genblk2.write_fifo_inst.status_bad_frame  = 1'h0;
  assign \master_inst.genblk2.write_fifo_inst.status_good_frame  = 1'h0;
  assign \master_inst.genblk2.write_fifo_inst.status_overflow  = 1'h0;
  assign \master_inst.genblk2.write_fifo_inst.clk  = \master_inst.clk ;
  assign \master_inst.data_in_int  = \master_inst.genblk2.write_fifo_inst.m_axis_tdata ;
  assign \master_inst.data_in_last_int  = \master_inst.genblk2.write_fifo_inst.m_axis_tlast ;
  assign \master_inst.genblk2.write_fifo_inst.m_axis_tready  = \master_inst.data_in_ready_int ;
  assign \master_inst.data_in_valid_int  = \master_inst.genblk2.write_fifo_inst.m_axis_tvalid ;
  assign \master_inst.genblk2.write_fifo_inst.rst  = \master_inst.rst ;
  assign \master_inst.genblk2.write_fifo_inst.s_axis_tdata  = \master_inst.data_in_reg ;
  assign \master_inst.genblk2.write_fifo_inst.s_axis_tdest  = 8'h00;
  assign \master_inst.genblk2.write_fifo_inst.s_axis_tid  = 8'h00;
  assign \master_inst.genblk2.write_fifo_inst.s_axis_tkeep  = 1'h0;
  assign \master_inst.genblk2.write_fifo_inst.s_axis_tlast  = \master_inst.data_in_last_reg ;
  assign \master_inst.data_in_ready  = \master_inst.genblk2.write_fifo_inst.s_axis_tready ;
  assign \master_inst.genblk2.write_fifo_inst.s_axis_tuser  = 1'h0;
  assign \master_inst.genblk2.write_fifo_inst.s_axis_tvalid  = \master_inst.data_in_valid_reg ;
  assign _0748_[4:1] = \master_inst.genblk1.cmd_fifo_inst.wr_ptr_reg [4:1];
  assign _0749_[0] = _0748_[0];
  assign _0750_[4:1] = \master_inst.genblk1.cmd_fifo_inst.rd_ptr_reg [4:1];
  assign _0751_[0] = _0750_[0];
  assign \master_inst.genblk1.cmd_fifo_inst.bad_frame_reg  = 1'h0;
  assign \master_inst.genblk1.cmd_fifo_inst.empty  = \master_inst.genblk1.cmd_fifo_inst.status_empty ;
  assign \master_inst.genblk1.cmd_fifo_inst.full  = \master_inst.genblk1.cmd_fifo_inst.status_full ;
  assign \master_inst.genblk1.cmd_fifo_inst.good_frame_reg  = 1'h0;
  assign \master_inst.genblk1.cmd_fifo_inst.m_axis_tdata  = \master_inst.genblk1.cmd_fifo_inst.m_axis_pipe_reg[1] ;
  assign \master_inst.genblk1.cmd_fifo_inst.m_axis_tdest  = 8'h00;
  assign \master_inst.genblk1.cmd_fifo_inst.m_axis_tid  = 8'h00;
  assign \master_inst.genblk1.cmd_fifo_inst.m_axis_tkeep  = 1'h1;
  assign \master_inst.genblk1.cmd_fifo_inst.m_axis_tlast  = 1'h1;
  assign \master_inst.genblk1.cmd_fifo_inst.m_axis_tuser  = 1'h0;
  assign \master_inst.genblk1.cmd_fifo_inst.m_axis_tvalid  = \master_inst.genblk1.cmd_fifo_inst.m_axis_tvalid_pipe_reg [1];
  assign \master_inst.genblk1.cmd_fifo_inst.mem_read_data_valid_reg  = 1'h0;
  assign \master_inst.genblk1.cmd_fifo_inst.overflow_reg  = 1'h0;
  assign \master_inst.genblk1.cmd_fifo_inst.s_axis  = \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata ;
  assign \master_inst.genblk1.cmd_fifo_inst.status_bad_frame  = 1'h0;
  assign \master_inst.genblk1.cmd_fifo_inst.status_good_frame  = 1'h0;
  assign \master_inst.genblk1.cmd_fifo_inst.status_overflow  = 1'h0;
  assign \master_inst.genblk1.cmd_fifo_inst.clk  = \master_inst.clk ;
  assign { \master_inst.cmd_address_int , \master_inst.cmd_start_int , \master_inst.cmd_read_int , \master_inst.cmd_write_int , \master_inst.cmd_write_multiple_int , \master_inst.cmd_stop_int  } = \master_inst.genblk1.cmd_fifo_inst.m_axis_tdata ;
  assign \master_inst.genblk1.cmd_fifo_inst.m_axis_tready  = \master_inst.cmd_ready_int ;
  assign \master_inst.cmd_valid_int  = \master_inst.genblk1.cmd_fifo_inst.m_axis_tvalid ;
  assign \master_inst.genblk1.cmd_fifo_inst.rst  = \master_inst.rst ;
  assign \master_inst.genblk1.cmd_fifo_inst.s_axis_tdata  = { \master_inst.cmd_address_reg , \master_inst.cmd_start_reg , \master_inst.cmd_read_reg , \master_inst.cmd_write_reg , \master_inst.cmd_write_multiple_reg , \master_inst.cmd_stop_reg  };
  assign \master_inst.genblk1.cmd_fifo_inst.s_axis_tdest  = 8'h00;
  assign \master_inst.genblk1.cmd_fifo_inst.s_axis_tid  = 8'h00;
  assign \master_inst.genblk1.cmd_fifo_inst.s_axis_tkeep  = 1'h0;
  assign \master_inst.genblk1.cmd_fifo_inst.s_axis_tlast  = 1'h0;
  assign \master_inst.cmd_ready  = \master_inst.genblk1.cmd_fifo_inst.s_axis_tready ;
  assign \master_inst.genblk1.cmd_fifo_inst.s_axis_tuser  = 1'h0;
  assign \master_inst.genblk1.cmd_fifo_inst.s_axis_tvalid  = \master_inst.cmd_valid_reg ;
  assign \master_inst.clk  = clk;
  assign flags = \master_inst.flags ;
  assign \master_inst.i2c_scl_i  = scl_i;
  assign scl_o = \master_inst.i2c_scl_o ;
  assign scl_oen_o = \master_inst.i2c_scl_t ;
  assign \master_inst.i2c_sda_i  = sda_i;
  assign sda_o = \master_inst.i2c_sda_o ;
  assign sda_oen_o = \master_inst.i2c_sda_t ;
  assign \master_inst.rst  = rst;
  assign wbs_ack_o = \master_inst.wbs_ack_o ;
  assign \master_inst.wbs_adr_i  = PADDR[3:1];
  assign \master_inst.wbs_cyc_i  = wbs_cyc_i;
  assign \master_inst.wbs_dat_i  = PWDATA[15:0];
  assign wbs_dat_o = \master_inst.wbs_dat_o ;
  assign \master_inst.wbs_sel_i  = 2'h3;
  assign \master_inst.wbs_stb_i  = wbs_stb_i;
  assign \master_inst.wbs_we_i  = PWRITE;
endmodule
