

================================================================
== Vivado HLS Report for 'copy_input_weight'
================================================================
* Date:           Thu Jul 29 20:17:32 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Yolo_demo
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.166|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+-----+-----+-----+-----+---------+
        |                              |                   |  Latency  |  Interval | Pipeline|
        |           Instance           |       Module      | min | max | min | max |   Type  |
        +------------------------------+-------------------+-----+-----+-----+-----+---------+
        |grp_input_load_fu_557         |input_load         |    ?|    ?|    ?|    ?|   none  |
        |grp_weight_load_reorg_fu_614  |weight_load_reorg  |    ?|    ?|    ?|    ?|   none  |
        +------------------------------+-------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     91|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      4|    2664|   7179|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    138|
|Register         |        -|      -|     103|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      4|    2767|   7408|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      1|       2|     13|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------+-------------------+---------+-------+------+------+
    |           Instance           |       Module      | BRAM_18K| DSP48E|  FF  |  LUT |
    +------------------------------+-------------------+---------+-------+------+------+
    |grp_input_load_fu_557         |input_load         |        0|      4|  1806|  3792|
    |grp_weight_load_reorg_fu_614  |weight_load_reorg  |        2|      0|   858|  3387|
    +------------------------------+-------------------+---------+-------+------+------+
    |Total                         |                   |        2|      4|  2664|  7179|
    +------------------------------+-------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |tmp_fu_889_p2                    |     -    |      0|  0|  39|          32|          32|
    |tmp_s_fu_895_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state3_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |TN_MIN_fu_901_p3                 |  select  |      0|  0|  32|           1|          32|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0|  91|          66|          97|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  21|          4|    1|          4|
    |ap_phi_mux_write_flag_phi_fu_551_p4  |   9|          2|   32|         64|
    |ap_return                            |   9|          2|   32|         64|
    |m_axi_Weight_ARVALID                 |   9|          2|    1|          2|
    |m_axi_Weight_RREADY                  |   9|          2|    1|          2|
    |m_axi_input1_ARVALID                 |   9|          2|    1|          2|
    |m_axi_input1_RREADY                  |   9|          2|    1|          2|
    |m_axi_input2_ARVALID                 |   9|          2|    1|          2|
    |m_axi_input2_RREADY                  |   9|          2|    1|          2|
    |m_axi_input3_ARVALID                 |   9|          2|    1|          2|
    |m_axi_input3_RREADY                  |   9|          2|    1|          2|
    |m_axi_input_r_ARVALID                |   9|          2|    1|          2|
    |m_axi_input_r_RREADY                 |   9|          2|    1|          2|
    |write_flag_reg_548                   |   9|          2|   32|         64|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 138|         30|  107|        216|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |TN_MIN_reg_1024                            |  32|   0|   32|          0|
    |ap_CS_fsm                                  |   3|   0|    3|          0|
    |ap_return_preg                             |  32|   0|   32|          0|
    |grp_input_load_fu_557_ap_start_reg         |   1|   0|    1|          0|
    |grp_weight_load_reorg_fu_614_ap_start_reg  |   1|   0|    1|          0|
    |tmp_89_reg_1030                            |   2|   0|    2|          0|
    |write_flag_reg_548                         |  32|   0|   32|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 103|   0|  103|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |  copy_input_weight | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |  copy_input_weight | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |  copy_input_weight | return value |
|ap_done                      | out |    1| ap_ctrl_hs |  copy_input_weight | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |  copy_input_weight | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |  copy_input_weight | return value |
|ap_return                    | out |   32| ap_ctrl_hs |  copy_input_weight | return value |
|m_axi_input_r_AWVALID        | out |    1|    m_axi   |       input_r      |    pointer   |
|m_axi_input_r_AWREADY        |  in |    1|    m_axi   |       input_r      |    pointer   |
|m_axi_input_r_AWADDR         | out |   32|    m_axi   |       input_r      |    pointer   |
|m_axi_input_r_AWID           | out |    1|    m_axi   |       input_r      |    pointer   |
|m_axi_input_r_AWLEN          | out |   32|    m_axi   |       input_r      |    pointer   |
|m_axi_input_r_AWSIZE         | out |    3|    m_axi   |       input_r      |    pointer   |
|m_axi_input_r_AWBURST        | out |    2|    m_axi   |       input_r      |    pointer   |
|m_axi_input_r_AWLOCK         | out |    2|    m_axi   |       input_r      |    pointer   |
|m_axi_input_r_AWCACHE        | out |    4|    m_axi   |       input_r      |    pointer   |
|m_axi_input_r_AWPROT         | out |    3|    m_axi   |       input_r      |    pointer   |
|m_axi_input_r_AWQOS          | out |    4|    m_axi   |       input_r      |    pointer   |
|m_axi_input_r_AWREGION       | out |    4|    m_axi   |       input_r      |    pointer   |
|m_axi_input_r_AWUSER         | out |    1|    m_axi   |       input_r      |    pointer   |
|m_axi_input_r_WVALID         | out |    1|    m_axi   |       input_r      |    pointer   |
|m_axi_input_r_WREADY         |  in |    1|    m_axi   |       input_r      |    pointer   |
|m_axi_input_r_WDATA          | out |   32|    m_axi   |       input_r      |    pointer   |
|m_axi_input_r_WSTRB          | out |    4|    m_axi   |       input_r      |    pointer   |
|m_axi_input_r_WLAST          | out |    1|    m_axi   |       input_r      |    pointer   |
|m_axi_input_r_WID            | out |    1|    m_axi   |       input_r      |    pointer   |
|m_axi_input_r_WUSER          | out |    1|    m_axi   |       input_r      |    pointer   |
|m_axi_input_r_ARVALID        | out |    1|    m_axi   |       input_r      |    pointer   |
|m_axi_input_r_ARREADY        |  in |    1|    m_axi   |       input_r      |    pointer   |
|m_axi_input_r_ARADDR         | out |   32|    m_axi   |       input_r      |    pointer   |
|m_axi_input_r_ARID           | out |    1|    m_axi   |       input_r      |    pointer   |
|m_axi_input_r_ARLEN          | out |   32|    m_axi   |       input_r      |    pointer   |
|m_axi_input_r_ARSIZE         | out |    3|    m_axi   |       input_r      |    pointer   |
|m_axi_input_r_ARBURST        | out |    2|    m_axi   |       input_r      |    pointer   |
|m_axi_input_r_ARLOCK         | out |    2|    m_axi   |       input_r      |    pointer   |
|m_axi_input_r_ARCACHE        | out |    4|    m_axi   |       input_r      |    pointer   |
|m_axi_input_r_ARPROT         | out |    3|    m_axi   |       input_r      |    pointer   |
|m_axi_input_r_ARQOS          | out |    4|    m_axi   |       input_r      |    pointer   |
|m_axi_input_r_ARREGION       | out |    4|    m_axi   |       input_r      |    pointer   |
|m_axi_input_r_ARUSER         | out |    1|    m_axi   |       input_r      |    pointer   |
|m_axi_input_r_RVALID         |  in |    1|    m_axi   |       input_r      |    pointer   |
|m_axi_input_r_RREADY         | out |    1|    m_axi   |       input_r      |    pointer   |
|m_axi_input_r_RDATA          |  in |   32|    m_axi   |       input_r      |    pointer   |
|m_axi_input_r_RLAST          |  in |    1|    m_axi   |       input_r      |    pointer   |
|m_axi_input_r_RID            |  in |    1|    m_axi   |       input_r      |    pointer   |
|m_axi_input_r_RUSER          |  in |    1|    m_axi   |       input_r      |    pointer   |
|m_axi_input_r_RRESP          |  in |    2|    m_axi   |       input_r      |    pointer   |
|m_axi_input_r_BVALID         |  in |    1|    m_axi   |       input_r      |    pointer   |
|m_axi_input_r_BREADY         | out |    1|    m_axi   |       input_r      |    pointer   |
|m_axi_input_r_BRESP          |  in |    2|    m_axi   |       input_r      |    pointer   |
|m_axi_input_r_BID            |  in |    1|    m_axi   |       input_r      |    pointer   |
|m_axi_input_r_BUSER          |  in |    1|    m_axi   |       input_r      |    pointer   |
|input_offset                 |  in |   30|   ap_none  |    input_offset    |    scalar    |
|m_axi_input1_AWVALID         | out |    1|    m_axi   |       input1       |    pointer   |
|m_axi_input1_AWREADY         |  in |    1|    m_axi   |       input1       |    pointer   |
|m_axi_input1_AWADDR          | out |   32|    m_axi   |       input1       |    pointer   |
|m_axi_input1_AWID            | out |    1|    m_axi   |       input1       |    pointer   |
|m_axi_input1_AWLEN           | out |   32|    m_axi   |       input1       |    pointer   |
|m_axi_input1_AWSIZE          | out |    3|    m_axi   |       input1       |    pointer   |
|m_axi_input1_AWBURST         | out |    2|    m_axi   |       input1       |    pointer   |
|m_axi_input1_AWLOCK          | out |    2|    m_axi   |       input1       |    pointer   |
|m_axi_input1_AWCACHE         | out |    4|    m_axi   |       input1       |    pointer   |
|m_axi_input1_AWPROT          | out |    3|    m_axi   |       input1       |    pointer   |
|m_axi_input1_AWQOS           | out |    4|    m_axi   |       input1       |    pointer   |
|m_axi_input1_AWREGION        | out |    4|    m_axi   |       input1       |    pointer   |
|m_axi_input1_AWUSER          | out |    1|    m_axi   |       input1       |    pointer   |
|m_axi_input1_WVALID          | out |    1|    m_axi   |       input1       |    pointer   |
|m_axi_input1_WREADY          |  in |    1|    m_axi   |       input1       |    pointer   |
|m_axi_input1_WDATA           | out |   32|    m_axi   |       input1       |    pointer   |
|m_axi_input1_WSTRB           | out |    4|    m_axi   |       input1       |    pointer   |
|m_axi_input1_WLAST           | out |    1|    m_axi   |       input1       |    pointer   |
|m_axi_input1_WID             | out |    1|    m_axi   |       input1       |    pointer   |
|m_axi_input1_WUSER           | out |    1|    m_axi   |       input1       |    pointer   |
|m_axi_input1_ARVALID         | out |    1|    m_axi   |       input1       |    pointer   |
|m_axi_input1_ARREADY         |  in |    1|    m_axi   |       input1       |    pointer   |
|m_axi_input1_ARADDR          | out |   32|    m_axi   |       input1       |    pointer   |
|m_axi_input1_ARID            | out |    1|    m_axi   |       input1       |    pointer   |
|m_axi_input1_ARLEN           | out |   32|    m_axi   |       input1       |    pointer   |
|m_axi_input1_ARSIZE          | out |    3|    m_axi   |       input1       |    pointer   |
|m_axi_input1_ARBURST         | out |    2|    m_axi   |       input1       |    pointer   |
|m_axi_input1_ARLOCK          | out |    2|    m_axi   |       input1       |    pointer   |
|m_axi_input1_ARCACHE         | out |    4|    m_axi   |       input1       |    pointer   |
|m_axi_input1_ARPROT          | out |    3|    m_axi   |       input1       |    pointer   |
|m_axi_input1_ARQOS           | out |    4|    m_axi   |       input1       |    pointer   |
|m_axi_input1_ARREGION        | out |    4|    m_axi   |       input1       |    pointer   |
|m_axi_input1_ARUSER          | out |    1|    m_axi   |       input1       |    pointer   |
|m_axi_input1_RVALID          |  in |    1|    m_axi   |       input1       |    pointer   |
|m_axi_input1_RREADY          | out |    1|    m_axi   |       input1       |    pointer   |
|m_axi_input1_RDATA           |  in |   32|    m_axi   |       input1       |    pointer   |
|m_axi_input1_RLAST           |  in |    1|    m_axi   |       input1       |    pointer   |
|m_axi_input1_RID             |  in |    1|    m_axi   |       input1       |    pointer   |
|m_axi_input1_RUSER           |  in |    1|    m_axi   |       input1       |    pointer   |
|m_axi_input1_RRESP           |  in |    2|    m_axi   |       input1       |    pointer   |
|m_axi_input1_BVALID          |  in |    1|    m_axi   |       input1       |    pointer   |
|m_axi_input1_BREADY          | out |    1|    m_axi   |       input1       |    pointer   |
|m_axi_input1_BRESP           |  in |    2|    m_axi   |       input1       |    pointer   |
|m_axi_input1_BID             |  in |    1|    m_axi   |       input1       |    pointer   |
|m_axi_input1_BUSER           |  in |    1|    m_axi   |       input1       |    pointer   |
|input1_offset                |  in |   30|   ap_none  |    input1_offset   |    scalar    |
|m_axi_input2_AWVALID         | out |    1|    m_axi   |       input2       |    pointer   |
|m_axi_input2_AWREADY         |  in |    1|    m_axi   |       input2       |    pointer   |
|m_axi_input2_AWADDR          | out |   32|    m_axi   |       input2       |    pointer   |
|m_axi_input2_AWID            | out |    1|    m_axi   |       input2       |    pointer   |
|m_axi_input2_AWLEN           | out |   32|    m_axi   |       input2       |    pointer   |
|m_axi_input2_AWSIZE          | out |    3|    m_axi   |       input2       |    pointer   |
|m_axi_input2_AWBURST         | out |    2|    m_axi   |       input2       |    pointer   |
|m_axi_input2_AWLOCK          | out |    2|    m_axi   |       input2       |    pointer   |
|m_axi_input2_AWCACHE         | out |    4|    m_axi   |       input2       |    pointer   |
|m_axi_input2_AWPROT          | out |    3|    m_axi   |       input2       |    pointer   |
|m_axi_input2_AWQOS           | out |    4|    m_axi   |       input2       |    pointer   |
|m_axi_input2_AWREGION        | out |    4|    m_axi   |       input2       |    pointer   |
|m_axi_input2_AWUSER          | out |    1|    m_axi   |       input2       |    pointer   |
|m_axi_input2_WVALID          | out |    1|    m_axi   |       input2       |    pointer   |
|m_axi_input2_WREADY          |  in |    1|    m_axi   |       input2       |    pointer   |
|m_axi_input2_WDATA           | out |   32|    m_axi   |       input2       |    pointer   |
|m_axi_input2_WSTRB           | out |    4|    m_axi   |       input2       |    pointer   |
|m_axi_input2_WLAST           | out |    1|    m_axi   |       input2       |    pointer   |
|m_axi_input2_WID             | out |    1|    m_axi   |       input2       |    pointer   |
|m_axi_input2_WUSER           | out |    1|    m_axi   |       input2       |    pointer   |
|m_axi_input2_ARVALID         | out |    1|    m_axi   |       input2       |    pointer   |
|m_axi_input2_ARREADY         |  in |    1|    m_axi   |       input2       |    pointer   |
|m_axi_input2_ARADDR          | out |   32|    m_axi   |       input2       |    pointer   |
|m_axi_input2_ARID            | out |    1|    m_axi   |       input2       |    pointer   |
|m_axi_input2_ARLEN           | out |   32|    m_axi   |       input2       |    pointer   |
|m_axi_input2_ARSIZE          | out |    3|    m_axi   |       input2       |    pointer   |
|m_axi_input2_ARBURST         | out |    2|    m_axi   |       input2       |    pointer   |
|m_axi_input2_ARLOCK          | out |    2|    m_axi   |       input2       |    pointer   |
|m_axi_input2_ARCACHE         | out |    4|    m_axi   |       input2       |    pointer   |
|m_axi_input2_ARPROT          | out |    3|    m_axi   |       input2       |    pointer   |
|m_axi_input2_ARQOS           | out |    4|    m_axi   |       input2       |    pointer   |
|m_axi_input2_ARREGION        | out |    4|    m_axi   |       input2       |    pointer   |
|m_axi_input2_ARUSER          | out |    1|    m_axi   |       input2       |    pointer   |
|m_axi_input2_RVALID          |  in |    1|    m_axi   |       input2       |    pointer   |
|m_axi_input2_RREADY          | out |    1|    m_axi   |       input2       |    pointer   |
|m_axi_input2_RDATA           |  in |   32|    m_axi   |       input2       |    pointer   |
|m_axi_input2_RLAST           |  in |    1|    m_axi   |       input2       |    pointer   |
|m_axi_input2_RID             |  in |    1|    m_axi   |       input2       |    pointer   |
|m_axi_input2_RUSER           |  in |    1|    m_axi   |       input2       |    pointer   |
|m_axi_input2_RRESP           |  in |    2|    m_axi   |       input2       |    pointer   |
|m_axi_input2_BVALID          |  in |    1|    m_axi   |       input2       |    pointer   |
|m_axi_input2_BREADY          | out |    1|    m_axi   |       input2       |    pointer   |
|m_axi_input2_BRESP           |  in |    2|    m_axi   |       input2       |    pointer   |
|m_axi_input2_BID             |  in |    1|    m_axi   |       input2       |    pointer   |
|m_axi_input2_BUSER           |  in |    1|    m_axi   |       input2       |    pointer   |
|input2_offset                |  in |   30|   ap_none  |    input2_offset   |    scalar    |
|m_axi_input3_AWVALID         | out |    1|    m_axi   |       input3       |    pointer   |
|m_axi_input3_AWREADY         |  in |    1|    m_axi   |       input3       |    pointer   |
|m_axi_input3_AWADDR          | out |   32|    m_axi   |       input3       |    pointer   |
|m_axi_input3_AWID            | out |    1|    m_axi   |       input3       |    pointer   |
|m_axi_input3_AWLEN           | out |   32|    m_axi   |       input3       |    pointer   |
|m_axi_input3_AWSIZE          | out |    3|    m_axi   |       input3       |    pointer   |
|m_axi_input3_AWBURST         | out |    2|    m_axi   |       input3       |    pointer   |
|m_axi_input3_AWLOCK          | out |    2|    m_axi   |       input3       |    pointer   |
|m_axi_input3_AWCACHE         | out |    4|    m_axi   |       input3       |    pointer   |
|m_axi_input3_AWPROT          | out |    3|    m_axi   |       input3       |    pointer   |
|m_axi_input3_AWQOS           | out |    4|    m_axi   |       input3       |    pointer   |
|m_axi_input3_AWREGION        | out |    4|    m_axi   |       input3       |    pointer   |
|m_axi_input3_AWUSER          | out |    1|    m_axi   |       input3       |    pointer   |
|m_axi_input3_WVALID          | out |    1|    m_axi   |       input3       |    pointer   |
|m_axi_input3_WREADY          |  in |    1|    m_axi   |       input3       |    pointer   |
|m_axi_input3_WDATA           | out |   32|    m_axi   |       input3       |    pointer   |
|m_axi_input3_WSTRB           | out |    4|    m_axi   |       input3       |    pointer   |
|m_axi_input3_WLAST           | out |    1|    m_axi   |       input3       |    pointer   |
|m_axi_input3_WID             | out |    1|    m_axi   |       input3       |    pointer   |
|m_axi_input3_WUSER           | out |    1|    m_axi   |       input3       |    pointer   |
|m_axi_input3_ARVALID         | out |    1|    m_axi   |       input3       |    pointer   |
|m_axi_input3_ARREADY         |  in |    1|    m_axi   |       input3       |    pointer   |
|m_axi_input3_ARADDR          | out |   32|    m_axi   |       input3       |    pointer   |
|m_axi_input3_ARID            | out |    1|    m_axi   |       input3       |    pointer   |
|m_axi_input3_ARLEN           | out |   32|    m_axi   |       input3       |    pointer   |
|m_axi_input3_ARSIZE          | out |    3|    m_axi   |       input3       |    pointer   |
|m_axi_input3_ARBURST         | out |    2|    m_axi   |       input3       |    pointer   |
|m_axi_input3_ARLOCK          | out |    2|    m_axi   |       input3       |    pointer   |
|m_axi_input3_ARCACHE         | out |    4|    m_axi   |       input3       |    pointer   |
|m_axi_input3_ARPROT          | out |    3|    m_axi   |       input3       |    pointer   |
|m_axi_input3_ARQOS           | out |    4|    m_axi   |       input3       |    pointer   |
|m_axi_input3_ARREGION        | out |    4|    m_axi   |       input3       |    pointer   |
|m_axi_input3_ARUSER          | out |    1|    m_axi   |       input3       |    pointer   |
|m_axi_input3_RVALID          |  in |    1|    m_axi   |       input3       |    pointer   |
|m_axi_input3_RREADY          | out |    1|    m_axi   |       input3       |    pointer   |
|m_axi_input3_RDATA           |  in |   32|    m_axi   |       input3       |    pointer   |
|m_axi_input3_RLAST           |  in |    1|    m_axi   |       input3       |    pointer   |
|m_axi_input3_RID             |  in |    1|    m_axi   |       input3       |    pointer   |
|m_axi_input3_RUSER           |  in |    1|    m_axi   |       input3       |    pointer   |
|m_axi_input3_RRESP           |  in |    2|    m_axi   |       input3       |    pointer   |
|m_axi_input3_BVALID          |  in |    1|    m_axi   |       input3       |    pointer   |
|m_axi_input3_BREADY          | out |    1|    m_axi   |       input3       |    pointer   |
|m_axi_input3_BRESP           |  in |    2|    m_axi   |       input3       |    pointer   |
|m_axi_input3_BID             |  in |    1|    m_axi   |       input3       |    pointer   |
|m_axi_input3_BUSER           |  in |    1|    m_axi   |       input3       |    pointer   |
|input3_offset                |  in |   30|   ap_none  |    input3_offset   |    scalar    |
|m_axi_Weight_AWVALID         | out |    1|    m_axi   |       Weight       |    pointer   |
|m_axi_Weight_AWREADY         |  in |    1|    m_axi   |       Weight       |    pointer   |
|m_axi_Weight_AWADDR          | out |   32|    m_axi   |       Weight       |    pointer   |
|m_axi_Weight_AWID            | out |    1|    m_axi   |       Weight       |    pointer   |
|m_axi_Weight_AWLEN           | out |   32|    m_axi   |       Weight       |    pointer   |
|m_axi_Weight_AWSIZE          | out |    3|    m_axi   |       Weight       |    pointer   |
|m_axi_Weight_AWBURST         | out |    2|    m_axi   |       Weight       |    pointer   |
|m_axi_Weight_AWLOCK          | out |    2|    m_axi   |       Weight       |    pointer   |
|m_axi_Weight_AWCACHE         | out |    4|    m_axi   |       Weight       |    pointer   |
|m_axi_Weight_AWPROT          | out |    3|    m_axi   |       Weight       |    pointer   |
|m_axi_Weight_AWQOS           | out |    4|    m_axi   |       Weight       |    pointer   |
|m_axi_Weight_AWREGION        | out |    4|    m_axi   |       Weight       |    pointer   |
|m_axi_Weight_AWUSER          | out |    1|    m_axi   |       Weight       |    pointer   |
|m_axi_Weight_WVALID          | out |    1|    m_axi   |       Weight       |    pointer   |
|m_axi_Weight_WREADY          |  in |    1|    m_axi   |       Weight       |    pointer   |
|m_axi_Weight_WDATA           | out |   32|    m_axi   |       Weight       |    pointer   |
|m_axi_Weight_WSTRB           | out |    4|    m_axi   |       Weight       |    pointer   |
|m_axi_Weight_WLAST           | out |    1|    m_axi   |       Weight       |    pointer   |
|m_axi_Weight_WID             | out |    1|    m_axi   |       Weight       |    pointer   |
|m_axi_Weight_WUSER           | out |    1|    m_axi   |       Weight       |    pointer   |
|m_axi_Weight_ARVALID         | out |    1|    m_axi   |       Weight       |    pointer   |
|m_axi_Weight_ARREADY         |  in |    1|    m_axi   |       Weight       |    pointer   |
|m_axi_Weight_ARADDR          | out |   32|    m_axi   |       Weight       |    pointer   |
|m_axi_Weight_ARID            | out |    1|    m_axi   |       Weight       |    pointer   |
|m_axi_Weight_ARLEN           | out |   32|    m_axi   |       Weight       |    pointer   |
|m_axi_Weight_ARSIZE          | out |    3|    m_axi   |       Weight       |    pointer   |
|m_axi_Weight_ARBURST         | out |    2|    m_axi   |       Weight       |    pointer   |
|m_axi_Weight_ARLOCK          | out |    2|    m_axi   |       Weight       |    pointer   |
|m_axi_Weight_ARCACHE         | out |    4|    m_axi   |       Weight       |    pointer   |
|m_axi_Weight_ARPROT          | out |    3|    m_axi   |       Weight       |    pointer   |
|m_axi_Weight_ARQOS           | out |    4|    m_axi   |       Weight       |    pointer   |
|m_axi_Weight_ARREGION        | out |    4|    m_axi   |       Weight       |    pointer   |
|m_axi_Weight_ARUSER          | out |    1|    m_axi   |       Weight       |    pointer   |
|m_axi_Weight_RVALID          |  in |    1|    m_axi   |       Weight       |    pointer   |
|m_axi_Weight_RREADY          | out |    1|    m_axi   |       Weight       |    pointer   |
|m_axi_Weight_RDATA           |  in |   32|    m_axi   |       Weight       |    pointer   |
|m_axi_Weight_RLAST           |  in |    1|    m_axi   |       Weight       |    pointer   |
|m_axi_Weight_RID             |  in |    1|    m_axi   |       Weight       |    pointer   |
|m_axi_Weight_RUSER           |  in |    1|    m_axi   |       Weight       |    pointer   |
|m_axi_Weight_RRESP           |  in |    2|    m_axi   |       Weight       |    pointer   |
|m_axi_Weight_BVALID          |  in |    1|    m_axi   |       Weight       |    pointer   |
|m_axi_Weight_BREADY          | out |    1|    m_axi   |       Weight       |    pointer   |
|m_axi_Weight_BRESP           |  in |    2|    m_axi   |       Weight       |    pointer   |
|m_axi_Weight_BID             |  in |    1|    m_axi   |       Weight       |    pointer   |
|m_axi_Weight_BUSER           |  in |    1|    m_axi   |       Weight       |    pointer   |
|Weight_offset                |  in |   30|   ap_none  |    Weight_offset   |    scalar    |
|InFM_num                     |  in |   32|   ap_none  |      InFM_num      |    scalar    |
|Input_w                      |  in |   32|   ap_none  |       Input_w      |    scalar    |
|Input_h                      |  in |   32|   ap_none  |       Input_h      |    scalar    |
|Kernel_size                  |  in |   32|   ap_none  |     Kernel_size    |    scalar    |
|Kernel_stride                |  in |   32|   ap_none  |    Kernel_stride   |    scalar    |
|r                            |  in |   32|   ap_none  |          r         |    scalar    |
|c                            |  in |   32|   ap_none  |          c         |    scalar    |
|m                            |  in |   32|   ap_none  |          m         |    scalar    |
|n                            |  in |   32|   ap_none  |          n         |    scalar    |
|TM_MIN                       |  in |   32|   ap_none  |       TM_MIN       |    scalar    |
|TN                           |  in |   32|   ap_none  |         TN         |    scalar    |
|TRow                         |  in |    8|   ap_none  |        TRow        |    scalar    |
|TCol                         |  in |    8|   ap_none  |        TCol        |    scalar    |
|Padding                      |  in |   32|   ap_none  |       Padding      |    scalar    |
|input_buffer_0_address0      | out |   12|  ap_memory |   input_buffer_0   |     array    |
|input_buffer_0_ce0           | out |    1|  ap_memory |   input_buffer_0   |     array    |
|input_buffer_0_we0           | out |    1|  ap_memory |   input_buffer_0   |     array    |
|input_buffer_0_d0            | out |   16|  ap_memory |   input_buffer_0   |     array    |
|input_buffer_1_address0      | out |   12|  ap_memory |   input_buffer_1   |     array    |
|input_buffer_1_ce0           | out |    1|  ap_memory |   input_buffer_1   |     array    |
|input_buffer_1_we0           | out |    1|  ap_memory |   input_buffer_1   |     array    |
|input_buffer_1_d0            | out |   16|  ap_memory |   input_buffer_1   |     array    |
|input_buffer_2_address0      | out |   12|  ap_memory |   input_buffer_2   |     array    |
|input_buffer_2_ce0           | out |    1|  ap_memory |   input_buffer_2   |     array    |
|input_buffer_2_we0           | out |    1|  ap_memory |   input_buffer_2   |     array    |
|input_buffer_2_d0            | out |   16|  ap_memory |   input_buffer_2   |     array    |
|input_buffer_3_address0      | out |   12|  ap_memory |   input_buffer_3   |     array    |
|input_buffer_3_ce0           | out |    1|  ap_memory |   input_buffer_3   |     array    |
|input_buffer_3_we0           | out |    1|  ap_memory |   input_buffer_3   |     array    |
|input_buffer_3_d0            | out |   16|  ap_memory |   input_buffer_3   |     array    |
|weight_buffer_0_0_address0   | out |    4|  ap_memory |  weight_buffer_0_0 |     array    |
|weight_buffer_0_0_ce0        | out |    1|  ap_memory |  weight_buffer_0_0 |     array    |
|weight_buffer_0_0_we0        | out |    1|  ap_memory |  weight_buffer_0_0 |     array    |
|weight_buffer_0_0_d0         | out |   16|  ap_memory |  weight_buffer_0_0 |     array    |
|weight_buffer_0_1_address0   | out |    4|  ap_memory |  weight_buffer_0_1 |     array    |
|weight_buffer_0_1_ce0        | out |    1|  ap_memory |  weight_buffer_0_1 |     array    |
|weight_buffer_0_1_we0        | out |    1|  ap_memory |  weight_buffer_0_1 |     array    |
|weight_buffer_0_1_d0         | out |   16|  ap_memory |  weight_buffer_0_1 |     array    |
|weight_buffer_0_2_address0   | out |    4|  ap_memory |  weight_buffer_0_2 |     array    |
|weight_buffer_0_2_ce0        | out |    1|  ap_memory |  weight_buffer_0_2 |     array    |
|weight_buffer_0_2_we0        | out |    1|  ap_memory |  weight_buffer_0_2 |     array    |
|weight_buffer_0_2_d0         | out |   16|  ap_memory |  weight_buffer_0_2 |     array    |
|weight_buffer_0_3_address0   | out |    4|  ap_memory |  weight_buffer_0_3 |     array    |
|weight_buffer_0_3_ce0        | out |    1|  ap_memory |  weight_buffer_0_3 |     array    |
|weight_buffer_0_3_we0        | out |    1|  ap_memory |  weight_buffer_0_3 |     array    |
|weight_buffer_0_3_d0         | out |   16|  ap_memory |  weight_buffer_0_3 |     array    |
|weight_buffer_1_0_address0   | out |    4|  ap_memory |  weight_buffer_1_0 |     array    |
|weight_buffer_1_0_ce0        | out |    1|  ap_memory |  weight_buffer_1_0 |     array    |
|weight_buffer_1_0_we0        | out |    1|  ap_memory |  weight_buffer_1_0 |     array    |
|weight_buffer_1_0_d0         | out |   16|  ap_memory |  weight_buffer_1_0 |     array    |
|weight_buffer_1_1_address0   | out |    4|  ap_memory |  weight_buffer_1_1 |     array    |
|weight_buffer_1_1_ce0        | out |    1|  ap_memory |  weight_buffer_1_1 |     array    |
|weight_buffer_1_1_we0        | out |    1|  ap_memory |  weight_buffer_1_1 |     array    |
|weight_buffer_1_1_d0         | out |   16|  ap_memory |  weight_buffer_1_1 |     array    |
|weight_buffer_1_2_address0   | out |    4|  ap_memory |  weight_buffer_1_2 |     array    |
|weight_buffer_1_2_ce0        | out |    1|  ap_memory |  weight_buffer_1_2 |     array    |
|weight_buffer_1_2_we0        | out |    1|  ap_memory |  weight_buffer_1_2 |     array    |
|weight_buffer_1_2_d0         | out |   16|  ap_memory |  weight_buffer_1_2 |     array    |
|weight_buffer_1_3_address0   | out |    4|  ap_memory |  weight_buffer_1_3 |     array    |
|weight_buffer_1_3_ce0        | out |    1|  ap_memory |  weight_buffer_1_3 |     array    |
|weight_buffer_1_3_we0        | out |    1|  ap_memory |  weight_buffer_1_3 |     array    |
|weight_buffer_1_3_d0         | out |   16|  ap_memory |  weight_buffer_1_3 |     array    |
|weight_buffer_2_0_address0   | out |    4|  ap_memory |  weight_buffer_2_0 |     array    |
|weight_buffer_2_0_ce0        | out |    1|  ap_memory |  weight_buffer_2_0 |     array    |
|weight_buffer_2_0_we0        | out |    1|  ap_memory |  weight_buffer_2_0 |     array    |
|weight_buffer_2_0_d0         | out |   16|  ap_memory |  weight_buffer_2_0 |     array    |
|weight_buffer_2_1_address0   | out |    4|  ap_memory |  weight_buffer_2_1 |     array    |
|weight_buffer_2_1_ce0        | out |    1|  ap_memory |  weight_buffer_2_1 |     array    |
|weight_buffer_2_1_we0        | out |    1|  ap_memory |  weight_buffer_2_1 |     array    |
|weight_buffer_2_1_d0         | out |   16|  ap_memory |  weight_buffer_2_1 |     array    |
|weight_buffer_2_2_address0   | out |    4|  ap_memory |  weight_buffer_2_2 |     array    |
|weight_buffer_2_2_ce0        | out |    1|  ap_memory |  weight_buffer_2_2 |     array    |
|weight_buffer_2_2_we0        | out |    1|  ap_memory |  weight_buffer_2_2 |     array    |
|weight_buffer_2_2_d0         | out |   16|  ap_memory |  weight_buffer_2_2 |     array    |
|weight_buffer_2_3_address0   | out |    4|  ap_memory |  weight_buffer_2_3 |     array    |
|weight_buffer_2_3_ce0        | out |    1|  ap_memory |  weight_buffer_2_3 |     array    |
|weight_buffer_2_3_we0        | out |    1|  ap_memory |  weight_buffer_2_3 |     array    |
|weight_buffer_2_3_d0         | out |   16|  ap_memory |  weight_buffer_2_3 |     array    |
|weight_buffer_3_0_address0   | out |    4|  ap_memory |  weight_buffer_3_0 |     array    |
|weight_buffer_3_0_ce0        | out |    1|  ap_memory |  weight_buffer_3_0 |     array    |
|weight_buffer_3_0_we0        | out |    1|  ap_memory |  weight_buffer_3_0 |     array    |
|weight_buffer_3_0_d0         | out |   16|  ap_memory |  weight_buffer_3_0 |     array    |
|weight_buffer_3_1_address0   | out |    4|  ap_memory |  weight_buffer_3_1 |     array    |
|weight_buffer_3_1_ce0        | out |    1|  ap_memory |  weight_buffer_3_1 |     array    |
|weight_buffer_3_1_we0        | out |    1|  ap_memory |  weight_buffer_3_1 |     array    |
|weight_buffer_3_1_d0         | out |   16|  ap_memory |  weight_buffer_3_1 |     array    |
|weight_buffer_3_2_address0   | out |    4|  ap_memory |  weight_buffer_3_2 |     array    |
|weight_buffer_3_2_ce0        | out |    1|  ap_memory |  weight_buffer_3_2 |     array    |
|weight_buffer_3_2_we0        | out |    1|  ap_memory |  weight_buffer_3_2 |     array    |
|weight_buffer_3_2_d0         | out |   16|  ap_memory |  weight_buffer_3_2 |     array    |
|weight_buffer_3_3_address0   | out |    4|  ap_memory |  weight_buffer_3_3 |     array    |
|weight_buffer_3_3_ce0        | out |    1|  ap_memory |  weight_buffer_3_3 |     array    |
|weight_buffer_3_3_we0        | out |    1|  ap_memory |  weight_buffer_3_3 |     array    |
|weight_buffer_3_3_d0         | out |   16|  ap_memory |  weight_buffer_3_3 |     array    |
|weight_buffer_4_0_address0   | out |    4|  ap_memory |  weight_buffer_4_0 |     array    |
|weight_buffer_4_0_ce0        | out |    1|  ap_memory |  weight_buffer_4_0 |     array    |
|weight_buffer_4_0_we0        | out |    1|  ap_memory |  weight_buffer_4_0 |     array    |
|weight_buffer_4_0_d0         | out |   16|  ap_memory |  weight_buffer_4_0 |     array    |
|weight_buffer_4_1_address0   | out |    4|  ap_memory |  weight_buffer_4_1 |     array    |
|weight_buffer_4_1_ce0        | out |    1|  ap_memory |  weight_buffer_4_1 |     array    |
|weight_buffer_4_1_we0        | out |    1|  ap_memory |  weight_buffer_4_1 |     array    |
|weight_buffer_4_1_d0         | out |   16|  ap_memory |  weight_buffer_4_1 |     array    |
|weight_buffer_4_2_address0   | out |    4|  ap_memory |  weight_buffer_4_2 |     array    |
|weight_buffer_4_2_ce0        | out |    1|  ap_memory |  weight_buffer_4_2 |     array    |
|weight_buffer_4_2_we0        | out |    1|  ap_memory |  weight_buffer_4_2 |     array    |
|weight_buffer_4_2_d0         | out |   16|  ap_memory |  weight_buffer_4_2 |     array    |
|weight_buffer_4_3_address0   | out |    4|  ap_memory |  weight_buffer_4_3 |     array    |
|weight_buffer_4_3_ce0        | out |    1|  ap_memory |  weight_buffer_4_3 |     array    |
|weight_buffer_4_3_we0        | out |    1|  ap_memory |  weight_buffer_4_3 |     array    |
|weight_buffer_4_3_d0         | out |   16|  ap_memory |  weight_buffer_4_3 |     array    |
|weight_buffer_5_0_address0   | out |    4|  ap_memory |  weight_buffer_5_0 |     array    |
|weight_buffer_5_0_ce0        | out |    1|  ap_memory |  weight_buffer_5_0 |     array    |
|weight_buffer_5_0_we0        | out |    1|  ap_memory |  weight_buffer_5_0 |     array    |
|weight_buffer_5_0_d0         | out |   16|  ap_memory |  weight_buffer_5_0 |     array    |
|weight_buffer_5_1_address0   | out |    4|  ap_memory |  weight_buffer_5_1 |     array    |
|weight_buffer_5_1_ce0        | out |    1|  ap_memory |  weight_buffer_5_1 |     array    |
|weight_buffer_5_1_we0        | out |    1|  ap_memory |  weight_buffer_5_1 |     array    |
|weight_buffer_5_1_d0         | out |   16|  ap_memory |  weight_buffer_5_1 |     array    |
|weight_buffer_5_2_address0   | out |    4|  ap_memory |  weight_buffer_5_2 |     array    |
|weight_buffer_5_2_ce0        | out |    1|  ap_memory |  weight_buffer_5_2 |     array    |
|weight_buffer_5_2_we0        | out |    1|  ap_memory |  weight_buffer_5_2 |     array    |
|weight_buffer_5_2_d0         | out |   16|  ap_memory |  weight_buffer_5_2 |     array    |
|weight_buffer_5_3_address0   | out |    4|  ap_memory |  weight_buffer_5_3 |     array    |
|weight_buffer_5_3_ce0        | out |    1|  ap_memory |  weight_buffer_5_3 |     array    |
|weight_buffer_5_3_we0        | out |    1|  ap_memory |  weight_buffer_5_3 |     array    |
|weight_buffer_5_3_d0         | out |   16|  ap_memory |  weight_buffer_5_3 |     array    |
|weight_buffer_6_0_address0   | out |    4|  ap_memory |  weight_buffer_6_0 |     array    |
|weight_buffer_6_0_ce0        | out |    1|  ap_memory |  weight_buffer_6_0 |     array    |
|weight_buffer_6_0_we0        | out |    1|  ap_memory |  weight_buffer_6_0 |     array    |
|weight_buffer_6_0_d0         | out |   16|  ap_memory |  weight_buffer_6_0 |     array    |
|weight_buffer_6_1_address0   | out |    4|  ap_memory |  weight_buffer_6_1 |     array    |
|weight_buffer_6_1_ce0        | out |    1|  ap_memory |  weight_buffer_6_1 |     array    |
|weight_buffer_6_1_we0        | out |    1|  ap_memory |  weight_buffer_6_1 |     array    |
|weight_buffer_6_1_d0         | out |   16|  ap_memory |  weight_buffer_6_1 |     array    |
|weight_buffer_6_2_address0   | out |    4|  ap_memory |  weight_buffer_6_2 |     array    |
|weight_buffer_6_2_ce0        | out |    1|  ap_memory |  weight_buffer_6_2 |     array    |
|weight_buffer_6_2_we0        | out |    1|  ap_memory |  weight_buffer_6_2 |     array    |
|weight_buffer_6_2_d0         | out |   16|  ap_memory |  weight_buffer_6_2 |     array    |
|weight_buffer_6_3_address0   | out |    4|  ap_memory |  weight_buffer_6_3 |     array    |
|weight_buffer_6_3_ce0        | out |    1|  ap_memory |  weight_buffer_6_3 |     array    |
|weight_buffer_6_3_we0        | out |    1|  ap_memory |  weight_buffer_6_3 |     array    |
|weight_buffer_6_3_d0         | out |   16|  ap_memory |  weight_buffer_6_3 |     array    |
|weight_buffer_7_0_address0   | out |    4|  ap_memory |  weight_buffer_7_0 |     array    |
|weight_buffer_7_0_ce0        | out |    1|  ap_memory |  weight_buffer_7_0 |     array    |
|weight_buffer_7_0_we0        | out |    1|  ap_memory |  weight_buffer_7_0 |     array    |
|weight_buffer_7_0_d0         | out |   16|  ap_memory |  weight_buffer_7_0 |     array    |
|weight_buffer_7_1_address0   | out |    4|  ap_memory |  weight_buffer_7_1 |     array    |
|weight_buffer_7_1_ce0        | out |    1|  ap_memory |  weight_buffer_7_1 |     array    |
|weight_buffer_7_1_we0        | out |    1|  ap_memory |  weight_buffer_7_1 |     array    |
|weight_buffer_7_1_d0         | out |   16|  ap_memory |  weight_buffer_7_1 |     array    |
|weight_buffer_7_2_address0   | out |    4|  ap_memory |  weight_buffer_7_2 |     array    |
|weight_buffer_7_2_ce0        | out |    1|  ap_memory |  weight_buffer_7_2 |     array    |
|weight_buffer_7_2_we0        | out |    1|  ap_memory |  weight_buffer_7_2 |     array    |
|weight_buffer_7_2_d0         | out |   16|  ap_memory |  weight_buffer_7_2 |     array    |
|weight_buffer_7_3_address0   | out |    4|  ap_memory |  weight_buffer_7_3 |     array    |
|weight_buffer_7_3_ce0        | out |    1|  ap_memory |  weight_buffer_7_3 |     array    |
|weight_buffer_7_3_we0        | out |    1|  ap_memory |  weight_buffer_7_3 |     array    |
|weight_buffer_7_3_d0         | out |   16|  ap_memory |  weight_buffer_7_3 |     array    |
|weight_buffer_8_0_address0   | out |    4|  ap_memory |  weight_buffer_8_0 |     array    |
|weight_buffer_8_0_ce0        | out |    1|  ap_memory |  weight_buffer_8_0 |     array    |
|weight_buffer_8_0_we0        | out |    1|  ap_memory |  weight_buffer_8_0 |     array    |
|weight_buffer_8_0_d0         | out |   16|  ap_memory |  weight_buffer_8_0 |     array    |
|weight_buffer_8_1_address0   | out |    4|  ap_memory |  weight_buffer_8_1 |     array    |
|weight_buffer_8_1_ce0        | out |    1|  ap_memory |  weight_buffer_8_1 |     array    |
|weight_buffer_8_1_we0        | out |    1|  ap_memory |  weight_buffer_8_1 |     array    |
|weight_buffer_8_1_d0         | out |   16|  ap_memory |  weight_buffer_8_1 |     array    |
|weight_buffer_8_2_address0   | out |    4|  ap_memory |  weight_buffer_8_2 |     array    |
|weight_buffer_8_2_ce0        | out |    1|  ap_memory |  weight_buffer_8_2 |     array    |
|weight_buffer_8_2_we0        | out |    1|  ap_memory |  weight_buffer_8_2 |     array    |
|weight_buffer_8_2_d0         | out |   16|  ap_memory |  weight_buffer_8_2 |     array    |
|weight_buffer_8_3_address0   | out |    4|  ap_memory |  weight_buffer_8_3 |     array    |
|weight_buffer_8_3_ce0        | out |    1|  ap_memory |  weight_buffer_8_3 |     array    |
|weight_buffer_8_3_we0        | out |    1|  ap_memory |  weight_buffer_8_3 |     array    |
|weight_buffer_8_3_d0         | out |   16|  ap_memory |  weight_buffer_8_3 |     array    |
|weight_buffer_9_0_address0   | out |    4|  ap_memory |  weight_buffer_9_0 |     array    |
|weight_buffer_9_0_ce0        | out |    1|  ap_memory |  weight_buffer_9_0 |     array    |
|weight_buffer_9_0_we0        | out |    1|  ap_memory |  weight_buffer_9_0 |     array    |
|weight_buffer_9_0_d0         | out |   16|  ap_memory |  weight_buffer_9_0 |     array    |
|weight_buffer_9_1_address0   | out |    4|  ap_memory |  weight_buffer_9_1 |     array    |
|weight_buffer_9_1_ce0        | out |    1|  ap_memory |  weight_buffer_9_1 |     array    |
|weight_buffer_9_1_we0        | out |    1|  ap_memory |  weight_buffer_9_1 |     array    |
|weight_buffer_9_1_d0         | out |   16|  ap_memory |  weight_buffer_9_1 |     array    |
|weight_buffer_9_2_address0   | out |    4|  ap_memory |  weight_buffer_9_2 |     array    |
|weight_buffer_9_2_ce0        | out |    1|  ap_memory |  weight_buffer_9_2 |     array    |
|weight_buffer_9_2_we0        | out |    1|  ap_memory |  weight_buffer_9_2 |     array    |
|weight_buffer_9_2_d0         | out |   16|  ap_memory |  weight_buffer_9_2 |     array    |
|weight_buffer_9_3_address0   | out |    4|  ap_memory |  weight_buffer_9_3 |     array    |
|weight_buffer_9_3_ce0        | out |    1|  ap_memory |  weight_buffer_9_3 |     array    |
|weight_buffer_9_3_we0        | out |    1|  ap_memory |  weight_buffer_9_3 |     array    |
|weight_buffer_9_3_d0         | out |   16|  ap_memory |  weight_buffer_9_3 |     array    |
|weight_buffer_10_0_address0  | out |    4|  ap_memory | weight_buffer_10_0 |     array    |
|weight_buffer_10_0_ce0       | out |    1|  ap_memory | weight_buffer_10_0 |     array    |
|weight_buffer_10_0_we0       | out |    1|  ap_memory | weight_buffer_10_0 |     array    |
|weight_buffer_10_0_d0        | out |   16|  ap_memory | weight_buffer_10_0 |     array    |
|weight_buffer_10_1_address0  | out |    4|  ap_memory | weight_buffer_10_1 |     array    |
|weight_buffer_10_1_ce0       | out |    1|  ap_memory | weight_buffer_10_1 |     array    |
|weight_buffer_10_1_we0       | out |    1|  ap_memory | weight_buffer_10_1 |     array    |
|weight_buffer_10_1_d0        | out |   16|  ap_memory | weight_buffer_10_1 |     array    |
|weight_buffer_10_2_address0  | out |    4|  ap_memory | weight_buffer_10_2 |     array    |
|weight_buffer_10_2_ce0       | out |    1|  ap_memory | weight_buffer_10_2 |     array    |
|weight_buffer_10_2_we0       | out |    1|  ap_memory | weight_buffer_10_2 |     array    |
|weight_buffer_10_2_d0        | out |   16|  ap_memory | weight_buffer_10_2 |     array    |
|weight_buffer_10_3_address0  | out |    4|  ap_memory | weight_buffer_10_3 |     array    |
|weight_buffer_10_3_ce0       | out |    1|  ap_memory | weight_buffer_10_3 |     array    |
|weight_buffer_10_3_we0       | out |    1|  ap_memory | weight_buffer_10_3 |     array    |
|weight_buffer_10_3_d0        | out |   16|  ap_memory | weight_buffer_10_3 |     array    |
|weight_buffer_11_0_address0  | out |    4|  ap_memory | weight_buffer_11_0 |     array    |
|weight_buffer_11_0_ce0       | out |    1|  ap_memory | weight_buffer_11_0 |     array    |
|weight_buffer_11_0_we0       | out |    1|  ap_memory | weight_buffer_11_0 |     array    |
|weight_buffer_11_0_d0        | out |   16|  ap_memory | weight_buffer_11_0 |     array    |
|weight_buffer_11_1_address0  | out |    4|  ap_memory | weight_buffer_11_1 |     array    |
|weight_buffer_11_1_ce0       | out |    1|  ap_memory | weight_buffer_11_1 |     array    |
|weight_buffer_11_1_we0       | out |    1|  ap_memory | weight_buffer_11_1 |     array    |
|weight_buffer_11_1_d0        | out |   16|  ap_memory | weight_buffer_11_1 |     array    |
|weight_buffer_11_2_address0  | out |    4|  ap_memory | weight_buffer_11_2 |     array    |
|weight_buffer_11_2_ce0       | out |    1|  ap_memory | weight_buffer_11_2 |     array    |
|weight_buffer_11_2_we0       | out |    1|  ap_memory | weight_buffer_11_2 |     array    |
|weight_buffer_11_2_d0        | out |   16|  ap_memory | weight_buffer_11_2 |     array    |
|weight_buffer_11_3_address0  | out |    4|  ap_memory | weight_buffer_11_3 |     array    |
|weight_buffer_11_3_ce0       | out |    1|  ap_memory | weight_buffer_11_3 |     array    |
|weight_buffer_11_3_we0       | out |    1|  ap_memory | weight_buffer_11_3 |     array    |
|weight_buffer_11_3_d0        | out |   16|  ap_memory | weight_buffer_11_3 |     array    |
|weight_buffer_12_0_address0  | out |    4|  ap_memory | weight_buffer_12_0 |     array    |
|weight_buffer_12_0_ce0       | out |    1|  ap_memory | weight_buffer_12_0 |     array    |
|weight_buffer_12_0_we0       | out |    1|  ap_memory | weight_buffer_12_0 |     array    |
|weight_buffer_12_0_d0        | out |   16|  ap_memory | weight_buffer_12_0 |     array    |
|weight_buffer_12_1_address0  | out |    4|  ap_memory | weight_buffer_12_1 |     array    |
|weight_buffer_12_1_ce0       | out |    1|  ap_memory | weight_buffer_12_1 |     array    |
|weight_buffer_12_1_we0       | out |    1|  ap_memory | weight_buffer_12_1 |     array    |
|weight_buffer_12_1_d0        | out |   16|  ap_memory | weight_buffer_12_1 |     array    |
|weight_buffer_12_2_address0  | out |    4|  ap_memory | weight_buffer_12_2 |     array    |
|weight_buffer_12_2_ce0       | out |    1|  ap_memory | weight_buffer_12_2 |     array    |
|weight_buffer_12_2_we0       | out |    1|  ap_memory | weight_buffer_12_2 |     array    |
|weight_buffer_12_2_d0        | out |   16|  ap_memory | weight_buffer_12_2 |     array    |
|weight_buffer_12_3_address0  | out |    4|  ap_memory | weight_buffer_12_3 |     array    |
|weight_buffer_12_3_ce0       | out |    1|  ap_memory | weight_buffer_12_3 |     array    |
|weight_buffer_12_3_we0       | out |    1|  ap_memory | weight_buffer_12_3 |     array    |
|weight_buffer_12_3_d0        | out |   16|  ap_memory | weight_buffer_12_3 |     array    |
|weight_buffer_13_0_address0  | out |    4|  ap_memory | weight_buffer_13_0 |     array    |
|weight_buffer_13_0_ce0       | out |    1|  ap_memory | weight_buffer_13_0 |     array    |
|weight_buffer_13_0_we0       | out |    1|  ap_memory | weight_buffer_13_0 |     array    |
|weight_buffer_13_0_d0        | out |   16|  ap_memory | weight_buffer_13_0 |     array    |
|weight_buffer_13_1_address0  | out |    4|  ap_memory | weight_buffer_13_1 |     array    |
|weight_buffer_13_1_ce0       | out |    1|  ap_memory | weight_buffer_13_1 |     array    |
|weight_buffer_13_1_we0       | out |    1|  ap_memory | weight_buffer_13_1 |     array    |
|weight_buffer_13_1_d0        | out |   16|  ap_memory | weight_buffer_13_1 |     array    |
|weight_buffer_13_2_address0  | out |    4|  ap_memory | weight_buffer_13_2 |     array    |
|weight_buffer_13_2_ce0       | out |    1|  ap_memory | weight_buffer_13_2 |     array    |
|weight_buffer_13_2_we0       | out |    1|  ap_memory | weight_buffer_13_2 |     array    |
|weight_buffer_13_2_d0        | out |   16|  ap_memory | weight_buffer_13_2 |     array    |
|weight_buffer_13_3_address0  | out |    4|  ap_memory | weight_buffer_13_3 |     array    |
|weight_buffer_13_3_ce0       | out |    1|  ap_memory | weight_buffer_13_3 |     array    |
|weight_buffer_13_3_we0       | out |    1|  ap_memory | weight_buffer_13_3 |     array    |
|weight_buffer_13_3_d0        | out |   16|  ap_memory | weight_buffer_13_3 |     array    |
|weight_buffer_14_0_address0  | out |    4|  ap_memory | weight_buffer_14_0 |     array    |
|weight_buffer_14_0_ce0       | out |    1|  ap_memory | weight_buffer_14_0 |     array    |
|weight_buffer_14_0_we0       | out |    1|  ap_memory | weight_buffer_14_0 |     array    |
|weight_buffer_14_0_d0        | out |   16|  ap_memory | weight_buffer_14_0 |     array    |
|weight_buffer_14_1_address0  | out |    4|  ap_memory | weight_buffer_14_1 |     array    |
|weight_buffer_14_1_ce0       | out |    1|  ap_memory | weight_buffer_14_1 |     array    |
|weight_buffer_14_1_we0       | out |    1|  ap_memory | weight_buffer_14_1 |     array    |
|weight_buffer_14_1_d0        | out |   16|  ap_memory | weight_buffer_14_1 |     array    |
|weight_buffer_14_2_address0  | out |    4|  ap_memory | weight_buffer_14_2 |     array    |
|weight_buffer_14_2_ce0       | out |    1|  ap_memory | weight_buffer_14_2 |     array    |
|weight_buffer_14_2_we0       | out |    1|  ap_memory | weight_buffer_14_2 |     array    |
|weight_buffer_14_2_d0        | out |   16|  ap_memory | weight_buffer_14_2 |     array    |
|weight_buffer_14_3_address0  | out |    4|  ap_memory | weight_buffer_14_3 |     array    |
|weight_buffer_14_3_ce0       | out |    1|  ap_memory | weight_buffer_14_3 |     array    |
|weight_buffer_14_3_we0       | out |    1|  ap_memory | weight_buffer_14_3 |     array    |
|weight_buffer_14_3_d0        | out |   16|  ap_memory | weight_buffer_14_3 |     array    |
|weight_buffer_15_0_address0  | out |    4|  ap_memory | weight_buffer_15_0 |     array    |
|weight_buffer_15_0_ce0       | out |    1|  ap_memory | weight_buffer_15_0 |     array    |
|weight_buffer_15_0_we0       | out |    1|  ap_memory | weight_buffer_15_0 |     array    |
|weight_buffer_15_0_d0        | out |   16|  ap_memory | weight_buffer_15_0 |     array    |
|weight_buffer_15_1_address0  | out |    4|  ap_memory | weight_buffer_15_1 |     array    |
|weight_buffer_15_1_ce0       | out |    1|  ap_memory | weight_buffer_15_1 |     array    |
|weight_buffer_15_1_we0       | out |    1|  ap_memory | weight_buffer_15_1 |     array    |
|weight_buffer_15_1_d0        | out |   16|  ap_memory | weight_buffer_15_1 |     array    |
|weight_buffer_15_2_address0  | out |    4|  ap_memory | weight_buffer_15_2 |     array    |
|weight_buffer_15_2_ce0       | out |    1|  ap_memory | weight_buffer_15_2 |     array    |
|weight_buffer_15_2_we0       | out |    1|  ap_memory | weight_buffer_15_2 |     array    |
|weight_buffer_15_2_d0        | out |   16|  ap_memory | weight_buffer_15_2 |     array    |
|weight_buffer_15_3_address0  | out |    4|  ap_memory | weight_buffer_15_3 |     array    |
|weight_buffer_15_3_ce0       | out |    1|  ap_memory | weight_buffer_15_3 |     array    |
|weight_buffer_15_3_we0       | out |    1|  ap_memory | weight_buffer_15_3 |     array    |
|weight_buffer_15_3_d0        | out |   16|  ap_memory | weight_buffer_15_3 |     array    |
|weight_buffer_16_0_address0  | out |    4|  ap_memory | weight_buffer_16_0 |     array    |
|weight_buffer_16_0_ce0       | out |    1|  ap_memory | weight_buffer_16_0 |     array    |
|weight_buffer_16_0_we0       | out |    1|  ap_memory | weight_buffer_16_0 |     array    |
|weight_buffer_16_0_d0        | out |   16|  ap_memory | weight_buffer_16_0 |     array    |
|weight_buffer_16_1_address0  | out |    4|  ap_memory | weight_buffer_16_1 |     array    |
|weight_buffer_16_1_ce0       | out |    1|  ap_memory | weight_buffer_16_1 |     array    |
|weight_buffer_16_1_we0       | out |    1|  ap_memory | weight_buffer_16_1 |     array    |
|weight_buffer_16_1_d0        | out |   16|  ap_memory | weight_buffer_16_1 |     array    |
|weight_buffer_16_2_address0  | out |    4|  ap_memory | weight_buffer_16_2 |     array    |
|weight_buffer_16_2_ce0       | out |    1|  ap_memory | weight_buffer_16_2 |     array    |
|weight_buffer_16_2_we0       | out |    1|  ap_memory | weight_buffer_16_2 |     array    |
|weight_buffer_16_2_d0        | out |   16|  ap_memory | weight_buffer_16_2 |     array    |
|weight_buffer_16_3_address0  | out |    4|  ap_memory | weight_buffer_16_3 |     array    |
|weight_buffer_16_3_ce0       | out |    1|  ap_memory | weight_buffer_16_3 |     array    |
|weight_buffer_16_3_we0       | out |    1|  ap_memory | weight_buffer_16_3 |     array    |
|weight_buffer_16_3_d0        | out |   16|  ap_memory | weight_buffer_16_3 |     array    |
|weight_buffer_17_0_address0  | out |    4|  ap_memory | weight_buffer_17_0 |     array    |
|weight_buffer_17_0_ce0       | out |    1|  ap_memory | weight_buffer_17_0 |     array    |
|weight_buffer_17_0_we0       | out |    1|  ap_memory | weight_buffer_17_0 |     array    |
|weight_buffer_17_0_d0        | out |   16|  ap_memory | weight_buffer_17_0 |     array    |
|weight_buffer_17_1_address0  | out |    4|  ap_memory | weight_buffer_17_1 |     array    |
|weight_buffer_17_1_ce0       | out |    1|  ap_memory | weight_buffer_17_1 |     array    |
|weight_buffer_17_1_we0       | out |    1|  ap_memory | weight_buffer_17_1 |     array    |
|weight_buffer_17_1_d0        | out |   16|  ap_memory | weight_buffer_17_1 |     array    |
|weight_buffer_17_2_address0  | out |    4|  ap_memory | weight_buffer_17_2 |     array    |
|weight_buffer_17_2_ce0       | out |    1|  ap_memory | weight_buffer_17_2 |     array    |
|weight_buffer_17_2_we0       | out |    1|  ap_memory | weight_buffer_17_2 |     array    |
|weight_buffer_17_2_d0        | out |   16|  ap_memory | weight_buffer_17_2 |     array    |
|weight_buffer_17_3_address0  | out |    4|  ap_memory | weight_buffer_17_3 |     array    |
|weight_buffer_17_3_ce0       | out |    1|  ap_memory | weight_buffer_17_3 |     array    |
|weight_buffer_17_3_we0       | out |    1|  ap_memory | weight_buffer_17_3 |     array    |
|weight_buffer_17_3_d0        | out |   16|  ap_memory | weight_buffer_17_3 |     array    |
|weight_buffer_18_0_address0  | out |    4|  ap_memory | weight_buffer_18_0 |     array    |
|weight_buffer_18_0_ce0       | out |    1|  ap_memory | weight_buffer_18_0 |     array    |
|weight_buffer_18_0_we0       | out |    1|  ap_memory | weight_buffer_18_0 |     array    |
|weight_buffer_18_0_d0        | out |   16|  ap_memory | weight_buffer_18_0 |     array    |
|weight_buffer_18_1_address0  | out |    4|  ap_memory | weight_buffer_18_1 |     array    |
|weight_buffer_18_1_ce0       | out |    1|  ap_memory | weight_buffer_18_1 |     array    |
|weight_buffer_18_1_we0       | out |    1|  ap_memory | weight_buffer_18_1 |     array    |
|weight_buffer_18_1_d0        | out |   16|  ap_memory | weight_buffer_18_1 |     array    |
|weight_buffer_18_2_address0  | out |    4|  ap_memory | weight_buffer_18_2 |     array    |
|weight_buffer_18_2_ce0       | out |    1|  ap_memory | weight_buffer_18_2 |     array    |
|weight_buffer_18_2_we0       | out |    1|  ap_memory | weight_buffer_18_2 |     array    |
|weight_buffer_18_2_d0        | out |   16|  ap_memory | weight_buffer_18_2 |     array    |
|weight_buffer_18_3_address0  | out |    4|  ap_memory | weight_buffer_18_3 |     array    |
|weight_buffer_18_3_ce0       | out |    1|  ap_memory | weight_buffer_18_3 |     array    |
|weight_buffer_18_3_we0       | out |    1|  ap_memory | weight_buffer_18_3 |     array    |
|weight_buffer_18_3_d0        | out |   16|  ap_memory | weight_buffer_18_3 |     array    |
|weight_buffer_19_0_address0  | out |    4|  ap_memory | weight_buffer_19_0 |     array    |
|weight_buffer_19_0_ce0       | out |    1|  ap_memory | weight_buffer_19_0 |     array    |
|weight_buffer_19_0_we0       | out |    1|  ap_memory | weight_buffer_19_0 |     array    |
|weight_buffer_19_0_d0        | out |   16|  ap_memory | weight_buffer_19_0 |     array    |
|weight_buffer_19_1_address0  | out |    4|  ap_memory | weight_buffer_19_1 |     array    |
|weight_buffer_19_1_ce0       | out |    1|  ap_memory | weight_buffer_19_1 |     array    |
|weight_buffer_19_1_we0       | out |    1|  ap_memory | weight_buffer_19_1 |     array    |
|weight_buffer_19_1_d0        | out |   16|  ap_memory | weight_buffer_19_1 |     array    |
|weight_buffer_19_2_address0  | out |    4|  ap_memory | weight_buffer_19_2 |     array    |
|weight_buffer_19_2_ce0       | out |    1|  ap_memory | weight_buffer_19_2 |     array    |
|weight_buffer_19_2_we0       | out |    1|  ap_memory | weight_buffer_19_2 |     array    |
|weight_buffer_19_2_d0        | out |   16|  ap_memory | weight_buffer_19_2 |     array    |
|weight_buffer_19_3_address0  | out |    4|  ap_memory | weight_buffer_19_3 |     array    |
|weight_buffer_19_3_ce0       | out |    1|  ap_memory | weight_buffer_19_3 |     array    |
|weight_buffer_19_3_we0       | out |    1|  ap_memory | weight_buffer_19_3 |     array    |
|weight_buffer_19_3_d0        | out |   16|  ap_memory | weight_buffer_19_3 |     array    |
|weight_buffer_20_0_address0  | out |    4|  ap_memory | weight_buffer_20_0 |     array    |
|weight_buffer_20_0_ce0       | out |    1|  ap_memory | weight_buffer_20_0 |     array    |
|weight_buffer_20_0_we0       | out |    1|  ap_memory | weight_buffer_20_0 |     array    |
|weight_buffer_20_0_d0        | out |   16|  ap_memory | weight_buffer_20_0 |     array    |
|weight_buffer_20_1_address0  | out |    4|  ap_memory | weight_buffer_20_1 |     array    |
|weight_buffer_20_1_ce0       | out |    1|  ap_memory | weight_buffer_20_1 |     array    |
|weight_buffer_20_1_we0       | out |    1|  ap_memory | weight_buffer_20_1 |     array    |
|weight_buffer_20_1_d0        | out |   16|  ap_memory | weight_buffer_20_1 |     array    |
|weight_buffer_20_2_address0  | out |    4|  ap_memory | weight_buffer_20_2 |     array    |
|weight_buffer_20_2_ce0       | out |    1|  ap_memory | weight_buffer_20_2 |     array    |
|weight_buffer_20_2_we0       | out |    1|  ap_memory | weight_buffer_20_2 |     array    |
|weight_buffer_20_2_d0        | out |   16|  ap_memory | weight_buffer_20_2 |     array    |
|weight_buffer_20_3_address0  | out |    4|  ap_memory | weight_buffer_20_3 |     array    |
|weight_buffer_20_3_ce0       | out |    1|  ap_memory | weight_buffer_20_3 |     array    |
|weight_buffer_20_3_we0       | out |    1|  ap_memory | weight_buffer_20_3 |     array    |
|weight_buffer_20_3_d0        | out |   16|  ap_memory | weight_buffer_20_3 |     array    |
|weight_buffer_21_0_address0  | out |    4|  ap_memory | weight_buffer_21_0 |     array    |
|weight_buffer_21_0_ce0       | out |    1|  ap_memory | weight_buffer_21_0 |     array    |
|weight_buffer_21_0_we0       | out |    1|  ap_memory | weight_buffer_21_0 |     array    |
|weight_buffer_21_0_d0        | out |   16|  ap_memory | weight_buffer_21_0 |     array    |
|weight_buffer_21_1_address0  | out |    4|  ap_memory | weight_buffer_21_1 |     array    |
|weight_buffer_21_1_ce0       | out |    1|  ap_memory | weight_buffer_21_1 |     array    |
|weight_buffer_21_1_we0       | out |    1|  ap_memory | weight_buffer_21_1 |     array    |
|weight_buffer_21_1_d0        | out |   16|  ap_memory | weight_buffer_21_1 |     array    |
|weight_buffer_21_2_address0  | out |    4|  ap_memory | weight_buffer_21_2 |     array    |
|weight_buffer_21_2_ce0       | out |    1|  ap_memory | weight_buffer_21_2 |     array    |
|weight_buffer_21_2_we0       | out |    1|  ap_memory | weight_buffer_21_2 |     array    |
|weight_buffer_21_2_d0        | out |   16|  ap_memory | weight_buffer_21_2 |     array    |
|weight_buffer_21_3_address0  | out |    4|  ap_memory | weight_buffer_21_3 |     array    |
|weight_buffer_21_3_ce0       | out |    1|  ap_memory | weight_buffer_21_3 |     array    |
|weight_buffer_21_3_we0       | out |    1|  ap_memory | weight_buffer_21_3 |     array    |
|weight_buffer_21_3_d0        | out |   16|  ap_memory | weight_buffer_21_3 |     array    |
|weight_buffer_22_0_address0  | out |    4|  ap_memory | weight_buffer_22_0 |     array    |
|weight_buffer_22_0_ce0       | out |    1|  ap_memory | weight_buffer_22_0 |     array    |
|weight_buffer_22_0_we0       | out |    1|  ap_memory | weight_buffer_22_0 |     array    |
|weight_buffer_22_0_d0        | out |   16|  ap_memory | weight_buffer_22_0 |     array    |
|weight_buffer_22_1_address0  | out |    4|  ap_memory | weight_buffer_22_1 |     array    |
|weight_buffer_22_1_ce0       | out |    1|  ap_memory | weight_buffer_22_1 |     array    |
|weight_buffer_22_1_we0       | out |    1|  ap_memory | weight_buffer_22_1 |     array    |
|weight_buffer_22_1_d0        | out |   16|  ap_memory | weight_buffer_22_1 |     array    |
|weight_buffer_22_2_address0  | out |    4|  ap_memory | weight_buffer_22_2 |     array    |
|weight_buffer_22_2_ce0       | out |    1|  ap_memory | weight_buffer_22_2 |     array    |
|weight_buffer_22_2_we0       | out |    1|  ap_memory | weight_buffer_22_2 |     array    |
|weight_buffer_22_2_d0        | out |   16|  ap_memory | weight_buffer_22_2 |     array    |
|weight_buffer_22_3_address0  | out |    4|  ap_memory | weight_buffer_22_3 |     array    |
|weight_buffer_22_3_ce0       | out |    1|  ap_memory | weight_buffer_22_3 |     array    |
|weight_buffer_22_3_we0       | out |    1|  ap_memory | weight_buffer_22_3 |     array    |
|weight_buffer_22_3_d0        | out |   16|  ap_memory | weight_buffer_22_3 |     array    |
|weight_buffer_23_0_address0  | out |    4|  ap_memory | weight_buffer_23_0 |     array    |
|weight_buffer_23_0_ce0       | out |    1|  ap_memory | weight_buffer_23_0 |     array    |
|weight_buffer_23_0_we0       | out |    1|  ap_memory | weight_buffer_23_0 |     array    |
|weight_buffer_23_0_d0        | out |   16|  ap_memory | weight_buffer_23_0 |     array    |
|weight_buffer_23_1_address0  | out |    4|  ap_memory | weight_buffer_23_1 |     array    |
|weight_buffer_23_1_ce0       | out |    1|  ap_memory | weight_buffer_23_1 |     array    |
|weight_buffer_23_1_we0       | out |    1|  ap_memory | weight_buffer_23_1 |     array    |
|weight_buffer_23_1_d0        | out |   16|  ap_memory | weight_buffer_23_1 |     array    |
|weight_buffer_23_2_address0  | out |    4|  ap_memory | weight_buffer_23_2 |     array    |
|weight_buffer_23_2_ce0       | out |    1|  ap_memory | weight_buffer_23_2 |     array    |
|weight_buffer_23_2_we0       | out |    1|  ap_memory | weight_buffer_23_2 |     array    |
|weight_buffer_23_2_d0        | out |   16|  ap_memory | weight_buffer_23_2 |     array    |
|weight_buffer_23_3_address0  | out |    4|  ap_memory | weight_buffer_23_3 |     array    |
|weight_buffer_23_3_ce0       | out |    1|  ap_memory | weight_buffer_23_3 |     array    |
|weight_buffer_23_3_we0       | out |    1|  ap_memory | weight_buffer_23_3 |     array    |
|weight_buffer_23_3_d0        | out |   16|  ap_memory | weight_buffer_23_3 |     array    |
|weight_buffer_24_0_address0  | out |    4|  ap_memory | weight_buffer_24_0 |     array    |
|weight_buffer_24_0_ce0       | out |    1|  ap_memory | weight_buffer_24_0 |     array    |
|weight_buffer_24_0_we0       | out |    1|  ap_memory | weight_buffer_24_0 |     array    |
|weight_buffer_24_0_d0        | out |   16|  ap_memory | weight_buffer_24_0 |     array    |
|weight_buffer_24_1_address0  | out |    4|  ap_memory | weight_buffer_24_1 |     array    |
|weight_buffer_24_1_ce0       | out |    1|  ap_memory | weight_buffer_24_1 |     array    |
|weight_buffer_24_1_we0       | out |    1|  ap_memory | weight_buffer_24_1 |     array    |
|weight_buffer_24_1_d0        | out |   16|  ap_memory | weight_buffer_24_1 |     array    |
|weight_buffer_24_2_address0  | out |    4|  ap_memory | weight_buffer_24_2 |     array    |
|weight_buffer_24_2_ce0       | out |    1|  ap_memory | weight_buffer_24_2 |     array    |
|weight_buffer_24_2_we0       | out |    1|  ap_memory | weight_buffer_24_2 |     array    |
|weight_buffer_24_2_d0        | out |   16|  ap_memory | weight_buffer_24_2 |     array    |
|weight_buffer_24_3_address0  | out |    4|  ap_memory | weight_buffer_24_3 |     array    |
|weight_buffer_24_3_ce0       | out |    1|  ap_memory | weight_buffer_24_3 |     array    |
|weight_buffer_24_3_we0       | out |    1|  ap_memory | weight_buffer_24_3 |     array    |
|weight_buffer_24_3_d0        | out |   16|  ap_memory | weight_buffer_24_3 |     array    |
|weight_buffer_25_0_address0  | out |    4|  ap_memory | weight_buffer_25_0 |     array    |
|weight_buffer_25_0_ce0       | out |    1|  ap_memory | weight_buffer_25_0 |     array    |
|weight_buffer_25_0_we0       | out |    1|  ap_memory | weight_buffer_25_0 |     array    |
|weight_buffer_25_0_d0        | out |   16|  ap_memory | weight_buffer_25_0 |     array    |
|weight_buffer_25_1_address0  | out |    4|  ap_memory | weight_buffer_25_1 |     array    |
|weight_buffer_25_1_ce0       | out |    1|  ap_memory | weight_buffer_25_1 |     array    |
|weight_buffer_25_1_we0       | out |    1|  ap_memory | weight_buffer_25_1 |     array    |
|weight_buffer_25_1_d0        | out |   16|  ap_memory | weight_buffer_25_1 |     array    |
|weight_buffer_25_2_address0  | out |    4|  ap_memory | weight_buffer_25_2 |     array    |
|weight_buffer_25_2_ce0       | out |    1|  ap_memory | weight_buffer_25_2 |     array    |
|weight_buffer_25_2_we0       | out |    1|  ap_memory | weight_buffer_25_2 |     array    |
|weight_buffer_25_2_d0        | out |   16|  ap_memory | weight_buffer_25_2 |     array    |
|weight_buffer_25_3_address0  | out |    4|  ap_memory | weight_buffer_25_3 |     array    |
|weight_buffer_25_3_ce0       | out |    1|  ap_memory | weight_buffer_25_3 |     array    |
|weight_buffer_25_3_we0       | out |    1|  ap_memory | weight_buffer_25_3 |     array    |
|weight_buffer_25_3_d0        | out |   16|  ap_memory | weight_buffer_25_3 |     array    |
|weight_buffer_26_0_address0  | out |    4|  ap_memory | weight_buffer_26_0 |     array    |
|weight_buffer_26_0_ce0       | out |    1|  ap_memory | weight_buffer_26_0 |     array    |
|weight_buffer_26_0_we0       | out |    1|  ap_memory | weight_buffer_26_0 |     array    |
|weight_buffer_26_0_d0        | out |   16|  ap_memory | weight_buffer_26_0 |     array    |
|weight_buffer_26_1_address0  | out |    4|  ap_memory | weight_buffer_26_1 |     array    |
|weight_buffer_26_1_ce0       | out |    1|  ap_memory | weight_buffer_26_1 |     array    |
|weight_buffer_26_1_we0       | out |    1|  ap_memory | weight_buffer_26_1 |     array    |
|weight_buffer_26_1_d0        | out |   16|  ap_memory | weight_buffer_26_1 |     array    |
|weight_buffer_26_2_address0  | out |    4|  ap_memory | weight_buffer_26_2 |     array    |
|weight_buffer_26_2_ce0       | out |    1|  ap_memory | weight_buffer_26_2 |     array    |
|weight_buffer_26_2_we0       | out |    1|  ap_memory | weight_buffer_26_2 |     array    |
|weight_buffer_26_2_d0        | out |   16|  ap_memory | weight_buffer_26_2 |     array    |
|weight_buffer_26_3_address0  | out |    4|  ap_memory | weight_buffer_26_3 |     array    |
|weight_buffer_26_3_ce0       | out |    1|  ap_memory | weight_buffer_26_3 |     array    |
|weight_buffer_26_3_we0       | out |    1|  ap_memory | weight_buffer_26_3 |     array    |
|weight_buffer_26_3_d0        | out |   16|  ap_memory | weight_buffer_26_3 |     array    |
|weight_buffer_27_0_address0  | out |    4|  ap_memory | weight_buffer_27_0 |     array    |
|weight_buffer_27_0_ce0       | out |    1|  ap_memory | weight_buffer_27_0 |     array    |
|weight_buffer_27_0_we0       | out |    1|  ap_memory | weight_buffer_27_0 |     array    |
|weight_buffer_27_0_d0        | out |   16|  ap_memory | weight_buffer_27_0 |     array    |
|weight_buffer_27_1_address0  | out |    4|  ap_memory | weight_buffer_27_1 |     array    |
|weight_buffer_27_1_ce0       | out |    1|  ap_memory | weight_buffer_27_1 |     array    |
|weight_buffer_27_1_we0       | out |    1|  ap_memory | weight_buffer_27_1 |     array    |
|weight_buffer_27_1_d0        | out |   16|  ap_memory | weight_buffer_27_1 |     array    |
|weight_buffer_27_2_address0  | out |    4|  ap_memory | weight_buffer_27_2 |     array    |
|weight_buffer_27_2_ce0       | out |    1|  ap_memory | weight_buffer_27_2 |     array    |
|weight_buffer_27_2_we0       | out |    1|  ap_memory | weight_buffer_27_2 |     array    |
|weight_buffer_27_2_d0        | out |   16|  ap_memory | weight_buffer_27_2 |     array    |
|weight_buffer_27_3_address0  | out |    4|  ap_memory | weight_buffer_27_3 |     array    |
|weight_buffer_27_3_ce0       | out |    1|  ap_memory | weight_buffer_27_3 |     array    |
|weight_buffer_27_3_we0       | out |    1|  ap_memory | weight_buffer_27_3 |     array    |
|weight_buffer_27_3_d0        | out |   16|  ap_memory | weight_buffer_27_3 |     array    |
|weight_buffer_28_0_address0  | out |    4|  ap_memory | weight_buffer_28_0 |     array    |
|weight_buffer_28_0_ce0       | out |    1|  ap_memory | weight_buffer_28_0 |     array    |
|weight_buffer_28_0_we0       | out |    1|  ap_memory | weight_buffer_28_0 |     array    |
|weight_buffer_28_0_d0        | out |   16|  ap_memory | weight_buffer_28_0 |     array    |
|weight_buffer_28_1_address0  | out |    4|  ap_memory | weight_buffer_28_1 |     array    |
|weight_buffer_28_1_ce0       | out |    1|  ap_memory | weight_buffer_28_1 |     array    |
|weight_buffer_28_1_we0       | out |    1|  ap_memory | weight_buffer_28_1 |     array    |
|weight_buffer_28_1_d0        | out |   16|  ap_memory | weight_buffer_28_1 |     array    |
|weight_buffer_28_2_address0  | out |    4|  ap_memory | weight_buffer_28_2 |     array    |
|weight_buffer_28_2_ce0       | out |    1|  ap_memory | weight_buffer_28_2 |     array    |
|weight_buffer_28_2_we0       | out |    1|  ap_memory | weight_buffer_28_2 |     array    |
|weight_buffer_28_2_d0        | out |   16|  ap_memory | weight_buffer_28_2 |     array    |
|weight_buffer_28_3_address0  | out |    4|  ap_memory | weight_buffer_28_3 |     array    |
|weight_buffer_28_3_ce0       | out |    1|  ap_memory | weight_buffer_28_3 |     array    |
|weight_buffer_28_3_we0       | out |    1|  ap_memory | weight_buffer_28_3 |     array    |
|weight_buffer_28_3_d0        | out |   16|  ap_memory | weight_buffer_28_3 |     array    |
|weight_buffer_29_0_address0  | out |    4|  ap_memory | weight_buffer_29_0 |     array    |
|weight_buffer_29_0_ce0       | out |    1|  ap_memory | weight_buffer_29_0 |     array    |
|weight_buffer_29_0_we0       | out |    1|  ap_memory | weight_buffer_29_0 |     array    |
|weight_buffer_29_0_d0        | out |   16|  ap_memory | weight_buffer_29_0 |     array    |
|weight_buffer_29_1_address0  | out |    4|  ap_memory | weight_buffer_29_1 |     array    |
|weight_buffer_29_1_ce0       | out |    1|  ap_memory | weight_buffer_29_1 |     array    |
|weight_buffer_29_1_we0       | out |    1|  ap_memory | weight_buffer_29_1 |     array    |
|weight_buffer_29_1_d0        | out |   16|  ap_memory | weight_buffer_29_1 |     array    |
|weight_buffer_29_2_address0  | out |    4|  ap_memory | weight_buffer_29_2 |     array    |
|weight_buffer_29_2_ce0       | out |    1|  ap_memory | weight_buffer_29_2 |     array    |
|weight_buffer_29_2_we0       | out |    1|  ap_memory | weight_buffer_29_2 |     array    |
|weight_buffer_29_2_d0        | out |   16|  ap_memory | weight_buffer_29_2 |     array    |
|weight_buffer_29_3_address0  | out |    4|  ap_memory | weight_buffer_29_3 |     array    |
|weight_buffer_29_3_ce0       | out |    1|  ap_memory | weight_buffer_29_3 |     array    |
|weight_buffer_29_3_we0       | out |    1|  ap_memory | weight_buffer_29_3 |     array    |
|weight_buffer_29_3_d0        | out |   16|  ap_memory | weight_buffer_29_3 |     array    |
|weight_buffer_30_0_address0  | out |    4|  ap_memory | weight_buffer_30_0 |     array    |
|weight_buffer_30_0_ce0       | out |    1|  ap_memory | weight_buffer_30_0 |     array    |
|weight_buffer_30_0_we0       | out |    1|  ap_memory | weight_buffer_30_0 |     array    |
|weight_buffer_30_0_d0        | out |   16|  ap_memory | weight_buffer_30_0 |     array    |
|weight_buffer_30_1_address0  | out |    4|  ap_memory | weight_buffer_30_1 |     array    |
|weight_buffer_30_1_ce0       | out |    1|  ap_memory | weight_buffer_30_1 |     array    |
|weight_buffer_30_1_we0       | out |    1|  ap_memory | weight_buffer_30_1 |     array    |
|weight_buffer_30_1_d0        | out |   16|  ap_memory | weight_buffer_30_1 |     array    |
|weight_buffer_30_2_address0  | out |    4|  ap_memory | weight_buffer_30_2 |     array    |
|weight_buffer_30_2_ce0       | out |    1|  ap_memory | weight_buffer_30_2 |     array    |
|weight_buffer_30_2_we0       | out |    1|  ap_memory | weight_buffer_30_2 |     array    |
|weight_buffer_30_2_d0        | out |   16|  ap_memory | weight_buffer_30_2 |     array    |
|weight_buffer_30_3_address0  | out |    4|  ap_memory | weight_buffer_30_3 |     array    |
|weight_buffer_30_3_ce0       | out |    1|  ap_memory | weight_buffer_30_3 |     array    |
|weight_buffer_30_3_we0       | out |    1|  ap_memory | weight_buffer_30_3 |     array    |
|weight_buffer_30_3_d0        | out |   16|  ap_memory | weight_buffer_30_3 |     array    |
|weight_buffer_31_0_address0  | out |    4|  ap_memory | weight_buffer_31_0 |     array    |
|weight_buffer_31_0_ce0       | out |    1|  ap_memory | weight_buffer_31_0 |     array    |
|weight_buffer_31_0_we0       | out |    1|  ap_memory | weight_buffer_31_0 |     array    |
|weight_buffer_31_0_d0        | out |   16|  ap_memory | weight_buffer_31_0 |     array    |
|weight_buffer_31_1_address0  | out |    4|  ap_memory | weight_buffer_31_1 |     array    |
|weight_buffer_31_1_ce0       | out |    1|  ap_memory | weight_buffer_31_1 |     array    |
|weight_buffer_31_1_we0       | out |    1|  ap_memory | weight_buffer_31_1 |     array    |
|weight_buffer_31_1_d0        | out |   16|  ap_memory | weight_buffer_31_1 |     array    |
|weight_buffer_31_2_address0  | out |    4|  ap_memory | weight_buffer_31_2 |     array    |
|weight_buffer_31_2_ce0       | out |    1|  ap_memory | weight_buffer_31_2 |     array    |
|weight_buffer_31_2_we0       | out |    1|  ap_memory | weight_buffer_31_2 |     array    |
|weight_buffer_31_2_d0        | out |   16|  ap_memory | weight_buffer_31_2 |     array    |
|weight_buffer_31_3_address0  | out |    4|  ap_memory | weight_buffer_31_3 |     array    |
|weight_buffer_31_3_ce0       | out |    1|  ap_memory | weight_buffer_31_3 |     array    |
|weight_buffer_31_3_we0       | out |    1|  ap_memory | weight_buffer_31_3 |     array    |
|weight_buffer_31_3_d0        | out |   16|  ap_memory | weight_buffer_31_3 |     array    |
|p_read                       |  in |   32|   ap_none  |       p_read       |    scalar    |
|enable                       |  in |    1|   ap_none  |       enable       |    scalar    |
|weight_load_enable           |  in |    1|   ap_none  | weight_load_enable |    scalar    |
|IHxIW                        |  in |   19|   ap_none  |        IHxIW       |    scalar    |
|LayerType                    |  in |    4|   ap_none  |      LayerType     |    scalar    |
|trow_loops_V                 |  in |    6|   ap_none  |    trow_loops_V    |    scalar    |
+-----------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (enable_read)
	3  / (!enable_read)
2 --> 
	3  / true
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.72>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%trow_loops_V_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %trow_loops_V)"   --->   Operation 4 'read' 'trow_loops_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%LayerType_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %LayerType)"   --->   Operation 5 'read' 'LayerType_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%IHxIW_read = call i19 @_ssdm_op_Read.ap_auto.i19(i19 %IHxIW)"   --->   Operation 6 'read' 'IHxIW_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%weight_load_enable_r = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %weight_load_enable)"   --->   Operation 7 'read' 'weight_load_enable_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%enable_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %enable)"   --->   Operation 8 'read' 'enable_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read)"   --->   Operation 9 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%Padding_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %Padding)"   --->   Operation 10 'read' 'Padding_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%TCol_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %TCol)"   --->   Operation 11 'read' 'TCol_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%TRow_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %TRow)"   --->   Operation 12 'read' 'TRow_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%TN_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %TN)"   --->   Operation 13 'read' 'TN_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%TM_MIN_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %TM_MIN)"   --->   Operation 14 'read' 'TM_MIN_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%n_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %n)"   --->   Operation 15 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%m_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %m)"   --->   Operation 16 'read' 'm_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%c_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %c)"   --->   Operation 17 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%r_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %r)"   --->   Operation 18 'read' 'r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%Kernel_stride_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %Kernel_stride)"   --->   Operation 19 'read' 'Kernel_stride_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%Kernel_size_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %Kernel_size)"   --->   Operation 20 'read' 'Kernel_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%Input_h_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %Input_h)"   --->   Operation 21 'read' 'Input_h_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%Input_w_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %Input_w)"   --->   Operation 22 'read' 'Input_w_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%InFM_num_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %InFM_num)"   --->   Operation 23 'read' 'InFM_num_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%Weight_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %Weight_offset)"   --->   Operation 24 'read' 'Weight_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%input3_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %input3_offset)"   --->   Operation 25 'read' 'input3_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%input2_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %input2_offset)"   --->   Operation 26 'read' 'input2_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%input1_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %input1_offset)"   --->   Operation 27 'read' 'input1_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%input_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %input_offset)"   --->   Operation 28 'read' 'input_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_r, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 512, [10 x i8]* @p_str17, [6 x i8]* @p_str18, [1 x i8]* @p_str1, i32 1, i32 1, i32 64, i32 64, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input1, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 512, [10 x i8]* @p_str19, [6 x i8]* @p_str18, [1 x i8]* @p_str1, i32 1, i32 1, i32 64, i32 64, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input2, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 512, [10 x i8]* @p_str20, [6 x i8]* @p_str18, [1 x i8]* @p_str1, i32 1, i32 16, i32 64, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input3, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 512, [10 x i8]* @p_str21, [6 x i8]* @p_str18, [1 x i8]* @p_str1, i32 1, i32 16, i32 64, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %Weight, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 512, [10 x i8]* @p_str22, [6 x i8]* @p_str18, [1 x i8]* @p_str1, i32 1, i32 16, i32 128, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.76ns)   --->   "br i1 %enable_read, label %1, label %._crit_edge" [cnn.cpp:546]   --->   Operation 34 'br' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 35 [1/1] (2.55ns)   --->   "%tmp = sub nsw i32 %InFM_num_read, %n_read" [cnn.cpp:549]   --->   Operation 35 'sub' 'tmp' <Predicate = (enable_read)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.47ns)   --->   "%tmp_s = icmp sgt i32 %tmp, %TN_read" [cnn.cpp:549]   --->   Operation 36 'icmp' 'tmp_s' <Predicate = (enable_read)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.69ns)   --->   "%TN_MIN = select i1 %tmp_s, i32 %TN_read, i32 %tmp" [cnn.cpp:549]   --->   Operation 37 'select' 'TN_MIN' <Predicate = (enable_read)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_89 = trunc i4 %LayerType_read to i2" [cnn.cpp:552]   --->   Operation 38 'trunc' 'tmp_89' <Predicate = (enable_read)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 39 [2/2] (8.75ns)   --->   "call fastcc void @input_load(i32* %input_r, i30 %input_offset_read, i32* %input1, i30 %input1_offset_read, i32* %input2, i30 %input2_offset_read, i32* %input3, i30 %input3_offset_read, [2809 x i16]* nocapture %input_buffer_0, [2809 x i16]* nocapture %input_buffer_1, [2809 x i16]* nocapture %input_buffer_2, [2809 x i16]* nocapture %input_buffer_3, i32 %r_read, i32 %c_read, i32 %n_read, i32 %Kernel_stride_read, i32 %Padding_read, i8 %TRow_read, i8 %TCol_read, i32 %Input_w_read, i32 %Input_h_read, i32 %TN_MIN, i19 %IHxIW_read, i2 %tmp_89, i6 %trow_loops_V_read)" [cnn.cpp:552]   --->   Operation 39 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 40 [2/2] (3.78ns)   --->   "call fastcc void @weight_load_reorg(i32* %Weight, i30 %Weight_offset_read, [9 x i16]* nocapture %weight_buffer_0_0, [9 x i16]* nocapture %weight_buffer_0_1, [9 x i16]* nocapture %weight_buffer_0_2, [9 x i16]* nocapture %weight_buffer_0_3, [9 x i16]* nocapture %weight_buffer_1_0, [9 x i16]* nocapture %weight_buffer_1_1, [9 x i16]* nocapture %weight_buffer_1_2, [9 x i16]* nocapture %weight_buffer_1_3, [9 x i16]* nocapture %weight_buffer_2_0, [9 x i16]* nocapture %weight_buffer_2_1, [9 x i16]* nocapture %weight_buffer_2_2, [9 x i16]* nocapture %weight_buffer_2_3, [9 x i16]* nocapture %weight_buffer_3_0, [9 x i16]* nocapture %weight_buffer_3_1, [9 x i16]* nocapture %weight_buffer_3_2, [9 x i16]* nocapture %weight_buffer_3_3, [9 x i16]* nocapture %weight_buffer_4_0, [9 x i16]* nocapture %weight_buffer_4_1, [9 x i16]* nocapture %weight_buffer_4_2, [9 x i16]* nocapture %weight_buffer_4_3, [9 x i16]* nocapture %weight_buffer_5_0, [9 x i16]* nocapture %weight_buffer_5_1, [9 x i16]* nocapture %weight_buffer_5_2, [9 x i16]* nocapture %weight_buffer_5_3, [9 x i16]* nocapture %weight_buffer_6_0, [9 x i16]* nocapture %weight_buffer_6_1, [9 x i16]* nocapture %weight_buffer_6_2, [9 x i16]* nocapture %weight_buffer_6_3, [9 x i16]* nocapture %weight_buffer_7_0, [9 x i16]* nocapture %weight_buffer_7_1, [9 x i16]* nocapture %weight_buffer_7_2, [9 x i16]* nocapture %weight_buffer_7_3, [9 x i16]* nocapture %weight_buffer_8_0, [9 x i16]* nocapture %weight_buffer_8_1, [9 x i16]* nocapture %weight_buffer_8_2, [9 x i16]* nocapture %weight_buffer_8_3, [9 x i16]* nocapture %weight_buffer_9_0, [9 x i16]* nocapture %weight_buffer_9_1, [9 x i16]* nocapture %weight_buffer_9_2, [9 x i16]* nocapture %weight_buffer_9_3, [9 x i16]* nocapture %weight_buffer_10_0, [9 x i16]* nocapture %weight_buffer_10_1, [9 x i16]* nocapture %weight_buffer_10_2, [9 x i16]* nocapture %weight_buffer_10_3, [9 x i16]* nocapture %weight_buffer_11_0, [9 x i16]* nocapture %weight_buffer_11_1, [9 x i16]* nocapture %weight_buffer_11_2, [9 x i16]* nocapture %weight_buffer_11_3, [9 x i16]* nocapture %weight_buffer_12_0, [9 x i16]* nocapture %weight_buffer_12_1, [9 x i16]* nocapture %weight_buffer_12_2, [9 x i16]* nocapture %weight_buffer_12_3, [9 x i16]* nocapture %weight_buffer_13_0, [9 x i16]* nocapture %weight_buffer_13_1, [9 x i16]* nocapture %weight_buffer_13_2, [9 x i16]* nocapture %weight_buffer_13_3, [9 x i16]* nocapture %weight_buffer_14_0, [9 x i16]* nocapture %weight_buffer_14_1, [9 x i16]* nocapture %weight_buffer_14_2, [9 x i16]* nocapture %weight_buffer_14_3, [9 x i16]* nocapture %weight_buffer_15_0, [9 x i16]* nocapture %weight_buffer_15_1, [9 x i16]* nocapture %weight_buffer_15_2, [9 x i16]* nocapture %weight_buffer_15_3, [9 x i16]* nocapture %weight_buffer_16_0, [9 x i16]* nocapture %weight_buffer_16_1, [9 x i16]* nocapture %weight_buffer_16_2, [9 x i16]* nocapture %weight_buffer_16_3, [9 x i16]* nocapture %weight_buffer_17_0, [9 x i16]* nocapture %weight_buffer_17_1, [9 x i16]* nocapture %weight_buffer_17_2, [9 x i16]* nocapture %weight_buffer_17_3, [9 x i16]* nocapture %weight_buffer_18_0, [9 x i16]* nocapture %weight_buffer_18_1, [9 x i16]* nocapture %weight_buffer_18_2, [9 x i16]* nocapture %weight_buffer_18_3, [9 x i16]* nocapture %weight_buffer_19_0, [9 x i16]* nocapture %weight_buffer_19_1, [9 x i16]* nocapture %weight_buffer_19_2, [9 x i16]* nocapture %weight_buffer_19_3, [9 x i16]* nocapture %weight_buffer_20_0, [9 x i16]* nocapture %weight_buffer_20_1, [9 x i16]* nocapture %weight_buffer_20_2, [9 x i16]* nocapture %weight_buffer_20_3, [9 x i16]* nocapture %weight_buffer_21_0, [9 x i16]* nocapture %weight_buffer_21_1, [9 x i16]* nocapture %weight_buffer_21_2, [9 x i16]* nocapture %weight_buffer_21_3, [9 x i16]* nocapture %weight_buffer_22_0, [9 x i16]* nocapture %weight_buffer_22_1, [9 x i16]* nocapture %weight_buffer_22_2, [9 x i16]* nocapture %weight_buffer_22_3, [9 x i16]* nocapture %weight_buffer_23_0, [9 x i16]* nocapture %weight_buffer_23_1, [9 x i16]* nocapture %weight_buffer_23_2, [9 x i16]* nocapture %weight_buffer_23_3, [9 x i16]* nocapture %weight_buffer_24_0, [9 x i16]* nocapture %weight_buffer_24_1, [9 x i16]* nocapture %weight_buffer_24_2, [9 x i16]* nocapture %weight_buffer_24_3, [9 x i16]* nocapture %weight_buffer_25_0, [9 x i16]* nocapture %weight_buffer_25_1, [9 x i16]* nocapture %weight_buffer_25_2, [9 x i16]* nocapture %weight_buffer_25_3, [9 x i16]* nocapture %weight_buffer_26_0, [9 x i16]* nocapture %weight_buffer_26_1, [9 x i16]* nocapture %weight_buffer_26_2, [9 x i16]* nocapture %weight_buffer_26_3, [9 x i16]* nocapture %weight_buffer_27_0, [9 x i16]* nocapture %weight_buffer_27_1, [9 x i16]* nocapture %weight_buffer_27_2, [9 x i16]* nocapture %weight_buffer_27_3, [9 x i16]* nocapture %weight_buffer_28_0, [9 x i16]* nocapture %weight_buffer_28_1, [9 x i16]* nocapture %weight_buffer_28_2, [9 x i16]* nocapture %weight_buffer_28_3, [9 x i16]* nocapture %weight_buffer_29_0, [9 x i16]* nocapture %weight_buffer_29_1, [9 x i16]* nocapture %weight_buffer_29_2, [9 x i16]* nocapture %weight_buffer_29_3, [9 x i16]* nocapture %weight_buffer_30_0, [9 x i16]* nocapture %weight_buffer_30_1, [9 x i16]* nocapture %weight_buffer_30_2, [9 x i16]* nocapture %weight_buffer_30_3, [9 x i16]* nocapture %weight_buffer_31_0, [9 x i16]* nocapture %weight_buffer_31_1, [9 x i16]* nocapture %weight_buffer_31_2, [9 x i16]* nocapture %weight_buffer_31_3, i1 zeroext %weight_load_enable_r, i32 %m_read, i32 %n_read, i32 %Kernel_size_read, i32 %TM_MIN_read, i32 %TN_MIN)" [cnn.cpp:553]   --->   Operation 40 'call' <Predicate = true> <Delay = 3.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 41 [1/2] (0.00ns)   --->   "call fastcc void @input_load(i32* %input_r, i30 %input_offset_read, i32* %input1, i30 %input1_offset_read, i32* %input2, i30 %input2_offset_read, i32* %input3, i30 %input3_offset_read, [2809 x i16]* nocapture %input_buffer_0, [2809 x i16]* nocapture %input_buffer_1, [2809 x i16]* nocapture %input_buffer_2, [2809 x i16]* nocapture %input_buffer_3, i32 %r_read, i32 %c_read, i32 %n_read, i32 %Kernel_stride_read, i32 %Padding_read, i8 %TRow_read, i8 %TCol_read, i32 %Input_w_read, i32 %Input_h_read, i32 %TN_MIN, i19 %IHxIW_read, i2 %tmp_89, i6 %trow_loops_V_read)" [cnn.cpp:552]   --->   Operation 41 'call' <Predicate = (enable_read)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 42 [1/2] (0.00ns)   --->   "call fastcc void @weight_load_reorg(i32* %Weight, i30 %Weight_offset_read, [9 x i16]* nocapture %weight_buffer_0_0, [9 x i16]* nocapture %weight_buffer_0_1, [9 x i16]* nocapture %weight_buffer_0_2, [9 x i16]* nocapture %weight_buffer_0_3, [9 x i16]* nocapture %weight_buffer_1_0, [9 x i16]* nocapture %weight_buffer_1_1, [9 x i16]* nocapture %weight_buffer_1_2, [9 x i16]* nocapture %weight_buffer_1_3, [9 x i16]* nocapture %weight_buffer_2_0, [9 x i16]* nocapture %weight_buffer_2_1, [9 x i16]* nocapture %weight_buffer_2_2, [9 x i16]* nocapture %weight_buffer_2_3, [9 x i16]* nocapture %weight_buffer_3_0, [9 x i16]* nocapture %weight_buffer_3_1, [9 x i16]* nocapture %weight_buffer_3_2, [9 x i16]* nocapture %weight_buffer_3_3, [9 x i16]* nocapture %weight_buffer_4_0, [9 x i16]* nocapture %weight_buffer_4_1, [9 x i16]* nocapture %weight_buffer_4_2, [9 x i16]* nocapture %weight_buffer_4_3, [9 x i16]* nocapture %weight_buffer_5_0, [9 x i16]* nocapture %weight_buffer_5_1, [9 x i16]* nocapture %weight_buffer_5_2, [9 x i16]* nocapture %weight_buffer_5_3, [9 x i16]* nocapture %weight_buffer_6_0, [9 x i16]* nocapture %weight_buffer_6_1, [9 x i16]* nocapture %weight_buffer_6_2, [9 x i16]* nocapture %weight_buffer_6_3, [9 x i16]* nocapture %weight_buffer_7_0, [9 x i16]* nocapture %weight_buffer_7_1, [9 x i16]* nocapture %weight_buffer_7_2, [9 x i16]* nocapture %weight_buffer_7_3, [9 x i16]* nocapture %weight_buffer_8_0, [9 x i16]* nocapture %weight_buffer_8_1, [9 x i16]* nocapture %weight_buffer_8_2, [9 x i16]* nocapture %weight_buffer_8_3, [9 x i16]* nocapture %weight_buffer_9_0, [9 x i16]* nocapture %weight_buffer_9_1, [9 x i16]* nocapture %weight_buffer_9_2, [9 x i16]* nocapture %weight_buffer_9_3, [9 x i16]* nocapture %weight_buffer_10_0, [9 x i16]* nocapture %weight_buffer_10_1, [9 x i16]* nocapture %weight_buffer_10_2, [9 x i16]* nocapture %weight_buffer_10_3, [9 x i16]* nocapture %weight_buffer_11_0, [9 x i16]* nocapture %weight_buffer_11_1, [9 x i16]* nocapture %weight_buffer_11_2, [9 x i16]* nocapture %weight_buffer_11_3, [9 x i16]* nocapture %weight_buffer_12_0, [9 x i16]* nocapture %weight_buffer_12_1, [9 x i16]* nocapture %weight_buffer_12_2, [9 x i16]* nocapture %weight_buffer_12_3, [9 x i16]* nocapture %weight_buffer_13_0, [9 x i16]* nocapture %weight_buffer_13_1, [9 x i16]* nocapture %weight_buffer_13_2, [9 x i16]* nocapture %weight_buffer_13_3, [9 x i16]* nocapture %weight_buffer_14_0, [9 x i16]* nocapture %weight_buffer_14_1, [9 x i16]* nocapture %weight_buffer_14_2, [9 x i16]* nocapture %weight_buffer_14_3, [9 x i16]* nocapture %weight_buffer_15_0, [9 x i16]* nocapture %weight_buffer_15_1, [9 x i16]* nocapture %weight_buffer_15_2, [9 x i16]* nocapture %weight_buffer_15_3, [9 x i16]* nocapture %weight_buffer_16_0, [9 x i16]* nocapture %weight_buffer_16_1, [9 x i16]* nocapture %weight_buffer_16_2, [9 x i16]* nocapture %weight_buffer_16_3, [9 x i16]* nocapture %weight_buffer_17_0, [9 x i16]* nocapture %weight_buffer_17_1, [9 x i16]* nocapture %weight_buffer_17_2, [9 x i16]* nocapture %weight_buffer_17_3, [9 x i16]* nocapture %weight_buffer_18_0, [9 x i16]* nocapture %weight_buffer_18_1, [9 x i16]* nocapture %weight_buffer_18_2, [9 x i16]* nocapture %weight_buffer_18_3, [9 x i16]* nocapture %weight_buffer_19_0, [9 x i16]* nocapture %weight_buffer_19_1, [9 x i16]* nocapture %weight_buffer_19_2, [9 x i16]* nocapture %weight_buffer_19_3, [9 x i16]* nocapture %weight_buffer_20_0, [9 x i16]* nocapture %weight_buffer_20_1, [9 x i16]* nocapture %weight_buffer_20_2, [9 x i16]* nocapture %weight_buffer_20_3, [9 x i16]* nocapture %weight_buffer_21_0, [9 x i16]* nocapture %weight_buffer_21_1, [9 x i16]* nocapture %weight_buffer_21_2, [9 x i16]* nocapture %weight_buffer_21_3, [9 x i16]* nocapture %weight_buffer_22_0, [9 x i16]* nocapture %weight_buffer_22_1, [9 x i16]* nocapture %weight_buffer_22_2, [9 x i16]* nocapture %weight_buffer_22_3, [9 x i16]* nocapture %weight_buffer_23_0, [9 x i16]* nocapture %weight_buffer_23_1, [9 x i16]* nocapture %weight_buffer_23_2, [9 x i16]* nocapture %weight_buffer_23_3, [9 x i16]* nocapture %weight_buffer_24_0, [9 x i16]* nocapture %weight_buffer_24_1, [9 x i16]* nocapture %weight_buffer_24_2, [9 x i16]* nocapture %weight_buffer_24_3, [9 x i16]* nocapture %weight_buffer_25_0, [9 x i16]* nocapture %weight_buffer_25_1, [9 x i16]* nocapture %weight_buffer_25_2, [9 x i16]* nocapture %weight_buffer_25_3, [9 x i16]* nocapture %weight_buffer_26_0, [9 x i16]* nocapture %weight_buffer_26_1, [9 x i16]* nocapture %weight_buffer_26_2, [9 x i16]* nocapture %weight_buffer_26_3, [9 x i16]* nocapture %weight_buffer_27_0, [9 x i16]* nocapture %weight_buffer_27_1, [9 x i16]* nocapture %weight_buffer_27_2, [9 x i16]* nocapture %weight_buffer_27_3, [9 x i16]* nocapture %weight_buffer_28_0, [9 x i16]* nocapture %weight_buffer_28_1, [9 x i16]* nocapture %weight_buffer_28_2, [9 x i16]* nocapture %weight_buffer_28_3, [9 x i16]* nocapture %weight_buffer_29_0, [9 x i16]* nocapture %weight_buffer_29_1, [9 x i16]* nocapture %weight_buffer_29_2, [9 x i16]* nocapture %weight_buffer_29_3, [9 x i16]* nocapture %weight_buffer_30_0, [9 x i16]* nocapture %weight_buffer_30_1, [9 x i16]* nocapture %weight_buffer_30_2, [9 x i16]* nocapture %weight_buffer_30_3, [9 x i16]* nocapture %weight_buffer_31_0, [9 x i16]* nocapture %weight_buffer_31_1, [9 x i16]* nocapture %weight_buffer_31_2, [9 x i16]* nocapture %weight_buffer_31_3, i1 zeroext %weight_load_enable_r, i32 %m_read, i32 %n_read, i32 %Kernel_size_read, i32 %TM_MIN_read, i32 %TN_MIN)" [cnn.cpp:553]   --->   Operation 42 'call' <Predicate = (enable_read)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 43 [1/1] (1.76ns)   --->   "br label %._crit_edge" [cnn.cpp:555]   --->   Operation 43 'br' <Predicate = (enable_read)> <Delay = 1.76>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%write_flag = phi i32 [ %n_read, %1 ], [ %p_read_3, %0 ]" [cnn.cpp:555]   --->   Operation 44 'phi' 'write_flag' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "ret i32 %write_flag" [cnn.cpp:555]   --->   Operation 45 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input1_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input2_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input3_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Weight]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ Weight_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ InFM_num]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Input_w]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Input_h]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Kernel_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Kernel_stride]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ TM_MIN]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ TN]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ TRow]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ TCol]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Padding]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_buffer_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_buffer_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_buffer_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_buffer_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_3_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_3_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_3_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_3_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_4_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_4_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_4_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_4_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_5_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_5_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_5_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_5_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_6_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_6_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_6_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_6_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_7_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_7_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_7_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_7_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_8_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_8_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_8_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_8_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_9_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_9_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_9_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_9_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_10_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_10_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_10_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_10_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_11_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_11_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_11_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_11_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_12_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_12_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_12_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_12_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_13_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_13_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_13_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_13_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_14_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_14_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_14_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_14_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_15_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_15_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_15_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_15_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_16_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_16_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_16_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_16_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_17_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_17_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_17_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_17_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_18_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_18_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_18_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_18_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_19_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_19_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_19_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_19_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_20_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_20_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_20_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_20_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_21_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_21_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_21_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_21_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_22_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_22_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_22_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_22_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_23_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_23_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_23_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_23_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_24_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_24_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_24_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_24_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_25_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_25_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_25_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_25_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_26_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_26_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_26_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_26_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_27_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_27_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_27_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_27_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_28_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_28_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_28_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_28_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_29_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_29_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_29_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_29_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_30_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_30_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_30_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_30_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_31_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_31_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_31_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buffer_31_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ enable]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_load_enable]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ IHxIW]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ LayerType]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trow_loops_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_inoffset]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ input_memcpy_buffer0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ input_memcpy_buffer1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ input_memcpy_buffer2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ input_memcpy_buffer3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ t2_local_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ input_memcpy_buffer0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ input_memcpy_buffer1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ input_memcpy_buffer2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ input_memcpy_buffer3_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ Woffset]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ weight_memcpy_buffer]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weight_memcpy_buffer_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
trow_loops_V_read    (read         ) [ 0011]
LayerType_read       (read         ) [ 0000]
IHxIW_read           (read         ) [ 0011]
weight_load_enable_r (read         ) [ 0011]
enable_read          (read         ) [ 0111]
p_read_3             (read         ) [ 0111]
Padding_read         (read         ) [ 0011]
TCol_read            (read         ) [ 0011]
TRow_read            (read         ) [ 0011]
TN_read              (read         ) [ 0000]
TM_MIN_read          (read         ) [ 0011]
n_read               (read         ) [ 0111]
m_read               (read         ) [ 0011]
c_read               (read         ) [ 0011]
r_read               (read         ) [ 0011]
Kernel_stride_read   (read         ) [ 0011]
Kernel_size_read     (read         ) [ 0011]
Input_h_read         (read         ) [ 0011]
Input_w_read         (read         ) [ 0011]
InFM_num_read        (read         ) [ 0000]
Weight_offset_read   (read         ) [ 0011]
input3_offset_read   (read         ) [ 0011]
input2_offset_read   (read         ) [ 0011]
input1_offset_read   (read         ) [ 0011]
input_offset_read    (read         ) [ 0011]
StgValue_29          (specinterface) [ 0000]
StgValue_30          (specinterface) [ 0000]
StgValue_31          (specinterface) [ 0000]
StgValue_32          (specinterface) [ 0000]
StgValue_33          (specinterface) [ 0000]
StgValue_34          (br           ) [ 0111]
tmp                  (sub          ) [ 0000]
tmp_s                (icmp         ) [ 0000]
TN_MIN               (select       ) [ 0011]
tmp_89               (trunc        ) [ 0011]
StgValue_41          (call         ) [ 0000]
StgValue_42          (call         ) [ 0000]
StgValue_43          (br           ) [ 0000]
write_flag           (phi          ) [ 0001]
StgValue_45          (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input1_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input1_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input2_offset">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input2_offset"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input3_offset">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input3_offset"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Weight">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Weight"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="Weight_offset">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Weight_offset"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="InFM_num">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="InFM_num"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="Input_w">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Input_w"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="Input_h">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Input_h"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="Kernel_size">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Kernel_size"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="Kernel_stride">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Kernel_stride"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="r">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="c">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="m">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="n">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="TM_MIN">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="TM_MIN"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="TN">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="TN"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="TRow">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="TRow"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="TCol">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="TCol"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="Padding">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="input_buffer_0">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buffer_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="input_buffer_1">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buffer_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="input_buffer_2">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buffer_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="input_buffer_3">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buffer_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="weight_buffer_0_0">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_0_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="weight_buffer_0_1">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_0_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="weight_buffer_0_2">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_0_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="weight_buffer_0_3">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_0_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="weight_buffer_1_0">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_1_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="weight_buffer_1_1">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_1_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="weight_buffer_1_2">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_1_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="weight_buffer_1_3">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_1_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="weight_buffer_2_0">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_2_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="weight_buffer_2_1">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_2_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="weight_buffer_2_2">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_2_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="weight_buffer_2_3">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_2_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="weight_buffer_3_0">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_3_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="weight_buffer_3_1">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_3_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="weight_buffer_3_2">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_3_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="weight_buffer_3_3">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_3_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="weight_buffer_4_0">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_4_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="weight_buffer_4_1">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_4_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="weight_buffer_4_2">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_4_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="weight_buffer_4_3">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_4_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="weight_buffer_5_0">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_5_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="weight_buffer_5_1">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_5_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="weight_buffer_5_2">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_5_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="weight_buffer_5_3">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_5_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="weight_buffer_6_0">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_6_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="weight_buffer_6_1">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_6_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="weight_buffer_6_2">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_6_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="weight_buffer_6_3">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_6_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="weight_buffer_7_0">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_7_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="weight_buffer_7_1">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_7_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="weight_buffer_7_2">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_7_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="weight_buffer_7_3">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_7_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="weight_buffer_8_0">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_8_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="weight_buffer_8_1">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_8_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="weight_buffer_8_2">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_8_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="weight_buffer_8_3">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_8_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="weight_buffer_9_0">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_9_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="weight_buffer_9_1">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_9_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="weight_buffer_9_2">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_9_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="weight_buffer_9_3">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_9_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="weight_buffer_10_0">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_10_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="weight_buffer_10_1">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_10_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="weight_buffer_10_2">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_10_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="weight_buffer_10_3">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_10_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="weight_buffer_11_0">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_11_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="weight_buffer_11_1">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_11_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="weight_buffer_11_2">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_11_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="weight_buffer_11_3">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_11_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="weight_buffer_12_0">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_12_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="weight_buffer_12_1">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_12_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="weight_buffer_12_2">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_12_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="weight_buffer_12_3">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_12_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="weight_buffer_13_0">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_13_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="weight_buffer_13_1">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_13_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="weight_buffer_13_2">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_13_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="weight_buffer_13_3">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_13_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="168" class="1000" name="weight_buffer_14_0">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_14_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="170" class="1000" name="weight_buffer_14_1">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_14_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="172" class="1000" name="weight_buffer_14_2">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_14_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="174" class="1000" name="weight_buffer_14_3">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_14_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="176" class="1000" name="weight_buffer_15_0">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_15_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="178" class="1000" name="weight_buffer_15_1">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_15_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="180" class="1000" name="weight_buffer_15_2">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_15_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="182" class="1000" name="weight_buffer_15_3">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_15_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="184" class="1000" name="weight_buffer_16_0">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_16_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="186" class="1000" name="weight_buffer_16_1">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_16_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="188" class="1000" name="weight_buffer_16_2">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_16_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="190" class="1000" name="weight_buffer_16_3">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_16_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="192" class="1000" name="weight_buffer_17_0">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_17_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="194" class="1000" name="weight_buffer_17_1">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_17_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="196" class="1000" name="weight_buffer_17_2">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_17_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="198" class="1000" name="weight_buffer_17_3">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_17_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="200" class="1000" name="weight_buffer_18_0">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_18_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="202" class="1000" name="weight_buffer_18_1">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_18_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="204" class="1000" name="weight_buffer_18_2">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_18_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="206" class="1000" name="weight_buffer_18_3">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_18_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="208" class="1000" name="weight_buffer_19_0">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_19_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="210" class="1000" name="weight_buffer_19_1">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_19_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="212" class="1000" name="weight_buffer_19_2">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_19_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="214" class="1000" name="weight_buffer_19_3">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_19_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="216" class="1000" name="weight_buffer_20_0">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_20_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="218" class="1000" name="weight_buffer_20_1">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_20_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="220" class="1000" name="weight_buffer_20_2">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_20_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="222" class="1000" name="weight_buffer_20_3">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_20_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="224" class="1000" name="weight_buffer_21_0">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_21_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="226" class="1000" name="weight_buffer_21_1">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_21_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="228" class="1000" name="weight_buffer_21_2">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_21_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="230" class="1000" name="weight_buffer_21_3">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_21_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="232" class="1000" name="weight_buffer_22_0">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_22_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="234" class="1000" name="weight_buffer_22_1">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_22_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="236" class="1000" name="weight_buffer_22_2">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_22_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="238" class="1000" name="weight_buffer_22_3">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_22_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="240" class="1000" name="weight_buffer_23_0">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_23_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="242" class="1000" name="weight_buffer_23_1">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_23_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="244" class="1000" name="weight_buffer_23_2">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_23_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="246" class="1000" name="weight_buffer_23_3">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_23_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="248" class="1000" name="weight_buffer_24_0">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_24_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="250" class="1000" name="weight_buffer_24_1">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_24_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="252" class="1000" name="weight_buffer_24_2">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_24_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="254" class="1000" name="weight_buffer_24_3">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_24_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="256" class="1000" name="weight_buffer_25_0">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_25_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="258" class="1000" name="weight_buffer_25_1">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_25_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="260" class="1000" name="weight_buffer_25_2">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_25_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="262" class="1000" name="weight_buffer_25_3">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_25_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="264" class="1000" name="weight_buffer_26_0">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_26_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="266" class="1000" name="weight_buffer_26_1">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_26_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="268" class="1000" name="weight_buffer_26_2">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_26_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="270" class="1000" name="weight_buffer_26_3">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_26_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="272" class="1000" name="weight_buffer_27_0">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_27_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="274" class="1000" name="weight_buffer_27_1">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_27_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="276" class="1000" name="weight_buffer_27_2">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_27_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="278" class="1000" name="weight_buffer_27_3">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_27_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="280" class="1000" name="weight_buffer_28_0">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_28_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="282" class="1000" name="weight_buffer_28_1">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_28_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="284" class="1000" name="weight_buffer_28_2">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_28_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="286" class="1000" name="weight_buffer_28_3">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_28_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="288" class="1000" name="weight_buffer_29_0">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_29_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="290" class="1000" name="weight_buffer_29_1">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_29_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="292" class="1000" name="weight_buffer_29_2">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_29_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="294" class="1000" name="weight_buffer_29_3">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_29_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="296" class="1000" name="weight_buffer_30_0">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_30_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="298" class="1000" name="weight_buffer_30_1">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_30_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="300" class="1000" name="weight_buffer_30_2">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_30_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="302" class="1000" name="weight_buffer_30_3">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_30_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="304" class="1000" name="weight_buffer_31_0">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_31_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="306" class="1000" name="weight_buffer_31_1">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_31_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="308" class="1000" name="weight_buffer_31_2">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_31_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="310" class="1000" name="weight_buffer_31_3">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_31_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="312" class="1000" name="p_read">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="314" class="1000" name="enable">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="enable"/></StgValue>
</bind>
</comp>

<comp id="316" class="1000" name="weight_load_enable">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_load_enable"/></StgValue>
</bind>
</comp>

<comp id="318" class="1000" name="IHxIW">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IHxIW"/></StgValue>
</bind>
</comp>

<comp id="320" class="1000" name="LayerType">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LayerType"/></StgValue>
</bind>
</comp>

<comp id="322" class="1000" name="trow_loops_V">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trow_loops_V"/></StgValue>
</bind>
</comp>

<comp id="324" class="1000" name="tmp_inoffset">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_inoffset"/></StgValue>
</bind>
</comp>

<comp id="326" class="1000" name="input_memcpy_buffer0">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_memcpy_buffer0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="328" class="1000" name="input_memcpy_buffer1">
<pin_list>
<pin id="329" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_memcpy_buffer1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="330" class="1000" name="input_memcpy_buffer2">
<pin_list>
<pin id="331" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_memcpy_buffer2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="332" class="1000" name="input_memcpy_buffer3">
<pin_list>
<pin id="333" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_memcpy_buffer3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="334" class="1000" name="t2_local_V">
<pin_list>
<pin id="335" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t2_local_V"/></StgValue>
</bind>
</comp>

<comp id="336" class="1000" name="input_memcpy_buffer0_1">
<pin_list>
<pin id="337" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_memcpy_buffer0_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="338" class="1000" name="input_memcpy_buffer1_1">
<pin_list>
<pin id="339" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_memcpy_buffer1_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="340" class="1000" name="input_memcpy_buffer2_1">
<pin_list>
<pin id="341" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_memcpy_buffer2_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="342" class="1000" name="input_memcpy_buffer3_1">
<pin_list>
<pin id="343" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_memcpy_buffer3_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="344" class="1000" name="Woffset">
<pin_list>
<pin id="345" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Woffset"/></StgValue>
</bind>
</comp>

<comp id="346" class="1000" name="weight_memcpy_buffer">
<pin_list>
<pin id="347" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_memcpy_buffer"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="348" class="1000" name="weight_memcpy_buffer_1">
<pin_list>
<pin id="349" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_memcpy_buffer_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="350" class="1001" name="const_350">
<pin_list>
<pin id="351" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="352" class="1001" name="const_352">
<pin_list>
<pin id="353" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="354" class="1001" name="const_354">
<pin_list>
<pin id="355" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i19"/></StgValue>
</bind>
</comp>

<comp id="356" class="1001" name="const_356">
<pin_list>
<pin id="357" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="358" class="1001" name="const_358">
<pin_list>
<pin id="359" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="360" class="1001" name="const_360">
<pin_list>
<pin id="361" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="362" class="1001" name="const_362">
<pin_list>
<pin id="363" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="364" class="1001" name="const_364">
<pin_list>
<pin id="365" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="366" class="1001" name="const_366">
<pin_list>
<pin id="367" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="368" class="1001" name="const_368">
<pin_list>
<pin id="369" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="370" class="1001" name="const_370">
<pin_list>
<pin id="371" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="372" class="1001" name="const_372">
<pin_list>
<pin id="373" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="374" class="1001" name="const_374">
<pin_list>
<pin id="375" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="376" class="1001" name="const_376">
<pin_list>
<pin id="377" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="378" class="1001" name="const_378">
<pin_list>
<pin id="379" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="380" class="1001" name="const_380">
<pin_list>
<pin id="381" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="382" class="1001" name="const_382">
<pin_list>
<pin id="383" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="384" class="1001" name="const_384">
<pin_list>
<pin id="385" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="386" class="1001" name="const_386">
<pin_list>
<pin id="387" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="388" class="1001" name="const_388">
<pin_list>
<pin id="389" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="390" class="1001" name="const_390">
<pin_list>
<pin id="391" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str22"/></StgValue>
</bind>
</comp>

<comp id="392" class="1001" name="const_392">
<pin_list>
<pin id="393" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="394" class="1001" name="const_394">
<pin_list>
<pin id="395" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_load"/></StgValue>
</bind>
</comp>

<comp id="396" class="1001" name="const_396">
<pin_list>
<pin id="397" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_load_reorg"/></StgValue>
</bind>
</comp>

<comp id="398" class="1004" name="trow_loops_V_read_read_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="6" slack="0"/>
<pin id="400" dir="0" index="1" bw="6" slack="0"/>
<pin id="401" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trow_loops_V_read/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="LayerType_read_read_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="4" slack="0"/>
<pin id="406" dir="0" index="1" bw="4" slack="0"/>
<pin id="407" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="LayerType_read/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="IHxIW_read_read_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="19" slack="0"/>
<pin id="412" dir="0" index="1" bw="19" slack="0"/>
<pin id="413" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="IHxIW_read/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="weight_load_enable_r_read_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_load_enable_r/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="enable_read_read_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="enable_read/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="p_read_3_read_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="Padding_read_read_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="0"/>
<pin id="437" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Padding_read/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="TCol_read_read_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="8" slack="0"/>
<pin id="442" dir="0" index="1" bw="8" slack="0"/>
<pin id="443" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="TCol_read/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="TRow_read_read_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="0"/>
<pin id="448" dir="0" index="1" bw="8" slack="0"/>
<pin id="449" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="TRow_read/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="TN_read_read_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="0"/>
<pin id="454" dir="0" index="1" bw="32" slack="0"/>
<pin id="455" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="TN_read/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="TM_MIN_read_read_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="0" index="1" bw="32" slack="0"/>
<pin id="461" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="TM_MIN_read/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="n_read_read_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="0"/>
<pin id="467" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="m_read_read_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="0" index="1" bw="32" slack="0"/>
<pin id="473" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_read/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="c_read_read_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="0"/>
<pin id="478" dir="0" index="1" bw="32" slack="0"/>
<pin id="479" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_read/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="r_read_read_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="0"/>
<pin id="484" dir="0" index="1" bw="32" slack="0"/>
<pin id="485" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_read/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="Kernel_stride_read_read_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="0"/>
<pin id="490" dir="0" index="1" bw="32" slack="0"/>
<pin id="491" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Kernel_stride_read/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="Kernel_size_read_read_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="0" index="1" bw="32" slack="0"/>
<pin id="497" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Kernel_size_read/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="Input_h_read_read_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="0"/>
<pin id="502" dir="0" index="1" bw="32" slack="0"/>
<pin id="503" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Input_h_read/1 "/>
</bind>
</comp>

<comp id="506" class="1004" name="Input_w_read_read_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="0"/>
<pin id="508" dir="0" index="1" bw="32" slack="0"/>
<pin id="509" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Input_w_read/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="InFM_num_read_read_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="0"/>
<pin id="514" dir="0" index="1" bw="32" slack="0"/>
<pin id="515" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="InFM_num_read/1 "/>
</bind>
</comp>

<comp id="518" class="1004" name="Weight_offset_read_read_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="30" slack="0"/>
<pin id="520" dir="0" index="1" bw="30" slack="0"/>
<pin id="521" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Weight_offset_read/1 "/>
</bind>
</comp>

<comp id="524" class="1004" name="input3_offset_read_read_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="30" slack="0"/>
<pin id="526" dir="0" index="1" bw="30" slack="0"/>
<pin id="527" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input3_offset_read/1 "/>
</bind>
</comp>

<comp id="530" class="1004" name="input2_offset_read_read_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="30" slack="0"/>
<pin id="532" dir="0" index="1" bw="30" slack="0"/>
<pin id="533" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input2_offset_read/1 "/>
</bind>
</comp>

<comp id="536" class="1004" name="input1_offset_read_read_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="30" slack="0"/>
<pin id="538" dir="0" index="1" bw="30" slack="0"/>
<pin id="539" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input1_offset_read/1 "/>
</bind>
</comp>

<comp id="542" class="1004" name="input_offset_read_read_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="30" slack="0"/>
<pin id="544" dir="0" index="1" bw="30" slack="0"/>
<pin id="545" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_offset_read/1 "/>
</bind>
</comp>

<comp id="548" class="1005" name="write_flag_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="550" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="write_flag (phireg) "/>
</bind>
</comp>

<comp id="551" class="1004" name="write_flag_phi_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="2"/>
<pin id="553" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="554" dir="0" index="2" bw="32" slack="2"/>
<pin id="555" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="556" dir="1" index="4" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="write_flag/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="grp_input_load_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="0" slack="0"/>
<pin id="559" dir="0" index="1" bw="32" slack="0"/>
<pin id="560" dir="0" index="2" bw="30" slack="1"/>
<pin id="561" dir="0" index="3" bw="32" slack="0"/>
<pin id="562" dir="0" index="4" bw="30" slack="1"/>
<pin id="563" dir="0" index="5" bw="32" slack="0"/>
<pin id="564" dir="0" index="6" bw="30" slack="1"/>
<pin id="565" dir="0" index="7" bw="32" slack="0"/>
<pin id="566" dir="0" index="8" bw="30" slack="1"/>
<pin id="567" dir="0" index="9" bw="16" slack="0"/>
<pin id="568" dir="0" index="10" bw="16" slack="0"/>
<pin id="569" dir="0" index="11" bw="16" slack="0"/>
<pin id="570" dir="0" index="12" bw="16" slack="0"/>
<pin id="571" dir="0" index="13" bw="32" slack="1"/>
<pin id="572" dir="0" index="14" bw="32" slack="1"/>
<pin id="573" dir="0" index="15" bw="32" slack="1"/>
<pin id="574" dir="0" index="16" bw="32" slack="1"/>
<pin id="575" dir="0" index="17" bw="32" slack="1"/>
<pin id="576" dir="0" index="18" bw="8" slack="1"/>
<pin id="577" dir="0" index="19" bw="8" slack="1"/>
<pin id="578" dir="0" index="20" bw="32" slack="1"/>
<pin id="579" dir="0" index="21" bw="32" slack="1"/>
<pin id="580" dir="0" index="22" bw="32" slack="1"/>
<pin id="581" dir="0" index="23" bw="19" slack="1"/>
<pin id="582" dir="0" index="24" bw="2" slack="1"/>
<pin id="583" dir="0" index="25" bw="6" slack="1"/>
<pin id="584" dir="0" index="26" bw="32" slack="0"/>
<pin id="585" dir="0" index="27" bw="32" slack="0"/>
<pin id="586" dir="0" index="28" bw="32" slack="0"/>
<pin id="587" dir="0" index="29" bw="32" slack="0"/>
<pin id="588" dir="0" index="30" bw="32" slack="0"/>
<pin id="589" dir="0" index="31" bw="6" slack="0"/>
<pin id="590" dir="0" index="32" bw="32" slack="0"/>
<pin id="591" dir="0" index="33" bw="32" slack="0"/>
<pin id="592" dir="0" index="34" bw="32" slack="0"/>
<pin id="593" dir="0" index="35" bw="32" slack="0"/>
<pin id="594" dir="1" index="36" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_39/2 "/>
</bind>
</comp>

<comp id="614" class="1004" name="grp_weight_load_reorg_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="0" slack="0"/>
<pin id="616" dir="0" index="1" bw="32" slack="0"/>
<pin id="617" dir="0" index="2" bw="30" slack="1"/>
<pin id="618" dir="0" index="3" bw="16" slack="0"/>
<pin id="619" dir="0" index="4" bw="16" slack="0"/>
<pin id="620" dir="0" index="5" bw="16" slack="0"/>
<pin id="621" dir="0" index="6" bw="16" slack="0"/>
<pin id="622" dir="0" index="7" bw="16" slack="0"/>
<pin id="623" dir="0" index="8" bw="16" slack="0"/>
<pin id="624" dir="0" index="9" bw="16" slack="0"/>
<pin id="625" dir="0" index="10" bw="16" slack="0"/>
<pin id="626" dir="0" index="11" bw="16" slack="0"/>
<pin id="627" dir="0" index="12" bw="16" slack="0"/>
<pin id="628" dir="0" index="13" bw="16" slack="0"/>
<pin id="629" dir="0" index="14" bw="16" slack="0"/>
<pin id="630" dir="0" index="15" bw="16" slack="0"/>
<pin id="631" dir="0" index="16" bw="16" slack="0"/>
<pin id="632" dir="0" index="17" bw="16" slack="0"/>
<pin id="633" dir="0" index="18" bw="16" slack="0"/>
<pin id="634" dir="0" index="19" bw="16" slack="0"/>
<pin id="635" dir="0" index="20" bw="16" slack="0"/>
<pin id="636" dir="0" index="21" bw="16" slack="0"/>
<pin id="637" dir="0" index="22" bw="16" slack="0"/>
<pin id="638" dir="0" index="23" bw="16" slack="0"/>
<pin id="639" dir="0" index="24" bw="16" slack="0"/>
<pin id="640" dir="0" index="25" bw="16" slack="0"/>
<pin id="641" dir="0" index="26" bw="16" slack="0"/>
<pin id="642" dir="0" index="27" bw="16" slack="0"/>
<pin id="643" dir="0" index="28" bw="16" slack="0"/>
<pin id="644" dir="0" index="29" bw="16" slack="0"/>
<pin id="645" dir="0" index="30" bw="16" slack="0"/>
<pin id="646" dir="0" index="31" bw="16" slack="0"/>
<pin id="647" dir="0" index="32" bw="16" slack="0"/>
<pin id="648" dir="0" index="33" bw="16" slack="0"/>
<pin id="649" dir="0" index="34" bw="16" slack="0"/>
<pin id="650" dir="0" index="35" bw="16" slack="0"/>
<pin id="651" dir="0" index="36" bw="16" slack="0"/>
<pin id="652" dir="0" index="37" bw="16" slack="0"/>
<pin id="653" dir="0" index="38" bw="16" slack="0"/>
<pin id="654" dir="0" index="39" bw="16" slack="0"/>
<pin id="655" dir="0" index="40" bw="16" slack="0"/>
<pin id="656" dir="0" index="41" bw="16" slack="0"/>
<pin id="657" dir="0" index="42" bw="16" slack="0"/>
<pin id="658" dir="0" index="43" bw="16" slack="0"/>
<pin id="659" dir="0" index="44" bw="16" slack="0"/>
<pin id="660" dir="0" index="45" bw="16" slack="0"/>
<pin id="661" dir="0" index="46" bw="16" slack="0"/>
<pin id="662" dir="0" index="47" bw="16" slack="0"/>
<pin id="663" dir="0" index="48" bw="16" slack="0"/>
<pin id="664" dir="0" index="49" bw="16" slack="0"/>
<pin id="665" dir="0" index="50" bw="16" slack="0"/>
<pin id="666" dir="0" index="51" bw="16" slack="0"/>
<pin id="667" dir="0" index="52" bw="16" slack="0"/>
<pin id="668" dir="0" index="53" bw="16" slack="0"/>
<pin id="669" dir="0" index="54" bw="16" slack="0"/>
<pin id="670" dir="0" index="55" bw="16" slack="0"/>
<pin id="671" dir="0" index="56" bw="16" slack="0"/>
<pin id="672" dir="0" index="57" bw="16" slack="0"/>
<pin id="673" dir="0" index="58" bw="16" slack="0"/>
<pin id="674" dir="0" index="59" bw="16" slack="0"/>
<pin id="675" dir="0" index="60" bw="16" slack="0"/>
<pin id="676" dir="0" index="61" bw="16" slack="0"/>
<pin id="677" dir="0" index="62" bw="16" slack="0"/>
<pin id="678" dir="0" index="63" bw="16" slack="0"/>
<pin id="679" dir="0" index="64" bw="16" slack="0"/>
<pin id="680" dir="0" index="65" bw="16" slack="0"/>
<pin id="681" dir="0" index="66" bw="16" slack="0"/>
<pin id="682" dir="0" index="67" bw="16" slack="0"/>
<pin id="683" dir="0" index="68" bw="16" slack="0"/>
<pin id="684" dir="0" index="69" bw="16" slack="0"/>
<pin id="685" dir="0" index="70" bw="16" slack="0"/>
<pin id="686" dir="0" index="71" bw="16" slack="0"/>
<pin id="687" dir="0" index="72" bw="16" slack="0"/>
<pin id="688" dir="0" index="73" bw="16" slack="0"/>
<pin id="689" dir="0" index="74" bw="16" slack="0"/>
<pin id="690" dir="0" index="75" bw="16" slack="0"/>
<pin id="691" dir="0" index="76" bw="16" slack="0"/>
<pin id="692" dir="0" index="77" bw="16" slack="0"/>
<pin id="693" dir="0" index="78" bw="16" slack="0"/>
<pin id="694" dir="0" index="79" bw="16" slack="0"/>
<pin id="695" dir="0" index="80" bw="16" slack="0"/>
<pin id="696" dir="0" index="81" bw="16" slack="0"/>
<pin id="697" dir="0" index="82" bw="16" slack="0"/>
<pin id="698" dir="0" index="83" bw="16" slack="0"/>
<pin id="699" dir="0" index="84" bw="16" slack="0"/>
<pin id="700" dir="0" index="85" bw="16" slack="0"/>
<pin id="701" dir="0" index="86" bw="16" slack="0"/>
<pin id="702" dir="0" index="87" bw="16" slack="0"/>
<pin id="703" dir="0" index="88" bw="16" slack="0"/>
<pin id="704" dir="0" index="89" bw="16" slack="0"/>
<pin id="705" dir="0" index="90" bw="16" slack="0"/>
<pin id="706" dir="0" index="91" bw="16" slack="0"/>
<pin id="707" dir="0" index="92" bw="16" slack="0"/>
<pin id="708" dir="0" index="93" bw="16" slack="0"/>
<pin id="709" dir="0" index="94" bw="16" slack="0"/>
<pin id="710" dir="0" index="95" bw="16" slack="0"/>
<pin id="711" dir="0" index="96" bw="16" slack="0"/>
<pin id="712" dir="0" index="97" bw="16" slack="0"/>
<pin id="713" dir="0" index="98" bw="16" slack="0"/>
<pin id="714" dir="0" index="99" bw="16" slack="0"/>
<pin id="715" dir="0" index="100" bw="16" slack="0"/>
<pin id="716" dir="0" index="101" bw="16" slack="0"/>
<pin id="717" dir="0" index="102" bw="16" slack="0"/>
<pin id="718" dir="0" index="103" bw="16" slack="0"/>
<pin id="719" dir="0" index="104" bw="16" slack="0"/>
<pin id="720" dir="0" index="105" bw="16" slack="0"/>
<pin id="721" dir="0" index="106" bw="16" slack="0"/>
<pin id="722" dir="0" index="107" bw="16" slack="0"/>
<pin id="723" dir="0" index="108" bw="16" slack="0"/>
<pin id="724" dir="0" index="109" bw="16" slack="0"/>
<pin id="725" dir="0" index="110" bw="16" slack="0"/>
<pin id="726" dir="0" index="111" bw="16" slack="0"/>
<pin id="727" dir="0" index="112" bw="16" slack="0"/>
<pin id="728" dir="0" index="113" bw="16" slack="0"/>
<pin id="729" dir="0" index="114" bw="16" slack="0"/>
<pin id="730" dir="0" index="115" bw="16" slack="0"/>
<pin id="731" dir="0" index="116" bw="16" slack="0"/>
<pin id="732" dir="0" index="117" bw="16" slack="0"/>
<pin id="733" dir="0" index="118" bw="16" slack="0"/>
<pin id="734" dir="0" index="119" bw="16" slack="0"/>
<pin id="735" dir="0" index="120" bw="16" slack="0"/>
<pin id="736" dir="0" index="121" bw="16" slack="0"/>
<pin id="737" dir="0" index="122" bw="16" slack="0"/>
<pin id="738" dir="0" index="123" bw="16" slack="0"/>
<pin id="739" dir="0" index="124" bw="16" slack="0"/>
<pin id="740" dir="0" index="125" bw="16" slack="0"/>
<pin id="741" dir="0" index="126" bw="16" slack="0"/>
<pin id="742" dir="0" index="127" bw="16" slack="0"/>
<pin id="743" dir="0" index="128" bw="16" slack="0"/>
<pin id="744" dir="0" index="129" bw="16" slack="0"/>
<pin id="745" dir="0" index="130" bw="16" slack="0"/>
<pin id="746" dir="0" index="131" bw="1" slack="1"/>
<pin id="747" dir="0" index="132" bw="32" slack="1"/>
<pin id="748" dir="0" index="133" bw="32" slack="1"/>
<pin id="749" dir="0" index="134" bw="32" slack="1"/>
<pin id="750" dir="0" index="135" bw="32" slack="1"/>
<pin id="751" dir="0" index="136" bw="32" slack="1"/>
<pin id="752" dir="0" index="137" bw="32" slack="0"/>
<pin id="753" dir="0" index="138" bw="32" slack="0"/>
<pin id="754" dir="0" index="139" bw="32" slack="0"/>
<pin id="755" dir="1" index="140" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_40/2 "/>
</bind>
</comp>

<comp id="889" class="1004" name="tmp_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="32" slack="0"/>
<pin id="891" dir="0" index="1" bw="32" slack="0"/>
<pin id="892" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="895" class="1004" name="tmp_s_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="32" slack="0"/>
<pin id="897" dir="0" index="1" bw="32" slack="0"/>
<pin id="898" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="901" class="1004" name="TN_MIN_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="1" slack="0"/>
<pin id="903" dir="0" index="1" bw="32" slack="0"/>
<pin id="904" dir="0" index="2" bw="32" slack="0"/>
<pin id="905" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="TN_MIN/1 "/>
</bind>
</comp>

<comp id="909" class="1004" name="tmp_89_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="4" slack="0"/>
<pin id="911" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_89/1 "/>
</bind>
</comp>

<comp id="913" class="1005" name="trow_loops_V_read_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="6" slack="1"/>
<pin id="915" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trow_loops_V_read "/>
</bind>
</comp>

<comp id="918" class="1005" name="IHxIW_read_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="19" slack="1"/>
<pin id="920" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="IHxIW_read "/>
</bind>
</comp>

<comp id="923" class="1005" name="weight_load_enable_r_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="1" slack="1"/>
<pin id="925" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="weight_load_enable_r "/>
</bind>
</comp>

<comp id="928" class="1005" name="enable_read_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="1" slack="2"/>
<pin id="930" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="enable_read "/>
</bind>
</comp>

<comp id="932" class="1005" name="p_read_3_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="32" slack="2"/>
<pin id="934" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_read_3 "/>
</bind>
</comp>

<comp id="937" class="1005" name="Padding_read_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="32" slack="1"/>
<pin id="939" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Padding_read "/>
</bind>
</comp>

<comp id="942" class="1005" name="TCol_read_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="8" slack="1"/>
<pin id="944" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="TCol_read "/>
</bind>
</comp>

<comp id="947" class="1005" name="TRow_read_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="8" slack="1"/>
<pin id="949" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="TRow_read "/>
</bind>
</comp>

<comp id="952" class="1005" name="TM_MIN_read_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="32" slack="1"/>
<pin id="954" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="TM_MIN_read "/>
</bind>
</comp>

<comp id="957" class="1005" name="n_read_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="32" slack="1"/>
<pin id="959" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n_read "/>
</bind>
</comp>

<comp id="964" class="1005" name="m_read_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="32" slack="1"/>
<pin id="966" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m_read "/>
</bind>
</comp>

<comp id="969" class="1005" name="c_read_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="32" slack="1"/>
<pin id="971" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_read "/>
</bind>
</comp>

<comp id="974" class="1005" name="r_read_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="32" slack="1"/>
<pin id="976" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_read "/>
</bind>
</comp>

<comp id="979" class="1005" name="Kernel_stride_read_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="32" slack="1"/>
<pin id="981" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Kernel_stride_read "/>
</bind>
</comp>

<comp id="984" class="1005" name="Kernel_size_read_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="32" slack="1"/>
<pin id="986" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Kernel_size_read "/>
</bind>
</comp>

<comp id="989" class="1005" name="Input_h_read_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="32" slack="1"/>
<pin id="991" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Input_h_read "/>
</bind>
</comp>

<comp id="994" class="1005" name="Input_w_read_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="32" slack="1"/>
<pin id="996" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Input_w_read "/>
</bind>
</comp>

<comp id="999" class="1005" name="Weight_offset_read_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="30" slack="1"/>
<pin id="1001" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="Weight_offset_read "/>
</bind>
</comp>

<comp id="1004" class="1005" name="input3_offset_read_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="30" slack="1"/>
<pin id="1006" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="input3_offset_read "/>
</bind>
</comp>

<comp id="1009" class="1005" name="input2_offset_read_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="30" slack="1"/>
<pin id="1011" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="input2_offset_read "/>
</bind>
</comp>

<comp id="1014" class="1005" name="input1_offset_read_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="30" slack="1"/>
<pin id="1016" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="input1_offset_read "/>
</bind>
</comp>

<comp id="1019" class="1005" name="input_offset_read_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="30" slack="1"/>
<pin id="1021" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="input_offset_read "/>
</bind>
</comp>

<comp id="1024" class="1005" name="TN_MIN_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="32" slack="1"/>
<pin id="1026" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="TN_MIN "/>
</bind>
</comp>

<comp id="1030" class="1005" name="tmp_89_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="2" slack="1"/>
<pin id="1032" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_89 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="402"><net_src comp="350" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="322" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="352" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="320" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="354" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="318" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="356" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="316" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="356" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="314" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="358" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="312" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="358" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="46" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="360" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="44" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="360" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="42" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="358" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="40" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="358" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="38" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="358" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="36" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="358" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="34" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="358" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="32" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="358" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="30" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="358" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="28" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="358" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="26" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="358" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="24" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="358" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="22" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="358" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="20" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="362" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="18" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="362" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="14" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="362" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="10" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="362" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="6" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="362" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="2" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="595"><net_src comp="394" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="596"><net_src comp="0" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="597"><net_src comp="4" pin="0"/><net_sink comp="557" pin=3"/></net>

<net id="598"><net_src comp="8" pin="0"/><net_sink comp="557" pin=5"/></net>

<net id="599"><net_src comp="12" pin="0"/><net_sink comp="557" pin=7"/></net>

<net id="600"><net_src comp="48" pin="0"/><net_sink comp="557" pin=9"/></net>

<net id="601"><net_src comp="50" pin="0"/><net_sink comp="557" pin=10"/></net>

<net id="602"><net_src comp="52" pin="0"/><net_sink comp="557" pin=11"/></net>

<net id="603"><net_src comp="54" pin="0"/><net_sink comp="557" pin=12"/></net>

<net id="604"><net_src comp="324" pin="0"/><net_sink comp="557" pin=26"/></net>

<net id="605"><net_src comp="326" pin="0"/><net_sink comp="557" pin=27"/></net>

<net id="606"><net_src comp="328" pin="0"/><net_sink comp="557" pin=28"/></net>

<net id="607"><net_src comp="330" pin="0"/><net_sink comp="557" pin=29"/></net>

<net id="608"><net_src comp="332" pin="0"/><net_sink comp="557" pin=30"/></net>

<net id="609"><net_src comp="334" pin="0"/><net_sink comp="557" pin=31"/></net>

<net id="610"><net_src comp="336" pin="0"/><net_sink comp="557" pin=32"/></net>

<net id="611"><net_src comp="338" pin="0"/><net_sink comp="557" pin=33"/></net>

<net id="612"><net_src comp="340" pin="0"/><net_sink comp="557" pin=34"/></net>

<net id="613"><net_src comp="342" pin="0"/><net_sink comp="557" pin=35"/></net>

<net id="756"><net_src comp="396" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="757"><net_src comp="16" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="758"><net_src comp="56" pin="0"/><net_sink comp="614" pin=3"/></net>

<net id="759"><net_src comp="58" pin="0"/><net_sink comp="614" pin=4"/></net>

<net id="760"><net_src comp="60" pin="0"/><net_sink comp="614" pin=5"/></net>

<net id="761"><net_src comp="62" pin="0"/><net_sink comp="614" pin=6"/></net>

<net id="762"><net_src comp="64" pin="0"/><net_sink comp="614" pin=7"/></net>

<net id="763"><net_src comp="66" pin="0"/><net_sink comp="614" pin=8"/></net>

<net id="764"><net_src comp="68" pin="0"/><net_sink comp="614" pin=9"/></net>

<net id="765"><net_src comp="70" pin="0"/><net_sink comp="614" pin=10"/></net>

<net id="766"><net_src comp="72" pin="0"/><net_sink comp="614" pin=11"/></net>

<net id="767"><net_src comp="74" pin="0"/><net_sink comp="614" pin=12"/></net>

<net id="768"><net_src comp="76" pin="0"/><net_sink comp="614" pin=13"/></net>

<net id="769"><net_src comp="78" pin="0"/><net_sink comp="614" pin=14"/></net>

<net id="770"><net_src comp="80" pin="0"/><net_sink comp="614" pin=15"/></net>

<net id="771"><net_src comp="82" pin="0"/><net_sink comp="614" pin=16"/></net>

<net id="772"><net_src comp="84" pin="0"/><net_sink comp="614" pin=17"/></net>

<net id="773"><net_src comp="86" pin="0"/><net_sink comp="614" pin=18"/></net>

<net id="774"><net_src comp="88" pin="0"/><net_sink comp="614" pin=19"/></net>

<net id="775"><net_src comp="90" pin="0"/><net_sink comp="614" pin=20"/></net>

<net id="776"><net_src comp="92" pin="0"/><net_sink comp="614" pin=21"/></net>

<net id="777"><net_src comp="94" pin="0"/><net_sink comp="614" pin=22"/></net>

<net id="778"><net_src comp="96" pin="0"/><net_sink comp="614" pin=23"/></net>

<net id="779"><net_src comp="98" pin="0"/><net_sink comp="614" pin=24"/></net>

<net id="780"><net_src comp="100" pin="0"/><net_sink comp="614" pin=25"/></net>

<net id="781"><net_src comp="102" pin="0"/><net_sink comp="614" pin=26"/></net>

<net id="782"><net_src comp="104" pin="0"/><net_sink comp="614" pin=27"/></net>

<net id="783"><net_src comp="106" pin="0"/><net_sink comp="614" pin=28"/></net>

<net id="784"><net_src comp="108" pin="0"/><net_sink comp="614" pin=29"/></net>

<net id="785"><net_src comp="110" pin="0"/><net_sink comp="614" pin=30"/></net>

<net id="786"><net_src comp="112" pin="0"/><net_sink comp="614" pin=31"/></net>

<net id="787"><net_src comp="114" pin="0"/><net_sink comp="614" pin=32"/></net>

<net id="788"><net_src comp="116" pin="0"/><net_sink comp="614" pin=33"/></net>

<net id="789"><net_src comp="118" pin="0"/><net_sink comp="614" pin=34"/></net>

<net id="790"><net_src comp="120" pin="0"/><net_sink comp="614" pin=35"/></net>

<net id="791"><net_src comp="122" pin="0"/><net_sink comp="614" pin=36"/></net>

<net id="792"><net_src comp="124" pin="0"/><net_sink comp="614" pin=37"/></net>

<net id="793"><net_src comp="126" pin="0"/><net_sink comp="614" pin=38"/></net>

<net id="794"><net_src comp="128" pin="0"/><net_sink comp="614" pin=39"/></net>

<net id="795"><net_src comp="130" pin="0"/><net_sink comp="614" pin=40"/></net>

<net id="796"><net_src comp="132" pin="0"/><net_sink comp="614" pin=41"/></net>

<net id="797"><net_src comp="134" pin="0"/><net_sink comp="614" pin=42"/></net>

<net id="798"><net_src comp="136" pin="0"/><net_sink comp="614" pin=43"/></net>

<net id="799"><net_src comp="138" pin="0"/><net_sink comp="614" pin=44"/></net>

<net id="800"><net_src comp="140" pin="0"/><net_sink comp="614" pin=45"/></net>

<net id="801"><net_src comp="142" pin="0"/><net_sink comp="614" pin=46"/></net>

<net id="802"><net_src comp="144" pin="0"/><net_sink comp="614" pin=47"/></net>

<net id="803"><net_src comp="146" pin="0"/><net_sink comp="614" pin=48"/></net>

<net id="804"><net_src comp="148" pin="0"/><net_sink comp="614" pin=49"/></net>

<net id="805"><net_src comp="150" pin="0"/><net_sink comp="614" pin=50"/></net>

<net id="806"><net_src comp="152" pin="0"/><net_sink comp="614" pin=51"/></net>

<net id="807"><net_src comp="154" pin="0"/><net_sink comp="614" pin=52"/></net>

<net id="808"><net_src comp="156" pin="0"/><net_sink comp="614" pin=53"/></net>

<net id="809"><net_src comp="158" pin="0"/><net_sink comp="614" pin=54"/></net>

<net id="810"><net_src comp="160" pin="0"/><net_sink comp="614" pin=55"/></net>

<net id="811"><net_src comp="162" pin="0"/><net_sink comp="614" pin=56"/></net>

<net id="812"><net_src comp="164" pin="0"/><net_sink comp="614" pin=57"/></net>

<net id="813"><net_src comp="166" pin="0"/><net_sink comp="614" pin=58"/></net>

<net id="814"><net_src comp="168" pin="0"/><net_sink comp="614" pin=59"/></net>

<net id="815"><net_src comp="170" pin="0"/><net_sink comp="614" pin=60"/></net>

<net id="816"><net_src comp="172" pin="0"/><net_sink comp="614" pin=61"/></net>

<net id="817"><net_src comp="174" pin="0"/><net_sink comp="614" pin=62"/></net>

<net id="818"><net_src comp="176" pin="0"/><net_sink comp="614" pin=63"/></net>

<net id="819"><net_src comp="178" pin="0"/><net_sink comp="614" pin=64"/></net>

<net id="820"><net_src comp="180" pin="0"/><net_sink comp="614" pin=65"/></net>

<net id="821"><net_src comp="182" pin="0"/><net_sink comp="614" pin=66"/></net>

<net id="822"><net_src comp="184" pin="0"/><net_sink comp="614" pin=67"/></net>

<net id="823"><net_src comp="186" pin="0"/><net_sink comp="614" pin=68"/></net>

<net id="824"><net_src comp="188" pin="0"/><net_sink comp="614" pin=69"/></net>

<net id="825"><net_src comp="190" pin="0"/><net_sink comp="614" pin=70"/></net>

<net id="826"><net_src comp="192" pin="0"/><net_sink comp="614" pin=71"/></net>

<net id="827"><net_src comp="194" pin="0"/><net_sink comp="614" pin=72"/></net>

<net id="828"><net_src comp="196" pin="0"/><net_sink comp="614" pin=73"/></net>

<net id="829"><net_src comp="198" pin="0"/><net_sink comp="614" pin=74"/></net>

<net id="830"><net_src comp="200" pin="0"/><net_sink comp="614" pin=75"/></net>

<net id="831"><net_src comp="202" pin="0"/><net_sink comp="614" pin=76"/></net>

<net id="832"><net_src comp="204" pin="0"/><net_sink comp="614" pin=77"/></net>

<net id="833"><net_src comp="206" pin="0"/><net_sink comp="614" pin=78"/></net>

<net id="834"><net_src comp="208" pin="0"/><net_sink comp="614" pin=79"/></net>

<net id="835"><net_src comp="210" pin="0"/><net_sink comp="614" pin=80"/></net>

<net id="836"><net_src comp="212" pin="0"/><net_sink comp="614" pin=81"/></net>

<net id="837"><net_src comp="214" pin="0"/><net_sink comp="614" pin=82"/></net>

<net id="838"><net_src comp="216" pin="0"/><net_sink comp="614" pin=83"/></net>

<net id="839"><net_src comp="218" pin="0"/><net_sink comp="614" pin=84"/></net>

<net id="840"><net_src comp="220" pin="0"/><net_sink comp="614" pin=85"/></net>

<net id="841"><net_src comp="222" pin="0"/><net_sink comp="614" pin=86"/></net>

<net id="842"><net_src comp="224" pin="0"/><net_sink comp="614" pin=87"/></net>

<net id="843"><net_src comp="226" pin="0"/><net_sink comp="614" pin=88"/></net>

<net id="844"><net_src comp="228" pin="0"/><net_sink comp="614" pin=89"/></net>

<net id="845"><net_src comp="230" pin="0"/><net_sink comp="614" pin=90"/></net>

<net id="846"><net_src comp="232" pin="0"/><net_sink comp="614" pin=91"/></net>

<net id="847"><net_src comp="234" pin="0"/><net_sink comp="614" pin=92"/></net>

<net id="848"><net_src comp="236" pin="0"/><net_sink comp="614" pin=93"/></net>

<net id="849"><net_src comp="238" pin="0"/><net_sink comp="614" pin=94"/></net>

<net id="850"><net_src comp="240" pin="0"/><net_sink comp="614" pin=95"/></net>

<net id="851"><net_src comp="242" pin="0"/><net_sink comp="614" pin=96"/></net>

<net id="852"><net_src comp="244" pin="0"/><net_sink comp="614" pin=97"/></net>

<net id="853"><net_src comp="246" pin="0"/><net_sink comp="614" pin=98"/></net>

<net id="854"><net_src comp="248" pin="0"/><net_sink comp="614" pin=99"/></net>

<net id="855"><net_src comp="250" pin="0"/><net_sink comp="614" pin=100"/></net>

<net id="856"><net_src comp="252" pin="0"/><net_sink comp="614" pin=101"/></net>

<net id="857"><net_src comp="254" pin="0"/><net_sink comp="614" pin=102"/></net>

<net id="858"><net_src comp="256" pin="0"/><net_sink comp="614" pin=103"/></net>

<net id="859"><net_src comp="258" pin="0"/><net_sink comp="614" pin=104"/></net>

<net id="860"><net_src comp="260" pin="0"/><net_sink comp="614" pin=105"/></net>

<net id="861"><net_src comp="262" pin="0"/><net_sink comp="614" pin=106"/></net>

<net id="862"><net_src comp="264" pin="0"/><net_sink comp="614" pin=107"/></net>

<net id="863"><net_src comp="266" pin="0"/><net_sink comp="614" pin=108"/></net>

<net id="864"><net_src comp="268" pin="0"/><net_sink comp="614" pin=109"/></net>

<net id="865"><net_src comp="270" pin="0"/><net_sink comp="614" pin=110"/></net>

<net id="866"><net_src comp="272" pin="0"/><net_sink comp="614" pin=111"/></net>

<net id="867"><net_src comp="274" pin="0"/><net_sink comp="614" pin=112"/></net>

<net id="868"><net_src comp="276" pin="0"/><net_sink comp="614" pin=113"/></net>

<net id="869"><net_src comp="278" pin="0"/><net_sink comp="614" pin=114"/></net>

<net id="870"><net_src comp="280" pin="0"/><net_sink comp="614" pin=115"/></net>

<net id="871"><net_src comp="282" pin="0"/><net_sink comp="614" pin=116"/></net>

<net id="872"><net_src comp="284" pin="0"/><net_sink comp="614" pin=117"/></net>

<net id="873"><net_src comp="286" pin="0"/><net_sink comp="614" pin=118"/></net>

<net id="874"><net_src comp="288" pin="0"/><net_sink comp="614" pin=119"/></net>

<net id="875"><net_src comp="290" pin="0"/><net_sink comp="614" pin=120"/></net>

<net id="876"><net_src comp="292" pin="0"/><net_sink comp="614" pin=121"/></net>

<net id="877"><net_src comp="294" pin="0"/><net_sink comp="614" pin=122"/></net>

<net id="878"><net_src comp="296" pin="0"/><net_sink comp="614" pin=123"/></net>

<net id="879"><net_src comp="298" pin="0"/><net_sink comp="614" pin=124"/></net>

<net id="880"><net_src comp="300" pin="0"/><net_sink comp="614" pin=125"/></net>

<net id="881"><net_src comp="302" pin="0"/><net_sink comp="614" pin=126"/></net>

<net id="882"><net_src comp="304" pin="0"/><net_sink comp="614" pin=127"/></net>

<net id="883"><net_src comp="306" pin="0"/><net_sink comp="614" pin=128"/></net>

<net id="884"><net_src comp="308" pin="0"/><net_sink comp="614" pin=129"/></net>

<net id="885"><net_src comp="310" pin="0"/><net_sink comp="614" pin=130"/></net>

<net id="886"><net_src comp="344" pin="0"/><net_sink comp="614" pin=137"/></net>

<net id="887"><net_src comp="346" pin="0"/><net_sink comp="614" pin=138"/></net>

<net id="888"><net_src comp="348" pin="0"/><net_sink comp="614" pin=139"/></net>

<net id="893"><net_src comp="512" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="894"><net_src comp="464" pin="2"/><net_sink comp="889" pin=1"/></net>

<net id="899"><net_src comp="889" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="452" pin="2"/><net_sink comp="895" pin=1"/></net>

<net id="906"><net_src comp="895" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="907"><net_src comp="452" pin="2"/><net_sink comp="901" pin=1"/></net>

<net id="908"><net_src comp="889" pin="2"/><net_sink comp="901" pin=2"/></net>

<net id="912"><net_src comp="404" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="916"><net_src comp="398" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="557" pin=25"/></net>

<net id="921"><net_src comp="410" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="557" pin=23"/></net>

<net id="926"><net_src comp="416" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="614" pin=131"/></net>

<net id="931"><net_src comp="422" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="935"><net_src comp="428" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="551" pin=2"/></net>

<net id="940"><net_src comp="434" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="557" pin=17"/></net>

<net id="945"><net_src comp="440" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="557" pin=19"/></net>

<net id="950"><net_src comp="446" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="557" pin=18"/></net>

<net id="955"><net_src comp="458" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="614" pin=135"/></net>

<net id="960"><net_src comp="464" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="557" pin=15"/></net>

<net id="962"><net_src comp="957" pin="1"/><net_sink comp="614" pin=133"/></net>

<net id="963"><net_src comp="957" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="967"><net_src comp="470" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="614" pin=132"/></net>

<net id="972"><net_src comp="476" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="557" pin=14"/></net>

<net id="977"><net_src comp="482" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="557" pin=13"/></net>

<net id="982"><net_src comp="488" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="557" pin=16"/></net>

<net id="987"><net_src comp="494" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="614" pin=134"/></net>

<net id="992"><net_src comp="500" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="557" pin=21"/></net>

<net id="997"><net_src comp="506" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="557" pin=20"/></net>

<net id="1002"><net_src comp="518" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="614" pin=2"/></net>

<net id="1007"><net_src comp="524" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="557" pin=8"/></net>

<net id="1012"><net_src comp="530" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="557" pin=6"/></net>

<net id="1017"><net_src comp="536" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="557" pin=4"/></net>

<net id="1022"><net_src comp="542" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="557" pin=2"/></net>

<net id="1027"><net_src comp="901" pin="3"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="557" pin=22"/></net>

<net id="1029"><net_src comp="1024" pin="1"/><net_sink comp="614" pin=136"/></net>

<net id="1033"><net_src comp="909" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="557" pin=24"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {}
	Port: input1 | {}
	Port: input2 | {}
	Port: input3 | {}
	Port: Weight | {}
	Port: input_buffer_0 | {2 3 }
	Port: input_buffer_1 | {2 3 }
	Port: input_buffer_2 | {2 3 }
	Port: input_buffer_3 | {2 3 }
	Port: weight_buffer_0_0 | {2 3 }
	Port: weight_buffer_0_1 | {2 3 }
	Port: weight_buffer_0_2 | {2 3 }
	Port: weight_buffer_0_3 | {2 3 }
	Port: weight_buffer_1_0 | {2 3 }
	Port: weight_buffer_1_1 | {2 3 }
	Port: weight_buffer_1_2 | {2 3 }
	Port: weight_buffer_1_3 | {2 3 }
	Port: weight_buffer_2_0 | {2 3 }
	Port: weight_buffer_2_1 | {2 3 }
	Port: weight_buffer_2_2 | {2 3 }
	Port: weight_buffer_2_3 | {2 3 }
	Port: weight_buffer_3_0 | {2 3 }
	Port: weight_buffer_3_1 | {2 3 }
	Port: weight_buffer_3_2 | {2 3 }
	Port: weight_buffer_3_3 | {2 3 }
	Port: weight_buffer_4_0 | {2 3 }
	Port: weight_buffer_4_1 | {2 3 }
	Port: weight_buffer_4_2 | {2 3 }
	Port: weight_buffer_4_3 | {2 3 }
	Port: weight_buffer_5_0 | {2 3 }
	Port: weight_buffer_5_1 | {2 3 }
	Port: weight_buffer_5_2 | {2 3 }
	Port: weight_buffer_5_3 | {2 3 }
	Port: weight_buffer_6_0 | {2 3 }
	Port: weight_buffer_6_1 | {2 3 }
	Port: weight_buffer_6_2 | {2 3 }
	Port: weight_buffer_6_3 | {2 3 }
	Port: weight_buffer_7_0 | {2 3 }
	Port: weight_buffer_7_1 | {2 3 }
	Port: weight_buffer_7_2 | {2 3 }
	Port: weight_buffer_7_3 | {2 3 }
	Port: weight_buffer_8_0 | {2 3 }
	Port: weight_buffer_8_1 | {2 3 }
	Port: weight_buffer_8_2 | {2 3 }
	Port: weight_buffer_8_3 | {2 3 }
	Port: weight_buffer_9_0 | {2 3 }
	Port: weight_buffer_9_1 | {2 3 }
	Port: weight_buffer_9_2 | {2 3 }
	Port: weight_buffer_9_3 | {2 3 }
	Port: weight_buffer_10_0 | {2 3 }
	Port: weight_buffer_10_1 | {2 3 }
	Port: weight_buffer_10_2 | {2 3 }
	Port: weight_buffer_10_3 | {2 3 }
	Port: weight_buffer_11_0 | {2 3 }
	Port: weight_buffer_11_1 | {2 3 }
	Port: weight_buffer_11_2 | {2 3 }
	Port: weight_buffer_11_3 | {2 3 }
	Port: weight_buffer_12_0 | {2 3 }
	Port: weight_buffer_12_1 | {2 3 }
	Port: weight_buffer_12_2 | {2 3 }
	Port: weight_buffer_12_3 | {2 3 }
	Port: weight_buffer_13_0 | {2 3 }
	Port: weight_buffer_13_1 | {2 3 }
	Port: weight_buffer_13_2 | {2 3 }
	Port: weight_buffer_13_3 | {2 3 }
	Port: weight_buffer_14_0 | {2 3 }
	Port: weight_buffer_14_1 | {2 3 }
	Port: weight_buffer_14_2 | {2 3 }
	Port: weight_buffer_14_3 | {2 3 }
	Port: weight_buffer_15_0 | {2 3 }
	Port: weight_buffer_15_1 | {2 3 }
	Port: weight_buffer_15_2 | {2 3 }
	Port: weight_buffer_15_3 | {2 3 }
	Port: weight_buffer_16_0 | {2 3 }
	Port: weight_buffer_16_1 | {2 3 }
	Port: weight_buffer_16_2 | {2 3 }
	Port: weight_buffer_16_3 | {2 3 }
	Port: weight_buffer_17_0 | {2 3 }
	Port: weight_buffer_17_1 | {2 3 }
	Port: weight_buffer_17_2 | {2 3 }
	Port: weight_buffer_17_3 | {2 3 }
	Port: weight_buffer_18_0 | {2 3 }
	Port: weight_buffer_18_1 | {2 3 }
	Port: weight_buffer_18_2 | {2 3 }
	Port: weight_buffer_18_3 | {2 3 }
	Port: weight_buffer_19_0 | {2 3 }
	Port: weight_buffer_19_1 | {2 3 }
	Port: weight_buffer_19_2 | {2 3 }
	Port: weight_buffer_19_3 | {2 3 }
	Port: weight_buffer_20_0 | {2 3 }
	Port: weight_buffer_20_1 | {2 3 }
	Port: weight_buffer_20_2 | {2 3 }
	Port: weight_buffer_20_3 | {2 3 }
	Port: weight_buffer_21_0 | {2 3 }
	Port: weight_buffer_21_1 | {2 3 }
	Port: weight_buffer_21_2 | {2 3 }
	Port: weight_buffer_21_3 | {2 3 }
	Port: weight_buffer_22_0 | {2 3 }
	Port: weight_buffer_22_1 | {2 3 }
	Port: weight_buffer_22_2 | {2 3 }
	Port: weight_buffer_22_3 | {2 3 }
	Port: weight_buffer_23_0 | {2 3 }
	Port: weight_buffer_23_1 | {2 3 }
	Port: weight_buffer_23_2 | {2 3 }
	Port: weight_buffer_23_3 | {2 3 }
	Port: weight_buffer_24_0 | {2 3 }
	Port: weight_buffer_24_1 | {2 3 }
	Port: weight_buffer_24_2 | {2 3 }
	Port: weight_buffer_24_3 | {2 3 }
	Port: weight_buffer_25_0 | {2 3 }
	Port: weight_buffer_25_1 | {2 3 }
	Port: weight_buffer_25_2 | {2 3 }
	Port: weight_buffer_25_3 | {2 3 }
	Port: weight_buffer_26_0 | {2 3 }
	Port: weight_buffer_26_1 | {2 3 }
	Port: weight_buffer_26_2 | {2 3 }
	Port: weight_buffer_26_3 | {2 3 }
	Port: weight_buffer_27_0 | {2 3 }
	Port: weight_buffer_27_1 | {2 3 }
	Port: weight_buffer_27_2 | {2 3 }
	Port: weight_buffer_27_3 | {2 3 }
	Port: weight_buffer_28_0 | {2 3 }
	Port: weight_buffer_28_1 | {2 3 }
	Port: weight_buffer_28_2 | {2 3 }
	Port: weight_buffer_28_3 | {2 3 }
	Port: weight_buffer_29_0 | {2 3 }
	Port: weight_buffer_29_1 | {2 3 }
	Port: weight_buffer_29_2 | {2 3 }
	Port: weight_buffer_29_3 | {2 3 }
	Port: weight_buffer_30_0 | {2 3 }
	Port: weight_buffer_30_1 | {2 3 }
	Port: weight_buffer_30_2 | {2 3 }
	Port: weight_buffer_30_3 | {2 3 }
	Port: weight_buffer_31_0 | {2 3 }
	Port: weight_buffer_31_1 | {2 3 }
	Port: weight_buffer_31_2 | {2 3 }
	Port: weight_buffer_31_3 | {2 3 }
	Port: tmp_inoffset | {2 3 }
	Port: input_memcpy_buffer0 | {2 3 }
	Port: input_memcpy_buffer1 | {2 3 }
	Port: input_memcpy_buffer2 | {2 3 }
	Port: input_memcpy_buffer3 | {2 3 }
	Port: t2_local_V | {2 3 }
	Port: input_memcpy_buffer0_1 | {2 3 }
	Port: input_memcpy_buffer1_1 | {2 3 }
	Port: input_memcpy_buffer2_1 | {2 3 }
	Port: input_memcpy_buffer3_1 | {2 3 }
	Port: Woffset | {2 3 }
	Port: weight_memcpy_buffer | {2 3 }
	Port: weight_memcpy_buffer_1 | {2 3 }
 - Input state : 
	Port: copy_input_weight : input_r | {2 3 }
	Port: copy_input_weight : input_offset | {1 }
	Port: copy_input_weight : input1 | {2 3 }
	Port: copy_input_weight : input1_offset | {1 }
	Port: copy_input_weight : input2 | {2 3 }
	Port: copy_input_weight : input2_offset | {1 }
	Port: copy_input_weight : input3 | {2 3 }
	Port: copy_input_weight : input3_offset | {1 }
	Port: copy_input_weight : Weight | {2 3 }
	Port: copy_input_weight : Weight_offset | {1 }
	Port: copy_input_weight : InFM_num | {1 }
	Port: copy_input_weight : Input_w | {1 }
	Port: copy_input_weight : Input_h | {1 }
	Port: copy_input_weight : Kernel_size | {1 }
	Port: copy_input_weight : Kernel_stride | {1 }
	Port: copy_input_weight : r | {1 }
	Port: copy_input_weight : c | {1 }
	Port: copy_input_weight : m | {1 }
	Port: copy_input_weight : n | {1 }
	Port: copy_input_weight : TM_MIN | {1 }
	Port: copy_input_weight : TN | {1 }
	Port: copy_input_weight : TRow | {1 }
	Port: copy_input_weight : TCol | {1 }
	Port: copy_input_weight : Padding | {1 }
	Port: copy_input_weight : input_buffer_0 | {}
	Port: copy_input_weight : input_buffer_1 | {}
	Port: copy_input_weight : input_buffer_2 | {}
	Port: copy_input_weight : input_buffer_3 | {}
	Port: copy_input_weight : weight_buffer_0_0 | {}
	Port: copy_input_weight : weight_buffer_0_1 | {}
	Port: copy_input_weight : weight_buffer_0_2 | {}
	Port: copy_input_weight : weight_buffer_0_3 | {}
	Port: copy_input_weight : weight_buffer_1_0 | {}
	Port: copy_input_weight : weight_buffer_1_1 | {}
	Port: copy_input_weight : weight_buffer_1_2 | {}
	Port: copy_input_weight : weight_buffer_1_3 | {}
	Port: copy_input_weight : weight_buffer_2_0 | {}
	Port: copy_input_weight : weight_buffer_2_1 | {}
	Port: copy_input_weight : weight_buffer_2_2 | {}
	Port: copy_input_weight : weight_buffer_2_3 | {}
	Port: copy_input_weight : weight_buffer_3_0 | {}
	Port: copy_input_weight : weight_buffer_3_1 | {}
	Port: copy_input_weight : weight_buffer_3_2 | {}
	Port: copy_input_weight : weight_buffer_3_3 | {}
	Port: copy_input_weight : weight_buffer_4_0 | {}
	Port: copy_input_weight : weight_buffer_4_1 | {}
	Port: copy_input_weight : weight_buffer_4_2 | {}
	Port: copy_input_weight : weight_buffer_4_3 | {}
	Port: copy_input_weight : weight_buffer_5_0 | {}
	Port: copy_input_weight : weight_buffer_5_1 | {}
	Port: copy_input_weight : weight_buffer_5_2 | {}
	Port: copy_input_weight : weight_buffer_5_3 | {}
	Port: copy_input_weight : weight_buffer_6_0 | {}
	Port: copy_input_weight : weight_buffer_6_1 | {}
	Port: copy_input_weight : weight_buffer_6_2 | {}
	Port: copy_input_weight : weight_buffer_6_3 | {}
	Port: copy_input_weight : weight_buffer_7_0 | {}
	Port: copy_input_weight : weight_buffer_7_1 | {}
	Port: copy_input_weight : weight_buffer_7_2 | {}
	Port: copy_input_weight : weight_buffer_7_3 | {}
	Port: copy_input_weight : weight_buffer_8_0 | {}
	Port: copy_input_weight : weight_buffer_8_1 | {}
	Port: copy_input_weight : weight_buffer_8_2 | {}
	Port: copy_input_weight : weight_buffer_8_3 | {}
	Port: copy_input_weight : weight_buffer_9_0 | {}
	Port: copy_input_weight : weight_buffer_9_1 | {}
	Port: copy_input_weight : weight_buffer_9_2 | {}
	Port: copy_input_weight : weight_buffer_9_3 | {}
	Port: copy_input_weight : weight_buffer_10_0 | {}
	Port: copy_input_weight : weight_buffer_10_1 | {}
	Port: copy_input_weight : weight_buffer_10_2 | {}
	Port: copy_input_weight : weight_buffer_10_3 | {}
	Port: copy_input_weight : weight_buffer_11_0 | {}
	Port: copy_input_weight : weight_buffer_11_1 | {}
	Port: copy_input_weight : weight_buffer_11_2 | {}
	Port: copy_input_weight : weight_buffer_11_3 | {}
	Port: copy_input_weight : weight_buffer_12_0 | {}
	Port: copy_input_weight : weight_buffer_12_1 | {}
	Port: copy_input_weight : weight_buffer_12_2 | {}
	Port: copy_input_weight : weight_buffer_12_3 | {}
	Port: copy_input_weight : weight_buffer_13_0 | {}
	Port: copy_input_weight : weight_buffer_13_1 | {}
	Port: copy_input_weight : weight_buffer_13_2 | {}
	Port: copy_input_weight : weight_buffer_13_3 | {}
	Port: copy_input_weight : weight_buffer_14_0 | {}
	Port: copy_input_weight : weight_buffer_14_1 | {}
	Port: copy_input_weight : weight_buffer_14_2 | {}
	Port: copy_input_weight : weight_buffer_14_3 | {}
	Port: copy_input_weight : weight_buffer_15_0 | {}
	Port: copy_input_weight : weight_buffer_15_1 | {}
	Port: copy_input_weight : weight_buffer_15_2 | {}
	Port: copy_input_weight : weight_buffer_15_3 | {}
	Port: copy_input_weight : weight_buffer_16_0 | {}
	Port: copy_input_weight : weight_buffer_16_1 | {}
	Port: copy_input_weight : weight_buffer_16_2 | {}
	Port: copy_input_weight : weight_buffer_16_3 | {}
	Port: copy_input_weight : weight_buffer_17_0 | {}
	Port: copy_input_weight : weight_buffer_17_1 | {}
	Port: copy_input_weight : weight_buffer_17_2 | {}
	Port: copy_input_weight : weight_buffer_17_3 | {}
	Port: copy_input_weight : weight_buffer_18_0 | {}
	Port: copy_input_weight : weight_buffer_18_1 | {}
	Port: copy_input_weight : weight_buffer_18_2 | {}
	Port: copy_input_weight : weight_buffer_18_3 | {}
	Port: copy_input_weight : weight_buffer_19_0 | {}
	Port: copy_input_weight : weight_buffer_19_1 | {}
	Port: copy_input_weight : weight_buffer_19_2 | {}
	Port: copy_input_weight : weight_buffer_19_3 | {}
	Port: copy_input_weight : weight_buffer_20_0 | {}
	Port: copy_input_weight : weight_buffer_20_1 | {}
	Port: copy_input_weight : weight_buffer_20_2 | {}
	Port: copy_input_weight : weight_buffer_20_3 | {}
	Port: copy_input_weight : weight_buffer_21_0 | {}
	Port: copy_input_weight : weight_buffer_21_1 | {}
	Port: copy_input_weight : weight_buffer_21_2 | {}
	Port: copy_input_weight : weight_buffer_21_3 | {}
	Port: copy_input_weight : weight_buffer_22_0 | {}
	Port: copy_input_weight : weight_buffer_22_1 | {}
	Port: copy_input_weight : weight_buffer_22_2 | {}
	Port: copy_input_weight : weight_buffer_22_3 | {}
	Port: copy_input_weight : weight_buffer_23_0 | {}
	Port: copy_input_weight : weight_buffer_23_1 | {}
	Port: copy_input_weight : weight_buffer_23_2 | {}
	Port: copy_input_weight : weight_buffer_23_3 | {}
	Port: copy_input_weight : weight_buffer_24_0 | {}
	Port: copy_input_weight : weight_buffer_24_1 | {}
	Port: copy_input_weight : weight_buffer_24_2 | {}
	Port: copy_input_weight : weight_buffer_24_3 | {}
	Port: copy_input_weight : weight_buffer_25_0 | {}
	Port: copy_input_weight : weight_buffer_25_1 | {}
	Port: copy_input_weight : weight_buffer_25_2 | {}
	Port: copy_input_weight : weight_buffer_25_3 | {}
	Port: copy_input_weight : weight_buffer_26_0 | {}
	Port: copy_input_weight : weight_buffer_26_1 | {}
	Port: copy_input_weight : weight_buffer_26_2 | {}
	Port: copy_input_weight : weight_buffer_26_3 | {}
	Port: copy_input_weight : weight_buffer_27_0 | {}
	Port: copy_input_weight : weight_buffer_27_1 | {}
	Port: copy_input_weight : weight_buffer_27_2 | {}
	Port: copy_input_weight : weight_buffer_27_3 | {}
	Port: copy_input_weight : weight_buffer_28_0 | {}
	Port: copy_input_weight : weight_buffer_28_1 | {}
	Port: copy_input_weight : weight_buffer_28_2 | {}
	Port: copy_input_weight : weight_buffer_28_3 | {}
	Port: copy_input_weight : weight_buffer_29_0 | {}
	Port: copy_input_weight : weight_buffer_29_1 | {}
	Port: copy_input_weight : weight_buffer_29_2 | {}
	Port: copy_input_weight : weight_buffer_29_3 | {}
	Port: copy_input_weight : weight_buffer_30_0 | {}
	Port: copy_input_weight : weight_buffer_30_1 | {}
	Port: copy_input_weight : weight_buffer_30_2 | {}
	Port: copy_input_weight : weight_buffer_30_3 | {}
	Port: copy_input_weight : weight_buffer_31_0 | {}
	Port: copy_input_weight : weight_buffer_31_1 | {}
	Port: copy_input_weight : weight_buffer_31_2 | {}
	Port: copy_input_weight : weight_buffer_31_3 | {}
	Port: copy_input_weight : p_read | {1 }
	Port: copy_input_weight : enable | {1 }
	Port: copy_input_weight : weight_load_enable | {1 }
	Port: copy_input_weight : IHxIW | {1 }
	Port: copy_input_weight : LayerType | {1 }
	Port: copy_input_weight : trow_loops_V | {1 }
	Port: copy_input_weight : tmp_inoffset | {2 3 }
	Port: copy_input_weight : input_memcpy_buffer0 | {2 3 }
	Port: copy_input_weight : input_memcpy_buffer1 | {2 3 }
	Port: copy_input_weight : input_memcpy_buffer2 | {2 3 }
	Port: copy_input_weight : input_memcpy_buffer3 | {2 3 }
	Port: copy_input_weight : t2_local_V | {2 3 }
	Port: copy_input_weight : input_memcpy_buffer0_1 | {2 3 }
	Port: copy_input_weight : input_memcpy_buffer1_1 | {2 3 }
	Port: copy_input_weight : input_memcpy_buffer2_1 | {2 3 }
	Port: copy_input_weight : input_memcpy_buffer3_1 | {2 3 }
	Port: copy_input_weight : Woffset | {2 3 }
	Port: copy_input_weight : weight_memcpy_buffer | {2 3 }
	Port: copy_input_weight : weight_memcpy_buffer_1 | {2 3 }
  - Chain level:
	State 1
		tmp_s : 1
		TN_MIN : 2
	State 2
	State 3
		write_flag : 1
		StgValue_45 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|
|   call   |       grp_input_load_fu_557      |    4    |  94.672 |   1871  |   2555  |
|          |   grp_weight_load_reorg_fu_614   |    0    | 25.1777 |   895   |   737   |
|----------|----------------------------------|---------|---------|---------|---------|
|    sub   |            tmp_fu_889            |    0    |    0    |    0    |    39   |
|----------|----------------------------------|---------|---------|---------|---------|
|  select  |           TN_MIN_fu_901          |    0    |    0    |    0    |    32   |
|----------|----------------------------------|---------|---------|---------|---------|
|   icmp   |           tmp_s_fu_895           |    0    |    0    |    0    |    18   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |   trow_loops_V_read_read_fu_398  |    0    |    0    |    0    |    0    |
|          |    LayerType_read_read_fu_404    |    0    |    0    |    0    |    0    |
|          |      IHxIW_read_read_fu_410      |    0    |    0    |    0    |    0    |
|          | weight_load_enable_r_read_fu_416 |    0    |    0    |    0    |    0    |
|          |      enable_read_read_fu_422     |    0    |    0    |    0    |    0    |
|          |       p_read_3_read_fu_428       |    0    |    0    |    0    |    0    |
|          |     Padding_read_read_fu_434     |    0    |    0    |    0    |    0    |
|          |       TCol_read_read_fu_440      |    0    |    0    |    0    |    0    |
|          |       TRow_read_read_fu_446      |    0    |    0    |    0    |    0    |
|          |        TN_read_read_fu_452       |    0    |    0    |    0    |    0    |
|          |      TM_MIN_read_read_fu_458     |    0    |    0    |    0    |    0    |
|          |        n_read_read_fu_464        |    0    |    0    |    0    |    0    |
|   read   |        m_read_read_fu_470        |    0    |    0    |    0    |    0    |
|          |        c_read_read_fu_476        |    0    |    0    |    0    |    0    |
|          |        r_read_read_fu_482        |    0    |    0    |    0    |    0    |
|          |  Kernel_stride_read_read_fu_488  |    0    |    0    |    0    |    0    |
|          |   Kernel_size_read_read_fu_494   |    0    |    0    |    0    |    0    |
|          |     Input_h_read_read_fu_500     |    0    |    0    |    0    |    0    |
|          |     Input_w_read_read_fu_506     |    0    |    0    |    0    |    0    |
|          |     InFM_num_read_read_fu_512    |    0    |    0    |    0    |    0    |
|          |  Weight_offset_read_read_fu_518  |    0    |    0    |    0    |    0    |
|          |  input3_offset_read_read_fu_524  |    0    |    0    |    0    |    0    |
|          |  input2_offset_read_read_fu_530  |    0    |    0    |    0    |    0    |
|          |  input1_offset_read_read_fu_536  |    0    |    0    |    0    |    0    |
|          |   input_offset_read_read_fu_542  |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   trunc  |           tmp_89_fu_909          |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   Total  |                                  |    4    |  119.85 |   2766  |   3381  |
|----------|----------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     IHxIW_read_reg_918     |   19   |
|    Input_h_read_reg_989    |   32   |
|    Input_w_read_reg_994    |   32   |
|  Kernel_size_read_reg_984  |   32   |
| Kernel_stride_read_reg_979 |   32   |
|    Padding_read_reg_937    |   32   |
|      TCol_read_reg_942     |    8   |
|     TM_MIN_read_reg_952    |   32   |
|       TN_MIN_reg_1024      |   32   |
|      TRow_read_reg_947     |    8   |
| Weight_offset_read_reg_999 |   30   |
|       c_read_reg_969       |   32   |
|     enable_read_reg_928    |    1   |
| input1_offset_read_reg_1014|   30   |
| input2_offset_read_reg_1009|   30   |
| input3_offset_read_reg_1004|   30   |
| input_offset_read_reg_1019 |   30   |
|       m_read_reg_964       |   32   |
|       n_read_reg_957       |   32   |
|      p_read_3_reg_932      |   32   |
|       r_read_reg_974       |   32   |
|       tmp_89_reg_1030      |    2   |
|  trow_loops_V_read_reg_913 |    6   |
|weight_load_enable_r_reg_923|    1   |
|     write_flag_reg_548     |   32   |
+----------------------------+--------+
|            Total           |   611  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |   119  |  2766  |  3381  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   611  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   119  |  3377  |  3381  |
+-----------+--------+--------+--------+--------+
