--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml bcd_7seg.twx bcd_7seg.ncd -o bcd_7seg.twr bcd_7seg.pcf

Design file:              bcd_7seg.ncd
Physical constraint file: bcd_7seg.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
bcd<0>      |    1.537(R)|      SLOW  |   -0.096(R)|      SLOW  |clk_BUFGP         |   0.000|
bcd<1>      |    1.739(R)|      SLOW  |   -0.115(R)|      SLOW  |clk_BUFGP         |   0.000|
bcd<2>      |    1.391(R)|      SLOW  |   -0.072(R)|      SLOW  |clk_BUFGP         |   0.000|
bcd<3>      |    1.309(R)|      SLOW  |    0.166(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
segment7<0> |         6.237(R)|      SLOW  |         2.861(R)|      FAST  |clk_BUFGP         |   0.000|
segment7<1> |         6.237(R)|      SLOW  |         2.861(R)|      FAST  |clk_BUFGP         |   0.000|
segment7<2> |         6.287(R)|      SLOW  |         2.911(R)|      FAST  |clk_BUFGP         |   0.000|
segment7<3> |         6.287(R)|      SLOW  |         2.911(R)|      FAST  |clk_BUFGP         |   0.000|
segment7<4> |         6.295(R)|      SLOW  |         2.919(R)|      FAST  |clk_BUFGP         |   0.000|
segment7<5> |         6.295(R)|      SLOW  |         2.919(R)|      FAST  |clk_BUFGP         |   0.000|
segment7<6> |         6.251(R)|      SLOW  |         2.875(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+


Analysis completed Tue Oct 28 15:22:33 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 213 MB



