<!DOCTYPE html>
<html lang="en-US">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width,initial-scale=1">
    <title>GPU Cache Management | CPU &amp; GPU Microarch. Qi Shao</title>
    <meta name="generator" content="VuePress 1.8.0">
    <link rel="stylesheet" href="custom.css">
    <script language="javascript" type="text/javascript" src="/qishao-notes/js/pgmanor-self.js"></script>
    <meta name="description" content="Computer System">
    <meta name="google-site-verification" content="66w5U9NY5gJWu7iBtHKMbhpXkV94jy31L_RHbvrZZzY">
    <meta name="keywords" content="Hitqishao,golang,vue,go-web,go-admin,go-ldap-admin">
    <meta name="theme-color" content="#11a8cd">
    <meta name="referrer" content="no-referrer-when-downgrade">
    
    <link rel="preload" href="/qishao-notes/assets/css/0.styles.685d6d32.css" as="style"><link rel="preload" href="/qishao-notes/assets/js/app.d11f07ce.js" as="script"><link rel="preload" href="/qishao-notes/assets/js/2.53666c0e.js" as="script"><link rel="preload" href="/qishao-notes/assets/js/83.43f10715.js" as="script"><link rel="prefetch" href="/qishao-notes/assets/js/10.7e6f253e.js"><link rel="prefetch" href="/qishao-notes/assets/js/100.3f1ed558.js"><link rel="prefetch" href="/qishao-notes/assets/js/101.17ffc623.js"><link rel="prefetch" href="/qishao-notes/assets/js/102.e06ee548.js"><link rel="prefetch" href="/qishao-notes/assets/js/103.6a425931.js"><link rel="prefetch" href="/qishao-notes/assets/js/104.ed982c91.js"><link rel="prefetch" href="/qishao-notes/assets/js/105.9787367a.js"><link rel="prefetch" href="/qishao-notes/assets/js/106.417f856b.js"><link rel="prefetch" href="/qishao-notes/assets/js/107.a9b2846e.js"><link rel="prefetch" href="/qishao-notes/assets/js/108.b368a96f.js"><link rel="prefetch" href="/qishao-notes/assets/js/109.3ad1a058.js"><link rel="prefetch" href="/qishao-notes/assets/js/11.2552ffdb.js"><link rel="prefetch" href="/qishao-notes/assets/js/110.5b9ce930.js"><link rel="prefetch" href="/qishao-notes/assets/js/111.b1e8bad9.js"><link rel="prefetch" href="/qishao-notes/assets/js/112.0b0aec54.js"><link rel="prefetch" href="/qishao-notes/assets/js/113.83f3e6c8.js"><link rel="prefetch" href="/qishao-notes/assets/js/114.fe9d7c3f.js"><link rel="prefetch" href="/qishao-notes/assets/js/115.692cb3d0.js"><link rel="prefetch" href="/qishao-notes/assets/js/116.81af2ff9.js"><link rel="prefetch" href="/qishao-notes/assets/js/117.1b395886.js"><link rel="prefetch" href="/qishao-notes/assets/js/118.5873f668.js"><link rel="prefetch" href="/qishao-notes/assets/js/119.e9477f32.js"><link rel="prefetch" href="/qishao-notes/assets/js/12.5ce790ca.js"><link rel="prefetch" href="/qishao-notes/assets/js/120.9290b729.js"><link rel="prefetch" href="/qishao-notes/assets/js/121.f66a23b7.js"><link rel="prefetch" href="/qishao-notes/assets/js/122.72ec40f7.js"><link rel="prefetch" href="/qishao-notes/assets/js/123.0888f68f.js"><link rel="prefetch" href="/qishao-notes/assets/js/124.8f7f0d68.js"><link rel="prefetch" href="/qishao-notes/assets/js/125.825980a5.js"><link rel="prefetch" href="/qishao-notes/assets/js/126.a4de29a5.js"><link rel="prefetch" href="/qishao-notes/assets/js/127.f2e287d0.js"><link rel="prefetch" href="/qishao-notes/assets/js/128.b9f0ea63.js"><link rel="prefetch" href="/qishao-notes/assets/js/129.77b3ff98.js"><link rel="prefetch" href="/qishao-notes/assets/js/13.250e911f.js"><link rel="prefetch" href="/qishao-notes/assets/js/130.95b910d0.js"><link rel="prefetch" href="/qishao-notes/assets/js/131.122964f5.js"><link rel="prefetch" href="/qishao-notes/assets/js/132.b6f319b9.js"><link rel="prefetch" href="/qishao-notes/assets/js/133.3858cc2c.js"><link rel="prefetch" href="/qishao-notes/assets/js/134.c7083ef1.js"><link rel="prefetch" href="/qishao-notes/assets/js/135.d9e2e9fb.js"><link rel="prefetch" href="/qishao-notes/assets/js/136.09f4974a.js"><link rel="prefetch" href="/qishao-notes/assets/js/137.3a9de2c6.js"><link rel="prefetch" href="/qishao-notes/assets/js/138.5d6d91ee.js"><link rel="prefetch" href="/qishao-notes/assets/js/139.1ed594f0.js"><link rel="prefetch" href="/qishao-notes/assets/js/14.c0e733b3.js"><link rel="prefetch" href="/qishao-notes/assets/js/140.8c8c5239.js"><link rel="prefetch" href="/qishao-notes/assets/js/141.4d500ab5.js"><link rel="prefetch" href="/qishao-notes/assets/js/142.dbaa6080.js"><link rel="prefetch" href="/qishao-notes/assets/js/143.f8a78b32.js"><link rel="prefetch" href="/qishao-notes/assets/js/144.4c6551ba.js"><link rel="prefetch" href="/qishao-notes/assets/js/145.0b2c0318.js"><link rel="prefetch" href="/qishao-notes/assets/js/146.96e1aa58.js"><link rel="prefetch" href="/qishao-notes/assets/js/15.a59c480d.js"><link rel="prefetch" href="/qishao-notes/assets/js/16.3c94acd0.js"><link rel="prefetch" href="/qishao-notes/assets/js/17.517d61d1.js"><link rel="prefetch" href="/qishao-notes/assets/js/18.128c2b0e.js"><link rel="prefetch" href="/qishao-notes/assets/js/19.e439f846.js"><link rel="prefetch" href="/qishao-notes/assets/js/20.c8a92336.js"><link rel="prefetch" href="/qishao-notes/assets/js/21.bc8dc9c7.js"><link rel="prefetch" href="/qishao-notes/assets/js/22.3f92d355.js"><link rel="prefetch" href="/qishao-notes/assets/js/23.c051858c.js"><link rel="prefetch" href="/qishao-notes/assets/js/24.73a2c075.js"><link rel="prefetch" href="/qishao-notes/assets/js/25.c3e305bc.js"><link rel="prefetch" href="/qishao-notes/assets/js/26.df25c6f5.js"><link rel="prefetch" href="/qishao-notes/assets/js/27.7aedf070.js"><link rel="prefetch" href="/qishao-notes/assets/js/28.9d8ed5e8.js"><link rel="prefetch" href="/qishao-notes/assets/js/29.b8000738.js"><link rel="prefetch" href="/qishao-notes/assets/js/3.8cf863c9.js"><link rel="prefetch" href="/qishao-notes/assets/js/30.1be82ae0.js"><link rel="prefetch" href="/qishao-notes/assets/js/31.0913dc23.js"><link rel="prefetch" href="/qishao-notes/assets/js/32.7880ac0e.js"><link rel="prefetch" href="/qishao-notes/assets/js/33.222759c1.js"><link rel="prefetch" href="/qishao-notes/assets/js/34.33841c37.js"><link rel="prefetch" href="/qishao-notes/assets/js/35.74b548a6.js"><link rel="prefetch" href="/qishao-notes/assets/js/36.9bcf840c.js"><link rel="prefetch" href="/qishao-notes/assets/js/37.5f439600.js"><link rel="prefetch" href="/qishao-notes/assets/js/38.43f7bc51.js"><link rel="prefetch" href="/qishao-notes/assets/js/39.8fc1e58e.js"><link rel="prefetch" href="/qishao-notes/assets/js/4.b35441f3.js"><link rel="prefetch" href="/qishao-notes/assets/js/40.bde50b60.js"><link rel="prefetch" href="/qishao-notes/assets/js/41.c4090f7d.js"><link rel="prefetch" href="/qishao-notes/assets/js/42.09bb9edc.js"><link rel="prefetch" href="/qishao-notes/assets/js/43.2de2e923.js"><link rel="prefetch" href="/qishao-notes/assets/js/44.57fd1e7f.js"><link rel="prefetch" href="/qishao-notes/assets/js/45.132ae5bd.js"><link rel="prefetch" href="/qishao-notes/assets/js/46.77a666b1.js"><link rel="prefetch" href="/qishao-notes/assets/js/47.0608ef07.js"><link rel="prefetch" href="/qishao-notes/assets/js/48.aa2bff30.js"><link rel="prefetch" href="/qishao-notes/assets/js/49.cc7b92e4.js"><link rel="prefetch" href="/qishao-notes/assets/js/5.2b7b0962.js"><link rel="prefetch" href="/qishao-notes/assets/js/50.da0060aa.js"><link rel="prefetch" href="/qishao-notes/assets/js/51.9c1b1b57.js"><link rel="prefetch" href="/qishao-notes/assets/js/52.ac79e297.js"><link rel="prefetch" href="/qishao-notes/assets/js/53.d440a337.js"><link rel="prefetch" href="/qishao-notes/assets/js/54.8a42ca67.js"><link rel="prefetch" href="/qishao-notes/assets/js/55.fdc9350c.js"><link rel="prefetch" href="/qishao-notes/assets/js/56.93750750.js"><link rel="prefetch" href="/qishao-notes/assets/js/57.48b40588.js"><link rel="prefetch" href="/qishao-notes/assets/js/58.81f554f1.js"><link rel="prefetch" href="/qishao-notes/assets/js/59.28b92743.js"><link rel="prefetch" href="/qishao-notes/assets/js/6.84e2bc1c.js"><link rel="prefetch" href="/qishao-notes/assets/js/60.54d1a25c.js"><link rel="prefetch" href="/qishao-notes/assets/js/61.3a38a4c7.js"><link rel="prefetch" href="/qishao-notes/assets/js/62.fd389573.js"><link rel="prefetch" href="/qishao-notes/assets/js/63.796deb10.js"><link rel="prefetch" href="/qishao-notes/assets/js/64.d5ef192c.js"><link rel="prefetch" href="/qishao-notes/assets/js/65.4a7ea356.js"><link rel="prefetch" href="/qishao-notes/assets/js/66.436f5911.js"><link rel="prefetch" href="/qishao-notes/assets/js/67.8dac9ea9.js"><link rel="prefetch" href="/qishao-notes/assets/js/68.abaf1110.js"><link rel="prefetch" href="/qishao-notes/assets/js/69.4d20a78b.js"><link rel="prefetch" href="/qishao-notes/assets/js/7.529973f8.js"><link rel="prefetch" href="/qishao-notes/assets/js/70.abf4b422.js"><link rel="prefetch" href="/qishao-notes/assets/js/71.fa713adc.js"><link rel="prefetch" href="/qishao-notes/assets/js/72.4999fc70.js"><link rel="prefetch" href="/qishao-notes/assets/js/73.6bad7981.js"><link rel="prefetch" href="/qishao-notes/assets/js/74.e5c6e967.js"><link rel="prefetch" href="/qishao-notes/assets/js/75.992f117b.js"><link rel="prefetch" href="/qishao-notes/assets/js/76.8dcc9670.js"><link rel="prefetch" href="/qishao-notes/assets/js/77.f67291e4.js"><link rel="prefetch" href="/qishao-notes/assets/js/78.3146918a.js"><link rel="prefetch" href="/qishao-notes/assets/js/79.ad6bdda7.js"><link rel="prefetch" href="/qishao-notes/assets/js/8.e05f36d5.js"><link rel="prefetch" href="/qishao-notes/assets/js/80.62c20da1.js"><link rel="prefetch" href="/qishao-notes/assets/js/81.9fc3b379.js"><link rel="prefetch" href="/qishao-notes/assets/js/82.0c445de3.js"><link rel="prefetch" href="/qishao-notes/assets/js/84.5c8fe396.js"><link rel="prefetch" href="/qishao-notes/assets/js/85.efaaed37.js"><link rel="prefetch" href="/qishao-notes/assets/js/86.efe09bcb.js"><link rel="prefetch" href="/qishao-notes/assets/js/87.4ea52345.js"><link rel="prefetch" href="/qishao-notes/assets/js/88.0979f9f9.js"><link rel="prefetch" href="/qishao-notes/assets/js/89.fa973d57.js"><link rel="prefetch" href="/qishao-notes/assets/js/9.cf4260fb.js"><link rel="prefetch" href="/qishao-notes/assets/js/90.33721688.js"><link rel="prefetch" href="/qishao-notes/assets/js/91.7aa1e3d0.js"><link rel="prefetch" href="/qishao-notes/assets/js/92.9e6b9217.js"><link rel="prefetch" href="/qishao-notes/assets/js/93.a4d4e52e.js"><link rel="prefetch" href="/qishao-notes/assets/js/94.13660433.js"><link rel="prefetch" href="/qishao-notes/assets/js/95.7295be1b.js"><link rel="prefetch" href="/qishao-notes/assets/js/96.524f9b48.js"><link rel="prefetch" href="/qishao-notes/assets/js/97.f401e786.js"><link rel="prefetch" href="/qishao-notes/assets/js/98.9a32bd29.js"><link rel="prefetch" href="/qishao-notes/assets/js/99.52f52cba.js">
    <link rel="stylesheet" href="/qishao-notes/assets/css/0.styles.685d6d32.css">
  </head>
  <body class="theme-mode-light">
    <div id="app" data-server-rendered="true"><div class="theme-container sidebar-open have-rightmenu"><header class="navbar blur"><div title="ÁõÆÂΩï" class="sidebar-button"><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" role="img" viewBox="0 0 448 512" class="icon"><path fill="currentColor" d="M436 124H12c-6.627 0-12-5.373-12-12V80c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12zm0 160H12c-6.627 0-12-5.373-12-12v-32c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12zm0 160H12c-6.627 0-12-5.373-12-12v-32c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12z"></path></svg></div> <a href="/qishao-notes/" class="home-link router-link-active"><!----> <span class="site-name">CPU &amp; GPU Microarch. Qi Shao</span></a> <div class="links"><div class="search-box"><input aria-label="Search" autocomplete="off" spellcheck="false" value=""> <!----></div> <nav class="nav-links can-hide"><div class="nav-item"><a href="/qishao-notes/" class="nav-link">Home</a></div><div class="nav-item"><a href="/qishao-notes/gpu/" class="nav-link">gpu</a></div><div class="nav-item"><a href="/qishao-notes/cpu/" class="nav-link">cpu</a></div><div class="nav-item"><a href="/qishao-notes/llm/" class="nav-link">ml&amp;llm</a></div><div class="nav-item"><a href="/qishao-notes/compiler/" class="nav-link">compiler</a></div><div class="nav-item"><a href="/qishao-notes/hbm/" class="nav-link">hbm</a></div><div class="nav-item"><a href="/qishao-notes/mix/" class="nav-link">program</a></div><div class="nav-item"><a href="/qishao-notes/unix/" class="nav-link">unix</a></div><div class="nav-item"><a href="https://blog.csdn.net/hit_shaoqi" target="_blank" rel="noopener noreferrer" class="nav-link external">
  CSDN
  <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></div> <a href="https://github.com/hitqshao/qishao-notes" target="_blank" rel="noopener noreferrer" class="repo-link">
    GitHub
    <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></nav></div></header> <div class="sidebar-mask"></div> <div class="sidebar-hover-trigger"></div> <aside class="sidebar" style="display:none;"><!----> <nav class="nav-links"><div class="nav-item"><a href="/qishao-notes/" class="nav-link">Home</a></div><div class="nav-item"><a href="/qishao-notes/gpu/" class="nav-link">gpu</a></div><div class="nav-item"><a href="/qishao-notes/cpu/" class="nav-link">cpu</a></div><div class="nav-item"><a href="/qishao-notes/llm/" class="nav-link">ml&amp;llm</a></div><div class="nav-item"><a href="/qishao-notes/compiler/" class="nav-link">compiler</a></div><div class="nav-item"><a href="/qishao-notes/hbm/" class="nav-link">hbm</a></div><div class="nav-item"><a href="/qishao-notes/mix/" class="nav-link">program</a></div><div class="nav-item"><a href="/qishao-notes/unix/" class="nav-link">unix</a></div><div class="nav-item"><a href="https://blog.csdn.net/hit_shaoqi" target="_blank" rel="noopener noreferrer" class="nav-link external">
  CSDN
  <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></div> <a href="https://github.com/hitqshao/qishao-notes" target="_blank" rel="noopener noreferrer" class="repo-link">
    GitHub
    <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></nav>  <ul class="sidebar-links"><li><a href="/qishao-notes/pages/cc7034/" class="sidebar-link">Operand Collector</a></li><li><a href="/qishao-notes/pages/2476ae/" class="sidebar-link">GPU WARP Scheduler</a></li><li><a href="/qishao-notes/pages/14769f/" class="sidebar-link">Precision Exception</a></li><li><a href="/qishao-notes/pages/44771e/" class="sidebar-link">Unified Memory Paper List</a></li><li><a href="/qishao-notes/pages/44871e/" class="sidebar-link">TensorCore Paper List</a></li><li><a href="/qishao-notes/pages/45871e/" class="sidebar-link">Memory Behaviour Paper List</a></li><li><a href="/qishao-notes/pages/45871f/" class="sidebar-link">GPU Virtualization Paper List</a></li><li><a href="/qishao-notes/pages/458720/" class="sidebar-link">Large Language Model Paper List</a></li><li><a href="/qishao-notes/pages/458721/" class="sidebar-link">GPU Simulator</a></li><li><a href="/qishao-notes/pages/458722/" class="sidebar-link">Architectural Survey</a></li><li><a href="/qishao-notes/pages/458724/" class="sidebar-link">Harnessing Integrated CPU-GPU System Memory for HPC a first look into Grace Hopper</a></li><li><a href="/qishao-notes/pages/458725/" class="sidebar-link">Understanding GPGPU-SIM 1 How to get Instruction</a></li><li><a href="/qishao-notes/pages/458726/" class="sidebar-link">Understanding GPGPU-SIM 2 Instruction Execution</a></li><li><a href="/qishao-notes/pages/458727/" class="sidebar-link">Understanding GPGPU-SIM 3 How is the simulation started</a></li><li><a href="/qishao-notes/pages/45872/" class="sidebar-link">Understanding GPGPU-SIM 4 Microarchitecture</a></li><li><a href="/qishao-notes/pages/45874/" class="sidebar-link">Understanding GPGPU-SIM 5  Memory Interface</a></li><li><a href="/qishao-notes/pages/45873/" class="sidebar-link">Warp Related Memory Optimization</a></li><li><a href="/qishao-notes/pages/45875/" class="sidebar-link">GPU Cache Coherency</a></li><li><a href="/qishao-notes/pages/45876/" class="sidebar-link">GPU Cache &amp; Memory Hirerarchy</a></li><li><a href="/qishao-notes/pages/45877/" class="sidebar-link">GPU TLB</a></li><li><a href="/qishao-notes/pages/45878/" class="sidebar-link">GPU Page Table Walk</a></li><li><a href="/qishao-notes/pages/45879/" class="sidebar-link">GPU Cache's Papers</a></li><li><a href="/qishao-notes/pages/45880/" class="sidebar-link">GPU WARP Mangement Papers</a></li><li><a href="/qishao-notes/pages/45882/" class="sidebar-link">GPU Unified Memory Innovations</a></li><li><a href="/qishao-notes/pages/45883/" class="sidebar-link">GPU MultiTask</a></li><li><a href="/qishao-notes/pages/45884/" class="sidebar-link">GPU Training Notes</a></li><li><a href="/qishao-notes/pages/45885/" class="sidebar-link">GPU Paper with Code</a></li><li><a href="/qishao-notes/pages/45886/" class="sidebar-link">GPU Driver &amp; Runtime &amp; Compliation</a></li><li><a href="/qishao-notes/pages/45887/" class="sidebar-link">Accel-Sim Simulator</a></li><li><a href="/qishao-notes/pages/45889/" class="sidebar-link">Understanding GPGPU-SIM 6 Memory Space</a></li><li><a href="/qishao-notes/pages/45890/" class="sidebar-link">GPU Insturctions</a></li><li><a href="/qishao-notes/pages/45892/" class="sidebar-link">GPU GEMM</a></li><li><a href="/qishao-notes/pages/45893/" class="sidebar-link">GPU Compiler Optimization Pass</a></li><li><a href="/qishao-notes/pages/45894/" class="sidebar-link">GPU GEMM</a></li><li><a href="/qishao-notes/pages/45895/" class="sidebar-link">GPU Workload Scheduling</a></li><li><a href="/qishao-notes/pages/45896/" class="sidebar-link">GPU Workload Scheduling</a></li><li><a href="/qishao-notes/pages/45897/" aria-current="page" class="active sidebar-link">GPU Cache Management</a><ul class="sidebar-sub-headers"><li class="sidebar-sub-header level2"><a href="/qishao-notes/pages/45897/#_1-22-adaptive-memory-side-last-level-gpu-caching" class="sidebar-link">1. [22] Adaptive Memory-Side Last-Level GPU Caching</a><ul class="sidebar-sub-headers"><li class="sidebar-sub-header level3"><a href="/qishao-notes/pages/45897/#dynamic-reconfiguration-rules" class="sidebar-link">Dynamic Reconfiguration Rules</a></li></ul></li><li class="sidebar-sub-header level2"><a href="/qishao-notes/pages/45897/#_2-83-2015-locality-driven-dynamic-gpu-cache-bypassing" class="sidebar-link">2. [83 2015] Locality-Driven Dynamic GPU Cache Bypassing</a><ul class="sidebar-sub-headers"><li class="sidebar-sub-header level3"><a href="/qishao-notes/pages/45897/#categories-of-applications" class="sidebar-link">Categories of Applications</a></li><li class="sidebar-sub-header level3"><a href="/qishao-notes/pages/45897/#bypassing-logic" class="sidebar-link">Bypassing logic</a></li><li class="sidebar-sub-header level3"><a href="/qishao-notes/pages/45897/#üìä-summary-table" class="sidebar-link">üìä Summary Table</a></li><li class="sidebar-sub-header level3"><a href="/qishao-notes/pages/45897/#üß†-design-implications" class="sidebar-link">üß† Design Implications</a></li><li class="sidebar-sub-header level3"><a href="/qishao-notes/pages/45897/#_3-9-2021-analyzing-and-leveraging-decoupled-l1-caches-in-gpus" class="sidebar-link">3. [9 2021] Analyzing and Leveraging Decoupled L1 Caches in GPUs</a></li><li class="sidebar-sub-header level3"><a href="/qishao-notes/pages/45897/#ideas" class="sidebar-link">Ideas</a></li></ul></li></ul></li><li><a href="/qishao-notes/pages/45898/" class="sidebar-link">GPU Multiworkload scheduling</a></li><li><a href="/qishao-notes/pages/47871e/" class="sidebar-link">TO READ</a></li></ul> </aside> <div><main class="page"><div class="theme-vdoing-wrapper bg-style-6"><div class="articleInfo-wrap" data-v-06225672><div class="articleInfo" data-v-06225672><ul class="breadcrumbs" data-v-06225672><li data-v-06225672><a href="/qishao-notes/" title="È¶ñÈ°µ" class="iconfont icon-home router-link-active" data-v-06225672></a></li> <li data-v-06225672><a href="/qishao-notes/gpu/#gpu" data-v-06225672>gpu</a></li></ul> <div class="info" data-v-06225672><div title="‰ΩúËÄÖ" class="author iconfont icon-touxiang" data-v-06225672><a href="https://github.com/hitqshao" target="_blank" title="‰ΩúËÄÖ" class="beLink" data-v-06225672>hitqishao</a></div> <div title="ÂàõÂª∫Êó∂Èó¥" class="date iconfont icon-riqi" data-v-06225672><a href="javascript:;" data-v-06225672>2025-06-28</a></div> <!----></div></div></div> <!----> <div class="content-wrapper"><div class="right-menu-wrapper"><div class="right-menu-margin"><div class="right-menu-title">ÁõÆÂΩï</div> <div class="right-menu-content"></div></div></div> <h1><img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAB4AAAAeCAYAAAA7MK6iAAAAAXNSR0IArs4c6QAABH1JREFUSA3tVl1oHFUUPmdmd2ltklqbpJDiNnXFmgbFktho7YMPNiJSSZM0+CAYSkUELVhM6YuwIPpgoOKDqOBDC0XE2CQoNtQXBUFTTcCi+Wlh1V2TQExsUzcltd3M9Tt3ZjZzZ2fT+OJTL8yeM+eee757fmeJbq//KQL8X3DUSFOcfr7cRsRtxNQMWueeVzOkaITIGqQHNg5y8+jNW9ldM7A6nTpAjuolUikAwq7CE3WcM2RRDz+XGVgN3FptU/aUSlvq9Pa3iZ1+sgAqJyyAFqkipd9dqiwHF3P65YycLWc/6sqGrvoEoIp6DOFaX5h6+dnfjkWprwqsPk0dUGq5vySwDImC10KxFHgGL1SWoc92O3eVht09qdXNH11I2SsTsJYqMWzihqGMi+A+Garf3BAuuLI5oGlULyNfyB/HYNujwktOfRrMr5t77NmevqaUopx0grnKAyvVpmwUDB4x6FPXuGvYLTDwWsejwgtgkYKPqRJg8SV6xaiZ3ZTppGneS4yfH5/66fZSDHv+QZci/+h5c5UHtpy67JUqGppM0sh0Nc1dW6/N1W5Yoqat8/TU/VnadmdeW2PLLSyh0cvxBs3KbqTmwYPpxN4do/mzE8nEpvX/UMu2Wbp74zUAK5q6WkHns7V0eWkdPbPzd3rxkTGybadYySumVzhcaJFbs5UrEkQ/+CK8gF5dnh/6ciIZ73gwQ927L1IitoxKLXYP3SjYdOrHHfTZhRRlFyrorafPk20B3HPD1y2G3qKZME5Jcf3t/HUC13/8tSd++vqFveMUTwAUxSUFI1QekR1+bIze3D9MF2aq6cPvG72CgnldWCFqyRw3lwH8ZMerjTD9ElRO7Gv44wNpC90aASqGfVlz/Rx17srQ57/UU26hkhQqUB7dBR71WmzQhHUnblGmVOEw0jhbV1n9OlXUDCIRGaNV5Jp43N516fN7JmnTHdfp7Hgy0luO4aMhtkLL8Bi3bUWYvzh5Mn1dTxrL6QmGuRhGL/TiTTxRoEdTszSaq9GR0NGA3KdkOz3hqSV3MIDhQ5IVX/Ivx3umBti2es2h4eZby7x8br1rkf7Mo90AqC8aQ3sJeNzqFRu+vSANAQe3PL7l0HGOAdwDCeZYvNKeoZp1Qfs6Aipndh86HmFRi0LAnEO47wsqM6cdfjh3jBPUzhZy7nvlUfFsamED1VQt6aISHVymXZ/B2aCtIG8AI8xfobj2d3en1wWVhOeHELKmLQ1s211s88comkv4UCwWyF787mJdYXtNfhKAXVqnKTq8QZvGAGGOfaTo5pGZ/PwbUCr5+DPr/1J92JNHr9aOl/F3iI5+O1nfybsGxoimvZ3ViWSluDITw3P37mypheDIPY0tw7+O/5ApbkYw+zpfaUVu32Pi98+defdUhEpZkRFq0aqyNh9FuL9hpYbEm6iwi0z2REd09ZmyENEbuhjDWzKvZXTqKYaBIr3tt5kuPtQBZFvEUwHt60vfCNu41XsksH9Ij1BMMz1Y0OOunHNShFIP5868g5zeXmuLwL9T4b6Q2+KejgAAAABJRU5ErkJggg==">GPU Cache Management<!----></h1> <!----> <div class="theme-vdoing-content content__default"><ol><li>[22] Adaptive Memory-Side Last-Level GPU Caching</li> <li>[83 2015] Locality-Driven Dynamic GPU Cache Bypassing</li> <li>[9 2021 HPCA] Analyzing and Leveraging Decoupled L1 Caches in GPUs</li></ol> <hr> <h2 id="_1-22-adaptive-memory-side-last-level-gpu-caching"><a href="#_1-22-adaptive-memory-side-last-level-gpu-caching" class="header-anchor">#</a> 1. [22] Adaptive Memory-Side Last-Level GPU Caching</h2> <ul><li>Private LLCs, which replicate shared data across multiple slices, provide higher bandwidth but suffer from higher miss rates.</li> <li>Shared LLCs avoid redundancy, reducing miss rates, but suffer bandwidth contention under high sharing.</li></ul> <p><img src="https://github.com/user-attachments/assets/fe7ab2e6-f43a-4881-b154-0782bb84bafc" alt="image"></p> <p>In the shared LLC organization, an LLC slice is shared by all SMs.</p> <p>The LLC slice for a given cache line is determined by a few address bits.</p> <p>Collectively, all LLC slices associated with a given memory controller cache the entire memory address space served by the memory controller.</p> <p>In the private LLC organization, an LLC slice is private to a cluster of SMs.</p> <p>An LLC slice caches the entire memory partition served by the respective memory controller for only a single cluster of SMs.</p> <p>The LLC slice for a cache line is thus determined by the cluster ID.</p> <p><img src="https://github.com/user-attachments/assets/86193f2f-2ad3-45c3-a78d-4b4c79db370d" alt="image"></p> <h3 id="dynamic-reconfiguration-rules"><a href="#dynamic-reconfiguration-rules" class="header-anchor">#</a> Dynamic Reconfiguration Rules</h3> <ul><li>Switch to private if:
<ul><li>Miss rate remains comparable (within 2%)</li> <li>Bandwidth gain outweighs miss rate penalty</li></ul></li> <li>Revert to shared:
<ul><li>At new kernel or time epoch</li></ul></li></ul> <p>How to profile/</p> <p>Set Dueling</p> <hr> <h2 id="_2-83-2015-locality-driven-dynamic-gpu-cache-bypassing"><a href="#_2-83-2015-locality-driven-dynamic-gpu-cache-bypassing" class="header-anchor">#</a> 2. [83 2015] Locality-Driven Dynamic GPU Cache Bypassing</h2> <h3 id="categories-of-applications"><a href="#categories-of-applications" class="header-anchor">#</a> Categories of Applications</h3> <p>The paper classifies GPU applications into three categories based on how they benefit (or suffer) from the L1 D-cache:</p> <h4 id="_1-cache-unfriendly-cnf"><a href="#_1-cache-unfriendly-cnf" class="header-anchor">#</a> 1. Cache-Unfriendly (CNF)</h4> <p>Definition: Applications that perform better when L1 D-cache is bypassed.</p> <p>Cause:</p> <ul><li>Low data reuse.</li> <li>Long reuse distances.</li></ul> <p>Leads to cache pollution and resource contention.</p> <p>Impact:</p> <ul><li>Memory pipeline stalls.</li> <li>Unnecessary eviction of useful lines.</li></ul> <p>Examples:</p> <ul><li>NW, SD2, LUD, HS, PTF, BH, SSSP</li></ul> <p>Performance gain: Up to 36% IPC improvement by bypassing L1.</p> <h4 id="_2-cache-insensitive-ci"><a href="#_2-cache-insensitive-ci" class="header-anchor">#</a> 2. Cache-Insensitive (CI)</h4> <p>Definition: Applications for which enabling/disabling L1 D-cache has little to no effect.</p> <p>Cause:</p> <ul><li>Heavy use of shared memory.</li> <li>Minimal or no global memory accesses.</li></ul> <p>Low memory intensity or high control divergence.</p> <p>Impact:</p> <ul><li>Cache behavior does not affect IPC.</li></ul> <p>Examples:</p> <ul><li>CFD, MYC, FFT, GS, PF, LFK</li></ul> <h4 id="_3-cache-friendly-cf"><a href="#_3-cache-friendly-cf" class="header-anchor">#</a> 3. Cache-Friendly (CF)</h4> <p>Definition: Applications that benefit from L1 D-cache.</p> <p>Cause:</p> <ul><li>High data reuse.</li> <li>Short reuse distances.</li></ul> <p>Impact:</p> <ul><li>Disabling L1 severely degrades performance.</li></ul> <p>Examples:</p> <ul><li><strong>MM, HT, SD1, BT, BP</strong></li></ul> <p>Performance loss: Up to 77% IPC drop when bypassed.</p> <ul><li>üîÅ Reuse Behavior Analysis</li> <li>üî¢ Reuse Count</li></ul> <p>What it shows: Number of times a memory address is reused.</p> <p><img src="https://github.com/user-attachments/assets/fcc652e0-5464-423b-af2b-e7dcf4b4c21b" alt="image"></p> <p>Observation:</p> <ul><li>CNF apps have few high-reuse accesses.</li> <li>Example: &gt;60% of accesses in NW, LUD are reused fewer than 3 times.</li></ul> <h4 id="üìè-reuse-distance-figure-4"><a href="#üìè-reuse-distance-figure-4" class="header-anchor">#</a> üìè Reuse Distance (Figure 4)</h4> <p>Definition: The number of unique memory accesses between two accesses to the same address.</p> <p>Example: Pattern A‚ÄìB‚ÄìC‚ÄìA ‚Üí reuse distance = 2.</p> <p>Observation:</p> <ul><li>CNF apps have long reuse distances: often 512‚Äì2048.</li></ul> <p><strong>These accesses cannot fit in L1 (e.g., 128B lines √ó 512 = 64KB).</strong></p> <p>üß† L1 vs. L2 Cache Bottlenecks
Experimental Setup (Figure 2)</p> <ul><li>The authors increase associativity and capacity of both L1 and L2 caches.</li></ul> <p>Findings:</p> <p><img src="https://github.com/user-attachments/assets/4dc6d668-e824-43ee-b0fd-ca229beb6ced" alt="image"></p> <p>Cache Level	Observation for CNF Apps</p> <ul><li><strong>L2	Performance is insensitive to L2 size and associativity. L2 is not a bottleneck.</strong></li> <li><strong>L1	Performance improves with larger/more associative L1. But needs impractically large L1 (e.g., 128-way, 16MB) to be effective. Still insufficient for some apps</strong>.</li></ul> <p>Conclusion: <strong>The L1 D-cache is the performance bottleneck for CNF workloads, not L2.</strong></p> <h3 id="bypassing-logic"><a href="#bypassing-logic" class="header-anchor">#</a> Bypassing logic</h3> <ul><li>On a tag store miss ‚Üí insert into tag store with RC = 1 ‚Üí bypass data store.</li> <li>On subsequent hits:
<ul><li>RC incremented.</li> <li>If RC &gt; threshold (e.g., 2), allocate data in the data store.</li></ul></li> <li>Replacement:
<ul><li>Tag store uses LFU with aging (decays RC to evict stale entries).</li></ul></li> <li>Data store uses existing GPU policies like LRU, RRIP.</li></ul> <p><img src="https://github.com/user-attachments/assets/01bb388a-a287-4514-b5b6-a628fc2453c2" alt="image"></p> <h3 id="üìä-summary-table"><a href="#üìä-summary-table" class="header-anchor">#</a> üìä Summary Table</h3> <p>Category	Behavior	Reuse Count	Reuse Distance	L1 Role	L2 Role</p> <ul><li>CNF	Cache hurts	Mostly low (1‚Äì2)	Long (512‚Äì2048)	Bottleneck, polluted	Not bottleneck</li> <li>CI	Cache irrelevant	N/A	N/A	Irrelevant	Irrelevant</li> <li>CF	Cache helps	High	Short	Critical	Less relevant</li></ul> <h3 id="üß†-design-implications"><a href="#üß†-design-implications" class="header-anchor">#</a> üß† Design Implications</h3> <ul><li>L1 D-cache should selectively cache data.</li> <li>A naive insert-everything policy causes: Thrashing in CNF apps.</li> <li>Performance degradation in CF apps if cache is bypassed.</li></ul> <p>The paper proposes a reuse-aware dynamic bypass mechanism that:</p> <ul><li>Tracks Reference Count (RC).</li> <li>Filters accesses based on reuse patterns.</li></ul> <p>Add extra information in the tag. But not the data.</p> <p><img src="https://github.com/user-attachments/assets/192f1f93-4aa2-4957-a8b8-fe96ffacc85f" alt="image"></p> <hr> <h3 id="_3-9-2021-analyzing-and-leveraging-decoupled-l1-caches-in-gpus"><a href="#_3-9-2021-analyzing-and-leveraging-decoupled-l1-caches-in-gpus" class="header-anchor">#</a> 3. [9 2021] Analyzing and Leveraging Decoupled L1 Caches in GPUs</h3> <h4 id="üìå-motivation"><a href="#üìå-motivation" class="header-anchor">#</a> üìå Motivation</h4> <p>Modern GPUs use private, tightly-coupled L1 caches per core. While this cache hierarchy helps address the memory wall by providing on-chip bandwidth, it introduces two key inefficiencies:</p> <p>Data Replication: Multiple cores may cache the same data, wasting total L1 capacity.</p> <p>Underutilized L1 Bandwidth: Many-to-few traffic from many L1s to fewer L2s causes poor L1 bandwidth utilization.</p> <h4 id="üöÄ-proposed-solution-dc-l1-decoupled-l1-cache-architecture"><a href="#üöÄ-proposed-solution-dc-l1-decoupled-l1-cache-architecture" class="header-anchor">#</a> üöÄ Proposed Solution: DC-L1 (DeCoupled L1) Cache Architecture</h4> <p><img src="https://github.com/user-attachments/assets/9e418409-59b4-4b91-8157-527bdf49be7c" alt="image"></p> <p>Core Idea:</p> <p><strong>Physically decouple L1 caches from the cores and aggregate them into a flexible organization called DC-L1, enabling:</strong></p> <ul><li>Reduced data replication.</li> <li>Improved bandwidth utilization.</li> <li>Tunable design between latency and capacity benefits.</li></ul> <p><img src="https://github.com/user-attachments/assets/6d38f1d0-873b-440e-88ed-90b7f166f151" alt="image"></p> <h4 id="üìê-architectural-designs-explored"><a href="#üìê-architectural-designs-explored" class="header-anchor">#</a> üìê Architectural Designs Explored</h4> <ol><li><strong>Private DC-L1 (PrY):</strong></li></ol> <p>Each DC-L1 is shared by a group of cores.</p> <p>Configurable aggregation granularity: e.g., Pr80 (1 core per DC-L1), Pr40 (2 cores/DC-L1), ‚Ä¶ Pr10 (8 cores/DC-L1).</p> <p>Benefit: reduces replication as cores share cache lines.</p> <p>üß† Tradeoff: Larger group size ‚Üí better replication reduction but worse bandwidth (more contention, fewer ports).</p> <p><img src="https://github.com/user-attachments/assets/d0cfb8b3-43c1-406f-824f-dd599d34952f" alt="image"></p> <ol start="2"><li><strong>Fully-Shared DC-L1 (Sh40):</strong></li></ol> <p><img src="https://github.com/user-attachments/assets/ff16cb91-c07a-4e60-8649-14067003b670" alt="image"></p> <p>All DC-L1 caches are part of a single logically shared cache space.</p> <p>Each DC-L1 owns a distinct part of the address space (similar to L2 bank slicing).</p> <p>Eliminates replication completely.</p> <p>üî¥ Problem: Requires a large 80√ó40 NoC crossbar ‚Üí high area and power overheads.</p> <ol start="3"><li><strong>Clustered Shared DC-L1 (ShY+CZ):</strong></li></ol> <p>Divide GPU cores and DC-L1s into clusters (e.g., 10 clusters of 8 cores and 4 DC-L1s each).</p> <p>Enable intra-cluster sharing, but allow inter-cluster replication.</p> <p>Tradeoff: reduced replication and reduced NoC cost.</p> <p><img src="https://github.com/user-attachments/assets/3b3352e5-4cf3-4407-8b84-d28c647191cc" alt="image"></p> <p>‚úÖ Chosen configuration: Sh40+C10 (40 DC-L1s, 10 clusters) ‚Üí balanced performance and cost.</p> <ol start="4"><li><strong>Sh40+C10+Boost:</strong></li></ol> <p>Same as above, but doubles the frequency of small crossbars in NoC#1.</p> <p>Leverages the small crossbar size to overcome latency/bandwidth loss from decoupling.</p> <h4 id="simulation-set-up"><a href="#simulation-set-up" class="header-anchor">#</a> Simulation Set up</h4> <p>We estimated such latency under the evaluated applications with Sh40+C10+Boost, and observed an overhead of <strong>54 cycles</strong>, on average.</p> <p>Another source of latency overhead is the aggregation of the DC-L1s.</p> <p>Specifically, with Sh40+C10+Boost, each DC-L1 cache is double the size of the baseline L1 cache, which adds a 7% increase in the DC-L1 access latency.</p> <p>Specifically, the DC-L1s with Sh40+C10+Boost have an access latency of 30 cycles, compared to <strong>28 cycles</strong> L1 access latency in the baseline.</p> <h4 id="insights-analysis"><a href="#insights-analysis" class="header-anchor">#</a> Insights &amp; Analysis</h4> <ul><li>Replication Sensitivity Classification</li> <li>Applications were deemed replication-sensitive if:</li> <li>Replication ratio &gt; 25%</li> <li>L1 miss rate &gt; 50%</li> <li>5% IPC gain with 16√ó L1 size</li></ul> <p>12 such applications (e.g., T-AlexNet, C-BFS) showed substantial gains from reducing L1 replication.</p> <h3 id="ideas"><a href="#ideas" class="header-anchor">#</a> Ideas</h3> <h4 id="_1-workload-aware-dc-l1-partitioning-for-multi-programmed-gpus"><a href="#_1-workload-aware-dc-l1-partitioning-for-multi-programmed-gpus" class="header-anchor">#</a> 1. Workload-aware DC-L1 Partitioning for Multi-programmed GPUs</h4> <p><strong>Problem</strong>: The paper evaluates replication and bandwidth under single workloads. In multi-tenant settings, different applications compete for DC-L1 capacity and bandwidth.</p> <p><strong>Research Idea</strong>: Dynamically partition DC-L1 clusters based on workload characteristics (e.g., memory intensity, data reuse, prefetch aggressiveness).</p> <p>Use runtime metrics (e.g., replication rate, MPKI) to drive partition reconfiguration.</p> <p><strong>Contribution</strong>: Design a low-overhead runtime or compiler hint system for adaptive DC-L1 clustering and mapping under multi-workload scenarios.</p> <h4 id="_2-replication-aware-compressed-dc-l1-caches"><a href="#_2-replication-aware-compressed-dc-l1-caches" class="header-anchor">#</a> 2. Replication-aware Compressed DC-L1 Caches</h4> <p><strong>Problem</strong>: Even clustered DC-L1s have limited capacity and still experience intra-cluster replication.</p> <p><strong>Research Idea</strong>: Implement base-delta or frequent-value compression in DC-L1 caches.</p> <ul><li>Exploit inter-core redundancy for cross-core dictionary compression or address-delta reuse.</li></ul> <p><strong>Twist</strong>: Co-design compression with replication-tracking to avoid storing multiple compressed versions of the same line.</p> <p><strong>Accel-Sim Angle</strong>: Add lightweight modeling of decompression latency and tag expansion overheads in the L1 cache pipeline.</p> <h4 id="_3-prefetch-filtering-and-scheduling-in-dc-l1s-for-irregular-workloads"><a href="#_3-prefetch-filtering-and-scheduling-in-dc-l1s-for-irregular-workloads" class="header-anchor">#</a> 3. Prefetch Filtering and Scheduling in DC-L1s for Irregular Workloads</h4> <p><strong>Problem:</strong> DC-L1 nodes create new prefetch timing and routing bottlenecks.</p> <p><strong>Research Idea:</strong> Introduce a prefetch scheduler in DC-L1 nodes that:</p> <ul><li>Differentiates between &quot;core-locality&quot; and &quot;remote-sharing&quot; prefetches.</li> <li>Uses reuse-distance or MSHR saturation tracking to decide eviction or forwarding.</li></ul> <p><strong>New Angle</strong>: Combine prefetch confidence with replication sensitivity to filter harmful prefetches that pollute shared DC-L1s.</p> <h4 id="_4-topology-aware-workload-to-dc-l1-mapping-in-multi-gpu-systems"><a href="#_4-topology-aware-workload-to-dc-l1-mapping-in-multi-gpu-systems" class="header-anchor">#</a> 4. Topology-aware Workload-to-DC-L1 Mapping in Multi-GPU Systems</h4> <p><strong>Problem:</strong> DC-L1s require networked routing; current cluster mapping is static.</p> <p><strong>Research Idea:</strong> In a multi-GPU setup (Accel-Sim or MCM-GPU-style), design dynamic workload mapping policies that:</p> <ul><li>Cluster memory-sharing CTAs to minimize DC-L1 hop distance.</li> <li>Balance NoC load across shared DC-L1s.</li></ul> <p><strong>Extension:</strong> Apply machine learning (e.g., reinforcement learning) to learn optimal DC-L1 routing and core affinity over time.</p></div></div> <!----> <div class="page-edit"><div class="edit-link"><a href="https://github.com/hitqshao/qishao-notes/edit/main/docs/03.gpu/37.gpu_cache.md" target="_blank" rel="noopener noreferrer">Â∏ÆÂä©Êàë‰ª¨ÊîπÂñÑÊ≠§È°µÈù¢</a> <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></div> <!----> <div class="last-updated"><span class="prefix">‰∏äÊ¨°Êõ¥Êñ∞:</span> <span class="time">2025/12/10, 15:58:33</span></div></div> <div class="page-nav-wapper"><div class="page-nav-centre-wrap"><a href="/qishao-notes/pages/45896/" class="page-nav-centre page-nav-centre-prev"><div class="tooltip">GPU Workload Scheduling</div></a> <a href="/qishao-notes/pages/45898/" class="page-nav-centre page-nav-centre-next"><div class="tooltip">GPU Multiworkload scheduling</div></a></div> <div class="page-nav"><p class="inner"><span class="prev">
        ‚Üê
        <a href="/qishao-notes/pages/45896/" class="prev">GPU Workload Scheduling</a></span> <span class="next"><a href="/qishao-notes/pages/45898/">GPU Multiworkload scheduling</a>‚Üí
      </span></p></div></div></div> <!----></main></div> <div class="footer"><div class="icons"><a href="https://github.com/hitqshao" title="GitHub" target="_blank" class="iconfont icon-github"></a><a href="mailto:hitqshao@163.com" title="ÂèëÈÇÆ‰ª∂" target="_blank" class="iconfont icon-youjian"></a><a href="https://gitee.com/hitqshao" title="Gitee" target="_blank" class="iconfont icon-gitee"></a></div> 
  Theme by
  <a href="https://github.com/xugaoyi/vuepress-theme-vdoing" target="_blank" title="Êú¨Á´ô‰∏ªÈ¢ò">Vdoing</a> 
    | Copyright ¬© 2022-2025
    <span>Eryajf | <a href="https://github.com/hitqshao/qishao-notes/blob/main/LICENSE" target="_blank">MIT License</a></span></div> <div class="buttons"><div title="ËøîÂõûÈ°∂ÈÉ®" class="button blur go-to-top iconfont icon-fanhuidingbu" style="display:none;"></div> <div title="ÂéªËØÑËÆ∫" class="button blur go-to-comment iconfont icon-pinglun" style="display:none;"></div> <div title="‰∏ªÈ¢òÊ®°Âºè" class="button blur theme-mode-but iconfont icon-zhuti"><ul class="select-box" style="display:none;"><li class="iconfont icon-zidong">
          Ë∑üÈöèÁ≥ªÁªü
        </li><li class="iconfont icon-rijianmoshi">
          ÊµÖËâ≤Ê®°Âºè
        </li><li class="iconfont icon-yejianmoshi">
          Ê∑±Ëâ≤Ê®°Âºè
        </li><li class="iconfont icon-yuedu">
          ÈòÖËØªÊ®°Âºè
        </li></ul></div></div> <!----> <!----> <!----></div><div class="global-ui"><!----></div></div>
    <script src="/qishao-notes/assets/js/app.d11f07ce.js" defer></script><script src="/qishao-notes/assets/js/2.53666c0e.js" defer></script><script src="/qishao-notes/assets/js/83.43f10715.js" defer></script>
  </body>
</html>
