##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CLOCK_echo
		4.2::Critical Path Report for Clock_Seconds
		4.3::Critical Path Report for Clock_Trigger
		4.4::Critical Path Report for CyBUS_CLK
		4.5::Critical Path Report for CyMASTER_CLK
		4.6::Critical Path Report for UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. CLOCK_echo:R)
		5.3::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
		5.4::Critical Path Report for (Clock_Trigger:R vs. Clock_Trigger:R)
		5.5::Critical Path Report for (Clock_Trigger:R vs. CLOCK_echo:R)
		5.6::Critical Path Report for (CLOCK_echo:R vs. CLOCK_echo:R)
		5.7::Critical Path Report for (Clock_Seconds:R vs. Clock_Seconds:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 15
Clock: CLOCK_echo                      | Frequency: 42.61 MHz  | Target: 0.02 MHz   | 
Clock: Clock_Motor_Control             | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_Motor_Control(routed)     | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_Motor_PI_Control          | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_Motor_PI_Control(routed)  | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_Seconds                   | Frequency: 62.58 MHz  | Target: 0.00 MHz   | 
Clock: Clock_Testing_1                 | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_Testing_1(routed)         | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_Trigger                   | Frequency: 66.78 MHz  | Target: 0.10 MHz   | 
Clock: CyBUS_CLK                       | Frequency: 42.93 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                           | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                           | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                    | Frequency: 66.78 MHz  | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                       | N/A                   | Target: 24.00 MHz  | 
Clock: UART_IntClock                   | Frequency: 59.03 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CLOCK_echo     CLOCK_echo     5.88333e+007     58809865     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_Seconds  Clock_Seconds  1e+012           -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
Clock_Trigger  CLOCK_echo     41666.7          26692        N/A              N/A         N/A              N/A         N/A              N/A         
Clock_Trigger  Clock_Trigger  1e+007           9988658      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      CLOCK_echo     41666.7          25429        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      CyBUS_CLK      41666.7          18373        N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock  UART_IntClock  1.08333e+006     1066392      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name            Setup to Clk  Clock Name:Phase  
-------------------  ------------  ----------------  
Pin_DecA_L(0)_PAD    16987         CyBUS_CLK:R       
Pin_DecA_R(0)_PAD    16651         CyBUS_CLK:R       
Pin_DecB_L(0)_PAD    16447         CyBUS_CLK:R       
Pin_DecB_R(0)_PAD    15637         CyBUS_CLK:R       
Pin_US_Echo1(0)_PAD  24457         CLOCK_echo:R      
Pin_US_Echo2(0)_PAD  26537         CLOCK_echo:R      


                       3.2::Clock to Out
                       -----------------

Port Name               Clock to Out  Clock Name:Phase  
----------------------  ------------  ----------------  
Pin_PWM1_L(0)_PAD       23061         CyBUS_CLK:R       
Pin_PWM1_R(0)_PAD       23864         CyBUS_CLK:R       
Pin_PWM2_L(0)_PAD       23162         CyBUS_CLK:R       
Pin_PWM2_R(0)_PAD       23739         CyBUS_CLK:R       
Pin_UART_Tx(0)_PAD      34097         UART_IntClock:R   
Pin_US_Trigger1(0)_PAD  30272         CyBUS_CLK:R       
Pin_US_Trigger1(0)_PAD  28497         Clock_Trigger:R   
Pin_US_Trigger2(0)_PAD  33147         CyBUS_CLK:R       
Pin_US_Trigger2(0)_PAD  31372         Clock_Trigger:R   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CLOCK_echo
****************************************
Clock: CLOCK_echo
Frequency: 42.61 MHz | Target: 0.02 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:trig_rise_detected\/q
Path End       : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 58809865p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -4230
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19238
-------------------------------------   ----- 
End-of-path arrival time (ps)           19238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_rise_detected\/clock_0           macrocell49         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:trig_rise_detected\/q       macrocell49     1250   1250  58809865  RISE       1
\Timer_Echo:TimerUDB:trig_reg\/main_2            macrocell8      3622   4872  58809865  RISE       1
\Timer_Echo:TimerUDB:trig_reg\/q                 macrocell8      3350   8222  58809865  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell4   5886  14108  58809865  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell4   5130  19238  58809865  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/ci         datapathcell5      0  19238  58809865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock                datapathcell5       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_Seconds
*******************************************
Clock: Clock_Seconds
Frequency: 62.58 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999999984021p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_Seconds:R#1 vs. Clock_Seconds:R#2)   1000000000000
- Setup time                                                       -4230
--------------------------------------------------------   ------------- 
End-of-path required time (ps)                              999999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11749
-------------------------------------   ----- 
End-of-path arrival time (ps)           11749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                              model name      delay     AT         slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------------  ----  ------
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/z0         datapathcell14    760    760  999999984021  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell15      0    760  999999984021  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell15   2740   3500  999999984021  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell14   3119   6619  999999984021  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell14   5130  11749  999999984021  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/ci         datapathcell15      0  11749  999999984021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/clock           datapathcell15      0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_Trigger
*******************************************
Clock: Clock_Trigger
Frequency: 66.78 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_216/q
Path End       : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 26692p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (period of common ancestor clock between Clock_Trigger CLOCK_echo)   41667
- Setup time                                                                        -4230
---------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                      37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10744
-------------------------------------   ----- 
End-of-path arrival time (ps)           10744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_216/clock_0                                            macrocell39         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_216/q                                        macrocell39     1250   1250  26692  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell4   4364   5614  26692  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell4   5130  10744  26692  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/ci         datapathcell5      0  10744  26692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock                datapathcell5       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 42.93 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Net_1260\/q
Path End       : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 18373p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19064
-------------------------------------   ----- 
End-of-path arrival time (ps)           19064
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1260\/clock_0                                macrocell78         0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_R:Net_1260\/q                                    macrocell78      1250   1250  18373  RISE       1
\QuadDec_R:Cnt16:CounterUDB:reload\/main_0                macrocell19      6707   7957  18373  RISE       1
\QuadDec_R:Cnt16:CounterUDB:reload\/q                     macrocell19      3350  11307  18373  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell10   2627  13934  18373  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell10   5130  19064  18373  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell11      0  19064  18373  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/clock        datapathcell11      0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for CyMASTER_CLK
******************************************
Clock: CyMASTER_CLK
Frequency: 66.78 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_216/q
Path End       : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 26692p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (period of common ancestor clock between Clock_Trigger CLOCK_echo)   41667
- Setup time                                                                        -4230
---------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                      37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10744
-------------------------------------   ----- 
End-of-path arrival time (ps)           10744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_216/clock_0                                            macrocell39         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_216/q                                        macrocell39     1250   1250  26692  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell4   4364   5614  26692  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell4   5130  10744  26692  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/ci         datapathcell5      0  10744  26692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock                datapathcell5       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 59.03 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1066392p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10751
-------------------------------------   ----- 
End-of-path arrival time (ps)           10751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell34     1250   1250  1066392  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell3      3831   5081  1066392  RISE       1
\UART:BUART:counter_load_not\/q                macrocell3      3350   8431  1066392  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2320  10751  1066392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Net_1260\/q
Path End       : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 18373p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19064
-------------------------------------   ----- 
End-of-path arrival time (ps)           19064
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1260\/clock_0                                macrocell78         0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_R:Net_1260\/q                                    macrocell78      1250   1250  18373  RISE       1
\QuadDec_R:Cnt16:CounterUDB:reload\/main_0                macrocell19      6707   7957  18373  RISE       1
\QuadDec_R:Cnt16:CounterUDB:reload\/q                     macrocell19      3350  11307  18373  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell10   2627  13934  18373  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell10   5130  19064  18373  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell11      0  19064  18373  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/clock        datapathcell11      0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. CLOCK_echo:R)
************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_US:Sync:ctrl_reg\/control_1
Path End       : MODIN2_0/main_1
Capture Clock  : MODIN2_0/clock_0
Path slack     : 25429p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1412 vs. CLOCK_echo:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12727
-------------------------------------   ----- 
End-of-path arrival time (ps)           12727
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_US:Sync:ctrl_reg\/busclk                       controlcell3        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_US:Sync:ctrl_reg\/control_1     controlcell3   2050   2050  25429  RISE       1
\Timer_Echo:TimerUDB:capt_fifo_load\/main_3  macrocell6     3213   5263  25429  RISE       1
\Timer_Echo:TimerUDB:capt_fifo_load\/q       macrocell6     3350   8613  25429  RISE       1
MODIN2_0/main_1                              macrocell44    4114  12727  25429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell44         0      0  RISE       1


5.3::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1066392p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10751
-------------------------------------   ----- 
End-of-path arrival time (ps)           10751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell34     1250   1250  1066392  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell3      3831   5081  1066392  RISE       1
\UART:BUART:counter_load_not\/q                macrocell3      3350   8431  1066392  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2320  10751  1066392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1


5.4::Critical Path Report for (Clock_Trigger:R vs. Clock_Trigger:R)
*******************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Trigger:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Trigger:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Trigger:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9988658p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5282
-------------------------------------   ---- 
End-of-path arrival time (ps)           5282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Trigger:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell3   2290   2290  9988658  RISE       1
\PWM_Trigger:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell3   2992   5282  9988658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell3       0      0  RISE       1


5.5::Critical Path Report for (Clock_Trigger:R vs. CLOCK_echo:R)
****************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_216/q
Path End       : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 26692p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (period of common ancestor clock between Clock_Trigger CLOCK_echo)   41667
- Setup time                                                                        -4230
---------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                      37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10744
-------------------------------------   ----- 
End-of-path arrival time (ps)           10744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_216/clock_0                                            macrocell39         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_216/q                                        macrocell39     1250   1250  26692  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell4   4364   5614  26692  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell4   5130  10744  26692  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/ci         datapathcell5      0  10744  26692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock                datapathcell5       0      0  RISE       1


5.6::Critical Path Report for (CLOCK_echo:R vs. CLOCK_echo:R)
*************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:trig_rise_detected\/q
Path End       : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 58809865p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -4230
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19238
-------------------------------------   ----- 
End-of-path arrival time (ps)           19238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_rise_detected\/clock_0           macrocell49         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:trig_rise_detected\/q       macrocell49     1250   1250  58809865  RISE       1
\Timer_Echo:TimerUDB:trig_reg\/main_2            macrocell8      3622   4872  58809865  RISE       1
\Timer_Echo:TimerUDB:trig_reg\/q                 macrocell8      3350   8222  58809865  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell4   5886  14108  58809865  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell4   5130  19238  58809865  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/ci         datapathcell5      0  19238  58809865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock                datapathcell5       0      0  RISE       1


5.7::Critical Path Report for (Clock_Seconds:R vs. Clock_Seconds:R)
*******************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999999984021p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_Seconds:R#1 vs. Clock_Seconds:R#2)   1000000000000
- Setup time                                                       -4230
--------------------------------------------------------   ------------- 
End-of-path required time (ps)                              999999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11749
-------------------------------------   ----- 
End-of-path arrival time (ps)           11749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                              model name      delay     AT         slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------------  ----  ------
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/z0         datapathcell14    760    760  999999984021  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell15      0    760  999999984021  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell15   2740   3500  999999984021  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell14   3119   6619  999999984021  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell14   5130  11749  999999984021  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/ci         datapathcell15      0  11749  999999984021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/clock           datapathcell15      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Net_1260\/q
Path End       : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 18373p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19064
-------------------------------------   ----- 
End-of-path arrival time (ps)           19064
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1260\/clock_0                                macrocell78         0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_R:Net_1260\/q                                    macrocell78      1250   1250  18373  RISE       1
\QuadDec_R:Cnt16:CounterUDB:reload\/main_0                macrocell19      6707   7957  18373  RISE       1
\QuadDec_R:Cnt16:CounterUDB:reload\/q                     macrocell19      3350  11307  18373  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell10   2627  13934  18373  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell10   5130  19064  18373  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell11      0  19064  18373  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/clock        datapathcell11      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 18611p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18826
-------------------------------------   ----- 
End-of-path arrival time (ps)           18826
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell8       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell8    760    760  18611  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell9      0    760  18611  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell9   2740   3500  18611  RISE       1
\QuadDec_L:Cnt16:CounterUDB:reload\/main_1                macrocell12     3592   7092  18611  RISE       1
\QuadDec_L:Cnt16:CounterUDB:reload\/q                     macrocell12     3350  10442  18611  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell8   3254  13696  18611  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell8   5130  18826  18611  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell9      0  18826  18611  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/clock        datapathcell9       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Net_1260\/q
Path End       : \QuadDec_R:Net_1251\/main_7
Capture Clock  : \QuadDec_R:Net_1251\/clock_0
Path slack     : 20351p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17806
-------------------------------------   ----- 
End-of-path arrival time (ps)           17806
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1260\/clock_0                                macrocell78         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:Net_1260\/q             macrocell78   1250   1250  18373  RISE       1
\QuadDec_R:Net_1251_split\/main_1  macrocell75  10914  12164  20351  RISE       1
\QuadDec_R:Net_1251_split\/q       macrocell75   3350  15514  20351  RISE       1
\QuadDec_R:Net_1251\/main_7        macrocell70   2292  17806  20351  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1251\/clock_0                                macrocell70         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Net_1260\/q
Path End       : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 21670p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13937
-------------------------------------   ----- 
End-of-path arrival time (ps)           13937
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1260\/clock_0                                macrocell78         0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_R:Net_1260\/q                                    macrocell78      1250   1250  18373  RISE       1
\QuadDec_R:Cnt16:CounterUDB:reload\/main_0                macrocell19      6707   7957  18373  RISE       1
\QuadDec_R:Cnt16:CounterUDB:reload\/q                     macrocell19      3350  11307  18373  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell11   2630  13937  21670  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/clock        datapathcell11      0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Net_1260\/q
Path End       : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 21673p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13934
-------------------------------------   ----- 
End-of-path arrival time (ps)           13934
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1260\/clock_0                                macrocell78         0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_R:Net_1260\/q                                    macrocell78      1250   1250  18373  RISE       1
\QuadDec_R:Cnt16:CounterUDB:reload\/main_0                macrocell19      6707   7957  18373  RISE       1
\QuadDec_R:Cnt16:CounterUDB:reload\/q                     macrocell19      3350  11307  18373  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell10   2627  13934  21673  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell10      0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 21900p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13707
-------------------------------------   ----- 
End-of-path arrival time (ps)           13707
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell8       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell8    760    760  18611  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell9      0    760  18611  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell9   2740   3500  18611  RISE       1
\QuadDec_L:Cnt16:CounterUDB:reload\/main_1                macrocell12     3592   7092  18611  RISE       1
\QuadDec_L:Cnt16:CounterUDB:reload\/q                     macrocell12     3350  10442  18611  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell9   3265  13707  21900  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/clock        datapathcell9       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 21911p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13696
-------------------------------------   ----- 
End-of-path arrival time (ps)           13696
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell8       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell8    760    760  18611  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell9      0    760  18611  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell9   2740   3500  18611  RISE       1
\QuadDec_L:Cnt16:CounterUDB:reload\/main_1                macrocell12     3592   7092  18611  RISE       1
\QuadDec_L:Cnt16:CounterUDB:reload\/q                     macrocell12     3350  10442  18611  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell8   3254  13696  21911  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell8       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_R:Net_1203\/main_5
Capture Clock  : \QuadDec_R:Net_1203\/clock_0
Path slack     : 22065p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16091
-------------------------------------   ----- 
End-of-path arrival time (ps)           16091
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:quad_B_filt\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:quad_B_filt\/q  macrocell31   1250   1250  22065  RISE       1
\QuadDec_R:Net_1203_split\/main_3   macrocell1    9253  10503  22065  RISE       1
\QuadDec_R:Net_1203_split\/q        macrocell1    3350  13853  22065  RISE       1
\QuadDec_R:Net_1203\/main_5         macrocell77   2238  16091  22065  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1203\/clock_0                                macrocell77         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 23615p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11991
-------------------------------------   ----- 
End-of-path arrival time (ps)           11991
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/clock         controlcell6        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_R:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell6     1210   1210  20315  RISE       1
\QuadDec_R:Cnt16:CounterUDB:count_enable\/main_0          macrocell23      3644   4854  20315  RISE       1
\QuadDec_R:Cnt16:CounterUDB:count_enable\/q               macrocell23      3350   8204  20315  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell10   3787  11991  23615  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell10      0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 23617p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11990
-------------------------------------   ----- 
End-of-path arrival time (ps)           11990
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/clock         controlcell6        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_R:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell6     1210   1210  20315  RISE       1
\QuadDec_R:Cnt16:CounterUDB:count_enable\/main_0          macrocell23      3644   4854  20315  RISE       1
\QuadDec_R:Cnt16:CounterUDB:count_enable\/q               macrocell23      3350   8204  20315  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell11   3786  11990  23617  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/clock        datapathcell11      0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Net_1203\/q
Path End       : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 24210p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11397
-------------------------------------   ----- 
End-of-path arrival time (ps)           11397
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1203\/clock_0                                macrocell65         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_L:Net_1203\/q                                    macrocell65     1250   1250  20910  RISE       1
\QuadDec_L:Cnt16:CounterUDB:count_enable\/main_2          macrocell16     3699   4949  20910  RISE       1
\QuadDec_L:Cnt16:CounterUDB:count_enable\/q               macrocell16     3350   8299  20910  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell8   3098  11397  24210  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell8       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Net_1203\/q
Path End       : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 24211p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11396
-------------------------------------   ----- 
End-of-path arrival time (ps)           11396
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1203\/clock_0                                macrocell65         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_L:Net_1203\/q                                    macrocell65     1250   1250  20910  RISE       1
\QuadDec_L:Cnt16:CounterUDB:count_enable\/main_2          macrocell16     3699   4949  20910  RISE       1
\QuadDec_L:Cnt16:CounterUDB:count_enable\/q               macrocell16     3350   8299  20910  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell9   3097  11396  24211  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/clock        datapathcell9       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_US:Sync:ctrl_reg\/control_1
Path End       : MODIN2_0/main_1
Capture Clock  : MODIN2_0/clock_0
Path slack     : 25429p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1412 vs. CLOCK_echo:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12727
-------------------------------------   ----- 
End-of-path arrival time (ps)           12727
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_US:Sync:ctrl_reg\/busclk                       controlcell3        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_US:Sync:ctrl_reg\/control_1     controlcell3   2050   2050  25429  RISE       1
\Timer_Echo:TimerUDB:capt_fifo_load\/main_3  macrocell6     3213   5263  25429  RISE       1
\Timer_Echo:TimerUDB:capt_fifo_load\/q       macrocell6     3350   8613  25429  RISE       1
MODIN2_0/main_1                              macrocell44    4114  12727  25429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_US:Sync:ctrl_reg\/control_1
Path End       : \Timer_Echo:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \Timer_Echo:TimerUDB:capt_int_temp\/clock_0
Path slack     : 25429p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1412 vs. CLOCK_echo:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12727
-------------------------------------   ----- 
End-of-path arrival time (ps)           12727
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_US:Sync:ctrl_reg\/busclk                       controlcell3        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_US:Sync:ctrl_reg\/control_1     controlcell3   2050   2050  25429  RISE       1
\Timer_Echo:TimerUDB:capt_fifo_load\/main_3  macrocell6     3213   5263  25429  RISE       1
\Timer_Echo:TimerUDB:capt_fifo_load\/q       macrocell6     3350   8613  25429  RISE       1
\Timer_Echo:TimerUDB:capt_int_temp\/main_1   macrocell45    4114  12727  25429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:capt_int_temp\/clock_0                macrocell45         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Net_1260\/q
Path End       : \QuadDec_R:Net_1251\/main_1
Capture Clock  : \QuadDec_R:Net_1251\/clock_0
Path slack     : 25435p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12721
-------------------------------------   ----- 
End-of-path arrival time (ps)           12721
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1260\/clock_0                                macrocell78         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:Net_1260\/q       macrocell78   1250   1250  18373  RISE       1
\QuadDec_R:Net_1251\/main_1  macrocell70  11471  12721  25435  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1251\/clock_0                                macrocell70         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:error\/q
Path End       : \QuadDec_L:Net_1251\/main_7
Capture Clock  : \QuadDec_L:Net_1251\/clock_0
Path slack     : 25688p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12468
-------------------------------------   ----- 
End-of-path arrival time (ps)           12468
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:error\/clock_0                          macrocell67         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:error\/q       macrocell67   1250   1250  25688  RISE       1
\QuadDec_L:Net_1251_split\/main_4  macrocell48   5570   6820  25688  RISE       1
\QuadDec_L:Net_1251_split\/q       macrocell48   3350  10170  25688  RISE       1
\QuadDec_L:Net_1251\/main_7        macrocell58   2299  12468  25688  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1251\/clock_0                                macrocell58         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb
Path End       : \Timer_Echo:TimerUDB:timer_enable\/main_1
Capture Clock  : \Timer_Echo:TimerUDB:timer_enable\/clock_0
Path slack     : 25706p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1412 vs. CLOCK_echo:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12450
-------------------------------------   ----- 
End-of-path arrival time (ps)           12450
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/busclk                datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb  datapathcell5   4020   4020  25706  RISE       1
\Timer_Echo:TimerUDB:rstSts:stsreg\/status_2            statusicell2    2294   6314  25706  RISE       1
\Timer_Echo:TimerUDB:rstSts:stsreg\/interrupt           statusicell2    2460   8774  25706  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/main_1               macrocell46     3676  12450  25706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/clock_0                 macrocell46         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb
Path End       : \Timer_Echo:TimerUDB:trig_disable\/main_1
Capture Clock  : \Timer_Echo:TimerUDB:trig_disable\/clock_0
Path slack     : 25706p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1412 vs. CLOCK_echo:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12450
-------------------------------------   ----- 
End-of-path arrival time (ps)           12450
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/busclk                datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb  datapathcell5   4020   4020  25706  RISE       1
\Timer_Echo:TimerUDB:rstSts:stsreg\/status_2            statusicell2    2294   6314  25706  RISE       1
\Timer_Echo:TimerUDB:rstSts:stsreg\/interrupt           statusicell2    2460   8774  25706  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/main_1               macrocell47     3676  12450  25706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/clock_0                 macrocell47         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 25848p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11589
-------------------------------------   ----- 
End-of-path arrival time (ps)           11589
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell12      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell12    760    760  25848  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell13      0    760  25848  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell13   2740   3500  25848  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell12   2959   6459  25848  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell12   5130  11589  25848  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell13      0  11589  25848  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell13      0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 25914p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11523
-------------------------------------   ----- 
End-of-path arrival time (ps)           11523
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  25914  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  25914  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  25914  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell6   2893   6393  25914  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell6   5130  11523  25914  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell7      0  11523  25914  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell7       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Net_1251\/q
Path End       : \QuadDec_R:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_R:bQuadDec:Stsreg\/clock
Path slack     : 26166p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15000
-------------------------------------   ----- 
End-of-path arrival time (ps)           15000
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1251\/clock_0                                macrocell70         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_R:Net_1251\/q                macrocell70    1250   1250  22944  RISE       1
\QuadDec_R:Net_611\/main_1            macrocell25    8101   9351  26166  RISE       1
\QuadDec_R:Net_611\/q                 macrocell25    3350  12701  26166  RISE       1
\QuadDec_R:bQuadDec:Stsreg\/status_1  statusicell7   2299  15000  26166  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:Stsreg\/clock                           statusicell7        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Net_1251\/q
Path End       : \QuadDec_R:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_R:bQuadDec:Stsreg\/clock
Path slack     : 26172p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14994
-------------------------------------   ----- 
End-of-path arrival time (ps)           14994
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1251\/clock_0                                macrocell70         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_R:Net_1251\/q                macrocell70    1250   1250  22944  RISE       1
\QuadDec_R:Net_530\/main_1            macrocell24    8083   9333  26172  RISE       1
\QuadDec_R:Net_530\/q                 macrocell24    3350  12683  26172  RISE       1
\QuadDec_R:bQuadDec:Stsreg\/status_0  statusicell7   2311  14994  26172  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:Stsreg\/clock                           statusicell7        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:state_0\/q
Path End       : \QuadDec_R:Net_1251\/main_6
Capture Clock  : \QuadDec_R:Net_1251\/clock_0
Path slack     : 26208p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11949
-------------------------------------   ----- 
End-of-path arrival time (ps)           11949
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_0\/clock_0                        macrocell81         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:state_0\/q  macrocell81   1250   1250  21123  RISE       1
\QuadDec_R:Net_1251\/main_6     macrocell70  10699  11949  26208  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1251\/clock_0                                macrocell70         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Net_1251\/q
Path End       : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 26244p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9363
-------------------------------------   ---- 
End-of-path arrival time (ps)           9363
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1251\/clock_0                                macrocell70         0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_R:Net_1251\/q                                    macrocell70      1250   1250  22944  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell11   8113   9363  26244  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/clock        datapathcell11      0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Net_1251\/q
Path End       : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 26244p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9362
-------------------------------------   ---- 
End-of-path arrival time (ps)           9362
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1251\/clock_0                                macrocell70         0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_R:Net_1251\/q                                    macrocell70      1250   1250  22944  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell10   8112   9362  26244  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell10      0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_US:Sync:ctrl_reg\/control_1
Path End       : MODIN2_1/main_1
Capture Clock  : MODIN2_1/clock_0
Path slack     : 26355p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1412 vs. CLOCK_echo:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11801
-------------------------------------   ----- 
End-of-path arrival time (ps)           11801
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_US:Sync:ctrl_reg\/busclk                       controlcell3        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_US:Sync:ctrl_reg\/control_1     controlcell3   2050   2050  25429  RISE       1
\Timer_Echo:TimerUDB:capt_fifo_load\/main_3  macrocell6     3213   5263  25429  RISE       1
\Timer_Echo:TimerUDB:capt_fifo_load\/q       macrocell6     3350   8613  25429  RISE       1
MODIN2_1/main_1                              macrocell43    3188  11801  26355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell43         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 26532p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14634
-------------------------------------   ----- 
End-of-path arrival time (ps)           14634
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell10      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell10    670    670  20324  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell11      0    670  20324  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell11   2720   3390  20324  RISE       1
\QuadDec_R:Cnt16:CounterUDB:status_2\/main_0            macrocell21      4251   7641  26532  RISE       1
\QuadDec_R:Cnt16:CounterUDB:status_2\/q                 macrocell21      3350  10991  26532  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell6     3643  14634  26532  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/clock           statusicell6        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_216/q
Path End       : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 26692p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (period of common ancestor clock between Clock_Trigger CLOCK_echo)   41667
- Setup time                                                                        -4230
---------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                      37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10744
-------------------------------------   ----- 
End-of-path arrival time (ps)           10744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_216/clock_0                                            macrocell39         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_216/q                                        macrocell39     1250   1250  26692  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell4   4364   5614  26692  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell4   5130  10744  26692  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/ci         datapathcell5      0  10744  26692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock                datapathcell5       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_US:Sync:ctrl_reg\/control_1
Path End       : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 26718p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1412 vs. CLOCK_echo:R#2)   41667
- Setup time                                           -3130
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11819
-------------------------------------   ----- 
End-of-path arrival time (ps)           11819
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_US:Sync:ctrl_reg\/busclk                       controlcell3        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_US:Sync:ctrl_reg\/control_1       controlcell3    2050   2050  25429  RISE       1
\Timer_Echo:TimerUDB:capt_fifo_load\/main_3    macrocell6      3213   5263  25429  RISE       1
\Timer_Echo:TimerUDB:capt_fifo_load\/q         macrocell6      3350   8613  25429  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell4   3206  11819  26718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock                datapathcell4       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_US:Sync:ctrl_reg\/control_1
Path End       : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 26719p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1412 vs. CLOCK_echo:R#2)   41667
- Setup time                                           -3130
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11818
-------------------------------------   ----- 
End-of-path arrival time (ps)           11818
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_US:Sync:ctrl_reg\/busclk                       controlcell3        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_US:Sync:ctrl_reg\/control_1       controlcell3    2050   2050  25429  RISE       1
\Timer_Echo:TimerUDB:capt_fifo_load\/main_3    macrocell6      3213   5263  25429  RISE       1
\Timer_Echo:TimerUDB:capt_fifo_load\/q         macrocell6      3350   8613  25429  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell5   3205  11818  26719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock                datapathcell5       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_R:Net_1203\/main_1
Capture Clock  : \QuadDec_R:Net_1203\/clock_0
Path slack     : 26745p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11412
-------------------------------------   ----- 
End-of-path arrival time (ps)           11412
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:quad_B_filt\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:quad_B_filt\/q  macrocell31   1250   1250  22065  RISE       1
\QuadDec_R:Net_1203\/main_1         macrocell77  10162  11412  26745  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1203\/clock_0                                macrocell77         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:state_1\/q
Path End       : \QuadDec_L:Net_1203\/main_5
Capture Clock  : \QuadDec_L:Net_1203\/clock_0
Path slack     : 26783p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11374
-------------------------------------   ----- 
End-of-path arrival time (ps)           11374
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_1\/clock_0                        macrocell68         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:state_1\/q     macrocell68   1250   1250  26783  RISE       1
\QuadDec_L:Net_1203_split\/main_5  macrocell63   4490   5740  26783  RISE       1
\QuadDec_L:Net_1203_split\/q       macrocell63   3350   9090  26783  RISE       1
\QuadDec_L:Net_1203\/main_5        macrocell65   2284  11374  26783  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1203\/clock_0                                macrocell65         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Net_1260\/q
Path End       : \QuadDec_R:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_R:bQuadDec:error\/clock_0
Path slack     : 26982p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11174
-------------------------------------   ----- 
End-of-path arrival time (ps)           11174
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1260\/clock_0                                macrocell78         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:Net_1260\/q             macrocell78   1250   1250  18373  RISE       1
\QuadDec_R:bQuadDec:error\/main_0  macrocell79   9924  11174  26982  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:error\/clock_0                          macrocell79         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 27070p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14097
-------------------------------------   ----- 
End-of-path arrival time (ps)           14097
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell10      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell10    760    760  18933  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell11      0    760  18933  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell11   2740   3500  18933  RISE       1
\QuadDec_R:Cnt16:CounterUDB:status_3\/main_0            macrocell22      4935   8435  27070  RISE       1
\QuadDec_R:Cnt16:CounterUDB:status_3\/q                 macrocell22      3350  11785  27070  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell6     2312  14097  27070  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/clock           statusicell6        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:error\/q
Path End       : \QuadDec_R:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_R:bQuadDec:state_0\/clock_0
Path slack     : 27094p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11062
-------------------------------------   ----- 
End-of-path arrival time (ps)           11062
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:error\/clock_0                          macrocell79         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:error\/q         macrocell79   1250   1250  23133  RISE       1
\QuadDec_R:bQuadDec:state_0\/main_3  macrocell81   9812  11062  27094  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_0\/clock_0                        macrocell81         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_R:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_R:bQuadDec:error\/clock_0
Path slack     : 27271p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10886
-------------------------------------   ----- 
End-of-path arrival time (ps)           10886
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:quad_B_filt\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:quad_B_filt\/q  macrocell31   1250   1250  22065  RISE       1
\QuadDec_R:bQuadDec:error\/main_2   macrocell79   9636  10886  27271  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:error\/clock_0                          macrocell79         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_R:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_R:bQuadDec:state_0\/clock_0
Path slack     : 27304p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10853
-------------------------------------   ----- 
End-of-path arrival time (ps)           10853
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:quad_A_filt\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:quad_A_filt\/q   macrocell30   1250   1250  23262  RISE       1
\QuadDec_R:bQuadDec:state_0\/main_1  macrocell81   9603  10853  27304  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_0\/clock_0                        macrocell81         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Net_1260\/q
Path End       : \QuadDec_R:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_R:bQuadDec:state_1\/clock_0
Path slack     : 27511p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10646
-------------------------------------   ----- 
End-of-path arrival time (ps)           10646
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1260\/clock_0                                macrocell78         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:Net_1260\/q               macrocell78   1250   1250  18373  RISE       1
\QuadDec_R:bQuadDec:state_1\/main_0  macrocell80   9396  10646  27511  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_1\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:state_0\/q
Path End       : \QuadDec_R:Net_1203\/main_4
Capture Clock  : \QuadDec_R:Net_1203\/clock_0
Path slack     : 27548p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10609
-------------------------------------   ----- 
End-of-path arrival time (ps)           10609
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_0\/clock_0                        macrocell81         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:state_0\/q  macrocell81   1250   1250  21123  RISE       1
\QuadDec_R:Net_1203\/main_4     macrocell77   9359  10609  27548  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1203\/clock_0                                macrocell77         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:state_0\/q
Path End       : \QuadDec_R:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_R:bQuadDec:error\/clock_0
Path slack     : 27562p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10595
-------------------------------------   ----- 
End-of-path arrival time (ps)           10595
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_0\/clock_0                        macrocell81         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:state_0\/q     macrocell81   1250   1250  21123  RISE       1
\QuadDec_R:bQuadDec:error\/main_5  macrocell79   9345  10595  27562  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:error\/clock_0                          macrocell79         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:error\/q
Path End       : \QuadDec_R:Net_1260\/main_1
Capture Clock  : \QuadDec_R:Net_1260\/clock_0
Path slack     : 27648p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10509
-------------------------------------   ----- 
End-of-path arrival time (ps)           10509
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:error\/clock_0                          macrocell79         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:error\/q  macrocell79   1250   1250  23133  RISE       1
\QuadDec_R:Net_1260\/main_1   macrocell78   9259  10509  27648  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1260\/clock_0                                macrocell78         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_R:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_R:bQuadDec:state_1\/clock_0
Path slack     : 27681p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10476
-------------------------------------   ----- 
End-of-path arrival time (ps)           10476
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:quad_B_filt\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:quad_B_filt\/q   macrocell31   1250   1250  22065  RISE       1
\QuadDec_R:bQuadDec:state_1\/main_2  macrocell80   9226  10476  27681  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_1\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:state_1\/q
Path End       : \QuadDec_R:Net_1260\/main_2
Capture Clock  : \QuadDec_R:Net_1260\/clock_0
Path slack     : 27682p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10474
-------------------------------------   ----- 
End-of-path arrival time (ps)           10474
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_1\/clock_0                        macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:state_1\/q  macrocell80   1250   1250  22515  RISE       1
\QuadDec_R:Net_1260\/main_2     macrocell78   9224  10474  27682  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1260\/clock_0                                macrocell78         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:state_1\/q
Path End       : \QuadDec_R:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_R:bQuadDec:state_0\/clock_0
Path slack     : 27706p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10451
-------------------------------------   ----- 
End-of-path arrival time (ps)           10451
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_1\/clock_0                        macrocell80         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:state_1\/q       macrocell80   1250   1250  22515  RISE       1
\QuadDec_R:bQuadDec:state_0\/main_4  macrocell81   9201  10451  27706  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_0\/clock_0                        macrocell81         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:state_1\/q
Path End       : \QuadDec_R:Net_1251\/main_5
Capture Clock  : \QuadDec_R:Net_1251\/clock_0
Path slack     : 28147p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10010
-------------------------------------   ----- 
End-of-path arrival time (ps)           10010
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_1\/clock_0                        macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:state_1\/q  macrocell80   1250   1250  22515  RISE       1
\QuadDec_R:Net_1251\/main_5     macrocell70   8760  10010  28147  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1251\/clock_0                                macrocell70         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 28397p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12769
-------------------------------------   ----- 
End-of-path arrival time (ps)           12769
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell8       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell8    760    760  18611  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell9      0    760  18611  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell9   2740   3500  18611  RISE       1
\QuadDec_L:Cnt16:CounterUDB:status_3\/main_0            macrocell15     3592   7092  28397  RISE       1
\QuadDec_L:Cnt16:CounterUDB:status_3\/q                 macrocell15     3350  10442  28397  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell4    2328  12769  28397  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/clock           statusicell4        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_R:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_R:bQuadDec:error\/clock_0
Path slack     : 28488p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9668
-------------------------------------   ---- 
End-of-path arrival time (ps)           9668
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:quad_A_filt\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:quad_A_filt\/q  macrocell30   1250   1250  23262  RISE       1
\QuadDec_R:bQuadDec:error\/main_1   macrocell79   8418   9668  28488  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:error\/clock_0                          macrocell79         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_R:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_R:bQuadDec:state_1\/clock_0
Path slack     : 28497p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9660
-------------------------------------   ---- 
End-of-path arrival time (ps)           9660
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:quad_A_filt\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:quad_A_filt\/q   macrocell30   1250   1250  23262  RISE       1
\QuadDec_R:bQuadDec:state_1\/main_1  macrocell80   8410   9660  28497  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_1\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_R:Net_1203\/main_0
Capture Clock  : \QuadDec_R:Net_1203\/clock_0
Path slack     : 28497p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9659
-------------------------------------   ---- 
End-of-path arrival time (ps)           9659
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:quad_A_filt\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:quad_A_filt\/q  macrocell30   1250   1250  23262  RISE       1
\QuadDec_R:Net_1203\/main_0         macrocell77   8409   9659  28497  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1203\/clock_0                                macrocell77         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:state_0\/q
Path End       : \QuadDec_R:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_R:bQuadDec:state_1\/clock_0
Path slack     : 28784p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9372
-------------------------------------   ---- 
End-of-path arrival time (ps)           9372
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_0\/clock_0                        macrocell81         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:state_0\/q       macrocell81   1250   1250  21123  RISE       1
\QuadDec_R:bQuadDec:state_1\/main_5  macrocell80   8122   9372  28784  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_1\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:error\/q
Path End       : \QuadDec_R:Net_1251\/main_4
Capture Clock  : \QuadDec_R:Net_1251\/clock_0
Path slack     : 28790p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9366
-------------------------------------   ---- 
End-of-path arrival time (ps)           9366
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:error\/clock_0                          macrocell79         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:error\/q  macrocell79   1250   1250  23133  RISE       1
\QuadDec_R:Net_1251\/main_4   macrocell70   8116   9366  28790  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1251\/clock_0                                macrocell70         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 28848p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12319
-------------------------------------   ----- 
End-of-path arrival time (ps)           12319
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell8       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell8    670    670  19084  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell9      0    670  19084  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell9   2720   3390  19084  RISE       1
\QuadDec_L:Cnt16:CounterUDB:status_2\/main_0            macrocell14     3258   6648  28848  RISE       1
\QuadDec_L:Cnt16:CounterUDB:status_2\/q                 macrocell14     3350   9998  28848  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell4    2320  12319  28848  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/clock           statusicell4        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Motor_R:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Motor_R:PWMUDB:genblk8:stsreg\/clock
Path slack     : 28880p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12287
-------------------------------------   ----- 
End-of-path arrival time (ps)           12287
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell12      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell12    760    760  25848  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell13      0    760  25848  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell13   2740   3500  25848  RISE       1
\PWM_Motor_R:PWMUDB:status_2\/main_1          macrocell26      3119   6619  28880  RISE       1
\PWM_Motor_R:PWMUDB:status_2\/q               macrocell26      3350   9969  28880  RISE       1
\PWM_Motor_R:PWMUDB:genblk8:stsreg\/status_2  statusicell8     2318  12287  28880  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:genblk8:stsreg\/clock                   statusicell8        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 28979p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12188
-------------------------------------   ----- 
End-of-path arrival time (ps)           12188
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell8       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell8   1370   1370  28979  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell9      0   1370  28979  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell9   2260   3630  28979  RISE       1
\QuadDec_L:Cnt16:CounterUDB:status_0\/main_0             macrocell13     2305   5935  28979  RISE       1
\QuadDec_L:Cnt16:CounterUDB:status_0\/q                  macrocell13     3350   9285  28979  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell4    2903  12188  28979  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/clock           statusicell4        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 28996p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6610
-------------------------------------   ---- 
End-of-path arrival time (ps)           6610
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell12      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell12    760    760  25848  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell13      0    760  25848  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell13   2740   3500  25848  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell13   3110   6610  28996  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell13      0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Motor_L:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Motor_L:PWMUDB:genblk8:stsreg\/clock
Path slack     : 29096p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12071
-------------------------------------   ----- 
End-of-path arrival time (ps)           12071
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  25914  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  25914  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  25914  RISE       1
\PWM_Motor_L:PWMUDB:status_2\/main_1          macrocell11     2906   6406  29096  RISE       1
\PWM_Motor_L:PWMUDB:status_2\/q               macrocell11     3350   9756  29096  RISE       1
\PWM_Motor_L:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2315  12071  29096  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:genblk8:stsreg\/clock                   statusicell3        0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 29148p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6459
-------------------------------------   ---- 
End-of-path arrival time (ps)           6459
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell12      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell12    760    760  25848  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell13      0    760  25848  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell13   2740   3500  25848  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell12   2959   6459  29148  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell12      0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 29214p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6393
-------------------------------------   ---- 
End-of-path arrival time (ps)           6393
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  25914  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  25914  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  25914  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell6   2893   6393  29214  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 29214p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11953
-------------------------------------   ----- 
End-of-path arrival time (ps)           11953
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell10      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell10   1370   1370  29214  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell11      0   1370  29214  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell11   2260   3630  29214  RISE       1
\QuadDec_R:Cnt16:CounterUDB:status_0\/main_0             macrocell20      2657   6287  29214  RISE       1
\QuadDec_R:Cnt16:CounterUDB:status_0\/q                  macrocell20      3350   9637  29214  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell6     2315  11953  29214  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/clock           statusicell6        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 29216p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6391
-------------------------------------   ---- 
End-of-path arrival time (ps)           6391
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  25914  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  25914  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  25914  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell7   2891   6391  29216  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell7       0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_216/q
Path End       : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 29296p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (period of common ancestor clock between Clock_Trigger CLOCK_echo)   41667
- Setup time                                                                        -6060
---------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                      35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6311
-------------------------------------   ---- 
End-of-path arrival time (ps)           6311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_216/clock_0                                            macrocell39         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_216/q                                        macrocell39     1250   1250  26692  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell5   5061   6311  29296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock                datapathcell5       0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:runmode_enable\/q
Path End       : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 29606p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6001
-------------------------------------   ---- 
End-of-path arrival time (ps)           6001
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:runmode_enable\/clock_0                 macrocell82         0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:runmode_enable\/q         macrocell82      1250   1250  26306  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell12   4751   6001  29606  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell12      0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \PWM_Motor_R:PWMUDB:prevCompare2\/main_0
Capture Clock  : \PWM_Motor_R:PWMUDB:prevCompare2\/clock_0
Path slack     : 29653p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8503
-------------------------------------   ---- 
End-of-path arrival time (ps)           8503
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell12      0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell12   1600   1600  29653  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell13      0   1600  29653  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell13   2270   3870  29653  RISE       1
\PWM_Motor_R:PWMUDB:prevCompare2\/main_0     macrocell84      4633   8503  29653  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:prevCompare2\/clock_0                   macrocell84         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_216/q
Path End       : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 29992p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (period of common ancestor clock between Clock_Trigger CLOCK_echo)   41667
- Setup time                                                                        -6060
---------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                      35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5614
-------------------------------------   ---- 
End-of-path arrival time (ps)           5614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_216/clock_0                                            macrocell39         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_216/q                                        macrocell39     1250   1250  26692  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell4   4364   5614  29992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock                datapathcell4       0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_R:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_R:bQuadDec:state_0\/clock_0
Path slack     : 30017p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8140
-------------------------------------   ---- 
End-of-path arrival time (ps)           8140
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:quad_B_filt\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:quad_B_filt\/q   macrocell31   1250   1250  22065  RISE       1
\QuadDec_R:bQuadDec:state_0\/main_2  macrocell81   6890   8140  30017  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_0\/clock_0                        macrocell81         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Net_1251\/q
Path End       : \QuadDec_L:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_L:bQuadDec:Stsreg\/clock
Path slack     : 30180p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10987
-------------------------------------   ----- 
End-of-path arrival time (ps)           10987
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1251\/clock_0                                macrocell58         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_L:Net_1251\/q                macrocell58    1250   1250  27007  RISE       1
\QuadDec_L:Net_530\/main_1            macrocell17    4064   5314  30180  RISE       1
\QuadDec_L:Net_530\/q                 macrocell17    3350   8664  30180  RISE       1
\QuadDec_L:bQuadDec:Stsreg\/status_0  statusicell5   2323  10987  30180  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:Stsreg\/clock                           statusicell5        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Net_1251\/q
Path End       : \QuadDec_L:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_L:bQuadDec:Stsreg\/clock
Path slack     : 30182p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10984
-------------------------------------   ----- 
End-of-path arrival time (ps)           10984
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1251\/clock_0                                macrocell58         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_L:Net_1251\/q                macrocell58    1250   1250  27007  RISE       1
\QuadDec_L:Net_611\/main_1            macrocell18    4064   5314  30182  RISE       1
\QuadDec_L:Net_611\/q                 macrocell18    3350   8664  30182  RISE       1
\QuadDec_L:bQuadDec:Stsreg\/status_1  statusicell5   2321  10984  30182  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:Stsreg\/clock                           statusicell5        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_216/q
Path End       : MODIN2_0/main_0
Capture Clock  : MODIN2_0/clock_0
Path slack     : 30186p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (period of common ancestor clock between Clock_Trigger CLOCK_echo)   41667
- Setup time                                                                        -3510
---------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7971
-------------------------------------   ---- 
End-of-path arrival time (ps)           7971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_216/clock_0                                            macrocell39         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_216/q        macrocell39   1250   1250  26692  RISE       1
MODIN2_0/main_0  macrocell44   6721   7971  30186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_216/q
Path End       : \Timer_Echo:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \Timer_Echo:TimerUDB:capt_int_temp\/clock_0
Path slack     : 30186p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (period of common ancestor clock between Clock_Trigger CLOCK_echo)   41667
- Setup time                                                                        -3510
---------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7971
-------------------------------------   ---- 
End-of-path arrival time (ps)           7971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_216/clock_0                                            macrocell39         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_216/q                                   macrocell39   1250   1250  26692  RISE       1
\Timer_Echo:TimerUDB:capt_int_temp\/main_0  macrocell45   6721   7971  30186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:capt_int_temp\/clock_0                macrocell45         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_216/q
Path End       : \Timer_Echo:TimerUDB:trig_rise_detected\/main_0
Capture Clock  : \Timer_Echo:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 30190p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (period of common ancestor clock between Clock_Trigger CLOCK_echo)   41667
- Setup time                                                                        -3510
---------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7966
-------------------------------------   ---- 
End-of-path arrival time (ps)           7966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_216/clock_0                                            macrocell39         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_216/q                                        macrocell39   1250   1250  26692  RISE       1
\Timer_Echo:TimerUDB:trig_rise_detected\/main_0  macrocell49   6716   7966  30190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_rise_detected\/clock_0           macrocell49         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_216/q
Path End       : \Timer_Echo:TimerUDB:trig_fall_detected\/main_0
Capture Clock  : \Timer_Echo:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 30190p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (period of common ancestor clock between Clock_Trigger CLOCK_echo)   41667
- Setup time                                                                        -3510
---------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7966
-------------------------------------   ---- 
End-of-path arrival time (ps)           7966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_216/clock_0                                            macrocell39         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_216/q                                        macrocell39   1250   1250  26692  RISE       1
\Timer_Echo:TimerUDB:trig_fall_detected\/main_0  macrocell50   6716   7966  30190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_fall_detected\/clock_0           macrocell50         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_216/q
Path End       : \Timer_Echo:TimerUDB:timer_enable\/main_0
Capture Clock  : \Timer_Echo:TimerUDB:timer_enable\/clock_0
Path slack     : 30224p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (period of common ancestor clock between Clock_Trigger CLOCK_echo)   41667
- Setup time                                                                        -3510
---------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7933
-------------------------------------   ---- 
End-of-path arrival time (ps)           7933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_216/clock_0                                            macrocell39         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_216/q                                  macrocell39   1250   1250  26692  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/main_0  macrocell46   6683   7933  30224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/clock_0                 macrocell46         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_216/q
Path End       : \Timer_Echo:TimerUDB:trig_disable\/main_0
Capture Clock  : \Timer_Echo:TimerUDB:trig_disable\/clock_0
Path slack     : 30224p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (period of common ancestor clock between Clock_Trigger CLOCK_echo)   41667
- Setup time                                                                        -3510
---------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7933
-------------------------------------   ---- 
End-of-path arrival time (ps)           7933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_216/clock_0                                            macrocell39         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_216/q                                  macrocell39   1250   1250  26692  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/main_0  macrocell47   6683   7933  30224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/clock_0                 macrocell47         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_R:Net_1251\/main_3
Capture Clock  : \QuadDec_R:Net_1251\/clock_0
Path slack     : 30225p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7931
-------------------------------------   ---- 
End-of-path arrival time (ps)           7931
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:quad_B_filt\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:quad_B_filt\/q  macrocell31   1250   1250  22065  RISE       1
\QuadDec_R:Net_1251\/main_3         macrocell70   6681   7931  30225  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1251\/clock_0                                macrocell70         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Net_1251\/q
Path End       : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 30307p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5300
-------------------------------------   ---- 
End-of-path arrival time (ps)           5300
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1251\/clock_0                                macrocell58         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_L:Net_1251\/q                                    macrocell58     1250   1250  27007  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell8   4050   5300  30307  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell8       0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Net_1251\/q
Path End       : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 30351p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5256
-------------------------------------   ---- 
End-of-path arrival time (ps)           5256
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1251\/clock_0                                macrocell58         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_L:Net_1251\/q                                    macrocell58     1250   1250  27007  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell9   4006   5256  30351  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/clock        datapathcell9       0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_R:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_R:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 30381p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7776
-------------------------------------   ---- 
End-of-path arrival time (ps)           7776
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell10      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell10   1370   1370  29214  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell11      0   1370  29214  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell11   2260   3630  29214  RISE       1
\QuadDec_R:Cnt16:CounterUDB:prevCompare\/main_0          macrocell74      4146   7776  30381  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:prevCompare\/clock_0            macrocell74         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_R:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_R:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 30759p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7397
-------------------------------------   ---- 
End-of-path arrival time (ps)           7397
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell10      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell10    760    760  18933  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell11      0    760  18933  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell11   2740   3500  18933  RISE       1
\QuadDec_R:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell72      3897   7397  30759  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:underflow_reg_i\/clock_0        macrocell72         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_R:Net_1275\/main_0
Capture Clock  : \QuadDec_R:Net_1275\/clock_0
Path slack     : 30759p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7397
-------------------------------------   ---- 
End-of-path arrival time (ps)           7397
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell10      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell10    760    760  18933  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell11      0    760  18933  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell11   2740   3500  18933  RISE       1
\QuadDec_R:Net_1275\/main_0                             macrocell73      3897   7397  30759  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1275\/clock_0                                macrocell73         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:error\/q
Path End       : \QuadDec_L:Net_1251\/main_4
Capture Clock  : \QuadDec_L:Net_1251\/clock_0
Path slack     : 30785p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7372
-------------------------------------   ---- 
End-of-path arrival time (ps)           7372
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:error\/clock_0                          macrocell67         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:error\/q  macrocell67   1250   1250  25688  RISE       1
\QuadDec_L:Net_1251\/main_4   macrocell58   6122   7372  30785  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1251\/clock_0                                macrocell58         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:error\/q
Path End       : \QuadDec_L:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_L:bQuadDec:state_1\/clock_0
Path slack     : 30785p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7372
-------------------------------------   ---- 
End-of-path arrival time (ps)           7372
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:error\/clock_0                          macrocell67         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:error\/q         macrocell67   1250   1250  25688  RISE       1
\QuadDec_L:bQuadDec:state_1\/main_3  macrocell68   6122   7372  30785  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_1\/clock_0                        macrocell68         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:runmode_enable\/q
Path End       : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 30789p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4817
-------------------------------------   ---- 
End-of-path arrival time (ps)           4817
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:runmode_enable\/clock_0                 macrocell82         0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:runmode_enable\/q         macrocell82      1250   1250  26306  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell13   3567   4817  30789  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell13      0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:state_1\/q
Path End       : \QuadDec_R:Net_1203\/main_3
Capture Clock  : \QuadDec_R:Net_1203\/clock_0
Path slack     : 30999p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7157
-------------------------------------   ---- 
End-of-path arrival time (ps)           7157
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_1\/clock_0                        macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:state_1\/q  macrocell80   1250   1250  22515  RISE       1
\QuadDec_R:Net_1203\/main_3     macrocell77   5907   7157  30999  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1203\/clock_0                                macrocell77         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 31065p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7092
-------------------------------------   ---- 
End-of-path arrival time (ps)           7092
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell8       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell8    760    760  18611  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell9      0    760  18611  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell9   2740   3500  18611  RISE       1
\QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell60     3592   7092  31065  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\/clock_0        macrocell60         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_L:Net_1275\/main_0
Capture Clock  : \QuadDec_L:Net_1275\/clock_0
Path slack     : 31065p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7092
-------------------------------------   ---- 
End-of-path arrival time (ps)           7092
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell8       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell8    760    760  18611  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell9      0    760  18611  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell9   2740   3500  18611  RISE       1
\QuadDec_L:Net_1275\/main_0                             macrocell61     3592   7092  31065  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1275\/clock_0                                macrocell61         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:state_1\/q
Path End       : \QuadDec_L:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_L:bQuadDec:error\/clock_0
Path slack     : 31074p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7083
-------------------------------------   ---- 
End-of-path arrival time (ps)           7083
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_1\/clock_0                        macrocell68         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:state_1\/q     macrocell68   1250   1250  26783  RISE       1
\QuadDec_L:bQuadDec:error\/main_4  macrocell67   5833   7083  31074  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:error\/clock_0                          macrocell67         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \PWM_Motor_R:PWMUDB:status_1\/main_1
Capture Clock  : \PWM_Motor_R:PWMUDB:status_1\/clock_0
Path slack     : 31156p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7001
-------------------------------------   ---- 
End-of-path arrival time (ps)           7001
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell12      0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell12   1600   1600  29653  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell13      0   1600  29653  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell13   2270   3870  29653  RISE       1
\PWM_Motor_R:PWMUDB:status_1\/main_1         macrocell86      3131   7001  31156  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:status_1\/clock_0                       macrocell86         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_690/main_1
Capture Clock  : Net_690/clock_0
Path slack     : 31160p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6996
-------------------------------------   ---- 
End-of-path arrival time (ps)           6996
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell12      0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell12   1600   1600  29653  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell13      0   1600  29653  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell13   2270   3870  29653  RISE       1
Net_690/main_1                               macrocell88      3126   6996  31160  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_690/clock_0                                             macrocell88         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 31256p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9911
-------------------------------------   ---- 
End-of-path arrival time (ps)           9911
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell10      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell10    760    760  18933  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell11      0    760  18933  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell11   2740   3500  18933  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell6     6411   9911  31256  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/clock           statusicell6        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_689/main_1
Capture Clock  : Net_689/clock_0
Path slack     : 31308p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6849
-------------------------------------   ---- 
End-of-path arrival time (ps)           6849
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell12      0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell12   1520   1520  31308  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell13      0   1520  31308  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell13   2230   3750  31308  RISE       1
Net_689/main_1                               macrocell87      3099   6849  31308  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_689/clock_0                                             macrocell87         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Motor_R:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Motor_R:PWMUDB:status_0\/clock_0
Path slack     : 31320p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6837
-------------------------------------   ---- 
End-of-path arrival time (ps)           6837
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell12      0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell12   1520   1520  31308  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell13      0   1520  31308  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell13   2230   3750  31308  RISE       1
\PWM_Motor_R:PWMUDB:status_0\/main_1         macrocell85      3087   6837  31320  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:status_0\/clock_0                       macrocell85         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:runmode_enable\/q
Path End       : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 31449p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4158
-------------------------------------   ---- 
End-of-path arrival time (ps)           4158
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:runmode_enable\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:runmode_enable\/q         macrocell51     1250   1250  28149  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell7   2908   4158  31449  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell7       0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:runmode_enable\/q
Path End       : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 31449p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4157
-------------------------------------   ---- 
End-of-path arrival time (ps)           4157
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:runmode_enable\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:runmode_enable\/q         macrocell51     1250   1250  28149  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell6   2907   4157  31449  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Motor_R:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Motor_R:PWMUDB:prevCompare1\/clock_0
Path slack     : 31458p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6699
-------------------------------------   ---- 
End-of-path arrival time (ps)           6699
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell12      0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell12   1520   1520  31308  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell13      0   1520  31308  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell13   2230   3750  31308  RISE       1
\PWM_Motor_R:PWMUDB:prevCompare1\/main_0     macrocell83      2949   6699  31458  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:prevCompare1\/clock_0                   macrocell83         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 31509p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6648
-------------------------------------   ---- 
End-of-path arrival time (ps)           6648
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell8       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell8    670    670  19084  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell9      0    670  19084  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell9   2720   3390  19084  RISE       1
\QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell59     3258   6648  31509  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\/clock_0         macrocell59         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_L:Net_1275\/main_1
Capture Clock  : \QuadDec_L:Net_1275\/clock_0
Path slack     : 31538p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6618
-------------------------------------   ---- 
End-of-path arrival time (ps)           6618
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell8       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell8    670    670  19084  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell9      0    670  19084  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell9   2720   3390  19084  RISE       1
\QuadDec_L:Net_1275\/main_1                             macrocell61     3228   6618  31538  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1275\/clock_0                                macrocell61         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_L:Net_1251\/main_3
Capture Clock  : \QuadDec_L:Net_1251\/clock_0
Path slack     : 31544p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6613
-------------------------------------   ---- 
End-of-path arrival time (ps)           6613
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:quad_B_filt\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:quad_B_filt\/q  macrocell29   1250   1250  26447  RISE       1
\QuadDec_L:Net_1251\/main_3         macrocell58   5363   6613  31544  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1251\/clock_0                                macrocell58         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_L:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_L:bQuadDec:state_1\/clock_0
Path slack     : 31544p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6613
-------------------------------------   ---- 
End-of-path arrival time (ps)           6613
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:quad_B_filt\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:quad_B_filt\/q   macrocell29   1250   1250  26447  RISE       1
\QuadDec_L:bQuadDec:state_1\/main_2  macrocell68   5363   6613  31544  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_1\/clock_0                        macrocell68         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_419/main_1
Capture Clock  : Net_419/clock_0
Path slack     : 31610p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6547
-------------------------------------   ---- 
End-of-path arrival time (ps)           6547
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  31610  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  31610  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  31610  RISE       1
Net_419/main_1                               macrocell56     2797   6547  31610  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_419/clock_0                                             macrocell56         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Motor_L:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Motor_L:PWMUDB:prevCompare1\/clock_0
Path slack     : 31624p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6533
-------------------------------------   ---- 
End-of-path arrival time (ps)           6533
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  31610  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  31610  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  31610  RISE       1
\PWM_Motor_L:PWMUDB:prevCompare1\/main_0     macrocell52     2783   6533  31624  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:prevCompare1\/clock_0                   macrocell52         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Motor_L:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Motor_L:PWMUDB:status_0\/clock_0
Path slack     : 31624p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6533
-------------------------------------   ---- 
End-of-path arrival time (ps)           6533
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  31610  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  31610  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  31610  RISE       1
\PWM_Motor_L:PWMUDB:status_0\/main_1         macrocell54     2783   6533  31624  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:status_0\/clock_0                       macrocell54         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \PWM_Motor_L:PWMUDB:prevCompare2\/main_0
Capture Clock  : \PWM_Motor_L:PWMUDB:prevCompare2\/clock_0
Path slack     : 31674p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6482
-------------------------------------   ---- 
End-of-path arrival time (ps)           6482
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell6   1600   1600  31674  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell7      0   1600  31674  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell7   2270   3870  31674  RISE       1
\PWM_Motor_L:PWMUDB:prevCompare2\/main_0     macrocell53     2612   6482  31674  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:prevCompare2\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_418/main_1
Capture Clock  : Net_418/clock_0
Path slack     : 31674p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6482
-------------------------------------   ---- 
End-of-path arrival time (ps)           6482
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell6   1600   1600  31674  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell7      0   1600  31674  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell7   2270   3870  31674  RISE       1
Net_418/main_1                               macrocell57     2612   6482  31674  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_418/clock_0                                             macrocell57         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \PWM_Motor_L:PWMUDB:status_1\/main_1
Capture Clock  : \PWM_Motor_L:PWMUDB:status_1\/clock_0
Path slack     : 31686p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6471
-------------------------------------   ---- 
End-of-path arrival time (ps)           6471
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell6   1600   1600  31674  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell7      0   1600  31674  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell7   2270   3870  31674  RISE       1
\PWM_Motor_L:PWMUDB:status_1\/main_1         macrocell55     2601   6471  31686  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:status_1\/clock_0                       macrocell55         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_L:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_L:bQuadDec:error\/clock_0
Path slack     : 31736p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6420
-------------------------------------   ---- 
End-of-path arrival time (ps)           6420
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:quad_B_filt\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:quad_B_filt\/q  macrocell29   1250   1250  26447  RISE       1
\QuadDec_L:bQuadDec:error\/main_2   macrocell67   5170   6420  31736  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:error\/clock_0                          macrocell67         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:state_0\/q
Path End       : \QuadDec_L:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_L:bQuadDec:error\/clock_0
Path slack     : 31817p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6339
-------------------------------------   ---- 
End-of-path arrival time (ps)           6339
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_0\/clock_0                        macrocell69         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:state_0\/q     macrocell69   1250   1250  26995  RISE       1
\QuadDec_L:bQuadDec:error\/main_5  macrocell67   5089   6339  31817  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:error\/clock_0                          macrocell67         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:error\/q
Path End       : \QuadDec_R:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_R:bQuadDec:Stsreg\/clock
Path slack     : 31853p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9314
-------------------------------------   ---- 
End-of-path arrival time (ps)           9314
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:error\/clock_0                          macrocell79         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:error\/q          macrocell79    1250   1250  23133  RISE       1
\QuadDec_R:bQuadDec:Stsreg\/status_3  statusicell7   8064   9314  31853  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:Stsreg\/clock                           statusicell7        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Net_1260\/q
Path End       : \QuadDec_R:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_R:bQuadDec:state_0\/clock_0
Path slack     : 31865p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6292
-------------------------------------   ---- 
End-of-path arrival time (ps)           6292
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1260\/clock_0                                macrocell78         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:Net_1260\/q               macrocell78   1250   1250  18373  RISE       1
\QuadDec_R:bQuadDec:state_0\/main_0  macrocell81   5042   6292  31865  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_0\/clock_0                        macrocell81         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Net_1260\/q
Path End       : \QuadDec_R:Net_1260\/main_0
Capture Clock  : \QuadDec_R:Net_1260\/clock_0
Path slack     : 31887p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6270
-------------------------------------   ---- 
End-of-path arrival time (ps)           6270
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1260\/clock_0                                macrocell78         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:Net_1260\/q       macrocell78   1250   1250  18373  RISE       1
\QuadDec_R:Net_1260\/main_0  macrocell78   5020   6270  31887  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1260\/clock_0                                macrocell78         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Net_1260\/q
Path End       : \QuadDec_R:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_R:bQuadDec:Stsreg\/clock
Path slack     : 31902p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9265
-------------------------------------   ---- 
End-of-path arrival time (ps)           9265
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1260\/clock_0                                macrocell78         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_R:Net_1260\/q                macrocell78    1250   1250  18373  RISE       1
\QuadDec_R:bQuadDec:Stsreg\/status_2  statusicell7   8015   9265  31902  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:Stsreg\/clock                           statusicell7        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:state_1\/q
Path End       : \QuadDec_R:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_R:bQuadDec:error\/clock_0
Path slack     : 31922p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6235
-------------------------------------   ---- 
End-of-path arrival time (ps)           6235
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_1\/clock_0                        macrocell80         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:state_1\/q     macrocell80   1250   1250  22515  RISE       1
\QuadDec_R:bQuadDec:error\/main_4  macrocell79   4985   6235  31922  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:error\/clock_0                          macrocell79         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Net_1260\/q
Path End       : \QuadDec_L:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_L:bQuadDec:error\/clock_0
Path slack     : 32112p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6044
-------------------------------------   ---- 
End-of-path arrival time (ps)           6044
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1260\/clock_0                                macrocell66         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:Net_1260\/q             macrocell66   1250   1250  19669  RISE       1
\QuadDec_L:bQuadDec:error\/main_0  macrocell67   4794   6044  32112  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:error\/clock_0                          macrocell67         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_R:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_R:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 32139p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6017
-------------------------------------   ---- 
End-of-path arrival time (ps)           6017
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell10      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell10    670    670  20324  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell11      0    670  20324  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell11   2720   3390  20324  RISE       1
\QuadDec_R:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell71      2627   6017  32139  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:overflow_reg_i\/clock_0         macrocell71         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_R:Net_1275\/main_1
Capture Clock  : \QuadDec_R:Net_1275\/clock_0
Path slack     : 32151p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6005
-------------------------------------   ---- 
End-of-path arrival time (ps)           6005
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell10      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell10    670    670  20324  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell11      0    670  20324  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell11   2720   3390  20324  RISE       1
\QuadDec_R:Net_1275\/main_1                             macrocell73      2615   6005  32151  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1275\/clock_0                                macrocell73         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Net_1260\/q
Path End       : \QuadDec_L:Net_1251\/main_1
Capture Clock  : \QuadDec_L:Net_1251\/clock_0
Path slack     : 32158p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5998
-------------------------------------   ---- 
End-of-path arrival time (ps)           5998
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1260\/clock_0                                macrocell66         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:Net_1260\/q       macrocell66   1250   1250  19669  RISE       1
\QuadDec_L:Net_1251\/main_1  macrocell58   4748   5998  32158  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1251\/clock_0                                macrocell58         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Net_1260\/q
Path End       : \QuadDec_L:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_L:bQuadDec:state_1\/clock_0
Path slack     : 32158p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5998
-------------------------------------   ---- 
End-of-path arrival time (ps)           5998
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1260\/clock_0                                macrocell66         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:Net_1260\/q               macrocell66   1250   1250  19669  RISE       1
\QuadDec_L:bQuadDec:state_1\/main_0  macrocell68   4748   5998  32158  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_1\/clock_0                        macrocell68         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_L:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_L:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 32221p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5935
-------------------------------------   ---- 
End-of-path arrival time (ps)           5935
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell8       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell8   1370   1370  28979  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell9      0   1370  28979  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell9   2260   3630  28979  RISE       1
\QuadDec_L:Cnt16:CounterUDB:prevCompare\/main_0          macrocell62     2305   5935  32221  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:prevCompare\/clock_0            macrocell62         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Net_1260\/q
Path End       : \QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 32414p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9253
-------------------------------------   ---- 
End-of-path arrival time (ps)           9253
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1260\/clock_0                                macrocell78         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_R:Net_1260\/q                             macrocell78    1250   1250  18373  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell6   8003   9253  32414  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/clock           statusicell6        0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_216/q
Path End       : MODIN2_1/main_0
Capture Clock  : MODIN2_1/clock_0
Path slack     : 32565p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (period of common ancestor clock between Clock_Trigger CLOCK_echo)   41667
- Setup time                                                                        -3510
---------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5591
-------------------------------------   ---- 
End-of-path arrival time (ps)           5591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_216/clock_0                                            macrocell39         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_216/q        macrocell39   1250   1250  26692  RISE       1
MODIN2_1/main_0  macrocell43   4341   5591  32565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell43         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:runmode_enable\/q
Path End       : Net_690/main_0
Capture Clock  : Net_690/clock_0
Path slack     : 32578p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5579
-------------------------------------   ---- 
End-of-path arrival time (ps)           5579
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:runmode_enable\/clock_0                 macrocell82         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:runmode_enable\/q  macrocell82   1250   1250  26306  RISE       1
Net_690/main_0                         macrocell88   4329   5579  32578  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_690/clock_0                                             macrocell88         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:runmode_enable\/q
Path End       : Net_689/main_0
Capture Clock  : Net_689/clock_0
Path slack     : 32607p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5550
-------------------------------------   ---- 
End-of-path arrival time (ps)           5550
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:runmode_enable\/clock_0                 macrocell82         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:runmode_enable\/q  macrocell82   1250   1250  26306  RISE       1
Net_689/main_0                         macrocell87   4300   5550  32607  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_689/clock_0                                             macrocell87         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:state_0\/q
Path End       : \QuadDec_L:Net_1251\/main_6
Capture Clock  : \QuadDec_L:Net_1251\/clock_0
Path slack     : 32663p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5494
-------------------------------------   ---- 
End-of-path arrival time (ps)           5494
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_0\/clock_0                        macrocell69         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:state_0\/q  macrocell69   1250   1250  26995  RISE       1
\QuadDec_L:Net_1251\/main_6     macrocell58   4244   5494  32663  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1251\/clock_0                                macrocell58         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:state_0\/q
Path End       : \QuadDec_L:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_L:bQuadDec:state_1\/clock_0
Path slack     : 32663p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5494
-------------------------------------   ---- 
End-of-path arrival time (ps)           5494
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_0\/clock_0                        macrocell69         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:state_0\/q       macrocell69   1250   1250  26995  RISE       1
\QuadDec_L:bQuadDec:state_1\/main_5  macrocell68   4244   5494  32663  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_1\/clock_0                        macrocell68         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:state_1\/q
Path End       : \QuadDec_L:Net_1203\/main_3
Capture Clock  : \QuadDec_L:Net_1203\/clock_0
Path slack     : 32677p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5480
-------------------------------------   ---- 
End-of-path arrival time (ps)           5480
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_1\/clock_0                        macrocell68         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:state_1\/q  macrocell68   1250   1250  26783  RISE       1
\QuadDec_L:Net_1203\/main_3     macrocell65   4230   5480  32677  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1203\/clock_0                                macrocell65         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:state_1\/q
Path End       : \QuadDec_L:Net_1260\/main_2
Capture Clock  : \QuadDec_L:Net_1260\/clock_0
Path slack     : 32677p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5480
-------------------------------------   ---- 
End-of-path arrival time (ps)           5480
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_1\/clock_0                        macrocell68         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:state_1\/q  macrocell68   1250   1250  26783  RISE       1
\QuadDec_L:Net_1260\/main_2     macrocell66   4230   5480  32677  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1260\/clock_0                                macrocell66         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:state_1\/q
Path End       : \QuadDec_L:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_L:bQuadDec:state_0\/clock_0
Path slack     : 32677p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5480
-------------------------------------   ---- 
End-of-path arrival time (ps)           5480
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_1\/clock_0                        macrocell68         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:state_1\/q       macrocell68   1250   1250  26783  RISE       1
\QuadDec_L:bQuadDec:state_0\/main_4  macrocell69   4230   5480  32677  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_0\/clock_0                        macrocell69         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:state_0\/q
Path End       : \QuadDec_L:Net_1203\/main_4
Capture Clock  : \QuadDec_L:Net_1203\/clock_0
Path slack     : 32741p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5416
-------------------------------------   ---- 
End-of-path arrival time (ps)           5416
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_0\/clock_0                        macrocell69         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:state_0\/q  macrocell69   1250   1250  26995  RISE       1
\QuadDec_L:Net_1203\/main_4     macrocell65   4166   5416  32741  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1203\/clock_0                                macrocell65         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:state_0\/q
Path End       : \QuadDec_L:Net_1260\/main_3
Capture Clock  : \QuadDec_L:Net_1260\/clock_0
Path slack     : 32741p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5416
-------------------------------------   ---- 
End-of-path arrival time (ps)           5416
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_0\/clock_0                        macrocell69         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:state_0\/q  macrocell69   1250   1250  26995  RISE       1
\QuadDec_L:Net_1260\/main_3     macrocell66   4166   5416  32741  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1260\/clock_0                                macrocell66         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:state_0\/q
Path End       : \QuadDec_L:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_L:bQuadDec:state_0\/clock_0
Path slack     : 32741p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5416
-------------------------------------   ---- 
End-of-path arrival time (ps)           5416
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_0\/clock_0                        macrocell69         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:state_0\/q       macrocell69   1250   1250  26995  RISE       1
\QuadDec_L:bQuadDec:state_0\/main_5  macrocell69   4166   5416  32741  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_0\/clock_0                        macrocell69         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Net_1260\/q
Path End       : \QuadDec_L:Net_1260\/main_0
Capture Clock  : \QuadDec_L:Net_1260\/clock_0
Path slack     : 32802p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5354
-------------------------------------   ---- 
End-of-path arrival time (ps)           5354
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1260\/clock_0                                macrocell66         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:Net_1260\/q       macrocell66   1250   1250  19669  RISE       1
\QuadDec_L:Net_1260\/main_0  macrocell66   4104   5354  32802  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1260\/clock_0                                macrocell66         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Net_1260\/q
Path End       : \QuadDec_L:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_L:bQuadDec:state_0\/clock_0
Path slack     : 32802p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5354
-------------------------------------   ---- 
End-of-path arrival time (ps)           5354
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1260\/clock_0                                macrocell66         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:Net_1260\/q               macrocell66   1250   1250  19669  RISE       1
\QuadDec_L:bQuadDec:state_0\/main_0  macrocell69   4104   5354  32802  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_0\/clock_0                        macrocell69         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_R:Net_1251\/main_2
Capture Clock  : \QuadDec_R:Net_1251\/clock_0
Path slack     : 32813p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5344
-------------------------------------   ---- 
End-of-path arrival time (ps)           5344
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:quad_A_filt\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:quad_A_filt\/q  macrocell30   1250   1250  23262  RISE       1
\QuadDec_R:Net_1251\/main_2         macrocell70   4094   5344  32813  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1251\/clock_0                                macrocell70         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:error\/q
Path End       : \QuadDec_R:Net_1203\/main_2
Capture Clock  : \QuadDec_R:Net_1203\/clock_0
Path slack     : 32852p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5305
-------------------------------------   ---- 
End-of-path arrival time (ps)           5305
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:error\/clock_0                          macrocell79         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:error\/q  macrocell79   1250   1250  23133  RISE       1
\QuadDec_R:Net_1203\/main_2   macrocell77   4055   5305  32852  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1203\/clock_0                                macrocell77         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:error\/q
Path End       : \QuadDec_R:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_R:bQuadDec:state_1\/clock_0
Path slack     : 32858p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5299
-------------------------------------   ---- 
End-of-path arrival time (ps)           5299
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:error\/clock_0                          macrocell79         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:error\/q         macrocell79   1250   1250  23133  RISE       1
\QuadDec_R:bQuadDec:state_1\/main_3  macrocell80   4049   5299  32858  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_1\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_US:Sync:ctrl_reg\/control_1
Path End       : \Timer_Echo:TimerUDB:trig_rise_detected\/main_6
Capture Clock  : \Timer_Echo:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 32879p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1412 vs. CLOCK_echo:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5278
-------------------------------------   ---- 
End-of-path arrival time (ps)           5278
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_US:Sync:ctrl_reg\/busclk                       controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_US:Sync:ctrl_reg\/control_1         controlcell3   2050   2050  25429  RISE       1
\Timer_Echo:TimerUDB:trig_rise_detected\/main_6  macrocell49    3228   5278  32879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_rise_detected\/clock_0           macrocell49         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_US:Sync:ctrl_reg\/control_1
Path End       : \Timer_Echo:TimerUDB:trig_fall_detected\/main_6
Capture Clock  : \Timer_Echo:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 32879p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1412 vs. CLOCK_echo:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5278
-------------------------------------   ---- 
End-of-path arrival time (ps)           5278
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_US:Sync:ctrl_reg\/busclk                       controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_US:Sync:ctrl_reg\/control_1         controlcell3   2050   2050  25429  RISE       1
\Timer_Echo:TimerUDB:trig_fall_detected\/main_6  macrocell50    3228   5278  32879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_fall_detected\/clock_0           macrocell50         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_US:Sync:ctrl_reg\/control_1
Path End       : \Timer_Echo:TimerUDB:capture_last\/main_1
Capture Clock  : \Timer_Echo:TimerUDB:capture_last\/clock_0
Path slack     : 32894p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1412 vs. CLOCK_echo:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5263
-------------------------------------   ---- 
End-of-path arrival time (ps)           5263
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_US:Sync:ctrl_reg\/busclk                       controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_US:Sync:ctrl_reg\/control_1   controlcell3   2050   2050  25429  RISE       1
\Timer_Echo:TimerUDB:capture_last\/main_1  macrocell41    3213   5263  32894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:capture_last\/clock_0                 macrocell41         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:error\/q
Path End       : \QuadDec_R:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_R:bQuadDec:error\/clock_0
Path slack     : 32915p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5242
-------------------------------------   ---- 
End-of-path arrival time (ps)           5242
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:error\/clock_0                          macrocell79         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:error\/q       macrocell79   1250   1250  23133  RISE       1
\QuadDec_R:bQuadDec:error\/main_3  macrocell79   3992   5242  32915  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:error\/clock_0                          macrocell79         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_L:Net_1251\/main_2
Capture Clock  : \QuadDec_L:Net_1251\/clock_0
Path slack     : 32925p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5232
-------------------------------------   ---- 
End-of-path arrival time (ps)           5232
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:quad_A_filt\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:quad_A_filt\/q  macrocell28   1250   1250  27260  RISE       1
\QuadDec_L:Net_1251\/main_2         macrocell58   3982   5232  32925  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1251\/clock_0                                macrocell58         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_L:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_L:bQuadDec:state_1\/clock_0
Path slack     : 32925p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5232
-------------------------------------   ---- 
End-of-path arrival time (ps)           5232
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:quad_A_filt\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:quad_A_filt\/q   macrocell28   1250   1250  27260  RISE       1
\QuadDec_L:bQuadDec:state_1\/main_1  macrocell68   3982   5232  32925  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_1\/clock_0                        macrocell68         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:state_1\/q
Path End       : \QuadDec_R:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_R:bQuadDec:state_1\/clock_0
Path slack     : 32967p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5189
-------------------------------------   ---- 
End-of-path arrival time (ps)           5189
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_1\/clock_0                        macrocell80         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:state_1\/q       macrocell80   1250   1250  22515  RISE       1
\QuadDec_R:bQuadDec:state_1\/main_4  macrocell80   3939   5189  32967  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_1\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 33112p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8055
-------------------------------------   ---- 
End-of-path arrival time (ps)           8055
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell8       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell8    760    760  18611  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell9      0    760  18611  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell9   2740   3500  18611  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell4    4555   8055  33112  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/clock           statusicell4        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:state_0\/q
Path End       : \QuadDec_R:Net_1260\/main_3
Capture Clock  : \QuadDec_R:Net_1260\/clock_0
Path slack     : 33166p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4991
-------------------------------------   ---- 
End-of-path arrival time (ps)           4991
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_0\/clock_0                        macrocell81         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:state_0\/q  macrocell81   1250   1250  21123  RISE       1
\QuadDec_R:Net_1260\/main_3     macrocell78   3741   4991  33166  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1260\/clock_0                                macrocell78         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:state_0\/q
Path End       : \QuadDec_R:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_R:bQuadDec:state_0\/clock_0
Path slack     : 33167p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4989
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_0\/clock_0                        macrocell81         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:state_0\/q       macrocell81   1250   1250  21123  RISE       1
\QuadDec_R:bQuadDec:state_0\/main_5  macrocell81   3739   4989  33167  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_0\/clock_0                        macrocell81         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_US:Sync:ctrl_reg\/control_0
Path End       : \Timer_Echo:TimerUDB:trig_rise_detected\/main_7
Capture Clock  : \Timer_Echo:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 33200p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1412 vs. CLOCK_echo:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4957
-------------------------------------   ---- 
End-of-path arrival time (ps)           4957
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_US:Sync:ctrl_reg\/busclk                       controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_US:Sync:ctrl_reg\/control_0         controlcell3   2050   2050  25740  RISE       1
\Timer_Echo:TimerUDB:trig_rise_detected\/main_7  macrocell49    2907   4957  33200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_rise_detected\/clock_0           macrocell49         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_US:Sync:ctrl_reg\/control_0
Path End       : \Timer_Echo:TimerUDB:trig_fall_detected\/main_7
Capture Clock  : \Timer_Echo:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 33200p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1412 vs. CLOCK_echo:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4957
-------------------------------------   ---- 
End-of-path arrival time (ps)           4957
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_US:Sync:ctrl_reg\/busclk                       controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_US:Sync:ctrl_reg\/control_0         controlcell3   2050   2050  25740  RISE       1
\Timer_Echo:TimerUDB:trig_fall_detected\/main_7  macrocell50    2907   4957  33200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_fall_detected\/clock_0           macrocell50         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_US:Sync:ctrl_reg\/control_0
Path End       : \Timer_Echo:TimerUDB:capture_last\/main_2
Capture Clock  : \Timer_Echo:TimerUDB:capture_last\/clock_0
Path slack     : 33204p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1412 vs. CLOCK_echo:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4953
-------------------------------------   ---- 
End-of-path arrival time (ps)           4953
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_US:Sync:ctrl_reg\/busclk                       controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_US:Sync:ctrl_reg\/control_0   controlcell3   2050   2050  25740  RISE       1
\Timer_Echo:TimerUDB:capture_last\/main_2  macrocell41    2903   4953  33204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:capture_last\/clock_0                 macrocell41         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:error\/q
Path End       : \QuadDec_L:Net_1203\/main_2
Capture Clock  : \QuadDec_L:Net_1203\/clock_0
Path slack     : 33206p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4951
-------------------------------------   ---- 
End-of-path arrival time (ps)           4951
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:error\/clock_0                          macrocell67         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:error\/q  macrocell67   1250   1250  25688  RISE       1
\QuadDec_L:Net_1203\/main_2   macrocell65   3701   4951  33206  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1203\/clock_0                                macrocell65         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:error\/q
Path End       : \QuadDec_L:Net_1260\/main_1
Capture Clock  : \QuadDec_L:Net_1260\/clock_0
Path slack     : 33206p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4951
-------------------------------------   ---- 
End-of-path arrival time (ps)           4951
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:error\/clock_0                          macrocell67         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:error\/q  macrocell67   1250   1250  25688  RISE       1
\QuadDec_L:Net_1260\/main_1   macrocell66   3701   4951  33206  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1260\/clock_0                                macrocell66         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:error\/q
Path End       : \QuadDec_L:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_L:bQuadDec:state_0\/clock_0
Path slack     : 33206p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4951
-------------------------------------   ---- 
End-of-path arrival time (ps)           4951
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:error\/clock_0                          macrocell67         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:error\/q         macrocell67   1250   1250  25688  RISE       1
\QuadDec_L:bQuadDec:state_0\/main_3  macrocell69   3701   4951  33206  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_0\/clock_0                        macrocell69         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:prevCompare2\/q
Path End       : \PWM_Motor_R:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_Motor_R:PWMUDB:status_1\/clock_0
Path slack     : 33244p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:prevCompare2\/clock_0                   macrocell84         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:prevCompare2\/q   macrocell84   1250   1250  33244  RISE       1
\PWM_Motor_R:PWMUDB:status_1\/main_0  macrocell86   3662   4912  33244  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:status_1\/clock_0                       macrocell86         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Motor_R:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Motor_R:PWMUDB:runmode_enable\/clock_0
Path slack     : 33300p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4856
-------------------------------------   ---- 
End-of-path arrival time (ps)           4856
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:genblk1:ctrlreg\/clock                  controlcell7        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:genblk1:ctrlreg\/control_7  controlcell7   1210   1210  33300  RISE       1
\PWM_Motor_R:PWMUDB:runmode_enable\/main_0      macrocell82    3646   4856  33300  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:runmode_enable\/clock_0                 macrocell82         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Net_1251\/q
Path End       : \QuadDec_R:Net_1251\/main_0
Capture Clock  : \QuadDec_R:Net_1251\/clock_0
Path slack     : 33318p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4839
-------------------------------------   ---- 
End-of-path arrival time (ps)           4839
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1251\/clock_0                                macrocell70         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:Net_1251\/q       macrocell70   1250   1250  22944  RISE       1
\QuadDec_R:Net_1251\/main_0  macrocell70   3589   4839  33318  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1251\/clock_0                                macrocell70         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_L:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_L:bQuadDec:error\/clock_0
Path slack     : 33328p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4828
-------------------------------------   ---- 
End-of-path arrival time (ps)           4828
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:quad_A_filt\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:quad_A_filt\/q  macrocell28   1250   1250  27260  RISE       1
\QuadDec_L:bQuadDec:error\/main_1   macrocell67   3578   4828  33328  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:error\/clock_0                          macrocell67         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_L:Net_1203\/main_1
Capture Clock  : \QuadDec_L:Net_1203\/clock_0
Path slack     : 33374p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4783
-------------------------------------   ---- 
End-of-path arrival time (ps)           4783
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:quad_B_filt\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:quad_B_filt\/q  macrocell29   1250   1250  26447  RISE       1
\QuadDec_L:Net_1203\/main_1         macrocell65   3533   4783  33374  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1203\/clock_0                                macrocell65         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_L:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_L:bQuadDec:state_0\/clock_0
Path slack     : 33374p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4783
-------------------------------------   ---- 
End-of-path arrival time (ps)           4783
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:quad_B_filt\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:quad_B_filt\/q   macrocell29   1250   1250  26447  RISE       1
\QuadDec_L:bQuadDec:state_0\/main_2  macrocell69   3533   4783  33374  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_0\/clock_0                        macrocell69         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Net_1251\/q
Path End       : \QuadDec_L:Net_1251\/main_0
Capture Clock  : \QuadDec_L:Net_1251\/clock_0
Path slack     : 33822p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1251\/clock_0                                macrocell58         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:Net_1251\/q       macrocell58   1250   1250  27007  RISE       1
\QuadDec_L:Net_1251\/main_0  macrocell58   3085   4335  33822  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1251\/clock_0                                macrocell58         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_L:Net_1203\/main_0
Capture Clock  : \QuadDec_L:Net_1203\/clock_0
Path slack     : 33984p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:quad_A_filt\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:quad_A_filt\/q  macrocell28   1250   1250  27260  RISE       1
\QuadDec_L:Net_1203\/main_0         macrocell65   2922   4172  33984  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1203\/clock_0                                macrocell65         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_L:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_L:bQuadDec:state_0\/clock_0
Path slack     : 33984p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:quad_A_filt\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:quad_A_filt\/q   macrocell28   1250   1250  27260  RISE       1
\QuadDec_L:bQuadDec:state_0\/main_1  macrocell69   2922   4172  33984  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_0\/clock_0                        macrocell69         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:runmode_enable\/q
Path End       : Net_419/main_0
Capture Clock  : Net_419/clock_0
Path slack     : 34012p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4145
-------------------------------------   ---- 
End-of-path arrival time (ps)           4145
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:runmode_enable\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:runmode_enable\/q  macrocell51   1250   1250  28149  RISE       1
Net_419/main_0                         macrocell56   2895   4145  34012  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_419/clock_0                                             macrocell56         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:runmode_enable\/q
Path End       : Net_418/main_0
Capture Clock  : Net_418/clock_0
Path slack     : 34012p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4145
-------------------------------------   ---- 
End-of-path arrival time (ps)           4145
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:runmode_enable\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:runmode_enable\/q  macrocell51   1250   1250  28149  RISE       1
Net_418/main_0                         macrocell57   2895   4145  34012  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_418/clock_0                                             macrocell57         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Net_1203\/q
Path End       : \QuadDec_R:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_R:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 34022p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4134
-------------------------------------   ---- 
End-of-path arrival time (ps)           4134
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1203\/clock_0                                macrocell77         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:Net_1203\/q                              macrocell77   1250   1250  20898  RISE       1
\QuadDec_R:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell76   2884   4134  34022  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:count_stored_i\/clock_0         macrocell76         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Net_1203\/q
Path End       : \QuadDec_L:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_L:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 34135p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1203\/clock_0                                macrocell65         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:Net_1203\/q                              macrocell65   1250   1250  20910  RISE       1
\QuadDec_L:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell64   2771   4021  34135  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:count_stored_i\/clock_0         macrocell64         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:state_1\/q
Path End       : \QuadDec_L:Net_1251\/main_5
Capture Clock  : \QuadDec_L:Net_1251\/clock_0
Path slack     : 34136p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_1\/clock_0                        macrocell68         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:state_1\/q  macrocell68   1250   1250  26783  RISE       1
\QuadDec_L:Net_1251\/main_5     macrocell58   2771   4021  34136  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1251\/clock_0                                macrocell58         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:state_1\/q
Path End       : \QuadDec_L:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_L:bQuadDec:state_1\/clock_0
Path slack     : 34136p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_1\/clock_0                        macrocell68         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:state_1\/q       macrocell68   1250   1250  26783  RISE       1
\QuadDec_L:bQuadDec:state_1\/main_4  macrocell68   2771   4021  34136  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_1\/clock_0                        macrocell68         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:error\/q
Path End       : \QuadDec_L:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_L:bQuadDec:error\/clock_0
Path slack     : 34276p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3881
-------------------------------------   ---- 
End-of-path arrival time (ps)           3881
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:error\/clock_0                          macrocell67         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:error\/q       macrocell67   1250   1250  25688  RISE       1
\QuadDec_L:bQuadDec:error\/main_3  macrocell67   2631   3881  34276  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:error\/clock_0                          macrocell67         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:prevCompare1\/q
Path End       : \PWM_Motor_R:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Motor_R:PWMUDB:status_0\/clock_0
Path slack     : 34607p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:prevCompare1\/clock_0                   macrocell83         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:prevCompare1\/q   macrocell83   1250   1250  34607  RISE       1
\PWM_Motor_R:PWMUDB:status_0\/main_0  macrocell85   2299   3549  34607  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:status_0\/clock_0                       macrocell85         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:prevCompare1\/q
Path End       : \PWM_Motor_L:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Motor_L:PWMUDB:status_0\/clock_0
Path slack     : 34611p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:prevCompare1\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:prevCompare1\/q   macrocell52   1250   1250  34611  RISE       1
\PWM_Motor_L:PWMUDB:status_0\/main_0  macrocell54   2296   3546  34611  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:status_0\/clock_0                       macrocell54         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Motor_L:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Motor_L:PWMUDB:runmode_enable\/clock_0
Path slack     : 34611p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:genblk1:ctrlreg\/clock                  controlcell4        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  34611  RISE       1
\PWM_Motor_L:PWMUDB:runmode_enable\/main_0      macrocell51    2336   3546  34611  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:runmode_enable\/clock_0                 macrocell51         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:prevCompare2\/q
Path End       : \PWM_Motor_L:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_Motor_L:PWMUDB:status_1\/clock_0
Path slack     : 34622p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:prevCompare2\/clock_0                   macrocell53         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:prevCompare2\/q   macrocell53   1250   1250  34622  RISE       1
\PWM_Motor_L:PWMUDB:status_1\/main_0  macrocell55   2284   3534  34622  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:status_1\/clock_0                       macrocell55         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_216/q
Path End       : \Timer_Echo:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \Timer_Echo:TimerUDB:rstSts:stsreg\/clock
Path slack     : 34797p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (period of common ancestor clock between Clock_Trigger CLOCK_echo)   41667
- Recovery time                                                                         0
---------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                      41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6870
-------------------------------------   ---- 
End-of-path arrival time (ps)           6870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_216/clock_0                                            macrocell39         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_216/q                                  macrocell39    1250   1250  26692  RISE       1
\Timer_Echo:TimerUDB:rstSts:stsreg\/reset  statusicell2   5620   6870  34797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:rstSts:stsreg\/clock                  statusicell2        0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Net_1260\/q
Path End       : \QuadDec_L:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_L:bQuadDec:Stsreg\/clock
Path slack     : 35232p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5935
-------------------------------------   ---- 
End-of-path arrival time (ps)           5935
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1260\/clock_0                                macrocell66         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_L:Net_1260\/q                macrocell66    1250   1250  19669  RISE       1
\QuadDec_L:bQuadDec:Stsreg\/status_2  statusicell5   4685   5935  35232  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:Stsreg\/clock                           statusicell5        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:error\/q
Path End       : \QuadDec_L:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_L:bQuadDec:Stsreg\/clock
Path slack     : 36174p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4993
-------------------------------------   ---- 
End-of-path arrival time (ps)           4993
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:error\/clock_0                          macrocell67         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:error\/q          macrocell67    1250   1250  25688  RISE       1
\QuadDec_L:bQuadDec:Stsreg\/status_3  statusicell5   3743   4993  36174  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:Stsreg\/clock                           statusicell5        0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Net_1260\/q
Path End       : \QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 36281p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5386
-------------------------------------   ---- 
End-of-path arrival time (ps)           5386
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1260\/clock_0                                macrocell66         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_L:Net_1260\/q                             macrocell66    1250   1250  19669  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell4   4136   5386  36281  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/clock           statusicell4        0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:status_0\/q
Path End       : \PWM_Motor_R:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Motor_R:PWMUDB:genblk8:stsreg\/clock
Path slack     : 37586p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3580
-------------------------------------   ---- 
End-of-path arrival time (ps)           3580
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:status_0\/clock_0                       macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:status_0\/q               macrocell85    1250   1250  37586  RISE       1
\PWM_Motor_R:PWMUDB:genblk8:stsreg\/status_0  statusicell8   2330   3580  37586  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:genblk8:stsreg\/clock                   statusicell8        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:status_1\/q
Path End       : \PWM_Motor_R:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_Motor_R:PWMUDB:genblk8:stsreg\/clock
Path slack     : 37596p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:status_1\/clock_0                       macrocell86         0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:status_1\/q               macrocell86    1250   1250  37596  RISE       1
\PWM_Motor_R:PWMUDB:genblk8:stsreg\/status_1  statusicell8   2321   3571  37596  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:genblk8:stsreg\/clock                   statusicell8        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:status_1\/q
Path End       : \PWM_Motor_L:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_Motor_L:PWMUDB:genblk8:stsreg\/clock
Path slack     : 37618p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:status_1\/clock_0                       macrocell55         0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:status_1\/q               macrocell55    1250   1250  37618  RISE       1
\PWM_Motor_L:PWMUDB:genblk8:stsreg\/status_1  statusicell3   2299   3549  37618  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:genblk8:stsreg\/clock                   statusicell3        0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:status_0\/q
Path End       : \PWM_Motor_L:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Motor_L:PWMUDB:genblk8:stsreg\/clock
Path slack     : 37621p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:status_0\/clock_0                       macrocell54         0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:status_0\/q               macrocell54    1250   1250  37621  RISE       1
\PWM_Motor_L:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2296   3546  37621  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:genblk8:stsreg\/clock                   statusicell3        0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1066392p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10751
-------------------------------------   ----- 
End-of-path arrival time (ps)           10751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell34     1250   1250  1066392  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell3      3831   5081  1066392  RISE       1
\UART:BUART:counter_load_not\/q                macrocell3      3350   8431  1066392  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2320  10751  1066392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 1066999p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15835
-------------------------------------   ----- 
End-of-path arrival time (ps)           15835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1066999  RISE       1
\UART:BUART:tx_status_0\/main_3                 macrocell4      3465   7045  1066999  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell4      3350  10395  1066999  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell1    5440  15835  1066999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell1        0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070405p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6919
-------------------------------------   ---- 
End-of-path arrival time (ps)           6919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell33     1250   1250  1067587  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   5669   6919  1070405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1070773p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9051
-------------------------------------   ---- 
End-of-path arrival time (ps)           9051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1066999  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell34     5471   9051  1070773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070902p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6421
-------------------------------------   ---- 
End-of-path arrival time (ps)           6421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell34     1250   1250  1066392  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   5171   6421  1070902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1071133p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8691
-------------------------------------   ---- 
End-of-path arrival time (ps)           8691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1071133  RISE       1
\UART:BUART:txn\/main_3                macrocell32     4321   8691  1071133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell32         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071814p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5509
-------------------------------------   ---- 
End-of-path arrival time (ps)           5509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068978  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   5319   5509  1071814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1073477p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6347
-------------------------------------   ---- 
End-of-path arrival time (ps)           6347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell33   1250   1250  1067587  RISE       1
\UART:BUART:txn\/main_1    macrocell32   5097   6347  1073477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell32         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1073703p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6120
-------------------------------------   ---- 
End-of-path arrival time (ps)           6120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell35         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell35   1250   1250  1067606  RISE       1
\UART:BUART:txn\/main_4    macrocell32   4870   6120  1073703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell32         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1074270p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5554
-------------------------------------   ---- 
End-of-path arrival time (ps)           5554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell35   1250   1250  1067606  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell34   4304   5554  1074270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074270p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5554
-------------------------------------   ---- 
End-of-path arrival time (ps)           5554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell35         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell35   1250   1250  1067606  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell36   4304   5554  1074270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell36         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1074459p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5364
-------------------------------------   ---- 
End-of-path arrival time (ps)           5364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell33   1250   1250  1067587  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell34   4114   5364  1074459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074459p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5364
-------------------------------------   ---- 
End-of-path arrival time (ps)           5364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell33   1250   1250  1067587  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell36   4114   5364  1074459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell36         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1074742p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5081
-------------------------------------   ---- 
End-of-path arrival time (ps)           5081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell34   1250   1250  1066392  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell33   3831   5081  1074742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1074742p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5081
-------------------------------------   ---- 
End-of-path arrival time (ps)           5081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell34   1250   1250  1066392  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell35   3831   5081  1074742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1074879p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4944
-------------------------------------   ---- 
End-of-path arrival time (ps)           4944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell36         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell36   1250   1250  1074879  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell33   3694   4944  1074879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1074879p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4944
-------------------------------------   ---- 
End-of-path arrival time (ps)           4944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell36         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell36   1250   1250  1074879  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell35   3694   4944  1074879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075392p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell32         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell32   1250   1250  1075392  RISE       1
\UART:BUART:txn\/main_0  macrocell32   3181   4431  1075392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell32         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075670p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4153
-------------------------------------   ---- 
End-of-path arrival time (ps)           4153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell34   1250   1250  1066392  RISE       1
\UART:BUART:txn\/main_2    macrocell32   2903   4153  1075670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell32         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1075673p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell34   1250   1250  1066392  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell34   2900   4150  1075673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075673p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell34   1250   1250  1066392  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell36   2900   4150  1075673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell36         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1075803p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell36         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell36   1250   1250  1074879  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell34   2771   4021  1075803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075804p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4019
-------------------------------------   ---- 
End-of-path arrival time (ps)           4019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell36         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell36   1250   1250  1074879  RISE       1
\UART:BUART:txn\/main_6   macrocell32   2769   4019  1075804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell32         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075937p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3886
-------------------------------------   ---- 
End-of-path arrival time (ps)           3886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell33   1250   1250  1067587  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell33   2636   3886  1075937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075937p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3886
-------------------------------------   ---- 
End-of-path arrival time (ps)           3886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell33   1250   1250  1067587  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell35   2636   3886  1075937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075957p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell35   1250   1250  1067606  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell33   2617   3867  1075957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075957p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell35   1250   1250  1067606  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell35   2617   3867  1075957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1076432p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3391
-------------------------------------   ---- 
End-of-path arrival time (ps)           3391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068978  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell34     3201   3391  1076432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1076432p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3391
-------------------------------------   ---- 
End-of-path arrival time (ps)           3391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068978  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell36     3201   3391  1076432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell36         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1076461p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3362
-------------------------------------   ---- 
End-of-path arrival time (ps)           3362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076461  RISE       1
\UART:BUART:txn\/main_5                      macrocell32     3172   3362  1076461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell32         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1077328p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2496
-------------------------------------   ---- 
End-of-path arrival time (ps)           2496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068978  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell33     2306   2496  1077328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1077328p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2496
-------------------------------------   ---- 
End-of-path arrival time (ps)           2496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068978  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell35     2306   2496  1077328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1077332p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2491
-------------------------------------   ---- 
End-of-path arrival time (ps)           2491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076461  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell33     2301   2491  1077332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1077332p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2491
-------------------------------------   ---- 
End-of-path arrival time (ps)           2491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076461  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell35     2301   2491  1077332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Trigger:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Trigger:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Trigger:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9988658p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5282
-------------------------------------   ---- 
End-of-path arrival time (ps)           5282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Trigger:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell3   2290   2290  9988658  RISE       1
\PWM_Trigger:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell3   2992   5282  9988658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Trigger:PWMUDB:runmode_enable\/q
Path End       : \PWM_Trigger:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Trigger:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9989513p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:runmode_enable\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Trigger:PWMUDB:runmode_enable\/q        macrocell37     1250   1250  9989513  RISE       1
\PWM_Trigger:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell3   3177   4427  9989513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_81/q
Path End       : \PWM_Trigger:PWMUDB:sP8:pwmdp:u0\/cs_addr_0
Capture Clock  : \PWM_Trigger:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9990148p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_81/clock_0                                             macrocell40         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
Net_81/q                                     macrocell40     1250   1250  9990148  RISE       1
\PWM_Trigger:PWMUDB:sP8:pwmdp:u0\/cs_addr_0  datapathcell3   2542   3792  9990148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Trigger:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Trigger:PWMUDB:trig_disable\/main_2
Capture Clock  : \PWM_Trigger:PWMUDB:trig_disable\/clock_0
Path slack     : 9991196p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5294
-------------------------------------   ---- 
End-of-path arrival time (ps)           5294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Trigger:PWMUDB:sP8:pwmdp:u0\/z0_comb  datapathcell3   2290   2290  9988658  RISE       1
\PWM_Trigger:PWMUDB:trig_disable\/main_2   macrocell38     3004   5294  9991196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:trig_disable\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Trigger:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : Net_81/main_1
Capture Clock  : Net_81/clock_0
Path slack     : 9991196p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5294
-------------------------------------   ---- 
End-of-path arrival time (ps)           5294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Trigger:PWMUDB:sP8:pwmdp:u0\/z0_comb  datapathcell3   2290   2290  9988658  RISE       1
Net_81/main_1                              macrocell40     3004   5294  9991196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_81/clock_0                                             macrocell40         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Trigger:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Trigger:PWMUDB:runmode_enable\/main_2
Capture Clock  : \PWM_Trigger:PWMUDB:runmode_enable\/clock_0
Path slack     : 9991326p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5164
-------------------------------------   ---- 
End-of-path arrival time (ps)           5164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Trigger:PWMUDB:sP8:pwmdp:u0\/z0_comb   datapathcell3   2290   2290  9988658  RISE       1
\PWM_Trigger:PWMUDB:runmode_enable\/main_2  macrocell37     2874   5164  9991326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:runmode_enable\/clock_0                macrocell37         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Trigger:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_216/main_1
Capture Clock  : Net_216/clock_0
Path slack     : 9991751p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Trigger:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   2510   2510  9991751  RISE       1
Net_216/main_1                              macrocell39     2229   4739  9991751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_216/clock_0                                            macrocell39         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Trigger:PWMUDB:runmode_enable\/q
Path End       : Net_216/main_0
Capture Clock  : Net_216/clock_0
Path slack     : 9992064p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4426
-------------------------------------   ---- 
End-of-path arrival time (ps)           4426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:runmode_enable\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Trigger:PWMUDB:runmode_enable\/q  macrocell37   1250   1250  9989513  RISE       1
Net_216/main_0                         macrocell39   3176   4426  9992064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_216/clock_0                                            macrocell39         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Trigger:PWMUDB:runmode_enable\/q
Path End       : \PWM_Trigger:PWMUDB:runmode_enable\/main_1
Capture Clock  : \PWM_Trigger:PWMUDB:runmode_enable\/clock_0
Path slack     : 9992100p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4390
-------------------------------------   ---- 
End-of-path arrival time (ps)           4390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:runmode_enable\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Trigger:PWMUDB:runmode_enable\/q       macrocell37   1250   1250  9989513  RISE       1
\PWM_Trigger:PWMUDB:runmode_enable\/main_1  macrocell37   3140   4390  9992100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:runmode_enable\/clock_0                macrocell37         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Trigger:PWMUDB:runmode_enable\/q
Path End       : \PWM_Trigger:PWMUDB:trig_disable\/main_1
Capture Clock  : \PWM_Trigger:PWMUDB:trig_disable\/clock_0
Path slack     : 9992104p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4386
-------------------------------------   ---- 
End-of-path arrival time (ps)           4386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:runmode_enable\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Trigger:PWMUDB:runmode_enable\/q     macrocell37   1250   1250  9989513  RISE       1
\PWM_Trigger:PWMUDB:trig_disable\/main_1  macrocell38   3136   4386  9992104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:trig_disable\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Trigger:PWMUDB:runmode_enable\/q
Path End       : Net_81/main_0
Capture Clock  : Net_81/clock_0
Path slack     : 9992104p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4386
-------------------------------------   ---- 
End-of-path arrival time (ps)           4386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:runmode_enable\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Trigger:PWMUDB:runmode_enable\/q  macrocell37   1250   1250  9989513  RISE       1
Net_81/main_0                          macrocell40   3136   4386  9992104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_81/clock_0                                             macrocell40         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Trigger:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Trigger:PWMUDB:trig_disable\/main_0
Capture Clock  : \PWM_Trigger:PWMUDB:trig_disable\/clock_0
Path slack     : 9992209p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4281
-------------------------------------   ---- 
End-of-path arrival time (ps)           4281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:genblk1:ctrlreg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT    slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Trigger:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  9992209  RISE       1
\PWM_Trigger:PWMUDB:trig_disable\/main_0        macrocell38    3071   4281  9992209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:trig_disable\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Trigger:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Trigger:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Trigger:PWMUDB:runmode_enable\/clock_0
Path slack     : 9992220p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:genblk1:ctrlreg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT    slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Trigger:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  9992209  RISE       1
\PWM_Trigger:PWMUDB:runmode_enable\/main_0      macrocell37    3060   4270  9992220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:runmode_enable\/clock_0                macrocell37         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Trigger:PWMUDB:trig_disable\/q
Path End       : \PWM_Trigger:PWMUDB:runmode_enable\/main_3
Capture Clock  : \PWM_Trigger:PWMUDB:runmode_enable\/clock_0
Path slack     : 9992701p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3789
-------------------------------------   ---- 
End-of-path arrival time (ps)           3789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:trig_disable\/clock_0                  macrocell38         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Trigger:PWMUDB:trig_disable\/q         macrocell38   1250   1250  9992701  RISE       1
\PWM_Trigger:PWMUDB:runmode_enable\/main_3  macrocell37   2539   3789  9992701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:runmode_enable\/clock_0                macrocell37         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Trigger:PWMUDB:trig_disable\/q
Path End       : \PWM_Trigger:PWMUDB:trig_disable\/main_3
Capture Clock  : \PWM_Trigger:PWMUDB:trig_disable\/clock_0
Path slack     : 9992704p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3786
-------------------------------------   ---- 
End-of-path arrival time (ps)           3786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:trig_disable\/clock_0                  macrocell38         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Trigger:PWMUDB:trig_disable\/q       macrocell38   1250   1250  9992701  RISE       1
\PWM_Trigger:PWMUDB:trig_disable\/main_3  macrocell38   2536   3786  9992704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:trig_disable\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_81/q
Path End       : \PWM_Trigger:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \PWM_Trigger:PWMUDB:runmode_enable\/clock_0
Path slack     : 9996196p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Recovery time                                                   0
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             10000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3804
-------------------------------------   ---- 
End-of-path arrival time (ps)           3804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_81/clock_0                                             macrocell40         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
Net_81/q                                  macrocell40   1250   1250  9990148  RISE       1
\PWM_Trigger:PWMUDB:runmode_enable\/ar_0  macrocell37   2554   3804  9996196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:runmode_enable\/clock_0                macrocell37         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_81/q
Path End       : \PWM_Trigger:PWMUDB:trig_disable\/ar_0
Capture Clock  : \PWM_Trigger:PWMUDB:trig_disable\/clock_0
Path slack     : 9996196p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Recovery time                                                   0
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             10000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3804
-------------------------------------   ---- 
End-of-path arrival time (ps)           3804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_81/clock_0                                             macrocell40         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
Net_81/q                                macrocell40   1250   1250  9990148  RISE       1
\PWM_Trigger:PWMUDB:trig_disable\/ar_0  macrocell38   2554   3804  9996196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:trig_disable\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:trig_rise_detected\/q
Path End       : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 58813163p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -6060
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58827273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14110
-------------------------------------   ----- 
End-of-path arrival time (ps)           14110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_rise_detected\/clock_0           macrocell49         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:trig_rise_detected\/q       macrocell49     1250   1250  58809865  RISE       1
\Timer_Echo:TimerUDB:trig_reg\/main_2            macrocell8      3622   4872  58809865  RISE       1
\Timer_Echo:TimerUDB:trig_reg\/q                 macrocell8      3350   8222  58809865  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell5   5888  14110  58813163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock                datapathcell5       0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:trig_rise_detected\/q
Path End       : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 58813165p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -6060
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58827273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14108
-------------------------------------   ----- 
End-of-path arrival time (ps)           14108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_rise_detected\/clock_0           macrocell49         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:trig_rise_detected\/q       macrocell49     1250   1250  58809865  RISE       1
\Timer_Echo:TimerUDB:trig_reg\/main_2            macrocell8      3622   4872  58809865  RISE       1
\Timer_Echo:TimerUDB:trig_reg\/q                 macrocell8      3350   8222  58809865  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell4   5886  14108  58813165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock                datapathcell4       0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Echo:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_Echo:TimerUDB:rstSts:stsreg\/clock
Path slack     : 58817716p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                             -500
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58832833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15117
-------------------------------------   ----- 
End-of-path arrival time (ps)           15117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/z0       datapathcell4    760    760  58816074  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell5      0    760  58816074  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell5   2740   3500  58816074  RISE       1
\Timer_Echo:TimerUDB:status_tc\/main_2         macrocell7      5364   8864  58817716  RISE       1
\Timer_Echo:TimerUDB:status_tc\/q              macrocell7      3350  12214  58817716  RISE       1
\Timer_Echo:TimerUDB:rstSts:stsreg\/status_0   statusicell2    2903  15117  58817716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:rstSts:stsreg\/clock                  statusicell2        0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 58817910p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -6060
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58827273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9363
-------------------------------------   ---- 
End-of-path arrival time (ps)           9363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4    760    760  58816074  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0    760  58816074  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2740   3500  58816074  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell5   5863   9363  58817910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock                datapathcell5       0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 58819374p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -6060
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58827273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7900
-------------------------------------   ---- 
End-of-path arrival time (ps)           7900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4    760    760  58816074  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0    760  58816074  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2740   3500  58816074  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell4   4400   7900  58819374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock                datapathcell4       0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Echo:TimerUDB:timer_enable\/main_6
Capture Clock  : \Timer_Echo:TimerUDB:timer_enable\/clock_0
Path slack     : 58820959p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8864
-------------------------------------   ---- 
End-of-path arrival time (ps)           8864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/z0       datapathcell4    760    760  58816074  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell5      0    760  58816074  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell5   2740   3500  58816074  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/main_6      macrocell46     5364   8864  58820959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/clock_0                 macrocell46         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Echo:TimerUDB:trig_disable\/main_5
Capture Clock  : \Timer_Echo:TimerUDB:trig_disable\/clock_0
Path slack     : 58820959p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8864
-------------------------------------   ---- 
End-of-path arrival time (ps)           8864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/z0       datapathcell4    760    760  58816074  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell5      0    760  58816074  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell5   2740   3500  58816074  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/main_5      macrocell47     5364   8864  58820959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/clock_0                 macrocell47         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_Echo:TimerUDB:run_mode\/main_0
Capture Clock  : \Timer_Echo:TimerUDB:run_mode\/clock_0
Path slack     : 58824306p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5517
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell2        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT     slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  58824306  RISE       1
\Timer_Echo:TimerUDB:run_mode\/main_0                     macrocell42    4307   5517  58824306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:run_mode\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_Echo:TimerUDB:trig_rise_detected\/main_2
Capture Clock  : \Timer_Echo:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 58824306p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5517
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell2        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT     slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  58824306  RISE       1
\Timer_Echo:TimerUDB:trig_rise_detected\/main_2           macrocell49    4307   5517  58824306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_rise_detected\/clock_0           macrocell49         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_Echo:TimerUDB:trig_fall_detected\/main_2
Capture Clock  : \Timer_Echo:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 58824306p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5517
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell2        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT     slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  58824306  RISE       1
\Timer_Echo:TimerUDB:trig_fall_detected\/main_2           macrocell50    4307   5517  58824306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_fall_detected\/clock_0           macrocell50         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:trig_rise_detected\/q
Path End       : \Timer_Echo:TimerUDB:trig_rise_detected\/main_5
Capture Clock  : \Timer_Echo:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 58824394p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5429
-------------------------------------   ---- 
End-of-path arrival time (ps)           5429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_rise_detected\/clock_0           macrocell49         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:trig_rise_detected\/q       macrocell49   1250   1250  58809865  RISE       1
\Timer_Echo:TimerUDB:trig_rise_detected\/main_5  macrocell49   4179   5429  58824394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_rise_detected\/clock_0           macrocell49         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:capture_last\/q
Path End       : \Timer_Echo:TimerUDB:trig_rise_detected\/main_4
Capture Clock  : \Timer_Echo:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 58824679p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5145
-------------------------------------   ---- 
End-of-path arrival time (ps)           5145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:capture_last\/clock_0                 macrocell41         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:capture_last\/q             macrocell41   1250   1250  58818876  RISE       1
\Timer_Echo:TimerUDB:trig_rise_detected\/main_4  macrocell49   3895   5145  58824679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_rise_detected\/clock_0           macrocell49         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:capture_last\/q
Path End       : \Timer_Echo:TimerUDB:trig_fall_detected\/main_4
Capture Clock  : \Timer_Echo:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 58824679p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5145
-------------------------------------   ---- 
End-of-path arrival time (ps)           5145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:capture_last\/clock_0                 macrocell41         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:capture_last\/q             macrocell41   1250   1250  58818876  RISE       1
\Timer_Echo:TimerUDB:trig_fall_detected\/main_4  macrocell50   3895   5145  58824679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_fall_detected\/clock_0           macrocell50         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_Echo:TimerUDB:timer_enable\/main_2
Capture Clock  : \Timer_Echo:TimerUDB:timer_enable\/clock_0
Path slack     : 58824864p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4960
-------------------------------------   ---- 
End-of-path arrival time (ps)           4960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell2        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT     slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  58824306  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/main_2                 macrocell46    3750   4960  58824864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/clock_0                 macrocell46         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:trig_rise_detected\/q
Path End       : \Timer_Echo:TimerUDB:timer_enable\/main_8
Capture Clock  : \Timer_Echo:TimerUDB:timer_enable\/clock_0
Path slack     : 58824952p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4872
-------------------------------------   ---- 
End-of-path arrival time (ps)           4872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_rise_detected\/clock_0           macrocell49         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:trig_rise_detected\/q  macrocell49   1250   1250  58809865  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/main_8   macrocell46   3622   4872  58824952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/clock_0                 macrocell46         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:trig_rise_detected\/q
Path End       : \Timer_Echo:TimerUDB:trig_disable\/main_7
Capture Clock  : \Timer_Echo:TimerUDB:trig_disable\/clock_0
Path slack     : 58824952p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4872
-------------------------------------   ---- 
End-of-path arrival time (ps)           4872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_rise_detected\/clock_0           macrocell49         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:trig_rise_detected\/q  macrocell49   1250   1250  58809865  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/main_7   macrocell47   3622   4872  58824952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/clock_0                 macrocell47         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : MODIN2_1/main_3
Capture Clock  : MODIN2_1/clock_0
Path slack     : 58825171p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4652
-------------------------------------   ---- 
End-of-path arrival time (ps)           4652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN2_0/q       macrocell44   1250   1250  58825171  RISE       1
MODIN2_1/main_3  macrocell43   3402   4652  58825171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell43         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN2_1/main_5
Capture Clock  : MODIN2_1/clock_0
Path slack     : 58825197p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4626
-------------------------------------   ---- 
End-of-path arrival time (ps)           4626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell2        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT     slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell2   1210   1210  58825197  RISE       1
MODIN2_1/main_5                                           macrocell43    3416   4626  58825197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell43         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : MODIN2_0/main_2
Capture Clock  : MODIN2_0/clock_0
Path slack     : 58825342p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4482
-------------------------------------   ---- 
End-of-path arrival time (ps)           4482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell43         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN2_1/q       macrocell43   1250   1250  58825342  RISE       1
MODIN2_0/main_2  macrocell44   3232   4482  58825342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : \Timer_Echo:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \Timer_Echo:TimerUDB:capt_int_temp\/clock_0
Path slack     : 58825342p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4482
-------------------------------------   ---- 
End-of-path arrival time (ps)           4482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell43         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN2_1/q                                  macrocell43   1250   1250  58825342  RISE       1
\Timer_Echo:TimerUDB:capt_int_temp\/main_2  macrocell45   3232   4482  58825342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:capt_int_temp\/clock_0                macrocell45         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN2_1/main_4
Capture Clock  : MODIN2_1/clock_0
Path slack     : 58825385p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4438
-------------------------------------   ---- 
End-of-path arrival time (ps)           4438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell2        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT     slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell2   1210   1210  58825385  RISE       1
MODIN2_1/main_4                                           macrocell43    3228   4438  58825385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell43         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer_Echo:TimerUDB:timer_enable\/main_3
Capture Clock  : \Timer_Echo:TimerUDB:timer_enable\/clock_0
Path slack     : 58825811p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4012
-------------------------------------   ---- 
End-of-path arrival time (ps)           4012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell2        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT     slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   1210   1210  58810725  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/main_3                 macrocell46    2802   4012  58825811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/clock_0                 macrocell46         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer_Echo:TimerUDB:trig_disable\/main_2
Capture Clock  : \Timer_Echo:TimerUDB:trig_disable\/clock_0
Path slack     : 58825811p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4012
-------------------------------------   ---- 
End-of-path arrival time (ps)           4012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell2        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT     slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   1210   1210  58810725  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/main_2                 macrocell47    2802   4012  58825811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/clock_0                 macrocell47         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer_Echo:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \Timer_Echo:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 58825813p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4010
-------------------------------------   ---- 
End-of-path arrival time (ps)           4010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell2        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT     slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   1210   1210  58810725  RISE       1
\Timer_Echo:TimerUDB:trig_rise_detected\/main_3           macrocell49    2800   4010  58825813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_rise_detected\/clock_0           macrocell49         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer_Echo:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \Timer_Echo:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 58825813p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4010
-------------------------------------   ---- 
End-of-path arrival time (ps)           4010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell2        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT     slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   1210   1210  58810725  RISE       1
\Timer_Echo:TimerUDB:trig_fall_detected\/main_3           macrocell50    2800   4010  58825813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_fall_detected\/clock_0           macrocell50         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:timer_enable\/q
Path End       : \Timer_Echo:TimerUDB:timer_enable\/main_4
Capture Clock  : \Timer_Echo:TimerUDB:timer_enable\/clock_0
Path slack     : 58825930p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3893
-------------------------------------   ---- 
End-of-path arrival time (ps)           3893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/clock_0                 macrocell46         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:timer_enable\/q       macrocell46   1250   1250  58810844  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/main_4  macrocell46   2643   3893  58825930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/clock_0                 macrocell46         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:timer_enable\/q
Path End       : \Timer_Echo:TimerUDB:trig_disable\/main_3
Capture Clock  : \Timer_Echo:TimerUDB:trig_disable\/clock_0
Path slack     : 58825930p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3893
-------------------------------------   ---- 
End-of-path arrival time (ps)           3893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/clock_0                 macrocell46         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:timer_enable\/q       macrocell46   1250   1250  58810844  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/main_3  macrocell47   2643   3893  58825930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/clock_0                 macrocell47         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : MODIN2_0/main_3
Capture Clock  : MODIN2_0/clock_0
Path slack     : 58825962p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN2_0/q       macrocell44   1250   1250  58825171  RISE       1
MODIN2_0/main_3  macrocell44   2612   3862  58825962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : \Timer_Echo:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \Timer_Echo:TimerUDB:capt_int_temp\/clock_0
Path slack     : 58825962p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN2_0/q                                  macrocell44   1250   1250  58825171  RISE       1
\Timer_Echo:TimerUDB:capt_int_temp\/main_3  macrocell45   2612   3862  58825962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:capt_int_temp\/clock_0                macrocell45         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN2_0/main_5
Capture Clock  : MODIN2_0/clock_0
Path slack     : 58825964p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell2        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT     slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell2   1210   1210  58825197  RISE       1
MODIN2_0/main_5                                           macrocell44    2649   3859  58825964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer_Echo:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \Timer_Echo:TimerUDB:capt_int_temp\/clock_0
Path slack     : 58825964p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell2        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT     slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell2   1210   1210  58825197  RISE       1
\Timer_Echo:TimerUDB:capt_int_temp\/main_5                macrocell45    2649   3859  58825964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:capt_int_temp\/clock_0                macrocell45         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : MODIN2_1/main_2
Capture Clock  : MODIN2_1/clock_0
Path slack     : 58826257p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell43         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN2_1/q       macrocell43   1250   1250  58825342  RISE       1
MODIN2_1/main_2  macrocell43   2316   3566  58826257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell43         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:trig_disable\/q
Path End       : \Timer_Echo:TimerUDB:timer_enable\/main_7
Capture Clock  : \Timer_Echo:TimerUDB:timer_enable\/clock_0
Path slack     : 58826259p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/clock_0                 macrocell47         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:trig_disable\/q       macrocell47   1250   1250  58826259  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/main_7  macrocell46   2314   3564  58826259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/clock_0                 macrocell46         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:trig_disable\/q
Path End       : \Timer_Echo:TimerUDB:trig_disable\/main_6
Capture Clock  : \Timer_Echo:TimerUDB:trig_disable\/clock_0
Path slack     : 58826259p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/clock_0                 macrocell47         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:trig_disable\/q       macrocell47   1250   1250  58826259  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/main_6  macrocell47   2314   3564  58826259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/clock_0                 macrocell47         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:trig_fall_detected\/q
Path End       : \Timer_Echo:TimerUDB:trig_fall_detected\/main_5
Capture Clock  : \Timer_Echo:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 58826266p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_fall_detected\/clock_0           macrocell50         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:trig_fall_detected\/q       macrocell50   1250   1250  58826266  RISE       1
\Timer_Echo:TimerUDB:trig_fall_detected\/main_5  macrocell50   2308   3558  58826266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_fall_detected\/clock_0           macrocell50         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:run_mode\/q
Path End       : \Timer_Echo:TimerUDB:timer_enable\/main_5
Capture Clock  : \Timer_Echo:TimerUDB:timer_enable\/clock_0
Path slack     : 58826288p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3535
-------------------------------------   ---- 
End-of-path arrival time (ps)           3535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:run_mode\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:run_mode\/q           macrocell42   1250   1250  58823045  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/main_5  macrocell46   2285   3535  58826288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/clock_0                 macrocell46         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:run_mode\/q
Path End       : \Timer_Echo:TimerUDB:trig_disable\/main_4
Capture Clock  : \Timer_Echo:TimerUDB:trig_disable\/clock_0
Path slack     : 58826288p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3535
-------------------------------------   ---- 
End-of-path arrival time (ps)           3535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:run_mode\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:run_mode\/q           macrocell42   1250   1250  58823045  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/main_4  macrocell47   2285   3535  58826288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/clock_0                 macrocell47         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN2_0/main_4
Capture Clock  : MODIN2_0/clock_0
Path slack     : 58826303p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3520
-------------------------------------   ---- 
End-of-path arrival time (ps)           3520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell2        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT     slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell2   1210   1210  58825385  RISE       1
MODIN2_0/main_4                                           macrocell44    2310   3520  58826303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer_Echo:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \Timer_Echo:TimerUDB:capt_int_temp\/clock_0
Path slack     : 58826303p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3520
-------------------------------------   ---- 
End-of-path arrival time (ps)           3520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell2        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT     slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell2   1210   1210  58825385  RISE       1
\Timer_Echo:TimerUDB:capt_int_temp\/main_4                macrocell45    2310   3520  58826303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:capt_int_temp\/clock_0                macrocell45         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:capt_int_temp\/q
Path End       : \Timer_Echo:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Timer_Echo:TimerUDB:rstSts:stsreg\/clock
Path slack     : 58828687p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                             -500
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58832833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4146
-------------------------------------   ---- 
End-of-path arrival time (ps)           4146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:capt_int_temp\/clock_0                macrocell45         0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:capt_int_temp\/q         macrocell45    1250   1250  58828687  RISE       1
\Timer_Echo:TimerUDB:rstSts:stsreg\/status_1  statusicell2   2896   4146  58828687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:rstSts:stsreg\/clock                  statusicell2        0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999999984021p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_Seconds:R#1 vs. Clock_Seconds:R#2)   1000000000000
- Setup time                                                       -4230
--------------------------------------------------------   ------------- 
End-of-path required time (ps)                              999999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11749
-------------------------------------   ----- 
End-of-path arrival time (ps)           11749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                              model name      delay     AT         slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------------  ----  ------
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/z0         datapathcell14    760    760  999999984021  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell15      0    760  999999984021  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell15   2740   3500  999999984021  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell14   3119   6619  999999984021  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell14   5130  11749  999999984021  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/ci         datapathcell15      0  11749  999999984021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/clock           datapathcell15      0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Avoidance:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_Avoidance:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_Avoidance:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999999985976p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_Seconds:R#1 vs. Clock_Seconds:R#2)   1000000000000
- Setup time                                                        -500
--------------------------------------------------------   ------------- 
End-of-path required time (ps)                              999999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13524
-------------------------------------   ----- 
End-of-path arrival time (ps)           13524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Avoidance:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell8        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT         slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  ------------  ----  ------
\Timer_Avoidance:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell8   1210   1210  999999984534  RISE       1
\Timer_Avoidance:TimerUDB:status_tc\/main_0                    macrocell27    6694   7904  999999985976  RISE       1
\Timer_Avoidance:TimerUDB:status_tc\/q                         macrocell27    3350  11254  999999985976  RISE       1
\Timer_Avoidance:TimerUDB:rstSts:stsreg\/status_0              statusicell9   2269  13524  999999985976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Avoidance:TimerUDB:rstSts:stsreg\/clock             statusicell9        0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Avoidance:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999999986049p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_Seconds:R#1 vs. Clock_Seconds:R#2)   1000000000000
- Setup time                                                       -6060
--------------------------------------------------------   ------------- 
End-of-path required time (ps)                              999999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7891
-------------------------------------   ---- 
End-of-path arrival time (ps)           7891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Avoidance:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell8        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT         slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ------------  ----  ------
\Timer_Avoidance:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell8     1210   1210  999999984534  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell15   6681   7891  999999986049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/clock           datapathcell15      0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999999987317p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_Seconds:R#1 vs. Clock_Seconds:R#2)   1000000000000
- Setup time                                                       -6060
--------------------------------------------------------   ------------- 
End-of-path required time (ps)                              999999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6623
-------------------------------------   ---- 
End-of-path arrival time (ps)           6623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                              model name      delay     AT         slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------------  ----  ------
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/z0         datapathcell14    760    760  999999984021  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell15      0    760  999999984021  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell15   2740   3500  999999984021  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell15   3123   6623  999999987317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/clock           datapathcell15      0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999999987321p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_Seconds:R#1 vs. Clock_Seconds:R#2)   1000000000000
- Setup time                                                       -6060
--------------------------------------------------------   ------------- 
End-of-path required time (ps)                              999999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6619
-------------------------------------   ---- 
End-of-path arrival time (ps)           6619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                              model name      delay     AT         slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------------  ----  ------
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/z0         datapathcell14    760    760  999999984021  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell15      0    760  999999984021  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell15   2740   3500  999999984021  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell14   3119   6619  999999987321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/clock           datapathcell14      0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Avoidance:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999999987834p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_Seconds:R#1 vs. Clock_Seconds:R#2)   1000000000000
- Setup time                                                       -6060
--------------------------------------------------------   ------------- 
End-of-path required time (ps)                              999999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6106
-------------------------------------   ---- 
End-of-path arrival time (ps)           6106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Avoidance:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell8        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT         slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ------------  ----  ------
\Timer_Avoidance:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell8     1210   1210  999999984534  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell14   4896   6106  999999987834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/clock           datapathcell14      0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

