The IP Catalog has been reloaded.
Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
CoreGen has not been configured with any user repositories.
CoreGen has been configured with the following Xilinx repositories:
 - '/afs/cern.ch/project/parc/elec/xilinx131/ISE_DS/ISE/coregen/'
[xil_index.xml]
The IP Catalog has been reloaded.
Opening project file
/afs/cern.ch/eng/eda/cds_users/gfernand/projects/tdc/src/ip_cores/mem_core/circu
lar_buffer_coregen.cgp.
Customize and GenerateINFO:sim:927 - Generating component instance 'blk_mem_gen_v6_1' of
   'xilinx.com:ip:blk_mem_gen:6.1' from
   '/afs/cern.ch/project/parc/elec/xilinx131/ISE_DS/ISE/coregen/ip/xilinx/primar
   y/com/xilinx/ip/blk_mem_gen_v6_1/component.xml'.
Executing Tcl generator...
Finished executing Tcl generator.
Executing Tcl generator...
INFO:sim - Resolving generics for 'blk_mem_gen_v6_2'...
INFO:sim - Applying external generics to 'blk_mem_gen_v6_2'...
Finished executing Tcl generator.
Executing Tcl generator...
INFO:sim - Delivering associated files for 'blk_mem_gen_v6_2'...
Finished executing Tcl generator.
Executing Tcl generator...
INFO:sim - Delivering EJava files for 'blk_mem_gen_v6_2'...
Finished executing Tcl generator.
Executing Tcl generator...
INFO:sim - Generating implementation netlist for 'blk_mem_gen_v6_2'...
INFO:sim - Pre-processing HDL files for 'blk_mem_gen_v6_2'...
Finished executing Tcl generator.
Executing Tcl generator...
Finished executing Tcl generator.
Executing Tcl generator...
Finished executing Tcl generator.
Executing Tcl generator...
INFO:sim - Writing VHO instantiation template for 'blk_mem_gen_v6_2'...
Finished executing Tcl generator.
Executing Tcl generator...
INFO:sim - Writing VHDL behavioral simulation model for 'blk_mem_gen_v6_2'...
Finished executing Tcl generator.
Generating metadata file...
Finished generating metadata file.
Generating ISE project...
Finished generating ISE project.Generating README file...
Finished generating README file.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Launching README viewer...
Launched README viewer.
Moving files to output directory...
Finished moving files to output directory
Saved options for project 'circular_buffer_coregen'.
