file copy -force $CL_DIR/design/hls_accel/HPCC_FPGA/STREAM/hls.vh $TARGET_DIR
file copy -force $CL_DIR/design/hls_accel/HPCC_FPGA/STREAM/hdl/verilog/calc_0_buffer1.v $TARGET_DIR
file copy -force $CL_DIR/design/hls_accel/HPCC_FPGA/STREAM/hdl/verilog/calc_0_control_s_axi.v $TARGET_DIR
file copy -force $CL_DIR/design/hls_accel/HPCC_FPGA/STREAM/hdl/verilog/calc_0_fadd_32ns_32ns_32_7_full_dsp_1.v $TARGET_DIR
file copy -force $CL_DIR/design/hls_accel/HPCC_FPGA/STREAM/hdl/verilog/calc_0_fmul_32ns_32ns_32_4_max_dsp_1.v $TARGET_DIR
file copy -force $CL_DIR/design/hls_accel/HPCC_FPGA/STREAM/hdl/verilog/calc_0_gmem_m_axi.v $TARGET_DIR
file copy -force $CL_DIR/design/hls_accel/HPCC_FPGA/STREAM/hdl/verilog/calc_0.v $TARGET_DIR
