`timescale 1ns / 1ps

module RF (
    input  wire         clk,

    input  wire [ 4:0]  rR1,
    input  wire [ 4:0]  rR2,
    input  wire [ 4:0]  wR,
    input  wire [31:0]  wD,
    input  wire         we,
    
    output wire [31:0]  rD1,
    output wire [31:0]  rD2,
    output wire [31:0]  rD3
);
    
    reg [31:0] regs [1:31];

    assign rD1 = (rR1 == 0) ? 0 : regs[rR1];
    assign rD2 = (rR2 == 0) ? 0 : regs[rR2];
    assign rD3 = (wR  == 0) ? 0 : regs[wR ];
    
    always @(posedge clk) begin
        if (we && (wR != 5'h0)) regs[wR] <= wD;
    end
    
endmodule
