DSCH3
VERSION 4/11/2016 7:01:31 PM
BB(-450,2380,265,2820)
SYM  #Ccell
BB(175,2460,215,2490)
TITLE 185 2453  #C
MODEL 6000
PROP                                                                                                                                    
REC(180,2465,30,20,r)
VIS 5
PIN(175,2480,0.000,0.000)xi
PIN(175,2470,0.000,0.000)xi_1
PIN(215,2480,0.060,0.770)D
PIN(215,2470,0.060,1.120)H
LIG(175,2480,180,2480)
LIG(175,2470,180,2470)
LIG(210,2480,215,2480)
LIG(210,2470,215,2470)
LIG(180,2465,180,2485)
LIG(180,2465,210,2465)
LIG(210,2465,210,2485)
LIG(210,2485,180,2485)
VLG   module Ccell( xi,xi_1,D,H);
VLG    input xi,xi_1;
VLG    output D,H;
VLG    wire w5,;
VLG    xor #(16) xor2_1(H,xi,xi_1);
VLG    not #(10) inv_2(w5,xi_1);
VLG    and #(16) and2_3(D,xi,w5);
VLG   endmodule
FSYM
SYM  #Bcell
BB(65,2460,105,2520)
TITLE 75 2453  #B
MODEL 6000
PROP                                                                                                                                    
REC(70,2465,30,50,r)
VIS 5
PIN(65,2500,0.000,0.000)b
PIN(65,2470,0.000,0.000)H
PIN(65,2490,0.000,0.000)c
PIN(65,2510,0.000,0.000)a
PIN(65,2480,0.000,0.000)D
PIN(105,2470,0.060,0.070)sum
PIN(105,2500,0.060,0.280)Carry
PIN(105,2480,0.060,0.070)Hout
PIN(105,2490,0.060,0.070)Dout
LIG(65,2500,70,2500)
LIG(65,2470,70,2470)
LIG(65,2490,70,2490)
LIG(65,2510,70,2510)
LIG(65,2480,70,2480)
LIG(100,2470,105,2470)
LIG(100,2500,105,2500)
LIG(100,2480,105,2480)
LIG(100,2490,105,2490)
LIG(70,2465,70,2515)
LIG(70,2465,100,2465)
LIG(100,2465,100,2515)
LIG(100,2515,70,2515)
VLG   module Bcell( b,H,c,a,D,sum,Carry,Hout,
VLG    Dout);
VLG    input b,H,c,a,D;
VLG    output sum,Carry,Hout,Dout;
VLG    wire w4,w6,w7,w11,w12,w13,w14,w16;
VLG    wire w18,;
VLG    and #(16) and2_1(w4,H,b);
VLG    and #(16) and2_2(w6,c,H);
VLG    xor #(16) xor2_3(w7,w4,w6);
VLG    xor #(16) xor2_4(sum,w7,a);
VLG    xor #(16) xor2_5(w11,a,D);
VLG    or #(16) or2_6(w12,c,b);
VLG    and #(16) and2_7(w13,w12,w11);
VLG    and #(16) and2_8(w14,b,c);
VLG    or #(16) or2_9(Carry,w13,w14);
VLG    not #(10) inv_10(w16,H);
VLG    not #(10) inv_11(Hout,w16);
VLG    not #(10) inv_12(w18,D);
VLG    not #(10) inv_13(Dout,w18);
VLG   endmodule
FSYM
SYM  #vss
BB(150,2472,160,2480)
TITLE 154 2477  #vss
MODEL 0
PROP                                                                                                                                    
REC(150,2470,0,0,b)
VIS 0
PIN(155,2470,0.000,0.000)vss
LIG(155,2470,155,2475)
LIG(150,2475,160,2475)
LIG(150,2478,152,2475)
LIG(152,2478,154,2475)
LIG(154,2478,156,2475)
LIG(156,2478,158,2475)
FSYM
SYM  #button
BB(151,2481,160,2489)
TITLE 155 2485  #x0
MODEL 59
PROP                                                                                                                                    
REC(152,2482,6,6,r)
VIS 1
PIN(160,2485,0.000,0.000)x0
LIG(159,2485,160,2485)
LIG(151,2489,151,2481)
LIG(159,2489,151,2489)
LIG(159,2481,159,2489)
LIG(151,2481,159,2481)
LIG(152,2488,152,2482)
LIG(158,2488,152,2488)
LIG(158,2482,158,2488)
LIG(152,2482,158,2482)
FSYM
SYM  #vss
BB(45,2487,55,2495)
TITLE 49 2492  #vss
MODEL 0
PROP                                                                                                                                    
REC(45,2485,0,0,b)
VIS 0
PIN(50,2485,0.000,0.000)vss
LIG(50,2485,50,2490)
LIG(45,2490,55,2490)
LIG(45,2493,47,2490)
LIG(47,2493,49,2490)
LIG(49,2493,51,2490)
LIG(51,2493,53,2490)
FSYM
SYM  #button
BB(46,2496,55,2504)
TITLE 50 2500  #yo
MODEL 59
PROP                                                                                                                                    
REC(47,2497,6,6,r)
VIS 1
PIN(55,2500,0.000,0.000)yo
LIG(54,2500,55,2500)
LIG(46,2504,46,2496)
LIG(54,2504,46,2504)
LIG(54,2496,54,2504)
LIG(46,2496,54,2496)
LIG(47,2503,47,2497)
LIG(53,2503,47,2503)
LIG(53,2497,53,2503)
LIG(47,2497,53,2497)
FSYM
SYM  #vss
BB(45,2512,55,2520)
TITLE 49 2517  #vss
MODEL 0
PROP                                                                                                                                    
REC(45,2510,0,0,b)
VIS 0
PIN(50,2510,0.000,0.000)vss
LIG(50,2510,50,2515)
LIG(45,2515,55,2515)
LIG(45,2518,47,2515)
LIG(47,2518,49,2515)
LIG(49,2518,51,2515)
LIG(51,2518,53,2515)
FSYM
SYM  #Bcell
BB(-55,2445,-15,2505)
TITLE -45 2438  #B
MODEL 6000
PROP                                                                                                                                    
REC(-50,2450,30,50,r)
VIS 5
PIN(-55,2485,0.000,0.000)b
PIN(-55,2455,0.000,0.000)H
PIN(-55,2475,0.000,0.000)c
PIN(-55,2495,0.000,0.000)a
PIN(-55,2465,0.000,0.000)D
PIN(-15,2455,0.060,0.210)sum
PIN(-15,2485,0.060,0.280)Carry
PIN(-15,2465,0.060,0.070)Hout
PIN(-15,2475,0.060,0.070)Dout
LIG(-55,2485,-50,2485)
LIG(-55,2455,-50,2455)
LIG(-55,2475,-50,2475)
LIG(-55,2495,-50,2495)
LIG(-55,2465,-50,2465)
LIG(-20,2455,-15,2455)
LIG(-20,2485,-15,2485)
LIG(-20,2465,-15,2465)
LIG(-20,2475,-15,2475)
LIG(-50,2450,-50,2500)
LIG(-50,2450,-20,2450)
LIG(-20,2450,-20,2500)
LIG(-20,2500,-50,2500)
VLG   module Bcell( b,H,c,a,D,sum,Carry,Hout,
VLG    Dout);
VLG    input b,H,c,a,D;
VLG    output sum,Carry,Hout,Dout;
VLG    wire w4,w6,w7,w11,w12,w13,w14,w16;
VLG    wire w18,;
VLG    and #(16) and2_1(w4,H,b);
VLG    and #(16) and2_2(w6,c,H);
VLG    xor #(16) xor2_3(w7,w4,w6);
VLG    xor #(16) xor2_4(sum,w7,a);
VLG    xor #(16) xor2_5(w11,a,D);
VLG    or #(16) or2_6(w12,c,b);
VLG    and #(16) and2_7(w13,w12,w11);
VLG    and #(16) and2_8(w14,b,c);
VLG    or #(16) or2_9(Carry,w13,w14);
VLG    not #(10) inv_10(w16,H);
VLG    not #(10) inv_11(Hout,w16);
VLG    not #(10) inv_12(w18,D);
VLG    not #(10) inv_13(Dout,w18);
VLG   endmodule
FSYM
SYM  #vss
BB(-65,2507,-55,2515)
TITLE -61 2512  #vss
MODEL 0
PROP                                                                                                                                    
REC(-65,2505,0,0,b)
VIS 0
PIN(-60,2505,0.000,0.000)vss
LIG(-60,2505,-60,2510)
LIG(-65,2510,-55,2510)
LIG(-65,2513,-63,2510)
LIG(-63,2513,-61,2510)
LIG(-61,2513,-59,2510)
LIG(-59,2513,-57,2510)
FSYM
SYM  #Bcell
BB(-315,2605,-275,2665)
TITLE -305 2598  #B
MODEL 6000
PROP                                                                                                                                    
REC(-310,2610,30,50,r)
VIS 5
PIN(-315,2645,0.000,0.000)b
PIN(-315,2615,0.000,0.000)H
PIN(-315,2635,0.000,0.000)c
PIN(-315,2655,0.000,0.000)a
PIN(-315,2625,0.000,0.000)D
PIN(-275,2615,0.060,0.070)sum
PIN(-275,2645,0.060,0.070)Carry
PIN(-275,2625,0.060,0.070)Hout
PIN(-275,2635,0.060,0.070)Dout
LIG(-315,2645,-310,2645)
LIG(-315,2615,-310,2615)
LIG(-315,2635,-310,2635)
LIG(-315,2655,-310,2655)
LIG(-315,2625,-310,2625)
LIG(-280,2615,-275,2615)
LIG(-280,2645,-275,2645)
LIG(-280,2625,-275,2625)
LIG(-280,2635,-275,2635)
LIG(-310,2610,-310,2660)
LIG(-310,2610,-280,2610)
LIG(-280,2610,-280,2660)
LIG(-280,2660,-310,2660)
VLG   module Bcell( b,H,c,a,D,sum,Carry,Hout,
VLG    Dout);
VLG    input b,H,c,a,D;
VLG    output sum,Carry,Hout,Dout;
VLG    wire w4,w6,w7,w11,w12,w13,w14,w16;
VLG    wire w18,;
VLG    and #(16) and2_1(w4,H,b);
VLG    and #(16) and2_2(w6,c,H);
VLG    xor #(16) xor2_3(w7,w4,w6);
VLG    xor #(16) xor2_4(sum,w7,a);
VLG    xor #(16) xor2_5(w11,a,D);
VLG    or #(16) or2_6(w12,c,b);
VLG    and #(16) and2_7(w13,w12,w11);
VLG    and #(16) and2_8(w14,b,c);
VLG    or #(16) or2_9(Carry,w13,w14);
VLG    not #(10) inv_10(w16,H);
VLG    not #(10) inv_11(Hout,w16);
VLG    not #(10) inv_12(w18,D);
VLG    not #(10) inv_13(Dout,w18);
VLG   endmodule
FSYM
SYM  #Bcell
BB(-180,2450,-140,2510)
TITLE -170 2443  #B
MODEL 6000
PROP                                                                                                                                    
REC(-175,2455,30,50,r)
VIS 5
PIN(-180,2490,0.000,0.000)b
PIN(-180,2460,0.000,0.000)H
PIN(-180,2480,0.000,0.000)c
PIN(-180,2500,0.000,0.000)a
PIN(-180,2470,0.000,0.000)D
PIN(-140,2460,0.060,0.210)sum
PIN(-140,2490,0.060,0.490)Carry
PIN(-140,2470,0.060,0.070)Hout
PIN(-140,2480,0.060,0.070)Dout
LIG(-180,2490,-175,2490)
LIG(-180,2460,-175,2460)
LIG(-180,2480,-175,2480)
LIG(-180,2500,-175,2500)
LIG(-180,2470,-175,2470)
LIG(-145,2460,-140,2460)
LIG(-145,2490,-140,2490)
LIG(-145,2470,-140,2470)
LIG(-145,2480,-140,2480)
LIG(-175,2455,-175,2505)
LIG(-175,2455,-145,2455)
LIG(-145,2455,-145,2505)
LIG(-145,2505,-175,2505)
VLG   module Bcell( b,H,c,a,D,sum,Carry,Hout,
VLG    Dout);
VLG    input b,H,c,a,D;
VLG    output sum,Carry,Hout,Dout;
VLG    wire w4,w6,w7,w11,w12,w13,w14,w16;
VLG    wire w18,;
VLG    and #(16) and2_1(w4,H,b);
VLG    and #(16) and2_2(w6,c,H);
VLG    xor #(16) xor2_3(w7,w4,w6);
VLG    xor #(16) xor2_4(sum,w7,a);
VLG    xor #(16) xor2_5(w11,a,D);
VLG    or #(16) or2_6(w12,c,b);
VLG    and #(16) and2_7(w13,w12,w11);
VLG    and #(16) and2_8(w14,b,c);
VLG    or #(16) or2_9(Carry,w13,w14);
VLG    not #(10) inv_10(w16,H);
VLG    not #(10) inv_11(Hout,w16);
VLG    not #(10) inv_12(w18,D);
VLG    not #(10) inv_13(Dout,w18);
VLG   endmodule
FSYM
SYM  #button
BB(-84,2481,-75,2489)
TITLE -80 2485  #iy1
MODEL 59
PROP                                                                                                                                    
REC(-83,2482,6,6,r)
VIS 1
PIN(-75,2485,0.000,0.000)iy1
LIG(-76,2485,-75,2485)
LIG(-84,2489,-84,2481)
LIG(-76,2489,-84,2489)
LIG(-76,2481,-76,2489)
LIG(-84,2481,-76,2481)
LIG(-83,2488,-83,2482)
LIG(-77,2488,-83,2488)
LIG(-77,2482,-77,2488)
LIG(-83,2482,-77,2482)
FSYM
SYM  #vss
BB(-315,2502,-305,2510)
TITLE -311 2507  #vss
MODEL 0
PROP                                                                                                                                    
REC(-315,2500,0,0,b)
VIS 0
PIN(-310,2500,0.000,0.000)vss
LIG(-310,2500,-310,2505)
LIG(-315,2505,-305,2505)
LIG(-315,2508,-313,2505)
LIG(-313,2508,-311,2505)
LIG(-311,2508,-309,2505)
LIG(-309,2508,-307,2505)
FSYM
SYM  #Bcell
BB(-200,2605,-160,2665)
TITLE -190 2598  #B
MODEL 6000
PROP                                                                                                                                    
REC(-195,2610,30,50,r)
VIS 5
PIN(-200,2645,0.000,0.000)b
PIN(-200,2615,0.000,0.000)H
PIN(-200,2635,0.000,0.000)c
PIN(-200,2655,0.000,0.000)a
PIN(-200,2625,0.000,0.000)D
PIN(-160,2615,0.060,0.070)sum
PIN(-160,2645,0.060,0.070)Carry
PIN(-160,2625,0.060,0.070)Hout
PIN(-160,2635,0.060,0.070)Dout
LIG(-200,2645,-195,2645)
LIG(-200,2615,-195,2615)
LIG(-200,2635,-195,2635)
LIG(-200,2655,-195,2655)
LIG(-200,2625,-195,2625)
LIG(-165,2615,-160,2615)
LIG(-165,2645,-160,2645)
LIG(-165,2625,-160,2625)
LIG(-165,2635,-160,2635)
LIG(-195,2610,-195,2660)
LIG(-195,2610,-165,2610)
LIG(-165,2610,-165,2660)
LIG(-165,2660,-195,2660)
VLG   module Bcell( b,H,c,a,D,sum,Carry,Hout,
VLG    Dout);
VLG    input b,H,c,a,D;
VLG    output sum,Carry,Hout,Dout;
VLG    wire w4,w6,w7,w11,w12,w13,w14,w16;
VLG    wire w18,;
VLG    and #(16) and2_1(w4,H,b);
VLG    and #(16) and2_2(w6,c,H);
VLG    xor #(16) xor2_3(w7,w4,w6);
VLG    xor #(16) xor2_4(sum,w7,a);
VLG    xor #(16) xor2_5(w11,a,D);
VLG    or #(16) or2_6(w12,c,b);
VLG    and #(16) and2_7(w13,w12,w11);
VLG    and #(16) and2_8(w14,b,c);
VLG    or #(16) or2_9(Carry,w13,w14);
VLG    not #(10) inv_10(w16,H);
VLG    not #(10) inv_11(Hout,w16);
VLG    not #(10) inv_12(w18,D);
VLG    not #(10) inv_13(Dout,w18);
VLG   endmodule
FSYM
SYM  #Bcell
BB(-310,2445,-270,2505)
TITLE -300 2438  #B
MODEL 6000
PROP                                                                                                                                    
REC(-305,2450,30,50,r)
VIS 5
PIN(-310,2485,0.000,0.000)b
PIN(-310,2455,0.000,0.000)H
PIN(-310,2475,0.000,0.000)c
PIN(-310,2495,0.000,0.000)a
PIN(-310,2465,0.000,0.000)D
PIN(-270,2455,0.060,0.070)sum
PIN(-270,2485,0.060,0.280)Carry
PIN(-270,2465,0.060,0.070)Hout
PIN(-270,2475,0.060,0.070)Dout
LIG(-310,2485,-305,2485)
LIG(-310,2455,-305,2455)
LIG(-310,2475,-305,2475)
LIG(-310,2495,-305,2495)
LIG(-310,2465,-305,2465)
LIG(-275,2455,-270,2455)
LIG(-275,2485,-270,2485)
LIG(-275,2465,-270,2465)
LIG(-275,2475,-270,2475)
LIG(-305,2450,-305,2500)
LIG(-305,2450,-275,2450)
LIG(-275,2450,-275,2500)
LIG(-275,2500,-305,2500)
VLG module Bcell( b,H,c,a,D,sum,Carry,Hout,
VLG  Dout);
VLG  input b,H,c,a,D;
VLG  output sum,Carry,Hout,Dout;
VLG  wire w4,w6,w7,w11,w12,w13,w14,w16;
VLG  wire w18,;
VLG  and #(16) and2_1(w4,H,b);
VLG  and #(16) and2_2(w6,c,H);
VLG  xor #(16) xor2_3(w7,w4,w6);
VLG  xor #(16) xor2_4(sum,w7,a);
VLG  xor #(16) xor2_5(w11,a,D);
VLG  or #(16) or2_6(w12,c,b);
VLG  and #(16) and2_7(w13,w12,w11);
VLG  and #(16) and2_8(w14,b,c);
VLG  or #(16) or2_9(Carry,w13,w14);
VLG  not #(10) inv_10(w16,H);
VLG  not #(10) inv_11(Hout,w16);
VLG  not #(10) inv_12(w18,D);
VLG  not #(10) inv_13(Dout,w18);
VLG endmodule
FSYM
SYM  #Bcell
BB(-415,2445,-375,2505)
TITLE -405 2438  #B
MODEL 6000
PROP                                                                                                                                    
REC(-410,2450,30,50,r)
VIS 5
PIN(-415,2485,0.000,0.000)b
PIN(-415,2455,0.000,0.000)H
PIN(-415,2475,0.000,0.000)c
PIN(-415,2495,0.000,0.000)a
PIN(-415,2465,0.000,0.000)D
PIN(-375,2455,0.060,0.070)sum
PIN(-375,2485,0.060,0.070)Carry
PIN(-375,2465,0.060,0.070)Hout
PIN(-375,2475,0.060,0.070)Dout
LIG(-415,2485,-410,2485)
LIG(-415,2455,-410,2455)
LIG(-415,2475,-410,2475)
LIG(-415,2495,-410,2495)
LIG(-415,2465,-410,2465)
LIG(-380,2455,-375,2455)
LIG(-380,2485,-375,2485)
LIG(-380,2465,-375,2465)
LIG(-380,2475,-375,2475)
LIG(-410,2450,-410,2500)
LIG(-410,2450,-380,2450)
LIG(-380,2450,-380,2500)
LIG(-380,2500,-410,2500)
VLG   module Bcell( b,H,c,a,D,sum,Carry,Hout,
VLG    Dout);
VLG    input b,H,c,a,D;
VLG    output sum,Carry,Hout,Dout;
VLG    wire w4,w6,w7,w11,w12,w13,w14,w16;
VLG    wire w18,;
VLG    and #(16) and2_1(w4,H,b);
VLG    and #(16) and2_2(w6,c,H);
VLG    xor #(16) xor2_3(w7,w4,w6);
VLG    xor #(16) xor2_4(sum,w7,a);
VLG    xor #(16) xor2_5(w11,a,D);
VLG    or #(16) or2_6(w12,c,b);
VLG    and #(16) and2_7(w13,w12,w11);
VLG    and #(16) and2_8(w14,b,c);
VLG    or #(16) or2_9(Carry,w13,w14);
VLG    not #(10) inv_10(w16,H);
VLG    not #(10) inv_11(Hout,w16);
VLG    not #(10) inv_12(w18,D);
VLG    not #(10) inv_13(Dout,w18);
VLG   endmodule
FSYM
SYM  #vss
BB(-420,2507,-410,2515)
TITLE -416 2512  #vss
MODEL 0
PROP                                                                                                                                    
REC(-420,2505,0,0,b)
VIS 0
PIN(-415,2505,0.000,0.000)vss
LIG(-415,2505,-415,2510)
LIG(-420,2510,-410,2510)
LIG(-420,2513,-418,2510)
LIG(-418,2513,-416,2510)
LIG(-416,2513,-414,2510)
LIG(-414,2513,-412,2510)
FSYM
SYM  #Ccell
BB(190,2595,230,2625)
TITLE 200 2588  #C
MODEL 6000
PROP                                                                                                                                    
REC(195,2600,30,20,r)
VIS 5
PIN(190,2615,0.000,0.000)xi
PIN(190,2605,0.000,0.000)xi_1
PIN(230,2615,0.060,0.280)D
PIN(230,2605,0.060,0.420)H
LIG(190,2615,195,2615)
LIG(190,2605,195,2605)
LIG(225,2615,230,2615)
LIG(225,2605,230,2605)
LIG(195,2600,195,2620)
LIG(195,2600,225,2600)
LIG(225,2600,225,2620)
LIG(225,2620,195,2620)
VLG   module Ccell( xi,xi_1,D,H);
VLG    input xi,xi_1;
VLG    output D,H;
VLG    wire w5,;
VLG    xor #(16) xor2_1(H,xi,xi_1);
VLG    not #(10) inv_2(w5,xi_1);
VLG    and #(16) and2_3(D,xi,w5);
VLG   endmodule
FSYM
SYM  #Bcell
BB(-60,2600,-20,2660)
TITLE -50 2593  #B
MODEL 6000
PROP                                                                                                                                    
REC(-55,2605,30,50,r)
VIS 5
PIN(-60,2640,0.000,0.000)b
PIN(-60,2610,0.000,0.000)H
PIN(-60,2630,0.000,0.000)c
PIN(-60,2650,0.000,0.000)a
PIN(-60,2620,0.000,0.000)D
PIN(-20,2610,0.060,0.070)sum
PIN(-20,2640,0.060,0.210)Carry
PIN(-20,2620,0.060,0.000)Hout
PIN(-20,2630,0.060,0.070)Dout
LIG(-60,2640,-55,2640)
LIG(-60,2610,-55,2610)
LIG(-60,2630,-55,2630)
LIG(-60,2650,-55,2650)
LIG(-60,2620,-55,2620)
LIG(-25,2610,-20,2610)
LIG(-25,2640,-20,2640)
LIG(-25,2620,-20,2620)
LIG(-25,2630,-20,2630)
LIG(-55,2605,-55,2655)
LIG(-55,2605,-25,2605)
LIG(-25,2605,-25,2655)
LIG(-25,2655,-55,2655)
VLG   module Bcell( b,H,c,a,D,sum,Carry,Hout,
VLG    Dout);
VLG    input b,H,c,a,D;
VLG    output sum,Carry,Hout,Dout;
VLG    wire w4,w6,w7,w11,w12,w13,w14,w16;
VLG    wire w18,;
VLG    and #(16) and2_1(w4,H,b);
VLG    and #(16) and2_2(w6,c,H);
VLG    xor #(16) xor2_3(w7,w4,w6);
VLG    xor #(16) xor2_4(sum,w7,a);
VLG    xor #(16) xor2_5(w11,a,D);
VLG    or #(16) or2_6(w12,c,b);
VLG    and #(16) and2_7(w13,w12,w11);
VLG    and #(16) and2_8(w14,b,c);
VLG    or #(16) or2_9(Carry,w13,w14);
VLG    not #(10) inv_10(w16,H);
VLG    not #(10) inv_11(Hout,w16);
VLG    not #(10) inv_12(w18,D);
VLG    not #(10) inv_13(Dout,w18);
VLG   endmodule
FSYM
SYM  #button
BB(161,2611,170,2619)
TITLE 165 2615  #x1
MODEL 59
PROP                                                                                                                                    
REC(162,2612,6,6,r)
VIS 1
PIN(170,2615,0.000,0.000)x1
LIG(169,2615,170,2615)
LIG(161,2619,161,2611)
LIG(169,2619,161,2619)
LIG(169,2611,169,2619)
LIG(161,2611,169,2611)
LIG(162,2618,162,2612)
LIG(168,2618,162,2618)
LIG(168,2612,168,2618)
LIG(162,2612,168,2612)
FSYM
SYM  #vss
BB(-90,2632,-80,2640)
TITLE -86 2637  #vss
MODEL 0
PROP                                                                                                                                    
REC(-90,2630,0,0,b)
VIS 0
PIN(-85,2630,0.000,0.000)vss
LIG(-85,2630,-85,2635)
LIG(-90,2635,-80,2635)
LIG(-90,2638,-88,2635)
LIG(-88,2638,-86,2635)
LIG(-86,2638,-84,2635)
LIG(-84,2638,-82,2635)
FSYM
SYM  #button
BB(-209,2486,-200,2494)
TITLE -205 2490  #button5
MODEL 59
PROP                                                                                                                                   
REC(-208,2487,6,6,r)
VIS 1
PIN(-200,2490,0.000,0.000)in5
LIG(-201,2490,-200,2490)
LIG(-209,2494,-209,2486)
LIG(-201,2494,-209,2494)
LIG(-201,2486,-201,2494)
LIG(-209,2486,-201,2486)
LIG(-208,2493,-208,2487)
LIG(-202,2493,-208,2493)
LIG(-202,2487,-202,2493)
LIG(-208,2487,-202,2487)
FSYM
SYM  #vss
BB(-195,2502,-185,2510)
TITLE -191 2507  #vss
MODEL 0
PROP                                                                                                                                    
REC(-195,2500,0,0,b)
VIS 0
PIN(-190,2500,0.000,0.000)vss
LIG(-190,2500,-190,2505)
LIG(-195,2505,-185,2505)
LIG(-195,2508,-193,2505)
LIG(-193,2508,-191,2505)
LIG(-191,2508,-189,2505)
LIG(-189,2508,-187,2505)
FSYM
CNC(65 2465)
CNC(100 2450)
CNC(-55 2420)
CNC(50 2480)
CNC(-75 2400)
CNC(-55 2420)
CNC(-65 2485)
CNC(-195 2400)
CNC(-185 2420)
CNC(-245 2540)
CNC(165 2485)
CNC(-320 2400)
CNC(-330 2525)
CNC(60 2500)
CNC(-65 2575)
CNC(-80 2565)
CNC(-185 2420)
CNC(-185 2420)
CNC(-185 2420)
LIG(50,2510,65,2510)
LIG(55,2500,60,2500)
LIG(55,2490,65,2490)
LIG(-230,2820,-385,2820)
LIG(155,2470,175,2470)
LIG(160,2485,165,2485)
LIG(175,2480,175,2485)
LIG(215,2470,245,2470)
LIG(55,2485,55,2490)
LIG(245,2470,245,2450)
LIG(245,2450,100,2450)
LIG(65,2470,65,2465)
LIG(215,2480,255,2480)
LIG(255,2480,255,2440)
LIG(50,2485,55,2485)
LIG(255,2440,50,2440)
LIG(50,2440,50,2480)
LIG(65,2480,50,2480)
LIG(65,2465,70,2465)
LIG(65,2465,65,2450)
LIG(100,2450,100,2420)
LIG(100,2450,65,2450)
LIG(100,2420,-55,2420)
LIG(-310,2485,-320,2485)
LIG(-55,2455,-55,2420)
LIG(-225,2700,-225,2645)
LIG(50,2480,30,2480)
LIG(30,2400,30,2480)
LIG(-55,2475,-70,2475)
LIG(30,2400,-75,2400)
LIG(-75,2400,-75,2465)
LIG(-100,2700,-225,2700)
LIG(-245,2540,-245,2545)
LIG(105,2500,120,2500)
LIG(120,2500,120,2525)
LIG(-70,2525,-70,2475)
LIG(120,2525,-70,2525)
LIG(-60,2505,-55,2505)
LIG(-55,2505,-55,2495)
LIG(-75,2465,-55,2465)
LIG(-75,2400,-195,2400)
LIG(-195,2400,-195,2470)
LIG(-100,2495,-100,2700)
LIG(-15,2485,-15,2540)
LIG(-15,2540,-195,2540)
LIG(-65,2495,-100,2495)
LIG(-65,2485,-55,2485)
LIG(-75,2485,-65,2485)
LIG(-320,2515,-320,2485)
LIG(-65,2485,-65,2495)
LIG(-320,2515,-210,2515)
LIG(-225,2645,-200,2645)
LIG(-210,2635,-210,2690)
LIG(-185,2420,-55,2420)
LIG(-200,2635,-210,2635)
LIG(-310,2420,-310,2455)
LIG(-195,2400,-320,2400)
LIG(-320,2400,-320,2465)
LIG(-320,2465,-310,2465)
LIG(-140,2490,-140,2525)
LIG(-140,2525,-330,2525)
LIG(-330,2525,-330,2475)
LIG(-310,2475,-330,2475)
LIG(-210,2690,-5,2690)
LIG(-60,2650,-60,2680)
LIG(-415,2455,-415,2380)
LIG(-310,2495,-310,2500)
LIG(-415,2380,-185,2380)
LIG(-310,2420,-185,2420)
LIG(-245,2485,-245,2540)
LIG(-320,2400,-430,2400)
LIG(-430,2400,-430,2465)
LIG(-430,2465,-415,2465)
LIG(-5,2640,-5,2690)
LIG(-430,2540,-245,2540)
LIG(-430,2540,-430,2475)
LIG(-415,2475,-430,2475)
LIG(-330,2525,-450,2525)
LIG(-450,2525,-450,2485)
LIG(-450,2485,-415,2485)
LIG(-415,2495,-415,2505)
LIG(165,2485,165,2605)
LIG(165,2485,175,2485)
LIG(165,2605,190,2605)
LIG(170,2615,190,2615)
LIG(230,2605,255,2605)
LIG(255,2605,255,2575)
LIG(255,2575,-65,2575)
LIG(-65,2575,-65,2610)
LIG(-60,2610,-65,2610)
LIG(20,2680,-60,2680)
LIG(230,2615,265,2615)
LIG(265,2615,265,2565)
LIG(265,2565,-80,2565)
LIG(-80,2565,-80,2620)
LIG(-80,2620,-60,2620)
LIG(-85,2630,-60,2630)
LIG(60,2500,60,2665)
LIG(60,2500,65,2500)
LIG(60,2665,-70,2665)
LIG(-60,2640,-70,2640)
LIG(-70,2640,-70,2665)
LIG(20,2455,20,2680)
LIG(-15,2455,20,2455)
LIG(-185,2420,-185,2460)
LIG(-20,2640,-5,2640)
LIG(-140,2460,-110,2460)
LIG(-110,2460,-110,2675)
LIG(-110,2675,-200,2675)
LIG(-200,2655,-200,2675)
LIG(-65,2575,-205,2575)
LIG(-205,2575,-205,2615)
LIG(-205,2615,-200,2615)
LIG(-80,2565,-220,2565)
LIG(-220,2565,-220,2625)
LIG(-220,2625,-200,2625)
LIG(-185,2460,-175,2460)
LIG(-195,2470,-180,2470)
LIG(-180,2480,-195,2480)
LIG(-195,2480,-195,2540)
LIG(-210,2490,-180,2490)
LIG(-270,2485,-245,2485)
LIG(-190,2500,-180,2500)
LIG(-185,2380,-185,2420)
LIG(-210,2515,-210,2490)
FFIG E:\Computure Architecture Lab\dsch3\dsch3\threebythree.sch
