Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Oct 29 12:36:41 2023
| Host         : DESKTOP-0TSH46O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 222 register/latch pins with no clock driven by root clock pin: jtag_TCK (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 641 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 226 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.306        0.000                      0                  431        0.055        0.000                      0                  431        3.000        0.000                       0                   232  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk               {0.000 5.000}      10.000          100.000         
  clk_out_clk_wiz     {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz    {0.000 5.000}      10.000          100.000         
sys_clk_pin           {0.000 10.000}     20.000          50.000          
  clk_out_clk_wiz_1   {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out_clk_wiz          13.306        0.000                      0                  431        0.138        0.000                      0                  431        9.500        0.000                       0                   228  
  clkfbout_clk_wiz                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             8.000        0.000                       0                     1  
  clk_out_clk_wiz_1        33.308        0.000                      0                  431        0.138        0.000                      0                  431       19.500        0.000                       0                   228  
  clkfbout_clk_wiz_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_clk_wiz_1  clk_out_clk_wiz         13.306        0.000                      0                  431        0.055        0.000                      0                  431  
clk_out_clk_wiz    clk_out_clk_wiz_1       13.306        0.000                      0                  431        0.055        0.000                      0                  431  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz
  To Clock:  clk_out_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       13.306ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.306ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        6.288ns  (logic 0.980ns (15.584%)  route 5.308ns (84.416%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 18.545 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.882    -0.813    u_jtag_top/u_jtag_dm/rx/clk_out
    SLICE_X110Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDCE (Prop_fdce_C_Q)         0.456    -0.357 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/Q
                         net (fo=43, routed)          2.608     2.251    u_jtag_top/u_jtag_dm/rx/rx_data[39]
    SLICE_X106Y40        LUT6 (Prop_lut6_I0_O)        0.124     2.375 f  u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3/O
                         net (fo=9, routed)           0.607     2.982    u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3_n_0
    SLICE_X108Y39        LUT3 (Prop_lut3_I1_O)        0.124     3.106 f  u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2/O
                         net (fo=24, routed)          0.940     4.046    u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2_n_0
    SLICE_X106Y42        LUT6 (Prop_lut6_I3_O)        0.124     4.170 r  u_jtag_top/u_jtag_dm/rx/read_data[15]_i_2/O
                         net (fo=1, routed)           0.808     4.978    u_jtag_top/u_jtag_dm/rx/read_data[15]_i_2_n_0
    SLICE_X106Y43        LUT5 (Prop_lut5_I3_O)        0.152     5.130 r  u_jtag_top/u_jtag_dm/rx/read_data[15]_i_1/O
                         net (fo=1, routed)           0.346     5.476    u_jtag_top/u_jtag_dm/rx_n_43
    SLICE_X106Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    M19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.528    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    15.028 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    16.753    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.844 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.700    18.545    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X106Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[15]/C
                         clock pessimism              0.576    19.120    
                         clock uncertainty           -0.084    19.037    
    SLICE_X106Y43        FDCE (Setup_fdce_C_D)       -0.255    18.782    u_jtag_top/u_jtag_dm/read_data_reg[15]
  -------------------------------------------------------------------
                         required time                         18.782    
                         arrival time                          -5.476    
  -------------------------------------------------------------------
                         slack                                 13.306    

Slack (MET) :             13.688ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        6.116ns  (logic 0.952ns (15.567%)  route 5.164ns (84.433%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.882    -0.813    u_jtag_top/u_jtag_dm/rx/clk_out
    SLICE_X110Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDCE (Prop_fdce_C_Q)         0.456    -0.357 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/Q
                         net (fo=43, routed)          2.608     2.251    u_jtag_top/u_jtag_dm/rx/rx_data[39]
    SLICE_X106Y40        LUT6 (Prop_lut6_I0_O)        0.124     2.375 f  u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3/O
                         net (fo=9, routed)           0.607     2.982    u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3_n_0
    SLICE_X108Y39        LUT3 (Prop_lut3_I1_O)        0.124     3.106 f  u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2/O
                         net (fo=24, routed)          1.282     4.388    u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2_n_0
    SLICE_X103Y39        LUT6 (Prop_lut6_I3_O)        0.124     4.512 r  u_jtag_top/u_jtag_dm/rx/read_data[20]_i_2/O
                         net (fo=1, routed)           0.667     5.179    u_jtag_top/u_jtag_dm/rx/read_data[20]_i_2_n_0
    SLICE_X103Y39        LUT5 (Prop_lut5_I3_O)        0.124     5.303 r  u_jtag_top/u_jtag_dm/rx/read_data[20]_i_1/O
                         net (fo=1, routed)           0.000     5.303    u_jtag_top/u_jtag_dm/rx_n_38
    SLICE_X103Y39        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    M19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.528    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    15.028 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    16.753    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.844 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.623    18.468    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X103Y39        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[20]/C
                         clock pessimism              0.576    19.043    
                         clock uncertainty           -0.084    18.960    
    SLICE_X103Y39        FDCE (Setup_fdce_C_D)        0.031    18.991    u_jtag_top/u_jtag_dm/read_data_reg[20]
  -------------------------------------------------------------------
                         required time                         18.991    
                         arrival time                          -5.303    
  -------------------------------------------------------------------
                         slack                                 13.688    

Slack (MET) :             13.901ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        5.904ns  (logic 0.952ns (16.124%)  route 4.952ns (83.876%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.882    -0.813    u_jtag_top/u_jtag_dm/rx/clk_out
    SLICE_X110Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDCE (Prop_fdce_C_Q)         0.456    -0.357 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/Q
                         net (fo=43, routed)          2.608     2.251    u_jtag_top/u_jtag_dm/rx/rx_data[39]
    SLICE_X106Y40        LUT6 (Prop_lut6_I0_O)        0.124     2.375 f  u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3/O
                         net (fo=9, routed)           0.607     2.982    u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3_n_0
    SLICE_X108Y39        LUT3 (Prop_lut3_I1_O)        0.124     3.106 f  u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2/O
                         net (fo=24, routed)          1.143     4.249    u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2_n_0
    SLICE_X103Y40        LUT6 (Prop_lut6_I5_O)        0.124     4.373 r  u_jtag_top/u_jtag_dm/rx/read_data[24]_i_2/O
                         net (fo=1, routed)           0.595     4.968    u_jtag_top/u_jtag_dm/rx/read_data[24]_i_2_n_0
    SLICE_X105Y41        LUT6 (Prop_lut6_I0_O)        0.124     5.092 r  u_jtag_top/u_jtag_dm/rx/read_data[24]_i_1/O
                         net (fo=1, routed)           0.000     5.092    u_jtag_top/u_jtag_dm/rx_n_34
    SLICE_X105Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    M19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.528    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    15.028 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    16.753    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.844 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.625    18.470    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X105Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[24]/C
                         clock pessimism              0.576    19.045    
                         clock uncertainty           -0.084    18.962    
    SLICE_X105Y41        FDCE (Setup_fdce_C_D)        0.031    18.993    u_jtag_top/u_jtag_dm/read_data_reg[24]
  -------------------------------------------------------------------
                         required time                         18.993    
                         arrival time                          -5.092    
  -------------------------------------------------------------------
                         slack                                 13.901    

Slack (MET) :             13.912ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        5.895ns  (logic 0.952ns (16.150%)  route 4.943ns (83.850%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.882    -0.813    u_jtag_top/u_jtag_dm/rx/clk_out
    SLICE_X110Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDCE (Prop_fdce_C_Q)         0.456    -0.357 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/Q
                         net (fo=43, routed)          2.608     2.251    u_jtag_top/u_jtag_dm/rx/rx_data[39]
    SLICE_X106Y40        LUT6 (Prop_lut6_I0_O)        0.124     2.375 f  u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3/O
                         net (fo=9, routed)           0.607     2.982    u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3_n_0
    SLICE_X108Y39        LUT3 (Prop_lut3_I1_O)        0.124     3.106 f  u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2/O
                         net (fo=24, routed)          1.325     4.431    u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2_n_0
    SLICE_X103Y42        LUT6 (Prop_lut6_I3_O)        0.124     4.555 r  u_jtag_top/u_jtag_dm/rx/read_data[29]_i_2/O
                         net (fo=1, routed)           0.403     4.958    u_jtag_top/u_jtag_dm/rx/read_data[29]_i_2_n_0
    SLICE_X103Y43        LUT5 (Prop_lut5_I3_O)        0.124     5.082 r  u_jtag_top/u_jtag_dm/rx/read_data[29]_i_1/O
                         net (fo=1, routed)           0.000     5.082    u_jtag_top/u_jtag_dm/rx_n_29
    SLICE_X103Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    M19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.528    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    15.028 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    16.753    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.844 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.625    18.470    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X103Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[29]/C
                         clock pessimism              0.576    19.045    
                         clock uncertainty           -0.084    18.962    
    SLICE_X103Y43        FDCE (Setup_fdce_C_D)        0.032    18.994    u_jtag_top/u_jtag_dm/read_data_reg[29]
  -------------------------------------------------------------------
                         required time                         18.994    
                         arrival time                          -5.082    
  -------------------------------------------------------------------
                         slack                                 13.912    

Slack (MET) :             14.002ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        5.802ns  (logic 0.952ns (16.409%)  route 4.850ns (83.591%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.882    -0.813    u_jtag_top/u_jtag_dm/rx/clk_out
    SLICE_X110Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDCE (Prop_fdce_C_Q)         0.456    -0.357 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/Q
                         net (fo=43, routed)          2.608     2.251    u_jtag_top/u_jtag_dm/rx/rx_data[39]
    SLICE_X106Y40        LUT6 (Prop_lut6_I0_O)        0.124     2.375 f  u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3/O
                         net (fo=9, routed)           0.607     2.982    u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3_n_0
    SLICE_X108Y39        LUT3 (Prop_lut3_I1_O)        0.124     3.106 f  u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2/O
                         net (fo=24, routed)          0.838     3.944    u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2_n_0
    SLICE_X102Y42        LUT6 (Prop_lut6_I3_O)        0.124     4.068 r  u_jtag_top/u_jtag_dm/rx/read_data[23]_i_2/O
                         net (fo=1, routed)           0.797     4.865    u_jtag_top/u_jtag_dm/rx/read_data[23]_i_2_n_0
    SLICE_X103Y43        LUT5 (Prop_lut5_I3_O)        0.124     4.989 r  u_jtag_top/u_jtag_dm/rx/read_data[23]_i_1/O
                         net (fo=1, routed)           0.000     4.989    u_jtag_top/u_jtag_dm/rx_n_35
    SLICE_X103Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    M19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.528    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    15.028 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    16.753    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.844 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.625    18.470    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X103Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[23]/C
                         clock pessimism              0.576    19.045    
                         clock uncertainty           -0.084    18.962    
    SLICE_X103Y43        FDCE (Setup_fdce_C_D)        0.029    18.991    u_jtag_top/u_jtag_dm/read_data_reg[23]
  -------------------------------------------------------------------
                         required time                         18.991    
                         arrival time                          -4.989    
  -------------------------------------------------------------------
                         slack                                 14.002    

Slack (MET) :             14.002ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        5.803ns  (logic 0.952ns (16.406%)  route 4.851ns (83.594%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.882    -0.813    u_jtag_top/u_jtag_dm/rx/clk_out
    SLICE_X110Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDCE (Prop_fdce_C_Q)         0.456    -0.357 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/Q
                         net (fo=43, routed)          2.608     2.251    u_jtag_top/u_jtag_dm/rx/rx_data[39]
    SLICE_X106Y40        LUT6 (Prop_lut6_I0_O)        0.124     2.375 f  u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3/O
                         net (fo=9, routed)           0.607     2.982    u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3_n_0
    SLICE_X108Y39        LUT3 (Prop_lut3_I1_O)        0.124     3.106 f  u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2/O
                         net (fo=24, routed)          1.342     4.448    u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2_n_0
    SLICE_X102Y41        LUT6 (Prop_lut6_I3_O)        0.124     4.572 r  u_jtag_top/u_jtag_dm/rx/read_data[27]_i_2/O
                         net (fo=1, routed)           0.294     4.866    u_jtag_top/u_jtag_dm/rx/read_data[27]_i_2_n_0
    SLICE_X103Y43        LUT5 (Prop_lut5_I4_O)        0.124     4.990 r  u_jtag_top/u_jtag_dm/rx/read_data[27]_i_1/O
                         net (fo=1, routed)           0.000     4.990    u_jtag_top/u_jtag_dm/rx_n_31
    SLICE_X103Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    M19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.528    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    15.028 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    16.753    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.844 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.625    18.470    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X103Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[27]/C
                         clock pessimism              0.576    19.045    
                         clock uncertainty           -0.084    18.962    
    SLICE_X103Y43        FDCE (Setup_fdce_C_D)        0.031    18.993    u_jtag_top/u_jtag_dm/read_data_reg[27]
  -------------------------------------------------------------------
                         required time                         18.993    
                         arrival time                          -4.990    
  -------------------------------------------------------------------
                         slack                                 14.002    

Slack (MET) :             14.016ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        5.834ns  (logic 0.952ns (16.318%)  route 4.882ns (83.682%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 18.469 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.882    -0.813    u_jtag_top/u_jtag_dm/rx/clk_out
    SLICE_X110Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDCE (Prop_fdce_C_Q)         0.456    -0.357 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/Q
                         net (fo=43, routed)          2.608     2.251    u_jtag_top/u_jtag_dm/rx/rx_data[39]
    SLICE_X106Y40        LUT6 (Prop_lut6_I0_O)        0.124     2.375 f  u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3/O
                         net (fo=9, routed)           0.607     2.982    u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3_n_0
    SLICE_X108Y39        LUT3 (Prop_lut3_I1_O)        0.124     3.106 f  u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2/O
                         net (fo=24, routed)          1.073     4.179    u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2_n_0
    SLICE_X102Y39        LUT6 (Prop_lut6_I3_O)        0.124     4.303 r  u_jtag_top/u_jtag_dm/rx/read_data[21]_i_2/O
                         net (fo=1, routed)           0.594     4.897    u_jtag_top/u_jtag_dm/rx/read_data[21]_i_2_n_0
    SLICE_X102Y41        LUT5 (Prop_lut5_I3_O)        0.124     5.021 r  u_jtag_top/u_jtag_dm/rx/read_data[21]_i_1/O
                         net (fo=1, routed)           0.000     5.021    u_jtag_top/u_jtag_dm/rx_n_37
    SLICE_X102Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    M19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.528    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    15.028 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    16.753    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.844 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.624    18.469    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X102Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[21]/C
                         clock pessimism              0.576    19.044    
                         clock uncertainty           -0.084    18.961    
    SLICE_X102Y41        FDCE (Setup_fdce_C_D)        0.077    19.038    u_jtag_top/u_jtag_dm/read_data_reg[21]
  -------------------------------------------------------------------
                         required time                         19.038    
                         arrival time                          -5.021    
  -------------------------------------------------------------------
                         slack                                 14.016    

Slack (MET) :             14.022ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        5.832ns  (logic 0.952ns (16.324%)  route 4.880ns (83.676%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 18.469 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.882    -0.813    u_jtag_top/u_jtag_dm/rx/clk_out
    SLICE_X110Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDCE (Prop_fdce_C_Q)         0.456    -0.357 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/Q
                         net (fo=43, routed)          2.608     2.251    u_jtag_top/u_jtag_dm/rx/rx_data[39]
    SLICE_X106Y40        LUT6 (Prop_lut6_I0_O)        0.124     2.375 f  u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3/O
                         net (fo=9, routed)           0.607     2.982    u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3_n_0
    SLICE_X108Y39        LUT3 (Prop_lut3_I1_O)        0.124     3.106 f  u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2/O
                         net (fo=24, routed)          1.073     4.179    u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2_n_0
    SLICE_X102Y39        LUT6 (Prop_lut6_I3_O)        0.124     4.303 r  u_jtag_top/u_jtag_dm/rx/read_data[30]_i_2/O
                         net (fo=1, routed)           0.592     4.895    u_jtag_top/u_jtag_dm/rx/read_data[30]_i_2_n_0
    SLICE_X102Y41        LUT5 (Prop_lut5_I3_O)        0.124     5.019 r  u_jtag_top/u_jtag_dm/rx/read_data[30]_i_1/O
                         net (fo=1, routed)           0.000     5.019    u_jtag_top/u_jtag_dm/rx_n_28
    SLICE_X102Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    M19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.528    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    15.028 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    16.753    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.844 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.624    18.469    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X102Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[30]/C
                         clock pessimism              0.576    19.044    
                         clock uncertainty           -0.084    18.961    
    SLICE_X102Y41        FDCE (Setup_fdce_C_D)        0.081    19.042    u_jtag_top/u_jtag_dm/read_data_reg[30]
  -------------------------------------------------------------------
                         required time                         19.042    
                         arrival time                          -5.019    
  -------------------------------------------------------------------
                         slack                                 14.022    

Slack (MET) :             14.054ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        5.749ns  (logic 0.952ns (16.560%)  route 4.797ns (83.440%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 18.469 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.882    -0.813    u_jtag_top/u_jtag_dm/rx/clk_out
    SLICE_X110Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDCE (Prop_fdce_C_Q)         0.456    -0.357 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/Q
                         net (fo=43, routed)          2.608     2.251    u_jtag_top/u_jtag_dm/rx/rx_data[39]
    SLICE_X106Y40        LUT6 (Prop_lut6_I0_O)        0.124     2.375 f  u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3/O
                         net (fo=9, routed)           0.607     2.982    u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3_n_0
    SLICE_X108Y39        LUT3 (Prop_lut3_I1_O)        0.124     3.106 f  u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2/O
                         net (fo=24, routed)          1.145     4.251    u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2_n_0
    SLICE_X103Y40        LUT6 (Prop_lut6_I3_O)        0.124     4.375 r  u_jtag_top/u_jtag_dm/rx/read_data[26]_i_2/O
                         net (fo=1, routed)           0.437     4.812    u_jtag_top/u_jtag_dm/rx/read_data[26]_i_2_n_0
    SLICE_X103Y41        LUT5 (Prop_lut5_I3_O)        0.124     4.936 r  u_jtag_top/u_jtag_dm/rx/read_data[26]_i_1/O
                         net (fo=1, routed)           0.000     4.936    u_jtag_top/u_jtag_dm/rx_n_32
    SLICE_X103Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    M19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.528    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    15.028 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    16.753    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.844 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.624    18.469    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X103Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[26]/C
                         clock pessimism              0.576    19.044    
                         clock uncertainty           -0.084    18.961    
    SLICE_X103Y41        FDCE (Setup_fdce_C_D)        0.029    18.990    u_jtag_top/u_jtag_dm/read_data_reg[26]
  -------------------------------------------------------------------
                         required time                         18.990    
                         arrival time                          -4.936    
  -------------------------------------------------------------------
                         slack                                 14.054    

Slack (MET) :             14.120ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        5.685ns  (logic 0.952ns (16.746%)  route 4.733ns (83.254%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.882    -0.813    u_jtag_top/u_jtag_dm/rx/clk_out
    SLICE_X110Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDCE (Prop_fdce_C_Q)         0.456    -0.357 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/Q
                         net (fo=43, routed)          2.608     2.251    u_jtag_top/u_jtag_dm/rx/rx_data[39]
    SLICE_X106Y40        LUT6 (Prop_lut6_I0_O)        0.124     2.375 f  u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3/O
                         net (fo=9, routed)           0.607     2.982    u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3_n_0
    SLICE_X108Y39        LUT3 (Prop_lut3_I1_O)        0.124     3.106 f  u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2/O
                         net (fo=24, routed)          1.088     4.194    u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2_n_0
    SLICE_X103Y41        LUT6 (Prop_lut6_I3_O)        0.124     4.318 r  u_jtag_top/u_jtag_dm/rx/read_data[28]_i_2/O
                         net (fo=1, routed)           0.430     4.748    u_jtag_top/u_jtag_dm/rx/read_data[28]_i_2_n_0
    SLICE_X103Y43        LUT5 (Prop_lut5_I3_O)        0.124     4.872 r  u_jtag_top/u_jtag_dm/rx/read_data[28]_i_1/O
                         net (fo=1, routed)           0.000     4.872    u_jtag_top/u_jtag_dm/rx_n_30
    SLICE_X103Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    M19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.528    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    15.028 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    16.753    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.844 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.625    18.470    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X103Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[28]/C
                         clock pessimism              0.576    19.045    
                         clock uncertainty           -0.084    18.962    
    SLICE_X103Y43        FDCE (Setup_fdce_C_D)        0.031    18.993    u_jtag_top/u_jtag_dm/read_data_reg[28]
  -------------------------------------------------------------------
                         required time                         18.993    
                         arrival time                          -4.872    
  -------------------------------------------------------------------
                         slack                                 14.120    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dmcontrol_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.640    -0.604    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X107Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/dmcontrol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y41        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  u_jtag_top/u_jtag_dm/dmcontrol_reg[1]/Q
                         net (fo=1, routed)           0.057    -0.406    u_jtag_top/u_jtag_dm/rx/dmcontrol_reg[31][1]
    SLICE_X106Y41        LUT6 (Prop_lut6_I3_O)        0.045    -0.361 r  u_jtag_top/u_jtag_dm/rx/read_data[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.361    u_jtag_top/u_jtag_dm/rx_n_57
    SLICE_X106Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.911    -0.843    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X106Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[1]/C
                         clock pessimism              0.252    -0.591    
    SLICE_X106Y41        FDCE (Hold_fdce_C_D)         0.092    -0.499    u_jtag_top/u_jtag_dm/read_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/data0_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.613    -0.631    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X104Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y41        FDCE (Prop_fdce_C_Q)         0.164    -0.467 r  u_jtag_top/u_jtag_dm/data0_reg[24]/Q
                         net (fo=1, routed)           0.049    -0.418    u_jtag_top/u_jtag_dm/rx/data0_reg[31]_0[24]
    SLICE_X105Y41        LUT6 (Prop_lut6_I4_O)        0.045    -0.373 r  u_jtag_top/u_jtag_dm/rx/read_data[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.373    u_jtag_top/u_jtag_dm/rx_n_34
    SLICE_X105Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.883    -0.871    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X105Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[24]/C
                         clock pessimism              0.253    -0.618    
    SLICE_X105Y41        FDCE (Hold_fdce_C_D)         0.092    -0.526    u_jtag_top/u_jtag_dm/read_data_reg[24]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/data0_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.641    -0.603    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X110Y40        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y40        FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  u_jtag_top/u_jtag_dm/data0_reg[5]/Q
                         net (fo=1, routed)           0.085    -0.377    u_jtag_top/u_jtag_dm/rx/data0_reg[31]_0[5]
    SLICE_X111Y40        LUT5 (Prop_lut5_I4_O)        0.045    -0.332 r  u_jtag_top/u_jtag_dm/rx/read_data[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.332    u_jtag_top/u_jtag_dm/rx_n_53
    SLICE_X111Y40        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.912    -0.842    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X111Y40        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[5]/C
                         clock pessimism              0.252    -0.590    
    SLICE_X111Y40        FDCE (Hold_fdce_C_D)         0.092    -0.498    u_jtag_top/u_jtag_dm/read_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/data0_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.641    -0.603    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X110Y40        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y40        FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  u_jtag_top/u_jtag_dm/data0_reg[10]/Q
                         net (fo=1, routed)           0.086    -0.377    u_jtag_top/u_jtag_dm/rx/data0_reg[31]_0[10]
    SLICE_X111Y40        LUT6 (Prop_lut6_I5_O)        0.045    -0.332 r  u_jtag_top/u_jtag_dm/rx/read_data[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.332    u_jtag_top/u_jtag_dm/rx_n_48
    SLICE_X111Y40        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.912    -0.842    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X111Y40        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[10]/C
                         clock pessimism              0.252    -0.590    
    SLICE_X111Y40        FDCE (Hold_fdce_C_D)         0.091    -0.499    u_jtag_top/u_jtag_dm/read_data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/data0_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.639    -0.605    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X106Y39        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y39        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  u_jtag_top/u_jtag_dm/data0_reg[12]/Q
                         net (fo=1, routed)           0.086    -0.379    u_jtag_top/u_jtag_dm/rx/data0_reg[31]_0[12]
    SLICE_X107Y39        LUT5 (Prop_lut5_I3_O)        0.045    -0.334 r  u_jtag_top/u_jtag_dm/rx/read_data[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    u_jtag_top/u_jtag_dm/rx_n_46
    SLICE_X107Y39        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.910    -0.844    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X107Y39        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[12]/C
                         clock pessimism              0.252    -0.592    
    SLICE_X107Y39        FDCE (Hold_fdce_C_D)         0.091    -0.501    u_jtag_top/u_jtag_dm/read_data_reg[12]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/data0_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.512%)  route 0.127ns (40.488%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.613    -0.631    u_jtag_top/u_jtag_dm/rx/clk_out
    SLICE_X105Y42        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y42        FDCE (Prop_fdce_C_Q)         0.141    -0.490 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[27]/Q
                         net (fo=5, routed)           0.127    -0.364    u_jtag_top/u_jtag_dm/rx/Q[9]
    SLICE_X104Y42        LUT2 (Prop_lut2_I0_O)        0.045    -0.319 r  u_jtag_top/u_jtag_dm/rx/data0[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    u_jtag_top/u_jtag_dm/rx_n_117
    SLICE_X104Y42        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.883    -0.871    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X104Y42        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[25]/C
                         clock pessimism              0.253    -0.618    
    SLICE_X104Y42        FDCE (Hold_fdce_C_D)         0.121    -0.497    u_jtag_top/u_jtag_dm/data0_reg[25]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/data0_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.613    -0.631    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X104Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y41        FDCE (Prop_fdce_C_Q)         0.164    -0.467 r  u_jtag_top/u_jtag_dm/data0_reg[17]/Q
                         net (fo=1, routed)           0.083    -0.384    u_jtag_top/u_jtag_dm/rx/data0_reg[31]_0[17]
    SLICE_X105Y41        LUT5 (Prop_lut5_I4_O)        0.045    -0.339 r  u_jtag_top/u_jtag_dm/rx/read_data[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.339    u_jtag_top/u_jtag_dm/rx_n_41
    SLICE_X105Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.883    -0.871    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X105Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[17]/C
                         clock pessimism              0.253    -0.618    
    SLICE_X105Y41        FDCE (Hold_fdce_C_D)         0.092    -0.526    u_jtag_top/u_jtag_dm/read_data_reg[17]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/data0_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.614    -0.630    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X102Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y43        FDCE (Prop_fdce_C_Q)         0.164    -0.466 r  u_jtag_top/u_jtag_dm/data0_reg[23]/Q
                         net (fo=1, routed)           0.082    -0.384    u_jtag_top/u_jtag_dm/rx/data0_reg[31]_0[23]
    SLICE_X103Y43        LUT5 (Prop_lut5_I4_O)        0.045    -0.339 r  u_jtag_top/u_jtag_dm/rx/read_data[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.339    u_jtag_top/u_jtag_dm/rx_n_35
    SLICE_X103Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.884    -0.870    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X103Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[23]/C
                         clock pessimism              0.253    -0.617    
    SLICE_X103Y43        FDCE (Hold_fdce_C_D)         0.091    -0.526    u_jtag_top/u_jtag_dm/read_data_reg[23]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/tx/req_data_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.641    -0.603    u_jtag_top/u_jtag_dm/rx/clk_out
    SLICE_X108Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y43        FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[35]/Q
                         net (fo=19, routed)          0.094    -0.345    u_jtag_top/u_jtag_dm/rx/rx_data[35]
    SLICE_X109Y43        LUT2 (Prop_lut2_I0_O)        0.045    -0.300 r  u_jtag_top/u_jtag_dm/rx/req_data[35]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    u_jtag_top/u_jtag_dm/tx/D[1]
    SLICE_X109Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.912    -0.842    u_jtag_top/u_jtag_dm/tx/clk_out
    SLICE_X109Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[35]/C
                         clock pessimism              0.252    -0.590    
    SLICE_X109Y43        FDCE (Hold_fdce_C_D)         0.092    -0.498    u_jtag_top/u_jtag_dm/tx/req_data_reg[35]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/data0_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.356%)  route 0.144ns (43.644%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.641    -0.603    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X110Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y41        FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  u_jtag_top/u_jtag_dm/data0_reg[4]/Q
                         net (fo=1, routed)           0.144    -0.318    u_jtag_top/u_jtag_dm/rx/data0_reg[31]_0[4]
    SLICE_X109Y42        LUT5 (Prop_lut5_I4_O)        0.045    -0.273 r  u_jtag_top/u_jtag_dm/rx/read_data[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    u_jtag_top/u_jtag_dm/rx_n_54
    SLICE_X109Y42        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.911    -0.843    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X109Y42        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[4]/C
                         clock pessimism              0.277    -0.566    
    SLICE_X109Y42        FDCE (Hold_fdce_C_D)         0.092    -0.474    u_jtag_top/u_jtag_dm/read_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X104Y41    u_jtag_top/u_jtag_dm/data0_reg[24]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X104Y42    u_jtag_top/u_jtag_dm/data0_reg[25]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X102Y40    u_jtag_top/u_jtag_dm/data0_reg[26]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X102Y43    u_jtag_top/u_jtag_dm/data0_reg[27]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X102Y43    u_jtag_top/u_jtag_dm/data0_reg[28]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X102Y43    u_jtag_top/u_jtag_dm/data0_reg[29]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X110Y41    u_jtag_top/u_jtag_dm/data0_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X102Y40    u_jtag_top/u_jtag_dm/data0_reg[30]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X104Y41    u_jtag_top/u_jtag_dm/data0_reg[24]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X104Y42    u_jtag_top/u_jtag_dm/data0_reg[25]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X102Y40    u_jtag_top/u_jtag_dm/data0_reg[26]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y41    u_jtag_top/u_jtag_dm/data0_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X102Y40    u_jtag_top/u_jtag_dm/data0_reg[30]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X104Y41    u_jtag_top/u_jtag_dm/data0_reg[31]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y41    u_jtag_top/u_jtag_dm/data0_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y41    u_jtag_top/u_jtag_dm/data0_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y41    u_jtag_top/u_jtag_dm/data0_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y41    u_jtag_top/u_jtag_dm/data0_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X102Y43    u_jtag_top/u_jtag_dm/data0_reg[27]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X102Y43    u_jtag_top/u_jtag_dm/data0_reg[27]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X102Y43    u_jtag_top/u_jtag_dm/data0_reg[28]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X102Y43    u_jtag_top/u_jtag_dm/data0_reg[28]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X102Y43    u_jtag_top/u_jtag_dm/data0_reg[29]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X102Y43    u_jtag_top/u_jtag_dm/data0_reg[29]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X104Y45    u_jtag_top/u_jtag_dm/need_resp_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X104Y45    u_jtag_top/u_jtag_dm/need_resp_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X104Y46    u_jtag_top/u_jtag_dm/tx/req_data_reg[19]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X104Y46    u_jtag_top/u_jtag_dm/tx/req_data_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz
  To Clock:  clkfbout_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_1
  To Clock:  clk_out_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       33.308ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.308ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_1 rise@40.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.288ns  (logic 0.980ns (15.584%)  route 5.308ns (84.416%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 38.545 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.882    -0.813    u_jtag_top/u_jtag_dm/rx/clk_out
    SLICE_X110Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDCE (Prop_fdce_C_Q)         0.456    -0.357 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/Q
                         net (fo=43, routed)          2.608     2.251    u_jtag_top/u_jtag_dm/rx/rx_data[39]
    SLICE_X106Y40        LUT6 (Prop_lut6_I0_O)        0.124     2.375 f  u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3/O
                         net (fo=9, routed)           0.607     2.982    u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3_n_0
    SLICE_X108Y39        LUT3 (Prop_lut3_I1_O)        0.124     3.106 f  u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2/O
                         net (fo=24, routed)          0.940     4.046    u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2_n_0
    SLICE_X106Y42        LUT6 (Prop_lut6_I3_O)        0.124     4.170 r  u_jtag_top/u_jtag_dm/rx/read_data[15]_i_2/O
                         net (fo=1, routed)           0.808     4.978    u_jtag_top/u_jtag_dm/rx/read_data[15]_i_2_n_0
    SLICE_X106Y43        LUT5 (Prop_lut5_I3_O)        0.152     5.130 r  u_jtag_top/u_jtag_dm/rx/read_data[15]_i_1/O
                         net (fo=1, routed)           0.346     5.476    u_jtag_top/u_jtag_dm/rx_n_43
    SLICE_X106Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    M19                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.528    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.028 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.753    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.844 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.700    38.545    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X106Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[15]/C
                         clock pessimism              0.576    39.120    
                         clock uncertainty           -0.082    39.039    
    SLICE_X106Y43        FDCE (Setup_fdce_C_D)       -0.255    38.784    u_jtag_top/u_jtag_dm/read_data_reg[15]
  -------------------------------------------------------------------
                         required time                         38.784    
                         arrival time                          -5.476    
  -------------------------------------------------------------------
                         slack                                 33.308    

Slack (MET) :             33.690ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_1 rise@40.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.116ns  (logic 0.952ns (15.567%)  route 5.164ns (84.433%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.468 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.882    -0.813    u_jtag_top/u_jtag_dm/rx/clk_out
    SLICE_X110Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDCE (Prop_fdce_C_Q)         0.456    -0.357 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/Q
                         net (fo=43, routed)          2.608     2.251    u_jtag_top/u_jtag_dm/rx/rx_data[39]
    SLICE_X106Y40        LUT6 (Prop_lut6_I0_O)        0.124     2.375 f  u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3/O
                         net (fo=9, routed)           0.607     2.982    u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3_n_0
    SLICE_X108Y39        LUT3 (Prop_lut3_I1_O)        0.124     3.106 f  u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2/O
                         net (fo=24, routed)          1.282     4.388    u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2_n_0
    SLICE_X103Y39        LUT6 (Prop_lut6_I3_O)        0.124     4.512 r  u_jtag_top/u_jtag_dm/rx/read_data[20]_i_2/O
                         net (fo=1, routed)           0.667     5.179    u_jtag_top/u_jtag_dm/rx/read_data[20]_i_2_n_0
    SLICE_X103Y39        LUT5 (Prop_lut5_I3_O)        0.124     5.303 r  u_jtag_top/u_jtag_dm/rx/read_data[20]_i_1/O
                         net (fo=1, routed)           0.000     5.303    u_jtag_top/u_jtag_dm/rx_n_38
    SLICE_X103Y39        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    M19                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.528    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.028 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.753    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.844 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.623    38.468    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X103Y39        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[20]/C
                         clock pessimism              0.576    39.043    
                         clock uncertainty           -0.082    38.962    
    SLICE_X103Y39        FDCE (Setup_fdce_C_D)        0.031    38.993    u_jtag_top/u_jtag_dm/read_data_reg[20]
  -------------------------------------------------------------------
                         required time                         38.993    
                         arrival time                          -5.303    
  -------------------------------------------------------------------
                         slack                                 33.690    

Slack (MET) :             33.903ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_1 rise@40.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.904ns  (logic 0.952ns (16.124%)  route 4.952ns (83.876%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.470 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.882    -0.813    u_jtag_top/u_jtag_dm/rx/clk_out
    SLICE_X110Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDCE (Prop_fdce_C_Q)         0.456    -0.357 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/Q
                         net (fo=43, routed)          2.608     2.251    u_jtag_top/u_jtag_dm/rx/rx_data[39]
    SLICE_X106Y40        LUT6 (Prop_lut6_I0_O)        0.124     2.375 f  u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3/O
                         net (fo=9, routed)           0.607     2.982    u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3_n_0
    SLICE_X108Y39        LUT3 (Prop_lut3_I1_O)        0.124     3.106 f  u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2/O
                         net (fo=24, routed)          1.143     4.249    u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2_n_0
    SLICE_X103Y40        LUT6 (Prop_lut6_I5_O)        0.124     4.373 r  u_jtag_top/u_jtag_dm/rx/read_data[24]_i_2/O
                         net (fo=1, routed)           0.595     4.968    u_jtag_top/u_jtag_dm/rx/read_data[24]_i_2_n_0
    SLICE_X105Y41        LUT6 (Prop_lut6_I0_O)        0.124     5.092 r  u_jtag_top/u_jtag_dm/rx/read_data[24]_i_1/O
                         net (fo=1, routed)           0.000     5.092    u_jtag_top/u_jtag_dm/rx_n_34
    SLICE_X105Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    M19                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.528    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.028 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.753    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.844 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.625    38.470    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X105Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[24]/C
                         clock pessimism              0.576    39.045    
                         clock uncertainty           -0.082    38.964    
    SLICE_X105Y41        FDCE (Setup_fdce_C_D)        0.031    38.995    u_jtag_top/u_jtag_dm/read_data_reg[24]
  -------------------------------------------------------------------
                         required time                         38.995    
                         arrival time                          -5.092    
  -------------------------------------------------------------------
                         slack                                 33.903    

Slack (MET) :             33.914ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_1 rise@40.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.895ns  (logic 0.952ns (16.150%)  route 4.943ns (83.850%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.470 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.882    -0.813    u_jtag_top/u_jtag_dm/rx/clk_out
    SLICE_X110Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDCE (Prop_fdce_C_Q)         0.456    -0.357 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/Q
                         net (fo=43, routed)          2.608     2.251    u_jtag_top/u_jtag_dm/rx/rx_data[39]
    SLICE_X106Y40        LUT6 (Prop_lut6_I0_O)        0.124     2.375 f  u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3/O
                         net (fo=9, routed)           0.607     2.982    u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3_n_0
    SLICE_X108Y39        LUT3 (Prop_lut3_I1_O)        0.124     3.106 f  u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2/O
                         net (fo=24, routed)          1.325     4.431    u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2_n_0
    SLICE_X103Y42        LUT6 (Prop_lut6_I3_O)        0.124     4.555 r  u_jtag_top/u_jtag_dm/rx/read_data[29]_i_2/O
                         net (fo=1, routed)           0.403     4.958    u_jtag_top/u_jtag_dm/rx/read_data[29]_i_2_n_0
    SLICE_X103Y43        LUT5 (Prop_lut5_I3_O)        0.124     5.082 r  u_jtag_top/u_jtag_dm/rx/read_data[29]_i_1/O
                         net (fo=1, routed)           0.000     5.082    u_jtag_top/u_jtag_dm/rx_n_29
    SLICE_X103Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    M19                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.528    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.028 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.753    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.844 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.625    38.470    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X103Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[29]/C
                         clock pessimism              0.576    39.045    
                         clock uncertainty           -0.082    38.964    
    SLICE_X103Y43        FDCE (Setup_fdce_C_D)        0.032    38.996    u_jtag_top/u_jtag_dm/read_data_reg[29]
  -------------------------------------------------------------------
                         required time                         38.996    
                         arrival time                          -5.082    
  -------------------------------------------------------------------
                         slack                                 33.914    

Slack (MET) :             34.004ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_1 rise@40.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.802ns  (logic 0.952ns (16.409%)  route 4.850ns (83.591%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.470 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.882    -0.813    u_jtag_top/u_jtag_dm/rx/clk_out
    SLICE_X110Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDCE (Prop_fdce_C_Q)         0.456    -0.357 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/Q
                         net (fo=43, routed)          2.608     2.251    u_jtag_top/u_jtag_dm/rx/rx_data[39]
    SLICE_X106Y40        LUT6 (Prop_lut6_I0_O)        0.124     2.375 f  u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3/O
                         net (fo=9, routed)           0.607     2.982    u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3_n_0
    SLICE_X108Y39        LUT3 (Prop_lut3_I1_O)        0.124     3.106 f  u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2/O
                         net (fo=24, routed)          0.838     3.944    u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2_n_0
    SLICE_X102Y42        LUT6 (Prop_lut6_I3_O)        0.124     4.068 r  u_jtag_top/u_jtag_dm/rx/read_data[23]_i_2/O
                         net (fo=1, routed)           0.797     4.865    u_jtag_top/u_jtag_dm/rx/read_data[23]_i_2_n_0
    SLICE_X103Y43        LUT5 (Prop_lut5_I3_O)        0.124     4.989 r  u_jtag_top/u_jtag_dm/rx/read_data[23]_i_1/O
                         net (fo=1, routed)           0.000     4.989    u_jtag_top/u_jtag_dm/rx_n_35
    SLICE_X103Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    M19                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.528    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.028 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.753    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.844 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.625    38.470    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X103Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[23]/C
                         clock pessimism              0.576    39.045    
                         clock uncertainty           -0.082    38.964    
    SLICE_X103Y43        FDCE (Setup_fdce_C_D)        0.029    38.993    u_jtag_top/u_jtag_dm/read_data_reg[23]
  -------------------------------------------------------------------
                         required time                         38.993    
                         arrival time                          -4.989    
  -------------------------------------------------------------------
                         slack                                 34.004    

Slack (MET) :             34.004ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_1 rise@40.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.803ns  (logic 0.952ns (16.406%)  route 4.851ns (83.594%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.470 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.882    -0.813    u_jtag_top/u_jtag_dm/rx/clk_out
    SLICE_X110Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDCE (Prop_fdce_C_Q)         0.456    -0.357 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/Q
                         net (fo=43, routed)          2.608     2.251    u_jtag_top/u_jtag_dm/rx/rx_data[39]
    SLICE_X106Y40        LUT6 (Prop_lut6_I0_O)        0.124     2.375 f  u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3/O
                         net (fo=9, routed)           0.607     2.982    u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3_n_0
    SLICE_X108Y39        LUT3 (Prop_lut3_I1_O)        0.124     3.106 f  u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2/O
                         net (fo=24, routed)          1.342     4.448    u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2_n_0
    SLICE_X102Y41        LUT6 (Prop_lut6_I3_O)        0.124     4.572 r  u_jtag_top/u_jtag_dm/rx/read_data[27]_i_2/O
                         net (fo=1, routed)           0.294     4.866    u_jtag_top/u_jtag_dm/rx/read_data[27]_i_2_n_0
    SLICE_X103Y43        LUT5 (Prop_lut5_I4_O)        0.124     4.990 r  u_jtag_top/u_jtag_dm/rx/read_data[27]_i_1/O
                         net (fo=1, routed)           0.000     4.990    u_jtag_top/u_jtag_dm/rx_n_31
    SLICE_X103Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    M19                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.528    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.028 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.753    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.844 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.625    38.470    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X103Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[27]/C
                         clock pessimism              0.576    39.045    
                         clock uncertainty           -0.082    38.964    
    SLICE_X103Y43        FDCE (Setup_fdce_C_D)        0.031    38.995    u_jtag_top/u_jtag_dm/read_data_reg[27]
  -------------------------------------------------------------------
                         required time                         38.995    
                         arrival time                          -4.990    
  -------------------------------------------------------------------
                         slack                                 34.004    

Slack (MET) :             34.018ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_1 rise@40.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.834ns  (logic 0.952ns (16.318%)  route 4.882ns (83.682%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 38.469 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.882    -0.813    u_jtag_top/u_jtag_dm/rx/clk_out
    SLICE_X110Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDCE (Prop_fdce_C_Q)         0.456    -0.357 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/Q
                         net (fo=43, routed)          2.608     2.251    u_jtag_top/u_jtag_dm/rx/rx_data[39]
    SLICE_X106Y40        LUT6 (Prop_lut6_I0_O)        0.124     2.375 f  u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3/O
                         net (fo=9, routed)           0.607     2.982    u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3_n_0
    SLICE_X108Y39        LUT3 (Prop_lut3_I1_O)        0.124     3.106 f  u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2/O
                         net (fo=24, routed)          1.073     4.179    u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2_n_0
    SLICE_X102Y39        LUT6 (Prop_lut6_I3_O)        0.124     4.303 r  u_jtag_top/u_jtag_dm/rx/read_data[21]_i_2/O
                         net (fo=1, routed)           0.594     4.897    u_jtag_top/u_jtag_dm/rx/read_data[21]_i_2_n_0
    SLICE_X102Y41        LUT5 (Prop_lut5_I3_O)        0.124     5.021 r  u_jtag_top/u_jtag_dm/rx/read_data[21]_i_1/O
                         net (fo=1, routed)           0.000     5.021    u_jtag_top/u_jtag_dm/rx_n_37
    SLICE_X102Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    M19                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.528    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.028 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.753    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.844 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.624    38.469    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X102Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[21]/C
                         clock pessimism              0.576    39.044    
                         clock uncertainty           -0.082    38.963    
    SLICE_X102Y41        FDCE (Setup_fdce_C_D)        0.077    39.040    u_jtag_top/u_jtag_dm/read_data_reg[21]
  -------------------------------------------------------------------
                         required time                         39.040    
                         arrival time                          -5.021    
  -------------------------------------------------------------------
                         slack                                 34.018    

Slack (MET) :             34.024ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_1 rise@40.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.832ns  (logic 0.952ns (16.324%)  route 4.880ns (83.676%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 38.469 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.882    -0.813    u_jtag_top/u_jtag_dm/rx/clk_out
    SLICE_X110Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDCE (Prop_fdce_C_Q)         0.456    -0.357 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/Q
                         net (fo=43, routed)          2.608     2.251    u_jtag_top/u_jtag_dm/rx/rx_data[39]
    SLICE_X106Y40        LUT6 (Prop_lut6_I0_O)        0.124     2.375 f  u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3/O
                         net (fo=9, routed)           0.607     2.982    u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3_n_0
    SLICE_X108Y39        LUT3 (Prop_lut3_I1_O)        0.124     3.106 f  u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2/O
                         net (fo=24, routed)          1.073     4.179    u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2_n_0
    SLICE_X102Y39        LUT6 (Prop_lut6_I3_O)        0.124     4.303 r  u_jtag_top/u_jtag_dm/rx/read_data[30]_i_2/O
                         net (fo=1, routed)           0.592     4.895    u_jtag_top/u_jtag_dm/rx/read_data[30]_i_2_n_0
    SLICE_X102Y41        LUT5 (Prop_lut5_I3_O)        0.124     5.019 r  u_jtag_top/u_jtag_dm/rx/read_data[30]_i_1/O
                         net (fo=1, routed)           0.000     5.019    u_jtag_top/u_jtag_dm/rx_n_28
    SLICE_X102Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    M19                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.528    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.028 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.753    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.844 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.624    38.469    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X102Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[30]/C
                         clock pessimism              0.576    39.044    
                         clock uncertainty           -0.082    38.963    
    SLICE_X102Y41        FDCE (Setup_fdce_C_D)        0.081    39.044    u_jtag_top/u_jtag_dm/read_data_reg[30]
  -------------------------------------------------------------------
                         required time                         39.044    
                         arrival time                          -5.019    
  -------------------------------------------------------------------
                         slack                                 34.024    

Slack (MET) :             34.056ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_1 rise@40.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.749ns  (logic 0.952ns (16.560%)  route 4.797ns (83.440%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 38.469 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.882    -0.813    u_jtag_top/u_jtag_dm/rx/clk_out
    SLICE_X110Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDCE (Prop_fdce_C_Q)         0.456    -0.357 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/Q
                         net (fo=43, routed)          2.608     2.251    u_jtag_top/u_jtag_dm/rx/rx_data[39]
    SLICE_X106Y40        LUT6 (Prop_lut6_I0_O)        0.124     2.375 f  u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3/O
                         net (fo=9, routed)           0.607     2.982    u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3_n_0
    SLICE_X108Y39        LUT3 (Prop_lut3_I1_O)        0.124     3.106 f  u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2/O
                         net (fo=24, routed)          1.145     4.251    u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2_n_0
    SLICE_X103Y40        LUT6 (Prop_lut6_I3_O)        0.124     4.375 r  u_jtag_top/u_jtag_dm/rx/read_data[26]_i_2/O
                         net (fo=1, routed)           0.437     4.812    u_jtag_top/u_jtag_dm/rx/read_data[26]_i_2_n_0
    SLICE_X103Y41        LUT5 (Prop_lut5_I3_O)        0.124     4.936 r  u_jtag_top/u_jtag_dm/rx/read_data[26]_i_1/O
                         net (fo=1, routed)           0.000     4.936    u_jtag_top/u_jtag_dm/rx_n_32
    SLICE_X103Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    M19                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.528    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.028 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.753    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.844 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.624    38.469    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X103Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[26]/C
                         clock pessimism              0.576    39.044    
                         clock uncertainty           -0.082    38.963    
    SLICE_X103Y41        FDCE (Setup_fdce_C_D)        0.029    38.992    u_jtag_top/u_jtag_dm/read_data_reg[26]
  -------------------------------------------------------------------
                         required time                         38.992    
                         arrival time                          -4.936    
  -------------------------------------------------------------------
                         slack                                 34.056    

Slack (MET) :             34.122ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_1 rise@40.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.685ns  (logic 0.952ns (16.746%)  route 4.733ns (83.254%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.470 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.882    -0.813    u_jtag_top/u_jtag_dm/rx/clk_out
    SLICE_X110Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDCE (Prop_fdce_C_Q)         0.456    -0.357 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/Q
                         net (fo=43, routed)          2.608     2.251    u_jtag_top/u_jtag_dm/rx/rx_data[39]
    SLICE_X106Y40        LUT6 (Prop_lut6_I0_O)        0.124     2.375 f  u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3/O
                         net (fo=9, routed)           0.607     2.982    u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3_n_0
    SLICE_X108Y39        LUT3 (Prop_lut3_I1_O)        0.124     3.106 f  u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2/O
                         net (fo=24, routed)          1.088     4.194    u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2_n_0
    SLICE_X103Y41        LUT6 (Prop_lut6_I3_O)        0.124     4.318 r  u_jtag_top/u_jtag_dm/rx/read_data[28]_i_2/O
                         net (fo=1, routed)           0.430     4.748    u_jtag_top/u_jtag_dm/rx/read_data[28]_i_2_n_0
    SLICE_X103Y43        LUT5 (Prop_lut5_I3_O)        0.124     4.872 r  u_jtag_top/u_jtag_dm/rx/read_data[28]_i_1/O
                         net (fo=1, routed)           0.000     4.872    u_jtag_top/u_jtag_dm/rx_n_30
    SLICE_X103Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    M19                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.528    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.028 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.753    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.844 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.625    38.470    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X103Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[28]/C
                         clock pessimism              0.576    39.045    
                         clock uncertainty           -0.082    38.964    
    SLICE_X103Y43        FDCE (Setup_fdce_C_D)        0.031    38.995    u_jtag_top/u_jtag_dm/read_data_reg[28]
  -------------------------------------------------------------------
                         required time                         38.995    
                         arrival time                          -4.872    
  -------------------------------------------------------------------
                         slack                                 34.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dmcontrol_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.640    -0.604    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X107Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/dmcontrol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y41        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  u_jtag_top/u_jtag_dm/dmcontrol_reg[1]/Q
                         net (fo=1, routed)           0.057    -0.406    u_jtag_top/u_jtag_dm/rx/dmcontrol_reg[31][1]
    SLICE_X106Y41        LUT6 (Prop_lut6_I3_O)        0.045    -0.361 r  u_jtag_top/u_jtag_dm/rx/read_data[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.361    u_jtag_top/u_jtag_dm/rx_n_57
    SLICE_X106Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.911    -0.843    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X106Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[1]/C
                         clock pessimism              0.252    -0.591    
    SLICE_X106Y41        FDCE (Hold_fdce_C_D)         0.092    -0.499    u_jtag_top/u_jtag_dm/read_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/data0_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.613    -0.631    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X104Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y41        FDCE (Prop_fdce_C_Q)         0.164    -0.467 r  u_jtag_top/u_jtag_dm/data0_reg[24]/Q
                         net (fo=1, routed)           0.049    -0.418    u_jtag_top/u_jtag_dm/rx/data0_reg[31]_0[24]
    SLICE_X105Y41        LUT6 (Prop_lut6_I4_O)        0.045    -0.373 r  u_jtag_top/u_jtag_dm/rx/read_data[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.373    u_jtag_top/u_jtag_dm/rx_n_34
    SLICE_X105Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.883    -0.871    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X105Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[24]/C
                         clock pessimism              0.253    -0.618    
    SLICE_X105Y41        FDCE (Hold_fdce_C_D)         0.092    -0.526    u_jtag_top/u_jtag_dm/read_data_reg[24]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/data0_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.641    -0.603    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X110Y40        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y40        FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  u_jtag_top/u_jtag_dm/data0_reg[5]/Q
                         net (fo=1, routed)           0.085    -0.377    u_jtag_top/u_jtag_dm/rx/data0_reg[31]_0[5]
    SLICE_X111Y40        LUT5 (Prop_lut5_I4_O)        0.045    -0.332 r  u_jtag_top/u_jtag_dm/rx/read_data[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.332    u_jtag_top/u_jtag_dm/rx_n_53
    SLICE_X111Y40        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.912    -0.842    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X111Y40        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[5]/C
                         clock pessimism              0.252    -0.590    
    SLICE_X111Y40        FDCE (Hold_fdce_C_D)         0.092    -0.498    u_jtag_top/u_jtag_dm/read_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/data0_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.641    -0.603    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X110Y40        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y40        FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  u_jtag_top/u_jtag_dm/data0_reg[10]/Q
                         net (fo=1, routed)           0.086    -0.377    u_jtag_top/u_jtag_dm/rx/data0_reg[31]_0[10]
    SLICE_X111Y40        LUT6 (Prop_lut6_I5_O)        0.045    -0.332 r  u_jtag_top/u_jtag_dm/rx/read_data[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.332    u_jtag_top/u_jtag_dm/rx_n_48
    SLICE_X111Y40        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.912    -0.842    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X111Y40        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[10]/C
                         clock pessimism              0.252    -0.590    
    SLICE_X111Y40        FDCE (Hold_fdce_C_D)         0.091    -0.499    u_jtag_top/u_jtag_dm/read_data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/data0_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.639    -0.605    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X106Y39        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y39        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  u_jtag_top/u_jtag_dm/data0_reg[12]/Q
                         net (fo=1, routed)           0.086    -0.379    u_jtag_top/u_jtag_dm/rx/data0_reg[31]_0[12]
    SLICE_X107Y39        LUT5 (Prop_lut5_I3_O)        0.045    -0.334 r  u_jtag_top/u_jtag_dm/rx/read_data[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    u_jtag_top/u_jtag_dm/rx_n_46
    SLICE_X107Y39        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.910    -0.844    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X107Y39        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[12]/C
                         clock pessimism              0.252    -0.592    
    SLICE_X107Y39        FDCE (Hold_fdce_C_D)         0.091    -0.501    u_jtag_top/u_jtag_dm/read_data_reg[12]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_top/u_jtag_dm/data0_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.512%)  route 0.127ns (40.488%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.613    -0.631    u_jtag_top/u_jtag_dm/rx/clk_out
    SLICE_X105Y42        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y42        FDCE (Prop_fdce_C_Q)         0.141    -0.490 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[27]/Q
                         net (fo=5, routed)           0.127    -0.364    u_jtag_top/u_jtag_dm/rx/Q[9]
    SLICE_X104Y42        LUT2 (Prop_lut2_I0_O)        0.045    -0.319 r  u_jtag_top/u_jtag_dm/rx/data0[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    u_jtag_top/u_jtag_dm/rx_n_117
    SLICE_X104Y42        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.883    -0.871    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X104Y42        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[25]/C
                         clock pessimism              0.253    -0.618    
    SLICE_X104Y42        FDCE (Hold_fdce_C_D)         0.121    -0.497    u_jtag_top/u_jtag_dm/data0_reg[25]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/data0_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.613    -0.631    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X104Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y41        FDCE (Prop_fdce_C_Q)         0.164    -0.467 r  u_jtag_top/u_jtag_dm/data0_reg[17]/Q
                         net (fo=1, routed)           0.083    -0.384    u_jtag_top/u_jtag_dm/rx/data0_reg[31]_0[17]
    SLICE_X105Y41        LUT5 (Prop_lut5_I4_O)        0.045    -0.339 r  u_jtag_top/u_jtag_dm/rx/read_data[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.339    u_jtag_top/u_jtag_dm/rx_n_41
    SLICE_X105Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.883    -0.871    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X105Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[17]/C
                         clock pessimism              0.253    -0.618    
    SLICE_X105Y41        FDCE (Hold_fdce_C_D)         0.092    -0.526    u_jtag_top/u_jtag_dm/read_data_reg[17]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/data0_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.614    -0.630    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X102Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y43        FDCE (Prop_fdce_C_Q)         0.164    -0.466 r  u_jtag_top/u_jtag_dm/data0_reg[23]/Q
                         net (fo=1, routed)           0.082    -0.384    u_jtag_top/u_jtag_dm/rx/data0_reg[31]_0[23]
    SLICE_X103Y43        LUT5 (Prop_lut5_I4_O)        0.045    -0.339 r  u_jtag_top/u_jtag_dm/rx/read_data[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.339    u_jtag_top/u_jtag_dm/rx_n_35
    SLICE_X103Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.884    -0.870    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X103Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[23]/C
                         clock pessimism              0.253    -0.617    
    SLICE_X103Y43        FDCE (Hold_fdce_C_D)         0.091    -0.526    u_jtag_top/u_jtag_dm/read_data_reg[23]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_top/u_jtag_dm/tx/req_data_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.641    -0.603    u_jtag_top/u_jtag_dm/rx/clk_out
    SLICE_X108Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y43        FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[35]/Q
                         net (fo=19, routed)          0.094    -0.345    u_jtag_top/u_jtag_dm/rx/rx_data[35]
    SLICE_X109Y43        LUT2 (Prop_lut2_I0_O)        0.045    -0.300 r  u_jtag_top/u_jtag_dm/rx/req_data[35]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    u_jtag_top/u_jtag_dm/tx/D[1]
    SLICE_X109Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.912    -0.842    u_jtag_top/u_jtag_dm/tx/clk_out
    SLICE_X109Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[35]/C
                         clock pessimism              0.252    -0.590    
    SLICE_X109Y43        FDCE (Hold_fdce_C_D)         0.092    -0.498    u_jtag_top/u_jtag_dm/tx/req_data_reg[35]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/data0_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.356%)  route 0.144ns (43.644%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.641    -0.603    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X110Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y41        FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  u_jtag_top/u_jtag_dm/data0_reg[4]/Q
                         net (fo=1, routed)           0.144    -0.318    u_jtag_top/u_jtag_dm/rx/data0_reg[31]_0[4]
    SLICE_X109Y42        LUT5 (Prop_lut5_I4_O)        0.045    -0.273 r  u_jtag_top/u_jtag_dm/rx/read_data[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    u_jtag_top/u_jtag_dm/rx_n_54
    SLICE_X109Y42        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.911    -0.843    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X109Y42        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[4]/C
                         clock pessimism              0.277    -0.566    
    SLICE_X109Y42        FDCE (Hold_fdce_C_D)         0.092    -0.474    u_jtag_top/u_jtag_dm/read_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X104Y41    u_jtag_top/u_jtag_dm/data0_reg[24]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X104Y42    u_jtag_top/u_jtag_dm/data0_reg[25]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X102Y40    u_jtag_top/u_jtag_dm/data0_reg[26]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X102Y43    u_jtag_top/u_jtag_dm/data0_reg[27]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X102Y43    u_jtag_top/u_jtag_dm/data0_reg[28]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X102Y43    u_jtag_top/u_jtag_dm/data0_reg[29]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X110Y41    u_jtag_top/u_jtag_dm/data0_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X102Y40    u_jtag_top/u_jtag_dm/data0_reg[30]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X110Y40    u_jtag_top/u_jtag_dm/data0_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X110Y40    u_jtag_top/u_jtag_dm/data0_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X109Y40    u_jtag_top/u_jtag_dm/dcsr_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X104Y40    u_jtag_top/u_jtag_dm/dmcontrol_reg[31]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X108Y40    u_jtag_top/u_jtag_dm/dmcontrol_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X108Y40    u_jtag_top/u_jtag_dm/dmcontrol_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X109Y40    u_jtag_top/u_jtag_dm/hartinfo_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X109Y40    u_jtag_top/u_jtag_dm/is_read_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X104Y45    u_jtag_top/u_jtag_dm/need_resp_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X111Y40    u_jtag_top/u_jtag_dm/read_data_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X110Y41    u_jtag_top/u_jtag_dm/data0_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X110Y40    u_jtag_top/u_jtag_dm/data0_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X110Y41    u_jtag_top/u_jtag_dm/data0_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X110Y40    u_jtag_top/u_jtag_dm/data0_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X110Y41    u_jtag_top/u_jtag_dm/data0_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X110Y41    u_jtag_top/u_jtag_dm/data0_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X108Y42    u_jtag_top/u_jtag_dm/data0_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X110Y41    u_jtag_top/u_jtag_dm/data0_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X109Y40    u_jtag_top/u_jtag_dm/dcsr_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X108Y40    u_jtag_top/u_jtag_dm/dmcontrol_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_1
  To Clock:  clk_out_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       13.306ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.306ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.288ns  (logic 0.980ns (15.584%)  route 5.308ns (84.416%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 18.545 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.882    -0.813    u_jtag_top/u_jtag_dm/rx/clk_out
    SLICE_X110Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDCE (Prop_fdce_C_Q)         0.456    -0.357 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/Q
                         net (fo=43, routed)          2.608     2.251    u_jtag_top/u_jtag_dm/rx/rx_data[39]
    SLICE_X106Y40        LUT6 (Prop_lut6_I0_O)        0.124     2.375 f  u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3/O
                         net (fo=9, routed)           0.607     2.982    u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3_n_0
    SLICE_X108Y39        LUT3 (Prop_lut3_I1_O)        0.124     3.106 f  u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2/O
                         net (fo=24, routed)          0.940     4.046    u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2_n_0
    SLICE_X106Y42        LUT6 (Prop_lut6_I3_O)        0.124     4.170 r  u_jtag_top/u_jtag_dm/rx/read_data[15]_i_2/O
                         net (fo=1, routed)           0.808     4.978    u_jtag_top/u_jtag_dm/rx/read_data[15]_i_2_n_0
    SLICE_X106Y43        LUT5 (Prop_lut5_I3_O)        0.152     5.130 r  u_jtag_top/u_jtag_dm/rx/read_data[15]_i_1/O
                         net (fo=1, routed)           0.346     5.476    u_jtag_top/u_jtag_dm/rx_n_43
    SLICE_X106Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    M19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.528    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    15.028 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    16.753    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.844 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.700    18.545    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X106Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[15]/C
                         clock pessimism              0.576    19.120    
                         clock uncertainty           -0.084    19.037    
    SLICE_X106Y43        FDCE (Setup_fdce_C_D)       -0.255    18.782    u_jtag_top/u_jtag_dm/read_data_reg[15]
  -------------------------------------------------------------------
                         required time                         18.782    
                         arrival time                          -5.476    
  -------------------------------------------------------------------
                         slack                                 13.306    

Slack (MET) :             13.688ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.116ns  (logic 0.952ns (15.567%)  route 5.164ns (84.433%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.882    -0.813    u_jtag_top/u_jtag_dm/rx/clk_out
    SLICE_X110Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDCE (Prop_fdce_C_Q)         0.456    -0.357 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/Q
                         net (fo=43, routed)          2.608     2.251    u_jtag_top/u_jtag_dm/rx/rx_data[39]
    SLICE_X106Y40        LUT6 (Prop_lut6_I0_O)        0.124     2.375 f  u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3/O
                         net (fo=9, routed)           0.607     2.982    u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3_n_0
    SLICE_X108Y39        LUT3 (Prop_lut3_I1_O)        0.124     3.106 f  u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2/O
                         net (fo=24, routed)          1.282     4.388    u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2_n_0
    SLICE_X103Y39        LUT6 (Prop_lut6_I3_O)        0.124     4.512 r  u_jtag_top/u_jtag_dm/rx/read_data[20]_i_2/O
                         net (fo=1, routed)           0.667     5.179    u_jtag_top/u_jtag_dm/rx/read_data[20]_i_2_n_0
    SLICE_X103Y39        LUT5 (Prop_lut5_I3_O)        0.124     5.303 r  u_jtag_top/u_jtag_dm/rx/read_data[20]_i_1/O
                         net (fo=1, routed)           0.000     5.303    u_jtag_top/u_jtag_dm/rx_n_38
    SLICE_X103Y39        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    M19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.528    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    15.028 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    16.753    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.844 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.623    18.468    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X103Y39        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[20]/C
                         clock pessimism              0.576    19.043    
                         clock uncertainty           -0.084    18.960    
    SLICE_X103Y39        FDCE (Setup_fdce_C_D)        0.031    18.991    u_jtag_top/u_jtag_dm/read_data_reg[20]
  -------------------------------------------------------------------
                         required time                         18.991    
                         arrival time                          -5.303    
  -------------------------------------------------------------------
                         slack                                 13.688    

Slack (MET) :             13.901ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.904ns  (logic 0.952ns (16.124%)  route 4.952ns (83.876%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.882    -0.813    u_jtag_top/u_jtag_dm/rx/clk_out
    SLICE_X110Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDCE (Prop_fdce_C_Q)         0.456    -0.357 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/Q
                         net (fo=43, routed)          2.608     2.251    u_jtag_top/u_jtag_dm/rx/rx_data[39]
    SLICE_X106Y40        LUT6 (Prop_lut6_I0_O)        0.124     2.375 f  u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3/O
                         net (fo=9, routed)           0.607     2.982    u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3_n_0
    SLICE_X108Y39        LUT3 (Prop_lut3_I1_O)        0.124     3.106 f  u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2/O
                         net (fo=24, routed)          1.143     4.249    u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2_n_0
    SLICE_X103Y40        LUT6 (Prop_lut6_I5_O)        0.124     4.373 r  u_jtag_top/u_jtag_dm/rx/read_data[24]_i_2/O
                         net (fo=1, routed)           0.595     4.968    u_jtag_top/u_jtag_dm/rx/read_data[24]_i_2_n_0
    SLICE_X105Y41        LUT6 (Prop_lut6_I0_O)        0.124     5.092 r  u_jtag_top/u_jtag_dm/rx/read_data[24]_i_1/O
                         net (fo=1, routed)           0.000     5.092    u_jtag_top/u_jtag_dm/rx_n_34
    SLICE_X105Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    M19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.528    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    15.028 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    16.753    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.844 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.625    18.470    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X105Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[24]/C
                         clock pessimism              0.576    19.045    
                         clock uncertainty           -0.084    18.962    
    SLICE_X105Y41        FDCE (Setup_fdce_C_D)        0.031    18.993    u_jtag_top/u_jtag_dm/read_data_reg[24]
  -------------------------------------------------------------------
                         required time                         18.993    
                         arrival time                          -5.092    
  -------------------------------------------------------------------
                         slack                                 13.901    

Slack (MET) :             13.912ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.895ns  (logic 0.952ns (16.150%)  route 4.943ns (83.850%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.882    -0.813    u_jtag_top/u_jtag_dm/rx/clk_out
    SLICE_X110Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDCE (Prop_fdce_C_Q)         0.456    -0.357 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/Q
                         net (fo=43, routed)          2.608     2.251    u_jtag_top/u_jtag_dm/rx/rx_data[39]
    SLICE_X106Y40        LUT6 (Prop_lut6_I0_O)        0.124     2.375 f  u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3/O
                         net (fo=9, routed)           0.607     2.982    u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3_n_0
    SLICE_X108Y39        LUT3 (Prop_lut3_I1_O)        0.124     3.106 f  u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2/O
                         net (fo=24, routed)          1.325     4.431    u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2_n_0
    SLICE_X103Y42        LUT6 (Prop_lut6_I3_O)        0.124     4.555 r  u_jtag_top/u_jtag_dm/rx/read_data[29]_i_2/O
                         net (fo=1, routed)           0.403     4.958    u_jtag_top/u_jtag_dm/rx/read_data[29]_i_2_n_0
    SLICE_X103Y43        LUT5 (Prop_lut5_I3_O)        0.124     5.082 r  u_jtag_top/u_jtag_dm/rx/read_data[29]_i_1/O
                         net (fo=1, routed)           0.000     5.082    u_jtag_top/u_jtag_dm/rx_n_29
    SLICE_X103Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    M19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.528    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    15.028 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    16.753    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.844 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.625    18.470    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X103Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[29]/C
                         clock pessimism              0.576    19.045    
                         clock uncertainty           -0.084    18.962    
    SLICE_X103Y43        FDCE (Setup_fdce_C_D)        0.032    18.994    u_jtag_top/u_jtag_dm/read_data_reg[29]
  -------------------------------------------------------------------
                         required time                         18.994    
                         arrival time                          -5.082    
  -------------------------------------------------------------------
                         slack                                 13.912    

Slack (MET) :             14.002ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.802ns  (logic 0.952ns (16.409%)  route 4.850ns (83.591%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.882    -0.813    u_jtag_top/u_jtag_dm/rx/clk_out
    SLICE_X110Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDCE (Prop_fdce_C_Q)         0.456    -0.357 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/Q
                         net (fo=43, routed)          2.608     2.251    u_jtag_top/u_jtag_dm/rx/rx_data[39]
    SLICE_X106Y40        LUT6 (Prop_lut6_I0_O)        0.124     2.375 f  u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3/O
                         net (fo=9, routed)           0.607     2.982    u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3_n_0
    SLICE_X108Y39        LUT3 (Prop_lut3_I1_O)        0.124     3.106 f  u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2/O
                         net (fo=24, routed)          0.838     3.944    u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2_n_0
    SLICE_X102Y42        LUT6 (Prop_lut6_I3_O)        0.124     4.068 r  u_jtag_top/u_jtag_dm/rx/read_data[23]_i_2/O
                         net (fo=1, routed)           0.797     4.865    u_jtag_top/u_jtag_dm/rx/read_data[23]_i_2_n_0
    SLICE_X103Y43        LUT5 (Prop_lut5_I3_O)        0.124     4.989 r  u_jtag_top/u_jtag_dm/rx/read_data[23]_i_1/O
                         net (fo=1, routed)           0.000     4.989    u_jtag_top/u_jtag_dm/rx_n_35
    SLICE_X103Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    M19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.528    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    15.028 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    16.753    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.844 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.625    18.470    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X103Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[23]/C
                         clock pessimism              0.576    19.045    
                         clock uncertainty           -0.084    18.962    
    SLICE_X103Y43        FDCE (Setup_fdce_C_D)        0.029    18.991    u_jtag_top/u_jtag_dm/read_data_reg[23]
  -------------------------------------------------------------------
                         required time                         18.991    
                         arrival time                          -4.989    
  -------------------------------------------------------------------
                         slack                                 14.002    

Slack (MET) :             14.002ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.803ns  (logic 0.952ns (16.406%)  route 4.851ns (83.594%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.882    -0.813    u_jtag_top/u_jtag_dm/rx/clk_out
    SLICE_X110Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDCE (Prop_fdce_C_Q)         0.456    -0.357 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/Q
                         net (fo=43, routed)          2.608     2.251    u_jtag_top/u_jtag_dm/rx/rx_data[39]
    SLICE_X106Y40        LUT6 (Prop_lut6_I0_O)        0.124     2.375 f  u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3/O
                         net (fo=9, routed)           0.607     2.982    u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3_n_0
    SLICE_X108Y39        LUT3 (Prop_lut3_I1_O)        0.124     3.106 f  u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2/O
                         net (fo=24, routed)          1.342     4.448    u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2_n_0
    SLICE_X102Y41        LUT6 (Prop_lut6_I3_O)        0.124     4.572 r  u_jtag_top/u_jtag_dm/rx/read_data[27]_i_2/O
                         net (fo=1, routed)           0.294     4.866    u_jtag_top/u_jtag_dm/rx/read_data[27]_i_2_n_0
    SLICE_X103Y43        LUT5 (Prop_lut5_I4_O)        0.124     4.990 r  u_jtag_top/u_jtag_dm/rx/read_data[27]_i_1/O
                         net (fo=1, routed)           0.000     4.990    u_jtag_top/u_jtag_dm/rx_n_31
    SLICE_X103Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    M19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.528    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    15.028 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    16.753    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.844 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.625    18.470    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X103Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[27]/C
                         clock pessimism              0.576    19.045    
                         clock uncertainty           -0.084    18.962    
    SLICE_X103Y43        FDCE (Setup_fdce_C_D)        0.031    18.993    u_jtag_top/u_jtag_dm/read_data_reg[27]
  -------------------------------------------------------------------
                         required time                         18.993    
                         arrival time                          -4.990    
  -------------------------------------------------------------------
                         slack                                 14.002    

Slack (MET) :             14.016ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.834ns  (logic 0.952ns (16.318%)  route 4.882ns (83.682%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 18.469 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.882    -0.813    u_jtag_top/u_jtag_dm/rx/clk_out
    SLICE_X110Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDCE (Prop_fdce_C_Q)         0.456    -0.357 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/Q
                         net (fo=43, routed)          2.608     2.251    u_jtag_top/u_jtag_dm/rx/rx_data[39]
    SLICE_X106Y40        LUT6 (Prop_lut6_I0_O)        0.124     2.375 f  u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3/O
                         net (fo=9, routed)           0.607     2.982    u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3_n_0
    SLICE_X108Y39        LUT3 (Prop_lut3_I1_O)        0.124     3.106 f  u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2/O
                         net (fo=24, routed)          1.073     4.179    u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2_n_0
    SLICE_X102Y39        LUT6 (Prop_lut6_I3_O)        0.124     4.303 r  u_jtag_top/u_jtag_dm/rx/read_data[21]_i_2/O
                         net (fo=1, routed)           0.594     4.897    u_jtag_top/u_jtag_dm/rx/read_data[21]_i_2_n_0
    SLICE_X102Y41        LUT5 (Prop_lut5_I3_O)        0.124     5.021 r  u_jtag_top/u_jtag_dm/rx/read_data[21]_i_1/O
                         net (fo=1, routed)           0.000     5.021    u_jtag_top/u_jtag_dm/rx_n_37
    SLICE_X102Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    M19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.528    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    15.028 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    16.753    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.844 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.624    18.469    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X102Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[21]/C
                         clock pessimism              0.576    19.044    
                         clock uncertainty           -0.084    18.961    
    SLICE_X102Y41        FDCE (Setup_fdce_C_D)        0.077    19.038    u_jtag_top/u_jtag_dm/read_data_reg[21]
  -------------------------------------------------------------------
                         required time                         19.038    
                         arrival time                          -5.021    
  -------------------------------------------------------------------
                         slack                                 14.016    

Slack (MET) :             14.022ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.832ns  (logic 0.952ns (16.324%)  route 4.880ns (83.676%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 18.469 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.882    -0.813    u_jtag_top/u_jtag_dm/rx/clk_out
    SLICE_X110Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDCE (Prop_fdce_C_Q)         0.456    -0.357 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/Q
                         net (fo=43, routed)          2.608     2.251    u_jtag_top/u_jtag_dm/rx/rx_data[39]
    SLICE_X106Y40        LUT6 (Prop_lut6_I0_O)        0.124     2.375 f  u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3/O
                         net (fo=9, routed)           0.607     2.982    u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3_n_0
    SLICE_X108Y39        LUT3 (Prop_lut3_I1_O)        0.124     3.106 f  u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2/O
                         net (fo=24, routed)          1.073     4.179    u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2_n_0
    SLICE_X102Y39        LUT6 (Prop_lut6_I3_O)        0.124     4.303 r  u_jtag_top/u_jtag_dm/rx/read_data[30]_i_2/O
                         net (fo=1, routed)           0.592     4.895    u_jtag_top/u_jtag_dm/rx/read_data[30]_i_2_n_0
    SLICE_X102Y41        LUT5 (Prop_lut5_I3_O)        0.124     5.019 r  u_jtag_top/u_jtag_dm/rx/read_data[30]_i_1/O
                         net (fo=1, routed)           0.000     5.019    u_jtag_top/u_jtag_dm/rx_n_28
    SLICE_X102Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    M19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.528    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    15.028 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    16.753    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.844 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.624    18.469    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X102Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[30]/C
                         clock pessimism              0.576    19.044    
                         clock uncertainty           -0.084    18.961    
    SLICE_X102Y41        FDCE (Setup_fdce_C_D)        0.081    19.042    u_jtag_top/u_jtag_dm/read_data_reg[30]
  -------------------------------------------------------------------
                         required time                         19.042    
                         arrival time                          -5.019    
  -------------------------------------------------------------------
                         slack                                 14.022    

Slack (MET) :             14.054ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.749ns  (logic 0.952ns (16.560%)  route 4.797ns (83.440%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 18.469 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.882    -0.813    u_jtag_top/u_jtag_dm/rx/clk_out
    SLICE_X110Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDCE (Prop_fdce_C_Q)         0.456    -0.357 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/Q
                         net (fo=43, routed)          2.608     2.251    u_jtag_top/u_jtag_dm/rx/rx_data[39]
    SLICE_X106Y40        LUT6 (Prop_lut6_I0_O)        0.124     2.375 f  u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3/O
                         net (fo=9, routed)           0.607     2.982    u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3_n_0
    SLICE_X108Y39        LUT3 (Prop_lut3_I1_O)        0.124     3.106 f  u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2/O
                         net (fo=24, routed)          1.145     4.251    u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2_n_0
    SLICE_X103Y40        LUT6 (Prop_lut6_I3_O)        0.124     4.375 r  u_jtag_top/u_jtag_dm/rx/read_data[26]_i_2/O
                         net (fo=1, routed)           0.437     4.812    u_jtag_top/u_jtag_dm/rx/read_data[26]_i_2_n_0
    SLICE_X103Y41        LUT5 (Prop_lut5_I3_O)        0.124     4.936 r  u_jtag_top/u_jtag_dm/rx/read_data[26]_i_1/O
                         net (fo=1, routed)           0.000     4.936    u_jtag_top/u_jtag_dm/rx_n_32
    SLICE_X103Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    M19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.528    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    15.028 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    16.753    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.844 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.624    18.469    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X103Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[26]/C
                         clock pessimism              0.576    19.044    
                         clock uncertainty           -0.084    18.961    
    SLICE_X103Y41        FDCE (Setup_fdce_C_D)        0.029    18.990    u_jtag_top/u_jtag_dm/read_data_reg[26]
  -------------------------------------------------------------------
                         required time                         18.990    
                         arrival time                          -4.936    
  -------------------------------------------------------------------
                         slack                                 14.054    

Slack (MET) :             14.120ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.685ns  (logic 0.952ns (16.746%)  route 4.733ns (83.254%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.882    -0.813    u_jtag_top/u_jtag_dm/rx/clk_out
    SLICE_X110Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDCE (Prop_fdce_C_Q)         0.456    -0.357 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/Q
                         net (fo=43, routed)          2.608     2.251    u_jtag_top/u_jtag_dm/rx/rx_data[39]
    SLICE_X106Y40        LUT6 (Prop_lut6_I0_O)        0.124     2.375 f  u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3/O
                         net (fo=9, routed)           0.607     2.982    u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3_n_0
    SLICE_X108Y39        LUT3 (Prop_lut3_I1_O)        0.124     3.106 f  u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2/O
                         net (fo=24, routed)          1.088     4.194    u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2_n_0
    SLICE_X103Y41        LUT6 (Prop_lut6_I3_O)        0.124     4.318 r  u_jtag_top/u_jtag_dm/rx/read_data[28]_i_2/O
                         net (fo=1, routed)           0.430     4.748    u_jtag_top/u_jtag_dm/rx/read_data[28]_i_2_n_0
    SLICE_X103Y43        LUT5 (Prop_lut5_I3_O)        0.124     4.872 r  u_jtag_top/u_jtag_dm/rx/read_data[28]_i_1/O
                         net (fo=1, routed)           0.000     4.872    u_jtag_top/u_jtag_dm/rx_n_30
    SLICE_X103Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    M19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.528    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    15.028 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    16.753    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.844 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.625    18.470    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X103Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[28]/C
                         clock pessimism              0.576    19.045    
                         clock uncertainty           -0.084    18.962    
    SLICE_X103Y43        FDCE (Setup_fdce_C_D)        0.031    18.993    u_jtag_top/u_jtag_dm/read_data_reg[28]
  -------------------------------------------------------------------
                         required time                         18.993    
                         arrival time                          -4.872    
  -------------------------------------------------------------------
                         slack                                 14.120    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dmcontrol_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.640    -0.604    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X107Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/dmcontrol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y41        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  u_jtag_top/u_jtag_dm/dmcontrol_reg[1]/Q
                         net (fo=1, routed)           0.057    -0.406    u_jtag_top/u_jtag_dm/rx/dmcontrol_reg[31][1]
    SLICE_X106Y41        LUT6 (Prop_lut6_I3_O)        0.045    -0.361 r  u_jtag_top/u_jtag_dm/rx/read_data[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.361    u_jtag_top/u_jtag_dm/rx_n_57
    SLICE_X106Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.911    -0.843    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X106Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[1]/C
                         clock pessimism              0.252    -0.591    
                         clock uncertainty            0.084    -0.508    
    SLICE_X106Y41        FDCE (Hold_fdce_C_D)         0.092    -0.416    u_jtag_top/u_jtag_dm/read_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/data0_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.613    -0.631    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X104Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y41        FDCE (Prop_fdce_C_Q)         0.164    -0.467 r  u_jtag_top/u_jtag_dm/data0_reg[24]/Q
                         net (fo=1, routed)           0.049    -0.418    u_jtag_top/u_jtag_dm/rx/data0_reg[31]_0[24]
    SLICE_X105Y41        LUT6 (Prop_lut6_I4_O)        0.045    -0.373 r  u_jtag_top/u_jtag_dm/rx/read_data[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.373    u_jtag_top/u_jtag_dm/rx_n_34
    SLICE_X105Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.883    -0.871    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X105Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[24]/C
                         clock pessimism              0.253    -0.618    
                         clock uncertainty            0.084    -0.535    
    SLICE_X105Y41        FDCE (Hold_fdce_C_D)         0.092    -0.443    u_jtag_top/u_jtag_dm/read_data_reg[24]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/data0_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.641    -0.603    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X110Y40        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y40        FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  u_jtag_top/u_jtag_dm/data0_reg[5]/Q
                         net (fo=1, routed)           0.085    -0.377    u_jtag_top/u_jtag_dm/rx/data0_reg[31]_0[5]
    SLICE_X111Y40        LUT5 (Prop_lut5_I4_O)        0.045    -0.332 r  u_jtag_top/u_jtag_dm/rx/read_data[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.332    u_jtag_top/u_jtag_dm/rx_n_53
    SLICE_X111Y40        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.912    -0.842    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X111Y40        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[5]/C
                         clock pessimism              0.252    -0.590    
                         clock uncertainty            0.084    -0.507    
    SLICE_X111Y40        FDCE (Hold_fdce_C_D)         0.092    -0.415    u_jtag_top/u_jtag_dm/read_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/data0_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.641    -0.603    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X110Y40        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y40        FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  u_jtag_top/u_jtag_dm/data0_reg[10]/Q
                         net (fo=1, routed)           0.086    -0.377    u_jtag_top/u_jtag_dm/rx/data0_reg[31]_0[10]
    SLICE_X111Y40        LUT6 (Prop_lut6_I5_O)        0.045    -0.332 r  u_jtag_top/u_jtag_dm/rx/read_data[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.332    u_jtag_top/u_jtag_dm/rx_n_48
    SLICE_X111Y40        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.912    -0.842    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X111Y40        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[10]/C
                         clock pessimism              0.252    -0.590    
                         clock uncertainty            0.084    -0.507    
    SLICE_X111Y40        FDCE (Hold_fdce_C_D)         0.091    -0.416    u_jtag_top/u_jtag_dm/read_data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/data0_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.639    -0.605    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X106Y39        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y39        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  u_jtag_top/u_jtag_dm/data0_reg[12]/Q
                         net (fo=1, routed)           0.086    -0.379    u_jtag_top/u_jtag_dm/rx/data0_reg[31]_0[12]
    SLICE_X107Y39        LUT5 (Prop_lut5_I3_O)        0.045    -0.334 r  u_jtag_top/u_jtag_dm/rx/read_data[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    u_jtag_top/u_jtag_dm/rx_n_46
    SLICE_X107Y39        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.910    -0.844    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X107Y39        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[12]/C
                         clock pessimism              0.252    -0.592    
                         clock uncertainty            0.084    -0.509    
    SLICE_X107Y39        FDCE (Hold_fdce_C_D)         0.091    -0.418    u_jtag_top/u_jtag_dm/read_data_reg[12]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_top/u_jtag_dm/data0_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.512%)  route 0.127ns (40.488%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.613    -0.631    u_jtag_top/u_jtag_dm/rx/clk_out
    SLICE_X105Y42        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y42        FDCE (Prop_fdce_C_Q)         0.141    -0.490 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[27]/Q
                         net (fo=5, routed)           0.127    -0.364    u_jtag_top/u_jtag_dm/rx/Q[9]
    SLICE_X104Y42        LUT2 (Prop_lut2_I0_O)        0.045    -0.319 r  u_jtag_top/u_jtag_dm/rx/data0[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    u_jtag_top/u_jtag_dm/rx_n_117
    SLICE_X104Y42        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.883    -0.871    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X104Y42        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[25]/C
                         clock pessimism              0.253    -0.618    
                         clock uncertainty            0.084    -0.535    
    SLICE_X104Y42        FDCE (Hold_fdce_C_D)         0.121    -0.414    u_jtag_top/u_jtag_dm/data0_reg[25]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/data0_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.613    -0.631    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X104Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y41        FDCE (Prop_fdce_C_Q)         0.164    -0.467 r  u_jtag_top/u_jtag_dm/data0_reg[17]/Q
                         net (fo=1, routed)           0.083    -0.384    u_jtag_top/u_jtag_dm/rx/data0_reg[31]_0[17]
    SLICE_X105Y41        LUT5 (Prop_lut5_I4_O)        0.045    -0.339 r  u_jtag_top/u_jtag_dm/rx/read_data[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.339    u_jtag_top/u_jtag_dm/rx_n_41
    SLICE_X105Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.883    -0.871    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X105Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[17]/C
                         clock pessimism              0.253    -0.618    
                         clock uncertainty            0.084    -0.535    
    SLICE_X105Y41        FDCE (Hold_fdce_C_D)         0.092    -0.443    u_jtag_top/u_jtag_dm/read_data_reg[17]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/data0_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.614    -0.630    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X102Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y43        FDCE (Prop_fdce_C_Q)         0.164    -0.466 r  u_jtag_top/u_jtag_dm/data0_reg[23]/Q
                         net (fo=1, routed)           0.082    -0.384    u_jtag_top/u_jtag_dm/rx/data0_reg[31]_0[23]
    SLICE_X103Y43        LUT5 (Prop_lut5_I4_O)        0.045    -0.339 r  u_jtag_top/u_jtag_dm/rx/read_data[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.339    u_jtag_top/u_jtag_dm/rx_n_35
    SLICE_X103Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.884    -0.870    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X103Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[23]/C
                         clock pessimism              0.253    -0.617    
                         clock uncertainty            0.084    -0.534    
    SLICE_X103Y43        FDCE (Hold_fdce_C_D)         0.091    -0.443    u_jtag_top/u_jtag_dm/read_data_reg[23]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_top/u_jtag_dm/tx/req_data_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.641    -0.603    u_jtag_top/u_jtag_dm/rx/clk_out
    SLICE_X108Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y43        FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[35]/Q
                         net (fo=19, routed)          0.094    -0.345    u_jtag_top/u_jtag_dm/rx/rx_data[35]
    SLICE_X109Y43        LUT2 (Prop_lut2_I0_O)        0.045    -0.300 r  u_jtag_top/u_jtag_dm/rx/req_data[35]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    u_jtag_top/u_jtag_dm/tx/D[1]
    SLICE_X109Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.912    -0.842    u_jtag_top/u_jtag_dm/tx/clk_out
    SLICE_X109Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[35]/C
                         clock pessimism              0.252    -0.590    
                         clock uncertainty            0.084    -0.507    
    SLICE_X109Y43        FDCE (Hold_fdce_C_D)         0.092    -0.415    u_jtag_top/u_jtag_dm/tx/req_data_reg[35]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/data0_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.356%)  route 0.144ns (43.644%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.641    -0.603    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X110Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y41        FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  u_jtag_top/u_jtag_dm/data0_reg[4]/Q
                         net (fo=1, routed)           0.144    -0.318    u_jtag_top/u_jtag_dm/rx/data0_reg[31]_0[4]
    SLICE_X109Y42        LUT5 (Prop_lut5_I4_O)        0.045    -0.273 r  u_jtag_top/u_jtag_dm/rx/read_data[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    u_jtag_top/u_jtag_dm/rx_n_54
    SLICE_X109Y42        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.911    -0.843    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X109Y42        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[4]/C
                         clock pessimism              0.277    -0.566    
                         clock uncertainty            0.084    -0.483    
    SLICE_X109Y42        FDCE (Hold_fdce_C_D)         0.092    -0.391    u_jtag_top/u_jtag_dm/read_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.117    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz
  To Clock:  clk_out_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       13.306ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.306ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@40.000ns - clk_out_clk_wiz rise@20.000ns)
  Data Path Delay:        6.288ns  (logic 0.980ns (15.584%)  route 5.308ns (84.416%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 38.545 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.813ns = ( 19.187 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    M19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.436    21.436 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.721    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    15.315 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    17.204    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.305 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.882    19.187    u_jtag_top/u_jtag_dm/rx/clk_out
    SLICE_X110Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDCE (Prop_fdce_C_Q)         0.456    19.643 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/Q
                         net (fo=43, routed)          2.608    22.251    u_jtag_top/u_jtag_dm/rx/rx_data[39]
    SLICE_X106Y40        LUT6 (Prop_lut6_I0_O)        0.124    22.375 f  u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3/O
                         net (fo=9, routed)           0.607    22.982    u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3_n_0
    SLICE_X108Y39        LUT3 (Prop_lut3_I1_O)        0.124    23.106 f  u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2/O
                         net (fo=24, routed)          0.940    24.046    u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2_n_0
    SLICE_X106Y42        LUT6 (Prop_lut6_I3_O)        0.124    24.170 r  u_jtag_top/u_jtag_dm/rx/read_data[15]_i_2/O
                         net (fo=1, routed)           0.808    24.978    u_jtag_top/u_jtag_dm/rx/read_data[15]_i_2_n_0
    SLICE_X106Y43        LUT5 (Prop_lut5_I3_O)        0.152    25.130 r  u_jtag_top/u_jtag_dm/rx/read_data[15]_i_1/O
                         net (fo=1, routed)           0.346    25.476    u_jtag_top/u_jtag_dm/rx_n_43
    SLICE_X106Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    M19                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.528    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.028 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.753    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.844 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.700    38.545    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X106Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[15]/C
                         clock pessimism              0.576    39.120    
                         clock uncertainty           -0.084    39.037    
    SLICE_X106Y43        FDCE (Setup_fdce_C_D)       -0.255    38.782    u_jtag_top/u_jtag_dm/read_data_reg[15]
  -------------------------------------------------------------------
                         required time                         38.782    
                         arrival time                         -25.476    
  -------------------------------------------------------------------
                         slack                                 13.306    

Slack (MET) :             13.688ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@40.000ns - clk_out_clk_wiz rise@20.000ns)
  Data Path Delay:        6.116ns  (logic 0.952ns (15.567%)  route 5.164ns (84.433%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.468 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.813ns = ( 19.187 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    M19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.436    21.436 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.721    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    15.315 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    17.204    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.305 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.882    19.187    u_jtag_top/u_jtag_dm/rx/clk_out
    SLICE_X110Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDCE (Prop_fdce_C_Q)         0.456    19.643 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/Q
                         net (fo=43, routed)          2.608    22.251    u_jtag_top/u_jtag_dm/rx/rx_data[39]
    SLICE_X106Y40        LUT6 (Prop_lut6_I0_O)        0.124    22.375 f  u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3/O
                         net (fo=9, routed)           0.607    22.982    u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3_n_0
    SLICE_X108Y39        LUT3 (Prop_lut3_I1_O)        0.124    23.106 f  u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2/O
                         net (fo=24, routed)          1.282    24.388    u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2_n_0
    SLICE_X103Y39        LUT6 (Prop_lut6_I3_O)        0.124    24.512 r  u_jtag_top/u_jtag_dm/rx/read_data[20]_i_2/O
                         net (fo=1, routed)           0.667    25.179    u_jtag_top/u_jtag_dm/rx/read_data[20]_i_2_n_0
    SLICE_X103Y39        LUT5 (Prop_lut5_I3_O)        0.124    25.303 r  u_jtag_top/u_jtag_dm/rx/read_data[20]_i_1/O
                         net (fo=1, routed)           0.000    25.303    u_jtag_top/u_jtag_dm/rx_n_38
    SLICE_X103Y39        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    M19                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.528    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.028 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.753    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.844 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.623    38.468    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X103Y39        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[20]/C
                         clock pessimism              0.576    39.043    
                         clock uncertainty           -0.084    38.960    
    SLICE_X103Y39        FDCE (Setup_fdce_C_D)        0.031    38.991    u_jtag_top/u_jtag_dm/read_data_reg[20]
  -------------------------------------------------------------------
                         required time                         38.991    
                         arrival time                         -25.303    
  -------------------------------------------------------------------
                         slack                                 13.688    

Slack (MET) :             13.901ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@40.000ns - clk_out_clk_wiz rise@20.000ns)
  Data Path Delay:        5.904ns  (logic 0.952ns (16.124%)  route 4.952ns (83.876%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.470 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.813ns = ( 19.187 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    M19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.436    21.436 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.721    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    15.315 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    17.204    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.305 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.882    19.187    u_jtag_top/u_jtag_dm/rx/clk_out
    SLICE_X110Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDCE (Prop_fdce_C_Q)         0.456    19.643 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/Q
                         net (fo=43, routed)          2.608    22.251    u_jtag_top/u_jtag_dm/rx/rx_data[39]
    SLICE_X106Y40        LUT6 (Prop_lut6_I0_O)        0.124    22.375 f  u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3/O
                         net (fo=9, routed)           0.607    22.982    u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3_n_0
    SLICE_X108Y39        LUT3 (Prop_lut3_I1_O)        0.124    23.106 f  u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2/O
                         net (fo=24, routed)          1.143    24.249    u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2_n_0
    SLICE_X103Y40        LUT6 (Prop_lut6_I5_O)        0.124    24.373 r  u_jtag_top/u_jtag_dm/rx/read_data[24]_i_2/O
                         net (fo=1, routed)           0.595    24.968    u_jtag_top/u_jtag_dm/rx/read_data[24]_i_2_n_0
    SLICE_X105Y41        LUT6 (Prop_lut6_I0_O)        0.124    25.092 r  u_jtag_top/u_jtag_dm/rx/read_data[24]_i_1/O
                         net (fo=1, routed)           0.000    25.092    u_jtag_top/u_jtag_dm/rx_n_34
    SLICE_X105Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    M19                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.528    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.028 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.753    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.844 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.625    38.470    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X105Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[24]/C
                         clock pessimism              0.576    39.045    
                         clock uncertainty           -0.084    38.962    
    SLICE_X105Y41        FDCE (Setup_fdce_C_D)        0.031    38.993    u_jtag_top/u_jtag_dm/read_data_reg[24]
  -------------------------------------------------------------------
                         required time                         38.993    
                         arrival time                         -25.092    
  -------------------------------------------------------------------
                         slack                                 13.901    

Slack (MET) :             13.912ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@40.000ns - clk_out_clk_wiz rise@20.000ns)
  Data Path Delay:        5.895ns  (logic 0.952ns (16.150%)  route 4.943ns (83.850%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.470 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.813ns = ( 19.187 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    M19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.436    21.436 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.721    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    15.315 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    17.204    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.305 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.882    19.187    u_jtag_top/u_jtag_dm/rx/clk_out
    SLICE_X110Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDCE (Prop_fdce_C_Q)         0.456    19.643 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/Q
                         net (fo=43, routed)          2.608    22.251    u_jtag_top/u_jtag_dm/rx/rx_data[39]
    SLICE_X106Y40        LUT6 (Prop_lut6_I0_O)        0.124    22.375 f  u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3/O
                         net (fo=9, routed)           0.607    22.982    u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3_n_0
    SLICE_X108Y39        LUT3 (Prop_lut3_I1_O)        0.124    23.106 f  u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2/O
                         net (fo=24, routed)          1.325    24.431    u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2_n_0
    SLICE_X103Y42        LUT6 (Prop_lut6_I3_O)        0.124    24.555 r  u_jtag_top/u_jtag_dm/rx/read_data[29]_i_2/O
                         net (fo=1, routed)           0.403    24.958    u_jtag_top/u_jtag_dm/rx/read_data[29]_i_2_n_0
    SLICE_X103Y43        LUT5 (Prop_lut5_I3_O)        0.124    25.082 r  u_jtag_top/u_jtag_dm/rx/read_data[29]_i_1/O
                         net (fo=1, routed)           0.000    25.082    u_jtag_top/u_jtag_dm/rx_n_29
    SLICE_X103Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    M19                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.528    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.028 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.753    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.844 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.625    38.470    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X103Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[29]/C
                         clock pessimism              0.576    39.045    
                         clock uncertainty           -0.084    38.962    
    SLICE_X103Y43        FDCE (Setup_fdce_C_D)        0.032    38.994    u_jtag_top/u_jtag_dm/read_data_reg[29]
  -------------------------------------------------------------------
                         required time                         38.994    
                         arrival time                         -25.082    
  -------------------------------------------------------------------
                         slack                                 13.912    

Slack (MET) :             14.002ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@40.000ns - clk_out_clk_wiz rise@20.000ns)
  Data Path Delay:        5.802ns  (logic 0.952ns (16.409%)  route 4.850ns (83.591%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.470 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.813ns = ( 19.187 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    M19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.436    21.436 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.721    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    15.315 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    17.204    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.305 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.882    19.187    u_jtag_top/u_jtag_dm/rx/clk_out
    SLICE_X110Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDCE (Prop_fdce_C_Q)         0.456    19.643 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/Q
                         net (fo=43, routed)          2.608    22.251    u_jtag_top/u_jtag_dm/rx/rx_data[39]
    SLICE_X106Y40        LUT6 (Prop_lut6_I0_O)        0.124    22.375 f  u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3/O
                         net (fo=9, routed)           0.607    22.982    u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3_n_0
    SLICE_X108Y39        LUT3 (Prop_lut3_I1_O)        0.124    23.106 f  u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2/O
                         net (fo=24, routed)          0.838    23.944    u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2_n_0
    SLICE_X102Y42        LUT6 (Prop_lut6_I3_O)        0.124    24.068 r  u_jtag_top/u_jtag_dm/rx/read_data[23]_i_2/O
                         net (fo=1, routed)           0.797    24.865    u_jtag_top/u_jtag_dm/rx/read_data[23]_i_2_n_0
    SLICE_X103Y43        LUT5 (Prop_lut5_I3_O)        0.124    24.989 r  u_jtag_top/u_jtag_dm/rx/read_data[23]_i_1/O
                         net (fo=1, routed)           0.000    24.989    u_jtag_top/u_jtag_dm/rx_n_35
    SLICE_X103Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    M19                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.528    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.028 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.753    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.844 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.625    38.470    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X103Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[23]/C
                         clock pessimism              0.576    39.045    
                         clock uncertainty           -0.084    38.962    
    SLICE_X103Y43        FDCE (Setup_fdce_C_D)        0.029    38.991    u_jtag_top/u_jtag_dm/read_data_reg[23]
  -------------------------------------------------------------------
                         required time                         38.991    
                         arrival time                         -24.989    
  -------------------------------------------------------------------
                         slack                                 14.002    

Slack (MET) :             14.002ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@40.000ns - clk_out_clk_wiz rise@20.000ns)
  Data Path Delay:        5.803ns  (logic 0.952ns (16.406%)  route 4.851ns (83.594%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.470 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.813ns = ( 19.187 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    M19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.436    21.436 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.721    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    15.315 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    17.204    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.305 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.882    19.187    u_jtag_top/u_jtag_dm/rx/clk_out
    SLICE_X110Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDCE (Prop_fdce_C_Q)         0.456    19.643 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/Q
                         net (fo=43, routed)          2.608    22.251    u_jtag_top/u_jtag_dm/rx/rx_data[39]
    SLICE_X106Y40        LUT6 (Prop_lut6_I0_O)        0.124    22.375 f  u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3/O
                         net (fo=9, routed)           0.607    22.982    u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3_n_0
    SLICE_X108Y39        LUT3 (Prop_lut3_I1_O)        0.124    23.106 f  u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2/O
                         net (fo=24, routed)          1.342    24.448    u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2_n_0
    SLICE_X102Y41        LUT6 (Prop_lut6_I3_O)        0.124    24.572 r  u_jtag_top/u_jtag_dm/rx/read_data[27]_i_2/O
                         net (fo=1, routed)           0.294    24.866    u_jtag_top/u_jtag_dm/rx/read_data[27]_i_2_n_0
    SLICE_X103Y43        LUT5 (Prop_lut5_I4_O)        0.124    24.990 r  u_jtag_top/u_jtag_dm/rx/read_data[27]_i_1/O
                         net (fo=1, routed)           0.000    24.990    u_jtag_top/u_jtag_dm/rx_n_31
    SLICE_X103Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    M19                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.528    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.028 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.753    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.844 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.625    38.470    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X103Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[27]/C
                         clock pessimism              0.576    39.045    
                         clock uncertainty           -0.084    38.962    
    SLICE_X103Y43        FDCE (Setup_fdce_C_D)        0.031    38.993    u_jtag_top/u_jtag_dm/read_data_reg[27]
  -------------------------------------------------------------------
                         required time                         38.993    
                         arrival time                         -24.990    
  -------------------------------------------------------------------
                         slack                                 14.002    

Slack (MET) :             14.016ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@40.000ns - clk_out_clk_wiz rise@20.000ns)
  Data Path Delay:        5.834ns  (logic 0.952ns (16.318%)  route 4.882ns (83.682%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 38.469 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.813ns = ( 19.187 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    M19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.436    21.436 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.721    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    15.315 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    17.204    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.305 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.882    19.187    u_jtag_top/u_jtag_dm/rx/clk_out
    SLICE_X110Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDCE (Prop_fdce_C_Q)         0.456    19.643 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/Q
                         net (fo=43, routed)          2.608    22.251    u_jtag_top/u_jtag_dm/rx/rx_data[39]
    SLICE_X106Y40        LUT6 (Prop_lut6_I0_O)        0.124    22.375 f  u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3/O
                         net (fo=9, routed)           0.607    22.982    u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3_n_0
    SLICE_X108Y39        LUT3 (Prop_lut3_I1_O)        0.124    23.106 f  u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2/O
                         net (fo=24, routed)          1.073    24.179    u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2_n_0
    SLICE_X102Y39        LUT6 (Prop_lut6_I3_O)        0.124    24.303 r  u_jtag_top/u_jtag_dm/rx/read_data[21]_i_2/O
                         net (fo=1, routed)           0.594    24.897    u_jtag_top/u_jtag_dm/rx/read_data[21]_i_2_n_0
    SLICE_X102Y41        LUT5 (Prop_lut5_I3_O)        0.124    25.021 r  u_jtag_top/u_jtag_dm/rx/read_data[21]_i_1/O
                         net (fo=1, routed)           0.000    25.021    u_jtag_top/u_jtag_dm/rx_n_37
    SLICE_X102Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    M19                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.528    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.028 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.753    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.844 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.624    38.469    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X102Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[21]/C
                         clock pessimism              0.576    39.044    
                         clock uncertainty           -0.084    38.961    
    SLICE_X102Y41        FDCE (Setup_fdce_C_D)        0.077    39.038    u_jtag_top/u_jtag_dm/read_data_reg[21]
  -------------------------------------------------------------------
                         required time                         39.038    
                         arrival time                         -25.021    
  -------------------------------------------------------------------
                         slack                                 14.016    

Slack (MET) :             14.022ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@40.000ns - clk_out_clk_wiz rise@20.000ns)
  Data Path Delay:        5.832ns  (logic 0.952ns (16.324%)  route 4.880ns (83.676%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 38.469 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.813ns = ( 19.187 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    M19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.436    21.436 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.721    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    15.315 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    17.204    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.305 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.882    19.187    u_jtag_top/u_jtag_dm/rx/clk_out
    SLICE_X110Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDCE (Prop_fdce_C_Q)         0.456    19.643 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/Q
                         net (fo=43, routed)          2.608    22.251    u_jtag_top/u_jtag_dm/rx/rx_data[39]
    SLICE_X106Y40        LUT6 (Prop_lut6_I0_O)        0.124    22.375 f  u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3/O
                         net (fo=9, routed)           0.607    22.982    u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3_n_0
    SLICE_X108Y39        LUT3 (Prop_lut3_I1_O)        0.124    23.106 f  u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2/O
                         net (fo=24, routed)          1.073    24.179    u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2_n_0
    SLICE_X102Y39        LUT6 (Prop_lut6_I3_O)        0.124    24.303 r  u_jtag_top/u_jtag_dm/rx/read_data[30]_i_2/O
                         net (fo=1, routed)           0.592    24.895    u_jtag_top/u_jtag_dm/rx/read_data[30]_i_2_n_0
    SLICE_X102Y41        LUT5 (Prop_lut5_I3_O)        0.124    25.019 r  u_jtag_top/u_jtag_dm/rx/read_data[30]_i_1/O
                         net (fo=1, routed)           0.000    25.019    u_jtag_top/u_jtag_dm/rx_n_28
    SLICE_X102Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    M19                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.528    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.028 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.753    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.844 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.624    38.469    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X102Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[30]/C
                         clock pessimism              0.576    39.044    
                         clock uncertainty           -0.084    38.961    
    SLICE_X102Y41        FDCE (Setup_fdce_C_D)        0.081    39.042    u_jtag_top/u_jtag_dm/read_data_reg[30]
  -------------------------------------------------------------------
                         required time                         39.042    
                         arrival time                         -25.019    
  -------------------------------------------------------------------
                         slack                                 14.022    

Slack (MET) :             14.054ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@40.000ns - clk_out_clk_wiz rise@20.000ns)
  Data Path Delay:        5.749ns  (logic 0.952ns (16.560%)  route 4.797ns (83.440%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 38.469 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.813ns = ( 19.187 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    M19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.436    21.436 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.721    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    15.315 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    17.204    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.305 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.882    19.187    u_jtag_top/u_jtag_dm/rx/clk_out
    SLICE_X110Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDCE (Prop_fdce_C_Q)         0.456    19.643 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/Q
                         net (fo=43, routed)          2.608    22.251    u_jtag_top/u_jtag_dm/rx/rx_data[39]
    SLICE_X106Y40        LUT6 (Prop_lut6_I0_O)        0.124    22.375 f  u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3/O
                         net (fo=9, routed)           0.607    22.982    u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3_n_0
    SLICE_X108Y39        LUT3 (Prop_lut3_I1_O)        0.124    23.106 f  u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2/O
                         net (fo=24, routed)          1.145    24.251    u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2_n_0
    SLICE_X103Y40        LUT6 (Prop_lut6_I3_O)        0.124    24.375 r  u_jtag_top/u_jtag_dm/rx/read_data[26]_i_2/O
                         net (fo=1, routed)           0.437    24.812    u_jtag_top/u_jtag_dm/rx/read_data[26]_i_2_n_0
    SLICE_X103Y41        LUT5 (Prop_lut5_I3_O)        0.124    24.936 r  u_jtag_top/u_jtag_dm/rx/read_data[26]_i_1/O
                         net (fo=1, routed)           0.000    24.936    u_jtag_top/u_jtag_dm/rx_n_32
    SLICE_X103Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    M19                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.528    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.028 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.753    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.844 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.624    38.469    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X103Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[26]/C
                         clock pessimism              0.576    39.044    
                         clock uncertainty           -0.084    38.961    
    SLICE_X103Y41        FDCE (Setup_fdce_C_D)        0.029    38.990    u_jtag_top/u_jtag_dm/read_data_reg[26]
  -------------------------------------------------------------------
                         required time                         38.990    
                         arrival time                         -24.936    
  -------------------------------------------------------------------
                         slack                                 14.054    

Slack (MET) :             14.120ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@40.000ns - clk_out_clk_wiz rise@20.000ns)
  Data Path Delay:        5.685ns  (logic 0.952ns (16.746%)  route 4.733ns (83.254%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.470 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.813ns = ( 19.187 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    M19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.436    21.436 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.721    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    15.315 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    17.204    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.305 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.882    19.187    u_jtag_top/u_jtag_dm/rx/clk_out
    SLICE_X110Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDCE (Prop_fdce_C_Q)         0.456    19.643 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/Q
                         net (fo=43, routed)          2.608    22.251    u_jtag_top/u_jtag_dm/rx/rx_data[39]
    SLICE_X106Y40        LUT6 (Prop_lut6_I0_O)        0.124    22.375 f  u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3/O
                         net (fo=9, routed)           0.607    22.982    u_jtag_top/u_jtag_dm/rx/read_data[22]_i_3_n_0
    SLICE_X108Y39        LUT3 (Prop_lut3_I1_O)        0.124    23.106 f  u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2/O
                         net (fo=24, routed)          1.088    24.194    u_jtag_top/u_jtag_dm/rx/read_data[9]_i_2_n_0
    SLICE_X103Y41        LUT6 (Prop_lut6_I3_O)        0.124    24.318 r  u_jtag_top/u_jtag_dm/rx/read_data[28]_i_2/O
                         net (fo=1, routed)           0.430    24.748    u_jtag_top/u_jtag_dm/rx/read_data[28]_i_2_n_0
    SLICE_X103Y43        LUT5 (Prop_lut5_I3_O)        0.124    24.872 r  u_jtag_top/u_jtag_dm/rx/read_data[28]_i_1/O
                         net (fo=1, routed)           0.000    24.872    u_jtag_top/u_jtag_dm/rx_n_30
    SLICE_X103Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    M19                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.528    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.028 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.753    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.844 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         1.625    38.470    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X103Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[28]/C
                         clock pessimism              0.576    39.045    
                         clock uncertainty           -0.084    38.962    
    SLICE_X103Y43        FDCE (Setup_fdce_C_D)        0.031    38.993    u_jtag_top/u_jtag_dm/read_data_reg[28]
  -------------------------------------------------------------------
                         required time                         38.993    
                         arrival time                         -24.872    
  -------------------------------------------------------------------
                         slack                                 14.120    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dmcontrol_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.640    -0.604    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X107Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/dmcontrol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y41        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  u_jtag_top/u_jtag_dm/dmcontrol_reg[1]/Q
                         net (fo=1, routed)           0.057    -0.406    u_jtag_top/u_jtag_dm/rx/dmcontrol_reg[31][1]
    SLICE_X106Y41        LUT6 (Prop_lut6_I3_O)        0.045    -0.361 r  u_jtag_top/u_jtag_dm/rx/read_data[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.361    u_jtag_top/u_jtag_dm/rx_n_57
    SLICE_X106Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.911    -0.843    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X106Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[1]/C
                         clock pessimism              0.252    -0.591    
                         clock uncertainty            0.084    -0.508    
    SLICE_X106Y41        FDCE (Hold_fdce_C_D)         0.092    -0.416    u_jtag_top/u_jtag_dm/read_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/data0_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.613    -0.631    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X104Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y41        FDCE (Prop_fdce_C_Q)         0.164    -0.467 r  u_jtag_top/u_jtag_dm/data0_reg[24]/Q
                         net (fo=1, routed)           0.049    -0.418    u_jtag_top/u_jtag_dm/rx/data0_reg[31]_0[24]
    SLICE_X105Y41        LUT6 (Prop_lut6_I4_O)        0.045    -0.373 r  u_jtag_top/u_jtag_dm/rx/read_data[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.373    u_jtag_top/u_jtag_dm/rx_n_34
    SLICE_X105Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.883    -0.871    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X105Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[24]/C
                         clock pessimism              0.253    -0.618    
                         clock uncertainty            0.084    -0.535    
    SLICE_X105Y41        FDCE (Hold_fdce_C_D)         0.092    -0.443    u_jtag_top/u_jtag_dm/read_data_reg[24]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/data0_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.641    -0.603    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X110Y40        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y40        FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  u_jtag_top/u_jtag_dm/data0_reg[5]/Q
                         net (fo=1, routed)           0.085    -0.377    u_jtag_top/u_jtag_dm/rx/data0_reg[31]_0[5]
    SLICE_X111Y40        LUT5 (Prop_lut5_I4_O)        0.045    -0.332 r  u_jtag_top/u_jtag_dm/rx/read_data[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.332    u_jtag_top/u_jtag_dm/rx_n_53
    SLICE_X111Y40        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.912    -0.842    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X111Y40        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[5]/C
                         clock pessimism              0.252    -0.590    
                         clock uncertainty            0.084    -0.507    
    SLICE_X111Y40        FDCE (Hold_fdce_C_D)         0.092    -0.415    u_jtag_top/u_jtag_dm/read_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/data0_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.641    -0.603    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X110Y40        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y40        FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  u_jtag_top/u_jtag_dm/data0_reg[10]/Q
                         net (fo=1, routed)           0.086    -0.377    u_jtag_top/u_jtag_dm/rx/data0_reg[31]_0[10]
    SLICE_X111Y40        LUT6 (Prop_lut6_I5_O)        0.045    -0.332 r  u_jtag_top/u_jtag_dm/rx/read_data[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.332    u_jtag_top/u_jtag_dm/rx_n_48
    SLICE_X111Y40        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.912    -0.842    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X111Y40        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[10]/C
                         clock pessimism              0.252    -0.590    
                         clock uncertainty            0.084    -0.507    
    SLICE_X111Y40        FDCE (Hold_fdce_C_D)         0.091    -0.416    u_jtag_top/u_jtag_dm/read_data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/data0_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.639    -0.605    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X106Y39        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y39        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  u_jtag_top/u_jtag_dm/data0_reg[12]/Q
                         net (fo=1, routed)           0.086    -0.379    u_jtag_top/u_jtag_dm/rx/data0_reg[31]_0[12]
    SLICE_X107Y39        LUT5 (Prop_lut5_I3_O)        0.045    -0.334 r  u_jtag_top/u_jtag_dm/rx/read_data[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    u_jtag_top/u_jtag_dm/rx_n_46
    SLICE_X107Y39        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.910    -0.844    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X107Y39        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[12]/C
                         clock pessimism              0.252    -0.592    
                         clock uncertainty            0.084    -0.509    
    SLICE_X107Y39        FDCE (Hold_fdce_C_D)         0.091    -0.418    u_jtag_top/u_jtag_dm/read_data_reg[12]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/data0_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.512%)  route 0.127ns (40.488%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.613    -0.631    u_jtag_top/u_jtag_dm/rx/clk_out
    SLICE_X105Y42        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y42        FDCE (Prop_fdce_C_Q)         0.141    -0.490 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[27]/Q
                         net (fo=5, routed)           0.127    -0.364    u_jtag_top/u_jtag_dm/rx/Q[9]
    SLICE_X104Y42        LUT2 (Prop_lut2_I0_O)        0.045    -0.319 r  u_jtag_top/u_jtag_dm/rx/data0[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    u_jtag_top/u_jtag_dm/rx_n_117
    SLICE_X104Y42        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.883    -0.871    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X104Y42        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[25]/C
                         clock pessimism              0.253    -0.618    
                         clock uncertainty            0.084    -0.535    
    SLICE_X104Y42        FDCE (Hold_fdce_C_D)         0.121    -0.414    u_jtag_top/u_jtag_dm/data0_reg[25]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/data0_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.613    -0.631    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X104Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y41        FDCE (Prop_fdce_C_Q)         0.164    -0.467 r  u_jtag_top/u_jtag_dm/data0_reg[17]/Q
                         net (fo=1, routed)           0.083    -0.384    u_jtag_top/u_jtag_dm/rx/data0_reg[31]_0[17]
    SLICE_X105Y41        LUT5 (Prop_lut5_I4_O)        0.045    -0.339 r  u_jtag_top/u_jtag_dm/rx/read_data[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.339    u_jtag_top/u_jtag_dm/rx_n_41
    SLICE_X105Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.883    -0.871    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X105Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[17]/C
                         clock pessimism              0.253    -0.618    
                         clock uncertainty            0.084    -0.535    
    SLICE_X105Y41        FDCE (Hold_fdce_C_D)         0.092    -0.443    u_jtag_top/u_jtag_dm/read_data_reg[17]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/data0_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.614    -0.630    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X102Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y43        FDCE (Prop_fdce_C_Q)         0.164    -0.466 r  u_jtag_top/u_jtag_dm/data0_reg[23]/Q
                         net (fo=1, routed)           0.082    -0.384    u_jtag_top/u_jtag_dm/rx/data0_reg[31]_0[23]
    SLICE_X103Y43        LUT5 (Prop_lut5_I4_O)        0.045    -0.339 r  u_jtag_top/u_jtag_dm/rx/read_data[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.339    u_jtag_top/u_jtag_dm/rx_n_35
    SLICE_X103Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.884    -0.870    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X103Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[23]/C
                         clock pessimism              0.253    -0.617    
                         clock uncertainty            0.084    -0.534    
    SLICE_X103Y43        FDCE (Hold_fdce_C_D)         0.091    -0.443    u_jtag_top/u_jtag_dm/read_data_reg[23]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/tx/req_data_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.641    -0.603    u_jtag_top/u_jtag_dm/rx/clk_out
    SLICE_X108Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y43        FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[35]/Q
                         net (fo=19, routed)          0.094    -0.345    u_jtag_top/u_jtag_dm/rx/rx_data[35]
    SLICE_X109Y43        LUT2 (Prop_lut2_I0_O)        0.045    -0.300 r  u_jtag_top/u_jtag_dm/rx/req_data[35]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    u_jtag_top/u_jtag_dm/tx/D[1]
    SLICE_X109Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.912    -0.842    u_jtag_top/u_jtag_dm/tx/clk_out
    SLICE_X109Y43        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[35]/C
                         clock pessimism              0.252    -0.590    
                         clock uncertainty            0.084    -0.507    
    SLICE_X109Y43        FDCE (Hold_fdce_C_D)         0.092    -0.415    u_jtag_top/u_jtag_dm/tx/req_data_reg[35]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/data0_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.356%)  route 0.144ns (43.644%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.641    -0.603    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X110Y41        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y41        FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  u_jtag_top/u_jtag_dm/data0_reg[4]/Q
                         net (fo=1, routed)           0.144    -0.318    u_jtag_top/u_jtag_dm/rx/data0_reg[31]_0[4]
    SLICE_X109Y42        LUT5 (Prop_lut5_I4_O)        0.045    -0.273 r  u_jtag_top/u_jtag_dm/rx/read_data[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    u_jtag_top/u_jtag_dm/rx_n_54
    SLICE_X109Y42        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    clk_wiz/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    clk_wiz/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=226, routed)         0.911    -0.843    u_jtag_top/u_jtag_dm/clk_out
    SLICE_X109Y42        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[4]/C
                         clock pessimism              0.277    -0.566    
                         clock uncertainty            0.084    -0.483    
    SLICE_X109Y42        FDCE (Hold_fdce_C_D)         0.092    -0.391    u_jtag_top/u_jtag_dm/read_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.117    





