Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Oct 21 09:54:30 2024
| Host         : TinkPad-Dani running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sintesis_cerrojo_timing_summary_routed.rpt -pb sintesis_cerrojo_timing_summary_routed.pb -rpx sintesis_cerrojo_timing_summary_routed.rpx -warn_on_violation
| Design       : sintesis_cerrojo
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.182        0.000                      0                   54        0.271        0.000                      0                   54        4.500        0.000                       0                    36  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.182        0.000                      0                   54        0.271        0.000                      0                   54        4.500        0.000                       0                    36  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.182ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.271ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.182ns  (required time - arrival time)
  Source:                 debouncerInstance/timer.count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[16]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 0.828ns (23.318%)  route 2.723ns (76.682%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.636     5.157    debouncerInstance/CLK
    SLICE_X3Y9           FDCE                                         r  debouncerInstance/timer.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.456     5.613 r  debouncerInstance/timer.count_reg[7]/Q
                         net (fo=2, routed)           0.822     6.436    debouncerInstance/timer.count_reg[7]
    SLICE_X2Y10          LUT5 (Prop_lut5_I0_O)        0.124     6.560 r  debouncerInstance/FSM_sequential_controller.state[1]_i_3/O
                         net (fo=1, routed)           0.829     7.389    debouncerInstance/FSM_sequential_controller.state[1]_i_3_n_0
    SLICE_X2Y11          LUT4 (Prop_lut4_I0_O)        0.124     7.513 f  debouncerInstance/FSM_sequential_controller.state[1]_i_2/O
                         net (fo=3, routed)           0.427     7.940    debouncerInstance/eqOp__18
    SLICE_X2Y10          LUT4 (Prop_lut4_I3_O)        0.124     8.064 r  debouncerInstance/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.644     8.708    debouncerInstance/timer.count[0]_i_1_n_0
    SLICE_X3Y12          FDPE                                         r  debouncerInstance/timer.count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.515    14.856    debouncerInstance/CLK
    SLICE_X3Y12          FDPE                                         r  debouncerInstance/timer.count_reg[16]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X3Y12          FDPE (Setup_fdpe_C_CE)      -0.205    14.890    debouncerInstance/timer.count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.890    
                         arrival time                          -8.708    
  -------------------------------------------------------------------
                         slack                                  6.182    

Slack (MET) :             6.182ns  (required time - arrival time)
  Source:                 debouncerInstance/timer.count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 0.828ns (23.318%)  route 2.723ns (76.682%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.636     5.157    debouncerInstance/CLK
    SLICE_X3Y9           FDCE                                         r  debouncerInstance/timer.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.456     5.613 r  debouncerInstance/timer.count_reg[7]/Q
                         net (fo=2, routed)           0.822     6.436    debouncerInstance/timer.count_reg[7]
    SLICE_X2Y10          LUT5 (Prop_lut5_I0_O)        0.124     6.560 r  debouncerInstance/FSM_sequential_controller.state[1]_i_3/O
                         net (fo=1, routed)           0.829     7.389    debouncerInstance/FSM_sequential_controller.state[1]_i_3_n_0
    SLICE_X2Y11          LUT4 (Prop_lut4_I0_O)        0.124     7.513 f  debouncerInstance/FSM_sequential_controller.state[1]_i_2/O
                         net (fo=3, routed)           0.427     7.940    debouncerInstance/eqOp__18
    SLICE_X2Y10          LUT4 (Prop_lut4_I3_O)        0.124     8.064 r  debouncerInstance/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.644     8.708    debouncerInstance/timer.count[0]_i_1_n_0
    SLICE_X3Y12          FDCE                                         r  debouncerInstance/timer.count_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.515    14.856    debouncerInstance/CLK
    SLICE_X3Y12          FDCE                                         r  debouncerInstance/timer.count_reg[17]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X3Y12          FDCE (Setup_fdce_C_CE)      -0.205    14.890    debouncerInstance/timer.count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.890    
                         arrival time                          -8.708    
  -------------------------------------------------------------------
                         slack                                  6.182    

Slack (MET) :             6.182ns  (required time - arrival time)
  Source:                 debouncerInstance/timer.count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 0.828ns (23.318%)  route 2.723ns (76.682%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.636     5.157    debouncerInstance/CLK
    SLICE_X3Y9           FDCE                                         r  debouncerInstance/timer.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.456     5.613 r  debouncerInstance/timer.count_reg[7]/Q
                         net (fo=2, routed)           0.822     6.436    debouncerInstance/timer.count_reg[7]
    SLICE_X2Y10          LUT5 (Prop_lut5_I0_O)        0.124     6.560 r  debouncerInstance/FSM_sequential_controller.state[1]_i_3/O
                         net (fo=1, routed)           0.829     7.389    debouncerInstance/FSM_sequential_controller.state[1]_i_3_n_0
    SLICE_X2Y11          LUT4 (Prop_lut4_I0_O)        0.124     7.513 f  debouncerInstance/FSM_sequential_controller.state[1]_i_2/O
                         net (fo=3, routed)           0.427     7.940    debouncerInstance/eqOp__18
    SLICE_X2Y10          LUT4 (Prop_lut4_I3_O)        0.124     8.064 r  debouncerInstance/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.644     8.708    debouncerInstance/timer.count[0]_i_1_n_0
    SLICE_X3Y12          FDCE                                         r  debouncerInstance/timer.count_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.515    14.856    debouncerInstance/CLK
    SLICE_X3Y12          FDCE                                         r  debouncerInstance/timer.count_reg[18]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X3Y12          FDCE (Setup_fdce_C_CE)      -0.205    14.890    debouncerInstance/timer.count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.890    
                         arrival time                          -8.708    
  -------------------------------------------------------------------
                         slack                                  6.182    

Slack (MET) :             6.182ns  (required time - arrival time)
  Source:                 debouncerInstance/timer.count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[19]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 0.828ns (23.318%)  route 2.723ns (76.682%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.636     5.157    debouncerInstance/CLK
    SLICE_X3Y9           FDCE                                         r  debouncerInstance/timer.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.456     5.613 r  debouncerInstance/timer.count_reg[7]/Q
                         net (fo=2, routed)           0.822     6.436    debouncerInstance/timer.count_reg[7]
    SLICE_X2Y10          LUT5 (Prop_lut5_I0_O)        0.124     6.560 r  debouncerInstance/FSM_sequential_controller.state[1]_i_3/O
                         net (fo=1, routed)           0.829     7.389    debouncerInstance/FSM_sequential_controller.state[1]_i_3_n_0
    SLICE_X2Y11          LUT4 (Prop_lut4_I0_O)        0.124     7.513 f  debouncerInstance/FSM_sequential_controller.state[1]_i_2/O
                         net (fo=3, routed)           0.427     7.940    debouncerInstance/eqOp__18
    SLICE_X2Y10          LUT4 (Prop_lut4_I3_O)        0.124     8.064 r  debouncerInstance/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.644     8.708    debouncerInstance/timer.count[0]_i_1_n_0
    SLICE_X3Y12          FDPE                                         r  debouncerInstance/timer.count_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.515    14.856    debouncerInstance/CLK
    SLICE_X3Y12          FDPE                                         r  debouncerInstance/timer.count_reg[19]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X3Y12          FDPE (Setup_fdpe_C_CE)      -0.205    14.890    debouncerInstance/timer.count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.890    
                         arrival time                          -8.708    
  -------------------------------------------------------------------
                         slack                                  6.182    

Slack (MET) :             6.275ns  (required time - arrival time)
  Source:                 debouncerInstance/timer.count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 0.828ns (23.935%)  route 2.631ns (76.065%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.636     5.157    debouncerInstance/CLK
    SLICE_X3Y9           FDCE                                         r  debouncerInstance/timer.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.456     5.613 r  debouncerInstance/timer.count_reg[7]/Q
                         net (fo=2, routed)           0.822     6.436    debouncerInstance/timer.count_reg[7]
    SLICE_X2Y10          LUT5 (Prop_lut5_I0_O)        0.124     6.560 r  debouncerInstance/FSM_sequential_controller.state[1]_i_3/O
                         net (fo=1, routed)           0.829     7.389    debouncerInstance/FSM_sequential_controller.state[1]_i_3_n_0
    SLICE_X2Y11          LUT4 (Prop_lut4_I0_O)        0.124     7.513 f  debouncerInstance/FSM_sequential_controller.state[1]_i_2/O
                         net (fo=3, routed)           0.427     7.940    debouncerInstance/eqOp__18
    SLICE_X2Y10          LUT4 (Prop_lut4_I3_O)        0.124     8.064 r  debouncerInstance/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.553     8.617    debouncerInstance/timer.count[0]_i_1_n_0
    SLICE_X3Y10          FDCE                                         r  debouncerInstance/timer.count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.517    14.858    debouncerInstance/CLK
    SLICE_X3Y10          FDCE                                         r  debouncerInstance/timer.count_reg[10]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X3Y10          FDCE (Setup_fdce_C_CE)      -0.205    14.892    debouncerInstance/timer.count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  6.275    

Slack (MET) :             6.275ns  (required time - arrival time)
  Source:                 debouncerInstance/timer.count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[11]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 0.828ns (23.935%)  route 2.631ns (76.065%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.636     5.157    debouncerInstance/CLK
    SLICE_X3Y9           FDCE                                         r  debouncerInstance/timer.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.456     5.613 r  debouncerInstance/timer.count_reg[7]/Q
                         net (fo=2, routed)           0.822     6.436    debouncerInstance/timer.count_reg[7]
    SLICE_X2Y10          LUT5 (Prop_lut5_I0_O)        0.124     6.560 r  debouncerInstance/FSM_sequential_controller.state[1]_i_3/O
                         net (fo=1, routed)           0.829     7.389    debouncerInstance/FSM_sequential_controller.state[1]_i_3_n_0
    SLICE_X2Y11          LUT4 (Prop_lut4_I0_O)        0.124     7.513 f  debouncerInstance/FSM_sequential_controller.state[1]_i_2/O
                         net (fo=3, routed)           0.427     7.940    debouncerInstance/eqOp__18
    SLICE_X2Y10          LUT4 (Prop_lut4_I3_O)        0.124     8.064 r  debouncerInstance/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.553     8.617    debouncerInstance/timer.count[0]_i_1_n_0
    SLICE_X3Y10          FDPE                                         r  debouncerInstance/timer.count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.517    14.858    debouncerInstance/CLK
    SLICE_X3Y10          FDPE                                         r  debouncerInstance/timer.count_reg[11]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X3Y10          FDPE (Setup_fdpe_C_CE)      -0.205    14.892    debouncerInstance/timer.count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  6.275    

Slack (MET) :             6.275ns  (required time - arrival time)
  Source:                 debouncerInstance/timer.count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[8]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 0.828ns (23.935%)  route 2.631ns (76.065%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.636     5.157    debouncerInstance/CLK
    SLICE_X3Y9           FDCE                                         r  debouncerInstance/timer.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.456     5.613 r  debouncerInstance/timer.count_reg[7]/Q
                         net (fo=2, routed)           0.822     6.436    debouncerInstance/timer.count_reg[7]
    SLICE_X2Y10          LUT5 (Prop_lut5_I0_O)        0.124     6.560 r  debouncerInstance/FSM_sequential_controller.state[1]_i_3/O
                         net (fo=1, routed)           0.829     7.389    debouncerInstance/FSM_sequential_controller.state[1]_i_3_n_0
    SLICE_X2Y11          LUT4 (Prop_lut4_I0_O)        0.124     7.513 f  debouncerInstance/FSM_sequential_controller.state[1]_i_2/O
                         net (fo=3, routed)           0.427     7.940    debouncerInstance/eqOp__18
    SLICE_X2Y10          LUT4 (Prop_lut4_I3_O)        0.124     8.064 r  debouncerInstance/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.553     8.617    debouncerInstance/timer.count[0]_i_1_n_0
    SLICE_X3Y10          FDPE                                         r  debouncerInstance/timer.count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.517    14.858    debouncerInstance/CLK
    SLICE_X3Y10          FDPE                                         r  debouncerInstance/timer.count_reg[8]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X3Y10          FDPE (Setup_fdpe_C_CE)      -0.205    14.892    debouncerInstance/timer.count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  6.275    

Slack (MET) :             6.275ns  (required time - arrival time)
  Source:                 debouncerInstance/timer.count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 0.828ns (23.935%)  route 2.631ns (76.065%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.636     5.157    debouncerInstance/CLK
    SLICE_X3Y9           FDCE                                         r  debouncerInstance/timer.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.456     5.613 r  debouncerInstance/timer.count_reg[7]/Q
                         net (fo=2, routed)           0.822     6.436    debouncerInstance/timer.count_reg[7]
    SLICE_X2Y10          LUT5 (Prop_lut5_I0_O)        0.124     6.560 r  debouncerInstance/FSM_sequential_controller.state[1]_i_3/O
                         net (fo=1, routed)           0.829     7.389    debouncerInstance/FSM_sequential_controller.state[1]_i_3_n_0
    SLICE_X2Y11          LUT4 (Prop_lut4_I0_O)        0.124     7.513 f  debouncerInstance/FSM_sequential_controller.state[1]_i_2/O
                         net (fo=3, routed)           0.427     7.940    debouncerInstance/eqOp__18
    SLICE_X2Y10          LUT4 (Prop_lut4_I3_O)        0.124     8.064 r  debouncerInstance/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.553     8.617    debouncerInstance/timer.count[0]_i_1_n_0
    SLICE_X3Y10          FDCE                                         r  debouncerInstance/timer.count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.517    14.858    debouncerInstance/CLK
    SLICE_X3Y10          FDCE                                         r  debouncerInstance/timer.count_reg[9]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X3Y10          FDCE (Setup_fdce_C_CE)      -0.205    14.892    debouncerInstance/timer.count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  6.275    

Slack (MET) :             6.324ns  (required time - arrival time)
  Source:                 debouncerInstance/timer.count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.828ns (24.282%)  route 2.582ns (75.718%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.636     5.157    debouncerInstance/CLK
    SLICE_X3Y9           FDCE                                         r  debouncerInstance/timer.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.456     5.613 r  debouncerInstance/timer.count_reg[7]/Q
                         net (fo=2, routed)           0.822     6.436    debouncerInstance/timer.count_reg[7]
    SLICE_X2Y10          LUT5 (Prop_lut5_I0_O)        0.124     6.560 r  debouncerInstance/FSM_sequential_controller.state[1]_i_3/O
                         net (fo=1, routed)           0.829     7.389    debouncerInstance/FSM_sequential_controller.state[1]_i_3_n_0
    SLICE_X2Y11          LUT4 (Prop_lut4_I0_O)        0.124     7.513 f  debouncerInstance/FSM_sequential_controller.state[1]_i_2/O
                         net (fo=3, routed)           0.427     7.940    debouncerInstance/eqOp__18
    SLICE_X2Y10          LUT4 (Prop_lut4_I3_O)        0.124     8.064 r  debouncerInstance/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.503     8.567    debouncerInstance/timer.count[0]_i_1_n_0
    SLICE_X3Y11          FDCE                                         r  debouncerInstance/timer.count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.516    14.857    debouncerInstance/CLK
    SLICE_X3Y11          FDCE                                         r  debouncerInstance/timer.count_reg[12]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X3Y11          FDCE (Setup_fdce_C_CE)      -0.205    14.891    debouncerInstance/timer.count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                          -8.567    
  -------------------------------------------------------------------
                         slack                                  6.324    

Slack (MET) :             6.324ns  (required time - arrival time)
  Source:                 debouncerInstance/timer.count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.828ns (24.282%)  route 2.582ns (75.718%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.636     5.157    debouncerInstance/CLK
    SLICE_X3Y9           FDCE                                         r  debouncerInstance/timer.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.456     5.613 r  debouncerInstance/timer.count_reg[7]/Q
                         net (fo=2, routed)           0.822     6.436    debouncerInstance/timer.count_reg[7]
    SLICE_X2Y10          LUT5 (Prop_lut5_I0_O)        0.124     6.560 r  debouncerInstance/FSM_sequential_controller.state[1]_i_3/O
                         net (fo=1, routed)           0.829     7.389    debouncerInstance/FSM_sequential_controller.state[1]_i_3_n_0
    SLICE_X2Y11          LUT4 (Prop_lut4_I0_O)        0.124     7.513 f  debouncerInstance/FSM_sequential_controller.state[1]_i_2/O
                         net (fo=3, routed)           0.427     7.940    debouncerInstance/eqOp__18
    SLICE_X2Y10          LUT4 (Prop_lut4_I3_O)        0.124     8.064 r  debouncerInstance/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.503     8.567    debouncerInstance/timer.count[0]_i_1_n_0
    SLICE_X3Y11          FDCE                                         r  debouncerInstance/timer.count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.516    14.857    debouncerInstance/CLK
    SLICE_X3Y11          FDCE                                         r  debouncerInstance/timer.count_reg[13]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X3Y11          FDCE (Setup_fdce_C_CE)      -0.205    14.891    debouncerInstance/timer.count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                          -8.567    
  -------------------------------------------------------------------
                         slack                                  6.324    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 debouncerInstance/synchronizer.aux1_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/xSync_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.593     1.476    debouncerInstance/CLK
    SLICE_X2Y11          FDPE                                         r  debouncerInstance/synchronizer.aux1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDPE (Prop_fdpe_C_Q)         0.164     1.640 r  debouncerInstance/synchronizer.aux1_reg/Q
                         net (fo=1, routed)           0.170     1.810    debouncerInstance/aux1
    SLICE_X2Y11          FDPE                                         r  debouncerInstance/xSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.864     1.991    debouncerInstance/CLK
    SLICE_X2Y11          FDPE                                         r  debouncerInstance/xSync_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X2Y11          FDPE (Hold_fdpe_C_D)         0.063     1.539    debouncerInstance/xSync_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 cerrojoInstance/FSM_sequential_estado_act_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cerrojoInstance/FSM_sequential_estado_act_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.209ns (51.735%)  route 0.195ns (48.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.594     1.477    cerrojoInstance/CLK
    SLICE_X2Y9           FDRE                                         r  cerrojoInstance/FSM_sequential_estado_act_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.164     1.641 f  cerrojoInstance/FSM_sequential_estado_act_reg[2]/Q
                         net (fo=10, routed)          0.195     1.836    cerrojoInstance/estado_act[2]
    SLICE_X2Y9           LUT6 (Prop_lut6_I0_O)        0.045     1.881 r  cerrojoInstance/FSM_sequential_estado_act[1]_i_1/O
                         net (fo=1, routed)           0.000     1.881    cerrojoInstance/FSM_sequential_estado_act[1]_i_1_n_0
    SLICE_X2Y9           FDRE                                         r  cerrojoInstance/FSM_sequential_estado_act_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.865     1.992    cerrojoInstance/CLK
    SLICE_X2Y9           FDRE                                         r  cerrojoInstance/FSM_sequential_estado_act_reg[1]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y9           FDRE (Hold_fdre_C_D)         0.120     1.597    cerrojoInstance/FSM_sequential_estado_act_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 debouncerInstance/xSync_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.274ns (67.691%)  route 0.131ns (32.309%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.593     1.476    debouncerInstance/CLK
    SLICE_X2Y11          FDPE                                         r  debouncerInstance/xSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDPE (Prop_fdpe_C_Q)         0.164     1.640 r  debouncerInstance/xSync_reg/Q
                         net (fo=26, routed)          0.131     1.771    debouncerInstance/xSync
    SLICE_X3Y11          LUT4 (Prop_lut4_I3_O)        0.045     1.816 r  debouncerInstance/timer.count[12]_i_4/O
                         net (fo=1, routed)           0.000     1.816    debouncerInstance/timer.count[12]_i_4_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.881 r  debouncerInstance/timer.count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.881    debouncerInstance/timer.count_reg[12]_i_1_n_6
    SLICE_X3Y11          FDCE                                         r  debouncerInstance/timer.count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.864     1.991    debouncerInstance/CLK
    SLICE_X3Y11          FDCE                                         r  debouncerInstance/timer.count_reg[13]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X3Y11          FDCE (Hold_fdce_C_D)         0.105     1.594    debouncerInstance/timer.count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 cerrojoInstance/FSM_sequential_estado_act_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cerrojoInstance/FSM_sequential_estado_act_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.115%)  route 0.200ns (48.885%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.594     1.477    cerrojoInstance/CLK
    SLICE_X2Y9           FDRE                                         r  cerrojoInstance/FSM_sequential_estado_act_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.164     1.641 r  cerrojoInstance/FSM_sequential_estado_act_reg[1]/Q
                         net (fo=9, routed)           0.200     1.841    cerrojoInstance/estado_act[1]
    SLICE_X2Y9           LUT6 (Prop_lut6_I2_O)        0.045     1.886 r  cerrojoInstance/FSM_sequential_estado_act[2]_i_1/O
                         net (fo=1, routed)           0.000     1.886    cerrojoInstance/FSM_sequential_estado_act[2]_i_1_n_0
    SLICE_X2Y9           FDRE                                         r  cerrojoInstance/FSM_sequential_estado_act_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.865     1.992    cerrojoInstance/CLK
    SLICE_X2Y9           FDRE                                         r  cerrojoInstance/FSM_sequential_estado_act_reg[2]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y9           FDRE (Hold_fdre_C_D)         0.121     1.598    cerrojoInstance/FSM_sequential_estado_act_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 debouncerInstance/xSync_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.279ns (67.919%)  route 0.132ns (32.081%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.593     1.476    debouncerInstance/CLK
    SLICE_X2Y11          FDPE                                         r  debouncerInstance/xSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDPE (Prop_fdpe_C_Q)         0.164     1.640 r  debouncerInstance/xSync_reg/Q
                         net (fo=26, routed)          0.132     1.772    debouncerInstance/xSync
    SLICE_X3Y11          LUT4 (Prop_lut4_I3_O)        0.045     1.817 r  debouncerInstance/timer.count[12]_i_5/O
                         net (fo=1, routed)           0.000     1.817    debouncerInstance/timer.count[12]_i_5_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.887 r  debouncerInstance/timer.count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.887    debouncerInstance/timer.count_reg[12]_i_1_n_7
    SLICE_X3Y11          FDCE                                         r  debouncerInstance/timer.count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.864     1.991    debouncerInstance/CLK
    SLICE_X3Y11          FDCE                                         r  debouncerInstance/timer.count_reg[12]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X3Y11          FDCE (Hold_fdce_C_D)         0.105     1.594    debouncerInstance/timer.count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 debouncerInstance/FSM_sequential_controller.state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/FSM_sequential_controller.state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.207ns (47.175%)  route 0.232ns (52.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.593     1.476    debouncerInstance/CLK
    SLICE_X2Y11          FDCE                                         r  debouncerInstance/FSM_sequential_controller.state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDCE (Prop_fdce_C_Q)         0.164     1.640 r  debouncerInstance/FSM_sequential_controller.state_reg[0]/Q
                         net (fo=27, routed)          0.232     1.872    debouncerInstance/Q[0]
    SLICE_X2Y11          LUT3 (Prop_lut3_I2_O)        0.043     1.915 r  debouncerInstance/FSM_sequential_controller.state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.915    debouncerInstance/state__0[1]
    SLICE_X2Y11          FDCE                                         r  debouncerInstance/FSM_sequential_controller.state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.864     1.991    debouncerInstance/CLK
    SLICE_X2Y11          FDCE                                         r  debouncerInstance/FSM_sequential_controller.state_reg[1]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X2Y11          FDCE (Hold_fdce_C_D)         0.131     1.607    debouncerInstance/FSM_sequential_controller.state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 debouncerInstance/timer.count_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.593     1.476    debouncerInstance/CLK
    SLICE_X3Y10          FDPE                                         r  debouncerInstance/timer.count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDPE (Prop_fdpe_C_Q)         0.141     1.617 r  debouncerInstance/timer.count_reg[11]/Q
                         net (fo=2, routed)           0.169     1.786    debouncerInstance/timer.count_reg[11]
    SLICE_X3Y10          LUT4 (Prop_lut4_I0_O)        0.045     1.831 r  debouncerInstance/timer.count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.831    debouncerInstance/timer.count[8]_i_2_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.894 r  debouncerInstance/timer.count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    debouncerInstance/timer.count_reg[8]_i_1_n_4
    SLICE_X3Y10          FDPE                                         r  debouncerInstance/timer.count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.864     1.991    debouncerInstance/CLK
    SLICE_X3Y10          FDPE                                         r  debouncerInstance/timer.count_reg[11]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y10          FDPE (Hold_fdpe_C_D)         0.105     1.581    debouncerInstance/timer.count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 debouncerInstance/timer.count_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.593     1.476    debouncerInstance/CLK
    SLICE_X3Y11          FDPE                                         r  debouncerInstance/timer.count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDPE (Prop_fdpe_C_Q)         0.141     1.617 r  debouncerInstance/timer.count_reg[15]/Q
                         net (fo=2, routed)           0.169     1.786    debouncerInstance/timer.count_reg[15]
    SLICE_X3Y11          LUT4 (Prop_lut4_I0_O)        0.045     1.831 r  debouncerInstance/timer.count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.831    debouncerInstance/timer.count[12]_i_2_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.894 r  debouncerInstance/timer.count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    debouncerInstance/timer.count_reg[12]_i_1_n_4
    SLICE_X3Y11          FDPE                                         r  debouncerInstance/timer.count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.864     1.991    debouncerInstance/CLK
    SLICE_X3Y11          FDPE                                         r  debouncerInstance/timer.count_reg[15]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y11          FDPE (Hold_fdpe_C_D)         0.105     1.581    debouncerInstance/timer.count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 debouncerInstance/timer.count_reg[19]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[19]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.592     1.475    debouncerInstance/CLK
    SLICE_X3Y12          FDPE                                         r  debouncerInstance/timer.count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDPE (Prop_fdpe_C_Q)         0.141     1.616 r  debouncerInstance/timer.count_reg[19]/Q
                         net (fo=2, routed)           0.170     1.786    debouncerInstance/timer.count_reg[19]
    SLICE_X3Y12          LUT4 (Prop_lut4_I0_O)        0.045     1.831 r  debouncerInstance/timer.count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.831    debouncerInstance/timer.count[16]_i_2_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.894 r  debouncerInstance/timer.count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    debouncerInstance/timer.count_reg[16]_i_1_n_4
    SLICE_X3Y12          FDPE                                         r  debouncerInstance/timer.count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.862     1.989    debouncerInstance/CLK
    SLICE_X3Y12          FDPE                                         r  debouncerInstance/timer.count_reg[19]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X3Y12          FDPE (Hold_fdpe_C_D)         0.105     1.580    debouncerInstance/timer.count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 debouncerInstance/timer.count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.594     1.477    debouncerInstance/CLK
    SLICE_X3Y9           FDCE                                         r  debouncerInstance/timer.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  debouncerInstance/timer.count_reg[7]/Q
                         net (fo=2, routed)           0.170     1.788    debouncerInstance/timer.count_reg[7]
    SLICE_X3Y9           LUT4 (Prop_lut4_I0_O)        0.045     1.833 r  debouncerInstance/timer.count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.833    debouncerInstance/timer.count[4]_i_2_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.896 r  debouncerInstance/timer.count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.896    debouncerInstance/timer.count_reg[4]_i_1_n_4
    SLICE_X3Y9           FDCE                                         r  debouncerInstance/timer.count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.865     1.992    debouncerInstance/CLK
    SLICE_X3Y9           FDCE                                         r  debouncerInstance/timer.count_reg[7]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X3Y9           FDCE (Hold_fdce_C_D)         0.105     1.582    debouncerInstance/timer.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y9     cerrojoInstance/FSM_sequential_estado_act_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y9     cerrojoInstance/FSM_sequential_estado_act_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y9     cerrojoInstance/FSM_sequential_estado_act_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y9     cerrojoInstance/clave_s_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y9     cerrojoInstance/clave_s_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y9     cerrojoInstance/clave_s_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y9     cerrojoInstance/clave_s_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y9     cerrojoInstance/clave_s_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y9     cerrojoInstance/clave_s_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y9     cerrojoInstance/FSM_sequential_estado_act_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y9     cerrojoInstance/FSM_sequential_estado_act_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y9     cerrojoInstance/FSM_sequential_estado_act_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y9     cerrojoInstance/FSM_sequential_estado_act_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y9     cerrojoInstance/FSM_sequential_estado_act_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y9     cerrojoInstance/FSM_sequential_estado_act_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y9     cerrojoInstance/clave_s_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y9     cerrojoInstance/clave_s_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y9     cerrojoInstance/clave_s_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y9     cerrojoInstance/clave_s_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y9     cerrojoInstance/FSM_sequential_estado_act_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y9     cerrojoInstance/FSM_sequential_estado_act_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y9     cerrojoInstance/FSM_sequential_estado_act_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y9     cerrojoInstance/FSM_sequential_estado_act_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y9     cerrojoInstance/FSM_sequential_estado_act_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y9     cerrojoInstance/FSM_sequential_estado_act_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y9     cerrojoInstance/clave_s_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y9     cerrojoInstance/clave_s_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y9     cerrojoInstance/clave_s_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y9     cerrojoInstance/clave_s_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cerrojoInstance/FSM_sequential_estado_act_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.440ns  (logic 4.399ns (38.456%)  route 7.041ns (61.544%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.636     5.157    cerrojoInstance/CLK
    SLICE_X2Y9           FDRE                                         r  cerrojoInstance/FSM_sequential_estado_act_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.518     5.675 f  cerrojoInstance/FSM_sequential_estado_act_reg[2]/Q
                         net (fo=10, routed)          1.332     7.007    cerrojoInstance/estado_act[2]
    SLICE_X14Y10         LUT3 (Prop_lut3_I2_O)        0.153     7.160 r  cerrojoInstance/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          5.709    12.869    bloqueado_OBUF[0]
    L1                   OBUF (Prop_obuf_I_O)         3.728    16.597 r  bloqueado_OBUF[15]_inst/O
                         net (fo=0)                   0.000    16.597    bloqueado[15]
    L1                                                                r  bloqueado[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_sequential_estado_act_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.037ns  (logic 4.396ns (39.829%)  route 6.641ns (60.171%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.636     5.157    cerrojoInstance/CLK
    SLICE_X2Y9           FDRE                                         r  cerrojoInstance/FSM_sequential_estado_act_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.518     5.675 f  cerrojoInstance/FSM_sequential_estado_act_reg[2]/Q
                         net (fo=10, routed)          1.332     7.007    cerrojoInstance/estado_act[2]
    SLICE_X14Y10         LUT3 (Prop_lut3_I2_O)        0.153     7.160 r  cerrojoInstance/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          5.309    12.469    bloqueado_OBUF[0]
    P3                   OBUF (Prop_obuf_I_O)         3.725    16.195 r  bloqueado_OBUF[12]_inst/O
                         net (fo=0)                   0.000    16.195    bloqueado[12]
    P3                                                                r  bloqueado[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_sequential_estado_act_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.027ns  (logic 4.385ns (39.769%)  route 6.642ns (60.231%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.636     5.157    cerrojoInstance/CLK
    SLICE_X2Y9           FDRE                                         r  cerrojoInstance/FSM_sequential_estado_act_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.518     5.675 f  cerrojoInstance/FSM_sequential_estado_act_reg[2]/Q
                         net (fo=10, routed)          1.332     7.007    cerrojoInstance/estado_act[2]
    SLICE_X14Y10         LUT3 (Prop_lut3_I2_O)        0.153     7.160 r  cerrojoInstance/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          5.310    12.470    bloqueado_OBUF[0]
    N3                   OBUF (Prop_obuf_I_O)         3.714    16.184 r  bloqueado_OBUF[13]_inst/O
                         net (fo=0)                   0.000    16.184    bloqueado[13]
    N3                                                                r  bloqueado[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_sequential_estado_act_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.430ns  (logic 4.393ns (42.122%)  route 6.037ns (57.878%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.636     5.157    cerrojoInstance/CLK
    SLICE_X2Y9           FDRE                                         r  cerrojoInstance/FSM_sequential_estado_act_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.518     5.675 f  cerrojoInstance/FSM_sequential_estado_act_reg[2]/Q
                         net (fo=10, routed)          1.332     7.007    cerrojoInstance/estado_act[2]
    SLICE_X14Y10         LUT3 (Prop_lut3_I2_O)        0.153     7.160 r  cerrojoInstance/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          4.705    11.865    bloqueado_OBUF[0]
    P1                   OBUF (Prop_obuf_I_O)         3.722    15.588 r  bloqueado_OBUF[14]_inst/O
                         net (fo=0)                   0.000    15.588    bloqueado[14]
    P1                                                                r  bloqueado[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_sequential_estado_act_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.032ns  (logic 4.403ns (43.891%)  route 5.629ns (56.109%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.636     5.157    cerrojoInstance/CLK
    SLICE_X2Y9           FDRE                                         r  cerrojoInstance/FSM_sequential_estado_act_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.518     5.675 f  cerrojoInstance/FSM_sequential_estado_act_reg[2]/Q
                         net (fo=10, routed)          1.332     7.007    cerrojoInstance/estado_act[2]
    SLICE_X14Y10         LUT3 (Prop_lut3_I2_O)        0.153     7.160 r  cerrojoInstance/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          4.297    11.457    bloqueado_OBUF[0]
    W3                   OBUF (Prop_obuf_I_O)         3.732    15.190 r  bloqueado_OBUF[10]_inst/O
                         net (fo=0)                   0.000    15.190    bloqueado[10]
    W3                                                                r  bloqueado[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_sequential_estado_act_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.874ns  (logic 4.386ns (44.420%)  route 5.488ns (55.580%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.636     5.157    cerrojoInstance/CLK
    SLICE_X2Y9           FDRE                                         r  cerrojoInstance/FSM_sequential_estado_act_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.518     5.675 f  cerrojoInstance/FSM_sequential_estado_act_reg[2]/Q
                         net (fo=10, routed)          1.332     7.007    cerrojoInstance/estado_act[2]
    SLICE_X14Y10         LUT3 (Prop_lut3_I2_O)        0.153     7.160 r  cerrojoInstance/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          4.156    11.316    bloqueado_OBUF[0]
    V3                   OBUF (Prop_obuf_I_O)         3.715    15.032 r  bloqueado_OBUF[9]_inst/O
                         net (fo=0)                   0.000    15.032    bloqueado[9]
    V3                                                                r  bloqueado[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_sequential_estado_act_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.641ns  (logic 4.382ns (45.449%)  route 5.259ns (54.551%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.636     5.157    cerrojoInstance/CLK
    SLICE_X2Y9           FDRE                                         r  cerrojoInstance/FSM_sequential_estado_act_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.518     5.675 f  cerrojoInstance/FSM_sequential_estado_act_reg[2]/Q
                         net (fo=10, routed)          1.332     7.007    cerrojoInstance/estado_act[2]
    SLICE_X14Y10         LUT3 (Prop_lut3_I2_O)        0.153     7.160 r  cerrojoInstance/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          3.927    11.088    bloqueado_OBUF[0]
    U3                   OBUF (Prop_obuf_I_O)         3.711    14.798 r  bloqueado_OBUF[11]_inst/O
                         net (fo=0)                   0.000    14.798    bloqueado[11]
    U3                                                                r  bloqueado[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_sequential_estado_act_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.429ns  (logic 4.178ns (44.304%)  route 5.252ns (55.696%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.636     5.157    cerrojoInstance/CLK
    SLICE_X2Y9           FDRE                                         r  cerrojoInstance/FSM_sequential_estado_act_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.518     5.675 r  cerrojoInstance/FSM_sequential_estado_act_reg[0]/Q
                         net (fo=9, routed)           1.518     7.194    cerrojoInstance/estado_act[0]
    SLICE_X14Y10         LUT3 (Prop_lut3_I0_O)        0.124     7.318 r  cerrojoInstance/display_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.734    11.051    display_OBUF[0]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.587 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.587    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_sequential_estado_act_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.398ns  (logic 4.384ns (46.650%)  route 5.014ns (53.350%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.636     5.157    cerrojoInstance/CLK
    SLICE_X2Y9           FDRE                                         r  cerrojoInstance/FSM_sequential_estado_act_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.518     5.675 f  cerrojoInstance/FSM_sequential_estado_act_reg[2]/Q
                         net (fo=10, routed)          1.332     7.007    cerrojoInstance/estado_act[2]
    SLICE_X14Y10         LUT3 (Prop_lut3_I2_O)        0.153     7.160 r  cerrojoInstance/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          3.682    10.842    bloqueado_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         3.713    14.555 r  bloqueado_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.555    bloqueado[6]
    U14                                                               r  bloqueado[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_sequential_estado_act_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.269ns  (logic 4.392ns (47.385%)  route 4.877ns (52.615%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.636     5.157    cerrojoInstance/CLK
    SLICE_X2Y9           FDRE                                         r  cerrojoInstance/FSM_sequential_estado_act_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.518     5.675 r  cerrojoInstance/FSM_sequential_estado_act_reg[0]/Q
                         net (fo=9, routed)           1.518     7.194    cerrojoInstance/estado_act[0]
    SLICE_X14Y10         LUT3 (Prop_lut3_I1_O)        0.150     7.344 r  cerrojoInstance/display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.358    10.702    display_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.724    14.426 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.426    display[4]
    U5                                                                r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cerrojoInstance/FSM_sequential_estado_act_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.766ns  (logic 1.487ns (53.750%)  route 1.279ns (46.250%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.594     1.477    cerrojoInstance/CLK
    SLICE_X2Y9           FDRE                                         r  cerrojoInstance/FSM_sequential_estado_act_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.164     1.641 f  cerrojoInstance/FSM_sequential_estado_act_reg[0]/Q
                         net (fo=9, routed)           0.557     2.198    cerrojoInstance/estado_act[0]
    SLICE_X14Y10         LUT3 (Prop_lut3_I1_O)        0.045     2.243 r  cerrojoInstance/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          0.722     2.965    bloqueado_OBUF[0]
    W18                  OBUF (Prop_obuf_I_O)         1.278     4.243 r  bloqueado_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.243    bloqueado[4]
    W18                                                               r  bloqueado[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_sequential_estado_act_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.825ns  (logic 1.487ns (52.645%)  route 1.338ns (47.355%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.594     1.477    cerrojoInstance/CLK
    SLICE_X2Y9           FDRE                                         r  cerrojoInstance/FSM_sequential_estado_act_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.164     1.641 f  cerrojoInstance/FSM_sequential_estado_act_reg[0]/Q
                         net (fo=9, routed)           0.557     2.198    cerrojoInstance/estado_act[0]
    SLICE_X14Y10         LUT3 (Prop_lut3_I1_O)        0.045     2.243 r  cerrojoInstance/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          0.780     3.024    bloqueado_OBUF[0]
    V19                  OBUF (Prop_obuf_I_O)         1.278     4.302 r  bloqueado_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.302    bloqueado[3]
    V19                                                               r  bloqueado[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_sequential_estado_act_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.872ns  (logic 1.479ns (51.505%)  route 1.393ns (48.495%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.594     1.477    cerrojoInstance/CLK
    SLICE_X2Y9           FDRE                                         r  cerrojoInstance/FSM_sequential_estado_act_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.164     1.641 f  cerrojoInstance/FSM_sequential_estado_act_reg[0]/Q
                         net (fo=9, routed)           0.557     2.198    cerrojoInstance/estado_act[0]
    SLICE_X14Y10         LUT3 (Prop_lut3_I1_O)        0.045     2.243 r  cerrojoInstance/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          0.835     3.079    bloqueado_OBUF[0]
    U19                  OBUF (Prop_obuf_I_O)         1.270     4.349 r  bloqueado_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.349    bloqueado[2]
    U19                                                               r  bloqueado[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_sequential_estado_act_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.060ns  (logic 1.493ns (48.776%)  route 1.567ns (51.224%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.594     1.477    cerrojoInstance/CLK
    SLICE_X2Y9           FDRE                                         r  cerrojoInstance/FSM_sequential_estado_act_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.164     1.641 f  cerrojoInstance/FSM_sequential_estado_act_reg[0]/Q
                         net (fo=9, routed)           0.557     2.198    cerrojoInstance/estado_act[0]
    SLICE_X14Y10         LUT3 (Prop_lut3_I1_O)        0.045     2.243 r  cerrojoInstance/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          1.010     3.254    bloqueado_OBUF[0]
    U15                  OBUF (Prop_obuf_I_O)         1.284     4.537 r  bloqueado_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.537    bloqueado[5]
    U15                                                               r  bloqueado[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_sequential_estado_act_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.072ns  (logic 1.415ns (46.053%)  route 1.657ns (53.947%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.594     1.477    cerrojoInstance/CLK
    SLICE_X2Y9           FDRE                                         r  cerrojoInstance/FSM_sequential_estado_act_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.164     1.641 f  cerrojoInstance/FSM_sequential_estado_act_reg[2]/Q
                         net (fo=10, routed)          0.551     2.192    cerrojoInstance/estado_act[2]
    SLICE_X14Y10         LUT1 (Prop_lut1_I0_O)        0.045     2.237 r  cerrojoInstance/display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.106     3.343    display_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.549 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.549    display[5]
    V5                                                                r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_sequential_estado_act_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.079ns  (logic 1.516ns (49.234%)  route 1.563ns (50.766%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.594     1.477    cerrojoInstance/CLK
    SLICE_X2Y9           FDRE                                         r  cerrojoInstance/FSM_sequential_estado_act_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.164     1.641 r  cerrojoInstance/FSM_sequential_estado_act_reg[1]/Q
                         net (fo=9, routed)           0.506     2.147    cerrojoInstance/estado_act[1]
    SLICE_X14Y10         LUT3 (Prop_lut3_I0_O)        0.043     2.190 r  cerrojoInstance/display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.057     3.247    display_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.309     4.556 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.556    display[2]
    U8                                                                r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_sequential_estado_act_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.088ns  (logic 1.441ns (46.674%)  route 1.647ns (53.326%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.594     1.477    cerrojoInstance/CLK
    SLICE_X2Y9           FDRE                                         r  cerrojoInstance/FSM_sequential_estado_act_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.164     1.641 r  cerrojoInstance/FSM_sequential_estado_act_reg[0]/Q
                         net (fo=9, routed)           0.557     2.198    cerrojoInstance/estado_act[0]
    SLICE_X14Y10         LUT3 (Prop_lut3_I0_O)        0.045     2.243 r  cerrojoInstance/display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.089     3.333    display_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     4.565 r  display_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.565    display[6]
    U7                                                                r  display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_sequential_estado_act_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.113ns  (logic 1.483ns (47.632%)  route 1.630ns (52.368%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.594     1.477    cerrojoInstance/CLK
    SLICE_X2Y9           FDRE                                         r  cerrojoInstance/FSM_sequential_estado_act_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.164     1.641 f  cerrojoInstance/FSM_sequential_estado_act_reg[0]/Q
                         net (fo=9, routed)           0.557     2.198    cerrojoInstance/estado_act[0]
    SLICE_X14Y10         LUT3 (Prop_lut3_I1_O)        0.045     2.243 r  cerrojoInstance/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          1.073     3.316    bloqueado_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.274     4.590 r  bloqueado_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.590    bloqueado[0]
    U16                                                               r  bloqueado[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_sequential_estado_act_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.161ns  (logic 1.421ns (44.948%)  route 1.740ns (55.052%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.594     1.477    cerrojoInstance/CLK
    SLICE_X2Y9           FDRE                                         r  cerrojoInstance/FSM_sequential_estado_act_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.164     1.641 r  cerrojoInstance/FSM_sequential_estado_act_reg[1]/Q
                         net (fo=9, routed)           0.506     2.147    cerrojoInstance/estado_act[1]
    SLICE_X14Y10         LUT3 (Prop_lut3_I1_O)        0.045     2.192 r  cerrojoInstance/display_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.234     3.426    display_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.638 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.638    display[0]
    W7                                                                r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_sequential_estado_act_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.175ns  (logic 1.482ns (46.677%)  route 1.693ns (53.323%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.594     1.477    cerrojoInstance/CLK
    SLICE_X2Y9           FDRE                                         r  cerrojoInstance/FSM_sequential_estado_act_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.164     1.641 f  cerrojoInstance/FSM_sequential_estado_act_reg[0]/Q
                         net (fo=9, routed)           0.557     2.198    cerrojoInstance/estado_act[0]
    SLICE_X14Y10         LUT3 (Prop_lut3_I1_O)        0.045     2.243 r  cerrojoInstance/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          1.136     3.379    bloqueado_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         1.273     4.653 r  bloqueado_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.653    bloqueado[8]
    V13                                                               r  bloqueado[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clave[5]
                            (input port)
  Destination:            cerrojoInstance/FSM_sequential_estado_act_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.791ns  (logic 1.838ns (38.361%)  route 2.953ns (61.639%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  clave[5] (IN)
                         net (fo=0)                   0.000     0.000    clave[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clave_IBUF[5]_inst/O
                         net (fo=3, routed)           1.868     3.334    cerrojoInstance/D[5]
    SLICE_X0Y9           LUT6 (Prop_lut6_I2_O)        0.124     3.458 f  cerrojoInstance/FSM_sequential_estado_act[2]_i_5/O
                         net (fo=2, routed)           0.666     4.123    debouncerInstance/FSM_sequential_estado_act_reg[2]_1
    SLICE_X1Y9           LUT6 (Prop_lut6_I4_O)        0.124     4.247 r  debouncerInstance/FSM_sequential_estado_act[2]_i_2/O
                         net (fo=1, routed)           0.420     4.667    cerrojoInstance/FSM_sequential_estado_act_reg[2]_0
    SLICE_X2Y9           LUT6 (Prop_lut6_I1_O)        0.124     4.791 r  cerrojoInstance/FSM_sequential_estado_act[2]_i_1/O
                         net (fo=1, routed)           0.000     4.791    cerrojoInstance/FSM_sequential_estado_act[2]_i_1_n_0
    SLICE_X2Y9           FDRE                                         r  cerrojoInstance/FSM_sequential_estado_act_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.517     4.858    cerrojoInstance/CLK
    SLICE_X2Y9           FDRE                                         r  cerrojoInstance/FSM_sequential_estado_act_reg[2]/C

Slack:                    inf
  Source:                 clave[5]
                            (input port)
  Destination:            cerrojoInstance/FSM_sequential_estado_act_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.680ns  (logic 1.838ns (39.276%)  route 2.842ns (60.724%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  clave[5] (IN)
                         net (fo=0)                   0.000     0.000    clave[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clave_IBUF[5]_inst/O
                         net (fo=3, routed)           1.868     3.334    cerrojoInstance/D[5]
    SLICE_X0Y9           LUT6 (Prop_lut6_I2_O)        0.124     3.458 f  cerrojoInstance/FSM_sequential_estado_act[2]_i_5/O
                         net (fo=2, routed)           0.667     4.124    cerrojoInstance/clave_s_reg[3]_0
    SLICE_X1Y9           LUT6 (Prop_lut6_I4_O)        0.124     4.248 f  cerrojoInstance/FSM_sequential_estado_act[1]_i_2/O
                         net (fo=2, routed)           0.307     4.556    cerrojoInstance/FSM_sequential_estado_act[1]_i_2_n_0
    SLICE_X2Y9           LUT6 (Prop_lut6_I3_O)        0.124     4.680 r  cerrojoInstance/FSM_sequential_estado_act[1]_i_1/O
                         net (fo=1, routed)           0.000     4.680    cerrojoInstance/FSM_sequential_estado_act[1]_i_1_n_0
    SLICE_X2Y9           FDRE                                         r  cerrojoInstance/FSM_sequential_estado_act_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.517     4.858    cerrojoInstance/CLK
    SLICE_X2Y9           FDRE                                         r  cerrojoInstance/FSM_sequential_estado_act_reg[1]/C

Slack:                    inf
  Source:                 clave[5]
                            (input port)
  Destination:            cerrojoInstance/FSM_sequential_estado_act_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.676ns  (logic 1.838ns (39.310%)  route 2.838ns (60.690%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  clave[5] (IN)
                         net (fo=0)                   0.000     0.000    clave[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clave_IBUF[5]_inst/O
                         net (fo=3, routed)           1.868     3.334    cerrojoInstance/D[5]
    SLICE_X0Y9           LUT6 (Prop_lut6_I2_O)        0.124     3.458 f  cerrojoInstance/FSM_sequential_estado_act[2]_i_5/O
                         net (fo=2, routed)           0.667     4.124    cerrojoInstance/clave_s_reg[3]_0
    SLICE_X1Y9           LUT6 (Prop_lut6_I4_O)        0.124     4.248 f  cerrojoInstance/FSM_sequential_estado_act[1]_i_2/O
                         net (fo=2, routed)           0.303     4.552    cerrojoInstance/FSM_sequential_estado_act[1]_i_2_n_0
    SLICE_X2Y9           LUT6 (Prop_lut6_I1_O)        0.124     4.676 r  cerrojoInstance/FSM_sequential_estado_act[0]_i_1/O
                         net (fo=1, routed)           0.000     4.676    cerrojoInstance/FSM_sequential_estado_act[0]_i_1_n_0
    SLICE_X2Y9           FDRE                                         r  cerrojoInstance/FSM_sequential_estado_act_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.517     4.858    cerrojoInstance/CLK
    SLICE_X2Y9           FDRE                                         r  cerrojoInstance/FSM_sequential_estado_act_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/timer.count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.167ns  (logic 1.451ns (45.822%)  route 1.716ns (54.178%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=35, routed)          1.716     3.167    debouncerInstance/rst_IBUF
    SLICE_X3Y8           FDCE                                         f  debouncerInstance/timer.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.518     4.859    debouncerInstance/CLK
    SLICE_X3Y8           FDCE                                         r  debouncerInstance/timer.count_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/timer.count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.167ns  (logic 1.451ns (45.822%)  route 1.716ns (54.178%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=35, routed)          1.716     3.167    debouncerInstance/rst_IBUF
    SLICE_X3Y8           FDCE                                         f  debouncerInstance/timer.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.518     4.859    debouncerInstance/CLK
    SLICE_X3Y8           FDCE                                         r  debouncerInstance/timer.count_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/timer.count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.167ns  (logic 1.451ns (45.822%)  route 1.716ns (54.178%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=35, routed)          1.716     3.167    debouncerInstance/rst_IBUF
    SLICE_X3Y8           FDCE                                         f  debouncerInstance/timer.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.518     4.859    debouncerInstance/CLK
    SLICE_X3Y8           FDCE                                         r  debouncerInstance/timer.count_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/timer.count_reg[3]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.167ns  (logic 1.451ns (45.822%)  route 1.716ns (54.178%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=35, routed)          1.716     3.167    debouncerInstance/rst_IBUF
    SLICE_X3Y8           FDPE                                         f  debouncerInstance/timer.count_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.518     4.859    debouncerInstance/CLK
    SLICE_X3Y8           FDPE                                         r  debouncerInstance/timer.count_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/timer.count_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.025ns  (logic 1.451ns (47.968%)  route 1.574ns (52.032%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=35, routed)          1.574     3.025    debouncerInstance/rst_IBUF
    SLICE_X3Y9           FDCE                                         f  debouncerInstance/timer.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.517     4.858    debouncerInstance/CLK
    SLICE_X3Y9           FDCE                                         r  debouncerInstance/timer.count_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/timer.count_reg[5]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.025ns  (logic 1.451ns (47.968%)  route 1.574ns (52.032%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=35, routed)          1.574     3.025    debouncerInstance/rst_IBUF
    SLICE_X3Y9           FDPE                                         f  debouncerInstance/timer.count_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.517     4.858    debouncerInstance/CLK
    SLICE_X3Y9           FDPE                                         r  debouncerInstance/timer.count_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/timer.count_reg[6]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.025ns  (logic 1.451ns (47.968%)  route 1.574ns (52.032%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=35, routed)          1.574     3.025    debouncerInstance/rst_IBUF
    SLICE_X3Y9           FDPE                                         f  debouncerInstance/timer.count_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.517     4.858    debouncerInstance/CLK
    SLICE_X3Y9           FDPE                                         r  debouncerInstance/timer.count_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clave[3]
                            (input port)
  Destination:            cerrojoInstance/clave_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.574ns  (logic 0.217ns (37.777%)  route 0.357ns (62.223%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  clave[3] (IN)
                         net (fo=0)                   0.000     0.000    clave[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clave_IBUF[3]_inst/O
                         net (fo=3, routed)           0.357     0.574    cerrojoInstance/D[3]
    SLICE_X0Y9           FDRE                                         r  cerrojoInstance/clave_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.865     1.992    cerrojoInstance/CLK
    SLICE_X0Y9           FDRE                                         r  cerrojoInstance/clave_s_reg[3]/C

Slack:                    inf
  Source:                 clave[2]
                            (input port)
  Destination:            cerrojoInstance/clave_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.596ns  (logic 0.232ns (38.881%)  route 0.364ns (61.119%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  clave[2] (IN)
                         net (fo=0)                   0.000     0.000    clave[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clave_IBUF[2]_inst/O
                         net (fo=3, routed)           0.364     0.596    cerrojoInstance/D[2]
    SLICE_X1Y9           FDRE                                         r  cerrojoInstance/clave_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.865     1.992    cerrojoInstance/CLK
    SLICE_X1Y9           FDRE                                         r  cerrojoInstance/clave_s_reg[2]/C

Slack:                    inf
  Source:                 clave[1]
                            (input port)
  Destination:            cerrojoInstance/clave_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.607ns  (logic 0.229ns (37.786%)  route 0.378ns (62.214%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  clave[1] (IN)
                         net (fo=0)                   0.000     0.000    clave[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clave_IBUF[1]_inst/O
                         net (fo=3, routed)           0.378     0.607    cerrojoInstance/D[1]
    SLICE_X0Y9           FDRE                                         r  cerrojoInstance/clave_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.865     1.992    cerrojoInstance/CLK
    SLICE_X0Y9           FDRE                                         r  cerrojoInstance/clave_s_reg[1]/C

Slack:                    inf
  Source:                 clave[0]
                            (input port)
  Destination:            cerrojoInstance/clave_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.221ns (34.894%)  route 0.412ns (65.106%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  clave[0] (IN)
                         net (fo=0)                   0.000     0.000    clave[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clave_IBUF[0]_inst/O
                         net (fo=3, routed)           0.412     0.633    cerrojoInstance/D[0]
    SLICE_X1Y9           FDRE                                         r  cerrojoInstance/clave_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.865     1.992    cerrojoInstance/CLK
    SLICE_X1Y9           FDRE                                         r  cerrojoInstance/clave_s_reg[0]/C

Slack:                    inf
  Source:                 boton
                            (input port)
  Destination:            debouncerInstance/synchronizer.aux1_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.635ns  (logic 0.219ns (34.535%)  route 0.416ns (65.465%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  boton (IN)
                         net (fo=0)                   0.000     0.000    boton
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  boton_IBUF_inst/O
                         net (fo=1, routed)           0.416     0.635    debouncerInstance/boton_IBUF
    SLICE_X2Y11          FDPE                                         r  debouncerInstance/synchronizer.aux1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.864     1.991    debouncerInstance/CLK
    SLICE_X2Y11          FDPE                                         r  debouncerInstance/synchronizer.aux1_reg/C

Slack:                    inf
  Source:                 clave[4]
                            (input port)
  Destination:            cerrojoInstance/clave_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.645ns  (logic 0.219ns (33.911%)  route 0.427ns (66.089%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  clave[4] (IN)
                         net (fo=0)                   0.000     0.000    clave[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clave_IBUF[4]_inst/O
                         net (fo=3, routed)           0.427     0.645    cerrojoInstance/D[4]
    SLICE_X0Y9           FDRE                                         r  cerrojoInstance/clave_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.865     1.992    cerrojoInstance/CLK
    SLICE_X0Y9           FDRE                                         r  cerrojoInstance/clave_s_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/timer.count_reg[16]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.219ns (30.971%)  route 0.489ns (69.029%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=35, routed)          0.489     0.708    debouncerInstance/rst_IBUF
    SLICE_X3Y12          FDPE                                         f  debouncerInstance/timer.count_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.862     1.989    debouncerInstance/CLK
    SLICE_X3Y12          FDPE                                         r  debouncerInstance/timer.count_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/timer.count_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.219ns (30.971%)  route 0.489ns (69.029%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=35, routed)          0.489     0.708    debouncerInstance/rst_IBUF
    SLICE_X3Y12          FDCE                                         f  debouncerInstance/timer.count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.862     1.989    debouncerInstance/CLK
    SLICE_X3Y12          FDCE                                         r  debouncerInstance/timer.count_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/timer.count_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.219ns (30.971%)  route 0.489ns (69.029%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=35, routed)          0.489     0.708    debouncerInstance/rst_IBUF
    SLICE_X3Y12          FDCE                                         f  debouncerInstance/timer.count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.862     1.989    debouncerInstance/CLK
    SLICE_X3Y12          FDCE                                         r  debouncerInstance/timer.count_reg[18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/timer.count_reg[19]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.219ns (30.971%)  route 0.489ns (69.029%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=35, routed)          0.489     0.708    debouncerInstance/rst_IBUF
    SLICE_X3Y12          FDPE                                         f  debouncerInstance/timer.count_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.862     1.989    debouncerInstance/CLK
    SLICE_X3Y12          FDPE                                         r  debouncerInstance/timer.count_reg[19]/C





