// Seed: 3890267283
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29
);
  input wire id_29;
  output wire id_28;
  inout wire id_27;
  input wire id_26;
  output wire id_25;
  input wire id_24;
  inout wire id_23;
  output wire id_22;
  input wire id_21;
  inout wire id_20;
  input wire id_19;
  input wire id_18;
  output wire id_17;
  output wire id_16;
  inout tri0 id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  assign module_1.id_0 = 0;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout tri1 id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_15 = -1 === 1;
  assign id_11 = id_20;
  assign id_5  = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd89,
    parameter id_1 = 32'd44
) (
    input wor _id_0,
    input supply0 _id_1,
    output supply1 id_2
);
  wire id_4;
  logic [id_0 : id_1] id_5;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_4,
      id_4,
      id_5,
      id_4,
      id_5,
      id_5,
      id_5,
      id_5,
      id_4,
      id_5,
      id_4,
      id_5,
      id_4,
      id_5,
      id_4,
      id_5,
      id_5,
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_5,
      id_4,
      id_5,
      id_5
  );
  assign id_4 = !id_4;
endmodule
