Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul 31 11:15:54 2020
| Host         : zlxt running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Instrumentation_timing_summary_routed.rpt -pb Instrumentation_timing_summary_routed.pb -rpx Instrumentation_timing_summary_routed.rpx -warn_on_violation
| Design       : Instrumentation
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: Driver_ADC0/inst/Clk_Division_ADC/Clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: UART0/inst/UART_Clk/Clk_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: UART0/inst/UART_Clk/Is_Odd_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: UART0/inst/UART_Clk/flag_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: UART0/inst/UART_Tx0/FSM_sequential_State_Current_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: UART0/inst/UART_Tx0/FSM_sequential_State_Current_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UART_Send0/Tx_En_reg_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UART_Send0/Tx_En_reg_P/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 76 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 123 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.865        0.000                      0                  221        0.100        0.000                      0                  221        3.000        0.000                       0                   133  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
clk_100MHz             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_5_10    {0.000 25.000}       50.000          20.000          
  clk_out2_clk_5_10    {0.000 5.000}        10.000          100.000         
  clk_out3_clk_5_10    {0.000 50.000}       100.000         10.000          
  clkfbout_clk_5_10    {0.000 5.000}        10.000          100.000         
sys_clk_pin            {0.000 5.000}        10.000          100.000         
  clk_out1_clk_5_10_1  {0.000 25.000}       50.000          20.000          
  clk_out2_clk_5_10_1  {0.000 5.000}        10.000          100.000         
  clk_out3_clk_5_10_1  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_5_10_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_5_10         45.661        0.000                      0                   12        0.202        0.000                      0                   12       24.500        0.000                       0                    15  
  clk_out2_clk_5_10          1.865        0.000                      0                  197        0.245        0.000                      0                  197        4.500        0.000                       0                   106  
  clk_out3_clk_5_10         97.809        0.000                      0                    9        0.261        0.000                      0                    9       49.500        0.000                       0                     8  
  clkfbout_clk_5_10                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_5_10_1       45.664        0.000                      0                   12        0.202        0.000                      0                   12       24.500        0.000                       0                    15  
  clk_out2_clk_5_10_1        1.866        0.000                      0                  197        0.245        0.000                      0                  197        4.500        0.000                       0                   106  
  clk_out3_clk_5_10_1       97.813        0.000                      0                    9        0.261        0.000                      0                    9       49.500        0.000                       0                     8  
  clkfbout_clk_5_10_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_5_10_1  clk_out1_clk_5_10         45.661        0.000                      0                   12        0.100        0.000                      0                   12  
clk_out3_clk_5_10    clk_out2_clk_5_10          7.140        0.000                      0                    1        0.249        0.000                      0                    1  
clk_out2_clk_5_10_1  clk_out2_clk_5_10          1.865        0.000                      0                  197        0.168        0.000                      0                  197  
clk_out3_clk_5_10_1  clk_out2_clk_5_10          7.144        0.000                      0                    1        0.253        0.000                      0                    1  
clk_out3_clk_5_10_1  clk_out3_clk_5_10         97.809        0.000                      0                    9        0.145        0.000                      0                    9  
clk_out1_clk_5_10    clk_out1_clk_5_10_1       45.661        0.000                      0                   12        0.100        0.000                      0                   12  
clk_out2_clk_5_10    clk_out2_clk_5_10_1        1.865        0.000                      0                  197        0.168        0.000                      0                  197  
clk_out3_clk_5_10    clk_out2_clk_5_10_1        7.140        0.000                      0                    1        0.249        0.000                      0                    1  
clk_out3_clk_5_10_1  clk_out2_clk_5_10_1        7.144        0.000                      0                    1        0.253        0.000                      0                    1  
clk_out3_clk_5_10    clk_out3_clk_5_10_1       97.809        0.000                      0                    9        0.145        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           ----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**    clk_out3_clk_5_10    clk_out3_clk_5_10         97.536        0.000                      0                    2        0.571        0.000                      0                    2  
**async_default**    clk_out3_clk_5_10_1  clk_out3_clk_5_10         97.536        0.000                      0                    2        0.456        0.000                      0                    2  
**async_default**    clk_out3_clk_5_10    clk_out3_clk_5_10_1       97.536        0.000                      0                    2        0.456        0.000                      0                    2  
**async_default**    clk_out3_clk_5_10_1  clk_out3_clk_5_10_1       97.540        0.000                      0                    2        0.571        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_5_10
  To Clock:  clk_out1_clk_5_10

Setup :            0  Failing Endpoints,  Worst Slack       45.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.661ns  (required time - arrival time)
  Source:                 Driver_DAC0/inst/Rom_Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Din_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 1.752ns (41.173%)  route 2.503ns (58.827%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 48.150 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.258ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.668    -2.258    Driver_DAC0/inst/Rom_Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  Driver_DAC0/inst/Rom_Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.882    -1.376 r  Driver_DAC0/inst/Rom_Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[1]
                         net (fo=1, routed)           1.493     0.116    Driver_DAC0/inst/DAC_Data_Triangle[5]
    SLICE_X32Y7          LUT5 (Prop_lut5_I0_O)        0.124     0.240 r  Driver_DAC0/inst/DAC_Din_i_15/O
                         net (fo=1, routed)           0.000     0.240    Driver_DAC0/inst/data2
    SLICE_X32Y7          MUXF7 (Prop_muxf7_I0_O)      0.212     0.452 r  Driver_DAC0/inst/DAC_Din_reg_i_8/O
                         net (fo=1, routed)           0.000     0.452    Driver_DAC0/inst/DAC_Din_reg_i_8_n_0
    SLICE_X32Y7          MUXF8 (Prop_muxf8_I1_O)      0.094     0.546 r  Driver_DAC0/inst/DAC_Din_reg_i_4/O
                         net (fo=1, routed)           0.594     1.140    Driver_DAC0/inst/DAC_Din_reg_i_4_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I0_O)        0.316     1.456 r  Driver_DAC0/inst/DAC_Din_i_2/O
                         net (fo=1, routed)           0.417     1.873    Driver_DAC0/inst/DAC_Din_0
    SLICE_X32Y9          LUT4 (Prop_lut4_I0_O)        0.124     1.997 r  Driver_DAC0/inst/DAC_Din_i_1/O
                         net (fo=1, routed)           0.000     1.997    Driver_DAC0/inst/DAC_Din_i_1_n_0
    SLICE_X32Y9          FDRE                                         r  Driver_DAC0/inst/DAC_Din_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.577    48.150    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y9          FDRE                                         r  Driver_DAC0/inst/DAC_Din_reg/C
                         clock pessimism             -0.419    47.731    
                         clock uncertainty           -0.102    47.629    
    SLICE_X32Y9          FDRE (Setup_fdre_C_D)        0.029    47.658    Driver_DAC0/inst/DAC_Din_reg
  -------------------------------------------------------------------
                         required time                         47.658    
                         arrival time                          -1.997    
  -------------------------------------------------------------------
                         slack                                 45.661    

Slack (MET) :             47.482ns  (required time - arrival time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.580ns (29.520%)  route 1.385ns (70.480%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 48.150 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.696    -2.230    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.456    -1.774 f  Driver_DAC0/inst/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.846    -0.928    Driver_DAC0/inst/DAC_Cnt[0]
    SLICE_X32Y10         LUT5 (Prop_lut5_I2_O)        0.124    -0.804 r  Driver_DAC0/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.539    -0.265    Driver_DAC0/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X33Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.577    48.150    Driver_DAC0/inst/clk_DAC
    SLICE_X33Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[2]/C
                         clock pessimism             -0.402    47.748    
                         clock uncertainty           -0.102    47.646    
    SLICE_X33Y10         FDRE (Setup_fdre_C_R)       -0.429    47.217    Driver_DAC0/inst/DAC_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         47.217    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                 47.482    

Slack (MET) :             47.500ns  (required time - arrival time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.580ns (29.454%)  route 1.389ns (70.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 48.150 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.696    -2.230    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.456    -1.774 f  Driver_DAC0/inst/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.846    -0.928    Driver_DAC0/inst/DAC_Cnt[0]
    SLICE_X32Y10         LUT5 (Prop_lut5_I2_O)        0.124    -0.804 r  Driver_DAC0/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.543    -0.261    Driver_DAC0/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.577    48.150    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/C
                         clock pessimism             -0.380    47.770    
                         clock uncertainty           -0.102    47.668    
    SLICE_X32Y10         FDRE (Setup_fdre_C_R)       -0.429    47.239    Driver_DAC0/inst/DAC_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         47.239    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                 47.500    

Slack (MET) :             47.500ns  (required time - arrival time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.580ns (29.454%)  route 1.389ns (70.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 48.150 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.696    -2.230    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.456    -1.774 f  Driver_DAC0/inst/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.846    -0.928    Driver_DAC0/inst/DAC_Cnt[0]
    SLICE_X32Y10         LUT5 (Prop_lut5_I2_O)        0.124    -0.804 r  Driver_DAC0/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.543    -0.261    Driver_DAC0/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.577    48.150    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[1]/C
                         clock pessimism             -0.380    47.770    
                         clock uncertainty           -0.102    47.668    
    SLICE_X32Y10         FDRE (Setup_fdre_C_R)       -0.429    47.239    Driver_DAC0/inst/DAC_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         47.239    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                 47.500    

Slack (MET) :             47.500ns  (required time - arrival time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.580ns (29.454%)  route 1.389ns (70.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 48.150 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.696    -2.230    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.456    -1.774 f  Driver_DAC0/inst/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.846    -0.928    Driver_DAC0/inst/DAC_Cnt[0]
    SLICE_X32Y10         LUT5 (Prop_lut5_I2_O)        0.124    -0.804 r  Driver_DAC0/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.543    -0.261    Driver_DAC0/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.577    48.150    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[3]/C
                         clock pessimism             -0.380    47.770    
                         clock uncertainty           -0.102    47.668    
    SLICE_X32Y10         FDRE (Setup_fdre_C_R)       -0.429    47.239    Driver_DAC0/inst/DAC_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         47.239    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                 47.500    

Slack (MET) :             47.500ns  (required time - arrival time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.580ns (29.454%)  route 1.389ns (70.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 48.150 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.696    -2.230    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.456    -1.774 f  Driver_DAC0/inst/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.846    -0.928    Driver_DAC0/inst/DAC_Cnt[0]
    SLICE_X32Y10         LUT5 (Prop_lut5_I2_O)        0.124    -0.804 r  Driver_DAC0/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.543    -0.261    Driver_DAC0/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.577    48.150    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[4]/C
                         clock pessimism             -0.380    47.770    
                         clock uncertainty           -0.102    47.668    
    SLICE_X32Y10         FDRE (Setup_fdre_C_R)       -0.429    47.239    Driver_DAC0/inst/DAC_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         47.239    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                 47.500    

Slack (MET) :             48.114ns  (required time - arrival time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.609ns (40.820%)  route 0.883ns (59.180%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 48.150 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.696    -2.230    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.456    -1.774 r  Driver_DAC0/inst/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.690    -1.084    Driver_DAC0/inst/DAC_Cnt[0]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.153    -0.931 r  Driver_DAC0/inst/DAC_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.193    -0.738    Driver_DAC0/inst/DAC_Cnt[2]_i_1_n_0
    SLICE_X33Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.577    48.150    Driver_DAC0/inst/clk_DAC
    SLICE_X33Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[2]/C
                         clock pessimism             -0.402    47.748    
                         clock uncertainty           -0.102    47.646    
    SLICE_X33Y10         FDRE (Setup_fdre_C_D)       -0.270    47.376    Driver_DAC0/inst/DAC_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         47.376    
                         arrival time                           0.738    
  -------------------------------------------------------------------
                         slack                                 48.114    

Slack (MET) :             48.303ns  (required time - arrival time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.718ns (44.175%)  route 0.907ns (55.825%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 48.150 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.696    -2.230    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.419    -1.811 r  Driver_DAC0/inst/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           0.907    -0.903    Driver_DAC0/inst/DAC_Cnt[1]
    SLICE_X32Y10         LUT4 (Prop_lut4_I0_O)        0.299    -0.604 r  Driver_DAC0/inst/DAC_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.604    Driver_DAC0/inst/DAC_Cnt[3]_i_1_n_0
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.577    48.150    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[3]/C
                         clock pessimism             -0.380    47.770    
                         clock uncertainty           -0.102    47.668    
    SLICE_X32Y10         FDRE (Setup_fdre_C_D)        0.031    47.699    Driver_DAC0/inst/DAC_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         47.699    
                         arrival time                           0.604    
  -------------------------------------------------------------------
                         slack                                 48.303    

Slack (MET) :             48.319ns  (required time - arrival time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.653ns  (logic 0.746ns (45.120%)  route 0.907ns (54.880%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 48.150 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.696    -2.230    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.419    -1.811 r  Driver_DAC0/inst/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           0.907    -0.903    Driver_DAC0/inst/DAC_Cnt[1]
    SLICE_X32Y10         LUT5 (Prop_lut5_I2_O)        0.327    -0.576 r  Driver_DAC0/inst/DAC_Cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.576    Driver_DAC0/inst/DAC_Cnt[4]_i_2_n_0
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.577    48.150    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[4]/C
                         clock pessimism             -0.380    47.770    
                         clock uncertainty           -0.102    47.668    
    SLICE_X32Y10         FDRE (Setup_fdre_C_D)        0.075    47.743    Driver_DAC0/inst/DAC_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         47.743    
                         arrival time                           0.576    
  -------------------------------------------------------------------
                         slack                                 48.319    

Slack (MET) :             48.322ns  (required time - arrival time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.746ns (45.194%)  route 0.905ns (54.806%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 48.150 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.696    -2.230    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.419    -1.811 r  Driver_DAC0/inst/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           0.905    -0.906    Driver_DAC0/inst/DAC_Cnt[1]
    SLICE_X32Y10         LUT2 (Prop_lut2_I1_O)        0.327    -0.579 r  Driver_DAC0/inst/DAC_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.579    Driver_DAC0/inst/DAC_Cnt[1]_i_1_n_0
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.577    48.150    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[1]/C
                         clock pessimism             -0.380    47.770    
                         clock uncertainty           -0.102    47.668    
    SLICE_X32Y10         FDRE (Setup_fdre_C_D)        0.075    47.743    Driver_DAC0/inst/DAC_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         47.743    
                         arrival time                           0.579    
  -------------------------------------------------------------------
                         slack                                 48.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.190ns (58.968%)  route 0.132ns (41.032%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.591    -0.483    Driver_DAC0/inst/clk_DAC
    SLICE_X33Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  Driver_DAC0/inst/DAC_Cnt_reg[2]/Q
                         net (fo=10, routed)          0.132    -0.210    Driver_DAC0/inst/DAC_Cnt[2]
    SLICE_X32Y10         LUT5 (Prop_lut5_I0_O)        0.049    -0.161 r  Driver_DAC0/inst/DAC_Cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.161    Driver_DAC0/inst/DAC_Cnt[4]_i_2_n_0
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.861    -0.247    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[4]/C
                         clock pessimism             -0.223    -0.470    
    SLICE_X32Y10         FDRE (Hold_fdre_C_D)         0.107    -0.363    Driver_DAC0/inst/DAC_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.452%)  route 0.132ns (41.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.591    -0.483    Driver_DAC0/inst/clk_DAC
    SLICE_X33Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  Driver_DAC0/inst/DAC_Cnt_reg[2]/Q
                         net (fo=10, routed)          0.132    -0.210    Driver_DAC0/inst/DAC_Cnt[2]
    SLICE_X32Y10         LUT4 (Prop_lut4_I2_O)        0.045    -0.165 r  Driver_DAC0/inst/DAC_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    Driver_DAC0/inst/DAC_Cnt[3]_i_1_n_0
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.861    -0.247    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[3]/C
                         clock pessimism             -0.223    -0.470    
    SLICE_X32Y10         FDRE (Hold_fdre_C_D)         0.092    -0.378    Driver_DAC0/inst/DAC_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.268%)  route 0.157ns (45.732%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.591    -0.483    Driver_DAC0/inst/clk_DAC
    SLICE_X33Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  Driver_DAC0/inst/DAC_Cnt_reg[2]/Q
                         net (fo=10, routed)          0.157    -0.186    Driver_DAC0/inst/DAC_Cnt[2]
    SLICE_X32Y9          LUT6 (Prop_lut6_I3_O)        0.045    -0.141 r  Driver_DAC0/inst/DAC_Sync_i_1/O
                         net (fo=1, routed)           0.000    -0.141    Driver_DAC0/inst/DAC_Sync_i_1_n_0
    SLICE_X32Y9          FDRE                                         r  Driver_DAC0/inst/DAC_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.862    -0.246    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y9          FDRE                                         r  Driver_DAC0/inst/DAC_Sync_reg/C
                         clock pessimism             -0.220    -0.466    
    SLICE_X32Y9          FDRE (Hold_fdre_C_D)         0.092    -0.374    Driver_DAC0/inst/DAC_Sync_reg
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 Driver_DAC0/inst/DAC_Din_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Din_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.592    -0.482    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y9          FDRE                                         r  Driver_DAC0/inst/DAC_Din_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  Driver_DAC0/inst/DAC_Din_reg/Q
                         net (fo=2, routed)           0.187    -0.154    Driver_DAC0/inst/DAC_Din
    SLICE_X32Y9          LUT4 (Prop_lut4_I3_O)        0.045    -0.109 r  Driver_DAC0/inst/DAC_Din_i_1/O
                         net (fo=1, routed)           0.000    -0.109    Driver_DAC0/inst/DAC_Din_i_1_n_0
    SLICE_X32Y9          FDRE                                         r  Driver_DAC0/inst/DAC_Din_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.862    -0.246    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y9          FDRE                                         r  Driver_DAC0/inst/DAC_Din_reg/C
                         clock pessimism             -0.236    -0.482    
    SLICE_X32Y9          FDRE (Hold_fdre_C_D)         0.091    -0.391    Driver_DAC0/inst/DAC_Din_reg
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.183ns (46.806%)  route 0.208ns (53.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.591    -0.483    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  Driver_DAC0/inst/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.208    -0.134    Driver_DAC0/inst/DAC_Cnt[0]
    SLICE_X32Y10         LUT2 (Prop_lut2_I0_O)        0.042    -0.092 r  Driver_DAC0/inst/DAC_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.092    Driver_DAC0/inst/DAC_Cnt[1]_i_1_n_0
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.861    -0.247    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[1]/C
                         clock pessimism             -0.236    -0.483    
    SLICE_X32Y10         FDRE (Hold_fdre_C_D)         0.107    -0.376    Driver_DAC0/inst/DAC_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.212%)  route 0.208ns (52.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.591    -0.483    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.342 f  Driver_DAC0/inst/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.208    -0.134    Driver_DAC0/inst/DAC_Cnt[0]
    SLICE_X32Y10         LUT1 (Prop_lut1_I0_O)        0.045    -0.089 r  Driver_DAC0/inst/DAC_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.089    Driver_DAC0/inst/DAC_Cnt[0]_i_1_n_0
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.861    -0.247    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/C
                         clock pessimism             -0.236    -0.483    
    SLICE_X32Y10         FDRE (Hold_fdre_C_D)         0.091    -0.392    Driver_DAC0/inst/DAC_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.227ns (47.586%)  route 0.250ns (52.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.591    -0.483    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.128    -0.355 r  Driver_DAC0/inst/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           0.191    -0.164    Driver_DAC0/inst/DAC_Cnt[1]
    SLICE_X32Y10         LUT3 (Prop_lut3_I1_O)        0.099    -0.065 r  Driver_DAC0/inst/DAC_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.059    -0.006    Driver_DAC0/inst/DAC_Cnt[2]_i_1_n_0
    SLICE_X33Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.861    -0.247    Driver_DAC0/inst/clk_DAC
    SLICE_X33Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[2]/C
                         clock pessimism             -0.223    -0.470    
    SLICE_X33Y10         FDRE (Hold_fdre_C_D)         0.005    -0.465    Driver_DAC0/inst/DAC_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.186ns (33.708%)  route 0.366ns (66.292%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.591    -0.483    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.342 f  Driver_DAC0/inst/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.181    -0.161    Driver_DAC0/inst/DAC_Cnt[3]
    SLICE_X32Y10         LUT5 (Prop_lut5_I4_O)        0.045    -0.116 r  Driver_DAC0/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.185     0.068    Driver_DAC0/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X33Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.861    -0.247    Driver_DAC0/inst/clk_DAC
    SLICE_X33Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[2]/C
                         clock pessimism             -0.223    -0.470    
    SLICE_X33Y10         FDRE (Hold_fdre_C_R)        -0.018    -0.488    Driver_DAC0/inst/DAC_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.186ns (33.445%)  route 0.370ns (66.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.591    -0.483    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.342 f  Driver_DAC0/inst/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.181    -0.161    Driver_DAC0/inst/DAC_Cnt[3]
    SLICE_X32Y10         LUT5 (Prop_lut5_I4_O)        0.045    -0.116 r  Driver_DAC0/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.189     0.073    Driver_DAC0/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.861    -0.247    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/C
                         clock pessimism             -0.236    -0.483    
    SLICE_X32Y10         FDRE (Hold_fdre_C_R)        -0.018    -0.501    Driver_DAC0/inst/DAC_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.186ns (33.445%)  route 0.370ns (66.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.591    -0.483    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.342 f  Driver_DAC0/inst/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.181    -0.161    Driver_DAC0/inst/DAC_Cnt[3]
    SLICE_X32Y10         LUT5 (Prop_lut5_I4_O)        0.045    -0.116 r  Driver_DAC0/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.189     0.073    Driver_DAC0/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.861    -0.247    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[1]/C
                         clock pessimism             -0.236    -0.483    
    SLICE_X32Y10         FDRE (Hold_fdre_C_R)        -0.018    -0.501    Driver_DAC0/inst/DAC_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.574    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_5_10
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_division/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB18_X0Y0     Driver_DAC0/inst/Rom_Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB18_X0Y0     Driver_DAC0/inst/Rom_Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB18_X0Y2     Driver_DAC0/inst/Rom_Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB18_X0Y2     Driver_DAC0/inst/Rom_Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB18_X0Y3     Driver_DAC0/inst/Rom_Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB18_X0Y3     Driver_DAC0/inst/Rom_Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y0   clk_division/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X32Y10    Driver_DAC0/inst/DAC_Cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X32Y10    Driver_DAC0/inst/DAC_Cnt_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y10    Driver_DAC0/inst/DAC_Cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y10    Driver_DAC0/inst/DAC_Cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y10    Driver_DAC0/inst/DAC_Cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y10    Driver_DAC0/inst/DAC_Cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y10    Driver_DAC0/inst/DAC_Cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y10    Driver_DAC0/inst/DAC_Cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y10    Driver_DAC0/inst/DAC_Cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y10    Driver_DAC0/inst/DAC_Cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y10    Driver_DAC0/inst/DAC_Cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y10    Driver_DAC0/inst/DAC_Cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y10    Driver_DAC0/inst/DAC_Cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y10    Driver_DAC0/inst/DAC_Cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y10    Driver_DAC0/inst/DAC_Cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y10    Driver_DAC0/inst/DAC_Cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y10    Driver_DAC0/inst/DAC_Cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y9     Driver_DAC0/inst/DAC_Din_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y9     Driver_DAC0/inst/DAC_Sync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y10    Driver_DAC0/inst/DAC_Cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y10    Driver_DAC0/inst/DAC_Cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y10    Driver_DAC0/inst/DAC_Cnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_5_10
  To Clock:  clk_out2_clk_5_10

Setup :            0  Failing Endpoints,  Worst Slack        1.865ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.865ns  (required time - arrival time)
  Source:                 UART0/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10 fall@5.000ns)
  Data Path Delay:        2.499ns  (logic 0.583ns (23.330%)  route 1.916ns (76.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.848ns = ( 8.152 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.232ns = ( 2.768 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.694     2.768    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X33Y37         FDRE                                         r  UART0/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.459     3.227 r  UART0/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.956     4.184    UART0/inst/UART_Clk/Is_Odd
    SLICE_X34Y37         LUT3 (Prop_lut3_I1_O)        0.124     4.308 r  UART0/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.960     5.267    UART0/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X38Y42         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.579     8.152    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y42         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[20]/C
                         clock pessimism             -0.419     7.733    
                         clock uncertainty           -0.077     7.656    
    SLICE_X38Y42         FDRE (Setup_fdre_C_R)       -0.524     7.132    UART0/inst/UART_Clk/Count_reg[20]
  -------------------------------------------------------------------
                         required time                          7.132    
                         arrival time                          -5.267    
  -------------------------------------------------------------------
                         slack                                  1.865    

Slack (MET) :             1.865ns  (required time - arrival time)
  Source:                 UART0/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10 fall@5.000ns)
  Data Path Delay:        2.499ns  (logic 0.583ns (23.330%)  route 1.916ns (76.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.848ns = ( 8.152 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.232ns = ( 2.768 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.694     2.768    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X33Y37         FDRE                                         r  UART0/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.459     3.227 r  UART0/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.956     4.184    UART0/inst/UART_Clk/Is_Odd
    SLICE_X34Y37         LUT3 (Prop_lut3_I1_O)        0.124     4.308 r  UART0/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.960     5.267    UART0/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X38Y42         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.579     8.152    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y42         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[21]/C
                         clock pessimism             -0.419     7.733    
                         clock uncertainty           -0.077     7.656    
    SLICE_X38Y42         FDRE (Setup_fdre_C_R)       -0.524     7.132    UART0/inst/UART_Clk/Count_reg[21]
  -------------------------------------------------------------------
                         required time                          7.132    
                         arrival time                          -5.267    
  -------------------------------------------------------------------
                         slack                                  1.865    

Slack (MET) :             1.865ns  (required time - arrival time)
  Source:                 UART0/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10 fall@5.000ns)
  Data Path Delay:        2.499ns  (logic 0.583ns (23.330%)  route 1.916ns (76.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.848ns = ( 8.152 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.232ns = ( 2.768 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.694     2.768    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X33Y37         FDRE                                         r  UART0/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.459     3.227 r  UART0/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.956     4.184    UART0/inst/UART_Clk/Is_Odd
    SLICE_X34Y37         LUT3 (Prop_lut3_I1_O)        0.124     4.308 r  UART0/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.960     5.267    UART0/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X38Y42         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.579     8.152    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y42         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[22]/C
                         clock pessimism             -0.419     7.733    
                         clock uncertainty           -0.077     7.656    
    SLICE_X38Y42         FDRE (Setup_fdre_C_R)       -0.524     7.132    UART0/inst/UART_Clk/Count_reg[22]
  -------------------------------------------------------------------
                         required time                          7.132    
                         arrival time                          -5.267    
  -------------------------------------------------------------------
                         slack                                  1.865    

Slack (MET) :             1.865ns  (required time - arrival time)
  Source:                 UART0/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10 fall@5.000ns)
  Data Path Delay:        2.499ns  (logic 0.583ns (23.330%)  route 1.916ns (76.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.848ns = ( 8.152 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.232ns = ( 2.768 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.694     2.768    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X33Y37         FDRE                                         r  UART0/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.459     3.227 r  UART0/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.956     4.184    UART0/inst/UART_Clk/Is_Odd
    SLICE_X34Y37         LUT3 (Prop_lut3_I1_O)        0.124     4.308 r  UART0/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.960     5.267    UART0/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X38Y42         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.579     8.152    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y42         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[23]/C
                         clock pessimism             -0.419     7.733    
                         clock uncertainty           -0.077     7.656    
    SLICE_X38Y42         FDRE (Setup_fdre_C_R)       -0.524     7.132    UART0/inst/UART_Clk/Count_reg[23]
  -------------------------------------------------------------------
                         required time                          7.132    
                         arrival time                          -5.267    
  -------------------------------------------------------------------
                         slack                                  1.865    

Slack (MET) :             1.939ns  (required time - arrival time)
  Source:                 UART0/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10 fall@5.000ns)
  Data Path Delay:        2.425ns  (logic 0.583ns (24.040%)  route 1.842ns (75.960%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 8.153 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.232ns = ( 2.768 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.694     2.768    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X33Y37         FDRE                                         r  UART0/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.459     3.227 r  UART0/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.956     4.184    UART0/inst/UART_Clk/Is_Odd
    SLICE_X34Y37         LUT3 (Prop_lut3_I1_O)        0.124     4.308 r  UART0/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.886     5.193    UART0/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X38Y43         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.580     8.153    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y43         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[24]/C
                         clock pessimism             -0.419     7.734    
                         clock uncertainty           -0.077     7.657    
    SLICE_X38Y43         FDRE (Setup_fdre_C_R)       -0.524     7.133    UART0/inst/UART_Clk/Count_reg[24]
  -------------------------------------------------------------------
                         required time                          7.133    
                         arrival time                          -5.193    
  -------------------------------------------------------------------
                         slack                                  1.939    

Slack (MET) :             1.939ns  (required time - arrival time)
  Source:                 UART0/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10 fall@5.000ns)
  Data Path Delay:        2.425ns  (logic 0.583ns (24.040%)  route 1.842ns (75.960%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 8.153 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.232ns = ( 2.768 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.694     2.768    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X33Y37         FDRE                                         r  UART0/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.459     3.227 r  UART0/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.956     4.184    UART0/inst/UART_Clk/Is_Odd
    SLICE_X34Y37         LUT3 (Prop_lut3_I1_O)        0.124     4.308 r  UART0/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.886     5.193    UART0/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X38Y43         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.580     8.153    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y43         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[25]/C
                         clock pessimism             -0.419     7.734    
                         clock uncertainty           -0.077     7.657    
    SLICE_X38Y43         FDRE (Setup_fdre_C_R)       -0.524     7.133    UART0/inst/UART_Clk/Count_reg[25]
  -------------------------------------------------------------------
                         required time                          7.133    
                         arrival time                          -5.193    
  -------------------------------------------------------------------
                         slack                                  1.939    

Slack (MET) :             1.939ns  (required time - arrival time)
  Source:                 UART0/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10 fall@5.000ns)
  Data Path Delay:        2.425ns  (logic 0.583ns (24.040%)  route 1.842ns (75.960%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 8.153 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.232ns = ( 2.768 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.694     2.768    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X33Y37         FDRE                                         r  UART0/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.459     3.227 r  UART0/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.956     4.184    UART0/inst/UART_Clk/Is_Odd
    SLICE_X34Y37         LUT3 (Prop_lut3_I1_O)        0.124     4.308 r  UART0/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.886     5.193    UART0/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X38Y43         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.580     8.153    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y43         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[26]/C
                         clock pessimism             -0.419     7.734    
                         clock uncertainty           -0.077     7.657    
    SLICE_X38Y43         FDRE (Setup_fdre_C_R)       -0.524     7.133    UART0/inst/UART_Clk/Count_reg[26]
  -------------------------------------------------------------------
                         required time                          7.133    
                         arrival time                          -5.193    
  -------------------------------------------------------------------
                         slack                                  1.939    

Slack (MET) :             1.939ns  (required time - arrival time)
  Source:                 UART0/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10 fall@5.000ns)
  Data Path Delay:        2.425ns  (logic 0.583ns (24.040%)  route 1.842ns (75.960%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 8.153 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.232ns = ( 2.768 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.694     2.768    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X33Y37         FDRE                                         r  UART0/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.459     3.227 r  UART0/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.956     4.184    UART0/inst/UART_Clk/Is_Odd
    SLICE_X34Y37         LUT3 (Prop_lut3_I1_O)        0.124     4.308 r  UART0/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.886     5.193    UART0/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X38Y43         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.580     8.153    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y43         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[27]/C
                         clock pessimism             -0.419     7.734    
                         clock uncertainty           -0.077     7.657    
    SLICE_X38Y43         FDRE (Setup_fdre_C_R)       -0.524     7.133    UART0/inst/UART_Clk/Count_reg[27]
  -------------------------------------------------------------------
                         required time                          7.133    
                         arrival time                          -5.193    
  -------------------------------------------------------------------
                         slack                                  1.939    

Slack (MET) :             2.003ns  (required time - arrival time)
  Source:                 UART0/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10 fall@5.000ns)
  Data Path Delay:        2.361ns  (logic 0.583ns (24.698%)  route 1.778ns (75.302%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.848ns = ( 8.152 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.232ns = ( 2.768 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.694     2.768    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X33Y37         FDRE                                         r  UART0/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.459     3.227 r  UART0/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.956     4.184    UART0/inst/UART_Clk/Is_Odd
    SLICE_X34Y37         LUT3 (Prop_lut3_I1_O)        0.124     4.308 r  UART0/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.821     5.129    UART0/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X38Y41         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.579     8.152    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y41         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[16]/C
                         clock pessimism             -0.419     7.733    
                         clock uncertainty           -0.077     7.656    
    SLICE_X38Y41         FDRE (Setup_fdre_C_R)       -0.524     7.132    UART0/inst/UART_Clk/Count_reg[16]
  -------------------------------------------------------------------
                         required time                          7.132    
                         arrival time                          -5.129    
  -------------------------------------------------------------------
                         slack                                  2.003    

Slack (MET) :             2.003ns  (required time - arrival time)
  Source:                 UART0/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10 fall@5.000ns)
  Data Path Delay:        2.361ns  (logic 0.583ns (24.698%)  route 1.778ns (75.302%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.848ns = ( 8.152 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.232ns = ( 2.768 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.694     2.768    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X33Y37         FDRE                                         r  UART0/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.459     3.227 r  UART0/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.956     4.184    UART0/inst/UART_Clk/Is_Odd
    SLICE_X34Y37         LUT3 (Prop_lut3_I1_O)        0.124     4.308 r  UART0/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.821     5.129    UART0/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X38Y41         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.579     8.152    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y41         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[17]/C
                         clock pessimism             -0.419     7.733    
                         clock uncertainty           -0.077     7.656    
    SLICE_X38Y41         FDRE (Setup_fdre_C_R)       -0.524     7.132    UART0/inst/UART_Clk/Count_reg[17]
  -------------------------------------------------------------------
                         required time                          7.132    
                         arrival time                          -5.129    
  -------------------------------------------------------------------
                         slack                                  2.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 UART0/inst/UART_Tx0/En_Posedge_Check_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Tx0/En_Posedge_Check_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.155%)  route 0.163ns (49.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.586    -0.488    UART0/inst/UART_Tx0/clk_100MHz
    SLICE_X34Y31         FDCE                                         r  UART0/inst/UART_Tx0/En_Posedge_Check_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.324 r  UART0/inst/UART_Tx0/En_Posedge_Check_reg[0]/Q
                         net (fo=3, routed)           0.163    -0.161    UART0/inst/UART_Tx0/p_0_in[1]
    SLICE_X33Y29         FDCE                                         r  UART0/inst/UART_Tx0/En_Posedge_Check_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.852    -0.256    UART0/inst/UART_Tx0/clk_100MHz
    SLICE_X33Y29         FDCE                                         r  UART0/inst/UART_Tx0/En_Posedge_Check_reg[1]/C
                         clock pessimism             -0.220    -0.476    
    SLICE_X33Y29         FDCE (Hold_fdce_C_D)         0.070    -0.406    UART0/inst/UART_Tx0/En_Posedge_Check_reg[1]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.593    -0.481    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X34Y4          FDRE                                         r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.317 r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/Q
                         net (fo=9, routed)           0.175    -0.142    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Clk
    SLICE_X34Y4          LUT2 (Prop_lut2_I1_O)        0.045    -0.097 r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Clk_i_1/O
                         net (fo=1, routed)           0.000    -0.097    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Clk_i_1_n_0
    SLICE_X34Y4          FDRE                                         r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.863    -0.245    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X34Y4          FDRE                                         r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/C
                         clock pessimism             -0.236    -0.481    
    SLICE_X34Y4          FDRE (Hold_fdre_C_D)         0.120    -0.361    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 UART0/inst/UART_Clk/Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.592    -0.482    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y40         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.318 r  UART0/inst/UART_Clk/Count_reg[14]/Q
                         net (fo=4, routed)           0.127    -0.192    UART0/inst/UART_Clk/Count_reg[14]
    SLICE_X38Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.082 r  UART0/inst/UART_Clk/Count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.082    UART0/inst/UART_Clk/Count_reg[12]_i_1_n_5
    SLICE_X38Y40         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.863    -0.245    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y40         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[14]/C
                         clock pessimism             -0.237    -0.482    
    SLICE_X38Y40         FDRE (Hold_fdre_C_D)         0.134    -0.348    UART0/inst/UART_Clk/Count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 UART0/inst/UART_Clk/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.592    -0.482    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y41         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.318 r  UART0/inst/UART_Clk/Count_reg[18]/Q
                         net (fo=4, routed)           0.127    -0.192    UART0/inst/UART_Clk/Count_reg[18]
    SLICE_X38Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.082 r  UART0/inst/UART_Clk/Count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.082    UART0/inst/UART_Clk/Count_reg[16]_i_1_n_5
    SLICE_X38Y41         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.863    -0.245    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y41         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[18]/C
                         clock pessimism             -0.237    -0.482    
    SLICE_X38Y41         FDRE (Hold_fdre_C_D)         0.134    -0.348    UART0/inst/UART_Clk/Count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 UART0/inst/UART_Clk/Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.591    -0.483    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y38         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.319 r  UART0/inst/UART_Clk/Count_reg[6]/Q
                         net (fo=4, routed)           0.127    -0.193    UART0/inst/UART_Clk/Count_reg[6]
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.083 r  UART0/inst/UART_Clk/Count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.083    UART0/inst/UART_Clk/Count_reg[4]_i_1_n_5
    SLICE_X38Y38         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.862    -0.246    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y38         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[6]/C
                         clock pessimism             -0.237    -0.483    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.134    -0.349    UART0/inst/UART_Clk/Count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 UART0/inst/UART_Clk/Count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.592    -0.482    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y42         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.318 r  UART0/inst/UART_Clk/Count_reg[22]/Q
                         net (fo=4, routed)           0.127    -0.192    UART0/inst/UART_Clk/Count_reg[22]
    SLICE_X38Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.082 r  UART0/inst/UART_Clk/Count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.082    UART0/inst/UART_Clk/Count_reg[20]_i_1_n_5
    SLICE_X38Y42         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.863    -0.245    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y42         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[22]/C
                         clock pessimism             -0.237    -0.482    
    SLICE_X38Y42         FDRE (Hold_fdre_C_D)         0.134    -0.348    UART0/inst/UART_Clk/Count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 UART0/inst/UART_Clk/Count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.274ns (68.033%)  route 0.129ns (31.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.593    -0.481    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y44         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.317 r  UART0/inst/UART_Clk/Count_reg[30]/Q
                         net (fo=4, routed)           0.129    -0.189    UART0/inst/UART_Clk/Count_reg[30]
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.079 r  UART0/inst/UART_Clk/Count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.079    UART0/inst/UART_Clk/Count_reg[28]_i_1_n_5
    SLICE_X38Y44         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.864    -0.244    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y44         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[30]/C
                         clock pessimism             -0.237    -0.481    
    SLICE_X38Y44         FDRE (Hold_fdre_C_D)         0.134    -0.347    UART0/inst/UART_Clk/Count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.592    -0.482    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X36Y8          FDRE                                         r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.209    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.098 r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.098    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[8]_i_1_n_5
    SLICE_X36Y8          FDRE                                         r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.863    -0.245    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X36Y8          FDRE                                         r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/C
                         clock pessimism             -0.237    -0.482    
    SLICE_X36Y8          FDRE (Hold_fdre_C_D)         0.105    -0.377    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.592    -0.482    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X36Y9          FDRE                                         r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/Q
                         net (fo=2, routed)           0.133    -0.209    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.098 r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.098    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[12]_i_1_n_5
    SLICE_X36Y9          FDRE                                         r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.863    -0.245    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X36Y9          FDRE                                         r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/C
                         clock pessimism             -0.237    -0.482    
    SLICE_X36Y9          FDRE (Hold_fdre_C_D)         0.105    -0.377    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Driver_ADC0/inst/Clk_Division_ADC/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_ADC0/inst/Clk_Division_ADC/Count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.590    -0.484    Driver_ADC0/inst/Clk_Division_ADC/clk_100MHz
    SLICE_X36Y37         FDRE                                         r  Driver_ADC0/inst/Clk_Division_ADC/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  Driver_ADC0/inst/Clk_Division_ADC/Count_reg[18]/Q
                         net (fo=2, routed)           0.133    -0.211    Driver_ADC0/inst/Clk_Division_ADC/Count_reg[18]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.100 r  Driver_ADC0/inst/Clk_Division_ADC/Count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.100    Driver_ADC0/inst/Clk_Division_ADC/Count_reg[16]_i_1_n_5
    SLICE_X36Y37         FDRE                                         r  Driver_ADC0/inst/Clk_Division_ADC/Count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.860    -0.248    Driver_ADC0/inst/Clk_Division_ADC/clk_100MHz
    SLICE_X36Y37         FDRE                                         r  Driver_ADC0/inst/Clk_Division_ADC/Count_reg[18]/C
                         clock pessimism             -0.236    -0.484    
    SLICE_X36Y37         FDRE (Hold_fdre_C_D)         0.105    -0.379    Driver_ADC0/inst/Clk_Division_ADC/Count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_5_10
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_division/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4     Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   clk_division/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y38    UART0/inst/UART_Clk/Count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y38    UART0/inst/UART_Clk/Count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y38    UART0/inst/UART_Clk/Count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y38    UART0/inst/UART_Clk/Count_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y39    UART0/inst/UART_Clk/Count_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y39    UART0/inst/UART_Clk/Count_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y37    UART0/inst/UART_Clk/Is_Odd_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y37    UART0/inst/UART_Clk/Is_Odd_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y37    UART0/inst/UART_Clk/Is_Odd_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y41    UART0/inst/UART_Clk/flag_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y38    UART0/inst/UART_Clk/Count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y38    UART0/inst/UART_Clk/Count_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y38    UART0/inst/UART_Clk/Count_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y38    UART0/inst/UART_Clk/Count_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y39    UART0/inst/UART_Clk/Count_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y39    UART0/inst/UART_Clk/Count_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y34    Driver_ADC0/inst/Clk_Division_ADC/Clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y38    UART0/inst/UART_Clk/Count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y38    UART0/inst/UART_Clk/Count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y38    UART0/inst/UART_Clk/Count_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y38    UART0/inst/UART_Clk/Count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y38    UART0/inst/UART_Clk/Count_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y38    UART0/inst/UART_Clk/Count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y38    UART0/inst/UART_Clk/Count_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y38    UART0/inst/UART_Clk/Count_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y39    UART0/inst/UART_Clk/Count_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y39    UART0/inst/UART_Clk/Count_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_5_10
  To Clock:  clk_out3_clk_5_10

Setup :            0  Failing Endpoints,  Worst Slack       97.809ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.809ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10 rise@100.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.580ns (29.475%)  route 1.388ns (70.525%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 98.144 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.692    -2.234    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.456    -1.778 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.823    -0.955    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X36Y32         LUT2 (Prop_lut2_I0_O)        0.124    -0.831 r  UART_Send0/Tx_En/O
                         net (fo=2, routed)           0.565    -0.266    UART_Send0/Tx_En_n_0
    SLICE_X35Y32         FDPE                                         r  UART_Send0/Tx_En_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.571    98.144    UART_Send0/CLK
    SLICE_X35Y32         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
                         clock pessimism             -0.419    97.725    
                         clock uncertainty           -0.115    97.610    
    SLICE_X35Y32         FDPE (Setup_fdpe_C_D)       -0.067    97.543    UART_Send0/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                         97.543    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                 97.809    

Slack (MET) :             97.845ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10 rise@100.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.580ns (29.475%)  route 1.388ns (70.525%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 98.144 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.692    -2.234    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.456    -1.778 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.823    -0.955    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X36Y32         LUT2 (Prop_lut2_I0_O)        0.124    -0.831 r  UART_Send0/Tx_En/O
                         net (fo=2, routed)           0.565    -0.266    UART_Send0/Tx_En_n_0
    SLICE_X34Y32         FDCE                                         r  UART_Send0/Tx_En_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.571    98.144    UART_Send0/CLK
    SLICE_X34Y32         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
                         clock pessimism             -0.419    97.725    
                         clock uncertainty           -0.115    97.610    
    SLICE_X34Y32         FDCE (Setup_fdce_C_D)       -0.031    97.579    UART_Send0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                         97.579    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                 97.845    

Slack (MET) :             98.038ns  (required time - arrival time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10 rise@100.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.580ns (35.321%)  route 1.062ns (64.679%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.855ns = ( 98.145 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.692    -2.234    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.456    -1.778 r  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.872    -0.906    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X36Y32         LUT3 (Prop_lut3_I0_O)        0.124    -0.782 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.190    -0.592    UART_Send0/Pulse_Init_Flag
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.572    98.145    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.379    97.766    
                         clock uncertainty           -0.115    97.651    
    SLICE_X36Y32         FDCE (Setup_fdce_C_CE)      -0.205    97.446    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         97.446    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                 98.038    

Slack (MET) :             98.038ns  (required time - arrival time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10 rise@100.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.580ns (35.321%)  route 1.062ns (64.679%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.855ns = ( 98.145 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.692    -2.234    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.456    -1.778 r  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.872    -0.906    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X36Y32         LUT3 (Prop_lut3_I0_O)        0.124    -0.782 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.190    -0.592    UART_Send0/Pulse_Init_Flag
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.572    98.145    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.379    97.766    
                         clock uncertainty           -0.115    97.651    
    SLICE_X36Y32         FDCE (Setup_fdce_C_CE)      -0.205    97.446    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                         97.446    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                 98.038    

Slack (MET) :             98.038ns  (required time - arrival time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10 rise@100.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.580ns (35.321%)  route 1.062ns (64.679%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.855ns = ( 98.145 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.692    -2.234    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.456    -1.778 r  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.872    -0.906    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X36Y32         LUT3 (Prop_lut3_I0_O)        0.124    -0.782 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.190    -0.592    UART_Send0/Pulse_Init_Flag
    SLICE_X36Y32         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.572    98.145    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.379    97.766    
                         clock uncertainty           -0.115    97.651    
    SLICE_X36Y32         FDCE (Setup_fdce_C_CE)      -0.205    97.446    UART_Send0/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         97.446    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                 98.038    

Slack (MET) :             98.038ns  (required time - arrival time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10 rise@100.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.580ns (35.321%)  route 1.062ns (64.679%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.855ns = ( 98.145 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.692    -2.234    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.456    -1.778 r  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.872    -0.906    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X36Y32         LUT3 (Prop_lut3_I0_O)        0.124    -0.782 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.190    -0.592    UART_Send0/Pulse_Init_Flag
    SLICE_X36Y32         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.572    98.145    UART_Send0/CLK
    SLICE_X36Y32         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.379    97.766    
                         clock uncertainty           -0.115    97.651    
    SLICE_X36Y32         FDPE (Setup_fdpe_C_CE)      -0.205    97.446    UART_Send0/Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                         97.446    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                 98.038    

Slack (MET) :             98.526ns  (required time - arrival time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10 rise@100.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.715ns (51.435%)  route 0.675ns (48.565%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.855ns = ( 98.145 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.692    -2.234    UART_Send0/CLK
    SLICE_X36Y32         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDPE (Prop_fdpe_C_Q)         0.419    -1.815 f  UART_Send0/Pulse_Init_Flag_reg[1]/Q
                         net (fo=1, routed)           0.675    -1.140    UART_Send0/Pulse_Init_Flag_reg_n_0_[1]
    SLICE_X36Y32         LUT2 (Prop_lut2_I1_O)        0.296    -0.844 r  UART_Send0/Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.844    UART_Send0/Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X36Y32         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.572    98.145    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.379    97.766    
                         clock uncertainty           -0.115    97.651    
    SLICE_X36Y32         FDCE (Setup_fdce_C_D)        0.031    97.682    UART_Send0/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         97.682    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                 98.526    

Slack (MET) :             98.737ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10 rise@100.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.718ns (61.035%)  route 0.458ns (38.965%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.855ns = ( 98.145 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.692    -2.234    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.419    -1.815 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.458    -1.356    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X36Y32         LUT2 (Prop_lut2_I0_O)        0.299    -1.057 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.057    UART_Send0/FSM_sequential_Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.572    98.145    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.379    97.766    
                         clock uncertainty           -0.115    97.651    
    SLICE_X36Y32         FDCE (Setup_fdce_C_D)        0.029    97.680    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         97.680    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                 98.737    

Slack (MET) :             98.789ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10 rise@100.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.170ns  (logic 0.712ns (60.836%)  route 0.458ns (39.164%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.855ns = ( 98.145 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.692    -2.234    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.419    -1.815 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.458    -1.356    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X36Y32         LUT2 (Prop_lut2_I1_O)        0.293    -1.063 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_2/O
                         net (fo=1, routed)           0.000    -1.063    UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_2_n_0
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.572    98.145    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.379    97.766    
                         clock uncertainty           -0.115    97.651    
    SLICE_X36Y32         FDCE (Setup_fdce_C_D)        0.075    97.726    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                         97.726    
                         arrival time                           1.063    
  -------------------------------------------------------------------
                         slack                                 98.789    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10 rise@0.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.587    -0.487    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.346 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.185    -0.162    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X36Y32         LUT2 (Prop_lut2_I0_O)        0.042    -0.120 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_2/O
                         net (fo=1, routed)           0.000    -0.120    UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_2_n_0
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.856    -0.252    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.235    -0.487    
    SLICE_X36Y32         FDCE (Hold_fdce_C_D)         0.107    -0.380    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10 rise@0.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.587    -0.487    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.346 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.185    -0.162    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X36Y32         LUT2 (Prop_lut2_I1_O)        0.045    -0.117 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.117    UART_Send0/FSM_sequential_Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.856    -0.252    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.235    -0.487    
    SLICE_X36Y32         FDCE (Hold_fdce_C_D)         0.091    -0.396    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10 rise@0.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.126%)  route 0.236ns (55.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.587    -0.487    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.346 f  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.236    -0.111    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X36Y32         LUT2 (Prop_lut2_I0_O)        0.045    -0.066 r  UART_Send0/Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.066    UART_Send0/Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X36Y32         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.856    -0.252    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.235    -0.487    
    SLICE_X36Y32         FDCE (Hold_fdce_C_D)         0.092    -0.395    UART_Send0/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10 rise@0.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.227ns (49.344%)  route 0.233ns (50.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.587    -0.487    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.359 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.177    -0.182    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X36Y32         LUT3 (Prop_lut3_I1_O)        0.099    -0.083 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.056    -0.027    UART_Send0/Pulse_Init_Flag
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.856    -0.252    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.235    -0.487    
    SLICE_X36Y32         FDCE (Hold_fdce_C_CE)       -0.039    -0.526    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10 rise@0.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.227ns (49.344%)  route 0.233ns (50.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.587    -0.487    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.359 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.177    -0.182    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X36Y32         LUT3 (Prop_lut3_I1_O)        0.099    -0.083 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.056    -0.027    UART_Send0/Pulse_Init_Flag
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.856    -0.252    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.235    -0.487    
    SLICE_X36Y32         FDCE (Hold_fdce_C_CE)       -0.039    -0.526    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10 rise@0.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.227ns (49.344%)  route 0.233ns (50.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.587    -0.487    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.359 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.177    -0.182    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X36Y32         LUT3 (Prop_lut3_I1_O)        0.099    -0.083 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.056    -0.027    UART_Send0/Pulse_Init_Flag
    SLICE_X36Y32         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.856    -0.252    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.235    -0.487    
    SLICE_X36Y32         FDCE (Hold_fdce_C_CE)       -0.039    -0.526    UART_Send0/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10 rise@0.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.227ns (49.344%)  route 0.233ns (50.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.587    -0.487    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.359 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.177    -0.182    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X36Y32         LUT3 (Prop_lut3_I1_O)        0.099    -0.083 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.056    -0.027    UART_Send0/Pulse_Init_Flag
    SLICE_X36Y32         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.856    -0.252    UART_Send0/CLK
    SLICE_X36Y32         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.235    -0.487    
    SLICE_X36Y32         FDPE (Hold_fdpe_C_CE)       -0.039    -0.526    UART_Send0/Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10 rise@0.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.227ns (37.619%)  route 0.376ns (62.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.587    -0.487    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.359 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.171    -0.189    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X36Y32         LUT2 (Prop_lut2_I1_O)        0.099    -0.090 r  UART_Send0/Tx_En/O
                         net (fo=2, routed)           0.206     0.116    UART_Send0/Tx_En_n_0
    SLICE_X35Y32         FDPE                                         r  UART_Send0/Tx_En_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.855    -0.253    UART_Send0/CLK
    SLICE_X35Y32         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
                         clock pessimism             -0.200    -0.453    
    SLICE_X35Y32         FDPE (Hold_fdpe_C_D)         0.070    -0.383    UART_Send0/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10 rise@0.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.227ns (37.619%)  route 0.376ns (62.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.587    -0.487    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.359 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.171    -0.189    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X36Y32         LUT2 (Prop_lut2_I1_O)        0.099    -0.090 r  UART_Send0/Tx_En/O
                         net (fo=2, routed)           0.206     0.116    UART_Send0/Tx_En_n_0
    SLICE_X34Y32         FDCE                                         r  UART_Send0/Tx_En_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.855    -0.253    UART_Send0/CLK
    SLICE_X34Y32         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
                         clock pessimism             -0.200    -0.453    
    SLICE_X34Y32         FDCE (Hold_fdce_C_D)         0.059    -0.394    UART_Send0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.510    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_5_10
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_division/inst/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2   clk_division/inst/clkout3_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X36Y32    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X36Y32    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X36Y32    UART_Send0/Pulse_Init_Flag_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         100.000     99.000     SLICE_X36Y32    UART_Send0/Pulse_Init_Flag_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X34Y32    UART_Send0/Tx_En_reg_C/C
Min Period        n/a     FDPE/C             n/a            1.000         100.000     99.000     SLICE_X35Y32    UART_Send0/Tx_En_reg_P/C
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X36Y32    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X36Y32    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X36Y32    UART_Send0/Pulse_Init_Flag_reg[0]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         50.000      49.500     SLICE_X36Y32    UART_Send0/Pulse_Init_Flag_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X34Y32    UART_Send0/Tx_En_reg_C/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X34Y32    UART_Send0/Tx_En_reg_C/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         50.000      49.500     SLICE_X35Y32    UART_Send0/Tx_En_reg_P/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         50.000      49.500     SLICE_X35Y32    UART_Send0/Tx_En_reg_P/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X36Y32    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X36Y32    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X36Y32    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X36Y32    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X36Y32    UART_Send0/Pulse_Init_Flag_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         50.000      49.500     SLICE_X36Y32    UART_Send0/Pulse_Init_Flag_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X34Y32    UART_Send0/Tx_En_reg_C/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         50.000      49.500     SLICE_X35Y32    UART_Send0/Tx_En_reg_P/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X36Y32    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X36Y32    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X36Y32    UART_Send0/Pulse_Init_Flag_reg[0]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         50.000      49.500     SLICE_X36Y32    UART_Send0/Pulse_Init_Flag_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_5_10
  To Clock:  clkfbout_clk_5_10

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_5_10
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_division/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3   clk_division/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_5_10_1
  To Clock:  clk_out1_clk_5_10_1

Setup :            0  Failing Endpoints,  Worst Slack       45.664ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.664ns  (required time - arrival time)
  Source:                 Driver_DAC0/inst/Rom_Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Din_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 1.752ns (41.173%)  route 2.503ns (58.827%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 48.150 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.258ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.668    -2.258    Driver_DAC0/inst/Rom_Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  Driver_DAC0/inst/Rom_Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.882    -1.376 r  Driver_DAC0/inst/Rom_Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[1]
                         net (fo=1, routed)           1.493     0.116    Driver_DAC0/inst/DAC_Data_Triangle[5]
    SLICE_X32Y7          LUT5 (Prop_lut5_I0_O)        0.124     0.240 r  Driver_DAC0/inst/DAC_Din_i_15/O
                         net (fo=1, routed)           0.000     0.240    Driver_DAC0/inst/data2
    SLICE_X32Y7          MUXF7 (Prop_muxf7_I0_O)      0.212     0.452 r  Driver_DAC0/inst/DAC_Din_reg_i_8/O
                         net (fo=1, routed)           0.000     0.452    Driver_DAC0/inst/DAC_Din_reg_i_8_n_0
    SLICE_X32Y7          MUXF8 (Prop_muxf8_I1_O)      0.094     0.546 r  Driver_DAC0/inst/DAC_Din_reg_i_4/O
                         net (fo=1, routed)           0.594     1.140    Driver_DAC0/inst/DAC_Din_reg_i_4_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I0_O)        0.316     1.456 r  Driver_DAC0/inst/DAC_Din_i_2/O
                         net (fo=1, routed)           0.417     1.873    Driver_DAC0/inst/DAC_Din_0
    SLICE_X32Y9          LUT4 (Prop_lut4_I0_O)        0.124     1.997 r  Driver_DAC0/inst/DAC_Din_i_1/O
                         net (fo=1, routed)           0.000     1.997    Driver_DAC0/inst/DAC_Din_i_1_n_0
    SLICE_X32Y9          FDRE                                         r  Driver_DAC0/inst/DAC_Din_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.577    48.150    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y9          FDRE                                         r  Driver_DAC0/inst/DAC_Din_reg/C
                         clock pessimism             -0.419    47.731    
                         clock uncertainty           -0.099    47.632    
    SLICE_X32Y9          FDRE (Setup_fdre_C_D)        0.029    47.661    Driver_DAC0/inst/DAC_Din_reg
  -------------------------------------------------------------------
                         required time                         47.661    
                         arrival time                          -1.997    
  -------------------------------------------------------------------
                         slack                                 45.664    

Slack (MET) :             47.485ns  (required time - arrival time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.580ns (29.520%)  route 1.385ns (70.480%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 48.150 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.696    -2.230    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.456    -1.774 f  Driver_DAC0/inst/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.846    -0.928    Driver_DAC0/inst/DAC_Cnt[0]
    SLICE_X32Y10         LUT5 (Prop_lut5_I2_O)        0.124    -0.804 r  Driver_DAC0/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.539    -0.265    Driver_DAC0/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X33Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.577    48.150    Driver_DAC0/inst/clk_DAC
    SLICE_X33Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[2]/C
                         clock pessimism             -0.402    47.748    
                         clock uncertainty           -0.099    47.649    
    SLICE_X33Y10         FDRE (Setup_fdre_C_R)       -0.429    47.220    Driver_DAC0/inst/DAC_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         47.220    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                 47.485    

Slack (MET) :             47.503ns  (required time - arrival time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.580ns (29.454%)  route 1.389ns (70.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 48.150 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.696    -2.230    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.456    -1.774 f  Driver_DAC0/inst/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.846    -0.928    Driver_DAC0/inst/DAC_Cnt[0]
    SLICE_X32Y10         LUT5 (Prop_lut5_I2_O)        0.124    -0.804 r  Driver_DAC0/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.543    -0.261    Driver_DAC0/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.577    48.150    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/C
                         clock pessimism             -0.380    47.770    
                         clock uncertainty           -0.099    47.671    
    SLICE_X32Y10         FDRE (Setup_fdre_C_R)       -0.429    47.242    Driver_DAC0/inst/DAC_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         47.242    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                 47.503    

Slack (MET) :             47.503ns  (required time - arrival time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.580ns (29.454%)  route 1.389ns (70.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 48.150 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.696    -2.230    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.456    -1.774 f  Driver_DAC0/inst/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.846    -0.928    Driver_DAC0/inst/DAC_Cnt[0]
    SLICE_X32Y10         LUT5 (Prop_lut5_I2_O)        0.124    -0.804 r  Driver_DAC0/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.543    -0.261    Driver_DAC0/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.577    48.150    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[1]/C
                         clock pessimism             -0.380    47.770    
                         clock uncertainty           -0.099    47.671    
    SLICE_X32Y10         FDRE (Setup_fdre_C_R)       -0.429    47.242    Driver_DAC0/inst/DAC_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         47.242    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                 47.503    

Slack (MET) :             47.503ns  (required time - arrival time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.580ns (29.454%)  route 1.389ns (70.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 48.150 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.696    -2.230    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.456    -1.774 f  Driver_DAC0/inst/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.846    -0.928    Driver_DAC0/inst/DAC_Cnt[0]
    SLICE_X32Y10         LUT5 (Prop_lut5_I2_O)        0.124    -0.804 r  Driver_DAC0/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.543    -0.261    Driver_DAC0/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.577    48.150    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[3]/C
                         clock pessimism             -0.380    47.770    
                         clock uncertainty           -0.099    47.671    
    SLICE_X32Y10         FDRE (Setup_fdre_C_R)       -0.429    47.242    Driver_DAC0/inst/DAC_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         47.242    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                 47.503    

Slack (MET) :             47.503ns  (required time - arrival time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.580ns (29.454%)  route 1.389ns (70.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 48.150 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.696    -2.230    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.456    -1.774 f  Driver_DAC0/inst/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.846    -0.928    Driver_DAC0/inst/DAC_Cnt[0]
    SLICE_X32Y10         LUT5 (Prop_lut5_I2_O)        0.124    -0.804 r  Driver_DAC0/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.543    -0.261    Driver_DAC0/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.577    48.150    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[4]/C
                         clock pessimism             -0.380    47.770    
                         clock uncertainty           -0.099    47.671    
    SLICE_X32Y10         FDRE (Setup_fdre_C_R)       -0.429    47.242    Driver_DAC0/inst/DAC_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         47.242    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                 47.503    

Slack (MET) :             48.117ns  (required time - arrival time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.609ns (40.820%)  route 0.883ns (59.180%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 48.150 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.696    -2.230    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.456    -1.774 r  Driver_DAC0/inst/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.690    -1.084    Driver_DAC0/inst/DAC_Cnt[0]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.153    -0.931 r  Driver_DAC0/inst/DAC_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.193    -0.738    Driver_DAC0/inst/DAC_Cnt[2]_i_1_n_0
    SLICE_X33Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.577    48.150    Driver_DAC0/inst/clk_DAC
    SLICE_X33Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[2]/C
                         clock pessimism             -0.402    47.748    
                         clock uncertainty           -0.099    47.649    
    SLICE_X33Y10         FDRE (Setup_fdre_C_D)       -0.270    47.379    Driver_DAC0/inst/DAC_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         47.379    
                         arrival time                           0.738    
  -------------------------------------------------------------------
                         slack                                 48.117    

Slack (MET) :             48.307ns  (required time - arrival time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.718ns (44.175%)  route 0.907ns (55.825%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 48.150 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.696    -2.230    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.419    -1.811 r  Driver_DAC0/inst/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           0.907    -0.903    Driver_DAC0/inst/DAC_Cnt[1]
    SLICE_X32Y10         LUT4 (Prop_lut4_I0_O)        0.299    -0.604 r  Driver_DAC0/inst/DAC_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.604    Driver_DAC0/inst/DAC_Cnt[3]_i_1_n_0
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.577    48.150    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[3]/C
                         clock pessimism             -0.380    47.770    
                         clock uncertainty           -0.099    47.671    
    SLICE_X32Y10         FDRE (Setup_fdre_C_D)        0.031    47.702    Driver_DAC0/inst/DAC_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         47.702    
                         arrival time                           0.604    
  -------------------------------------------------------------------
                         slack                                 48.307    

Slack (MET) :             48.323ns  (required time - arrival time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.653ns  (logic 0.746ns (45.120%)  route 0.907ns (54.880%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 48.150 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.696    -2.230    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.419    -1.811 r  Driver_DAC0/inst/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           0.907    -0.903    Driver_DAC0/inst/DAC_Cnt[1]
    SLICE_X32Y10         LUT5 (Prop_lut5_I2_O)        0.327    -0.576 r  Driver_DAC0/inst/DAC_Cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.576    Driver_DAC0/inst/DAC_Cnt[4]_i_2_n_0
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.577    48.150    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[4]/C
                         clock pessimism             -0.380    47.770    
                         clock uncertainty           -0.099    47.671    
    SLICE_X32Y10         FDRE (Setup_fdre_C_D)        0.075    47.746    Driver_DAC0/inst/DAC_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         47.746    
                         arrival time                           0.576    
  -------------------------------------------------------------------
                         slack                                 48.323    

Slack (MET) :             48.326ns  (required time - arrival time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.746ns (45.194%)  route 0.905ns (54.806%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 48.150 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.696    -2.230    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.419    -1.811 r  Driver_DAC0/inst/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           0.905    -0.906    Driver_DAC0/inst/DAC_Cnt[1]
    SLICE_X32Y10         LUT2 (Prop_lut2_I1_O)        0.327    -0.579 r  Driver_DAC0/inst/DAC_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.579    Driver_DAC0/inst/DAC_Cnt[1]_i_1_n_0
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.577    48.150    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[1]/C
                         clock pessimism             -0.380    47.770    
                         clock uncertainty           -0.099    47.671    
    SLICE_X32Y10         FDRE (Setup_fdre_C_D)        0.075    47.746    Driver_DAC0/inst/DAC_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         47.746    
                         arrival time                           0.579    
  -------------------------------------------------------------------
                         slack                                 48.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.190ns (58.968%)  route 0.132ns (41.032%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.591    -0.483    Driver_DAC0/inst/clk_DAC
    SLICE_X33Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  Driver_DAC0/inst/DAC_Cnt_reg[2]/Q
                         net (fo=10, routed)          0.132    -0.210    Driver_DAC0/inst/DAC_Cnt[2]
    SLICE_X32Y10         LUT5 (Prop_lut5_I0_O)        0.049    -0.161 r  Driver_DAC0/inst/DAC_Cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.161    Driver_DAC0/inst/DAC_Cnt[4]_i_2_n_0
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.861    -0.247    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[4]/C
                         clock pessimism             -0.223    -0.470    
    SLICE_X32Y10         FDRE (Hold_fdre_C_D)         0.107    -0.363    Driver_DAC0/inst/DAC_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.452%)  route 0.132ns (41.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.591    -0.483    Driver_DAC0/inst/clk_DAC
    SLICE_X33Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  Driver_DAC0/inst/DAC_Cnt_reg[2]/Q
                         net (fo=10, routed)          0.132    -0.210    Driver_DAC0/inst/DAC_Cnt[2]
    SLICE_X32Y10         LUT4 (Prop_lut4_I2_O)        0.045    -0.165 r  Driver_DAC0/inst/DAC_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    Driver_DAC0/inst/DAC_Cnt[3]_i_1_n_0
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.861    -0.247    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[3]/C
                         clock pessimism             -0.223    -0.470    
    SLICE_X32Y10         FDRE (Hold_fdre_C_D)         0.092    -0.378    Driver_DAC0/inst/DAC_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.268%)  route 0.157ns (45.732%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.591    -0.483    Driver_DAC0/inst/clk_DAC
    SLICE_X33Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  Driver_DAC0/inst/DAC_Cnt_reg[2]/Q
                         net (fo=10, routed)          0.157    -0.186    Driver_DAC0/inst/DAC_Cnt[2]
    SLICE_X32Y9          LUT6 (Prop_lut6_I3_O)        0.045    -0.141 r  Driver_DAC0/inst/DAC_Sync_i_1/O
                         net (fo=1, routed)           0.000    -0.141    Driver_DAC0/inst/DAC_Sync_i_1_n_0
    SLICE_X32Y9          FDRE                                         r  Driver_DAC0/inst/DAC_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.862    -0.246    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y9          FDRE                                         r  Driver_DAC0/inst/DAC_Sync_reg/C
                         clock pessimism             -0.220    -0.466    
    SLICE_X32Y9          FDRE (Hold_fdre_C_D)         0.092    -0.374    Driver_DAC0/inst/DAC_Sync_reg
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 Driver_DAC0/inst/DAC_Din_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Din_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.592    -0.482    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y9          FDRE                                         r  Driver_DAC0/inst/DAC_Din_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  Driver_DAC0/inst/DAC_Din_reg/Q
                         net (fo=2, routed)           0.187    -0.154    Driver_DAC0/inst/DAC_Din
    SLICE_X32Y9          LUT4 (Prop_lut4_I3_O)        0.045    -0.109 r  Driver_DAC0/inst/DAC_Din_i_1/O
                         net (fo=1, routed)           0.000    -0.109    Driver_DAC0/inst/DAC_Din_i_1_n_0
    SLICE_X32Y9          FDRE                                         r  Driver_DAC0/inst/DAC_Din_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.862    -0.246    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y9          FDRE                                         r  Driver_DAC0/inst/DAC_Din_reg/C
                         clock pessimism             -0.236    -0.482    
    SLICE_X32Y9          FDRE (Hold_fdre_C_D)         0.091    -0.391    Driver_DAC0/inst/DAC_Din_reg
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.183ns (46.806%)  route 0.208ns (53.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.591    -0.483    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  Driver_DAC0/inst/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.208    -0.134    Driver_DAC0/inst/DAC_Cnt[0]
    SLICE_X32Y10         LUT2 (Prop_lut2_I0_O)        0.042    -0.092 r  Driver_DAC0/inst/DAC_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.092    Driver_DAC0/inst/DAC_Cnt[1]_i_1_n_0
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.861    -0.247    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[1]/C
                         clock pessimism             -0.236    -0.483    
    SLICE_X32Y10         FDRE (Hold_fdre_C_D)         0.107    -0.376    Driver_DAC0/inst/DAC_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.212%)  route 0.208ns (52.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.591    -0.483    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.342 f  Driver_DAC0/inst/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.208    -0.134    Driver_DAC0/inst/DAC_Cnt[0]
    SLICE_X32Y10         LUT1 (Prop_lut1_I0_O)        0.045    -0.089 r  Driver_DAC0/inst/DAC_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.089    Driver_DAC0/inst/DAC_Cnt[0]_i_1_n_0
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.861    -0.247    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/C
                         clock pessimism             -0.236    -0.483    
    SLICE_X32Y10         FDRE (Hold_fdre_C_D)         0.091    -0.392    Driver_DAC0/inst/DAC_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.227ns (47.586%)  route 0.250ns (52.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.591    -0.483    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.128    -0.355 r  Driver_DAC0/inst/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           0.191    -0.164    Driver_DAC0/inst/DAC_Cnt[1]
    SLICE_X32Y10         LUT3 (Prop_lut3_I1_O)        0.099    -0.065 r  Driver_DAC0/inst/DAC_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.059    -0.006    Driver_DAC0/inst/DAC_Cnt[2]_i_1_n_0
    SLICE_X33Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.861    -0.247    Driver_DAC0/inst/clk_DAC
    SLICE_X33Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[2]/C
                         clock pessimism             -0.223    -0.470    
    SLICE_X33Y10         FDRE (Hold_fdre_C_D)         0.005    -0.465    Driver_DAC0/inst/DAC_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.186ns (33.708%)  route 0.366ns (66.292%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.591    -0.483    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.342 f  Driver_DAC0/inst/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.181    -0.161    Driver_DAC0/inst/DAC_Cnt[3]
    SLICE_X32Y10         LUT5 (Prop_lut5_I4_O)        0.045    -0.116 r  Driver_DAC0/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.185     0.068    Driver_DAC0/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X33Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.861    -0.247    Driver_DAC0/inst/clk_DAC
    SLICE_X33Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[2]/C
                         clock pessimism             -0.223    -0.470    
    SLICE_X33Y10         FDRE (Hold_fdre_C_R)        -0.018    -0.488    Driver_DAC0/inst/DAC_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.186ns (33.445%)  route 0.370ns (66.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.591    -0.483    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.342 f  Driver_DAC0/inst/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.181    -0.161    Driver_DAC0/inst/DAC_Cnt[3]
    SLICE_X32Y10         LUT5 (Prop_lut5_I4_O)        0.045    -0.116 r  Driver_DAC0/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.189     0.073    Driver_DAC0/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.861    -0.247    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/C
                         clock pessimism             -0.236    -0.483    
    SLICE_X32Y10         FDRE (Hold_fdre_C_R)        -0.018    -0.501    Driver_DAC0/inst/DAC_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.186ns (33.445%)  route 0.370ns (66.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.591    -0.483    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.342 f  Driver_DAC0/inst/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.181    -0.161    Driver_DAC0/inst/DAC_Cnt[3]
    SLICE_X32Y10         LUT5 (Prop_lut5_I4_O)        0.045    -0.116 r  Driver_DAC0/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.189     0.073    Driver_DAC0/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.861    -0.247    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[1]/C
                         clock pessimism             -0.236    -0.483    
    SLICE_X32Y10         FDRE (Hold_fdre_C_R)        -0.018    -0.501    Driver_DAC0/inst/DAC_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.574    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_5_10_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_division/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB18_X0Y0     Driver_DAC0/inst/Rom_Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB18_X0Y0     Driver_DAC0/inst/Rom_Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB18_X0Y2     Driver_DAC0/inst/Rom_Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB18_X0Y2     Driver_DAC0/inst/Rom_Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB18_X0Y3     Driver_DAC0/inst/Rom_Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB18_X0Y3     Driver_DAC0/inst/Rom_Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y0   clk_division/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X32Y10    Driver_DAC0/inst/DAC_Cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X32Y10    Driver_DAC0/inst/DAC_Cnt_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y10    Driver_DAC0/inst/DAC_Cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y10    Driver_DAC0/inst/DAC_Cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y10    Driver_DAC0/inst/DAC_Cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y10    Driver_DAC0/inst/DAC_Cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y10    Driver_DAC0/inst/DAC_Cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y10    Driver_DAC0/inst/DAC_Cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y10    Driver_DAC0/inst/DAC_Cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y10    Driver_DAC0/inst/DAC_Cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y10    Driver_DAC0/inst/DAC_Cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y10    Driver_DAC0/inst/DAC_Cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y10    Driver_DAC0/inst/DAC_Cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y10    Driver_DAC0/inst/DAC_Cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y10    Driver_DAC0/inst/DAC_Cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y10    Driver_DAC0/inst/DAC_Cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y10    Driver_DAC0/inst/DAC_Cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y9     Driver_DAC0/inst/DAC_Din_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y9     Driver_DAC0/inst/DAC_Sync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y10    Driver_DAC0/inst/DAC_Cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y10    Driver_DAC0/inst/DAC_Cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y10    Driver_DAC0/inst/DAC_Cnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_5_10_1
  To Clock:  clk_out2_clk_5_10_1

Setup :            0  Failing Endpoints,  Worst Slack        1.866ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.866ns  (required time - arrival time)
  Source:                 UART0/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10_1 fall@5.000ns)
  Data Path Delay:        2.499ns  (logic 0.583ns (23.330%)  route 1.916ns (76.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.848ns = ( 8.152 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.232ns = ( 2.768 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.694     2.768    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X33Y37         FDRE                                         r  UART0/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.459     3.227 r  UART0/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.956     4.184    UART0/inst/UART_Clk/Is_Odd
    SLICE_X34Y37         LUT3 (Prop_lut3_I1_O)        0.124     4.308 r  UART0/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.960     5.267    UART0/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X38Y42         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.579     8.152    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y42         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[20]/C
                         clock pessimism             -0.419     7.733    
                         clock uncertainty           -0.077     7.657    
    SLICE_X38Y42         FDRE (Setup_fdre_C_R)       -0.524     7.133    UART0/inst/UART_Clk/Count_reg[20]
  -------------------------------------------------------------------
                         required time                          7.133    
                         arrival time                          -5.267    
  -------------------------------------------------------------------
                         slack                                  1.866    

Slack (MET) :             1.866ns  (required time - arrival time)
  Source:                 UART0/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10_1 fall@5.000ns)
  Data Path Delay:        2.499ns  (logic 0.583ns (23.330%)  route 1.916ns (76.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.848ns = ( 8.152 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.232ns = ( 2.768 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.694     2.768    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X33Y37         FDRE                                         r  UART0/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.459     3.227 r  UART0/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.956     4.184    UART0/inst/UART_Clk/Is_Odd
    SLICE_X34Y37         LUT3 (Prop_lut3_I1_O)        0.124     4.308 r  UART0/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.960     5.267    UART0/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X38Y42         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.579     8.152    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y42         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[21]/C
                         clock pessimism             -0.419     7.733    
                         clock uncertainty           -0.077     7.657    
    SLICE_X38Y42         FDRE (Setup_fdre_C_R)       -0.524     7.133    UART0/inst/UART_Clk/Count_reg[21]
  -------------------------------------------------------------------
                         required time                          7.133    
                         arrival time                          -5.267    
  -------------------------------------------------------------------
                         slack                                  1.866    

Slack (MET) :             1.866ns  (required time - arrival time)
  Source:                 UART0/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10_1 fall@5.000ns)
  Data Path Delay:        2.499ns  (logic 0.583ns (23.330%)  route 1.916ns (76.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.848ns = ( 8.152 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.232ns = ( 2.768 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.694     2.768    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X33Y37         FDRE                                         r  UART0/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.459     3.227 r  UART0/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.956     4.184    UART0/inst/UART_Clk/Is_Odd
    SLICE_X34Y37         LUT3 (Prop_lut3_I1_O)        0.124     4.308 r  UART0/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.960     5.267    UART0/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X38Y42         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.579     8.152    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y42         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[22]/C
                         clock pessimism             -0.419     7.733    
                         clock uncertainty           -0.077     7.657    
    SLICE_X38Y42         FDRE (Setup_fdre_C_R)       -0.524     7.133    UART0/inst/UART_Clk/Count_reg[22]
  -------------------------------------------------------------------
                         required time                          7.133    
                         arrival time                          -5.267    
  -------------------------------------------------------------------
                         slack                                  1.866    

Slack (MET) :             1.866ns  (required time - arrival time)
  Source:                 UART0/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10_1 fall@5.000ns)
  Data Path Delay:        2.499ns  (logic 0.583ns (23.330%)  route 1.916ns (76.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.848ns = ( 8.152 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.232ns = ( 2.768 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.694     2.768    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X33Y37         FDRE                                         r  UART0/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.459     3.227 r  UART0/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.956     4.184    UART0/inst/UART_Clk/Is_Odd
    SLICE_X34Y37         LUT3 (Prop_lut3_I1_O)        0.124     4.308 r  UART0/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.960     5.267    UART0/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X38Y42         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.579     8.152    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y42         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[23]/C
                         clock pessimism             -0.419     7.733    
                         clock uncertainty           -0.077     7.657    
    SLICE_X38Y42         FDRE (Setup_fdre_C_R)       -0.524     7.133    UART0/inst/UART_Clk/Count_reg[23]
  -------------------------------------------------------------------
                         required time                          7.133    
                         arrival time                          -5.267    
  -------------------------------------------------------------------
                         slack                                  1.866    

Slack (MET) :             1.940ns  (required time - arrival time)
  Source:                 UART0/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10_1 fall@5.000ns)
  Data Path Delay:        2.425ns  (logic 0.583ns (24.040%)  route 1.842ns (75.960%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 8.153 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.232ns = ( 2.768 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.694     2.768    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X33Y37         FDRE                                         r  UART0/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.459     3.227 r  UART0/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.956     4.184    UART0/inst/UART_Clk/Is_Odd
    SLICE_X34Y37         LUT3 (Prop_lut3_I1_O)        0.124     4.308 r  UART0/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.886     5.193    UART0/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X38Y43         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.580     8.153    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y43         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[24]/C
                         clock pessimism             -0.419     7.734    
                         clock uncertainty           -0.077     7.658    
    SLICE_X38Y43         FDRE (Setup_fdre_C_R)       -0.524     7.134    UART0/inst/UART_Clk/Count_reg[24]
  -------------------------------------------------------------------
                         required time                          7.134    
                         arrival time                          -5.193    
  -------------------------------------------------------------------
                         slack                                  1.940    

Slack (MET) :             1.940ns  (required time - arrival time)
  Source:                 UART0/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10_1 fall@5.000ns)
  Data Path Delay:        2.425ns  (logic 0.583ns (24.040%)  route 1.842ns (75.960%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 8.153 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.232ns = ( 2.768 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.694     2.768    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X33Y37         FDRE                                         r  UART0/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.459     3.227 r  UART0/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.956     4.184    UART0/inst/UART_Clk/Is_Odd
    SLICE_X34Y37         LUT3 (Prop_lut3_I1_O)        0.124     4.308 r  UART0/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.886     5.193    UART0/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X38Y43         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.580     8.153    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y43         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[25]/C
                         clock pessimism             -0.419     7.734    
                         clock uncertainty           -0.077     7.658    
    SLICE_X38Y43         FDRE (Setup_fdre_C_R)       -0.524     7.134    UART0/inst/UART_Clk/Count_reg[25]
  -------------------------------------------------------------------
                         required time                          7.134    
                         arrival time                          -5.193    
  -------------------------------------------------------------------
                         slack                                  1.940    

Slack (MET) :             1.940ns  (required time - arrival time)
  Source:                 UART0/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10_1 fall@5.000ns)
  Data Path Delay:        2.425ns  (logic 0.583ns (24.040%)  route 1.842ns (75.960%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 8.153 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.232ns = ( 2.768 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.694     2.768    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X33Y37         FDRE                                         r  UART0/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.459     3.227 r  UART0/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.956     4.184    UART0/inst/UART_Clk/Is_Odd
    SLICE_X34Y37         LUT3 (Prop_lut3_I1_O)        0.124     4.308 r  UART0/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.886     5.193    UART0/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X38Y43         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.580     8.153    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y43         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[26]/C
                         clock pessimism             -0.419     7.734    
                         clock uncertainty           -0.077     7.658    
    SLICE_X38Y43         FDRE (Setup_fdre_C_R)       -0.524     7.134    UART0/inst/UART_Clk/Count_reg[26]
  -------------------------------------------------------------------
                         required time                          7.134    
                         arrival time                          -5.193    
  -------------------------------------------------------------------
                         slack                                  1.940    

Slack (MET) :             1.940ns  (required time - arrival time)
  Source:                 UART0/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10_1 fall@5.000ns)
  Data Path Delay:        2.425ns  (logic 0.583ns (24.040%)  route 1.842ns (75.960%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 8.153 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.232ns = ( 2.768 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.694     2.768    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X33Y37         FDRE                                         r  UART0/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.459     3.227 r  UART0/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.956     4.184    UART0/inst/UART_Clk/Is_Odd
    SLICE_X34Y37         LUT3 (Prop_lut3_I1_O)        0.124     4.308 r  UART0/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.886     5.193    UART0/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X38Y43         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.580     8.153    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y43         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[27]/C
                         clock pessimism             -0.419     7.734    
                         clock uncertainty           -0.077     7.658    
    SLICE_X38Y43         FDRE (Setup_fdre_C_R)       -0.524     7.134    UART0/inst/UART_Clk/Count_reg[27]
  -------------------------------------------------------------------
                         required time                          7.134    
                         arrival time                          -5.193    
  -------------------------------------------------------------------
                         slack                                  1.940    

Slack (MET) :             2.004ns  (required time - arrival time)
  Source:                 UART0/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10_1 fall@5.000ns)
  Data Path Delay:        2.361ns  (logic 0.583ns (24.698%)  route 1.778ns (75.302%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.848ns = ( 8.152 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.232ns = ( 2.768 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.694     2.768    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X33Y37         FDRE                                         r  UART0/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.459     3.227 r  UART0/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.956     4.184    UART0/inst/UART_Clk/Is_Odd
    SLICE_X34Y37         LUT3 (Prop_lut3_I1_O)        0.124     4.308 r  UART0/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.821     5.129    UART0/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X38Y41         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.579     8.152    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y41         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[16]/C
                         clock pessimism             -0.419     7.733    
                         clock uncertainty           -0.077     7.657    
    SLICE_X38Y41         FDRE (Setup_fdre_C_R)       -0.524     7.133    UART0/inst/UART_Clk/Count_reg[16]
  -------------------------------------------------------------------
                         required time                          7.133    
                         arrival time                          -5.129    
  -------------------------------------------------------------------
                         slack                                  2.004    

Slack (MET) :             2.004ns  (required time - arrival time)
  Source:                 UART0/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10_1 fall@5.000ns)
  Data Path Delay:        2.361ns  (logic 0.583ns (24.698%)  route 1.778ns (75.302%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.848ns = ( 8.152 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.232ns = ( 2.768 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.694     2.768    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X33Y37         FDRE                                         r  UART0/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.459     3.227 r  UART0/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.956     4.184    UART0/inst/UART_Clk/Is_Odd
    SLICE_X34Y37         LUT3 (Prop_lut3_I1_O)        0.124     4.308 r  UART0/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.821     5.129    UART0/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X38Y41         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.579     8.152    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y41         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[17]/C
                         clock pessimism             -0.419     7.733    
                         clock uncertainty           -0.077     7.657    
    SLICE_X38Y41         FDRE (Setup_fdre_C_R)       -0.524     7.133    UART0/inst/UART_Clk/Count_reg[17]
  -------------------------------------------------------------------
                         required time                          7.133    
                         arrival time                          -5.129    
  -------------------------------------------------------------------
                         slack                                  2.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 UART0/inst/UART_Tx0/En_Posedge_Check_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Tx0/En_Posedge_Check_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.155%)  route 0.163ns (49.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.586    -0.488    UART0/inst/UART_Tx0/clk_100MHz
    SLICE_X34Y31         FDCE                                         r  UART0/inst/UART_Tx0/En_Posedge_Check_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.324 r  UART0/inst/UART_Tx0/En_Posedge_Check_reg[0]/Q
                         net (fo=3, routed)           0.163    -0.161    UART0/inst/UART_Tx0/p_0_in[1]
    SLICE_X33Y29         FDCE                                         r  UART0/inst/UART_Tx0/En_Posedge_Check_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.852    -0.256    UART0/inst/UART_Tx0/clk_100MHz
    SLICE_X33Y29         FDCE                                         r  UART0/inst/UART_Tx0/En_Posedge_Check_reg[1]/C
                         clock pessimism             -0.220    -0.476    
    SLICE_X33Y29         FDCE (Hold_fdce_C_D)         0.070    -0.406    UART0/inst/UART_Tx0/En_Posedge_Check_reg[1]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.593    -0.481    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X34Y4          FDRE                                         r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.317 r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/Q
                         net (fo=9, routed)           0.175    -0.142    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Clk
    SLICE_X34Y4          LUT2 (Prop_lut2_I1_O)        0.045    -0.097 r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Clk_i_1/O
                         net (fo=1, routed)           0.000    -0.097    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Clk_i_1_n_0
    SLICE_X34Y4          FDRE                                         r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.863    -0.245    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X34Y4          FDRE                                         r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/C
                         clock pessimism             -0.236    -0.481    
    SLICE_X34Y4          FDRE (Hold_fdre_C_D)         0.120    -0.361    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 UART0/inst/UART_Clk/Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.592    -0.482    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y40         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.318 r  UART0/inst/UART_Clk/Count_reg[14]/Q
                         net (fo=4, routed)           0.127    -0.192    UART0/inst/UART_Clk/Count_reg[14]
    SLICE_X38Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.082 r  UART0/inst/UART_Clk/Count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.082    UART0/inst/UART_Clk/Count_reg[12]_i_1_n_5
    SLICE_X38Y40         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.863    -0.245    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y40         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[14]/C
                         clock pessimism             -0.237    -0.482    
    SLICE_X38Y40         FDRE (Hold_fdre_C_D)         0.134    -0.348    UART0/inst/UART_Clk/Count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 UART0/inst/UART_Clk/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.592    -0.482    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y41         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.318 r  UART0/inst/UART_Clk/Count_reg[18]/Q
                         net (fo=4, routed)           0.127    -0.192    UART0/inst/UART_Clk/Count_reg[18]
    SLICE_X38Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.082 r  UART0/inst/UART_Clk/Count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.082    UART0/inst/UART_Clk/Count_reg[16]_i_1_n_5
    SLICE_X38Y41         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.863    -0.245    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y41         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[18]/C
                         clock pessimism             -0.237    -0.482    
    SLICE_X38Y41         FDRE (Hold_fdre_C_D)         0.134    -0.348    UART0/inst/UART_Clk/Count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 UART0/inst/UART_Clk/Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.591    -0.483    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y38         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.319 r  UART0/inst/UART_Clk/Count_reg[6]/Q
                         net (fo=4, routed)           0.127    -0.193    UART0/inst/UART_Clk/Count_reg[6]
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.083 r  UART0/inst/UART_Clk/Count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.083    UART0/inst/UART_Clk/Count_reg[4]_i_1_n_5
    SLICE_X38Y38         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.862    -0.246    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y38         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[6]/C
                         clock pessimism             -0.237    -0.483    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.134    -0.349    UART0/inst/UART_Clk/Count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 UART0/inst/UART_Clk/Count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.592    -0.482    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y42         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.318 r  UART0/inst/UART_Clk/Count_reg[22]/Q
                         net (fo=4, routed)           0.127    -0.192    UART0/inst/UART_Clk/Count_reg[22]
    SLICE_X38Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.082 r  UART0/inst/UART_Clk/Count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.082    UART0/inst/UART_Clk/Count_reg[20]_i_1_n_5
    SLICE_X38Y42         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.863    -0.245    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y42         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[22]/C
                         clock pessimism             -0.237    -0.482    
    SLICE_X38Y42         FDRE (Hold_fdre_C_D)         0.134    -0.348    UART0/inst/UART_Clk/Count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 UART0/inst/UART_Clk/Count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.274ns (68.033%)  route 0.129ns (31.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.593    -0.481    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y44         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.317 r  UART0/inst/UART_Clk/Count_reg[30]/Q
                         net (fo=4, routed)           0.129    -0.189    UART0/inst/UART_Clk/Count_reg[30]
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.079 r  UART0/inst/UART_Clk/Count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.079    UART0/inst/UART_Clk/Count_reg[28]_i_1_n_5
    SLICE_X38Y44         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.864    -0.244    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y44         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[30]/C
                         clock pessimism             -0.237    -0.481    
    SLICE_X38Y44         FDRE (Hold_fdre_C_D)         0.134    -0.347    UART0/inst/UART_Clk/Count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.592    -0.482    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X36Y8          FDRE                                         r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.209    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.098 r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.098    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[8]_i_1_n_5
    SLICE_X36Y8          FDRE                                         r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.863    -0.245    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X36Y8          FDRE                                         r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/C
                         clock pessimism             -0.237    -0.482    
    SLICE_X36Y8          FDRE (Hold_fdre_C_D)         0.105    -0.377    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.592    -0.482    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X36Y9          FDRE                                         r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/Q
                         net (fo=2, routed)           0.133    -0.209    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.098 r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.098    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[12]_i_1_n_5
    SLICE_X36Y9          FDRE                                         r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.863    -0.245    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X36Y9          FDRE                                         r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/C
                         clock pessimism             -0.237    -0.482    
    SLICE_X36Y9          FDRE (Hold_fdre_C_D)         0.105    -0.377    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Driver_ADC0/inst/Clk_Division_ADC/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_ADC0/inst/Clk_Division_ADC/Count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.590    -0.484    Driver_ADC0/inst/Clk_Division_ADC/clk_100MHz
    SLICE_X36Y37         FDRE                                         r  Driver_ADC0/inst/Clk_Division_ADC/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  Driver_ADC0/inst/Clk_Division_ADC/Count_reg[18]/Q
                         net (fo=2, routed)           0.133    -0.211    Driver_ADC0/inst/Clk_Division_ADC/Count_reg[18]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.100 r  Driver_ADC0/inst/Clk_Division_ADC/Count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.100    Driver_ADC0/inst/Clk_Division_ADC/Count_reg[16]_i_1_n_5
    SLICE_X36Y37         FDRE                                         r  Driver_ADC0/inst/Clk_Division_ADC/Count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.860    -0.248    Driver_ADC0/inst/Clk_Division_ADC/clk_100MHz
    SLICE_X36Y37         FDRE                                         r  Driver_ADC0/inst/Clk_Division_ADC/Count_reg[18]/C
                         clock pessimism             -0.236    -0.484    
    SLICE_X36Y37         FDRE (Hold_fdre_C_D)         0.105    -0.379    Driver_ADC0/inst/Clk_Division_ADC/Count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_5_10_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_division/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4     Driver_ADC0/inst/Sampling_38400_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   clk_division/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y38    UART0/inst/UART_Clk/Count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y38    UART0/inst/UART_Clk/Count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y38    UART0/inst/UART_Clk/Count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y38    UART0/inst/UART_Clk/Count_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y39    UART0/inst/UART_Clk/Count_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y39    UART0/inst/UART_Clk/Count_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y37    UART0/inst/UART_Clk/Is_Odd_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y37    UART0/inst/UART_Clk/Is_Odd_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y37    UART0/inst/UART_Clk/Is_Odd_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y41    UART0/inst/UART_Clk/flag_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y38    UART0/inst/UART_Clk/Count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y38    UART0/inst/UART_Clk/Count_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y38    UART0/inst/UART_Clk/Count_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y38    UART0/inst/UART_Clk/Count_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y39    UART0/inst/UART_Clk/Count_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y39    UART0/inst/UART_Clk/Count_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y34    Driver_ADC0/inst/Clk_Division_ADC/Clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y38    UART0/inst/UART_Clk/Count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y38    UART0/inst/UART_Clk/Count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y38    UART0/inst/UART_Clk/Count_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y38    UART0/inst/UART_Clk/Count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y38    UART0/inst/UART_Clk/Count_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y38    UART0/inst/UART_Clk/Count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y38    UART0/inst/UART_Clk/Count_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y38    UART0/inst/UART_Clk/Count_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y39    UART0/inst/UART_Clk/Count_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y39    UART0/inst/UART_Clk/Count_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_5_10_1
  To Clock:  clk_out3_clk_5_10_1

Setup :            0  Failing Endpoints,  Worst Slack       97.813ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.813ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10_1 rise@100.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.580ns (29.475%)  route 1.388ns (70.525%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 98.144 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.692    -2.234    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.456    -1.778 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.823    -0.955    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X36Y32         LUT2 (Prop_lut2_I0_O)        0.124    -0.831 r  UART_Send0/Tx_En/O
                         net (fo=2, routed)           0.565    -0.266    UART_Send0/Tx_En_n_0
    SLICE_X35Y32         FDPE                                         r  UART_Send0/Tx_En_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.571    98.144    UART_Send0/CLK
    SLICE_X35Y32         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
                         clock pessimism             -0.419    97.725    
                         clock uncertainty           -0.111    97.614    
    SLICE_X35Y32         FDPE (Setup_fdpe_C_D)       -0.067    97.547    UART_Send0/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                         97.547    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                 97.813    

Slack (MET) :             97.849ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10_1 rise@100.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.580ns (29.475%)  route 1.388ns (70.525%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 98.144 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.692    -2.234    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.456    -1.778 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.823    -0.955    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X36Y32         LUT2 (Prop_lut2_I0_O)        0.124    -0.831 r  UART_Send0/Tx_En/O
                         net (fo=2, routed)           0.565    -0.266    UART_Send0/Tx_En_n_0
    SLICE_X34Y32         FDCE                                         r  UART_Send0/Tx_En_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.571    98.144    UART_Send0/CLK
    SLICE_X34Y32         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
                         clock pessimism             -0.419    97.725    
                         clock uncertainty           -0.111    97.614    
    SLICE_X34Y32         FDCE (Setup_fdce_C_D)       -0.031    97.583    UART_Send0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                         97.583    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                 97.849    

Slack (MET) :             98.042ns  (required time - arrival time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10_1 rise@100.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.580ns (35.321%)  route 1.062ns (64.679%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.855ns = ( 98.145 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.692    -2.234    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.456    -1.778 r  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.872    -0.906    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X36Y32         LUT3 (Prop_lut3_I0_O)        0.124    -0.782 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.190    -0.592    UART_Send0/Pulse_Init_Flag
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.572    98.145    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.379    97.766    
                         clock uncertainty           -0.111    97.655    
    SLICE_X36Y32         FDCE (Setup_fdce_C_CE)      -0.205    97.450    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         97.450    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                 98.042    

Slack (MET) :             98.042ns  (required time - arrival time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10_1 rise@100.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.580ns (35.321%)  route 1.062ns (64.679%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.855ns = ( 98.145 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.692    -2.234    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.456    -1.778 r  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.872    -0.906    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X36Y32         LUT3 (Prop_lut3_I0_O)        0.124    -0.782 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.190    -0.592    UART_Send0/Pulse_Init_Flag
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.572    98.145    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.379    97.766    
                         clock uncertainty           -0.111    97.655    
    SLICE_X36Y32         FDCE (Setup_fdce_C_CE)      -0.205    97.450    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                         97.450    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                 98.042    

Slack (MET) :             98.042ns  (required time - arrival time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10_1 rise@100.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.580ns (35.321%)  route 1.062ns (64.679%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.855ns = ( 98.145 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.692    -2.234    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.456    -1.778 r  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.872    -0.906    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X36Y32         LUT3 (Prop_lut3_I0_O)        0.124    -0.782 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.190    -0.592    UART_Send0/Pulse_Init_Flag
    SLICE_X36Y32         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.572    98.145    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.379    97.766    
                         clock uncertainty           -0.111    97.655    
    SLICE_X36Y32         FDCE (Setup_fdce_C_CE)      -0.205    97.450    UART_Send0/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         97.450    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                 98.042    

Slack (MET) :             98.042ns  (required time - arrival time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10_1 rise@100.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.580ns (35.321%)  route 1.062ns (64.679%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.855ns = ( 98.145 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.692    -2.234    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.456    -1.778 r  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.872    -0.906    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X36Y32         LUT3 (Prop_lut3_I0_O)        0.124    -0.782 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.190    -0.592    UART_Send0/Pulse_Init_Flag
    SLICE_X36Y32         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.572    98.145    UART_Send0/CLK
    SLICE_X36Y32         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.379    97.766    
                         clock uncertainty           -0.111    97.655    
    SLICE_X36Y32         FDPE (Setup_fdpe_C_CE)      -0.205    97.450    UART_Send0/Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                         97.450    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                 98.042    

Slack (MET) :             98.530ns  (required time - arrival time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10_1 rise@100.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.715ns (51.435%)  route 0.675ns (48.565%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.855ns = ( 98.145 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.692    -2.234    UART_Send0/CLK
    SLICE_X36Y32         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDPE (Prop_fdpe_C_Q)         0.419    -1.815 f  UART_Send0/Pulse_Init_Flag_reg[1]/Q
                         net (fo=1, routed)           0.675    -1.140    UART_Send0/Pulse_Init_Flag_reg_n_0_[1]
    SLICE_X36Y32         LUT2 (Prop_lut2_I1_O)        0.296    -0.844 r  UART_Send0/Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.844    UART_Send0/Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X36Y32         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.572    98.145    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.379    97.766    
                         clock uncertainty           -0.111    97.655    
    SLICE_X36Y32         FDCE (Setup_fdce_C_D)        0.031    97.686    UART_Send0/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         97.686    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                 98.530    

Slack (MET) :             98.742ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10_1 rise@100.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.718ns (61.035%)  route 0.458ns (38.965%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.855ns = ( 98.145 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.692    -2.234    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.419    -1.815 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.458    -1.356    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X36Y32         LUT2 (Prop_lut2_I0_O)        0.299    -1.057 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.057    UART_Send0/FSM_sequential_Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.572    98.145    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.379    97.766    
                         clock uncertainty           -0.111    97.655    
    SLICE_X36Y32         FDCE (Setup_fdce_C_D)        0.029    97.684    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         97.684    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                 98.742    

Slack (MET) :             98.794ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10_1 rise@100.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.170ns  (logic 0.712ns (60.836%)  route 0.458ns (39.164%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.855ns = ( 98.145 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.692    -2.234    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.419    -1.815 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.458    -1.356    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X36Y32         LUT2 (Prop_lut2_I1_O)        0.293    -1.063 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_2/O
                         net (fo=1, routed)           0.000    -1.063    UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_2_n_0
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.572    98.145    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.379    97.766    
                         clock uncertainty           -0.111    97.655    
    SLICE_X36Y32         FDCE (Setup_fdce_C_D)        0.075    97.730    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                         97.730    
                         arrival time                           1.063    
  -------------------------------------------------------------------
                         slack                                 98.794    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10_1 rise@0.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.587    -0.487    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.346 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.185    -0.162    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X36Y32         LUT2 (Prop_lut2_I0_O)        0.042    -0.120 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_2/O
                         net (fo=1, routed)           0.000    -0.120    UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_2_n_0
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.856    -0.252    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.235    -0.487    
    SLICE_X36Y32         FDCE (Hold_fdce_C_D)         0.107    -0.380    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10_1 rise@0.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.587    -0.487    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.346 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.185    -0.162    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X36Y32         LUT2 (Prop_lut2_I1_O)        0.045    -0.117 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.117    UART_Send0/FSM_sequential_Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.856    -0.252    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.235    -0.487    
    SLICE_X36Y32         FDCE (Hold_fdce_C_D)         0.091    -0.396    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10_1 rise@0.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.126%)  route 0.236ns (55.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.587    -0.487    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.346 f  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.236    -0.111    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X36Y32         LUT2 (Prop_lut2_I0_O)        0.045    -0.066 r  UART_Send0/Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.066    UART_Send0/Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X36Y32         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.856    -0.252    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.235    -0.487    
    SLICE_X36Y32         FDCE (Hold_fdce_C_D)         0.092    -0.395    UART_Send0/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10_1 rise@0.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.227ns (49.344%)  route 0.233ns (50.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.587    -0.487    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.359 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.177    -0.182    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X36Y32         LUT3 (Prop_lut3_I1_O)        0.099    -0.083 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.056    -0.027    UART_Send0/Pulse_Init_Flag
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.856    -0.252    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.235    -0.487    
    SLICE_X36Y32         FDCE (Hold_fdce_C_CE)       -0.039    -0.526    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10_1 rise@0.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.227ns (49.344%)  route 0.233ns (50.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.587    -0.487    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.359 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.177    -0.182    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X36Y32         LUT3 (Prop_lut3_I1_O)        0.099    -0.083 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.056    -0.027    UART_Send0/Pulse_Init_Flag
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.856    -0.252    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.235    -0.487    
    SLICE_X36Y32         FDCE (Hold_fdce_C_CE)       -0.039    -0.526    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10_1 rise@0.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.227ns (49.344%)  route 0.233ns (50.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.587    -0.487    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.359 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.177    -0.182    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X36Y32         LUT3 (Prop_lut3_I1_O)        0.099    -0.083 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.056    -0.027    UART_Send0/Pulse_Init_Flag
    SLICE_X36Y32         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.856    -0.252    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.235    -0.487    
    SLICE_X36Y32         FDCE (Hold_fdce_C_CE)       -0.039    -0.526    UART_Send0/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10_1 rise@0.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.227ns (49.344%)  route 0.233ns (50.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.587    -0.487    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.359 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.177    -0.182    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X36Y32         LUT3 (Prop_lut3_I1_O)        0.099    -0.083 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.056    -0.027    UART_Send0/Pulse_Init_Flag
    SLICE_X36Y32         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.856    -0.252    UART_Send0/CLK
    SLICE_X36Y32         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.235    -0.487    
    SLICE_X36Y32         FDPE (Hold_fdpe_C_CE)       -0.039    -0.526    UART_Send0/Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10_1 rise@0.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.227ns (37.619%)  route 0.376ns (62.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.587    -0.487    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.359 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.171    -0.189    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X36Y32         LUT2 (Prop_lut2_I1_O)        0.099    -0.090 r  UART_Send0/Tx_En/O
                         net (fo=2, routed)           0.206     0.116    UART_Send0/Tx_En_n_0
    SLICE_X35Y32         FDPE                                         r  UART_Send0/Tx_En_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.855    -0.253    UART_Send0/CLK
    SLICE_X35Y32         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
                         clock pessimism             -0.200    -0.453    
    SLICE_X35Y32         FDPE (Hold_fdpe_C_D)         0.070    -0.383    UART_Send0/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10_1 rise@0.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.227ns (37.619%)  route 0.376ns (62.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.587    -0.487    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.359 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.171    -0.189    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X36Y32         LUT2 (Prop_lut2_I1_O)        0.099    -0.090 r  UART_Send0/Tx_En/O
                         net (fo=2, routed)           0.206     0.116    UART_Send0/Tx_En_n_0
    SLICE_X34Y32         FDCE                                         r  UART_Send0/Tx_En_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.855    -0.253    UART_Send0/CLK
    SLICE_X34Y32         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
                         clock pessimism             -0.200    -0.453    
    SLICE_X34Y32         FDCE (Hold_fdce_C_D)         0.059    -0.394    UART_Send0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.510    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_5_10_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_division/inst/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2   clk_division/inst/clkout3_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X36Y32    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X36Y32    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X36Y32    UART_Send0/Pulse_Init_Flag_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         100.000     99.000     SLICE_X36Y32    UART_Send0/Pulse_Init_Flag_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X34Y32    UART_Send0/Tx_En_reg_C/C
Min Period        n/a     FDPE/C             n/a            1.000         100.000     99.000     SLICE_X35Y32    UART_Send0/Tx_En_reg_P/C
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X36Y32    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X36Y32    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X36Y32    UART_Send0/Pulse_Init_Flag_reg[0]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         50.000      49.500     SLICE_X36Y32    UART_Send0/Pulse_Init_Flag_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X34Y32    UART_Send0/Tx_En_reg_C/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X34Y32    UART_Send0/Tx_En_reg_C/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         50.000      49.500     SLICE_X35Y32    UART_Send0/Tx_En_reg_P/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         50.000      49.500     SLICE_X35Y32    UART_Send0/Tx_En_reg_P/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X36Y32    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X36Y32    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X36Y32    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X36Y32    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X36Y32    UART_Send0/Pulse_Init_Flag_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         50.000      49.500     SLICE_X36Y32    UART_Send0/Pulse_Init_Flag_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X34Y32    UART_Send0/Tx_En_reg_C/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         50.000      49.500     SLICE_X35Y32    UART_Send0/Tx_En_reg_P/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X36Y32    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X36Y32    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X36Y32    UART_Send0/Pulse_Init_Flag_reg[0]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         50.000      49.500     SLICE_X36Y32    UART_Send0/Pulse_Init_Flag_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_5_10_1
  To Clock:  clkfbout_clk_5_10_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_5_10_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_division/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3   clk_division/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_division/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_5_10_1
  To Clock:  clk_out1_clk_5_10

Setup :            0  Failing Endpoints,  Worst Slack       45.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.661ns  (required time - arrival time)
  Source:                 Driver_DAC0/inst/Rom_Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Din_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 1.752ns (41.173%)  route 2.503ns (58.827%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 48.150 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.258ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.668    -2.258    Driver_DAC0/inst/Rom_Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  Driver_DAC0/inst/Rom_Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.882    -1.376 r  Driver_DAC0/inst/Rom_Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[1]
                         net (fo=1, routed)           1.493     0.116    Driver_DAC0/inst/DAC_Data_Triangle[5]
    SLICE_X32Y7          LUT5 (Prop_lut5_I0_O)        0.124     0.240 r  Driver_DAC0/inst/DAC_Din_i_15/O
                         net (fo=1, routed)           0.000     0.240    Driver_DAC0/inst/data2
    SLICE_X32Y7          MUXF7 (Prop_muxf7_I0_O)      0.212     0.452 r  Driver_DAC0/inst/DAC_Din_reg_i_8/O
                         net (fo=1, routed)           0.000     0.452    Driver_DAC0/inst/DAC_Din_reg_i_8_n_0
    SLICE_X32Y7          MUXF8 (Prop_muxf8_I1_O)      0.094     0.546 r  Driver_DAC0/inst/DAC_Din_reg_i_4/O
                         net (fo=1, routed)           0.594     1.140    Driver_DAC0/inst/DAC_Din_reg_i_4_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I0_O)        0.316     1.456 r  Driver_DAC0/inst/DAC_Din_i_2/O
                         net (fo=1, routed)           0.417     1.873    Driver_DAC0/inst/DAC_Din_0
    SLICE_X32Y9          LUT4 (Prop_lut4_I0_O)        0.124     1.997 r  Driver_DAC0/inst/DAC_Din_i_1/O
                         net (fo=1, routed)           0.000     1.997    Driver_DAC0/inst/DAC_Din_i_1_n_0
    SLICE_X32Y9          FDRE                                         r  Driver_DAC0/inst/DAC_Din_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.577    48.150    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y9          FDRE                                         r  Driver_DAC0/inst/DAC_Din_reg/C
                         clock pessimism             -0.419    47.731    
                         clock uncertainty           -0.102    47.629    
    SLICE_X32Y9          FDRE (Setup_fdre_C_D)        0.029    47.658    Driver_DAC0/inst/DAC_Din_reg
  -------------------------------------------------------------------
                         required time                         47.658    
                         arrival time                          -1.997    
  -------------------------------------------------------------------
                         slack                                 45.661    

Slack (MET) :             47.482ns  (required time - arrival time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.580ns (29.520%)  route 1.385ns (70.480%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 48.150 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.696    -2.230    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.456    -1.774 f  Driver_DAC0/inst/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.846    -0.928    Driver_DAC0/inst/DAC_Cnt[0]
    SLICE_X32Y10         LUT5 (Prop_lut5_I2_O)        0.124    -0.804 r  Driver_DAC0/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.539    -0.265    Driver_DAC0/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X33Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.577    48.150    Driver_DAC0/inst/clk_DAC
    SLICE_X33Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[2]/C
                         clock pessimism             -0.402    47.748    
                         clock uncertainty           -0.102    47.646    
    SLICE_X33Y10         FDRE (Setup_fdre_C_R)       -0.429    47.217    Driver_DAC0/inst/DAC_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         47.217    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                 47.482    

Slack (MET) :             47.500ns  (required time - arrival time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.580ns (29.454%)  route 1.389ns (70.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 48.150 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.696    -2.230    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.456    -1.774 f  Driver_DAC0/inst/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.846    -0.928    Driver_DAC0/inst/DAC_Cnt[0]
    SLICE_X32Y10         LUT5 (Prop_lut5_I2_O)        0.124    -0.804 r  Driver_DAC0/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.543    -0.261    Driver_DAC0/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.577    48.150    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/C
                         clock pessimism             -0.380    47.770    
                         clock uncertainty           -0.102    47.668    
    SLICE_X32Y10         FDRE (Setup_fdre_C_R)       -0.429    47.239    Driver_DAC0/inst/DAC_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         47.239    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                 47.500    

Slack (MET) :             47.500ns  (required time - arrival time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.580ns (29.454%)  route 1.389ns (70.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 48.150 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.696    -2.230    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.456    -1.774 f  Driver_DAC0/inst/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.846    -0.928    Driver_DAC0/inst/DAC_Cnt[0]
    SLICE_X32Y10         LUT5 (Prop_lut5_I2_O)        0.124    -0.804 r  Driver_DAC0/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.543    -0.261    Driver_DAC0/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.577    48.150    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[1]/C
                         clock pessimism             -0.380    47.770    
                         clock uncertainty           -0.102    47.668    
    SLICE_X32Y10         FDRE (Setup_fdre_C_R)       -0.429    47.239    Driver_DAC0/inst/DAC_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         47.239    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                 47.500    

Slack (MET) :             47.500ns  (required time - arrival time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.580ns (29.454%)  route 1.389ns (70.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 48.150 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.696    -2.230    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.456    -1.774 f  Driver_DAC0/inst/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.846    -0.928    Driver_DAC0/inst/DAC_Cnt[0]
    SLICE_X32Y10         LUT5 (Prop_lut5_I2_O)        0.124    -0.804 r  Driver_DAC0/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.543    -0.261    Driver_DAC0/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.577    48.150    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[3]/C
                         clock pessimism             -0.380    47.770    
                         clock uncertainty           -0.102    47.668    
    SLICE_X32Y10         FDRE (Setup_fdre_C_R)       -0.429    47.239    Driver_DAC0/inst/DAC_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         47.239    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                 47.500    

Slack (MET) :             47.500ns  (required time - arrival time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.580ns (29.454%)  route 1.389ns (70.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 48.150 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.696    -2.230    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.456    -1.774 f  Driver_DAC0/inst/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.846    -0.928    Driver_DAC0/inst/DAC_Cnt[0]
    SLICE_X32Y10         LUT5 (Prop_lut5_I2_O)        0.124    -0.804 r  Driver_DAC0/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.543    -0.261    Driver_DAC0/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.577    48.150    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[4]/C
                         clock pessimism             -0.380    47.770    
                         clock uncertainty           -0.102    47.668    
    SLICE_X32Y10         FDRE (Setup_fdre_C_R)       -0.429    47.239    Driver_DAC0/inst/DAC_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         47.239    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                 47.500    

Slack (MET) :             48.114ns  (required time - arrival time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.609ns (40.820%)  route 0.883ns (59.180%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 48.150 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.696    -2.230    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.456    -1.774 r  Driver_DAC0/inst/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.690    -1.084    Driver_DAC0/inst/DAC_Cnt[0]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.153    -0.931 r  Driver_DAC0/inst/DAC_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.193    -0.738    Driver_DAC0/inst/DAC_Cnt[2]_i_1_n_0
    SLICE_X33Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.577    48.150    Driver_DAC0/inst/clk_DAC
    SLICE_X33Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[2]/C
                         clock pessimism             -0.402    47.748    
                         clock uncertainty           -0.102    47.646    
    SLICE_X33Y10         FDRE (Setup_fdre_C_D)       -0.270    47.376    Driver_DAC0/inst/DAC_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         47.376    
                         arrival time                           0.738    
  -------------------------------------------------------------------
                         slack                                 48.114    

Slack (MET) :             48.303ns  (required time - arrival time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.718ns (44.175%)  route 0.907ns (55.825%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 48.150 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.696    -2.230    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.419    -1.811 r  Driver_DAC0/inst/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           0.907    -0.903    Driver_DAC0/inst/DAC_Cnt[1]
    SLICE_X32Y10         LUT4 (Prop_lut4_I0_O)        0.299    -0.604 r  Driver_DAC0/inst/DAC_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.604    Driver_DAC0/inst/DAC_Cnt[3]_i_1_n_0
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.577    48.150    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[3]/C
                         clock pessimism             -0.380    47.770    
                         clock uncertainty           -0.102    47.668    
    SLICE_X32Y10         FDRE (Setup_fdre_C_D)        0.031    47.699    Driver_DAC0/inst/DAC_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         47.699    
                         arrival time                           0.604    
  -------------------------------------------------------------------
                         slack                                 48.303    

Slack (MET) :             48.319ns  (required time - arrival time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.653ns  (logic 0.746ns (45.120%)  route 0.907ns (54.880%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 48.150 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.696    -2.230    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.419    -1.811 r  Driver_DAC0/inst/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           0.907    -0.903    Driver_DAC0/inst/DAC_Cnt[1]
    SLICE_X32Y10         LUT5 (Prop_lut5_I2_O)        0.327    -0.576 r  Driver_DAC0/inst/DAC_Cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.576    Driver_DAC0/inst/DAC_Cnt[4]_i_2_n_0
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.577    48.150    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[4]/C
                         clock pessimism             -0.380    47.770    
                         clock uncertainty           -0.102    47.668    
    SLICE_X32Y10         FDRE (Setup_fdre_C_D)        0.075    47.743    Driver_DAC0/inst/DAC_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         47.743    
                         arrival time                           0.576    
  -------------------------------------------------------------------
                         slack                                 48.319    

Slack (MET) :             48.322ns  (required time - arrival time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10 rise@50.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.746ns (45.194%)  route 0.905ns (54.806%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 48.150 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.696    -2.230    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.419    -1.811 r  Driver_DAC0/inst/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           0.905    -0.906    Driver_DAC0/inst/DAC_Cnt[1]
    SLICE_X32Y10         LUT2 (Prop_lut2_I1_O)        0.327    -0.579 r  Driver_DAC0/inst/DAC_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.579    Driver_DAC0/inst/DAC_Cnt[1]_i_1_n_0
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.577    48.150    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[1]/C
                         clock pessimism             -0.380    47.770    
                         clock uncertainty           -0.102    47.668    
    SLICE_X32Y10         FDRE (Setup_fdre_C_D)        0.075    47.743    Driver_DAC0/inst/DAC_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         47.743    
                         arrival time                           0.579    
  -------------------------------------------------------------------
                         slack                                 48.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.190ns (58.968%)  route 0.132ns (41.032%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.591    -0.483    Driver_DAC0/inst/clk_DAC
    SLICE_X33Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  Driver_DAC0/inst/DAC_Cnt_reg[2]/Q
                         net (fo=10, routed)          0.132    -0.210    Driver_DAC0/inst/DAC_Cnt[2]
    SLICE_X32Y10         LUT5 (Prop_lut5_I0_O)        0.049    -0.161 r  Driver_DAC0/inst/DAC_Cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.161    Driver_DAC0/inst/DAC_Cnt[4]_i_2_n_0
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.861    -0.247    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[4]/C
                         clock pessimism             -0.223    -0.470    
                         clock uncertainty            0.102    -0.368    
    SLICE_X32Y10         FDRE (Hold_fdre_C_D)         0.107    -0.261    Driver_DAC0/inst/DAC_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.452%)  route 0.132ns (41.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.591    -0.483    Driver_DAC0/inst/clk_DAC
    SLICE_X33Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  Driver_DAC0/inst/DAC_Cnt_reg[2]/Q
                         net (fo=10, routed)          0.132    -0.210    Driver_DAC0/inst/DAC_Cnt[2]
    SLICE_X32Y10         LUT4 (Prop_lut4_I2_O)        0.045    -0.165 r  Driver_DAC0/inst/DAC_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    Driver_DAC0/inst/DAC_Cnt[3]_i_1_n_0
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.861    -0.247    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[3]/C
                         clock pessimism             -0.223    -0.470    
                         clock uncertainty            0.102    -0.368    
    SLICE_X32Y10         FDRE (Hold_fdre_C_D)         0.092    -0.276    Driver_DAC0/inst/DAC_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.268%)  route 0.157ns (45.732%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.591    -0.483    Driver_DAC0/inst/clk_DAC
    SLICE_X33Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  Driver_DAC0/inst/DAC_Cnt_reg[2]/Q
                         net (fo=10, routed)          0.157    -0.186    Driver_DAC0/inst/DAC_Cnt[2]
    SLICE_X32Y9          LUT6 (Prop_lut6_I3_O)        0.045    -0.141 r  Driver_DAC0/inst/DAC_Sync_i_1/O
                         net (fo=1, routed)           0.000    -0.141    Driver_DAC0/inst/DAC_Sync_i_1_n_0
    SLICE_X32Y9          FDRE                                         r  Driver_DAC0/inst/DAC_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.862    -0.246    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y9          FDRE                                         r  Driver_DAC0/inst/DAC_Sync_reg/C
                         clock pessimism             -0.220    -0.466    
                         clock uncertainty            0.102    -0.364    
    SLICE_X32Y9          FDRE (Hold_fdre_C_D)         0.092    -0.272    Driver_DAC0/inst/DAC_Sync_reg
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Driver_DAC0/inst/DAC_Din_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Din_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.592    -0.482    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y9          FDRE                                         r  Driver_DAC0/inst/DAC_Din_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  Driver_DAC0/inst/DAC_Din_reg/Q
                         net (fo=2, routed)           0.187    -0.154    Driver_DAC0/inst/DAC_Din
    SLICE_X32Y9          LUT4 (Prop_lut4_I3_O)        0.045    -0.109 r  Driver_DAC0/inst/DAC_Din_i_1/O
                         net (fo=1, routed)           0.000    -0.109    Driver_DAC0/inst/DAC_Din_i_1_n_0
    SLICE_X32Y9          FDRE                                         r  Driver_DAC0/inst/DAC_Din_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.862    -0.246    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y9          FDRE                                         r  Driver_DAC0/inst/DAC_Din_reg/C
                         clock pessimism             -0.236    -0.482    
                         clock uncertainty            0.102    -0.380    
    SLICE_X32Y9          FDRE (Hold_fdre_C_D)         0.091    -0.289    Driver_DAC0/inst/DAC_Din_reg
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.183ns (46.806%)  route 0.208ns (53.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.591    -0.483    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  Driver_DAC0/inst/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.208    -0.134    Driver_DAC0/inst/DAC_Cnt[0]
    SLICE_X32Y10         LUT2 (Prop_lut2_I0_O)        0.042    -0.092 r  Driver_DAC0/inst/DAC_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.092    Driver_DAC0/inst/DAC_Cnt[1]_i_1_n_0
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.861    -0.247    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[1]/C
                         clock pessimism             -0.236    -0.483    
                         clock uncertainty            0.102    -0.381    
    SLICE_X32Y10         FDRE (Hold_fdre_C_D)         0.107    -0.274    Driver_DAC0/inst/DAC_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.212%)  route 0.208ns (52.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.591    -0.483    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.342 f  Driver_DAC0/inst/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.208    -0.134    Driver_DAC0/inst/DAC_Cnt[0]
    SLICE_X32Y10         LUT1 (Prop_lut1_I0_O)        0.045    -0.089 r  Driver_DAC0/inst/DAC_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.089    Driver_DAC0/inst/DAC_Cnt[0]_i_1_n_0
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.861    -0.247    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/C
                         clock pessimism             -0.236    -0.483    
                         clock uncertainty            0.102    -0.381    
    SLICE_X32Y10         FDRE (Hold_fdre_C_D)         0.091    -0.290    Driver_DAC0/inst/DAC_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.227ns (47.586%)  route 0.250ns (52.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.591    -0.483    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.128    -0.355 r  Driver_DAC0/inst/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           0.191    -0.164    Driver_DAC0/inst/DAC_Cnt[1]
    SLICE_X32Y10         LUT3 (Prop_lut3_I1_O)        0.099    -0.065 r  Driver_DAC0/inst/DAC_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.059    -0.006    Driver_DAC0/inst/DAC_Cnt[2]_i_1_n_0
    SLICE_X33Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.861    -0.247    Driver_DAC0/inst/clk_DAC
    SLICE_X33Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[2]/C
                         clock pessimism             -0.223    -0.470    
                         clock uncertainty            0.102    -0.368    
    SLICE_X33Y10         FDRE (Hold_fdre_C_D)         0.005    -0.363    Driver_DAC0/inst/DAC_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.186ns (33.708%)  route 0.366ns (66.292%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.591    -0.483    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.342 f  Driver_DAC0/inst/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.181    -0.161    Driver_DAC0/inst/DAC_Cnt[3]
    SLICE_X32Y10         LUT5 (Prop_lut5_I4_O)        0.045    -0.116 r  Driver_DAC0/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.185     0.068    Driver_DAC0/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X33Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.861    -0.247    Driver_DAC0/inst/clk_DAC
    SLICE_X33Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[2]/C
                         clock pessimism             -0.223    -0.470    
                         clock uncertainty            0.102    -0.368    
    SLICE_X33Y10         FDRE (Hold_fdre_C_R)        -0.018    -0.386    Driver_DAC0/inst/DAC_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.186ns (33.445%)  route 0.370ns (66.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.591    -0.483    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.342 f  Driver_DAC0/inst/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.181    -0.161    Driver_DAC0/inst/DAC_Cnt[3]
    SLICE_X32Y10         LUT5 (Prop_lut5_I4_O)        0.045    -0.116 r  Driver_DAC0/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.189     0.073    Driver_DAC0/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.861    -0.247    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/C
                         clock pessimism             -0.236    -0.483    
                         clock uncertainty            0.102    -0.381    
    SLICE_X32Y10         FDRE (Hold_fdre_C_R)        -0.018    -0.399    Driver_DAC0/inst/DAC_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10 rise@0.000ns - clk_out1_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.186ns (33.445%)  route 0.370ns (66.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.591    -0.483    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.342 f  Driver_DAC0/inst/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.181    -0.161    Driver_DAC0/inst/DAC_Cnt[3]
    SLICE_X32Y10         LUT5 (Prop_lut5_I4_O)        0.045    -0.116 r  Driver_DAC0/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.189     0.073    Driver_DAC0/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.861    -0.247    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[1]/C
                         clock pessimism             -0.236    -0.483    
                         clock uncertainty            0.102    -0.381    
    SLICE_X32Y10         FDRE (Hold_fdre_C_R)        -0.018    -0.399    Driver_DAC0/inst/DAC_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.472    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_5_10
  To Clock:  clk_out2_clk_5_10

Setup :            0  Failing Endpoints,  Worst Slack        7.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.140ns  (required time - arrival time)
  Source:                 UART_Send0/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART0/inst/UART_Tx0/En_Posedge_Check_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 0.580ns (23.211%)  route 1.919ns (76.789%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.858ns = ( 8.142 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.237ns
    Clock Pessimism Removal (CPR):    -0.582ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.689    -2.237    UART_Send0/CLK
    SLICE_X35Y32         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDPE (Prop_fdpe_C_Q)         0.456    -1.781 r  UART_Send0/Tx_En_reg_P/Q
                         net (fo=3, routed)           1.919     0.138    UART_Send0/Tx_En_reg_P_n_0
    SLICE_X34Y31         LUT3 (Prop_lut3_I0_O)        0.124     0.262 r  UART_Send0/UART0_i_1/O
                         net (fo=1, routed)           0.000     0.262    UART0/inst/UART_Tx0/En_Tx
    SLICE_X34Y31         FDCE                                         r  UART0/inst/UART_Tx0/En_Posedge_Check_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.569     8.142    UART0/inst/UART_Tx0/clk_100MHz
    SLICE_X34Y31         FDCE                                         r  UART0/inst/UART_Tx0/En_Posedge_Check_reg[0]/C
                         clock pessimism             -0.582     7.560    
                         clock uncertainty           -0.235     7.325    
    SLICE_X34Y31         FDCE (Setup_fdce_C_D)        0.077     7.402    UART0/inst/UART_Tx0/En_Posedge_Check_reg[0]
  -------------------------------------------------------------------
                         required time                          7.402    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  7.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 UART_Send0/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART0/inst/UART_Tx0/En_Posedge_Check_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.209ns (22.745%)  route 0.710ns (77.255%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.081ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.587    -0.487    UART_Send0/CLK
    SLICE_X34Y32         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.323 r  UART_Send0/Tx_En_reg_C/Q
                         net (fo=3, routed)           0.710     0.386    UART_Send0/Tx_En_reg_C_n_0
    SLICE_X34Y31         LUT3 (Prop_lut3_I2_O)        0.045     0.431 r  UART_Send0/UART0_i_1/O
                         net (fo=1, routed)           0.000     0.431    UART0/inst/UART_Tx0/En_Tx
    SLICE_X34Y31         FDCE                                         r  UART0/inst/UART_Tx0/En_Posedge_Check_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.854    -0.254    UART0/inst/UART_Tx0/clk_100MHz
    SLICE_X34Y31         FDCE                                         r  UART0/inst/UART_Tx0/En_Posedge_Check_reg[0]/C
                         clock pessimism              0.081    -0.173    
                         clock uncertainty            0.235     0.063    
    SLICE_X34Y31         FDCE (Hold_fdce_C_D)         0.120     0.183    UART0/inst/UART_Tx0/En_Posedge_Check_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.431    
  -------------------------------------------------------------------
                         slack                                  0.249    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_5_10_1
  To Clock:  clk_out2_clk_5_10

Setup :            0  Failing Endpoints,  Worst Slack        1.865ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.865ns  (required time - arrival time)
  Source:                 UART0/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10_1 fall@5.000ns)
  Data Path Delay:        2.499ns  (logic 0.583ns (23.330%)  route 1.916ns (76.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.848ns = ( 8.152 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.232ns = ( 2.768 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.694     2.768    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X33Y37         FDRE                                         r  UART0/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.459     3.227 r  UART0/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.956     4.184    UART0/inst/UART_Clk/Is_Odd
    SLICE_X34Y37         LUT3 (Prop_lut3_I1_O)        0.124     4.308 r  UART0/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.960     5.267    UART0/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X38Y42         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.579     8.152    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y42         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[20]/C
                         clock pessimism             -0.419     7.733    
                         clock uncertainty           -0.077     7.656    
    SLICE_X38Y42         FDRE (Setup_fdre_C_R)       -0.524     7.132    UART0/inst/UART_Clk/Count_reg[20]
  -------------------------------------------------------------------
                         required time                          7.132    
                         arrival time                          -5.267    
  -------------------------------------------------------------------
                         slack                                  1.865    

Slack (MET) :             1.865ns  (required time - arrival time)
  Source:                 UART0/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10_1 fall@5.000ns)
  Data Path Delay:        2.499ns  (logic 0.583ns (23.330%)  route 1.916ns (76.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.848ns = ( 8.152 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.232ns = ( 2.768 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.694     2.768    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X33Y37         FDRE                                         r  UART0/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.459     3.227 r  UART0/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.956     4.184    UART0/inst/UART_Clk/Is_Odd
    SLICE_X34Y37         LUT3 (Prop_lut3_I1_O)        0.124     4.308 r  UART0/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.960     5.267    UART0/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X38Y42         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.579     8.152    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y42         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[21]/C
                         clock pessimism             -0.419     7.733    
                         clock uncertainty           -0.077     7.656    
    SLICE_X38Y42         FDRE (Setup_fdre_C_R)       -0.524     7.132    UART0/inst/UART_Clk/Count_reg[21]
  -------------------------------------------------------------------
                         required time                          7.132    
                         arrival time                          -5.267    
  -------------------------------------------------------------------
                         slack                                  1.865    

Slack (MET) :             1.865ns  (required time - arrival time)
  Source:                 UART0/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10_1 fall@5.000ns)
  Data Path Delay:        2.499ns  (logic 0.583ns (23.330%)  route 1.916ns (76.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.848ns = ( 8.152 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.232ns = ( 2.768 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.694     2.768    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X33Y37         FDRE                                         r  UART0/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.459     3.227 r  UART0/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.956     4.184    UART0/inst/UART_Clk/Is_Odd
    SLICE_X34Y37         LUT3 (Prop_lut3_I1_O)        0.124     4.308 r  UART0/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.960     5.267    UART0/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X38Y42         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.579     8.152    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y42         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[22]/C
                         clock pessimism             -0.419     7.733    
                         clock uncertainty           -0.077     7.656    
    SLICE_X38Y42         FDRE (Setup_fdre_C_R)       -0.524     7.132    UART0/inst/UART_Clk/Count_reg[22]
  -------------------------------------------------------------------
                         required time                          7.132    
                         arrival time                          -5.267    
  -------------------------------------------------------------------
                         slack                                  1.865    

Slack (MET) :             1.865ns  (required time - arrival time)
  Source:                 UART0/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10_1 fall@5.000ns)
  Data Path Delay:        2.499ns  (logic 0.583ns (23.330%)  route 1.916ns (76.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.848ns = ( 8.152 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.232ns = ( 2.768 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.694     2.768    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X33Y37         FDRE                                         r  UART0/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.459     3.227 r  UART0/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.956     4.184    UART0/inst/UART_Clk/Is_Odd
    SLICE_X34Y37         LUT3 (Prop_lut3_I1_O)        0.124     4.308 r  UART0/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.960     5.267    UART0/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X38Y42         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.579     8.152    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y42         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[23]/C
                         clock pessimism             -0.419     7.733    
                         clock uncertainty           -0.077     7.656    
    SLICE_X38Y42         FDRE (Setup_fdre_C_R)       -0.524     7.132    UART0/inst/UART_Clk/Count_reg[23]
  -------------------------------------------------------------------
                         required time                          7.132    
                         arrival time                          -5.267    
  -------------------------------------------------------------------
                         slack                                  1.865    

Slack (MET) :             1.939ns  (required time - arrival time)
  Source:                 UART0/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10_1 fall@5.000ns)
  Data Path Delay:        2.425ns  (logic 0.583ns (24.040%)  route 1.842ns (75.960%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 8.153 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.232ns = ( 2.768 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.694     2.768    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X33Y37         FDRE                                         r  UART0/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.459     3.227 r  UART0/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.956     4.184    UART0/inst/UART_Clk/Is_Odd
    SLICE_X34Y37         LUT3 (Prop_lut3_I1_O)        0.124     4.308 r  UART0/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.886     5.193    UART0/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X38Y43         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.580     8.153    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y43         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[24]/C
                         clock pessimism             -0.419     7.734    
                         clock uncertainty           -0.077     7.657    
    SLICE_X38Y43         FDRE (Setup_fdre_C_R)       -0.524     7.133    UART0/inst/UART_Clk/Count_reg[24]
  -------------------------------------------------------------------
                         required time                          7.133    
                         arrival time                          -5.193    
  -------------------------------------------------------------------
                         slack                                  1.939    

Slack (MET) :             1.939ns  (required time - arrival time)
  Source:                 UART0/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10_1 fall@5.000ns)
  Data Path Delay:        2.425ns  (logic 0.583ns (24.040%)  route 1.842ns (75.960%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 8.153 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.232ns = ( 2.768 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.694     2.768    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X33Y37         FDRE                                         r  UART0/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.459     3.227 r  UART0/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.956     4.184    UART0/inst/UART_Clk/Is_Odd
    SLICE_X34Y37         LUT3 (Prop_lut3_I1_O)        0.124     4.308 r  UART0/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.886     5.193    UART0/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X38Y43         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.580     8.153    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y43         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[25]/C
                         clock pessimism             -0.419     7.734    
                         clock uncertainty           -0.077     7.657    
    SLICE_X38Y43         FDRE (Setup_fdre_C_R)       -0.524     7.133    UART0/inst/UART_Clk/Count_reg[25]
  -------------------------------------------------------------------
                         required time                          7.133    
                         arrival time                          -5.193    
  -------------------------------------------------------------------
                         slack                                  1.939    

Slack (MET) :             1.939ns  (required time - arrival time)
  Source:                 UART0/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10_1 fall@5.000ns)
  Data Path Delay:        2.425ns  (logic 0.583ns (24.040%)  route 1.842ns (75.960%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 8.153 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.232ns = ( 2.768 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.694     2.768    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X33Y37         FDRE                                         r  UART0/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.459     3.227 r  UART0/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.956     4.184    UART0/inst/UART_Clk/Is_Odd
    SLICE_X34Y37         LUT3 (Prop_lut3_I1_O)        0.124     4.308 r  UART0/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.886     5.193    UART0/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X38Y43         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.580     8.153    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y43         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[26]/C
                         clock pessimism             -0.419     7.734    
                         clock uncertainty           -0.077     7.657    
    SLICE_X38Y43         FDRE (Setup_fdre_C_R)       -0.524     7.133    UART0/inst/UART_Clk/Count_reg[26]
  -------------------------------------------------------------------
                         required time                          7.133    
                         arrival time                          -5.193    
  -------------------------------------------------------------------
                         slack                                  1.939    

Slack (MET) :             1.939ns  (required time - arrival time)
  Source:                 UART0/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10_1 fall@5.000ns)
  Data Path Delay:        2.425ns  (logic 0.583ns (24.040%)  route 1.842ns (75.960%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 8.153 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.232ns = ( 2.768 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.694     2.768    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X33Y37         FDRE                                         r  UART0/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.459     3.227 r  UART0/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.956     4.184    UART0/inst/UART_Clk/Is_Odd
    SLICE_X34Y37         LUT3 (Prop_lut3_I1_O)        0.124     4.308 r  UART0/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.886     5.193    UART0/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X38Y43         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.580     8.153    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y43         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[27]/C
                         clock pessimism             -0.419     7.734    
                         clock uncertainty           -0.077     7.657    
    SLICE_X38Y43         FDRE (Setup_fdre_C_R)       -0.524     7.133    UART0/inst/UART_Clk/Count_reg[27]
  -------------------------------------------------------------------
                         required time                          7.133    
                         arrival time                          -5.193    
  -------------------------------------------------------------------
                         slack                                  1.939    

Slack (MET) :             2.003ns  (required time - arrival time)
  Source:                 UART0/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10_1 fall@5.000ns)
  Data Path Delay:        2.361ns  (logic 0.583ns (24.698%)  route 1.778ns (75.302%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.848ns = ( 8.152 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.232ns = ( 2.768 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.694     2.768    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X33Y37         FDRE                                         r  UART0/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.459     3.227 r  UART0/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.956     4.184    UART0/inst/UART_Clk/Is_Odd
    SLICE_X34Y37         LUT3 (Prop_lut3_I1_O)        0.124     4.308 r  UART0/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.821     5.129    UART0/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X38Y41         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.579     8.152    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y41         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[16]/C
                         clock pessimism             -0.419     7.733    
                         clock uncertainty           -0.077     7.656    
    SLICE_X38Y41         FDRE (Setup_fdre_C_R)       -0.524     7.132    UART0/inst/UART_Clk/Count_reg[16]
  -------------------------------------------------------------------
                         required time                          7.132    
                         arrival time                          -5.129    
  -------------------------------------------------------------------
                         slack                                  2.003    

Slack (MET) :             2.003ns  (required time - arrival time)
  Source:                 UART0/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out2_clk_5_10_1 fall@5.000ns)
  Data Path Delay:        2.361ns  (logic 0.583ns (24.698%)  route 1.778ns (75.302%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.848ns = ( 8.152 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.232ns = ( 2.768 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.694     2.768    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X33Y37         FDRE                                         r  UART0/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.459     3.227 r  UART0/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.956     4.184    UART0/inst/UART_Clk/Is_Odd
    SLICE_X34Y37         LUT3 (Prop_lut3_I1_O)        0.124     4.308 r  UART0/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.821     5.129    UART0/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X38Y41         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.579     8.152    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y41         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[17]/C
                         clock pessimism             -0.419     7.733    
                         clock uncertainty           -0.077     7.656    
    SLICE_X38Y41         FDRE (Setup_fdre_C_R)       -0.524     7.132    UART0/inst/UART_Clk/Count_reg[17]
  -------------------------------------------------------------------
                         required time                          7.132    
                         arrival time                          -5.129    
  -------------------------------------------------------------------
                         slack                                  2.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 UART0/inst/UART_Tx0/En_Posedge_Check_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Tx0/En_Posedge_Check_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.155%)  route 0.163ns (49.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.586    -0.488    UART0/inst/UART_Tx0/clk_100MHz
    SLICE_X34Y31         FDCE                                         r  UART0/inst/UART_Tx0/En_Posedge_Check_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.324 r  UART0/inst/UART_Tx0/En_Posedge_Check_reg[0]/Q
                         net (fo=3, routed)           0.163    -0.161    UART0/inst/UART_Tx0/p_0_in[1]
    SLICE_X33Y29         FDCE                                         r  UART0/inst/UART_Tx0/En_Posedge_Check_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.852    -0.256    UART0/inst/UART_Tx0/clk_100MHz
    SLICE_X33Y29         FDCE                                         r  UART0/inst/UART_Tx0/En_Posedge_Check_reg[1]/C
                         clock pessimism             -0.220    -0.476    
                         clock uncertainty            0.077    -0.399    
    SLICE_X33Y29         FDCE (Hold_fdce_C_D)         0.070    -0.329    UART0/inst/UART_Tx0/En_Posedge_Check_reg[1]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.593    -0.481    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X34Y4          FDRE                                         r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.317 r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/Q
                         net (fo=9, routed)           0.175    -0.142    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Clk
    SLICE_X34Y4          LUT2 (Prop_lut2_I1_O)        0.045    -0.097 r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Clk_i_1/O
                         net (fo=1, routed)           0.000    -0.097    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Clk_i_1_n_0
    SLICE_X34Y4          FDRE                                         r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.863    -0.245    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X34Y4          FDRE                                         r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/C
                         clock pessimism             -0.236    -0.481    
                         clock uncertainty            0.077    -0.404    
    SLICE_X34Y4          FDRE (Hold_fdre_C_D)         0.120    -0.284    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 UART0/inst/UART_Clk/Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.592    -0.482    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y40         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.318 r  UART0/inst/UART_Clk/Count_reg[14]/Q
                         net (fo=4, routed)           0.127    -0.192    UART0/inst/UART_Clk/Count_reg[14]
    SLICE_X38Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.082 r  UART0/inst/UART_Clk/Count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.082    UART0/inst/UART_Clk/Count_reg[12]_i_1_n_5
    SLICE_X38Y40         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.863    -0.245    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y40         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[14]/C
                         clock pessimism             -0.237    -0.482    
                         clock uncertainty            0.077    -0.405    
    SLICE_X38Y40         FDRE (Hold_fdre_C_D)         0.134    -0.271    UART0/inst/UART_Clk/Count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 UART0/inst/UART_Clk/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.592    -0.482    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y41         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.318 r  UART0/inst/UART_Clk/Count_reg[18]/Q
                         net (fo=4, routed)           0.127    -0.192    UART0/inst/UART_Clk/Count_reg[18]
    SLICE_X38Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.082 r  UART0/inst/UART_Clk/Count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.082    UART0/inst/UART_Clk/Count_reg[16]_i_1_n_5
    SLICE_X38Y41         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.863    -0.245    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y41         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[18]/C
                         clock pessimism             -0.237    -0.482    
                         clock uncertainty            0.077    -0.405    
    SLICE_X38Y41         FDRE (Hold_fdre_C_D)         0.134    -0.271    UART0/inst/UART_Clk/Count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 UART0/inst/UART_Clk/Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.591    -0.483    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y38         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.319 r  UART0/inst/UART_Clk/Count_reg[6]/Q
                         net (fo=4, routed)           0.127    -0.193    UART0/inst/UART_Clk/Count_reg[6]
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.083 r  UART0/inst/UART_Clk/Count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.083    UART0/inst/UART_Clk/Count_reg[4]_i_1_n_5
    SLICE_X38Y38         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.862    -0.246    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y38         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[6]/C
                         clock pessimism             -0.237    -0.483    
                         clock uncertainty            0.077    -0.406    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.134    -0.272    UART0/inst/UART_Clk/Count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 UART0/inst/UART_Clk/Count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.592    -0.482    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y42         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.318 r  UART0/inst/UART_Clk/Count_reg[22]/Q
                         net (fo=4, routed)           0.127    -0.192    UART0/inst/UART_Clk/Count_reg[22]
    SLICE_X38Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.082 r  UART0/inst/UART_Clk/Count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.082    UART0/inst/UART_Clk/Count_reg[20]_i_1_n_5
    SLICE_X38Y42         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.863    -0.245    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y42         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[22]/C
                         clock pessimism             -0.237    -0.482    
                         clock uncertainty            0.077    -0.405    
    SLICE_X38Y42         FDRE (Hold_fdre_C_D)         0.134    -0.271    UART0/inst/UART_Clk/Count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 UART0/inst/UART_Clk/Count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.274ns (68.033%)  route 0.129ns (31.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.593    -0.481    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y44         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.317 r  UART0/inst/UART_Clk/Count_reg[30]/Q
                         net (fo=4, routed)           0.129    -0.189    UART0/inst/UART_Clk/Count_reg[30]
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.079 r  UART0/inst/UART_Clk/Count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.079    UART0/inst/UART_Clk/Count_reg[28]_i_1_n_5
    SLICE_X38Y44         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.864    -0.244    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y44         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[30]/C
                         clock pessimism             -0.237    -0.481    
                         clock uncertainty            0.077    -0.404    
    SLICE_X38Y44         FDRE (Hold_fdre_C_D)         0.134    -0.270    UART0/inst/UART_Clk/Count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.592    -0.482    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X36Y8          FDRE                                         r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.209    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.098 r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.098    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[8]_i_1_n_5
    SLICE_X36Y8          FDRE                                         r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.863    -0.245    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X36Y8          FDRE                                         r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/C
                         clock pessimism             -0.237    -0.482    
                         clock uncertainty            0.077    -0.405    
    SLICE_X36Y8          FDRE (Hold_fdre_C_D)         0.105    -0.300    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.592    -0.482    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X36Y9          FDRE                                         r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/Q
                         net (fo=2, routed)           0.133    -0.209    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.098 r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.098    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[12]_i_1_n_5
    SLICE_X36Y9          FDRE                                         r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.863    -0.245    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X36Y9          FDRE                                         r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/C
                         clock pessimism             -0.237    -0.482    
                         clock uncertainty            0.077    -0.405    
    SLICE_X36Y9          FDRE (Hold_fdre_C_D)         0.105    -0.300    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Driver_ADC0/inst/Clk_Division_ADC/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_ADC0/inst/Clk_Division_ADC/Count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out2_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.590    -0.484    Driver_ADC0/inst/Clk_Division_ADC/clk_100MHz
    SLICE_X36Y37         FDRE                                         r  Driver_ADC0/inst/Clk_Division_ADC/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  Driver_ADC0/inst/Clk_Division_ADC/Count_reg[18]/Q
                         net (fo=2, routed)           0.133    -0.211    Driver_ADC0/inst/Clk_Division_ADC/Count_reg[18]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.100 r  Driver_ADC0/inst/Clk_Division_ADC/Count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.100    Driver_ADC0/inst/Clk_Division_ADC/Count_reg[16]_i_1_n_5
    SLICE_X36Y37         FDRE                                         r  Driver_ADC0/inst/Clk_Division_ADC/Count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.860    -0.248    Driver_ADC0/inst/Clk_Division_ADC/clk_100MHz
    SLICE_X36Y37         FDRE                                         r  Driver_ADC0/inst/Clk_Division_ADC/Count_reg[18]/C
                         clock pessimism             -0.236    -0.484    
                         clock uncertainty            0.077    -0.407    
    SLICE_X36Y37         FDRE (Hold_fdre_C_D)         0.105    -0.302    Driver_ADC0/inst/Clk_Division_ADC/Count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.202    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_5_10_1
  To Clock:  clk_out2_clk_5_10

Setup :            0  Failing Endpoints,  Worst Slack        7.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.253ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.144ns  (required time - arrival time)
  Source:                 UART_Send0/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART0/inst/UART_Tx0/En_Posedge_Check_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_5_10 rise@10.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 0.580ns (23.211%)  route 1.919ns (76.789%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.858ns = ( 8.142 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.237ns
    Clock Pessimism Removal (CPR):    -0.582ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.689    -2.237    UART_Send0/CLK
    SLICE_X35Y32         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDPE (Prop_fdpe_C_Q)         0.456    -1.781 r  UART_Send0/Tx_En_reg_P/Q
                         net (fo=3, routed)           1.919     0.138    UART_Send0/Tx_En_reg_P_n_0
    SLICE_X34Y31         LUT3 (Prop_lut3_I0_O)        0.124     0.262 r  UART_Send0/UART0_i_1/O
                         net (fo=1, routed)           0.000     0.262    UART0/inst/UART_Tx0/En_Tx
    SLICE_X34Y31         FDCE                                         r  UART0/inst/UART_Tx0/En_Posedge_Check_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.569     8.142    UART0/inst/UART_Tx0/clk_100MHz
    SLICE_X34Y31         FDCE                                         r  UART0/inst/UART_Tx0/En_Posedge_Check_reg[0]/C
                         clock pessimism             -0.582     7.560    
                         clock uncertainty           -0.231     7.329    
    SLICE_X34Y31         FDCE (Setup_fdce_C_D)        0.077     7.406    UART0/inst/UART_Tx0/En_Posedge_Check_reg[0]
  -------------------------------------------------------------------
                         required time                          7.406    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  7.144    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 UART_Send0/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART0/inst/UART_Tx0/En_Posedge_Check_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10 rise@0.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.209ns (22.745%)  route 0.710ns (77.255%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.081ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.587    -0.487    UART_Send0/CLK
    SLICE_X34Y32         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.323 r  UART_Send0/Tx_En_reg_C/Q
                         net (fo=3, routed)           0.710     0.386    UART_Send0/Tx_En_reg_C_n_0
    SLICE_X34Y31         LUT3 (Prop_lut3_I2_O)        0.045     0.431 r  UART_Send0/UART0_i_1/O
                         net (fo=1, routed)           0.000     0.431    UART0/inst/UART_Tx0/En_Tx
    SLICE_X34Y31         FDCE                                         r  UART0/inst/UART_Tx0/En_Posedge_Check_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.854    -0.254    UART0/inst/UART_Tx0/clk_100MHz
    SLICE_X34Y31         FDCE                                         r  UART0/inst/UART_Tx0/En_Posedge_Check_reg[0]/C
                         clock pessimism              0.081    -0.173    
                         clock uncertainty            0.231     0.058    
    SLICE_X34Y31         FDCE (Hold_fdce_C_D)         0.120     0.178    UART0/inst/UART_Tx0/En_Posedge_Check_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.178    
                         arrival time                           0.431    
  -------------------------------------------------------------------
                         slack                                  0.253    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_5_10_1
  To Clock:  clk_out3_clk_5_10

Setup :            0  Failing Endpoints,  Worst Slack       97.809ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.809ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10 rise@100.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.580ns (29.475%)  route 1.388ns (70.525%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 98.144 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.692    -2.234    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.456    -1.778 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.823    -0.955    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X36Y32         LUT2 (Prop_lut2_I0_O)        0.124    -0.831 r  UART_Send0/Tx_En/O
                         net (fo=2, routed)           0.565    -0.266    UART_Send0/Tx_En_n_0
    SLICE_X35Y32         FDPE                                         r  UART_Send0/Tx_En_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.571    98.144    UART_Send0/CLK
    SLICE_X35Y32         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
                         clock pessimism             -0.419    97.725    
                         clock uncertainty           -0.115    97.610    
    SLICE_X35Y32         FDPE (Setup_fdpe_C_D)       -0.067    97.543    UART_Send0/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                         97.543    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                 97.809    

Slack (MET) :             97.845ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10 rise@100.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.580ns (29.475%)  route 1.388ns (70.525%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 98.144 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.692    -2.234    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.456    -1.778 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.823    -0.955    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X36Y32         LUT2 (Prop_lut2_I0_O)        0.124    -0.831 r  UART_Send0/Tx_En/O
                         net (fo=2, routed)           0.565    -0.266    UART_Send0/Tx_En_n_0
    SLICE_X34Y32         FDCE                                         r  UART_Send0/Tx_En_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.571    98.144    UART_Send0/CLK
    SLICE_X34Y32         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
                         clock pessimism             -0.419    97.725    
                         clock uncertainty           -0.115    97.610    
    SLICE_X34Y32         FDCE (Setup_fdce_C_D)       -0.031    97.579    UART_Send0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                         97.579    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                 97.845    

Slack (MET) :             98.038ns  (required time - arrival time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10 rise@100.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.580ns (35.321%)  route 1.062ns (64.679%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.855ns = ( 98.145 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.692    -2.234    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.456    -1.778 r  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.872    -0.906    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X36Y32         LUT3 (Prop_lut3_I0_O)        0.124    -0.782 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.190    -0.592    UART_Send0/Pulse_Init_Flag
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.572    98.145    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.379    97.766    
                         clock uncertainty           -0.115    97.651    
    SLICE_X36Y32         FDCE (Setup_fdce_C_CE)      -0.205    97.446    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         97.446    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                 98.038    

Slack (MET) :             98.038ns  (required time - arrival time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10 rise@100.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.580ns (35.321%)  route 1.062ns (64.679%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.855ns = ( 98.145 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.692    -2.234    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.456    -1.778 r  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.872    -0.906    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X36Y32         LUT3 (Prop_lut3_I0_O)        0.124    -0.782 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.190    -0.592    UART_Send0/Pulse_Init_Flag
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.572    98.145    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.379    97.766    
                         clock uncertainty           -0.115    97.651    
    SLICE_X36Y32         FDCE (Setup_fdce_C_CE)      -0.205    97.446    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                         97.446    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                 98.038    

Slack (MET) :             98.038ns  (required time - arrival time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10 rise@100.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.580ns (35.321%)  route 1.062ns (64.679%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.855ns = ( 98.145 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.692    -2.234    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.456    -1.778 r  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.872    -0.906    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X36Y32         LUT3 (Prop_lut3_I0_O)        0.124    -0.782 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.190    -0.592    UART_Send0/Pulse_Init_Flag
    SLICE_X36Y32         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.572    98.145    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.379    97.766    
                         clock uncertainty           -0.115    97.651    
    SLICE_X36Y32         FDCE (Setup_fdce_C_CE)      -0.205    97.446    UART_Send0/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         97.446    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                 98.038    

Slack (MET) :             98.038ns  (required time - arrival time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10 rise@100.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.580ns (35.321%)  route 1.062ns (64.679%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.855ns = ( 98.145 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.692    -2.234    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.456    -1.778 r  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.872    -0.906    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X36Y32         LUT3 (Prop_lut3_I0_O)        0.124    -0.782 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.190    -0.592    UART_Send0/Pulse_Init_Flag
    SLICE_X36Y32         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.572    98.145    UART_Send0/CLK
    SLICE_X36Y32         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.379    97.766    
                         clock uncertainty           -0.115    97.651    
    SLICE_X36Y32         FDPE (Setup_fdpe_C_CE)      -0.205    97.446    UART_Send0/Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                         97.446    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                 98.038    

Slack (MET) :             98.526ns  (required time - arrival time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10 rise@100.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.715ns (51.435%)  route 0.675ns (48.565%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.855ns = ( 98.145 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.692    -2.234    UART_Send0/CLK
    SLICE_X36Y32         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDPE (Prop_fdpe_C_Q)         0.419    -1.815 f  UART_Send0/Pulse_Init_Flag_reg[1]/Q
                         net (fo=1, routed)           0.675    -1.140    UART_Send0/Pulse_Init_Flag_reg_n_0_[1]
    SLICE_X36Y32         LUT2 (Prop_lut2_I1_O)        0.296    -0.844 r  UART_Send0/Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.844    UART_Send0/Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X36Y32         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.572    98.145    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.379    97.766    
                         clock uncertainty           -0.115    97.651    
    SLICE_X36Y32         FDCE (Setup_fdce_C_D)        0.031    97.682    UART_Send0/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         97.682    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                 98.526    

Slack (MET) :             98.737ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10 rise@100.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.718ns (61.035%)  route 0.458ns (38.965%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.855ns = ( 98.145 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.692    -2.234    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.419    -1.815 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.458    -1.356    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X36Y32         LUT2 (Prop_lut2_I0_O)        0.299    -1.057 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.057    UART_Send0/FSM_sequential_Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.572    98.145    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.379    97.766    
                         clock uncertainty           -0.115    97.651    
    SLICE_X36Y32         FDCE (Setup_fdce_C_D)        0.029    97.680    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         97.680    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                 98.737    

Slack (MET) :             98.789ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10 rise@100.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.170ns  (logic 0.712ns (60.836%)  route 0.458ns (39.164%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.855ns = ( 98.145 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.692    -2.234    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.419    -1.815 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.458    -1.356    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X36Y32         LUT2 (Prop_lut2_I1_O)        0.293    -1.063 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_2/O
                         net (fo=1, routed)           0.000    -1.063    UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_2_n_0
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.572    98.145    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.379    97.766    
                         clock uncertainty           -0.115    97.651    
    SLICE_X36Y32         FDCE (Setup_fdce_C_D)        0.075    97.726    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                         97.726    
                         arrival time                           1.063    
  -------------------------------------------------------------------
                         slack                                 98.789    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10 rise@0.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.587    -0.487    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.346 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.185    -0.162    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X36Y32         LUT2 (Prop_lut2_I0_O)        0.042    -0.120 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_2/O
                         net (fo=1, routed)           0.000    -0.120    UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_2_n_0
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.856    -0.252    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.235    -0.487    
                         clock uncertainty            0.115    -0.372    
    SLICE_X36Y32         FDCE (Hold_fdce_C_D)         0.107    -0.265    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10 rise@0.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.587    -0.487    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.346 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.185    -0.162    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X36Y32         LUT2 (Prop_lut2_I1_O)        0.045    -0.117 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.117    UART_Send0/FSM_sequential_Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.856    -0.252    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.235    -0.487    
                         clock uncertainty            0.115    -0.372    
    SLICE_X36Y32         FDCE (Hold_fdce_C_D)         0.091    -0.281    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10 rise@0.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.126%)  route 0.236ns (55.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.587    -0.487    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.346 f  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.236    -0.111    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X36Y32         LUT2 (Prop_lut2_I0_O)        0.045    -0.066 r  UART_Send0/Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.066    UART_Send0/Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X36Y32         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.856    -0.252    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.235    -0.487    
                         clock uncertainty            0.115    -0.372    
    SLICE_X36Y32         FDCE (Hold_fdce_C_D)         0.092    -0.280    UART_Send0/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10 rise@0.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.227ns (49.344%)  route 0.233ns (50.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.587    -0.487    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.359 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.177    -0.182    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X36Y32         LUT3 (Prop_lut3_I1_O)        0.099    -0.083 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.056    -0.027    UART_Send0/Pulse_Init_Flag
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.856    -0.252    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.235    -0.487    
                         clock uncertainty            0.115    -0.372    
    SLICE_X36Y32         FDCE (Hold_fdce_C_CE)       -0.039    -0.411    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10 rise@0.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.227ns (49.344%)  route 0.233ns (50.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.587    -0.487    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.359 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.177    -0.182    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X36Y32         LUT3 (Prop_lut3_I1_O)        0.099    -0.083 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.056    -0.027    UART_Send0/Pulse_Init_Flag
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.856    -0.252    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.235    -0.487    
                         clock uncertainty            0.115    -0.372    
    SLICE_X36Y32         FDCE (Hold_fdce_C_CE)       -0.039    -0.411    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10 rise@0.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.227ns (49.344%)  route 0.233ns (50.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.587    -0.487    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.359 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.177    -0.182    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X36Y32         LUT3 (Prop_lut3_I1_O)        0.099    -0.083 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.056    -0.027    UART_Send0/Pulse_Init_Flag
    SLICE_X36Y32         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.856    -0.252    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.235    -0.487    
                         clock uncertainty            0.115    -0.372    
    SLICE_X36Y32         FDCE (Hold_fdce_C_CE)       -0.039    -0.411    UART_Send0/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10 rise@0.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.227ns (49.344%)  route 0.233ns (50.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.587    -0.487    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.359 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.177    -0.182    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X36Y32         LUT3 (Prop_lut3_I1_O)        0.099    -0.083 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.056    -0.027    UART_Send0/Pulse_Init_Flag
    SLICE_X36Y32         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.856    -0.252    UART_Send0/CLK
    SLICE_X36Y32         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.235    -0.487    
                         clock uncertainty            0.115    -0.372    
    SLICE_X36Y32         FDPE (Hold_fdpe_C_CE)       -0.039    -0.411    UART_Send0/Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10 rise@0.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.227ns (37.619%)  route 0.376ns (62.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.587    -0.487    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.359 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.171    -0.189    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X36Y32         LUT2 (Prop_lut2_I1_O)        0.099    -0.090 r  UART_Send0/Tx_En/O
                         net (fo=2, routed)           0.206     0.116    UART_Send0/Tx_En_n_0
    SLICE_X35Y32         FDPE                                         r  UART_Send0/Tx_En_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.855    -0.253    UART_Send0/CLK
    SLICE_X35Y32         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
                         clock pessimism             -0.200    -0.453    
                         clock uncertainty            0.115    -0.338    
    SLICE_X35Y32         FDPE (Hold_fdpe_C_D)         0.070    -0.268    UART_Send0/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10 rise@0.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.227ns (37.619%)  route 0.376ns (62.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.587    -0.487    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.359 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.171    -0.189    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X36Y32         LUT2 (Prop_lut2_I1_O)        0.099    -0.090 r  UART_Send0/Tx_En/O
                         net (fo=2, routed)           0.206     0.116    UART_Send0/Tx_En_n_0
    SLICE_X34Y32         FDCE                                         r  UART_Send0/Tx_En_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.855    -0.253    UART_Send0/CLK
    SLICE_X34Y32         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
                         clock pessimism             -0.200    -0.453    
                         clock uncertainty            0.115    -0.338    
    SLICE_X34Y32         FDCE (Hold_fdce_C_D)         0.059    -0.279    UART_Send0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.395    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_5_10
  To Clock:  clk_out1_clk_5_10_1

Setup :            0  Failing Endpoints,  Worst Slack       45.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.661ns  (required time - arrival time)
  Source:                 Driver_DAC0/inst/Rom_Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Din_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 1.752ns (41.173%)  route 2.503ns (58.827%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 48.150 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.258ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.668    -2.258    Driver_DAC0/inst/Rom_Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  Driver_DAC0/inst/Rom_Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.882    -1.376 r  Driver_DAC0/inst/Rom_Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[1]
                         net (fo=1, routed)           1.493     0.116    Driver_DAC0/inst/DAC_Data_Triangle[5]
    SLICE_X32Y7          LUT5 (Prop_lut5_I0_O)        0.124     0.240 r  Driver_DAC0/inst/DAC_Din_i_15/O
                         net (fo=1, routed)           0.000     0.240    Driver_DAC0/inst/data2
    SLICE_X32Y7          MUXF7 (Prop_muxf7_I0_O)      0.212     0.452 r  Driver_DAC0/inst/DAC_Din_reg_i_8/O
                         net (fo=1, routed)           0.000     0.452    Driver_DAC0/inst/DAC_Din_reg_i_8_n_0
    SLICE_X32Y7          MUXF8 (Prop_muxf8_I1_O)      0.094     0.546 r  Driver_DAC0/inst/DAC_Din_reg_i_4/O
                         net (fo=1, routed)           0.594     1.140    Driver_DAC0/inst/DAC_Din_reg_i_4_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I0_O)        0.316     1.456 r  Driver_DAC0/inst/DAC_Din_i_2/O
                         net (fo=1, routed)           0.417     1.873    Driver_DAC0/inst/DAC_Din_0
    SLICE_X32Y9          LUT4 (Prop_lut4_I0_O)        0.124     1.997 r  Driver_DAC0/inst/DAC_Din_i_1/O
                         net (fo=1, routed)           0.000     1.997    Driver_DAC0/inst/DAC_Din_i_1_n_0
    SLICE_X32Y9          FDRE                                         r  Driver_DAC0/inst/DAC_Din_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.577    48.150    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y9          FDRE                                         r  Driver_DAC0/inst/DAC_Din_reg/C
                         clock pessimism             -0.419    47.731    
                         clock uncertainty           -0.102    47.629    
    SLICE_X32Y9          FDRE (Setup_fdre_C_D)        0.029    47.658    Driver_DAC0/inst/DAC_Din_reg
  -------------------------------------------------------------------
                         required time                         47.658    
                         arrival time                          -1.997    
  -------------------------------------------------------------------
                         slack                                 45.661    

Slack (MET) :             47.482ns  (required time - arrival time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.580ns (29.520%)  route 1.385ns (70.480%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 48.150 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.696    -2.230    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.456    -1.774 f  Driver_DAC0/inst/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.846    -0.928    Driver_DAC0/inst/DAC_Cnt[0]
    SLICE_X32Y10         LUT5 (Prop_lut5_I2_O)        0.124    -0.804 r  Driver_DAC0/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.539    -0.265    Driver_DAC0/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X33Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.577    48.150    Driver_DAC0/inst/clk_DAC
    SLICE_X33Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[2]/C
                         clock pessimism             -0.402    47.748    
                         clock uncertainty           -0.102    47.646    
    SLICE_X33Y10         FDRE (Setup_fdre_C_R)       -0.429    47.217    Driver_DAC0/inst/DAC_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         47.217    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                 47.482    

Slack (MET) :             47.500ns  (required time - arrival time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.580ns (29.454%)  route 1.389ns (70.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 48.150 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.696    -2.230    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.456    -1.774 f  Driver_DAC0/inst/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.846    -0.928    Driver_DAC0/inst/DAC_Cnt[0]
    SLICE_X32Y10         LUT5 (Prop_lut5_I2_O)        0.124    -0.804 r  Driver_DAC0/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.543    -0.261    Driver_DAC0/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.577    48.150    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/C
                         clock pessimism             -0.380    47.770    
                         clock uncertainty           -0.102    47.668    
    SLICE_X32Y10         FDRE (Setup_fdre_C_R)       -0.429    47.239    Driver_DAC0/inst/DAC_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         47.239    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                 47.500    

Slack (MET) :             47.500ns  (required time - arrival time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.580ns (29.454%)  route 1.389ns (70.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 48.150 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.696    -2.230    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.456    -1.774 f  Driver_DAC0/inst/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.846    -0.928    Driver_DAC0/inst/DAC_Cnt[0]
    SLICE_X32Y10         LUT5 (Prop_lut5_I2_O)        0.124    -0.804 r  Driver_DAC0/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.543    -0.261    Driver_DAC0/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.577    48.150    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[1]/C
                         clock pessimism             -0.380    47.770    
                         clock uncertainty           -0.102    47.668    
    SLICE_X32Y10         FDRE (Setup_fdre_C_R)       -0.429    47.239    Driver_DAC0/inst/DAC_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         47.239    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                 47.500    

Slack (MET) :             47.500ns  (required time - arrival time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.580ns (29.454%)  route 1.389ns (70.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 48.150 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.696    -2.230    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.456    -1.774 f  Driver_DAC0/inst/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.846    -0.928    Driver_DAC0/inst/DAC_Cnt[0]
    SLICE_X32Y10         LUT5 (Prop_lut5_I2_O)        0.124    -0.804 r  Driver_DAC0/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.543    -0.261    Driver_DAC0/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.577    48.150    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[3]/C
                         clock pessimism             -0.380    47.770    
                         clock uncertainty           -0.102    47.668    
    SLICE_X32Y10         FDRE (Setup_fdre_C_R)       -0.429    47.239    Driver_DAC0/inst/DAC_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         47.239    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                 47.500    

Slack (MET) :             47.500ns  (required time - arrival time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.580ns (29.454%)  route 1.389ns (70.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 48.150 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.696    -2.230    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.456    -1.774 f  Driver_DAC0/inst/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.846    -0.928    Driver_DAC0/inst/DAC_Cnt[0]
    SLICE_X32Y10         LUT5 (Prop_lut5_I2_O)        0.124    -0.804 r  Driver_DAC0/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.543    -0.261    Driver_DAC0/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.577    48.150    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[4]/C
                         clock pessimism             -0.380    47.770    
                         clock uncertainty           -0.102    47.668    
    SLICE_X32Y10         FDRE (Setup_fdre_C_R)       -0.429    47.239    Driver_DAC0/inst/DAC_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         47.239    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                 47.500    

Slack (MET) :             48.114ns  (required time - arrival time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.609ns (40.820%)  route 0.883ns (59.180%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 48.150 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.696    -2.230    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.456    -1.774 r  Driver_DAC0/inst/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.690    -1.084    Driver_DAC0/inst/DAC_Cnt[0]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.153    -0.931 r  Driver_DAC0/inst/DAC_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.193    -0.738    Driver_DAC0/inst/DAC_Cnt[2]_i_1_n_0
    SLICE_X33Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.577    48.150    Driver_DAC0/inst/clk_DAC
    SLICE_X33Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[2]/C
                         clock pessimism             -0.402    47.748    
                         clock uncertainty           -0.102    47.646    
    SLICE_X33Y10         FDRE (Setup_fdre_C_D)       -0.270    47.376    Driver_DAC0/inst/DAC_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         47.376    
                         arrival time                           0.738    
  -------------------------------------------------------------------
                         slack                                 48.114    

Slack (MET) :             48.303ns  (required time - arrival time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.718ns (44.175%)  route 0.907ns (55.825%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 48.150 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.696    -2.230    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.419    -1.811 r  Driver_DAC0/inst/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           0.907    -0.903    Driver_DAC0/inst/DAC_Cnt[1]
    SLICE_X32Y10         LUT4 (Prop_lut4_I0_O)        0.299    -0.604 r  Driver_DAC0/inst/DAC_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.604    Driver_DAC0/inst/DAC_Cnt[3]_i_1_n_0
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.577    48.150    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[3]/C
                         clock pessimism             -0.380    47.770    
                         clock uncertainty           -0.102    47.668    
    SLICE_X32Y10         FDRE (Setup_fdre_C_D)        0.031    47.699    Driver_DAC0/inst/DAC_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         47.699    
                         arrival time                           0.604    
  -------------------------------------------------------------------
                         slack                                 48.303    

Slack (MET) :             48.319ns  (required time - arrival time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.653ns  (logic 0.746ns (45.120%)  route 0.907ns (54.880%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 48.150 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.696    -2.230    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.419    -1.811 r  Driver_DAC0/inst/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           0.907    -0.903    Driver_DAC0/inst/DAC_Cnt[1]
    SLICE_X32Y10         LUT5 (Prop_lut5_I2_O)        0.327    -0.576 r  Driver_DAC0/inst/DAC_Cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.576    Driver_DAC0/inst/DAC_Cnt[4]_i_2_n_0
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.577    48.150    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[4]/C
                         clock pessimism             -0.380    47.770    
                         clock uncertainty           -0.102    47.668    
    SLICE_X32Y10         FDRE (Setup_fdre_C_D)        0.075    47.743    Driver_DAC0/inst/DAC_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         47.743    
                         arrival time                           0.576    
  -------------------------------------------------------------------
                         slack                                 48.319    

Slack (MET) :             48.322ns  (required time - arrival time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_5_10_1 rise@50.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.746ns (45.194%)  route 0.905ns (54.806%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 48.150 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.696    -2.230    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.419    -1.811 r  Driver_DAC0/inst/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           0.905    -0.906    Driver_DAC0/inst/DAC_Cnt[1]
    SLICE_X32Y10         LUT2 (Prop_lut2_I1_O)        0.327    -0.579 r  Driver_DAC0/inst/DAC_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.579    Driver_DAC0/inst/DAC_Cnt[1]_i_1_n_0
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                     50.000    50.000 r  
    H4                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    51.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    44.881 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    46.482    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.573 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          1.577    48.150    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[1]/C
                         clock pessimism             -0.380    47.770    
                         clock uncertainty           -0.102    47.668    
    SLICE_X32Y10         FDRE (Setup_fdre_C_D)        0.075    47.743    Driver_DAC0/inst/DAC_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         47.743    
                         arrival time                           0.579    
  -------------------------------------------------------------------
                         slack                                 48.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.190ns (58.968%)  route 0.132ns (41.032%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.591    -0.483    Driver_DAC0/inst/clk_DAC
    SLICE_X33Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  Driver_DAC0/inst/DAC_Cnt_reg[2]/Q
                         net (fo=10, routed)          0.132    -0.210    Driver_DAC0/inst/DAC_Cnt[2]
    SLICE_X32Y10         LUT5 (Prop_lut5_I0_O)        0.049    -0.161 r  Driver_DAC0/inst/DAC_Cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.161    Driver_DAC0/inst/DAC_Cnt[4]_i_2_n_0
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.861    -0.247    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[4]/C
                         clock pessimism             -0.223    -0.470    
                         clock uncertainty            0.102    -0.368    
    SLICE_X32Y10         FDRE (Hold_fdre_C_D)         0.107    -0.261    Driver_DAC0/inst/DAC_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.452%)  route 0.132ns (41.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.591    -0.483    Driver_DAC0/inst/clk_DAC
    SLICE_X33Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  Driver_DAC0/inst/DAC_Cnt_reg[2]/Q
                         net (fo=10, routed)          0.132    -0.210    Driver_DAC0/inst/DAC_Cnt[2]
    SLICE_X32Y10         LUT4 (Prop_lut4_I2_O)        0.045    -0.165 r  Driver_DAC0/inst/DAC_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    Driver_DAC0/inst/DAC_Cnt[3]_i_1_n_0
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.861    -0.247    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[3]/C
                         clock pessimism             -0.223    -0.470    
                         clock uncertainty            0.102    -0.368    
    SLICE_X32Y10         FDRE (Hold_fdre_C_D)         0.092    -0.276    Driver_DAC0/inst/DAC_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.268%)  route 0.157ns (45.732%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.591    -0.483    Driver_DAC0/inst/clk_DAC
    SLICE_X33Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  Driver_DAC0/inst/DAC_Cnt_reg[2]/Q
                         net (fo=10, routed)          0.157    -0.186    Driver_DAC0/inst/DAC_Cnt[2]
    SLICE_X32Y9          LUT6 (Prop_lut6_I3_O)        0.045    -0.141 r  Driver_DAC0/inst/DAC_Sync_i_1/O
                         net (fo=1, routed)           0.000    -0.141    Driver_DAC0/inst/DAC_Sync_i_1_n_0
    SLICE_X32Y9          FDRE                                         r  Driver_DAC0/inst/DAC_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.862    -0.246    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y9          FDRE                                         r  Driver_DAC0/inst/DAC_Sync_reg/C
                         clock pessimism             -0.220    -0.466    
                         clock uncertainty            0.102    -0.364    
    SLICE_X32Y9          FDRE (Hold_fdre_C_D)         0.092    -0.272    Driver_DAC0/inst/DAC_Sync_reg
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Driver_DAC0/inst/DAC_Din_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Din_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.592    -0.482    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y9          FDRE                                         r  Driver_DAC0/inst/DAC_Din_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  Driver_DAC0/inst/DAC_Din_reg/Q
                         net (fo=2, routed)           0.187    -0.154    Driver_DAC0/inst/DAC_Din
    SLICE_X32Y9          LUT4 (Prop_lut4_I3_O)        0.045    -0.109 r  Driver_DAC0/inst/DAC_Din_i_1/O
                         net (fo=1, routed)           0.000    -0.109    Driver_DAC0/inst/DAC_Din_i_1_n_0
    SLICE_X32Y9          FDRE                                         r  Driver_DAC0/inst/DAC_Din_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.862    -0.246    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y9          FDRE                                         r  Driver_DAC0/inst/DAC_Din_reg/C
                         clock pessimism             -0.236    -0.482    
                         clock uncertainty            0.102    -0.380    
    SLICE_X32Y9          FDRE (Hold_fdre_C_D)         0.091    -0.289    Driver_DAC0/inst/DAC_Din_reg
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.183ns (46.806%)  route 0.208ns (53.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.591    -0.483    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  Driver_DAC0/inst/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.208    -0.134    Driver_DAC0/inst/DAC_Cnt[0]
    SLICE_X32Y10         LUT2 (Prop_lut2_I0_O)        0.042    -0.092 r  Driver_DAC0/inst/DAC_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.092    Driver_DAC0/inst/DAC_Cnt[1]_i_1_n_0
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.861    -0.247    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[1]/C
                         clock pessimism             -0.236    -0.483    
                         clock uncertainty            0.102    -0.381    
    SLICE_X32Y10         FDRE (Hold_fdre_C_D)         0.107    -0.274    Driver_DAC0/inst/DAC_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.212%)  route 0.208ns (52.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.591    -0.483    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.342 f  Driver_DAC0/inst/DAC_Cnt_reg[0]/Q
                         net (fo=9, routed)           0.208    -0.134    Driver_DAC0/inst/DAC_Cnt[0]
    SLICE_X32Y10         LUT1 (Prop_lut1_I0_O)        0.045    -0.089 r  Driver_DAC0/inst/DAC_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.089    Driver_DAC0/inst/DAC_Cnt[0]_i_1_n_0
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.861    -0.247    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/C
                         clock pessimism             -0.236    -0.483    
                         clock uncertainty            0.102    -0.381    
    SLICE_X32Y10         FDRE (Hold_fdre_C_D)         0.091    -0.290    Driver_DAC0/inst/DAC_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.227ns (47.586%)  route 0.250ns (52.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.591    -0.483    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.128    -0.355 r  Driver_DAC0/inst/DAC_Cnt_reg[1]/Q
                         net (fo=9, routed)           0.191    -0.164    Driver_DAC0/inst/DAC_Cnt[1]
    SLICE_X32Y10         LUT3 (Prop_lut3_I1_O)        0.099    -0.065 r  Driver_DAC0/inst/DAC_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.059    -0.006    Driver_DAC0/inst/DAC_Cnt[2]_i_1_n_0
    SLICE_X33Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.861    -0.247    Driver_DAC0/inst/clk_DAC
    SLICE_X33Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[2]/C
                         clock pessimism             -0.223    -0.470    
                         clock uncertainty            0.102    -0.368    
    SLICE_X33Y10         FDRE (Hold_fdre_C_D)         0.005    -0.363    Driver_DAC0/inst/DAC_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.186ns (33.708%)  route 0.366ns (66.292%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.591    -0.483    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.342 f  Driver_DAC0/inst/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.181    -0.161    Driver_DAC0/inst/DAC_Cnt[3]
    SLICE_X32Y10         LUT5 (Prop_lut5_I4_O)        0.045    -0.116 r  Driver_DAC0/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.185     0.068    Driver_DAC0/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X33Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.861    -0.247    Driver_DAC0/inst/clk_DAC
    SLICE_X33Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[2]/C
                         clock pessimism             -0.223    -0.470    
                         clock uncertainty            0.102    -0.368    
    SLICE_X33Y10         FDRE (Hold_fdre_C_R)        -0.018    -0.386    Driver_DAC0/inst/DAC_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.186ns (33.445%)  route 0.370ns (66.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.591    -0.483    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.342 f  Driver_DAC0/inst/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.181    -0.161    Driver_DAC0/inst/DAC_Cnt[3]
    SLICE_X32Y10         LUT5 (Prop_lut5_I4_O)        0.045    -0.116 r  Driver_DAC0/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.189     0.073    Driver_DAC0/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.861    -0.247    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[0]/C
                         clock pessimism             -0.236    -0.483    
                         clock uncertainty            0.102    -0.381    
    SLICE_X32Y10         FDRE (Hold_fdre_C_R)        -0.018    -0.399    Driver_DAC0/inst/DAC_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 Driver_DAC0/inst/DAC_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Driver_DAC0/inst/DAC_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5_10_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5_10_1 rise@0.000ns - clk_out1_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.186ns (33.445%)  route 0.370ns (66.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.591    -0.483    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.342 f  Driver_DAC0/inst/DAC_Cnt_reg[3]/Q
                         net (fo=8, routed)           0.181    -0.161    Driver_DAC0/inst/DAC_Cnt[3]
    SLICE_X32Y10         LUT5 (Prop_lut5_I4_O)        0.045    -0.116 r  Driver_DAC0/inst/DAC_Cnt[4]_i_1/O
                         net (fo=5, routed)           0.189     0.073    Driver_DAC0/inst/DAC_Cnt[4]_i_1_n_0
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out1_clk_5_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout1_buf/O
                         net (fo=14, routed)          0.861    -0.247    Driver_DAC0/inst/clk_DAC
    SLICE_X32Y10         FDRE                                         r  Driver_DAC0/inst/DAC_Cnt_reg[1]/C
                         clock pessimism             -0.236    -0.483    
                         clock uncertainty            0.102    -0.381    
    SLICE_X32Y10         FDRE (Hold_fdre_C_R)        -0.018    -0.399    Driver_DAC0/inst/DAC_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.472    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_5_10
  To Clock:  clk_out2_clk_5_10_1

Setup :            0  Failing Endpoints,  Worst Slack        1.865ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.865ns  (required time - arrival time)
  Source:                 UART0/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10 fall@5.000ns)
  Data Path Delay:        2.499ns  (logic 0.583ns (23.330%)  route 1.916ns (76.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.848ns = ( 8.152 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.232ns = ( 2.768 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.694     2.768    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X33Y37         FDRE                                         r  UART0/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.459     3.227 r  UART0/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.956     4.184    UART0/inst/UART_Clk/Is_Odd
    SLICE_X34Y37         LUT3 (Prop_lut3_I1_O)        0.124     4.308 r  UART0/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.960     5.267    UART0/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X38Y42         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.579     8.152    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y42         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[20]/C
                         clock pessimism             -0.419     7.733    
                         clock uncertainty           -0.077     7.656    
    SLICE_X38Y42         FDRE (Setup_fdre_C_R)       -0.524     7.132    UART0/inst/UART_Clk/Count_reg[20]
  -------------------------------------------------------------------
                         required time                          7.132    
                         arrival time                          -5.267    
  -------------------------------------------------------------------
                         slack                                  1.865    

Slack (MET) :             1.865ns  (required time - arrival time)
  Source:                 UART0/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10 fall@5.000ns)
  Data Path Delay:        2.499ns  (logic 0.583ns (23.330%)  route 1.916ns (76.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.848ns = ( 8.152 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.232ns = ( 2.768 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.694     2.768    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X33Y37         FDRE                                         r  UART0/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.459     3.227 r  UART0/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.956     4.184    UART0/inst/UART_Clk/Is_Odd
    SLICE_X34Y37         LUT3 (Prop_lut3_I1_O)        0.124     4.308 r  UART0/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.960     5.267    UART0/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X38Y42         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.579     8.152    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y42         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[21]/C
                         clock pessimism             -0.419     7.733    
                         clock uncertainty           -0.077     7.656    
    SLICE_X38Y42         FDRE (Setup_fdre_C_R)       -0.524     7.132    UART0/inst/UART_Clk/Count_reg[21]
  -------------------------------------------------------------------
                         required time                          7.132    
                         arrival time                          -5.267    
  -------------------------------------------------------------------
                         slack                                  1.865    

Slack (MET) :             1.865ns  (required time - arrival time)
  Source:                 UART0/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10 fall@5.000ns)
  Data Path Delay:        2.499ns  (logic 0.583ns (23.330%)  route 1.916ns (76.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.848ns = ( 8.152 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.232ns = ( 2.768 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.694     2.768    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X33Y37         FDRE                                         r  UART0/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.459     3.227 r  UART0/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.956     4.184    UART0/inst/UART_Clk/Is_Odd
    SLICE_X34Y37         LUT3 (Prop_lut3_I1_O)        0.124     4.308 r  UART0/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.960     5.267    UART0/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X38Y42         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.579     8.152    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y42         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[22]/C
                         clock pessimism             -0.419     7.733    
                         clock uncertainty           -0.077     7.656    
    SLICE_X38Y42         FDRE (Setup_fdre_C_R)       -0.524     7.132    UART0/inst/UART_Clk/Count_reg[22]
  -------------------------------------------------------------------
                         required time                          7.132    
                         arrival time                          -5.267    
  -------------------------------------------------------------------
                         slack                                  1.865    

Slack (MET) :             1.865ns  (required time - arrival time)
  Source:                 UART0/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10 fall@5.000ns)
  Data Path Delay:        2.499ns  (logic 0.583ns (23.330%)  route 1.916ns (76.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.848ns = ( 8.152 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.232ns = ( 2.768 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.694     2.768    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X33Y37         FDRE                                         r  UART0/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.459     3.227 r  UART0/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.956     4.184    UART0/inst/UART_Clk/Is_Odd
    SLICE_X34Y37         LUT3 (Prop_lut3_I1_O)        0.124     4.308 r  UART0/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.960     5.267    UART0/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X38Y42         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.579     8.152    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y42         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[23]/C
                         clock pessimism             -0.419     7.733    
                         clock uncertainty           -0.077     7.656    
    SLICE_X38Y42         FDRE (Setup_fdre_C_R)       -0.524     7.132    UART0/inst/UART_Clk/Count_reg[23]
  -------------------------------------------------------------------
                         required time                          7.132    
                         arrival time                          -5.267    
  -------------------------------------------------------------------
                         slack                                  1.865    

Slack (MET) :             1.939ns  (required time - arrival time)
  Source:                 UART0/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10 fall@5.000ns)
  Data Path Delay:        2.425ns  (logic 0.583ns (24.040%)  route 1.842ns (75.960%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 8.153 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.232ns = ( 2.768 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.694     2.768    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X33Y37         FDRE                                         r  UART0/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.459     3.227 r  UART0/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.956     4.184    UART0/inst/UART_Clk/Is_Odd
    SLICE_X34Y37         LUT3 (Prop_lut3_I1_O)        0.124     4.308 r  UART0/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.886     5.193    UART0/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X38Y43         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.580     8.153    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y43         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[24]/C
                         clock pessimism             -0.419     7.734    
                         clock uncertainty           -0.077     7.657    
    SLICE_X38Y43         FDRE (Setup_fdre_C_R)       -0.524     7.133    UART0/inst/UART_Clk/Count_reg[24]
  -------------------------------------------------------------------
                         required time                          7.133    
                         arrival time                          -5.193    
  -------------------------------------------------------------------
                         slack                                  1.939    

Slack (MET) :             1.939ns  (required time - arrival time)
  Source:                 UART0/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10 fall@5.000ns)
  Data Path Delay:        2.425ns  (logic 0.583ns (24.040%)  route 1.842ns (75.960%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 8.153 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.232ns = ( 2.768 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.694     2.768    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X33Y37         FDRE                                         r  UART0/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.459     3.227 r  UART0/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.956     4.184    UART0/inst/UART_Clk/Is_Odd
    SLICE_X34Y37         LUT3 (Prop_lut3_I1_O)        0.124     4.308 r  UART0/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.886     5.193    UART0/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X38Y43         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.580     8.153    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y43         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[25]/C
                         clock pessimism             -0.419     7.734    
                         clock uncertainty           -0.077     7.657    
    SLICE_X38Y43         FDRE (Setup_fdre_C_R)       -0.524     7.133    UART0/inst/UART_Clk/Count_reg[25]
  -------------------------------------------------------------------
                         required time                          7.133    
                         arrival time                          -5.193    
  -------------------------------------------------------------------
                         slack                                  1.939    

Slack (MET) :             1.939ns  (required time - arrival time)
  Source:                 UART0/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10 fall@5.000ns)
  Data Path Delay:        2.425ns  (logic 0.583ns (24.040%)  route 1.842ns (75.960%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 8.153 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.232ns = ( 2.768 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.694     2.768    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X33Y37         FDRE                                         r  UART0/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.459     3.227 r  UART0/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.956     4.184    UART0/inst/UART_Clk/Is_Odd
    SLICE_X34Y37         LUT3 (Prop_lut3_I1_O)        0.124     4.308 r  UART0/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.886     5.193    UART0/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X38Y43         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.580     8.153    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y43         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[26]/C
                         clock pessimism             -0.419     7.734    
                         clock uncertainty           -0.077     7.657    
    SLICE_X38Y43         FDRE (Setup_fdre_C_R)       -0.524     7.133    UART0/inst/UART_Clk/Count_reg[26]
  -------------------------------------------------------------------
                         required time                          7.133    
                         arrival time                          -5.193    
  -------------------------------------------------------------------
                         slack                                  1.939    

Slack (MET) :             1.939ns  (required time - arrival time)
  Source:                 UART0/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10 fall@5.000ns)
  Data Path Delay:        2.425ns  (logic 0.583ns (24.040%)  route 1.842ns (75.960%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 8.153 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.232ns = ( 2.768 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.694     2.768    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X33Y37         FDRE                                         r  UART0/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.459     3.227 r  UART0/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.956     4.184    UART0/inst/UART_Clk/Is_Odd
    SLICE_X34Y37         LUT3 (Prop_lut3_I1_O)        0.124     4.308 r  UART0/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.886     5.193    UART0/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X38Y43         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.580     8.153    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y43         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[27]/C
                         clock pessimism             -0.419     7.734    
                         clock uncertainty           -0.077     7.657    
    SLICE_X38Y43         FDRE (Setup_fdre_C_R)       -0.524     7.133    UART0/inst/UART_Clk/Count_reg[27]
  -------------------------------------------------------------------
                         required time                          7.133    
                         arrival time                          -5.193    
  -------------------------------------------------------------------
                         slack                                  1.939    

Slack (MET) :             2.003ns  (required time - arrival time)
  Source:                 UART0/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10 fall@5.000ns)
  Data Path Delay:        2.361ns  (logic 0.583ns (24.698%)  route 1.778ns (75.302%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.848ns = ( 8.152 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.232ns = ( 2.768 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.694     2.768    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X33Y37         FDRE                                         r  UART0/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.459     3.227 r  UART0/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.956     4.184    UART0/inst/UART_Clk/Is_Odd
    SLICE_X34Y37         LUT3 (Prop_lut3_I1_O)        0.124     4.308 r  UART0/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.821     5.129    UART0/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X38Y41         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.579     8.152    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y41         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[16]/C
                         clock pessimism             -0.419     7.733    
                         clock uncertainty           -0.077     7.656    
    SLICE_X38Y41         FDRE (Setup_fdre_C_R)       -0.524     7.132    UART0/inst/UART_Clk/Count_reg[16]
  -------------------------------------------------------------------
                         required time                          7.132    
                         arrival time                          -5.129    
  -------------------------------------------------------------------
                         slack                                  2.003    

Slack (MET) :             2.003ns  (required time - arrival time)
  Source:                 UART0/inst/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out2_clk_5_10 fall@5.000ns)
  Data Path Delay:        2.361ns  (logic 0.583ns (24.698%)  route 1.778ns (75.302%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.848ns = ( 8.152 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.232ns = ( 2.768 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -0.701 f  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     0.978    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.694     2.768    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X33Y37         FDRE                                         r  UART0/inst/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.459     3.227 r  UART0/inst/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.956     4.184    UART0/inst/UART_Clk/Is_Odd
    SLICE_X34Y37         LUT3 (Prop_lut3_I1_O)        0.124     4.308 r  UART0/inst/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.821     5.129    UART0/inst/UART_Clk/Count[0]_i_1_n_0
    SLICE_X38Y41         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.579     8.152    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y41         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[17]/C
                         clock pessimism             -0.419     7.733    
                         clock uncertainty           -0.077     7.656    
    SLICE_X38Y41         FDRE (Setup_fdre_C_R)       -0.524     7.132    UART0/inst/UART_Clk/Count_reg[17]
  -------------------------------------------------------------------
                         required time                          7.132    
                         arrival time                          -5.129    
  -------------------------------------------------------------------
                         slack                                  2.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 UART0/inst/UART_Tx0/En_Posedge_Check_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Tx0/En_Posedge_Check_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.155%)  route 0.163ns (49.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.586    -0.488    UART0/inst/UART_Tx0/clk_100MHz
    SLICE_X34Y31         FDCE                                         r  UART0/inst/UART_Tx0/En_Posedge_Check_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.324 r  UART0/inst/UART_Tx0/En_Posedge_Check_reg[0]/Q
                         net (fo=3, routed)           0.163    -0.161    UART0/inst/UART_Tx0/p_0_in[1]
    SLICE_X33Y29         FDCE                                         r  UART0/inst/UART_Tx0/En_Posedge_Check_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.852    -0.256    UART0/inst/UART_Tx0/clk_100MHz
    SLICE_X33Y29         FDCE                                         r  UART0/inst/UART_Tx0/En_Posedge_Check_reg[1]/C
                         clock pessimism             -0.220    -0.476    
                         clock uncertainty            0.077    -0.399    
    SLICE_X33Y29         FDCE (Hold_fdce_C_D)         0.070    -0.329    UART0/inst/UART_Tx0/En_Posedge_Check_reg[1]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.593    -0.481    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X34Y4          FDRE                                         r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.317 r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/Q
                         net (fo=9, routed)           0.175    -0.142    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Clk
    SLICE_X34Y4          LUT2 (Prop_lut2_I1_O)        0.045    -0.097 r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Clk_i_1/O
                         net (fo=1, routed)           0.000    -0.097    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Clk_i_1_n_0
    SLICE_X34Y4          FDRE                                         r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.863    -0.245    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X34Y4          FDRE                                         r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg/C
                         clock pessimism             -0.236    -0.481    
                         clock uncertainty            0.077    -0.404    
    SLICE_X34Y4          FDRE (Hold_fdre_C_D)         0.120    -0.284    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Clk_reg
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 UART0/inst/UART_Clk/Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.592    -0.482    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y40         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.318 r  UART0/inst/UART_Clk/Count_reg[14]/Q
                         net (fo=4, routed)           0.127    -0.192    UART0/inst/UART_Clk/Count_reg[14]
    SLICE_X38Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.082 r  UART0/inst/UART_Clk/Count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.082    UART0/inst/UART_Clk/Count_reg[12]_i_1_n_5
    SLICE_X38Y40         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.863    -0.245    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y40         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[14]/C
                         clock pessimism             -0.237    -0.482    
                         clock uncertainty            0.077    -0.405    
    SLICE_X38Y40         FDRE (Hold_fdre_C_D)         0.134    -0.271    UART0/inst/UART_Clk/Count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 UART0/inst/UART_Clk/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.592    -0.482    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y41         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.318 r  UART0/inst/UART_Clk/Count_reg[18]/Q
                         net (fo=4, routed)           0.127    -0.192    UART0/inst/UART_Clk/Count_reg[18]
    SLICE_X38Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.082 r  UART0/inst/UART_Clk/Count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.082    UART0/inst/UART_Clk/Count_reg[16]_i_1_n_5
    SLICE_X38Y41         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.863    -0.245    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y41         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[18]/C
                         clock pessimism             -0.237    -0.482    
                         clock uncertainty            0.077    -0.405    
    SLICE_X38Y41         FDRE (Hold_fdre_C_D)         0.134    -0.271    UART0/inst/UART_Clk/Count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 UART0/inst/UART_Clk/Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.591    -0.483    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y38         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.319 r  UART0/inst/UART_Clk/Count_reg[6]/Q
                         net (fo=4, routed)           0.127    -0.193    UART0/inst/UART_Clk/Count_reg[6]
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.083 r  UART0/inst/UART_Clk/Count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.083    UART0/inst/UART_Clk/Count_reg[4]_i_1_n_5
    SLICE_X38Y38         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.862    -0.246    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y38         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[6]/C
                         clock pessimism             -0.237    -0.483    
                         clock uncertainty            0.077    -0.406    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.134    -0.272    UART0/inst/UART_Clk/Count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 UART0/inst/UART_Clk/Count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.592    -0.482    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y42         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.318 r  UART0/inst/UART_Clk/Count_reg[22]/Q
                         net (fo=4, routed)           0.127    -0.192    UART0/inst/UART_Clk/Count_reg[22]
    SLICE_X38Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.082 r  UART0/inst/UART_Clk/Count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.082    UART0/inst/UART_Clk/Count_reg[20]_i_1_n_5
    SLICE_X38Y42         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.863    -0.245    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y42         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[22]/C
                         clock pessimism             -0.237    -0.482    
                         clock uncertainty            0.077    -0.405    
    SLICE_X38Y42         FDRE (Hold_fdre_C_D)         0.134    -0.271    UART0/inst/UART_Clk/Count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 UART0/inst/UART_Clk/Count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/inst/UART_Clk/Count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.274ns (68.033%)  route 0.129ns (31.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.593    -0.481    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y44         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.317 r  UART0/inst/UART_Clk/Count_reg[30]/Q
                         net (fo=4, routed)           0.129    -0.189    UART0/inst/UART_Clk/Count_reg[30]
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.079 r  UART0/inst/UART_Clk/Count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.079    UART0/inst/UART_Clk/Count_reg[28]_i_1_n_5
    SLICE_X38Y44         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.864    -0.244    UART0/inst/UART_Clk/clk_100MHz
    SLICE_X38Y44         FDRE                                         r  UART0/inst/UART_Clk/Count_reg[30]/C
                         clock pessimism             -0.237    -0.481    
                         clock uncertainty            0.077    -0.404    
    SLICE_X38Y44         FDRE (Hold_fdre_C_D)         0.134    -0.270    UART0/inst/UART_Clk/Count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.592    -0.482    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X36Y8          FDRE                                         r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.209    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.098 r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.098    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[8]_i_1_n_5
    SLICE_X36Y8          FDRE                                         r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.863    -0.245    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X36Y8          FDRE                                         r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]/C
                         clock pessimism             -0.237    -0.482    
                         clock uncertainty            0.077    -0.405    
    SLICE_X36Y8          FDRE (Hold_fdre_C_D)         0.105    -0.300    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.592    -0.482    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X36Y9          FDRE                                         r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/Q
                         net (fo=2, routed)           0.133    -0.209    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.098 r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.098    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[12]_i_1_n_5
    SLICE_X36Y9          FDRE                                         r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.863    -0.245    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/clk_100MHz
    SLICE_X36Y9          FDRE                                         r  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]/C
                         clock pessimism             -0.237    -0.482    
                         clock uncertainty            0.077    -0.405    
    SLICE_X36Y9          FDRE (Hold_fdre_C_D)         0.105    -0.300    Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Driver_ADC0/inst/Clk_Division_ADC/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_ADC0/inst/Clk_Division_ADC/Count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out2_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.590    -0.484    Driver_ADC0/inst/Clk_Division_ADC/clk_100MHz
    SLICE_X36Y37         FDRE                                         r  Driver_ADC0/inst/Clk_Division_ADC/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  Driver_ADC0/inst/Clk_Division_ADC/Count_reg[18]/Q
                         net (fo=2, routed)           0.133    -0.211    Driver_ADC0/inst/Clk_Division_ADC/Count_reg[18]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.100 r  Driver_ADC0/inst/Clk_Division_ADC/Count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.100    Driver_ADC0/inst/Clk_Division_ADC/Count_reg[16]_i_1_n_5
    SLICE_X36Y37         FDRE                                         r  Driver_ADC0/inst/Clk_Division_ADC/Count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.860    -0.248    Driver_ADC0/inst/Clk_Division_ADC/clk_100MHz
    SLICE_X36Y37         FDRE                                         r  Driver_ADC0/inst/Clk_Division_ADC/Count_reg[18]/C
                         clock pessimism             -0.236    -0.484    
                         clock uncertainty            0.077    -0.407    
    SLICE_X36Y37         FDRE (Hold_fdre_C_D)         0.105    -0.302    Driver_ADC0/inst/Clk_Division_ADC/Count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.202    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_5_10
  To Clock:  clk_out2_clk_5_10_1

Setup :            0  Failing Endpoints,  Worst Slack        7.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.140ns  (required time - arrival time)
  Source:                 UART_Send0/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART0/inst/UART_Tx0/En_Posedge_Check_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 0.580ns (23.211%)  route 1.919ns (76.789%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.858ns = ( 8.142 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.237ns
    Clock Pessimism Removal (CPR):    -0.582ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.689    -2.237    UART_Send0/CLK
    SLICE_X35Y32         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDPE (Prop_fdpe_C_Q)         0.456    -1.781 r  UART_Send0/Tx_En_reg_P/Q
                         net (fo=3, routed)           1.919     0.138    UART_Send0/Tx_En_reg_P_n_0
    SLICE_X34Y31         LUT3 (Prop_lut3_I0_O)        0.124     0.262 r  UART_Send0/UART0_i_1/O
                         net (fo=1, routed)           0.000     0.262    UART0/inst/UART_Tx0/En_Tx
    SLICE_X34Y31         FDCE                                         r  UART0/inst/UART_Tx0/En_Posedge_Check_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.569     8.142    UART0/inst/UART_Tx0/clk_100MHz
    SLICE_X34Y31         FDCE                                         r  UART0/inst/UART_Tx0/En_Posedge_Check_reg[0]/C
                         clock pessimism             -0.582     7.560    
                         clock uncertainty           -0.235     7.325    
    SLICE_X34Y31         FDCE (Setup_fdce_C_D)        0.077     7.402    UART0/inst/UART_Tx0/En_Posedge_Check_reg[0]
  -------------------------------------------------------------------
                         required time                          7.402    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  7.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 UART_Send0/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART0/inst/UART_Tx0/En_Posedge_Check_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.209ns (22.745%)  route 0.710ns (77.255%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.081ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.587    -0.487    UART_Send0/CLK
    SLICE_X34Y32         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.323 r  UART_Send0/Tx_En_reg_C/Q
                         net (fo=3, routed)           0.710     0.386    UART_Send0/Tx_En_reg_C_n_0
    SLICE_X34Y31         LUT3 (Prop_lut3_I2_O)        0.045     0.431 r  UART_Send0/UART0_i_1/O
                         net (fo=1, routed)           0.000     0.431    UART0/inst/UART_Tx0/En_Tx
    SLICE_X34Y31         FDCE                                         r  UART0/inst/UART_Tx0/En_Posedge_Check_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.854    -0.254    UART0/inst/UART_Tx0/clk_100MHz
    SLICE_X34Y31         FDCE                                         r  UART0/inst/UART_Tx0/En_Posedge_Check_reg[0]/C
                         clock pessimism              0.081    -0.173    
                         clock uncertainty            0.235     0.063    
    SLICE_X34Y31         FDCE (Hold_fdce_C_D)         0.120     0.183    UART0/inst/UART_Tx0/En_Posedge_Check_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.431    
  -------------------------------------------------------------------
                         slack                                  0.249    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_5_10_1
  To Clock:  clk_out2_clk_5_10_1

Setup :            0  Failing Endpoints,  Worst Slack        7.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.253ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.144ns  (required time - arrival time)
  Source:                 UART_Send0/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART0/inst/UART_Tx0/En_Posedge_Check_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_5_10_1 rise@10.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 0.580ns (23.211%)  route 1.919ns (76.789%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.858ns = ( 8.142 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.237ns
    Clock Pessimism Removal (CPR):    -0.582ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.689    -2.237    UART_Send0/CLK
    SLICE_X35Y32         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDPE (Prop_fdpe_C_Q)         0.456    -1.781 r  UART_Send0/Tx_En_reg_P/Q
                         net (fo=3, routed)           1.919     0.138    UART_Send0/Tx_En_reg_P_n_0
    SLICE_X34Y31         LUT3 (Prop_lut3_I0_O)        0.124     0.262 r  UART_Send0/UART0_i_1/O
                         net (fo=1, routed)           0.000     0.262    UART0/inst/UART_Tx0/En_Tx
    SLICE_X34Y31         FDCE                                         r  UART0/inst/UART_Tx0/En_Posedge_Check_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660     4.881 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     6.482    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         1.569     8.142    UART0/inst/UART_Tx0/clk_100MHz
    SLICE_X34Y31         FDCE                                         r  UART0/inst/UART_Tx0/En_Posedge_Check_reg[0]/C
                         clock pessimism             -0.582     7.560    
                         clock uncertainty           -0.231     7.329    
    SLICE_X34Y31         FDCE (Setup_fdce_C_D)        0.077     7.406    UART0/inst/UART_Tx0/En_Posedge_Check_reg[0]
  -------------------------------------------------------------------
                         required time                          7.406    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  7.144    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 UART_Send0/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART0/inst/UART_Tx0/En_Posedge_Check_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_5_10_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_5_10_1 rise@0.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.209ns (22.745%)  route 0.710ns (77.255%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.081ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.587    -0.487    UART_Send0/CLK
    SLICE_X34Y32         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.323 r  UART_Send0/Tx_En_reg_C/Q
                         net (fo=3, routed)           0.710     0.386    UART_Send0/Tx_En_reg_C_n_0
    SLICE_X34Y31         LUT3 (Prop_lut3_I2_O)        0.045     0.431 r  UART_Send0/UART0_i_1/O
                         net (fo=1, routed)           0.000     0.431    UART0/inst/UART_Tx0/En_Tx
    SLICE_X34Y31         FDCE                                         r  UART0/inst/UART_Tx0/En_Posedge_Check_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out2_clk_5_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout2_buf/O
                         net (fo=104, routed)         0.854    -0.254    UART0/inst/UART_Tx0/clk_100MHz
    SLICE_X34Y31         FDCE                                         r  UART0/inst/UART_Tx0/En_Posedge_Check_reg[0]/C
                         clock pessimism              0.081    -0.173    
                         clock uncertainty            0.231     0.058    
    SLICE_X34Y31         FDCE (Hold_fdce_C_D)         0.120     0.178    UART0/inst/UART_Tx0/En_Posedge_Check_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.178    
                         arrival time                           0.431    
  -------------------------------------------------------------------
                         slack                                  0.253    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_5_10
  To Clock:  clk_out3_clk_5_10_1

Setup :            0  Failing Endpoints,  Worst Slack       97.809ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.809ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10_1 rise@100.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.580ns (29.475%)  route 1.388ns (70.525%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 98.144 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.692    -2.234    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.456    -1.778 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.823    -0.955    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X36Y32         LUT2 (Prop_lut2_I0_O)        0.124    -0.831 r  UART_Send0/Tx_En/O
                         net (fo=2, routed)           0.565    -0.266    UART_Send0/Tx_En_n_0
    SLICE_X35Y32         FDPE                                         r  UART_Send0/Tx_En_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.571    98.144    UART_Send0/CLK
    SLICE_X35Y32         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
                         clock pessimism             -0.419    97.725    
                         clock uncertainty           -0.115    97.610    
    SLICE_X35Y32         FDPE (Setup_fdpe_C_D)       -0.067    97.543    UART_Send0/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                         97.543    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                 97.809    

Slack (MET) :             97.845ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10_1 rise@100.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.580ns (29.475%)  route 1.388ns (70.525%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 98.144 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.692    -2.234    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.456    -1.778 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.823    -0.955    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X36Y32         LUT2 (Prop_lut2_I0_O)        0.124    -0.831 r  UART_Send0/Tx_En/O
                         net (fo=2, routed)           0.565    -0.266    UART_Send0/Tx_En_n_0
    SLICE_X34Y32         FDCE                                         r  UART_Send0/Tx_En_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.571    98.144    UART_Send0/CLK
    SLICE_X34Y32         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
                         clock pessimism             -0.419    97.725    
                         clock uncertainty           -0.115    97.610    
    SLICE_X34Y32         FDCE (Setup_fdce_C_D)       -0.031    97.579    UART_Send0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                         97.579    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                 97.845    

Slack (MET) :             98.038ns  (required time - arrival time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10_1 rise@100.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.580ns (35.321%)  route 1.062ns (64.679%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.855ns = ( 98.145 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.692    -2.234    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.456    -1.778 r  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.872    -0.906    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X36Y32         LUT3 (Prop_lut3_I0_O)        0.124    -0.782 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.190    -0.592    UART_Send0/Pulse_Init_Flag
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.572    98.145    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.379    97.766    
                         clock uncertainty           -0.115    97.651    
    SLICE_X36Y32         FDCE (Setup_fdce_C_CE)      -0.205    97.446    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         97.446    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                 98.038    

Slack (MET) :             98.038ns  (required time - arrival time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10_1 rise@100.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.580ns (35.321%)  route 1.062ns (64.679%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.855ns = ( 98.145 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.692    -2.234    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.456    -1.778 r  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.872    -0.906    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X36Y32         LUT3 (Prop_lut3_I0_O)        0.124    -0.782 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.190    -0.592    UART_Send0/Pulse_Init_Flag
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.572    98.145    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.379    97.766    
                         clock uncertainty           -0.115    97.651    
    SLICE_X36Y32         FDCE (Setup_fdce_C_CE)      -0.205    97.446    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                         97.446    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                 98.038    

Slack (MET) :             98.038ns  (required time - arrival time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10_1 rise@100.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.580ns (35.321%)  route 1.062ns (64.679%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.855ns = ( 98.145 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.692    -2.234    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.456    -1.778 r  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.872    -0.906    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X36Y32         LUT3 (Prop_lut3_I0_O)        0.124    -0.782 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.190    -0.592    UART_Send0/Pulse_Init_Flag
    SLICE_X36Y32         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.572    98.145    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.379    97.766    
                         clock uncertainty           -0.115    97.651    
    SLICE_X36Y32         FDCE (Setup_fdce_C_CE)      -0.205    97.446    UART_Send0/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         97.446    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                 98.038    

Slack (MET) :             98.038ns  (required time - arrival time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10_1 rise@100.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.580ns (35.321%)  route 1.062ns (64.679%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.855ns = ( 98.145 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.692    -2.234    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.456    -1.778 r  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.872    -0.906    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X36Y32         LUT3 (Prop_lut3_I0_O)        0.124    -0.782 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.190    -0.592    UART_Send0/Pulse_Init_Flag
    SLICE_X36Y32         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.572    98.145    UART_Send0/CLK
    SLICE_X36Y32         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.379    97.766    
                         clock uncertainty           -0.115    97.651    
    SLICE_X36Y32         FDPE (Setup_fdpe_C_CE)      -0.205    97.446    UART_Send0/Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                         97.446    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                 98.038    

Slack (MET) :             98.526ns  (required time - arrival time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10_1 rise@100.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.715ns (51.435%)  route 0.675ns (48.565%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.855ns = ( 98.145 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.692    -2.234    UART_Send0/CLK
    SLICE_X36Y32         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDPE (Prop_fdpe_C_Q)         0.419    -1.815 f  UART_Send0/Pulse_Init_Flag_reg[1]/Q
                         net (fo=1, routed)           0.675    -1.140    UART_Send0/Pulse_Init_Flag_reg_n_0_[1]
    SLICE_X36Y32         LUT2 (Prop_lut2_I1_O)        0.296    -0.844 r  UART_Send0/Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.844    UART_Send0/Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X36Y32         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.572    98.145    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.379    97.766    
                         clock uncertainty           -0.115    97.651    
    SLICE_X36Y32         FDCE (Setup_fdce_C_D)        0.031    97.682    UART_Send0/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         97.682    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                 98.526    

Slack (MET) :             98.737ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10_1 rise@100.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.718ns (61.035%)  route 0.458ns (38.965%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.855ns = ( 98.145 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.692    -2.234    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.419    -1.815 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.458    -1.356    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X36Y32         LUT2 (Prop_lut2_I0_O)        0.299    -1.057 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.057    UART_Send0/FSM_sequential_Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.572    98.145    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.379    97.766    
                         clock uncertainty           -0.115    97.651    
    SLICE_X36Y32         FDCE (Setup_fdce_C_D)        0.029    97.680    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         97.680    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                 98.737    

Slack (MET) :             98.789ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10_1 rise@100.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.170ns  (logic 0.712ns (60.836%)  route 0.458ns (39.164%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.855ns = ( 98.145 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.692    -2.234    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.419    -1.815 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.458    -1.356    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X36Y32         LUT2 (Prop_lut2_I1_O)        0.293    -1.063 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_2/O
                         net (fo=1, routed)           0.000    -1.063    UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_2_n_0
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.572    98.145    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.379    97.766    
                         clock uncertainty           -0.115    97.651    
    SLICE_X36Y32         FDCE (Setup_fdce_C_D)        0.075    97.726    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                         97.726    
                         arrival time                           1.063    
  -------------------------------------------------------------------
                         slack                                 98.789    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10_1 rise@0.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.587    -0.487    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.346 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.185    -0.162    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X36Y32         LUT2 (Prop_lut2_I0_O)        0.042    -0.120 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_2/O
                         net (fo=1, routed)           0.000    -0.120    UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_2_n_0
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.856    -0.252    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.235    -0.487    
                         clock uncertainty            0.115    -0.372    
    SLICE_X36Y32         FDCE (Hold_fdce_C_D)         0.107    -0.265    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10_1 rise@0.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.587    -0.487    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.346 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.185    -0.162    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X36Y32         LUT2 (Prop_lut2_I1_O)        0.045    -0.117 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.117    UART_Send0/FSM_sequential_Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.856    -0.252    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.235    -0.487    
                         clock uncertainty            0.115    -0.372    
    SLICE_X36Y32         FDCE (Hold_fdce_C_D)         0.091    -0.281    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10_1 rise@0.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.126%)  route 0.236ns (55.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.587    -0.487    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.346 f  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.236    -0.111    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X36Y32         LUT2 (Prop_lut2_I0_O)        0.045    -0.066 r  UART_Send0/Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.066    UART_Send0/Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X36Y32         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.856    -0.252    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.235    -0.487    
                         clock uncertainty            0.115    -0.372    
    SLICE_X36Y32         FDCE (Hold_fdce_C_D)         0.092    -0.280    UART_Send0/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10_1 rise@0.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.227ns (49.344%)  route 0.233ns (50.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.587    -0.487    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.359 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.177    -0.182    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X36Y32         LUT3 (Prop_lut3_I1_O)        0.099    -0.083 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.056    -0.027    UART_Send0/Pulse_Init_Flag
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.856    -0.252    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.235    -0.487    
                         clock uncertainty            0.115    -0.372    
    SLICE_X36Y32         FDCE (Hold_fdce_C_CE)       -0.039    -0.411    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10_1 rise@0.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.227ns (49.344%)  route 0.233ns (50.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.587    -0.487    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.359 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.177    -0.182    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X36Y32         LUT3 (Prop_lut3_I1_O)        0.099    -0.083 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.056    -0.027    UART_Send0/Pulse_Init_Flag
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.856    -0.252    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.235    -0.487    
                         clock uncertainty            0.115    -0.372    
    SLICE_X36Y32         FDCE (Hold_fdce_C_CE)       -0.039    -0.411    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10_1 rise@0.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.227ns (49.344%)  route 0.233ns (50.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.587    -0.487    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.359 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.177    -0.182    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X36Y32         LUT3 (Prop_lut3_I1_O)        0.099    -0.083 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.056    -0.027    UART_Send0/Pulse_Init_Flag
    SLICE_X36Y32         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.856    -0.252    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.235    -0.487    
                         clock uncertainty            0.115    -0.372    
    SLICE_X36Y32         FDCE (Hold_fdce_C_CE)       -0.039    -0.411    UART_Send0/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10_1 rise@0.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.227ns (49.344%)  route 0.233ns (50.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.587    -0.487    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.359 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.177    -0.182    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X36Y32         LUT3 (Prop_lut3_I1_O)        0.099    -0.083 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.056    -0.027    UART_Send0/Pulse_Init_Flag
    SLICE_X36Y32         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.856    -0.252    UART_Send0/CLK
    SLICE_X36Y32         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.235    -0.487    
                         clock uncertainty            0.115    -0.372    
    SLICE_X36Y32         FDPE (Hold_fdpe_C_CE)       -0.039    -0.411    UART_Send0/Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10_1 rise@0.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.227ns (37.619%)  route 0.376ns (62.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.587    -0.487    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.359 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.171    -0.189    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X36Y32         LUT2 (Prop_lut2_I1_O)        0.099    -0.090 r  UART_Send0/Tx_En/O
                         net (fo=2, routed)           0.206     0.116    UART_Send0/Tx_En_n_0
    SLICE_X35Y32         FDPE                                         r  UART_Send0/Tx_En_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.855    -0.253    UART_Send0/CLK
    SLICE_X35Y32         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
                         clock pessimism             -0.200    -0.453    
                         clock uncertainty            0.115    -0.338    
    SLICE_X35Y32         FDPE (Hold_fdpe_C_D)         0.070    -0.268    UART_Send0/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_5_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10_1 rise@0.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.227ns (37.619%)  route 0.376ns (62.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.587    -0.487    UART_Send0/CLK
    SLICE_X36Y32         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.359 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.171    -0.189    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X36Y32         LUT2 (Prop_lut2_I1_O)        0.099    -0.090 r  UART_Send0/Tx_En/O
                         net (fo=2, routed)           0.206     0.116    UART_Send0/Tx_En_n_0
    SLICE_X34Y32         FDCE                                         r  UART_Send0/Tx_En_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.855    -0.253    UART_Send0/CLK
    SLICE_X34Y32         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
                         clock pessimism             -0.200    -0.453    
                         clock uncertainty            0.115    -0.338    
    SLICE_X34Y32         FDCE (Hold_fdce_C_D)         0.059    -0.279    UART_Send0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.395    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_clk_5_10
  To Clock:  clk_out3_clk_5_10

Setup :            0  Failing Endpoints,  Worst Slack       97.536ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.571ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.536ns  (required time - arrival time)
  Source:                 UART_Send0/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_P/PRE
                            (recovery check against rising-edge clock clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10 rise@100.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.642ns (32.627%)  route 1.326ns (67.373%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 98.144 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.237ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.689    -2.237    UART_Send0/CLK
    SLICE_X34Y32         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDCE (Prop_fdce_C_Q)         0.518    -1.719 r  UART_Send0/Tx_En_reg_C/Q
                         net (fo=3, routed)           0.517    -1.202    UART_Send0/Tx_En_reg_C_n_0
    SLICE_X34Y32         LUT4 (Prop_lut4_I1_O)        0.124    -1.078 f  UART_Send0/Tx_En_reg_LDC_i_1/O
                         net (fo=2, routed)           0.809    -0.269    UART_Send0/Tx_En_reg_LDC_i_1_n_0
    SLICE_X35Y32         FDPE                                         f  UART_Send0/Tx_En_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.571    98.144    UART_Send0/CLK
    SLICE_X35Y32         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
                         clock pessimism             -0.403    97.741    
                         clock uncertainty           -0.115    97.626    
    SLICE_X35Y32         FDPE (Recov_fdpe_C_PRE)     -0.359    97.267    UART_Send0/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                         97.267    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                 97.536    

Slack (MET) :             97.785ns  (required time - arrival time)
  Source:                 UART_Send0/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_C/CLR
                            (recovery check against rising-edge clock clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10 rise@100.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.642ns (36.043%)  route 1.139ns (63.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 98.144 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.237ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.689    -2.237    UART_Send0/CLK
    SLICE_X34Y32         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDCE (Prop_fdce_C_Q)         0.518    -1.719 f  UART_Send0/Tx_En_reg_C/Q
                         net (fo=3, routed)           0.514    -1.205    UART_Send0/Tx_En_reg_C_n_0
    SLICE_X34Y32         LUT4 (Prop_lut4_I1_O)        0.124    -1.081 f  UART_Send0/Tx_En_reg_LDC_i_2/O
                         net (fo=2, routed)           0.625    -0.456    UART_Send0/Tx_En_reg_LDC_i_2_n_0
    SLICE_X34Y32         FDCE                                         f  UART_Send0/Tx_En_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.571    98.144    UART_Send0/CLK
    SLICE_X34Y32         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
                         clock pessimism             -0.381    97.763    
                         clock uncertainty           -0.115    97.648    
    SLICE_X34Y32         FDCE (Recov_fdce_C_CLR)     -0.319    97.329    UART_Send0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                         97.329    
                         arrival time                           0.456    
  -------------------------------------------------------------------
                         slack                                 97.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 UART_Send0/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_C/CLR
                            (removal check against rising-edge clock clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10 rise@0.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.186ns (35.994%)  route 0.331ns (64.006%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.587    -0.487    UART_Send0/CLK
    SLICE_X35Y32         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDPE (Prop_fdpe_C_Q)         0.141    -0.346 f  UART_Send0/Tx_En_reg_P/Q
                         net (fo=3, routed)           0.114    -0.232    UART_Send0/Tx_En_reg_P_n_0
    SLICE_X34Y32         LUT4 (Prop_lut4_I3_O)        0.045    -0.187 f  UART_Send0/Tx_En_reg_LDC_i_2/O
                         net (fo=2, routed)           0.216     0.029    UART_Send0/Tx_En_reg_LDC_i_2_n_0
    SLICE_X34Y32         FDCE                                         f  UART_Send0/Tx_En_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.855    -0.253    UART_Send0/CLK
    SLICE_X34Y32         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
                         clock pessimism             -0.221    -0.474    
    SLICE_X34Y32         FDCE (Remov_fdce_C_CLR)     -0.067    -0.541    UART_Send0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 UART_Send0/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_P/PRE
                            (removal check against rising-edge clock clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10 rise@0.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.186ns (26.523%)  route 0.515ns (73.477%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.587    -0.487    UART_Send0/CLK
    SLICE_X35Y32         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDPE (Prop_fdpe_C_Q)         0.141    -0.346 r  UART_Send0/Tx_En_reg_P/Q
                         net (fo=3, routed)           0.110    -0.236    UART_Send0/Tx_En_reg_P_n_0
    SLICE_X34Y32         LUT4 (Prop_lut4_I3_O)        0.045    -0.191 f  UART_Send0/Tx_En_reg_LDC_i_1/O
                         net (fo=2, routed)           0.405     0.214    UART_Send0/Tx_En_reg_LDC_i_1_n_0
    SLICE_X35Y32         FDPE                                         f  UART_Send0/Tx_En_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.855    -0.253    UART_Send0/CLK
    SLICE_X35Y32         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
                         clock pessimism             -0.234    -0.487    
    SLICE_X35Y32         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.582    UART_Send0/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.796    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_clk_5_10_1
  To Clock:  clk_out3_clk_5_10

Setup :            0  Failing Endpoints,  Worst Slack       97.536ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.456ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.536ns  (required time - arrival time)
  Source:                 UART_Send0/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_P/PRE
                            (recovery check against rising-edge clock clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10 rise@100.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.642ns (32.627%)  route 1.326ns (67.373%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 98.144 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.237ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.689    -2.237    UART_Send0/CLK
    SLICE_X34Y32         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDCE (Prop_fdce_C_Q)         0.518    -1.719 r  UART_Send0/Tx_En_reg_C/Q
                         net (fo=3, routed)           0.517    -1.202    UART_Send0/Tx_En_reg_C_n_0
    SLICE_X34Y32         LUT4 (Prop_lut4_I1_O)        0.124    -1.078 f  UART_Send0/Tx_En_reg_LDC_i_1/O
                         net (fo=2, routed)           0.809    -0.269    UART_Send0/Tx_En_reg_LDC_i_1_n_0
    SLICE_X35Y32         FDPE                                         f  UART_Send0/Tx_En_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.571    98.144    UART_Send0/CLK
    SLICE_X35Y32         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
                         clock pessimism             -0.403    97.741    
                         clock uncertainty           -0.115    97.626    
    SLICE_X35Y32         FDPE (Recov_fdpe_C_PRE)     -0.359    97.267    UART_Send0/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                         97.267    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                 97.536    

Slack (MET) :             97.785ns  (required time - arrival time)
  Source:                 UART_Send0/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_C/CLR
                            (recovery check against rising-edge clock clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10 rise@100.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.642ns (36.043%)  route 1.139ns (63.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 98.144 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.237ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.689    -2.237    UART_Send0/CLK
    SLICE_X34Y32         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDCE (Prop_fdce_C_Q)         0.518    -1.719 f  UART_Send0/Tx_En_reg_C/Q
                         net (fo=3, routed)           0.514    -1.205    UART_Send0/Tx_En_reg_C_n_0
    SLICE_X34Y32         LUT4 (Prop_lut4_I1_O)        0.124    -1.081 f  UART_Send0/Tx_En_reg_LDC_i_2/O
                         net (fo=2, routed)           0.625    -0.456    UART_Send0/Tx_En_reg_LDC_i_2_n_0
    SLICE_X34Y32         FDCE                                         f  UART_Send0/Tx_En_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.571    98.144    UART_Send0/CLK
    SLICE_X34Y32         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
                         clock pessimism             -0.381    97.763    
                         clock uncertainty           -0.115    97.648    
    SLICE_X34Y32         FDCE (Recov_fdce_C_CLR)     -0.319    97.329    UART_Send0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                         97.329    
                         arrival time                           0.456    
  -------------------------------------------------------------------
                         slack                                 97.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 UART_Send0/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_C/CLR
                            (removal check against rising-edge clock clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10 rise@0.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.186ns (35.994%)  route 0.331ns (64.006%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.587    -0.487    UART_Send0/CLK
    SLICE_X35Y32         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDPE (Prop_fdpe_C_Q)         0.141    -0.346 f  UART_Send0/Tx_En_reg_P/Q
                         net (fo=3, routed)           0.114    -0.232    UART_Send0/Tx_En_reg_P_n_0
    SLICE_X34Y32         LUT4 (Prop_lut4_I3_O)        0.045    -0.187 f  UART_Send0/Tx_En_reg_LDC_i_2/O
                         net (fo=2, routed)           0.216     0.029    UART_Send0/Tx_En_reg_LDC_i_2_n_0
    SLICE_X34Y32         FDCE                                         f  UART_Send0/Tx_En_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.855    -0.253    UART_Send0/CLK
    SLICE_X34Y32         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
                         clock pessimism             -0.221    -0.474    
                         clock uncertainty            0.115    -0.359    
    SLICE_X34Y32         FDCE (Remov_fdce_C_CLR)     -0.067    -0.426    UART_Send0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 UART_Send0/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_P/PRE
                            (removal check against rising-edge clock clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10 rise@0.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.186ns (26.523%)  route 0.515ns (73.477%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.587    -0.487    UART_Send0/CLK
    SLICE_X35Y32         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDPE (Prop_fdpe_C_Q)         0.141    -0.346 r  UART_Send0/Tx_En_reg_P/Q
                         net (fo=3, routed)           0.110    -0.236    UART_Send0/Tx_En_reg_P_n_0
    SLICE_X34Y32         LUT4 (Prop_lut4_I3_O)        0.045    -0.191 f  UART_Send0/Tx_En_reg_LDC_i_1/O
                         net (fo=2, routed)           0.405     0.214    UART_Send0/Tx_En_reg_LDC_i_1_n_0
    SLICE_X35Y32         FDPE                                         f  UART_Send0/Tx_En_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.855    -0.253    UART_Send0/CLK
    SLICE_X35Y32         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
                         clock pessimism             -0.234    -0.487    
                         clock uncertainty            0.115    -0.372    
    SLICE_X35Y32         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.467    UART_Send0/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.681    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_clk_5_10
  To Clock:  clk_out3_clk_5_10_1

Setup :            0  Failing Endpoints,  Worst Slack       97.536ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.456ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.536ns  (required time - arrival time)
  Source:                 UART_Send0/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_P/PRE
                            (recovery check against rising-edge clock clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10_1 rise@100.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.642ns (32.627%)  route 1.326ns (67.373%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 98.144 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.237ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.689    -2.237    UART_Send0/CLK
    SLICE_X34Y32         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDCE (Prop_fdce_C_Q)         0.518    -1.719 r  UART_Send0/Tx_En_reg_C/Q
                         net (fo=3, routed)           0.517    -1.202    UART_Send0/Tx_En_reg_C_n_0
    SLICE_X34Y32         LUT4 (Prop_lut4_I1_O)        0.124    -1.078 f  UART_Send0/Tx_En_reg_LDC_i_1/O
                         net (fo=2, routed)           0.809    -0.269    UART_Send0/Tx_En_reg_LDC_i_1_n_0
    SLICE_X35Y32         FDPE                                         f  UART_Send0/Tx_En_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.571    98.144    UART_Send0/CLK
    SLICE_X35Y32         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
                         clock pessimism             -0.403    97.741    
                         clock uncertainty           -0.115    97.626    
    SLICE_X35Y32         FDPE (Recov_fdpe_C_PRE)     -0.359    97.267    UART_Send0/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                         97.267    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                 97.536    

Slack (MET) :             97.785ns  (required time - arrival time)
  Source:                 UART_Send0/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_C/CLR
                            (recovery check against rising-edge clock clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10_1 rise@100.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.642ns (36.043%)  route 1.139ns (63.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 98.144 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.237ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.689    -2.237    UART_Send0/CLK
    SLICE_X34Y32         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDCE (Prop_fdce_C_Q)         0.518    -1.719 f  UART_Send0/Tx_En_reg_C/Q
                         net (fo=3, routed)           0.514    -1.205    UART_Send0/Tx_En_reg_C_n_0
    SLICE_X34Y32         LUT4 (Prop_lut4_I1_O)        0.124    -1.081 f  UART_Send0/Tx_En_reg_LDC_i_2/O
                         net (fo=2, routed)           0.625    -0.456    UART_Send0/Tx_En_reg_LDC_i_2_n_0
    SLICE_X34Y32         FDCE                                         f  UART_Send0/Tx_En_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.571    98.144    UART_Send0/CLK
    SLICE_X34Y32         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
                         clock pessimism             -0.381    97.763    
                         clock uncertainty           -0.115    97.648    
    SLICE_X34Y32         FDCE (Recov_fdce_C_CLR)     -0.319    97.329    UART_Send0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                         97.329    
                         arrival time                           0.456    
  -------------------------------------------------------------------
                         slack                                 97.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 UART_Send0/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_C/CLR
                            (removal check against rising-edge clock clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10_1 rise@0.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.186ns (35.994%)  route 0.331ns (64.006%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.587    -0.487    UART_Send0/CLK
    SLICE_X35Y32         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDPE (Prop_fdpe_C_Q)         0.141    -0.346 f  UART_Send0/Tx_En_reg_P/Q
                         net (fo=3, routed)           0.114    -0.232    UART_Send0/Tx_En_reg_P_n_0
    SLICE_X34Y32         LUT4 (Prop_lut4_I3_O)        0.045    -0.187 f  UART_Send0/Tx_En_reg_LDC_i_2/O
                         net (fo=2, routed)           0.216     0.029    UART_Send0/Tx_En_reg_LDC_i_2_n_0
    SLICE_X34Y32         FDCE                                         f  UART_Send0/Tx_En_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.855    -0.253    UART_Send0/CLK
    SLICE_X34Y32         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
                         clock pessimism             -0.221    -0.474    
                         clock uncertainty            0.115    -0.359    
    SLICE_X34Y32         FDCE (Remov_fdce_C_CLR)     -0.067    -0.426    UART_Send0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 UART_Send0/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_P/PRE
                            (removal check against rising-edge clock clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10_1 rise@0.000ns - clk_out3_clk_5_10 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.186ns (26.523%)  route 0.515ns (73.477%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.587    -0.487    UART_Send0/CLK
    SLICE_X35Y32         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDPE (Prop_fdpe_C_Q)         0.141    -0.346 r  UART_Send0/Tx_En_reg_P/Q
                         net (fo=3, routed)           0.110    -0.236    UART_Send0/Tx_En_reg_P_n_0
    SLICE_X34Y32         LUT4 (Prop_lut4_I3_O)        0.045    -0.191 f  UART_Send0/Tx_En_reg_LDC_i_1/O
                         net (fo=2, routed)           0.405     0.214    UART_Send0/Tx_En_reg_LDC_i_1_n_0
    SLICE_X35Y32         FDPE                                         f  UART_Send0/Tx_En_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.855    -0.253    UART_Send0/CLK
    SLICE_X35Y32         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
                         clock pessimism             -0.234    -0.487    
                         clock uncertainty            0.115    -0.372    
    SLICE_X35Y32         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.467    UART_Send0/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.681    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_clk_5_10_1
  To Clock:  clk_out3_clk_5_10_1

Setup :            0  Failing Endpoints,  Worst Slack       97.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.571ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.540ns  (required time - arrival time)
  Source:                 UART_Send0/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_P/PRE
                            (recovery check against rising-edge clock clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10_1 rise@100.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.642ns (32.627%)  route 1.326ns (67.373%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 98.144 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.237ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.689    -2.237    UART_Send0/CLK
    SLICE_X34Y32         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDCE (Prop_fdce_C_Q)         0.518    -1.719 r  UART_Send0/Tx_En_reg_C/Q
                         net (fo=3, routed)           0.517    -1.202    UART_Send0/Tx_En_reg_C_n_0
    SLICE_X34Y32         LUT4 (Prop_lut4_I1_O)        0.124    -1.078 f  UART_Send0/Tx_En_reg_LDC_i_1/O
                         net (fo=2, routed)           0.809    -0.269    UART_Send0/Tx_En_reg_LDC_i_1_n_0
    SLICE_X35Y32         FDPE                                         f  UART_Send0/Tx_En_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.571    98.144    UART_Send0/CLK
    SLICE_X35Y32         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
                         clock pessimism             -0.403    97.741    
                         clock uncertainty           -0.111    97.630    
    SLICE_X35Y32         FDPE (Recov_fdpe_C_PRE)     -0.359    97.271    UART_Send0/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                         97.271    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                 97.540    

Slack (MET) :             97.789ns  (required time - arrival time)
  Source:                 UART_Send0/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_C/CLR
                            (recovery check against rising-edge clock clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_5_10_1 rise@100.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.642ns (36.043%)  route 1.139ns (63.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 98.144 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.237ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -5.701 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -4.022    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.689    -2.237    UART_Send0/CLK
    SLICE_X34Y32         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDCE (Prop_fdce_C_Q)         0.518    -1.719 f  UART_Send0/Tx_En_reg_C/Q
                         net (fo=3, routed)           0.514    -1.205    UART_Send0/Tx_En_reg_C_n_0
    SLICE_X34Y32         LUT4 (Prop_lut4_I1_O)        0.124    -1.081 f  UART_Send0/Tx_En_reg_LDC_i_2/O
                         net (fo=2, routed)           0.625    -0.456    UART_Send0/Tx_En_reg_LDC_i_2_n_0
    SLICE_X34Y32         FDCE                                         f  UART_Send0/Tx_En_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    94.881 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    96.482    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           1.571    98.144    UART_Send0/CLK
    SLICE_X34Y32         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
                         clock pessimism             -0.381    97.763    
                         clock uncertainty           -0.111    97.652    
    SLICE_X34Y32         FDCE (Recov_fdce_C_CLR)     -0.319    97.333    UART_Send0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                         97.333    
                         arrival time                           0.456    
  -------------------------------------------------------------------
                         slack                                 97.789    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 UART_Send0/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_C/CLR
                            (removal check against rising-edge clock clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10_1 rise@0.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.186ns (35.994%)  route 0.331ns (64.006%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.587    -0.487    UART_Send0/CLK
    SLICE_X35Y32         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDPE (Prop_fdpe_C_Q)         0.141    -0.346 f  UART_Send0/Tx_En_reg_P/Q
                         net (fo=3, routed)           0.114    -0.232    UART_Send0/Tx_En_reg_P_n_0
    SLICE_X34Y32         LUT4 (Prop_lut4_I3_O)        0.045    -0.187 f  UART_Send0/Tx_En_reg_LDC_i_2/O
                         net (fo=2, routed)           0.216     0.029    UART_Send0/Tx_En_reg_LDC_i_2_n_0
    SLICE_X34Y32         FDCE                                         f  UART_Send0/Tx_En_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.855    -0.253    UART_Send0/CLK
    SLICE_X34Y32         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
                         clock pessimism             -0.221    -0.474    
    SLICE_X34Y32         FDCE (Remov_fdce_C_CLR)     -0.067    -0.541    UART_Send0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 UART_Send0/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_P/PRE
                            (removal check against rising-edge clock clk_out3_clk_5_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_5_10_1 rise@0.000ns - clk_out3_clk_5_10_1 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.186ns (26.523%)  route 0.515ns (73.477%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.600 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.100    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.587    -0.487    UART_Send0/CLK
    SLICE_X35Y32         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDPE (Prop_fdpe_C_Q)         0.141    -0.346 r  UART_Send0/Tx_En_reg_P/Q
                         net (fo=3, routed)           0.110    -0.236    UART_Send0/Tx_En_reg_P_n_0
    SLICE_X34Y32         LUT4 (Prop_lut4_I3_O)        0.045    -0.191 f  UART_Send0/Tx_En_reg_LDC_i_1/O
                         net (fo=2, routed)           0.405     0.214    UART_Send0/Tx_En_reg_LDC_i_1_n_0
    SLICE_X35Y32         FDPE                                         f  UART_Send0/Tx_En_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_5_10_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_division/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_division/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_division/inst/clk_in1_clk_5_10
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -1.681 r  clk_division/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.137    clk_division/inst/clk_out3_clk_5_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_division/inst/clkout3_buf/O
                         net (fo=6, routed)           0.855    -0.253    UART_Send0/CLK
    SLICE_X35Y32         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
                         clock pessimism             -0.234    -0.487    
    SLICE_X35Y32         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.582    UART_Send0/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.796    





