<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1">
<meta name="theme-color" content="#375EAB">

  <title>src/sync/atomic/asm_arm.s - The Go Programming Language</title>

<link type="text/css" rel="stylesheet" href="../../../lib/godoc/style.css">

<link rel="stylesheet" href="../../../lib/godoc/jquery.treeview.css">
<script type="text/javascript">window.initFuncs = [];</script>
</head>
<body>

<div id='lowframe' style="position: fixed; bottom: 0; left: 0; height: 0; width: 100%; border-top: thin solid grey; background-color: white; overflow: auto;">
...
</div><!-- #lowframe -->

<div id="topbar" class="wide"><div class="container">
<div class="top-heading" id="heading-wide"><a href="http://localhost:6060/">The Go Programming Language</a></div>
<div class="top-heading" id="heading-narrow"><a href="http://localhost:6060/">Go</a></div>
<a href="asm_arm.s.html#" id="menu-button"><span id="menu-button-arrow">&#9661;</span></a>
<form method="GET" action="http://localhost:6060/search">
<div id="menu">
<a href="http://localhost:6060/doc/">Documents</a>
<a href="http://localhost:6060/pkg/">Packages</a>
<a href="http://localhost:6060/project/">The Project</a>
<a href="http://localhost:6060/help/">Help</a>
<a href="http://localhost:6060/blog/">Blog</a>

<input type="text" id="search" name="q" class="inactive" value="Search" placeholder="Search">
</div>
</form>

</div></div>



<div id="page" class="wide">
<div class="container">


  <h1>
    Text file
    <a href="http://localhost:6060/src">src</a>/<a href="http://localhost:6060/src/sync">sync</a>/<a href="../atomic.1.html">atomic</a>/<span class="text-muted">asm_arm.s</span>
  </h1>





  <h2>
    Documentation: <a href="../../../pkg/sync/atomic.1.html">sync/atomic</a>
  </h2>



<div id="nav"></div>


<pre><span id="L1" class="ln">     1</span>	// Copyright 2011 The Go Authors. All rights reserved.
<span id="L2" class="ln">     2</span>	// Use of this source code is governed by a BSD-style
<span id="L3" class="ln">     3</span>	// license that can be found in the LICENSE file.
<span id="L4" class="ln">     4</span>	
<span id="L5" class="ln">     5</span>	// +build !race
<span id="L6" class="ln">     6</span>	
<span id="L7" class="ln">     7</span>	#include &#34;textflag.h&#34;
<span id="L8" class="ln">     8</span>	
<span id="L9" class="ln">     9</span>	// ARM atomic operations, for use by asm_$(GOOS)_arm.s.
<span id="L10" class="ln">    10</span>	
<span id="L11" class="ln">    11</span>	#define DMB_ISHST_7 \
<span id="L12" class="ln">    12</span>		MOVB	runtime·goarm(SB), R11; \
<span id="L13" class="ln">    13</span>		CMP	$7, R11; \
<span id="L14" class="ln">    14</span>		BLT	2(PC); \
<span id="L15" class="ln">    15</span>		WORD	$0xf57ff05a	// dmb ishst
<span id="L16" class="ln">    16</span>	
<span id="L17" class="ln">    17</span>	#define DMB_ISH_7 \
<span id="L18" class="ln">    18</span>		MOVB	runtime·goarm(SB), R11; \
<span id="L19" class="ln">    19</span>		CMP	$7, R11; \
<span id="L20" class="ln">    20</span>		BLT	2(PC); \
<span id="L21" class="ln">    21</span>		WORD	$0xf57ff05b	// dmb ish
<span id="L22" class="ln">    22</span>	
<span id="L23" class="ln">    23</span>	TEXT ·armCompareAndSwapUint32(SB),NOSPLIT,$0-13
<span id="L24" class="ln">    24</span>		MOVW	addr+0(FP), R1
<span id="L25" class="ln">    25</span>		MOVW	old+4(FP), R2
<span id="L26" class="ln">    26</span>		MOVW	new+8(FP), R3
<span id="L27" class="ln">    27</span>	casloop:
<span id="L28" class="ln">    28</span>		// LDREX and STREX were introduced in ARMv6.
<span id="L29" class="ln">    29</span>		LDREX	(R1), R0
<span id="L30" class="ln">    30</span>		CMP	R0, R2
<span id="L31" class="ln">    31</span>		BNE	casfail
<span id="L32" class="ln">    32</span>		DMB_ISHST_7
<span id="L33" class="ln">    33</span>		STREX	R3, (R1), R0
<span id="L34" class="ln">    34</span>		CMP	$0, R0
<span id="L35" class="ln">    35</span>		BNE	casloop
<span id="L36" class="ln">    36</span>		MOVW	$1, R0
<span id="L37" class="ln">    37</span>		DMB_ISH_7
<span id="L38" class="ln">    38</span>		MOVBU	R0, swapped+12(FP)
<span id="L39" class="ln">    39</span>		RET
<span id="L40" class="ln">    40</span>	casfail:
<span id="L41" class="ln">    41</span>		MOVW	$0, R0
<span id="L42" class="ln">    42</span>		MOVBU	R0, swapped+12(FP)
<span id="L43" class="ln">    43</span>		RET
<span id="L44" class="ln">    44</span>	
<span id="L45" class="ln">    45</span>	TEXT ·armCompareAndSwapUint64(SB),NOSPLIT,$0-21
<span id="L46" class="ln">    46</span>		BL	fastCheck64&lt;&gt;(SB)
<span id="L47" class="ln">    47</span>		MOVW	addr+0(FP), R1
<span id="L48" class="ln">    48</span>		// make unaligned atomic access panic
<span id="L49" class="ln">    49</span>		AND.S	$7, R1, R2
<span id="L50" class="ln">    50</span>		BEQ 	2(PC)
<span id="L51" class="ln">    51</span>		MOVW	R2, (R2)
<span id="L52" class="ln">    52</span>		MOVW	old_lo+4(FP), R2
<span id="L53" class="ln">    53</span>		MOVW	old_hi+8(FP), R3
<span id="L54" class="ln">    54</span>		MOVW	new_lo+12(FP), R4
<span id="L55" class="ln">    55</span>		MOVW	new_hi+16(FP), R5
<span id="L56" class="ln">    56</span>	cas64loop:
<span id="L57" class="ln">    57</span>		// LDREXD and STREXD were introduced in ARMv6k.
<span id="L58" class="ln">    58</span>		LDREXD	(R1), R6  // loads R6 and R7
<span id="L59" class="ln">    59</span>		CMP	R2, R6
<span id="L60" class="ln">    60</span>		BNE	cas64fail
<span id="L61" class="ln">    61</span>		CMP	R3, R7
<span id="L62" class="ln">    62</span>		BNE	cas64fail
<span id="L63" class="ln">    63</span>		DMB_ISHST_7
<span id="L64" class="ln">    64</span>		STREXD	R4, (R1), R0	// stores R4 and R5
<span id="L65" class="ln">    65</span>		CMP	$0, R0
<span id="L66" class="ln">    66</span>		BNE	cas64loop
<span id="L67" class="ln">    67</span>		MOVW	$1, R0
<span id="L68" class="ln">    68</span>		DMB_ISH_7
<span id="L69" class="ln">    69</span>		MOVBU	R0, swapped+20(FP)
<span id="L70" class="ln">    70</span>		RET
<span id="L71" class="ln">    71</span>	cas64fail:
<span id="L72" class="ln">    72</span>		MOVW	$0, R0
<span id="L73" class="ln">    73</span>		MOVBU	R0, swapped+20(FP)
<span id="L74" class="ln">    74</span>		RET
<span id="L75" class="ln">    75</span>	
<span id="L76" class="ln">    76</span>	TEXT ·armAddUint32(SB),NOSPLIT,$0-12
<span id="L77" class="ln">    77</span>		MOVW	addr+0(FP), R1
<span id="L78" class="ln">    78</span>		MOVW	delta+4(FP), R2
<span id="L79" class="ln">    79</span>	addloop:
<span id="L80" class="ln">    80</span>		// LDREX and STREX were introduced in ARMv6.
<span id="L81" class="ln">    81</span>		LDREX	(R1), R3
<span id="L82" class="ln">    82</span>		ADD	R2, R3
<span id="L83" class="ln">    83</span>		DMB_ISHST_7
<span id="L84" class="ln">    84</span>		STREX	R3, (R1), R0
<span id="L85" class="ln">    85</span>		CMP	$0, R0
<span id="L86" class="ln">    86</span>		BNE	addloop
<span id="L87" class="ln">    87</span>		DMB_ISH_7
<span id="L88" class="ln">    88</span>		MOVW	R3, new+8(FP)
<span id="L89" class="ln">    89</span>		RET
<span id="L90" class="ln">    90</span>	
<span id="L91" class="ln">    91</span>	TEXT ·armAddUint64(SB),NOSPLIT,$0-20
<span id="L92" class="ln">    92</span>		BL	fastCheck64&lt;&gt;(SB)
<span id="L93" class="ln">    93</span>		MOVW	addr+0(FP), R1
<span id="L94" class="ln">    94</span>		// make unaligned atomic access panic
<span id="L95" class="ln">    95</span>		AND.S	$7, R1, R2
<span id="L96" class="ln">    96</span>		BEQ 	2(PC)
<span id="L97" class="ln">    97</span>		MOVW	R2, (R2)
<span id="L98" class="ln">    98</span>		MOVW	delta_lo+4(FP), R2
<span id="L99" class="ln">    99</span>		MOVW	delta_hi+8(FP), R3
<span id="L100" class="ln">   100</span>	add64loop:
<span id="L101" class="ln">   101</span>		// LDREXD and STREXD were introduced in ARMv6k.
<span id="L102" class="ln">   102</span>		LDREXD	(R1), R4	// loads R4 and R5
<span id="L103" class="ln">   103</span>		ADD.S	R2, R4
<span id="L104" class="ln">   104</span>		ADC	R3, R5
<span id="L105" class="ln">   105</span>		DMB_ISHST_7
<span id="L106" class="ln">   106</span>		STREXD	R4, (R1), R0	// stores R4 and R5
<span id="L107" class="ln">   107</span>		CMP	$0, R0
<span id="L108" class="ln">   108</span>		BNE	add64loop
<span id="L109" class="ln">   109</span>		DMB_ISH_7
<span id="L110" class="ln">   110</span>		MOVW	R4, new_lo+12(FP)
<span id="L111" class="ln">   111</span>		MOVW	R5, new_hi+16(FP)
<span id="L112" class="ln">   112</span>		RET
<span id="L113" class="ln">   113</span>	
<span id="L114" class="ln">   114</span>	TEXT ·armSwapUint32(SB),NOSPLIT,$0-12
<span id="L115" class="ln">   115</span>		MOVW	addr+0(FP), R1
<span id="L116" class="ln">   116</span>		MOVW	new+4(FP), R2
<span id="L117" class="ln">   117</span>	swaploop:
<span id="L118" class="ln">   118</span>		// LDREX and STREX were introduced in ARMv6.
<span id="L119" class="ln">   119</span>		LDREX	(R1), R3
<span id="L120" class="ln">   120</span>		DMB_ISHST_7
<span id="L121" class="ln">   121</span>		STREX	R2, (R1), R0
<span id="L122" class="ln">   122</span>		CMP	$0, R0
<span id="L123" class="ln">   123</span>		BNE	swaploop
<span id="L124" class="ln">   124</span>		DMB_ISH_7
<span id="L125" class="ln">   125</span>		MOVW	R3, old+8(FP)
<span id="L126" class="ln">   126</span>		RET
<span id="L127" class="ln">   127</span>	
<span id="L128" class="ln">   128</span>	TEXT ·armSwapUint64(SB),NOSPLIT,$0-20
<span id="L129" class="ln">   129</span>		BL	fastCheck64&lt;&gt;(SB)
<span id="L130" class="ln">   130</span>		MOVW	addr+0(FP), R1
<span id="L131" class="ln">   131</span>		// make unaligned atomic access panic
<span id="L132" class="ln">   132</span>		AND.S	$7, R1, R2
<span id="L133" class="ln">   133</span>		BEQ 	2(PC)
<span id="L134" class="ln">   134</span>		MOVW	R2, (R2)
<span id="L135" class="ln">   135</span>		MOVW	new_lo+4(FP), R2
<span id="L136" class="ln">   136</span>		MOVW	new_hi+8(FP), R3
<span id="L137" class="ln">   137</span>	swap64loop:
<span id="L138" class="ln">   138</span>		// LDREXD and STREXD were introduced in ARMv6k.
<span id="L139" class="ln">   139</span>		LDREXD	(R1), R4	// loads R4 and R5
<span id="L140" class="ln">   140</span>		DMB_ISHST_7
<span id="L141" class="ln">   141</span>		STREXD	R2, (R1), R0	// stores R2 and R3
<span id="L142" class="ln">   142</span>		CMP	$0, R0
<span id="L143" class="ln">   143</span>		BNE	swap64loop
<span id="L144" class="ln">   144</span>		DMB_ISH_7
<span id="L145" class="ln">   145</span>		MOVW	R4, old_lo+12(FP)
<span id="L146" class="ln">   146</span>		MOVW	R5, old_hi+16(FP)
<span id="L147" class="ln">   147</span>		RET
<span id="L148" class="ln">   148</span>	
<span id="L149" class="ln">   149</span>	TEXT ·armLoadUint64(SB),NOSPLIT,$0-12
<span id="L150" class="ln">   150</span>		BL	fastCheck64&lt;&gt;(SB)
<span id="L151" class="ln">   151</span>		MOVW	addr+0(FP), R1
<span id="L152" class="ln">   152</span>		// make unaligned atomic access panic
<span id="L153" class="ln">   153</span>		AND.S	$7, R1, R2
<span id="L154" class="ln">   154</span>		BEQ 	2(PC)
<span id="L155" class="ln">   155</span>		MOVW	R2, (R2)
<span id="L156" class="ln">   156</span>	load64loop:
<span id="L157" class="ln">   157</span>		LDREXD	(R1), R2	// loads R2 and R3
<span id="L158" class="ln">   158</span>		DMB_ISHST_7
<span id="L159" class="ln">   159</span>		STREXD	R2, (R1), R0	// stores R2 and R3
<span id="L160" class="ln">   160</span>		CMP	$0, R0
<span id="L161" class="ln">   161</span>		BNE	load64loop
<span id="L162" class="ln">   162</span>		DMB_ISH_7
<span id="L163" class="ln">   163</span>		MOVW	R2, val_lo+4(FP)
<span id="L164" class="ln">   164</span>		MOVW	R3, val_hi+8(FP)
<span id="L165" class="ln">   165</span>		RET
<span id="L166" class="ln">   166</span>	
<span id="L167" class="ln">   167</span>	TEXT ·armStoreUint64(SB),NOSPLIT,$0-12
<span id="L168" class="ln">   168</span>		BL	fastCheck64&lt;&gt;(SB)
<span id="L169" class="ln">   169</span>		MOVW	addr+0(FP), R1
<span id="L170" class="ln">   170</span>		// make unaligned atomic access panic
<span id="L171" class="ln">   171</span>		AND.S	$7, R1, R2
<span id="L172" class="ln">   172</span>		BEQ 	2(PC)
<span id="L173" class="ln">   173</span>		MOVW	R2, (R2)
<span id="L174" class="ln">   174</span>		MOVW	val_lo+4(FP), R2
<span id="L175" class="ln">   175</span>		MOVW	val_hi+8(FP), R3
<span id="L176" class="ln">   176</span>	store64loop:
<span id="L177" class="ln">   177</span>		LDREXD	(R1), R4	// loads R4 and R5
<span id="L178" class="ln">   178</span>		DMB_ISHST_7
<span id="L179" class="ln">   179</span>		STREXD	R2, (R1), R0	// stores R2 and R3
<span id="L180" class="ln">   180</span>		CMP	$0, R0
<span id="L181" class="ln">   181</span>		BNE	store64loop
<span id="L182" class="ln">   182</span>		DMB_ISH_7
<span id="L183" class="ln">   183</span>		RET
<span id="L184" class="ln">   184</span>	
<span id="L185" class="ln">   185</span>	// Check for broken 64-bit LDREXD as found in QEMU.
<span id="L186" class="ln">   186</span>	// LDREXD followed by immediate STREXD should succeed.
<span id="L187" class="ln">   187</span>	// If it fails, try a few times just to be sure (maybe our thread got
<span id="L188" class="ln">   188</span>	// rescheduled between the two instructions) and then panic.
<span id="L189" class="ln">   189</span>	// A bug in some copies of QEMU makes STREXD never succeed,
<span id="L190" class="ln">   190</span>	// which will make uses of the 64-bit atomic operations loop forever.
<span id="L191" class="ln">   191</span>	// If things are working, set okLDREXD to avoid future checks.
<span id="L192" class="ln">   192</span>	// https://bugs.launchpad.net/qemu/+bug/670883.
<span id="L193" class="ln">   193</span>	TEXT	check64&lt;&gt;(SB),NOSPLIT,$16-0
<span id="L194" class="ln">   194</span>		MOVW	$10, R1
<span id="L195" class="ln">   195</span>		// 8-aligned stack address scratch space.
<span id="L196" class="ln">   196</span>		MOVW	$8(R13), R5
<span id="L197" class="ln">   197</span>		AND	$~7, R5
<span id="L198" class="ln">   198</span>	loop:
<span id="L199" class="ln">   199</span>		LDREXD	(R5), R2
<span id="L200" class="ln">   200</span>		STREXD	R2, (R5), R0
<span id="L201" class="ln">   201</span>		CMP	$0, R0
<span id="L202" class="ln">   202</span>		BEQ	ok
<span id="L203" class="ln">   203</span>		SUB	$1, R1
<span id="L204" class="ln">   204</span>		CMP	$0, R1
<span id="L205" class="ln">   205</span>		BNE	loop
<span id="L206" class="ln">   206</span>		// Must be buggy QEMU.
<span id="L207" class="ln">   207</span>		BL	·panic64(SB)
<span id="L208" class="ln">   208</span>	ok:
<span id="L209" class="ln">   209</span>		RET
<span id="L210" class="ln">   210</span>	
<span id="L211" class="ln">   211</span>	// Fast, cached version of check. No frame, just MOVW CMP RET after first time.
<span id="L212" class="ln">   212</span>	TEXT	fastCheck64&lt;&gt;(SB),NOSPLIT,$-4
<span id="L213" class="ln">   213</span>		MOVW	ok64&lt;&gt;(SB), R0
<span id="L214" class="ln">   214</span>		CMP	$0, R0	// have we been here before?
<span id="L215" class="ln">   215</span>		RET.NE
<span id="L216" class="ln">   216</span>		B	slowCheck64&lt;&gt;(SB)
<span id="L217" class="ln">   217</span>	
<span id="L218" class="ln">   218</span>	TEXT slowCheck64&lt;&gt;(SB),NOSPLIT,$0-0
<span id="L219" class="ln">   219</span>		BL	check64&lt;&gt;(SB)
<span id="L220" class="ln">   220</span>		// Still here, must be okay.
<span id="L221" class="ln">   221</span>		MOVW	$1, R0
<span id="L222" class="ln">   222</span>		MOVW	R0, ok64&lt;&gt;(SB)
<span id="L223" class="ln">   223</span>		RET
<span id="L224" class="ln">   224</span>	
<span id="L225" class="ln">   225</span>	GLOBL ok64&lt;&gt;(SB), NOPTR, $4
</pre><p><a href="asm_arm.s%3Fm=text">View as plain text</a></p>

<div id="footer">
Build version go1.9.4.<br>
Except as <a href="https://developers.google.com/site-policies#restrictions">noted</a>,
the content of this page is licensed under the
Creative Commons Attribution 3.0 License,
and code is licensed under a <a href="http://localhost:6060/LICENSE">BSD license</a>.<br>
<a href="http://localhost:6060/doc/tos.html">Terms of Service</a> | 
<a href="http://www.google.com/intl/en/policies/privacy/">Privacy Policy</a>
</div>

</div><!-- .container -->
</div><!-- #page -->

<!-- TODO(adonovan): load these from <head> using "defer" attribute? -->
<script type="text/javascript" src="../../../lib/godoc/jquery.js"></script>
<script type="text/javascript" src="../../../lib/godoc/jquery.treeview.js"></script>
<script type="text/javascript" src="../../../lib/godoc/jquery.treeview.edit.js"></script>


<script>var goVersion = "go1.9.4";</script>
<script type="text/javascript" src="../../../lib/godoc/godocs.js"></script>

</body>
</html>

