{"vcs1":{"timestamp_begin":1746807434.105408463, "rt":6.37, "ut":6.06, "st":0.24}}
{"vcselab":{"timestamp_begin":1746807440.557675561, "rt":0.33, "ut":0.17, "st":0.15}}
{"link":{"timestamp_begin":1746807440.942634212, "rt":0.29, "ut":0.15, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746807433.781188279}
{"VCS_COMP_START_TIME": 1746807433.781188279}
{"VCS_COMP_END_TIME": 1746807441.307184446}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 380264}}
{"vcselab": {"peak_mem": 174920}}
