Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May  8 07:33:03 2019
| Host         : QinWT-Dell running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top2_control_sets_placed.rpt
| Design       : top2
| Device       : xc7k160t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      7 |            4 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              30 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              14 |            6 |
| Yes          | No                    | No                     |              73 |           26 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------+-----------------------------------+---------------------------+------------------+----------------+
|  Clock Signal |           Enable Signal           |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+---------------+-----------------------------------+---------------------------+------------------+----------------+
|  clk_i_BUFG   |                                   |                           |                1 |              2 |
|  clk_25M_BUFG |                                   | dis/P2S_LED/s_clk_i_1_n_0 |                3 |              7 |
|  clk_25M_BUFG |                                   | dis/P2S_SEG/s_clk_i_1_n_0 |                3 |              7 |
|  clk_25M_BUFG | dis/P2S_LED/data_count[6]_i_1_n_0 |                           |                3 |              7 |
|  clk_25M_BUFG | dis/P2S_SEG/data_count[6]_i_1_n_0 |                           |                4 |              7 |
|  clk_25M_BUFG |                                   |                           |               10 |             28 |
|  clk_25M_BUFG | dis/P2S_SEG/buff                  |                           |               19 |             59 |
+---------------+-----------------------------------+---------------------------+------------------+----------------+


