Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Jul 18 10:08:43 2025
| Host         : daniel-NBLB-WAX9N running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Sumador_FPGA_timing_summary_routed.rpt -pb Sumador_FPGA_timing_summary_routed.pb -rpx Sumador_FPGA_timing_summary_routed.rpx -warn_on_violation
| Design       : Sumador_FPGA
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch               12          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (4)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: btn0 (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: btn1 (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   22          inf        0.000                      0                   22           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            led2b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.902ns  (logic 5.127ns (36.877%)  route 8.776ns (63.123%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  btn0_IBUF_inst/O
                         net (fo=9, routed)           5.147     6.634    btn0_IBUF
    SLICE_X52Y126        LUT6 (Prop_lut6_I4_O)        0.124     6.758 r  led2b_OBUF_inst_i_1/O
                         net (fo=2, routed)           3.629    10.387    led2r_OBUF
    H4                   OBUF (Prop_obuf_I_O)         3.515    13.902 r  led2b_OBUF_inst/O
                         net (fo=0)                   0.000    13.902    led2b
    H4                                                                r  led2b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            led2r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.754ns  (logic 5.120ns (37.223%)  route 8.635ns (62.777%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  btn0_IBUF_inst/O
                         net (fo=9, routed)           5.147     6.634    btn0_IBUF
    SLICE_X52Y126        LUT6 (Prop_lut6_I4_O)        0.124     6.758 r  led2b_OBUF_inst_i_1/O
                         net (fo=2, routed)           3.488    10.246    led2r_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.508    13.754 r  led2r_OBUF_inst/O
                         net (fo=0)                   0.000    13.754    led2r
    J3                                                                r  led2r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            led0r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.143ns  (logic 5.154ns (39.210%)  route 7.990ns (60.790%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  btn0_IBUF_inst/O
                         net (fo=9, routed)           4.587     6.075    btn0_IBUF
    SLICE_X52Y125        LUT6 (Prop_lut6_I2_O)        0.124     6.199 r  led0b_OBUF_inst_i_1/O
                         net (fo=2, routed)           3.403     9.601    led0r_OBUF
    G6                   OBUF (Prop_obuf_I_O)         3.542    13.143 r  led0r_OBUF_inst/O
                         net (fo=0)                   0.000    13.143    led0r
    G6                                                                r  led0r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            led3r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.135ns  (logic 5.127ns (39.032%)  route 8.008ns (60.968%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  btn0_IBUF_inst/O
                         net (fo=9, routed)           4.321     5.808    btn0_IBUF
    SLICE_X52Y126        LUT5 (Prop_lut5_I4_O)        0.124     5.932 r  led3b_OBUF_inst_i_1/O
                         net (fo=2, routed)           3.687     9.619    led3r_OBUF
    K1                   OBUF (Prop_obuf_I_O)         3.515    13.135 r  led3r_OBUF_inst/O
                         net (fo=0)                   0.000    13.135    led3r
    K1                                                                r  led3r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            led1b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.087ns  (logic 5.146ns (39.321%)  route 7.941ns (60.679%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  btn0_IBUF_inst/O
                         net (fo=9, routed)           4.454     5.941    btn0_IBUF
    SLICE_X53Y125        LUT6 (Prop_lut6_I1_O)        0.124     6.065 r  led1b_OBUF_inst_i_1/O
                         net (fo=2, routed)           3.487     9.552    led1r_OBUF
    G4                   OBUF (Prop_obuf_I_O)         3.535    13.087 r  led1b_OBUF_inst/O
                         net (fo=0)                   0.000    13.087    led1b
    G4                                                                r  led1b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            led1g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.052ns  (logic 5.128ns (39.288%)  route 7.924ns (60.712%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  btn0_IBUF_inst/O
                         net (fo=9, routed)           4.475     5.962    btn0_IBUF
    SLICE_X53Y125        LUT4 (Prop_lut4_I3_O)        0.124     6.086 r  led1g_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.449     9.535    led1g_OBUF
    J4                   OBUF (Prop_obuf_I_O)         3.516    13.052 r  led1g_OBUF_inst/O
                         net (fo=0)                   0.000    13.052    led1g
    J4                                                                r  led1g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            led0b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.005ns  (logic 5.155ns (39.641%)  route 7.850ns (60.359%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  btn0_IBUF_inst/O
                         net (fo=9, routed)           4.587     6.075    btn0_IBUF
    SLICE_X52Y125        LUT6 (Prop_lut6_I2_O)        0.124     6.199 r  led0b_OBUF_inst_i_1/O
                         net (fo=2, routed)           3.262     9.461    led0r_OBUF
    E1                   OBUF (Prop_obuf_I_O)         3.544    13.005 r  led0b_OBUF_inst/O
                         net (fo=0)                   0.000    13.005    led0b
    E1                                                                r  led0b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            led3b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.997ns  (logic 5.129ns (39.463%)  route 7.868ns (60.537%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  btn0_IBUF_inst/O
                         net (fo=9, routed)           4.321     5.808    btn0_IBUF
    SLICE_X52Y126        LUT5 (Prop_lut5_I4_O)        0.124     5.932 r  led3b_OBUF_inst_i_1/O
                         net (fo=2, routed)           3.547     9.479    led3r_OBUF
    K2                   OBUF (Prop_obuf_I_O)         3.518    12.997 r  led3b_OBUF_inst/O
                         net (fo=0)                   0.000    12.997    led3b
    K2                                                                r  led3b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            led1r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.947ns  (logic 5.147ns (39.754%)  route 7.800ns (60.246%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  btn0_IBUF_inst/O
                         net (fo=9, routed)           4.454     5.941    btn0_IBUF
    SLICE_X53Y125        LUT6 (Prop_lut6_I1_O)        0.124     6.065 r  led1b_OBUF_inst_i_1/O
                         net (fo=2, routed)           3.346     9.411    led1r_OBUF
    G3                   OBUF (Prop_obuf_I_O)         3.536    12.947 r  led1r_OBUF_inst/O
                         net (fo=0)                   0.000    12.947    led1r
    G3                                                                r  led1r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            led0g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.689ns  (logic 5.141ns (40.512%)  route 7.548ns (59.488%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  btn0_IBUF_inst/O
                         net (fo=9, routed)           4.247     5.734    btn0_IBUF
    SLICE_X53Y125        LUT6 (Prop_lut6_I5_O)        0.124     5.858 r  led0g_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.302     9.160    led0g_OBUF
    F6                   OBUF (Prop_obuf_I_O)         3.529    12.689 r  led0g_OBUF_inst/O
                         net (fo=0)                   0.000    12.689    led0g
    F6                                                                r  led0g (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw3
                            (input port)
  Destination:            M_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.824ns  (logic 0.298ns (16.357%)  route 1.525ns (83.643%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  sw3 (IN)
                         net (fo=0)                   0.000     0.000    sw3
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  sw3_IBUF_inst/O
                         net (fo=3, routed)           1.525     1.824    sw3_IBUF
    SLICE_X53Y125        LDCE                                         r  M_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            K_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.827ns  (logic 0.277ns (15.151%)  route 1.550ns (84.849%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  sw1_IBUF_inst/O
                         net (fo=3, routed)           1.550     1.827    sw1_IBUF
    SLICE_X53Y125        LDCE                                         r  K_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw3
                            (input port)
  Destination:            H_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.837ns  (logic 0.298ns (16.243%)  route 1.538ns (83.757%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  sw3 (IN)
                         net (fo=0)                   0.000     0.000    sw3
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  sw3_IBUF_inst/O
                         net (fo=3, routed)           1.538     1.837    sw3_IBUF
    SLICE_X53Y126        LDCE                                         r  H_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw2
                            (input port)
  Destination:            C_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.889ns  (logic 0.279ns (14.788%)  route 1.610ns (85.212%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  sw2 (IN)
                         net (fo=0)                   0.000     0.000    sw2
    C10                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  sw2_IBUF_inst/O
                         net (fo=3, routed)           1.610     1.889    sw2_IBUF
    SLICE_X52Y126        LDCE                                         r  C_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            B_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 0.277ns (14.641%)  route 1.614ns (85.359%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  sw1_IBUF_inst/O
                         net (fo=3, routed)           1.614     1.891    sw1_IBUF
    SLICE_X52Y126        LDCE                                         r  B_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            F_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 0.277ns (14.641%)  route 1.614ns (85.359%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  sw1_IBUF_inst/O
                         net (fo=3, routed)           1.614     1.891    sw1_IBUF
    SLICE_X53Y126        LDCE                                         r  F_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            J_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.902ns  (logic 0.309ns (16.231%)  route 1.593ns (83.769%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    A8                   IBUF (Prop_ibuf_I_O)         0.309     0.309 r  sw0_IBUF_inst/O
                         net (fo=3, routed)           1.593     1.902    sw0_IBUF
    SLICE_X53Y125        LDCE                                         r  J_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw2
                            (input port)
  Destination:            G_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.950ns  (logic 0.279ns (14.326%)  route 1.671ns (85.674%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  sw2 (IN)
                         net (fo=0)                   0.000     0.000    sw2
    C10                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  sw2_IBUF_inst/O
                         net (fo=3, routed)           1.671     1.950    sw2_IBUF
    SLICE_X52Y125        LDCE                                         r  G_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            E_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.966ns  (logic 0.309ns (15.705%)  route 1.657ns (84.295%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    A8                   IBUF (Prop_ibuf_I_O)         0.309     0.309 r  sw0_IBUF_inst/O
                         net (fo=3, routed)           1.657     1.966    sw0_IBUF
    SLICE_X53Y126        LDCE                                         r  E_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            A_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.972ns  (logic 0.309ns (15.658%)  route 1.663ns (84.342%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    A8                   IBUF (Prop_ibuf_I_O)         0.309     0.309 r  sw0_IBUF_inst/O
                         net (fo=3, routed)           1.663     1.972    sw0_IBUF
    SLICE_X52Y126        LDCE                                         r  A_reg/D
  -------------------------------------------------------------------    -------------------





