
Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
Options:	
Date:		Wed Apr 17 22:28:28 2024
Host:		edaserver4 (x86_64 w/Linux 2.6.32-754.35.1.el6.x86_64) (18cores*72cpus*Intel(R) Xeon(R) Gold 6354 CPU @ 3.00GHz 39936KB)
OS:		Red Hat Enterprise Linux Server release 6.10 (Santiago)

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (1033 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
<CMD> getVersion
<CMD> getVersion
[INFO] Loading PVS 19.13 fill procedures
<CMD> win
<CMD> set init_gnd_net GND
<CMD> set init_lef_file gsclib090_translated_ref.lef
<CMD> set init_mmmc_file Default.view
<CMD> set init_pwr_net VDD
<CMD> set init_top_cell top8_module
<CMD> set init_verilog HDL_tight_Netlist.v
<CMD> init_design
#% Begin Load MMMC data ... (date=04/17 22:28:47, mem=559.8M)
#% End Load MMMC data ... (date=04/17 22:28:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=560.0M, current mem=560.0M)

Loading LEF file gsclib090_translated_ref.lef ...
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_POv', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFF', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PSUB', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PIMP', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NIMP', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NWELL', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PO', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFFc', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_POLYc', 
**WARN: (IMPLF-105):	The layer 'Oxide' specified in SAMENET spacing
rule is neither a routing layer nor a cut layer. The rule is ignored.
**WARN: (IMPLF-105):	The layer 'Poly' specified in SAMENET spacing
rule is neither a routing layer nor a cut layer. The rule is ignored.
Set DBUPerIGU to M2 pitch 580.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Wed Apr 17 22:28:48 2024
viaInitial ends at Wed Apr 17 22:28:48 2024

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from Default.view
Reading timing_lib1 timing library '/home/lakshya20216/Desktop/11/fiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiinal/slow.lib' ...
Read 479 cells in library 'slow' 
*** End library_loading (cpu=0.01min, real=0.00min, mem=23.0M, fe_cpu=0.18min, fe_real=0.33min, fe_mem=872.3M) ***
#% Begin Load netlist data ... (date=04/17 22:28:48, mem=578.0M)
*** Begin netlist parsing (mem=872.3M) ***
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 479 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'HDL_tight_Netlist.v'

*** Memory Usage v#1 (Current mem = 872.332M, initial mem = 273.965M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=872.3M) ***
#% End Load netlist data ... (date=04/17 22:28:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=586.3M, current mem=586.3M)
Set top cell to top8_module.
Hooked 479 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell top8_module ...
*** Netlist is unique.
** info: there are 498 modules.
** info: there are 1670 stdCell insts.

*** Memory Usage v#1 (Current mem = 911.754M, initial mem = 273.965M) ***
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 290 (derived)
Vertical Layer M2 offset = 290 (derived)
Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M7 and M8 is not defined in the capacitance table file. The via resistance of 0.35 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M8 and M9 is not defined in the capacitance table file. The via resistance of 0.35 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.02 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.02 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: view1
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file 'Min_area.sdc' ...
Current (total cpu=0:00:11.5, real=0:00:20.0, peak res=780.4M, current mem=780.4M)
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'alu_in1' (File Min_area.sdc, Line 5).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'alu_in1' (File Min_area.sdc, Line 5).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File Min_area.sdc, Line 5).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File Min_area.sdc, Line 5).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'ff_pc_rst' (File Min_area.sdc, Line 6).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'ff_pc_rst' (File Min_area.sdc, Line 6).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File Min_area.sdc, Line 6).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File Min_area.sdc, Line 6).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '*' (File Min_area.sdc, Line 20).

**ERROR: (TCLCMD-917):	Cannot find 'cells' that match '*' (File Min_area.sdc, Line 20).

INFO (CTE): Reading of timing constraints file Min_area.sdc completed, with 5 Warnings and 5 Errors.
WARNING (CTE-25): Line: 17, 20, 23, 25, 28 of File Min_area.sdc : Skipped unsupported command: set_attribute


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=798.6M, current mem=798.6M)
Current (total cpu=0:00:11.5, real=0:00:20.0, peak res=798.6M, current mem=798.6M)
Total number of combinational cells: 317
Total number of sequential cells: 152
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-155            9  ViaRule only supports routing/cut layer,...
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-105            2  The layer '%s' specified in SAMENET spac...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPEXT-2766          9  The sheet resistance for layer %s is not...
WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
WARNING   IMPEXT-2776          8  The via resistance between layers %s and...
WARNING   IMPVL-159          958  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TCLCMD-513           5  The software could not find a matching o...
ERROR     TCLCMD-917           3  Cannot find '%s' that match '%s'         
ERROR     TCLNL-312            2  %s: Invalid list of pins: '%s'           
*** Message Summary: 995 warning(s), 5 error(s)

<CMD> setDesignMode -process 90 -flowEffort standard
##  Process: 90            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 90nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.2.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> checkDesign -physicalLibrary
Creating directory checkDesign.
Design check done.
Report saved in file checkDesign/top8_module.main.htm.ascii
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> checkDesign -timingLibrary
Design check done.
Report saved in file checkDesign/top8_module.main.htm.ascii
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> checkDesign -netlist
############################################################################
# Innovus Netlist Design Rule Check
# Wed Apr 17 22:28:48 2024

############################################################################
Design: top8_module

------ Design Summary:
Total Standard Cell Number   (cells) : 1670
Total Block Cell Number      (cells) : 0
Total I/O Pad Cell Number    (cells) : 0
Total Standard Cell Area     ( um^2) : 24320.71
Total Block Cell Area        ( um^2) : 0.00
Total I/O Pad Cell Area      ( um^2) : 0.00

------ Design Statistics:

Number of Instances            : 1670
Number of Non-uniquified Insts : 1657
Number of Nets                 : 1733
Average number of Pins per Net : 5.24
Maximum number of Pins in Net  : 740

------ I/O Port summary

Number of Primary I/O Ports    : 40
Number of Input Ports          : 27
Number of Output Ports         : 13
Number of Bidirectional Ports  : 0
Number of Power/Ground Ports   : 0
Number of Floating Ports                     *: 0
Number of Ports Connected to Multiple Pads   *: 0
Number of Ports Connected to Core Instances   : 40
**WARN: (IMPREPO-202):	There are 40 Ports connected to core instances.

------ Design Rule Checking:

Number of Output Pins connect to Power/Ground *: 704
Number of Insts with Input Pins tied together ?: 0
**WARN: (IMPDB-2148):	TieHi term 'SI' of instance 'pc_inst/next_addr_reg[0]' is tied to net 'n_40'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'B1' of instance 'mem_inst/g67543' is tied to net 'mem_inst/mem[39][3]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'A1' of instance 'mem_inst/g67543' is tied to net 'mem_inst/mem[35][3]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'B1' of instance 'mem_inst/g67542' is tied to net 'mem_inst/mem[55][3]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'A1' of instance 'mem_inst/g67542' is tied to net 'mem_inst/mem[51][3]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'B1' of instance 'mem_inst/g67541' is tied to net 'mem_inst/mem[31][3]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'A1' of instance 'mem_inst/g67541' is tied to net 'mem_inst/mem[27][3]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'B1' of instance 'mem_inst/g67540' is tied to net 'mem_inst/mem[47][3]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'A1' of instance 'mem_inst/g67540' is tied to net 'mem_inst/mem[43][3]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'B1' of instance 'mem_inst/g67539' is tied to net 'mem_inst/mem[4][3]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'A1' of instance 'mem_inst/g67539' is tied to net 'mem_inst/mem[0][3]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'B1' of instance 'mem_inst/g67538' is tied to net 'mem_inst/mem[63][3]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'A1' of instance 'mem_inst/g67538' is tied to net 'mem_inst/mem[59][3]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'B1' of instance 'mem_inst/g67537' is tied to net 'mem_inst/mem[20][3]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'A1' of instance 'mem_inst/g67537' is tied to net 'mem_inst/mem[16][3]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'B1' of instance 'mem_inst/g67536' is tied to net 'mem_inst/mem[12][3]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'A1' of instance 'mem_inst/g67536' is tied to net 'mem_inst/mem[8][3]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'B0' of instance 'mem_inst/g67535' is tied to net 'mem_inst/mem[36][3]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'A0' of instance 'mem_inst/g67535' is tied to net 'mem_inst/mem[40][3]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'B1' of instance 'mem_inst/g67534' is tied to net 'mem_inst/mem[28][3]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (EMS-27):	Message (IMPDB-2148) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Number of TieHi/Lo term nets not connected to instance's PG terms ?: 2815
**WARN: (IMPDB-2138):	Output term Q of inst mem_inst/mem_reg[63][10]1662 connected to PG net n_40.
**WARN: (IMPDB-2138):	Output term Q of inst mem_inst/mem_reg[63][9]1661 connected to PG net mem_inst/mem[63][9].
**WARN: (IMPDB-2138):	Output term Q of inst mem_inst/mem_reg[63][8]1660 connected to PG net mem_inst/mem[63][8].
**WARN: (IMPDB-2138):	Output term Q of inst mem_inst/mem_reg[63][7]1659 connected to PG net mem_inst/mem[63][7].
**WARN: (IMPDB-2138):	Output term Q of inst mem_inst/mem_reg[63][6]1658 connected to PG net mem_inst/mem[63][6].
**WARN: (IMPDB-2138):	Output term Q of inst mem_inst/mem_reg[63][5]1657 connected to PG net mem_inst/mem[63][5].
**WARN: (IMPDB-2138):	Output term Q of inst mem_inst/mem_reg[63][4]1656 connected to PG net mem_inst/mem[63][4].
**WARN: (IMPDB-2138):	Output term Q of inst mem_inst/mem_reg[63][3]1655 connected to PG net mem_inst/mem[63][3].
**WARN: (IMPDB-2138):	Output term Q of inst mem_inst/mem_reg[63][2]1654 connected to PG net mem_inst/mem[63][2].
**WARN: (IMPDB-2138):	Output term Q of inst mem_inst/mem_reg[63][1]1653 connected to PG net mem_inst/mem[63][1].
**WARN: (IMPDB-2138):	Output term Q of inst mem_inst/mem_reg[63][0]1652 connected to PG net mem_inst/mem[63][0].
**WARN: (IMPDB-2138):	Output term Q of inst mem_inst/mem_reg[62][10]1640 connected to PG net mem_inst/mem[62][10].
**WARN: (IMPDB-2138):	Output term Q of inst mem_inst/mem_reg[62][9]1639 connected to PG net mem_inst/mem[62][9].
**WARN: (IMPDB-2138):	Output term Q of inst mem_inst/mem_reg[62][8]1638 connected to PG net mem_inst/mem[62][8].
**WARN: (IMPDB-2138):	Output term Q of inst mem_inst/mem_reg[62][7]1637 connected to PG net mem_inst/mem[62][7].
**WARN: (IMPDB-2138):	Output term Q of inst mem_inst/mem_reg[62][6]1636 connected to PG net mem_inst/mem[62][6].
**WARN: (IMPDB-2138):	Output term Q of inst mem_inst/mem_reg[62][5]1635 connected to PG net mem_inst/mem[62][5].
**WARN: (IMPDB-2138):	Output term Q of inst mem_inst/mem_reg[62][4]1634 connected to PG net mem_inst/mem[62][4].
**WARN: (IMPDB-2138):	Output term Q of inst mem_inst/mem_reg[62][3]1633 connected to PG net mem_inst/mem[62][3].
**WARN: (IMPDB-2138):	Output term Q of inst mem_inst/mem_reg[62][2]1632 connected to PG net mem_inst/mem[62][2].
**WARN: (EMS-27):	Message (IMPDB-2138) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Number of Input/InOut Floating Pins            : 0
Number of Output Floating Pins                 : 0
Number of Output Term Marked TieHi/Lo         *: 0

**WARN: (IMPREPO-215):	There are 704 Output pins connected to Power Ground net.
**WARN: (IMPREPO-217):	There are 2815 TieHi/Lo term nets not connected to instance's PG terms.
**WARN: (IMPREPO-221):	There are 704 Output term shorted to Power Ground net.
Number of nets with tri-state drivers          : 0
Number of nets with parallel drivers           : 0
Number of nets with multiple drivers           : 0
Number of nets with no driver (No FanIn)       : 0
Number of Output Floating nets (No FanOut)     : 33
Number of High Fanout nets (>50)               : 13
**WARN: (IMPREPO-227):	There are 13 High Fanout nets (>50).
**ERROR: (IMPREPO-100):	Module 'SMDFFHQX1' has inst 'mem_inst/mem_reg[0][0]266' tie-hi/lo output at 'Q'.
Check and correct the netlist data.
**ERROR: (IMPREPO-100):	Module 'SMDFFHQX1' has inst 'mem_inst/mem_reg[0][1]267' tie-hi/lo output at 'Q'.
Check and correct the netlist data.
**ERROR: (IMPREPO-100):	Module 'SMDFFHQX1' has inst 'mem_inst/mem_reg[0][2]268' tie-hi/lo output at 'Q'.
Check and correct the netlist data.
**ERROR: (IMPREPO-100):	Module 'SMDFFHQX1' has inst 'mem_inst/mem_reg[0][3]269' tie-hi/lo output at 'Q'.
Check and correct the netlist data.
**ERROR: (IMPREPO-100):	Module 'SMDFFHQX1' has inst 'mem_inst/mem_reg[0][4]270' tie-hi/lo output at 'Q'.
Check and correct the netlist data.
**ERROR: (IMPREPO-100):	Module 'SMDFFHQX1' has inst 'mem_inst/mem_reg[0][5]271' tie-hi/lo output at 'Q'.
Check and correct the netlist data.
**ERROR: (IMPREPO-100):	Module 'SMDFFHQX1' has inst 'mem_inst/mem_reg[0][6]272' tie-hi/lo output at 'Q'.
Check and correct the netlist data.
**ERROR: (IMPREPO-100):	Module 'SMDFFHQX1' has inst 'mem_inst/mem_reg[0][7]273' tie-hi/lo output at 'Q'.
Check and correct the netlist data.
**ERROR: (IMPREPO-100):	Module 'SMDFFHQX1' has inst 'mem_inst/mem_reg[0][8]274' tie-hi/lo output at 'Q'.
Check and correct the netlist data.
**ERROR: (IMPREPO-100):	Module 'SMDFFHQX1' has inst 'mem_inst/mem_reg[0][9]275' tie-hi/lo output at 'Q'.
Check and correct the netlist data.
**ERROR: (IMPREPO-100):	Module 'SMDFFHQX1' has inst 'mem_inst/mem_reg[0][10]276' tie-hi/lo output at 'Q'.
Check and correct the netlist data.
**ERROR: (IMPREPO-100):	Module 'SMDFFHQX1' has inst 'mem_inst/mem_reg[1][0]288' tie-hi/lo output at 'Q'.
Check and correct the netlist data.
**ERROR: (IMPREPO-100):	Module 'SMDFFHQX1' has inst 'mem_inst/mem_reg[1][1]289' tie-hi/lo output at 'Q'.
Check and correct the netlist data.
**ERROR: (IMPREPO-100):	Module 'SMDFFHQX1' has inst 'mem_inst/mem_reg[1][2]290' tie-hi/lo output at 'Q'.
Check and correct the netlist data.
**ERROR: (IMPREPO-100):	Module 'SMDFFHQX1' has inst 'mem_inst/mem_reg[1][3]291' tie-hi/lo output at 'Q'.
Check and correct the netlist data.
**ERROR: (IMPREPO-100):	Module 'SMDFFHQX1' has inst 'mem_inst/mem_reg[1][4]292' tie-hi/lo output at 'Q'.
Check and correct the netlist data.
**ERROR: (IMPREPO-100):	Module 'SMDFFHQX1' has inst 'mem_inst/mem_reg[1][5]293' tie-hi/lo output at 'Q'.
Check and correct the netlist data.
**ERROR: (IMPREPO-100):	Module 'SMDFFHQX1' has inst 'mem_inst/mem_reg[1][6]294' tie-hi/lo output at 'Q'.
Check and correct the netlist data.
**ERROR: (IMPREPO-100):	Module 'SMDFFHQX1' has inst 'mem_inst/mem_reg[1][7]295' tie-hi/lo output at 'Q'.
Check and correct the netlist data.
**ERROR: (IMPREPO-100):	Module 'SMDFFHQX1' has inst 'mem_inst/mem_reg[1][8]296' tie-hi/lo output at 'Q'.
Check and correct the netlist data.
**WARN: (EMS-27):	Message (IMPREPO-100) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Design check done.
Report saved in file checkDesign/top8_module.main.htm.ascii

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2138         704  %s term %s of %sinst %s connected to PG ...
WARNING   IMPDB-2148        2815  %sterm '%s' of %sinstance '%s' is tied t...
WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
ERROR     IMPREPO-100        704  Module '%s' has inst '%s' tie-hi/lo outp...
WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
WARNING   IMPREPO-215          1  There are %d Output pins connected to Po...
WARNING   IMPREPO-217          1  There are %d TieHi/Lo term nets not conn...
WARNING   IMPREPO-221          1  There are %d Output term shorted to Powe...
*** Message Summary: 3524 warning(s), 704 error(s)

<CMD> check_timing
AAE DB initialization (MEM=1157.73 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: top8_module
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1175.04)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 1024
End delay calculation. (MEM=1233.01 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1205.93 CPU=0:00:00.2 REAL=0:00:00.0)
     +----------------------------------------------------------------------------------+ 
     |                               TIMING CHECK SUMMARY                               | 
     |----------------------------------------------------------------------------------| 
     |       Warning        |              Warning Description               |  Number  | 
     |                      |                                                |    of    | 
     |                      |                                                | Warnings | 
     |----------------------+------------------------------------------------+----------| 
     | clock_expected       | Clock not found where clock is expected        |       30 | 
     | ideal_clock_waveform | Clock waveform is ideal                        |        1 | 
     | no_drive             | No drive assertion                             |       27 | 
     | no_input_delay       | No input delay assertion with respect to clock |       25 | 
     | uncons_endpoint      | Unconstrained signal arriving at end point     |       39 | 
     +----------------------------------------------------------------------------------+ 
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site gsclib090site -r 1 0.8 4.06 4.06 4.06 4.06
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 290 (derived)
Vertical Layer M2 offset = 290 (derived)
Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -center 1 -stacked_via_top_layer Metal9 -type core_rings -jog_distance 0.435 -threshold 0.435 -nets {GND VDD} -follow core -stacked_via_bottom_layer Metal1 -layer {bottom Metal8 top Metal8 right Metal9 left Metal9} -width 1.25 -spacing 0.4
#% Begin addRing (date=04/17 22:28:49, mem=853.6M)
**WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_top_layer layerName"..
**WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_bottom_layer layerName"..

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1154.9M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal8 |        4       |       NA       |
|  Via8  |        8       |        0       |
| Metal9 |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=04/17 22:28:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=855.5M, current mem=855.5M)
<CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit Metal9 -max_same_layer_jog_length 0.88 -padcore_ring_bottom_layer_limit Metal7 -number_of_sets 10 -skip_via_on_pin Standardcell -stacked_via_top_layer Metal9 -padcore_ring_top_layer_limit Metal9 -spacing 0.4 -merge_stripes_value 0.435 -layer Metal8 -block_ring_bottom_layer_limit Metal7 -width 0.44 -nets {VDD GND} -stacked_via_bottom_layer Metal1
#% Begin addStripe (date=04/17 22:28:49, mem=855.5M)
**WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
**WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..

Initialize fgc environment(mem: 1152.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1152.9M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1152.9M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1152.9M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1152.9M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 40 wires.
ViaGen created 40 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal8 |       20       |       NA       |
|  Via8  |       40       |        0       |
| Metal9 |       20       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=04/17 22:28:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=856.7M, current mem=856.7M)
<CMD> report_area
<CMD> report_timing
Path 1: VIOLATED Setup Check with Pin ff_negative_inst/q_reg/CK 
Endpoint:   ff_negative_inst/q_reg/SI (v) checked with  leading edge of 'CLK'
Beginpoint: ff_carry_inst/q_reg/Q     (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: view1
Other End Arrival Time          0.000
- Setup                         2.771
+ Phase Shift                   4.000
= Required Time                 1.229
- Arrival Time                  5.185
= Slack Time                   -3.957
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                        |             |         |       |  Time   |   Time   | 
     |------------------------+-------------+---------+-------+---------+----------| 
     | ff_carry_inst/q_reg    | CK ^        |         |       |   0.000 |   -3.957 | 
     | ff_carry_inst/q_reg    | CK ^ -> Q v | SDFFQX1 | 5.185 |   5.185 |    1.229 | 
     | ff_negative_inst/q_reg | SI v        | SDFFQX1 | 0.000 |   5.185 |    1.229 | 
     +-----------------------------------------------------------------------------+ 

<CMD> report_power

Power Net Detected:
        Voltage	    Name
             0V	    GND
           0.9V	    VDD
Using Power View: view1.

Begin Power Analysis

             0V	    GND
           0.9V	    VDD

Warning:
  There are 2 power/gnd nets that are not connected
GND VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
GND VDD ...
Use 'globalNetConnect' to define rail connections.



Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=876.28MB/2275.84MB/876.29MB)

Begin Processing Timing Window Data for Power Calculation

CLK(250MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=876.42MB/2275.84MB/876.42MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=876.47MB/2275.84MB/876.47MB)

Begin Processing Signal Activity


Starting Levelizing
2024-Apr-17 22:29:24 (2024-Apr-17 16:59:24 GMT)
2024-Apr-17 22:29:24 (2024-Apr-17 16:59:24 GMT): 10%
2024-Apr-17 22:29:24 (2024-Apr-17 16:59:24 GMT): 20%
2024-Apr-17 22:29:24 (2024-Apr-17 16:59:24 GMT): 30%
2024-Apr-17 22:29:24 (2024-Apr-17 16:59:24 GMT): 40%
2024-Apr-17 22:29:24 (2024-Apr-17 16:59:24 GMT): 50%
2024-Apr-17 22:29:24 (2024-Apr-17 16:59:24 GMT): 60%
2024-Apr-17 22:29:24 (2024-Apr-17 16:59:24 GMT): 70%
2024-Apr-17 22:29:24 (2024-Apr-17 16:59:24 GMT): 80%
2024-Apr-17 22:29:24 (2024-Apr-17 16:59:24 GMT): 90%

Finished Levelizing
2024-Apr-17 22:29:24 (2024-Apr-17 16:59:24 GMT)

Starting Activity Propagation
2024-Apr-17 22:29:24 (2024-Apr-17 16:59:24 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2024-Apr-17 22:29:24 (2024-Apr-17 16:59:24 GMT): 10%
2024-Apr-17 22:29:24 (2024-Apr-17 16:59:24 GMT): 20%
2024-Apr-17 22:29:24 (2024-Apr-17 16:59:24 GMT): 30%
2024-Apr-17 22:29:24 (2024-Apr-17 16:59:24 GMT): 40%
2024-Apr-17 22:29:24 (2024-Apr-17 16:59:24 GMT): 50%
2024-Apr-17 22:29:24 (2024-Apr-17 16:59:24 GMT): 60%
2024-Apr-17 22:29:24 (2024-Apr-17 16:59:24 GMT): 70%
2024-Apr-17 22:29:24 (2024-Apr-17 16:59:24 GMT): 80%
2024-Apr-17 22:29:24 (2024-Apr-17 16:59:24 GMT): 90%

Finished Activity Propagation
2024-Apr-17 22:29:24 (2024-Apr-17 16:59:24 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=876.86MB/2275.84MB/876.86MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2024-Apr-17 22:29:24 (2024-Apr-17 16:59:24 GMT)
 ... Calculating switching power
  instance alu_inst/\result_reg_reg[7]  is not connected to any rail
  instance alu_inst/\result_reg_reg[6]  is not connected to any rail
  instance alu_inst/\result_reg_reg[5]  is not connected to any rail
  instance alu_inst/\result_reg_reg[4]  is not connected to any rail
  instance alu_inst/\result_reg_reg[3]  is not connected to any rail
  only first five unconnected instances are listed...
2024-Apr-17 22:29:24 (2024-Apr-17 16:59:24 GMT): 10%
2024-Apr-17 22:29:24 (2024-Apr-17 16:59:24 GMT): 20%
2024-Apr-17 22:29:24 (2024-Apr-17 16:59:24 GMT): 30%
 ... Calculating internal and leakage power
2024-Apr-17 22:29:24 (2024-Apr-17 16:59:24 GMT): 40%
2024-Apr-17 22:29:24 (2024-Apr-17 16:59:24 GMT): 50%
2024-Apr-17 22:29:24 (2024-Apr-17 16:59:24 GMT): 60%
2024-Apr-17 22:29:24 (2024-Apr-17 16:59:24 GMT): 70%

Finished Calculating power
2024-Apr-17 22:29:24 (2024-Apr-17 16:59:24 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=877.30MB/2275.84MB/877.30MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=877.37MB/2275.84MB/877.37MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=877.37MB/2275.84MB/877.37MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=877.37MB/2275.84MB/877.37MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 20.10-p004_1 (64bit) 05/07/2020 20:02 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2024-Apr-17 22:29:24 (2024-Apr-17 16:59:24 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: top8_module
*
*	Liberty Libraries used:
*	        view1: slow.lib
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        7.12244494 	   80.9326%
Total Switching Power:       1.51773314 	   17.2461%
Total Leakage Power:         0.16028826 	    1.8214%
Total Power:                 8.80046614
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         6.932       1.406      0.1476       8.486       96.42
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.1902      0.1118     0.01268      0.3146       3.575
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              7.122       1.518      0.1603         8.8         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      7.122       1.518      0.1603         8.8         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: alu_inst/result_reg_reg[2] (TLATNX1):           0.1793
*              Highest Leakage Power: mem_inst/mem_reg[0][0]266 (SMDFFHQX1):         0.000198
*                Total Cap:      2.38e-11 F
*                Total instances in design:  1670
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=877.88MB/2275.84MB/877.88MB)

<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X4 DLY4X1 DLY3X4 DLY3X1 DLY2X4 DLY2X1 DLY1X4 DLY1X1 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 INVXL INVX8 INVX6 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -maxRouteLayer 6 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
<CMD> setPlaceMode -fp false
<CMD> place_design
**WARN: (IMPSP-9525):	setPlaceMode -maxRouteLayer will overwrite setTrialRouteMode -maxRouteLayer inside placeDesign.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.25327 path_group
AAE DB initialization (MEM=1231.75 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: top8_module
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1231.75)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 1024
End delay calculation. (MEM=1322.73 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1295.65 CPU=0:00:00.2 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v#2 (mem=1281.4M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.8 mem=1291.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.0 mem=1291.5M) ***
No user-set net weight.
Net fanout histogram:
2		: 612 (36.0%) nets
3		: 78 (4.6%) nets
4     -	14	: 986 (58.1%) nets
15    -	39	: 9 (0.5%) nets
40    -	79	: 11 (0.6%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 2 (0.1%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
**WARN: (IMPDB-2078):	Output pin Q of instance mem_inst/mem_reg[31][5]953 is connected to power net DFT_sdo_1.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance mem_inst/mem_reg[63][10]1662 is connected to power net n_40.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance mem_inst/mem_reg[0][10]276 is connected to ground net mem_inst/mem[0][10].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance mem_inst/mem_reg[0][9]275 is connected to ground net mem_inst/mem[0][9].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance mem_inst/mem_reg[0][8]274 is connected to ground net mem_inst/mem[0][8].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance mem_inst/mem_reg[0][7]273 is connected to power net mem_inst/mem[0][7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance mem_inst/mem_reg[0][6]272 is connected to ground net mem_inst/mem[0][6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance mem_inst/mem_reg[0][5]271 is connected to ground net mem_inst/mem[0][5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance mem_inst/mem_reg[0][4]270 is connected to power net mem_inst/mem[0][4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance mem_inst/mem_reg[0][3]269 is connected to ground net mem_inst/mem[0][3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance mem_inst/mem_reg[0][2]268 is connected to ground net mem_inst/mem[0][2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance mem_inst/mem_reg[0][1]267 is connected to power net mem_inst/mem[0][1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance mem_inst/mem_reg[0][0]266 is connected to ground net mem_inst/mem[0][0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance mem_inst/mem_reg[1][10]298 is connected to ground net mem_inst/mem[1][10].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance mem_inst/mem_reg[1][9]297 is connected to ground net mem_inst/mem[1][9].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance mem_inst/mem_reg[1][8]296 is connected to power net mem_inst/mem[1][8].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance mem_inst/mem_reg[1][7]295 is connected to power net mem_inst/mem[1][7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance mem_inst/mem_reg[1][6]294 is connected to ground net mem_inst/mem[1][6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance mem_inst/mem_reg[1][5]293 is connected to ground net mem_inst/mem[1][5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance mem_inst/mem_reg[1][4]292 is connected to power net mem_inst/mem[1][4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (EMS-27):	Message (IMPDB-2078) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
#std cell=1670 (0 fixed + 1670 movable) #buf cell=0 #inv cell=56 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=994 #term=6240 #term/net=6.28, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=39
stdCell: 1670 single + 0 double + 0 multi
Total standard cell length = 9.3183 (mm), area = 0.0243 (mm^2)
Estimated cell power/ground rail width = 0.326 um
Average module density = 0.799.
Density for the design = 0.799.
       = stdcell_area 32132 sites (24321 um^2) / alloc_area 40194 sites (30423 um^2).
Pin Density = 0.1552.
            = total # of pins 6240 / total area 40194.
=== lastAutoLevel = 7 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.818e-10 (9.68e-11 1.85e-10)
              Est.  stn bbox = 3.353e-10 (1.17e-10 2.19e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1297.7M
Iteration  2: Total net bbox = 2.818e-10 (9.68e-11 1.85e-10)
              Est.  stn bbox = 3.353e-10 (1.17e-10 2.19e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1297.7M
Iteration  3: Total net bbox = 6.525e+01 (4.87e+01 1.65e+01)
              Est.  stn bbox = 9.853e+01 (7.29e+01 2.57e+01)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1302.5M
Active setup views:
    view1
Iteration  4: Total net bbox = 1.022e+04 (4.78e+03 5.44e+03)
              Est.  stn bbox = 1.705e+04 (8.13e+03 8.92e+03)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 1302.5M
Iteration  5: Total net bbox = 1.687e+04 (8.59e+03 8.28e+03)
              Est.  stn bbox = 2.597e+04 (1.32e+04 1.27e+04)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 1302.5M
Iteration  6: Total net bbox = 1.968e+04 (9.80e+03 9.89e+03)
              Est.  stn bbox = 2.989e+04 (1.50e+04 1.49e+04)
              cpu = 0:00:02.2 real = 0:00:02.0 mem = 1303.0M
Iteration  7: Total net bbox = 2.074e+04 (1.05e+04 1.02e+04)
              Est.  stn bbox = 3.126e+04 (1.60e+04 1.52e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1305.4M
**WARN: (IMPDC-348):	The output pin mem_inst/\mem_reg[63][10]1662 /Q is connected to power/ground net n_40. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin mem_inst/\mem_reg[63][9]1661 /Q is connected to power/ground net mem_inst/\mem[63] [9]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin mem_inst/\mem_reg[63][8]1660 /Q is connected to power/ground net mem_inst/\mem[63] [8]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin mem_inst/\mem_reg[63][7]1659 /Q is connected to power/ground net mem_inst/\mem[63] [7]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin mem_inst/\mem_reg[63][6]1658 /Q is connected to power/ground net mem_inst/\mem[63] [6]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin mem_inst/\mem_reg[63][5]1657 /Q is connected to power/ground net mem_inst/\mem[63] [5]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin mem_inst/\mem_reg[63][4]1656 /Q is connected to power/ground net mem_inst/\mem[63] [4]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin mem_inst/\mem_reg[63][3]1655 /Q is connected to power/ground net mem_inst/\mem[63] [3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin mem_inst/\mem_reg[63][2]1654 /Q is connected to power/ground net mem_inst/\mem[63] [2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin mem_inst/\mem_reg[63][1]1653 /Q is connected to power/ground net mem_inst/\mem[63] [1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin mem_inst/\mem_reg[63][0]1652 /Q is connected to power/ground net mem_inst/\mem[63] [0]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin mem_inst/\mem_reg[62][10]1640 /Q is connected to power/ground net mem_inst/\mem[62] [10]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin mem_inst/\mem_reg[62][9]1639 /Q is connected to power/ground net mem_inst/\mem[62] [9]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin mem_inst/\mem_reg[62][8]1638 /Q is connected to power/ground net mem_inst/\mem[62] [8]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin mem_inst/\mem_reg[62][7]1637 /Q is connected to power/ground net mem_inst/\mem[62] [7]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin mem_inst/\mem_reg[62][6]1636 /Q is connected to power/ground net mem_inst/\mem[62] [6]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin mem_inst/\mem_reg[62][5]1635 /Q is connected to power/ground net mem_inst/\mem[62] [5]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin mem_inst/\mem_reg[62][4]1634 /Q is connected to power/ground net mem_inst/\mem[62] [4]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin mem_inst/\mem_reg[62][3]1633 /Q is connected to power/ground net mem_inst/\mem[62] [3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin mem_inst/\mem_reg[62][2]1632 /Q is connected to power/ground net mem_inst/\mem[62] [2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (EMS-27):	Message (IMPDC-348) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Iteration  8: Total net bbox = 2.074e+04 (1.05e+04 1.02e+04)
              Est.  stn bbox = 3.126e+04 (1.60e+04 1.52e+04)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 1338.7M
Iteration  9: Total net bbox = 2.401e+04 (1.21e+04 1.19e+04)
              Est.  stn bbox = 3.536e+04 (1.79e+04 1.75e+04)
              cpu = 0:00:03.3 real = 0:00:03.0 mem = 1341.7M
Iteration 10: Total net bbox = 2.412e+04 (1.22e+04 1.19e+04)
              Est.  stn bbox = 3.556e+04 (1.81e+04 1.75e+04)
              cpu = 0:00:07.2 real = 0:00:07.0 mem = 1341.7M
Iteration 11: Total net bbox = 2.412e+04 (1.22e+04 1.19e+04)
              Est.  stn bbox = 3.556e+04 (1.81e+04 1.75e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1341.7M
*** cost = 2.412e+04 (1.22e+04 1.19e+04) (cpu for global=0:00:11.6) real=0:00:13.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/3
Solver runtime cpu: 0:00:11.0 real: 0:00:10.9
Core Placement runtime cpu: 0:00:11.2 real: 0:00:12.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:40.9 mem=1357.7M) ***
Total net bbox length = 2.418e+04 (1.225e+04 1.194e+04) (ext = 6.640e+02)
Move report: Detail placement moves 1670 insts, mean move: 8.02 um, max move: 44.35 um
	Max move on inst (mem_inst/g67460): (146.79, 112.84) --> (155.44, 77.14)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1357.7MB
Summary Report:
Instances move: 1670 (out of 1670 movable)
Instances flipped: 0
Mean displacement: 8.02 um
Max displacement: 44.35 um (Instance: mem_inst/g67460) (146.792, 112.841) -> (155.44, 77.14)
	Length: 8 sites, height: 1 rows, site name: gsclib090site, cell type: AOI22XL
Total net bbox length = 2.702e+04 (1.309e+04 1.394e+04) (ext = 5.257e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1357.7MB
*** Finished refinePlace (0:00:41.0 mem=1357.7M) ***
*** End of Placement (cpu=0:00:12.9, real=0:00:14.0, mem=1357.7M) ***
default core: bins with density > 0.750 = 73.47 % ( 36 / 49 )
Density distribution unevenness ratio = 5.059%
*** Free Virtual Timing Model ...(mem=1357.7M)
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.25327 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: top8_module
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1335.23)
Total number of fetched objects 1024
End delay calculation. (MEM=1367.12 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1367.12 CPU=0:00:00.1 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1352.92 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.92 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=994  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 994 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 994 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.363920e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.05 seconds, mem = 1362.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1362.92 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1362.92 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1362.92 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1362.92 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1362.92 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1362.92 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 6201
[NR-eGR] Metal2  (2V) length: 2.087562e+04um, number of vias: 9941
[NR-eGR] Metal3  (3H) length: 2.078343e+04um, number of vias: 356
[NR-eGR] Metal4  (4V) length: 3.042300e+03um, number of vias: 56
[NR-eGR] Metal5  (5H) length: 6.113200e+02um, number of vias: 6
[NR-eGR] Metal6  (6V) length: 1.972000e+01um, number of vias: 3
[NR-eGR] Total length: 4.533240e+04um, number of vias: 16563
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.094155e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.04 seconds, mem = 1362.9M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:01.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:14, real = 0: 0:16, mem = 1305.9M **
Tdgp not successfully inited but do clear! skip clearing
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPSP-9526):	Restoring setTrialRouteMode -maxRouteLayer after placeDesign. Use 'setTrialRouteMode -maxRoutingLayer N' to set maximum routing layer.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078        1408  Output pin %s of instance %s is connecte...
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPDC-348         1408  The output pin %s is connected to power/...
WARNING   IMPSP-9525           1  setPlaceMode -maxRouteLayer will overwri...
WARNING   IMPSP-9526           1  Restoring setTrialRouteMode -maxRouteLay...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
*** Message Summary: 2824 warning(s), 0 error(s)

<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 933.7M, totSessionCpu=0:00:44 **
Executing: place_opt_design -opt
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: User settings:
setDesignMode -flowEffort                           standard
setDesignMode -process                              90
setExtractRCMode -coupling_c_th                     0.2
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -maxSkew                          false
setUsefulSkewMode -noBoundary                       false
setUsefulSkewMode -useCells                         {BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX12 INVX16 INVX2 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL}
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setOptMode -fixCap                                  true
setOptMode -fixFanoutLoad                           false
setOptMode -fixTran                                 true
setPlaceMode -maxRouteLayer                         6
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       single
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   sdcControl
setAnalysisMode -virtualIPO                         false
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 934.3M, totSessionCpu=0:00:44 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 940.9M, totSessionCpu=0:00:45 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1335.95 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1335.95 MB )
[NR-eGR] Read 144 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1335.95 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 144
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=994  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 994 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 994 net(s) in layer range [2, 9]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.474062e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1335.95 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1335.95 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1335.95 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1335.95 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1335.95 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1335.95 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 6201
[NR-eGR] Metal2  (2V) length: 2.091542e+04um, number of vias: 9954
[NR-eGR] Metal3  (3H) length: 2.184164e+04um, number of vias: 395
[NR-eGR] Metal4  (4V) length: 3.121270e+03um, number of vias: 58
[NR-eGR] Metal5  (5H) length: 5.733300e+02um, number of vias: 6
[NR-eGR] Metal6  (6V) length: 2.291000e+01um, number of vias: 3
[NR-eGR] Metal7  (7H) length: 1.870500e+01um, number of vias: 0
[NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.649328e+04um, number of vias: 16617
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.295125e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.11 sec, Curr Mem: 1335.95 MB )
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Extraction called for design 'top8_module' of instances=1670 and nets=1733 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top8_module.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1335.949M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: top8_module
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1337.96)
Total number of fetched objects 1024
End delay calculation. (MEM=1369.86 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1369.86 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:46.1 mem=1369.9M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 view1 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.982  |
|           TNS (ns):|-414.184 |
|    Violating Paths:|   540   |
|          All Paths:|  2233   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     77 (77)      |   -0.858   |     77 (77)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.942%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 979.0M, totSessionCpu=0:00:46 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1340.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1340.1M) ***
The useful skew maximum allowed delay set by user is: 1
Info: 1 clock net  excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:46.3/0:02:44.7 (0.3), mem = 1340.1M

Footprint cell information for calculating maxBufDist
*info: There are 16 candidate Buffer cells
*info: There are 19 candidate Inverter cells


Netlist preparation processing... 
Removed 228 instances
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:00:47.8/0:02:46.2 (0.3), mem = 1501.6M
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:47.8/0:02:46.2 (0.3), mem = 1427.6M
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    75.43%|        -|  -3.982|-413.565|   0:00:00.0| 1446.7M|
|    75.69%|       13|  -3.982|-413.565|   0:00:00.0| 1498.4M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1498.4M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** DrvOpt [finish] : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:00:50.0/0:02:48.3 (0.3), mem = 1479.3M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:50.0/0:02:48.3 (0.3), mem = 1479.3M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|    78|    78|    -0.89|     0|     0|     0|     0|    -3.98|  -413.57|       0|       0|       0|  75.69|          |         |
|     0|     0|     0.00|     4|     4|    -0.01|     0|     0|     0|     0|     0.50|     0.00|      30|       0|      48|  76.84| 0:00:01.0|  1498.4M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.43|     0.00|       0|       0|       4|  76.86| 0:00:00.0|  1498.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=1498.4M) ***

*** DrvOpt [finish] : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:00:51.8/0:02:50.2 (0.3), mem = 1479.3M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1064.4M, totSessionCpu=0:00:52 **

Active setup views:
 view1
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:51.8/0:02:50.3 (0.3), mem = 1437.3M
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 233 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+-----------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|             End Point             |
+--------+--------+----------+------------+--------+----------+---------+-----------------------------------+
|   0.000|   0.000|    76.86%|   0:00:00.0| 1462.4M|     view1|       NA| NA                                |
+--------+--------+----------+------------+--------+----------+---------+-----------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1462.4M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1462.4M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:05.3/0:00:05.3 (1.0), totSession cpu/real = 0:00:57.1/0:02:55.5 (0.3), mem = 1443.3M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:57.7/0:02:56.1 (0.3), mem = 1462.4M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 76.86
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    76.86%|        -|   0.000|   0.000|   0:00:00.0| 1462.4M|
|    76.86%|        0|   0.000|   0.000|   0:00:00.0| 1462.4M|
|    76.86%|        0|   0.000|   0.000|   0:00:00.0| 1481.5M|
|    76.85%|        2|   0.000|   0.000|   0:00:00.0| 1505.1M|
|    76.85%|        0|   0.000|   0.000|   0:00:00.0| 1505.1M|
|    76.85%|        0|   0.000|   0.000|   0:00:00.0| 1505.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 76.85
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.2) (real = 0:00:01.0) **
*** AreaOpt [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:00:58.3/0:02:56.7 (0.3), mem = 1505.1M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1443.99M, totSessionCpu=0:00:58).

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  view1
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1445.99 MB )
[NR-eGR] Read 144 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.99 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 144
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=809  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 809 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 809 net(s) in layer range [2, 9]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.936663e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.05 seconds, mem = 1446.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.1, real=0:00:00.0)***
Iteration  5: Total net bbox = 1.456e+04 (7.06e+03 7.50e+03)
              Est.  stn bbox = 2.425e+04 (1.21e+04 1.21e+04)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 1439.6M
Iteration  6: Total net bbox = 1.742e+04 (9.11e+03 8.31e+03)
              Est.  stn bbox = 2.782e+04 (1.46e+04 1.32e+04)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 1439.6M
Iteration  7: Total net bbox = 1.850e+04 (9.42e+03 9.07e+03)
              Est.  stn bbox = 2.929e+04 (1.50e+04 1.43e+04)
              cpu = 0:00:01.8 real = 0:00:02.0 mem = 1437.6M
Iteration  8: Total net bbox = 1.972e+04 (1.00e+04 9.71e+03)
              Est.  stn bbox = 3.077e+04 (1.57e+04 1.51e+04)
              cpu = 0:00:01.8 real = 0:00:01.0 mem = 1437.6M
Iteration  9: Total net bbox = 2.027e+04 (1.03e+04 1.00e+04)
              Est.  stn bbox = 3.131e+04 (1.59e+04 1.54e+04)
              cpu = 0:00:01.5 real = 0:00:02.0 mem = 1437.6M
Move report: Timing Driven Placement moves 1485 insts, mean move: 15.57 um, max move: 99.80 um
	Max move on inst (mem_inst/g67377): (100.05, 118.90) --> (177.92, 96.97)

Finished Incremental Placement (cpu=0:00:07.4, real=0:00:07.0, mem=1437.6M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:06 mem=1438.3M) ***
Total net bbox length = 2.049e+04 (1.046e+04 1.003e+04) (ext = 5.941e+02)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 1485 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 1485 insts, mean move: 2.86 um, max move: 45.48 um
	Max move on inst (mem_inst/mem_reg[6][10]408): (5.06, 125.78) --> (49.59, 126.73)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1438.3MB
Summary Report:
Instances move: 1485 (out of 1485 movable)
Instances flipped: 0
Mean displacement: 2.86 um
Max displacement: 45.48 um (Instance: mem_inst/mem_reg[6][10]408) (5.0585, 125.785) -> (49.59, 126.73)
	Length: 35 sites, height: 1 rows, site name: gsclib090site, cell type: SMDFFHQX1
Total net bbox length = 2.025e+04 (1.010e+04 1.015e+04) (ext = 4.923e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1438.3MB
*** Finished refinePlace (0:01:06 mem=1438.3M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1438.30 MB )
[NR-eGR] Read 144 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.30 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 144
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=809  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 809 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 809 net(s) in layer range [2, 9]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.515670e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.06 seconds, mem = 1438.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 1438.30 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1438.30 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1438.30 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1438.30 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.30 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1438.30 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 5479
[NR-eGR] Metal2  (2V) length: 1.803999e+04um, number of vias: 8581
[NR-eGR] Metal3  (3H) length: 1.729473e+04um, number of vias: 229
[NR-eGR] Metal4  (4V) length: 1.029845e+03um, number of vias: 20
[NR-eGR] Metal5  (5H) length: 1.193350e+02um, number of vias: 7
[NR-eGR] Metal6  (6V) length: 3.088500e+01um, number of vias: 4
[NR-eGR] Metal7  (7H) length: 2.972500e+01um, number of vias: 0
[NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.654451e+04um, number of vias: 14320
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.178835e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.04 seconds, mem = 1438.3M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:07.8, real=0:00:08.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1422.3M)
Extraction called for design 'top8_module' of instances=1485 and nets=1776 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top8_module.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1422.297M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:22, real = 0:00:22, mem = 1044.6M, totSessionCpu=0:01:06 **
#################################################################################
# Design Stage: PreRoute
# Design Name: top8_module
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1416.31)
Total number of fetched objects 839
End delay calculation. (MEM=1454.2 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1454.2 CPU=0:00:00.2 REAL=0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:06.6/0:03:05.0 (0.4), mem = 1521.3M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 76.85
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    76.85%|        -|   0.000|   0.000|   0:00:00.0| 1521.3M|
|    76.85%|        0|   0.000|   0.000|   0:00:00.0| 1521.3M|
|    76.85%|        0|   0.000|   0.000|   0:00:00.0| 1521.3M|
|    76.83%|        4|   0.000|   0.000|   0:00:00.0| 1521.3M|
|    76.82%|        1|   0.000|   0.000|   0:00:00.0| 1521.3M|
|    76.82%|        0|   0.000|   0.000|   0:00:00.0| 1521.3M|
|    76.82%|        0|   0.000|   0.000|   0:00:00.0| 1521.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 76.82
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:00.8) (real = 0:00:00.0) **
*** Starting refinePlace (0:01:07 mem=1521.3M) ***
Total net bbox length = 2.025e+04 (1.010e+04 1.015e+04) (ext = 4.920e+02)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 1485 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1521.3MB
Summary Report:
Instances move: 0 (out of 1485 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.025e+04 (1.010e+04 1.015e+04) (ext = 4.920e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1521.3MB
*** Finished refinePlace (0:01:07 mem=1521.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1521.3M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1521.3M) ***
*** AreaOpt [finish] : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:01:07.5/0:03:05.8 (0.4), mem = 1521.3M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:00, mem=1439.21M, totSessionCpu=0:01:07).
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:07.5/0:03:05.8 (0.4), mem = 1439.2M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|    12|    12|    -0.00|     0|     0|     0|     0|     0.82|     0.00|       0|       0|       0|  76.82|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.77|     0.00|       1|       0|      12|  76.88| 0:00:00.0|  1510.5M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.77|     0.00|       0|       0|       0|  76.88| 0:00:00.0|  1510.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1510.5M) ***

*** Starting refinePlace (0:01:09 mem=1510.5M) ***
Total net bbox length = 2.025e+04 (1.011e+04 1.015e+04) (ext = 4.920e+02)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 1486 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 3 insts, mean move: 1.16 um, max move: 2.32 um
	Max move on inst (mem_inst/g67650): (111.07, 84.97) --> (113.39, 84.97)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1510.5MB
Summary Report:
Instances move: 3 (out of 1486 movable)
Instances flipped: 0
Mean displacement: 1.16 um
Max displacement: 2.32 um (Instance: mem_inst/g67650) (111.07, 84.97) -> (113.39, 84.97)
	Length: 4 sites, height: 1 rows, site name: gsclib090site, cell type: NOR2XL
Total net bbox length = 2.025e+04 (1.011e+04 1.015e+04) (ext = 4.920e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1510.5MB
*** Finished refinePlace (0:01:09 mem=1510.5M) ***
*** maximum move = 2.32 um ***
*** Finished re-routing un-routed nets (1510.5M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1510.5M) ***
*** DrvOpt [finish] : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:01:09.2/0:03:07.6 (0.4), mem = 1491.4M
End: GigaOpt postEco DRV Optimization

Active setup views:
 view1
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'top8_module' of instances=1486 and nets=1777 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top8_module.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1477.188M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1477.19 MB )
[NR-eGR] Read 144 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1477.19 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 144
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=810  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 810 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 810 net(s) in layer range [2, 9]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.517236e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1477.19 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: top8_module
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1467.19)
Total number of fetched objects 840
End delay calculation. (MEM=1451.38 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1451.38 CPU=0:00:00.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:01:10 mem=1451.4M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:25, real = 0:00:26, mem = 1078.0M, totSessionCpu=0:01:10 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 view1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.769  |  0.886  |  0.769  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2233   |   776   |  2184   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.882%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:25, real = 0:00:27, mem = 1078.9M, totSessionCpu=0:01:10 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
**place_opt_design ... cpu = 0:00:25, real = 0:00:27, mem = 1354.7M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
WARNING   IMPSP-5140           3  Global net connect rules have not been c...
WARNING   IMPSP-315            3  Found %d instances insts with no PG Term...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
*** Message Summary: 12 warning(s), 0 error(s)

<CMD> selectObject Wire {inst_in[6](266950,73230,313050,73510)}
<CMD> getCTSMode -engine -quiet
<CMD> create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): sdc1
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for CLK...
  clock_tree CLK contains 739 sinks and 0 clock gates.
  Extraction for CLK complete.
Extracting original clock gating for CLK done.
The skew group CLK/sdc1 was created. It contains 739 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> ctd_win -side none -id ctd_window
Clock tree timing engine global stage delay update for delay1:both.late...
Turning off fast DC mode./nClock tree timing engine global stage delay update for delay1:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
<CMD> selectObject Net clk
<CMD> zoomSelected
<CMD> deselectAll
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 997.1M, totSessionCpu=0:01:19 **
**INFO: User settings:
setDesignMode -flowEffort                           standard
setDesignMode -process                              90
setExtractRCMode -coupling_c_th                     0.2
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -maxSkew                          false
setUsefulSkewMode -noBoundary                       false
setUsefulSkewMode -useCells                         {BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX12 INVX16 INVX2 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL}
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -eng_copyNetPropToNewNet            true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setOptMode -activeHoldViews                         { view1 }
setOptMode -activeSetupViews                        { view1 }
setOptMode -autoSetupViews                          { view1}
setOptMode -autoTDGRSetupViews                      { view1}
setOptMode -drcMargin                               0
setOptMode -fixCap                                  true
setOptMode -fixDrc                                  true
setOptMode -fixFanoutLoad                           false
setOptMode -fixTran                                 true
setOptMode -optimizeFF                              true
setOptMode -setupTargetSlack                        0
setPlaceMode -maxRouteLayer                         6
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       single
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   forcedIdeal
setAnalysisMode -usefulSkew                         true
setAnalysisMode -virtualIPO                         false
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1019.2M, totSessionCpu=0:01:20 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1415.4M)
Compute RC Scale Done ...
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: top8_module
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1538.28)
Total number of fetched objects 840
End delay calculation. (MEM=1522.48 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1522.48 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:20 mem=1522.5M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 view1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.769  |  0.886  |  0.769  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2233   |   776   |  2184   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.882%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1099.8M, totSessionCpu=0:01:21 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1429.7M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1429.7M) ***
*** Starting optimizing excluded clock nets MEM= 1429.7M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1429.7M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:20.6/0:04:10.5 (0.3), mem = 1429.7M
*** DrvOpt [finish] : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:01:23.2/0:04:13.1 (0.3), mem = 1453.7M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:23.3/0:04:13.1 (0.3), mem = 1453.7M
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 233 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+-----------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|             End Point             |
+--------+--------+----------+------------+--------+----------+---------+-----------------------------------+
|   0.000|   0.000|    76.88%|   0:00:00.0| 1482.8M|     view1|       NA| NA                                |
+--------+--------+----------+------------+--------+----------+---------+-----------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1482.8M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1482.8M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:05.3/0:00:05.3 (1.0), totSession cpu/real = 0:01:28.6/0:04:18.5 (0.3), mem = 1463.7M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:29.3/0:04:19.1 (0.3), mem = 1482.8M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20 
Number of usable buffer cells above: 16
Reclaim Optimization WNS Slack 0.072  TNS Slack 0.000 Density 76.88
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    76.88%|        -|   0.072|   0.000|   0:00:00.0| 1482.8M|
|    76.63%|       27|   0.072|   0.000|   0:00:01.0| 1534.5M|
|    76.44%|       19|   0.072|   0.000|   0:00:00.0| 1534.5M|
|    76.33%|       12|   0.072|   0.000|   0:00:01.0| 1534.5M|
|    76.29%|        4|   0.072|   0.000|   0:00:00.0| 1534.5M|
|    76.25%|        4|   0.072|   0.000|   0:00:00.0| 1534.5M|
|    76.25%|        0|   0.072|   0.000|   0:00:00.0| 1534.5M|
|    76.10%|       12|   0.072|   0.000|   0:00:00.0| 1534.5M|
|    76.10%|        0|   0.072|   0.000|   0:00:00.0| 1534.5M|
|    76.10%|        0|   0.072|   0.000|   0:00:00.0| 1534.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.072  TNS Slack 0.000 Density 76.10
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:02.8) (real = 0:00:03.0) **
*** Starting refinePlace (0:01:32 mem=1534.5M) ***
Total net bbox length = 2.028e+04 (1.012e+04 1.016e+04) (ext = 4.920e+02)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 1471 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1534.5MB
Summary Report:
Instances move: 0 (out of 1471 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.028e+04 (1.012e+04 1.016e+04) (ext = 4.920e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1534.5MB
*** Finished refinePlace (0:01:32 mem=1534.5M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1534.5M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1534.5M) ***
*** AreaOpt [finish] : cpu/real = 0:00:02.3/0:00:02.3 (1.0), totSession cpu/real = 0:01:31.6/0:04:21.5 (0.4), mem = 1534.5M
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1473.44M, totSessionCpu=0:01:32).
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1473.44 MB )
[NR-eGR] Read 144 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1473.44 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 144
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=795  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 795 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 795 net(s) in layer range [2, 9]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.518802e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1473.44 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1473.44 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1473.44 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1473.44 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1473.44 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1473.44 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 5436
[NR-eGR] Metal2  (2V) length: 1.803144e+04um, number of vias: 8548
[NR-eGR] Metal3  (3H) length: 1.730981e+04um, number of vias: 232
[NR-eGR] Metal4  (4V) length: 1.024480e+03um, number of vias: 18
[NR-eGR] Metal5  (5H) length: 1.103450e+02um, number of vias: 5
[NR-eGR] Metal6  (6V) length: 3.030500e+01um, number of vias: 4
[NR-eGR] Metal7  (7H) length: 2.972500e+01um, number of vias: 0
[NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.653611e+04um, number of vias: 14243
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.171875e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1459.23 MB )
Extraction called for design 'top8_module' of instances=1471 and nets=1762 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top8_module.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1459.234M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: top8_module
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1449.23)
Total number of fetched objects 825
End delay calculation. (MEM=1481.87 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1481.87 CPU=0:00:00.2 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:32.1/0:04:21.9 (0.4), mem = 1481.9M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|     0.77|     0.00|       0|       0|       0|  76.10|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.77|     0.00|       0|       0|       1|  76.11| 0:00:00.0|  1533.0M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.77|     0.00|       0|       0|       0|  76.11| 0:00:00.0|  1533.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1533.0M) ***

*** DrvOpt [finish] : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:01:33.6/0:04:23.4 (0.4), mem = 1513.9M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:01:34 mem=1513.9M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 1471 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 2.933%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1513.9MB
Summary Report:
Instances move: 0 (out of 1471 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1513.9MB
*** Finished refinePlace (0:01:34 mem=1513.9M) ***

Active setup views:
 view1
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'top8_module' of instances=1471 and nets=1762 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top8_module.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1499.672M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: top8_module
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1497.67)
Total number of fetched objects 825
End delay calculation. (MEM=1481.87 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1481.87 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:34 mem=1481.9M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:15, real = 0:00:15, mem = 1117.2M, totSessionCpu=0:01:34 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 view1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.768  |  0.876  |  0.768  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2233   |   776   |  2184   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.108%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:17, mem = 1118.0M, totSessionCpu=0:01:34 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1037.9M, totSessionCpu=0:01:34 **
**INFO: User settings:
setDesignMode -flowEffort                           standard
setDesignMode -process                              90
setExtractRCMode -coupling_c_th                     0.2
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setUsefulSkewMode -ecoRoute                         false
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -maxSkew                          false
setUsefulSkewMode -noBoundary                       false
setUsefulSkewMode -useCells                         {BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX12 INVX16 INVX2 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL}
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -eng_copyNetPropToNewNet            true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setOptMode -activeSetupViews                        { view1 }
setOptMode -autoSetupViews                          { view1}
setOptMode -autoTDGRSetupViews                      { view1}
setOptMode -drcMargin                               0
setOptMode -fixCap                                  true
setOptMode -fixDrc                                  true
setOptMode -fixFanoutLoad                           false
setOptMode -fixTran                                 true
setOptMode -optimizeFF                              true
setOptMode -setupTargetSlack                        0
setPlaceMode -maxRouteLayer                         6
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       single
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   sdcControl
setAnalysisMode -usefulSkew                         true
setAnalysisMode -virtualIPO                         false
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1043.7M, totSessionCpu=0:01:35 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1406.9M)
Compute RC Scale Done ...
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:36 mem=1542.8M ***
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_25327_edaserver4_lakshya20216_1rSVkW/opt_timing_graph_Vwn4HZ/timingGraph.tgz -dir /tmp/innovus_temp_25327_edaserver4_lakshya20216_1rSVkW/opt_timing_graph_Vwn4HZ -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: top8_module
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1526.63)
Total number of fetched objects 825
End delay calculation. (MEM=1510.83 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1510.83 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:36 mem=1510.8M)

Active hold views:
 view1
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:01:36 mem=1526.1M ***
Done building hold timer [3340 node(s), 4706 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:01:37 mem=1526.1M ***
Running 'restoreTimingGraph -file /tmp/innovus_temp_25327_edaserver4_lakshya20216_1rSVkW/opt_timing_graph_Vwn4HZ/timingGraph.tgz -dir /tmp/innovus_temp_25327_edaserver4_lakshya20216_1rSVkW/opt_timing_graph_Vwn4HZ -prefix timingGraph'
Done restoreTimingGraph
Done building cte setup timing graph (fixHold) cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:01:37 mem=1532.1M ***

*Info: minBufDelay = 99.6 ps, libStdDelay = 35.8 ps, minBufSize = 18165600 (6.0)
*Info: worst delay setup view: view1

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 view1
Hold  views included:
 view1

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.768  |  0.876  |  0.768  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2233   |   776   |  2184   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.139  |  0.312  | -0.139  |
|           TNS (ns):| -39.998 |  0.000  | -39.998 |
|    Violating Paths:|   755   |    0    |   755   |
|          All Paths:|  2233   |   776   |  2184   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.108%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1165.4M, totSessionCpu=0:01:38 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:37.5/0:04:28.9 (0.4), mem = 1520.1M
*info: Run optDesign holdfix with 1 thread.
Info: 1 clock net  excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:01:38 mem=1539.2M density=76.108% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.139|   -39.99|     755|          0|       0(     0)|    76.11%|   0:00:00.0|  1549.2M|
|   1|  -0.139|   -39.99|     755|          0|       0(     0)|    76.11%|   0:00:00.0|  1568.3M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.139|   -39.99|     755|          0|       0(     0)|    76.11%|   0:00:00.0|  1568.3M|
|   1|  -0.047|    -1.75|      39|         22|       0(     0)|    76.48%|   0:00:00.0|  1609.9M|
|   2|  -0.044|    -0.09|       2|          3|       0(     0)|    76.52%|   0:00:00.0|  1609.9M|
|   3|   0.024|     0.00|       0|          2|       0(     0)|    76.55%|   0:00:01.0|  1609.9M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+

*info:    Total 27 cells added for Phase I

*** Finished Core Fixing (fixHold) cpu=0:00:02.7 real=0:00:03.0 totSessionCpu=0:01:39 mem=1609.9M density=76.551% ***

*info:
*info: Added a total of 27 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:           19 cells of type 'CLKBUFX2' used
*info:            8 cells of type 'CLKBUFX3' used

*** Starting refinePlace (0:01:39 mem=1609.9M) ***
Total net bbox length = 2.096e+04 (1.049e+04 1.047e+04) (ext = 6.155e+02)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 1498 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1609.9MB
Summary Report:
Instances move: 0 (out of 1498 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.096e+04 (1.049e+04 1.047e+04) (ext = 6.155e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1609.9MB
*** Finished refinePlace (0:01:39 mem=1609.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1609.9M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1609.9M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:02.8 real=0:00:03.0 totSessionCpu=0:01:39 mem=1609.9M density=76.551%) ***
*** HoldOpt [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:01:38.7/0:04:30.1 (0.4), mem = 1590.9M
**INFO: total 27 insts, 0 nets marked don't touch
**INFO: total 27 insts, 0 nets marked don't touch DB property
**INFO: total 27 insts, 0 nets unmarked don't touch

*** Steiner Routed Nets: 5.961%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.0179
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 5.961%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0, threshold = 0.0179)
GigaOpt: Skipping post-eco TNS optimization

Active setup views:
 view1
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1490.85 MB )
[NR-eGR] Read 144 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1490.85 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 144
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=822  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 822 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 822 net(s) in layer range [2, 9]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.555342e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1490.85 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1086.6M, totSessionCpu=0:01:39 **
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: top8_module
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1462.67)
Total number of fetched objects 852
End delay calculation. (MEM=1495.3 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1495.3 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:39 mem=1495.3M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: top8_module
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1434.1)
Total number of fetched objects 852
End delay calculation. (MEM=1498 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1498 CPU=0:00:00.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:01:40 mem=1498.0M)

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 view1 
Hold  views included:
 view1

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.768  |  0.876  |  0.768  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2233   |   776   |  2184   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.024  |  0.312  |  0.024  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2233   |   776   |  2184   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.551%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1118.7M, totSessionCpu=0:01:40 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1049.54 (MB), peak = 1215.12 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           35.8
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setDesignMode -flowEffort                                       standard
setDesignMode -process                                          90
setExtractRCMode -coupling_c_th                                 0.2
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setSIMode -separate_delta_delay_on_data                         true

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1406.3M, init mem=1423.0M)
*info: Placed = 1498          
*info: Unplaced = 0           
Placement Density:76.55%(23289/30423)
Placement Density (including fixed std cells):76.55%(23289/30423)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1423.0M)
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1423.0M) ***

globalDetailRoute

#Start globalDetailRoute on Wed Apr 17 22:33:10 2024
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=1789)
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET GND has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Start routing data preparation on Wed Apr 17 22:33:10 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.900] has 1083 nets.
#Voltage range [0.900 - 0.900] has 353 nets.
#Voltage range [0.000 - 0.000] has 353 nets.
# Metal1       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.25500
# Metal2       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal3       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal4       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal5       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal6       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal7       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal8       V   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
# Metal9       H   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1056.74 (MB), peak = 1215.12 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.29000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1060.82 (MB), peak = 1215.12 (MB)
#
#Finished routing data preparation on Wed Apr 17 22:33:12 2024
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 9.48 (MB)
#Total memory = 1060.98 (MB)
#Peak memory = 1215.12 (MB)
#
#
#Start global routing on Wed Apr 17 22:33:12 2024
#
#
#Start global routing initialization on Wed Apr 17 22:33:12 2024
#
#Number of eco nets is 0
#
#Start global routing data preparation on Wed Apr 17 22:33:12 2024
#
#Start routing resource analysis on Wed Apr 17 22:33:12 2024
#
#Routing resource analysis is done on Wed Apr 17 22:33:12 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         622           0        1722    75.26%
#  Metal2         V         637           0        1722     0.00%
#  Metal3         H         622           0        1722     0.00%
#  Metal4         V         637           0        1722     0.00%
#  Metal5         H         622           0        1722     0.00%
#  Metal6         V         637           0        1722     0.00%
#  Metal7         H         622           0        1722     0.00%
#  Metal8         V         212           0        1722     4.88%
#  Metal9         H         207           0        1722     6.33%
#  --------------------------------------------------------------
#  Total                   4818       0.00%       15498     9.61%
#
#
#
#
#Global routing data preparation is done on Wed Apr 17 22:33:12 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1061.89 (MB), peak = 1215.12 (MB)
#
#
#Global routing initialization is done on Wed Apr 17 22:33:12 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1065.20 (MB), peak = 1215.12 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1071.33 (MB), peak = 1215.12 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1070.58 (MB), peak = 1215.12 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1072.25 (MB), peak = 1215.12 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 263 (skipped).
#Total number of routable nets = 1526.
#Total number of nets in the design = 1789.
#
#1526 routable nets have only global wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            1526  
#-----------------------------
#        Total            1526  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            1526  
#-----------------------------
#        Total            1526  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  Metal1        0(0.00%)   (0.00%)
#  Metal2        0(0.00%)   (0.00%)
#  Metal3        0(0.00%)   (0.00%)
#  Metal4        0(0.00%)   (0.00%)
#  Metal5        0(0.00%)   (0.00%)
#  Metal6        0(0.00%)   (0.00%)
#  Metal7        0(0.00%)   (0.00%)
#  Metal8        0(0.00%)   (0.00%)
#  Metal9        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(H)    |             85.00 |            120.00 |    20.88    52.20   184.74   167.03 |
[hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal8(V)    |             18.00 |             18.00 |    -0.01   177.47   184.74   180.38 |
[hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (Metal1)    85.00 | (Metal1)   120.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 78182 um.
#Total half perimeter of net bounding box = 65198 um.
#Total wire length on LAYER Metal1 = 13 um.
#Total wire length on LAYER Metal2 = 23980 um.
#Total wire length on LAYER Metal3 = 32069 um.
#Total wire length on LAYER Metal4 = 12723 um.
#Total wire length on LAYER Metal5 = 9152 um.
#Total wire length on LAYER Metal6 = 244 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 14308
#Up-Via Summary (total 14308):
#           
#-----------------------
# Metal1           7848
# Metal2           5369
# Metal3            770
# Metal4            294
# Metal5             24
# Metal6              3
#-----------------------
#                 14308 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 11.38 (MB)
#Total memory = 1072.37 (MB)
#Peak memory = 1215.12 (MB)
#
#Finished global routing on Wed Apr 17 22:33:13 2024
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1071.93 (MB), peak = 1215.12 (MB)
#Start Track Assignment.
#Done with 4150 horizontal wires in 2 hboxes and 4303 vertical wires in 2 hboxes.
#Done with 1657 horizontal wires in 2 hboxes and 992 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1        15.15 	  4.62%  	  0.00% 	  0.00%
# Metal2     23837.20 	  0.04%  	  0.00% 	  0.00%
# Metal3     31949.07 	  0.11%  	  0.00% 	  0.00%
# Metal4     12662.92 	  0.01%  	  0.00% 	  0.00%
# Metal5      9174.40 	  0.00%  	  0.00% 	  0.00%
# Metal6       247.61 	  0.00%  	  0.00% 	  0.00%
# Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       77886.35  	  0.06% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 82242 um.
#Total half perimeter of net bounding box = 65198 um.
#Total wire length on LAYER Metal1 = 2479 um.
#Total wire length on LAYER Metal2 = 23860 um.
#Total wire length on LAYER Metal3 = 33736 um.
#Total wire length on LAYER Metal4 = 12726 um.
#Total wire length on LAYER Metal5 = 9195 um.
#Total wire length on LAYER Metal6 = 246 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 14308
#Up-Via Summary (total 14308):
#           
#-----------------------
# Metal1           7848
# Metal2           5369
# Metal3            770
# Metal4            294
# Metal5             24
# Metal6              3
#-----------------------
#                 14308 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1072.15 (MB), peak = 1215.12 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 20.71 (MB)
#Total memory = 1072.16 (MB)
#Peak memory = 1215.12 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	Metal1        0        0
#	Metal2        1        1
#	Totals        1        1
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1081.87 (MB), peak = 1215.12 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1080.37 (MB), peak = 1215.12 (MB)
#Complete Detail Routing.
#Total wire length = 82586 um.
#Total half perimeter of net bounding box = 65198 um.
#Total wire length on LAYER Metal1 = 1009 um.
#Total wire length on LAYER Metal2 = 24681 um.
#Total wire length on LAYER Metal3 = 32317 um.
#Total wire length on LAYER Metal4 = 14964 um.
#Total wire length on LAYER Metal5 = 9341 um.
#Total wire length on LAYER Metal6 = 271 um.
#Total wire length on LAYER Metal7 = 4 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 15762
#Up-Via Summary (total 15762):
#           
#-----------------------
# Metal1           7873
# Metal2           6416
# Metal3           1145
# Metal4            305
# Metal5             20
# Metal6              3
#-----------------------
#                 15762 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:12
#Elapsed time = 00:00:12
#Increased memory = 6.29 (MB)
#Total memory = 1078.46 (MB)
#Peak memory = 1215.12 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1080.42 (MB), peak = 1215.12 (MB)
#
#Total wire length = 82586 um.
#Total half perimeter of net bounding box = 65198 um.
#Total wire length on LAYER Metal1 = 1009 um.
#Total wire length on LAYER Metal2 = 24681 um.
#Total wire length on LAYER Metal3 = 32317 um.
#Total wire length on LAYER Metal4 = 14964 um.
#Total wire length on LAYER Metal5 = 9341 um.
#Total wire length on LAYER Metal6 = 271 um.
#Total wire length on LAYER Metal7 = 4 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 15762
#Up-Via Summary (total 15762):
#           
#-----------------------
# Metal1           7873
# Metal2           6416
# Metal3           1145
# Metal4            305
# Metal5             20
# Metal6              3
#-----------------------
#                 15762 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 82586 um.
#Total half perimeter of net bounding box = 65198 um.
#Total wire length on LAYER Metal1 = 1009 um.
#Total wire length on LAYER Metal2 = 24681 um.
#Total wire length on LAYER Metal3 = 32317 um.
#Total wire length on LAYER Metal4 = 14964 um.
#Total wire length on LAYER Metal5 = 9341 um.
#Total wire length on LAYER Metal6 = 271 um.
#Total wire length on LAYER Metal7 = 4 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 15762
#Up-Via Summary (total 15762):
#           
#-----------------------
# Metal1           7873
# Metal2           6416
# Metal3           1145
# Metal4            305
# Metal5             20
# Metal6              3
#-----------------------
#                 15762 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1082.96 (MB), peak = 1215.12 (MB)
#CELL_VIEW top8_module,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Apr 17 22:33:27 2024
#
#
#Start Post Route Wire Spread.
#Done with 1029 horizontal wires in 3 hboxes and 892 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 83674 um.
#Total half perimeter of net bounding box = 65198 um.
#Total wire length on LAYER Metal1 = 1014 um.
#Total wire length on LAYER Metal2 = 24983 um.
#Total wire length on LAYER Metal3 = 32872 um.
#Total wire length on LAYER Metal4 = 15145 um.
#Total wire length on LAYER Metal5 = 9385 um.
#Total wire length on LAYER Metal6 = 271 um.
#Total wire length on LAYER Metal7 = 4 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 15762
#Up-Via Summary (total 15762):
#           
#-----------------------
# Metal1           7873
# Metal2           6416
# Metal3           1145
# Metal4            305
# Metal5             20
# Metal6              3
#-----------------------
#                 15762 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1082.28 (MB), peak = 1215.12 (MB)
#CELL_VIEW top8_module,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1082.28 (MB), peak = 1215.12 (MB)
#CELL_VIEW top8_module,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#Post Route wire spread is done.
#Total wire length = 83674 um.
#Total half perimeter of net bounding box = 65198 um.
#Total wire length on LAYER Metal1 = 1014 um.
#Total wire length on LAYER Metal2 = 24983 um.
#Total wire length on LAYER Metal3 = 32872 um.
#Total wire length on LAYER Metal4 = 15145 um.
#Total wire length on LAYER Metal5 = 9385 um.
#Total wire length on LAYER Metal6 = 271 um.
#Total wire length on LAYER Metal7 = 4 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 15762
#Up-Via Summary (total 15762):
#           
#-----------------------
# Metal1           7873
# Metal2           6416
# Metal3           1145
# Metal4            305
# Metal5             20
# Metal6              3
#-----------------------
#                 15762 
#
#detailRoute Statistics:
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = 8.20 (MB)
#Total memory = 1080.36 (MB)
#Peak memory = 1215.12 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:18
#Elapsed time = 00:00:18
#Increased memory = 3.81 (MB)
#Total memory = 1054.32 (MB)
#Peak memory = 1215.12 (MB)
#Number of warnings = 3
#Total number of warnings = 12
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Apr 17 22:33:28 2024
#
#Default setup view is reset to view1.
#Default setup view is reset to view1.
#routeDesign: cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1046.64 (MB), peak = 1215.12 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1047.0M, totSessionCpu=0:02:00 **
**INFO: User settings:
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           35.8
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setDesignMode -flowEffort                                       standard
setDesignMode -process                                          90
setExtractRCMode -coupling_c_th                                 0.2
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setUsefulSkewMode -ecoRoute                                     false
setUsefulSkewMode -maxAllowedDelay                              1
setUsefulSkewMode -maxSkew                                      false
setUsefulSkewMode -noBoundary                                   false
setUsefulSkewMode -useCells                                     {BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX12 INVX16 INVX2 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL}
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setOptMode -activeHoldViews                                     { view1 }
setOptMode -activeSetupViews                                    { view1 }
setOptMode -autoHoldViews                                       { view1}
setOptMode -autoSetupViews                                      { view1}
setOptMode -autoTDGRSetupViews                                  { view1}
setOptMode -autoViewHoldTargetSlack                             0
setOptMode -drcMargin                                           0
setOptMode -fixCap                                              true
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       false
setOptMode -fixTran                                             true
setOptMode -optimizeFF                                          true
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -maxRouteLayer                                     6
setPlaceMode -place_design_floorplan_mode                       false
setPlaceMode -place_detail_check_route                          false
setPlaceMode -place_detail_preserve_routing                     true
setPlaceMode -place_detail_remove_affected_routing              false
setPlaceMode -place_detail_swap_eeq_cells                       false
setPlaceMode -place_global_clock_gate_aware                     true
setPlaceMode -place_global_cong_effort                          auto
setPlaceMode -place_global_ignore_scan                          true
setPlaceMode -place_global_ignore_spare                         false
setPlaceMode -place_global_module_aware_spare                   false
setPlaceMode -place_global_place_io_pins                        true
setPlaceMode -place_global_reorder_scan                         true
setPlaceMode -powerDriven                                       false
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   single
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -usefulSkew                                     true
setAnalysisMode -virtualIPO                                     false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1063.7M, totSessionCpu=0:02:01 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=1421.9M, init mem=1421.9M)
*info: Placed = 1498          
*info: Unplaced = 0           
Placement Density:76.55%(23289/30423)
Placement Density (including fixed std cells):76.55%(23289/30423)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1421.9M)

**ERROR: (IMPOPT-6080):	AAE-SI Optimization can only be turned on when the timing analysis mode is set to OCV.

Info: Destroy the CCOpt slew target map.
<CMD> getMultiCpuUsage -localCpu
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report top8_module.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-report top8_module.drc.rpt             # string, default="", user setting
 *** Starting Verify DRC (MEM: 1421.9) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.4  ELAPSED TIME: 0.00  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Apr 17 22:33:57 2024

Design Name: top8_module
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (184.7300, 180.3800)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Wed Apr 17 22:33:57 2024
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 0.000M)

<CMD> selectInst {mem_inst/mem_reg[9][5]469}
<CMD> deselectAll
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal9(9) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal9(9) } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal9(9) }
*** Begin SPECIAL ROUTE on Wed Apr 17 22:34:07 2024 ***
SPECIAL ROUTE ran on directory: /home/lakshya20216/Desktop/11/fiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiinal
SPECIAL ROUTE ran on machine: edaserver4 (Linux 2.6.32-754.35.1.el6.x86_64 Xeon 800Mhz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 9
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 9
srouteTopTargetLayerLimit set to 9
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2568.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 19 layers, 9 routing layers, 1 overlap layer
Read in 1 nondefault rule, 0 used
Read in 487 macros, 62 used
Read in 1498 components
  1498 core components: 0 unplaced, 1498 placed, 0 fixed
Read in 40 physical pins
  40 physical pins: 0 unplaced, 40 placed, 0 fixed
Read in 40 nets
Read in 2 special nets, 2 routed
Read in 40 terminals
Begin power routing ...
**WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VDD.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net GND.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (IMPSR-1254):	Cannot find any block pin of net GND. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net GND. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net GND. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net GND.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net GND.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net GND.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net GND.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer Metal5 at (2.23, 85.04) (2.83, 85.14).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via7 at (2.23, 84.74) (3.48, 85.14).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via7 at (2.23, 84.79) (3.32, 85.14).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via7 at (2.23, 84.74) (3.48, 85.14).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via7 at (2.23, 84.74) (3.48, 85.14).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via7 at (2.23, 84.74) (3.48, 85.14).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via7 at (2.23, 84.74) (3.48, 85.14).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via7 at (2.23, 84.74) (3.48, 85.14).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via7 at (2.23, 84.74) (3.48, 85.14).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via7 at (2.23, 84.74) (3.48, 85.14).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via7 at (2.23, 84.74) (3.48, 85.14).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via7 at (2.23, 84.74) (3.48, 85.14).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via7 at (2.23, 84.74) (3.48, 85.14).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via7 at (2.23, 84.74) (3.48, 85.14).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via7 at (2.23, 84.74) (3.48, 85.14).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via7 at (2.23, 84.79) (3.32, 85.14).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via7 at (2.23, 84.74) (3.48, 85.14).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via7 at (2.23, 84.74) (3.48, 85.14).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via7 at (2.23, 84.74) (3.48, 85.14).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via7 at (2.23, 84.74) (3.48, 85.14).
**WARN: (EMS-27):	Message (IMPPP-531) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 134
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 67
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2570.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 40 io pins ...
 Updating DB with 8 via definition ...

sroute post-processing starts at Wed Apr 17 22:34:07 2024
The viaGen is rebuilding shadow vias for net GND.
sroute post-processing ends at Wed Apr 17 22:34:07 2024
sroute created 205 wires.
ViaGen created 1072 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |       203      |       NA       |
|  Via1  |       134      |        0       |
|  Via2  |       134      |        0       |
|  Via3  |       134      |        0       |
|  Via4  |       134      |        0       |
| Metal5 |        2       |       NA       |
|  Via5  |       134      |        0       |
|  Via6  |       134      |        0       |
|  Via7  |       134      |        0       |
|  Via8  |       134      |        0       |
+--------+----------------+----------------+
**INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
Innovus terminated by user interrupt.

*** Memory Usage v#1 (Current mem = 1405.180M, initial mem = 273.965M) ***
*** Message Summary: 7416 warning(s), 710 error(s)

--- Ending "Innovus" (totcpu=0:02:10, real=0:06:00, mem=1405.2M) ---
