/* Generated by Yosys 0.38 (git sha1 45a28179e, gcc 11.2.1 -fPIC -Os) */

module GJC45(reset, enable_n, data_i, bitslip_ctrl_n, clkGHz, data_o, ready);
  input bitslip_ctrl_n;
  input clkGHz;
  input data_i;
  output [9:0] data_o;
  input enable_n;
  output ready;
  input reset;
  wire \$auto$clkbufmap.cc:266:execute$1743 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:37.10-37.22" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1770.bitslip_ctrl ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:13.18-13.32" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1770.bitslip_ctrl_n ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:36.10-36.28" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1770.bitslip_ctrl_n_buf ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:14.18-14.24" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1770.clkGHz ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:38.10-38.20" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1770.clkGHz_buf ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:26.10-26.23" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1770.clkGHz_clkbuf ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:12.18-12.24" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1770.data_i ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:23.10-23.20" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1770.data_i_buf ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:24.10-24.22" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1770.data_i_delay ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:29.26-29.39" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:29.26-29.39" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:29.26-29.39" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:29.26-29.39" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:29.26-29.39" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:29.26-29.39" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:29.26-29.39" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:29.26-29.39" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:29.26-29.39" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:29.26-29.39" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes[9] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:30.25-30.42" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes_reg[0] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:30.25-30.42" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes_reg[1] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:30.25-30.42" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes_reg[2] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:30.25-30.42" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes_reg[3] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:30.25-30.42" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes_reg[4] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:30.25-30.42" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes_reg[5] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:30.25-30.42" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes_reg[6] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:30.25-30.42" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes_reg[7] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:30.25-30.42" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes_reg[8] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:30.25-30.42" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes_reg[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:32.10-32.22" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1770.data_i_valid ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:15.31-15.37" *)
  wire [9:0] \$auto$rs_design_edit.cc:1122:execute$1770.data_o ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:22.10-22.20" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1770.enable_buf ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:21.10-21.22" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1770.enable_buf_n ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:11.18-11.26" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1770.enable_n ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:28.10-28.24" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1770.fabric_clk_div ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:16.17-16.22" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1770.ready ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:34.10-34.19" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1770.ready_buf ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:10.18-10.23" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1770.reset ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:19.10-19.19" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1770.reset_buf ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:20.10-20.21" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1770.reset_buf_n ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:35.10-35.25" *)
  wire \$auto$rs_design_edit.cc:1122:execute$1770.serdes_dpa_lock ;
  wire \$auto$rs_design_edit.cc:841:execute$1760 ;
  wire \$auto$rs_design_edit.cc:841:execute$1761 ;
  wire \$auto$rs_design_edit.cc:841:execute$1762 ;
  wire \$auto$rs_design_edit.cc:841:execute$1763 ;
  wire \$auto$rs_design_edit.cc:841:execute$1764 ;
  wire \$auto$rs_design_edit.cc:841:execute$1765 ;
  wire \$auto$rs_design_edit.cc:841:execute$1766 ;
  wire \$auto$rs_design_edit.cc:841:execute$1767 ;
  wire \$auto$rs_design_edit.cc:841:execute$1768 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$1770.$auto$clkbufmap.cc:266:execute$1743 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$1770.$auto$rs_design_edit.cc:841:execute$1760 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$1770.$auto$rs_design_edit.cc:841:execute$1761 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$1770.$auto$rs_design_edit.cc:841:execute$1762 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$1770.$auto$rs_design_edit.cc:841:execute$1763 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$1770.$auto$rs_design_edit.cc:841:execute$1764 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$1770.$auto$rs_design_edit.cc:841:execute$1765 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$1770.$auto$rs_design_edit.cc:841:execute$1766 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$1770.$auto$rs_design_edit.cc:841:execute$1767 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$1770.$auto$rs_design_edit.cc:841:execute$1768 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:37.10-37.22" *)
  wire bitslip_ctrl;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:13.18-13.32" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:13.18-13.32" *)
  wire bitslip_ctrl_n;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:36.10-36.28" *)
  wire bitslip_ctrl_n_buf;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:14.18-14.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:14.18-14.24" *)
  wire clkGHz;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:38.10-38.20" *)
  wire clkGHz_buf;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:26.10-26.23" *)
  wire clkGHz_clkbuf;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:12.18-12.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:12.18-12.24" *)
  wire data_i;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:23.10-23.20" *)
  wire data_i_buf;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:24.10-24.22" *)
  wire data_i_delay;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:29.26-29.39" *)
  wire \data_i_serdes[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:29.26-29.39" *)
  wire \data_i_serdes[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:29.26-29.39" *)
  wire \data_i_serdes[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:29.26-29.39" *)
  wire \data_i_serdes[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:29.26-29.39" *)
  wire \data_i_serdes[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:29.26-29.39" *)
  wire \data_i_serdes[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:29.26-29.39" *)
  wire \data_i_serdes[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:29.26-29.39" *)
  wire \data_i_serdes[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:29.26-29.39" *)
  wire \data_i_serdes[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:29.26-29.39" *)
  wire \data_i_serdes[9] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:30.25-30.42" *)
  wire \data_i_serdes_reg[0] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:30.25-30.42" *)
  wire \data_i_serdes_reg[1] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:30.25-30.42" *)
  wire \data_i_serdes_reg[2] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:30.25-30.42" *)
  wire \data_i_serdes_reg[3] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:30.25-30.42" *)
  wire \data_i_serdes_reg[4] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:30.25-30.42" *)
  wire \data_i_serdes_reg[5] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:30.25-30.42" *)
  wire \data_i_serdes_reg[6] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:30.25-30.42" *)
  wire \data_i_serdes_reg[7] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:30.25-30.42" *)
  wire \data_i_serdes_reg[8] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:30.25-30.42" *)
  wire \data_i_serdes_reg[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:32.10-32.22" *)
  wire data_i_valid;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:15.31-15.37" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:15.31-15.37" *)
  wire [9:0] data_o;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:22.10-22.20" *)
  wire enable_buf;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:21.10-21.22" *)
  wire enable_buf_n;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:11.18-11.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:11.18-11.26" *)
  wire enable_n;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:28.10-28.24" *)
  wire fabric_clk_div;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:16.17-16.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:16.17-16.22" *)
  wire ready;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:34.10-34.19" *)
  wire ready_buf;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:10.18-10.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:10.18-10.23" *)
  wire reset;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:19.10-19.19" *)
  wire reset_buf;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:20.10-20.21" *)
  wire reset_buf_n;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:35.10-35.25" *)
  wire serdes_dpa_lock;
  fabric_GJC45 \$auto$rs_design_edit.cc:1120:execute$1769  (
    .\$auto$rs_design_edit.cc:841:execute$1760 (\$auto$rs_design_edit.cc:841:execute$1760 ),
    .\$auto$rs_design_edit.cc:841:execute$1761 (\$auto$rs_design_edit.cc:841:execute$1761 ),
    .\$auto$rs_design_edit.cc:841:execute$1762 (\$auto$rs_design_edit.cc:841:execute$1762 ),
    .\$auto$rs_design_edit.cc:841:execute$1763 (\$auto$rs_design_edit.cc:841:execute$1763 ),
    .\$auto$rs_design_edit.cc:841:execute$1764 (\$auto$rs_design_edit.cc:841:execute$1764 ),
    .\$auto$rs_design_edit.cc:841:execute$1765 (\$auto$rs_design_edit.cc:841:execute$1765 ),
    .\$auto$rs_design_edit.cc:841:execute$1766 (\$auto$rs_design_edit.cc:841:execute$1766 ),
    .\$auto$rs_design_edit.cc:841:execute$1767 (\$auto$rs_design_edit.cc:841:execute$1767 ),
    .\$auto$rs_design_edit.cc:841:execute$1768 (\$auto$rs_design_edit.cc:841:execute$1768 ),
    .bitslip_ctrl(bitslip_ctrl),
    .bitslip_ctrl_n_buf(bitslip_ctrl_n_buf),
    .clkGHz_clkbuf(clkGHz_clkbuf),
    .\data_i_serdes[0] (\data_i_serdes[0] ),
    .\data_i_serdes[1] (\data_i_serdes[1] ),
    .\data_i_serdes[2] (\data_i_serdes[2] ),
    .\data_i_serdes[3] (\data_i_serdes[3] ),
    .\data_i_serdes[4] (\data_i_serdes[4] ),
    .\data_i_serdes[5] (\data_i_serdes[5] ),
    .\data_i_serdes[6] (\data_i_serdes[6] ),
    .\data_i_serdes[7] (\data_i_serdes[7] ),
    .\data_i_serdes[8] (\data_i_serdes[8] ),
    .\data_i_serdes[9] (\data_i_serdes[9] ),
    .\data_i_serdes_reg[0] (\data_i_serdes_reg[0] ),
    .\data_i_serdes_reg[1] (\data_i_serdes_reg[1] ),
    .\data_i_serdes_reg[2] (\data_i_serdes_reg[2] ),
    .\data_i_serdes_reg[3] (\data_i_serdes_reg[3] ),
    .\data_i_serdes_reg[4] (\data_i_serdes_reg[4] ),
    .\data_i_serdes_reg[5] (\data_i_serdes_reg[5] ),
    .\data_i_serdes_reg[6] (\data_i_serdes_reg[6] ),
    .\data_i_serdes_reg[7] (\data_i_serdes_reg[7] ),
    .\data_i_serdes_reg[8] (\data_i_serdes_reg[8] ),
    .\data_i_serdes_reg[9] (\data_i_serdes_reg[9] ),
    .data_i_valid(data_i_valid),
    .enable_buf(enable_buf),
    .enable_buf_n(enable_buf_n),
    .fabric_clk_div(fabric_clk_div),
    .ready_buf(ready_buf),
    .reset_buf(reset_buf),
    .reset_buf_n(reset_buf_n),
    .serdes_dpa_lock(serdes_dpa_lock)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:53.37-53.112" *)
  I_BUF #(
    .WEAK_KEEPER("PULLUP")
  ) \$auto$rs_design_edit.cc:1122:execute$1770.bitslip_buffer0  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$1770.$auto$rs_design_edit.cc:841:execute$1760 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$1770.bitslip_ctrl_n ),
    .O(\$auto$rs_design_edit.cc:1122:execute$1770.bitslip_ctrl_n_buf )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:54.39-54.96" *)
  I_BUF #(
    .WEAK_KEEPER("PULLDOWN")
  ) \$auto$rs_design_edit.cc:1122:execute$1770.clk_i_buffer0  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$1770.$auto$rs_design_edit.cc:841:execute$1761 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$1770.clkGHz ),
    .O(\$auto$rs_design_edit.cc:1122:execute$1770.clkGHz_buf )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:55.13-55.53" *)
  CLK_BUF \$auto$rs_design_edit.cc:1122:execute$1770.clock_buffer  (
    .I(\$auto$rs_design_edit.cc:1122:execute$1770.clkGHz_buf ),
    .O(\$auto$rs_design_edit.cc:1122:execute$1770.clkGHz_clkbuf )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:52.39-52.97" *)
  I_BUF #(
    .WEAK_KEEPER("PULLDOWN")
  ) \$auto$rs_design_edit.cc:1122:execute$1770.data_i_buffer0  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$1770.$auto$rs_design_edit.cc:841:execute$1762 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$1770.data_i ),
    .O(\$auto$rs_design_edit.cc:1122:execute$1770.data_i_buf )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:62.11-62.52" *)
  O_BUF \$auto$rs_design_edit.cc:1122:execute$1770.data_o_buffer0  (
    .I(\$auto$rs_design_edit.cc:1122:execute$1770.ready_buf ),
    .O(\$auto$rs_design_edit.cc:1122:execute$1770.ready )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:51.37-51.97" *)
  I_BUF #(
    .WEAK_KEEPER("PULLUP")
  ) \$auto$rs_design_edit.cc:1122:execute$1770.enable_buffer0  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$1770.$auto$rs_design_edit.cc:841:execute$1763 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$1770.enable_n ),
    .O(\$auto$rs_design_edit.cc:1122:execute$1770.enable_buf_n )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:59.19-59.72" *)
  O_BUF \$auto$rs_design_edit.cc:1122:execute$1770.genblk1[0].data_o_buffer0  (
    .I(\$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes_reg[0] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$1770.data_o [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:59.19-59.72" *)
  O_BUF \$auto$rs_design_edit.cc:1122:execute$1770.genblk1[1].data_o_buffer0  (
    .I(\$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes_reg[1] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$1770.data_o [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:59.19-59.72" *)
  O_BUF \$auto$rs_design_edit.cc:1122:execute$1770.genblk1[2].data_o_buffer0  (
    .I(\$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes_reg[2] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$1770.data_o [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:59.19-59.72" *)
  O_BUF \$auto$rs_design_edit.cc:1122:execute$1770.genblk1[3].data_o_buffer0  (
    .I(\$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes_reg[3] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$1770.data_o [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:59.19-59.72" *)
  O_BUF \$auto$rs_design_edit.cc:1122:execute$1770.genblk1[4].data_o_buffer0  (
    .I(\$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes_reg[4] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$1770.data_o [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:59.19-59.72" *)
  O_BUF \$auto$rs_design_edit.cc:1122:execute$1770.genblk1[5].data_o_buffer0  (
    .I(\$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes_reg[5] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$1770.data_o [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:59.19-59.72" *)
  O_BUF \$auto$rs_design_edit.cc:1122:execute$1770.genblk1[6].data_o_buffer0  (
    .I(\$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes_reg[6] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$1770.data_o [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:59.19-59.72" *)
  O_BUF \$auto$rs_design_edit.cc:1122:execute$1770.genblk1[7].data_o_buffer0  (
    .I(\$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes_reg[7] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$1770.data_o [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:59.19-59.72" *)
  O_BUF \$auto$rs_design_edit.cc:1122:execute$1770.genblk1[8].data_o_buffer0  (
    .I(\$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes_reg[8] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$1770.data_o [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:59.19-59.72" *)
  O_BUF \$auto$rs_design_edit.cc:1122:execute$1770.genblk1[9].data_o_buffer0  (
    .I(\$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes_reg[9] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$1770.data_o [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:65.13-72.6" *)
  I_DELAY \$auto$rs_design_edit.cc:1122:execute$1770.input_data_delay  (
    .CLK_IN(\$auto$rs_design_edit.cc:1122:execute$1770.clkGHz_clkbuf ),
    .DLY_ADJ(\$flatten$auto$rs_design_edit.cc:1122:execute$1770.$auto$rs_design_edit.cc:841:execute$1764 ),
    .DLY_INCDEC(\$flatten$auto$rs_design_edit.cc:1122:execute$1770.$auto$rs_design_edit.cc:841:execute$1765 ),
    .DLY_LOAD(\$flatten$auto$rs_design_edit.cc:1122:execute$1770.$auto$rs_design_edit.cc:841:execute$1766 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$1770.data_i_buf ),
    .O(\$auto$rs_design_edit.cc:1122:execute$1770.data_i_delay )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:78.7-90.6" *)
  I_SERDES #(
    .DPA_MODE("DPA"),
    .WIDTH(32'sd10)
  ) \$auto$rs_design_edit.cc:1122:execute$1770.input_data_serdes  (
    .BITSLIP_ADJ(\$auto$rs_design_edit.cc:1122:execute$1770.bitslip_ctrl ),
    .CLK_IN(\$auto$rs_design_edit.cc:1122:execute$1770.fabric_clk_div ),
    .CLK_OUT(\$flatten$auto$rs_design_edit.cc:1122:execute$1770.$auto$clkbufmap.cc:266:execute$1743 ),
    .D(\$auto$rs_design_edit.cc:1122:execute$1770.data_i_delay ),
    .DATA_VALID(\$auto$rs_design_edit.cc:1122:execute$1770.data_i_valid ),
    .DPA_LOCK(\$auto$rs_design_edit.cc:1122:execute$1770.serdes_dpa_lock ),
    .EN(\$auto$rs_design_edit.cc:1122:execute$1770.enable_buf ),
    .PLL_CLK(\$auto$rs_design_edit.cc:1122:execute$1770.clkGHz_clkbuf ),
    .PLL_LOCK(\$flatten$auto$rs_design_edit.cc:1122:execute$1770.$auto$rs_design_edit.cc:841:execute$1767 ),
    .Q({ \$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes[9] , \$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes[8] , \$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes[7] , \$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes[6] , \$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes[5] , \$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes[4] , \$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes[3] , \$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes[2] , \$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes[1] , \$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes[0]  }),
    .RX_RST(\$auto$rs_design_edit.cc:1122:execute$1770.reset_buf_n )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/.././rtl/GJC45.v:50.39-50.94" *)
  I_BUF #(
    .WEAK_KEEPER("PULLDOWN")
  ) \$auto$rs_design_edit.cc:1122:execute$1770.reset_buffer0  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$1770.$auto$rs_design_edit.cc:841:execute$1768 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$1770.reset ),
    .O(\$auto$rs_design_edit.cc:1122:execute$1770.reset_buf )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$1770.$auto$clkbufmap.cc:265:execute$1742  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$1770.$auto$clkbufmap.cc:266:execute$1743 ),
    .O(\$auto$rs_design_edit.cc:1122:execute$1770.fabric_clk_div )
  );
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$1770.$auto$rs_design_edit.cc:841:execute$1768  = \$auto$rs_design_edit.cc:841:execute$1768 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$1770.$auto$rs_design_edit.cc:841:execute$1767  = \$auto$rs_design_edit.cc:841:execute$1767 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$1770.$auto$rs_design_edit.cc:841:execute$1766  = \$auto$rs_design_edit.cc:841:execute$1766 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$1770.$auto$rs_design_edit.cc:841:execute$1765  = \$auto$rs_design_edit.cc:841:execute$1765 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$1770.$auto$rs_design_edit.cc:841:execute$1764  = \$auto$rs_design_edit.cc:841:execute$1764 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$1770.$auto$rs_design_edit.cc:841:execute$1763  = \$auto$rs_design_edit.cc:841:execute$1763 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$1770.$auto$rs_design_edit.cc:841:execute$1762  = \$auto$rs_design_edit.cc:841:execute$1762 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$1770.$auto$rs_design_edit.cc:841:execute$1761  = \$auto$rs_design_edit.cc:841:execute$1761 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$1770.$auto$rs_design_edit.cc:841:execute$1760  = \$auto$rs_design_edit.cc:841:execute$1760 ;
  assign \data_i_serdes[9]  = \$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes[9] ;
  assign \data_i_serdes[8]  = \$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes[8] ;
  assign \data_i_serdes[7]  = \$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes[7] ;
  assign \data_i_serdes[6]  = \$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes[6] ;
  assign \data_i_serdes[5]  = \$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes[5] ;
  assign \data_i_serdes[4]  = \$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes[4] ;
  assign \data_i_serdes[3]  = \$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes[3] ;
  assign \data_i_serdes[2]  = \$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes[2] ;
  assign \data_i_serdes[1]  = \$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes[1] ;
  assign \data_i_serdes[0]  = \$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes[0] ;
  assign \$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes_reg[9]  = \data_i_serdes_reg[9] ;
  assign \$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes_reg[8]  = \data_i_serdes_reg[8] ;
  assign \$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes_reg[7]  = \data_i_serdes_reg[7] ;
  assign \$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes_reg[6]  = \data_i_serdes_reg[6] ;
  assign \$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes_reg[5]  = \data_i_serdes_reg[5] ;
  assign \$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes_reg[4]  = \data_i_serdes_reg[4] ;
  assign \$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes_reg[3]  = \data_i_serdes_reg[3] ;
  assign \$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes_reg[2]  = \data_i_serdes_reg[2] ;
  assign \$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes_reg[1]  = \data_i_serdes_reg[1] ;
  assign \$auto$rs_design_edit.cc:1122:execute$1770.data_i_serdes_reg[0]  = \data_i_serdes_reg[0] ;
  assign \$auto$rs_design_edit.cc:1122:execute$1770.bitslip_ctrl  = bitslip_ctrl;
  assign \$auto$rs_design_edit.cc:1122:execute$1770.bitslip_ctrl_n  = bitslip_ctrl_n;
  assign bitslip_ctrl_n_buf = \$auto$rs_design_edit.cc:1122:execute$1770.bitslip_ctrl_n_buf ;
  assign \$auto$rs_design_edit.cc:1122:execute$1770.clkGHz  = clkGHz;
  assign clkGHz_clkbuf = \$auto$rs_design_edit.cc:1122:execute$1770.clkGHz_clkbuf ;
  assign \$auto$rs_design_edit.cc:1122:execute$1770.data_i  = data_i;
  assign data_i_valid = \$auto$rs_design_edit.cc:1122:execute$1770.data_i_valid ;
  assign data_o = \$auto$rs_design_edit.cc:1122:execute$1770.data_o ;
  assign \$auto$rs_design_edit.cc:1122:execute$1770.enable_buf  = enable_buf;
  assign enable_buf_n = \$auto$rs_design_edit.cc:1122:execute$1770.enable_buf_n ;
  assign \$auto$rs_design_edit.cc:1122:execute$1770.enable_n  = enable_n;
  assign fabric_clk_div = \$auto$rs_design_edit.cc:1122:execute$1770.fabric_clk_div ;
  assign ready = \$auto$rs_design_edit.cc:1122:execute$1770.ready ;
  assign \$auto$rs_design_edit.cc:1122:execute$1770.ready_buf  = ready_buf;
  assign \$auto$rs_design_edit.cc:1122:execute$1770.reset  = reset;
  assign reset_buf = \$auto$rs_design_edit.cc:1122:execute$1770.reset_buf ;
  assign \$auto$rs_design_edit.cc:1122:execute$1770.reset_buf_n  = reset_buf_n;
  assign serdes_dpa_lock = \$auto$rs_design_edit.cc:1122:execute$1770.serdes_dpa_lock ;
endmodule
