{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645653826017 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645653826024 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 23 23:03:45 2022 " "Processing started: Wed Feb 23 23:03:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645653826024 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645653826024 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sonars_de0 -c sonars_de0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off sonars_de0 -c sonars_de0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645653826025 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1645653826833 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645653826833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sonar_fsm_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file sonar_fsm_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sonar_FSM_testbench " "Found entity 1: sonar_FSM_testbench" {  } { { "sonar_FSM_testbench.sv" "" { Text "C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet eleme/sensors_blocks/sonar_FSM_testbench.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645653838906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645653838906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sonar_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file sonar_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sonar_FSM " "Found entity 1: sonar_FSM" {  } { { "sonar_FSM.sv" "" { Text "C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet eleme/sensors_blocks/sonar_FSM.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645653838916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645653838916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sonar_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file sonar_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sonar_testbench " "Found entity 1: sonar_testbench" {  } { { "sonar_testbench.sv" "" { Text "C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet eleme/sensors_blocks/sonar_testbench.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645653838926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645653838926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder5.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder5 " "Found entity 1: full_adder5" {  } { { "full_adder5.sv" "" { Text "C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet eleme/sensors_blocks/full_adder5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645653838926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645653838926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder14.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder14.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder14 " "Found entity 1: full_adder14" {  } { { "full_adder14.sv" "" { Text "C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet eleme/sensors_blocks/full_adder14.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645653838936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645653838936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sonar.sv 2 2 " "Found 2 design units, including 2 entities, in source file sonar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sonar " "Found entity 1: sonar" {  } { { "sonar.sv" "" { Text "C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet eleme/sensors_blocks/sonar.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645653838946 ""} { "Info" "ISGN_ENTITY_NAME" "2 myLatch " "Found entity 2: myLatch" {  } { { "sonar.sv" "" { Text "C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet eleme/sensors_blocks/sonar.sv" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645653838946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645653838946 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristatebuffer.sv(2) " "Verilog HDL warning at tristatebuffer.sv(2): extended using \"x\" or \"z\"" {  } { { "tristatebuffer.sv" "" { Text "C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet eleme/sensors_blocks/tristatebuffer.sv" 2 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1645653838946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristatebuffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristatebuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristatebuffer " "Found entity 1: tristatebuffer" {  } { { "tristatebuffer.sv" "" { Text "C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet eleme/sensors_blocks/tristatebuffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645653838954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645653838954 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "testbench.sv " "Can't analyze file -- file testbench.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1645653838964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myspi.sv 1 1 " "Found 1 design units, including 1 entities, in source file myspi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "MySPI.sv" "" { Text "C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet eleme/sensors_blocks/MySPI.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645653838966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645653838966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myde0_nano.sv 1 1 " "Found 1 design units, including 1 entities, in source file myde0_nano.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MyDE0_Nano " "Found entity 1: MyDE0_Nano" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet eleme/sensors_blocks/MyDE0_Nano.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645653838977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645653838977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux16 " "Found entity 1: mux16" {  } { { "mux16.sv" "" { Text "C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet eleme/sensors_blocks/mux16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645653838985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645653838985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.sv" "" { Text "C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet eleme/sensors_blocks/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645653838987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645653838987 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Homework_4_tb.sv(53) " "Verilog HDL warning at Homework_4_tb.sv(53): extended using \"x\" or \"z\"" {  } { { "Homework_4_tb.sv" "" { Text "C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet eleme/sensors_blocks/Homework_4_tb.sv" 53 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1645653838995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "homework_4_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file homework_4_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Homework_4_tb " "Found entity 1: Homework_4_tb" {  } { { "Homework_4_tb.sv" "" { Text "C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet eleme/sensors_blocks/Homework_4_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645653838997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645653838997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "homework_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file homework_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Homework_4 " "Found entity 1: Homework_4" {  } { { "Homework_4.sv" "" { Text "C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet eleme/sensors_blocks/Homework_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645653838997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645653838997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder8.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder8 " "Found entity 1: full_adder8" {  } { { "full_adder8.sv" "" { Text "C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet eleme/sensors_blocks/full_adder8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645653839005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645653839005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_1_bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_1_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1_bit " "Found entity 1: full_adder_1_bit" {  } { { "full_adder_1_bit.sv" "" { Text "C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet eleme/sensors_blocks/full_adder_1_bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645653839015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645653839015 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sonar_FSM " "Elaborating entity \"sonar_FSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645653839066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sonar sonar:Sonar01 " "Elaborating entity \"sonar\" for hierarchy \"sonar:Sonar01\"" {  } { { "sonar_FSM.sv" "Sonar01" { Text "C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet eleme/sensors_blocks/sonar_FSM.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645653839076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder5 sonar:Sonar01\|full_adder5:FA50 " "Elaborating entity \"full_adder5\" for hierarchy \"sonar:Sonar01\|full_adder5:FA50\"" {  } { { "sonar.sv" "FA50" { Text "C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet eleme/sensors_blocks/sonar.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645653839076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_1_bit sonar:Sonar01\|full_adder5:FA50\|full_adder_1_bit:FA0 " "Elaborating entity \"full_adder_1_bit\" for hierarchy \"sonar:Sonar01\|full_adder5:FA50\|full_adder_1_bit:FA0\"" {  } { { "full_adder5.sv" "FA0" { Text "C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet eleme/sensors_blocks/full_adder5.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645653839084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder14 sonar:Sonar01\|full_adder14:FA140 " "Elaborating entity \"full_adder14\" for hierarchy \"sonar:Sonar01\|full_adder14:FA140\"" {  } { { "sonar.sv" "FA140" { Text "C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet eleme/sensors_blocks/sonar.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645653839097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder8 sonar:Sonar01\|full_adder14:FA140\|full_adder8:FA80 " "Elaborating entity \"full_adder8\" for hierarchy \"sonar:Sonar01\|full_adder14:FA140\|full_adder8:FA80\"" {  } { { "full_adder14.sv" "FA80" { Text "C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet eleme/sensors_blocks/full_adder14.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645653839097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myLatch sonar:Sonar01\|myLatch:ML10 " "Elaborating entity \"myLatch\" for hierarchy \"sonar:Sonar01\|myLatch:ML10\"" {  } { { "sonar.sv" "ML10" { Text "C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet eleme/sensors_blocks/sonar.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645653839133 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1645653839764 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645653840263 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet eleme/sensors_blocks/output_files/sonars_de0.map.smsg " "Generated suppressed messages file C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/projet eleme/sensors_blocks/output_files/sonars_de0.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645653840318 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1645653840464 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645653840464 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "78 " "Implemented 78 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1645653840529 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1645653840529 ""} { "Info" "ICUT_CUT_TM_LCELLS" "58 " "Implemented 58 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1645653840529 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1645653840529 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645653840593 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 23 23:04:00 2022 " "Processing ended: Wed Feb 23 23:04:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645653840593 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645653840593 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645653840593 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645653840593 ""}
