//===-- X86AsmPrinter.cpp - Convert X86 LLVM code to AT&T assembly --------===//
//
//                     The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//
// This file contains a printer that converts from our internal representation
// of machine-dependent LLVM code to X86 machine code.
//
//===----------------------------------------------------------------------===//
#include <fstream>
#include <iostream>
#include <string>
#include <algorithm>

#include "X86FrameLowering.h"
#include "X86InstrBuilder.h"
#include "X86Subtarget.h"
#include "X86TargetMachine.h"
#include "X86AsmPrinter.h"
#include "X86RegisterInfo.h"
#include "InstPrinter/X86ATTInstPrinter.h"
#include "MCTargetDesc/X86BaseInfo.h"
#include "X86InstrInfo.h"
#include "X86MachineFunctionInfo.h"
#include "llvm/ADT/SmallString.h"
#include "llvm/CodeGen/MachineConstantPool.h"
#include "llvm/CodeGen/MachineModuleInfoImpls.h"
#include "llvm/CodeGen/MachineValueType.h"
#include "llvm/CodeGen/TargetLoweringObjectFileImpl.h"
#include "llvm/IR/DebugInfo.h"
#include "llvm/IR/DerivedTypes.h"
#include "llvm/IR/Mangler.h"
#include "llvm/IR/Module.h"
#include "llvm/IR/Type.h"
#include "llvm/MC/MCAsmInfo.h"
#include "llvm/MC/MCContext.h"
#include "llvm/MC/MCExpr.h"
#include "llvm/MC/MCSectionCOFF.h"
#include "llvm/MC/MCSectionMachO.h"
#include "llvm/MC/MCStreamer.h"
#include "llvm/MC/MCSymbol.h"
#include "llvm/MC/MCInstBuilder.h"
#include "llvm/Support/COFF.h"
#include "llvm/Support/CommandLine.h"
#include "llvm/Support/Debug.h"
#include "llvm/Support/ErrorHandling.h"
#include "llvm/Support/TargetRegistry.h"
#include "llvm/CodeGen/MachineFrameInfo.h"
#include "llvm/CodeGen/MachineFunction.h"
#include "llvm/CodeGen/MachineInstr.h"
#include "llvm/CodeGen/MachineInstrBuilder.h"
#include "llvm/CodeGen/MachineModuleInfo.h"
#include "llvm/CodeGen/MachineRegisterInfo.h"

#include "llvm/Target/TargetOptions.h"

using namespace llvm;


std::string TaserFunctionsFile;
static cl::opt<std::string, true>
TaserFunctionsFlag("taser-out",
  cl::desc("File holding names of TASER eligible functions"),
  cl::value_desc("filename"),
  cl::location(TaserFunctionsFile),
  cl::Required,
  cl::ValueRequired);

//===----------------------------------------------------------------------===//
// Primitive Helper Functions.
//===----------------------------------------------------------------------===//

void X86AsmPrinter::loadTaserFunctions() {
  std::ifstream is(TaserFunctionsFile, std::ios::in);
  std::string line;
  while(std::getline(is, line)) {
    TaserFunctions.push_back(line);
  }
  std::sort(TaserFunctions.begin(), TaserFunctions.end());
}

/// runOnMachineFunction - Emit the function body.
///
bool X86AsmPrinter::runOnMachineFunction(MachineFunction &MF) {
  Subtarget = &MF.getSubtarget<X86Subtarget>();

#define DEBUG_TYPE "taser"
  DEBUG(dbgs() << "TASER processing function " << MF.getFunction()->getName() << "\n");

  // Initialize state for TASER block splitter.
  SpringboardCounter = 0;

  const TargetInstrInfo * TII = MF.getSubtarget().getInstrInfo();

  ///////////////////////////
  //AH CODE
  ////////////////////////////

  /*Big picture here is that we add "safe" (doesn't change flags or the output of a program)
  instrumentation whenever an X86_64 instruction directly or indirectly depends on a value from
  memory.

  The idea is that we add poison SIMD-based poison checking by storing the value from memory in
  a SIMD register, and check it later before the current transaction is committed to
  make sure it isn't poison.

  We assume that registers r14 and r15 are reserved and unavailable to the binary we're instrumenting,
  as done in t-sgx.  We also assume that the SIMD registers are unavailable to the target program,
  since we use them for poison checking.  We're also assuming that alignment is enforced, ex that
  quad word values are stored on 8 byte boundaries, longs are stored on 4 byte boundaries, etc;
  we'll need to thing about how to deal with this on packed structs where alignment may be off.

  Right now, we assume a two-byte poison value is used, and stored repeatedly in XMM7.
  To avoid issues with checking the alignment of values that are read, we have separate SIMD
  registers for each of the 4 possible data sizes in x86_64.  The result of the poison checks
  are OR'd with XMM1, which serves as an indicator variable that contains at least one "1" value
  if any poison is encountered in a transaction.

  Byte values that are read are stored in XMM3.  Word (2 byte) values are stored in XMM4,
  long/double word (4 byte) values are stored in XMM5, and quad word (8 byte) values are
  stored in XMM6.

  I haven't chosen the SIMD registers off any particular convention, but if we change them
  we'll need to update the springboard.s file as well.  In springboard.s, we have have an
  extra check at the end of every transaction to make sure there's no poison in XMM3-XMM6.

  Note that the checks we add depend on the ManchineInstr function "mayLoad()" that checks
  to see if a given X86 function uses data from memory.  I believe this returns TRUE even
  if a memory value is just implicitly used, but we'll need to double check that at some
  point.

  Further down, you'll notice there are two cases for instrumentation -- the fast case, and
  the slow case.  Fast cases are used when we need to instrument an instruction that performs
  a move from memory that we can use to recover the value read, ex MOVQ (%r11), %r12 in AT&T syntax.
  In that case, we can just move from r12 into a SIMD register for checking later.

  However, if an instruction doesn't explicitly load a "clean copy" of the memory it operates on -- ex ADDQ $5, (%RAX) -- we need
  to pay for a load from the address in %RAX to a SIMD register for poison checking before the memory
  value is operated on.  This is the slow case.

  Finally, note that we record the number of values loaded into SIMD registers in SIMD_index_X  based on the size X
  of the value read from memory.  When we've filled up a 128-bit SIMD register, we need to check it for poison before
  we load it with more values.  We do this by checking the values against the poison SIMD register XMM7, and bitwise
  OR-ing the result into XMM1.


  */


  //IMPORTANT To-do -- Need to add extra check around CALL and RET boundaries to check the four SIMD registers for poison
  //and OR the results into XMM1.


  //To do:  Make sure adding instructions while also using instruction iterators doesn't mess anything up.
  //Also double check that this is OK with bundles!!!
  //Also check that instructions at end of BB get paired with their "check" instructions. Do this via bundles.

  DebugLoc DL;


  for (MachineFunction::iterator I_BB = MF.begin(), E_BB = MF.end(); I_BB != E_BB; I_BB++){

    int simd_index_8  =0;
    int simd_index_16 =0;
    int simd_index_32 =0;
    int simd_index_64 =0;


    MachineBasicBlock * Curr_BB = &(*I_BB);
    for (MachineBasicBlock::instr_iterator I_Instr = Curr_BB->instr_begin(), E_Instr = Curr_BB->instr_end(); I_Instr != E_Instr; I_Instr++) {
      MachineInstr * MI = &(*I_Instr);

      MachineBasicBlock::instr_iterator Next_Instr = std::next(I_Instr,1);
      unsigned opc = I_Instr->getOpcode();

      //If the instruction can load from memory, check the value.
      if (MI->mayLoad()) {

          int firstOpIndex = X86II::getMemoryOperandNo((MI->getDesc()).TSFlags, NULL);
        int bias = X86II::getOperandBias(MI->getDesc());
        firstOpIndex += bias;

        bool fastCase = false;


        MachineInstr::mmo_iterator I_Mmo = MI->memoperands_begin();
        MachineInstr::mmo_iterator E_Mmo = MI->memoperands_end();

        MachineMemOperand * MMO;
        int readSize;
        bool hasMemOps = false;

        if (I_Mmo != E_Mmo) {
          MMO  = MF.getMachineMemOperand(*I_Mmo,(*I_Mmo)->getOffset(),(*I_Mmo)->getSize());
          readSize = MMO->getSize();
          hasMemOps = true;
        }
        //These are some special and common "fast-case" operations, where
        //we can grab the value read from memory after it's stored in memory
        //and store it for poison checking.  That's a LOT faster than paying
        //for an extra read from memory.

        //At some point we'll want to try and include more instructions for this
        //optimization.
        if (
              (opc == X86::MOV64rm)
            ||(opc == X86::MOV32rm)
            ||(opc == X86::MOV16rm)
            ||(opc == X86::MOV8rm)
            ||(opc == X86::POP16r)
            ||(opc == X86::POP32r)
            ||(opc == X86::POP64r)
            ||(opc == X86::MOVZX16rm8)
            ||(opc == X86::MOVZX32rm8)
            ||(opc == X86::MOVZX32rm16)
            )
        {
          fastCase = true;
          //DEBUG(dbgs() << "\nMATCH\n");
        }
        else {
          //DEBUG(dbgs() << "\nNOT MATCH\n");
        }
        //DEBUG(MI->Dump());


        if (MI->hasOneMemOperand()) {
          //printf("\n Instruction with weird number of mem ops: ");
          //MI->dump();
        }


        if (fastCase) {

          MCInstrDesc desc;
          //unsigned destReg;
          unsigned newReg;

          if (Next_Instr != E_Instr) {
            //Case 1 -- we're not at the end of the BB.
            newReg = (I_Instr->getOperand(0)).getReg();




            if ((opc == X86::MOV8rm)) {
              BuildMI(*Curr_BB, Next_Instr, DL, (TII->get(X86::MOV8rr)), X86::R15B )
                .addReg(newReg);
              BuildMI(*Curr_BB,Next_Instr,DL, (TII->get(X86::PINSRBrr)), X86::XMM3)
              .addReg(X86::XMM3)
              .addReg(X86::R15D)
              .addImm(simd_index_8);
              simd_index_8 = (simd_index_8 + 1)%16;
              if (simd_index_8 == 0 ) {
                MachineInstrBuilder MIB_SIMDCMP = BuildMI(*Curr_BB,Next_Instr,DL, (TII->get(X86::PCMPEQBrr)),X86::XMM3)
                  .addReg(X86::XMM3)
                  .addReg(X86::XMM7);

                  MachineInstrBuilder MIB_SIMDPOR = BuildMI(*Curr_BB,Next_Instr,DL, (TII->get(X86::PORrr)),X86::XMM1)
                  .addReg(X86::XMM1)
                  .addReg(X86::XMM3);

              }

            }
            else if ((opc == X86::MOV16rm) ) {
              BuildMI(*Curr_BB, Next_Instr, DL, (TII->get(X86::MOV16rr)), X86::R15W )
                .addReg(newReg);
              BuildMI(*Curr_BB,Next_Instr,DL, (TII->get(X86::PINSRWrri)), X86::XMM4)
              .addReg(X86::XMM4)
              .addReg(X86::R15D)
              .addImm(simd_index_16);
              simd_index_16 = (simd_index_16 + 1)%8;
              if (simd_index_16 == 0 ) {
                MachineInstrBuilder MIB_SIMDCMP = BuildMI(*Curr_BB,Next_Instr,DL, (TII->get(X86::PCMPEQWrr)),X86::XMM4)
                  .addReg(X86::XMM4)
                  .addReg(X86::XMM7);

                MachineInstrBuilder MIB_SIMDPOR = BuildMI(*Curr_BB,Next_Instr,DL, (TII->get(X86::PORrr)),X86::XMM1)
                  .addReg(X86::XMM1)
                  .addReg(X86::XMM4);
              }
            }
            else if ((opc == X86::MOV32rm) ) {
              BuildMI(*Curr_BB, Next_Instr, DL, (TII->get(X86::MOV32rr)), X86::R15D )
                .addReg(newReg);
              BuildMI(*Curr_BB,Next_Instr,DL, (TII->get(X86::PINSRDrr)), X86::XMM5)
              .addReg(X86::XMM5)
              .addReg(X86::R15D)
              .addImm(simd_index_32);
              simd_index_32 = (simd_index_32 + 1)%4;
              if (simd_index_32 == 0 ) {
                MachineInstrBuilder MIB_SIMDCMP = BuildMI(*Curr_BB,Next_Instr,DL, (TII->get(X86::PCMPEQWrr)),X86::XMM5)
                  .addReg(X86::XMM5)
                  .addReg(X86::XMM7);

                MachineInstrBuilder MIB_SIMDPOR = BuildMI(*Curr_BB,Next_Instr,DL, (TII->get(X86::PORrr)),X86::XMM1)
                  .addReg(X86::XMM1)
                  .addReg(X86::XMM5);
              }
            }
            else if (opc == X86::MOV64rm) {
              BuildMI(*Curr_BB, Next_Instr, DL, (TII->get(X86::MOV64rr)), X86::R15 )
                .addReg(newReg);
              BuildMI(*Curr_BB,Next_Instr,DL, (TII->get(X86::PINSRQrr)), X86::XMM6)
              .addReg(X86::XMM6)
              .addReg(X86::R15)
              .addImm(simd_index_64);
              simd_index_64 = (simd_index_64 + 1)%2;
              if (simd_index_64 == 0 ) {
                MachineInstrBuilder MIB_SIMDCMP = BuildMI(*Curr_BB,Next_Instr,DL, (TII->get(X86::PCMPEQWrr)),X86::XMM6)
                  .addReg(X86::XMM6)
                  .addReg(X86::XMM7);

                MachineInstrBuilder MIB_SIMDPOR = BuildMI(*Curr_BB,Next_Instr,DL, (TII->get(X86::PORrr)),X86::XMM1)
                  .addReg(X86::XMM1)
                  .addReg(X86::XMM6);
              }

            }
            else if (opc == X86::POP16r) {
              BuildMI(*Curr_BB, Next_Instr, DL, (TII->get(X86::MOV16rr)), X86::R15W )
                .addReg(newReg);
              BuildMI(*Curr_BB,Next_Instr,DL, (TII->get(X86::PINSRWrri)), X86::XMM4)
              .addReg(X86::XMM4)
              .addReg(X86::R15D)
              .addImm(simd_index_16);
              simd_index_16 = (simd_index_16 + 1)%8;
              if (simd_index_16 == 0 ) {
                MachineInstrBuilder MIB_SIMDCMP = BuildMI(*Curr_BB,Next_Instr,DL, (TII->get(X86::PCMPEQWrr)),X86::XMM4)
                  .addReg(X86::XMM4)
                  .addReg(X86::XMM7);

                MachineInstrBuilder MIB_SIMDPOR = BuildMI(*Curr_BB,Next_Instr,DL, (TII->get(X86::PORrr)),X86::XMM1)
                  .addReg(X86::XMM1)
                  .addReg(X86::XMM4);
              }
            }
            else if (opc == X86::POP32r) {
              BuildMI(*Curr_BB, Next_Instr, DL, (TII->get(X86::MOV32rr)), X86::R15D )
                .addReg(newReg);
              BuildMI(*Curr_BB,Next_Instr,DL, (TII->get(X86::PINSRDrr)), X86::XMM5)
              .addReg(X86::XMM5)
              .addReg(X86::R15D)
              .addImm(simd_index_32);
              simd_index_32 = (simd_index_32 + 1)%4;
              if (simd_index_32 == 0 ) {
                MachineInstrBuilder MIB_SIMDCMP = BuildMI(*Curr_BB,Next_Instr,DL, (TII->get(X86::PCMPEQWrr)),X86::XMM5)
                  .addReg(X86::XMM5)
                  .addReg(X86::XMM7);

                MachineInstrBuilder MIB_SIMDPOR = BuildMI(*Curr_BB,Next_Instr,DL, (TII->get(X86::PORrr)),X86::XMM1)
                  .addReg(X86::XMM1)
                  .addReg(X86::XMM5);
              }
            }
            else if (opc == X86::POP64r) {
              BuildMI(*Curr_BB, Next_Instr, DL, (TII->get(X86::MOV64rr)), X86::R15 )
                .addReg(newReg);
              BuildMI(*Curr_BB,Next_Instr,DL, (TII->get(X86::PINSRQrr)), X86::XMM6)
              .addReg(X86::XMM6)
              .addReg(X86::R15)
              .addImm(simd_index_64);
              simd_index_64 = (simd_index_64 + 1)%2;
              if (simd_index_64 == 0 ) {
                MachineInstrBuilder MIB_SIMDCMP = BuildMI(*Curr_BB,Next_Instr,DL, (TII->get(X86::PCMPEQWrr)),X86::XMM6)
                  .addReg(X86::XMM6)
                  .addReg(X86::XMM7);

                MachineInstrBuilder MIB_SIMDPOR = BuildMI(*Curr_BB,Next_Instr,DL, (TII->get(X86::PORrr)),X86::XMM1)
                  .addReg(X86::XMM1)
                  .addReg(X86::XMM6);
              }
            }


            else if ( (opc == X86::MOVZX16rm8) ) {

              BuildMI(*Curr_BB, Next_Instr, DL, (TII->get(X86::MOV16rr)), X86::R15W )
                .addReg(newReg);
              BuildMI(*Curr_BB,Next_Instr,DL, (TII->get(X86::PINSRBrr)), X86::XMM3)
                .addReg(X86::XMM3)
                .addReg(X86::R15D)
                .addImm(simd_index_8);
              simd_index_8 = (simd_index_8 + 1)%16;
              if (simd_index_8 == 0 ) {
                MachineInstrBuilder MIB_SIMDCMP = BuildMI(*Curr_BB,Next_Instr,DL, (TII->get(X86::PCMPEQBrr)),X86::XMM3)
                  .addReg(X86::XMM3)
                  .addReg(X86::XMM7);

                  MachineInstrBuilder MIB_SIMDPOR = BuildMI(*Curr_BB,Next_Instr,DL, (TII->get(X86::PORrr)),X86::XMM1)
                  .addReg(X86::XMM1)
                  .addReg(X86::XMM3);
              }

            }
            else if ( (opc == X86::MOVZX32rm8)) {
              BuildMI(*Curr_BB, Next_Instr, DL, (TII->get(X86::MOV32rr)), X86::R15D )
                .addReg(newReg);
              BuildMI(*Curr_BB,Next_Instr,DL, (TII->get(X86::PINSRBrr)), X86::XMM3)
                .addReg(X86::XMM3)
                .addReg(X86::R15D)
                .addImm(simd_index_8);
              simd_index_8 = (simd_index_8 + 1)%16;
              if (simd_index_8 == 0 ) {
                MachineInstrBuilder MIB_SIMDCMP = BuildMI(*Curr_BB,Next_Instr,DL, (TII->get(X86::PCMPEQBrr)),X86::XMM3)
                  .addReg(X86::XMM3)
                  .addReg(X86::XMM7);

                  MachineInstrBuilder MIB_SIMDPOR = BuildMI(*Curr_BB,Next_Instr,DL, (TII->get(X86::PORrr)),X86::XMM1)
                  .addReg(X86::XMM1)
                  .addReg(X86::XMM3);
              }
            }
            else if ( (opc == X86::MOVZX32rm16) ) {
              BuildMI(*Curr_BB, Next_Instr, DL, (TII->get(X86::MOV32rr)), X86::R15D )
                .addReg(newReg);
              BuildMI(*Curr_BB,Next_Instr,DL, (TII->get(X86::PINSRWrri)), X86::XMM4)
              .addReg(X86::XMM4)
              .addReg(X86::R15D)
              .addImm(simd_index_16);
              simd_index_16 = (simd_index_16 + 1)%8;
              if (simd_index_16 == 0 ) {
                MachineInstrBuilder MIB_SIMDCMP = BuildMI(*Curr_BB,Next_Instr,DL, (TII->get(X86::PCMPEQWrr)),X86::XMM4)
                  .addReg(X86::XMM4)
                  .addReg(X86::XMM7);

                MachineInstrBuilder MIB_SIMDPOR = BuildMI(*Curr_BB,Next_Instr,DL, (TII->get(X86::PORrr)),X86::XMM1)
                  .addReg(X86::XMM1)
                  .addReg(X86::XMM4);
              }
            }


          }
          //Case 2 -- Instruction not at the end of a Basic block.
          //We may not actually need to implement this bc a basic block, by definition,
          //shouldn't have any of the fast case OPs since they don't alter control flow.
        } else if (hasMemOps == true){
          //Not a match for optimized move.
          DebugLoc DL;

          if (readSize == 1) {

              MachineInstrBuilder MIB = BuildMI(*Curr_BB,MI,DL, (TII->get(X86::MOV8rm)), X86::R15B)
              .addOperand(MI->getOperand(firstOpIndex + X86::AddrBaseReg)) //base
              .addOperand(MI->getOperand(firstOpIndex + X86::AddrScaleAmt))  //Scale
              .addOperand(MI->getOperand(firstOpIndex + X86::AddrIndexReg))  //IndexReg
              .addOperand(MI->getOperand(firstOpIndex + X86::AddrDisp))   //Displacement
              .addOperand(MI->getOperand(firstOpIndex + X86::AddrSegmentReg)) //Segment reg
              .setMemRefs(MI->memoperands_begin(), MI->memoperands_end());

              BuildMI(*Curr_BB,MI,DL, (TII->get(X86::PINSRBrr)), X86::XMM3)
                .addReg(X86::XMM3)
                .addReg(X86::R15D)
                .addImm(simd_index_8);

            simd_index_8 = (simd_index_8 + 1)%16;

            if (simd_index_8 == 0 ) {
              MachineInstrBuilder MIB_SIMDCMP = BuildMI(*Curr_BB,MI,DL, (TII->get(X86::PCMPEQBrr)),X86::XMM3)
                .addReg(X86::XMM3)
                .addReg(X86::XMM7);

                MachineInstrBuilder MIDPOR = BuildMI(*Curr_BB,MI,DL, (TII->get(X86::PORrr)), X86::XMM1)
                .addReg(X86::XMM1)
                .addReg(X86::XMM3);

            }

          } else if (readSize == 2) {

            MachineInstrBuilder MIB = BuildMI(*Curr_BB,MI,DL, (TII->get(X86::MOV16rm)), X86::R15W)
              .addOperand(MI->getOperand(firstOpIndex + X86::AddrBaseReg)) //base
              .addOperand(MI->getOperand(firstOpIndex + X86::AddrScaleAmt))  //Scale
              .addOperand(MI->getOperand(firstOpIndex + X86::AddrIndexReg))  //IndexReg
              .addOperand(MI->getOperand(firstOpIndex + X86::AddrDisp))  //.addGlobalAddress(GV, 0, 0) //Displacement
              .addOperand(MI->getOperand(firstOpIndex + X86::AddrSegmentReg)) //Segment reg
              .setMemRefs(MI->memoperands_begin(), MI->memoperands_end());

            MachineInstrBuilder MIB_SIMD = BuildMI(*Curr_BB,MI,DL, (TII->get(X86::PINSRWrri)), X86::XMM4)
              .addReg(X86::XMM4)
              .addReg(X86::R15D)
              .addImm(simd_index_16);

            simd_index_16 = (simd_index_16 + 1)%8;

            if (simd_index_16 == 0 ) {
              MachineInstrBuilder MIB_SIMDCMP = BuildMI(*Curr_BB,MI,DL, (TII->get(X86::PCMPEQWrr)),X86::XMM4)
                .addReg(X86::XMM4)
                .addReg(X86::XMM7);

              MachineInstrBuilder MIDPOR = BuildMI(*Curr_BB,MI,DL, (TII->get(X86::PORrr)), X86::XMM1)
                .addReg(X86::XMM1)
                .addReg(X86::XMM4);
            }

          } else if (readSize ==4) {

            MachineInstrBuilder MIB = BuildMI(*Curr_BB,MI,DL, (TII->get(X86::MOV32rm)), X86::R15D)
              .addOperand(MI->getOperand(firstOpIndex + X86::AddrBaseReg)) //base
              .addOperand(MI->getOperand(firstOpIndex + X86::AddrScaleAmt))  //Scale
              .addOperand(MI->getOperand(firstOpIndex + X86::AddrIndexReg))  //IndexReg
              .addOperand(MI->getOperand(firstOpIndex + X86::AddrDisp))  //.addGlobalAddress(GV, 0, 0) //Displacement
              .addOperand(MI->getOperand(firstOpIndex + X86::AddrSegmentReg)) //Segment reg
              .setMemRefs(MI->memoperands_begin(), MI->memoperands_end());

            MachineInstrBuilder MIB_SIMD2 = BuildMI(*Curr_BB,MI,DL, (TII->get(X86::PINSRDrr)), X86::XMM5)
              .addReg(X86::XMM5)
              .addReg(X86::R15D)
              .addImm(simd_index_32);

            simd_index_32 = (simd_index_32 + 1)%4;

            if (simd_index_32 == 0 ) {
              MachineInstrBuilder MIB_SIMDCMP = BuildMI(*Curr_BB,MI,DL, (TII->get(X86::PCMPEQWrr)),X86::XMM5)
                .addReg(X86::XMM5)
                .addReg(X86::XMM7);

              MachineInstrBuilder MIDPOR = BuildMI(*Curr_BB,MI,DL, (TII->get(X86::PORrr)), X86::XMM1)
                .addReg(X86::XMM1)
                .addReg(X86::XMM5);
            }

          } else if (readSize ==8) {

              MachineInstrBuilder MIB = BuildMI(*Curr_BB,MI,DL, (TII->get(X86::MOV64rm)), X86::R15)
              .addOperand(MI->getOperand(firstOpIndex + X86::AddrBaseReg)) //base
              .addOperand(MI->getOperand(firstOpIndex + X86::AddrScaleAmt))  //Scale
              .addOperand(MI->getOperand(firstOpIndex + X86::AddrIndexReg))  //IndexReg
              .addOperand(MI->getOperand(firstOpIndex + X86::AddrDisp))  //.addGlobalAddress(GV, 0, 0) //Displacement
              .addOperand(MI->getOperand(firstOpIndex + X86::AddrSegmentReg)) //Segment reg
              .setMemRefs(MI->memoperands_begin(), MI->memoperands_end());

            MachineInstrBuilder MIB_SIMD = BuildMI(*Curr_BB,MI,DL, (TII->get(X86::PINSRQrr)), X86::XMM6)
              .addReg(X86::XMM6)
              .addReg(X86::R15)
              .addImm(simd_index_64); //Fix Later

            simd_index_64 = (simd_index_64 + 1)%2;

            if (simd_index_64 == 0 ) {
              MachineInstrBuilder MIB_SIMDCMP = BuildMI(*Curr_BB,MI,DL, (TII->get(X86::PCMPEQWrr)),X86::XMM6)
                .addReg(X86::XMM6)
                .addReg(X86::XMM7);

              MachineInstrBuilder MIDPOR = BuildMI(*Curr_BB,MI,DL, (TII->get(X86::PORrr)), X86::XMM1)
                .addReg(X86::XMM1)
                .addReg(X86::XMM6);
            }
          } else {
            //printf("\n  ERROR: Weird readSize \n");
            //MI->dump();
          }
        }

        //Adding extra checks to handle poison checking across function call boundaries, and between basic blocks.

      }

      if (opc == X86::CALL64r || opc == X86::CALL64m || opc == X86::CALL32r || opc == X86::CALL32m || opc == X86::RETL || opc == X86::RETQ || opc == X86::RETIL || opc == X86::RETIQ || (Next_Instr == Curr_BB->instr_end()) ) {

        //Based on the the number of aligned checks done so far, check to see if a "cycle" of the poison SIMD registers is necessary.
        if (simd_index_8 != 0 ) {
          MachineInstrBuilder MIB_SIMDCMP = BuildMI(*Curr_BB,MI,DL, (TII->get(X86::PCMPEQBrr)),X86::XMM3)
            .addReg(X86::XMM7)
            .addReg(X86::XMM7);

          MachineInstrBuilder MIDPOR = BuildMI(*Curr_BB,MI,DL, (TII->get(X86::PORrr)), X86::XMM1)
            .addReg(X86::XMM1)
            .addReg(X86::XMM3);

        }

        if (simd_index_16 != 0 ) {
          MachineInstrBuilder MIB_SIMDCMP = BuildMI(*Curr_BB,MI,DL, (TII->get(X86::PCMPEQWrr)),X86::XMM4)
            .addReg(X86::XMM4)
            .addReg(X86::XMM7);

          MachineInstrBuilder MIDPOR = BuildMI(*Curr_BB,MI,DL, (TII->get(X86::PORrr)), X86::XMM1)
            .addReg(X86::XMM1)
            .addReg(X86::XMM4);
        }


        if (simd_index_32 != 0 ) {
          MachineInstrBuilder MIB_SIMDCMP = BuildMI(*Curr_BB,MI,DL, (TII->get(X86::PCMPEQWrr)),X86::XMM5)
            .addReg(X86::XMM5)
            .addReg(X86::XMM7);

          MachineInstrBuilder MIDPOR = BuildMI(*Curr_BB,MI,DL, (TII->get(X86::PORrr)), X86::XMM1)
            .addReg(X86::XMM1)
            .addReg(X86::XMM5);
        }


        if (simd_index_64 != 0 ) {
            MachineInstrBuilder MIB_SIMDCMP = BuildMI(*Curr_BB,MI,DL, (TII->get(X86::PCMPEQWrr)),X86::XMM6)
              .addReg(X86::XMM6)
              .addReg(X86::XMM7);

            MachineInstrBuilder MIDPOR = BuildMI(*Curr_BB,MI,DL, (TII->get(X86::PORrr)), X86::XMM1)
              .addReg(X86::XMM1)
              .addReg(X86::XMM6);
        }
      }
    }
#undef DEBUG_TYPE
    ///////////////////////////
    //END AH CODE
    //////////////////////////

    // T-SGX: Initialize cache analysis module
    CA.doInitialize(MF, *this);

    // T-SGX: Perform cache analysis
    CA.doAnalysis();
  }

  /*
    printf("\n after CA: ----------------------");
    for (auto &MBB1 : MF) {
      for (auto &MI2 : MBB1) {
        MI2.dump();
      }
    }
    printf("\n after CA 2");
  */
  SMShadowTracker.startFunction(MF);

  SetupMachineFunction(MF);

  if (Subtarget->isTargetCOFF()) {
    bool Intrn = MF.getFunction()->hasInternalLinkage();
    OutStreamer->BeginCOFFSymbolDef(CurrentFnSym);
    OutStreamer->EmitCOFFSymbolStorageClass(Intrn ? COFF::IMAGE_SYM_CLASS_STATIC
                                            : COFF::IMAGE_SYM_CLASS_EXTERNAL);
    OutStreamer->EmitCOFFSymbolType(COFF::IMAGE_SYM_DTYPE_FUNCTION
                                               << COFF::SCT_COMPLEX_TYPE_SHIFT);
    OutStreamer->EndCOFFSymbolDef();
  }

  /*
  for (auto &MBB1 : MF) {
    for (auto &MI2 : MBB1) {
      MI2.dump();
    }
  } */

  // Emit the rest of the function body.
  EmitFunctionBody();

  // We didn't modify anything.
  return false;
}

/// printSymbolOperand - Print a raw symbol reference operand.  This handles
/// jump tables, constant pools, global address and external symbols, all of
/// which print to a label with various suffixes for relocation types etc.
static void printSymbolOperand(X86AsmPrinter &P, const MachineOperand &MO,
                               raw_ostream &O) {
  switch (MO.getType()) {
  default: llvm_unreachable("unknown symbol type!");
  case MachineOperand::MO_ConstantPoolIndex:
    P.GetCPISymbol(MO.getIndex())->print(O, P.MAI);
    P.printOffset(MO.getOffset(), O);
    break;
  case MachineOperand::MO_GlobalAddress: {
    const GlobalValue *GV = MO.getGlobal();

    MCSymbol *GVSym;
    if (MO.getTargetFlags() == X86II::MO_DARWIN_STUB)
      GVSym = P.getSymbolWithGlobalValueBase(GV, "$stub");
    else if (MO.getTargetFlags() == X86II::MO_DARWIN_NONLAZY ||
             MO.getTargetFlags() == X86II::MO_DARWIN_NONLAZY_PIC_BASE ||
             MO.getTargetFlags() == X86II::MO_DARWIN_HIDDEN_NONLAZY_PIC_BASE)
      GVSym = P.getSymbolWithGlobalValueBase(GV, "$non_lazy_ptr");
    else
      GVSym = P.getSymbol(GV);

    // Handle dllimport linkage.
    if (MO.getTargetFlags() == X86II::MO_DLLIMPORT)
      GVSym =
          P.OutContext.getOrCreateSymbol(Twine("__imp_") + GVSym->getName());

    if (MO.getTargetFlags() == X86II::MO_DARWIN_NONLAZY ||
        MO.getTargetFlags() == X86II::MO_DARWIN_NONLAZY_PIC_BASE) {
      MCSymbol *Sym = P.getSymbolWithGlobalValueBase(GV, "$non_lazy_ptr");
      MachineModuleInfoImpl::StubValueTy &StubSym =
          P.MMI->getObjFileInfo<MachineModuleInfoMachO>().getGVStubEntry(Sym);
      if (!StubSym.getPointer())
        StubSym = MachineModuleInfoImpl::
          StubValueTy(P.getSymbol(GV), !GV->hasInternalLinkage());
    } else if (MO.getTargetFlags() == X86II::MO_DARWIN_HIDDEN_NONLAZY_PIC_BASE){
      MCSymbol *Sym = P.getSymbolWithGlobalValueBase(GV, "$non_lazy_ptr");
      MachineModuleInfoImpl::StubValueTy &StubSym =
          P.MMI->getObjFileInfo<MachineModuleInfoMachO>().getHiddenGVStubEntry(
              Sym);
      if (!StubSym.getPointer())
        StubSym = MachineModuleInfoImpl::
          StubValueTy(P.getSymbol(GV), !GV->hasInternalLinkage());
    } else if (MO.getTargetFlags() == X86II::MO_DARWIN_STUB) {
      MCSymbol *Sym = P.getSymbolWithGlobalValueBase(GV, "$stub");
      MachineModuleInfoImpl::StubValueTy &StubSym =
          P.MMI->getObjFileInfo<MachineModuleInfoMachO>().getFnStubEntry(Sym);
      if (!StubSym.getPointer())
        StubSym = MachineModuleInfoImpl::
          StubValueTy(P.getSymbol(GV), !GV->hasInternalLinkage());
    }

    // If the name begins with a dollar-sign, enclose it in parens.  We do this
    // to avoid having it look like an integer immediate to the assembler.
    if (GVSym->getName()[0] != '$')
      GVSym->print(O, P.MAI);
    else {
      O << '(';
      GVSym->print(O, P.MAI);
      O << ')';
    }
    P.printOffset(MO.getOffset(), O);
    break;
  }
  }

  switch (MO.getTargetFlags()) {
  default:
    llvm_unreachable("Unknown target flag on GV operand");
  case X86II::MO_NO_FLAG:    // No flag.
    break;
  case X86II::MO_DARWIN_NONLAZY:
  case X86II::MO_DLLIMPORT:
  case X86II::MO_DARWIN_STUB:
    // These affect the name of the symbol, not any suffix.
    break;
  case X86II::MO_GOT_ABSOLUTE_ADDRESS:
    O << " + [.-";
    P.MF->getPICBaseSymbol()->print(O, P.MAI);
    O << ']';
    break;
  case X86II::MO_PIC_BASE_OFFSET:
  case X86II::MO_DARWIN_NONLAZY_PIC_BASE:
  case X86II::MO_DARWIN_HIDDEN_NONLAZY_PIC_BASE:
    O << '-';
    P.MF->getPICBaseSymbol()->print(O, P.MAI);
    break;
  case X86II::MO_TLSGD:     O << "@TLSGD";     break;
  case X86II::MO_TLSLD:     O << "@TLSLD";     break;
  case X86II::MO_TLSLDM:    O << "@TLSLDM";    break;
  case X86II::MO_GOTTPOFF:  O << "@GOTTPOFF";  break;
  case X86II::MO_INDNTPOFF: O << "@INDNTPOFF"; break;
  case X86II::MO_TPOFF:     O << "@TPOFF";     break;
  case X86II::MO_DTPOFF:    O << "@DTPOFF";    break;
  case X86II::MO_NTPOFF:    O << "@NTPOFF";    break;
  case X86II::MO_GOTNTPOFF: O << "@GOTNTPOFF"; break;
  case X86II::MO_GOTPCREL:  O << "@GOTPCREL";  break;
  case X86II::MO_GOT:       O << "@GOT";       break;
  case X86II::MO_GOTOFF:    O << "@GOTOFF";    break;
  case X86II::MO_PLT:       O << "@PLT";       break;
  case X86II::MO_TLVP:      O << "@TLVP";      break;
  case X86II::MO_TLVP_PIC_BASE:
    O << "@TLVP" << '-';
    P.MF->getPICBaseSymbol()->print(O, P.MAI);
    break;
  case X86II::MO_SECREL:    O << "@SECREL32";  break;
  }
}

static void printOperand(X86AsmPrinter &P, const MachineInstr *MI,
                         unsigned OpNo, raw_ostream &O,
                         const char *Modifier = nullptr, unsigned AsmVariant = 0);

/// printPCRelImm - This is used to print an immediate value that ends up
/// being encoded as a pc-relative value.  These print slightly differently, for
/// example, a $ is not emitted.
static void printPCRelImm(X86AsmPrinter &P, const MachineInstr *MI,
                          unsigned OpNo, raw_ostream &O) {
  const MachineOperand &MO = MI->getOperand(OpNo);
  switch (MO.getType()) {
  default: llvm_unreachable("Unknown pcrel immediate operand");
  case MachineOperand::MO_Register:
    // pc-relativeness was handled when computing the value in the reg.
    printOperand(P, MI, OpNo, O);
    return;
  case MachineOperand::MO_Immediate:
    O << MO.getImm();
    return;
  case MachineOperand::MO_GlobalAddress:
    printSymbolOperand(P, MO, O);
    return;
  }
}

static void printOperand(X86AsmPrinter &P, const MachineInstr *MI,
                         unsigned OpNo, raw_ostream &O, const char *Modifier,
                         unsigned AsmVariant) {
  const MachineOperand &MO = MI->getOperand(OpNo);
  switch (MO.getType()) {
  default: llvm_unreachable("unknown operand type!");
  case MachineOperand::MO_Register: {
    // FIXME: Enumerating AsmVariant, so we can remove magic number.
    if (AsmVariant == 0) O << '%';
    unsigned Reg = MO.getReg();
    if (Modifier && strncmp(Modifier, "subreg", strlen("subreg")) == 0) {
      MVT::SimpleValueType VT = (strcmp(Modifier+6,"64") == 0) ?
        MVT::i64 : ((strcmp(Modifier+6, "32") == 0) ? MVT::i32 :
                    ((strcmp(Modifier+6,"16") == 0) ? MVT::i16 : MVT::i8));
      Reg = getX86SubSuperRegister(Reg, VT);
    }
    O << X86ATTInstPrinter::getRegisterName(Reg);
    return;
  }

  case MachineOperand::MO_Immediate:
    if (AsmVariant == 0) O << '$';
    O << MO.getImm();
    return;

  case MachineOperand::MO_GlobalAddress: {
    if (AsmVariant == 0) O << '$';
    printSymbolOperand(P, MO, O);
    break;
  }
  }
}

static void printLeaMemReference(X86AsmPrinter &P, const MachineInstr *MI,
                                 unsigned Op, raw_ostream &O,
                                 const char *Modifier = nullptr) {
  const MachineOperand &BaseReg  = MI->getOperand(Op+X86::AddrBaseReg);
  const MachineOperand &IndexReg = MI->getOperand(Op+X86::AddrIndexReg);
  const MachineOperand &DispSpec = MI->getOperand(Op+X86::AddrDisp);

  // If we really don't want to print out (rip), don't.
  bool HasBaseReg = BaseReg.getReg() != 0;
  if (HasBaseReg && Modifier && !strcmp(Modifier, "no-rip") &&
      BaseReg.getReg() == X86::RIP)
    HasBaseReg = false;

  // HasParenPart - True if we will print out the () part of the mem ref.
  bool HasParenPart = IndexReg.getReg() || HasBaseReg;

  switch (DispSpec.getType()) {
  default:
    llvm_unreachable("unknown operand type!");
  case MachineOperand::MO_Immediate: {
    int DispVal = DispSpec.getImm();
    if (DispVal || !HasParenPart)
      O << DispVal;
    break;
  }
  case MachineOperand::MO_GlobalAddress:
  case MachineOperand::MO_ConstantPoolIndex:
    printSymbolOperand(P, DispSpec, O);
  }

  if (Modifier && strcmp(Modifier, "H") == 0)
    O << "+8";

  if (HasParenPart) {
    assert(IndexReg.getReg() != X86::ESP &&
           "X86 doesn't allow scaling by ESP");

    O << '(';
    if (HasBaseReg)
      printOperand(P, MI, Op+X86::AddrBaseReg, O, Modifier);

    if (IndexReg.getReg()) {
      O << ',';
      printOperand(P, MI, Op+X86::AddrIndexReg, O, Modifier);
      unsigned ScaleVal = MI->getOperand(Op+X86::AddrScaleAmt).getImm();
      if (ScaleVal != 1)
        O << ',' << ScaleVal;
    }
    O << ')';
  }
}

static void printMemReference(X86AsmPrinter &P, const MachineInstr *MI,
                              unsigned Op, raw_ostream &O,
                              const char *Modifier = nullptr) {
  assert(isMem(MI, Op) && "Invalid memory reference!");
  const MachineOperand &Segment = MI->getOperand(Op+X86::AddrSegmentReg);
  if (Segment.getReg()) {
    printOperand(P, MI, Op+X86::AddrSegmentReg, O, Modifier);
    O << ':';
  }
  printLeaMemReference(P, MI, Op, O, Modifier);
}

static void printIntelMemReference(X86AsmPrinter &P, const MachineInstr *MI,
                                   unsigned Op, raw_ostream &O,
                                   const char *Modifier = nullptr,
                                   unsigned AsmVariant = 1) {
  const MachineOperand &BaseReg  = MI->getOperand(Op+X86::AddrBaseReg);
  unsigned ScaleVal = MI->getOperand(Op+X86::AddrScaleAmt).getImm();
  const MachineOperand &IndexReg = MI->getOperand(Op+X86::AddrIndexReg);
  const MachineOperand &DispSpec = MI->getOperand(Op+X86::AddrDisp);
  const MachineOperand &SegReg   = MI->getOperand(Op+X86::AddrSegmentReg);

  // If this has a segment register, print it.
  if (SegReg.getReg()) {
    printOperand(P, MI, Op+X86::AddrSegmentReg, O, Modifier, AsmVariant);
    O << ':';
  }

  O << '[';

  bool NeedPlus = false;
  if (BaseReg.getReg()) {
    printOperand(P, MI, Op+X86::AddrBaseReg, O, Modifier, AsmVariant);
    NeedPlus = true;
  }

  if (IndexReg.getReg()) {
    if (NeedPlus) O << " + ";
    if (ScaleVal != 1)
      O << ScaleVal << '*';
    printOperand(P, MI, Op+X86::AddrIndexReg, O, Modifier, AsmVariant);
    NeedPlus = true;
  }

  if (!DispSpec.isImm()) {
    if (NeedPlus) O << " + ";
    printOperand(P, MI, Op+X86::AddrDisp, O, Modifier, AsmVariant);
  } else {
    int64_t DispVal = DispSpec.getImm();
    if (DispVal || (!IndexReg.getReg() && !BaseReg.getReg())) {
      if (NeedPlus) {
        if (DispVal > 0)
          O << " + ";
        else {
          O << " - ";
          DispVal = -DispVal;
        }
      }
      O << DispVal;
    }
  }
  O << ']';
}

static bool printAsmMRegister(X86AsmPrinter &P, const MachineOperand &MO,
                              char Mode, raw_ostream &O) {
  unsigned Reg = MO.getReg();
  switch (Mode) {
  default: return true;  // Unknown mode.
  case 'b': // Print QImode register
    Reg = getX86SubSuperRegister(Reg, MVT::i8);
    break;
  case 'h': // Print QImode high register
    Reg = getX86SubSuperRegister(Reg, MVT::i8, true);
    break;
  case 'w': // Print HImode register
    Reg = getX86SubSuperRegister(Reg, MVT::i16);
    break;
  case 'k': // Print SImode register
    Reg = getX86SubSuperRegister(Reg, MVT::i32);
    break;
  case 'q':
    // Print 64-bit register names if 64-bit integer registers are available.
    // Otherwise, print 32-bit register names.
    MVT::SimpleValueType Ty = P.getSubtarget().is64Bit() ? MVT::i64 : MVT::i32;
    Reg = getX86SubSuperRegister(Reg, Ty);
    break;
  }

  O << '%' << X86ATTInstPrinter::getRegisterName(Reg);
  return false;
}

/// PrintAsmOperand - Print out an operand for an inline asm expression.
///
bool X86AsmPrinter::PrintAsmOperand(const MachineInstr *MI, unsigned OpNo,
                                    unsigned AsmVariant,
                                    const char *ExtraCode, raw_ostream &O) {
  // Does this asm operand have a single letter operand modifier?
  if (ExtraCode && ExtraCode[0]) {
    if (ExtraCode[1] != 0) return true; // Unknown modifier.

    const MachineOperand &MO = MI->getOperand(OpNo);

    switch (ExtraCode[0]) {
    default:
      // See if this is a generic print operand
      return AsmPrinter::PrintAsmOperand(MI, OpNo, AsmVariant, ExtraCode, O);
    case 'a': // This is an address.  Currently only 'i' and 'r' are expected.
      switch (MO.getType()) {
      default:
        return true;
      case MachineOperand::MO_Immediate:
        O << MO.getImm();
        return false;
      case MachineOperand::MO_ConstantPoolIndex:
      case MachineOperand::MO_JumpTableIndex:
      case MachineOperand::MO_ExternalSymbol:
        llvm_unreachable("unexpected operand type!");
      case MachineOperand::MO_GlobalAddress:
        printSymbolOperand(*this, MO, O);
        if (Subtarget->isPICStyleRIPRel())
          O << "(%rip)";
        return false;
      case MachineOperand::MO_Register:
        O << '(';
        printOperand(*this, MI, OpNo, O);
        O << ')';
        return false;
      }

    case 'c': // Don't print "$" before a global var name or constant.
      switch (MO.getType()) {
      default:
        printOperand(*this, MI, OpNo, O);
        break;
      case MachineOperand::MO_Immediate:
        O << MO.getImm();
        break;
      case MachineOperand::MO_ConstantPoolIndex:
      case MachineOperand::MO_JumpTableIndex:
      case MachineOperand::MO_ExternalSymbol:
        llvm_unreachable("unexpected operand type!");
      case MachineOperand::MO_GlobalAddress:
        printSymbolOperand(*this, MO, O);
        break;
      }
      return false;

    case 'A': // Print '*' before a register (it must be a register)
      if (MO.isReg()) {
        O << '*';
        printOperand(*this, MI, OpNo, O);
        return false;
      }
      return true;

    case 'b': // Print QImode register
    case 'h': // Print QImode high register
    case 'w': // Print HImode register
    case 'k': // Print SImode register
    case 'q': // Print DImode register
      if (MO.isReg())
        return printAsmMRegister(*this, MO, ExtraCode[0], O);
      printOperand(*this, MI, OpNo, O);
      return false;

    case 'P': // This is the operand of a call, treat specially.
      printPCRelImm(*this, MI, OpNo, O);
      return false;

    case 'n':  // Negate the immediate or print a '-' before the operand.
      // Note: this is a temporary solution. It should be handled target
      // independently as part of the 'MC' work.
      if (MO.isImm()) {
        O << -MO.getImm();
        return false;
      }
      O << '-';
    }
  }

  printOperand(*this, MI, OpNo, O, /*Modifier*/ nullptr, AsmVariant);
  return false;
}

bool X86AsmPrinter::PrintAsmMemoryOperand(const MachineInstr *MI,
                                          unsigned OpNo, unsigned AsmVariant,
                                          const char *ExtraCode,
                                          raw_ostream &O) {
  if (AsmVariant) {
    printIntelMemReference(*this, MI, OpNo, O);
    return false;
  }

  if (ExtraCode && ExtraCode[0]) {
    if (ExtraCode[1] != 0) return true; // Unknown modifier.

    switch (ExtraCode[0]) {
    default: return true;  // Unknown modifier.
    case 'b': // Print QImode register
    case 'h': // Print QImode high register
    case 'w': // Print HImode register
    case 'k': // Print SImode register
    case 'q': // Print SImode register
      // These only apply to registers, ignore on mem.
      break;
    case 'H':
      printMemReference(*this, MI, OpNo, O, "H");
      return false;
    case 'P': // Don't print @PLT, but do print as memory.
      printMemReference(*this, MI, OpNo, O, "no-rip");
      return false;
    }
  }
  printMemReference(*this, MI, OpNo, O);
  return false;
}

void X86AsmPrinter::EmitStartOfAsmFile(Module &M) {
  const Triple &TT = TM.getTargetTriple();

  if (TT.isOSBinFormatMachO())
    OutStreamer->SwitchSection(getObjFileLowering().getTextSection());

  if (TT.isOSBinFormatCOFF()) {
    // Emit an absolute @feat.00 symbol.  This appears to be some kind of
    // compiler features bitfield read by link.exe.
    if (TT.getArch() == Triple::x86) {
      MCSymbol *S = MMI->getContext().getOrCreateSymbol(StringRef("@feat.00"));
      OutStreamer->BeginCOFFSymbolDef(S);
      OutStreamer->EmitCOFFSymbolStorageClass(COFF::IMAGE_SYM_CLASS_STATIC);
      OutStreamer->EmitCOFFSymbolType(COFF::IMAGE_SYM_DTYPE_NULL);
      OutStreamer->EndCOFFSymbolDef();
      // According to the PE-COFF spec, the LSB of this value marks the object
      // for "registered SEH".  This means that all SEH handler entry points
      // must be registered in .sxdata.  Use of any unregistered handlers will
      // cause the process to terminate immediately.  LLVM does not know how to
      // register any SEH handlers, so its object files should be safe.
      OutStreamer->EmitSymbolAttribute(S, MCSA_Global);
      OutStreamer->EmitAssignment(
          S, MCConstantExpr::create(int64_t(1), MMI->getContext()));
    }
  }
}

static void
emitNonLazySymbolPointer(MCStreamer &OutStreamer, MCSymbol *StubLabel,
                         MachineModuleInfoImpl::StubValueTy &MCSym) {
  // L_foo$stub:
  OutStreamer.EmitLabel(StubLabel);
  //   .indirect_symbol _foo
  OutStreamer.EmitSymbolAttribute(MCSym.getPointer(), MCSA_IndirectSymbol);

  if (MCSym.getInt())
    // External to current translation unit.
    OutStreamer.EmitIntValue(0, 4/*size*/);
  else
    // Internal to current translation unit.
    //
    // When we place the LSDA into the TEXT section, the type info
    // pointers need to be indirect and pc-rel. We accomplish this by
    // using NLPs; however, sometimes the types are local to the file.
    // We need to fill in the value for the NLP in those cases.
    OutStreamer.EmitValue(
        MCSymbolRefExpr::create(MCSym.getPointer(), OutStreamer.getContext()),
        4 /*size*/);
}

MCSymbol *X86AsmPrinter::GetCPISymbol(unsigned CPID) const {
  if (Subtarget->isTargetKnownWindowsMSVC()) {
    const MachineConstantPoolEntry &CPE =
        MF->getConstantPool()->getConstants()[CPID];
    if (!CPE.isMachineConstantPoolEntry()) {
      SectionKind Kind = CPE.getSectionKind(TM.getDataLayout());
      const Constant *C = CPE.Val.ConstVal;
      if (const MCSectionCOFF *S = dyn_cast<MCSectionCOFF>(
            getObjFileLowering().getSectionForConstant(Kind, C))) {
        if (MCSymbol *Sym = S->getCOMDATSymbol()) {
          if (Sym->isUndefined())
            OutStreamer->EmitSymbolAttribute(Sym, MCSA_Global);
          return Sym;
        }
      }
    }
  }

  return AsmPrinter::GetCPISymbol(CPID);
}

void X86AsmPrinter::EmitEndOfAsmFile(Module &M) {
  const Triple &TT = TM.getTargetTriple();

  if (TT.isOSBinFormatMachO()) {
    // All darwin targets use mach-o.
    MachineModuleInfoMachO &MMIMacho =
        MMI->getObjFileInfo<MachineModuleInfoMachO>();

    // Output stubs for dynamically-linked functions.
    MachineModuleInfoMachO::SymbolListTy Stubs;

    Stubs = MMIMacho.GetFnStubList();
    if (!Stubs.empty()) {
      MCSection *TheSection = OutContext.getMachOSection(
          "__IMPORT", "__jump_table",
          MachO::S_SYMBOL_STUBS | MachO::S_ATTR_SELF_MODIFYING_CODE |
              MachO::S_ATTR_PURE_INSTRUCTIONS,
          5, SectionKind::getMetadata());
      OutStreamer->SwitchSection(TheSection);

      for (const auto &Stub : Stubs) {
        // L_foo$stub:
        OutStreamer->EmitLabel(Stub.first);
        //   .indirect_symbol _foo
        OutStreamer->EmitSymbolAttribute(Stub.second.getPointer(),
                                         MCSA_IndirectSymbol);
        // hlt; hlt; hlt; hlt; hlt     hlt = 0xf4.
        const char HltInsts[] = "\xf4\xf4\xf4\xf4\xf4";
        OutStreamer->EmitBytes(StringRef(HltInsts, 5));
      }

      Stubs.clear();
      OutStreamer->AddBlankLine();
    }

    // Output stubs for external and common global variables.
    Stubs = MMIMacho.GetGVStubList();
    if (!Stubs.empty()) {
      MCSection *TheSection = OutContext.getMachOSection(
          "__IMPORT", "__pointers", MachO::S_NON_LAZY_SYMBOL_POINTERS,
          SectionKind::getMetadata());
      OutStreamer->SwitchSection(TheSection);

      for (auto &Stub : Stubs)
        emitNonLazySymbolPointer(*OutStreamer, Stub.first, Stub.second);

      Stubs.clear();
      OutStreamer->AddBlankLine();
    }

    Stubs = MMIMacho.GetHiddenGVStubList();
    if (!Stubs.empty()) {
      MCSection *TheSection = OutContext.getMachOSection(
          "__IMPORT", "__pointers", MachO::S_NON_LAZY_SYMBOL_POINTERS,
          SectionKind::getMetadata());
      OutStreamer->SwitchSection(TheSection);

      for (auto &Stub : Stubs)
        emitNonLazySymbolPointer(*OutStreamer, Stub.first, Stub.second);

      Stubs.clear();
      OutStreamer->AddBlankLine();
    }

    SM.serializeToStackMapSection();
    FM.serializeToFaultMapSection();

    // Funny Darwin hack: This flag tells the linker that no global symbols
    // contain code that falls through to other global symbols (e.g. the obvious
    // implementation of multiple entry points).  If this doesn't occur, the
    // linker can safely perform dead code stripping.  Since LLVM never
    // generates code that does this, it is always safe to set.
    OutStreamer->EmitAssemblerFlag(MCAF_SubsectionsViaSymbols);
  }

  if (TT.isKnownWindowsMSVCEnvironment() && MMI->usesVAFloatArgument()) {
    StringRef SymbolName =
        (TT.getArch() == Triple::x86_64) ? "_fltused" : "__fltused";
    MCSymbol *S = MMI->getContext().getOrCreateSymbol(SymbolName);
    OutStreamer->EmitSymbolAttribute(S, MCSA_Global);
  }

  if (TT.isOSBinFormatCOFF()) {
    const TargetLoweringObjectFileCOFF &TLOFCOFF =
        static_cast<const TargetLoweringObjectFileCOFF&>(getObjFileLowering());

    std::string Flags;
    raw_string_ostream FlagsOS(Flags);

    for (const auto &Function : M)
      TLOFCOFF.emitLinkerFlagsForGlobal(FlagsOS, &Function, *Mang);
    for (const auto &Global : M.globals())
      TLOFCOFF.emitLinkerFlagsForGlobal(FlagsOS, &Global, *Mang);
    for (const auto &Alias : M.aliases())
      TLOFCOFF.emitLinkerFlagsForGlobal(FlagsOS, &Alias, *Mang);

    FlagsOS.flush();

    // Output collected flags.
    if (!Flags.empty()) {
      OutStreamer->SwitchSection(TLOFCOFF.getDrectveSection());
      OutStreamer->EmitBytes(Flags);
    }

    SM.serializeToStackMapSection();
  }

  if (TT.isOSBinFormatELF()) {
    SM.serializeToStackMapSection();
    FM.serializeToFaultMapSection();
  }
}

//===----------------------------------------------------------------------===//
// Target Registry Stuff
//===----------------------------------------------------------------------===//

// Force static initialization.
extern "C" void LLVMInitializeX86AsmPrinter() {
  RegisterAsmPrinter<X86AsmPrinter> X(TheX86_32Target);
  RegisterAsmPrinter<X86AsmPrinter> Y(TheX86_64Target);
}
