{"primaryContentSections":[{"declarations":[{"tokens":[{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"generate"},{"kind":"text","text":"("},{"kind":"externalParam","text":"machine"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Machine","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine","preciseIdentifier":"s:12VHDLMachines7MachineV"},{"kind":"text","text":", "},{"kind":"externalParam","text":"with"},{"kind":"text","text":" "},{"kind":"internalParam","text":"name"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV"},{"kind":"text","text":") -> "},{"kind":"typeIdentifier","text":"FileWrapper","preciseIdentifier":"s:10SwiftUtils11FileWrapperC"},{"kind":"text","text":"?"}],"platforms":["Linux"],"languages":["swift"]}],"kind":"declarations"},{"kind":"parameters","parameters":[{"name":"machine","content":[{"type":"paragraph","inlineContent":[{"text":"The machine to generate a model from.","type":"text"}]}]},{"name":"name","content":[{"inlineContent":[{"type":"text","text":"The name of the machine."}],"type":"paragraph"}]}]},{"kind":"content","content":[{"level":2,"type":"heading","text":"Return Value","anchor":"return-value"},{"inlineContent":[{"type":"text","text":"The "},{"code":"FileWrapper","type":"codeVoice"},{"type":"text","text":" of the machine folder with the model inside."}],"type":"paragraph"}]}],"metadata":{"roleHeading":"Instance Method","symbolKind":"method","role":"symbol","modules":[{"name":"VHDLMachines"}],"title":"generate(machine:with:)","externalID":"s:12VHDLMachines13VHDLGeneratorV8generate7machine4with10SwiftUtils11FileWrapperCSgAA7MachineV_11VHDLParsing12VariableNameVtF","fragments":[{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"generate"},{"kind":"text","text":"("},{"kind":"externalParam","text":"machine"},{"kind":"text","text":": "},{"preciseIdentifier":"s:12VHDLMachines7MachineV","kind":"typeIdentifier","text":"Machine"},{"kind":"text","text":", "},{"kind":"externalParam","text":"with"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier","text":"VariableName"},{"kind":"text","text":") -> "},{"text":"FileWrapper","kind":"typeIdentifier","preciseIdentifier":"s:10SwiftUtils11FileWrapperC"},{"text":"?","kind":"text"}]},"identifier":{"url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLGenerator\/generate(machine:with:)","interfaceLanguage":"swift"},"kind":"symbol","sections":[],"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLGenerator"]]},"abstract":[{"text":"Generate a filesystem model for a ","type":"text"},{"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine","isActive":true,"type":"reference"},{"text":".","type":"text"}],"variants":[{"paths":["\/documentation\/vhdlmachines\/vhdlgenerator\/generate(machine:with:)"],"traits":[{"interfaceLanguage":"swift"}]}],"schemaVersion":{"major":0,"minor":3,"patch":0},"references":{"doc://VHDLMachines/documentation/VHDLMachines/Machine":{"navigatorTitle":[{"kind":"identifier","text":"Machine"}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"Machine"}],"title":"Machine","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine","url":"\/documentation\/vhdlmachines\/machine","kind":"symbol","abstract":[{"type":"text","text":"The VHDL implementation of an LLFSM."}]},"doc://VHDLMachines/documentation/VHDLMachines/VHDLGenerator/generate(machine:with:)":{"fragments":[{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"generate"},{"kind":"text","text":"("},{"kind":"externalParam","text":"machine"},{"kind":"text","text":": "},{"preciseIdentifier":"s:12VHDLMachines7MachineV","kind":"typeIdentifier","text":"Machine"},{"kind":"text","text":", "},{"kind":"externalParam","text":"with"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier","text":"VariableName"},{"text":") -> ","kind":"text"},{"text":"FileWrapper","kind":"typeIdentifier","preciseIdentifier":"s:10SwiftUtils11FileWrapperC"},{"kind":"text","text":"?"}],"title":"generate(machine:with:)","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLGenerator\/generate(machine:with:)","url":"\/documentation\/vhdlmachines\/vhdlgenerator\/generate(machine:with:)","kind":"symbol","abstract":[{"type":"text","text":"Generate a filesystem model for a "},{"isActive":true,"type":"reference","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine"},{"type":"text","text":"."}]},"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]},"doc://VHDLMachines/documentation/VHDLMachines/VHDLGenerator":{"role":"symbol","navigatorTitle":[{"text":"VHDLGenerator","kind":"identifier"}],"abstract":[{"type":"text","text":"A generator that can generate a "},{"type":"codeVoice","code":"FileWrapper"},{"type":"text","text":" from a "},{"type":"reference","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine","isActive":true},{"type":"text","text":"."}],"type":"topic","title":"VHDLGenerator","url":"\/documentation\/vhdlmachines\/vhdlgenerator","kind":"symbol","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"VHDLGenerator","kind":"identifier"}],"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLGenerator"}}}