;redcode
;assert 1
	SPL 0, <-302
	SLT 127, 99
	SUB @127, 106
	ADD <0, 102
	MOV -7, <-20
	SUB @121, @106
	SUB 127, 9
	MOV -7, <-20
	DJN -1, @-20
	SUB 12, @10
	SPL 9, <-2
	SPL 7, @-0
	SUB @121, @106
	SUB @121, @106
	ADD 130, 9
	SUB #72, @200
	MOV -7, <-20
	SUB 12, @0
	SPL 7, @-0
	ADD 12, @0
	ADD 3, @20
	ADD 130, 9
	JMP 72, #0
	MOV -11, <-20
	SPL 0, <-2
	SUB #72, @200
	SUB @127, 106
	JMP 72, #0
	SUB @127, 100
	ADD 72, @0
	SUB 72, @10
	JMP 72, #0
	SUB 72, @0
	JMP 72, #0
	SUB 72, @10
	SUB 127, 9
	SUB 127, 9
	JMZ 7, @0
	SLT 127, 99
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @127, 106
	SUB @121, @106
	SUB @127, 100
	SUB @127, 106
	SUB @127, 100
	SUB @127, 106
	SUB @127, 106
