abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c7552.blif
Line 21: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 22: Skipping line ".default_output_required 0.00 0.00 ".
Line 23: Skipping line ".default_input_drive 0.10 0.10 ".
Line 24: Skipping line ".default_output_load 2.00 ".
Line 25: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc7552                         :[0m i/o =  207/  108  lat =    0  nd =  1125  edge =   2605  area =2756.00  delay =69.40  lev = 50
--------------- round 1 ---------------
seed = 1171350093
maxLevel = 2
n850 is replaced by n455 with estimated error 0
error = 0
area = 2730
delay = 69.4
#gates = 1117
output circuit appNtk/c7552_1_0_2730_69.4.blif
time = 16674880 us
--------------- round 2 ---------------
seed = 1387514500
maxLevel = 2
n770 is replaced by n396 with estimated error 5e-05
error = 5e-05
area = 2710
delay = 69.4
#gates = 1108
output circuit appNtk/c7552_2_5e-05_2710_69.4.blif
time = 30830882 us
--------------- round 3 ---------------
seed = 3343371225
maxLevel = 2
n772 is replaced by one with estimated error 2e-05
error = 2e-05
area = 2705
delay = 69.4
#gates = 1106
output circuit appNtk/c7552_3_2e-05_2705_69.4.blif
time = 44704398 us
--------------- round 4 ---------------
seed = 2302052075
maxLevel = 2
n695 is replaced by n361 with inverter with estimated error 6e-05
error = 6e-05
area = 2699
delay = 69.4
#gates = 1104
output circuit appNtk/c7552_4_6e-05_2699_69.4.blif
time = 63262752 us
--------------- round 5 ---------------
seed = 4111171300
maxLevel = 2
n852 is replaced by n497 with estimated error 7e-05
error = 7e-05
area = 2697
delay = 69.4
#gates = 1103
output circuit appNtk/c7552_5_7e-05_2697_69.4.blif
time = 81206262 us
--------------- round 6 ---------------
seed = 1810097353
maxLevel = 2
n1443 is replaced by zero with estimated error 6e-05
error = 6e-05
area = 2696
delay = 69.4
#gates = 1102
output circuit appNtk/c7552_6_6e-05_2696_69.4.blif
time = 98741108 us
--------------- round 7 ---------------
seed = 2177388196
maxLevel = 2
n854 is replaced by n687 with estimated error 8e-05
error = 8e-05
area = 2689
delay = 69.4
#gates = 1099
output circuit appNtk/c7552_7_8e-05_2689_69.4.blif
time = 116875903 us
--------------- round 8 ---------------
seed = 2231256450
maxLevel = 2
n1169 is replaced by one with estimated error 0.00015
error = 0.00015
area = 2680
delay = 69.4
#gates = 1096
output circuit appNtk/c7552_8_0.00015_2680_69.4.blif
time = 134600275 us
--------------- round 9 ---------------
seed = 2629631722
maxLevel = 2
n851 is replaced by n537 with estimated error 0.0001
error = 0.0001
area = 2677
delay = 69.4
#gates = 1094
output circuit appNtk/c7552_9_0.0001_2677_69.4.blif
time = 152275189 us
--------------- round 10 ---------------
seed = 59926687
maxLevel = 2
n855 is replaced by n978 with estimated error 0.00029
error = 0.00029
area = 2673
delay = 69.4
#gates = 1093
output circuit appNtk/c7552_10_0.00029_2673_69.4.blif
time = 169399085 us
--------------- round 11 ---------------
seed = 3643769815
maxLevel = 2
n678 is replaced by n676 with estimated error 0.00033
error = 0.00033
area = 2671
delay = 69.4
#gates = 1092
output circuit appNtk/c7552_11_0.00033_2671_69.4.blif
time = 187228042 us
--------------- round 12 ---------------
seed = 1145926898
maxLevel = 2
n822 is replaced by one with estimated error 0.00037
error = 0.00037
area = 2665
delay = 69.4
#gates = 1090
output circuit appNtk/c7552_12_0.00037_2665_69.4.blif
time = 204669693 us
--------------- round 13 ---------------
seed = 4055008561
maxLevel = 2
n824 is replaced by n414 with estimated error 0.00039
error = 0.00039
area = 2661
delay = 69.4
#gates = 1088
output circuit appNtk/c7552_13_0.00039_2661_69.4.blif
time = 222109198 us
--------------- round 14 ---------------
seed = 131817967
maxLevel = 2
n825 is replaced by n380 with estimated error 0.00038
error = 0.00038
area = 2657
delay = 69.4
#gates = 1087
output circuit appNtk/c7552_14_0.00038_2657_69.4.blif
time = 240763721 us
--------------- round 15 ---------------
seed = 3493092757
maxLevel = 2
n827 is replaced by n470 with estimated error 0.00038
error = 0.00038
area = 2650
delay = 69.4
#gates = 1084
output circuit appNtk/c7552_15_0.00038_2650_69.4.blif
time = 263207391 us
--------------- round 16 ---------------
seed = 3638198028
maxLevel = 2
n819 is replaced by n811 with estimated error 0.00041
error = 0.00041
area = 2646
delay = 69.4
#gates = 1083
output circuit appNtk/c7552_16_0.00041_2646_69.4.blif
time = 284753721 us
--------------- round 17 ---------------
seed = 1326951687
maxLevel = 2
n820 is replaced by one with estimated error 0.00051
error = 0.00054
area = 2643
delay = 69.4
#gates = 1082
output circuit appNtk/c7552_17_0.00054_2643_69.4.blif
time = 306556750 us
--------------- round 18 ---------------
seed = 3518719046
maxLevel = 2
n868 is replaced by n789 with inverter with estimated error 0.00063
error = 0.00063
area = 2642
delay = 69.4
#gates = 1082
output circuit appNtk/c7552_18_0.00063_2642_69.4.blif
time = 328368650 us
--------------- round 19 ---------------
seed = 3853030663
maxLevel = 2
n1391 is replaced by n494 with estimated error 0.00059
error = 0.00059
area = 2639
delay = 69.4
#gates = 1080
output circuit appNtk/c7552_19_0.00059_2639_69.4.blif
time = 350697819 us
--------------- round 20 ---------------
seed = 1586239886
maxLevel = 2
n856 is replaced by n682 with estimated error 0.00046
error = 0.00046
area = 2637
delay = 69.4
#gates = 1079
output circuit appNtk/c7552_20_0.00046_2637_69.4.blif
time = 373104640 us
--------------- round 21 ---------------
seed = 3287746004
maxLevel = 2
n858 is replaced by n674 with estimated error 0.00055
error = 0.00055
area = 2631
delay = 69.4
#gates = 1077
output circuit appNtk/c7552_21_0.00055_2631_69.4.blif
time = 395363593 us
--------------- round 22 ---------------
seed = 1327785925
maxLevel = 2
n1335 is replaced by n1230 with estimated error 0.00065
error = 0.00065
area = 2628
delay = 69.4
#gates = 1075
output circuit appNtk/c7552_22_0.00065_2628_69.4.blif
time = 417082434 us
--------------- round 23 ---------------
seed = 3468809843
maxLevel = 2
n1136 is replaced by n1144 with estimated error 0.00062
error = 0.00062
area = 2625
delay = 69.4
#gates = 1074
output circuit appNtk/c7552_23_0.00062_2625_69.4.blif
time = 439109774 us
--------------- round 24 ---------------
seed = 1479033406
maxLevel = 2
n1187 is replaced by n593 with estimated error 0.00056
error = 0.00056
area = 2623
delay = 69.4
#gates = 1073
output circuit appNtk/c7552_24_0.00056_2623_69.4.blif
time = 461582958 us
--------------- round 25 ---------------
seed = 1326551557
maxLevel = 2
n1188 is replaced by n1173 with estimated error 0.00075
error = 0.00075
area = 2621
delay = 69.4
#gates = 1072
output circuit appNtk/c7552_25_0.00075_2621_69.4.blif
time = 484439483 us
--------------- round 26 ---------------
seed = 1334361288
maxLevel = 2
n828 is replaced by n802 with inverter with estimated error 0.00072
error = 0.00072
area = 2619
delay = 69.4
#gates = 1072
output circuit appNtk/c7552_26_0.00072_2619_69.4.blif
time = 506527051 us
--------------- round 27 ---------------
seed = 3646971737
maxLevel = 2
n872 is replaced by n789 with estimated error 0.0007
error = 0.0007
area = 2609
delay = 69.4
#gates = 1068
output circuit appNtk/c7552_27_0.0007_2609_69.4.blif
time = 528842748 us
--------------- round 28 ---------------
seed = 308950877
maxLevel = 2
n823 is replaced by zero with estimated error 0.00072
error = 0.00072
area = 2607
delay = 69.4
#gates = 1067
output circuit appNtk/c7552_28_0.00072_2607_69.4.blif
time = 550848571 us
--------------- round 29 ---------------
seed = 4150497821
maxLevel = 2
n1020 is replaced by n376 with estimated error 0.00073
error = 0.00073
area = 2605
delay = 69.4
#gates = 1066
output circuit appNtk/c7552_29_0.00073_2605_69.4.blif
time = 572712870 us
--------------- round 30 ---------------
seed = 3009574883
maxLevel = 2
n673 is replaced by zero with estimated error 0.00082
error = 0.00082
area = 2603
delay = 69.4
#gates = 1065
output circuit appNtk/c7552_30_0.00082_2603_69.4.blif
time = 594506712 us
--------------- round 31 ---------------
seed = 74560020
maxLevel = 2
n588 is replaced by n418 with estimated error 0.0008
error = 0.0008
area = 2602
delay = 65.9
#gates = 1064
output circuit appNtk/c7552_31_0.0008_2602_65.9.blif
time = 614475072 us
--------------- round 32 ---------------
seed = 1778419831
maxLevel = 2
n1444 is replaced by zero with estimated error 0.00068
error = 0.00068
area = 2601
delay = 65.9
#gates = 1063
output circuit appNtk/c7552_32_0.00068_2601_65.9.blif
time = 633877251 us
--------------- round 33 ---------------
seed = 2062863184
maxLevel = 2
n1341 is replaced by n1330 with estimated error 0.00064
error = 0.00064
area = 2600
delay = 65.9
#gates = 1062
output circuit appNtk/c7552_33_0.00064_2600_65.9.blif
time = 652008241 us
--------------- round 34 ---------------
seed = 1450917321
maxLevel = 2
n1183 is replaced by n593 with estimated error 0.0009
error = 0.0009
area = 2599
delay = 65.9
#gates = 1061
output circuit appNtk/c7552_34_0.0009_2599_65.9.blif
time = 670032713 us
--------------- round 35 ---------------
seed = 70123190
maxLevel = 2
n808 is replaced by n572 with estimated error 0.00077
error = 0.00077
area = 2596
delay = 65.9
#gates = 1060
output circuit appNtk/c7552_35_0.00077_2596_65.9.blif
time = 687766643 us
--------------- round 36 ---------------
seed = 4148783186
maxLevel = 2
n829 is replaced by n806 with estimated error 0.00089
error = 0.00089
area = 2591
delay = 65.9
#gates = 1058
output circuit appNtk/c7552_36_0.00089_2591_65.9.blif
time = 705741850 us
--------------- round 37 ---------------
seed = 3563682743
maxLevel = 2
n876 is replaced by n791 with estimated error 0.00176
error = 0.00176
area = 2559
delay = 65.9
#gates = 1047
output circuit appNtk/c7552_37_0.00176_2559_65.9.blif
time = 723545415 us
--------------- round 38 ---------------
seed = 951133816
maxLevel = 2
n745 is replaced by one with estimated error 0.00236
error = 0.00236
area = 2549
delay = 65.9
#gates = 1043
output circuit appNtk/c7552_38_0.00236_2549_65.9.blif
time = 740844405 us
--------------- round 39 ---------------
seed = 34389415
maxLevel = 2
n877 is replaced by n789 with estimated error 0.00338
error = 0.00338
area = 2532
delay = 65.9
#gates = 1037
output circuit appNtk/c7552_39_0.00338_2532_65.9.blif
time = 758831048 us
--------------- round 40 ---------------
seed = 537232187
maxLevel = 2
n656 is replaced by n652 with estimated error 0.00854
error = 0.00854
area = 2526
delay = 65.9
#gates = 1035
output circuit appNtk/c7552_40_0.00854_2526_65.9.blif
time = 776365284 us
--------------- round 41 ---------------
seed = 1874055931
maxLevel = 2
n833 is replaced by n696 with estimated error 0.00918
error = 0.00918
area = 2522
delay = 65.9
#gates = 1033
output circuit appNtk/c7552_41_0.00918_2522_65.9.blif
time = 793899171 us
--------------- round 42 ---------------
seed = 814647084
maxLevel = 2
n834 is replaced by n698 with estimated error 0.01015
error = 0.01015
area = 2518
delay = 65.9
#gates = 1032
output circuit appNtk/c7552_42_0.01015_2518_65.9.blif
time = 809442185 us
--------------- round 43 ---------------
seed = 3346336395
maxLevel = 2
n836 is replaced by n714 with estimated error 0.01197
error = 0.01197
area = 2511
delay = 65.9
#gates = 1029
output circuit appNtk/c7552_43_0.01197_2511_65.9.blif
time = 824791436 us
--------------- round 44 ---------------
seed = 454057451
maxLevel = 2
n658 is replaced by n647 with estimated error 0.02178
error = 0.02178
area = 2504
delay = 65.9
#gates = 1026
output circuit appNtk/c7552_44_0.02178_2504_65.9.blif
time = 839510162 us
--------------- round 45 ---------------
seed = 3503402230
maxLevel = 2
n647 is replaced by n398 with estimated error 0.02311
error = 0.02311
area = 2502
delay = 65.9
#gates = 1025
output circuit appNtk/c7552_45_0.02311_2502_65.9.blif
time = 853951250 us
--------------- round 46 ---------------
seed = 1341607313
maxLevel = 2
n837 is replaced by n1094 with estimated error 0.02762
error = 0.02762
area = 2495
delay = 65.9
#gates = 1022
output circuit appNtk/c7552_46_0.02762_2495_65.9.blif
time = 868361425 us
--------------- round 47 ---------------
seed = 1547460038
maxLevel = 2
n661 is replaced by n1023 with estimated error 0.04228
error = 0.04228
area = 2493
delay = 65.9
#gates = 1021
output circuit appNtk/c7552_47_0.04228_2493_65.9.blif
time = 882697880 us
--------------- round 48 ---------------
seed = 3320020750
maxLevel = 2
exceed error bound
