
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023689    0.001256    0.125483 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011799    0.044651    0.182918    0.308401 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044655    0.000417    0.308818 v fanout51/A (sg13g2_buf_8)
     8    0.040691    0.030407    0.088235    0.397052 v fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.031268    0.003927    0.400980 v _213_/A (sg13g2_nand3_1)
     2    0.009967    0.053465    0.056016    0.456995 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.053475    0.000573    0.457569 ^ _214_/B (sg13g2_xnor2_1)
     1    0.001590    0.026721    0.055885    0.513454 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.026721    0.000062    0.513516 v _300_/D (sg13g2_dfrbpq_1)
                                              0.513516   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023690    0.001278    0.125505 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.275505   clock uncertainty
                                  0.000000    0.275505   clock reconvergence pessimism
                                 -0.035744    0.239761   library hold time
                                              0.239761   data required time
---------------------------------------------------------------------------------------------
                                              0.239761   data required time
                                             -0.513516   data arrival time
---------------------------------------------------------------------------------------------
                                              0.273755   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023689    0.001256    0.125483 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011799    0.044651    0.182918    0.308401 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044655    0.000417    0.308818 v fanout51/A (sg13g2_buf_8)
     8    0.040691    0.030407    0.088235    0.397052 v fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.031252    0.003883    0.400935 v _218_/A1 (sg13g2_o21ai_1)
     1    0.004707    0.048907    0.097432    0.498367 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.048908    0.000311    0.498678 ^ _219_/A (sg13g2_inv_1)
     1    0.001996    0.018696    0.030322    0.529000 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.018696    0.000136    0.529136 v _301_/D (sg13g2_dfrbpq_1)
                                              0.529136   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023689    0.001256    0.125483 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.275483   clock uncertainty
                                  0.000000    0.275483   clock reconvergence pessimism
                                 -0.033201    0.242282   library hold time
                                              0.242282   data required time
---------------------------------------------------------------------------------------------
                                              0.242282   data required time
                                             -0.529136   data arrival time
---------------------------------------------------------------------------------------------
                                              0.286854   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023689    0.001256    0.125483 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011799    0.044651    0.182918    0.308401 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044655    0.000417    0.308818 v fanout51/A (sg13g2_buf_8)
     8    0.040691    0.030407    0.088235    0.397052 v fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.031203    0.003742    0.400794 v _191_/B (sg13g2_xnor2_1)
     2    0.009952    0.069302    0.084309    0.485103 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.069311    0.000625    0.485728 v _192_/B (sg13g2_xnor2_1)
     1    0.001651    0.026724    0.061459    0.547187 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.026724    0.000064    0.547251 v _294_/D (sg13g2_dfrbpq_1)
                                              0.547251   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023672    0.000729    0.124957 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.274957   clock uncertainty
                                  0.000000    0.274957   clock reconvergence pessimism
                                 -0.035749    0.239207   library hold time
                                              0.239207   data required time
---------------------------------------------------------------------------------------------
                                              0.239207   data required time
                                             -0.547251   data arrival time
---------------------------------------------------------------------------------------------
                                              0.308044   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023682    0.001021    0.125248 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008607    0.035290    0.175154    0.300402 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.035293    0.000350    0.300752 v fanout70/A (sg13g2_buf_8)
     8    0.055241    0.035949    0.087771    0.388523 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.037125    0.004995    0.393517 v _195_/A (sg13g2_xor2_1)
     2    0.010681    0.048512    0.092525    0.486042 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.048525    0.000757    0.486799 v _196_/B (sg13g2_xor2_1)
     1    0.003396    0.028949    0.060975    0.547774 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.028949    0.000127    0.547902 v _295_/D (sg13g2_dfrbpq_1)
                                              0.547902   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023682    0.001021    0.125248 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.275248   clock uncertainty
                                  0.000000    0.275248   clock reconvergence pessimism
                                 -0.036452    0.238796   library hold time
                                              0.238796   data required time
---------------------------------------------------------------------------------------------
                                              0.238796   data required time
                                             -0.547902   data arrival time
---------------------------------------------------------------------------------------------
                                              0.309106   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023689    0.001256    0.125483 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011799    0.044651    0.182918    0.308401 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044655    0.000417    0.308818 v fanout51/A (sg13g2_buf_8)
     8    0.040691    0.030407    0.088235    0.397052 v fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.030704    0.001966    0.399019 v _202_/B (sg13g2_xor2_1)
     2    0.011883    0.052041    0.090519    0.489538 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.052043    0.000394    0.489932 v _204_/A (sg13g2_xor2_1)
     1    0.001594    0.023922    0.059306    0.549238 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.023922    0.000062    0.549300 v _297_/D (sg13g2_dfrbpq_1)
                                              0.549300   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000244    0.123678 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273678   clock uncertainty
                                  0.000000    0.273678   clock reconvergence pessimism
                                 -0.035083    0.238595   library hold time
                                              0.238595   data required time
---------------------------------------------------------------------------------------------
                                              0.238595   data required time
                                             -0.549300   data arrival time
---------------------------------------------------------------------------------------------
                                              0.310705   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000199    0.123633 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002824    0.019335    0.160653    0.284286 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.019335    0.000111    0.284397 v fanout56/A (sg13g2_buf_1)
     4    0.028545    0.094004    0.118574    0.402971 v fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.094073    0.001642    0.404612 v _210_/B (sg13g2_xnor2_1)
     1    0.006266    0.050383    0.091414    0.496026 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.050384    0.000258    0.496285 v _211_/B (sg13g2_xnor2_1)
     1    0.001849    0.027243    0.056003    0.552288 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.027243    0.000069    0.552357 v _299_/D (sg13g2_dfrbpq_1)
                                              0.552357   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000199    0.123633 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273633   clock uncertainty
                                  0.000000    0.273633   clock reconvergence pessimism
                                 -0.036135    0.237497   library hold time
                                              0.237497   data required time
---------------------------------------------------------------------------------------------
                                              0.237497   data required time
                                             -0.552357   data arrival time
---------------------------------------------------------------------------------------------
                                              0.314859   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023690    0.001278    0.125505 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010168    0.039778    0.178864    0.304370 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.039787    0.000593    0.304962 v output2/A (sg13g2_buf_2)
     1    0.080918    0.131933    0.168530    0.473493 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.132117    0.003611    0.477104 v sign (out)
                                              0.477104   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.477104   data arrival time
---------------------------------------------------------------------------------------------
                                              0.327104   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023689    0.001256    0.125483 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011799    0.044651    0.182918    0.308401 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044653    0.000305    0.308706 v fanout52/A (sg13g2_buf_2)
     5    0.029661    0.058318    0.110098    0.418804 v fanout52/X (sg13g2_buf_2)
                                                         net52 (net)
                      0.058448    0.002103    0.420907 v _199_/B (sg13g2_xnor2_1)
     2    0.009193    0.066170    0.091597    0.512505 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.066170    0.000296    0.512801 v _200_/B (sg13g2_xor2_1)
     1    0.002310    0.025689    0.062955    0.575756 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.025689    0.000084    0.575840 v _296_/D (sg13g2_dfrbpq_1)
                                              0.575840   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022609    0.000466    0.123900 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273900   clock uncertainty
                                  0.000000    0.273900   clock reconvergence pessimism
                                 -0.035643    0.238257   library hold time
                                              0.238257   data required time
---------------------------------------------------------------------------------------------
                                              0.238257   data required time
                                             -0.575840   data arrival time
---------------------------------------------------------------------------------------------
                                              0.337583   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023689    0.001256    0.125483 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011799    0.044651    0.182918    0.308401 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044653    0.000305    0.308706 v fanout52/A (sg13g2_buf_2)
     5    0.029661    0.058318    0.110098    0.418804 v fanout52/X (sg13g2_buf_2)
                                                         net52 (net)
                      0.058523    0.002704    0.421509 v _206_/B (sg13g2_xnor2_1)
     2    0.013179    0.087878    0.109447    0.530956 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.087878    0.000447    0.531402 v _208_/A (sg13g2_xor2_1)
     1    0.002526    0.026659    0.076995    0.608398 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.026659    0.000092    0.608490 v _298_/D (sg13g2_dfrbpq_1)
                                              0.608490   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000208    0.123642 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273642   clock uncertainty
                                  0.000000    0.273642   clock reconvergence pessimism
                                 -0.035950    0.237692   library hold time
                                              0.237692   data required time
---------------------------------------------------------------------------------------------
                                              0.237692   data required time
                                             -0.608490   data arrival time
---------------------------------------------------------------------------------------------
                                              0.370798   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023690    0.001278    0.125505 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010321    0.051216    0.185631    0.311136 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.051223    0.000593    0.311729 ^ _127_/A (sg13g2_inv_1)
     1    0.007509    0.034359    0.046349    0.358078 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.034366    0.000398    0.358476 v output3/A (sg13g2_buf_2)
     1    0.082415    0.134320    0.167270    0.525746 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.134490    0.003975    0.529721 v signB (out)
                                              0.529721   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.529721   data arrival time
---------------------------------------------------------------------------------------------
                                              0.379721   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000208    0.123642 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002794    0.023574    0.163440    0.287082 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.023574    0.000111    0.287193 ^ fanout61/A (sg13g2_buf_1)
     5    0.028672    0.122792    0.130825    0.418018 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.122829    0.001774    0.419792 ^ _275_/A (sg13g2_nor2_1)
     1    0.005784    0.034761    0.073207    0.492999 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.034770    0.000523    0.493521 v output30/A (sg13g2_buf_2)
     1    0.083636    0.135262    0.169738    0.663260 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.135391    0.002892    0.666151 v sine_out[3] (out)
                                              0.666151   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.666151   data arrival time
---------------------------------------------------------------------------------------------
                                              0.516151   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000244    0.123678 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009089    0.046553    0.181621    0.305299 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.046555    0.000372    0.305671 ^ fanout66/A (sg13g2_buf_8)
     5    0.033937    0.030422    0.081726    0.387397 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030603    0.002183    0.389580 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.007755    0.042534    0.076772    0.466351 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.042539    0.000470    0.466821 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.003838    0.035771    0.058771    0.525592 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.035772    0.000278    0.525870 v output23/A (sg13g2_buf_2)
     1    0.083684    0.137210    0.165410    0.691280 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.138114    0.009114    0.700393 v sine_out[27] (out)
                                              0.700393   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.700393   data arrival time
---------------------------------------------------------------------------------------------
                                              0.550393   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000208    0.123642 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002794    0.023574    0.163440    0.287082 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.023574    0.000111    0.287193 ^ fanout61/A (sg13g2_buf_1)
     5    0.028672    0.122792    0.130825    0.418018 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.122895    0.002917    0.420935 ^ _212_/A (sg13g2_nor2_1)
     2    0.011874    0.052231    0.094307    0.515242 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.052257    0.000615    0.515858 v output26/A (sg13g2_buf_2)
     1    0.085627    0.140351    0.174973    0.690830 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.141393    0.009882    0.700712 v sine_out[2] (out)
                                              0.700712   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.700712   data arrival time
---------------------------------------------------------------------------------------------
                                              0.550712   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000244    0.123678 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009089    0.046553    0.181621    0.305299 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.046555    0.000372    0.305671 ^ fanout66/A (sg13g2_buf_8)
     5    0.033937    0.030422    0.081726    0.387397 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030470    0.001167    0.388564 ^ fanout65/A (sg13g2_buf_8)
     8    0.037923    0.031514    0.075504    0.464068 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.031789    0.002393    0.466461 ^ _155_/A2 (sg13g2_a221oi_1)
     1    0.003952    0.034440    0.071831    0.538293 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.034440    0.000260    0.538553 v output12/A (sg13g2_buf_2)
     1    0.081679    0.132902    0.167716    0.706269 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.133001    0.002360    0.708629 v sine_out[17] (out)
                                              0.708629   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.708629   data arrival time
---------------------------------------------------------------------------------------------
                                              0.558629   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000244    0.123678 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009089    0.046553    0.181621    0.305299 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.046555    0.000372    0.305671 ^ fanout66/A (sg13g2_buf_8)
     5    0.033937    0.030422    0.081726    0.387397 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030603    0.002183    0.389580 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.007755    0.042534    0.076772    0.466351 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.042539    0.000454    0.466805 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.006121    0.036576    0.074650    0.541455 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.036580    0.000387    0.541842 v output13/A (sg13g2_buf_2)
     1    0.081757    0.132934    0.169238    0.711080 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.133006    0.001810    0.712889 v sine_out[18] (out)
                                              0.712889   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.712889   data arrival time
---------------------------------------------------------------------------------------------
                                              0.562889   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000244    0.123678 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009089    0.046553    0.181621    0.305299 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.046555    0.000372    0.305671 ^ fanout66/A (sg13g2_buf_8)
     5    0.033937    0.030422    0.081726    0.387397 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030470    0.001167    0.388564 ^ fanout65/A (sg13g2_buf_8)
     8    0.037923    0.031514    0.075504    0.464068 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.031741    0.002130    0.466198 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.005392    0.050905    0.069686    0.535884 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.050906    0.000324    0.536208 v output29/A (sg13g2_buf_2)
     1    0.083790    0.137004    0.174751    0.710959 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.137488    0.006708    0.717667 v sine_out[32] (out)
                                              0.717667   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.717667   data arrival time
---------------------------------------------------------------------------------------------
                                              0.567667   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023682    0.001021    0.125248 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008893    0.045813    0.181574    0.306822 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.045815    0.000362    0.307185 ^ fanout70/A (sg13g2_buf_8)
     8    0.056902    0.041318    0.088564    0.395749 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.042293    0.004859    0.400607 ^ fanout69/A (sg13g2_buf_8)
     8    0.035734    0.030979    0.080211    0.480818 ^ fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.031288    0.002544    0.483363 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.003552    0.041426    0.061622    0.544984 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.041427    0.000263    0.545247 v output28/A (sg13g2_buf_2)
     1    0.083502    0.137797    0.164848    0.710095 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.139662    0.012968    0.723063 v sine_out[31] (out)
                                              0.723063   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.723063   data arrival time
---------------------------------------------------------------------------------------------
                                              0.573063   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000244    0.123678 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009089    0.046553    0.181621    0.305299 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.046555    0.000372    0.305671 ^ fanout66/A (sg13g2_buf_8)
     5    0.033937    0.030422    0.081726    0.387397 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030580    0.002035    0.389432 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.003808    0.022016    0.056009    0.445441 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.022017    0.000288    0.445730 v _179_/B (sg13g2_nand2_1)
     2    0.010034    0.052332    0.053329    0.499059 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.052344    0.000626    0.499684 ^ _281_/B (sg13g2_nor2_1)
     1    0.009989    0.043339    0.055338    0.555023 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.043418    0.001504    0.556527 v output35/A (sg13g2_buf_2)
     1    0.082488    0.134837    0.170344    0.726871 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.135207    0.005831    0.732702 v sine_out[8] (out)
                                              0.732702   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.732702   data arrival time
---------------------------------------------------------------------------------------------
                                              0.582702   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023673    0.000766    0.124993 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004683    0.030297    0.169435    0.294428 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030297    0.000127    0.294555 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009777    0.058827    0.381282    0.675838 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058827    0.000760    0.676597 ^ fanout74/A (sg13g2_buf_8)
     8    0.047946    0.037264    0.092860    0.769457 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.037582    0.002600    0.772057 ^ _128_/A (sg13g2_inv_2)
     5    0.024197    0.045794    0.051334    0.823391 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.045834    0.001131    0.824521 v _293_/D (sg13g2_dfrbpq_1)
                                              0.824521   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023673    0.000766    0.124993 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.274993   clock uncertainty
                                  0.000000    0.274993   clock reconvergence pessimism
                                 -0.041806    0.233188   library hold time
                                              0.233188   data required time
---------------------------------------------------------------------------------------------
                                              0.233188   data required time
                                             -0.824521   data arrival time
---------------------------------------------------------------------------------------------
                                              0.591334   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000244    0.123678 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009089    0.046553    0.181621    0.305299 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.046555    0.000372    0.305671 ^ fanout66/A (sg13g2_buf_8)
     5    0.033937    0.030422    0.081726    0.387397 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030580    0.002035    0.389432 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.003808    0.022016    0.056009    0.445441 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.022017    0.000288    0.445730 v _179_/B (sg13g2_nand2_1)
     2    0.010034    0.052332    0.053329    0.499059 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.052342    0.000577    0.499636 ^ _180_/B (sg13g2_nand2_1)
     1    0.005260    0.043551    0.064275    0.563911 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.043554    0.000389    0.564300 v output24/A (sg13g2_buf_2)
     1    0.084388    0.138340    0.169808    0.734108 v output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.139260    0.009235    0.743343 v sine_out[28] (out)
                                              0.743343   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.743343   data arrival time
---------------------------------------------------------------------------------------------
                                              0.593343   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023682    0.001021    0.125248 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008893    0.045813    0.181574    0.306822 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.045815    0.000362    0.307185 ^ fanout70/A (sg13g2_buf_8)
     8    0.056902    0.041318    0.088564    0.395749 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.042010    0.004049    0.399797 ^ _140_/B (sg13g2_nor2_2)
     5    0.025800    0.049442    0.060906    0.460703 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.049664    0.002669    0.463372 v _169_/A (sg13g2_nand2_1)
     1    0.004277    0.032799    0.041629    0.505001 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.032800    0.000301    0.505302 ^ _170_/B (sg13g2_nand2_1)
     1    0.006540    0.048316    0.062924    0.568226 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.048342    0.000459    0.568685 v output20/A (sg13g2_buf_2)
     1    0.082576    0.134966    0.172917    0.741602 v output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.135317    0.005691    0.747294 v sine_out[24] (out)
                                              0.747294   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.747294   data arrival time
---------------------------------------------------------------------------------------------
                                              0.597294   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023682    0.001021    0.125248 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008607    0.035290    0.175154    0.300402 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.035293    0.000350    0.300752 v fanout70/A (sg13g2_buf_8)
     8    0.055241    0.035949    0.087771    0.388523 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.037203    0.005170    0.393693 v _215_/C (sg13g2_nand3_1)
     2    0.007312    0.043312    0.057509    0.451201 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.043328    0.000620    0.451821 ^ _284_/B (sg13g2_and2_1)
     1    0.008894    0.047944    0.104692    0.556514 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.047959    0.000794    0.557307 ^ output7/A (sg13g2_buf_2)
     1    0.082834    0.174716    0.187125    0.744433 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.174996    0.005755    0.750188 ^ sine_out[12] (out)
                                              0.750188   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.750188   data arrival time
---------------------------------------------------------------------------------------------
                                              0.600188   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023673    0.000766    0.124993 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004683    0.030297    0.169435    0.294428 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030297    0.000155    0.294583 ^ fanout75/A (sg13g2_buf_2)
     6    0.031061    0.072840    0.106362    0.400945 ^ fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.072922    0.002014    0.402959 ^ _153_/B (sg13g2_nor2_1)
     3    0.013233    0.051575    0.073855    0.476813 v _153_/Y (sg13g2_nor2_1)
                                                         _119_ (net)
                      0.051593    0.000788    0.477601 v _159_/A1 (sg13g2_a21oi_1)
     1    0.003464    0.047001    0.072563    0.550164 ^ _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.047001    0.000137    0.550301 ^ _160_/B (sg13g2_nor2_1)
     1    0.004360    0.025730    0.038744    0.589045 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.025730    0.000171    0.589216 v output14/A (sg13g2_buf_2)
     1    0.081908    0.133857    0.161295    0.750511 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.134206    0.005645    0.756156 v sine_out[19] (out)
                                              0.756156   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.756156   data arrival time
---------------------------------------------------------------------------------------------
                                              0.606156   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000244    0.123678 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009089    0.046553    0.181621    0.305299 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.046555    0.000372    0.305671 ^ fanout66/A (sg13g2_buf_8)
     5    0.033937    0.030422    0.081726    0.387397 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030589    0.002095    0.389492 ^ fanout64/A (sg13g2_buf_8)
     7    0.042158    0.033314    0.076240    0.465732 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.034383    0.004600    0.470332 ^ fanout62/A (sg13g2_buf_8)
     8    0.033075    0.029561    0.075695    0.546026 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.029567    0.000762    0.546788 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.002974    0.033745    0.052069    0.598857 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.033745    0.000117    0.598974 v output5/A (sg13g2_buf_2)
     1    0.083786    0.136781    0.167062    0.766036 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.137148    0.005854    0.771891 v sine_out[10] (out)
                                              0.771891   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.771891   data arrival time
---------------------------------------------------------------------------------------------
                                              0.621891   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000199    0.123633 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002883    0.023892    0.163699    0.287331 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.023892    0.000114    0.287445 ^ fanout56/A (sg13g2_buf_1)
     4    0.028947    0.123488    0.132020    0.419465 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.123527    0.001797    0.421262 ^ fanout53/A (sg13g2_buf_8)
     8    0.043308    0.037507    0.116325    0.537586 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.040464    0.007903    0.545489 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.004704    0.044291    0.057342    0.602831 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.044292    0.000308    0.603138 v output15/A (sg13g2_buf_2)
     1    0.085316    0.139288    0.173251    0.776389 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.139769    0.006744    0.783134 v sine_out[1] (out)
                                              0.783134   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.783134   data arrival time
---------------------------------------------------------------------------------------------
                                              0.633134   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000244    0.123678 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009089    0.046553    0.181621    0.305299 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.046555    0.000372    0.305671 ^ fanout66/A (sg13g2_buf_8)
     5    0.033937    0.030422    0.081726    0.387397 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030589    0.002095    0.389492 ^ fanout64/A (sg13g2_buf_8)
     7    0.042158    0.033314    0.076240    0.465732 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.034383    0.004600    0.470332 ^ fanout62/A (sg13g2_buf_8)
     8    0.033075    0.029561    0.075695    0.546026 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.029578    0.001247    0.547274 ^ _280_/A1 (sg13g2_a21oi_1)
     1    0.005111    0.039164    0.061208    0.608482 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.039167    0.000355    0.608837 v output36/A (sg13g2_buf_2)
     1    0.082756    0.135205    0.168667    0.777504 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.135567    0.005783    0.783287 v sine_out[9] (out)
                                              0.783287   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.783287   data arrival time
---------------------------------------------------------------------------------------------
                                              0.633287   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000244    0.123678 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009089    0.046553    0.181621    0.305299 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.046555    0.000372    0.305671 ^ fanout66/A (sg13g2_buf_8)
     5    0.033937    0.030422    0.081726    0.387397 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030470    0.001167    0.388564 ^ fanout65/A (sg13g2_buf_8)
     8    0.037923    0.031514    0.075504    0.464068 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.031793    0.002416    0.466484 ^ _135_/B (sg13g2_nor2_1)
     1    0.006310    0.028339    0.038624    0.505108 v _135_/Y (sg13g2_nor2_1)
                                                         _105_ (net)
                      0.028350    0.000448    0.505556 v _174_/A (sg13g2_nand2_1)
     1    0.003622    0.026031    0.033075    0.538631 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.026032    0.000273    0.538904 ^ _175_/B (sg13g2_nand2_1)
     1    0.007831    0.054619    0.065895    0.604799 v _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.054628    0.000555    0.605354 v output22/A (sg13g2_buf_2)
     1    0.083859    0.137003    0.177087    0.782440 v output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.137404    0.006112    0.788553 v sine_out[26] (out)
                                              0.788553   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.788553   data arrival time
---------------------------------------------------------------------------------------------
                                              0.638553   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000199    0.123633 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002883    0.023892    0.163699    0.287331 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.023892    0.000114    0.287445 ^ fanout56/A (sg13g2_buf_1)
     4    0.028947    0.123488    0.132020    0.419465 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.123529    0.001859    0.421324 ^ fanout55/A (sg13g2_buf_2)
     8    0.033202    0.079161    0.149966    0.571290 ^ fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.079443    0.003590    0.574880 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.004893    0.033273    0.050701    0.625581 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.033274    0.000301    0.625882 v output16/A (sg13g2_buf_2)
     1    0.082236    0.133137    0.167758    0.793640 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.133242    0.002490    0.796129 v sine_out[20] (out)
                                              0.796129   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.796129   data arrival time
---------------------------------------------------------------------------------------------
                                              0.646129   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000199    0.123633 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002883    0.023892    0.163699    0.287331 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.023892    0.000114    0.287445 ^ fanout56/A (sg13g2_buf_1)
     4    0.028947    0.123488    0.132020    0.419465 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.123529    0.001859    0.421324 ^ fanout55/A (sg13g2_buf_2)
     8    0.033202    0.079161    0.149966    0.571290 ^ fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.079473    0.003796    0.575086 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.005498    0.034881    0.052605    0.627690 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.034885    0.000349    0.628039 v output11/A (sg13g2_buf_2)
     1    0.081744    0.133007    0.167983    0.796022 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.133107    0.002390    0.798411 v sine_out[16] (out)
                                              0.798411   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.798411   data arrival time
---------------------------------------------------------------------------------------------
                                              0.648411   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000244    0.123678 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009089    0.046553    0.181621    0.305299 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.046555    0.000372    0.305671 ^ fanout66/A (sg13g2_buf_8)
     5    0.033937    0.030422    0.081726    0.387397 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030470    0.001167    0.388564 ^ fanout65/A (sg13g2_buf_8)
     8    0.037923    0.031514    0.075504    0.464068 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.031552    0.000673    0.464741 ^ _183_/A (sg13g2_and2_1)
     2    0.008811    0.047540    0.095424    0.560165 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.047544    0.000496    0.560661 ^ _184_/A2 (sg13g2_a21oi_1)
     1    0.004177    0.032249    0.068223    0.628884 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.032249    0.000163    0.629047 v output25/A (sg13g2_buf_2)
     1    0.084559    0.137218    0.169675    0.798721 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.137330    0.002613    0.801334 v sine_out[29] (out)
                                              0.801334   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.801334   data arrival time
---------------------------------------------------------------------------------------------
                                              0.651334   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000199    0.123633 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002883    0.023892    0.163699    0.287331 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.023892    0.000114    0.287445 ^ fanout56/A (sg13g2_buf_1)
     4    0.028947    0.123488    0.132020    0.419465 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.123529    0.001859    0.421324 ^ fanout55/A (sg13g2_buf_2)
     8    0.033202    0.079161    0.149966    0.571290 ^ fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.079485    0.003874    0.575163 ^ _167_/A (sg13g2_nor2_1)
     1    0.004856    0.028752    0.057190    0.632353 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.028760    0.000300    0.632653 v output19/A (sg13g2_buf_2)
     1    0.083198    0.135847    0.164093    0.796746 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.136209    0.005792    0.802538 v sine_out[23] (out)
                                              0.802538   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.802538   data arrival time
---------------------------------------------------------------------------------------------
                                              0.652538   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000244    0.123678 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009089    0.046553    0.181621    0.305299 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.046555    0.000372    0.305671 ^ fanout66/A (sg13g2_buf_8)
     5    0.033937    0.030422    0.081726    0.387397 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030470    0.001167    0.388564 ^ fanout65/A (sg13g2_buf_8)
     8    0.037923    0.031514    0.075504    0.464068 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.031552    0.000673    0.464741 ^ _183_/A (sg13g2_and2_1)
     2    0.008811    0.047540    0.095424    0.560165 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.047546    0.000549    0.560714 ^ _186_/A1 (sg13g2_a21oi_1)
     1    0.005025    0.034393    0.068087    0.628800 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.034403    0.000355    0.629155 v output27/A (sg13g2_buf_2)
     1    0.084425    0.137845    0.167719    0.796875 v output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.138281    0.006398    0.803272 v sine_out[30] (out)
                                              0.803272   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.803272   data arrival time
---------------------------------------------------------------------------------------------
                                              0.653272   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023682    0.001021    0.125248 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008893    0.045813    0.181574    0.306822 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.045815    0.000362    0.307185 ^ fanout70/A (sg13g2_buf_8)
     8    0.056902    0.041318    0.088564    0.395749 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.042010    0.004049    0.399797 ^ _140_/B (sg13g2_nor2_2)
     5    0.025800    0.049442    0.060906    0.460703 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.049674    0.002728    0.463431 v _144_/A (sg13g2_nand2_1)
     2    0.013859    0.069142    0.072243    0.535674 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.069183    0.001384    0.537058 ^ _145_/B (sg13g2_nand2_1)
     1    0.008154    0.060526    0.082783    0.619842 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.060556    0.001082    0.620923 v output9/A (sg13g2_buf_2)
     1    0.081786    0.132558    0.180498    0.801421 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.132658    0.002398    0.803819 v sine_out[14] (out)
                                              0.803819   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.803819   data arrival time
---------------------------------------------------------------------------------------------
                                              0.653819   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000244    0.123678 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009089    0.046553    0.181621    0.305299 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.046555    0.000372    0.305671 ^ fanout66/A (sg13g2_buf_8)
     5    0.033937    0.030422    0.081726    0.387397 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030470    0.001167    0.388564 ^ fanout65/A (sg13g2_buf_8)
     8    0.037923    0.031514    0.075504    0.464068 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.031693    0.001835    0.465903 ^ _150_/B (sg13g2_and2_1)
     3    0.011064    0.056189    0.106755    0.572658 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.056194    0.000588    0.573246 ^ _165_/A1 (sg13g2_a21oi_1)
     1    0.003651    0.030030    0.065431    0.638677 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.030030    0.000247    0.638925 v output18/A (sg13g2_buf_2)
     1    0.082336    0.134538    0.163784    0.802708 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.134894    0.005717    0.808425 v sine_out[22] (out)
                                              0.808425   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.808425   data arrival time
---------------------------------------------------------------------------------------------
                                              0.658425   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000199    0.123633 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002824    0.019335    0.160653    0.284286 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.019335    0.000111    0.284397 v fanout56/A (sg13g2_buf_1)
     4    0.028545    0.094004    0.118574    0.402971 v fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.094075    0.001670    0.404641 v _239_/A (sg13g2_and3_1)
     1    0.007135    0.033295    0.109701    0.514342 v _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.033304    0.000523    0.514865 v _256_/A2 (sg13g2_a22oi_1)
     1    0.005595    0.071017    0.093829    0.608694 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.071023    0.000698    0.609392 ^ output4/A (sg13g2_buf_2)
     1    0.083815    0.176830    0.199112    0.808504 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.177219    0.006815    0.815319 ^ sine_out[0] (out)
                                              0.815319   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.815319   data arrival time
---------------------------------------------------------------------------------------------
                                              0.665319   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023682    0.001021    0.125248 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008893    0.045813    0.181574    0.306822 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.045815    0.000362    0.307185 ^ fanout70/A (sg13g2_buf_8)
     8    0.056902    0.041318    0.088564    0.395749 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.042010    0.004049    0.399797 ^ _140_/B (sg13g2_nor2_2)
     5    0.025800    0.049442    0.060906    0.460703 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.049729    0.003026    0.463729 v _152_/B (sg13g2_nor2_2)
     4    0.025759    0.119601    0.118933    0.582662 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.119647    0.001904    0.584566 ^ _277_/B (sg13g2_nor2_1)
     1    0.005441    0.033094    0.063059    0.647625 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.033094    0.000186    0.647811 v output32/A (sg13g2_buf_2)
     1    0.082936    0.135485    0.165825    0.813636 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.135858    0.005876    0.819513 v sine_out[5] (out)
                                              0.819513   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.819513   data arrival time
---------------------------------------------------------------------------------------------
                                              0.669513   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000244    0.123678 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009089    0.046553    0.181621    0.305299 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.046555    0.000372    0.305671 ^ fanout66/A (sg13g2_buf_8)
     5    0.033937    0.030422    0.081726    0.387397 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030470    0.001167    0.388564 ^ fanout65/A (sg13g2_buf_8)
     8    0.037923    0.031514    0.075504    0.464068 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.031693    0.001835    0.465903 ^ _150_/B (sg13g2_and2_1)
     3    0.011064    0.056189    0.106755    0.572658 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.056189    0.000302    0.572960 ^ _164_/A1 (sg13g2_a21oi_1)
     1    0.006311    0.037081    0.077277    0.650238 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.037113    0.000598    0.650836 v output17/A (sg13g2_buf_2)
     1    0.082378    0.134636    0.167230    0.818066 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.134991    0.005719    0.823785 v sine_out[21] (out)
                                              0.823785   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.823785   data arrival time
---------------------------------------------------------------------------------------------
                                              0.673785   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023682    0.001021    0.125248 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008893    0.045813    0.181574    0.306822 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.045815    0.000362    0.307185 ^ fanout70/A (sg13g2_buf_8)
     8    0.056902    0.041318    0.088564    0.395749 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.042010    0.004049    0.399797 ^ _140_/B (sg13g2_nor2_2)
     5    0.025800    0.049442    0.060906    0.460703 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.049729    0.003026    0.463729 v _152_/B (sg13g2_nor2_2)
     4    0.025759    0.119601    0.118933    0.582662 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.119629    0.001508    0.584170 ^ _283_/A2 (sg13g2_a21oi_1)
     1    0.003594    0.035325    0.090492    0.674662 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.035325    0.000258    0.674919 v output6/A (sg13g2_buf_2)
     1    0.083586    0.135184    0.170107    0.845026 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.135299    0.002672    0.847698 v sine_out[11] (out)
                                              0.847698   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.847698   data arrival time
---------------------------------------------------------------------------------------------
                                              0.697698   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022609    0.000466    0.123900 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.013301    0.049122    0.186017    0.309917 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.049126    0.000499    0.310415 v fanout67/A (sg13g2_buf_8)
     8    0.044019    0.031764    0.091378    0.401793 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.032289    0.002918    0.404711 v _125_/A (sg13g2_inv_2)
     3    0.016383    0.041535    0.043972    0.448683 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.041577    0.001073    0.449756 ^ fanout50/A (sg13g2_buf_8)
     8    0.039101    0.032428    0.080383    0.530139 ^ fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.033469    0.004402    0.534541 ^ _185_/A (sg13g2_nor2_2)
     5    0.025157    0.049985    0.060113    0.594654 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.050011    0.000918    0.595572 v _278_/B (sg13g2_nor2_1)
     1    0.003984    0.055054    0.062887    0.658459 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.055054    0.000263    0.658722 ^ output33/A (sg13g2_buf_2)
     1    0.082831    0.174682    0.190780    0.849502 ^ output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.174942    0.005553    0.855055 ^ sine_out[6] (out)
                                              0.855055   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.855055   data arrival time
---------------------------------------------------------------------------------------------
                                              0.705055   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000244    0.123678 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009089    0.046553    0.181621    0.305299 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.046555    0.000372    0.305671 ^ fanout66/A (sg13g2_buf_8)
     5    0.033937    0.030422    0.081726    0.387397 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030589    0.002095    0.389492 ^ fanout64/A (sg13g2_buf_8)
     7    0.042158    0.033314    0.076240    0.465732 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.034383    0.004600    0.470332 ^ fanout62/A (sg13g2_buf_8)
     8    0.033075    0.029561    0.075695    0.546026 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.029567    0.000773    0.546799 ^ _136_/A_N (sg13g2_nand2b_2)
     4    0.020028    0.052698    0.101363    0.648162 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.052730    0.001062    0.649224 ^ _276_/A (sg13g2_nor2_1)
     1    0.003199    0.027226    0.042550    0.691774 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.027226    0.000128    0.691902 v output31/A (sg13g2_buf_2)
     1    0.083080    0.135630    0.163346    0.855247 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.135970    0.005609    0.860857 v sine_out[4] (out)
                                              0.860857   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.860857   data arrival time
---------------------------------------------------------------------------------------------
                                              0.710857   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000244    0.123678 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009089    0.046553    0.181621    0.305299 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.046555    0.000372    0.305671 ^ fanout66/A (sg13g2_buf_8)
     5    0.033937    0.030422    0.081726    0.387397 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030589    0.002095    0.389492 ^ fanout64/A (sg13g2_buf_8)
     7    0.042158    0.033314    0.076240    0.465732 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.033610    0.002124    0.467856 ^ fanout63/A (sg13g2_buf_1)
     5    0.026461    0.113591    0.129481    0.597337 ^ fanout63/X (sg13g2_buf_1)
                                                         net63 (net)
                      0.113655    0.002215    0.599552 ^ _139_/A1 (sg13g2_a21oi_1)
     1    0.006408    0.042776    0.099433    0.698986 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.042786    0.000617    0.699603 v output8/A (sg13g2_buf_2)
     1    0.082715    0.135147    0.170409    0.870012 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.135498    0.005686    0.875698 v sine_out[13] (out)
                                              0.875698   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.875698   data arrival time
---------------------------------------------------------------------------------------------
                                              0.725698   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000244    0.123678 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009089    0.046553    0.181621    0.305299 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.046555    0.000372    0.305671 ^ fanout66/A (sg13g2_buf_8)
     5    0.033937    0.030422    0.081726    0.387397 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030589    0.002095    0.389492 ^ fanout64/A (sg13g2_buf_8)
     7    0.042158    0.033314    0.076240    0.465732 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.034383    0.004600    0.470332 ^ fanout62/A (sg13g2_buf_8)
     8    0.033075    0.029561    0.075695    0.546026 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.029567    0.000773    0.546799 ^ _136_/A_N (sg13g2_nand2b_2)
     4    0.020028    0.052698    0.101363    0.648162 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.052747    0.001303    0.649465 ^ _279_/A (sg13g2_nor2_1)
     1    0.007049    0.037396    0.052726    0.702191 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.037431    0.000657    0.702848 v output34/A (sg13g2_buf_2)
     1    0.082845    0.135375    0.167782    0.870630 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.135754    0.005919    0.876549 v sine_out[7] (out)
                                              0.876549   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.876549   data arrival time
---------------------------------------------------------------------------------------------
                                              0.726549   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023682    0.001021    0.125248 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008607    0.035290    0.175154    0.300402 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.035293    0.000350    0.300752 v fanout70/A (sg13g2_buf_8)
     8    0.055241    0.035949    0.087771    0.388523 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.036994    0.004688    0.393211 v fanout69/A (sg13g2_buf_8)
     8    0.034657    0.028212    0.082973    0.476184 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.028443    0.002409    0.478594 v _146_/B1 (sg13g2_o21ai_1)
     4    0.017187    0.093271    0.086623    0.565216 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.093274    0.000429    0.565646 ^ _171_/A (sg13g2_nand2_1)
     1    0.006318    0.051724    0.078367    0.644013 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.051726    0.000392    0.644404 v _172_/B (sg13g2_nand2_1)
     1    0.006434    0.043128    0.054533    0.698937 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.043151    0.000456    0.699394 ^ output21/A (sg13g2_buf_2)
     1    0.083776    0.176697    0.185924    0.885317 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.176997    0.005985    0.891303 ^ sine_out[25] (out)
                                              0.891303   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.891303   data arrival time
---------------------------------------------------------------------------------------------
                                              0.741303   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000199    0.123633 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002883    0.023892    0.163699    0.287331 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.023892    0.000114    0.287445 ^ fanout56/A (sg13g2_buf_1)
     4    0.028947    0.123488    0.132020    0.419465 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.123527    0.001797    0.421262 ^ fanout53/A (sg13g2_buf_8)
     8    0.043308    0.037507    0.116325    0.537586 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.039706    0.006558    0.544145 ^ _143_/A (sg13g2_nor2_1)
     2    0.007004    0.034875    0.047444    0.591588 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.034876    0.000204    0.591792 v _147_/A (sg13g2_nand2_1)
     2    0.016108    0.075197    0.072528    0.664320 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.075246    0.001592    0.665912 ^ _149_/B (sg13g2_nand2_1)
     1    0.009792    0.070140    0.092270    0.758182 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.070175    0.001284    0.759467 v output10/A (sg13g2_buf_2)
     1    0.081743    0.132530    0.185102    0.944569 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.132629    0.002390    0.946958 v sine_out[15] (out)
                                              0.946958   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.946958   data arrival time
---------------------------------------------------------------------------------------------
                                              0.796958   slack (MET)



