<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p31" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_31{left:86px;bottom:1140px;letter-spacing:-0.14px;word-spacing:-0.01px;}
#t2_31{left:83px;bottom:81px;letter-spacing:-0.14px;}
#t3_31{left:200px;bottom:81px;letter-spacing:-0.13px;}
#t4_31{left:193px;bottom:1083px;letter-spacing:0.13px;}
#t5_31{left:245px;bottom:1080px;letter-spacing:0.09px;}
#t6_31{left:260px;bottom:1083px;letter-spacing:0.1px;}
#t7_31{left:284px;bottom:1083px;letter-spacing:0.13px;}
#t8_31{left:327px;bottom:1080px;letter-spacing:0.09px;}
#t9_31{left:342px;bottom:1083px;letter-spacing:0.08px;word-spacing:-0.04px;}
#ta_31{left:429px;bottom:1083px;letter-spacing:0.14px;}
#tb_31{left:453px;bottom:1080px;}
#tc_31{left:460px;bottom:1083px;}
#td_31{left:468px;bottom:1083px;letter-spacing:0.14px;}
#te_31{left:493px;bottom:1080px;}
#tf_31{left:499px;bottom:1083px;}
#tg_31{left:508px;bottom:1083px;letter-spacing:0.14px;}
#th_31{left:533px;bottom:1080px;}
#ti_31{left:542px;bottom:1083px;}
#tj_31{left:550px;bottom:1083px;letter-spacing:0.14px;}
#tk_31{left:575px;bottom:1080px;}
#tl_31{left:582px;bottom:1083px;letter-spacing:0.1px;}
#tm_31{left:605px;bottom:1083px;letter-spacing:0.14px;}
#tn_31{left:630px;bottom:1080px;letter-spacing:0.17px;}
#to_31{left:644px;bottom:1083px;letter-spacing:0.15px;}
#tp_31{left:192px;bottom:1044px;letter-spacing:0.1px;}
#tq_31{left:710px;bottom:1044px;letter-spacing:0.13px;}
#tr_31{left:754px;bottom:1041px;letter-spacing:0.09px;}
#ts_31{left:769px;bottom:1044px;letter-spacing:0.1px;word-spacing:-0.02px;}
#tt_31{left:193px;bottom:1022px;letter-spacing:0.07px;word-spacing:0.06px;}
#tu_31{left:270px;bottom:1022px;letter-spacing:0.13px;}
#tv_31{left:314px;bottom:1020px;letter-spacing:0.09px;}
#tw_31{left:328px;bottom:1022px;letter-spacing:0.11px;word-spacing:0.03px;}
#tx_31{left:192px;bottom:983px;letter-spacing:0.1px;word-spacing:-0.26px;}
#ty_31{left:749px;bottom:983px;letter-spacing:0.13px;}
#tz_31{left:792px;bottom:980px;letter-spacing:0.09px;}
#t10_31{left:807px;bottom:983px;letter-spacing:0.1px;word-spacing:-0.24px;}
#t11_31{left:192px;bottom:962px;letter-spacing:0.13px;}
#t12_31{left:236px;bottom:959px;letter-spacing:0.18px;}
#t13_31{left:251px;bottom:962px;letter-spacing:0.11px;word-spacing:-0.04px;}
#t14_31{left:193px;bottom:922px;letter-spacing:0.09px;word-spacing:0.01px;}
#t15_31{left:533px;bottom:922px;letter-spacing:0.13px;}
#t16_31{left:576px;bottom:920px;letter-spacing:0.18px;}
#t17_31{left:591px;bottom:922px;letter-spacing:0.13px;}
#t18_31{left:637px;bottom:922px;letter-spacing:0.14px;}
#t19_31{left:662px;bottom:920px;letter-spacing:0.12px;}
#t1a_31{left:681px;bottom:922px;letter-spacing:0.1px;word-spacing:0.03px;}
#t1b_31{left:192px;bottom:901px;letter-spacing:0.13px;}
#t1c_31{left:236px;bottom:899px;letter-spacing:0.18px;}
#t1d_31{left:251px;bottom:901px;letter-spacing:0.1px;word-spacing:0.02px;}
#t1e_31{left:284px;bottom:901px;letter-spacing:0.14px;}
#t1f_31{left:309px;bottom:899px;}
#t1g_31{left:317px;bottom:901px;letter-spacing:0.09px;word-spacing:0.04px;}
#t1h_31{left:354px;bottom:901px;letter-spacing:0.14px;}
#t1i_31{left:379px;bottom:899px;}
#t1j_31{left:385px;bottom:901px;letter-spacing:0.11px;}
#t1k_31{left:165px;bottom:862px;}
#t1l_31{left:192px;bottom:862px;letter-spacing:0.09px;word-spacing:0.02px;}
#t1m_31{left:192px;bottom:825px;letter-spacing:0.13px;}
#t1n_31{left:245px;bottom:823px;letter-spacing:0.09px;}
#t1o_31{left:260px;bottom:825px;letter-spacing:0.1px;}
#t1p_31{left:284px;bottom:825px;letter-spacing:0.13px;}
#t1q_31{left:327px;bottom:823px;letter-spacing:0.09px;}
#t1r_31{left:342px;bottom:825px;letter-spacing:0.11px;}
#t1s_31{left:378px;bottom:825px;letter-spacing:0.14px;}
#t1t_31{left:403px;bottom:823px;}
#t1u_31{left:409px;bottom:825px;}
#t1v_31{left:417px;bottom:825px;letter-spacing:0.18px;}
#t1w_31{left:442px;bottom:823px;}
#t1x_31{left:449px;bottom:825px;}
#t1y_31{left:457px;bottom:825px;letter-spacing:0.14px;}
#t1z_31{left:482px;bottom:823px;}
#t20_31{left:491px;bottom:825px;}
#t21_31{left:499px;bottom:825px;letter-spacing:0.14px;}
#t22_31{left:524px;bottom:823px;}
#t23_31{left:531px;bottom:825px;}
#t24_31{left:539px;bottom:825px;letter-spacing:0.14px;}
#t25_31{left:564px;bottom:823px;letter-spacing:0.17px;}
#t26_31{left:577px;bottom:825px;letter-spacing:0.15px;}
#t27_31{left:193px;bottom:786px;letter-spacing:0.11px;word-spacing:-0.04px;}
#t28_31{left:501px;bottom:786px;letter-spacing:0.14px;}
#t29_31{left:526px;bottom:783px;letter-spacing:0.17px;}
#t2a_31{left:539px;bottom:786px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t2b_31{left:137px;bottom:746px;}
#t2c_31{left:165px;bottom:746px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t2d_31{left:165px;bottom:728px;letter-spacing:0.11px;word-spacing:-0.35px;}
#t2e_31{left:316px;bottom:728px;letter-spacing:0.15px;}
#t2f_31{left:339px;bottom:728px;letter-spacing:0.1px;word-spacing:-0.36px;}
#t2g_31{left:396px;bottom:728px;letter-spacing:0.13px;}
#t2h_31{left:452px;bottom:728px;letter-spacing:0.09px;word-spacing:-0.27px;}
#t2i_31{left:165px;bottom:709px;letter-spacing:0.11px;word-spacing:0.02px;}
#t2j_31{left:165px;bottom:691px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t2k_31{left:138px;bottom:654px;}
#t2l_31{left:165px;bottom:654px;letter-spacing:0.11px;}
#t2m_31{left:165px;bottom:636px;letter-spacing:0.1px;word-spacing:-0.33px;}
#t2n_31{left:165px;bottom:618px;letter-spacing:0.1px;}
#t2o_31{left:757px;bottom:618px;letter-spacing:-1.68px;}
#t2p_31{left:778px;bottom:618px;letter-spacing:0.06px;word-spacing:0.02px;}
#t2q_31{left:165px;bottom:599px;letter-spacing:0.13px;}
#t2r_31{left:213px;bottom:599px;word-spacing:0.13px;}
#t2s_31{left:138px;bottom:563px;}
#t2t_31{left:165px;bottom:563px;letter-spacing:0.11px;word-spacing:-0.53px;}
#t2u_31{left:342px;bottom:563px;letter-spacing:0.13px;}
#t2v_31{left:395px;bottom:560px;letter-spacing:0.12px;}
#t2w_31{left:414px;bottom:563px;letter-spacing:0.11px;}
#t2x_31{left:439px;bottom:563px;letter-spacing:0.14px;}
#t2y_31{left:492px;bottom:560px;letter-spacing:0.15px;}
#t2z_31{left:506px;bottom:563px;letter-spacing:0.07px;word-spacing:-0.43px;}
#t30_31{left:165px;bottom:542px;letter-spacing:0.11px;}
#t31_31{left:137px;bottom:505px;}
#t32_31{left:165px;bottom:505px;letter-spacing:0.08px;word-spacing:0.02px;}
#t33_31{left:165px;bottom:487px;letter-spacing:0.09px;word-spacing:0.02px;}
#t34_31{left:165px;bottom:468px;letter-spacing:0.1px;}
#t35_31{left:137px;bottom:432px;}
#t36_31{left:165px;bottom:432px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t37_31{left:165px;bottom:413px;letter-spacing:0.11px;word-spacing:-0.04px;}
#t38_31{left:659px;bottom:413px;letter-spacing:0.14px;}
#t39_31{left:711px;bottom:413px;}
#t3a_31{left:719px;bottom:413px;letter-spacing:0.13px;}
#t3b_31{left:772px;bottom:413px;letter-spacing:0.03px;word-spacing:0.07px;}
#t3c_31{left:796px;bottom:413px;letter-spacing:0.12px;}
#t3d_31{left:165px;bottom:395px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t3e_31{left:165px;bottom:377px;letter-spacing:0.1px;word-spacing:0.03px;}
#t3f_31{left:137px;bottom:340px;}
#t3g_31{left:165px;bottom:340px;letter-spacing:0.09px;word-spacing:0.02px;}
#t3h_31{left:165px;bottom:322px;letter-spacing:0.03px;word-spacing:0.08px;}
#t3i_31{left:165px;bottom:303px;letter-spacing:0.11px;}
#t3j_31{left:137px;bottom:267px;}
#t3k_31{left:165px;bottom:267px;letter-spacing:0.1px;word-spacing:-0.08px;}
#t3l_31{left:165px;bottom:248px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t3m_31{left:165px;bottom:230px;letter-spacing:0.1px;}
#t3n_31{left:165px;bottom:212px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t3o_31{left:165px;bottom:193px;letter-spacing:0.1px;word-spacing:-0.23px;}
#t3p_31{left:165px;bottom:175px;letter-spacing:0.12px;word-spacing:-0.01px;}

.s1_31{font-size:14px;font-family:Helvetica-Bold_7mg;color:#000;}
.s2_31{font-size:14px;font-family:Helvetica_av;color:#000;}
.s3_31{font-size:15px;font-family:Helvetica-Oblique_aw;color:#030;}
.s4_31{font-size:12px;font-family:Times-Italic_ay;color:#030;}
.s5_31{font-size:15px;font-family:Times-Roman_au;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts31" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_7mg;
	src: url("fonts/Helvetica-Bold_7mg.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_aw;
	src: url("fonts/Helvetica-Oblique_aw.woff") format("woff");
}

@font-face {
	font-family: Helvetica_av;
	src: url("fonts/Helvetica_av.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_ay;
	src: url("fonts/Times-Italic_ay.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_au;
	src: url("fonts/Times-Roman_au.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg31Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg31" style="-webkit-user-select: none;"><object width="935" height="1210" data="31/31.svg" type="image/svg+xml" id="pdf31" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_31" class="t s1_31">Overview of the MIPSÂ® Architecture </span>
<span id="t2_31" class="t s2_31">31 </span><span id="t3_31" class="t s2_31">MIPSÂ® Architecture For Programmers Volume I-A: Introduction to the MIPS64Â® Architecture, Revision 6.01 </span>
<span id="t4_31" class="t s3_31">Config1 </span>
<span id="t5_31" class="t s4_31">FP </span>
<span id="t6_31" class="t s5_31">=1, </span><span id="t7_31" class="t s3_31">Status </span>
<span id="t8_31" class="t s4_31">FR </span>
<span id="t9_31" class="t s5_31">=(see below), </span><span id="ta_31" class="t s3_31">FIR </span>
<span id="tb_31" class="t s4_31">S </span>
<span id="tc_31" class="t s5_31">=</span><span id="td_31" class="t s3_31">FIR </span>
<span id="te_31" class="t s4_31">L </span>
<span id="tf_31" class="t s5_31">=</span><span id="tg_31" class="t s3_31">FIR </span>
<span id="th_31" class="t s4_31">D </span>
<span id="ti_31" class="t s5_31">=</span><span id="tj_31" class="t s3_31">FIR </span>
<span id="tk_31" class="t s4_31">L </span>
<span id="tl_31" class="t s5_31">=1, </span><span id="tm_31" class="t s3_31">FIR </span>
<span id="tn_31" class="t s4_31">PS </span>
<span id="to_31" class="t s5_31">=0 </span>
<span id="tp_31" class="t s5_31">pre-Release 5 permits this 64-bit configuration and allows both FPU register modes. </span><span id="tq_31" class="t s3_31">Status </span>
<span id="tr_31" class="t s4_31">FR </span>
<span id="ts_31" class="t s5_31">=0 support is </span>
<span id="tt_31" class="t s5_31">required but </span><span id="tu_31" class="t s3_31">Status </span>
<span id="tv_31" class="t s4_31">FR </span>
<span id="tw_31" class="t s5_31">=1 support is optional. </span>
<span id="tx_31" class="t s5_31">Release 5 permits this 64-bit configuration and requires both FPU register modes, i.e., both </span><span id="ty_31" class="t s3_31">Status </span>
<span id="tz_31" class="t s4_31">FR </span>
<span id="t10_31" class="t s5_31">=0 and </span>
<span id="t11_31" class="t s3_31">Status </span>
<span id="t12_31" class="t s4_31">FR </span>
<span id="t13_31" class="t s5_31">=1 support are required. </span>
<span id="t14_31" class="t s5_31">Release 6 permits this 64-bit configuration but requires </span><span id="t15_31" class="t s3_31">Status </span>
<span id="t16_31" class="t s4_31">FR </span>
<span id="t17_31" class="t s5_31">=1 and </span><span id="t18_31" class="t s3_31">FIR </span>
<span id="t19_31" class="t s4_31">F64 </span>
<span id="t1a_31" class="t s5_31">=1. Release 6 prohibits </span>
<span id="t1b_31" class="t s3_31">Status </span>
<span id="t1c_31" class="t s4_31">FR </span>
<span id="t1d_31" class="t s5_31">=0 if </span><span id="t1e_31" class="t s3_31">FIR </span>
<span id="t1f_31" class="t s4_31">D </span>
<span id="t1g_31" class="t s5_31">=1 or </span><span id="t1h_31" class="t s3_31">FIR </span>
<span id="t1i_31" class="t s4_31">L </span>
<span id="t1j_31" class="t s5_31">=1. </span>
<span id="t1k_31" class="t s5_31">â¢ </span><span id="t1l_31" class="t s5_31">FPU with S, D, PS, W, and L formats and all supporting instructions </span>
<span id="t1m_31" class="t s3_31">Config1 </span>
<span id="t1n_31" class="t s4_31">FP </span>
<span id="t1o_31" class="t s5_31">=1, </span><span id="t1p_31" class="t s3_31">Status </span>
<span id="t1q_31" class="t s4_31">FR </span>
<span id="t1r_31" class="t s5_31">=0/1, </span><span id="t1s_31" class="t s3_31">FIR </span>
<span id="t1t_31" class="t s4_31">S </span>
<span id="t1u_31" class="t s5_31">=</span><span id="t1v_31" class="t s3_31">FIR </span>
<span id="t1w_31" class="t s4_31">L </span>
<span id="t1x_31" class="t s5_31">=</span><span id="t1y_31" class="t s3_31">FIR </span>
<span id="t1z_31" class="t s4_31">D </span>
<span id="t20_31" class="t s5_31">=</span><span id="t21_31" class="t s3_31">FIR </span>
<span id="t22_31" class="t s4_31">L </span>
<span id="t23_31" class="t s5_31">=</span><span id="t24_31" class="t s3_31">FIR </span>
<span id="t25_31" class="t s4_31">PS </span>
<span id="t26_31" class="t s5_31">=1 </span>
<span id="t27_31" class="t s5_31">Release 6 prohibits this mode, and any mode with </span><span id="t28_31" class="t s3_31">FIR </span>
<span id="t29_31" class="t s4_31">PS </span>
<span id="t2a_31" class="t s5_31">=1 paired-single support. </span>
<span id="t2b_31" class="t s5_31">â¢ </span><span id="t2c_31" class="t s5_31">Coprocessor 2 is optional and may be omitted. Software can determine if Coprocessor 2 is implemented by </span>
<span id="t2d_31" class="t s5_31">checking the state of the </span><span id="t2e_31" class="t s3_31">C2 </span><span id="t2f_31" class="t s5_31">bit in the </span><span id="t2g_31" class="t s3_31">Config1 </span><span id="t2h_31" class="t s5_31">CP0 register. If Coprocessor 2 is implemented, the Coprocessor 2 </span>
<span id="t2i_31" class="t s5_31">interface instructions (BC2, CFC2, COP2, CTC2, DMFC2, DMTC2, LDC2, LWC2, MFC2, MTC2, SDC2, and </span>
<span id="t2j_31" class="t s5_31">SWC2) may be omitted on an instruction-by-instruction basis. </span>
<span id="t2k_31" class="t s5_31">â¢ </span><span id="t2l_31" class="t s5_31">Implementation of the full 64-bit address space is optional. The processor may implement 64-bit data and opera- </span>
<span id="t2m_31" class="t s5_31">tions with a 32-bit only address space. In this case, the MMU acts as if 64-bit addressing is always disabled. Soft- </span>
<span id="t2n_31" class="t s5_31">ware can determine if the processor implements a 32-bit or 64-bit address space by checking the </span><span id="t2o_31" class="t s3_31">AT </span><span id="t2p_31" class="t s5_31">field in the </span>
<span id="t2q_31" class="t s3_31">Config </span><span id="t2r_31" class="t s5_31">CP0 register. </span>
<span id="t2s_31" class="t s5_31">â¢ </span><span id="t2t_31" class="t s5_31">The caches are optional. The </span><span id="t2u_31" class="t s3_31">Config1 </span>
<span id="t2v_31" class="t s4_31">DL </span>
<span id="t2w_31" class="t s5_31">and </span><span id="t2x_31" class="t s3_31">Config1 </span>
<span id="t2y_31" class="t s4_31">IL </span>
<span id="t2z_31" class="t s5_31">fields denote whether the first-level caches are present or </span>
<span id="t30_31" class="t s5_31">not. </span>
<span id="t31_31" class="t s5_31">â¢ </span><span id="t32_31" class="t s5_31">Instruction, CP0 Register, and CP1 Control Register fields that are marked âReservedâ or shown as â0â in the </span>
<span id="t33_31" class="t s5_31">description of that field are reserved for future use by the architecture and are not available to implementations. </span>
<span id="t34_31" class="t s5_31">Implementations may only use those fields that are explicitly reserved for implementation-dependent use. </span>
<span id="t35_31" class="t s5_31">â¢ </span><span id="t36_31" class="t s5_31">Supported Modules and ASEs are optional and may be subsetted out. If most cases, software can determine if a </span>
<span id="t37_31" class="t s5_31">supported Module or ASE is implemented by checking the appropriate bit in the </span><span id="t38_31" class="t s3_31">Config1</span><span id="t39_31" class="t s5_31">, </span><span id="t3a_31" class="t s3_31">Config3</span><span id="t3b_31" class="t s5_31">, or </span><span id="t3c_31" class="t s3_31">Config4 </span>
<span id="t3d_31" class="t s5_31">CP0 register. If they are implemented, they must implement the entire ISA applicable to the component, or </span>
<span id="t3e_31" class="t s5_31">implement subsets that are approved by the Module and ASE specifications. </span>
<span id="t3f_31" class="t s5_31">â¢ </span><span id="t3g_31" class="t s5_31">EJTAG is optional and may be subsetted out. If it is implemented, it must implement only those subsets that are </span>
<span id="t3h_31" class="t s5_31">approved by the EJTAG specification. If EJTAG is not implemented, the EJTAG instructions (SDBBP and </span>
<span id="t3i_31" class="t s5_31">DERET) can be subsetted out. </span>
<span id="t3j_31" class="t s5_31">â¢ </span><span id="t3k_31" class="t s5_31">In Release 3, there are two architecture branches (MIPS32/64 and microMIPS32/64). A single device is allowed </span>
<span id="t3l_31" class="t s5_31">to implement both architecture branches. The Privileged Resource Architecture (COP0) registers do not mode- </span>
<span id="t3m_31" class="t s5_31">switch in width (32-bit vs. 64-bit), and for this reason, if a device implements both architecture branches, the </span>
<span id="t3n_31" class="t s5_31">address and data widths must be consistent. If a device implements MIPS64 and also implements microMIPS, it </span>
<span id="t3o_31" class="t s5_31">must implement microMIPS64, not just microMIPS32. Similarly, if a device implements microMIPS64 and also </span>
<span id="t3p_31" class="t s5_31">implements MIPS32 or MIPS64, it must implement MIPS64, not just MIPS32. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
