/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [31:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [12:0] celloutsig_0_16z;
  reg [8:0] celloutsig_0_17z;
  wire [9:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [8:0] celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire [3:0] celloutsig_0_32z;
  wire [2:0] celloutsig_0_3z;
  reg [3:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  reg [3:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  reg [12:0] celloutsig_1_14z;
  wire [5:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[35] ? in_data[21] : in_data[44];
  assign celloutsig_1_8z = celloutsig_1_3z[1] ? celloutsig_1_7z : in_data[177];
  assign celloutsig_0_10z = celloutsig_0_4z[0] ? celloutsig_0_5z[3] : celloutsig_0_6z;
  assign celloutsig_0_27z = celloutsig_0_5z[5] ? celloutsig_0_15z : celloutsig_0_4z[2];
  assign celloutsig_1_5z = ~(celloutsig_1_3z[2] & celloutsig_1_0z);
  assign celloutsig_1_19z = ~(celloutsig_1_17z & celloutsig_1_17z);
  assign celloutsig_0_6z = ~(celloutsig_0_1z | celloutsig_0_5z[0]);
  assign celloutsig_1_16z = ~(celloutsig_1_8z | celloutsig_1_1z[0]);
  assign celloutsig_0_14z = ~(celloutsig_0_0z | celloutsig_0_4z[2]);
  assign celloutsig_0_28z = ~(celloutsig_0_20z | celloutsig_0_10z);
  assign celloutsig_1_0z = in_data[132] | ~(in_data[121]);
  assign celloutsig_1_2z = in_data[111] | ~(celloutsig_1_0z);
  assign celloutsig_1_7z = celloutsig_1_4z | ~(celloutsig_1_4z);
  assign celloutsig_1_10z = celloutsig_1_7z | ~(celloutsig_1_7z);
  assign celloutsig_0_7z = celloutsig_0_0z | ~(in_data[22]);
  assign celloutsig_0_26z = celloutsig_0_7z | ~(celloutsig_0_7z);
  assign celloutsig_0_19z = { celloutsig_0_7z, celloutsig_0_17z } / { 1'h1, celloutsig_0_17z[6:5], celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_1_4z = { celloutsig_1_3z[4:2], celloutsig_1_2z, celloutsig_1_0z } >= { celloutsig_1_1z[3:0], celloutsig_1_0z };
  assign celloutsig_1_12z = in_data[125:101] >= { celloutsig_1_11z[2:1], celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_3z };
  assign celloutsig_1_6z = { celloutsig_1_3z[3:2], celloutsig_1_1z, celloutsig_1_4z } && { celloutsig_1_1z[4], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_15z = celloutsig_0_11z[21:19] && { celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_13z };
  assign celloutsig_0_20z = celloutsig_0_16z[4:0] && { celloutsig_0_9z[4:1], celloutsig_0_0z };
  assign celloutsig_1_9z = { celloutsig_1_3z[4], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_3z } < { in_data[162:146], celloutsig_1_4z };
  assign celloutsig_0_2z = { in_data[28:6], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } < in_data[40:14];
  assign celloutsig_0_5z = in_data[66:61] % { 1'h1, in_data[12:8] };
  assign celloutsig_0_30z = in_data[68:64] % { 1'h1, celloutsig_0_21z[7:6], celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_1_1z = celloutsig_1_0z ? { in_data[113:110], 2'h3 } : in_data[108:103];
  assign celloutsig_0_52z = { celloutsig_0_30z[4:1], celloutsig_0_27z } != { celloutsig_0_32z[2:0], celloutsig_0_15z, celloutsig_0_28z };
  assign celloutsig_0_22z = - celloutsig_0_9z[3:1];
  assign celloutsig_0_8z = celloutsig_0_5z !== { celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_1z = in_data[50:43] !== { in_data[8:3], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_51z = ^ { in_data[0], celloutsig_0_32z };
  assign celloutsig_1_17z = ^ { celloutsig_1_1z[4], celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_16z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_16z };
  assign celloutsig_0_13z = ^ celloutsig_0_9z;
  assign celloutsig_0_3z = in_data[61:59] >> in_data[93:91];
  assign celloutsig_0_9z = { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_8z } >> { celloutsig_0_5z[5], celloutsig_0_5z };
  assign celloutsig_1_18z = { celloutsig_1_15z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_12z } <<< { celloutsig_1_14z[7:0], celloutsig_1_10z };
  assign celloutsig_0_11z = { celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_9z } <<< { in_data[69:39], celloutsig_0_1z };
  assign celloutsig_0_16z = { celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_15z } <<< { celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_32z = { celloutsig_0_22z, celloutsig_0_26z } - { celloutsig_0_11z[7:6], celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_1_3z = { in_data[111:110], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z } - celloutsig_1_1z[4:0];
  assign celloutsig_1_15z = celloutsig_1_1z - { celloutsig_1_3z, celloutsig_1_10z };
  assign celloutsig_0_21z = { celloutsig_0_19z[7:3], celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_13z } ~^ { celloutsig_0_11z[4:1], celloutsig_0_8z, celloutsig_0_4z };
  always_latch
    if (!clkin_data[96]) celloutsig_0_4z = 4'h0;
    else if (!celloutsig_1_19z) celloutsig_0_4z = { celloutsig_0_3z[1], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_11z = 4'h0;
    else if (clkin_data[64]) celloutsig_1_11z = { celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_2z };
  always_latch
    if (!clkin_data[160]) celloutsig_1_14z = 13'h0000;
    else if (!clkin_data[32]) celloutsig_1_14z = { in_data[161:151], celloutsig_1_8z, celloutsig_1_12z };
  always_latch
    if (!clkin_data[96]) celloutsig_0_17z = 9'h000;
    else if (!celloutsig_1_19z) celloutsig_0_17z = celloutsig_0_11z[18:10];
  assign { out_data[136:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_51z, celloutsig_0_52z };
endmodule
