{
    "DESIGN_NAME": "sap",
    "VERILOG_FILES": "dir::../RTL-SIM/verification/includes.v",
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 25,
    "FP_CORE_UTIL": 40,
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg"

}