Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Mar 25 14:49:39 2025
| Host         : DESKTOP-1GOTFFO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     5 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |              28 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-----------------------------+--------------------------------------+------------------+----------------+--------------+
|   Clock Signal   |        Enable Signal        |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+-----------------------------+--------------------------------------+------------------+----------------+--------------+
|  clk_i_IBUF_BUFG | module1/digit_o[31]_i_1_n_0 |                                      |                1 |              7 |         7.00 |
|  clk_i_IBUF_BUFG | module1/digit_o[15]_i_1_n_0 |                                      |                3 |              7 |         2.33 |
|  clk_i_IBUF_BUFG | module1/digit_o[23]_i_1_n_0 |                                      |                4 |              7 |         1.75 |
|  clk_i_IBUF_BUFG | btn_i_IBUF[0]               |                                      |                2 |              7 |         3.50 |
|  clk_i_IBUF_BUFG |                             |                                      |                5 |              8 |         1.60 |
|  clk_i_IBUF_BUFG |                             | module2/clk_freq_div_cnt[31]_i_1_n_0 |                8 |             31 |         3.88 |
+------------------+-----------------------------+--------------------------------------+------------------+----------------+--------------+


