TimeQuest Timing Analyzer report for img_man_MDS
Fri May 31 16:08:53 2013
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 13. Slow Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 14. Slow Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 15. Slow Model Setup: 'fpga_clk'
 16. Slow Model Hold: 'fpga_clk'
 17. Slow Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 18. Slow Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 19. Slow Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 20. Slow Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 21. Slow Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 22. Slow Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 23. Slow Model Recovery: 'fpga_clk'
 24. Slow Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 25. Slow Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 26. Slow Model Removal: 'fpga_clk'
 27. Slow Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 28. Slow Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 29. Slow Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 30. Slow Model Minimum Pulse Width: 'fpga_clk'
 31. Slow Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 32. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Propagation Delay
 38. Minimum Propagation Delay
 39. Output Enable Times
 40. Minimum Output Enable Times
 41. Output Disable Times
 42. Minimum Output Disable Times
 43. Fast Model Setup Summary
 44. Fast Model Hold Summary
 45. Fast Model Recovery Summary
 46. Fast Model Removal Summary
 47. Fast Model Minimum Pulse Width Summary
 48. Fast Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 49. Fast Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 50. Fast Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 51. Fast Model Setup: 'fpga_clk'
 52. Fast Model Hold: 'fpga_clk'
 53. Fast Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 54. Fast Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 55. Fast Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 56. Fast Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 57. Fast Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 58. Fast Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 59. Fast Model Recovery: 'fpga_clk'
 60. Fast Model Removal: 'fpga_clk'
 61. Fast Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 62. Fast Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 63. Fast Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 64. Fast Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 65. Fast Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 66. Fast Model Minimum Pulse Width: 'fpga_clk'
 67. Fast Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 68. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 69. Setup Times
 70. Hold Times
 71. Clock to Output Times
 72. Minimum Clock to Output Times
 73. Propagation Delay
 74. Minimum Propagation Delay
 75. Output Enable Times
 76. Minimum Output Enable Times
 77. Output Disable Times
 78. Minimum Output Disable Times
 79. Multicorner Timing Analysis Summary
 80. Setup Times
 81. Hold Times
 82. Clock to Output Times
 83. Minimum Clock to Output Times
 84. Progagation Delay
 85. Minimum Progagation Delay
 86. Setup Transfers
 87. Hold Transfers
 88. Recovery Transfers
 89. Removal Transfers
 90. Report TCCS
 91. Report RSKM
 92. Unconstrained Paths
 93. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name      ; img_man_MDS                                       ;
; Device Family      ; Cyclone II                                        ;
; Device Name        ; EP2C35F672C6                                      ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Unavailable                                       ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; SDC1.sdc      ; OK     ; Fri May 31 16:08:40 2013 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------+------------------------------------------------------------+
; Clock Name                                             ; Type      ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                   ; Targets                                                    ;
+--------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------+------------------------------------------------------------+
; altera_reserved_tck                                    ; Base      ; 100.000 ; 10.0 MHz   ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                          ; { altera_reserved_tck }                                    ;
; fpga_clk                                               ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                          ; { fpga_clk }                                               ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Generated ; 7.500   ; 133.33 MHz ; 0.000 ; 3.750  ; 50.00      ; 3         ; 8           ;       ;        ;           ;            ; false    ; fpga_clk ; inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0] ; { inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] } ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Generated ; 10.000  ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; fpga_clk ; inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0] ; { inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] } ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Generated ; 25.000  ; 40.0 MHz   ; 0.000 ; 12.500 ; 50.00      ; 5         ; 4           ;       ;        ;           ;            ; false    ; fpga_clk ; inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0] ; { inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] } ;
+--------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                               ;
+------------+-----------------+--------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                             ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------+---------------------------------------------------------------+
; 90.98 MHz  ; 90.98 MHz       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;                                                               ;
; 115.78 MHz ; 115.78 MHz      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;                                                               ;
; 181.69 MHz ; 181.69 MHz      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;                                                               ;
; 833.33 MHz ; 420.17 MHz      ; fpga_clk                                               ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                        ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; -0.991 ; -6.932        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.696  ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 2.612  ; 0.000         ;
; fpga_clk                                               ; 18.800 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                        ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; fpga_clk                                               ; 0.391 ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.391 ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.391 ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.391 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Slow Model Recovery Summary                                                     ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; -1.152 ; -2.304        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; -0.979 ; -0.979        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.715  ; 0.000         ;
; fpga_clk                                               ; 17.891 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow Model Removal Summary                                                     ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 1.513 ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 1.533 ; 0.000         ;
; fpga_clk                                               ; 1.561 ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 3.224 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                          ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 1.623  ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.873  ; 0.000         ;
; fpga_clk                                               ; 9.000  ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 10.373 ; 0.000         ;
; altera_reserved_tck                                    ; 97.778 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                                                          ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -0.991 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.091      ; 11.047     ;
; -0.943 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.091      ; 10.999     ;
; -0.865 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.091      ; 10.921     ;
; -0.817 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.091      ; 10.873     ;
; -0.712 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.089      ; 10.766     ;
; -0.664 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.089      ; 10.718     ;
; -0.637 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.089      ; 10.691     ;
; -0.611 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg4 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.089      ; 10.665     ;
; -0.589 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.089      ; 10.643     ;
; -0.586 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.089      ; 10.640     ;
; -0.575 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.091      ; 10.631     ;
; -0.563 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg4 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.089      ; 10.617     ;
; -0.539 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[0]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.091      ; 10.595     ;
; -0.538 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.089      ; 10.592     ;
; -0.527 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.091      ; 10.583     ;
; -0.511 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.089      ; 10.565     ;
; -0.485 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg4 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.089      ; 10.539     ;
; -0.483 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.066      ; 10.514     ;
; -0.463 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.089      ; 10.517     ;
; -0.449 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.091      ; 10.505     ;
; -0.437 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg4 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.089      ; 10.491     ;
; -0.435 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.066      ; 10.466     ;
; -0.401 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.091      ; 10.457     ;
; -0.393 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.091      ; 10.449     ;
; -0.357 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.066      ; 10.388     ;
; -0.356 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[2]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.096      ; 10.417     ;
; -0.349 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.091      ; 10.405     ;
; -0.345 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.091      ; 10.401     ;
; -0.341 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[0]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.091      ; 10.397     ;
; -0.311 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[0]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.091      ; 10.367     ;
; -0.309 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg4 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.091      ; 10.365     ;
; -0.309 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.066      ; 10.340     ;
; -0.301 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.091      ; 10.357     ;
; -0.290 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg2  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.065      ; 10.320     ;
; -0.287 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[2]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.091      ; 10.343     ;
; -0.277 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.089      ; 10.331     ;
; -0.267 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.091      ; 10.323     ;
; -0.261 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg4 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.091      ; 10.317     ;
; -0.260 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[0]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.089      ; 10.314     ;
; -0.258 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.066      ; 10.289     ;
; -0.242 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg2  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.065      ; 10.272     ;
; -0.241 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[2]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.091      ; 10.297     ;
; -0.234 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.091      ; 10.290     ;
; -0.229 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.089      ; 10.283     ;
; -0.223 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.091      ; 10.279     ;
; -0.219 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.091      ; 10.275     ;
; -0.212 ; mds_top:inst2|intercon:intercon_z_inst|wbs_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.091      ; 10.268     ;
; -0.210 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.066      ; 10.241     ;
; -0.204 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[21]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 10.250     ;
; -0.186 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.091      ; 10.242     ;
; -0.185 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[0]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.089      ; 10.239     ;
; -0.183 ; mds_top:inst2|intercon:intercon_z_inst|cur_st                                                                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.091      ; 10.239     ;
; -0.183 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg4 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.091      ; 10.239     ;
; -0.175 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.091      ; 10.231     ;
; -0.168 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg3 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.091      ; 10.224     ;
; -0.159 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[3]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.091      ; 10.215     ;
; -0.159 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[0]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg4 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.089      ; 10.213     ;
; -0.156 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[21]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 10.202     ;
; -0.151 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.089      ; 10.205     ;
; -0.149 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg1  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.066      ; 10.180     ;
; -0.143 ; mds_top:inst2|rx_path:rx_path_inst|wbm_adr_internal[2]                                                           ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.096      ; 10.204     ;
; -0.135 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg4 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.091      ; 10.191     ;
; -0.133 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[3]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.111      ; 10.209     ;
; -0.131 ; mds_top:inst2|rx_path:rx_path_inst|wbm_adr_internal[0]                                                           ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.092      ; 10.188     ;
; -0.127 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg2 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.091      ; 10.183     ;
; -0.123 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[0]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.091      ; 10.179     ;
; -0.120 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg3 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.091      ; 10.176     ;
; -0.108 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.091      ; 10.164     ;
; -0.107 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.089      ; 10.161     ;
; -0.107 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.066      ; 10.138     ;
; -0.103 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.089      ; 10.157     ;
; -0.101 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg1  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.066      ; 10.132     ;
; -0.092 ; mds_top:inst2|intercon:intercon_z_inst|wbs_gnt[0]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.091      ; 10.148     ;
; -0.079 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg2 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.091      ; 10.135     ;
; -0.078 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[21]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 10.124     ;
; -0.077 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[2]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.094      ; 10.136     ;
; -0.062 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[0]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.089      ; 10.116     ;
; -0.060 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.091      ; 10.116     ;
; -0.059 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.066      ; 10.090     ;
; -0.059 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.089      ; 10.113     ;
; -0.058 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.065      ; 10.088     ;
; -0.042 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg3 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.091      ; 10.098     ;
; -0.032 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[0]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.089      ; 10.086     ;
; -0.030 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[21]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 10.076     ;
; -0.029 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[1]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.103      ; 10.097     ;
; -0.010 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.065      ; 10.040     ;
; -0.008 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[2]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.089      ; 10.062     ;
; -0.006 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg2  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.065      ; 10.036     ;
; -0.002 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[2]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.094      ; 10.061     ;
; -0.001 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg2 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.091      ; 10.057     ;
; 0.004  ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_tgc_o                   ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.092      ; 10.053     ;
; 0.006  ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg3 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.091      ; 10.050     ;
; 0.010  ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[1]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.110      ; 10.065     ;
; 0.011  ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tgc_o                                             ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.091      ; 10.045     ;
; 0.013  ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[0]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.089      ; 10.041     ;
; 0.019  ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.089      ; 10.035     ;
; 0.024  ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[2]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg4 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.094      ; 10.035     ;
; 0.027  ; mds_top:inst2|rx_path:rx_path_inst|wbm_cur_st.wbm_wait_type_st                                                   ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.090      ; 10.028     ;
; 0.030  ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.065      ; 10.000     ;
; 0.038  ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[2]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.089      ; 10.016     ;
+--------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                                                                                                        ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.696 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[6]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[6]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.010     ; 1.830      ;
; 0.698 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[7]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[7]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.010     ; 1.828      ;
; 0.737 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[3]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[3]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.005      ; 1.804      ;
; 0.746 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[5]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[5]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.003     ; 1.787      ;
; 0.789 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[1]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[1]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.006      ; 1.753      ;
; 0.878 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[4]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[4]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.005      ; 1.663      ;
; 0.949 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[4]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[4]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.004      ; 1.591      ;
; 1.014 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[0]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[0]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.004      ; 1.526      ;
; 1.029 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[2]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[2]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.004      ; 1.511      ;
; 1.096 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[20]                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[20]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.005      ; 1.445      ;
; 1.097 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[19]                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[19]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.010     ; 1.429      ;
; 1.125 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[9]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[9]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.004     ; 1.407      ;
; 1.134 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[8]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[8]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.004     ; 1.398      ;
; 1.193 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[7]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[7]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.011     ; 1.332      ;
; 1.205 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[21]                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[21]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 1.334      ;
; 1.208 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[10]                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[10]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.010     ; 1.318      ;
; 1.217 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[6]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[6]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.011     ; 1.308      ;
; 1.237 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|type_reg_wbm[0]     ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d1[0]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.020     ; 1.279      ;
; 1.242 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[5]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[5]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.004     ; 1.290      ;
; 1.242 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[16] ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[16]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.020     ; 1.274      ;
; 1.245 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|type_reg_wbm[1]     ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d1[1]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.020     ; 1.271      ;
; 1.250 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[18]                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[18]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.006      ; 1.292      ;
; 1.252 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[11]                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[11]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.006      ; 1.290      ;
; 1.264 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[17]                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[17]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.006      ; 1.278      ;
; 1.287 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[4]  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[4]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.008      ; 1.257      ;
; 1.292 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[3]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[3]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 1.247      ;
; 1.292 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[13]                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[13]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.002      ; 1.246      ;
; 1.293 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[15]                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[15]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.002      ; 1.245      ;
; 1.295 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[16]                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[16]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.002      ; 1.243      ;
; 1.326 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|restart_i           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d1                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 1.210      ;
; 1.430 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[0]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[0]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.002      ; 1.108      ;
; 1.477 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[12]                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[12]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 1.062      ;
; 1.557 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[1]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[1]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.004      ; 0.983      ;
; 1.572 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|type_reg_wbm[0]     ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|type_reg_wbm_d1[0]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.002      ; 0.966      ;
; 1.572 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[17] ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[17]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.004      ; 0.968      ;
; 1.603 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[5]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[5]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.936      ;
; 1.606 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[2]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[2]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.933      ;
; 1.609 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[8]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[8]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.930      ;
; 1.613 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[6]  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[6]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.926      ;
; 1.613 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[8]  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[8]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.926      ;
; 1.613 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[12] ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[12]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.926      ;
; 1.614 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[18] ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[18]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.004      ; 0.926      ;
; 1.614 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[21] ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[21]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.925      ;
; 1.616 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[3]  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[3]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.923      ;
; 1.616 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[10] ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[10]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.923      ;
; 1.620 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[1]  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[1]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.919      ;
; 1.657 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[0]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[0]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.882      ;
; 1.743 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[2]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[2]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.796      ;
; 1.745 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[3]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[3]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.794      ;
; 1.747 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[4]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[4]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.792      ;
; 1.747 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[6]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[6]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.792      ;
; 1.748 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[1]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[1]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.791      ;
; 1.748 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|init_rd             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d1                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.791      ;
; 1.749 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_ready           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d1                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.790      ;
; 1.749 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[11] ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[11]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.790      ;
; 1.749 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[15] ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[15]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.790      ;
; 1.750 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[7]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[7]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.789      ;
; 1.751 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[13] ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[13]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.788      ;
; 1.752 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[5]  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[5]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.787      ;
; 1.752 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[14]                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[14]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.787      ;
; 1.754 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[0]  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[0]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.785      ;
; 1.754 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[7]  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[7]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.785      ;
; 1.754 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[9]  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[9]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.785      ;
; 1.756 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[14] ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[14]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.783      ;
; 1.757 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[8]     ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[8]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.782      ;
; 1.757 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[2]  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[2]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.782      ;
; 1.757 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[0]     ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[0]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.782      ;
; 1.757 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[20] ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[20]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.782      ;
; 1.761 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[19] ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[19]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.778      ;
; 1.996 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[0]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o[1]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.012      ; 5.552      ;
; 2.000 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[0]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o[3]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.012      ; 5.548      ;
; 2.078 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ4_ST                                                      ; mds_top:inst2|sdram_controller:sdr_ctrl|dat_o_r[3]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.016      ; 5.474      ;
; 2.078 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ4_ST                                                      ; mds_top:inst2|sdram_controller:sdr_ctrl|dat_o_r[11]                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.016      ; 5.474      ;
; 2.078 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ4_ST                                                      ; mds_top:inst2|sdram_controller:sdr_ctrl|dat_o_r[2]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.016      ; 5.474      ;
; 2.078 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ4_ST                                                      ; mds_top:inst2|sdram_controller:sdr_ctrl|dat_o_r[10]                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.016      ; 5.474      ;
; 2.078 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ4_ST                                                      ; mds_top:inst2|sdram_controller:sdr_ctrl|dat_o_r[1]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.016      ; 5.474      ;
; 2.078 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ4_ST                                                      ; mds_top:inst2|sdram_controller:sdr_ctrl|dat_o_r[9]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.016      ; 5.474      ;
; 2.078 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ4_ST                                                      ; mds_top:inst2|sdram_controller:sdr_ctrl|dat_o_r[0]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.016      ; 5.474      ;
; 2.078 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ4_ST                                                      ; mds_top:inst2|sdram_controller:sdr_ctrl|dat_o_r[8]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.016      ; 5.474      ;
; 2.078 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ4_ST                                                      ; mds_top:inst2|sdram_controller:sdr_ctrl|dat_o_r[7]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.016      ; 5.474      ;
; 2.078 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ4_ST                                                      ; mds_top:inst2|sdram_controller:sdr_ctrl|dat_o_r[15]                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.016      ; 5.474      ;
; 2.078 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ4_ST                                                      ; mds_top:inst2|sdram_controller:sdr_ctrl|dat_o_r[6]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.016      ; 5.474      ;
; 2.078 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ4_ST                                                      ; mds_top:inst2|sdram_controller:sdr_ctrl|dat_o_r[14]                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.016      ; 5.474      ;
; 2.078 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ4_ST                                                      ; mds_top:inst2|sdram_controller:sdr_ctrl|dat_o_r[5]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.016      ; 5.474      ;
; 2.078 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ4_ST                                                      ; mds_top:inst2|sdram_controller:sdr_ctrl|dat_o_r[13]                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.016      ; 5.474      ;
; 2.078 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ4_ST                                                      ; mds_top:inst2|sdram_controller:sdr_ctrl|dat_o_r[4]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.016      ; 5.474      ;
; 2.078 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ4_ST                                                      ; mds_top:inst2|sdram_controller:sdr_ctrl|dat_o_r[12]                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.016      ; 5.474      ;
; 2.083 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|wr_gnt_i                                     ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.004     ; 5.449      ;
; 2.083 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|wr_gnt_i                                     ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.004     ; 5.449      ;
; 2.083 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|wr_gnt_i                                     ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.004     ; 5.449      ;
; 2.083 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|wr_gnt_i                                     ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[3] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.004     ; 5.449      ;
; 2.083 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|wr_gnt_i                                     ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[4] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.004     ; 5.449      ;
; 2.083 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|wr_gnt_i                                     ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[5] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.004     ; 5.449      ;
; 2.083 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|wr_gnt_i                                     ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[6] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.004     ; 5.449      ;
; 2.083 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|wr_gnt_i                                     ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[7] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.004     ; 5.449      ;
; 2.083 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|wr_gnt_i                                     ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[8] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.004     ; 5.449      ;
; 2.104 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|wr_gnt_i                                     ; mds_top:inst2|sdram_controller:sdr_ctrl|blen_cnt[4]                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 5.429      ;
; 2.113 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|addr_pipe[3]        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_cnt[0]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.014     ; 5.409      ;
; 2.151 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[0]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[0]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.012      ; 5.397      ;
; 2.153 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[0]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o[0]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.012      ; 5.395      ;
+-------+------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                                                                        ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 2.612  ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|manipulation_complete ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|image_tx_en_i      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.002      ; 2.426      ;
; 2.880  ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_type_inst|reg_data[2]                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d1                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.020     ; 2.136      ;
; 16.363 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.003      ; 8.676      ;
; 16.369 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.003      ; 8.670      ;
; 16.369 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.003      ; 8.670      ;
; 16.371 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.003      ; 8.668      ;
; 16.406 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.004      ; 8.634      ;
; 16.406 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.004      ; 8.634      ;
; 16.406 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.004      ; 8.634      ;
; 16.406 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.004      ; 8.634      ;
; 16.428 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.004      ; 8.612      ;
; 16.432 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.004      ; 8.608      ;
; 16.432 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.004      ; 8.608      ;
; 16.435 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.004      ; 8.605      ;
; 16.629 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.003      ; 8.410      ;
; 16.630 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.003      ; 8.409      ;
; 16.635 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.003      ; 8.404      ;
; 16.635 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.003      ; 8.404      ;
; 16.648 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.014      ; 8.402      ;
; 16.648 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.014      ; 8.402      ;
; 16.648 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.014      ; 8.402      ;
; 16.674 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.014      ; 8.376      ;
; 16.902 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.014      ; 8.148      ;
; 16.904 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.014      ; 8.146      ;
; 16.906 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.014      ; 8.144      ;
; 16.909 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.014      ; 8.141      ;
; 17.060 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 7.971      ;
; 17.066 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 7.965      ;
; 17.066 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 7.965      ;
; 17.068 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 7.963      ;
; 17.103 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 7.929      ;
; 17.103 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 7.929      ;
; 17.103 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 7.929      ;
; 17.103 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 7.929      ;
; 17.125 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 7.907      ;
; 17.129 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 7.903      ;
; 17.129 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 7.903      ;
; 17.132 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 7.900      ;
; 17.222 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 7.809      ;
; 17.228 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 7.803      ;
; 17.228 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 7.803      ;
; 17.230 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 7.801      ;
; 17.265 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 7.767      ;
; 17.265 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 7.767      ;
; 17.265 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 7.767      ;
; 17.265 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 7.767      ;
; 17.287 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 7.745      ;
; 17.291 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 7.741      ;
; 17.291 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 7.741      ;
; 17.294 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 7.738      ;
; 17.326 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 7.705      ;
; 17.327 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 7.704      ;
; 17.332 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 7.699      ;
; 17.332 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 7.699      ;
; 17.338 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[0]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.009     ; 7.689      ;
; 17.345 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.006      ; 7.697      ;
; 17.345 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.006      ; 7.697      ;
; 17.345 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.006      ; 7.697      ;
; 17.371 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.006      ; 7.671      ;
; 17.384 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 7.647      ;
; 17.390 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 7.641      ;
; 17.390 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 7.641      ;
; 17.392 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 7.639      ;
; 17.409 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[1]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.009     ; 7.618      ;
; 17.427 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 7.605      ;
; 17.427 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 7.605      ;
; 17.427 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 7.605      ;
; 17.427 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 7.605      ;
; 17.432 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.009     ; 7.595      ;
; 17.433 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 7.598      ;
; 17.439 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 7.592      ;
; 17.439 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 7.592      ;
; 17.441 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 7.590      ;
; 17.449 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 7.583      ;
; 17.453 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 7.579      ;
; 17.453 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 7.579      ;
; 17.456 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 7.576      ;
; 17.461 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 7.570      ;
; 17.467 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 7.564      ;
; 17.467 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 7.564      ;
; 17.469 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 7.562      ;
; 17.476 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 7.556      ;
; 17.476 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 7.556      ;
; 17.476 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 7.556      ;
; 17.476 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 7.556      ;
; 17.488 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 7.543      ;
; 17.489 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 7.542      ;
; 17.494 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 7.537      ;
; 17.494 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 7.537      ;
; 17.498 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 7.534      ;
; 17.502 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 7.530      ;
; 17.502 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 7.530      ;
; 17.504 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 7.528      ;
; 17.504 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 7.528      ;
; 17.504 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 7.528      ;
; 17.504 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 7.528      ;
; 17.505 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 7.527      ;
; 17.507 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.006      ; 7.535      ;
; 17.507 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.006      ; 7.535      ;
; 17.507 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.006      ; 7.535      ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'fpga_clk'                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                  ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.800 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.029      ; 1.265      ;
; 18.920 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.116      ;
; 18.920 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.116      ;
; 18.946 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.029      ; 1.119      ;
; 18.965 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.071      ;
; 18.972 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.064      ;
; 19.075 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d1    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.961      ;
; 19.103 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.933      ;
; 19.106 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d1      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.930      ;
; 19.229 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.807      ;
; 19.231 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.805      ;
; 19.231 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.805      ;
; 19.233 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.803      ;
; 19.246 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.790      ;
; 19.249 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.787      ;
; 19.253 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.783      ;
; 19.379 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.657      ;
; 19.379 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.657      ;
+--------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'fpga_clk'                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.657      ;
; 0.517 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.783      ;
; 0.521 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.787      ;
; 0.524 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.790      ;
; 0.537 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.803      ;
; 0.539 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.805      ;
; 0.539 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.805      ;
; 0.541 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.807      ;
; 0.664 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d1      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.930      ;
; 0.667 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.933      ;
; 0.695 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d1    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.961      ;
; 0.798 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.064      ;
; 0.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.071      ;
; 0.824 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.029      ; 1.119      ;
; 0.850 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.116      ;
; 0.850 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.116      ;
; 0.970 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.029      ; 1.265      ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                   ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_req_arb_st    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_req_arb_st    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|data_valid_r                                                                      ; mds_top:inst2|sdram_controller:sdr_ctrl|data_valid_r                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[8]                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[8]                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_burst_st ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_burst_st ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_sum_st        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_sum_st        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cyc_internal             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cyc_internal             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|err_i_status                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|err_i_status                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|first_rx_bool                ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|first_rx_bool                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[8]             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[8]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|stall_r                                                                           ; mds_top:inst2|sdram_controller:sdr_ctrl|stall_r                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[3]             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[3]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[0]             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[0]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[1]             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[1]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[2]             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[2]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|new_blen_n[0]                                                                     ; mds_top:inst2|sdram_controller:sdr_ctrl|new_blen_n[0]                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|do_refresh                                                                        ; mds_top:inst2|sdram_controller:sdr_ctrl|do_refresh                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[0]                                                                  ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[0]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[1]                                                                  ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[1]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[2]                                                                  ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[2]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[3]                                                                  ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[3]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|tRC_cntr[1]                                                                       ; mds_top:inst2|sdram_controller:sdr_ctrl|tRC_cntr[1]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|tRC_cntr[0]                                                                       ; mds_top:inst2|sdram_controller:sdr_ctrl|tRC_cntr[0]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_IDLE_ST                                                      ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_IDLE_ST                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[0]                                                             ; mds_top:inst2|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[0]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_PRE_ST                                                  ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_PRE_ST                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_AUTO_REF_WAIT_ST                                             ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_AUTO_REF_WAIT_ST                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_MODE_REG_ST                                             ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_MODE_REG_ST                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|init_done                                                                         ; mds_top:inst2|sdram_controller:sdr_ctrl|init_done                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.REFRESH_WAIT_ST                                                        ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.REFRESH_WAIT_ST                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ5_ST                                                               ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ5_ST                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_stb_internal             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_stb_internal             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|cyc_i_internal                                                                    ; mds_top:inst2|sdram_controller:sdr_ctrl|cyc_i_internal                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[1]                                                             ; mds_top:inst2|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[1]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|oor_r                                                                             ; mds_top:inst2|sdram_controller:sdr_ctrl|oor_r                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|err_i_status                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|err_i_status                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|wr_gnt_i                                              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|wr_gnt_i                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|dat_1st_bool                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|dat_1st_bool                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|oe_r                                                                              ; mds_top:inst2|sdram_controller:sdr_ctrl|oe_r                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|dat_1st_bool                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|dat_1st_bool                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|wr_bank_val                                                                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|wr_bank_val                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[21]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[21]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.509 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[19]          ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[19]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.778      ;
; 0.513 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[8]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[8]                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.782      ;
; 0.513 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[2]           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[2]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.782      ;
; 0.513 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[0]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[0]                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.782      ;
; 0.513 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[20]          ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[20]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.782      ;
; 0.514 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[14]          ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[14]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.783      ;
; 0.515 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[1]                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[1]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.516 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[0]           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[0]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.785      ;
; 0.516 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[7]           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[7]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.785      ;
; 0.516 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[9]           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[9]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.785      ;
; 0.516 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_deb                           ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.517 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[1]              ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[1]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.518 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[5]           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[5]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.787      ;
; 0.518 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[14]                                ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[14]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.787      ;
; 0.518 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[3]                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[3]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[14]             ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[14]                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[19]                                ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[19]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.519 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[13]          ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[13]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.788      ;
; 0.519 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[9]                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[9]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[11]                                ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[11]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[13]                                ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[13]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[7]               ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[7]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.789      ;
; 0.520 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[0]                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[0]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[8]                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[8]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_ready                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d1                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.790      ;
; 0.521 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[11]          ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[11]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.790      ;
; 0.521 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[15]          ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[15]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.790      ;
; 0.521 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[2]                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[2]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[6]                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[6]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[1]               ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[1]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.791      ;
; 0.522 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|init_rd                      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d1                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.791      ;
; 0.522 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d1[0]                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d2[0]                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; mds_top:inst2|sdram_controller:sdr_ctrl|address_r[15]                                                                     ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_addr_r[7]                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[4]               ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[4]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.792      ;
; 0.523 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[6]               ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[6]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.792      ;
; 0.523 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[15]             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[15]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d4                                            ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_flt                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d3                                          ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d4                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[14]             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[14]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|init_rd_d1                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|init_rd_bool                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[6]              ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[6]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.525 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[3]               ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[3]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.794      ;
; 0.525 ; mds_top:inst2|sdram_controller:sdr_ctrl|blen_cnt[8]                                                                       ; mds_top:inst2|sdram_controller:sdr_ctrl|blen_cnt[8]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.526 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d1                                          ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d2                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d2                                          ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d3                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; mds_top:inst2|sdram_controller:sdr_ctrl|address_r[3]                                                                      ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_addr_r[3]                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.527 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[2]                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[2]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.796      ;
; 0.527 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[12]          ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[12]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d3                                          ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_flt                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.530 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ack_i_cnt[8]                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ack_i_cnt[8]                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; mds_top:inst2|sdram_controller:sdr_ctrl|address_r[6]                                                                      ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_addr_r[6]                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[2]                                                                  ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[3]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.796      ;
; 0.531 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[15]                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[15]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.REFRESH_ST                                                             ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.REFRESH_WAIT_ST                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.535 ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[14]                                                               ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[14]                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.801      ;
; 0.535 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_AUTO_REF_WAIT_ST                                             ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_MODE_REG_ST                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.801      ;
; 0.535 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ1_ST                                                               ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ2_ST                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.801      ;
; 0.539 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[8]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[8]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.540 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[8]            ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[8]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.806      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node                                                                                                                     ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.391 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[0]                                                                           ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[0]                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|addr_trigger_unit                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|addr_trigger_unit                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|en_valid_count                                          ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|en_valid_count                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[0]                                        ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[0]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[1]                                        ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[1]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[2]                                        ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[2]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[3]                                        ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[3]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st.fsm_address_calc_st                  ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st.fsm_address_calc_st                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_addr_calc_proc[0]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_addr_calc_proc[0]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|addr_enable                                 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|addr_enable                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|enable_unit                                             ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|enable_unit                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st                   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_type_reg_0x00_st    ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_type_reg_0x00_st    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|finish_write_proc                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|finish_write_proc                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_wb_addr_lsb_st      ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_wb_addr_lsb_st      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st            ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|restart_bank[2]                             ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|restart_bank[2]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.write_type_reg_0x00_1_st   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.write_type_reg_0x00_1_st   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.prepare_for_second_pair_st ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.prepare_for_second_pair_st ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|restart_bank[0]                             ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|restart_bank[0]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.write_type_reg_0x80_1_st   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.write_type_reg_0x80_1_st   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.wait_ack_1_st              ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.wait_ack_1_st              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.write_type_reg_0x80_2_st   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.write_type_reg_0x80_2_st   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.wait_ack_2_st              ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.wait_ack_2_st              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|finish_read_pxl[1]                          ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|finish_read_pxl[1]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st.fsm_READ_from_SDRAM_st               ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st.fsm_READ_from_SDRAM_st               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_read_proc                                ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_read_proc                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.read_idle_st               ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.read_idle_st               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|intercon:intercon_y_inst|wbm_gnt[1]                                                                           ; mds_top:inst2|intercon:intercon_y_inst|wbm_gnt[1]                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_cur_st.wbm_rx_st                                             ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_cur_st.wbm_rx_st                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_cyc_o                              ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_cyc_o                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[0]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[0]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[1]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[1]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[2]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[2]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[0]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[0]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[1]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[1]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[2]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[2]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[3]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[3]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[4]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[4]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[5]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[5]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[6]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[6]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[7]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[7]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[8]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[8]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[9]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[9]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_addr_out_valid                          ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_addr_out_valid                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_din_valid                               ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_din_valid                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_bili_trig                                ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_bili_trig                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|valid_counter[0]                                          ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|valid_counter[0]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|valid_counter[1]                                          ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|valid_counter[1]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st.fsm_bilinear_st                      ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st.fsm_bilinear_st                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.STARTBIT_ST                                                     ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.STARTBIT_ST                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[2]                                                             ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[2]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.IDLE_ST                                                         ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.IDLE_ST                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[0]                                                             ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[0]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[1]                                                             ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[1]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[2]                                                             ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[2]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[3]                                                             ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[3]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.RX_ST                                                           ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.RX_ST                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[1]                                                             ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[1]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|valid                                                                  ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|valid                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[7]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[7]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[6]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[6]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[5]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[5]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[4]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[4]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[3]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[3]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[2]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[2]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[1]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[1]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[0]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[0]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.addr_st                                                            ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.addr_st                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.len_st                                                             ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.len_st                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[0]                                                                ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[0]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.eof_st                                                             ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.eof_st                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.type_st                                                            ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.type_st                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[1]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.data_st                                                            ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.data_st                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|eof_blk[3]                                                                ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|eof_blk[3]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_tgc_o                              ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_tgc_o                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|dat_1st_bool                                                                             ; mds_top:inst2|rx_path:rx_path_inst|dat_1st_bool                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|crc_err_status                                                                           ; mds_top:inst2|rx_path:rx_path_inst|crc_err_status                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|stop_bit_err                                                           ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|stop_bit_err                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|sbit_err_status                                                                          ; mds_top:inst2|rx_path:rx_path_inst|sbit_err_status                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|eof_err_status                                                                           ; mds_top:inst2|rx_path:rx_path_inst|eof_err_status                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|wbm_cur_st.wbm_wait_burst_st                                                             ; mds_top:inst2|rx_path:rx_path_inst|wbm_cur_st.wbm_wait_burst_st                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wb_address[9]                               ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wb_address[9]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_tga_o[1]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_tga_o[1]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tga_o[1]                                                     ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tga_o[1]                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|rd_wbm_tga_o[1]                             ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|rd_wbm_tga_o[1]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|col_index_signed[9]                         ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|col_index_signed[9]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|col_index_signed[10]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|col_index_signed[10]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|type_reg_offset[2]                                                                       ; mds_top:inst2|rx_path:rx_path_inst|type_reg_offset[2]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_dat_o[7]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_dat_o[7]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_dat_o[0]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_dat_o[0]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|type_reg_offset[0]                                                                       ; mds_top:inst2|rx_path:rx_path_inst|type_reg_offset[0]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|wbm_cur_st.wbm_wait_type_st                                                              ; mds_top:inst2|rx_path:rx_path_inst|wbm_cur_st.wbm_wait_type_st                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|trig_cnt[0]                                                                      ; mds_top:inst2|img_man_top:img_man_top_inst|trig_cnt[0]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|trig_cnt[1]                                                                      ; mds_top:inst2|img_man_top:img_man_top_inst|trig_cnt[1]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|trig_cnt[2]                                                                      ; mds_top:inst2|img_man_top:img_man_top_inst|trig_cnt[2]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|trig_cnt[3]                                                                      ; mds_top:inst2|img_man_top:img_man_top_inst|trig_cnt[3]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|en_trig_proc                                                                     ; mds_top:inst2|img_man_top:img_man_top_inst|en_trig_proc                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|trigger                                                                          ; mds_top:inst2|img_man_top:img_man_top_inst|trigger                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                 ; To Node                                                                                                                                                                                       ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                                                                       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vesa_en_i                                                                                                     ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vesa_en_i                                                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[7]                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[7]                                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[0]                                                                                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[0]                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[2]                                                                                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[2]                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[3]                                                                                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[3]                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[4]                                                                                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[4]                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[5]                                                                                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[5]                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[6]                                                                                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[6]                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[7]                                                                                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[7]                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[8]                                                                                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[8]                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[9]                                                                                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[9]                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.516 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|addr_store_a[0]  ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|address_reg_a[0]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.782      ;
; 0.518 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst|sync_rst_deb                                                                                            ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst|sync_rst_out                                                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d1                                                                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                                                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.784      ;
; 0.519 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d1[8]                                                                                                                            ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d2[8]                                                                                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.785      ;
; 0.521 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[12]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[12]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.787      ;
; 0.523 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|g_out[0]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[0]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.789      ;
; 0.526 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe20a[0]                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0]                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.792      ;
; 0.527 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|g_out[2]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[2]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.793      ;
; 0.529 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.795      ;
; 0.530 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[1]            ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[1]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.796      ;
; 0.534 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[3]            ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[3]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.800      ;
; 0.541 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[11]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[11]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.807      ;
; 0.542 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.808      ;
; 0.547 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[7]                                                                                           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[7]                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.813      ;
; 0.547 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.813      ;
; 0.548 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.814      ;
; 0.552 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|hcnt[8]                                                                                           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|hcnt[8]                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.818      ;
; 0.553 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.819      ;
; 0.554 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.820      ;
; 0.558 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.824      ;
; 0.561 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.827      ;
; 0.564 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[7]                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|lower_frame[7]                                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.830      ;
; 0.564 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[7]                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[8]                                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.830      ;
; 0.567 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[7]                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[2]                                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.833      ;
; 0.567 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[7]                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[9]                                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.833      ;
; 0.567 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.833      ;
; 0.657 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[0]            ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[0]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.923      ;
; 0.659 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[5]            ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[5]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.925      ;
; 0.660 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[3]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.926      ;
; 0.661 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[5]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.927      ;
; 0.661 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.927      ;
; 0.662 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[4]            ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[4]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.928      ;
; 0.662 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[7]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.928      ;
; 0.662 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[4]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[4]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.928      ;
; 0.662 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[2]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[2]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.928      ;
; 0.662 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[1]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.928      ;
; 0.662 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[0]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[0]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.928      ;
; 0.664 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[10]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[10]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.930      ;
; 0.665 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[2]                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[9]                                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.931      ;
; 0.668 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[1]            ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.934      ;
; 0.671 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[2]                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|lower_frame[7]                                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.937      ;
; 0.674 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.940      ;
; 0.674 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[2]                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[8]                                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.940      ;
; 0.700 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[9]                                                                                     ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[5]                                                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.966      ;
; 0.708 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|lower_frame[7]                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|upper_frame[4]                                                                                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.974      ;
; 0.708 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 0.973      ;
; 0.711 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|address_reg_a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|out_address_reg_a[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.977      ;
; 0.718 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1                                                                                            ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.984      ;
; 0.724 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[8]            ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 0.989      ;
; 0.727 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vesa_en_i                                                                                                     ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vsync_i                                                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.993      ;
; 0.729 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vesa_en_i                                                                                                     ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|blank                                                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.995      ;
; 0.730 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[12]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.996      ;
; 0.753 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[11]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.019      ;
; 0.765 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|blanking_ver_cond                                                                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|blank                                                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.031      ;
; 0.786 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|g_out[5]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[5]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.052      ;
; 0.788 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|r_out[5]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.054      ;
; 0.792 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|r_out[2]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[2]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.058      ;
; 0.794 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|r_out[4]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[4]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.060      ;
; 0.795 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|g_out[7]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[7]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|r_out[6]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[6]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.061      ;
; 0.797 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[13]                                                                                     ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[13]                                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.063      ;
; 0.797 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|g_out[6]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[6]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.063      ;
; 0.797 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|r_out[7]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[7]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.063      ;
; 0.798 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|r_out[0]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[0]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.064      ;
; 0.800 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[1]                                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.066      ;
; 0.802 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[4]                                                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[4]                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[12]                                                                                     ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[12]                                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[20]                                                                                     ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[20]                                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond2                                                                                            ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.068      ;
; 0.804 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[14]                                                                                     ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[14]                                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.070      ;
; 0.805 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[15]                                                                                     ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[15]                                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[22]                                                                                     ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[22]                                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[1]                                                                                           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[1]                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.071      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                                                     ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -1.152 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out     ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_deb                             ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -2.382     ; 1.306      ;
; -1.152 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out     ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out                             ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -2.382     ; 1.306      ;
; 3.707  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[10]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.007     ; 3.822      ;
; 3.707  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[11]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.007     ; 3.822      ;
; 3.707  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[11]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.007     ; 3.822      ;
; 3.707  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[12]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.007     ; 3.822      ;
; 3.707  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[12]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.007     ; 3.822      ;
; 3.707  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[13]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.007     ; 3.822      ;
; 3.707  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[13]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.007     ; 3.822      ;
; 3.707  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[14]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.007     ; 3.822      ;
; 3.707  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[15]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.007     ; 3.822      ;
; 3.710  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|rd_gnt                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.037     ; 3.789      ;
; 3.710  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|err_i_status                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.037     ; 3.789      ;
; 3.710  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[1]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.037     ; 3.789      ;
; 3.710  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[0]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.037     ; 3.789      ;
; 3.710  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.037     ; 3.789      ;
; 3.710  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cur_st.wbm_req_arb_st      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.037     ; 3.789      ;
; 3.710  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|type_reg_wbm_d2[0]                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.037     ; 3.789      ;
; 3.710  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cur_st.wbm_idle_st         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.037     ; 3.789      ;
; 3.710  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[13]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.019     ; 3.807      ;
; 3.710  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[14]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.019     ; 3.807      ;
; 3.710  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[15]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.019     ; 3.807      ;
; 3.710  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[16]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.019     ; 3.807      ;
; 3.710  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[21]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.037     ; 3.789      ;
; 3.713  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_latch_1st_dat              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.045     ; 3.778      ;
; 3.713  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_busy                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.045     ; 3.778      ;
; 3.714  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d1                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 3.819      ;
; 3.714  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d2                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 3.819      ;
; 3.714  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d3                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 3.819      ;
; 3.714  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d4                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 3.819      ;
; 3.714  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_flt                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 3.819      ;
; 3.714  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[5]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.017     ; 3.805      ;
; 3.714  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[5]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.017     ; 3.805      ;
; 3.714  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[6]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.017     ; 3.805      ;
; 3.714  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[6]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.017     ; 3.805      ;
; 3.714  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[7]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.017     ; 3.805      ;
; 3.714  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[7]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.017     ; 3.805      ;
; 3.714  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[8]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.017     ; 3.805      ;
; 3.714  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[8]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.017     ; 3.805      ;
; 3.714  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[9]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.017     ; 3.805      ;
; 3.714  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[9]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.017     ; 3.805      ;
; 3.714  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[15]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.017     ; 3.805      ;
; 3.716  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[3]                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.014     ; 3.806      ;
; 3.716  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[1]                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.014     ; 3.806      ;
; 3.716  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[2]                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.014     ; 3.806      ;
; 3.716  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[4]                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.014     ; 3.806      ;
; 3.716  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[5]                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.014     ; 3.806      ;
; 3.716  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[8]                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.014     ; 3.806      ;
; 3.716  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[6]                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.014     ; 3.806      ;
; 3.716  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[7]                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.014     ; 3.806      ;
; 3.717  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[17]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.007     ; 3.812      ;
; 3.717  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[17]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.007     ; 3.812      ;
; 3.717  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[18]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.007     ; 3.812      ;
; 3.717  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[18]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.007     ; 3.812      ;
; 3.717  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[20]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.007     ; 3.812      ;
; 3.717  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[21]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.007     ; 3.812      ;
; 3.718  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[2]                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.025     ; 3.793      ;
; 3.718  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[4]                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.025     ; 3.793      ;
; 3.718  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[5]                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.025     ; 3.793      ;
; 3.718  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[6]                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.025     ; 3.793      ;
; 3.718  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[7]                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.025     ; 3.793      ;
; 3.718  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[10]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.025     ; 3.793      ;
; 3.718  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[12]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.025     ; 3.793      ;
; 3.718  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[19]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.025     ; 3.793      ;
; 3.719  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|type_reg_wbm_d1[0]                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.013     ; 3.804      ;
; 3.719  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[19]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.013     ; 3.804      ;
; 3.719  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[19]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.013     ; 3.804      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cur_st.wbm_bank_st         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 3.769      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d1                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 3.769      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d4                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 3.769      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_flt                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 3.769      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|init_rd_d1                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 3.769      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|init_rd_bool                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 3.769      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cur_st.wbm_wait_burst_st   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 3.769      ;
; 4.024  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d2                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.031     ; 3.481      ;
; 4.024  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_req_arb_st      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.031     ; 3.481      ;
; 4.024  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_bank_st         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.031     ; 3.481      ;
; 4.024  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[5]                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.018     ; 3.494      ;
; 4.024  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[7]                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.018     ; 3.494      ;
; 4.024  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[0]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.026     ; 3.486      ;
; 4.024  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[1]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.026     ; 3.486      ;
; 4.024  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[2]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.026     ; 3.486      ;
; 4.024  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[3]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.026     ; 3.486      ;
; 4.024  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[4]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.026     ; 3.486      ;
; 4.024  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[5]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.025     ; 3.487      ;
; 4.024  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[6]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.025     ; 3.487      ;
; 4.024  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[7]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.025     ; 3.487      ;
; 4.024  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[8]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.025     ; 3.487      ;
; 4.024  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_tx_st           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.031     ; 3.481      ;
; 4.024  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_sum_st     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.031     ; 3.481      ;
; 4.024  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_cnt[0]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.022     ; 3.490      ;
; 4.024  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_cnt[3]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.022     ; 3.490      ;
; 4.024  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_cnt_zero_bool              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.022     ; 3.490      ;
; 4.024  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_bank_switch_st  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.022     ; 3.490      ;
; 4.024  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait2_switch_st ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.022     ; 3.490      ;
; 4.024  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[0]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.046     ; 3.466      ;
; 4.024  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[1]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.046     ; 3.466      ;
; 4.024  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[2]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.046     ; 3.466      ;
; 4.024  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[3]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.046     ; 3.466      ;
; 4.024  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[4]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.046     ; 3.466      ;
+--------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                          ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -0.979 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_ready_flt                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.500        ; -0.029     ; 3.486      ;
; 4.394  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[16]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 5.612      ;
; 4.394  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[15]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 5.612      ;
; 4.394  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[14]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 5.612      ;
; 4.394  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[13]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 5.612      ;
; 4.394  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[12]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 5.612      ;
; 4.394  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[11]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 5.612      ;
; 4.394  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[10]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 5.612      ;
; 4.394  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[9]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 5.612      ;
; 4.394  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[8]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 5.612      ;
; 4.394  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[7]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 5.612      ;
; 4.394  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[17]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 5.612      ;
; 4.394  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[18]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 5.612      ;
; 4.394  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[19]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 5.612      ;
; 4.394  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[20]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 5.612      ;
; 4.394  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[21]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 5.612      ;
; 4.394  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[22]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 5.612      ;
; 4.394  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[23]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 5.612      ;
; 4.394  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[24]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 5.612      ;
; 4.394  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[25]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 5.612      ;
; 4.394  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[26]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 5.612      ;
; 4.412  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[16]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.066      ; 5.607      ;
; 4.412  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[15]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.066      ; 5.607      ;
; 4.412  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[14]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.066      ; 5.607      ;
; 4.412  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[13]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.066      ; 5.607      ;
; 4.412  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[12]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.066      ; 5.607      ;
; 4.412  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[11]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.066      ; 5.607      ;
; 4.412  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[10]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.066      ; 5.607      ;
; 4.412  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[9]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.066      ; 5.607      ;
; 4.412  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[8]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.066      ; 5.607      ;
; 4.412  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[7]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.066      ; 5.607      ;
; 4.412  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[17]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.066      ; 5.607      ;
; 4.412  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[19]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.066      ; 5.607      ;
; 4.412  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[20]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.066      ; 5.607      ;
; 4.412  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[21]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.066      ; 5.607      ;
; 4.412  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[22]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.066      ; 5.607      ;
; 4.412  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[23]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.066      ; 5.607      ;
; 4.412  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[24]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.066      ; 5.607      ;
; 4.412  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[25]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.066      ; 5.607      ;
; 4.412  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[26]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.066      ; 5.607      ;
; 4.412  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[18]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.066      ; 5.607      ;
; 4.414  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[17]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.058      ; 5.597      ;
; 4.414  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[15]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.058      ; 5.597      ;
; 4.414  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[18]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.058      ; 5.597      ;
; 4.414  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[20]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.058      ; 5.597      ;
; 4.414  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[21]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.058      ; 5.597      ;
; 4.414  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[19]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.058      ; 5.597      ;
; 4.414  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[16]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.058      ; 5.597      ;
; 4.414  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[14]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.058      ; 5.597      ;
; 4.414  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[0]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.058      ; 5.597      ;
; 4.414  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[1]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.058      ; 5.597      ;
; 4.414  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[2]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.058      ; 5.597      ;
; 4.414  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[3]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.058      ; 5.597      ;
; 4.414  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[4]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.058      ; 5.597      ;
; 4.414  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[5]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.058      ; 5.597      ;
; 4.414  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[6]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.058      ; 5.597      ;
; 4.414  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[7]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.058      ; 5.597      ;
; 4.414  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[8]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.058      ; 5.597      ;
; 4.414  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[9]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.058      ; 5.597      ;
; 4.414  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[10]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.058      ; 5.597      ;
; 4.414  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[11]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.058      ; 5.597      ;
; 4.414  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[12]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.058      ; 5.597      ;
; 4.414  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[13]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.058      ; 5.597      ;
; 4.414  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[17]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.050      ; 5.589      ;
; 4.414  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[15]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.050      ; 5.589      ;
; 4.414  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[18]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.050      ; 5.589      ;
; 4.414  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[20]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.050      ; 5.589      ;
; 4.414  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[21]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.050      ; 5.589      ;
; 4.414  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[19]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.050      ; 5.589      ;
; 4.414  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[16]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.050      ; 5.589      ;
; 4.414  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[14]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.050      ; 5.589      ;
; 4.414  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[0]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.050      ; 5.589      ;
; 4.414  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[1]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.050      ; 5.589      ;
; 4.414  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[2]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.050      ; 5.589      ;
; 4.414  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[3]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.050      ; 5.589      ;
; 4.414  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[4]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.050      ; 5.589      ;
; 4.414  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[5]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.050      ; 5.589      ;
; 4.414  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[6]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.050      ; 5.589      ;
; 4.414  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[7]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.050      ; 5.589      ;
; 4.414  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[8]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.050      ; 5.589      ;
; 4.414  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[9]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.050      ; 5.589      ;
; 4.414  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[10]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.050      ; 5.589      ;
; 4.414  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[11]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.050      ; 5.589      ;
; 4.414  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[12]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.050      ; 5.589      ;
; 4.414  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[13]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.050      ; 5.589      ;
; 4.581  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_br_pixel[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 5.401      ;
; 4.581  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_br_pixel[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 5.401      ;
; 4.581  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_br_pixel[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 5.401      ;
; 4.581  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_br_pixel[3] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 5.401      ;
; 4.581  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_br_pixel[4] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 5.401      ;
; 4.581  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_br_pixel[5] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 5.401      ;
; 4.581  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_br_pixel[6] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 5.401      ;
; 4.581  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_br_pixel[7] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 5.401      ;
; 4.581  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tr_pixel[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 5.401      ;
; 4.581  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tr_pixel[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 5.401      ;
; 4.581  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tr_pixel[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 5.401      ;
; 4.581  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tr_pixel[3] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 5.401      ;
; 4.581  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tr_pixel[4] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 5.401      ;
; 4.581  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tr_pixel[5] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 5.401      ;
; 4.581  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tr_pixel[6] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 5.401      ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                                                                                                                 ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.715 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst|sync_rst_deb                                                                                          ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -2.406     ; 1.915      ;
; 0.715 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst|sync_rst_out                                                                                          ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -2.406     ; 1.915      ;
; 1.346 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a5  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.046      ; 3.665      ;
; 1.346 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a2  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.029      ; 3.648      ;
; 1.367 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a4  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.035      ; 3.633      ;
; 1.371 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a6  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.038      ; 3.632      ;
; 1.377 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a15 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.017      ; 3.605      ;
; 1.377 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a9  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.042      ; 3.630      ;
; 1.379 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a7  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.027      ; 3.613      ;
; 1.414 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.046      ; 3.597      ;
; 1.426 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.034      ; 3.573      ;
; 1.445 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a5  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.046      ; 3.566      ;
; 1.445 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a2  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.029      ; 3.549      ;
; 1.448 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a1  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.027      ; 3.544      ;
; 1.466 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a4  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.035      ; 3.534      ;
; 1.470 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a6  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.038      ; 3.533      ;
; 1.476 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a15 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.017      ; 3.506      ;
; 1.476 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a9  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.042      ; 3.531      ;
; 1.478 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a7  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.027      ; 3.514      ;
; 1.513 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.046      ; 3.498      ;
; 1.525 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.034      ; 3.474      ;
; 1.547 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a1  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.027      ; 3.445      ;
; 1.857 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.048      ; 3.156      ;
; 1.873 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a14 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.041      ; 3.133      ;
; 1.873 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.041      ; 3.133      ;
; 1.874 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a8  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.056      ; 3.147      ;
; 1.875 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a13 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.049      ; 3.139      ;
; 1.956 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.048      ; 3.057      ;
; 1.972 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a14 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.041      ; 3.034      ;
; 1.972 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.041      ; 3.034      ;
; 1.973 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a8  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.056      ; 3.048      ;
; 1.974 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a13 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.049      ; 3.040      ;
; 2.172 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.031      ; 2.824      ;
; 2.271 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.031      ; 2.725      ;
; 2.451 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe20a[0]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.011      ; 2.596      ;
; 2.451 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.011      ; 2.596      ;
; 2.451 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[2]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.011      ; 2.596      ;
; 2.451 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[2]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.011      ; 2.596      ;
; 2.451 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[5]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.011      ; 2.596      ;
; 2.451 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[0]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.011      ; 2.596      ;
; 2.451 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[6]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.011      ; 2.596      ;
; 2.451 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[6]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.011      ; 2.596      ;
; 2.451 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[4]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.011      ; 2.596      ;
; 2.451 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[4]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.011      ; 2.596      ;
; 2.451 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[4]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.011      ; 2.596      ;
; 2.451 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[3]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.011      ; 2.596      ;
; 2.451 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[8]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.011      ; 2.596      ;
; 2.459 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[2]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.007      ; 2.584      ;
; 2.459 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[11]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.007      ; 2.584      ;
; 2.459 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[11]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.007      ; 2.584      ;
; 2.496 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[0]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 2.550      ;
; 2.496 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[0]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 2.550      ;
; 2.496 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[3]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 2.550      ;
; 2.496 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[3]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 2.550      ;
; 2.496 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[1]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 2.550      ;
; 2.496 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[1]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 2.550      ;
; 2.496 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[1]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 2.550      ;
; 2.496 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 2.550      ;
; 2.496 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[8]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 2.550      ;
; 2.496 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 2.550      ;
; 2.550 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe20a[0]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.011      ; 2.497      ;
; 2.550 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.011      ; 2.497      ;
; 2.550 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[2]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.011      ; 2.497      ;
; 2.550 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[2]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.011      ; 2.497      ;
; 2.550 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[5]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.011      ; 2.497      ;
; 2.550 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[0]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.011      ; 2.497      ;
; 2.550 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[6]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.011      ; 2.497      ;
; 2.550 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[6]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.011      ; 2.497      ;
; 2.550 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[4]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.011      ; 2.497      ;
; 2.550 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[4]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.011      ; 2.497      ;
; 2.550 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[4]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.011      ; 2.497      ;
; 2.550 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[3]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.011      ; 2.497      ;
; 2.550 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[8]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.011      ; 2.497      ;
; 2.558 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[2]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.007      ; 2.485      ;
; 2.558 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[11]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.007      ; 2.485      ;
; 2.558 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[11]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.007      ; 2.485      ;
; 2.595 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[0]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 2.451      ;
; 2.595 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[0]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 2.451      ;
; 2.595 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[3]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 2.451      ;
; 2.595 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[3]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 2.451      ;
; 2.595 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[1]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 2.451      ;
; 2.595 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[1]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 2.451      ;
; 2.595 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[1]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 2.451      ;
; 2.595 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 2.451      ;
; 2.595 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[8]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 2.451      ;
; 2.595 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 2.451      ;
; 2.743 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[9]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 2.303      ;
; 2.743 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[7]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 2.303      ;
; 2.743 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[13]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 2.303      ;
; 2.743 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[10]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 2.303      ;
; 2.743 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[11]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 2.303      ;
; 2.743 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[12]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 2.303      ;
; 2.743 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[9]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 2.303      ;
; 2.743 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[12]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 2.303      ;
; 2.743 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[12]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 2.303      ;
; 2.743 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[13]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 2.303      ;
; 2.743 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[7]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 2.303      ;
; 2.743 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[10]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 2.303      ;
; 2.743 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[10]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 2.303      ;
; 2.782 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[5]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 2.255      ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'fpga_clk'                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.891 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.029      ; 2.174      ;
; 18.036 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.029      ; 2.029      ;
; 18.064 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.972      ;
; 18.064 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.972      ;
; 18.064 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.972      ;
; 18.209 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.827      ;
; 18.209 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.827      ;
; 18.209 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.827      ;
+--------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                                                         ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 1.513 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[2]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 1.775      ;
; 1.513 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[3]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 1.775      ;
; 1.513 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[2]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 1.775      ;
; 1.513 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[0]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 1.775      ;
; 1.513 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[3]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 1.775      ;
; 1.513 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[1]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 1.775      ;
; 1.513 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[8]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 1.775      ;
; 1.513 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 1.775      ;
; 1.513 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[1]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 1.775      ;
; 1.513 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[2]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 1.775      ;
; 1.513 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[3]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 1.775      ;
; 1.513 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[11]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 1.775      ;
; 1.807 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[1]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 2.068      ;
; 1.807 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[1]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 2.068      ;
; 1.807 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[13] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 2.068      ;
; 1.807 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[13]                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 2.068      ;
; 1.807 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[10] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 2.068      ;
; 1.807 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[10]                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 2.068      ;
; 1.807 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[11] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 2.068      ;
; 1.807 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[11] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 2.068      ;
; 1.807 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[11]                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 2.068      ;
; 1.807 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[12] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 2.068      ;
; 1.807 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[12] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 2.068      ;
; 1.807 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[12]                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 2.068      ;
; 1.807 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[8]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 2.068      ;
; 1.807 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[6]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 2.068      ;
; 1.807 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[11]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 2.068      ;
; 1.807 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[12]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 2.068      ;
; 1.833 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[3]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 2.089      ;
; 1.833 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[3]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 2.089      ;
; 1.833 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[3]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 2.089      ;
; 1.833 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[2]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 2.089      ;
; 1.833 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[2]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 2.089      ;
; 1.833 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[2]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 2.089      ;
; 1.833 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[0]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 2.089      ;
; 1.833 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[13]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 2.089      ;
; 1.888 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[9]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 2.143      ;
; 1.888 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[10]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 2.143      ;
; 1.888 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[11]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 2.143      ;
; 1.888 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[12]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 2.143      ;
; 1.888 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[13]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 2.143      ;
; 1.888 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[8]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 2.143      ;
; 1.888 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[9]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 2.143      ;
; 1.888 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[11]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 2.143      ;
; 1.888 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[8]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 2.143      ;
; 1.888 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[12]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 2.143      ;
; 1.888 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[10]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 2.143      ;
; 2.072 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[6]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 2.328      ;
; 2.072 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[5]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 2.328      ;
; 2.072 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[6]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 2.328      ;
; 2.072 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[0]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 2.328      ;
; 2.072 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[0]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 2.328      ;
; 2.072 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 2.328      ;
; 2.072 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[5]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 2.328      ;
; 2.072 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[6]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 2.328      ;
; 2.072 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[7]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 2.328      ;
; 2.072 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[8]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 2.328      ;
; 2.072 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[9]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 2.328      ;
; 2.072 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[7]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 2.328      ;
; 2.108 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[13] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 2.369      ;
; 2.108 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[10] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 2.369      ;
; 2.110 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[1]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 2.361      ;
; 2.110 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[9]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 2.361      ;
; 2.110 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[9]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 2.361      ;
; 2.110 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[9]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 2.361      ;
; 2.110 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[7]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 2.361      ;
; 2.110 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[8]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 2.361      ;
; 2.110 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[4]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 2.361      ;
; 2.110 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[4]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 2.361      ;
; 2.110 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[4]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 2.361      ;
; 2.110 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[4]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 2.361      ;
; 2.110 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[5]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 2.361      ;
; 2.110 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[6]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 2.361      ;
; 2.110 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[7]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 2.361      ;
; 2.110 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[8]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 2.361      ;
; 2.110 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[9]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 2.361      ;
; 2.110 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[10]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 2.361      ;
; 2.114 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[7]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.016     ; 2.364      ;
; 2.114 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[7]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.016     ; 2.364      ;
; 2.114 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[6]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.016     ; 2.364      ;
; 2.114 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[6]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.016     ; 2.364      ;
; 2.114 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[5]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.016     ; 2.364      ;
; 2.114 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[5]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.016     ; 2.364      ;
; 2.114 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[5]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.016     ; 2.364      ;
; 2.124 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[1]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.014     ; 2.376      ;
; 2.124 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[2]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.014     ; 2.376      ;
; 2.124 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[3]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.014     ; 2.376      ;
; 2.124 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[4]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.014     ; 2.376      ;
; 2.124 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[7]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.014     ; 2.376      ;
; 2.124 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[10]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.014     ; 2.376      ;
; 2.124 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[12]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.014     ; 2.376      ;
; 2.243 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe25a[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 2.518      ;
; 2.243 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 2.518      ;
; 2.342 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe25a[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 2.617      ;
; 2.342 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 2.617      ;
; 2.376 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity12a3                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.642      ;
; 2.376 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity12a2                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.642      ;
; 2.376 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[1]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.642      ;
; 2.376 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[4]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.642      ;
; 2.376 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity12a1                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.642      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                                                         ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 1.533 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.799      ;
; 1.533 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.799      ;
; 1.533 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.799      ;
; 1.533 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.799      ;
; 1.533 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.799      ;
; 1.533 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.799      ;
; 1.533 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.799      ;
; 1.533 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.799      ;
; 1.533 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.799      ;
; 1.533 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.799      ;
; 1.533 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.799      ;
; 1.747 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|p0addr                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 2.012      ;
; 1.747 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 2.012      ;
; 1.747 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 2.012      ;
; 1.747 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 2.012      ;
; 1.747 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 2.012      ;
; 1.747 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 2.012      ;
; 1.747 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 2.012      ;
; 1.747 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 2.012      ;
; 1.747 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 2.012      ;
; 1.889 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[5]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 2.156      ;
; 1.889 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[5]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 2.156      ;
; 1.889 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[6]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 2.156      ;
; 1.889 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[8]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 2.156      ;
; 1.889 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[9]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 2.156      ;
; 1.889 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[13] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 2.156      ;
; 1.889 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[7]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 2.156      ;
; 1.928 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[9]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.204      ;
; 1.928 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[7]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.204      ;
; 1.928 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[13]                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.204      ;
; 1.928 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[10]                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.204      ;
; 1.928 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[11]                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.204      ;
; 1.928 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[12]                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.204      ;
; 1.928 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[9]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.204      ;
; 1.928 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[12] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.204      ;
; 1.928 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[12] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.204      ;
; 1.928 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[13] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.204      ;
; 1.928 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[7]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.204      ;
; 1.928 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[10] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.204      ;
; 1.928 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[10] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.204      ;
; 1.988 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[5]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 2.255      ;
; 1.988 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[5]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 2.255      ;
; 1.988 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[6]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 2.255      ;
; 1.988 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[8]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 2.255      ;
; 1.988 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[9]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 2.255      ;
; 1.988 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[13] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 2.255      ;
; 1.988 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[7]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 2.255      ;
; 2.027 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[9]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.303      ;
; 2.027 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[7]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.303      ;
; 2.027 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[13]                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.303      ;
; 2.027 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[10]                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.303      ;
; 2.027 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[11]                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.303      ;
; 2.027 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[12]                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.303      ;
; 2.027 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[9]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.303      ;
; 2.027 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[12] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.303      ;
; 2.027 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[12] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.303      ;
; 2.027 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[13] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.303      ;
; 2.027 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[7]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.303      ;
; 2.027 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[10] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.303      ;
; 2.027 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[10] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.303      ;
; 2.175 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[0]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.451      ;
; 2.175 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[0]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.451      ;
; 2.175 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[3]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.451      ;
; 2.175 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[3]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.451      ;
; 2.175 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[1]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.451      ;
; 2.175 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[1]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.451      ;
; 2.175 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[1]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.451      ;
; 2.175 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.451      ;
; 2.175 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[8]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.451      ;
; 2.175 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.451      ;
; 2.212 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[2]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.007      ; 2.485      ;
; 2.212 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[11] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.007      ; 2.485      ;
; 2.212 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[11] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.007      ; 2.485      ;
; 2.220 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe20a[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 2.497      ;
; 2.220 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 2.497      ;
; 2.220 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[2]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 2.497      ;
; 2.220 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[2]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 2.497      ;
; 2.220 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[5]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 2.497      ;
; 2.220 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[0]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 2.497      ;
; 2.220 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[6]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 2.497      ;
; 2.220 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[6]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 2.497      ;
; 2.220 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[4]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 2.497      ;
; 2.220 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[4]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 2.497      ;
; 2.220 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[4]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 2.497      ;
; 2.220 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[3]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 2.497      ;
; 2.220 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[8]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 2.497      ;
; 2.274 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[0]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.550      ;
; 2.274 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[0]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.550      ;
; 2.274 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[3]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.550      ;
; 2.274 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[3]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.550      ;
; 2.274 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[1]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.550      ;
; 2.274 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[1]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.550      ;
; 2.274 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[1]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.550      ;
; 2.274 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.550      ;
; 2.274 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[8]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.550      ;
; 2.274 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 2.550      ;
; 2.311 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[2]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.007      ; 2.584      ;
; 2.311 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[11] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.007      ; 2.584      ;
; 2.311 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[11] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.007      ; 2.584      ;
; 2.319 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe20a[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 2.596      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'fpga_clk'                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.561 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.827      ;
; 1.561 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.827      ;
; 1.561 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.827      ;
; 1.706 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.972      ;
; 1.706 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.972      ;
; 1.706 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.972      ;
; 1.734 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.029      ; 2.029      ;
; 1.879 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.029      ; 2.174      ;
+-------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                           ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|we_i_r                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.028     ; 3.462      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d2[8]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 3.479      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|restart_rd_d1        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 3.473      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|restart_rd_bool      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 3.473      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_en            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.035     ; 3.455      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[1]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.035     ; 3.455      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[1]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.020     ; 3.470      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|first_rx_bool        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.020     ; 3.470      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[0]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.035     ; 3.455      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[0]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.023     ; 3.467      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[0]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.024     ; 3.466      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[1]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.024     ; 3.466      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[9]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.035     ; 3.455      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[9]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.020     ; 3.470      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[2]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.035     ; 3.455      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[2]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.020     ; 3.470      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[2]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.024     ; 3.466      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[3]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.035     ; 3.455      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[3]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.020     ; 3.470      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[3]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.024     ; 3.466      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[4]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.035     ; 3.455      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[4]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.020     ; 3.470      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[4]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.024     ; 3.466      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[5]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.035     ; 3.455      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[5]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.020     ; 3.470      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[5]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.020     ; 3.470      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[6]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.035     ; 3.455      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[6]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.020     ; 3.470      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[6]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.020     ; 3.470      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[8]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.020     ; 3.470      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[9]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.020     ; 3.470      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[11]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.035     ; 3.455      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[11]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.020     ; 3.470      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[10]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.035     ; 3.455      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[10]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.020     ; 3.470      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[10]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.020     ; 3.470      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[11]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.020     ; 3.470      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[12]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.020     ; 3.470      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[13]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.035     ; 3.455      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[13]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.020     ; 3.470      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[13]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.020     ; 3.470      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[14]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.020     ; 3.470      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[15]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.020     ; 3.470      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[1]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 3.476      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[4]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 3.476      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[8]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.016     ; 3.474      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[0]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 3.476      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o[1]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 3.476      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o[2]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.023     ; 3.467      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o[3]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 3.476      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o[4]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 3.476      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cur_st.wbm_rx_st ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 3.473      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d2                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 3.459      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d3                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 3.459      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o[0]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 3.476      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|do_refresh                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 3.459      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_IDLE_ST                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 3.459      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[0]                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.020     ; 3.470      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_PRE_ST                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.020     ; 3.470      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_AUTO_REF_ST                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.020     ; 3.470      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_AUTO_REF_WAIT_ST                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.020     ; 3.470      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_MODE_REG_ST                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.020     ; 3.470      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_MODE_REG_ST                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.020     ; 3.470      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|init_done                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 3.459      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.REFRESH_ST                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 3.459      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.REFRESH_WAIT_ST                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 3.459      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.WRITE_BST_STOP_ST                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 3.459      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ0_ST                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 3.461      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ1_ST                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 3.461      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ2_ST                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 3.461      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ3_ST                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 3.461      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.WRITE1_ST                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 3.459      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[7]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.035     ; 3.455      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[7]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.020     ; 3.470      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[7]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.020     ; 3.470      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_stb_internal     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 3.473      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|cyc_i_internal                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.020     ; 3.470      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.WAIT_PRE_ST                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.020     ; 3.470      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.IDLE_ST                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 3.459      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.ACT_ST                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.028     ; 3.462      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[1]                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.020     ; 3.470      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ4_ST                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 3.461      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|dat_1st_bool         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 3.473      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[0]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 3.479      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[1]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 3.479      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[2]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 3.479      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[3]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 3.479      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[4]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 3.479      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[5]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 3.479      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[6]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 3.479      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[7]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 3.479      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[8]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 3.479      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[11]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.016     ; 3.474      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[17]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.016     ; 3.474      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[18]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.016     ; 3.474      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[20]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.016     ; 3.474      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_cas_n_r                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 3.459      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_ldqm                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 3.459      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|address_r[19]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.028     ; 3.462      ;
; 3.224 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_addr_r[11]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.028     ; 3.462      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg1  ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_we_reg         ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_we_reg         ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_we_reg        ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_we_reg        ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_we_reg        ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_we_reg        ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'fpga_clk'                                                                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------+
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d1       ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d1       ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2       ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2       ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3       ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3       ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4       ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4       ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d1     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d1     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; fpga_clk|combout                                                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; fpga_clk|combout                                                                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; fpga_clk~clkctrl|inclk[0]                                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; fpga_clk~clkctrl|inclk[0]                                                                   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; fpga_clk~clkctrl|outclk                                                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; fpga_clk~clkctrl|outclk                                                                     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]                                      ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]                                      ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]                                      ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0]                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0]                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d1|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d1|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d2|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d2|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d3|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d3|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d4|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d4|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_db|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_db|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d1|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d1|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d2|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d2|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d3|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d3|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d4|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d4|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_db|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_db|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_d1|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_d1|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_d2|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_d2|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_d3|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_d3|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_out|clk                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_out|clk                                           ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; fpga_clk ; Rise       ; fpga_clk                                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0                      ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0                      ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a1                      ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a1                      ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10                     ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10                     ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11                     ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11                     ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12                     ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12                     ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+------------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+------------------+------------+-------+-------+------------+--------------------------------------------------------+
; fpga_rst         ; fpga_clk   ; 4.874 ; 4.874 ; Rise       ; fpga_clk                                               ;
; dram_dq[*]       ; fpga_clk   ; 6.112 ; 6.112 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]      ; fpga_clk   ; 5.947 ; 5.947 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]      ; fpga_clk   ; 5.971 ; 5.971 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]      ; fpga_clk   ; 5.980 ; 5.980 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]      ; fpga_clk   ; 5.907 ; 5.907 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]      ; fpga_clk   ; 5.663 ; 5.663 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]      ; fpga_clk   ; 5.678 ; 5.678 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]      ; fpga_clk   ; 5.671 ; 5.671 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]      ; fpga_clk   ; 5.969 ; 5.969 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]      ; fpga_clk   ; 5.953 ; 5.953 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]      ; fpga_clk   ; 5.709 ; 5.709 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]     ; fpga_clk   ; 6.112 ; 6.112 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]     ; fpga_clk   ; 5.965 ; 5.965 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]     ; fpga_clk   ; 5.973 ; 5.973 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]     ; fpga_clk   ; 6.018 ; 6.018 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]     ; fpga_clk   ; 6.007 ; 6.007 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]     ; fpga_clk   ; 6.098 ; 6.098 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_img_tx_en_sw ; fpga_clk   ; 5.353 ; 5.353 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_trig_sw      ; fpga_clk   ; 3.813 ; 3.813 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_trigger_in   ; fpga_clk   ; 7.139 ; 7.139 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_in   ; fpga_clk   ; 6.936 ; 6.936 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_img_tx_en_sw ; fpga_clk   ; 3.610 ; 3.610 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+------------------+------------+-------+-------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+------------------+------------+--------+--------+------------+--------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+------------------+------------+--------+--------+------------+--------------------------------------------------------+
; fpga_rst         ; fpga_clk   ; -4.644 ; -4.644 ; Rise       ; fpga_clk                                               ;
; dram_dq[*]       ; fpga_clk   ; -5.433 ; -5.433 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]      ; fpga_clk   ; -5.717 ; -5.717 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]      ; fpga_clk   ; -5.741 ; -5.741 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]      ; fpga_clk   ; -5.750 ; -5.750 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]      ; fpga_clk   ; -5.677 ; -5.677 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]      ; fpga_clk   ; -5.433 ; -5.433 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]      ; fpga_clk   ; -5.448 ; -5.448 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]      ; fpga_clk   ; -5.441 ; -5.441 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]      ; fpga_clk   ; -5.739 ; -5.739 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]      ; fpga_clk   ; -5.723 ; -5.723 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]      ; fpga_clk   ; -5.479 ; -5.479 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]     ; fpga_clk   ; -5.882 ; -5.882 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]     ; fpga_clk   ; -5.735 ; -5.735 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]     ; fpga_clk   ; -5.743 ; -5.743 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]     ; fpga_clk   ; -5.788 ; -5.788 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]     ; fpga_clk   ; -5.777 ; -5.777 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]     ; fpga_clk   ; -5.868 ; -5.868 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_img_tx_en_sw ; fpga_clk   ; -3.555 ; -3.555 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_trig_sw      ; fpga_clk   ; -3.184 ; -3.184 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_trigger_in   ; fpga_clk   ; -6.515 ; -6.515 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_in   ; fpga_clk   ; -6.706 ; -6.706 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_img_tx_en_sw ; fpga_clk   ; -3.380 ; -3.380 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+------------------+------------+--------+--------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port                 ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+
; DRAM_CLK                  ; fpga_clk   ; 0.868 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG1                     ; fpga_clk   ; 6.215 ; 6.215 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_rd_bank        ; fpga_clk   ; 5.815 ; 5.815 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_wr_bank        ; fpga_clk   ; 5.466 ; 5.466 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_rd_bank_val           ; fpga_clk   ; 5.427 ; 5.427 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_sdram_active          ; fpga_clk   ; 8.801 ; 8.801 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_wr_bank_val           ; fpga_clk   ; 5.427 ; 5.427 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_addr[*]              ; fpga_clk   ; 4.424 ; 4.424 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[0]             ; fpga_clk   ; 3.847 ; 3.847 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[1]             ; fpga_clk   ; 3.859 ; 3.859 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[2]             ; fpga_clk   ; 3.868 ; 3.868 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[3]             ; fpga_clk   ; 4.424 ; 4.424 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[4]             ; fpga_clk   ; 3.891 ; 3.891 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[5]             ; fpga_clk   ; 4.171 ; 4.171 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[6]             ; fpga_clk   ; 4.416 ; 4.416 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[7]             ; fpga_clk   ; 4.419 ; 4.419 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[8]             ; fpga_clk   ; 4.084 ; 4.084 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[9]             ; fpga_clk   ; 4.094 ; 4.094 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[10]            ; fpga_clk   ; 4.177 ; 4.177 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[11]            ; fpga_clk   ; 4.365 ; 4.365 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_bank[*]              ; fpga_clk   ; 4.521 ; 4.521 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[0]             ; fpga_clk   ; 4.510 ; 4.510 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[1]             ; fpga_clk   ; 4.521 ; 4.521 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_cas_n                ; fpga_clk   ; 4.509 ; 4.509 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_dq[*]                ; fpga_clk   ; 4.729 ; 4.729 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]               ; fpga_clk   ; 4.175 ; 4.175 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]               ; fpga_clk   ; 4.210 ; 4.210 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]               ; fpga_clk   ; 4.226 ; 4.226 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]               ; fpga_clk   ; 4.406 ; 4.406 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]               ; fpga_clk   ; 4.468 ; 4.468 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]               ; fpga_clk   ; 4.392 ; 4.392 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]               ; fpga_clk   ; 4.366 ; 4.366 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]               ; fpga_clk   ; 4.422 ; 4.422 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]               ; fpga_clk   ; 4.201 ; 4.201 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]               ; fpga_clk   ; 4.365 ; 4.365 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]              ; fpga_clk   ; 4.229 ; 4.229 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]              ; fpga_clk   ; 4.409 ; 4.409 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]              ; fpga_clk   ; 4.729 ; 4.729 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]              ; fpga_clk   ; 4.695 ; 4.695 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]              ; fpga_clk   ; 4.683 ; 4.683 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]              ; fpga_clk   ; 4.695 ; 4.695 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ldqm                 ; fpga_clk   ; 4.536 ; 4.536 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ras_n                ; fpga_clk   ; 4.506 ; 4.506 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_udqm                 ; fpga_clk   ; 4.496 ; 4.496 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_we_n                 ; fpga_clk   ; 4.244 ; 4.244 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; DRAM_CLK                  ; fpga_clk   ;       ; 0.868 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG2                     ; fpga_clk   ; 6.343 ; 6.343 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_0[*]                  ; fpga_clk   ; 6.733 ; 6.733 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[0]                 ; fpga_clk   ; 6.471 ; 6.471 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[1]                 ; fpga_clk   ; 6.487 ; 6.487 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[2]                 ; fpga_clk   ; 6.490 ; 6.490 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[3]                 ; fpga_clk   ; 6.483 ; 6.483 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[4]                 ; fpga_clk   ; 6.694 ; 6.694 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[5]                 ; fpga_clk   ; 6.718 ; 6.718 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[6]                 ; fpga_clk   ; 6.733 ; 6.733 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_1[*]                  ; fpga_clk   ; 7.892 ; 7.892 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[0]                 ; fpga_clk   ; 7.691 ; 7.691 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[1]                 ; fpga_clk   ; 7.244 ; 7.244 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[2]                 ; fpga_clk   ; 7.679 ; 7.679 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[3]                 ; fpga_clk   ; 7.892 ; 7.892 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[4]                 ; fpga_clk   ; 7.735 ; 7.735 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[5]                 ; fpga_clk   ; 7.869 ; 7.869 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[6]                 ; fpga_clk   ; 6.736 ; 6.736 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_2[*]                  ; fpga_clk   ; 7.694 ; 7.694 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[0]                 ; fpga_clk   ; 6.863 ; 6.863 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[1]                 ; fpga_clk   ; 7.694 ; 7.694 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[2]                 ; fpga_clk   ; 6.740 ; 6.740 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[3]                 ; fpga_clk   ; 6.769 ; 6.769 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[4]                 ; fpga_clk   ; 7.476 ; 7.476 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[5]                 ; fpga_clk   ; 7.207 ; 7.207 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[6]                 ; fpga_clk   ; 7.688 ; 7.688 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_3[*]                  ; fpga_clk   ; 7.120 ; 7.120 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[0]                 ; fpga_clk   ; 5.927 ; 5.927 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[1]                 ; fpga_clk   ; 7.120 ; 7.120 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[2]                 ; fpga_clk   ; 6.655 ; 6.655 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[3]                 ; fpga_clk   ; 6.895 ; 6.895 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[4]                 ; fpga_clk   ; 5.923 ; 5.923 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[5]                 ; fpga_clk   ; 6.612 ; 6.612 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[6]                 ; fpga_clk   ; 6.440 ; 6.440 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_4[*]                  ; fpga_clk   ; 7.112 ; 7.112 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[0]                 ; fpga_clk   ; 6.832 ; 6.832 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[1]                 ; fpga_clk   ; 6.825 ; 6.825 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[2]                 ; fpga_clk   ; 6.822 ; 6.822 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[3]                 ; fpga_clk   ; 6.808 ; 6.808 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[4]                 ; fpga_clk   ; 7.107 ; 7.107 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[5]                 ; fpga_clk   ; 7.112 ; 7.112 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[6]                 ; fpga_clk   ; 6.810 ; 6.810 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_5[*]                  ; fpga_clk   ; 6.957 ; 6.957 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[0]                 ; fpga_clk   ; 6.938 ; 6.938 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[1]                 ; fpga_clk   ; 6.922 ; 6.922 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[2]                 ; fpga_clk   ; 6.922 ; 6.922 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[3]                 ; fpga_clk   ; 6.957 ; 6.957 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[4]                 ; fpga_clk   ; 6.868 ; 6.868 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[5]                 ; fpga_clk   ; 6.898 ; 6.898 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[6]                 ; fpga_clk   ; 6.820 ; 6.820 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_6[*]                  ; fpga_clk   ; 7.991 ; 7.991 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[0]                 ; fpga_clk   ; 7.991 ; 7.991 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[1]                 ; fpga_clk   ; 7.432 ; 7.432 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[2]                 ; fpga_clk   ; 6.937 ; 6.937 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[3]                 ; fpga_clk   ; 7.188 ; 7.188 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[4]                 ; fpga_clk   ; 6.817 ; 6.817 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[5]                 ; fpga_clk   ; 6.118 ; 6.118 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[6]                 ; fpga_clk   ; 6.088 ; 6.088 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_7[*]                  ; fpga_clk   ; 7.786 ; 7.786 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[0]                 ; fpga_clk   ; 7.431 ; 7.431 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[1]                 ; fpga_clk   ; 7.021 ; 7.021 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[2]                 ; fpga_clk   ; 7.011 ; 7.011 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[3]                 ; fpga_clk   ; 7.186 ; 7.186 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[4]                 ; fpga_clk   ; 7.740 ; 7.740 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[5]                 ; fpga_clk   ; 7.425 ; 7.425 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[6]                 ; fpga_clk   ; 7.786 ; 7.786 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_disp_active           ; fpga_clk   ; 6.711 ; 6.711 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icy_bus_taken         ; fpga_clk   ; 5.110 ; 5.110 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icz_bus_taken         ; fpga_clk   ; 4.879 ; 4.879 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_image_tx_en           ; fpga_clk   ; 8.484 ; 8.484 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_Y_active ; fpga_clk   ; 6.507 ; 6.507 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_Z_active ; fpga_clk   ; 7.243 ; 7.243 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_trig     ; fpga_clk   ; 5.275 ; 5.275 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_rx_path_cyc           ; fpga_clk   ; 8.074 ; 8.074 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_out           ; fpga_clk   ; 4.706 ; 4.706 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; BLUE[*]                   ; fpga_clk   ; 4.777 ; 4.777 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[2]                  ; fpga_clk   ; 4.268 ; 4.268 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[3]                  ; fpga_clk   ; 4.270 ; 4.270 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[4]                  ; fpga_clk   ; 4.625 ; 4.625 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[5]                  ; fpga_clk   ; 4.624 ; 4.624 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[6]                  ; fpga_clk   ; 4.600 ; 4.600 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[7]                  ; fpga_clk   ; 4.622 ; 4.622 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[8]                  ; fpga_clk   ; 4.777 ; 4.777 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[9]                  ; fpga_clk   ; 4.532 ; 4.532 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; GREEN[*]                  ; fpga_clk   ; 4.765 ; 4.765 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[2]                 ; fpga_clk   ; 4.765 ; 4.765 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[3]                 ; fpga_clk   ; 4.566 ; 4.566 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[4]                 ; fpga_clk   ; 4.548 ; 4.548 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[5]                 ; fpga_clk   ; 4.545 ; 4.545 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[6]                 ; fpga_clk   ; 4.310 ; 4.310 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[7]                 ; fpga_clk   ; 4.300 ; 4.300 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[8]                 ; fpga_clk   ; 4.306 ; 4.306 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[9]                 ; fpga_clk   ; 4.594 ; 4.594 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; LEDG3                     ; fpga_clk   ; 5.925 ; 5.925 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; RED[*]                    ; fpga_clk   ; 5.031 ; 5.031 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[2]                   ; fpga_clk   ; 5.031 ; 5.031 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[3]                   ; fpga_clk   ; 4.990 ; 4.990 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[4]                   ; fpga_clk   ; 4.756 ; 4.756 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[5]                   ; fpga_clk   ; 4.790 ; 4.790 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[6]                   ; fpga_clk   ; 4.740 ; 4.740 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[7]                   ; fpga_clk   ; 4.755 ; 4.755 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[8]                   ; fpga_clk   ; 4.523 ; 4.523 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[9]                   ; fpga_clk   ; 4.764 ; 4.764 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; blank                     ; fpga_clk   ; 5.810 ; 5.810 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40                    ; fpga_clk   ; 2.939 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; hsync                     ; fpga_clk   ; 5.831 ; 5.831 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; vsync                     ; fpga_clk   ; 5.451 ; 5.451 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40                    ; fpga_clk   ;       ; 2.939 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port                 ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+
; DRAM_CLK                  ; fpga_clk   ; 0.868 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG1                     ; fpga_clk   ; 6.215 ; 6.215 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_rd_bank        ; fpga_clk   ; 5.815 ; 5.815 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_wr_bank        ; fpga_clk   ; 5.466 ; 5.466 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_rd_bank_val           ; fpga_clk   ; 5.427 ; 5.427 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_sdram_active          ; fpga_clk   ; 7.970 ; 7.970 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_wr_bank_val           ; fpga_clk   ; 5.427 ; 5.427 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_addr[*]              ; fpga_clk   ; 3.847 ; 3.847 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[0]             ; fpga_clk   ; 3.847 ; 3.847 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[1]             ; fpga_clk   ; 3.859 ; 3.859 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[2]             ; fpga_clk   ; 3.868 ; 3.868 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[3]             ; fpga_clk   ; 4.424 ; 4.424 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[4]             ; fpga_clk   ; 3.891 ; 3.891 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[5]             ; fpga_clk   ; 4.171 ; 4.171 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[6]             ; fpga_clk   ; 4.416 ; 4.416 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[7]             ; fpga_clk   ; 4.419 ; 4.419 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[8]             ; fpga_clk   ; 4.084 ; 4.084 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[9]             ; fpga_clk   ; 4.094 ; 4.094 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[10]            ; fpga_clk   ; 4.177 ; 4.177 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[11]            ; fpga_clk   ; 4.365 ; 4.365 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_bank[*]              ; fpga_clk   ; 4.510 ; 4.510 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[0]             ; fpga_clk   ; 4.510 ; 4.510 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[1]             ; fpga_clk   ; 4.521 ; 4.521 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_cas_n                ; fpga_clk   ; 4.509 ; 4.509 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_dq[*]                ; fpga_clk   ; 4.175 ; 4.175 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]               ; fpga_clk   ; 4.175 ; 4.175 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]               ; fpga_clk   ; 4.210 ; 4.210 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]               ; fpga_clk   ; 4.226 ; 4.226 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]               ; fpga_clk   ; 4.406 ; 4.406 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]               ; fpga_clk   ; 4.468 ; 4.468 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]               ; fpga_clk   ; 4.392 ; 4.392 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]               ; fpga_clk   ; 4.366 ; 4.366 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]               ; fpga_clk   ; 4.422 ; 4.422 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]               ; fpga_clk   ; 4.201 ; 4.201 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]               ; fpga_clk   ; 4.365 ; 4.365 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]              ; fpga_clk   ; 4.229 ; 4.229 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]              ; fpga_clk   ; 4.409 ; 4.409 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]              ; fpga_clk   ; 4.729 ; 4.729 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]              ; fpga_clk   ; 4.695 ; 4.695 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]              ; fpga_clk   ; 4.683 ; 4.683 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]              ; fpga_clk   ; 4.695 ; 4.695 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ldqm                 ; fpga_clk   ; 4.536 ; 4.536 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ras_n                ; fpga_clk   ; 4.506 ; 4.506 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_udqm                 ; fpga_clk   ; 4.496 ; 4.496 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_we_n                 ; fpga_clk   ; 4.244 ; 4.244 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; DRAM_CLK                  ; fpga_clk   ;       ; 0.868 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG2                     ; fpga_clk   ; 6.343 ; 6.343 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_0[*]                  ; fpga_clk   ; 5.916 ; 5.916 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[0]                 ; fpga_clk   ; 5.916 ; 5.916 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[1]                 ; fpga_clk   ; 5.933 ; 5.933 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[2]                 ; fpga_clk   ; 5.937 ; 5.937 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[3]                 ; fpga_clk   ; 5.931 ; 5.931 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[4]                 ; fpga_clk   ; 6.170 ; 6.170 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[5]                 ; fpga_clk   ; 6.164 ; 6.164 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[6]                 ; fpga_clk   ; 6.182 ; 6.182 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_1[*]                  ; fpga_clk   ; 6.186 ; 6.186 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[0]                 ; fpga_clk   ; 7.142 ; 7.142 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[1]                 ; fpga_clk   ; 6.695 ; 6.695 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[2]                 ; fpga_clk   ; 7.124 ; 7.124 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[3]                 ; fpga_clk   ; 7.335 ; 7.335 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[4]                 ; fpga_clk   ; 7.158 ; 7.158 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[5]                 ; fpga_clk   ; 7.320 ; 7.320 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[6]                 ; fpga_clk   ; 6.186 ; 6.186 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_2[*]                  ; fpga_clk   ; 5.767 ; 5.767 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[0]                 ; fpga_clk   ; 6.090 ; 6.090 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[1]                 ; fpga_clk   ; 6.715 ; 6.715 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[2]                 ; fpga_clk   ; 5.767 ; 5.767 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[3]                 ; fpga_clk   ; 5.994 ; 5.994 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[4]                 ; fpga_clk   ; 6.719 ; 6.719 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[5]                 ; fpga_clk   ; 6.429 ; 6.429 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[6]                 ; fpga_clk   ; 6.708 ; 6.708 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_3[*]                  ; fpga_clk   ; 5.446 ; 5.446 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[0]                 ; fpga_clk   ; 5.446 ; 5.446 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[1]                 ; fpga_clk   ; 6.641 ; 6.641 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[2]                 ; fpga_clk   ; 6.191 ; 6.191 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[3]                 ; fpga_clk   ; 6.606 ; 6.606 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[4]                 ; fpga_clk   ; 5.657 ; 5.657 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[5]                 ; fpga_clk   ; 6.323 ; 6.323 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[6]                 ; fpga_clk   ; 5.975 ; 5.975 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_4[*]                  ; fpga_clk   ; 6.556 ; 6.556 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[0]                 ; fpga_clk   ; 6.574 ; 6.574 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[1]                 ; fpga_clk   ; 6.571 ; 6.571 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[2]                 ; fpga_clk   ; 6.583 ; 6.583 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[3]                 ; fpga_clk   ; 6.556 ; 6.556 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[4]                 ; fpga_clk   ; 6.879 ; 6.879 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[5]                 ; fpga_clk   ; 6.869 ; 6.869 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[6]                 ; fpga_clk   ; 6.573 ; 6.573 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_5[*]                  ; fpga_clk   ; 6.294 ; 6.294 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[0]                 ; fpga_clk   ; 6.432 ; 6.432 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[1]                 ; fpga_clk   ; 6.415 ; 6.415 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[2]                 ; fpga_clk   ; 6.398 ; 6.398 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[3]                 ; fpga_clk   ; 6.445 ; 6.445 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[4]                 ; fpga_clk   ; 6.385 ; 6.385 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[5]                 ; fpga_clk   ; 6.376 ; 6.376 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[6]                 ; fpga_clk   ; 6.294 ; 6.294 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_6[*]                  ; fpga_clk   ; 5.359 ; 5.359 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[0]                 ; fpga_clk   ; 7.264 ; 7.264 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[1]                 ; fpga_clk   ; 6.707 ; 6.707 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[2]                 ; fpga_clk   ; 6.202 ; 6.202 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[3]                 ; fpga_clk   ; 6.893 ; 6.893 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[4]                 ; fpga_clk   ; 5.944 ; 5.944 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[5]                 ; fpga_clk   ; 5.400 ; 5.400 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[6]                 ; fpga_clk   ; 5.359 ; 5.359 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_7[*]                  ; fpga_clk   ; 5.685 ; 5.685 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[0]                 ; fpga_clk   ; 6.105 ; 6.105 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[1]                 ; fpga_clk   ; 5.698 ; 5.698 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[2]                 ; fpga_clk   ; 5.685 ; 5.685 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[3]                 ; fpga_clk   ; 5.864 ; 5.864 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[4]                 ; fpga_clk   ; 6.442 ; 6.442 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[5]                 ; fpga_clk   ; 6.102 ; 6.102 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[6]                 ; fpga_clk   ; 6.462 ; 6.462 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_disp_active           ; fpga_clk   ; 6.711 ; 6.711 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icy_bus_taken         ; fpga_clk   ; 5.110 ; 5.110 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icz_bus_taken         ; fpga_clk   ; 4.879 ; 4.879 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_image_tx_en           ; fpga_clk   ; 8.484 ; 8.484 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_Y_active ; fpga_clk   ; 6.507 ; 6.507 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_Z_active ; fpga_clk   ; 6.682 ; 6.682 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_trig     ; fpga_clk   ; 5.275 ; 5.275 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_rx_path_cyc           ; fpga_clk   ; 7.197 ; 7.197 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_out           ; fpga_clk   ; 4.706 ; 4.706 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; BLUE[*]                   ; fpga_clk   ; 4.268 ; 4.268 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[2]                  ; fpga_clk   ; 4.268 ; 4.268 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[3]                  ; fpga_clk   ; 4.270 ; 4.270 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[4]                  ; fpga_clk   ; 4.625 ; 4.625 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[5]                  ; fpga_clk   ; 4.624 ; 4.624 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[6]                  ; fpga_clk   ; 4.600 ; 4.600 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[7]                  ; fpga_clk   ; 4.622 ; 4.622 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[8]                  ; fpga_clk   ; 4.777 ; 4.777 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[9]                  ; fpga_clk   ; 4.532 ; 4.532 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; GREEN[*]                  ; fpga_clk   ; 4.300 ; 4.300 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[2]                 ; fpga_clk   ; 4.765 ; 4.765 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[3]                 ; fpga_clk   ; 4.566 ; 4.566 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[4]                 ; fpga_clk   ; 4.548 ; 4.548 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[5]                 ; fpga_clk   ; 4.545 ; 4.545 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[6]                 ; fpga_clk   ; 4.310 ; 4.310 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[7]                 ; fpga_clk   ; 4.300 ; 4.300 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[8]                 ; fpga_clk   ; 4.306 ; 4.306 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[9]                 ; fpga_clk   ; 4.594 ; 4.594 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; LEDG3                     ; fpga_clk   ; 5.925 ; 5.925 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; RED[*]                    ; fpga_clk   ; 4.523 ; 4.523 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[2]                   ; fpga_clk   ; 5.031 ; 5.031 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[3]                   ; fpga_clk   ; 4.990 ; 4.990 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[4]                   ; fpga_clk   ; 4.756 ; 4.756 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[5]                   ; fpga_clk   ; 4.790 ; 4.790 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[6]                   ; fpga_clk   ; 4.740 ; 4.740 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[7]                   ; fpga_clk   ; 4.755 ; 4.755 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[8]                   ; fpga_clk   ; 4.523 ; 4.523 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[9]                   ; fpga_clk   ; 4.764 ; 4.764 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; blank                     ; fpga_clk   ; 5.810 ; 5.810 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40                    ; fpga_clk   ; 2.939 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; hsync                     ; fpga_clk   ; 5.831 ; 5.831 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; vsync                     ; fpga_clk   ; 5.451 ; 5.451 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40                    ; fpga_clk   ;       ; 2.939 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+


+--------------------------------------------------------------------------+
; Propagation Delay                                                        ;
+------------------+---------------------+-------+--------+--------+-------+
; Input Port       ; Output Port         ; RR    ; RF     ; FR     ; FF    ;
+------------------+---------------------+-------+--------+--------+-------+
; dbg_img_tx_en_sw ; dbg_image_tx_en     ; 9.706 ;        ;        ; 9.706 ;
; fpga_rst         ; LEDG0               ;       ; 10.022 ; 10.022 ;       ;
; uart_serial_in   ; dbg_uart_serial_out ; 8.043 ;        ;        ; 8.043 ;
+------------------+---------------------+-------+--------+--------+-------+


+--------------------------------------------------------------------------+
; Minimum Propagation Delay                                                ;
+------------------+---------------------+-------+--------+--------+-------+
; Input Port       ; Output Port         ; RR    ; RF     ; FR     ; FF    ;
+------------------+---------------------+-------+--------+--------+-------+
; dbg_img_tx_en_sw ; dbg_image_tx_en     ; 9.706 ;        ;        ; 9.706 ;
; fpga_rst         ; LEDG0               ;       ; 10.022 ; 10.022 ;       ;
; uart_serial_in   ; dbg_uart_serial_out ; 8.043 ;        ;        ; 8.043 ;
+------------------+---------------------+-------+--------+--------+-------+


+----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                            ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                        ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 4.072 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 4.342 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 4.372 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 4.372 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 4.072 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 4.072 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 4.072 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 4.072 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 4.394 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 4.364 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 4.394 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 4.394 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 4.400 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 4.400 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 4.410 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 4.410 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 4.390 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                        ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 4.072 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 4.342 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 4.372 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 4.372 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 4.072 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 4.072 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 4.072 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 4.072 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 4.394 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 4.364 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 4.394 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 4.394 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 4.400 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 4.400 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 4.410 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 4.410 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 4.390 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                    ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                        ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 4.072     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 4.342     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 4.372     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 4.372     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 4.072     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 4.072     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 4.072     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 4.072     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 4.394     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 4.364     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 4.394     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 4.394     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 4.400     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 4.400     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 4.410     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 4.410     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 4.390     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                            ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                        ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 4.072     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 4.342     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 4.372     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 4.372     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 4.072     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 4.072     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 4.072     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 4.072     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 4.394     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 4.364     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 4.394     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 4.394     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 4.400     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 4.400     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 4.410     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 4.410     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 4.390     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                        ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 1.638  ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 1.640  ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 3.853  ; 0.000         ;
; fpga_clk                                               ; 19.452 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                        ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; fpga_clk                                               ; 0.215 ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.215 ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.215 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Fast Model Recovery Summary                                                     ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.191  ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.479  ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 2.382  ; 0.000         ;
; fpga_clk                                               ; 18.949 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Fast Model Removal Summary                                                     ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; fpga_clk                                               ; 0.795 ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.815 ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.832 ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 1.879 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                          ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 1.623  ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.873  ; 0.000         ;
; fpga_clk                                               ; 9.000  ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 10.373 ; 0.000         ;
; altera_reserved_tck                                    ; 97.778 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                                                          ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 1.638 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_en                                                                                                                       ; mds_top:inst2|img_man_top:img_man_top_inst|en_trig_proc                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.500        ; 0.007      ; 0.901      ;
; 1.712 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_zero                                                                                                                     ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_cnt_zero_d1                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.500        ; -0.002     ; 0.818      ;
; 1.728 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready                                                                                                                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_ready_d1                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.500        ; -0.008     ; 0.796      ;
; 1.858 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_en                                                                                                                       ; mds_top:inst2|img_man_top:img_man_top_inst|dbg_manipulation_trig                                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.500        ; 0.007      ; 0.681      ;
; 2.140 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_busy                                                                                                                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wbm_busy_d1                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.500        ; -0.001     ; 0.391      ;
; 2.141 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_busy                                                                                                                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|wbm_busy_d1                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.500        ; -0.001     ; 0.390      ;
; 3.243 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                                                                                                                                     ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.084      ; 1.840      ;
; 3.251 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|upper_frame[4]                                                                                                                                                                    ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.084      ; 1.832      ;
; 3.297 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[5]                                                                                                                                                                     ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg1  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.084      ; 1.786      ;
; 3.349 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|right_frame[5]                                                                                                                                                                    ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg1  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.084      ; 1.734      ;
; 3.353 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|upper_frame[3]                                                                                                                                                                    ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.060      ; 1.706      ;
; 3.363 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|lower_frame[3]                                                                                                                                                                    ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.060      ; 1.696      ;
; 3.367 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|lower_frame[4]                                                                                                                                                                    ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.084      ; 1.716      ;
; 3.379 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|upper_frame[3]                                                                                                                                                                    ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.061      ; 1.681      ;
; 3.447 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                                                                                                                                     ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[25]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.024      ; 1.609      ;
; 3.455 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|upper_frame[4]                                                                                                                                                                    ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[25]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.024      ; 1.601      ;
; 3.457 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[5]                                                                                                                                                                     ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[26]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.024      ; 1.599      ;
; 3.484 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|lower_frame[3]                                                                                                                                                                    ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.061      ; 1.576      ;
; 3.485 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|upper_frame[3]                                                                                                                                                                    ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~23                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.002     ; 1.545      ;
; 3.509 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|right_frame[5]                                                                                                                                                                    ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[26]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.024      ; 1.547      ;
; 3.514 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                                                                                                                                     ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[23]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.024      ; 1.542      ;
; 3.552 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                                                                                                                                     ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg2  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.085      ; 1.532      ;
; 3.571 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|lower_frame[4]                                                                                                                                                                    ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[25]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.024      ; 1.485      ;
; 3.578 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                                                                                                                                     ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg2  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.084      ; 1.505      ;
; 3.578 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|upper_frame[3]                                                                                                                                                                    ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~27                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.002     ; 1.452      ;
; 3.588 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|lower_frame[3]                                                                                                                                                                    ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~27                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.002     ; 1.442      ;
; 3.590 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|lower_frame[3]                                                                                                                                                                    ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~23                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.002     ; 1.440      ;
; 3.619 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[5]                                                                                                                                                                     ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~25                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.024      ; 1.437      ;
; 3.671 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|right_frame[5]                                                                                                                                                                    ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~25                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.024      ; 1.385      ;
; 3.705 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                                                                                                                                     ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~24                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.024      ; 1.351      ;
; 3.713 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|upper_frame[4]                                                                                                                                                                    ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~24                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.024      ; 1.343      ;
; 3.733 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                                                                                                                                     ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[27]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.024      ; 1.323      ;
; 3.829 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|upper_frame[3]                                                                                                                                                                    ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[28]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 1.202      ;
; 3.829 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|lower_frame[4]                                                                                                                                                                    ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~24                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.024      ; 1.227      ;
; 3.838 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|upper_frame[3]                                                                                                                                                                    ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[24]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 1.193      ;
; 3.839 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|lower_frame[3]                                                                                                                                                                    ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[28]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 1.192      ;
; 3.888 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                                                                                                                                     ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~22                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.025      ; 1.169      ;
; 3.902 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                                                                                                                                     ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~26                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.024      ; 1.154      ;
; 3.943 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|lower_frame[3]                                                                                                                                                                    ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[24]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 1.088      ;
; 4.398 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vsync_i                                                                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_d1                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.017     ; 0.617      ;
; 4.472 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_ln_trig                                                                                                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|req_trig_d1                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.004      ; 0.564      ;
; 5.169 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg0 ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 4.842      ;
; 5.169 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg1 ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 4.842      ;
; 5.169 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg2 ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 4.842      ;
; 5.169 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg3 ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 4.842      ;
; 5.169 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg4 ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 4.842      ;
; 5.169 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg5 ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 4.842      ;
; 5.169 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg6 ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 4.842      ;
; 5.169 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg7 ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 4.842      ;
; 5.169 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg8 ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 4.842      ;
; 5.169 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg9 ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 4.842      ;
; 5.179 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                                                                                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.071      ; 4.891      ;
; 5.198 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                                                                                                                            ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.071      ; 4.872      ;
; 5.233 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st                                                                                                                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.071      ; 4.837      ;
; 5.252 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st                                                                                                             ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.071      ; 4.818      ;
; 5.275 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg0 ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~23                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.051     ; 4.706      ;
; 5.275 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg1 ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~23                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.051     ; 4.706      ;
; 5.275 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg2 ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~23                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.051     ; 4.706      ;
; 5.275 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg3 ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~23                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.051     ; 4.706      ;
; 5.275 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg4 ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~23                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.051     ; 4.706      ;
; 5.275 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg5 ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~23                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.051     ; 4.706      ;
; 5.275 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg6 ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~23                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.051     ; 4.706      ;
; 5.275 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg7 ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~23                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.051     ; 4.706      ;
; 5.275 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg8 ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~23                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.051     ; 4.706      ;
; 5.275 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg9 ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~23                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.051     ; 4.706      ;
; 5.302 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                                                                                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.069      ; 4.766      ;
; 5.321 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                                                                                                                            ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.069      ; 4.747      ;
; 5.351 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                                                                                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.071      ; 4.719      ;
; 5.355 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                                                                                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.069      ; 4.713      ;
; 5.356 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st                                                                                                                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.069      ; 4.712      ;
; 5.370 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                                                                                                                            ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.071      ; 4.700      ;
; 5.371 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                                                                                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg4 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.069      ; 4.697      ;
; 5.372 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[0]                                                                                                                            ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.071      ; 4.698      ;
; 5.374 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                                                                                                                            ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.069      ; 4.694      ;
; 5.375 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st                                                                                                             ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.069      ; 4.693      ;
; 5.390 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                                                                                                                            ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg4 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.069      ; 4.678      ;
; 5.405 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st                                                                                                                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.071      ; 4.665      ;
; 5.409 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st                                                                                                                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.069      ; 4.659      ;
; 5.410 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~porta_address_reg0 ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 4.616      ;
; 5.410 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~porta_address_reg1 ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 4.616      ;
; 5.410 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~porta_address_reg2 ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 4.616      ;
; 5.410 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~porta_address_reg3 ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 4.616      ;
; 5.410 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~porta_address_reg4 ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 4.616      ;
; 5.410 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~porta_address_reg5 ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 4.616      ;
; 5.410 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~porta_address_reg6 ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 4.616      ;
; 5.410 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~porta_address_reg7 ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 4.616      ;
; 5.410 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~porta_address_reg8 ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 4.616      ;
; 5.410 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~porta_address_reg9 ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 4.616      ;
; 5.424 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st                                                                                                             ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.071      ; 4.646      ;
; 5.425 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st                                                                                                                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg4 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.069      ; 4.643      ;
; 5.428 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st                                                                                                             ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.069      ; 4.640      ;
; 5.434 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[0]                                                                                                                                                                            ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.071      ; 4.636      ;
; 5.443 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[2]                                                                                                                      ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.076      ; 4.632      ;
; 5.444 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st                                                                                                             ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg4 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.069      ; 4.624      ;
; 5.451 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                                                                                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.071      ; 4.619      ;
; 5.470 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                                                                                                                            ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.071      ; 4.600      ;
; 5.471 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[0]                                                                                                                            ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.071      ; 4.599      ;
; 5.482 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[2]                                                                                                                            ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.071      ; 4.588      ;
; 5.482 ; mds_top:inst2|intercon:intercon_z_inst|wbs_gnt[1]                                                                                                                                                                            ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.071      ; 4.588      ;
; 5.484 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                                                                                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.069      ; 4.584      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                       ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 1.640 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[6]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[6]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.011     ; 0.881      ;
; 1.643 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[7]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[7]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.011     ; 0.878      ;
; 1.664 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[5]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[5]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.004     ; 0.864      ;
; 1.676 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[3]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[3]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.004      ; 0.860      ;
; 1.701 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[1]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[1]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.004      ; 0.835      ;
; 1.704 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[4]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[4]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.004      ; 0.832      ;
; 1.786 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[4]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[4]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.749      ;
; 1.802 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[0]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[0]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.002      ; 0.732      ;
; 1.809 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[2]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[2]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.002      ; 0.725      ;
; 1.837 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[19]                                                                                                                                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[19]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.011     ; 0.684      ;
; 1.837 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[20]                                                                                                                                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[20]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.698      ;
; 1.859 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[9]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[9]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.005     ; 0.668      ;
; 1.864 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[8]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[8]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.005     ; 0.663      ;
; 1.868 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[7]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[7]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.012     ; 0.652      ;
; 1.874 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|type_reg_wbm[0]                                                                                                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d1[0]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.021     ; 0.637      ;
; 1.878 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[10]                                                                                                                                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[10]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.011     ; 0.643      ;
; 1.880 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[21]                                                                                                                                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[21]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.653      ;
; 1.883 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[6]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[6]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.012     ; 0.637      ;
; 1.893 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|type_reg_wbm[1]                                                                                                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d1[1]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.021     ; 0.618      ;
; 1.893 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[16]                                                                                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[16]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.021     ; 0.618      ;
; 1.901 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[5]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[5]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.005     ; 0.626      ;
; 1.906 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[11]                                                                                                                                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[11]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.004      ; 0.630      ;
; 1.906 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[18]                                                                                                                                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[18]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.004      ; 0.630      ;
; 1.915 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[17]                                                                                                                                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[17]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.004      ; 0.621      ;
; 1.925 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[3]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[3]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.002      ; 0.609      ;
; 1.934 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[4]                                                                                                              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[4]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.005      ; 0.603      ;
; 1.938 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[16]                                                                                                                                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[16]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 0.594      ;
; 1.939 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[13]                                                                                                                                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[13]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 0.593      ;
; 1.941 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[15]                                                                                                                                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[15]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 0.591      ;
; 1.948 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|restart_i                                                                                                                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d1                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.003     ; 0.581      ;
; 2.008 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[0]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[0]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 0.524      ;
; 2.021 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[12]                                                                                                                                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[12]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.512      ;
; 2.051 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[5]                                                                                                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[5]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.482      ;
; 2.055 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[2]                                                                                                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[2]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.478      ;
; 2.055 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[8]                                                                                                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[8]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.478      ;
; 2.055 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[1]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[1]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.002      ; 0.479      ;
; 2.056 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[12]                                                                                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[12]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.477      ;
; 2.056 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[21]                                                                                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[21]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.477      ;
; 2.057 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[6]                                                                                                              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[6]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.476      ;
; 2.057 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[8]                                                                                                              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[8]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.476      ;
; 2.057 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[10]                                                                                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[10]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.476      ;
; 2.058 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[3]                                                                                                              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[3]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.475      ;
; 2.059 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[1]                                                                                                              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[1]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.474      ;
; 2.060 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|type_reg_wbm[0]                                                                                                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|type_reg_wbm_d1[0]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 0.472      ;
; 2.061 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[17]                                                                                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[17]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.002      ; 0.473      ;
; 2.069 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[0]                                                                                                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[0]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.464      ;
; 2.072 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[18]                                                                                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[18]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.002      ; 0.462      ;
; 2.134 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[2]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[2]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.399      ;
; 2.137 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|init_rd                                                                                                                         ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d1                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.396      ;
; 2.138 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_ready                                                                                                                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d1                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.395      ;
; 2.138 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[3]                                                                                                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[3]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.395      ;
; 2.138 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[11]                                                                                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[11]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.395      ;
; 2.138 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[15]                                                                                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[15]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.395      ;
; 2.139 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[6]                                                                                                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[6]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.394      ;
; 2.139 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[5]                                                                                                              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[5]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.394      ;
; 2.140 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[1]                                                                                                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[1]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.393      ;
; 2.140 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[4]                                                                                                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[4]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.393      ;
; 2.140 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[13]                                                                                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[13]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.393      ;
; 2.141 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[7]                                                                                                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[7]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.392      ;
; 2.141 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[7]                                                                                                              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[7]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.392      ;
; 2.141 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[9]                                                                                                              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[9]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.392      ;
; 2.141 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[14]                                                                                                                                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[14]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.392      ;
; 2.142 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[0]                                                                                                              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[0]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.391      ;
; 2.143 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[8]                                                                                                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[8]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.390      ;
; 2.143 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[14]                                                                                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[14]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.390      ;
; 2.144 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[2]                                                                                                              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[2]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.389      ;
; 2.144 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[0]                                                                                                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[0]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.389      ;
; 2.144 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[20]                                                                                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[20]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.389      ;
; 2.146 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[19]                                                                                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[19]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.387      ;
; 4.653 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg0 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[5]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.079     ; 2.800      ;
; 4.653 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg1 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[5]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.079     ; 2.800      ;
; 4.653 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg2 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[5]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.079     ; 2.800      ;
; 4.653 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg3 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[5]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.079     ; 2.800      ;
; 4.653 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg4 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[5]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.079     ; 2.800      ;
; 4.653 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg5 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[5]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.079     ; 2.800      ;
; 4.653 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg6 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[5]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.079     ; 2.800      ;
; 4.653 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg7 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[5]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.079     ; 2.800      ;
; 4.653 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg8 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[5]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.079     ; 2.800      ;
; 4.712 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg0 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[5]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.079     ; 2.741      ;
; 4.712 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg1 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[5]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.079     ; 2.741      ;
; 4.712 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg2 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[5]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.079     ; 2.741      ;
; 4.712 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg3 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[5]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.079     ; 2.741      ;
; 4.712 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg4 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[5]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.079     ; 2.741      ;
; 4.712 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg5 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[5]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.079     ; 2.741      ;
; 4.712 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg6 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[5]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.079     ; 2.741      ;
; 4.712 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg7 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[5]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.079     ; 2.741      ;
; 4.712 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg8 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[5]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.079     ; 2.741      ;
; 4.786 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg0 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[12]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.079     ; 2.667      ;
; 4.786 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg1 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[12]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.079     ; 2.667      ;
; 4.786 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg2 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[12]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.079     ; 2.667      ;
; 4.786 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg3 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[12]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.079     ; 2.667      ;
; 4.786 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg4 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[12]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.079     ; 2.667      ;
; 4.786 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg5 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[12]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.079     ; 2.667      ;
; 4.786 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg6 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[12]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.079     ; 2.667      ;
; 4.786 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg7 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[12]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.079     ; 2.667      ;
; 4.786 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg8 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[12]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.079     ; 2.667      ;
; 4.788 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg0 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[12] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.079     ; 2.665      ;
; 4.788 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg1 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[12] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.079     ; 2.665      ;
; 4.788 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg2 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[12] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.079     ; 2.665      ;
; 4.788 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg3 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[12] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.079     ; 2.665      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                                                                        ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 3.853  ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|manipulation_complete ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|image_tx_en_i      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.179      ;
; 3.990  ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_type_inst|reg_data[2]                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d1                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.016     ; 1.026      ;
; 21.004 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.001     ; 4.027      ;
; 21.024 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.000      ; 4.008      ;
; 21.024 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.000      ; 4.008      ;
; 21.024 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.000      ; 4.008      ;
; 21.024 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.000      ; 4.008      ;
; 21.055 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.001     ; 3.976      ;
; 21.059 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.001     ; 3.972      ;
; 21.059 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.001     ; 3.972      ;
; 21.087 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.000      ; 3.945      ;
; 21.087 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.000      ; 3.945      ;
; 21.089 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.000      ; 3.943      ;
; 21.090 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.000      ; 3.942      ;
; 21.138 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.010      ; 3.904      ;
; 21.138 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.010      ; 3.904      ;
; 21.138 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.010      ; 3.904      ;
; 21.181 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.001     ; 3.850      ;
; 21.183 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.001     ; 3.848      ;
; 21.185 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.001     ; 3.846      ;
; 21.186 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.001     ; 3.845      ;
; 21.200 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.010      ; 3.842      ;
; 21.317 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.010      ; 3.725      ;
; 21.317 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.010      ; 3.725      ;
; 21.318 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.010      ; 3.724      ;
; 21.321 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.010      ; 3.721      ;
; 21.439 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 3.588      ;
; 21.459 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 3.569      ;
; 21.459 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 3.569      ;
; 21.459 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 3.569      ;
; 21.459 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 3.569      ;
; 21.490 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 3.537      ;
; 21.494 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 3.533      ;
; 21.494 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 3.533      ;
; 21.518 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 3.509      ;
; 21.522 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 3.506      ;
; 21.522 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 3.506      ;
; 21.524 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 3.504      ;
; 21.525 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 3.503      ;
; 21.538 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 3.490      ;
; 21.538 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 3.490      ;
; 21.538 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 3.490      ;
; 21.538 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 3.490      ;
; 21.569 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 3.458      ;
; 21.573 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.006      ; 3.465      ;
; 21.573 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.006      ; 3.465      ;
; 21.573 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.006      ; 3.465      ;
; 21.573 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 3.454      ;
; 21.573 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 3.454      ;
; 21.589 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 3.438      ;
; 21.601 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 3.426      ;
; 21.601 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 3.427      ;
; 21.601 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 3.427      ;
; 21.603 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 3.425      ;
; 21.604 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 3.424      ;
; 21.605 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 3.422      ;
; 21.609 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 3.419      ;
; 21.609 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 3.419      ;
; 21.609 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 3.419      ;
; 21.609 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 3.419      ;
; 21.616 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 3.411      ;
; 21.618 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 3.409      ;
; 21.620 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 3.407      ;
; 21.621 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 3.406      ;
; 21.621 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 3.407      ;
; 21.621 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 3.407      ;
; 21.621 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 3.407      ;
; 21.621 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 3.407      ;
; 21.625 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 3.403      ;
; 21.625 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 3.403      ;
; 21.625 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 3.403      ;
; 21.625 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 3.403      ;
; 21.635 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.006      ; 3.403      ;
; 21.640 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 3.387      ;
; 21.644 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 3.383      ;
; 21.644 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 3.383      ;
; 21.644 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 3.383      ;
; 21.652 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 3.375      ;
; 21.652 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.006      ; 3.386      ;
; 21.652 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.006      ; 3.386      ;
; 21.652 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.006      ; 3.386      ;
; 21.656 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 3.371      ;
; 21.656 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 3.371      ;
; 21.656 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 3.371      ;
; 21.658 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[0]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.009     ; 3.365      ;
; 21.660 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 3.367      ;
; 21.660 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 3.367      ;
; 21.662 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.009     ; 3.361      ;
; 21.664 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 3.364      ;
; 21.664 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 3.364      ;
; 21.664 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 3.364      ;
; 21.664 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 3.364      ;
; 21.672 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 3.356      ;
; 21.672 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 3.356      ;
; 21.674 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 3.354      ;
; 21.675 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 3.353      ;
; 21.684 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 3.344      ;
; 21.684 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 3.344      ;
; 21.686 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 3.342      ;
; 21.687 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 3.341      ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'fpga_clk'                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                  ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 19.452 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.025      ; 0.605      ;
; 19.497 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.535      ;
; 19.497 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.535      ;
; 19.498 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.025      ; 0.559      ;
; 19.515 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.517      ;
; 19.521 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.511      ;
; 19.551 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.481      ;
; 19.553 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d1      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.479      ;
; 19.564 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d1    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.468      ;
; 19.627 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.405      ;
; 19.627 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.405      ;
; 19.628 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.404      ;
; 19.630 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.402      ;
; 19.640 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.392      ;
; 19.641 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.391      ;
; 19.643 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.389      ;
; 19.665 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.367      ;
; 19.665 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.367      ;
+--------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'fpga_clk'                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.389      ;
; 0.239 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.392      ;
; 0.250 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.402      ;
; 0.252 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.405      ;
; 0.253 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.405      ;
; 0.316 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d1    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.468      ;
; 0.327 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d1      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.479      ;
; 0.329 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.481      ;
; 0.359 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.511      ;
; 0.365 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.517      ;
; 0.382 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.025      ; 0.559      ;
; 0.383 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.535      ;
; 0.383 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.535      ;
; 0.428 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.025      ; 0.605      ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                   ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_req_arb_st    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_req_arb_st    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|data_valid_r                                                                      ; mds_top:inst2|sdram_controller:sdr_ctrl|data_valid_r                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[8]                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[8]                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_burst_st ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_burst_st ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_sum_st        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_sum_st        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cyc_internal             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cyc_internal             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|err_i_status                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|err_i_status                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|first_rx_bool                ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|first_rx_bool                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[8]             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[8]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|stall_r                                                                           ; mds_top:inst2|sdram_controller:sdr_ctrl|stall_r                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[3]             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[3]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[0]             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[0]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[1]             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[1]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[2]             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[2]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|new_blen_n[0]                                                                     ; mds_top:inst2|sdram_controller:sdr_ctrl|new_blen_n[0]                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|do_refresh                                                                        ; mds_top:inst2|sdram_controller:sdr_ctrl|do_refresh                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[0]                                                                  ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[0]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[1]                                                                  ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[1]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[2]                                                                  ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[2]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[3]                                                                  ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[3]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|tRC_cntr[1]                                                                       ; mds_top:inst2|sdram_controller:sdr_ctrl|tRC_cntr[1]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|tRC_cntr[0]                                                                       ; mds_top:inst2|sdram_controller:sdr_ctrl|tRC_cntr[0]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_IDLE_ST                                                      ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_IDLE_ST                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[0]                                                             ; mds_top:inst2|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[0]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_PRE_ST                                                  ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_PRE_ST                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_AUTO_REF_WAIT_ST                                             ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_AUTO_REF_WAIT_ST                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_MODE_REG_ST                                             ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_MODE_REG_ST                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|init_done                                                                         ; mds_top:inst2|sdram_controller:sdr_ctrl|init_done                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.REFRESH_WAIT_ST                                                        ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.REFRESH_WAIT_ST                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ5_ST                                                               ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ5_ST                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_stb_internal             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_stb_internal             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|cyc_i_internal                                                                    ; mds_top:inst2|sdram_controller:sdr_ctrl|cyc_i_internal                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[1]                                                             ; mds_top:inst2|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[1]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|oor_r                                                                             ; mds_top:inst2|sdram_controller:sdr_ctrl|oor_r                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|err_i_status                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|err_i_status                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|wr_gnt_i                                              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|wr_gnt_i                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|dat_1st_bool                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|dat_1st_bool                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|oe_r                                                                              ; mds_top:inst2|sdram_controller:sdr_ctrl|oe_r                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|dat_1st_bool                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|dat_1st_bool                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|wr_bank_val                                                                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|wr_bank_val                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[21]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[21]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.234 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[19]          ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[19]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.387      ;
; 0.236 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[2]           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[2]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.389      ;
; 0.236 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[0]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[0]                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.389      ;
; 0.236 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[20]          ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[20]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.389      ;
; 0.236 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[1]                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[1]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[8]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[8]                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.390      ;
; 0.237 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[14]          ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[14]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.390      ;
; 0.237 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[1]              ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[1]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[0]           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[0]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.391      ;
; 0.238 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_deb                           ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[7]               ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[7]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.392      ;
; 0.239 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[7]           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[7]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.392      ;
; 0.239 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[9]           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[9]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.392      ;
; 0.239 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[14]                                ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[14]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.392      ;
; 0.239 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[3]                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[3]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[15]             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[15]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[14]             ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[14]                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[9]                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[9]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[19]                                ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[19]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[1]               ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[1]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.393      ;
; 0.240 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[4]               ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[4]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.393      ;
; 0.240 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[13]          ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[13]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.393      ;
; 0.240 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[0]                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[0]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; mds_top:inst2|sdram_controller:sdr_ctrl|blen_cnt[8]                                                                       ; mds_top:inst2|sdram_controller:sdr_ctrl|blen_cnt[8]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d4                                            ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_flt                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[8]                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[8]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[11]                                ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[11]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[13]                                ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[13]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[6]               ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[6]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.394      ;
; 0.241 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[5]           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[5]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.394      ;
; 0.241 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[12]          ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[12]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[6]                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[6]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|init_rd_d1                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|init_rd_bool                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[6]              ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[6]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; mds_top:inst2|sdram_controller:sdr_ctrl|address_r[3]                                                                      ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_addr_r[3]                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_ready                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d1                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.395      ;
; 0.242 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[3]               ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[3]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.395      ;
; 0.242 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[11]          ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[11]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.395      ;
; 0.242 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[15]          ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[15]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.395      ;
; 0.242 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d3                                          ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d4                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d1[0]                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d2[0]                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[2]                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[2]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|init_rd                      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d1                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.396      ;
; 0.243 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d2                                          ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d3                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[15]                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[15]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[14]             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[14]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; mds_top:inst2|sdram_controller:sdr_ctrl|address_r[15]                                                                     ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_addr_r[7]                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; mds_top:inst2|sdram_controller:sdr_ctrl|address_r[6]                                                                      ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_addr_r[6]                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d1                                          ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d2                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d3                                          ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_flt                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.REFRESH_ST                                                             ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.REFRESH_WAIT_ST                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[14]                                                               ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[14]                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ack_i_cnt[8]                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ack_i_cnt[8]                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[2]                                                                  ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[3]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[2]                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[2]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.399      ;
; 0.246 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ1_ST                                                               ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ2_ST                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.398      ;
; 0.248 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[8]            ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[8]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_AUTO_REF_WAIT_ST                                             ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_MODE_REG_ST                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_MODE_REG_ST                                                  ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_MODE_REG_ST                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.401      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node                                                                                                                     ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.215 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[0]                                                                           ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[0]                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|addr_trigger_unit                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|addr_trigger_unit                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|en_valid_count                                          ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|en_valid_count                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[0]                                        ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[0]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[1]                                        ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[1]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[2]                                        ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[2]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[3]                                        ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[3]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st.fsm_address_calc_st                  ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st.fsm_address_calc_st                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_addr_calc_proc[0]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_addr_calc_proc[0]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|addr_enable                                 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|addr_enable                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|enable_unit                                             ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|enable_unit                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st                   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_type_reg_0x00_st    ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_type_reg_0x00_st    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|finish_write_proc                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|finish_write_proc                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_wb_addr_lsb_st      ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_wb_addr_lsb_st      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st            ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|restart_bank[2]                             ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|restart_bank[2]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.write_type_reg_0x00_1_st   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.write_type_reg_0x00_1_st   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.prepare_for_second_pair_st ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.prepare_for_second_pair_st ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|restart_bank[0]                             ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|restart_bank[0]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.write_type_reg_0x80_1_st   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.write_type_reg_0x80_1_st   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.wait_ack_1_st              ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.wait_ack_1_st              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.write_type_reg_0x80_2_st   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.write_type_reg_0x80_2_st   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.wait_ack_2_st              ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.wait_ack_2_st              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|finish_read_pxl[1]                          ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|finish_read_pxl[1]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st.fsm_READ_from_SDRAM_st               ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st.fsm_READ_from_SDRAM_st               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_read_proc                                ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_read_proc                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.read_idle_st               ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.read_idle_st               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|intercon:intercon_y_inst|wbm_gnt[1]                                                                           ; mds_top:inst2|intercon:intercon_y_inst|wbm_gnt[1]                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_cur_st.wbm_rx_st                                             ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_cur_st.wbm_rx_st                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_cyc_o                              ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_cyc_o                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[0]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[0]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[1]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[1]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[2]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[2]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[0]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[0]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[1]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[1]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[2]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[2]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[3]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[3]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[4]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[4]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[5]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[5]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[6]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[6]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[7]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[7]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[8]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[8]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[9]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[9]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_addr_out_valid                          ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_addr_out_valid                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_din_valid                               ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_din_valid                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_bili_trig                                ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_bili_trig                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|valid_counter[0]                                          ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|valid_counter[0]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|valid_counter[1]                                          ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|valid_counter[1]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st.fsm_bilinear_st                      ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st.fsm_bilinear_st                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.STARTBIT_ST                                                     ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.STARTBIT_ST                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[2]                                                             ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[2]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.IDLE_ST                                                         ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.IDLE_ST                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[0]                                                             ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[0]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[1]                                                             ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[1]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[2]                                                             ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[2]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[3]                                                             ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[3]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.RX_ST                                                           ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.RX_ST                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[1]                                                             ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[1]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|valid                                                                  ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|valid                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[7]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[7]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[6]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[6]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[5]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[5]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[4]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[4]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[3]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[3]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[2]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[2]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[1]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[1]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[0]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[0]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.addr_st                                                            ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.addr_st                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.len_st                                                             ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.len_st                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[0]                                                                ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[0]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.eof_st                                                             ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.eof_st                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.type_st                                                            ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.type_st                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[1]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.data_st                                                            ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.data_st                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|eof_blk[3]                                                                ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|eof_blk[3]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_tgc_o                              ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_tgc_o                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|dat_1st_bool                                                                             ; mds_top:inst2|rx_path:rx_path_inst|dat_1st_bool                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|crc_err_status                                                                           ; mds_top:inst2|rx_path:rx_path_inst|crc_err_status                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|stop_bit_err                                                           ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|stop_bit_err                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|sbit_err_status                                                                          ; mds_top:inst2|rx_path:rx_path_inst|sbit_err_status                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|eof_err_status                                                                           ; mds_top:inst2|rx_path:rx_path_inst|eof_err_status                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|wbm_cur_st.wbm_wait_burst_st                                                             ; mds_top:inst2|rx_path:rx_path_inst|wbm_cur_st.wbm_wait_burst_st                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wb_address[9]                               ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wb_address[9]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_tga_o[1]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_tga_o[1]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tga_o[1]                                                     ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tga_o[1]                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|rd_wbm_tga_o[1]                             ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|rd_wbm_tga_o[1]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|col_index_signed[9]                         ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|col_index_signed[9]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|col_index_signed[10]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|col_index_signed[10]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|type_reg_offset[2]                                                                       ; mds_top:inst2|rx_path:rx_path_inst|type_reg_offset[2]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_dat_o[7]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_dat_o[7]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_dat_o[0]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_dat_o[0]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|type_reg_offset[0]                                                                       ; mds_top:inst2|rx_path:rx_path_inst|type_reg_offset[0]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|wbm_cur_st.wbm_wait_type_st                                                              ; mds_top:inst2|rx_path:rx_path_inst|wbm_cur_st.wbm_wait_type_st                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|trig_cnt[0]                                                                      ; mds_top:inst2|img_man_top:img_man_top_inst|trig_cnt[0]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|trig_cnt[1]                                                                      ; mds_top:inst2|img_man_top:img_man_top_inst|trig_cnt[1]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|trig_cnt[2]                                                                      ; mds_top:inst2|img_man_top:img_man_top_inst|trig_cnt[2]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|trig_cnt[3]                                                                      ; mds_top:inst2|img_man_top:img_man_top_inst|trig_cnt[3]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|en_trig_proc                                                                     ; mds_top:inst2|img_man_top:img_man_top_inst|en_trig_proc                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|trigger                                                                          ; mds_top:inst2|img_man_top:img_man_top_inst|trigger                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                 ; To Node                                                                                                                                                                                       ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                                                                       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vesa_en_i                                                                                                     ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vesa_en_i                                                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[7]                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[7]                                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[0]                                                                                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[0]                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[2]                                                                                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[2]                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[3]                                                                                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[3]                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[4]                                                                                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[4]                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[5]                                                                                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[5]                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[6]                                                                                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[6]                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[7]                                                                                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[7]                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[8]                                                                                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[8]                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[9]                                                                                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[9]                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|addr_store_a[0]  ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|address_reg_a[0]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.388      ;
; 0.238 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d1[8]                                                                                                                            ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d2[8]                                                                                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d1                                                                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                                                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst|sync_rst_deb                                                                                            ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst|sync_rst_out                                                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[12]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[12]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|g_out[0]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[0]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.392      ;
; 0.244 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|g_out[2]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[2]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.396      ;
; 0.246 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe20a[0]                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0]                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[1]            ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[1]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.398      ;
; 0.250 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[3]            ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[3]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.402      ;
; 0.251 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.403      ;
; 0.252 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[7]                                                                                           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[7]                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[11]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[11]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.405      ;
; 0.253 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.405      ;
; 0.254 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.406      ;
; 0.255 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|hcnt[8]                                                                                           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|hcnt[8]                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.407      ;
; 0.257 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.409      ;
; 0.257 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.409      ;
; 0.259 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.411      ;
; 0.263 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[7]                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|lower_frame[7]                                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.415      ;
; 0.263 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[7]                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[8]                                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.415      ;
; 0.263 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.415      ;
; 0.264 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.416      ;
; 0.266 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[7]                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[2]                                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.418      ;
; 0.266 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[7]                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[9]                                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.418      ;
; 0.296 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.448      ;
; 0.299 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[1]            ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.451      ;
; 0.299 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[2]                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[9]                                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.451      ;
; 0.300 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.452      ;
; 0.301 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[2]                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|lower_frame[7]                                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.453      ;
; 0.308 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[2]                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[8]                                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.460      ;
; 0.320 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[9]                                                                                     ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[5]                                                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.472      ;
; 0.324 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[0]            ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[0]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.476      ;
; 0.325 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|address_reg_a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|out_address_reg_a[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[3]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.477      ;
; 0.326 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[5]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[1]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.478      ;
; 0.327 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[5]            ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[5]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[4]            ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[4]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[7]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[4]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[4]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[2]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[2]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[0]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[0]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[10]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[10]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.480      ;
; 0.330 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1                                                                                            ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.482      ;
; 0.334 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[8]            ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 0.485      ;
; 0.335 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[12]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.487      ;
; 0.335 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 0.486      ;
; 0.336 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|lower_frame[7]                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|upper_frame[4]                                                                                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.488      ;
; 0.345 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[11]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.497      ;
; 0.355 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|g_out[5]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[5]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|r_out[5]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[13]                                                                                     ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[13]                                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[12]                                                                                     ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[12]                                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|r_out[2]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[2]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vesa_en_i                                                                                                     ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vsync_i                                                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[15]                                                                                     ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[15]                                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[1]                                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[1]                                                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[1]                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[4]                                                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[4]                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[14]                                                                                     ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[14]                                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[20]                                                                                     ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[20]                                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|g_out[7]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[7]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|r_out[6]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[6]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|r_out[4]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[4]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[6]                                                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[6]                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[22]                                                                                     ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[22]                                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[1]                                                                                           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[1]                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[3]                                                                                           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[3]                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vesa_en_i                                                                                                     ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|blank                                                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[8]                                                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[8]                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|g_out[6]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[6]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.515      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                                   ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.191 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out     ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_deb                           ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -1.604     ; 0.737      ;
; 0.191 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out     ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out                           ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -1.604     ; 0.737      ;
; 5.330 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[13]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.019     ; 2.183      ;
; 5.330 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[14]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.019     ; 2.183      ;
; 5.330 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[15]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.019     ; 2.183      ;
; 5.330 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[16]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.019     ; 2.183      ;
; 5.331 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|rd_gnt                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.036     ; 2.165      ;
; 5.331 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|err_i_status                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.036     ; 2.165      ;
; 5.331 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[1]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.036     ; 2.165      ;
; 5.331 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[0]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.036     ; 2.165      ;
; 5.331 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.036     ; 2.165      ;
; 5.331 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cur_st.wbm_req_arb_st    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.036     ; 2.165      ;
; 5.331 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|type_reg_wbm_d2[0]                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.036     ; 2.165      ;
; 5.331 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cur_st.wbm_idle_st       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.036     ; 2.165      ;
; 5.331 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[10]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.006     ; 2.195      ;
; 5.331 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[11]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.006     ; 2.195      ;
; 5.331 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[11]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.006     ; 2.195      ;
; 5.331 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[12]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.006     ; 2.195      ;
; 5.331 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[12]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.006     ; 2.195      ;
; 5.331 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[13]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.006     ; 2.195      ;
; 5.331 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[13]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.006     ; 2.195      ;
; 5.331 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[14]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.006     ; 2.195      ;
; 5.331 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[15]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.006     ; 2.195      ;
; 5.331 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[21]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.036     ; 2.165      ;
; 5.333 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[17]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.008     ; 2.191      ;
; 5.333 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[17]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.008     ; 2.191      ;
; 5.333 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[18]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.008     ; 2.191      ;
; 5.333 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[18]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.008     ; 2.191      ;
; 5.333 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[20]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.008     ; 2.191      ;
; 5.333 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[21]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.008     ; 2.191      ;
; 5.334 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d1                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 2.195      ;
; 5.334 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d2                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 2.195      ;
; 5.334 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d3                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 2.195      ;
; 5.334 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d4                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 2.195      ;
; 5.334 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_flt                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 2.195      ;
; 5.334 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[5]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.016     ; 2.182      ;
; 5.334 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[5]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.016     ; 2.182      ;
; 5.334 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[6]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.016     ; 2.182      ;
; 5.334 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[6]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.016     ; 2.182      ;
; 5.334 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[7]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.016     ; 2.182      ;
; 5.334 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[7]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.016     ; 2.182      ;
; 5.334 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[8]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.016     ; 2.182      ;
; 5.334 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[8]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.016     ; 2.182      ;
; 5.334 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[9]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.016     ; 2.182      ;
; 5.334 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[9]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.016     ; 2.182      ;
; 5.334 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[15]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.016     ; 2.182      ;
; 5.335 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[3]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.015     ; 2.182      ;
; 5.335 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[1]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.015     ; 2.182      ;
; 5.335 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[2]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.015     ; 2.182      ;
; 5.335 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[4]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.015     ; 2.182      ;
; 5.335 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[5]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.015     ; 2.182      ;
; 5.335 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[8]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.015     ; 2.182      ;
; 5.335 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[6]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.015     ; 2.182      ;
; 5.335 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[7]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.015     ; 2.182      ;
; 5.335 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_latch_1st_dat            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.043     ; 2.154      ;
; 5.335 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|type_reg_wbm_d1[0]                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.013     ; 2.184      ;
; 5.335 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_busy                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.043     ; 2.154      ;
; 5.335 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[19]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.013     ; 2.184      ;
; 5.335 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[19]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.013     ; 2.184      ;
; 5.345 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[2]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.024     ; 2.163      ;
; 5.345 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[4]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.024     ; 2.163      ;
; 5.345 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[5]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.024     ; 2.163      ;
; 5.345 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[6]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.024     ; 2.163      ;
; 5.345 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[7]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.024     ; 2.163      ;
; 5.345 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[10]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.024     ; 2.163      ;
; 5.345 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[12]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.024     ; 2.163      ;
; 5.345 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[19]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.024     ; 2.163      ;
; 5.356 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cur_st.wbm_bank_st       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.026     ; 2.150      ;
; 5.356 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d1                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.026     ; 2.150      ;
; 5.356 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d4                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.026     ; 2.150      ;
; 5.356 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_flt                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.026     ; 2.150      ;
; 5.356 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|init_rd_d1                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.026     ; 2.150      ;
; 5.356 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|init_rd_bool                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.026     ; 2.150      ;
; 5.356 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cur_st.wbm_wait_burst_st ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.026     ; 2.150      ;
; 5.479 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d1                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.036     ; 2.017      ;
; 5.479 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d2                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.030     ; 2.023      ;
; 5.479 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d3                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.030     ; 2.023      ;
; 5.479 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_req_arb_st    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.030     ; 2.023      ;
; 5.479 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_bank_st       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.030     ; 2.023      ;
; 5.479 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_burst_st ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.030     ; 2.023      ;
; 5.479 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_tx_st         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.030     ; 2.023      ;
; 5.479 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_sum_st   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.030     ; 2.023      ;
; 5.479 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_sum_st        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.030     ; 2.023      ;
; 5.479 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[3]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.037     ; 2.016      ;
; 5.479 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[0]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.037     ; 2.016      ;
; 5.479 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[1]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.037     ; 2.016      ;
; 5.479 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[2]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.037     ; 2.016      ;
; 5.479 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_i                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.037     ; 2.016      ;
; 5.479 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[4]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.037     ; 2.016      ;
; 5.479 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[3]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.037     ; 2.016      ;
; 5.479 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[2]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.037     ; 2.016      ;
; 5.479 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|rfsh_int_cntr[1]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.041     ; 2.012      ;
; 5.479 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|rfsh_int_cntr[2]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.041     ; 2.012      ;
; 5.479 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|rfsh_int_cntr[3]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.041     ; 2.012      ;
; 5.479 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|rfsh_int_cntr[4]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.041     ; 2.012      ;
; 5.479 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|rfsh_int_cntr[5]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.041     ; 2.012      ;
; 5.479 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|rfsh_int_cntr[6]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.041     ; 2.012      ;
; 5.479 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|rfsh_int_cntr[7]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.041     ; 2.012      ;
; 5.479 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|rfsh_int_cntr[8]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.041     ; 2.012      ;
; 5.479 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|rfsh_int_cntr[9]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.041     ; 2.012      ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                          ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.479 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_ready_flt                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.500        ; -0.026     ; 2.027      ;
; 6.927 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out     ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_deb    ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -1.633     ; 1.472      ;
; 6.927 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out     ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out    ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -1.633     ; 1.472      ;
; 7.038 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_br_pixel[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.033      ; 2.970      ;
; 7.038 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_br_pixel[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.033      ; 2.970      ;
; 7.038 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_br_pixel[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.033      ; 2.970      ;
; 7.038 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_br_pixel[3] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.033      ; 2.970      ;
; 7.038 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_br_pixel[4] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.033      ; 2.970      ;
; 7.038 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_br_pixel[5] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.033      ; 2.970      ;
; 7.038 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_br_pixel[6] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.033      ; 2.970      ;
; 7.038 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_br_pixel[7] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.033      ; 2.970      ;
; 7.038 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tr_pixel[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.033      ; 2.970      ;
; 7.038 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tr_pixel[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.033      ; 2.970      ;
; 7.038 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tr_pixel[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.033      ; 2.970      ;
; 7.038 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tr_pixel[3] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.033      ; 2.970      ;
; 7.038 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tr_pixel[4] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.033      ; 2.970      ;
; 7.038 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tr_pixel[5] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.033      ; 2.970      ;
; 7.038 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tr_pixel[6] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.033      ; 2.970      ;
; 7.038 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tr_pixel[7] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.033      ; 2.970      ;
; 7.040 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[7]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.056      ; 2.991      ;
; 7.040 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[8]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.056      ; 2.991      ;
; 7.040 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[9]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.056      ; 2.991      ;
; 7.040 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[10]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.056      ; 2.991      ;
; 7.040 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[11]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.056      ; 2.991      ;
; 7.040 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[12]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.056      ; 2.991      ;
; 7.040 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[13]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.056      ; 2.991      ;
; 7.040 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[14]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.056      ; 2.991      ;
; 7.040 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[15]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.056      ; 2.991      ;
; 7.040 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[16]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.056      ; 2.991      ;
; 7.040 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[17]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.056      ; 2.991      ;
; 7.047 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[16]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.056      ; 2.984      ;
; 7.047 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[15]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.056      ; 2.984      ;
; 7.047 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[14]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.056      ; 2.984      ;
; 7.047 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[13]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.056      ; 2.984      ;
; 7.047 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[12]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.056      ; 2.984      ;
; 7.047 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[11]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.056      ; 2.984      ;
; 7.047 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[10]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.056      ; 2.984      ;
; 7.047 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[9]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.056      ; 2.984      ;
; 7.047 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[8]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.056      ; 2.984      ;
; 7.047 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[7]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.056      ; 2.984      ;
; 7.047 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[17]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.056      ; 2.984      ;
; 7.047 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[18]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.056      ; 2.984      ;
; 7.047 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[19]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.056      ; 2.984      ;
; 7.047 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[20]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.056      ; 2.984      ;
; 7.047 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[21]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.056      ; 2.984      ;
; 7.047 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[22]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.056      ; 2.984      ;
; 7.047 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[23]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.056      ; 2.984      ;
; 7.047 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[24]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.056      ; 2.984      ;
; 7.047 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[25]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.056      ; 2.984      ;
; 7.047 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[26]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.056      ; 2.984      ;
; 7.058 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[0]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.060      ; 2.977      ;
; 7.058 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[1]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.060      ; 2.977      ;
; 7.058 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[2]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.060      ; 2.977      ;
; 7.058 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[3]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.060      ; 2.977      ;
; 7.058 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[4]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.060      ; 2.977      ;
; 7.058 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[5]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.060      ; 2.977      ;
; 7.058 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[6]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.060      ; 2.977      ;
; 7.058 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[7]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.060      ; 2.977      ;
; 7.058 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[8]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.060      ; 2.977      ;
; 7.058 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[9]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.060      ; 2.977      ;
; 7.058 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[10]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.060      ; 2.977      ;
; 7.058 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[11]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.060      ; 2.977      ;
; 7.058 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[12]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.060      ; 2.977      ;
; 7.058 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[13]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.060      ; 2.977      ;
; 7.058 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[14]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.060      ; 2.977      ;
; 7.058 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[7]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.068      ; 2.985      ;
; 7.058 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[8]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.068      ; 2.985      ;
; 7.058 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[9]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.068      ; 2.985      ;
; 7.058 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[10]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.068      ; 2.985      ;
; 7.058 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[11]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.068      ; 2.985      ;
; 7.058 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[12]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.068      ; 2.985      ;
; 7.058 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[13]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.068      ; 2.985      ;
; 7.058 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[14]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.068      ; 2.985      ;
; 7.058 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[15]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.068      ; 2.985      ;
; 7.058 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[16]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.068      ; 2.985      ;
; 7.058 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[17]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.068      ; 2.985      ;
; 7.059 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[0]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.969      ;
; 7.059 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[1]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.969      ;
; 7.059 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[2]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.969      ;
; 7.059 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[3]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.969      ;
; 7.059 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[4]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.969      ;
; 7.059 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[5]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.969      ;
; 7.059 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[6]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.969      ;
; 7.059 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[7]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.969      ;
; 7.059 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[8]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.969      ;
; 7.059 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[9]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.969      ;
; 7.059 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[10]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.969      ;
; 7.059 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[11]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.969      ;
; 7.059 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[12]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.969      ;
; 7.059 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[13]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.969      ;
; 7.059 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[14]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.969      ;
; 7.060 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_bl_pixel[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.044      ; 2.959      ;
; 7.060 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_bl_pixel[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.044      ; 2.959      ;
; 7.060 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_bl_pixel[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.044      ; 2.959      ;
; 7.060 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_bl_pixel[3] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.044      ; 2.959      ;
; 7.060 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_bl_pixel[4] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.044      ; 2.959      ;
; 7.060 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_bl_pixel[5] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.044      ; 2.959      ;
; 7.060 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_bl_pixel[6] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.044      ; 2.959      ;
; 7.060 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_bl_pixel[7] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.044      ; 2.959      ;
; 7.060 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tl_pixel[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.044      ; 2.959      ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                                                                                                                 ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 2.382 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst|sync_rst_deb                                                                                          ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -1.623     ; 1.027      ;
; 2.382 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst|sync_rst_out                                                                                          ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -1.623     ; 1.027      ;
; 3.073 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a2  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.042      ; 1.968      ;
; 3.076 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a5  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.059      ; 1.982      ;
; 3.085 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a4  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.049      ; 1.963      ;
; 3.091 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a9  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.055      ; 1.963      ;
; 3.093 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a7  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.042      ; 1.948      ;
; 3.094 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a15 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.033      ; 1.938      ;
; 3.096 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a6  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.051      ; 1.954      ;
; 3.104 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a2  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.042      ; 1.937      ;
; 3.107 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a5  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.059      ; 1.951      ;
; 3.112 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.058      ; 1.945      ;
; 3.116 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a4  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.049      ; 1.932      ;
; 3.122 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a9  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.055      ; 1.932      ;
; 3.124 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a7  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.042      ; 1.917      ;
; 3.125 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.048      ; 1.922      ;
; 3.125 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a15 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.033      ; 1.907      ;
; 3.126 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a1  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.041      ; 1.914      ;
; 3.127 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a6  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.051      ; 1.923      ;
; 3.143 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.058      ; 1.914      ;
; 3.156 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.048      ; 1.891      ;
; 3.157 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a1  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.041      ; 1.883      ;
; 3.351 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.060      ; 1.708      ;
; 3.359 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.053      ; 1.693      ;
; 3.359 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a8  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.067      ; 1.707      ;
; 3.361 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a14 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.053      ; 1.691      ;
; 3.361 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a13 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.061      ; 1.699      ;
; 3.382 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.060      ; 1.677      ;
; 3.390 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.053      ; 1.662      ;
; 3.390 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a8  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.067      ; 1.676      ;
; 3.392 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a14 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.053      ; 1.660      ;
; 3.392 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a13 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.061      ; 1.668      ;
; 3.494 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.044      ; 1.549      ;
; 3.525 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.044      ; 1.518      ;
; 3.714 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe20a[0]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 1.328      ;
; 3.714 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 1.328      ;
; 3.714 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[2]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 1.328      ;
; 3.714 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[2]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 1.328      ;
; 3.714 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[5]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 1.328      ;
; 3.714 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[0]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 1.328      ;
; 3.714 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[6]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 1.328      ;
; 3.714 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[6]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 1.328      ;
; 3.714 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[4]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 1.328      ;
; 3.714 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[4]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 1.328      ;
; 3.714 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[4]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 1.328      ;
; 3.714 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[3]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 1.328      ;
; 3.714 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[8]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 1.328      ;
; 3.715 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[2]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.005      ; 1.322      ;
; 3.715 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[11]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.005      ; 1.322      ;
; 3.715 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[11]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.005      ; 1.322      ;
; 3.745 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[0]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.009      ; 1.296      ;
; 3.745 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[0]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.009      ; 1.296      ;
; 3.745 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[3]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.009      ; 1.296      ;
; 3.745 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[3]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.009      ; 1.296      ;
; 3.745 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[1]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.009      ; 1.296      ;
; 3.745 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[1]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.009      ; 1.296      ;
; 3.745 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[1]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.009      ; 1.296      ;
; 3.745 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.009      ; 1.296      ;
; 3.745 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[8]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.009      ; 1.296      ;
; 3.745 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.009      ; 1.296      ;
; 3.745 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe20a[0]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 1.297      ;
; 3.745 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 1.297      ;
; 3.745 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[2]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 1.297      ;
; 3.745 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[2]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 1.297      ;
; 3.745 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[5]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 1.297      ;
; 3.745 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[0]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 1.297      ;
; 3.745 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[6]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 1.297      ;
; 3.745 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[6]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 1.297      ;
; 3.745 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[4]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 1.297      ;
; 3.745 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[4]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 1.297      ;
; 3.745 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[4]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 1.297      ;
; 3.745 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[3]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 1.297      ;
; 3.745 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[8]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 1.297      ;
; 3.746 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[2]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.005      ; 1.291      ;
; 3.746 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[11]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.005      ; 1.291      ;
; 3.746 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[11]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.005      ; 1.291      ;
; 3.776 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[0]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.009      ; 1.265      ;
; 3.776 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[0]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.009      ; 1.265      ;
; 3.776 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[3]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.009      ; 1.265      ;
; 3.776 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[3]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.009      ; 1.265      ;
; 3.776 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[1]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.009      ; 1.265      ;
; 3.776 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[1]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.009      ; 1.265      ;
; 3.776 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[1]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.009      ; 1.265      ;
; 3.776 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.009      ; 1.265      ;
; 3.776 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[8]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.009      ; 1.265      ;
; 3.776 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.009      ; 1.265      ;
; 3.848 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[9]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.009      ; 1.193      ;
; 3.848 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[7]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.009      ; 1.193      ;
; 3.848 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[13]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.009      ; 1.193      ;
; 3.848 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[10]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.009      ; 1.193      ;
; 3.848 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[11]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.009      ; 1.193      ;
; 3.848 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[12]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.009      ; 1.193      ;
; 3.848 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[9]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.009      ; 1.193      ;
; 3.848 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[12]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.009      ; 1.193      ;
; 3.848 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[12]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.009      ; 1.193      ;
; 3.848 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[13]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.009      ; 1.193      ;
; 3.848 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[7]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.009      ; 1.193      ;
; 3.848 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[10]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.009      ; 1.193      ;
; 3.848 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[10]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.009      ; 1.193      ;
; 3.872 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[5]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 1.161      ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'fpga_clk'                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.949 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.025      ; 1.108      ;
; 19.015 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.017      ;
; 19.015 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.017      ;
; 19.015 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.017      ;
; 19.019 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.025      ; 1.038      ;
; 19.085 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.947      ;
; 19.085 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.947      ;
; 19.085 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.947      ;
+--------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'fpga_clk'                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.795 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.947      ;
; 0.795 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.947      ;
; 0.795 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.947      ;
; 0.861 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.025      ; 1.038      ;
; 0.865 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.017      ;
; 0.865 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.017      ;
; 0.865 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.017      ;
; 0.931 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.025      ; 1.108      ;
+-------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                                                         ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.815 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.967      ;
; 0.815 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.967      ;
; 0.815 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.967      ;
; 0.815 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.967      ;
; 0.815 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.967      ;
; 0.815 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.967      ;
; 0.815 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.967      ;
; 0.815 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.967      ;
; 0.815 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.967      ;
; 0.815 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.967      ;
; 0.815 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.967      ;
; 0.908 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|p0addr                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 1.059      ;
; 0.908 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 1.059      ;
; 0.908 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 1.059      ;
; 0.908 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 1.059      ;
; 0.908 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 1.059      ;
; 0.908 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 1.059      ;
; 0.908 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 1.059      ;
; 0.908 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 1.059      ;
; 0.908 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 1.059      ;
; 0.977 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[5]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.130      ;
; 0.977 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[5]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.130      ;
; 0.977 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[6]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.130      ;
; 0.977 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[8]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.130      ;
; 0.977 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[9]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.130      ;
; 0.977 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[13] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.130      ;
; 0.977 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[7]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.130      ;
; 1.001 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[9]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 1.162      ;
; 1.001 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[7]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 1.162      ;
; 1.001 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[13]                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 1.162      ;
; 1.001 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[10]                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 1.162      ;
; 1.001 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[11]                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 1.162      ;
; 1.001 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[12]                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 1.162      ;
; 1.001 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[9]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 1.162      ;
; 1.001 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[12] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 1.162      ;
; 1.001 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[12] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 1.162      ;
; 1.001 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[13] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 1.162      ;
; 1.001 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[7]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 1.162      ;
; 1.001 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[10] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 1.162      ;
; 1.001 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[10] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 1.162      ;
; 1.008 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[5]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.161      ;
; 1.008 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[5]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.161      ;
; 1.008 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[6]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.161      ;
; 1.008 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[8]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.161      ;
; 1.008 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[9]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.161      ;
; 1.008 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[13] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.161      ;
; 1.008 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[7]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.161      ;
; 1.032 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[9]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 1.193      ;
; 1.032 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[7]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 1.193      ;
; 1.032 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[13]                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 1.193      ;
; 1.032 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[10]                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 1.193      ;
; 1.032 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[11]                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 1.193      ;
; 1.032 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[12]                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 1.193      ;
; 1.032 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[9]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 1.193      ;
; 1.032 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[12] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 1.193      ;
; 1.032 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[12] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 1.193      ;
; 1.032 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[13] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 1.193      ;
; 1.032 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[7]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 1.193      ;
; 1.032 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[10] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 1.193      ;
; 1.032 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[10] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 1.193      ;
; 1.104 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[0]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 1.265      ;
; 1.104 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[0]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 1.265      ;
; 1.104 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[3]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 1.265      ;
; 1.104 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[3]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 1.265      ;
; 1.104 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[1]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 1.265      ;
; 1.104 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[1]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 1.265      ;
; 1.104 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[1]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 1.265      ;
; 1.104 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 1.265      ;
; 1.104 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[8]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 1.265      ;
; 1.104 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 1.265      ;
; 1.134 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[2]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 1.291      ;
; 1.134 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[11] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 1.291      ;
; 1.134 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[11] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 1.291      ;
; 1.135 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe20a[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 1.297      ;
; 1.135 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 1.297      ;
; 1.135 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[2]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 1.297      ;
; 1.135 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[2]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 1.297      ;
; 1.135 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[5]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 1.297      ;
; 1.135 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[0]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 1.297      ;
; 1.135 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[6]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 1.297      ;
; 1.135 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[6]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 1.297      ;
; 1.135 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[4]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 1.297      ;
; 1.135 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[4]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 1.297      ;
; 1.135 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[4]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 1.297      ;
; 1.135 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[3]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 1.297      ;
; 1.135 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[8]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 1.297      ;
; 1.135 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[0]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 1.296      ;
; 1.135 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[0]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 1.296      ;
; 1.135 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[3]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 1.296      ;
; 1.135 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[3]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 1.296      ;
; 1.135 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[1]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 1.296      ;
; 1.135 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[1]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 1.296      ;
; 1.135 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[1]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 1.296      ;
; 1.135 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 1.296      ;
; 1.135 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[8]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 1.296      ;
; 1.135 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 1.296      ;
; 1.165 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[2]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 1.322      ;
; 1.165 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[11] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 1.322      ;
; 1.165 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[11] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 1.322      ;
; 1.166 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe20a[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 1.328      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                                                         ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.832 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[2]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 0.979      ;
; 0.832 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[3]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 0.979      ;
; 0.832 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[2]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 0.979      ;
; 0.832 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[0]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 0.979      ;
; 0.832 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[3]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 0.979      ;
; 0.832 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[1]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 0.979      ;
; 0.832 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[8]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 0.979      ;
; 0.832 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 0.979      ;
; 0.832 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[1]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 0.979      ;
; 0.832 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[2]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 0.979      ;
; 0.832 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[3]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 0.979      ;
; 0.832 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[11]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 0.979      ;
; 0.956 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[3]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.099      ;
; 0.956 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[3]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.099      ;
; 0.956 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[3]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.099      ;
; 0.956 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[2]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.099      ;
; 0.956 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[2]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.099      ;
; 0.956 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[2]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.099      ;
; 0.956 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[0]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.099      ;
; 0.956 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[13]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.099      ;
; 0.971 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[1]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.117      ;
; 0.971 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[1]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.117      ;
; 0.971 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[13] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.117      ;
; 0.971 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[13]                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.117      ;
; 0.971 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[10] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.117      ;
; 0.971 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[10]                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.117      ;
; 0.971 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[11] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.117      ;
; 0.971 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[11] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.117      ;
; 0.971 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[11]                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.117      ;
; 0.971 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[12] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.117      ;
; 0.971 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[12] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.117      ;
; 0.971 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[12]                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.117      ;
; 0.971 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[8]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.117      ;
; 0.971 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[6]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.117      ;
; 0.971 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[11]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.117      ;
; 0.971 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[12]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.117      ;
; 0.988 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[9]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 1.130      ;
; 0.988 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[10]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 1.130      ;
; 0.988 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[11]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 1.130      ;
; 0.988 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[12]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 1.130      ;
; 0.988 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[13]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 1.130      ;
; 0.988 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[8]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 1.130      ;
; 0.988 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[9]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 1.130      ;
; 0.988 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[11]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 1.130      ;
; 0.988 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[8]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 1.130      ;
; 0.988 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[12]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 1.130      ;
; 0.988 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[10]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 1.130      ;
; 1.073 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[6]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.216      ;
; 1.073 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[5]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.216      ;
; 1.073 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[6]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.216      ;
; 1.073 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[0]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.216      ;
; 1.073 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[0]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.216      ;
; 1.073 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.216      ;
; 1.073 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[5]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.216      ;
; 1.073 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[6]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.216      ;
; 1.073 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[7]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.216      ;
; 1.073 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[8]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.216      ;
; 1.073 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[9]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.216      ;
; 1.073 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[7]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.216      ;
; 1.098 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[13] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.244      ;
; 1.098 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[10] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.244      ;
; 1.101 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[1]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 1.238      ;
; 1.101 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[9]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 1.238      ;
; 1.101 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[9]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 1.238      ;
; 1.101 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[9]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 1.238      ;
; 1.101 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[7]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 1.238      ;
; 1.101 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[8]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 1.238      ;
; 1.101 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[4]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 1.238      ;
; 1.101 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[4]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 1.238      ;
; 1.101 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[4]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 1.238      ;
; 1.101 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[4]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 1.238      ;
; 1.101 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[5]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 1.238      ;
; 1.101 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[6]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 1.238      ;
; 1.101 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[7]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 1.238      ;
; 1.101 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[8]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 1.238      ;
; 1.101 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[9]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 1.238      ;
; 1.101 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[10]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 1.238      ;
; 1.104 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[7]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.016     ; 1.240      ;
; 1.104 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[7]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.016     ; 1.240      ;
; 1.104 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[6]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.016     ; 1.240      ;
; 1.104 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[6]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.016     ; 1.240      ;
; 1.104 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[5]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.016     ; 1.240      ;
; 1.104 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[5]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.016     ; 1.240      ;
; 1.104 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[5]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.016     ; 1.240      ;
; 1.104 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[1]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.014     ; 1.242      ;
; 1.104 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[2]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.014     ; 1.242      ;
; 1.104 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[3]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.014     ; 1.242      ;
; 1.104 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[4]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.014     ; 1.242      ;
; 1.104 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[7]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.014     ; 1.242      ;
; 1.104 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[10]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.014     ; 1.242      ;
; 1.104 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[12]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.014     ; 1.242      ;
; 1.147 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe25a[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 1.308      ;
; 1.147 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 1.308      ;
; 1.178 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe25a[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 1.339      ;
; 1.178 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 1.339      ;
; 1.204 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity12a3                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.356      ;
; 1.204 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity12a2                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.356      ;
; 1.204 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[1]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.356      ;
; 1.204 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[4]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.356      ;
; 1.204 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity12a1                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.356      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                          ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 1.879 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|first_rx_bool       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.019     ; 2.012      ;
; 1.879 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[0]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 2.009      ;
; 1.879 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[1]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 2.009      ;
; 1.879 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[2]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 2.009      ;
; 1.879 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[3]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 2.009      ;
; 1.879 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[4]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 2.009      ;
; 1.879 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[8]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.019     ; 2.012      ;
; 1.879 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[9]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.019     ; 2.012      ;
; 1.879 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[10]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.019     ; 2.012      ;
; 1.879 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[11]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.019     ; 2.012      ;
; 1.879 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[12]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.019     ; 2.012      ;
; 1.879 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[13]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.019     ; 2.012      ;
; 1.879 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[14]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.019     ; 2.012      ;
; 1.879 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[15]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.019     ; 2.012      ;
; 1.879 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[7]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.023     ; 2.008      ;
; 1.879 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[2]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.023     ; 2.008      ;
; 1.879 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[4]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.023     ; 2.008      ;
; 1.879 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[5]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.023     ; 2.008      ;
; 1.879 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[6]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.023     ; 2.008      ;
; 1.879 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[3]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.023     ; 2.008      ;
; 1.879 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[0]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.023     ; 2.008      ;
; 1.879 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[1]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.023     ; 2.008      ;
; 1.879 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d2                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.030     ; 2.001      ;
; 1.879 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d3                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.030     ; 2.001      ;
; 1.879 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|do_refresh                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.030     ; 2.001      ;
; 1.879 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_IDLE_ST                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.030     ; 2.001      ;
; 1.879 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|init_done                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.030     ; 2.001      ;
; 1.879 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.REFRESH_ST                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.030     ; 2.001      ;
; 1.879 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.REFRESH_WAIT_ST                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.030     ; 2.001      ;
; 1.879 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.WRITE_BST_STOP_ST                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.030     ; 2.001      ;
; 1.879 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.WRITE1_ST                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.030     ; 2.001      ;
; 1.879 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.IDLE_ST                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.030     ; 2.001      ;
; 1.879 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_cas_n_r                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.030     ; 2.001      ;
; 1.879 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_ldqm                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.030     ; 2.001      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|we_i_r                                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.028     ; 2.004      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d2[8]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 2.022      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d4                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 2.021      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_flt                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 2.021      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|restart_rd_d1       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 2.015      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|restart_rd_bool     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 2.015      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[0]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.019     ; 2.013      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[1]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.019     ; 2.013      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[2]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.019     ; 2.013      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[3]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.019     ; 2.013      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[4]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.019     ; 2.013      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[5]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.019     ; 2.013      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[6]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.019     ; 2.013      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[7]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.019     ; 2.013      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[8]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.019     ; 2.013      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[9]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.019     ; 2.013      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[10] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.019     ; 2.013      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[11] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.019     ; 2.013      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[12] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.019     ; 2.013      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|data_valid_r                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 2.021      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_en           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.035     ; 1.997      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[1]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.035     ; 1.997      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.019     ; 2.013      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[0]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.035     ; 1.997      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 2.010      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[9]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.035     ; 1.997      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[9]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.019     ; 2.013      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[2]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.035     ; 1.997      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.019     ; 2.013      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[3]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.035     ; 1.997      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.019     ; 2.013      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[4]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.035     ; 1.997      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.019     ; 2.013      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[5]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.035     ; 1.997      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.019     ; 2.013      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[5]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.019     ; 2.013      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[6]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.035     ; 1.997      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.019     ; 2.013      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[6]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.019     ; 2.013      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[8]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 2.001      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[8]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 2.001      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[11]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.035     ; 1.997      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[11]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.019     ; 2.013      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[10]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.035     ; 1.997      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[10]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.019     ; 2.013      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[12]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 2.001      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[12]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 2.001      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[13]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.035     ; 1.997      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[13]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.019     ; 2.013      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[15]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 2.001      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[15]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 2.001      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[14]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 2.001      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[14]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 2.001      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[1]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 2.007      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[3]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 2.007      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[1]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 2.018      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[4]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 2.018      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[5]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 2.019      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[6]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 2.019      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[7]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 2.019      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[8]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.016     ; 2.016      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[0]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 2.007      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[0]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 2.018      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o[1]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 2.018      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o[2]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 2.010      ;
; 1.880 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o[3]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 2.018      ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg1  ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_we_reg         ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_we_reg         ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_we_reg        ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_we_reg        ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_we_reg        ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_we_reg        ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'fpga_clk'                                                                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------+
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d1       ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d1       ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2       ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2       ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3       ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3       ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4       ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4       ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d1     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d1     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; fpga_clk|combout                                                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; fpga_clk|combout                                                                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; fpga_clk~clkctrl|inclk[0]                                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; fpga_clk~clkctrl|inclk[0]                                                                   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; fpga_clk~clkctrl|outclk                                                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; fpga_clk~clkctrl|outclk                                                                     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]                                      ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]                                      ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]                                      ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0]                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0]                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d1|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d1|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d2|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d2|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d3|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d3|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d4|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d4|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_db|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_db|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d1|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d1|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d2|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d2|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d3|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d3|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d4|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d4|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_db|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_db|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_d1|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_d1|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_d2|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_d2|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_d3|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_d3|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_out|clk                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_out|clk                                           ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; fpga_clk ; Rise       ; fpga_clk                                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0                      ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0                      ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a1                      ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a1                      ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10                     ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10                     ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11                     ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11                     ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12                     ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12                     ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+------------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+------------------+------------+-------+-------+------------+--------------------------------------------------------+
; fpga_rst         ; fpga_clk   ; 2.679 ; 2.679 ; Rise       ; fpga_clk                                               ;
; dram_dq[*]       ; fpga_clk   ; 3.627 ; 3.627 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]      ; fpga_clk   ; 3.515 ; 3.515 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]      ; fpga_clk   ; 3.540 ; 3.540 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]      ; fpga_clk   ; 3.545 ; 3.545 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]      ; fpga_clk   ; 3.546 ; 3.546 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]      ; fpga_clk   ; 3.389 ; 3.389 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]      ; fpga_clk   ; 3.400 ; 3.400 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]      ; fpga_clk   ; 3.394 ; 3.394 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]      ; fpga_clk   ; 3.544 ; 3.544 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]      ; fpga_clk   ; 3.522 ; 3.522 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]      ; fpga_clk   ; 3.431 ; 3.431 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]     ; fpga_clk   ; 3.627 ; 3.627 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]     ; fpga_clk   ; 3.553 ; 3.553 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]     ; fpga_clk   ; 3.539 ; 3.539 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]     ; fpga_clk   ; 3.575 ; 3.575 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]     ; fpga_clk   ; 3.569 ; 3.569 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]     ; fpga_clk   ; 3.614 ; 3.614 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_img_tx_en_sw ; fpga_clk   ; 2.705 ; 2.705 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_trig_sw      ; fpga_clk   ; 2.009 ; 2.009 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_trigger_in   ; fpga_clk   ; 4.149 ; 4.149 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_in   ; fpga_clk   ; 4.153 ; 4.153 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_img_tx_en_sw ; fpga_clk   ; 1.927 ; 1.927 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+------------------+------------+-------+-------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+------------------+------------+--------+--------+------------+--------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+------------------+------------+--------+--------+------------+--------------------------------------------------------+
; fpga_rst         ; fpga_clk   ; -2.559 ; -2.559 ; Rise       ; fpga_clk                                               ;
; dram_dq[*]       ; fpga_clk   ; -3.269 ; -3.269 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]      ; fpga_clk   ; -3.395 ; -3.395 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]      ; fpga_clk   ; -3.420 ; -3.420 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]      ; fpga_clk   ; -3.425 ; -3.425 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]      ; fpga_clk   ; -3.426 ; -3.426 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]      ; fpga_clk   ; -3.269 ; -3.269 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]      ; fpga_clk   ; -3.280 ; -3.280 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]      ; fpga_clk   ; -3.274 ; -3.274 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]      ; fpga_clk   ; -3.424 ; -3.424 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]      ; fpga_clk   ; -3.402 ; -3.402 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]      ; fpga_clk   ; -3.311 ; -3.311 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]     ; fpga_clk   ; -3.507 ; -3.507 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]     ; fpga_clk   ; -3.433 ; -3.433 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]     ; fpga_clk   ; -3.419 ; -3.419 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]     ; fpga_clk   ; -3.455 ; -3.455 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]     ; fpga_clk   ; -3.449 ; -3.449 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]     ; fpga_clk   ; -3.494 ; -3.494 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_img_tx_en_sw ; fpga_clk   ; -1.810 ; -1.810 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_trig_sw      ; fpga_clk   ; -1.715 ; -1.715 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_trigger_in   ; fpga_clk   ; -3.857 ; -3.857 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_in   ; fpga_clk   ; -4.033 ; -4.033 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_img_tx_en_sw ; fpga_clk   ; -1.807 ; -1.807 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+------------------+------------+--------+--------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port                 ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+
; DRAM_CLK                  ; fpga_clk   ; 0.154 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG1                     ; fpga_clk   ; 3.077 ; 3.077 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_rd_bank        ; fpga_clk   ; 2.925 ; 2.925 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_wr_bank        ; fpga_clk   ; 2.786 ; 2.786 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_rd_bank_val           ; fpga_clk   ; 2.751 ; 2.751 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_sdram_active          ; fpga_clk   ; 4.288 ; 4.288 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_wr_bank_val           ; fpga_clk   ; 2.751 ; 2.751 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_addr[*]              ; fpga_clk   ; 2.204 ; 2.204 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[0]             ; fpga_clk   ; 1.911 ; 1.911 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[1]             ; fpga_clk   ; 1.922 ; 1.922 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[2]             ; fpga_clk   ; 1.932 ; 1.932 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[3]             ; fpga_clk   ; 2.204 ; 2.204 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[4]             ; fpga_clk   ; 1.953 ; 1.953 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[5]             ; fpga_clk   ; 2.064 ; 2.064 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[6]             ; fpga_clk   ; 2.185 ; 2.185 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[7]             ; fpga_clk   ; 2.184 ; 2.184 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[8]             ; fpga_clk   ; 2.028 ; 2.028 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[9]             ; fpga_clk   ; 2.035 ; 2.035 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[10]            ; fpga_clk   ; 2.079 ; 2.079 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[11]            ; fpga_clk   ; 2.145 ; 2.145 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_bank[*]              ; fpga_clk   ; 2.260 ; 2.260 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[0]             ; fpga_clk   ; 2.253 ; 2.253 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[1]             ; fpga_clk   ; 2.260 ; 2.260 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_cas_n                ; fpga_clk   ; 2.245 ; 2.245 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_dq[*]                ; fpga_clk   ; 2.334 ; 2.334 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]               ; fpga_clk   ; 2.064 ; 2.064 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]               ; fpga_clk   ; 2.095 ; 2.095 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]               ; fpga_clk   ; 2.103 ; 2.103 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]               ; fpga_clk   ; 2.176 ; 2.176 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]               ; fpga_clk   ; 2.230 ; 2.230 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]               ; fpga_clk   ; 2.164 ; 2.164 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]               ; fpga_clk   ; 2.163 ; 2.163 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]               ; fpga_clk   ; 2.197 ; 2.197 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]               ; fpga_clk   ; 2.084 ; 2.084 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]               ; fpga_clk   ; 2.178 ; 2.178 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]              ; fpga_clk   ; 2.114 ; 2.114 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]              ; fpga_clk   ; 2.185 ; 2.185 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]              ; fpga_clk   ; 2.331 ; 2.331 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]              ; fpga_clk   ; 2.334 ; 2.334 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]              ; fpga_clk   ; 2.324 ; 2.324 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]              ; fpga_clk   ; 2.311 ; 2.311 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ldqm                 ; fpga_clk   ; 2.262 ; 2.262 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ras_n                ; fpga_clk   ; 2.244 ; 2.244 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_udqm                 ; fpga_clk   ; 2.222 ; 2.222 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_we_n                 ; fpga_clk   ; 2.136 ; 2.136 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; DRAM_CLK                  ; fpga_clk   ;       ; 0.154 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG2                     ; fpga_clk   ; 3.225 ; 3.225 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_0[*]                  ; fpga_clk   ; 3.341 ; 3.341 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[0]                 ; fpga_clk   ; 3.200 ; 3.200 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[1]                 ; fpga_clk   ; 3.215 ; 3.215 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[2]                 ; fpga_clk   ; 3.219 ; 3.219 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[3]                 ; fpga_clk   ; 3.210 ; 3.210 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[4]                 ; fpga_clk   ; 3.323 ; 3.323 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[5]                 ; fpga_clk   ; 3.320 ; 3.320 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[6]                 ; fpga_clk   ; 3.341 ; 3.341 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_1[*]                  ; fpga_clk   ; 3.886 ; 3.886 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[0]                 ; fpga_clk   ; 3.770 ; 3.770 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[1]                 ; fpga_clk   ; 3.567 ; 3.567 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[2]                 ; fpga_clk   ; 3.821 ; 3.821 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[3]                 ; fpga_clk   ; 3.836 ; 3.836 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[4]                 ; fpga_clk   ; 3.785 ; 3.785 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[5]                 ; fpga_clk   ; 3.886 ; 3.886 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[6]                 ; fpga_clk   ; 3.407 ; 3.407 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_2[*]                  ; fpga_clk   ; 3.706 ; 3.706 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[0]                 ; fpga_clk   ; 3.336 ; 3.336 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[1]                 ; fpga_clk   ; 3.706 ; 3.706 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[2]                 ; fpga_clk   ; 3.338 ; 3.338 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[3]                 ; fpga_clk   ; 3.333 ; 3.333 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[4]                 ; fpga_clk   ; 3.660 ; 3.660 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[5]                 ; fpga_clk   ; 3.500 ; 3.500 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[6]                 ; fpga_clk   ; 3.705 ; 3.705 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_3[*]                  ; fpga_clk   ; 3.508 ; 3.508 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[0]                 ; fpga_clk   ; 2.903 ; 2.903 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[1]                 ; fpga_clk   ; 3.508 ; 3.508 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[2]                 ; fpga_clk   ; 3.257 ; 3.257 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[3]                 ; fpga_clk   ; 3.310 ; 3.310 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[4]                 ; fpga_clk   ; 2.928 ; 2.928 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[5]                 ; fpga_clk   ; 3.209 ; 3.209 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[6]                 ; fpga_clk   ; 3.145 ; 3.145 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_4[*]                  ; fpga_clk   ; 3.418 ; 3.418 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[0]                 ; fpga_clk   ; 3.284 ; 3.284 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[1]                 ; fpga_clk   ; 3.287 ; 3.287 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[2]                 ; fpga_clk   ; 3.275 ; 3.275 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[3]                 ; fpga_clk   ; 3.263 ; 3.263 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[4]                 ; fpga_clk   ; 3.418 ; 3.418 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[5]                 ; fpga_clk   ; 3.405 ; 3.405 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[6]                 ; fpga_clk   ; 3.261 ; 3.261 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_5[*]                  ; fpga_clk   ; 3.398 ; 3.398 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[0]                 ; fpga_clk   ; 3.381 ; 3.381 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[1]                 ; fpga_clk   ; 3.367 ; 3.367 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[2]                 ; fpga_clk   ; 3.372 ; 3.372 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[3]                 ; fpga_clk   ; 3.398 ; 3.398 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[4]                 ; fpga_clk   ; 3.343 ; 3.343 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[5]                 ; fpga_clk   ; 3.346 ; 3.346 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[6]                 ; fpga_clk   ; 3.327 ; 3.327 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_6[*]                  ; fpga_clk   ; 3.984 ; 3.984 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[0]                 ; fpga_clk   ; 3.984 ; 3.984 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[1]                 ; fpga_clk   ; 3.616 ; 3.616 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[2]                 ; fpga_clk   ; 3.391 ; 3.391 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[3]                 ; fpga_clk   ; 3.461 ; 3.461 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[4]                 ; fpga_clk   ; 3.298 ; 3.298 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[5]                 ; fpga_clk   ; 3.001 ; 3.001 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[6]                 ; fpga_clk   ; 2.992 ; 2.992 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_7[*]                  ; fpga_clk   ; 3.760 ; 3.760 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[0]                 ; fpga_clk   ; 3.604 ; 3.604 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[1]                 ; fpga_clk   ; 3.436 ; 3.436 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[2]                 ; fpga_clk   ; 3.427 ; 3.427 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[3]                 ; fpga_clk   ; 3.492 ; 3.492 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[4]                 ; fpga_clk   ; 3.737 ; 3.737 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[5]                 ; fpga_clk   ; 3.584 ; 3.584 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[6]                 ; fpga_clk   ; 3.760 ; 3.760 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_disp_active           ; fpga_clk   ; 3.390 ; 3.390 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icy_bus_taken         ; fpga_clk   ; 2.571 ; 2.571 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icz_bus_taken         ; fpga_clk   ; 2.469 ; 2.469 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_image_tx_en           ; fpga_clk   ; 4.130 ; 4.130 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_Y_active ; fpga_clk   ; 3.243 ; 3.243 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_Z_active ; fpga_clk   ; 3.582 ; 3.582 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_trig     ; fpga_clk   ; 2.618 ; 2.618 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_rx_path_cyc           ; fpga_clk   ; 3.990 ; 3.990 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_out           ; fpga_clk   ; 2.334 ; 2.334 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; BLUE[*]                   ; fpga_clk   ; 2.413 ; 2.413 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[2]                  ; fpga_clk   ; 2.167 ; 2.167 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[3]                  ; fpga_clk   ; 2.164 ; 2.164 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[4]                  ; fpga_clk   ; 2.371 ; 2.371 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[5]                  ; fpga_clk   ; 2.367 ; 2.367 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[6]                  ; fpga_clk   ; 2.345 ; 2.345 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[7]                  ; fpga_clk   ; 2.355 ; 2.355 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[8]                  ; fpga_clk   ; 2.413 ; 2.413 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[9]                  ; fpga_clk   ; 2.301 ; 2.301 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; GREEN[*]                  ; fpga_clk   ; 2.406 ; 2.406 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[2]                 ; fpga_clk   ; 2.406 ; 2.406 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[3]                 ; fpga_clk   ; 2.319 ; 2.319 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[4]                 ; fpga_clk   ; 2.310 ; 2.310 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[5]                 ; fpga_clk   ; 2.310 ; 2.310 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[6]                 ; fpga_clk   ; 2.182 ; 2.182 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[7]                 ; fpga_clk   ; 2.185 ; 2.185 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[8]                 ; fpga_clk   ; 2.196 ; 2.196 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[9]                 ; fpga_clk   ; 2.340 ; 2.340 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; LEDG3                     ; fpga_clk   ; 2.927 ; 2.927 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; RED[*]                    ; fpga_clk   ; 2.531 ; 2.531 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[2]                   ; fpga_clk   ; 2.531 ; 2.531 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[3]                   ; fpga_clk   ; 2.509 ; 2.509 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[4]                   ; fpga_clk   ; 2.395 ; 2.395 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[5]                   ; fpga_clk   ; 2.423 ; 2.423 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[6]                   ; fpga_clk   ; 2.382 ; 2.382 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[7]                   ; fpga_clk   ; 2.395 ; 2.395 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[8]                   ; fpga_clk   ; 2.282 ; 2.282 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[9]                   ; fpga_clk   ; 2.402 ; 2.402 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; blank                     ; fpga_clk   ; 2.901 ; 2.901 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40                    ; fpga_clk   ; 1.474 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; hsync                     ; fpga_clk   ; 2.914 ; 2.914 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; vsync                     ; fpga_clk   ; 2.781 ; 2.781 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40                    ; fpga_clk   ;       ; 1.474 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port                 ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+
; DRAM_CLK                  ; fpga_clk   ; 0.154 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG1                     ; fpga_clk   ; 3.077 ; 3.077 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_rd_bank        ; fpga_clk   ; 2.925 ; 2.925 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_wr_bank        ; fpga_clk   ; 2.786 ; 2.786 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_rd_bank_val           ; fpga_clk   ; 2.751 ; 2.751 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_sdram_active          ; fpga_clk   ; 3.910 ; 3.910 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_wr_bank_val           ; fpga_clk   ; 2.751 ; 2.751 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_addr[*]              ; fpga_clk   ; 1.911 ; 1.911 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[0]             ; fpga_clk   ; 1.911 ; 1.911 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[1]             ; fpga_clk   ; 1.922 ; 1.922 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[2]             ; fpga_clk   ; 1.932 ; 1.932 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[3]             ; fpga_clk   ; 2.204 ; 2.204 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[4]             ; fpga_clk   ; 1.953 ; 1.953 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[5]             ; fpga_clk   ; 2.064 ; 2.064 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[6]             ; fpga_clk   ; 2.185 ; 2.185 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[7]             ; fpga_clk   ; 2.184 ; 2.184 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[8]             ; fpga_clk   ; 2.028 ; 2.028 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[9]             ; fpga_clk   ; 2.035 ; 2.035 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[10]            ; fpga_clk   ; 2.079 ; 2.079 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[11]            ; fpga_clk   ; 2.145 ; 2.145 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_bank[*]              ; fpga_clk   ; 2.253 ; 2.253 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[0]             ; fpga_clk   ; 2.253 ; 2.253 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[1]             ; fpga_clk   ; 2.260 ; 2.260 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_cas_n                ; fpga_clk   ; 2.245 ; 2.245 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_dq[*]                ; fpga_clk   ; 2.064 ; 2.064 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]               ; fpga_clk   ; 2.064 ; 2.064 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]               ; fpga_clk   ; 2.095 ; 2.095 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]               ; fpga_clk   ; 2.103 ; 2.103 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]               ; fpga_clk   ; 2.176 ; 2.176 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]               ; fpga_clk   ; 2.230 ; 2.230 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]               ; fpga_clk   ; 2.164 ; 2.164 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]               ; fpga_clk   ; 2.163 ; 2.163 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]               ; fpga_clk   ; 2.197 ; 2.197 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]               ; fpga_clk   ; 2.084 ; 2.084 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]               ; fpga_clk   ; 2.178 ; 2.178 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]              ; fpga_clk   ; 2.114 ; 2.114 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]              ; fpga_clk   ; 2.185 ; 2.185 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]              ; fpga_clk   ; 2.331 ; 2.331 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]              ; fpga_clk   ; 2.334 ; 2.334 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]              ; fpga_clk   ; 2.324 ; 2.324 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]              ; fpga_clk   ; 2.311 ; 2.311 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ldqm                 ; fpga_clk   ; 2.262 ; 2.262 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ras_n                ; fpga_clk   ; 2.244 ; 2.244 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_udqm                 ; fpga_clk   ; 2.222 ; 2.222 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_we_n                 ; fpga_clk   ; 2.136 ; 2.136 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; DRAM_CLK                  ; fpga_clk   ;       ; 0.154 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG2                     ; fpga_clk   ; 3.225 ; 3.225 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_0[*]                  ; fpga_clk   ; 2.956 ; 2.956 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[0]                 ; fpga_clk   ; 2.956 ; 2.956 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[1]                 ; fpga_clk   ; 2.965 ; 2.965 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[2]                 ; fpga_clk   ; 2.971 ; 2.971 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[3]                 ; fpga_clk   ; 2.966 ; 2.966 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[4]                 ; fpga_clk   ; 3.074 ; 3.074 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[5]                 ; fpga_clk   ; 3.071 ; 3.071 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[6]                 ; fpga_clk   ; 3.092 ; 3.092 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_1[*]                  ; fpga_clk   ; 3.102 ; 3.102 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[0]                 ; fpga_clk   ; 3.465 ; 3.465 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[1]                 ; fpga_clk   ; 3.269 ; 3.269 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[2]                 ; fpga_clk   ; 3.510 ; 3.510 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[3]                 ; fpga_clk   ; 3.524 ; 3.524 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[4]                 ; fpga_clk   ; 3.480 ; 3.480 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[5]                 ; fpga_clk   ; 3.582 ; 3.582 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[6]                 ; fpga_clk   ; 3.102 ; 3.102 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_2[*]                  ; fpga_clk   ; 2.913 ; 2.913 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[0]                 ; fpga_clk   ; 2.981 ; 2.981 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[1]                 ; fpga_clk   ; 3.277 ; 3.277 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[2]                 ; fpga_clk   ; 2.913 ; 2.913 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[3]                 ; fpga_clk   ; 2.977 ; 2.977 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[4]                 ; fpga_clk   ; 3.298 ; 3.298 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[5]                 ; fpga_clk   ; 3.142 ; 3.142 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[6]                 ; fpga_clk   ; 3.275 ; 3.275 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_3[*]                  ; fpga_clk   ; 2.724 ; 2.724 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[0]                 ; fpga_clk   ; 2.724 ; 2.724 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[1]                 ; fpga_clk   ; 3.330 ; 3.330 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[2]                 ; fpga_clk   ; 3.077 ; 3.077 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[3]                 ; fpga_clk   ; 3.191 ; 3.191 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[4]                 ; fpga_clk   ; 2.800 ; 2.800 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[5]                 ; fpga_clk   ; 3.090 ; 3.090 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[6]                 ; fpga_clk   ; 2.964 ; 2.964 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_4[*]                  ; fpga_clk   ; 3.164 ; 3.164 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[0]                 ; fpga_clk   ; 3.181 ; 3.181 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[1]                 ; fpga_clk   ; 3.182 ; 3.182 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[2]                 ; fpga_clk   ; 3.189 ; 3.189 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[3]                 ; fpga_clk   ; 3.164 ; 3.164 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[4]                 ; fpga_clk   ; 3.317 ; 3.317 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[5]                 ; fpga_clk   ; 3.315 ; 3.315 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[6]                 ; fpga_clk   ; 3.178 ; 3.178 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_5[*]                  ; fpga_clk   ; 3.084 ; 3.084 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[0]                 ; fpga_clk   ; 3.160 ; 3.160 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[1]                 ; fpga_clk   ; 3.145 ; 3.145 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[2]                 ; fpga_clk   ; 3.132 ; 3.132 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[3]                 ; fpga_clk   ; 3.167 ; 3.167 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[4]                 ; fpga_clk   ; 3.120 ; 3.120 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[5]                 ; fpga_clk   ; 3.109 ; 3.109 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[6]                 ; fpga_clk   ; 3.084 ; 3.084 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_6[*]                  ; fpga_clk   ; 2.661 ; 2.661 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[0]                 ; fpga_clk   ; 3.660 ; 3.660 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[1]                 ; fpga_clk   ; 3.293 ; 3.293 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[2]                 ; fpga_clk   ; 3.056 ; 3.056 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[3]                 ; fpga_clk   ; 3.339 ; 3.339 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[4]                 ; fpga_clk   ; 2.926 ; 2.926 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[5]                 ; fpga_clk   ; 2.682 ; 2.682 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[6]                 ; fpga_clk   ; 2.661 ; 2.661 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_7[*]                  ; fpga_clk   ; 2.817 ; 2.817 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[0]                 ; fpga_clk   ; 3.002 ; 3.002 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[1]                 ; fpga_clk   ; 2.833 ; 2.833 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[2]                 ; fpga_clk   ; 2.817 ; 2.817 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[3]                 ; fpga_clk   ; 2.886 ; 2.886 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[4]                 ; fpga_clk   ; 3.136 ; 3.136 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[5]                 ; fpga_clk   ; 2.981 ; 2.981 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[6]                 ; fpga_clk   ; 3.153 ; 3.153 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_disp_active           ; fpga_clk   ; 3.390 ; 3.390 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icy_bus_taken         ; fpga_clk   ; 2.571 ; 2.571 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icz_bus_taken         ; fpga_clk   ; 2.469 ; 2.469 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_image_tx_en           ; fpga_clk   ; 4.130 ; 4.130 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_Y_active ; fpga_clk   ; 3.243 ; 3.243 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_Z_active ; fpga_clk   ; 3.328 ; 3.328 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_trig     ; fpga_clk   ; 2.618 ; 2.618 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_rx_path_cyc           ; fpga_clk   ; 3.595 ; 3.595 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_out           ; fpga_clk   ; 2.334 ; 2.334 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; BLUE[*]                   ; fpga_clk   ; 2.164 ; 2.164 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[2]                  ; fpga_clk   ; 2.167 ; 2.167 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[3]                  ; fpga_clk   ; 2.164 ; 2.164 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[4]                  ; fpga_clk   ; 2.371 ; 2.371 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[5]                  ; fpga_clk   ; 2.367 ; 2.367 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[6]                  ; fpga_clk   ; 2.345 ; 2.345 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[7]                  ; fpga_clk   ; 2.355 ; 2.355 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[8]                  ; fpga_clk   ; 2.413 ; 2.413 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[9]                  ; fpga_clk   ; 2.301 ; 2.301 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; GREEN[*]                  ; fpga_clk   ; 2.182 ; 2.182 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[2]                 ; fpga_clk   ; 2.406 ; 2.406 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[3]                 ; fpga_clk   ; 2.319 ; 2.319 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[4]                 ; fpga_clk   ; 2.310 ; 2.310 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[5]                 ; fpga_clk   ; 2.310 ; 2.310 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[6]                 ; fpga_clk   ; 2.182 ; 2.182 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[7]                 ; fpga_clk   ; 2.185 ; 2.185 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[8]                 ; fpga_clk   ; 2.196 ; 2.196 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[9]                 ; fpga_clk   ; 2.340 ; 2.340 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; LEDG3                     ; fpga_clk   ; 2.927 ; 2.927 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; RED[*]                    ; fpga_clk   ; 2.282 ; 2.282 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[2]                   ; fpga_clk   ; 2.531 ; 2.531 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[3]                   ; fpga_clk   ; 2.509 ; 2.509 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[4]                   ; fpga_clk   ; 2.395 ; 2.395 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[5]                   ; fpga_clk   ; 2.423 ; 2.423 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[6]                   ; fpga_clk   ; 2.382 ; 2.382 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[7]                   ; fpga_clk   ; 2.395 ; 2.395 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[8]                   ; fpga_clk   ; 2.282 ; 2.282 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[9]                   ; fpga_clk   ; 2.402 ; 2.402 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; blank                     ; fpga_clk   ; 2.901 ; 2.901 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40                    ; fpga_clk   ; 1.474 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; hsync                     ; fpga_clk   ; 2.914 ; 2.914 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; vsync                     ; fpga_clk   ; 2.781 ; 2.781 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40                    ; fpga_clk   ;       ; 1.474 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------+
; Propagation Delay                                                      ;
+------------------+---------------------+-------+-------+-------+-------+
; Input Port       ; Output Port         ; RR    ; RF    ; FR    ; FF    ;
+------------------+---------------------+-------+-------+-------+-------+
; dbg_img_tx_en_sw ; dbg_image_tx_en     ; 4.910 ;       ;       ; 4.910 ;
; fpga_rst         ; LEDG0               ;       ; 5.742 ; 5.742 ;       ;
; uart_serial_in   ; dbg_uart_serial_out ; 4.687 ;       ;       ; 4.687 ;
+------------------+---------------------+-------+-------+-------+-------+


+------------------------------------------------------------------------+
; Minimum Propagation Delay                                              ;
+------------------+---------------------+-------+-------+-------+-------+
; Input Port       ; Output Port         ; RR    ; RF    ; FR    ; FF    ;
+------------------+---------------------+-------+-------+-------+-------+
; dbg_img_tx_en_sw ; dbg_image_tx_en     ; 4.910 ;       ;       ; 4.910 ;
; fpga_rst         ; LEDG0               ;       ; 5.742 ; 5.742 ;       ;
; uart_serial_in   ; dbg_uart_serial_out ; 4.687 ;       ;       ; 4.687 ;
+------------------+---------------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                            ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                        ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 1.999 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 2.113 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 2.143 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 2.143 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 1.999 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 1.999 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 1.999 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 1.999 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 2.160 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 2.130 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 2.160 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 2.160 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 2.163 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 2.163 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 2.173 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 2.173 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 2.151 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                        ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 1.999 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 2.113 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 2.143 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 2.143 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 1.999 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 1.999 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 1.999 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 1.999 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 2.160 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 2.130 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 2.160 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 2.160 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 2.163 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 2.163 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 2.173 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 2.173 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 2.151 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                    ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                        ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 1.999     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 2.113     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 2.143     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 2.143     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 1.999     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 1.999     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 1.999     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 1.999     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 2.160     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 2.130     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 2.160     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 2.160     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 2.163     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 2.163     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 2.173     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 2.173     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 2.151     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                            ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                        ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 1.999     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 2.113     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 2.143     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 2.143     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 1.999     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 1.999     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 1.999     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 1.999     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 2.160     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 2.130     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 2.160     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 2.160     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 2.163     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 2.163     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 2.173     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 2.173     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 2.151     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                 ;
+---------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                   ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                        ; -0.991 ; 0.215 ; -1.152   ; 0.795   ; 1.623               ;
;  altera_reserved_tck                                    ; N/A    ; N/A   ; N/A      ; N/A     ; 97.778              ;
;  fpga_clk                                               ; 18.800 ; 0.215 ; 17.891   ; 0.795   ; 9.000               ;
;  inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.696  ; 0.215 ; -1.152   ; 1.879   ; 1.623               ;
;  inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; -0.991 ; 0.215 ; -0.979   ; 0.832   ; 2.873               ;
;  inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 2.612  ; 0.215 ; 0.715    ; 0.815   ; 10.373              ;
; Design-wide TNS                                         ; -6.932 ; 0.0   ; -3.283   ; 0.0     ; 0.0                 ;
;  altera_reserved_tck                                    ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  fpga_clk                                               ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000  ; 0.000 ; -2.304   ; 0.000   ; 0.000               ;
;  inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; -6.932 ; 0.000 ; -0.979   ; 0.000   ; 0.000               ;
;  inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+---------------------------------------------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+------------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+------------------+------------+-------+-------+------------+--------------------------------------------------------+
; fpga_rst         ; fpga_clk   ; 4.874 ; 4.874 ; Rise       ; fpga_clk                                               ;
; dram_dq[*]       ; fpga_clk   ; 6.112 ; 6.112 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]      ; fpga_clk   ; 5.947 ; 5.947 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]      ; fpga_clk   ; 5.971 ; 5.971 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]      ; fpga_clk   ; 5.980 ; 5.980 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]      ; fpga_clk   ; 5.907 ; 5.907 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]      ; fpga_clk   ; 5.663 ; 5.663 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]      ; fpga_clk   ; 5.678 ; 5.678 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]      ; fpga_clk   ; 5.671 ; 5.671 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]      ; fpga_clk   ; 5.969 ; 5.969 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]      ; fpga_clk   ; 5.953 ; 5.953 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]      ; fpga_clk   ; 5.709 ; 5.709 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]     ; fpga_clk   ; 6.112 ; 6.112 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]     ; fpga_clk   ; 5.965 ; 5.965 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]     ; fpga_clk   ; 5.973 ; 5.973 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]     ; fpga_clk   ; 6.018 ; 6.018 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]     ; fpga_clk   ; 6.007 ; 6.007 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]     ; fpga_clk   ; 6.098 ; 6.098 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_img_tx_en_sw ; fpga_clk   ; 5.353 ; 5.353 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_trig_sw      ; fpga_clk   ; 3.813 ; 3.813 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_trigger_in   ; fpga_clk   ; 7.139 ; 7.139 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_in   ; fpga_clk   ; 6.936 ; 6.936 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_img_tx_en_sw ; fpga_clk   ; 3.610 ; 3.610 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+------------------+------------+-------+-------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+------------------+------------+--------+--------+------------+--------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+------------------+------------+--------+--------+------------+--------------------------------------------------------+
; fpga_rst         ; fpga_clk   ; -2.559 ; -2.559 ; Rise       ; fpga_clk                                               ;
; dram_dq[*]       ; fpga_clk   ; -3.269 ; -3.269 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]      ; fpga_clk   ; -3.395 ; -3.395 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]      ; fpga_clk   ; -3.420 ; -3.420 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]      ; fpga_clk   ; -3.425 ; -3.425 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]      ; fpga_clk   ; -3.426 ; -3.426 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]      ; fpga_clk   ; -3.269 ; -3.269 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]      ; fpga_clk   ; -3.280 ; -3.280 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]      ; fpga_clk   ; -3.274 ; -3.274 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]      ; fpga_clk   ; -3.424 ; -3.424 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]      ; fpga_clk   ; -3.402 ; -3.402 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]      ; fpga_clk   ; -3.311 ; -3.311 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]     ; fpga_clk   ; -3.507 ; -3.507 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]     ; fpga_clk   ; -3.433 ; -3.433 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]     ; fpga_clk   ; -3.419 ; -3.419 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]     ; fpga_clk   ; -3.455 ; -3.455 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]     ; fpga_clk   ; -3.449 ; -3.449 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]     ; fpga_clk   ; -3.494 ; -3.494 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_img_tx_en_sw ; fpga_clk   ; -1.810 ; -1.810 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_trig_sw      ; fpga_clk   ; -1.715 ; -1.715 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_trigger_in   ; fpga_clk   ; -3.857 ; -3.857 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_in   ; fpga_clk   ; -4.033 ; -4.033 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_img_tx_en_sw ; fpga_clk   ; -1.807 ; -1.807 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+------------------+------------+--------+--------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port                 ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+
; DRAM_CLK                  ; fpga_clk   ; 0.868 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG1                     ; fpga_clk   ; 6.215 ; 6.215 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_rd_bank        ; fpga_clk   ; 5.815 ; 5.815 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_wr_bank        ; fpga_clk   ; 5.466 ; 5.466 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_rd_bank_val           ; fpga_clk   ; 5.427 ; 5.427 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_sdram_active          ; fpga_clk   ; 8.801 ; 8.801 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_wr_bank_val           ; fpga_clk   ; 5.427 ; 5.427 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_addr[*]              ; fpga_clk   ; 4.424 ; 4.424 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[0]             ; fpga_clk   ; 3.847 ; 3.847 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[1]             ; fpga_clk   ; 3.859 ; 3.859 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[2]             ; fpga_clk   ; 3.868 ; 3.868 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[3]             ; fpga_clk   ; 4.424 ; 4.424 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[4]             ; fpga_clk   ; 3.891 ; 3.891 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[5]             ; fpga_clk   ; 4.171 ; 4.171 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[6]             ; fpga_clk   ; 4.416 ; 4.416 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[7]             ; fpga_clk   ; 4.419 ; 4.419 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[8]             ; fpga_clk   ; 4.084 ; 4.084 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[9]             ; fpga_clk   ; 4.094 ; 4.094 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[10]            ; fpga_clk   ; 4.177 ; 4.177 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[11]            ; fpga_clk   ; 4.365 ; 4.365 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_bank[*]              ; fpga_clk   ; 4.521 ; 4.521 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[0]             ; fpga_clk   ; 4.510 ; 4.510 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[1]             ; fpga_clk   ; 4.521 ; 4.521 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_cas_n                ; fpga_clk   ; 4.509 ; 4.509 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_dq[*]                ; fpga_clk   ; 4.729 ; 4.729 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]               ; fpga_clk   ; 4.175 ; 4.175 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]               ; fpga_clk   ; 4.210 ; 4.210 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]               ; fpga_clk   ; 4.226 ; 4.226 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]               ; fpga_clk   ; 4.406 ; 4.406 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]               ; fpga_clk   ; 4.468 ; 4.468 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]               ; fpga_clk   ; 4.392 ; 4.392 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]               ; fpga_clk   ; 4.366 ; 4.366 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]               ; fpga_clk   ; 4.422 ; 4.422 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]               ; fpga_clk   ; 4.201 ; 4.201 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]               ; fpga_clk   ; 4.365 ; 4.365 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]              ; fpga_clk   ; 4.229 ; 4.229 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]              ; fpga_clk   ; 4.409 ; 4.409 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]              ; fpga_clk   ; 4.729 ; 4.729 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]              ; fpga_clk   ; 4.695 ; 4.695 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]              ; fpga_clk   ; 4.683 ; 4.683 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]              ; fpga_clk   ; 4.695 ; 4.695 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ldqm                 ; fpga_clk   ; 4.536 ; 4.536 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ras_n                ; fpga_clk   ; 4.506 ; 4.506 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_udqm                 ; fpga_clk   ; 4.496 ; 4.496 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_we_n                 ; fpga_clk   ; 4.244 ; 4.244 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; DRAM_CLK                  ; fpga_clk   ;       ; 0.868 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG2                     ; fpga_clk   ; 6.343 ; 6.343 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_0[*]                  ; fpga_clk   ; 6.733 ; 6.733 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[0]                 ; fpga_clk   ; 6.471 ; 6.471 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[1]                 ; fpga_clk   ; 6.487 ; 6.487 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[2]                 ; fpga_clk   ; 6.490 ; 6.490 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[3]                 ; fpga_clk   ; 6.483 ; 6.483 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[4]                 ; fpga_clk   ; 6.694 ; 6.694 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[5]                 ; fpga_clk   ; 6.718 ; 6.718 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[6]                 ; fpga_clk   ; 6.733 ; 6.733 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_1[*]                  ; fpga_clk   ; 7.892 ; 7.892 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[0]                 ; fpga_clk   ; 7.691 ; 7.691 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[1]                 ; fpga_clk   ; 7.244 ; 7.244 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[2]                 ; fpga_clk   ; 7.679 ; 7.679 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[3]                 ; fpga_clk   ; 7.892 ; 7.892 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[4]                 ; fpga_clk   ; 7.735 ; 7.735 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[5]                 ; fpga_clk   ; 7.869 ; 7.869 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[6]                 ; fpga_clk   ; 6.736 ; 6.736 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_2[*]                  ; fpga_clk   ; 7.694 ; 7.694 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[0]                 ; fpga_clk   ; 6.863 ; 6.863 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[1]                 ; fpga_clk   ; 7.694 ; 7.694 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[2]                 ; fpga_clk   ; 6.740 ; 6.740 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[3]                 ; fpga_clk   ; 6.769 ; 6.769 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[4]                 ; fpga_clk   ; 7.476 ; 7.476 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[5]                 ; fpga_clk   ; 7.207 ; 7.207 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[6]                 ; fpga_clk   ; 7.688 ; 7.688 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_3[*]                  ; fpga_clk   ; 7.120 ; 7.120 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[0]                 ; fpga_clk   ; 5.927 ; 5.927 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[1]                 ; fpga_clk   ; 7.120 ; 7.120 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[2]                 ; fpga_clk   ; 6.655 ; 6.655 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[3]                 ; fpga_clk   ; 6.895 ; 6.895 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[4]                 ; fpga_clk   ; 5.923 ; 5.923 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[5]                 ; fpga_clk   ; 6.612 ; 6.612 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[6]                 ; fpga_clk   ; 6.440 ; 6.440 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_4[*]                  ; fpga_clk   ; 7.112 ; 7.112 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[0]                 ; fpga_clk   ; 6.832 ; 6.832 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[1]                 ; fpga_clk   ; 6.825 ; 6.825 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[2]                 ; fpga_clk   ; 6.822 ; 6.822 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[3]                 ; fpga_clk   ; 6.808 ; 6.808 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[4]                 ; fpga_clk   ; 7.107 ; 7.107 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[5]                 ; fpga_clk   ; 7.112 ; 7.112 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[6]                 ; fpga_clk   ; 6.810 ; 6.810 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_5[*]                  ; fpga_clk   ; 6.957 ; 6.957 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[0]                 ; fpga_clk   ; 6.938 ; 6.938 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[1]                 ; fpga_clk   ; 6.922 ; 6.922 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[2]                 ; fpga_clk   ; 6.922 ; 6.922 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[3]                 ; fpga_clk   ; 6.957 ; 6.957 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[4]                 ; fpga_clk   ; 6.868 ; 6.868 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[5]                 ; fpga_clk   ; 6.898 ; 6.898 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[6]                 ; fpga_clk   ; 6.820 ; 6.820 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_6[*]                  ; fpga_clk   ; 7.991 ; 7.991 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[0]                 ; fpga_clk   ; 7.991 ; 7.991 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[1]                 ; fpga_clk   ; 7.432 ; 7.432 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[2]                 ; fpga_clk   ; 6.937 ; 6.937 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[3]                 ; fpga_clk   ; 7.188 ; 7.188 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[4]                 ; fpga_clk   ; 6.817 ; 6.817 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[5]                 ; fpga_clk   ; 6.118 ; 6.118 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[6]                 ; fpga_clk   ; 6.088 ; 6.088 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_7[*]                  ; fpga_clk   ; 7.786 ; 7.786 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[0]                 ; fpga_clk   ; 7.431 ; 7.431 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[1]                 ; fpga_clk   ; 7.021 ; 7.021 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[2]                 ; fpga_clk   ; 7.011 ; 7.011 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[3]                 ; fpga_clk   ; 7.186 ; 7.186 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[4]                 ; fpga_clk   ; 7.740 ; 7.740 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[5]                 ; fpga_clk   ; 7.425 ; 7.425 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[6]                 ; fpga_clk   ; 7.786 ; 7.786 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_disp_active           ; fpga_clk   ; 6.711 ; 6.711 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icy_bus_taken         ; fpga_clk   ; 5.110 ; 5.110 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icz_bus_taken         ; fpga_clk   ; 4.879 ; 4.879 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_image_tx_en           ; fpga_clk   ; 8.484 ; 8.484 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_Y_active ; fpga_clk   ; 6.507 ; 6.507 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_Z_active ; fpga_clk   ; 7.243 ; 7.243 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_trig     ; fpga_clk   ; 5.275 ; 5.275 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_rx_path_cyc           ; fpga_clk   ; 8.074 ; 8.074 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_out           ; fpga_clk   ; 4.706 ; 4.706 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; BLUE[*]                   ; fpga_clk   ; 4.777 ; 4.777 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[2]                  ; fpga_clk   ; 4.268 ; 4.268 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[3]                  ; fpga_clk   ; 4.270 ; 4.270 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[4]                  ; fpga_clk   ; 4.625 ; 4.625 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[5]                  ; fpga_clk   ; 4.624 ; 4.624 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[6]                  ; fpga_clk   ; 4.600 ; 4.600 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[7]                  ; fpga_clk   ; 4.622 ; 4.622 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[8]                  ; fpga_clk   ; 4.777 ; 4.777 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[9]                  ; fpga_clk   ; 4.532 ; 4.532 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; GREEN[*]                  ; fpga_clk   ; 4.765 ; 4.765 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[2]                 ; fpga_clk   ; 4.765 ; 4.765 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[3]                 ; fpga_clk   ; 4.566 ; 4.566 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[4]                 ; fpga_clk   ; 4.548 ; 4.548 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[5]                 ; fpga_clk   ; 4.545 ; 4.545 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[6]                 ; fpga_clk   ; 4.310 ; 4.310 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[7]                 ; fpga_clk   ; 4.300 ; 4.300 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[8]                 ; fpga_clk   ; 4.306 ; 4.306 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[9]                 ; fpga_clk   ; 4.594 ; 4.594 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; LEDG3                     ; fpga_clk   ; 5.925 ; 5.925 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; RED[*]                    ; fpga_clk   ; 5.031 ; 5.031 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[2]                   ; fpga_clk   ; 5.031 ; 5.031 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[3]                   ; fpga_clk   ; 4.990 ; 4.990 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[4]                   ; fpga_clk   ; 4.756 ; 4.756 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[5]                   ; fpga_clk   ; 4.790 ; 4.790 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[6]                   ; fpga_clk   ; 4.740 ; 4.740 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[7]                   ; fpga_clk   ; 4.755 ; 4.755 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[8]                   ; fpga_clk   ; 4.523 ; 4.523 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[9]                   ; fpga_clk   ; 4.764 ; 4.764 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; blank                     ; fpga_clk   ; 5.810 ; 5.810 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40                    ; fpga_clk   ; 2.939 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; hsync                     ; fpga_clk   ; 5.831 ; 5.831 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; vsync                     ; fpga_clk   ; 5.451 ; 5.451 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40                    ; fpga_clk   ;       ; 2.939 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port                 ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+
; DRAM_CLK                  ; fpga_clk   ; 0.154 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG1                     ; fpga_clk   ; 3.077 ; 3.077 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_rd_bank        ; fpga_clk   ; 2.925 ; 2.925 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_wr_bank        ; fpga_clk   ; 2.786 ; 2.786 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_rd_bank_val           ; fpga_clk   ; 2.751 ; 2.751 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_sdram_active          ; fpga_clk   ; 3.910 ; 3.910 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_wr_bank_val           ; fpga_clk   ; 2.751 ; 2.751 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_addr[*]              ; fpga_clk   ; 1.911 ; 1.911 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[0]             ; fpga_clk   ; 1.911 ; 1.911 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[1]             ; fpga_clk   ; 1.922 ; 1.922 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[2]             ; fpga_clk   ; 1.932 ; 1.932 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[3]             ; fpga_clk   ; 2.204 ; 2.204 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[4]             ; fpga_clk   ; 1.953 ; 1.953 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[5]             ; fpga_clk   ; 2.064 ; 2.064 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[6]             ; fpga_clk   ; 2.185 ; 2.185 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[7]             ; fpga_clk   ; 2.184 ; 2.184 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[8]             ; fpga_clk   ; 2.028 ; 2.028 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[9]             ; fpga_clk   ; 2.035 ; 2.035 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[10]            ; fpga_clk   ; 2.079 ; 2.079 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[11]            ; fpga_clk   ; 2.145 ; 2.145 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_bank[*]              ; fpga_clk   ; 2.253 ; 2.253 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[0]             ; fpga_clk   ; 2.253 ; 2.253 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[1]             ; fpga_clk   ; 2.260 ; 2.260 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_cas_n                ; fpga_clk   ; 2.245 ; 2.245 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_dq[*]                ; fpga_clk   ; 2.064 ; 2.064 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]               ; fpga_clk   ; 2.064 ; 2.064 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]               ; fpga_clk   ; 2.095 ; 2.095 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]               ; fpga_clk   ; 2.103 ; 2.103 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]               ; fpga_clk   ; 2.176 ; 2.176 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]               ; fpga_clk   ; 2.230 ; 2.230 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]               ; fpga_clk   ; 2.164 ; 2.164 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]               ; fpga_clk   ; 2.163 ; 2.163 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]               ; fpga_clk   ; 2.197 ; 2.197 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]               ; fpga_clk   ; 2.084 ; 2.084 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]               ; fpga_clk   ; 2.178 ; 2.178 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]              ; fpga_clk   ; 2.114 ; 2.114 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]              ; fpga_clk   ; 2.185 ; 2.185 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]              ; fpga_clk   ; 2.331 ; 2.331 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]              ; fpga_clk   ; 2.334 ; 2.334 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]              ; fpga_clk   ; 2.324 ; 2.324 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]              ; fpga_clk   ; 2.311 ; 2.311 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ldqm                 ; fpga_clk   ; 2.262 ; 2.262 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ras_n                ; fpga_clk   ; 2.244 ; 2.244 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_udqm                 ; fpga_clk   ; 2.222 ; 2.222 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_we_n                 ; fpga_clk   ; 2.136 ; 2.136 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; DRAM_CLK                  ; fpga_clk   ;       ; 0.154 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG2                     ; fpga_clk   ; 3.225 ; 3.225 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_0[*]                  ; fpga_clk   ; 2.956 ; 2.956 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[0]                 ; fpga_clk   ; 2.956 ; 2.956 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[1]                 ; fpga_clk   ; 2.965 ; 2.965 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[2]                 ; fpga_clk   ; 2.971 ; 2.971 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[3]                 ; fpga_clk   ; 2.966 ; 2.966 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[4]                 ; fpga_clk   ; 3.074 ; 3.074 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[5]                 ; fpga_clk   ; 3.071 ; 3.071 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[6]                 ; fpga_clk   ; 3.092 ; 3.092 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_1[*]                  ; fpga_clk   ; 3.102 ; 3.102 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[0]                 ; fpga_clk   ; 3.465 ; 3.465 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[1]                 ; fpga_clk   ; 3.269 ; 3.269 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[2]                 ; fpga_clk   ; 3.510 ; 3.510 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[3]                 ; fpga_clk   ; 3.524 ; 3.524 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[4]                 ; fpga_clk   ; 3.480 ; 3.480 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[5]                 ; fpga_clk   ; 3.582 ; 3.582 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[6]                 ; fpga_clk   ; 3.102 ; 3.102 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_2[*]                  ; fpga_clk   ; 2.913 ; 2.913 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[0]                 ; fpga_clk   ; 2.981 ; 2.981 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[1]                 ; fpga_clk   ; 3.277 ; 3.277 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[2]                 ; fpga_clk   ; 2.913 ; 2.913 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[3]                 ; fpga_clk   ; 2.977 ; 2.977 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[4]                 ; fpga_clk   ; 3.298 ; 3.298 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[5]                 ; fpga_clk   ; 3.142 ; 3.142 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[6]                 ; fpga_clk   ; 3.275 ; 3.275 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_3[*]                  ; fpga_clk   ; 2.724 ; 2.724 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[0]                 ; fpga_clk   ; 2.724 ; 2.724 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[1]                 ; fpga_clk   ; 3.330 ; 3.330 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[2]                 ; fpga_clk   ; 3.077 ; 3.077 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[3]                 ; fpga_clk   ; 3.191 ; 3.191 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[4]                 ; fpga_clk   ; 2.800 ; 2.800 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[5]                 ; fpga_clk   ; 3.090 ; 3.090 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[6]                 ; fpga_clk   ; 2.964 ; 2.964 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_4[*]                  ; fpga_clk   ; 3.164 ; 3.164 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[0]                 ; fpga_clk   ; 3.181 ; 3.181 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[1]                 ; fpga_clk   ; 3.182 ; 3.182 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[2]                 ; fpga_clk   ; 3.189 ; 3.189 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[3]                 ; fpga_clk   ; 3.164 ; 3.164 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[4]                 ; fpga_clk   ; 3.317 ; 3.317 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[5]                 ; fpga_clk   ; 3.315 ; 3.315 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[6]                 ; fpga_clk   ; 3.178 ; 3.178 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_5[*]                  ; fpga_clk   ; 3.084 ; 3.084 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[0]                 ; fpga_clk   ; 3.160 ; 3.160 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[1]                 ; fpga_clk   ; 3.145 ; 3.145 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[2]                 ; fpga_clk   ; 3.132 ; 3.132 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[3]                 ; fpga_clk   ; 3.167 ; 3.167 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[4]                 ; fpga_clk   ; 3.120 ; 3.120 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[5]                 ; fpga_clk   ; 3.109 ; 3.109 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[6]                 ; fpga_clk   ; 3.084 ; 3.084 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_6[*]                  ; fpga_clk   ; 2.661 ; 2.661 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[0]                 ; fpga_clk   ; 3.660 ; 3.660 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[1]                 ; fpga_clk   ; 3.293 ; 3.293 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[2]                 ; fpga_clk   ; 3.056 ; 3.056 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[3]                 ; fpga_clk   ; 3.339 ; 3.339 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[4]                 ; fpga_clk   ; 2.926 ; 2.926 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[5]                 ; fpga_clk   ; 2.682 ; 2.682 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[6]                 ; fpga_clk   ; 2.661 ; 2.661 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_7[*]                  ; fpga_clk   ; 2.817 ; 2.817 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[0]                 ; fpga_clk   ; 3.002 ; 3.002 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[1]                 ; fpga_clk   ; 2.833 ; 2.833 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[2]                 ; fpga_clk   ; 2.817 ; 2.817 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[3]                 ; fpga_clk   ; 2.886 ; 2.886 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[4]                 ; fpga_clk   ; 3.136 ; 3.136 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[5]                 ; fpga_clk   ; 2.981 ; 2.981 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[6]                 ; fpga_clk   ; 3.153 ; 3.153 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_disp_active           ; fpga_clk   ; 3.390 ; 3.390 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icy_bus_taken         ; fpga_clk   ; 2.571 ; 2.571 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icz_bus_taken         ; fpga_clk   ; 2.469 ; 2.469 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_image_tx_en           ; fpga_clk   ; 4.130 ; 4.130 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_Y_active ; fpga_clk   ; 3.243 ; 3.243 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_Z_active ; fpga_clk   ; 3.328 ; 3.328 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_trig     ; fpga_clk   ; 2.618 ; 2.618 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_rx_path_cyc           ; fpga_clk   ; 3.595 ; 3.595 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_out           ; fpga_clk   ; 2.334 ; 2.334 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; BLUE[*]                   ; fpga_clk   ; 2.164 ; 2.164 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[2]                  ; fpga_clk   ; 2.167 ; 2.167 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[3]                  ; fpga_clk   ; 2.164 ; 2.164 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[4]                  ; fpga_clk   ; 2.371 ; 2.371 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[5]                  ; fpga_clk   ; 2.367 ; 2.367 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[6]                  ; fpga_clk   ; 2.345 ; 2.345 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[7]                  ; fpga_clk   ; 2.355 ; 2.355 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[8]                  ; fpga_clk   ; 2.413 ; 2.413 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[9]                  ; fpga_clk   ; 2.301 ; 2.301 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; GREEN[*]                  ; fpga_clk   ; 2.182 ; 2.182 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[2]                 ; fpga_clk   ; 2.406 ; 2.406 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[3]                 ; fpga_clk   ; 2.319 ; 2.319 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[4]                 ; fpga_clk   ; 2.310 ; 2.310 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[5]                 ; fpga_clk   ; 2.310 ; 2.310 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[6]                 ; fpga_clk   ; 2.182 ; 2.182 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[7]                 ; fpga_clk   ; 2.185 ; 2.185 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[8]                 ; fpga_clk   ; 2.196 ; 2.196 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[9]                 ; fpga_clk   ; 2.340 ; 2.340 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; LEDG3                     ; fpga_clk   ; 2.927 ; 2.927 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; RED[*]                    ; fpga_clk   ; 2.282 ; 2.282 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[2]                   ; fpga_clk   ; 2.531 ; 2.531 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[3]                   ; fpga_clk   ; 2.509 ; 2.509 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[4]                   ; fpga_clk   ; 2.395 ; 2.395 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[5]                   ; fpga_clk   ; 2.423 ; 2.423 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[6]                   ; fpga_clk   ; 2.382 ; 2.382 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[7]                   ; fpga_clk   ; 2.395 ; 2.395 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[8]                   ; fpga_clk   ; 2.282 ; 2.282 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[9]                   ; fpga_clk   ; 2.402 ; 2.402 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; blank                     ; fpga_clk   ; 2.901 ; 2.901 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40                    ; fpga_clk   ; 1.474 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; hsync                     ; fpga_clk   ; 2.914 ; 2.914 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; vsync                     ; fpga_clk   ; 2.781 ; 2.781 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40                    ; fpga_clk   ;       ; 1.474 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+


+--------------------------------------------------------------------------+
; Progagation Delay                                                        ;
+------------------+---------------------+-------+--------+--------+-------+
; Input Port       ; Output Port         ; RR    ; RF     ; FR     ; FF    ;
+------------------+---------------------+-------+--------+--------+-------+
; dbg_img_tx_en_sw ; dbg_image_tx_en     ; 9.706 ;        ;        ; 9.706 ;
; fpga_rst         ; LEDG0               ;       ; 10.022 ; 10.022 ;       ;
; uart_serial_in   ; dbg_uart_serial_out ; 8.043 ;        ;        ; 8.043 ;
+------------------+---------------------+-------+--------+--------+-------+


+------------------------------------------------------------------------+
; Minimum Progagation Delay                                              ;
+------------------+---------------------+-------+-------+-------+-------+
; Input Port       ; Output Port         ; RR    ; RF    ; FR    ; FF    ;
+------------------+---------------------+-------+-------+-------+-------+
; dbg_img_tx_en_sw ; dbg_image_tx_en     ; 4.910 ;       ;       ; 4.910 ;
; fpga_rst         ; LEDG0               ;       ; 5.742 ; 5.742 ;       ;
; uart_serial_in   ; dbg_uart_serial_out ; 4.687 ;       ;       ; 4.687 ;
+------------------+---------------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                             ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; fpga_clk                                               ; fpga_clk                                               ; 18       ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 12680    ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 69       ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 6        ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 460145   ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 55       ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 16       ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 8896     ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                              ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; fpga_clk                                               ; fpga_clk                                               ; 18       ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 12680    ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 69       ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 6        ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 460145   ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 55       ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 16       ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 8896     ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                          ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; fpga_clk                                               ; fpga_clk                                               ; 8        ; 0        ; 0        ; 0        ;
; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 544      ; 0        ; 0        ; 0        ;
; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2        ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 1        ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 1995     ; 0        ; 0        ; 0        ;
; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 2        ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 124      ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 190      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                           ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; fpga_clk                                               ; fpga_clk                                               ; 8        ; 0        ; 0        ; 0        ;
; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 544      ; 0        ; 0        ; 0        ;
; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2        ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 1        ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 1995     ; 0        ; 0        ; 0        ;
; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 2        ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 124      ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 190      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 21    ; 21   ;
; Unconstrained Input Port Paths  ; 32    ; 32   ;
; Unconstrained Output Ports      ; 139   ; 139  ;
; Unconstrained Output Port Paths ; 331   ; 331  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Fri May 31 16:08:31 2013
Info: Command: quartus_sta img_man_MDS -c img_man_MDS
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_k3n1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_te9:dffpipe22|dffe23a* 
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'SDC1.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0]} -divide_by 3 -multiply_by 8 -duty_cycle 50.00 -name {inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]} {inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]} {inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]}
    Info (332110): create_generated_clock -source {inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]} {inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]}
Warning (332153): Family doesn't support jitter analysis.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.991
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.991        -6.932 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     0.696         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     2.612         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
    Info (332119):    18.800         0.000 fpga_clk 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 fpga_clk 
    Info (332119):     0.391         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.391         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     0.391         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
Info (332146): Worst-case recovery slack is -1.152
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.152        -2.304 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
    Info (332119):    -0.979        -0.979 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     0.715         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
    Info (332119):    17.891         0.000 fpga_clk 
Info (332146): Worst-case removal slack is 1.513
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.513         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     1.533         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
    Info (332119):     1.561         0.000 fpga_clk 
    Info (332119):     3.224         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 1.623
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.623         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     2.873         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     9.000         0.000 fpga_clk 
    Info (332119):    10.373         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 1.638
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.638         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     1.640         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     3.853         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
    Info (332119):    19.452         0.000 fpga_clk 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 fpga_clk 
    Info (332119):     0.215         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.215         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     0.215         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
Info (332146): Worst-case recovery slack is 0.191
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.191         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.479         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     2.382         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
    Info (332119):    18.949         0.000 fpga_clk 
Info (332146): Worst-case removal slack is 0.795
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.795         0.000 fpga_clk 
    Info (332119):     0.815         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
    Info (332119):     0.832         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     1.879         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 1.623
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.623         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     2.873         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     9.000         0.000 fpga_clk 
    Info (332119):    10.373         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 544 megabytes
    Info: Processing ended: Fri May 31 16:08:53 2013
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:05


