0.7
2020.2
Jun 10 2021
19:45:28
/home/mo/Desktop/Github/ce-road-to-mastery/03-ddca/07-microarchitecture/single_cycle_proc/single_cycle_proc.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,uvm,,,,,,
/home/mo/Desktop/Github/ce-road-to-mastery/03-ddca/07-microarchitecture/single_cycle_proc/single_cycle_proc.srcs/sim_1/new/dmem.sv,1635432194,systemVerilog,,/home/mo/Desktop/Github/ce-road-to-mastery/03-ddca/07-microarchitecture/single_cycle_proc/single_cycle_proc.srcs/sources_1/new/flopr.sv,,dmem,,uvm,,,,,,
/home/mo/Desktop/Github/ce-road-to-mastery/03-ddca/07-microarchitecture/single_cycle_proc/single_cycle_proc.srcs/sim_1/new/imem.sv,1635432268,systemVerilog,,/home/mo/Desktop/Github/ce-road-to-mastery/03-ddca/07-microarchitecture/single_cycle_proc/single_cycle_proc.srcs/sources_1/new/main_dec.sv,,imem,,uvm,,,,,,
/home/mo/Desktop/Github/ce-road-to-mastery/03-ddca/07-microarchitecture/single_cycle_proc/single_cycle_proc.srcs/sim_1/new/top.sv,1635434085,systemVerilog,,/home/mo/Desktop/Github/ce-road-to-mastery/03-ddca/07-microarchitecture/single_cycle_proc/single_cycle_proc.srcs/sources_1/new/upper_ext.sv,,top,,uvm,,,,,,
/home/mo/Desktop/Github/ce-road-to-mastery/03-ddca/07-microarchitecture/single_cycle_proc/single_cycle_proc.srcs/sim_1/new/top_tb.sv,1635600402,systemVerilog,,,,top_tb,,uvm,,,,,,
/home/mo/Desktop/Github/ce-road-to-mastery/03-ddca/07-microarchitecture/single_cycle_proc/single_cycle_proc.srcs/sources_1/new/adder.sv,1635426465,systemVerilog,,/home/mo/Desktop/Github/ce-road-to-mastery/03-ddca/07-microarchitecture/single_cycle_proc/single_cycle_proc.srcs/sources_1/new/alu.sv,,adder,,uvm,,,,,,
/home/mo/Desktop/Github/ce-road-to-mastery/03-ddca/07-microarchitecture/single_cycle_proc/single_cycle_proc.srcs/sources_1/new/alu.sv,1635511260,systemVerilog,,/home/mo/Desktop/Github/ce-road-to-mastery/03-ddca/07-microarchitecture/single_cycle_proc/single_cycle_proc.srcs/sources_1/new/alu_dec.sv,,alu,,uvm,,,,,,
/home/mo/Desktop/Github/ce-road-to-mastery/03-ddca/07-microarchitecture/single_cycle_proc/single_cycle_proc.srcs/sources_1/new/alu_dec.sv,1635534220,systemVerilog,,/home/mo/Desktop/Github/ce-road-to-mastery/03-ddca/07-microarchitecture/single_cycle_proc/single_cycle_proc.srcs/sources_1/new/controller.sv,,alu_dec,,uvm,,,,,,
/home/mo/Desktop/Github/ce-road-to-mastery/03-ddca/07-microarchitecture/single_cycle_proc/single_cycle_proc.srcs/sources_1/new/controller.sv,1635602781,systemVerilog,,/home/mo/Desktop/Github/ce-road-to-mastery/03-ddca/07-microarchitecture/single_cycle_proc/single_cycle_proc.srcs/sources_1/new/data_path.sv,,controller,,uvm,,,,,,
/home/mo/Desktop/Github/ce-road-to-mastery/03-ddca/07-microarchitecture/single_cycle_proc/single_cycle_proc.srcs/sources_1/new/data_path.sv,1635604097,systemVerilog,,/home/mo/Desktop/Github/ce-road-to-mastery/03-ddca/07-microarchitecture/single_cycle_proc/single_cycle_proc.srcs/sim_1/new/dmem.sv,,data_path,,uvm,,,,,,
/home/mo/Desktop/Github/ce-road-to-mastery/03-ddca/07-microarchitecture/single_cycle_proc/single_cycle_proc.srcs/sources_1/new/flopr.sv,1635427107,systemVerilog,,/home/mo/Desktop/Github/ce-road-to-mastery/03-ddca/07-microarchitecture/single_cycle_proc/single_cycle_proc.srcs/sim_1/new/imem.sv,,flopr,,uvm,,,,,,
/home/mo/Desktop/Github/ce-road-to-mastery/03-ddca/07-microarchitecture/single_cycle_proc/single_cycle_proc.srcs/sources_1/new/main_dec.sv,1635604383,systemVerilog,,/home/mo/Desktop/Github/ce-road-to-mastery/03-ddca/07-microarchitecture/single_cycle_proc/single_cycle_proc.srcs/sources_1/new/mips.sv,,main_dec,,uvm,,,,,,
/home/mo/Desktop/Github/ce-road-to-mastery/03-ddca/07-microarchitecture/single_cycle_proc/single_cycle_proc.srcs/sources_1/new/mips.sv,1635539615,systemVerilog,,/home/mo/Desktop/Github/ce-road-to-mastery/03-ddca/07-microarchitecture/single_cycle_proc/single_cycle_proc.srcs/sources_1/new/mux2.sv,,mips,,uvm,,,,,,
/home/mo/Desktop/Github/ce-road-to-mastery/03-ddca/07-microarchitecture/single_cycle_proc/single_cycle_proc.srcs/sources_1/new/mux2.sv,1635427287,systemVerilog,,/home/mo/Desktop/Github/ce-road-to-mastery/03-ddca/07-microarchitecture/single_cycle_proc/single_cycle_proc.srcs/sources_1/new/mux4.sv,,mux2,,uvm,,,,,,
/home/mo/Desktop/Github/ce-road-to-mastery/03-ddca/07-microarchitecture/single_cycle_proc/single_cycle_proc.srcs/sources_1/new/mux4.sv,1635428306,systemVerilog,,/home/mo/Desktop/Github/ce-road-to-mastery/03-ddca/07-microarchitecture/single_cycle_proc/single_cycle_proc.srcs/sources_1/new/mux8.sv,,mux4,,uvm,,,,,,
/home/mo/Desktop/Github/ce-road-to-mastery/03-ddca/07-microarchitecture/single_cycle_proc/single_cycle_proc.srcs/sources_1/new/mux8.sv,1635510506,systemVerilog,,/home/mo/Desktop/Github/ce-road-to-mastery/03-ddca/07-microarchitecture/single_cycle_proc/single_cycle_proc.srcs/sources_1/new/reg_file.sv,,mux8,,uvm,,,,,,
/home/mo/Desktop/Github/ce-road-to-mastery/03-ddca/07-microarchitecture/single_cycle_proc/single_cycle_proc.srcs/sources_1/new/reg_file.sv,1635507485,systemVerilog,,/home/mo/Desktop/Github/ce-road-to-mastery/03-ddca/07-microarchitecture/single_cycle_proc/single_cycle_proc.srcs/sources_1/new/s12.sv,,reg_file,,uvm,,,,,,
/home/mo/Desktop/Github/ce-road-to-mastery/03-ddca/07-microarchitecture/single_cycle_proc/single_cycle_proc.srcs/sources_1/new/s12.sv,1635426562,systemVerilog,,/home/mo/Desktop/Github/ce-road-to-mastery/03-ddca/07-microarchitecture/single_cycle_proc/single_cycle_proc.srcs/sources_1/new/sign_ext.sv,,s12,,uvm,,,,,,
/home/mo/Desktop/Github/ce-road-to-mastery/03-ddca/07-microarchitecture/single_cycle_proc/single_cycle_proc.srcs/sources_1/new/sign_ext.sv,1635603147,systemVerilog,,/home/mo/Desktop/Github/ce-road-to-mastery/03-ddca/07-microarchitecture/single_cycle_proc/single_cycle_proc.srcs/sim_1/new/top.sv,,sign_ext,,uvm,,,,,,
/home/mo/Desktop/Github/ce-road-to-mastery/03-ddca/07-microarchitecture/single_cycle_proc/single_cycle_proc.srcs/sources_1/new/upper_ext.sv,1635602645,systemVerilog,,/home/mo/Desktop/Github/ce-road-to-mastery/03-ddca/07-microarchitecture/single_cycle_proc/single_cycle_proc.srcs/sources_1/new/zero_ext.sv,,upper_ext,,uvm,,,,,,
/home/mo/Desktop/Github/ce-road-to-mastery/03-ddca/07-microarchitecture/single_cycle_proc/single_cycle_proc.srcs/sources_1/new/zero_ext.sv,1635602345,systemVerilog,,/home/mo/Desktop/Github/ce-road-to-mastery/03-ddca/07-microarchitecture/single_cycle_proc/single_cycle_proc.srcs/sim_1/new/top_tb.sv,,zero_ext,,uvm,,,,,,
