

================================================================
== Vitis HLS Report for 'snn_top_hls_Pipeline_RESET_PRE'
================================================================
* Date:           Mon Dec  8 20:06:19 2025

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        hls_output
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.046 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |      Pipeline     |
    |   min   |   max   |    min   |    max   | min | max |        Type       |
    +---------+---------+----------+----------+-----+-----+-------------------+
    |       10|       10|  0.100 us|  0.100 us|    0|    0|  loop pipeline stp|
    +---------+---------+----------+----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RESET_PRE  |        8|        8|         1|          1|          1|     8|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.04>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/snn_top_hls.cpp:363]   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL16post_spike_times_0, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 5 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL16post_spike_times_1, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL16post_spike_times_2, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL16post_spike_times_3, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL16post_spike_times_4, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL16post_spike_times_5, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL16post_spike_times_6, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL16post_spike_times_7, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL15pre_spike_times_0, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL15pre_spike_times_1, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL15pre_spike_times_2, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL15pre_spike_times_3, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL15pre_spike_times_4, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL15pre_spike_times_5, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL15pre_spike_times_6, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL15pre_spike_times_7, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln363 = store i7 0, i7 %i" [src/snn_top_hls.cpp:363]   --->   Operation 21 'store' 'store_ln363' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [src/snn_top_hls.cpp:363]   --->   Operation 23 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %i_1, i32 6" [src/snn_top_hls.cpp:363]   --->   Operation 24 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln363 = br i1 %tmp, void %for.inc.split, void %for.body47.preheader.exitStub" [src/snn_top_hls.cpp:363]   --->   Operation 25 'br' 'br_ln363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln363 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, i32 4294967295, void @empty_0" [src/snn_top_hls.cpp:363]   --->   Operation 26 'specpipeline' 'specpipeline_ln363' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln363 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/snn_top_hls.cpp:363]   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln363' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln363 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [src/snn_top_hls.cpp:363]   --->   Operation 28 'specloopname' 'specloopname_ln363' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %i_1, i32 3, i32 5" [src/snn_top_hls.cpp:363]   --->   Operation 29 'partselect' 'lshr_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln363 = zext i3 %lshr_ln" [src/snn_top_hls.cpp:363]   --->   Operation 30 'zext' 'zext_ln363' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_ZL15pre_spike_times_0_addr = getelementptr i32 %p_ZL15pre_spike_times_0, i64 0, i64 %zext_ln363" [src/snn_top_hls.cpp:365]   --->   Operation 31 'getelementptr' 'p_ZL15pre_spike_times_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_ZL16post_spike_times_0_addr = getelementptr i32 %p_ZL16post_spike_times_0, i64 0, i64 %zext_ln363" [src/snn_top_hls.cpp:366]   --->   Operation 32 'getelementptr' 'p_ZL16post_spike_times_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_ZL15pre_spike_times_1_addr = getelementptr i32 %p_ZL15pre_spike_times_1, i64 0, i64 %zext_ln363" [src/snn_top_hls.cpp:365]   --->   Operation 33 'getelementptr' 'p_ZL15pre_spike_times_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_ZL16post_spike_times_1_addr = getelementptr i32 %p_ZL16post_spike_times_1, i64 0, i64 %zext_ln363" [src/snn_top_hls.cpp:366]   --->   Operation 34 'getelementptr' 'p_ZL16post_spike_times_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_ZL15pre_spike_times_2_addr = getelementptr i32 %p_ZL15pre_spike_times_2, i64 0, i64 %zext_ln363" [src/snn_top_hls.cpp:365]   --->   Operation 35 'getelementptr' 'p_ZL15pre_spike_times_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_ZL16post_spike_times_2_addr = getelementptr i32 %p_ZL16post_spike_times_2, i64 0, i64 %zext_ln363" [src/snn_top_hls.cpp:366]   --->   Operation 36 'getelementptr' 'p_ZL16post_spike_times_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_ZL15pre_spike_times_3_addr = getelementptr i32 %p_ZL15pre_spike_times_3, i64 0, i64 %zext_ln363" [src/snn_top_hls.cpp:365]   --->   Operation 37 'getelementptr' 'p_ZL15pre_spike_times_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_ZL16post_spike_times_3_addr = getelementptr i32 %p_ZL16post_spike_times_3, i64 0, i64 %zext_ln363" [src/snn_top_hls.cpp:366]   --->   Operation 38 'getelementptr' 'p_ZL16post_spike_times_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_ZL15pre_spike_times_4_addr = getelementptr i32 %p_ZL15pre_spike_times_4, i64 0, i64 %zext_ln363" [src/snn_top_hls.cpp:365]   --->   Operation 39 'getelementptr' 'p_ZL15pre_spike_times_4_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_ZL16post_spike_times_4_addr = getelementptr i32 %p_ZL16post_spike_times_4, i64 0, i64 %zext_ln363" [src/snn_top_hls.cpp:366]   --->   Operation 40 'getelementptr' 'p_ZL16post_spike_times_4_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_ZL15pre_spike_times_5_addr = getelementptr i32 %p_ZL15pre_spike_times_5, i64 0, i64 %zext_ln363" [src/snn_top_hls.cpp:365]   --->   Operation 41 'getelementptr' 'p_ZL15pre_spike_times_5_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_ZL16post_spike_times_5_addr = getelementptr i32 %p_ZL16post_spike_times_5, i64 0, i64 %zext_ln363" [src/snn_top_hls.cpp:366]   --->   Operation 42 'getelementptr' 'p_ZL16post_spike_times_5_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_ZL15pre_spike_times_6_addr = getelementptr i32 %p_ZL15pre_spike_times_6, i64 0, i64 %zext_ln363" [src/snn_top_hls.cpp:365]   --->   Operation 43 'getelementptr' 'p_ZL15pre_spike_times_6_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_ZL16post_spike_times_6_addr = getelementptr i32 %p_ZL16post_spike_times_6, i64 0, i64 %zext_ln363" [src/snn_top_hls.cpp:366]   --->   Operation 44 'getelementptr' 'p_ZL16post_spike_times_6_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_ZL15pre_spike_times_7_addr = getelementptr i32 %p_ZL15pre_spike_times_7, i64 0, i64 %zext_ln363" [src/snn_top_hls.cpp:365]   --->   Operation 45 'getelementptr' 'p_ZL15pre_spike_times_7_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln365 = store i32 0, i3 %p_ZL15pre_spike_times_0_addr" [src/snn_top_hls.cpp:365]   --->   Operation 46 'store' 'store_ln365' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 47 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln365 = store i32 0, i3 %p_ZL15pre_spike_times_1_addr" [src/snn_top_hls.cpp:365]   --->   Operation 47 'store' 'store_ln365' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 48 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln365 = store i32 0, i3 %p_ZL15pre_spike_times_2_addr" [src/snn_top_hls.cpp:365]   --->   Operation 48 'store' 'store_ln365' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 49 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln365 = store i32 0, i3 %p_ZL15pre_spike_times_3_addr" [src/snn_top_hls.cpp:365]   --->   Operation 49 'store' 'store_ln365' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 50 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln365 = store i32 0, i3 %p_ZL15pre_spike_times_4_addr" [src/snn_top_hls.cpp:365]   --->   Operation 50 'store' 'store_ln365' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 51 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln365 = store i32 0, i3 %p_ZL15pre_spike_times_5_addr" [src/snn_top_hls.cpp:365]   --->   Operation 51 'store' 'store_ln365' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 52 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln365 = store i32 0, i3 %p_ZL15pre_spike_times_6_addr" [src/snn_top_hls.cpp:365]   --->   Operation 52 'store' 'store_ln365' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 53 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln365 = store i32 0, i3 %p_ZL15pre_spike_times_7_addr" [src/snn_top_hls.cpp:365]   --->   Operation 53 'store' 'store_ln365' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_ZL16post_spike_times_7_addr = getelementptr i32 %p_ZL16post_spike_times_7, i64 0, i64 %zext_ln363" [src/snn_top_hls.cpp:366]   --->   Operation 54 'getelementptr' 'p_ZL16post_spike_times_7_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln366 = store i32 0, i3 %p_ZL16post_spike_times_0_addr" [src/snn_top_hls.cpp:366]   --->   Operation 55 'store' 'store_ln366' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 56 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln366 = store i32 0, i3 %p_ZL16post_spike_times_1_addr" [src/snn_top_hls.cpp:366]   --->   Operation 56 'store' 'store_ln366' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 57 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln366 = store i32 0, i3 %p_ZL16post_spike_times_2_addr" [src/snn_top_hls.cpp:366]   --->   Operation 57 'store' 'store_ln366' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 58 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln366 = store i32 0, i3 %p_ZL16post_spike_times_3_addr" [src/snn_top_hls.cpp:366]   --->   Operation 58 'store' 'store_ln366' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 59 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln366 = store i32 0, i3 %p_ZL16post_spike_times_4_addr" [src/snn_top_hls.cpp:366]   --->   Operation 59 'store' 'store_ln366' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 60 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln366 = store i32 0, i3 %p_ZL16post_spike_times_5_addr" [src/snn_top_hls.cpp:366]   --->   Operation 60 'store' 'store_ln366' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 61 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln366 = store i32 0, i3 %p_ZL16post_spike_times_6_addr" [src/snn_top_hls.cpp:366]   --->   Operation 61 'store' 'store_ln366' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 62 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln366 = store i32 0, i3 %p_ZL16post_spike_times_7_addr" [src/snn_top_hls.cpp:366]   --->   Operation 62 'store' 'store_ln366' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 63 [1/1] (1.87ns)   --->   "%add_ln363 = add i7 %i_1, i7 8" [src/snn_top_hls.cpp:363]   --->   Operation 63 'add' 'add_ln363' <Predicate = (!tmp)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln363 = store i7 %add_ln363, i7 %i" [src/snn_top_hls.cpp:363]   --->   Operation 64 'store' 'store_ln363' <Predicate = (!tmp)> <Delay = 1.58>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln363 = br void %for.inc" [src/snn_top_hls.cpp:363]   --->   Operation 65 'br' 'br_ln363' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 66 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.046ns
The critical path consists of the following:
	'store' operation ('store_ln363', src/snn_top_hls.cpp:363) of constant 0 7 bit on local variable 'i', src/snn_top_hls.cpp:363 [34]  (1.588 ns)
	'load' operation 7 bit ('i', src/snn_top_hls.cpp:363) on local variable 'i', src/snn_top_hls.cpp:363 [37]  (0.000 ns)
	'add' operation 7 bit ('add_ln363', src/snn_top_hls.cpp:363) [78]  (1.870 ns)
	'store' operation ('store_ln363', src/snn_top_hls.cpp:363) of variable 'add_ln363', src/snn_top_hls.cpp:363 7 bit on local variable 'i', src/snn_top_hls.cpp:363 [79]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
