Generating HDL for page 14.18.10.1 AUXILIARY BINARY ADDER-ACC at 8/27/2020 12:56:30 PM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_14_18_10_1_AUXILIARY_BINARY_ADDER_ACC_tb.vhdl, generating default test bench code.
Removed 4 outputs from Gate at 1B to ignored block(s) or identical signal names
Removed 4 outputs from Gate at 1C to ignored block(s) or identical signal names
Removed 5 outputs from Gate at 1D to ignored block(s) or identical signal names
Removed 4 outputs from Gate at 1E to ignored block(s) or identical signal names
Generating Statement for block at 3B with output pin(s) of OUT_3B_K
	and inputs of PS_A4_DOT_B4_EVEN,PS_ZONE_ADDER_CARRY
	and logic function of NAND
Generating Statement for block at 2B with output pin(s) of OUT_2B_C, OUT_2B_C
	and inputs of OUT_3B_K,OUT_3C_G
	and logic function of NAND
Generating Statement for block at 1B with output pin(s) of OUT_1B_C
	and inputs of OUT_2B_C
	and logic function of EQUAL
Generating Statement for block at 5C with output pin(s) of OUT_5C_B, OUT_5C_B
	and inputs of PS_A4_DOT_B4_EVEN
	and logic function of NAND
Generating Statement for block at 3C with output pin(s) of OUT_3C_G
	and inputs of OUT_5C_B,MS_ZONE_ADDER_CARRY
	and logic function of NAND
Generating Statement for block at 1C with output pin(s) of OUT_1C_C
	and inputs of OUT_2B_C
	and logic function of NOT
Generating Statement for block at 3D with output pin(s) of OUT_3D_K
	and inputs of PS_A4_DOT_B4_EVEN,OUT_5E_G
	and logic function of NAND
Generating Statement for block at 1D with output pin(s) of OUT_1D_A
	and inputs of OUT_2F_D
	and logic function of EQUAL
Generating Statement for block at 5E with output pin(s) of OUT_5E_G, OUT_5E_G
	and inputs of PS_BIN_REG_4_DOT_NOT_8_OR_8_DOT_NOT_4
	and logic function of NAND
Generating Statement for block at 3E with output pin(s) of OUT_3E_P
	and inputs of PS_ZONE_ADDER_CARRY,PS_BIN_REG_4_DOT_NOT_8_OR_8_DOT_NOT_4
	and logic function of NAND
Generating Statement for block at 1E with output pin(s) of OUT_1E_C
	and inputs of OUT_2F_D
	and logic function of NOT
Generating Statement for block at 3F with output pin(s) of OUT_3F_D
	and inputs of OUT_5C_B
	and logic function of NAND
Generating Statement for block at 2F with output pin(s) of OUT_2F_D, OUT_2F_D
	and inputs of OUT_3D_K,OUT_DOT_3F,OUT_3G_P
	and logic function of NAND
Generating Statement for block at 3G with output pin(s) of OUT_3G_P
	and inputs of OUT_5E_G,MS_ZONE_ADDER_CARRY
	and logic function of NAND
Generating Statement for block at 3F with output pin(s) of OUT_DOT_3F
	and inputs of OUT_3E_P,OUT_3F_D
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_AUX_BIN_ADDER_4_BIT
	from gate output OUT_1B_C
Generating output sheet edge signal assignment to 
	signal MS_AUX_BIN_ADDER_4_BIT
	from gate output OUT_1C_C
Generating output sheet edge signal assignment to 
	signal PS_AUX_BIN_ADDER_8_BIT
	from gate output OUT_1D_A
Generating output sheet edge signal assignment to 
	signal MS_AUX_BIN_ADDER_8_BIT
	from gate output OUT_1E_C
