// Mem file initialization records.
//
// SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
// Vivado v2020.1 (64-bit)
// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// Created on Thursday August 27, 2020 - 09:26:55 pm, from:
//
//     Map file     - /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/axis_dma_design.bmm
//     Data file(s) - /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_microblaze_0_0/data/mb_bootloop_le.elf
//
// Address space 'axis_dma_design_microblaze_0.axis_dma_design_axi_bram_ctrl_0_bram_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.
