// Seed: 233225717
`timescale 1ps / 1ps
module module_0;
  logic id_1, id_2, id_3;
  assign {1, id_2, 1, id_0, 1'h0, 1, 1} = id_2;
endmodule
