Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Apr  5 03:01:42 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (49)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (49)
--------------------------------
 There are 49 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.285        0.000                      0                 1539        0.047        0.000                      0                 1539       54.305        0.000                       0                   568  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               9.285        0.000                      0                 1535        0.047        0.000                      0                 1535       54.305        0.000                       0                   568  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  107.050        0.000                      0                    4        0.706        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        9.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.285ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.612ns  (logic 60.434ns (59.475%)  route 41.178ns (40.525%))
  Logic Levels:           324  (CARRY4=286 LUT2=2 LUT3=27 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X33Y3          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDSE (Prop_fdse_C_Q)         0.419     5.568 f  sm/D_states_q_reg[4]/Q
                         net (fo=187, routed)         0.994     6.563    sm/D_states_q[4]
    SLICE_X39Y3          LUT2 (Prop_lut2_I0_O)        0.296     6.859 r  sm/D_states_q[2]_i_8/O
                         net (fo=6, routed)           1.430     8.288    sm/D_states_q[2]_i_8_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I1_O)        0.124     8.412 r  sm/ram_reg_i_47__0/O
                         net (fo=1, routed)           0.795     9.207    sm/ram_reg_i_47__0_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I1_O)        0.124     9.331 r  sm/ram_reg_i_39/O
                         net (fo=64, routed)          0.945    10.276    L_reg/M_sm_ra1[0]
    SLICE_X55Y12         LUT6 (Prop_lut6_I4_O)        0.124    10.400 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           0.674    11.074    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X54Y11         LUT3 (Prop_lut3_I0_O)        0.124    11.198 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.649    11.847    sm/M_alum_a[31]
    SLICE_X51Y8          LUT2 (Prop_lut2_I1_O)        0.124    11.971 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    11.971    alum/S[0]
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.503 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    12.503    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.617 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    12.617    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.731 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    12.731    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.845 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    12.845    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.959 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    12.959    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.073 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    13.073    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.187 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    13.187    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.301 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    13.301    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.572 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.748    14.320    alum/temp_out0[31]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.373    14.693 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    14.693    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.243 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.243    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.357 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.357    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.471 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.471    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.585 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    15.585    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.699 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.699    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.813 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.813    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.927 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.927    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.041 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.041    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.198 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.924    17.122    alum/temp_out0[30]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.329    17.451 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    17.451    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.984 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.984    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.101 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.101    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.218 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.218    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.335 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    18.335    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.452 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    18.452    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.569 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.569    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.686 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.686    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.803 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.803    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.960 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.130    20.090    alum/temp_out0[29]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.332    20.422 r  alum/D_registers_q[7][28]_i_92/O
                         net (fo=1, routed)           0.000    20.422    alum/D_registers_q[7][28]_i_92_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.935 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    20.935    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.052 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.052    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.169 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    21.169    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.286 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    21.286    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.403 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.403    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.520 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.520    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.637 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.637    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.794 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.024    22.818    alum/temp_out0[28]
    SLICE_X53Y13         LUT3 (Prop_lut3_I0_O)        0.332    23.150 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    23.150    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.700 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.700    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.814 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    23.814    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.928 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    23.928    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.042 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.042    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.156 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.156    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.270 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.270    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.384 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.384    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.498 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.498    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.655 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.143    25.798    alum/temp_out0[27]
    SLICE_X44Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    26.583 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.583    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.697 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.697    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.811 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.811    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.925 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.925    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.039 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.039    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.153 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.153    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.267 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.267    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.381 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.381    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.538 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.097    28.635    alum/temp_out0[26]
    SLICE_X48Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    29.420 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    29.420    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.534 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    29.534    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.648 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    29.648    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.762 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    29.762    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.876 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.876    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.990 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    29.990    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.104 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.104    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.218 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.218    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.375 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.948    31.323    alum/temp_out0[25]
    SLICE_X51Y17         LUT3 (Prop_lut3_I0_O)        0.329    31.652 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    31.652    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.202 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.202    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.316 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.316    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.430 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.430    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.544 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.544    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.658 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.658    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.772 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.772    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.886 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.886    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.000 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.009    33.009    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.166 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.162    34.328    alum/temp_out0[24]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.329    34.657 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    34.657    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.207 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.207    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.321 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.321    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.435 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.435    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.549 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.549    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.663 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.663    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.777 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.777    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.891 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.891    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.005 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    36.014    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.171 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.964    37.135    alum/temp_out0[23]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    37.464 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.464    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.997 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.997    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.114 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.114    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.231 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.231    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.348 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.348    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.465 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.465    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.582 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.582    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.699 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.699    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.816 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.816    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.973 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.992    39.964    alum/temp_out0[22]
    SLICE_X41Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    40.752 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    40.752    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.866 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    40.866    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.980 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.980    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.094 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.094    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.208 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.208    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.322 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.322    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.436 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.436    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.550 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    41.559    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.716 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.018    42.734    alum/temp_out0[21]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    43.063 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    43.063    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    43.461 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    43.461    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.575 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    43.575    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.689 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    43.689    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.803 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    43.803    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.917 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.917    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.031 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.031    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.145 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.145    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.259 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    44.268    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.425 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.988    45.413    alum/temp_out0[20]
    SLICE_X43Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    46.198 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.198    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.312 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    46.312    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.426 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.426    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.540 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.540    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.654 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.654    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.768 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.768    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.882 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.882    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.996 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    47.005    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.162 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.098    48.260    alum/temp_out0[19]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.329    48.589 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    48.589    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.139 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.139    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.253 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.253    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.367 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.367    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.481 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.481    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.595 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    49.595    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.709 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    49.709    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.823 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.823    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.937 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    49.937    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.094 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.807    50.901    alum/temp_out0[18]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    51.230 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    51.230    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.763 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    51.763    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.880 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    51.880    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.997 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.997    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.114 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.114    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.231 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.231    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.348 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.348    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.465 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.465    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.582 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    52.582    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.739 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.788    53.527    alum/temp_out0[17]
    SLICE_X31Y20         LUT3 (Prop_lut3_I0_O)        0.332    53.859 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    53.859    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.409 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    54.409    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.523 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    54.523    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.637 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    54.637    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.751 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.751    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.865 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.009    54.874    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.988 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    54.988    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.102 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.102    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.216 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    55.216    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.373 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.153    56.526    alum/temp_out0[16]
    SLICE_X34Y16         LUT3 (Prop_lut3_I0_O)        0.329    56.855 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    56.855    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.388 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    57.388    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.505 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    57.505    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.622 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    57.622    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.739 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    57.739    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.856 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.856    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.973 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    57.973    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.090 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.090    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.207 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.207    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.364 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.981    59.345    alum/temp_out0[15]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.332    59.677 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    59.677    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.227 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.227    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.341 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.341    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.455 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.455    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.569 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    60.569    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.683 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.683    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.797 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.797    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.911 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.911    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.025 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.025    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.182 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.934    62.116    alum/temp_out0[14]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.329    62.445 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    62.445    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.995 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    62.995    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.109 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    63.109    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.223 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    63.223    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.337 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    63.337    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.451 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    63.451    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.565 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    63.565    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.679 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.679    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.793 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.793    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.950 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.961    64.911    alum/temp_out0[13]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.329    65.240 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    65.240    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.773 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    65.773    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.890 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    65.890    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.007 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    66.007    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.124 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    66.124    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.241 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    66.241    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.358 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    66.358    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.475 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    66.475    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.592 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    66.592    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.749 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.972    67.721    alum/temp_out0[12]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.332    68.053 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    68.053    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.603 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    68.603    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.717 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    68.717    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.831 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    68.831    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.945 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    68.945    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.059 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.059    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.173 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.173    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.287 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.287    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.401 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.401    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.558 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.963    70.521    alum/temp_out0[11]
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.329    70.850 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    70.850    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.400 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    71.400    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.514 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    71.514    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.628 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    71.628    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.742 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    71.742    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.856 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    71.856    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.970 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.970    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.084 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.084    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.198 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.198    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.355 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.916    73.271    alum/temp_out0[10]
    SLICE_X33Y9          LUT3 (Prop_lut3_I0_O)        0.329    73.600 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    73.600    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.150 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.150    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.264 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    74.264    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.378 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.378    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.492 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.492    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.606 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.606    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.720 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.720    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.834 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.834    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.948 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    74.948    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.105 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.059    76.164    alum/temp_out0[9]
    SLICE_X39Y8          LUT3 (Prop_lut3_I0_O)        0.329    76.493 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    76.493    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.043 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.043    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.157 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    77.157    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.271 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.271    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.385 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    77.385    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.499 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    77.499    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.613 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.613    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.727 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.727    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.841 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.841    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.998 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.286    79.284    alum/temp_out0[8]
    SLICE_X40Y1          LUT3 (Prop_lut3_I0_O)        0.329    79.613 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    79.613    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.163 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.163    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.277 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    80.277    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.391 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    80.391    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.505 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    80.505    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.619 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    80.619    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.733 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.733    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.847 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    80.847    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.961 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    80.961    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.118 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.845    81.962    alum/temp_out0[7]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.329    82.291 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    82.291    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.841 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    82.841    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.955 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    82.955    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.069 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.069    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.183 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    83.183    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.297 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    83.297    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.411 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    83.411    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.525 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    83.525    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.639 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    83.639    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.796 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.839    84.635    alum/temp_out0[6]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.329    84.964 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    84.964    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.514 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    85.514    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.628 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    85.628    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.742 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    85.742    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.856 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    85.856    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.970 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    85.970    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.084 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    86.084    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.198 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    86.198    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.312 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    86.312    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.469 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.127    87.596    alum/temp_out0[5]
    SLICE_X35Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    88.381 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    88.381    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.495 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    88.495    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.609 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    88.609    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.723 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    88.723    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.837 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    88.837    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.951 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    88.951    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.065 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.065    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.179 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    89.179    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.336 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.885    90.221    alum/temp_out0[4]
    SLICE_X34Y7          LUT3 (Prop_lut3_I0_O)        0.329    90.550 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    90.550    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.083 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    91.083    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.200 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    91.200    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.317 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    91.317    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.434 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    91.434    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.551 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    91.551    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.668 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    91.668    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.785 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    91.785    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.902 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    91.902    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.059 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.893    92.951    alum/temp_out0[3]
    SLICE_X42Y18         LUT3 (Prop_lut3_I0_O)        0.332    93.283 r  alum/D_registers_q[7][2]_i_50/O
                         net (fo=1, routed)           0.000    93.283    alum/D_registers_q[7][2]_i_50_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.816 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    93.816    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.933 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    93.933    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.050 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    94.050    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.167 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    94.167    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.284 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    94.284    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.401 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    94.401    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.518 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.009    94.527    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.684 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.288    95.973    alum/temp_out0[2]
    SLICE_X42Y1          LUT3 (Prop_lut3_I0_O)        0.332    96.305 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    96.305    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.838 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    96.838    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.954 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    96.954    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.071 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    97.071    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.188 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    97.188    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.305 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    97.305    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.422 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    97.422    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.539 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    97.539    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.656 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    97.656    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.813 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.833    98.646    alum/temp_out0[1]
    SLICE_X43Y1          LUT3 (Prop_lut3_I0_O)        0.332    98.978 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000    98.978    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.528 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    99.528    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.642 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    99.642    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.756 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000    99.756    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.870 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000    99.870    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.984 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    99.984    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.098 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.098    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.212 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.212    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.326 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.326    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.483 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.611   101.094    sm/temp_out0[0]
    SLICE_X44Y13         LUT5 (Prop_lut5_I4_O)        0.329   101.423 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.465   101.889    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y13         LUT4 (Prop_lut4_I1_O)        0.124   102.013 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.657   102.670    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I0_O)        0.124   102.794 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.672   104.465    sm/M_alum_out[0]
    SLICE_X39Y2          LUT4 (Prop_lut4_I3_O)        0.152   104.617 f  sm/D_states_q[3]_i_15/O
                         net (fo=1, routed)           0.686   105.303    sm/D_states_q[3]_i_15_n_0
    SLICE_X39Y3          LUT5 (Prop_lut5_I2_O)        0.358   105.661 r  sm/D_states_q[3]_i_5/O
                         net (fo=1, routed)           0.433   106.095    sm/D_states_q[3]_i_5_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I3_O)        0.326   106.421 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.340   106.761    sm/D_states_d__0[3]
    SLICE_X39Y3          FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X39Y3          FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X39Y3          FDSE (Setup_fdse_C_D)       -0.067   116.046    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.046    
                         arrival time                        -106.761    
  -------------------------------------------------------------------
                         slack                                  9.285    

Slack (MET) :             9.713ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        100.525ns  (logic 60.106ns (59.792%)  route 40.419ns (40.208%))
  Logic Levels:           323  (CARRY4=286 LUT2=2 LUT3=27 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X33Y3          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDSE (Prop_fdse_C_Q)         0.419     5.568 f  sm/D_states_q_reg[4]/Q
                         net (fo=187, routed)         0.994     6.563    sm/D_states_q[4]
    SLICE_X39Y3          LUT2 (Prop_lut2_I0_O)        0.296     6.859 r  sm/D_states_q[2]_i_8/O
                         net (fo=6, routed)           1.430     8.288    sm/D_states_q[2]_i_8_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I1_O)        0.124     8.412 r  sm/ram_reg_i_47__0/O
                         net (fo=1, routed)           0.795     9.207    sm/ram_reg_i_47__0_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I1_O)        0.124     9.331 r  sm/ram_reg_i_39/O
                         net (fo=64, routed)          0.945    10.276    L_reg/M_sm_ra1[0]
    SLICE_X55Y12         LUT6 (Prop_lut6_I4_O)        0.124    10.400 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           0.674    11.074    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X54Y11         LUT3 (Prop_lut3_I0_O)        0.124    11.198 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.649    11.847    sm/M_alum_a[31]
    SLICE_X51Y8          LUT2 (Prop_lut2_I1_O)        0.124    11.971 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    11.971    alum/S[0]
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.503 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    12.503    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.617 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    12.617    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.731 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    12.731    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.845 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    12.845    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.959 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    12.959    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.073 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    13.073    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.187 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    13.187    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.301 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    13.301    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.572 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.748    14.320    alum/temp_out0[31]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.373    14.693 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    14.693    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.243 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.243    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.357 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.357    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.471 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.471    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.585 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    15.585    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.699 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.699    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.813 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.813    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.927 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.927    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.041 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.041    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.198 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.924    17.122    alum/temp_out0[30]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.329    17.451 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    17.451    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.984 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.984    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.101 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.101    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.218 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.218    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.335 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    18.335    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.452 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    18.452    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.569 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.569    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.686 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.686    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.803 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.803    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.960 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.130    20.090    alum/temp_out0[29]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.332    20.422 r  alum/D_registers_q[7][28]_i_92/O
                         net (fo=1, routed)           0.000    20.422    alum/D_registers_q[7][28]_i_92_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.935 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    20.935    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.052 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.052    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.169 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    21.169    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.286 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    21.286    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.403 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.403    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.520 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.520    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.637 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.637    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.794 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.024    22.818    alum/temp_out0[28]
    SLICE_X53Y13         LUT3 (Prop_lut3_I0_O)        0.332    23.150 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    23.150    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.700 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.700    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.814 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    23.814    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.928 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    23.928    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.042 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.042    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.156 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.156    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.270 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.270    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.384 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.384    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.498 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.498    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.655 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.143    25.798    alum/temp_out0[27]
    SLICE_X44Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    26.583 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.583    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.697 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.697    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.811 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.811    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.925 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.925    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.039 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.039    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.153 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.153    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.267 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.267    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.381 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.381    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.538 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.097    28.635    alum/temp_out0[26]
    SLICE_X48Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    29.420 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    29.420    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.534 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    29.534    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.648 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    29.648    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.762 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    29.762    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.876 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.876    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.990 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    29.990    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.104 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.104    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.218 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.218    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.375 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.948    31.323    alum/temp_out0[25]
    SLICE_X51Y17         LUT3 (Prop_lut3_I0_O)        0.329    31.652 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    31.652    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.202 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.202    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.316 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.316    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.430 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.430    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.544 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.544    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.658 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.658    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.772 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.772    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.886 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.886    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.000 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.009    33.009    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.166 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.162    34.328    alum/temp_out0[24]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.329    34.657 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    34.657    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.207 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.207    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.321 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.321    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.435 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.435    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.549 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.549    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.663 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.663    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.777 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.777    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.891 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.891    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.005 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    36.014    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.171 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.964    37.135    alum/temp_out0[23]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    37.464 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.464    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.997 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.997    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.114 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.114    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.231 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.231    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.348 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.348    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.465 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.465    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.582 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.582    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.699 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.699    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.816 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.816    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.973 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.992    39.964    alum/temp_out0[22]
    SLICE_X41Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    40.752 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    40.752    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.866 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    40.866    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.980 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.980    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.094 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.094    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.208 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.208    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.322 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.322    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.436 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.436    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.550 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    41.559    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.716 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.018    42.734    alum/temp_out0[21]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    43.063 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    43.063    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    43.461 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    43.461    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.575 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    43.575    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.689 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    43.689    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.803 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    43.803    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.917 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.917    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.031 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.031    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.145 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.145    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.259 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    44.268    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.425 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.988    45.413    alum/temp_out0[20]
    SLICE_X43Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    46.198 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.198    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.312 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    46.312    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.426 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.426    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.540 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.540    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.654 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.654    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.768 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.768    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.882 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.882    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.996 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    47.005    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.162 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.098    48.260    alum/temp_out0[19]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.329    48.589 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    48.589    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.139 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.139    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.253 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.253    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.367 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.367    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.481 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.481    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.595 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    49.595    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.709 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    49.709    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.823 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.823    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.937 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    49.937    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.094 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.807    50.901    alum/temp_out0[18]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    51.230 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    51.230    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.763 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    51.763    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.880 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    51.880    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.997 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.997    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.114 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.114    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.231 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.231    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.348 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.348    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.465 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.465    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.582 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    52.582    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.739 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.788    53.527    alum/temp_out0[17]
    SLICE_X31Y20         LUT3 (Prop_lut3_I0_O)        0.332    53.859 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    53.859    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.409 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    54.409    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.523 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    54.523    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.637 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    54.637    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.751 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.751    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.865 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.009    54.874    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.988 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    54.988    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.102 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.102    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.216 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    55.216    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.373 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.153    56.526    alum/temp_out0[16]
    SLICE_X34Y16         LUT3 (Prop_lut3_I0_O)        0.329    56.855 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    56.855    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.388 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    57.388    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.505 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    57.505    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.622 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    57.622    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.739 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    57.739    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.856 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.856    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.973 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    57.973    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.090 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.090    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.207 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.207    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.364 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.981    59.345    alum/temp_out0[15]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.332    59.677 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    59.677    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.227 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.227    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.341 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.341    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.455 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.455    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.569 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    60.569    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.683 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.683    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.797 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.797    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.911 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.911    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.025 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.025    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.182 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.934    62.116    alum/temp_out0[14]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.329    62.445 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    62.445    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.995 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    62.995    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.109 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    63.109    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.223 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    63.223    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.337 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    63.337    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.451 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    63.451    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.565 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    63.565    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.679 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.679    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.793 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.793    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.950 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.961    64.911    alum/temp_out0[13]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.329    65.240 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    65.240    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.773 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    65.773    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.890 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    65.890    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.007 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    66.007    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.124 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    66.124    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.241 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    66.241    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.358 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    66.358    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.475 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    66.475    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.592 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    66.592    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.749 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.972    67.721    alum/temp_out0[12]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.332    68.053 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    68.053    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.603 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    68.603    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.717 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    68.717    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.831 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    68.831    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.945 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    68.945    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.059 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.059    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.173 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.173    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.287 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.287    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.401 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.401    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.558 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.963    70.521    alum/temp_out0[11]
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.329    70.850 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    70.850    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.400 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    71.400    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.514 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    71.514    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.628 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    71.628    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.742 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    71.742    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.856 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    71.856    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.970 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.970    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.084 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.084    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.198 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.198    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.355 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.916    73.271    alum/temp_out0[10]
    SLICE_X33Y9          LUT3 (Prop_lut3_I0_O)        0.329    73.600 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    73.600    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.150 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.150    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.264 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    74.264    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.378 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.378    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.492 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.492    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.606 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.606    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.720 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.720    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.834 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.834    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.948 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    74.948    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.105 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.059    76.164    alum/temp_out0[9]
    SLICE_X39Y8          LUT3 (Prop_lut3_I0_O)        0.329    76.493 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    76.493    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.043 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.043    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.157 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    77.157    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.271 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.271    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.385 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    77.385    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.499 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    77.499    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.613 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.613    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.727 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.727    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.841 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.841    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.998 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.286    79.284    alum/temp_out0[8]
    SLICE_X40Y1          LUT3 (Prop_lut3_I0_O)        0.329    79.613 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    79.613    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.163 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.163    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.277 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    80.277    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.391 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    80.391    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.505 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    80.505    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.619 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    80.619    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.733 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.733    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.847 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    80.847    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.961 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    80.961    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.118 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.845    81.962    alum/temp_out0[7]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.329    82.291 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    82.291    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.841 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    82.841    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.955 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    82.955    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.069 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.069    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.183 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    83.183    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.297 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    83.297    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.411 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    83.411    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.525 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    83.525    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.639 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    83.639    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.796 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.839    84.635    alum/temp_out0[6]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.329    84.964 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    84.964    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.514 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    85.514    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.628 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    85.628    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.742 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    85.742    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.856 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    85.856    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.970 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    85.970    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.084 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    86.084    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.198 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    86.198    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.312 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    86.312    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.469 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.127    87.596    alum/temp_out0[5]
    SLICE_X35Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    88.381 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    88.381    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.495 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    88.495    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.609 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    88.609    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.723 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    88.723    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.837 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    88.837    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.951 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    88.951    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.065 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.065    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.179 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    89.179    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.336 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.885    90.221    alum/temp_out0[4]
    SLICE_X34Y7          LUT3 (Prop_lut3_I0_O)        0.329    90.550 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    90.550    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.083 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    91.083    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.200 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    91.200    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.317 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    91.317    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.434 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    91.434    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.551 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    91.551    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.668 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    91.668    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.785 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    91.785    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.902 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    91.902    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.059 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.893    92.951    alum/temp_out0[3]
    SLICE_X42Y18         LUT3 (Prop_lut3_I0_O)        0.332    93.283 r  alum/D_registers_q[7][2]_i_50/O
                         net (fo=1, routed)           0.000    93.283    alum/D_registers_q[7][2]_i_50_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.816 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    93.816    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.933 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    93.933    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.050 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    94.050    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.167 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    94.167    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.284 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    94.284    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.401 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    94.401    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.518 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.009    94.527    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.684 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.288    95.973    alum/temp_out0[2]
    SLICE_X42Y1          LUT3 (Prop_lut3_I0_O)        0.332    96.305 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    96.305    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.838 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    96.838    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.954 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    96.954    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.071 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    97.071    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.188 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    97.188    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.305 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    97.305    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.422 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    97.422    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.539 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    97.539    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.656 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    97.656    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.813 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.833    98.646    alum/temp_out0[1]
    SLICE_X43Y1          LUT3 (Prop_lut3_I0_O)        0.332    98.978 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000    98.978    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.528 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    99.528    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.642 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    99.642    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.756 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000    99.756    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.870 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000    99.870    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.984 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    99.984    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.098 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.098    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.212 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.212    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.326 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.326    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.483 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.611   101.094    sm/temp_out0[0]
    SLICE_X44Y13         LUT5 (Prop_lut5_I4_O)        0.329   101.423 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.465   101.889    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y13         LUT4 (Prop_lut4_I1_O)        0.124   102.013 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.657   102.670    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I0_O)        0.124   102.794 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.041   103.834    sm/M_alum_out[0]
    SLICE_X48Y2          LUT5 (Prop_lut5_I4_O)        0.150   103.984 r  sm/ram_reg_i_38__0/O
                         net (fo=2, routed)           0.591   104.576    gamecounter/override_address[0]
    SLICE_X48Y3          LUT4 (Prop_lut4_I0_O)        0.358   104.934 r  gamecounter/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.741   105.674    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.494   116.009    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.197    
                         clock uncertainty           -0.035   116.162    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.774   115.388    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.388    
                         arrival time                        -105.674    
  -------------------------------------------------------------------
                         slack                                  9.713    

Slack (MET) :             9.832ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.136ns  (logic 59.711ns (59.040%)  route 41.426ns (40.960%))
  Logic Levels:           323  (CARRY4=286 LUT2=1 LUT3=26 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X35Y2          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[5]/Q
                         net (fo=177, routed)         2.715     8.321    sm/D_states_q[5]
    SLICE_X55Y1          LUT5 (Prop_lut5_I0_O)        0.124     8.445 r  sm/D_registers_q[7][31]_i_24/O
                         net (fo=2, routed)           0.461     8.906    sm/D_registers_q[7][31]_i_24_n_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I5_O)        0.124     9.030 f  sm/D_registers_q[7][31]_i_151/O
                         net (fo=1, routed)           1.026    10.056    sm/D_registers_q[7][31]_i_151_n_0
    SLICE_X51Y2          LUT6 (Prop_lut6_I1_O)        0.124    10.180 r  sm/D_registers_q[7][31]_i_115/O
                         net (fo=32, routed)          0.804    10.985    sm/M_sm_bsel[0]
    SLICE_X51Y7          LUT5 (Prop_lut5_I3_O)        0.124    11.109 r  sm/D_registers_q[7][31]_i_134/O
                         net (fo=121, routed)         0.732    11.841    sm/M_alum_b[0]
    SLICE_X51Y8          LUT2 (Prop_lut2_I0_O)        0.124    11.965 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    11.965    alum/S[0]
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.497 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    12.497    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.611 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    12.611    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.725 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    12.725    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.839 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    12.839    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.953 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    12.953    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.067 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    13.067    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.181 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    13.181    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.295 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    13.295    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.566 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.748    14.314    alum/temp_out0[31]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.373    14.687 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    14.687    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.237 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.237    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.351 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.351    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.465 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.465    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.579 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    15.579    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.693 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.693    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.807 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.807    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.921 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.921    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.035 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.035    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.192 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.924    17.116    alum/temp_out0[30]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.329    17.445 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    17.445    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.978 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.978    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.095 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.095    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.212 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.212    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.329 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    18.329    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.446 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    18.446    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.563 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.563    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.680 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.680    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.797 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.797    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.954 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.130    20.084    alum/temp_out0[29]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.332    20.416 r  alum/D_registers_q[7][28]_i_92/O
                         net (fo=1, routed)           0.000    20.416    alum/D_registers_q[7][28]_i_92_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.929 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    20.929    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.046 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.046    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.163 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    21.163    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.280 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    21.280    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.397 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.397    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.514 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.514    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.631 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.631    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.788 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.024    22.813    alum/temp_out0[28]
    SLICE_X53Y13         LUT3 (Prop_lut3_I0_O)        0.332    23.145 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    23.145    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.695 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.695    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.809 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    23.809    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.923 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    23.923    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.037 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.037    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.151 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.151    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.265 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.265    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.379 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.379    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.493 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.493    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.650 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.143    25.793    alum/temp_out0[27]
    SLICE_X44Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    26.578 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.578    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.692 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.692    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.806 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.806    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.920 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.920    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.034 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.034    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.148 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.148    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.262 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.262    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.376 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.376    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.533 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.097    28.630    alum/temp_out0[26]
    SLICE_X48Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    29.415 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    29.415    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.529 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    29.529    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.643 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    29.643    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.757 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    29.757    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.871 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.871    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.985 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    29.985    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.099 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.099    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.213 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.213    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.370 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.948    31.317    alum/temp_out0[25]
    SLICE_X51Y17         LUT3 (Prop_lut3_I0_O)        0.329    31.646 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    31.646    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.196 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.196    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.310 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.310    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.424 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.424    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.538 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.538    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.652 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.652    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.766 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.766    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.880 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.880    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.994 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.009    33.003    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.160 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.162    34.322    alum/temp_out0[24]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.329    34.651 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    34.651    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.201 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.201    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.315 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.315    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.429 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.429    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.543 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.543    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.657 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.657    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.771 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.771    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.885 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.885    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.999 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    36.008    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.165 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.964    37.129    alum/temp_out0[23]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    37.458 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.458    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.991 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.991    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.108 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.108    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.225 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.225    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.342 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.342    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.459 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.459    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.576 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.576    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.693 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.693    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.810 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.810    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.967 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.992    39.959    alum/temp_out0[22]
    SLICE_X41Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    40.747 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    40.747    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.861 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    40.861    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.975 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.975    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.089 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.089    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.203 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.203    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.317 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.317    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.431 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.431    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.545 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    41.554    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.711 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.018    42.729    alum/temp_out0[21]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    43.058 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    43.058    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    43.456 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    43.456    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.570 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    43.570    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.684 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    43.684    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.798 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    43.798    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.912 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.912    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.026 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.026    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.140 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.140    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.254 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    44.263    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.420 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.988    45.408    alum/temp_out0[20]
    SLICE_X43Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    46.193 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.193    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.307 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    46.307    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.421 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.421    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.535 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.535    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.649 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.649    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.763 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.763    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.877 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.877    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.991 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    47.000    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.157 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.098    48.255    alum/temp_out0[19]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.329    48.584 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    48.584    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.134 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.134    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.248 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.248    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.362 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.362    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.476 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.476    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.590 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    49.590    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.704 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    49.704    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.818 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.818    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.932 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    49.932    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.089 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.807    50.895    alum/temp_out0[18]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    51.224 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    51.224    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.757 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    51.757    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.874 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    51.874    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.991 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.991    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.108 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.108    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.225 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.225    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.342 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.342    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.459 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.459    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.576 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    52.576    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.733 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.788    53.521    alum/temp_out0[17]
    SLICE_X31Y20         LUT3 (Prop_lut3_I0_O)        0.332    53.853 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    53.853    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.403 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    54.403    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.517 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    54.517    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.631 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    54.631    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.745 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.745    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.859 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.009    54.868    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.982 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    54.982    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.096 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.096    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.210 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    55.210    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.367 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.153    56.521    alum/temp_out0[16]
    SLICE_X34Y16         LUT3 (Prop_lut3_I0_O)        0.329    56.850 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    56.850    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.383 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    57.383    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.500 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    57.500    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.617 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    57.617    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.734 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    57.734    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.851 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.851    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.968 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    57.968    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.085 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.085    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.202 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.202    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.359 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.981    59.340    alum/temp_out0[15]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.332    59.672 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    59.672    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.222 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.222    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.336 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.336    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.450 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.450    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.564 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    60.564    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.678 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.678    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.792 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.792    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.906 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.906    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.020 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.020    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.177 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.934    62.110    alum/temp_out0[14]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.329    62.439 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    62.439    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.989 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    62.989    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.103 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    63.103    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.217 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    63.217    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.331 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    63.331    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.445 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    63.445    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.559 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    63.559    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.673 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.673    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.787 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.787    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.944 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.961    64.906    alum/temp_out0[13]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.329    65.235 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    65.235    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.768 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    65.768    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.885 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    65.885    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.002 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    66.002    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.119 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    66.119    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.236 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    66.236    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.353 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    66.353    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.470 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    66.470    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.587 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    66.587    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.743 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.972    67.715    alum/temp_out0[12]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.332    68.047 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    68.047    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.597 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    68.597    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.711 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    68.711    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.825 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    68.825    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.939 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    68.939    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.053 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.053    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.167 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.167    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.281 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.281    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.395 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.395    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.552 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.963    70.515    alum/temp_out0[11]
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.329    70.844 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    70.844    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.394 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    71.394    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.508 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    71.508    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.622 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    71.622    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.736 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    71.736    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.850 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    71.850    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.964 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.964    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.078 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.078    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.192 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.192    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.349 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.916    73.265    alum/temp_out0[10]
    SLICE_X33Y9          LUT3 (Prop_lut3_I0_O)        0.329    73.594 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    73.594    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.144 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.144    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.258 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    74.258    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.372 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.372    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.486 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.486    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.600 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.600    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.714 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.714    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.828 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.828    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.942 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    74.942    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.099 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.059    76.158    alum/temp_out0[9]
    SLICE_X39Y8          LUT3 (Prop_lut3_I0_O)        0.329    76.487 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    76.487    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.037 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.037    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.151 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    77.151    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.265 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.265    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.379 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    77.379    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.493 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    77.493    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.607 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.607    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.721 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.721    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.835 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.835    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.992 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.286    79.278    alum/temp_out0[8]
    SLICE_X40Y1          LUT3 (Prop_lut3_I0_O)        0.329    79.607 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    79.607    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.157 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.157    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.271 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    80.271    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.385 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    80.385    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.499 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    80.499    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.613 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    80.613    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.727 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.727    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.841 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    80.841    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.955 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    80.955    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.112 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.845    81.957    alum/temp_out0[7]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.329    82.286 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    82.286    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.836 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    82.836    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.950 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    82.950    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.064 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.064    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.178 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    83.178    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.292 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    83.292    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.406 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    83.406    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.520 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    83.520    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.634 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    83.634    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.791 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.839    84.630    alum/temp_out0[6]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.329    84.959 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    84.959    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.509 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    85.509    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.623 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    85.623    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.737 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    85.737    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.851 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    85.851    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.965 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    85.965    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.079 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    86.079    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.193 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    86.193    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.307 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    86.307    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.464 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.127    87.591    alum/temp_out0[5]
    SLICE_X35Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    88.376 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    88.376    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.490 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    88.490    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.604 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    88.604    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.718 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    88.718    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.832 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    88.832    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.946 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    88.946    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.060 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.060    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.174 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    89.174    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.331 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.885    90.215    alum/temp_out0[4]
    SLICE_X34Y7          LUT3 (Prop_lut3_I0_O)        0.329    90.544 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    90.544    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.077 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    91.077    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.194 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    91.194    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.311 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    91.311    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.428 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    91.428    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.545 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    91.545    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.662 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    91.662    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.779 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    91.779    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.896 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    91.896    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.053 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.893    92.946    alum/temp_out0[3]
    SLICE_X42Y18         LUT3 (Prop_lut3_I0_O)        0.332    93.278 r  alum/D_registers_q[7][2]_i_50/O
                         net (fo=1, routed)           0.000    93.278    alum/D_registers_q[7][2]_i_50_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.811 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    93.811    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.928 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    93.928    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.045 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    94.045    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.162 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    94.162    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.279 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    94.279    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.396 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    94.396    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.513 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.009    94.522    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.679 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.288    95.967    alum/temp_out0[2]
    SLICE_X42Y1          LUT3 (Prop_lut3_I0_O)        0.332    96.299 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    96.299    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.832 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    96.832    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.949 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    96.949    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.066 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    97.066    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.183 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    97.183    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.300 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    97.300    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.417 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    97.417    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.534 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    97.534    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.651 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    97.651    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.808 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.833    98.641    alum/temp_out0[1]
    SLICE_X43Y1          LUT3 (Prop_lut3_I0_O)        0.332    98.973 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000    98.973    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.523 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    99.523    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.637 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    99.637    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.751 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000    99.751    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.865 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000    99.865    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.979 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    99.979    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.093 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.093    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.207 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.207    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.321 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.321    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.478 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.611   101.089    sm/temp_out0[0]
    SLICE_X44Y13         LUT5 (Prop_lut5_I4_O)        0.329   101.418 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.465   101.883    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y13         LUT4 (Prop_lut4_I1_O)        0.124   102.007 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.657   102.664    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I0_O)        0.124   102.788 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.498   104.286    sm/M_alum_out[0]
    SLICE_X34Y3          LUT4 (Prop_lut4_I0_O)        0.124   104.410 r  sm/D_states_q[1]_i_14/O
                         net (fo=1, routed)           0.502   104.911    sm/D_states_q[1]_i_14_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I3_O)        0.124   105.035 r  sm/D_states_q[1]_i_4/O
                         net (fo=2, routed)           0.655   105.691    sm/D_states_q[1]_i_4_n_0
    SLICE_X33Y3          LUT6 (Prop_lut6_I2_O)        0.124   105.815 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.471   106.286    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X33Y3          FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X33Y3          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X33Y3          FDRE (Setup_fdre_C_D)       -0.067   116.118    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.118    
                         arrival time                        -106.286    
  -------------------------------------------------------------------
                         slack                                  9.832    

Slack (MET) :             9.921ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        100.943ns  (logic 60.166ns (59.604%)  route 40.777ns (40.396%))
  Logic Levels:           324  (CARRY4=286 LUT2=3 LUT3=27 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X33Y3          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDSE (Prop_fdse_C_Q)         0.419     5.568 f  sm/D_states_q_reg[4]/Q
                         net (fo=187, routed)         0.994     6.563    sm/D_states_q[4]
    SLICE_X39Y3          LUT2 (Prop_lut2_I0_O)        0.296     6.859 r  sm/D_states_q[2]_i_8/O
                         net (fo=6, routed)           1.430     8.288    sm/D_states_q[2]_i_8_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I1_O)        0.124     8.412 r  sm/ram_reg_i_47__0/O
                         net (fo=1, routed)           0.795     9.207    sm/ram_reg_i_47__0_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I1_O)        0.124     9.331 r  sm/ram_reg_i_39/O
                         net (fo=64, routed)          0.945    10.276    L_reg/M_sm_ra1[0]
    SLICE_X55Y12         LUT6 (Prop_lut6_I4_O)        0.124    10.400 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           0.674    11.074    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X54Y11         LUT3 (Prop_lut3_I0_O)        0.124    11.198 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.649    11.847    sm/M_alum_a[31]
    SLICE_X51Y8          LUT2 (Prop_lut2_I1_O)        0.124    11.971 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    11.971    alum/S[0]
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.503 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    12.503    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.617 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    12.617    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.731 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    12.731    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.845 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    12.845    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.959 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    12.959    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.073 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    13.073    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.187 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    13.187    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.301 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    13.301    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.572 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.748    14.320    alum/temp_out0[31]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.373    14.693 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    14.693    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.243 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.243    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.357 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.357    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.471 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.471    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.585 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    15.585    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.699 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.699    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.813 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.813    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.927 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.927    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.041 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.041    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.198 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.924    17.122    alum/temp_out0[30]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.329    17.451 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    17.451    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.984 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.984    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.101 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.101    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.218 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.218    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.335 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    18.335    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.452 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    18.452    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.569 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.569    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.686 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.686    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.803 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.803    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.960 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.130    20.090    alum/temp_out0[29]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.332    20.422 r  alum/D_registers_q[7][28]_i_92/O
                         net (fo=1, routed)           0.000    20.422    alum/D_registers_q[7][28]_i_92_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.935 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    20.935    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.052 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.052    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.169 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    21.169    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.286 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    21.286    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.403 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.403    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.520 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.520    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.637 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.637    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.794 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.024    22.818    alum/temp_out0[28]
    SLICE_X53Y13         LUT3 (Prop_lut3_I0_O)        0.332    23.150 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    23.150    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.700 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.700    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.814 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    23.814    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.928 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    23.928    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.042 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.042    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.156 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.156    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.270 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.270    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.384 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.384    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.498 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.498    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.655 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.143    25.798    alum/temp_out0[27]
    SLICE_X44Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    26.583 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.583    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.697 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.697    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.811 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.811    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.925 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.925    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.039 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.039    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.153 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.153    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.267 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.267    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.381 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.381    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.538 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.097    28.635    alum/temp_out0[26]
    SLICE_X48Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    29.420 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    29.420    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.534 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    29.534    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.648 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    29.648    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.762 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    29.762    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.876 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.876    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.990 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    29.990    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.104 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.104    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.218 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.218    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.375 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.948    31.323    alum/temp_out0[25]
    SLICE_X51Y17         LUT3 (Prop_lut3_I0_O)        0.329    31.652 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    31.652    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.202 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.202    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.316 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.316    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.430 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.430    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.544 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.544    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.658 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.658    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.772 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.772    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.886 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.886    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.000 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.009    33.009    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.166 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.162    34.328    alum/temp_out0[24]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.329    34.657 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    34.657    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.207 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.207    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.321 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.321    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.435 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.435    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.549 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.549    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.663 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.663    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.777 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.777    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.891 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.891    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.005 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    36.014    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.171 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.964    37.135    alum/temp_out0[23]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    37.464 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.464    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.997 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.997    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.114 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.114    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.231 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.231    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.348 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.348    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.465 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.465    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.582 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.582    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.699 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.699    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.816 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.816    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.973 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.992    39.964    alum/temp_out0[22]
    SLICE_X41Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    40.752 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    40.752    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.866 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    40.866    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.980 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.980    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.094 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.094    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.208 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.208    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.322 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.322    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.436 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.436    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.550 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    41.559    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.716 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.018    42.734    alum/temp_out0[21]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    43.063 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    43.063    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    43.461 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    43.461    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.575 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    43.575    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.689 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    43.689    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.803 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    43.803    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.917 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.917    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.031 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.031    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.145 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.145    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.259 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    44.268    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.425 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.988    45.413    alum/temp_out0[20]
    SLICE_X43Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    46.198 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.198    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.312 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    46.312    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.426 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.426    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.540 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.540    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.654 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.654    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.768 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.768    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.882 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.882    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.996 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    47.005    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.162 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.098    48.260    alum/temp_out0[19]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.329    48.589 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    48.589    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.139 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.139    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.253 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.253    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.367 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.367    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.481 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.481    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.595 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    49.595    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.709 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    49.709    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.823 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.823    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.937 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    49.937    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.094 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.807    50.901    alum/temp_out0[18]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    51.230 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    51.230    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.763 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    51.763    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.880 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    51.880    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.997 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.997    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.114 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.114    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.231 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.231    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.348 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.348    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.465 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.465    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.582 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    52.582    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.739 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.788    53.527    alum/temp_out0[17]
    SLICE_X31Y20         LUT3 (Prop_lut3_I0_O)        0.332    53.859 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    53.859    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.409 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    54.409    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.523 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    54.523    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.637 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    54.637    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.751 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.751    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.865 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.009    54.874    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.988 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    54.988    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.102 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.102    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.216 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    55.216    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.373 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.153    56.526    alum/temp_out0[16]
    SLICE_X34Y16         LUT3 (Prop_lut3_I0_O)        0.329    56.855 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    56.855    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.388 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    57.388    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.505 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    57.505    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.622 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    57.622    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.739 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    57.739    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.856 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.856    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.973 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    57.973    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.090 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.090    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.207 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.207    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.364 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.981    59.345    alum/temp_out0[15]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.332    59.677 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    59.677    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.227 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.227    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.341 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.341    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.455 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.455    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.569 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    60.569    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.683 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.683    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.797 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.797    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.911 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.911    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.025 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.025    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.182 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.934    62.116    alum/temp_out0[14]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.329    62.445 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    62.445    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.995 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    62.995    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.109 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    63.109    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.223 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    63.223    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.337 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    63.337    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.451 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    63.451    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.565 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    63.565    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.679 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.679    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.793 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.793    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.950 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.961    64.911    alum/temp_out0[13]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.329    65.240 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    65.240    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.773 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    65.773    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.890 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    65.890    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.007 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    66.007    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.124 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    66.124    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.241 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    66.241    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.358 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    66.358    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.475 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    66.475    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.592 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    66.592    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.749 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.972    67.721    alum/temp_out0[12]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.332    68.053 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    68.053    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.603 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    68.603    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.717 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    68.717    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.831 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    68.831    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.945 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    68.945    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.059 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.059    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.173 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.173    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.287 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.287    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.401 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.401    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.558 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.963    70.521    alum/temp_out0[11]
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.329    70.850 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    70.850    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.400 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    71.400    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.514 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    71.514    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.628 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    71.628    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.742 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    71.742    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.856 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    71.856    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.970 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.970    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.084 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.084    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.198 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.198    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.355 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.916    73.271    alum/temp_out0[10]
    SLICE_X33Y9          LUT3 (Prop_lut3_I0_O)        0.329    73.600 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    73.600    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.150 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.150    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.264 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    74.264    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.378 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.378    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.492 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.492    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.606 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.606    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.720 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.720    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.834 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.834    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.948 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    74.948    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.105 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.059    76.164    alum/temp_out0[9]
    SLICE_X39Y8          LUT3 (Prop_lut3_I0_O)        0.329    76.493 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    76.493    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.043 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.043    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.157 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    77.157    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.271 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.271    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.385 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    77.385    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.499 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    77.499    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.613 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.613    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.727 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.727    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.841 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.841    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.998 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.286    79.284    alum/temp_out0[8]
    SLICE_X40Y1          LUT3 (Prop_lut3_I0_O)        0.329    79.613 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    79.613    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.163 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.163    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.277 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    80.277    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.391 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    80.391    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.505 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    80.505    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.619 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    80.619    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.733 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.733    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.847 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    80.847    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.961 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    80.961    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.118 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.845    81.962    alum/temp_out0[7]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.329    82.291 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    82.291    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.841 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    82.841    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.955 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    82.955    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.069 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.069    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.183 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    83.183    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.297 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    83.297    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.411 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    83.411    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.525 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    83.525    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.639 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    83.639    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.796 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.839    84.635    alum/temp_out0[6]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.329    84.964 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    84.964    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.514 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    85.514    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.628 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    85.628    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.742 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    85.742    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.856 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    85.856    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.970 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    85.970    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.084 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    86.084    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.198 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    86.198    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.312 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    86.312    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.469 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.127    87.596    alum/temp_out0[5]
    SLICE_X35Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    88.381 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    88.381    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.495 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    88.495    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.609 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    88.609    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.723 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    88.723    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.837 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    88.837    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.951 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    88.951    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.065 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.065    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.179 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    89.179    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.336 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.885    90.221    alum/temp_out0[4]
    SLICE_X34Y7          LUT3 (Prop_lut3_I0_O)        0.329    90.550 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    90.550    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.083 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    91.083    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.200 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    91.200    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.317 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    91.317    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.434 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    91.434    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.551 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    91.551    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.668 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    91.668    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.785 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    91.785    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.902 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    91.902    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.059 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.893    92.951    alum/temp_out0[3]
    SLICE_X42Y18         LUT3 (Prop_lut3_I0_O)        0.332    93.283 r  alum/D_registers_q[7][2]_i_50/O
                         net (fo=1, routed)           0.000    93.283    alum/D_registers_q[7][2]_i_50_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.816 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    93.816    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.933 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    93.933    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.050 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    94.050    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.167 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    94.167    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.284 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    94.284    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.401 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    94.401    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.518 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.009    94.527    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.684 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.288    95.973    alum/temp_out0[2]
    SLICE_X42Y1          LUT3 (Prop_lut3_I0_O)        0.332    96.305 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    96.305    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.838 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    96.838    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.954 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    96.954    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.071 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    97.071    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.188 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    97.188    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.305 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    97.305    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.422 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    97.422    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.539 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    97.539    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.656 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    97.656    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.813 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.833    98.646    alum/temp_out0[1]
    SLICE_X43Y1          LUT3 (Prop_lut3_I0_O)        0.332    98.978 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000    98.978    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.528 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    99.528    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.642 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    99.642    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.756 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000    99.756    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.870 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000    99.870    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.984 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    99.984    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.098 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.098    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.212 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.212    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.326 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.326    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.483 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.611   101.094    sm/temp_out0[0]
    SLICE_X44Y13         LUT5 (Prop_lut5_I4_O)        0.329   101.423 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.465   101.889    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y13         LUT4 (Prop_lut4_I1_O)        0.124   102.013 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.657   102.670    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I0_O)        0.124   102.794 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.228   104.022    sm/M_alum_out[0]
    SLICE_X39Y2          LUT2 (Prop_lut2_I1_O)        0.118   104.140 f  sm/D_states_q[4]_i_18/O
                         net (fo=4, routed)           0.410   104.549    sm/D_states_q[4]_i_18_n_0
    SLICE_X38Y2          LUT6 (Prop_lut6_I2_O)        0.326   104.875 r  sm/D_states_q[2]_i_5/O
                         net (fo=1, routed)           0.500   105.375    sm/D_states_q[2]_i_5_n_0
    SLICE_X39Y2          LUT6 (Prop_lut6_I4_O)        0.124   105.499 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.592   106.092    sm/D_states_d__0[2]
    SLICE_X40Y2          FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.448   115.964    sm/clk_IBUF_BUFG
    SLICE_X40Y2          FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.187   116.151    
                         clock uncertainty           -0.035   116.116    
    SLICE_X40Y2          FDRE (Setup_fdre_C_D)       -0.103   116.013    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.013    
                         arrival time                        -106.092    
  -------------------------------------------------------------------
                         slack                                  9.921    

Slack (MET) :             9.966ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.008ns  (logic 59.907ns (59.309%)  route 41.101ns (40.691%))
  Logic Levels:           323  (CARRY4=286 LUT2=2 LUT3=26 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X35Y2          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[5]/Q
                         net (fo=177, routed)         2.715     8.321    sm/D_states_q[5]
    SLICE_X55Y1          LUT5 (Prop_lut5_I0_O)        0.124     8.445 r  sm/D_registers_q[7][31]_i_24/O
                         net (fo=2, routed)           0.461     8.906    sm/D_registers_q[7][31]_i_24_n_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I5_O)        0.124     9.030 f  sm/D_registers_q[7][31]_i_151/O
                         net (fo=1, routed)           1.026    10.056    sm/D_registers_q[7][31]_i_151_n_0
    SLICE_X51Y2          LUT6 (Prop_lut6_I1_O)        0.124    10.180 r  sm/D_registers_q[7][31]_i_115/O
                         net (fo=32, routed)          0.804    10.985    sm/M_sm_bsel[0]
    SLICE_X51Y7          LUT5 (Prop_lut5_I3_O)        0.124    11.109 r  sm/D_registers_q[7][31]_i_134/O
                         net (fo=121, routed)         0.732    11.841    sm/M_alum_b[0]
    SLICE_X51Y8          LUT2 (Prop_lut2_I0_O)        0.124    11.965 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    11.965    alum/S[0]
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.497 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    12.497    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.611 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    12.611    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.725 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    12.725    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.839 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    12.839    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.953 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    12.953    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.067 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    13.067    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.181 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    13.181    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.295 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    13.295    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.566 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.748    14.314    alum/temp_out0[31]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.373    14.687 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    14.687    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.237 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.237    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.351 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.351    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.465 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.465    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.579 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    15.579    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.693 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.693    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.807 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.807    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.921 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.921    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.035 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.035    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.192 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.924    17.116    alum/temp_out0[30]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.329    17.445 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    17.445    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.978 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.978    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.095 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.095    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.212 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.212    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.329 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    18.329    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.446 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    18.446    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.563 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.563    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.680 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.680    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.797 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.797    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.954 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.130    20.084    alum/temp_out0[29]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.332    20.416 r  alum/D_registers_q[7][28]_i_92/O
                         net (fo=1, routed)           0.000    20.416    alum/D_registers_q[7][28]_i_92_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.929 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    20.929    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.046 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.046    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.163 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    21.163    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.280 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    21.280    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.397 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.397    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.514 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.514    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.631 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.631    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.788 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.024    22.813    alum/temp_out0[28]
    SLICE_X53Y13         LUT3 (Prop_lut3_I0_O)        0.332    23.145 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    23.145    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.695 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.695    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.809 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    23.809    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.923 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    23.923    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.037 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.037    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.151 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.151    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.265 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.265    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.379 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.379    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.493 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.493    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.650 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.143    25.793    alum/temp_out0[27]
    SLICE_X44Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    26.578 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.578    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.692 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.692    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.806 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.806    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.920 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.920    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.034 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.034    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.148 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.148    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.262 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.262    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.376 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.376    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.533 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.097    28.630    alum/temp_out0[26]
    SLICE_X48Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    29.415 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    29.415    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.529 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    29.529    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.643 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    29.643    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.757 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    29.757    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.871 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.871    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.985 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    29.985    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.099 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.099    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.213 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.213    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.370 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.948    31.317    alum/temp_out0[25]
    SLICE_X51Y17         LUT3 (Prop_lut3_I0_O)        0.329    31.646 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    31.646    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.196 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.196    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.310 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.310    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.424 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.424    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.538 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.538    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.652 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.652    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.766 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.766    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.880 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.880    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.994 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.009    33.003    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.160 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.162    34.322    alum/temp_out0[24]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.329    34.651 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    34.651    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.201 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.201    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.315 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.315    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.429 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.429    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.543 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.543    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.657 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.657    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.771 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.771    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.885 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.885    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.999 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    36.008    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.165 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.964    37.129    alum/temp_out0[23]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    37.458 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.458    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.991 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.991    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.108 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.108    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.225 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.225    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.342 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.342    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.459 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.459    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.576 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.576    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.693 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.693    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.810 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.810    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.967 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.992    39.959    alum/temp_out0[22]
    SLICE_X41Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    40.747 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    40.747    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.861 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    40.861    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.975 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.975    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.089 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.089    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.203 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.203    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.317 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.317    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.431 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.431    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.545 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    41.554    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.711 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.018    42.729    alum/temp_out0[21]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    43.058 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    43.058    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    43.456 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    43.456    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.570 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    43.570    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.684 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    43.684    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.798 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    43.798    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.912 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.912    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.026 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.026    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.140 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.140    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.254 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    44.263    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.420 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.988    45.408    alum/temp_out0[20]
    SLICE_X43Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    46.193 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.193    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.307 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    46.307    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.421 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.421    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.535 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.535    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.649 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.649    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.763 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.763    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.877 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.877    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.991 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    47.000    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.157 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.098    48.255    alum/temp_out0[19]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.329    48.584 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    48.584    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.134 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.134    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.248 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.248    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.362 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.362    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.476 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.476    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.590 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    49.590    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.704 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    49.704    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.818 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.818    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.932 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    49.932    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.089 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.807    50.895    alum/temp_out0[18]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    51.224 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    51.224    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.757 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    51.757    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.874 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    51.874    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.991 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.991    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.108 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.108    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.225 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.225    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.342 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.342    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.459 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.459    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.576 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    52.576    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.733 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.788    53.521    alum/temp_out0[17]
    SLICE_X31Y20         LUT3 (Prop_lut3_I0_O)        0.332    53.853 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    53.853    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.403 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    54.403    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.517 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    54.517    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.631 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    54.631    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.745 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.745    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.859 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.009    54.868    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.982 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    54.982    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.096 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.096    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.210 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    55.210    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.367 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.153    56.521    alum/temp_out0[16]
    SLICE_X34Y16         LUT3 (Prop_lut3_I0_O)        0.329    56.850 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    56.850    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.383 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    57.383    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.500 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    57.500    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.617 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    57.617    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.734 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    57.734    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.851 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.851    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.968 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    57.968    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.085 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.085    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.202 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.202    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.359 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.981    59.340    alum/temp_out0[15]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.332    59.672 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    59.672    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.222 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.222    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.336 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.336    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.450 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.450    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.564 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    60.564    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.678 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.678    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.792 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.792    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.906 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.906    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.020 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.020    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.177 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.934    62.110    alum/temp_out0[14]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.329    62.439 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    62.439    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.989 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    62.989    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.103 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    63.103    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.217 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    63.217    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.331 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    63.331    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.445 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    63.445    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.559 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    63.559    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.673 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.673    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.787 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.787    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.944 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.961    64.906    alum/temp_out0[13]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.329    65.235 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    65.235    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.768 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    65.768    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.885 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    65.885    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.002 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    66.002    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.119 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    66.119    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.236 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    66.236    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.353 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    66.353    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.470 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    66.470    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.587 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    66.587    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.743 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.972    67.715    alum/temp_out0[12]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.332    68.047 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    68.047    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.597 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    68.597    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.711 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    68.711    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.825 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    68.825    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.939 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    68.939    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.053 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.053    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.167 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.167    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.281 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.281    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.395 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.395    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.552 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.963    70.515    alum/temp_out0[11]
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.329    70.844 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    70.844    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.394 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    71.394    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.508 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    71.508    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.622 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    71.622    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.736 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    71.736    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.850 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    71.850    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.964 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.964    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.078 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.078    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.192 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.192    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.349 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.916    73.265    alum/temp_out0[10]
    SLICE_X33Y9          LUT3 (Prop_lut3_I0_O)        0.329    73.594 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    73.594    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.144 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.144    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.258 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    74.258    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.372 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.372    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.486 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.486    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.600 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.600    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.714 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.714    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.828 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.828    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.942 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    74.942    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.099 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.059    76.158    alum/temp_out0[9]
    SLICE_X39Y8          LUT3 (Prop_lut3_I0_O)        0.329    76.487 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    76.487    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.037 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.037    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.151 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    77.151    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.265 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.265    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.379 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    77.379    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.493 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    77.493    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.607 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.607    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.721 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.721    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.835 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.835    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.992 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.286    79.278    alum/temp_out0[8]
    SLICE_X40Y1          LUT3 (Prop_lut3_I0_O)        0.329    79.607 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    79.607    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.157 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.157    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.271 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    80.271    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.385 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    80.385    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.499 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    80.499    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.613 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    80.613    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.727 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.727    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.841 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    80.841    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.955 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    80.955    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.112 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.845    81.957    alum/temp_out0[7]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.329    82.286 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    82.286    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.836 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    82.836    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.950 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    82.950    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.064 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.064    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.178 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    83.178    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.292 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    83.292    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.406 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    83.406    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.520 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    83.520    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.634 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    83.634    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.791 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.839    84.630    alum/temp_out0[6]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.329    84.959 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    84.959    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.509 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    85.509    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.623 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    85.623    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.737 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    85.737    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.851 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    85.851    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.965 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    85.965    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.079 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    86.079    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.193 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    86.193    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.307 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    86.307    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.464 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.127    87.591    alum/temp_out0[5]
    SLICE_X35Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    88.376 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    88.376    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.490 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    88.490    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.604 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    88.604    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.718 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    88.718    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.832 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    88.832    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.946 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    88.946    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.060 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.060    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.174 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    89.174    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.331 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.885    90.215    alum/temp_out0[4]
    SLICE_X34Y7          LUT3 (Prop_lut3_I0_O)        0.329    90.544 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    90.544    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.077 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    91.077    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.194 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    91.194    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.311 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    91.311    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.428 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    91.428    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.545 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    91.545    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.662 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    91.662    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.779 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    91.779    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.896 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    91.896    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.053 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.893    92.946    alum/temp_out0[3]
    SLICE_X42Y18         LUT3 (Prop_lut3_I0_O)        0.332    93.278 r  alum/D_registers_q[7][2]_i_50/O
                         net (fo=1, routed)           0.000    93.278    alum/D_registers_q[7][2]_i_50_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.811 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    93.811    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.928 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    93.928    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.045 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    94.045    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.162 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    94.162    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.279 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    94.279    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.396 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    94.396    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.513 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.009    94.522    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.679 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.288    95.967    alum/temp_out0[2]
    SLICE_X42Y1          LUT3 (Prop_lut3_I0_O)        0.332    96.299 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    96.299    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.832 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    96.832    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.949 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    96.949    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.066 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    97.066    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.183 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    97.183    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.300 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    97.300    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.417 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    97.417    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.534 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    97.534    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.651 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    97.651    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.808 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.833    98.641    alum/temp_out0[1]
    SLICE_X43Y1          LUT3 (Prop_lut3_I0_O)        0.332    98.973 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000    98.973    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.523 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    99.523    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.637 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    99.637    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.751 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000    99.751    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.865 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000    99.865    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.979 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    99.979    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.093 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.093    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.207 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.207    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.321 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.321    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.478 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.611   101.089    sm/temp_out0[0]
    SLICE_X44Y13         LUT5 (Prop_lut5_I4_O)        0.329   101.418 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.465   101.883    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y13         LUT4 (Prop_lut4_I1_O)        0.124   102.007 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.657   102.664    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I0_O)        0.124   102.788 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.228   104.016    sm/M_alum_out[0]
    SLICE_X39Y2          LUT2 (Prop_lut2_I1_O)        0.118   104.134 f  sm/D_states_q[4]_i_18/O
                         net (fo=4, routed)           0.614   104.749    sm/D_states_q[4]_i_18_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I3_O)        0.326   105.075 r  sm/D_states_q[4]_i_7/O
                         net (fo=1, routed)           0.439   105.514    sm/D_states_q[4]_i_7_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I5_O)        0.124   105.638 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.519   106.157    sm/D_states_d__0[4]
    SLICE_X33Y3          FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X33Y3          FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X33Y3          FDSE (Setup_fdse_C_D)       -0.062   116.123    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.123    
                         arrival time                        -106.157    
  -------------------------------------------------------------------
                         slack                                  9.966    

Slack (MET) :             10.180ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        100.266ns  (logic 60.080ns (59.921%)  route 40.186ns (40.079%))
  Logic Levels:           323  (CARRY4=286 LUT2=2 LUT3=27 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X33Y3          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDSE (Prop_fdse_C_Q)         0.419     5.568 f  sm/D_states_q_reg[4]/Q
                         net (fo=187, routed)         0.994     6.563    sm/D_states_q[4]
    SLICE_X39Y3          LUT2 (Prop_lut2_I0_O)        0.296     6.859 r  sm/D_states_q[2]_i_8/O
                         net (fo=6, routed)           1.430     8.288    sm/D_states_q[2]_i_8_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I1_O)        0.124     8.412 r  sm/ram_reg_i_47__0/O
                         net (fo=1, routed)           0.795     9.207    sm/ram_reg_i_47__0_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I1_O)        0.124     9.331 r  sm/ram_reg_i_39/O
                         net (fo=64, routed)          0.945    10.276    L_reg/M_sm_ra1[0]
    SLICE_X55Y12         LUT6 (Prop_lut6_I4_O)        0.124    10.400 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           0.674    11.074    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X54Y11         LUT3 (Prop_lut3_I0_O)        0.124    11.198 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.649    11.847    sm/M_alum_a[31]
    SLICE_X51Y8          LUT2 (Prop_lut2_I1_O)        0.124    11.971 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    11.971    alum/S[0]
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.503 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    12.503    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.617 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    12.617    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.731 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    12.731    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.845 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    12.845    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.959 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    12.959    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.073 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    13.073    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.187 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    13.187    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.301 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    13.301    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.572 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.748    14.320    alum/temp_out0[31]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.373    14.693 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    14.693    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.243 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.243    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.357 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.357    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.471 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.471    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.585 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    15.585    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.699 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.699    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.813 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.813    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.927 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.927    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.041 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.041    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.198 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.924    17.122    alum/temp_out0[30]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.329    17.451 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    17.451    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.984 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.984    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.101 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.101    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.218 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.218    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.335 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    18.335    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.452 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    18.452    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.569 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.569    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.686 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.686    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.803 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.803    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.960 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.130    20.090    alum/temp_out0[29]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.332    20.422 r  alum/D_registers_q[7][28]_i_92/O
                         net (fo=1, routed)           0.000    20.422    alum/D_registers_q[7][28]_i_92_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.935 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    20.935    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.052 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.052    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.169 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    21.169    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.286 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    21.286    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.403 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.403    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.520 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.520    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.637 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.637    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.794 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.024    22.818    alum/temp_out0[28]
    SLICE_X53Y13         LUT3 (Prop_lut3_I0_O)        0.332    23.150 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    23.150    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.700 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.700    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.814 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    23.814    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.928 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    23.928    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.042 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.042    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.156 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.156    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.270 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.270    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.384 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.384    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.498 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.498    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.655 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.143    25.798    alum/temp_out0[27]
    SLICE_X44Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    26.583 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.583    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.697 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.697    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.811 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.811    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.925 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.925    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.039 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.039    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.153 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.153    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.267 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.267    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.381 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.381    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.538 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.097    28.635    alum/temp_out0[26]
    SLICE_X48Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    29.420 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    29.420    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.534 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    29.534    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.648 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    29.648    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.762 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    29.762    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.876 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.876    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.990 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    29.990    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.104 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.104    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.218 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.218    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.375 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.948    31.323    alum/temp_out0[25]
    SLICE_X51Y17         LUT3 (Prop_lut3_I0_O)        0.329    31.652 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    31.652    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.202 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.202    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.316 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.316    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.430 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.430    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.544 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.544    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.658 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.658    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.772 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.772    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.886 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.886    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.000 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.009    33.009    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.166 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.162    34.328    alum/temp_out0[24]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.329    34.657 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    34.657    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.207 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.207    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.321 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.321    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.435 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.435    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.549 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.549    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.663 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.663    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.777 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.777    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.891 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.891    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.005 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    36.014    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.171 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.964    37.135    alum/temp_out0[23]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    37.464 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.464    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.997 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.997    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.114 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.114    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.231 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.231    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.348 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.348    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.465 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.465    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.582 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.582    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.699 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.699    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.816 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.816    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.973 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.992    39.964    alum/temp_out0[22]
    SLICE_X41Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    40.752 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    40.752    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.866 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    40.866    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.980 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.980    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.094 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.094    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.208 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.208    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.322 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.322    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.436 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.436    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.550 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    41.559    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.716 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.018    42.734    alum/temp_out0[21]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    43.063 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    43.063    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    43.461 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    43.461    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.575 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    43.575    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.689 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    43.689    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.803 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    43.803    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.917 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.917    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.031 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.031    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.145 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.145    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.259 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    44.268    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.425 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.988    45.413    alum/temp_out0[20]
    SLICE_X43Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    46.198 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.198    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.312 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    46.312    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.426 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.426    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.540 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.540    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.654 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.654    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.768 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.768    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.882 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.882    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.996 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    47.005    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.162 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.098    48.260    alum/temp_out0[19]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.329    48.589 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    48.589    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.139 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.139    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.253 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.253    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.367 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.367    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.481 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.481    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.595 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    49.595    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.709 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    49.709    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.823 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.823    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.937 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    49.937    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.094 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.807    50.901    alum/temp_out0[18]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    51.230 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    51.230    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.763 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    51.763    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.880 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    51.880    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.997 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.997    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.114 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.114    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.231 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.231    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.348 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.348    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.465 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.465    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.582 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    52.582    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.739 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.788    53.527    alum/temp_out0[17]
    SLICE_X31Y20         LUT3 (Prop_lut3_I0_O)        0.332    53.859 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    53.859    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.409 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    54.409    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.523 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    54.523    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.637 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    54.637    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.751 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.751    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.865 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.009    54.874    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.988 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    54.988    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.102 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.102    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.216 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    55.216    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.373 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.153    56.526    alum/temp_out0[16]
    SLICE_X34Y16         LUT3 (Prop_lut3_I0_O)        0.329    56.855 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    56.855    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.388 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    57.388    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.505 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    57.505    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.622 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    57.622    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.739 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    57.739    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.856 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.856    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.973 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    57.973    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.090 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.090    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.207 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.207    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.364 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.981    59.345    alum/temp_out0[15]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.332    59.677 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    59.677    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.227 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.227    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.341 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.341    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.455 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.455    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.569 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    60.569    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.683 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.683    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.797 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.797    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.911 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.911    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.025 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.025    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.182 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.934    62.116    alum/temp_out0[14]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.329    62.445 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    62.445    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.995 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    62.995    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.109 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    63.109    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.223 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    63.223    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.337 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    63.337    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.451 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    63.451    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.565 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    63.565    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.679 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.679    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.793 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.793    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.950 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.961    64.911    alum/temp_out0[13]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.329    65.240 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    65.240    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.773 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    65.773    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.890 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    65.890    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.007 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    66.007    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.124 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    66.124    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.241 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    66.241    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.358 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    66.358    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.475 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    66.475    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.592 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    66.592    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.749 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.972    67.721    alum/temp_out0[12]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.332    68.053 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    68.053    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.603 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    68.603    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.717 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    68.717    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.831 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    68.831    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.945 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    68.945    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.059 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.059    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.173 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.173    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.287 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.287    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.401 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.401    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.558 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.963    70.521    alum/temp_out0[11]
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.329    70.850 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    70.850    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.400 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    71.400    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.514 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    71.514    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.628 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    71.628    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.742 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    71.742    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.856 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    71.856    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.970 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.970    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.084 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.084    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.198 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.198    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.355 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.916    73.271    alum/temp_out0[10]
    SLICE_X33Y9          LUT3 (Prop_lut3_I0_O)        0.329    73.600 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    73.600    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.150 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.150    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.264 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    74.264    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.378 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.378    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.492 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.492    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.606 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.606    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.720 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.720    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.834 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.834    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.948 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    74.948    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.105 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.059    76.164    alum/temp_out0[9]
    SLICE_X39Y8          LUT3 (Prop_lut3_I0_O)        0.329    76.493 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    76.493    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.043 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.043    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.157 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    77.157    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.271 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.271    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.385 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    77.385    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.499 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    77.499    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.613 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.613    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.727 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.727    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.841 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.841    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.998 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.286    79.284    alum/temp_out0[8]
    SLICE_X40Y1          LUT3 (Prop_lut3_I0_O)        0.329    79.613 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    79.613    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.163 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.163    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.277 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    80.277    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.391 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    80.391    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.505 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    80.505    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.619 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    80.619    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.733 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.733    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.847 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    80.847    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.961 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    80.961    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.118 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.845    81.962    alum/temp_out0[7]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.329    82.291 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    82.291    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.841 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    82.841    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.955 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    82.955    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.069 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.069    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.183 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    83.183    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.297 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    83.297    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.411 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    83.411    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.525 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    83.525    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.639 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    83.639    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.796 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.839    84.635    alum/temp_out0[6]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.329    84.964 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    84.964    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.514 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    85.514    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.628 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    85.628    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.742 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    85.742    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.856 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    85.856    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.970 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    85.970    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.084 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    86.084    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.198 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    86.198    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.312 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    86.312    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.469 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.127    87.596    alum/temp_out0[5]
    SLICE_X35Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    88.381 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    88.381    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.495 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    88.495    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.609 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    88.609    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.723 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    88.723    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.837 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    88.837    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.951 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    88.951    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.065 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.065    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.179 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    89.179    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.336 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.885    90.221    alum/temp_out0[4]
    SLICE_X34Y7          LUT3 (Prop_lut3_I0_O)        0.329    90.550 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    90.550    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.083 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    91.083    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.200 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    91.200    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.317 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    91.317    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.434 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    91.434    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.551 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    91.551    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.668 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    91.668    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.785 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    91.785    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.902 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    91.902    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.059 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.893    92.951    alum/temp_out0[3]
    SLICE_X42Y18         LUT3 (Prop_lut3_I0_O)        0.332    93.283 r  alum/D_registers_q[7][2]_i_50/O
                         net (fo=1, routed)           0.000    93.283    alum/D_registers_q[7][2]_i_50_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.816 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    93.816    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.933 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    93.933    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.050 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    94.050    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.167 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    94.167    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.284 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    94.284    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.401 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    94.401    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.518 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.009    94.527    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.684 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.288    95.973    alum/temp_out0[2]
    SLICE_X42Y1          LUT3 (Prop_lut3_I0_O)        0.332    96.305 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    96.305    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.838 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    96.838    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.954 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    96.954    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.071 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    97.071    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.188 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    97.188    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.305 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    97.305    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.422 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    97.422    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.539 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    97.539    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.656 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    97.656    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.813 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.833    98.646    alum/temp_out0[1]
    SLICE_X43Y1          LUT3 (Prop_lut3_I0_O)        0.332    98.978 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000    98.978    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.528 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    99.528    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.642 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    99.642    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.756 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000    99.756    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.870 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000    99.870    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.984 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    99.984    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.098 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.098    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.212 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.212    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.326 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.326    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.483 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.611   101.094    sm/temp_out0[0]
    SLICE_X44Y13         LUT5 (Prop_lut5_I4_O)        0.329   101.423 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.465   101.889    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y13         LUT4 (Prop_lut4_I1_O)        0.124   102.013 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.657   102.670    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I0_O)        0.124   102.794 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.041   103.834    sm/M_alum_out[0]
    SLICE_X48Y2          LUT5 (Prop_lut5_I4_O)        0.150   103.984 r  sm/ram_reg_i_38__0/O
                         net (fo=2, routed)           0.320   104.304    sm/D_bram_addr_q_reg[12][0]
    SLICE_X48Y3          LUT6 (Prop_lut6_I3_O)        0.332   104.636 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.779   105.415    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.494   116.009    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.197    
                         clock uncertainty           -0.035   116.162    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.596    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.596    
                         arrival time                        -105.415    
  -------------------------------------------------------------------
                         slack                                 10.180    

Slack (MET) :             10.490ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        100.577ns  (logic 59.711ns (59.369%)  route 40.866ns (40.631%))
  Logic Levels:           323  (CARRY4=286 LUT2=1 LUT3=26 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X35Y2          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[5]/Q
                         net (fo=177, routed)         2.715     8.321    sm/D_states_q[5]
    SLICE_X55Y1          LUT5 (Prop_lut5_I0_O)        0.124     8.445 r  sm/D_registers_q[7][31]_i_24/O
                         net (fo=2, routed)           0.461     8.906    sm/D_registers_q[7][31]_i_24_n_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I5_O)        0.124     9.030 f  sm/D_registers_q[7][31]_i_151/O
                         net (fo=1, routed)           1.026    10.056    sm/D_registers_q[7][31]_i_151_n_0
    SLICE_X51Y2          LUT6 (Prop_lut6_I1_O)        0.124    10.180 r  sm/D_registers_q[7][31]_i_115/O
                         net (fo=32, routed)          0.804    10.985    sm/M_sm_bsel[0]
    SLICE_X51Y7          LUT5 (Prop_lut5_I3_O)        0.124    11.109 r  sm/D_registers_q[7][31]_i_134/O
                         net (fo=121, routed)         0.732    11.841    sm/M_alum_b[0]
    SLICE_X51Y8          LUT2 (Prop_lut2_I0_O)        0.124    11.965 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    11.965    alum/S[0]
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.497 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    12.497    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.611 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    12.611    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.725 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    12.725    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.839 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    12.839    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.953 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    12.953    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.067 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    13.067    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.181 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    13.181    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.295 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    13.295    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.566 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.748    14.314    alum/temp_out0[31]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.373    14.687 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    14.687    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.237 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.237    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.351 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.351    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.465 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.465    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.579 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    15.579    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.693 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.693    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.807 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.807    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.921 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.921    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.035 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.035    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.192 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.924    17.116    alum/temp_out0[30]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.329    17.445 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    17.445    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.978 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.978    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.095 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.095    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.212 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.212    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.329 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    18.329    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.446 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    18.446    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.563 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.563    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.680 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.680    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.797 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.797    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.954 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.130    20.084    alum/temp_out0[29]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.332    20.416 r  alum/D_registers_q[7][28]_i_92/O
                         net (fo=1, routed)           0.000    20.416    alum/D_registers_q[7][28]_i_92_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.929 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    20.929    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.046 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.046    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.163 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    21.163    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.280 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    21.280    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.397 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.397    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.514 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.514    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.631 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.631    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.788 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.024    22.813    alum/temp_out0[28]
    SLICE_X53Y13         LUT3 (Prop_lut3_I0_O)        0.332    23.145 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    23.145    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.695 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.695    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.809 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    23.809    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.923 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    23.923    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.037 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.037    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.151 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.151    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.265 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.265    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.379 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.379    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.493 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.493    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.650 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.143    25.793    alum/temp_out0[27]
    SLICE_X44Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    26.578 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.578    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.692 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.692    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.806 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.806    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.920 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.920    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.034 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.034    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.148 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.148    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.262 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.262    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.376 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.376    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.533 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.097    28.630    alum/temp_out0[26]
    SLICE_X48Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    29.415 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    29.415    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.529 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    29.529    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.643 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    29.643    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.757 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    29.757    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.871 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.871    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.985 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    29.985    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.099 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.099    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.213 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.213    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.370 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.948    31.317    alum/temp_out0[25]
    SLICE_X51Y17         LUT3 (Prop_lut3_I0_O)        0.329    31.646 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    31.646    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.196 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.196    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.310 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.310    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.424 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.424    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.538 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.538    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.652 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.652    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.766 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.766    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.880 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.880    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.994 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.009    33.003    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.160 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.162    34.322    alum/temp_out0[24]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.329    34.651 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    34.651    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.201 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.201    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.315 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.315    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.429 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.429    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.543 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.543    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.657 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.657    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.771 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.771    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.885 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.885    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.999 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    36.008    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.165 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.964    37.129    alum/temp_out0[23]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    37.458 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.458    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.991 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.991    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.108 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.108    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.225 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.225    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.342 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.342    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.459 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.459    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.576 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.576    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.693 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.693    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.810 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.810    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.967 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.992    39.959    alum/temp_out0[22]
    SLICE_X41Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    40.747 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    40.747    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.861 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    40.861    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.975 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.975    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.089 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.089    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.203 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.203    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.317 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.317    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.431 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.431    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.545 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    41.554    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.711 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.018    42.729    alum/temp_out0[21]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    43.058 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    43.058    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    43.456 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    43.456    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.570 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    43.570    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.684 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    43.684    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.798 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    43.798    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.912 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.912    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.026 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.026    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.140 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.140    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.254 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    44.263    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.420 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.988    45.408    alum/temp_out0[20]
    SLICE_X43Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    46.193 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.193    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.307 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    46.307    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.421 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.421    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.535 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.535    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.649 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.649    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.763 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.763    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.877 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.877    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.991 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    47.000    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.157 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.098    48.255    alum/temp_out0[19]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.329    48.584 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    48.584    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.134 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.134    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.248 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.248    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.362 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.362    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.476 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.476    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.590 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    49.590    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.704 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    49.704    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.818 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.818    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.932 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    49.932    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.089 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.807    50.895    alum/temp_out0[18]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    51.224 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    51.224    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.757 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    51.757    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.874 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    51.874    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.991 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.991    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.108 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.108    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.225 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.225    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.342 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.342    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.459 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.459    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.576 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    52.576    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.733 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.788    53.521    alum/temp_out0[17]
    SLICE_X31Y20         LUT3 (Prop_lut3_I0_O)        0.332    53.853 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    53.853    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.403 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    54.403    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.517 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    54.517    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.631 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    54.631    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.745 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.745    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.859 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.009    54.868    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.982 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    54.982    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.096 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.096    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.210 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    55.210    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.367 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.153    56.521    alum/temp_out0[16]
    SLICE_X34Y16         LUT3 (Prop_lut3_I0_O)        0.329    56.850 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    56.850    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.383 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    57.383    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.500 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    57.500    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.617 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    57.617    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.734 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    57.734    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.851 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.851    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.968 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    57.968    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.085 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.085    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.202 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.202    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.359 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.981    59.340    alum/temp_out0[15]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.332    59.672 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    59.672    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.222 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.222    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.336 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.336    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.450 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.450    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.564 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    60.564    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.678 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.678    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.792 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.792    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.906 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.906    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.020 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.020    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.177 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.934    62.110    alum/temp_out0[14]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.329    62.439 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    62.439    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.989 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    62.989    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.103 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    63.103    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.217 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    63.217    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.331 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    63.331    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.445 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    63.445    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.559 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    63.559    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.673 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.673    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.787 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.787    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.944 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.961    64.906    alum/temp_out0[13]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.329    65.235 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    65.235    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.768 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    65.768    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.885 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    65.885    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.002 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    66.002    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.119 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    66.119    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.236 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    66.236    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.353 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    66.353    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.470 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    66.470    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.587 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    66.587    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.743 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.972    67.715    alum/temp_out0[12]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.332    68.047 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    68.047    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.597 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    68.597    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.711 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    68.711    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.825 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    68.825    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.939 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    68.939    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.053 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.053    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.167 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.167    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.281 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.281    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.395 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.395    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.552 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.963    70.515    alum/temp_out0[11]
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.329    70.844 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    70.844    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.394 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    71.394    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.508 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    71.508    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.622 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    71.622    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.736 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    71.736    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.850 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    71.850    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.964 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.964    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.078 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.078    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.192 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.192    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.349 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.916    73.265    alum/temp_out0[10]
    SLICE_X33Y9          LUT3 (Prop_lut3_I0_O)        0.329    73.594 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    73.594    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.144 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.144    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.258 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    74.258    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.372 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.372    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.486 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.486    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.600 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.600    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.714 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.714    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.828 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.828    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.942 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    74.942    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.099 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.059    76.158    alum/temp_out0[9]
    SLICE_X39Y8          LUT3 (Prop_lut3_I0_O)        0.329    76.487 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    76.487    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.037 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.037    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.151 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    77.151    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.265 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.265    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.379 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    77.379    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.493 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    77.493    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.607 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.607    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.721 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.721    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.835 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.835    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.992 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.286    79.278    alum/temp_out0[8]
    SLICE_X40Y1          LUT3 (Prop_lut3_I0_O)        0.329    79.607 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    79.607    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.157 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.157    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.271 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    80.271    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.385 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    80.385    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.499 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    80.499    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.613 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    80.613    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.727 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.727    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.841 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    80.841    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.955 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    80.955    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.112 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.845    81.957    alum/temp_out0[7]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.329    82.286 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    82.286    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.836 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    82.836    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.950 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    82.950    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.064 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.064    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.178 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    83.178    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.292 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    83.292    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.406 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    83.406    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.520 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    83.520    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.634 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    83.634    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.791 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.839    84.630    alum/temp_out0[6]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.329    84.959 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    84.959    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.509 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    85.509    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.623 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    85.623    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.737 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    85.737    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.851 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    85.851    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.965 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    85.965    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.079 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    86.079    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.193 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    86.193    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.307 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    86.307    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.464 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.127    87.591    alum/temp_out0[5]
    SLICE_X35Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    88.376 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    88.376    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.490 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    88.490    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.604 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    88.604    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.718 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    88.718    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.832 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    88.832    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.946 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    88.946    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.060 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.060    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.174 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    89.174    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.331 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.885    90.215    alum/temp_out0[4]
    SLICE_X34Y7          LUT3 (Prop_lut3_I0_O)        0.329    90.544 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    90.544    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.077 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    91.077    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.194 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    91.194    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.311 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    91.311    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.428 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    91.428    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.545 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    91.545    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.662 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    91.662    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.779 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    91.779    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.896 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    91.896    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.053 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.893    92.946    alum/temp_out0[3]
    SLICE_X42Y18         LUT3 (Prop_lut3_I0_O)        0.332    93.278 r  alum/D_registers_q[7][2]_i_50/O
                         net (fo=1, routed)           0.000    93.278    alum/D_registers_q[7][2]_i_50_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.811 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    93.811    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.928 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    93.928    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.045 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    94.045    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.162 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    94.162    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.279 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    94.279    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.396 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    94.396    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.513 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.009    94.522    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.679 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.288    95.967    alum/temp_out0[2]
    SLICE_X42Y1          LUT3 (Prop_lut3_I0_O)        0.332    96.299 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    96.299    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.832 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    96.832    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.949 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    96.949    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.066 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    97.066    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.183 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    97.183    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.300 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    97.300    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.417 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    97.417    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.534 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    97.534    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.651 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    97.651    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.808 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.833    98.641    alum/temp_out0[1]
    SLICE_X43Y1          LUT3 (Prop_lut3_I0_O)        0.332    98.973 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000    98.973    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.523 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    99.523    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.637 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    99.637    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.751 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000    99.751    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.865 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000    99.865    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.979 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    99.979    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.093 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.093    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.207 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.207    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.321 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.321    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.478 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.611   101.089    sm/temp_out0[0]
    SLICE_X44Y13         LUT5 (Prop_lut5_I4_O)        0.329   101.418 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.465   101.883    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y13         LUT4 (Prop_lut4_I1_O)        0.124   102.007 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.657   102.664    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I0_O)        0.124   102.788 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.498   104.286    sm/M_alum_out[0]
    SLICE_X34Y3          LUT4 (Prop_lut4_I0_O)        0.124   104.410 r  sm/D_states_q[1]_i_14/O
                         net (fo=1, routed)           0.502   104.911    sm/D_states_q[1]_i_14_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I3_O)        0.124   105.035 r  sm/D_states_q[1]_i_4/O
                         net (fo=2, routed)           0.566   105.602    sm/D_states_q[1]_i_4_n_0
    SLICE_X33Y3          LUT6 (Prop_lut6_I2_O)        0.124   105.726 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000   105.726    sm/D_states_d__0[1]
    SLICE_X33Y3          FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X33Y3          FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X33Y3          FDRE (Setup_fdre_C_D)        0.031   116.216    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.216    
                         arrival time                        -105.726    
  -------------------------------------------------------------------
                         slack                                 10.490    

Slack (MET) :             10.528ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        100.427ns  (logic 60.049ns (59.794%)  route 40.378ns (40.206%))
  Logic Levels:           323  (CARRY4=286 LUT2=2 LUT3=27 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X33Y3          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDSE (Prop_fdse_C_Q)         0.419     5.568 f  sm/D_states_q_reg[4]/Q
                         net (fo=187, routed)         0.994     6.563    sm/D_states_q[4]
    SLICE_X39Y3          LUT2 (Prop_lut2_I0_O)        0.296     6.859 r  sm/D_states_q[2]_i_8/O
                         net (fo=6, routed)           1.430     8.288    sm/D_states_q[2]_i_8_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I1_O)        0.124     8.412 r  sm/ram_reg_i_47__0/O
                         net (fo=1, routed)           0.795     9.207    sm/ram_reg_i_47__0_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I1_O)        0.124     9.331 r  sm/ram_reg_i_39/O
                         net (fo=64, routed)          0.945    10.276    L_reg/M_sm_ra1[0]
    SLICE_X55Y12         LUT6 (Prop_lut6_I4_O)        0.124    10.400 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           0.674    11.074    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X54Y11         LUT3 (Prop_lut3_I0_O)        0.124    11.198 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.649    11.847    sm/M_alum_a[31]
    SLICE_X51Y8          LUT2 (Prop_lut2_I1_O)        0.124    11.971 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    11.971    alum/S[0]
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.503 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    12.503    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.617 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    12.617    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.731 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    12.731    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.845 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    12.845    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.959 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    12.959    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.073 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    13.073    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.187 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    13.187    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.301 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    13.301    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.572 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.748    14.320    alum/temp_out0[31]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.373    14.693 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    14.693    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.243 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.243    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.357 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.357    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.471 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.471    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.585 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    15.585    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.699 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.699    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.813 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.813    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.927 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.927    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.041 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.041    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.198 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.924    17.122    alum/temp_out0[30]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.329    17.451 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    17.451    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.984 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.984    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.101 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.101    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.218 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.218    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.335 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    18.335    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.452 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    18.452    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.569 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.569    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.686 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.686    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.803 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.803    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.960 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.130    20.090    alum/temp_out0[29]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.332    20.422 r  alum/D_registers_q[7][28]_i_92/O
                         net (fo=1, routed)           0.000    20.422    alum/D_registers_q[7][28]_i_92_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.935 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    20.935    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.052 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.052    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.169 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    21.169    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.286 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    21.286    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.403 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.403    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.520 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.520    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.637 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.637    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.794 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.024    22.818    alum/temp_out0[28]
    SLICE_X53Y13         LUT3 (Prop_lut3_I0_O)        0.332    23.150 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    23.150    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.700 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.700    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.814 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    23.814    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.928 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    23.928    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.042 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.042    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.156 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.156    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.270 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.270    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.384 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.384    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.498 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.498    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.655 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.143    25.798    alum/temp_out0[27]
    SLICE_X44Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    26.583 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.583    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.697 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.697    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.811 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.811    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.925 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.925    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.039 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.039    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.153 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.153    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.267 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.267    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.381 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.381    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.538 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.097    28.635    alum/temp_out0[26]
    SLICE_X48Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    29.420 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    29.420    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.534 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    29.534    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.648 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    29.648    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.762 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    29.762    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.876 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.876    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.990 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    29.990    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.104 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.104    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.218 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.218    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.375 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.948    31.323    alum/temp_out0[25]
    SLICE_X51Y17         LUT3 (Prop_lut3_I0_O)        0.329    31.652 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    31.652    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.202 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.202    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.316 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.316    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.430 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.430    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.544 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.544    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.658 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.658    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.772 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.772    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.886 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.886    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.000 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.009    33.009    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.166 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.162    34.328    alum/temp_out0[24]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.329    34.657 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    34.657    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.207 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.207    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.321 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.321    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.435 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.435    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.549 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.549    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.663 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.663    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.777 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.777    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.891 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.891    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.005 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    36.014    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.171 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.964    37.135    alum/temp_out0[23]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    37.464 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.464    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.997 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.997    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.114 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.114    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.231 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.231    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.348 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.348    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.465 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.465    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.582 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.582    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.699 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.699    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.816 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.816    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.973 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.992    39.964    alum/temp_out0[22]
    SLICE_X41Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    40.752 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    40.752    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.866 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    40.866    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.980 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.980    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.094 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.094    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.208 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.208    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.322 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.322    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.436 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.436    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.550 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    41.559    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.716 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.018    42.734    alum/temp_out0[21]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    43.063 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    43.063    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    43.461 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    43.461    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.575 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    43.575    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.689 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    43.689    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.803 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    43.803    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.917 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.917    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.031 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.031    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.145 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.145    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.259 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    44.268    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.425 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.988    45.413    alum/temp_out0[20]
    SLICE_X43Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    46.198 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.198    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.312 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    46.312    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.426 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.426    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.540 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.540    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.654 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.654    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.768 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.768    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.882 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.882    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.996 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    47.005    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.162 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.098    48.260    alum/temp_out0[19]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.329    48.589 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    48.589    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.139 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.139    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.253 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.253    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.367 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.367    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.481 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.481    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.595 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    49.595    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.709 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    49.709    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.823 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.823    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.937 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    49.937    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.094 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.807    50.901    alum/temp_out0[18]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    51.230 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    51.230    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.763 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    51.763    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.880 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    51.880    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.997 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.997    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.114 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.114    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.231 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.231    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.348 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.348    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.465 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.465    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.582 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    52.582    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.739 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.788    53.527    alum/temp_out0[17]
    SLICE_X31Y20         LUT3 (Prop_lut3_I0_O)        0.332    53.859 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    53.859    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.409 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    54.409    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.523 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    54.523    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.637 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    54.637    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.751 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.751    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.865 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.009    54.874    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.988 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    54.988    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.102 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.102    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.216 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    55.216    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.373 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.153    56.526    alum/temp_out0[16]
    SLICE_X34Y16         LUT3 (Prop_lut3_I0_O)        0.329    56.855 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    56.855    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.388 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    57.388    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.505 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    57.505    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.622 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    57.622    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.739 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    57.739    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.856 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.856    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.973 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    57.973    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.090 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.090    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.207 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.207    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.364 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.981    59.345    alum/temp_out0[15]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.332    59.677 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    59.677    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.227 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.227    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.341 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.341    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.455 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.455    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.569 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    60.569    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.683 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.683    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.797 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.797    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.911 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.911    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.025 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.025    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.182 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.934    62.116    alum/temp_out0[14]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.329    62.445 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    62.445    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.995 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    62.995    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.109 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    63.109    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.223 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    63.223    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.337 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    63.337    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.451 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    63.451    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.565 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    63.565    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.679 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.679    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.793 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.793    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.950 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.961    64.911    alum/temp_out0[13]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.329    65.240 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    65.240    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.773 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    65.773    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.890 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    65.890    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.007 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    66.007    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.124 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    66.124    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.241 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    66.241    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.358 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    66.358    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.475 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    66.475    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.592 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    66.592    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.749 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.972    67.721    alum/temp_out0[12]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.332    68.053 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    68.053    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.603 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    68.603    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.717 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    68.717    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.831 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    68.831    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.945 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    68.945    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.059 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.059    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.173 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.173    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.287 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.287    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.401 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.401    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.558 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.963    70.521    alum/temp_out0[11]
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.329    70.850 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    70.850    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.400 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    71.400    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.514 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    71.514    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.628 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    71.628    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.742 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    71.742    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.856 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    71.856    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.970 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.970    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.084 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.084    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.198 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.198    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.355 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.916    73.271    alum/temp_out0[10]
    SLICE_X33Y9          LUT3 (Prop_lut3_I0_O)        0.329    73.600 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    73.600    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.150 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.150    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.264 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    74.264    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.378 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.378    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.492 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.492    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.606 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.606    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.720 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.720    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.834 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.834    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.948 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    74.948    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.105 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.059    76.164    alum/temp_out0[9]
    SLICE_X39Y8          LUT3 (Prop_lut3_I0_O)        0.329    76.493 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    76.493    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.043 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.043    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.157 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    77.157    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.271 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.271    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.385 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    77.385    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.499 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    77.499    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.613 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.613    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.727 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.727    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.841 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.841    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.998 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.286    79.284    alum/temp_out0[8]
    SLICE_X40Y1          LUT3 (Prop_lut3_I0_O)        0.329    79.613 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    79.613    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.163 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.163    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.277 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    80.277    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.391 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    80.391    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.505 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    80.505    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.619 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    80.619    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.733 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.733    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.847 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    80.847    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.961 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    80.961    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.118 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.845    81.962    alum/temp_out0[7]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.329    82.291 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    82.291    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.841 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    82.841    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.955 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    82.955    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.069 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.069    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.183 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    83.183    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.297 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    83.297    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.411 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    83.411    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.525 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    83.525    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.639 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    83.639    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.796 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.839    84.635    alum/temp_out0[6]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.329    84.964 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    84.964    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.514 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    85.514    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.628 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    85.628    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.742 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    85.742    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.856 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    85.856    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.970 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    85.970    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.084 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    86.084    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.198 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    86.198    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.312 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    86.312    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.469 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.127    87.596    alum/temp_out0[5]
    SLICE_X35Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    88.381 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    88.381    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.495 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    88.495    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.609 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    88.609    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.723 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    88.723    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.837 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    88.837    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.951 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    88.951    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.065 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.065    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.179 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    89.179    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.336 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.885    90.221    alum/temp_out0[4]
    SLICE_X34Y7          LUT3 (Prop_lut3_I0_O)        0.329    90.550 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    90.550    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.083 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    91.083    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.200 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    91.200    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.317 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    91.317    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.434 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    91.434    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.551 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    91.551    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.668 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    91.668    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.785 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    91.785    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.902 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    91.902    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.059 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.893    92.951    alum/temp_out0[3]
    SLICE_X42Y18         LUT3 (Prop_lut3_I0_O)        0.332    93.283 r  alum/D_registers_q[7][2]_i_50/O
                         net (fo=1, routed)           0.000    93.283    alum/D_registers_q[7][2]_i_50_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.816 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    93.816    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.933 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    93.933    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.050 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    94.050    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.167 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    94.167    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.284 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    94.284    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.401 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    94.401    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.518 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.009    94.527    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.684 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.288    95.973    alum/temp_out0[2]
    SLICE_X42Y1          LUT3 (Prop_lut3_I0_O)        0.332    96.305 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    96.305    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.838 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    96.838    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.954 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    96.954    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.071 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    97.071    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.188 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    97.188    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.305 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    97.305    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.422 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    97.422    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.539 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    97.539    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.656 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    97.656    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.813 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.833    98.646    alum/temp_out0[1]
    SLICE_X43Y1          LUT3 (Prop_lut3_I0_O)        0.332    98.978 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000    98.978    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.528 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    99.528    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.642 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    99.642    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.756 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000    99.756    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.870 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000    99.870    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.984 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    99.984    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.098 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.098    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.212 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.212    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.326 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.326    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.483 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.611   101.094    sm/temp_out0[0]
    SLICE_X44Y13         LUT5 (Prop_lut5_I4_O)        0.329   101.423 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.465   101.889    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y13         LUT4 (Prop_lut4_I1_O)        0.124   102.013 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.657   102.670    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I0_O)        0.124   102.794 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.295   104.088    sm/M_alum_out[0]
    SLICE_X32Y2          LUT5 (Prop_lut5_I4_O)        0.119   104.207 f  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           0.469   104.676    sm/D_states_q[7]_i_11_n_0
    SLICE_X35Y2          LUT6 (Prop_lut6_I0_O)        0.332   105.008 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.568   105.576    sm/D_states_d__0[6]
    SLICE_X35Y2          FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X35Y2          FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X35Y2          FDRE (Setup_fdre_C_D)       -0.081   116.104    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        116.104    
                         arrival time                        -105.577    
  -------------------------------------------------------------------
                         slack                                 10.528    

Slack (MET) :             10.943ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        100.062ns  (logic 60.049ns (60.012%)  route 40.013ns (39.988%))
  Logic Levels:           323  (CARRY4=286 LUT2=2 LUT3=27 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X33Y3          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDSE (Prop_fdse_C_Q)         0.419     5.568 f  sm/D_states_q_reg[4]/Q
                         net (fo=187, routed)         0.994     6.563    sm/D_states_q[4]
    SLICE_X39Y3          LUT2 (Prop_lut2_I0_O)        0.296     6.859 r  sm/D_states_q[2]_i_8/O
                         net (fo=6, routed)           1.430     8.288    sm/D_states_q[2]_i_8_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I1_O)        0.124     8.412 r  sm/ram_reg_i_47__0/O
                         net (fo=1, routed)           0.795     9.207    sm/ram_reg_i_47__0_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I1_O)        0.124     9.331 r  sm/ram_reg_i_39/O
                         net (fo=64, routed)          0.945    10.276    L_reg/M_sm_ra1[0]
    SLICE_X55Y12         LUT6 (Prop_lut6_I4_O)        0.124    10.400 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           0.674    11.074    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X54Y11         LUT3 (Prop_lut3_I0_O)        0.124    11.198 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.649    11.847    sm/M_alum_a[31]
    SLICE_X51Y8          LUT2 (Prop_lut2_I1_O)        0.124    11.971 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    11.971    alum/S[0]
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.503 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    12.503    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.617 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    12.617    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.731 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    12.731    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.845 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    12.845    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.959 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    12.959    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.073 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    13.073    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.187 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    13.187    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.301 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    13.301    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.572 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.748    14.320    alum/temp_out0[31]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.373    14.693 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    14.693    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.243 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.243    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.357 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.357    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.471 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.471    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.585 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    15.585    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.699 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.699    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.813 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.813    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.927 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.927    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.041 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.041    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.198 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.924    17.122    alum/temp_out0[30]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.329    17.451 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    17.451    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.984 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.984    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.101 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.101    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.218 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.218    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.335 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    18.335    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.452 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    18.452    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.569 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.569    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.686 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.686    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.803 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.803    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.960 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.130    20.090    alum/temp_out0[29]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.332    20.422 r  alum/D_registers_q[7][28]_i_92/O
                         net (fo=1, routed)           0.000    20.422    alum/D_registers_q[7][28]_i_92_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.935 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    20.935    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.052 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.052    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.169 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    21.169    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.286 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    21.286    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.403 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.403    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.520 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.520    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.637 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.637    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.794 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.024    22.818    alum/temp_out0[28]
    SLICE_X53Y13         LUT3 (Prop_lut3_I0_O)        0.332    23.150 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    23.150    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.700 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.700    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.814 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    23.814    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.928 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    23.928    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.042 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.042    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.156 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.156    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.270 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.270    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.384 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.384    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.498 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.498    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.655 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.143    25.798    alum/temp_out0[27]
    SLICE_X44Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    26.583 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.583    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.697 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.697    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.811 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.811    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.925 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.925    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.039 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.039    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.153 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.153    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.267 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.267    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.381 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.381    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.538 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.097    28.635    alum/temp_out0[26]
    SLICE_X48Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    29.420 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    29.420    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.534 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    29.534    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.648 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    29.648    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.762 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    29.762    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.876 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.876    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.990 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    29.990    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.104 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.104    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.218 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.218    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.375 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.948    31.323    alum/temp_out0[25]
    SLICE_X51Y17         LUT3 (Prop_lut3_I0_O)        0.329    31.652 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    31.652    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.202 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.202    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.316 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.316    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.430 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.430    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.544 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.544    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.658 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.658    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.772 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.772    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.886 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.886    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.000 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.009    33.009    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.166 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.162    34.328    alum/temp_out0[24]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.329    34.657 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    34.657    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.207 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.207    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.321 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.321    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.435 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.435    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.549 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.549    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.663 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.663    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.777 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.777    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.891 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.891    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.005 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    36.014    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.171 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.964    37.135    alum/temp_out0[23]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    37.464 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.464    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.997 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.997    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.114 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.114    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.231 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.231    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.348 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.348    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.465 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.465    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.582 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.582    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.699 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.699    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.816 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.816    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.973 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.992    39.964    alum/temp_out0[22]
    SLICE_X41Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    40.752 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    40.752    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.866 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    40.866    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.980 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.980    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.094 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.094    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.208 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.208    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.322 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.322    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.436 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.436    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.550 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    41.559    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.716 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.018    42.734    alum/temp_out0[21]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    43.063 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    43.063    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    43.461 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    43.461    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.575 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    43.575    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.689 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    43.689    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.803 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    43.803    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.917 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.917    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.031 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.031    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.145 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.145    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.259 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    44.268    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.425 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.988    45.413    alum/temp_out0[20]
    SLICE_X43Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    46.198 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.198    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.312 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    46.312    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.426 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.426    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.540 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.540    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.654 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.654    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.768 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.768    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.882 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.882    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.996 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    47.005    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.162 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.098    48.260    alum/temp_out0[19]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.329    48.589 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    48.589    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.139 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.139    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.253 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.253    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.367 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.367    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.481 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.481    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.595 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    49.595    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.709 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    49.709    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.823 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.823    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.937 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    49.937    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.094 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.807    50.901    alum/temp_out0[18]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    51.230 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    51.230    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.763 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    51.763    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.880 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    51.880    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.997 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.997    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.114 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.114    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.231 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.231    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.348 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.348    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.465 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.465    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.582 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    52.582    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.739 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.788    53.527    alum/temp_out0[17]
    SLICE_X31Y20         LUT3 (Prop_lut3_I0_O)        0.332    53.859 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    53.859    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.409 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    54.409    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.523 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    54.523    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.637 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    54.637    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.751 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.751    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.865 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.009    54.874    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.988 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    54.988    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.102 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.102    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.216 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    55.216    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.373 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.153    56.526    alum/temp_out0[16]
    SLICE_X34Y16         LUT3 (Prop_lut3_I0_O)        0.329    56.855 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    56.855    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.388 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    57.388    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.505 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    57.505    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.622 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    57.622    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.739 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    57.739    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.856 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.856    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.973 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    57.973    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.090 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.090    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.207 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.207    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.364 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.981    59.345    alum/temp_out0[15]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.332    59.677 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    59.677    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.227 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.227    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.341 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.341    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.455 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.455    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.569 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    60.569    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.683 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.683    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.797 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.797    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.911 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.911    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.025 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.025    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.182 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.934    62.116    alum/temp_out0[14]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.329    62.445 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    62.445    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.995 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    62.995    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.109 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    63.109    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.223 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    63.223    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.337 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    63.337    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.451 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    63.451    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.565 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    63.565    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.679 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.679    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.793 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.793    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.950 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.961    64.911    alum/temp_out0[13]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.329    65.240 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    65.240    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.773 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    65.773    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.890 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    65.890    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.007 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    66.007    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.124 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    66.124    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.241 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    66.241    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.358 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    66.358    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.475 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    66.475    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.592 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    66.592    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.749 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.972    67.721    alum/temp_out0[12]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.332    68.053 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    68.053    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.603 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    68.603    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.717 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    68.717    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.831 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    68.831    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.945 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    68.945    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.059 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.059    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.173 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.173    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.287 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.287    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.401 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.401    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.558 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.963    70.521    alum/temp_out0[11]
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.329    70.850 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    70.850    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.400 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    71.400    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.514 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    71.514    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.628 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    71.628    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.742 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    71.742    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.856 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    71.856    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.970 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.970    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.084 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.084    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.198 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.198    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.355 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.916    73.271    alum/temp_out0[10]
    SLICE_X33Y9          LUT3 (Prop_lut3_I0_O)        0.329    73.600 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    73.600    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.150 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.150    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.264 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    74.264    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.378 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.378    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.492 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.492    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.606 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.606    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.720 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.720    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.834 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.834    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.948 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    74.948    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.105 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.059    76.164    alum/temp_out0[9]
    SLICE_X39Y8          LUT3 (Prop_lut3_I0_O)        0.329    76.493 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    76.493    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.043 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.043    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.157 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    77.157    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.271 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.271    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.385 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    77.385    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.499 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    77.499    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.613 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.613    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.727 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.727    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.841 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.841    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.998 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.286    79.284    alum/temp_out0[8]
    SLICE_X40Y1          LUT3 (Prop_lut3_I0_O)        0.329    79.613 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    79.613    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.163 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.163    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.277 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    80.277    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.391 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    80.391    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.505 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    80.505    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.619 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    80.619    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.733 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.733    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.847 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    80.847    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.961 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    80.961    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.118 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.845    81.962    alum/temp_out0[7]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.329    82.291 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    82.291    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.841 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    82.841    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.955 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    82.955    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.069 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.069    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.183 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    83.183    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.297 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    83.297    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.411 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    83.411    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.525 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    83.525    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.639 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    83.639    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.796 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.839    84.635    alum/temp_out0[6]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.329    84.964 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    84.964    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.514 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    85.514    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.628 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    85.628    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.742 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    85.742    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.856 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    85.856    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.970 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    85.970    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.084 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    86.084    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.198 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    86.198    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.312 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    86.312    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.469 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.127    87.596    alum/temp_out0[5]
    SLICE_X35Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    88.381 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    88.381    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.495 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    88.495    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.609 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    88.609    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.723 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    88.723    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.837 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    88.837    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.951 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    88.951    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.065 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.065    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.179 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    89.179    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.336 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.885    90.221    alum/temp_out0[4]
    SLICE_X34Y7          LUT3 (Prop_lut3_I0_O)        0.329    90.550 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    90.550    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.083 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    91.083    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.200 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    91.200    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.317 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    91.317    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.434 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    91.434    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.551 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    91.551    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.668 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    91.668    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.785 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    91.785    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.902 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    91.902    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.059 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.893    92.951    alum/temp_out0[3]
    SLICE_X42Y18         LUT3 (Prop_lut3_I0_O)        0.332    93.283 r  alum/D_registers_q[7][2]_i_50/O
                         net (fo=1, routed)           0.000    93.283    alum/D_registers_q[7][2]_i_50_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.816 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    93.816    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.933 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    93.933    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.050 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    94.050    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.167 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    94.167    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.284 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    94.284    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.401 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    94.401    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.518 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.009    94.527    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.684 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.288    95.973    alum/temp_out0[2]
    SLICE_X42Y1          LUT3 (Prop_lut3_I0_O)        0.332    96.305 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    96.305    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.838 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    96.838    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.954 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    96.954    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.071 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    97.071    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.188 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    97.188    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.305 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    97.305    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.422 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    97.422    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.539 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    97.539    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.656 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    97.656    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.813 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.833    98.646    alum/temp_out0[1]
    SLICE_X43Y1          LUT3 (Prop_lut3_I0_O)        0.332    98.978 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000    98.978    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.528 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    99.528    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.642 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    99.642    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.756 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000    99.756    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.870 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000    99.870    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.984 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    99.984    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.098 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.098    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.212 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.212    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.326 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.326    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.483 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.611   101.094    sm/temp_out0[0]
    SLICE_X44Y13         LUT5 (Prop_lut5_I4_O)        0.329   101.423 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.465   101.889    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y13         LUT4 (Prop_lut4_I1_O)        0.124   102.013 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.657   102.670    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I0_O)        0.124   102.794 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.295   104.088    sm/M_alum_out[0]
    SLICE_X32Y2          LUT5 (Prop_lut5_I4_O)        0.119   104.207 r  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           0.340   104.547    sm/D_states_q[7]_i_11_n_0
    SLICE_X34Y2          LUT6 (Prop_lut6_I2_O)        0.332   104.879 r  sm/D_states_q[7]_i_2/O
                         net (fo=1, routed)           0.332   105.211    sm/D_states_d__0[7]
    SLICE_X34Y2          FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X34Y2          FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X34Y2          FDSE (Setup_fdse_C_D)       -0.031   116.154    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        116.154    
                         arrival time                        -105.211    
  -------------------------------------------------------------------
                         slack                                 10.943    

Slack (MET) :             11.422ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        99.642ns  (logic 59.587ns (59.801%)  route 40.055ns (40.199%))
  Logic Levels:           322  (CARRY4=286 LUT2=1 LUT3=26 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X35Y2          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[5]/Q
                         net (fo=177, routed)         2.715     8.321    sm/D_states_q[5]
    SLICE_X55Y1          LUT5 (Prop_lut5_I0_O)        0.124     8.445 r  sm/D_registers_q[7][31]_i_24/O
                         net (fo=2, routed)           0.461     8.906    sm/D_registers_q[7][31]_i_24_n_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I5_O)        0.124     9.030 f  sm/D_registers_q[7][31]_i_151/O
                         net (fo=1, routed)           1.026    10.056    sm/D_registers_q[7][31]_i_151_n_0
    SLICE_X51Y2          LUT6 (Prop_lut6_I1_O)        0.124    10.180 r  sm/D_registers_q[7][31]_i_115/O
                         net (fo=32, routed)          0.804    10.985    sm/M_sm_bsel[0]
    SLICE_X51Y7          LUT5 (Prop_lut5_I3_O)        0.124    11.109 r  sm/D_registers_q[7][31]_i_134/O
                         net (fo=121, routed)         0.732    11.841    sm/M_alum_b[0]
    SLICE_X51Y8          LUT2 (Prop_lut2_I0_O)        0.124    11.965 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    11.965    alum/S[0]
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.497 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    12.497    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.611 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    12.611    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.725 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    12.725    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.839 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    12.839    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.953 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    12.953    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.067 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    13.067    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.181 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    13.181    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.295 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    13.295    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.566 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.748    14.314    alum/temp_out0[31]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.373    14.687 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    14.687    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.237 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.237    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.351 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.351    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.465 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.465    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.579 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    15.579    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.693 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.693    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.807 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.807    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.921 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.921    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.035 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.035    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.192 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.924    17.116    alum/temp_out0[30]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.329    17.445 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    17.445    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.978 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.978    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.095 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.095    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.212 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.212    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.329 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    18.329    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.446 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    18.446    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.563 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.563    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.680 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.680    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.797 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.797    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.954 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.130    20.084    alum/temp_out0[29]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.332    20.416 r  alum/D_registers_q[7][28]_i_92/O
                         net (fo=1, routed)           0.000    20.416    alum/D_registers_q[7][28]_i_92_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.929 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    20.929    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.046 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.046    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.163 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    21.163    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.280 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    21.280    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.397 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.397    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.514 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.514    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.631 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.631    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.788 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.024    22.813    alum/temp_out0[28]
    SLICE_X53Y13         LUT3 (Prop_lut3_I0_O)        0.332    23.145 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    23.145    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.695 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.695    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.809 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    23.809    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.923 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    23.923    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.037 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.037    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.151 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.151    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.265 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.265    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.379 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.379    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.493 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.493    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.650 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.143    25.793    alum/temp_out0[27]
    SLICE_X44Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    26.578 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.578    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.692 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.692    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.806 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.806    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.920 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.920    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.034 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.034    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.148 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.148    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.262 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.262    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.376 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.376    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.533 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.097    28.630    alum/temp_out0[26]
    SLICE_X48Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    29.415 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    29.415    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.529 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    29.529    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.643 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    29.643    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.757 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    29.757    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.871 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.871    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.985 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    29.985    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.099 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.099    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.213 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.213    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.370 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.948    31.317    alum/temp_out0[25]
    SLICE_X51Y17         LUT3 (Prop_lut3_I0_O)        0.329    31.646 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    31.646    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.196 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.196    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.310 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.310    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.424 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.424    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.538 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.538    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.652 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.652    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.766 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.766    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.880 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.880    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.994 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.009    33.003    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.160 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.162    34.322    alum/temp_out0[24]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.329    34.651 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    34.651    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.201 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.201    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.315 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.315    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.429 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.429    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.543 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.543    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.657 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.657    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.771 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.771    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.885 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.885    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.999 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    36.008    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.165 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.964    37.129    alum/temp_out0[23]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    37.458 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.458    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.991 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.991    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.108 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.108    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.225 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.225    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.342 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.342    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.459 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.459    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.576 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.576    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.693 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.693    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.810 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.810    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.967 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.992    39.959    alum/temp_out0[22]
    SLICE_X41Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    40.747 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    40.747    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.861 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    40.861    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.975 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.975    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.089 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.089    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.203 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.203    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.317 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.317    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.431 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.431    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.545 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    41.554    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.711 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.018    42.729    alum/temp_out0[21]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    43.058 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    43.058    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    43.456 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    43.456    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.570 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    43.570    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.684 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    43.684    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.798 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    43.798    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.912 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.912    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.026 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.026    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.140 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.140    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.254 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    44.263    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.420 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.988    45.408    alum/temp_out0[20]
    SLICE_X43Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    46.193 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.193    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.307 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    46.307    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.421 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.421    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.535 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.535    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.649 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.649    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.763 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.763    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.877 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.877    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.991 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    47.000    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.157 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.098    48.255    alum/temp_out0[19]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.329    48.584 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    48.584    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.134 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.134    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.248 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.248    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.362 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.362    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.476 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.476    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.590 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    49.590    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.704 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    49.704    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.818 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.818    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.932 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    49.932    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.089 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.807    50.895    alum/temp_out0[18]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    51.224 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    51.224    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.757 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    51.757    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.874 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    51.874    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.991 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.991    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.108 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.108    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.225 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.225    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.342 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.342    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.459 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.459    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.576 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    52.576    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.733 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.788    53.521    alum/temp_out0[17]
    SLICE_X31Y20         LUT3 (Prop_lut3_I0_O)        0.332    53.853 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    53.853    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.403 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    54.403    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.517 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    54.517    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.631 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    54.631    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.745 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.745    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.859 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.009    54.868    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.982 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    54.982    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.096 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.096    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.210 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    55.210    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.367 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.153    56.521    alum/temp_out0[16]
    SLICE_X34Y16         LUT3 (Prop_lut3_I0_O)        0.329    56.850 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    56.850    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.383 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    57.383    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.500 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    57.500    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.617 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    57.617    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.734 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    57.734    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.851 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.851    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.968 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    57.968    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.085 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.085    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.202 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.202    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.359 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.981    59.340    alum/temp_out0[15]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.332    59.672 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    59.672    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.222 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.222    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.336 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.336    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.450 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.450    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.564 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    60.564    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.678 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.678    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.792 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.792    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.906 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.906    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.020 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.020    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.177 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.934    62.110    alum/temp_out0[14]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.329    62.439 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    62.439    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.989 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    62.989    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.103 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    63.103    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.217 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    63.217    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.331 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    63.331    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.445 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    63.445    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.559 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    63.559    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.673 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.673    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.787 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.787    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.944 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.961    64.906    alum/temp_out0[13]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.329    65.235 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    65.235    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.768 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    65.768    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.885 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    65.885    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.002 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    66.002    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.119 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    66.119    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.236 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    66.236    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.353 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    66.353    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.470 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    66.470    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.587 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    66.587    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.743 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.972    67.715    alum/temp_out0[12]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.332    68.047 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    68.047    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.597 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    68.597    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.711 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    68.711    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.825 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    68.825    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.939 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    68.939    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.053 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.053    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.167 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.167    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.281 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.281    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.395 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.395    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.552 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.963    70.515    alum/temp_out0[11]
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.329    70.844 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    70.844    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.394 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    71.394    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.508 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    71.508    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.622 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    71.622    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.736 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    71.736    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.850 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    71.850    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.964 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.964    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.078 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.078    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.192 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.192    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.349 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.916    73.265    alum/temp_out0[10]
    SLICE_X33Y9          LUT3 (Prop_lut3_I0_O)        0.329    73.594 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    73.594    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.144 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.144    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.258 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    74.258    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.372 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.372    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.486 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.486    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.600 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.600    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.714 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.714    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.828 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.828    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.942 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    74.942    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.099 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.059    76.158    alum/temp_out0[9]
    SLICE_X39Y8          LUT3 (Prop_lut3_I0_O)        0.329    76.487 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    76.487    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.037 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.037    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.151 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    77.151    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.265 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.265    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.379 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    77.379    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.493 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    77.493    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.607 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.607    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.721 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.721    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.835 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.835    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.992 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.286    79.278    alum/temp_out0[8]
    SLICE_X40Y1          LUT3 (Prop_lut3_I0_O)        0.329    79.607 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    79.607    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.157 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.157    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.271 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    80.271    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.385 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    80.385    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.499 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    80.499    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.613 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    80.613    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.727 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.727    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.841 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    80.841    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.955 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    80.955    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.112 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.845    81.957    alum/temp_out0[7]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.329    82.286 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    82.286    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.836 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    82.836    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.950 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    82.950    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.064 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.064    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.178 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    83.178    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.292 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    83.292    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.406 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    83.406    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.520 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    83.520    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.634 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    83.634    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.791 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.839    84.630    alum/temp_out0[6]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.329    84.959 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    84.959    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.509 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    85.509    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.623 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    85.623    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.737 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    85.737    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.851 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    85.851    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.965 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    85.965    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.079 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    86.079    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.193 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    86.193    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.307 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    86.307    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.464 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.127    87.591    alum/temp_out0[5]
    SLICE_X35Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    88.376 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    88.376    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.490 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    88.490    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.604 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    88.604    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.718 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    88.718    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.832 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    88.832    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.946 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    88.946    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.060 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.060    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.174 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    89.174    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.331 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.885    90.215    alum/temp_out0[4]
    SLICE_X34Y7          LUT3 (Prop_lut3_I0_O)        0.329    90.544 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    90.544    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.077 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    91.077    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.194 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    91.194    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.311 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    91.311    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.428 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    91.428    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.545 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    91.545    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.662 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    91.662    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.779 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    91.779    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.896 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    91.896    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.053 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.893    92.946    alum/temp_out0[3]
    SLICE_X42Y18         LUT3 (Prop_lut3_I0_O)        0.332    93.278 r  alum/D_registers_q[7][2]_i_50/O
                         net (fo=1, routed)           0.000    93.278    alum/D_registers_q[7][2]_i_50_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.811 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    93.811    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.928 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    93.928    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.045 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    94.045    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.162 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    94.162    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.279 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    94.279    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.396 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    94.396    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.513 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.009    94.522    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.679 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.288    95.967    alum/temp_out0[2]
    SLICE_X42Y1          LUT3 (Prop_lut3_I0_O)        0.332    96.299 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    96.299    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.832 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    96.832    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.949 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    96.949    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.066 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    97.066    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.183 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    97.183    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.300 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    97.300    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.417 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    97.417    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.534 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    97.534    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.651 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    97.651    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.808 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.833    98.641    alum/temp_out0[1]
    SLICE_X43Y1          LUT3 (Prop_lut3_I0_O)        0.332    98.973 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000    98.973    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.523 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    99.523    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.637 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    99.637    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.751 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000    99.751    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.865 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000    99.865    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.979 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    99.979    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.093 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.093    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.207 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.207    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.321 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.321    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.478 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.611   101.089    sm/temp_out0[0]
    SLICE_X44Y13         LUT5 (Prop_lut5_I4_O)        0.329   101.418 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.465   101.883    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y13         LUT4 (Prop_lut4_I1_O)        0.124   102.007 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.657   102.664    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I0_O)        0.124   102.788 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.323   104.110    sm/M_alum_out[0]
    SLICE_X33Y5          LUT6 (Prop_lut6_I3_O)        0.124   104.234 f  sm/D_states_q[0]_i_4/O
                         net (fo=1, routed)           0.433   104.667    sm/D_states_q[0]_i_4_n_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I2_O)        0.124   104.791 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.000   104.791    sm/D_states_d__0[0]
    SLICE_X33Y5          FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X33Y5          FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X33Y5          FDSE (Setup_fdse_C_D)        0.029   116.214    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.214    
                         arrival time                        -104.792    
  -------------------------------------------------------------------
                         slack                                 11.422    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X31Y2          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.877    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X30Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X31Y2          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.877    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X30Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X31Y2          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.877    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X30Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X31Y2          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.877    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X30Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.592%)  route 0.292ns (67.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.292     1.939    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y1          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y1          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.523    
    SLICE_X34Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.592%)  route 0.292ns (67.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.292     1.939    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y1          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y1          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.523    
    SLICE_X34Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.592%)  route 0.292ns (67.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.292     1.939    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y1          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y1          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.523    
    SLICE_X34Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.592%)  route 0.292ns (67.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.292     1.939    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y1          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y1          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.523    
    SLICE_X34Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 forLoop_idx_0_439144941[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_439144941[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.453%)  route 0.293ns (67.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.549     1.493    forLoop_idx_0_439144941[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X35Y24         FDRE                                         r  forLoop_idx_0_439144941[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  forLoop_idx_0_439144941[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.293     1.927    forLoop_idx_0_439144941[0].cond_butt_dirs/sync/D_pipe_q[0]
    SLICE_X40Y24         FDRE                                         r  forLoop_idx_0_439144941[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.817     2.007    forLoop_idx_0_439144941[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X40Y24         FDRE                                         r  forLoop_idx_0_439144941[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.251     1.756    
    SLICE_X40Y24         FDRE (Hold_fdre_C_D)         0.063     1.819    forLoop_idx_0_439144941[0].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_439144941[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_439144941[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.551     1.495    forLoop_idx_0_439144941[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  forLoop_idx_0_439144941[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  forLoop_idx_0_439144941[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.701    forLoop_idx_0_439144941[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X40Y26         FDRE                                         r  forLoop_idx_0_439144941[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.818     2.008    forLoop_idx_0_439144941[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  forLoop_idx_0_439144941[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.513     1.495    
    SLICE_X40Y26         FDRE (Hold_fdre_C_D)         0.075     1.570    forLoop_idx_0_439144941[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y1    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X48Y2    D_bramtest_8points_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X46Y2    D_bramtest_8points_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X48Y5    D_bramtest_8points_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X45Y1    D_buff1_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X55Y7    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X58Y13   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X60Y13   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y2    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y2    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y2    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y2    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      107.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.706ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             107.050ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 0.704ns (19.325%)  route 2.939ns (80.675%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X39Y3          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDSE (Prop_fdse_C_Q)         0.456     5.605 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.603     7.208    sm/D_states_q[3]
    SLICE_X35Y1          LUT2 (Prop_lut2_I0_O)        0.124     7.332 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           0.840     8.173    sm/D_stage_q[3]_i_3_n_0
    SLICE_X36Y1          LUT6 (Prop_lut6_I3_O)        0.124     8.297 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.496     8.792    fifo_reset_cond/AS[0]
    SLICE_X36Y0          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.446   115.962    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y0          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.274   116.236    
                         clock uncertainty           -0.035   116.201    
    SLICE_X36Y0          FDPE (Recov_fdpe_C_PRE)     -0.359   115.842    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.842    
                         arrival time                          -8.792    
  -------------------------------------------------------------------
                         slack                                107.050    

Slack (MET) :             107.050ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 0.704ns (19.325%)  route 2.939ns (80.675%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X39Y3          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDSE (Prop_fdse_C_Q)         0.456     5.605 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.603     7.208    sm/D_states_q[3]
    SLICE_X35Y1          LUT2 (Prop_lut2_I0_O)        0.124     7.332 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           0.840     8.173    sm/D_stage_q[3]_i_3_n_0
    SLICE_X36Y1          LUT6 (Prop_lut6_I3_O)        0.124     8.297 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.496     8.792    fifo_reset_cond/AS[0]
    SLICE_X36Y0          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.446   115.962    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y0          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.274   116.236    
                         clock uncertainty           -0.035   116.201    
    SLICE_X36Y0          FDPE (Recov_fdpe_C_PRE)     -0.359   115.842    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.842    
                         arrival time                          -8.792    
  -------------------------------------------------------------------
                         slack                                107.050    

Slack (MET) :             107.050ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 0.704ns (19.325%)  route 2.939ns (80.675%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X39Y3          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDSE (Prop_fdse_C_Q)         0.456     5.605 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.603     7.208    sm/D_states_q[3]
    SLICE_X35Y1          LUT2 (Prop_lut2_I0_O)        0.124     7.332 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           0.840     8.173    sm/D_stage_q[3]_i_3_n_0
    SLICE_X36Y1          LUT6 (Prop_lut6_I3_O)        0.124     8.297 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.496     8.792    fifo_reset_cond/AS[0]
    SLICE_X36Y0          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.446   115.962    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y0          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.274   116.236    
                         clock uncertainty           -0.035   116.201    
    SLICE_X36Y0          FDPE (Recov_fdpe_C_PRE)     -0.359   115.842    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.842    
                         arrival time                          -8.792    
  -------------------------------------------------------------------
                         slack                                107.050    

Slack (MET) :             107.050ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 0.704ns (19.325%)  route 2.939ns (80.675%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X39Y3          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDSE (Prop_fdse_C_Q)         0.456     5.605 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.603     7.208    sm/D_states_q[3]
    SLICE_X35Y1          LUT2 (Prop_lut2_I0_O)        0.124     7.332 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           0.840     8.173    sm/D_stage_q[3]_i_3_n_0
    SLICE_X36Y1          LUT6 (Prop_lut6_I3_O)        0.124     8.297 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.496     8.792    fifo_reset_cond/AS[0]
    SLICE_X36Y0          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.446   115.962    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y0          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.274   116.236    
                         clock uncertainty           -0.035   116.201    
    SLICE_X36Y0          FDPE (Recov_fdpe_C_PRE)     -0.359   115.842    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.842    
                         arrival time                          -8.792    
  -------------------------------------------------------------------
                         slack                                107.050    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.186ns (21.237%)  route 0.690ns (78.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X35Y2          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.141     1.648 f  sm/D_states_q_reg[6]/Q
                         net (fo=159, routed)         0.518     2.166    sm/D_states_q[6]
    SLICE_X36Y1          LUT6 (Prop_lut6_I1_O)        0.045     2.211 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.172     2.383    fifo_reset_cond/AS[0]
    SLICE_X36Y0          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y0          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.251     1.772    
    SLICE_X36Y0          FDPE (Remov_fdpe_C_PRE)     -0.095     1.677    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.186ns (21.237%)  route 0.690ns (78.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X35Y2          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.141     1.648 f  sm/D_states_q_reg[6]/Q
                         net (fo=159, routed)         0.518     2.166    sm/D_states_q[6]
    SLICE_X36Y1          LUT6 (Prop_lut6_I1_O)        0.045     2.211 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.172     2.383    fifo_reset_cond/AS[0]
    SLICE_X36Y0          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y0          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.251     1.772    
    SLICE_X36Y0          FDPE (Remov_fdpe_C_PRE)     -0.095     1.677    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.186ns (21.237%)  route 0.690ns (78.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X35Y2          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.141     1.648 f  sm/D_states_q_reg[6]/Q
                         net (fo=159, routed)         0.518     2.166    sm/D_states_q[6]
    SLICE_X36Y1          LUT6 (Prop_lut6_I1_O)        0.045     2.211 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.172     2.383    fifo_reset_cond/AS[0]
    SLICE_X36Y0          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y0          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.251     1.772    
    SLICE_X36Y0          FDPE (Remov_fdpe_C_PRE)     -0.095     1.677    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.186ns (21.237%)  route 0.690ns (78.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X35Y2          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.141     1.648 f  sm/D_states_q_reg[6]/Q
                         net (fo=159, routed)         0.518     2.166    sm/D_states_q[6]
    SLICE_X36Y1          LUT6 (Prop_lut6_I1_O)        0.045     2.211 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.172     2.383    fifo_reset_cond/AS[0]
    SLICE_X36Y0          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y0          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.251     1.772    
    SLICE_X36Y0          FDPE (Remov_fdpe_C_PRE)     -0.095     1.677    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.706    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.310ns  (logic 11.825ns (32.568%)  route 24.485ns (67.432%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=3 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.635     5.219    L_reg/clk_IBUF_BUFG
    SLICE_X58Y10         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDRE (Prop_fdre_C_Q)         0.456     5.675 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=19, routed)          1.772     7.448    L_reg/M_sm_pbc[4]
    SLICE_X64Y12         LUT5 (Prop_lut5_I3_O)        0.153     7.601 r  L_reg/L_6ed0afa4_remainder0_carry_i_27__0/O
                         net (fo=1, routed)           0.569     8.169    L_reg/L_6ed0afa4_remainder0_carry_i_27__0_n_0
    SLICE_X63Y12         LUT6 (Prop_lut6_I5_O)        0.331     8.500 f  L_reg/L_6ed0afa4_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           1.111     9.611    L_reg/L_6ed0afa4_remainder0_carry_i_13__0_n_0
    SLICE_X62Y10         LUT3 (Prop_lut3_I1_O)        0.152     9.763 f  L_reg/L_6ed0afa4_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.682    10.445    L_reg/L_6ed0afa4_remainder0_carry_i_19__0_n_0
    SLICE_X62Y10         LUT5 (Prop_lut5_I3_O)        0.360    10.805 r  L_reg/L_6ed0afa4_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.844    11.649    L_reg/L_6ed0afa4_remainder0_carry_i_10__0_n_0
    SLICE_X61Y9          LUT4 (Prop_lut4_I1_O)        0.326    11.975 r  L_reg/L_6ed0afa4_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.975    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X61Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.525 r  bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.525    bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_carry_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.639 r  bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.639    bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_carry__0_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.973 f  bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.261    14.234    L_reg/L_6ed0afa4_remainder0_1[9]
    SLICE_X57Y10         LUT5 (Prop_lut5_I1_O)        0.303    14.537 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.363    15.901    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X58Y8          LUT4 (Prop_lut4_I0_O)        0.124    16.025 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.832    16.857    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.124    16.981 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           0.697    17.678    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X58Y9          LUT3 (Prop_lut3_I2_O)        0.152    17.830 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           1.157    18.987    L_reg/i__carry_i_20__2_n_0
    SLICE_X58Y10         LUT3 (Prop_lut3_I1_O)        0.354    19.341 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.235    20.575    L_reg/i__carry_i_11__1_n_0
    SLICE_X56Y7          LUT2 (Prop_lut2_I1_O)        0.326    20.901 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.468    21.370    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X56Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.890 r  bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.890    bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.007 r  bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.007    bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.226 r  bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.873    23.099    L_reg/L_6ed0afa4_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X57Y10         LUT5 (Prop_lut5_I2_O)        0.295    23.394 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           1.012    24.406    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X57Y9          LUT5 (Prop_lut5_I0_O)        0.124    24.530 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.673    25.202    bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry__0_0
    SLICE_X58Y7          LUT2 (Prop_lut2_I0_O)        0.124    25.326 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.033    26.360    L_reg/i__carry_i_13__1_0
    SLICE_X58Y6          LUT5 (Prop_lut5_I1_O)        0.150    26.510 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.674    27.183    L_reg/i__carry_i_18__1_n_0
    SLICE_X59Y6          LUT6 (Prop_lut6_I5_O)        0.326    27.509 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.846    28.355    L_reg/i__carry_i_13__1_n_0
    SLICE_X56Y5          LUT3 (Prop_lut3_I1_O)        0.150    28.505 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.702    29.207    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X57Y5          LUT5 (Prop_lut5_I0_O)        0.328    29.535 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.535    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X57Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.085 r  bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.085    bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.324 f  bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.835    31.158    bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X56Y7          LUT6 (Prop_lut6_I4_O)        0.302    31.460 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.282    31.743    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X56Y7          LUT6 (Prop_lut6_I1_O)        0.124    31.867 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.904    32.771    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X59Y7          LUT3 (Prop_lut3_I1_O)        0.124    32.895 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.806    33.701    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I3_O)        0.124    33.825 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.787    34.612    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X65Y8          LUT4 (Prop_lut4_I2_O)        0.153    34.765 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.067    37.832    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.697    41.529 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.529    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.070ns  (logic 11.609ns (32.184%)  route 24.461ns (67.816%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.635     5.219    L_reg/clk_IBUF_BUFG
    SLICE_X58Y10         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDRE (Prop_fdre_C_Q)         0.456     5.675 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=19, routed)          1.772     7.448    L_reg/M_sm_pbc[4]
    SLICE_X64Y12         LUT5 (Prop_lut5_I3_O)        0.153     7.601 r  L_reg/L_6ed0afa4_remainder0_carry_i_27__0/O
                         net (fo=1, routed)           0.569     8.169    L_reg/L_6ed0afa4_remainder0_carry_i_27__0_n_0
    SLICE_X63Y12         LUT6 (Prop_lut6_I5_O)        0.331     8.500 f  L_reg/L_6ed0afa4_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           1.111     9.611    L_reg/L_6ed0afa4_remainder0_carry_i_13__0_n_0
    SLICE_X62Y10         LUT3 (Prop_lut3_I1_O)        0.152     9.763 f  L_reg/L_6ed0afa4_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.682    10.445    L_reg/L_6ed0afa4_remainder0_carry_i_19__0_n_0
    SLICE_X62Y10         LUT5 (Prop_lut5_I3_O)        0.360    10.805 r  L_reg/L_6ed0afa4_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.844    11.649    L_reg/L_6ed0afa4_remainder0_carry_i_10__0_n_0
    SLICE_X61Y9          LUT4 (Prop_lut4_I1_O)        0.326    11.975 r  L_reg/L_6ed0afa4_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.975    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X61Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.525 r  bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.525    bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_carry_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.639 r  bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.639    bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_carry__0_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.973 f  bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.261    14.234    L_reg/L_6ed0afa4_remainder0_1[9]
    SLICE_X57Y10         LUT5 (Prop_lut5_I1_O)        0.303    14.537 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.363    15.901    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X58Y8          LUT4 (Prop_lut4_I0_O)        0.124    16.025 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.832    16.857    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.124    16.981 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           0.697    17.678    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X58Y9          LUT3 (Prop_lut3_I2_O)        0.152    17.830 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           1.157    18.987    L_reg/i__carry_i_20__2_n_0
    SLICE_X58Y10         LUT3 (Prop_lut3_I1_O)        0.354    19.341 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.235    20.575    L_reg/i__carry_i_11__1_n_0
    SLICE_X56Y7          LUT2 (Prop_lut2_I1_O)        0.326    20.901 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.468    21.370    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X56Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.890 r  bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.890    bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.007 r  bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.007    bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.226 r  bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.873    23.099    L_reg/L_6ed0afa4_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X57Y10         LUT5 (Prop_lut5_I2_O)        0.295    23.394 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           1.012    24.406    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X57Y9          LUT5 (Prop_lut5_I0_O)        0.124    24.530 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.673    25.202    bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry__0_0
    SLICE_X58Y7          LUT2 (Prop_lut2_I0_O)        0.124    25.326 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.033    26.360    L_reg/i__carry_i_13__1_0
    SLICE_X58Y6          LUT5 (Prop_lut5_I1_O)        0.150    26.510 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.674    27.183    L_reg/i__carry_i_18__1_n_0
    SLICE_X59Y6          LUT6 (Prop_lut6_I5_O)        0.326    27.509 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.846    28.355    L_reg/i__carry_i_13__1_n_0
    SLICE_X56Y5          LUT3 (Prop_lut3_I1_O)        0.150    28.505 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.702    29.207    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X57Y5          LUT5 (Prop_lut5_I0_O)        0.328    29.535 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.535    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X57Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.085 r  bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.085    bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.324 r  bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.835    31.158    bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X56Y7          LUT6 (Prop_lut6_I4_O)        0.302    31.460 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.282    31.743    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X56Y7          LUT6 (Prop_lut6_I1_O)        0.124    31.867 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.904    32.771    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X59Y7          LUT3 (Prop_lut3_I1_O)        0.124    32.895 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.584    33.479    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X59Y8          LUT6 (Prop_lut6_I4_O)        0.124    33.603 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.799    34.402    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X65Y8          LUT3 (Prop_lut3_I1_O)        0.124    34.526 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.254    37.779    bseg_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.510    41.289 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.289    bseg[0]
    L4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.018ns  (logic 11.881ns (32.985%)  route 24.137ns (67.015%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=3 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.635     5.219    L_reg/clk_IBUF_BUFG
    SLICE_X58Y10         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDRE (Prop_fdre_C_Q)         0.456     5.675 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=19, routed)          1.772     7.448    L_reg/M_sm_pbc[4]
    SLICE_X64Y12         LUT5 (Prop_lut5_I3_O)        0.153     7.601 r  L_reg/L_6ed0afa4_remainder0_carry_i_27__0/O
                         net (fo=1, routed)           0.569     8.169    L_reg/L_6ed0afa4_remainder0_carry_i_27__0_n_0
    SLICE_X63Y12         LUT6 (Prop_lut6_I5_O)        0.331     8.500 f  L_reg/L_6ed0afa4_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           1.111     9.611    L_reg/L_6ed0afa4_remainder0_carry_i_13__0_n_0
    SLICE_X62Y10         LUT3 (Prop_lut3_I1_O)        0.152     9.763 f  L_reg/L_6ed0afa4_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.682    10.445    L_reg/L_6ed0afa4_remainder0_carry_i_19__0_n_0
    SLICE_X62Y10         LUT5 (Prop_lut5_I3_O)        0.360    10.805 r  L_reg/L_6ed0afa4_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.844    11.649    L_reg/L_6ed0afa4_remainder0_carry_i_10__0_n_0
    SLICE_X61Y9          LUT4 (Prop_lut4_I1_O)        0.326    11.975 r  L_reg/L_6ed0afa4_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.975    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X61Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.525 r  bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.525    bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_carry_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.639 r  bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.639    bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_carry__0_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.973 f  bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.261    14.234    L_reg/L_6ed0afa4_remainder0_1[9]
    SLICE_X57Y10         LUT5 (Prop_lut5_I1_O)        0.303    14.537 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.363    15.901    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X58Y8          LUT4 (Prop_lut4_I0_O)        0.124    16.025 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.832    16.857    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.124    16.981 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           0.697    17.678    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X58Y9          LUT3 (Prop_lut3_I2_O)        0.152    17.830 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           1.157    18.987    L_reg/i__carry_i_20__2_n_0
    SLICE_X58Y10         LUT3 (Prop_lut3_I1_O)        0.354    19.341 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.235    20.575    L_reg/i__carry_i_11__1_n_0
    SLICE_X56Y7          LUT2 (Prop_lut2_I1_O)        0.326    20.901 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.468    21.370    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X56Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.890 r  bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.890    bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.007 r  bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.007    bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.226 r  bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.873    23.099    L_reg/L_6ed0afa4_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X57Y10         LUT5 (Prop_lut5_I2_O)        0.295    23.394 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           1.012    24.406    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X57Y9          LUT5 (Prop_lut5_I0_O)        0.124    24.530 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.673    25.202    bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry__0_0
    SLICE_X58Y7          LUT2 (Prop_lut2_I0_O)        0.124    25.326 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.033    26.360    L_reg/i__carry_i_13__1_0
    SLICE_X58Y6          LUT5 (Prop_lut5_I1_O)        0.150    26.510 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.674    27.183    L_reg/i__carry_i_18__1_n_0
    SLICE_X59Y6          LUT6 (Prop_lut6_I5_O)        0.326    27.509 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.846    28.355    L_reg/i__carry_i_13__1_n_0
    SLICE_X56Y5          LUT3 (Prop_lut3_I1_O)        0.150    28.505 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.702    29.207    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X57Y5          LUT5 (Prop_lut5_I0_O)        0.328    29.535 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.535    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X57Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.085 r  bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.085    bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.324 f  bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.835    31.158    bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X56Y7          LUT6 (Prop_lut6_I4_O)        0.302    31.460 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.282    31.743    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X56Y7          LUT6 (Prop_lut6_I1_O)        0.124    31.867 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.904    32.771    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X59Y7          LUT3 (Prop_lut3_I1_O)        0.124    32.895 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.806    33.701    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I3_O)        0.124    33.825 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.823    34.647    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X65Y8          LUT4 (Prop_lut4_I2_O)        0.152    34.799 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.685    37.484    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.754    41.237 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.237    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.990ns  (logic 11.613ns (32.268%)  route 24.377ns (67.732%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=3 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.635     5.219    L_reg/clk_IBUF_BUFG
    SLICE_X58Y10         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDRE (Prop_fdre_C_Q)         0.456     5.675 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=19, routed)          1.772     7.448    L_reg/M_sm_pbc[4]
    SLICE_X64Y12         LUT5 (Prop_lut5_I3_O)        0.153     7.601 r  L_reg/L_6ed0afa4_remainder0_carry_i_27__0/O
                         net (fo=1, routed)           0.569     8.169    L_reg/L_6ed0afa4_remainder0_carry_i_27__0_n_0
    SLICE_X63Y12         LUT6 (Prop_lut6_I5_O)        0.331     8.500 f  L_reg/L_6ed0afa4_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           1.111     9.611    L_reg/L_6ed0afa4_remainder0_carry_i_13__0_n_0
    SLICE_X62Y10         LUT3 (Prop_lut3_I1_O)        0.152     9.763 f  L_reg/L_6ed0afa4_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.682    10.445    L_reg/L_6ed0afa4_remainder0_carry_i_19__0_n_0
    SLICE_X62Y10         LUT5 (Prop_lut5_I3_O)        0.360    10.805 r  L_reg/L_6ed0afa4_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.844    11.649    L_reg/L_6ed0afa4_remainder0_carry_i_10__0_n_0
    SLICE_X61Y9          LUT4 (Prop_lut4_I1_O)        0.326    11.975 r  L_reg/L_6ed0afa4_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.975    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X61Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.525 r  bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.525    bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_carry_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.639 r  bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.639    bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_carry__0_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.973 f  bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.261    14.234    L_reg/L_6ed0afa4_remainder0_1[9]
    SLICE_X57Y10         LUT5 (Prop_lut5_I1_O)        0.303    14.537 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.363    15.901    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X58Y8          LUT4 (Prop_lut4_I0_O)        0.124    16.025 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.832    16.857    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.124    16.981 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           0.697    17.678    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X58Y9          LUT3 (Prop_lut3_I2_O)        0.152    17.830 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           1.157    18.987    L_reg/i__carry_i_20__2_n_0
    SLICE_X58Y10         LUT3 (Prop_lut3_I1_O)        0.354    19.341 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.235    20.575    L_reg/i__carry_i_11__1_n_0
    SLICE_X56Y7          LUT2 (Prop_lut2_I1_O)        0.326    20.901 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.468    21.370    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X56Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.890 r  bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.890    bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.007 r  bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.007    bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.226 r  bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.873    23.099    L_reg/L_6ed0afa4_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X57Y10         LUT5 (Prop_lut5_I2_O)        0.295    23.394 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           1.012    24.406    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X57Y9          LUT5 (Prop_lut5_I0_O)        0.124    24.530 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.673    25.202    bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry__0_0
    SLICE_X58Y7          LUT2 (Prop_lut2_I0_O)        0.124    25.326 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.033    26.360    L_reg/i__carry_i_13__1_0
    SLICE_X58Y6          LUT5 (Prop_lut5_I1_O)        0.150    26.510 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.674    27.183    L_reg/i__carry_i_18__1_n_0
    SLICE_X59Y6          LUT6 (Prop_lut6_I5_O)        0.326    27.509 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.846    28.355    L_reg/i__carry_i_13__1_n_0
    SLICE_X56Y5          LUT3 (Prop_lut3_I1_O)        0.150    28.505 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.702    29.207    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X57Y5          LUT5 (Prop_lut5_I0_O)        0.328    29.535 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.535    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X57Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.085 r  bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.085    bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.324 f  bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.835    31.158    bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X56Y7          LUT6 (Prop_lut6_I4_O)        0.302    31.460 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.282    31.743    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X56Y7          LUT6 (Prop_lut6_I1_O)        0.124    31.867 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.904    32.771    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X59Y7          LUT3 (Prop_lut3_I1_O)        0.124    32.895 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.806    33.701    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I3_O)        0.124    33.825 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.823    34.647    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X65Y8          LUT4 (Prop_lut4_I0_O)        0.124    34.771 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.924    37.695    bseg_OBUF[1]
    M4                   OBUF (Prop_obuf_I_O)         3.514    41.209 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.209    bseg[1]
    M4                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.997ns  (logic 11.772ns (32.702%)  route 24.225ns (67.298%))
  Logic Levels:           32  (CARRY4=9 LUT2=1 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X54Y9          FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDRE (Prop_fdre_C_Q)         0.518     5.671 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          1.841     7.512    L_reg/M_sm_timer[3]
    SLICE_X60Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.636 r  L_reg/L_6ed0afa4_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.670     8.307    L_reg/L_6ed0afa4_remainder0_carry__1_i_8__1_n_0
    SLICE_X60Y17         LUT6 (Prop_lut6_I5_O)        0.124     8.431 f  L_reg/L_6ed0afa4_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.036     9.467    L_reg/L_6ed0afa4_remainder0_carry__1_i_7__1_n_0
    SLICE_X59Y18         LUT3 (Prop_lut3_I2_O)        0.152     9.619 f  L_reg/L_6ed0afa4_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.287    L_reg/L_6ed0afa4_remainder0_carry_i_20__1_n_0
    SLICE_X59Y18         LUT5 (Prop_lut5_I4_O)        0.360    10.647 r  L_reg/L_6ed0afa4_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.005    11.652    L_reg/L_6ed0afa4_remainder0_carry_i_10__1_n_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I1_O)        0.326    11.978 r  L_reg/L_6ed0afa4_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.978    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.528 r  timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.528    timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_carry_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.862 r  timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.369    14.231    L_reg/L_6ed0afa4_remainder0_3[5]
    SLICE_X54Y19         LUT3 (Prop_lut3_I2_O)        0.303    14.534 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.788    15.321    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X57Y18         LUT6 (Prop_lut6_I5_O)        0.124    15.445 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           1.007    16.452    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X57Y17         LUT5 (Prop_lut5_I3_O)        0.152    16.604 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.960    17.564    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.352    17.916 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.845    18.761    L_reg/i__carry_i_19__3_n_0
    SLICE_X56Y19         LUT3 (Prop_lut3_I0_O)        0.356    19.117 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.841    19.959    L_reg/i__carry_i_11__3_n_0
    SLICE_X56Y20         LUT2 (Prop_lut2_I1_O)        0.348    20.307 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.490    20.797    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X55Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.304 r  timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.304    timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.418 r  timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.418    timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.731 f  timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.060    22.791    L_reg/L_6ed0afa4_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X58Y20         LUT5 (Prop_lut5_I0_O)        0.306    23.097 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.530    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X58Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.654 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.002    24.656    L_reg/i__carry_i_14__1_0
    SLICE_X62Y21         LUT3 (Prop_lut3_I0_O)        0.124    24.780 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.679    25.459    L_reg/i__carry_i_25__3_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.124    25.583 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.661    26.245    L_reg/i__carry_i_20__3_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I2_O)        0.124    26.369 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.845    27.214    L_reg/i__carry_i_13__3_n_0
    SLICE_X60Y20         LUT3 (Prop_lut3_I1_O)        0.152    27.366 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.526    27.892    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[0]
    SLICE_X59Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.731    28.623 r  timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.623    timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.737 r  timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.737    timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.851 r  timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.851    timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.073 f  timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    29.901    timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X58Y22         LUT6 (Prop_lut6_I5_O)        0.299    30.200 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.012    31.212    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I1_O)        0.124    31.336 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.302    31.638    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I2_O)        0.124    31.762 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.812    32.575    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I5_O)        0.124    32.699 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.667    33.366    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X61Y22         LUT4 (Prop_lut4_I0_O)        0.152    33.518 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.875    37.393    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    41.150 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.150    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.911ns  (logic 11.836ns (32.958%)  route 24.075ns (67.042%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=3 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.635     5.219    L_reg/clk_IBUF_BUFG
    SLICE_X58Y10         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDRE (Prop_fdre_C_Q)         0.456     5.675 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=19, routed)          1.772     7.448    L_reg/M_sm_pbc[4]
    SLICE_X64Y12         LUT5 (Prop_lut5_I3_O)        0.153     7.601 r  L_reg/L_6ed0afa4_remainder0_carry_i_27__0/O
                         net (fo=1, routed)           0.569     8.169    L_reg/L_6ed0afa4_remainder0_carry_i_27__0_n_0
    SLICE_X63Y12         LUT6 (Prop_lut6_I5_O)        0.331     8.500 f  L_reg/L_6ed0afa4_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           1.111     9.611    L_reg/L_6ed0afa4_remainder0_carry_i_13__0_n_0
    SLICE_X62Y10         LUT3 (Prop_lut3_I1_O)        0.152     9.763 f  L_reg/L_6ed0afa4_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.682    10.445    L_reg/L_6ed0afa4_remainder0_carry_i_19__0_n_0
    SLICE_X62Y10         LUT5 (Prop_lut5_I3_O)        0.360    10.805 r  L_reg/L_6ed0afa4_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.844    11.649    L_reg/L_6ed0afa4_remainder0_carry_i_10__0_n_0
    SLICE_X61Y9          LUT4 (Prop_lut4_I1_O)        0.326    11.975 r  L_reg/L_6ed0afa4_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.975    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X61Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.525 r  bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.525    bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_carry_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.639 r  bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.639    bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_carry__0_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.973 f  bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.261    14.234    L_reg/L_6ed0afa4_remainder0_1[9]
    SLICE_X57Y10         LUT5 (Prop_lut5_I1_O)        0.303    14.537 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.363    15.901    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X58Y8          LUT4 (Prop_lut4_I0_O)        0.124    16.025 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.832    16.857    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.124    16.981 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           0.697    17.678    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X58Y9          LUT3 (Prop_lut3_I2_O)        0.152    17.830 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           1.157    18.987    L_reg/i__carry_i_20__2_n_0
    SLICE_X58Y10         LUT3 (Prop_lut3_I1_O)        0.354    19.341 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.235    20.575    L_reg/i__carry_i_11__1_n_0
    SLICE_X56Y7          LUT2 (Prop_lut2_I1_O)        0.326    20.901 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.468    21.370    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X56Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.890 r  bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.890    bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.007 r  bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.007    bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.226 r  bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.873    23.099    L_reg/L_6ed0afa4_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X57Y10         LUT5 (Prop_lut5_I2_O)        0.295    23.394 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           1.012    24.406    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X57Y9          LUT5 (Prop_lut5_I0_O)        0.124    24.530 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.673    25.202    bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry__0_0
    SLICE_X58Y7          LUT2 (Prop_lut2_I0_O)        0.124    25.326 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.033    26.360    L_reg/i__carry_i_13__1_0
    SLICE_X58Y6          LUT5 (Prop_lut5_I1_O)        0.150    26.510 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.674    27.183    L_reg/i__carry_i_18__1_n_0
    SLICE_X59Y6          LUT6 (Prop_lut6_I5_O)        0.326    27.509 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.846    28.355    L_reg/i__carry_i_13__1_n_0
    SLICE_X56Y5          LUT3 (Prop_lut3_I1_O)        0.150    28.505 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.702    29.207    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X57Y5          LUT5 (Prop_lut5_I0_O)        0.328    29.535 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.535    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X57Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.085 r  bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.085    bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.324 r  bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.835    31.158    bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X56Y7          LUT6 (Prop_lut6_I4_O)        0.302    31.460 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.282    31.743    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X56Y7          LUT6 (Prop_lut6_I1_O)        0.124    31.867 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.904    32.771    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X59Y7          LUT3 (Prop_lut3_I1_O)        0.124    32.895 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.584    33.479    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X59Y8          LUT6 (Prop_lut6_I4_O)        0.124    33.603 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.969    34.572    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X65Y8          LUT4 (Prop_lut4_I0_O)        0.152    34.724 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.698    37.422    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.709    41.130 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.130    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.969ns  (logic 11.543ns (32.090%)  route 24.427ns (67.910%))
  Logic Levels:           32  (CARRY4=9 LUT2=1 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X54Y9          FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDRE (Prop_fdre_C_Q)         0.518     5.671 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          1.841     7.512    L_reg/M_sm_timer[3]
    SLICE_X60Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.636 r  L_reg/L_6ed0afa4_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.670     8.307    L_reg/L_6ed0afa4_remainder0_carry__1_i_8__1_n_0
    SLICE_X60Y17         LUT6 (Prop_lut6_I5_O)        0.124     8.431 f  L_reg/L_6ed0afa4_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.036     9.467    L_reg/L_6ed0afa4_remainder0_carry__1_i_7__1_n_0
    SLICE_X59Y18         LUT3 (Prop_lut3_I2_O)        0.152     9.619 f  L_reg/L_6ed0afa4_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.287    L_reg/L_6ed0afa4_remainder0_carry_i_20__1_n_0
    SLICE_X59Y18         LUT5 (Prop_lut5_I4_O)        0.360    10.647 r  L_reg/L_6ed0afa4_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.005    11.652    L_reg/L_6ed0afa4_remainder0_carry_i_10__1_n_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I1_O)        0.326    11.978 r  L_reg/L_6ed0afa4_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.978    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.528 r  timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.528    timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_carry_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.862 r  timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.369    14.231    L_reg/L_6ed0afa4_remainder0_3[5]
    SLICE_X54Y19         LUT3 (Prop_lut3_I2_O)        0.303    14.534 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.788    15.321    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X57Y18         LUT6 (Prop_lut6_I5_O)        0.124    15.445 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           1.007    16.452    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X57Y17         LUT5 (Prop_lut5_I3_O)        0.152    16.604 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.960    17.564    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.352    17.916 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.845    18.761    L_reg/i__carry_i_19__3_n_0
    SLICE_X56Y19         LUT3 (Prop_lut3_I0_O)        0.356    19.117 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.841    19.959    L_reg/i__carry_i_11__3_n_0
    SLICE_X56Y20         LUT2 (Prop_lut2_I1_O)        0.348    20.307 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.490    20.797    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X55Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.304 r  timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.304    timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.418 r  timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.418    timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.731 f  timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.060    22.791    L_reg/L_6ed0afa4_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X58Y20         LUT5 (Prop_lut5_I0_O)        0.306    23.097 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.530    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X58Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.654 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.002    24.656    L_reg/i__carry_i_14__1_0
    SLICE_X62Y21         LUT3 (Prop_lut3_I0_O)        0.124    24.780 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.679    25.459    L_reg/i__carry_i_25__3_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.124    25.583 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.661    26.245    L_reg/i__carry_i_20__3_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I2_O)        0.124    26.369 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.845    27.214    L_reg/i__carry_i_13__3_n_0
    SLICE_X60Y20         LUT3 (Prop_lut3_I1_O)        0.152    27.366 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.526    27.892    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[0]
    SLICE_X59Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.731    28.623 r  timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.623    timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.737 r  timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.737    timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.851 r  timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.851    timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.073 r  timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    29.901    timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X58Y22         LUT6 (Prop_lut6_I5_O)        0.299    30.200 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.012    31.212    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I1_O)        0.124    31.336 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.697    32.033    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I1_O)        0.124    32.157 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.371    32.528    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I5_O)        0.124    32.652 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.017    33.669    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X61Y22         LUT4 (Prop_lut4_I3_O)        0.124    33.793 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.774    37.567    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    41.123 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.123    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.776ns  (logic 11.540ns (32.257%)  route 24.236ns (67.743%))
  Logic Levels:           32  (CARRY4=9 LUT2=1 LUT3=6 LUT4=1 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X54Y9          FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDRE (Prop_fdre_C_Q)         0.518     5.671 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          1.841     7.512    L_reg/M_sm_timer[3]
    SLICE_X60Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.636 r  L_reg/L_6ed0afa4_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.670     8.307    L_reg/L_6ed0afa4_remainder0_carry__1_i_8__1_n_0
    SLICE_X60Y17         LUT6 (Prop_lut6_I5_O)        0.124     8.431 f  L_reg/L_6ed0afa4_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.036     9.467    L_reg/L_6ed0afa4_remainder0_carry__1_i_7__1_n_0
    SLICE_X59Y18         LUT3 (Prop_lut3_I2_O)        0.152     9.619 f  L_reg/L_6ed0afa4_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.287    L_reg/L_6ed0afa4_remainder0_carry_i_20__1_n_0
    SLICE_X59Y18         LUT5 (Prop_lut5_I4_O)        0.360    10.647 r  L_reg/L_6ed0afa4_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.005    11.652    L_reg/L_6ed0afa4_remainder0_carry_i_10__1_n_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I1_O)        0.326    11.978 r  L_reg/L_6ed0afa4_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.978    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.528 r  timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.528    timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_carry_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.862 r  timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.369    14.231    L_reg/L_6ed0afa4_remainder0_3[5]
    SLICE_X54Y19         LUT3 (Prop_lut3_I2_O)        0.303    14.534 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.788    15.321    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X57Y18         LUT6 (Prop_lut6_I5_O)        0.124    15.445 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           1.007    16.452    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X57Y17         LUT5 (Prop_lut5_I3_O)        0.152    16.604 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.960    17.564    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.352    17.916 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.845    18.761    L_reg/i__carry_i_19__3_n_0
    SLICE_X56Y19         LUT3 (Prop_lut3_I0_O)        0.356    19.117 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.841    19.959    L_reg/i__carry_i_11__3_n_0
    SLICE_X56Y20         LUT2 (Prop_lut2_I1_O)        0.348    20.307 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.490    20.797    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X55Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.304 r  timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.304    timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.418 r  timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.418    timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.731 f  timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.060    22.791    L_reg/L_6ed0afa4_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X58Y20         LUT5 (Prop_lut5_I0_O)        0.306    23.097 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.530    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X58Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.654 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.002    24.656    L_reg/i__carry_i_14__1_0
    SLICE_X62Y21         LUT3 (Prop_lut3_I0_O)        0.124    24.780 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.679    25.459    L_reg/i__carry_i_25__3_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.124    25.583 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.661    26.245    L_reg/i__carry_i_20__3_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I2_O)        0.124    26.369 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.845    27.214    L_reg/i__carry_i_13__3_n_0
    SLICE_X60Y20         LUT3 (Prop_lut3_I1_O)        0.152    27.366 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.526    27.892    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[0]
    SLICE_X59Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.731    28.623 r  timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.623    timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.737 r  timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.737    timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.851 r  timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.851    timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.073 r  timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    29.901    timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X58Y22         LUT6 (Prop_lut6_I5_O)        0.299    30.200 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.012    31.212    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I1_O)        0.124    31.336 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.302    31.638    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I2_O)        0.124    31.762 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.812    32.575    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I5_O)        0.124    32.699 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.840    33.539    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X61Y22         LUT3 (Prop_lut3_I0_O)        0.124    33.663 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.713    37.376    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    40.930 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.930    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.772ns  (logic 11.774ns (32.913%)  route 23.998ns (67.087%))
  Logic Levels:           32  (CARRY4=9 LUT2=1 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X54Y9          FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDRE (Prop_fdre_C_Q)         0.518     5.671 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          1.841     7.512    L_reg/M_sm_timer[3]
    SLICE_X60Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.636 r  L_reg/L_6ed0afa4_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.670     8.307    L_reg/L_6ed0afa4_remainder0_carry__1_i_8__1_n_0
    SLICE_X60Y17         LUT6 (Prop_lut6_I5_O)        0.124     8.431 f  L_reg/L_6ed0afa4_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.036     9.467    L_reg/L_6ed0afa4_remainder0_carry__1_i_7__1_n_0
    SLICE_X59Y18         LUT3 (Prop_lut3_I2_O)        0.152     9.619 f  L_reg/L_6ed0afa4_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.287    L_reg/L_6ed0afa4_remainder0_carry_i_20__1_n_0
    SLICE_X59Y18         LUT5 (Prop_lut5_I4_O)        0.360    10.647 r  L_reg/L_6ed0afa4_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.005    11.652    L_reg/L_6ed0afa4_remainder0_carry_i_10__1_n_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I1_O)        0.326    11.978 r  L_reg/L_6ed0afa4_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.978    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.528 r  timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.528    timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_carry_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.862 r  timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.369    14.231    L_reg/L_6ed0afa4_remainder0_3[5]
    SLICE_X54Y19         LUT3 (Prop_lut3_I2_O)        0.303    14.534 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.788    15.321    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X57Y18         LUT6 (Prop_lut6_I5_O)        0.124    15.445 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           1.007    16.452    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X57Y17         LUT5 (Prop_lut5_I3_O)        0.152    16.604 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.960    17.564    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.352    17.916 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.845    18.761    L_reg/i__carry_i_19__3_n_0
    SLICE_X56Y19         LUT3 (Prop_lut3_I0_O)        0.356    19.117 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.841    19.959    L_reg/i__carry_i_11__3_n_0
    SLICE_X56Y20         LUT2 (Prop_lut2_I1_O)        0.348    20.307 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.490    20.797    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X55Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.304 r  timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.304    timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.418 r  timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.418    timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.731 f  timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.060    22.791    L_reg/L_6ed0afa4_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X58Y20         LUT5 (Prop_lut5_I0_O)        0.306    23.097 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.530    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X58Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.654 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.002    24.656    L_reg/i__carry_i_14__1_0
    SLICE_X62Y21         LUT3 (Prop_lut3_I0_O)        0.124    24.780 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.679    25.459    L_reg/i__carry_i_25__3_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.124    25.583 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.661    26.245    L_reg/i__carry_i_20__3_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I2_O)        0.124    26.369 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.845    27.214    L_reg/i__carry_i_13__3_n_0
    SLICE_X60Y20         LUT3 (Prop_lut3_I1_O)        0.152    27.366 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.526    27.892    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[0]
    SLICE_X59Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.731    28.623 r  timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.623    timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.737 r  timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.737    timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.851 r  timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.851    timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.073 f  timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    29.901    timerseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X58Y22         LUT6 (Prop_lut6_I5_O)        0.299    30.200 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.012    31.212    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I1_O)        0.124    31.336 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.697    32.033    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I1_O)        0.124    32.157 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.371    32.528    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I5_O)        0.124    32.652 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.605    33.256    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X61Y22         LUT4 (Prop_lut4_I3_O)        0.150    33.406 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.758    37.165    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    40.925 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.925    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.697ns  (logic 11.644ns (32.619%)  route 24.053ns (67.381%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=3 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.635     5.219    L_reg/clk_IBUF_BUFG
    SLICE_X58Y10         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDRE (Prop_fdre_C_Q)         0.456     5.675 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=19, routed)          1.772     7.448    L_reg/M_sm_pbc[4]
    SLICE_X64Y12         LUT5 (Prop_lut5_I3_O)        0.153     7.601 r  L_reg/L_6ed0afa4_remainder0_carry_i_27__0/O
                         net (fo=1, routed)           0.569     8.169    L_reg/L_6ed0afa4_remainder0_carry_i_27__0_n_0
    SLICE_X63Y12         LUT6 (Prop_lut6_I5_O)        0.331     8.500 f  L_reg/L_6ed0afa4_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           1.111     9.611    L_reg/L_6ed0afa4_remainder0_carry_i_13__0_n_0
    SLICE_X62Y10         LUT3 (Prop_lut3_I1_O)        0.152     9.763 f  L_reg/L_6ed0afa4_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.682    10.445    L_reg/L_6ed0afa4_remainder0_carry_i_19__0_n_0
    SLICE_X62Y10         LUT5 (Prop_lut5_I3_O)        0.360    10.805 r  L_reg/L_6ed0afa4_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.844    11.649    L_reg/L_6ed0afa4_remainder0_carry_i_10__0_n_0
    SLICE_X61Y9          LUT4 (Prop_lut4_I1_O)        0.326    11.975 r  L_reg/L_6ed0afa4_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.975    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X61Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.525 r  bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.525    bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_carry_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.639 r  bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.639    bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_carry__0_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.973 f  bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.261    14.234    L_reg/L_6ed0afa4_remainder0_1[9]
    SLICE_X57Y10         LUT5 (Prop_lut5_I1_O)        0.303    14.537 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.363    15.901    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X58Y8          LUT4 (Prop_lut4_I0_O)        0.124    16.025 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.832    16.857    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.124    16.981 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           0.697    17.678    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X58Y9          LUT3 (Prop_lut3_I2_O)        0.152    17.830 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           1.157    18.987    L_reg/i__carry_i_20__2_n_0
    SLICE_X58Y10         LUT3 (Prop_lut3_I1_O)        0.354    19.341 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.235    20.575    L_reg/i__carry_i_11__1_n_0
    SLICE_X56Y7          LUT2 (Prop_lut2_I1_O)        0.326    20.901 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.468    21.370    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X56Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.890 r  bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.890    bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.007 r  bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.007    bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.226 r  bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.873    23.099    L_reg/L_6ed0afa4_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X57Y10         LUT5 (Prop_lut5_I2_O)        0.295    23.394 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           1.012    24.406    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X57Y9          LUT5 (Prop_lut5_I0_O)        0.124    24.530 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.673    25.202    bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__0/i__carry__0_0
    SLICE_X58Y7          LUT2 (Prop_lut2_I0_O)        0.124    25.326 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.033    26.360    L_reg/i__carry_i_13__1_0
    SLICE_X58Y6          LUT5 (Prop_lut5_I1_O)        0.150    26.510 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.674    27.183    L_reg/i__carry_i_18__1_n_0
    SLICE_X59Y6          LUT6 (Prop_lut6_I5_O)        0.326    27.509 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.846    28.355    L_reg/i__carry_i_13__1_n_0
    SLICE_X56Y5          LUT3 (Prop_lut3_I1_O)        0.150    28.505 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.702    29.207    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X57Y5          LUT5 (Prop_lut5_I0_O)        0.328    29.535 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.535    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X57Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.085 r  bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.085    bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.324 f  bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.835    31.158    bseg_driver/decimal_renderer/L_6ed0afa4_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X56Y7          LUT6 (Prop_lut6_I4_O)        0.302    31.460 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.282    31.743    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X56Y7          LUT6 (Prop_lut6_I1_O)        0.124    31.867 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.904    32.771    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X59Y7          LUT3 (Prop_lut3_I1_O)        0.124    32.895 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.806    33.701    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I3_O)        0.124    33.825 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.787    34.612    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X65Y8          LUT4 (Prop_lut4_I2_O)        0.124    34.736 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.636    37.372    bseg_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         3.545    40.917 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.917    bseg[6]
    R3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.239ns  (logic 1.420ns (63.431%)  route 0.819ns (36.569%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X37Y1          FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.819     2.467    mattop_OBUF[0]
    R7                   OBUF (Prop_obuf_I_O)         1.279     3.746 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.746    mattop[0]
    R7                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.249ns  (logic 1.408ns (62.598%)  route 0.841ns (37.402%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X37Y1          FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           0.841     2.490    mattop_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         1.267     3.757 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.757    mattop[1]
    T10                                                               r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.283ns  (logic 1.409ns (61.739%)  route 0.873ns (38.261%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X37Y1          FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           0.873     2.522    mattop_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.268     3.791 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.791    mattop[2]
    T9                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.364ns  (logic 1.430ns (60.494%)  route 0.934ns (39.506%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X38Y1          FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          FDRE (Prop_fdre_C_Q)         0.164     1.672 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.934     2.606    matbot_OBUF[1]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.872 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.872    matbot[1]
    P9                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matoe
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.366ns  (logic 1.432ns (60.526%)  route 0.934ns (39.474%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X39Y0          FDRE                                         r  display/D_latch_blank_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_latch_blank_q_reg[0]/Q
                         net (fo=1, routed)           0.934     2.583    matoe_OBUF
    M6                   OBUF (Prop_obuf_I_O)         1.291     3.874 r  matoe_OBUF_inst/O
                         net (fo=0)                   0.000     3.874    matoe
    M6                                                                r  matoe (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.400ns  (logic 1.430ns (59.600%)  route 0.970ns (40.400%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X38Y1          FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          FDRE (Prop_fdre_C_Q)         0.164     1.672 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.970     2.641    matbot_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         1.266     3.908 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.908    matbot[2]
    N9                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.567ns  (logic 1.432ns (55.772%)  route 1.136ns (44.228%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.595     1.539    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.164     1.703 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.441     2.144    aseg_driver/ctr/S[1]
    SLICE_X65Y11         LUT2 (Prop_lut2_I0_O)        0.045     2.189 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.694     2.883    aseg_OBUF[5]
    N2                   OBUF (Prop_obuf_I_O)         1.223     4.106 r  aseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.106    aseg[5]
    N2                                                                r  aseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.638ns  (logic 1.434ns (54.359%)  route 1.204ns (45.641%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.584     1.528    timerseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X59Y28         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.295     1.963    timerseg_driver/ctr/S[1]
    SLICE_X64Y33         LUT2 (Prop_lut2_I0_O)        0.045     2.008 r  timerseg_driver/ctr/timerseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.909     2.917    timerseg_OBUF[11]
    E3                   OBUF (Prop_obuf_I_O)         1.248     4.165 r  timerseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.165    timerseg[11]
    E3                                                                r  timerseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.690ns  (logic 1.379ns (51.271%)  route 1.311ns (48.729%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.565     1.509    clk_IBUF_BUFG
    SLICE_X45Y1          FDRE                                         r  D_buff1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  D_buff1_q_reg[0]/Q
                         net (fo=1, routed)           1.311     2.961    led_OBUF[5]
    M14                  OBUF (Prop_obuf_I_O)         1.238     4.199 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.199    led[5]
    M14                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.749ns  (logic 1.350ns (49.086%)  route 1.400ns (50.914%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X40Y1          FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           1.400     3.048    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     4.257 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.257    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.478ns  (logic 1.643ns (29.990%)  route 3.835ns (70.010%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.533     4.052    reset_cond/butt_reset_IBUF
    SLICE_X54Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.176 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.302     5.478    reset_cond/M_reset_cond_in
    SLICE_X50Y14         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.447     4.852    reset_cond/clk_IBUF_BUFG
    SLICE_X50Y14         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.112ns  (logic 1.643ns (32.136%)  route 3.469ns (67.864%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.533     4.052    reset_cond/butt_reset_IBUF
    SLICE_X54Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.176 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.937     5.112    reset_cond/M_reset_cond_in
    SLICE_X56Y18         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.443     4.848    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y18         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.958ns  (logic 1.643ns (33.136%)  route 3.315ns (66.864%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.533     4.052    reset_cond/butt_reset_IBUF
    SLICE_X54Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.176 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.782     4.958    reset_cond/M_reset_cond_in
    SLICE_X57Y20         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.442     4.847    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y20         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.958ns  (logic 1.643ns (33.136%)  route 3.315ns (66.864%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.533     4.052    reset_cond/butt_reset_IBUF
    SLICE_X54Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.176 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.782     4.958    reset_cond/M_reset_cond_in
    SLICE_X57Y20         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.442     4.847    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y20         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.749ns  (logic 1.474ns (31.031%)  route 3.276ns (68.969%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           3.276     4.749    butt_cond/sync/D[0]
    SLICE_X48Y30         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.440     4.845    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X48Y30         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.241ns  (logic 1.641ns (38.703%)  route 2.600ns (61.297%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.600     4.117    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X28Y4          LUT1 (Prop_lut1_I0_O)        0.124     4.241 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     4.241    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X28Y4          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.447     4.852    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X28Y4          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_439144941[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.017ns  (logic 1.624ns (40.432%)  route 2.393ns (59.568%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.393     3.893    forLoop_idx_0_439144941[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X36Y29         LUT1 (Prop_lut1_I0_O)        0.124     4.017 r  forLoop_idx_0_439144941[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.017    forLoop_idx_0_439144941[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X36Y29         FDRE                                         r  forLoop_idx_0_439144941[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.434     4.839    forLoop_idx_0_439144941[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X36Y29         FDRE                                         r  forLoop_idx_0_439144941[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_2059042589[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.014ns  (logic 1.640ns (40.861%)  route 2.374ns (59.139%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.374     3.890    forLoop_idx_0_2059042589[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X34Y28         LUT1 (Prop_lut1_I0_O)        0.124     4.014 r  forLoop_idx_0_2059042589[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.014    forLoop_idx_0_2059042589[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X34Y28         FDRE                                         r  forLoop_idx_0_2059042589[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.432     4.837    forLoop_idx_0_2059042589[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  forLoop_idx_0_2059042589[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_2059042589[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.992ns  (logic 1.639ns (41.050%)  route 2.353ns (58.950%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.353     3.868    forLoop_idx_0_2059042589[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X36Y25         LUT1 (Prop_lut1_I0_O)        0.124     3.992 r  forLoop_idx_0_2059042589[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.992    forLoop_idx_0_2059042589[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X36Y25         FDRE                                         r  forLoop_idx_0_2059042589[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.428     4.833    forLoop_idx_0_2059042589[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  forLoop_idx_0_2059042589[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_439144941[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.982ns  (logic 1.658ns (41.650%)  route 2.323ns (58.350%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.323     3.858    forLoop_idx_0_439144941[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X40Y26         LUT1 (Prop_lut1_I0_O)        0.124     3.982 r  forLoop_idx_0_439144941[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.982    forLoop_idx_0_439144941[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X40Y26         FDRE                                         r  forLoop_idx_0_439144941[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.432     4.837    forLoop_idx_0_439144941[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  forLoop_idx_0_439144941[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_439144941[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.192ns  (logic 0.341ns (28.630%)  route 0.851ns (71.370%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.851     1.147    forLoop_idx_0_439144941[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.192 r  forLoop_idx_0_439144941[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.192    forLoop_idx_0_439144941[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X28Y21         FDRE                                         r  forLoop_idx_0_439144941[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.821     2.011    forLoop_idx_0_439144941[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y21         FDRE                                         r  forLoop_idx_0_439144941[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_439144941[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.256ns  (logic 0.319ns (25.391%)  route 0.937ns (74.609%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.937     1.211    forLoop_idx_0_439144941[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.256 r  forLoop_idx_0_439144941[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.256    forLoop_idx_0_439144941[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X35Y24         FDRE                                         r  forLoop_idx_0_439144941[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.815     2.005    forLoop_idx_0_439144941[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X35Y24         FDRE                                         r  forLoop_idx_0_439144941[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_2059042589[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.385ns  (logic 0.329ns (23.720%)  route 1.057ns (76.280%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.057     1.340    forLoop_idx_0_2059042589[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X34Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.385 r  forLoop_idx_0_2059042589[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.385    forLoop_idx_0_2059042589[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X34Y28         FDRE                                         r  forLoop_idx_0_2059042589[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.819     2.009    forLoop_idx_0_2059042589[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  forLoop_idx_0_2059042589[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_439144941[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.391ns  (logic 0.347ns (24.924%)  route 1.044ns (75.076%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.044     1.346    forLoop_idx_0_439144941[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X40Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.391 r  forLoop_idx_0_439144941[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.391    forLoop_idx_0_439144941[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X40Y26         FDRE                                         r  forLoop_idx_0_439144941[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.818     2.008    forLoop_idx_0_439144941[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  forLoop_idx_0_439144941[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_439144941[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.396ns  (logic 0.313ns (22.413%)  route 1.083ns (77.587%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.083     1.351    forLoop_idx_0_439144941[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X36Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.396 r  forLoop_idx_0_439144941[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.396    forLoop_idx_0_439144941[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X36Y29         FDRE                                         r  forLoop_idx_0_439144941[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.821     2.011    forLoop_idx_0_439144941[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X36Y29         FDRE                                         r  forLoop_idx_0_439144941[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_2059042589[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.402ns  (logic 0.327ns (23.325%)  route 1.075ns (76.675%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.075     1.357    forLoop_idx_0_2059042589[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X36Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.402 r  forLoop_idx_0_2059042589[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.402    forLoop_idx_0_2059042589[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X36Y25         FDRE                                         r  forLoop_idx_0_2059042589[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.816     2.006    forLoop_idx_0_2059042589[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  forLoop_idx_0_2059042589[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.482ns  (logic 0.330ns (22.266%)  route 1.152ns (77.734%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.152     1.437    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X28Y4          LUT1 (Prop_lut1_I0_O)        0.045     1.482 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.482    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X28Y4          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.833     2.023    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X28Y4          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.679ns  (logic 0.242ns (14.392%)  route 1.438ns (85.608%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           1.438     1.679    butt_cond/sync/D[0]
    SLICE_X48Y30         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.826     2.016    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X48Y30         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.771ns  (logic 0.331ns (18.703%)  route 1.440ns (81.297%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.140     1.426    reset_cond/butt_reset_IBUF
    SLICE_X54Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.471 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.300     1.771    reset_cond/M_reset_cond_in
    SLICE_X57Y20         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.826     2.016    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y20         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.771ns  (logic 0.331ns (18.703%)  route 1.440ns (81.297%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.140     1.426    reset_cond/butt_reset_IBUF
    SLICE_X54Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.471 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.300     1.771    reset_cond/M_reset_cond_in
    SLICE_X57Y20         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.826     2.016    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y20         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C





