// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
// Date        : Fri Jun  7 22:53:51 2019
// Host        : desktopzyq running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               V:/hardware_t/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_threshold2_0_1/m3_for_arty_a7_threshold2_0_1_sim_netlist.v
// Design      : m3_for_arty_a7_threshold2_0_1
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "m3_for_arty_a7_threshold2_0_1,threshold2,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "threshold2,Vivado 2018.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module m3_for_arty_a7_threshold2_0_1
   (s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_BRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    input_r_TVALID,
    input_r_TREADY,
    input_r_TDATA,
    input_r_TKEEP,
    input_r_TSTRB,
    input_r_TUSER,
    input_r_TLAST,
    input_r_TID,
    input_r_TDEST,
    output_r_TVALID,
    output_r_TREADY,
    output_r_TDATA,
    output_r_TKEEP,
    output_r_TSTRB,
    output_r_TUSER,
    output_r_TLAST,
    output_r_TID,
    output_r_TDEST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR" *) input [6:0]s_axi_AXILiteS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID" *) input s_axi_AXILiteS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY" *) output s_axi_AXILiteS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA" *) input [31:0]s_axi_AXILiteS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB" *) input [3:0]s_axi_AXILiteS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID" *) input s_axi_AXILiteS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY" *) output s_axi_AXILiteS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP" *) output [1:0]s_axi_AXILiteS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID" *) output s_axi_AXILiteS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY" *) input s_axi_AXILiteS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR" *) input [6:0]s_axi_AXILiteS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID" *) input s_axi_AXILiteS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY" *) output s_axi_AXILiteS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA" *) output [31:0]s_axi_AXILiteS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP" *) output [1:0]s_axi_AXILiteS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID" *) output s_axi_AXILiteS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 7, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0, CLK_DOMAIN m3_for_arty_a7_mig_7series_0_1_ui_clk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) input s_axi_AXILiteS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:input_r:output_r, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, PHASE 0, CLK_DOMAIN m3_for_arty_a7_mig_7series_0_1_ui_clk" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TVALID" *) input input_r_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TREADY" *) output input_r_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TDATA" *) input [23:0]input_r_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TKEEP" *) input [2:0]input_r_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TSTRB" *) input [2:0]input_r_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TUSER" *) input [0:0]input_r_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TLAST" *) input [0:0]input_r_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TID" *) input [0:0]input_r_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_r, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0, CLK_DOMAIN m3_for_arty_a7_mig_7series_0_1_ui_clk" *) input [0:0]input_r_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TVALID" *) output output_r_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TREADY" *) input output_r_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TDATA" *) output [7:0]output_r_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TKEEP" *) output [0:0]output_r_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TSTRB" *) output [0:0]output_r_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TUSER" *) output [0:0]output_r_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TLAST" *) output [0:0]output_r_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TID" *) output [0:0]output_r_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_r, TDATA_NUM_BYTES 1, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 8 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER_WIDTH 1}, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0, CLK_DOMAIN m3_for_arty_a7_mig_7series_0_1_ui_clk" *) output [0:0]output_r_TDEST;

  wire ap_clk;
  wire ap_rst_n;
  wire [23:0]input_r_TDATA;
  wire [0:0]input_r_TDEST;
  wire [0:0]input_r_TID;
  wire [2:0]input_r_TKEEP;
  wire [0:0]input_r_TLAST;
  wire input_r_TREADY;
  wire [2:0]input_r_TSTRB;
  wire [0:0]input_r_TUSER;
  wire input_r_TVALID;
  wire interrupt;
  wire [7:0]output_r_TDATA;
  wire [0:0]output_r_TDEST;
  wire [0:0]output_r_TID;
  wire [0:0]output_r_TKEEP;
  wire [0:0]output_r_TLAST;
  wire output_r_TREADY;
  wire [0:0]output_r_TSTRB;
  wire [0:0]output_r_TUSER;
  wire output_r_TVALID;
  wire [6:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [6:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire [1:0]s_axi_AXILiteS_BRESP;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire [1:0]s_axi_AXILiteS_RRESP;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;

  (* C_S_AXI_ADDR_WIDTH = "32" *) 
  (* C_S_AXI_AXILITES_ADDR_WIDTH = "7" *) 
  (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) 
  (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  m3_for_arty_a7_threshold2_0_1_threshold2 inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .input_r_TDATA(input_r_TDATA),
        .input_r_TDEST(input_r_TDEST),
        .input_r_TID(input_r_TID),
        .input_r_TKEEP(input_r_TKEEP),
        .input_r_TLAST(input_r_TLAST),
        .input_r_TREADY(input_r_TREADY),
        .input_r_TSTRB(input_r_TSTRB),
        .input_r_TUSER(input_r_TUSER),
        .input_r_TVALID(input_r_TVALID),
        .interrupt(interrupt),
        .output_r_TDATA(output_r_TDATA),
        .output_r_TDEST(output_r_TDEST),
        .output_r_TID(output_r_TID),
        .output_r_TKEEP(output_r_TKEEP),
        .output_r_TLAST(output_r_TLAST),
        .output_r_TREADY(output_r_TREADY),
        .output_r_TSTRB(output_r_TSTRB),
        .output_r_TUSER(output_r_TUSER),
        .output_r_TVALID(output_r_TVALID),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARREADY(s_axi_AXILiteS_ARREADY),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWREADY(s_axi_AXILiteS_AWREADY),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BRESP(s_axi_AXILiteS_BRESP),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RRESP(s_axi_AXILiteS_RRESP),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WREADY(s_axi_AXILiteS_WREADY),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
endmodule

(* ORIG_REF_NAME = "AXIvideo2Mat" *) 
module m3_for_arty_a7_threshold2_0_1_AXIvideo2Mat
   (input_r_TREADY,
    start_once_reg,
    \eol_reg_307_reg[0]_0 ,
    AXIvideo2Mat_U0_img_cols_V_read,
    Q,
    D,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][7]_0 ,
    internal_empty_n_reg,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    internal_empty_n_reg_2,
    internal_empty_n_reg_3,
    ap_sync_ready,
    ap_sync_reg_Block_Mat_exit841_pr_U0_ap_ready_reg,
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg,
    SS,
    ap_clk,
    ap_rst_n,
    input_r_TVALID,
    img_0_cols_V_c66_full_n,
    img_0_rows_V_c_empty_n,
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg_0,
    img_0_rows_V_c65_full_n,
    img_0_cols_V_c_empty_n,
    img_0_data_stream_0_full_n,
    img_0_data_stream_2_full_n,
    img_0_data_stream_1_full_n,
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
    ap_start,
    start_for_GaussianBlur_U0_full_n,
    input_r_TLAST,
    input_r_TUSER,
    internal_full_n_reg,
    ap_sync_reg_Block_Mat_exit841_pr_U0_ap_ready_reg_0,
    \SRL_SIG_reg[1][15] ,
    \SRL_SIG_reg[1][15]_0 ,
    input_r_TDATA);
  output input_r_TREADY;
  output start_once_reg;
  output \eol_reg_307_reg[0]_0 ;
  output AXIvideo2Mat_U0_img_cols_V_read;
  output [0:0]Q;
  output [7:0]D;
  output [7:0]\SRL_SIG_reg[0][7] ;
  output [7:0]\SRL_SIG_reg[0][7]_0 ;
  output internal_empty_n_reg;
  output internal_empty_n_reg_0;
  output internal_empty_n_reg_1;
  output internal_empty_n_reg_2;
  output internal_empty_n_reg_3;
  output ap_sync_ready;
  output ap_sync_reg_Block_Mat_exit841_pr_U0_ap_ready_reg;
  output ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;
  input input_r_TVALID;
  input img_0_cols_V_c66_full_n;
  input img_0_rows_V_c_empty_n;
  input ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg_0;
  input img_0_rows_V_c65_full_n;
  input img_0_cols_V_c_empty_n;
  input img_0_data_stream_0_full_n;
  input img_0_data_stream_2_full_n;
  input img_0_data_stream_1_full_n;
  input ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  input ap_start;
  input start_for_GaussianBlur_U0_full_n;
  input [0:0]input_r_TLAST;
  input [0:0]input_r_TUSER;
  input internal_full_n_reg;
  input ap_sync_reg_Block_Mat_exit841_pr_U0_ap_ready_reg_0;
  input [15:0]\SRL_SIG_reg[1][15] ;
  input [15:0]\SRL_SIG_reg[1][15]_0 ;
  input [23:0]input_r_TDATA;

  wire AXI_video_strm_V_data_V_0_ack_in;
  wire AXI_video_strm_V_data_V_0_ack_out;
  wire [23:0]AXI_video_strm_V_data_V_0_data_out;
  wire AXI_video_strm_V_data_V_0_load_B;
  wire [23:0]AXI_video_strm_V_data_V_0_payload_A;
  wire \AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ;
  wire [23:0]AXI_video_strm_V_data_V_0_payload_B;
  wire AXI_video_strm_V_data_V_0_sel;
  wire AXI_video_strm_V_data_V_0_sel2;
  wire AXI_video_strm_V_data_V_0_sel3;
  wire AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_data_V_0_sel_wr;
  wire AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0;
  wire \AXI_video_strm_V_data_V_0_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_data_V_0_state[1]_i_1_n_0 ;
  wire \AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ;
  wire \AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0 ;
  wire \AXI_video_strm_V_dest_V_0_state[1]_i_5_n_0 ;
  wire \AXI_video_strm_V_dest_V_0_state_reg_n_0_[0] ;
  wire AXI_video_strm_V_last_V_0_ack_in;
  wire AXI_video_strm_V_last_V_0_data_out;
  wire AXI_video_strm_V_last_V_0_payload_A;
  wire \AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0 ;
  wire AXI_video_strm_V_last_V_0_payload_B;
  wire \AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0 ;
  wire AXI_video_strm_V_last_V_0_sel;
  wire AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_last_V_0_sel_wr;
  wire AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0;
  wire \AXI_video_strm_V_last_V_0_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_last_V_0_state[1]_i_1_n_0 ;
  wire \AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ;
  wire AXI_video_strm_V_user_V_0_ack_in;
  wire AXI_video_strm_V_user_V_0_payload_A;
  wire \AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0 ;
  wire AXI_video_strm_V_user_V_0_payload_B;
  wire \AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0 ;
  wire AXI_video_strm_V_user_V_0_sel;
  wire AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_user_V_0_sel_wr;
  wire AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0;
  wire \AXI_video_strm_V_user_V_0_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_user_V_0_state[1]_i_1_n_0 ;
  wire \AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ;
  wire AXIvideo2Mat_U0_ap_ready;
  wire AXIvideo2Mat_U0_img_cols_V_read;
  wire [7:0]D;
  wire [0:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [15:0]\SRL_SIG_reg[1][15] ;
  wire [15:0]\SRL_SIG_reg[1][15]_0 ;
  wire [0:0]SS;
  wire \ap_CS_fsm[1]_i_2__0_n_0 ;
  wire ap_CS_fsm_pp1_stage0;
  wire ap_CS_fsm_pp2_stage0;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state7;
  wire [7:0]ap_NS_fsm;
  wire ap_block_pp1_stage0_110011;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1_n_0;
  wire ap_enable_reg_pp1_iter0_i_2_n_0;
  wire ap_enable_reg_pp1_iter1_i_1_n_0;
  wire ap_enable_reg_pp1_iter1_reg_n_0;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter0_i_1_n_0;
  wire ap_enable_reg_pp2_iter0_i_2_n_0;
  wire ap_enable_reg_pp2_iter0_i_3_n_0;
  wire ap_enable_reg_pp2_iter1_i_1_n_0;
  wire ap_enable_reg_pp2_iter1_reg_n_0;
  wire ap_phi_mux_axi_last_V_2_i_phi_fu_334_p4;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  wire ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg;
  wire ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg_0;
  wire ap_sync_reg_Block_Mat_exit841_pr_U0_ap_ready_reg;
  wire ap_sync_reg_Block_Mat_exit841_pr_U0_ap_ready_reg_0;
  wire [23:0]axi_data_V1_i_reg_263;
  wire \axi_data_V1_i_reg_263[0]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_263[10]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_263[11]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_263[12]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_263[13]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_263[14]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_263[15]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_263[16]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_263[17]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_263[18]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_263[19]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_263[1]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_263[20]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_263[21]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_263[22]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_263[23]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_263[2]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_263[3]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_263[4]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_263[5]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_263[6]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_263[7]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_263[8]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_263[9]_i_1_n_0 ;
  wire [23:0]axi_data_V_1_i_reg_318;
  wire \axi_data_V_1_i_reg_318[0]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_318[10]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_318[11]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_318[12]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_318[13]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_318[14]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_318[15]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_318[16]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_318[17]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_318[18]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_318[19]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_318[1]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_318[20]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_318[21]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_318[22]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_318[23]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_318[2]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_318[3]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_318[4]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_318[5]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_318[6]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_318[7]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_318[8]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_318[9]_i_1_n_0 ;
  wire [23:0]axi_data_V_3_i_reg_377;
  wire \axi_data_V_3_i_reg_377[0]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_377[10]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_377[11]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_377[12]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_377[13]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_377[14]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_377[15]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_377[16]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_377[17]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_377[18]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_377[19]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_377[1]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_377[20]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_377[21]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_377[22]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_377[23]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_377[2]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_377[3]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_377[4]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_377[5]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_377[6]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_377[7]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_377[8]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_377[9]_i_1_n_0 ;
  wire axi_last_V1_i_reg_253;
  wire \axi_last_V1_i_reg_253[0]_i_1_n_0 ;
  wire axi_last_V_3_i_reg_365;
  wire \axi_last_V_3_i_reg_365[0]_i_1_n_0 ;
  wire brmerge_i_fu_433_p2;
  wire brmerge_i_reg_519;
  wire \brmerge_i_reg_519[0]_i_1_n_0 ;
  wire \eol_2_i_reg_354[0]_i_1_n_0 ;
  wire \eol_2_i_reg_354[0]_i_2_n_0 ;
  wire \eol_2_i_reg_354_reg_n_0_[0] ;
  wire eol_i_reg_295;
  wire \eol_i_reg_295_reg_n_0_[0] ;
  wire eol_reg_307;
  wire \eol_reg_307[0]_i_2_n_0 ;
  wire \eol_reg_307_reg[0]_0 ;
  wire \eol_reg_307_reg_n_0_[0] ;
  wire exitcond8_i_fu_408_p2;
  wire exitcond_i_fu_419_p2;
  wire \exitcond_i_reg_510[0]_i_1_n_0 ;
  wire \exitcond_i_reg_510_reg_n_0_[0] ;
  wire [15:0]i_V_fu_413_p2;
  wire [15:0]i_V_reg_505;
  wire \i_V_reg_505_reg[12]_i_1_n_0 ;
  wire \i_V_reg_505_reg[12]_i_1_n_1 ;
  wire \i_V_reg_505_reg[12]_i_1_n_2 ;
  wire \i_V_reg_505_reg[12]_i_1_n_3 ;
  wire \i_V_reg_505_reg[15]_i_1_n_2 ;
  wire \i_V_reg_505_reg[15]_i_1_n_3 ;
  wire \i_V_reg_505_reg[4]_i_1_n_0 ;
  wire \i_V_reg_505_reg[4]_i_1_n_1 ;
  wire \i_V_reg_505_reg[4]_i_1_n_2 ;
  wire \i_V_reg_505_reg[4]_i_1_n_3 ;
  wire \i_V_reg_505_reg[8]_i_1_n_0 ;
  wire \i_V_reg_505_reg[8]_i_1_n_1 ;
  wire \i_V_reg_505_reg[8]_i_1_n_2 ;
  wire \i_V_reg_505_reg[8]_i_1_n_3 ;
  wire img_0_cols_V_c66_full_n;
  wire img_0_cols_V_c_empty_n;
  wire img_0_data_stream_0_full_n;
  wire img_0_data_stream_1_full_n;
  wire img_0_data_stream_2_full_n;
  wire img_0_rows_V_c65_full_n;
  wire img_0_rows_V_c_empty_n;
  wire [15:0]img_cols_V_read_reg_476;
  wire [15:0]img_rows_V_read_reg_471;
  wire [23:0]input_r_TDATA;
  wire [0:0]input_r_TLAST;
  wire input_r_TREADY;
  wire [0:0]input_r_TUSER;
  wire input_r_TVALID;
  wire int_ap_ready_i_10_n_0;
  wire int_ap_ready_i_13_n_0;
  wire int_ap_ready_i_14_n_0;
  wire int_ap_ready_i_15_n_0;
  wire int_ap_ready_i_16_n_0;
  wire int_ap_ready_i_9_n_0;
  wire int_ap_ready_reg_i_3_n_3;
  wire int_ap_ready_reg_i_8_n_0;
  wire int_ap_ready_reg_i_8_n_1;
  wire int_ap_ready_reg_i_8_n_2;
  wire int_ap_ready_reg_i_8_n_3;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_empty_n_reg_2;
  wire internal_empty_n_reg_3;
  wire internal_full_n_reg;
  wire sof_1_i_fu_182;
  wire sof_1_i_fu_1820;
  wire \sof_1_i_fu_182[0]_i_1_n_0 ;
  wire start_for_GaussianBlur_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__0_n_0;
  wire t_V_9_reg_284;
  wire \t_V_9_reg_284[0]_i_10_n_0 ;
  wire \t_V_9_reg_284[0]_i_11_n_0 ;
  wire \t_V_9_reg_284[0]_i_12_n_0 ;
  wire \t_V_9_reg_284[0]_i_5_n_0 ;
  wire \t_V_9_reg_284[0]_i_7_n_0 ;
  wire \t_V_9_reg_284[0]_i_8_n_0 ;
  wire \t_V_9_reg_284[0]_i_9_n_0 ;
  wire [15:0]t_V_9_reg_284_reg;
  wire \t_V_9_reg_284_reg[0]_i_3_n_0 ;
  wire \t_V_9_reg_284_reg[0]_i_3_n_1 ;
  wire \t_V_9_reg_284_reg[0]_i_3_n_2 ;
  wire \t_V_9_reg_284_reg[0]_i_3_n_3 ;
  wire \t_V_9_reg_284_reg[0]_i_3_n_4 ;
  wire \t_V_9_reg_284_reg[0]_i_3_n_5 ;
  wire \t_V_9_reg_284_reg[0]_i_3_n_6 ;
  wire \t_V_9_reg_284_reg[0]_i_3_n_7 ;
  wire \t_V_9_reg_284_reg[0]_i_4_n_3 ;
  wire \t_V_9_reg_284_reg[0]_i_6_n_0 ;
  wire \t_V_9_reg_284_reg[0]_i_6_n_1 ;
  wire \t_V_9_reg_284_reg[0]_i_6_n_2 ;
  wire \t_V_9_reg_284_reg[0]_i_6_n_3 ;
  wire \t_V_9_reg_284_reg[12]_i_1_n_1 ;
  wire \t_V_9_reg_284_reg[12]_i_1_n_2 ;
  wire \t_V_9_reg_284_reg[12]_i_1_n_3 ;
  wire \t_V_9_reg_284_reg[12]_i_1_n_4 ;
  wire \t_V_9_reg_284_reg[12]_i_1_n_5 ;
  wire \t_V_9_reg_284_reg[12]_i_1_n_6 ;
  wire \t_V_9_reg_284_reg[12]_i_1_n_7 ;
  wire \t_V_9_reg_284_reg[4]_i_1_n_0 ;
  wire \t_V_9_reg_284_reg[4]_i_1_n_1 ;
  wire \t_V_9_reg_284_reg[4]_i_1_n_2 ;
  wire \t_V_9_reg_284_reg[4]_i_1_n_3 ;
  wire \t_V_9_reg_284_reg[4]_i_1_n_4 ;
  wire \t_V_9_reg_284_reg[4]_i_1_n_5 ;
  wire \t_V_9_reg_284_reg[4]_i_1_n_6 ;
  wire \t_V_9_reg_284_reg[4]_i_1_n_7 ;
  wire \t_V_9_reg_284_reg[8]_i_1_n_0 ;
  wire \t_V_9_reg_284_reg[8]_i_1_n_1 ;
  wire \t_V_9_reg_284_reg[8]_i_1_n_2 ;
  wire \t_V_9_reg_284_reg[8]_i_1_n_3 ;
  wire \t_V_9_reg_284_reg[8]_i_1_n_4 ;
  wire \t_V_9_reg_284_reg[8]_i_1_n_5 ;
  wire \t_V_9_reg_284_reg[8]_i_1_n_6 ;
  wire \t_V_9_reg_284_reg[8]_i_1_n_7 ;
  wire [15:0]t_V_reg_273;
  wire [23:0]tmp_data_V_reg_481;
  wire tmp_last_V_reg_489;
  wire [3:2]\NLW_i_V_reg_505_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_V_reg_505_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:2]NLW_int_ap_ready_reg_i_3_CO_UNCONNECTED;
  wire [3:0]NLW_int_ap_ready_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_int_ap_ready_reg_i_8_O_UNCONNECTED;
  wire [3:2]\NLW_t_V_9_reg_284_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_t_V_9_reg_284_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_t_V_9_reg_284_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_t_V_9_reg_284_reg[12]_i_1_CO_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h0D)) 
    \AXI_video_strm_V_data_V_0_payload_A[23]_i_1 
       (.I0(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I1(AXI_video_strm_V_data_V_0_ack_in),
        .I2(AXI_video_strm_V_data_V_0_sel_wr),
        .O(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(input_r_TDATA[0]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(input_r_TDATA[10]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[10]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(input_r_TDATA[11]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[11]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(input_r_TDATA[12]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[12]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(input_r_TDATA[13]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[13]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(input_r_TDATA[14]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[14]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(input_r_TDATA[15]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[15]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(input_r_TDATA[16]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[16]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(input_r_TDATA[17]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[17]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(input_r_TDATA[18]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[18]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(input_r_TDATA[19]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[19]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(input_r_TDATA[1]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(input_r_TDATA[20]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[20]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(input_r_TDATA[21]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[21]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(input_r_TDATA[22]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[22]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(input_r_TDATA[23]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[23]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(input_r_TDATA[2]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(input_r_TDATA[3]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(input_r_TDATA[4]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(input_r_TDATA[5]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(input_r_TDATA[6]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(input_r_TDATA[7]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[7]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(input_r_TDATA[8]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[8]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(input_r_TDATA[9]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \AXI_video_strm_V_data_V_0_payload_B[23]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_sel_wr),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_ack_in),
        .O(AXI_video_strm_V_data_V_0_load_B));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(input_r_TDATA[0]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(input_r_TDATA[10]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[10]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(input_r_TDATA[11]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[11]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(input_r_TDATA[12]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[12]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(input_r_TDATA[13]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[13]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(input_r_TDATA[14]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[14]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(input_r_TDATA[15]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[15]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(input_r_TDATA[16]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[16]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(input_r_TDATA[17]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[17]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(input_r_TDATA[18]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[18]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(input_r_TDATA[19]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[19]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(input_r_TDATA[1]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(input_r_TDATA[20]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[20]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(input_r_TDATA[21]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[21]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(input_r_TDATA[22]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[22]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(input_r_TDATA[23]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[23]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(input_r_TDATA[2]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(input_r_TDATA[3]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(input_r_TDATA[4]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(input_r_TDATA[5]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(input_r_TDATA[6]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(input_r_TDATA[7]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[7]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(input_r_TDATA[8]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[8]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(input_r_TDATA[9]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_data_V_0_sel_rd_i_1
       (.I0(AXI_video_strm_V_data_V_0_ack_out),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_data_V_0_sel),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_data_V_0_sel_wr_i_1
       (.I0(input_r_TVALID),
        .I1(AXI_video_strm_V_data_V_0_ack_in),
        .I2(AXI_video_strm_V_data_V_0_sel_wr),
        .O(AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_data_V_0_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \AXI_video_strm_V_data_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_ack_in),
        .I3(AXI_video_strm_V_data_V_0_ack_out),
        .I4(input_r_TVALID),
        .O(\AXI_video_strm_V_data_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \AXI_video_strm_V_data_V_0_state[1]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_ack_out),
        .I1(input_r_TVALID),
        .I2(AXI_video_strm_V_data_V_0_ack_in),
        .I3(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_data_V_0_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_data_V_0_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_data_V_0_state[1]_i_1_n_0 ),
        .Q(AXI_video_strm_V_data_V_0_ack_in),
        .R(SS));
  LUT5 #(
    .INIT(32'hA2A0AA00)) 
    \AXI_video_strm_V_dest_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(AXI_video_strm_V_data_V_0_ack_out),
        .I2(input_r_TVALID),
        .I3(\AXI_video_strm_V_dest_V_0_state_reg_n_0_[0] ),
        .I4(input_r_TREADY),
        .O(\AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBAFF)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_2 
       (.I0(AXI_video_strm_V_data_V_0_ack_out),
        .I1(input_r_TVALID),
        .I2(input_r_TREADY),
        .I3(\AXI_video_strm_V_dest_V_0_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAABAA)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_3 
       (.I0(AXI_video_strm_V_data_V_0_sel3),
        .I1(brmerge_i_reg_519),
        .I2(\exitcond_i_reg_510_reg_n_0_[0] ),
        .I3(\AXI_video_strm_V_dest_V_0_state[1]_i_5_n_0 ),
        .I4(ap_block_pp1_stage0_subdone),
        .I5(AXI_video_strm_V_data_V_0_sel2),
        .O(AXI_video_strm_V_data_V_0_ack_out));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_4 
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(\eol_2_i_reg_354_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp2_iter1_reg_n_0),
        .I3(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(AXI_video_strm_V_data_V_0_sel3));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_5 
       (.I0(ap_enable_reg_pp1_iter1_reg_n_0),
        .I1(ap_CS_fsm_pp1_stage0),
        .O(\AXI_video_strm_V_dest_V_0_state[1]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_dest_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0 ),
        .Q(input_r_TREADY),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \AXI_video_strm_V_last_V_0_payload_A[0]_i_1 
       (.I0(input_r_TLAST),
        .I1(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_0_ack_in),
        .I3(AXI_video_strm_V_last_V_0_sel_wr),
        .I4(AXI_video_strm_V_last_V_0_payload_A),
        .O(\AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_last_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \AXI_video_strm_V_last_V_0_payload_B[0]_i_1 
       (.I0(input_r_TLAST),
        .I1(AXI_video_strm_V_last_V_0_sel_wr),
        .I2(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I3(AXI_video_strm_V_last_V_0_ack_in),
        .I4(AXI_video_strm_V_last_V_0_payload_B),
        .O(\AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_last_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_0_payload_B),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_last_V_0_sel_rd_i_1
       (.I0(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I1(AXI_video_strm_V_data_V_0_ack_out),
        .I2(AXI_video_strm_V_last_V_0_sel),
        .O(AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_last_V_0_sel),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_last_V_0_sel_wr_i_1
       (.I0(AXI_video_strm_V_last_V_0_ack_in),
        .I1(input_r_TVALID),
        .I2(AXI_video_strm_V_last_V_0_sel_wr),
        .O(AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_last_V_0_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \AXI_video_strm_V_last_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_0_ack_in),
        .I3(AXI_video_strm_V_data_V_0_ack_out),
        .I4(input_r_TVALID),
        .O(\AXI_video_strm_V_last_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \AXI_video_strm_V_last_V_0_state[1]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_ack_out),
        .I1(input_r_TVALID),
        .I2(AXI_video_strm_V_last_V_0_ack_in),
        .I3(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_last_V_0_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_0_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_0_state[1]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_0_ack_in),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \AXI_video_strm_V_user_V_0_payload_A[0]_i_1 
       (.I0(input_r_TUSER),
        .I1(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_0_ack_in),
        .I3(AXI_video_strm_V_user_V_0_sel_wr),
        .I4(AXI_video_strm_V_user_V_0_payload_A),
        .O(\AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_user_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \AXI_video_strm_V_user_V_0_payload_B[0]_i_1 
       (.I0(input_r_TUSER),
        .I1(AXI_video_strm_V_user_V_0_sel_wr),
        .I2(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I3(AXI_video_strm_V_user_V_0_ack_in),
        .I4(AXI_video_strm_V_user_V_0_payload_B),
        .O(\AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_user_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_0_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_user_V_0_sel_rd_i_1
       (.I0(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I1(AXI_video_strm_V_data_V_0_ack_out),
        .I2(AXI_video_strm_V_user_V_0_sel),
        .O(AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_user_V_0_sel),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_user_V_0_sel_wr_i_1
       (.I0(AXI_video_strm_V_user_V_0_ack_in),
        .I1(input_r_TVALID),
        .I2(AXI_video_strm_V_user_V_0_sel_wr),
        .O(AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_user_V_0_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \AXI_video_strm_V_user_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_0_ack_in),
        .I3(AXI_video_strm_V_data_V_0_ack_out),
        .I4(input_r_TVALID),
        .O(\AXI_video_strm_V_user_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \AXI_video_strm_V_user_V_0_state[1]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_ack_out),
        .I1(input_r_TVALID),
        .I2(AXI_video_strm_V_user_V_0_ack_in),
        .I3(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_user_V_0_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_0_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_0_state[1]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_0_ack_in),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(axi_data_V_1_i_reg_318[0]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[0]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[0]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_519),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(axi_data_V_1_i_reg_318[8]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[8]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[8]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_519),
        .O(\SRL_SIG_reg[0][7] [0]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][0]_i_1__1 
       (.I0(axi_data_V_1_i_reg_318[16]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[16]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[16]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_519),
        .O(\SRL_SIG_reg[0][7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(axi_data_V_1_i_reg_318[1]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[1]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[1]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_519),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(axi_data_V_1_i_reg_318[9]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[9]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[9]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_519),
        .O(\SRL_SIG_reg[0][7] [1]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][1]_i_1__1 
       (.I0(axi_data_V_1_i_reg_318[17]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[17]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[17]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_519),
        .O(\SRL_SIG_reg[0][7]_0 [1]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(axi_data_V_1_i_reg_318[2]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[2]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[2]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_519),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(axi_data_V_1_i_reg_318[10]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[10]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[10]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_519),
        .O(\SRL_SIG_reg[0][7] [2]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][2]_i_1__1 
       (.I0(axi_data_V_1_i_reg_318[18]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[18]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[18]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_519),
        .O(\SRL_SIG_reg[0][7]_0 [2]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(axi_data_V_1_i_reg_318[3]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[3]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[3]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_519),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(axi_data_V_1_i_reg_318[11]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[11]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[11]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_519),
        .O(\SRL_SIG_reg[0][7] [3]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][3]_i_1__1 
       (.I0(axi_data_V_1_i_reg_318[19]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[19]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[19]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_519),
        .O(\SRL_SIG_reg[0][7]_0 [3]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(axi_data_V_1_i_reg_318[4]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[4]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[4]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_519),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(axi_data_V_1_i_reg_318[12]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[12]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[12]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_519),
        .O(\SRL_SIG_reg[0][7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][4]_i_1__1 
       (.I0(axi_data_V_1_i_reg_318[20]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[20]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[20]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_519),
        .O(\SRL_SIG_reg[0][7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(axi_data_V_1_i_reg_318[5]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[5]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[5]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_519),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(axi_data_V_1_i_reg_318[13]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[13]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[13]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_519),
        .O(\SRL_SIG_reg[0][7] [5]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][5]_i_1__1 
       (.I0(axi_data_V_1_i_reg_318[21]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[21]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[21]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_519),
        .O(\SRL_SIG_reg[0][7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(axi_data_V_1_i_reg_318[6]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[6]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[6]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_519),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(axi_data_V_1_i_reg_318[14]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[14]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[14]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_519),
        .O(\SRL_SIG_reg[0][7] [6]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][6]_i_1__1 
       (.I0(axi_data_V_1_i_reg_318[22]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[22]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[22]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_519),
        .O(\SRL_SIG_reg[0][7]_0 [6]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(axi_data_V_1_i_reg_318[7]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[7]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[7]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_519),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][7]_i_2__0 
       (.I0(axi_data_V_1_i_reg_318[15]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[15]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[15]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_519),
        .O(\SRL_SIG_reg[0][7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][7]_i_2__1 
       (.I0(axi_data_V_1_i_reg_318[23]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[23]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[23]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_519),
        .O(\SRL_SIG_reg[0][7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(AXIvideo2Mat_U0_img_cols_V_read),
        .I1(Q),
        .I2(ap_CS_fsm_state4),
        .I3(exitcond8_i_fu_408_p2),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(AXIvideo2Mat_U0_img_cols_V_read),
        .I1(Q),
        .I2(\ap_CS_fsm[1]_i_2__0_n_0 ),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h47FFFFFF)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(AXI_video_strm_V_user_V_0_payload_B),
        .I1(AXI_video_strm_V_user_V_0_sel),
        .I2(AXI_video_strm_V_user_V_0_payload_A),
        .I3(ap_CS_fsm_state2),
        .I4(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(\ap_CS_fsm[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hB8000000)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(AXI_video_strm_V_user_V_0_payload_B),
        .I1(AXI_video_strm_V_user_V_0_sel),
        .I2(AXI_video_strm_V_user_V_0_payload_A),
        .I3(ap_CS_fsm_state2),
        .I4(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(ap_NS_fsm[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state10),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hF2F2F2F2F2F222F2)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(exitcond8_i_fu_408_p2),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1_reg_n_0),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(ap_block_pp1_stage0_subdone),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_enable_reg_pp1_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp1_stage0),
        .O(ap_NS_fsm[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(ap_block_pp1_stage0_110011),
        .I1(ap_enable_reg_pp1_iter1_reg_n_0),
        .O(ap_block_pp1_stage0_subdone));
  LUT6 #(
    .INIT(64'h005700FF00FF00FF)) 
    \ap_CS_fsm[5]_i_3 
       (.I0(img_0_data_stream_0_full_n),
        .I1(brmerge_i_reg_519),
        .I2(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I3(\exitcond_i_reg_510_reg_n_0_[0] ),
        .I4(img_0_data_stream_2_full_n),
        .I5(img_0_data_stream_1_full_n),
        .O(ap_block_pp1_stage0_110011));
  LUT6 #(
    .INIT(64'hEAEAEEEEEAEEEEEE)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(\eol_2_i_reg_354_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp2_iter1_reg_n_0),
        .I5(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h00C80000)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp2_iter1_reg_n_0),
        .I2(\eol_2_i_reg_354_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp2_iter0),
        .I4(ap_CS_fsm_pp2_stage0),
        .O(ap_NS_fsm[7]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state7),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_pp2_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state10),
        .R(SS));
  LUT6 #(
    .INIT(64'hE0E000E0E0E0E0E0)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_enable_reg_pp1_iter0_i_2_n_0),
        .I2(ap_rst_n),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_block_pp1_stage0_subdone),
        .I5(exitcond_i_fu_419_p2),
        .O(ap_enable_reg_pp1_iter0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp1_iter0_i_2
       (.I0(ap_CS_fsm_state4),
        .I1(exitcond8_i_fu_408_p2),
        .O(ap_enable_reg_pp1_iter0_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC000C0C0A0A0A0A0)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_enable_reg_pp1_iter1_reg_n_0),
        .I2(ap_rst_n),
        .I3(exitcond8_i_fu_408_p2),
        .I4(ap_CS_fsm_state4),
        .I5(ap_block_pp1_stage0_subdone),
        .O(ap_enable_reg_pp1_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp1_iter1_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hE0E000E0)) 
    ap_enable_reg_pp2_iter0_i_1
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(ap_CS_fsm_state7),
        .I2(ap_rst_n),
        .I3(ap_enable_reg_pp2_iter0_i_2_n_0),
        .I4(ap_enable_reg_pp2_iter0_i_3_n_0),
        .O(ap_enable_reg_pp2_iter0_i_1_n_0));
  LUT6 #(
    .INIT(64'hA8A8A8A0A0A0A8A0)) 
    ap_enable_reg_pp2_iter0_i_2
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(ap_enable_reg_pp2_iter1_reg_n_0),
        .I2(\eol_2_i_reg_354_reg_n_0_[0] ),
        .I3(AXI_video_strm_V_last_V_0_payload_A),
        .I4(AXI_video_strm_V_last_V_0_sel),
        .I5(AXI_video_strm_V_last_V_0_payload_B),
        .O(ap_enable_reg_pp2_iter0_i_2_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    ap_enable_reg_pp2_iter0_i_3
       (.I0(\eol_2_i_reg_354_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp2_iter1_reg_n_0),
        .I2(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(ap_enable_reg_pp2_iter0_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp2_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h88888888880C8888)) 
    ap_enable_reg_pp2_iter1_i_1
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(ap_rst_n),
        .I2(ap_CS_fsm_state7),
        .I3(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp2_iter1_reg_n_0),
        .I5(\eol_2_i_reg_354_reg_n_0_[0] ),
        .O(ap_enable_reg_pp2_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp2_iter1_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000F800F800F800)) 
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready_i_1
       (.I0(ap_CS_fsm_state4),
        .I1(exitcond8_i_fu_408_p2),
        .I2(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .I3(ap_rst_n),
        .I4(ap_sync_ready),
        .I5(ap_start),
        .O(ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg));
  LUT6 #(
    .INIT(64'h02000202AA00AAAA)) 
    ap_sync_reg_Block_Mat_exit841_pr_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .I2(AXIvideo2Mat_U0_ap_ready),
        .I3(ap_sync_reg_Block_Mat_exit841_pr_U0_ap_ready_reg_0),
        .I4(internal_full_n_reg),
        .I5(ap_start),
        .O(ap_sync_reg_Block_Mat_exit841_pr_U0_ap_ready_reg));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_sync_reg_Block_Mat_exit841_pr_U0_ap_ready_i_2
       (.I0(ap_CS_fsm_state4),
        .I1(exitcond8_i_fu_408_p2),
        .O(AXIvideo2Mat_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_263[0]_i_1 
       (.I0(tmp_data_V_reg_481[0]),
        .I1(axi_data_V_3_i_reg_377[0]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_263[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_263[10]_i_1 
       (.I0(tmp_data_V_reg_481[10]),
        .I1(axi_data_V_3_i_reg_377[10]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_263[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_263[11]_i_1 
       (.I0(tmp_data_V_reg_481[11]),
        .I1(axi_data_V_3_i_reg_377[11]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_263[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_263[12]_i_1 
       (.I0(tmp_data_V_reg_481[12]),
        .I1(axi_data_V_3_i_reg_377[12]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_263[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_263[13]_i_1 
       (.I0(tmp_data_V_reg_481[13]),
        .I1(axi_data_V_3_i_reg_377[13]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_263[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_263[14]_i_1 
       (.I0(tmp_data_V_reg_481[14]),
        .I1(axi_data_V_3_i_reg_377[14]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_263[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_263[15]_i_1 
       (.I0(tmp_data_V_reg_481[15]),
        .I1(axi_data_V_3_i_reg_377[15]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_263[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_263[16]_i_1 
       (.I0(tmp_data_V_reg_481[16]),
        .I1(axi_data_V_3_i_reg_377[16]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_263[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_263[17]_i_1 
       (.I0(tmp_data_V_reg_481[17]),
        .I1(axi_data_V_3_i_reg_377[17]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_263[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_263[18]_i_1 
       (.I0(tmp_data_V_reg_481[18]),
        .I1(axi_data_V_3_i_reg_377[18]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_263[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_263[19]_i_1 
       (.I0(tmp_data_V_reg_481[19]),
        .I1(axi_data_V_3_i_reg_377[19]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_263[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_263[1]_i_1 
       (.I0(tmp_data_V_reg_481[1]),
        .I1(axi_data_V_3_i_reg_377[1]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_263[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_263[20]_i_1 
       (.I0(tmp_data_V_reg_481[20]),
        .I1(axi_data_V_3_i_reg_377[20]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_263[20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_263[21]_i_1 
       (.I0(tmp_data_V_reg_481[21]),
        .I1(axi_data_V_3_i_reg_377[21]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_263[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_263[22]_i_1 
       (.I0(tmp_data_V_reg_481[22]),
        .I1(axi_data_V_3_i_reg_377[22]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_263[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_263[23]_i_1 
       (.I0(tmp_data_V_reg_481[23]),
        .I1(axi_data_V_3_i_reg_377[23]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_263[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_263[2]_i_1 
       (.I0(tmp_data_V_reg_481[2]),
        .I1(axi_data_V_3_i_reg_377[2]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_263[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_263[3]_i_1 
       (.I0(tmp_data_V_reg_481[3]),
        .I1(axi_data_V_3_i_reg_377[3]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_263[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_263[4]_i_1 
       (.I0(tmp_data_V_reg_481[4]),
        .I1(axi_data_V_3_i_reg_377[4]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_263[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_263[5]_i_1 
       (.I0(tmp_data_V_reg_481[5]),
        .I1(axi_data_V_3_i_reg_377[5]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_263[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_263[6]_i_1 
       (.I0(tmp_data_V_reg_481[6]),
        .I1(axi_data_V_3_i_reg_377[6]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_263[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_263[7]_i_1 
       (.I0(tmp_data_V_reg_481[7]),
        .I1(axi_data_V_3_i_reg_377[7]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_263[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_263[8]_i_1 
       (.I0(tmp_data_V_reg_481[8]),
        .I1(axi_data_V_3_i_reg_377[8]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_263[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_263[9]_i_1 
       (.I0(tmp_data_V_reg_481[9]),
        .I1(axi_data_V_3_i_reg_377[9]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_263[9]_i_1_n_0 ));
  FDRE \axi_data_V1_i_reg_263_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_263[0]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_263[0]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_263_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_263[10]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_263[10]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_263_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_263[11]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_263[11]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_263_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_263[12]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_263[12]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_263_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_263[13]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_263[13]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_263_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_263[14]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_263[14]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_263_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_263[15]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_263[15]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_263_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_263[16]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_263[16]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_263_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_263[17]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_263[17]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_263_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_263[18]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_263[18]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_263_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_263[19]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_263[19]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_263_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_263[1]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_263[1]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_263_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_263[20]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_263[20]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_263_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_263[21]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_263[21]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_263_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_263[22]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_263[22]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_263_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_263[23]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_263[23]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_263_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_263[2]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_263[2]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_263_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_263[3]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_263[3]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_263_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_263[4]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_263[4]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_263_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_263[5]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_263[5]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_263_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_263[6]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_263[6]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_263_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_263[7]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_263[7]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_263_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_263[8]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_263[8]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_263_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_263[9]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_263[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_318[0]_i_1 
       (.I0(axi_data_V_1_i_reg_318[0]),
        .I1(AXI_video_strm_V_data_V_0_data_out[0]),
        .I2(brmerge_i_reg_519),
        .I3(axi_data_V1_i_reg_263[0]),
        .I4(\eol_reg_307_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_318[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_318[10]_i_1 
       (.I0(axi_data_V_1_i_reg_318[10]),
        .I1(AXI_video_strm_V_data_V_0_data_out[10]),
        .I2(brmerge_i_reg_519),
        .I3(axi_data_V1_i_reg_263[10]),
        .I4(\eol_reg_307_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_318[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_318[11]_i_1 
       (.I0(axi_data_V_1_i_reg_318[11]),
        .I1(AXI_video_strm_V_data_V_0_data_out[11]),
        .I2(brmerge_i_reg_519),
        .I3(axi_data_V1_i_reg_263[11]),
        .I4(\eol_reg_307_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_318[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_318[12]_i_1 
       (.I0(axi_data_V_1_i_reg_318[12]),
        .I1(AXI_video_strm_V_data_V_0_data_out[12]),
        .I2(brmerge_i_reg_519),
        .I3(axi_data_V1_i_reg_263[12]),
        .I4(\eol_reg_307_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_318[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_318[13]_i_1 
       (.I0(axi_data_V_1_i_reg_318[13]),
        .I1(AXI_video_strm_V_data_V_0_data_out[13]),
        .I2(brmerge_i_reg_519),
        .I3(axi_data_V1_i_reg_263[13]),
        .I4(\eol_reg_307_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_318[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_318[14]_i_1 
       (.I0(axi_data_V_1_i_reg_318[14]),
        .I1(AXI_video_strm_V_data_V_0_data_out[14]),
        .I2(brmerge_i_reg_519),
        .I3(axi_data_V1_i_reg_263[14]),
        .I4(\eol_reg_307_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_318[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_318[15]_i_1 
       (.I0(axi_data_V_1_i_reg_318[15]),
        .I1(AXI_video_strm_V_data_V_0_data_out[15]),
        .I2(brmerge_i_reg_519),
        .I3(axi_data_V1_i_reg_263[15]),
        .I4(\eol_reg_307_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_318[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_318[16]_i_1 
       (.I0(axi_data_V_1_i_reg_318[16]),
        .I1(AXI_video_strm_V_data_V_0_data_out[16]),
        .I2(brmerge_i_reg_519),
        .I3(axi_data_V1_i_reg_263[16]),
        .I4(\eol_reg_307_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_318[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_318[17]_i_1 
       (.I0(axi_data_V_1_i_reg_318[17]),
        .I1(AXI_video_strm_V_data_V_0_data_out[17]),
        .I2(brmerge_i_reg_519),
        .I3(axi_data_V1_i_reg_263[17]),
        .I4(\eol_reg_307_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_318[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_318[18]_i_1 
       (.I0(axi_data_V_1_i_reg_318[18]),
        .I1(AXI_video_strm_V_data_V_0_data_out[18]),
        .I2(brmerge_i_reg_519),
        .I3(axi_data_V1_i_reg_263[18]),
        .I4(\eol_reg_307_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_318[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_318[19]_i_1 
       (.I0(axi_data_V_1_i_reg_318[19]),
        .I1(AXI_video_strm_V_data_V_0_data_out[19]),
        .I2(brmerge_i_reg_519),
        .I3(axi_data_V1_i_reg_263[19]),
        .I4(\eol_reg_307_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_318[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_318[1]_i_1 
       (.I0(axi_data_V_1_i_reg_318[1]),
        .I1(AXI_video_strm_V_data_V_0_data_out[1]),
        .I2(brmerge_i_reg_519),
        .I3(axi_data_V1_i_reg_263[1]),
        .I4(\eol_reg_307_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_318[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_318[20]_i_1 
       (.I0(axi_data_V_1_i_reg_318[20]),
        .I1(AXI_video_strm_V_data_V_0_data_out[20]),
        .I2(brmerge_i_reg_519),
        .I3(axi_data_V1_i_reg_263[20]),
        .I4(\eol_reg_307_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_318[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_318[21]_i_1 
       (.I0(axi_data_V_1_i_reg_318[21]),
        .I1(AXI_video_strm_V_data_V_0_data_out[21]),
        .I2(brmerge_i_reg_519),
        .I3(axi_data_V1_i_reg_263[21]),
        .I4(\eol_reg_307_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_318[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_318[22]_i_1 
       (.I0(axi_data_V_1_i_reg_318[22]),
        .I1(AXI_video_strm_V_data_V_0_data_out[22]),
        .I2(brmerge_i_reg_519),
        .I3(axi_data_V1_i_reg_263[22]),
        .I4(\eol_reg_307_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_318[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_318[23]_i_1 
       (.I0(axi_data_V_1_i_reg_318[23]),
        .I1(AXI_video_strm_V_data_V_0_data_out[23]),
        .I2(brmerge_i_reg_519),
        .I3(axi_data_V1_i_reg_263[23]),
        .I4(\eol_reg_307_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_318[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_318[2]_i_1 
       (.I0(axi_data_V_1_i_reg_318[2]),
        .I1(AXI_video_strm_V_data_V_0_data_out[2]),
        .I2(brmerge_i_reg_519),
        .I3(axi_data_V1_i_reg_263[2]),
        .I4(\eol_reg_307_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_318[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_318[3]_i_1 
       (.I0(axi_data_V_1_i_reg_318[3]),
        .I1(AXI_video_strm_V_data_V_0_data_out[3]),
        .I2(brmerge_i_reg_519),
        .I3(axi_data_V1_i_reg_263[3]),
        .I4(\eol_reg_307_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_318[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_318[4]_i_1 
       (.I0(axi_data_V_1_i_reg_318[4]),
        .I1(AXI_video_strm_V_data_V_0_data_out[4]),
        .I2(brmerge_i_reg_519),
        .I3(axi_data_V1_i_reg_263[4]),
        .I4(\eol_reg_307_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_318[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_318[5]_i_1 
       (.I0(axi_data_V_1_i_reg_318[5]),
        .I1(AXI_video_strm_V_data_V_0_data_out[5]),
        .I2(brmerge_i_reg_519),
        .I3(axi_data_V1_i_reg_263[5]),
        .I4(\eol_reg_307_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_318[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_318[6]_i_1 
       (.I0(axi_data_V_1_i_reg_318[6]),
        .I1(AXI_video_strm_V_data_V_0_data_out[6]),
        .I2(brmerge_i_reg_519),
        .I3(axi_data_V1_i_reg_263[6]),
        .I4(\eol_reg_307_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_318[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_318[7]_i_1 
       (.I0(axi_data_V_1_i_reg_318[7]),
        .I1(AXI_video_strm_V_data_V_0_data_out[7]),
        .I2(brmerge_i_reg_519),
        .I3(axi_data_V1_i_reg_263[7]),
        .I4(\eol_reg_307_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_318[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_318[8]_i_1 
       (.I0(axi_data_V_1_i_reg_318[8]),
        .I1(AXI_video_strm_V_data_V_0_data_out[8]),
        .I2(brmerge_i_reg_519),
        .I3(axi_data_V1_i_reg_263[8]),
        .I4(\eol_reg_307_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_318[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_318[9]_i_1 
       (.I0(axi_data_V_1_i_reg_318[9]),
        .I1(AXI_video_strm_V_data_V_0_data_out[9]),
        .I2(brmerge_i_reg_519),
        .I3(axi_data_V1_i_reg_263[9]),
        .I4(\eol_reg_307_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_318[9]_i_1_n_0 ));
  FDRE \axi_data_V_1_i_reg_318_reg[0] 
       (.C(ap_clk),
        .CE(eol_reg_307),
        .D(\axi_data_V_1_i_reg_318[0]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_318[0]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_318_reg[10] 
       (.C(ap_clk),
        .CE(eol_reg_307),
        .D(\axi_data_V_1_i_reg_318[10]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_318[10]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_318_reg[11] 
       (.C(ap_clk),
        .CE(eol_reg_307),
        .D(\axi_data_V_1_i_reg_318[11]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_318[11]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_318_reg[12] 
       (.C(ap_clk),
        .CE(eol_reg_307),
        .D(\axi_data_V_1_i_reg_318[12]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_318[12]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_318_reg[13] 
       (.C(ap_clk),
        .CE(eol_reg_307),
        .D(\axi_data_V_1_i_reg_318[13]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_318[13]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_318_reg[14] 
       (.C(ap_clk),
        .CE(eol_reg_307),
        .D(\axi_data_V_1_i_reg_318[14]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_318[14]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_318_reg[15] 
       (.C(ap_clk),
        .CE(eol_reg_307),
        .D(\axi_data_V_1_i_reg_318[15]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_318[15]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_318_reg[16] 
       (.C(ap_clk),
        .CE(eol_reg_307),
        .D(\axi_data_V_1_i_reg_318[16]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_318[16]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_318_reg[17] 
       (.C(ap_clk),
        .CE(eol_reg_307),
        .D(\axi_data_V_1_i_reg_318[17]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_318[17]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_318_reg[18] 
       (.C(ap_clk),
        .CE(eol_reg_307),
        .D(\axi_data_V_1_i_reg_318[18]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_318[18]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_318_reg[19] 
       (.C(ap_clk),
        .CE(eol_reg_307),
        .D(\axi_data_V_1_i_reg_318[19]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_318[19]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_318_reg[1] 
       (.C(ap_clk),
        .CE(eol_reg_307),
        .D(\axi_data_V_1_i_reg_318[1]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_318[1]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_318_reg[20] 
       (.C(ap_clk),
        .CE(eol_reg_307),
        .D(\axi_data_V_1_i_reg_318[20]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_318[20]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_318_reg[21] 
       (.C(ap_clk),
        .CE(eol_reg_307),
        .D(\axi_data_V_1_i_reg_318[21]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_318[21]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_318_reg[22] 
       (.C(ap_clk),
        .CE(eol_reg_307),
        .D(\axi_data_V_1_i_reg_318[22]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_318[22]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_318_reg[23] 
       (.C(ap_clk),
        .CE(eol_reg_307),
        .D(\axi_data_V_1_i_reg_318[23]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_318[23]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_318_reg[2] 
       (.C(ap_clk),
        .CE(eol_reg_307),
        .D(\axi_data_V_1_i_reg_318[2]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_318[2]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_318_reg[3] 
       (.C(ap_clk),
        .CE(eol_reg_307),
        .D(\axi_data_V_1_i_reg_318[3]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_318[3]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_318_reg[4] 
       (.C(ap_clk),
        .CE(eol_reg_307),
        .D(\axi_data_V_1_i_reg_318[4]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_318[4]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_318_reg[5] 
       (.C(ap_clk),
        .CE(eol_reg_307),
        .D(\axi_data_V_1_i_reg_318[5]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_318[5]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_318_reg[6] 
       (.C(ap_clk),
        .CE(eol_reg_307),
        .D(\axi_data_V_1_i_reg_318[6]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_318[6]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_318_reg[7] 
       (.C(ap_clk),
        .CE(eol_reg_307),
        .D(\axi_data_V_1_i_reg_318[7]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_318[7]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_318_reg[8] 
       (.C(ap_clk),
        .CE(eol_reg_307),
        .D(\axi_data_V_1_i_reg_318[8]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_318[8]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_318_reg[9] 
       (.C(ap_clk),
        .CE(eol_reg_307),
        .D(\axi_data_V_1_i_reg_318[9]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_318[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_377[0]_i_1 
       (.I0(axi_data_V_1_i_reg_318[0]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[0]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[0]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_377[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_377[10]_i_1 
       (.I0(axi_data_V_1_i_reg_318[10]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[10]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[10]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_377[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_377[11]_i_1 
       (.I0(axi_data_V_1_i_reg_318[11]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[11]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[11]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_377[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_377[12]_i_1 
       (.I0(axi_data_V_1_i_reg_318[12]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[12]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[12]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_377[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_377[13]_i_1 
       (.I0(axi_data_V_1_i_reg_318[13]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[13]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[13]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_377[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_377[14]_i_1 
       (.I0(axi_data_V_1_i_reg_318[14]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[14]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[14]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_377[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_377[15]_i_1 
       (.I0(axi_data_V_1_i_reg_318[15]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[15]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[15]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_377[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_377[16]_i_1 
       (.I0(axi_data_V_1_i_reg_318[16]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[16]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[16]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_377[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_377[17]_i_1 
       (.I0(axi_data_V_1_i_reg_318[17]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[17]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[17]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_377[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_377[18]_i_1 
       (.I0(axi_data_V_1_i_reg_318[18]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[18]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[18]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_377[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_377[19]_i_1 
       (.I0(axi_data_V_1_i_reg_318[19]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[19]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[19]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_377[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_377[1]_i_1 
       (.I0(axi_data_V_1_i_reg_318[1]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[1]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[1]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_377[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_377[20]_i_1 
       (.I0(axi_data_V_1_i_reg_318[20]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[20]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[20]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_377[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_377[21]_i_1 
       (.I0(axi_data_V_1_i_reg_318[21]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[21]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[21]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_377[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_377[22]_i_1 
       (.I0(axi_data_V_1_i_reg_318[22]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[22]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[22]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_377[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_377[23]_i_1 
       (.I0(axi_data_V_1_i_reg_318[23]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[23]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[23]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_377[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_377[2]_i_1 
       (.I0(axi_data_V_1_i_reg_318[2]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[2]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[2]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_377[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_377[3]_i_1 
       (.I0(axi_data_V_1_i_reg_318[3]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[3]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[3]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_377[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_377[4]_i_1 
       (.I0(axi_data_V_1_i_reg_318[4]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[4]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[4]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_377[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_377[5]_i_1 
       (.I0(axi_data_V_1_i_reg_318[5]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[5]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[5]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_377[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_377[6]_i_1 
       (.I0(axi_data_V_1_i_reg_318[6]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[6]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[6]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_377[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_377[7]_i_1 
       (.I0(axi_data_V_1_i_reg_318[7]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[7]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[7]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_377[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_377[8]_i_1 
       (.I0(axi_data_V_1_i_reg_318[8]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[8]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[8]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_377[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_377[9]_i_1 
       (.I0(axi_data_V_1_i_reg_318[9]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[9]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[9]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_377[9]_i_1_n_0 ));
  FDRE \axi_data_V_3_i_reg_377_reg[0] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_354[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_377[0]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_377[0]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_377_reg[10] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_354[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_377[10]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_377[10]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_377_reg[11] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_354[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_377[11]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_377[11]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_377_reg[12] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_354[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_377[12]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_377[12]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_377_reg[13] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_354[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_377[13]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_377[13]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_377_reg[14] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_354[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_377[14]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_377[14]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_377_reg[15] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_354[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_377[15]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_377[15]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_377_reg[16] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_354[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_377[16]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_377[16]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_377_reg[17] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_354[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_377[17]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_377[17]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_377_reg[18] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_354[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_377[18]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_377[18]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_377_reg[19] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_354[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_377[19]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_377[19]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_377_reg[1] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_354[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_377[1]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_377[1]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_377_reg[20] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_354[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_377[20]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_377[20]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_377_reg[21] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_354[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_377[21]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_377[21]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_377_reg[22] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_354[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_377[22]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_377[22]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_377_reg[23] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_354[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_377[23]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_377[23]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_377_reg[2] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_354[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_377[2]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_377[2]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_377_reg[3] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_354[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_377[3]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_377[3]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_377_reg[4] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_354[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_377[4]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_377[4]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_377_reg[5] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_354[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_377[5]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_377[5]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_377_reg[6] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_354[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_377[6]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_377[6]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_377_reg[7] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_354[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_377[7]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_377[7]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_377_reg[8] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_354[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_377[8]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_377[8]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_377_reg[9] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_354[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_377[9]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_377[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_V1_i_reg_253[0]_i_1 
       (.I0(tmp_last_V_reg_489),
        .I1(ap_CS_fsm_state3),
        .I2(axi_last_V_3_i_reg_365),
        .O(\axi_last_V1_i_reg_253[0]_i_1_n_0 ));
  FDRE \axi_last_V1_i_reg_253_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_last_V1_i_reg_253[0]_i_1_n_0 ),
        .Q(axi_last_V1_i_reg_253),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_last_V_3_i_reg_365[0]_i_1 
       (.I0(\eol_reg_307_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_last_V_0_payload_B),
        .I3(AXI_video_strm_V_last_V_0_sel),
        .I4(AXI_video_strm_V_last_V_0_payload_A),
        .O(\axi_last_V_3_i_reg_365[0]_i_1_n_0 ));
  FDRE \axi_last_V_3_i_reg_365_reg[0] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_354[0]_i_1_n_0 ),
        .D(\axi_last_V_3_i_reg_365[0]_i_1_n_0 ),
        .Q(axi_last_V_3_i_reg_365),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \brmerge_i_reg_519[0]_i_1 
       (.I0(brmerge_i_fu_433_p2),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(exitcond_i_fu_419_p2),
        .I3(ap_block_pp1_stage0_subdone),
        .I4(brmerge_i_reg_519),
        .O(\brmerge_i_reg_519[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEEEEEEAEEEEEE)) 
    \brmerge_i_reg_519[0]_i_2 
       (.I0(sof_1_i_fu_182),
        .I1(\eol_i_reg_295_reg_n_0_[0] ),
        .I2(\exitcond_i_reg_510_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp1_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(ap_phi_mux_axi_last_V_2_i_phi_fu_334_p4),
        .O(brmerge_i_fu_433_p2));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \brmerge_i_reg_519[0]_i_3 
       (.I0(\eol_reg_307_reg_n_0_[0] ),
        .I1(brmerge_i_reg_519),
        .I2(AXI_video_strm_V_last_V_0_payload_B),
        .I3(AXI_video_strm_V_last_V_0_sel),
        .I4(AXI_video_strm_V_last_V_0_payload_A),
        .O(ap_phi_mux_axi_last_V_2_i_phi_fu_334_p4));
  FDRE \brmerge_i_reg_519_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\brmerge_i_reg_519[0]_i_1_n_0 ),
        .Q(brmerge_i_reg_519),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAEAAAAA)) 
    \eol_2_i_reg_354[0]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp2_iter1_reg_n_0),
        .I3(\eol_2_i_reg_354_reg_n_0_[0] ),
        .I4(ap_CS_fsm_pp2_stage0),
        .O(\eol_2_i_reg_354[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \eol_2_i_reg_354[0]_i_2 
       (.I0(\eol_i_reg_295_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_last_V_0_payload_B),
        .I3(AXI_video_strm_V_last_V_0_sel),
        .I4(AXI_video_strm_V_last_V_0_payload_A),
        .O(\eol_2_i_reg_354[0]_i_2_n_0 ));
  FDRE \eol_2_i_reg_354_reg[0] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_354[0]_i_1_n_0 ),
        .D(\eol_2_i_reg_354[0]_i_2_n_0 ),
        .Q(\eol_2_i_reg_354_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \eol_i_reg_295[0]_i_1 
       (.I0(AXI_video_strm_V_last_V_0_payload_A),
        .I1(AXI_video_strm_V_last_V_0_sel),
        .I2(AXI_video_strm_V_last_V_0_payload_B),
        .I3(brmerge_i_reg_519),
        .I4(\eol_reg_307_reg_n_0_[0] ),
        .I5(\eol_reg_307_reg[0]_0 ),
        .O(eol_i_reg_295));
  FDRE \eol_i_reg_295_reg[0] 
       (.C(ap_clk),
        .CE(eol_reg_307),
        .D(eol_i_reg_295),
        .Q(\eol_i_reg_295_reg_n_0_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBA)) 
    \eol_reg_307[0]_i_1 
       (.I0(\eol_reg_307_reg[0]_0 ),
        .I1(exitcond8_i_fu_408_p2),
        .I2(ap_CS_fsm_state4),
        .O(eol_reg_307));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \eol_reg_307[0]_i_2 
       (.I0(\eol_reg_307_reg_n_0_[0] ),
        .I1(brmerge_i_reg_519),
        .I2(AXI_video_strm_V_last_V_0_data_out),
        .I3(\eol_reg_307_reg[0]_0 ),
        .I4(axi_last_V1_i_reg_253),
        .O(\eol_reg_307[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \eol_reg_307[0]_i_3 
       (.I0(\exitcond_i_reg_510_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_0),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_block_pp1_stage0_subdone),
        .O(\eol_reg_307_reg[0]_0 ));
  FDRE \eol_reg_307_reg[0] 
       (.C(ap_clk),
        .CE(eol_reg_307),
        .D(\eol_reg_307[0]_i_2_n_0 ),
        .Q(\eol_reg_307_reg_n_0_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_i_reg_510[0]_i_1 
       (.I0(exitcond_i_fu_419_p2),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(\exitcond_i_reg_510_reg_n_0_[0] ),
        .O(\exitcond_i_reg_510[0]_i_1_n_0 ));
  FDRE \exitcond_i_reg_510_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_reg_510[0]_i_1_n_0 ),
        .Q(\exitcond_i_reg_510_reg_n_0_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_505[0]_i_1 
       (.I0(t_V_reg_273[0]),
        .O(i_V_fu_413_p2[0]));
  FDRE \i_V_reg_505_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_413_p2[0]),
        .Q(i_V_reg_505[0]),
        .R(1'b0));
  FDRE \i_V_reg_505_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_413_p2[10]),
        .Q(i_V_reg_505[10]),
        .R(1'b0));
  FDRE \i_V_reg_505_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_413_p2[11]),
        .Q(i_V_reg_505[11]),
        .R(1'b0));
  FDRE \i_V_reg_505_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_413_p2[12]),
        .Q(i_V_reg_505[12]),
        .R(1'b0));
  CARRY4 \i_V_reg_505_reg[12]_i_1 
       (.CI(\i_V_reg_505_reg[8]_i_1_n_0 ),
        .CO({\i_V_reg_505_reg[12]_i_1_n_0 ,\i_V_reg_505_reg[12]_i_1_n_1 ,\i_V_reg_505_reg[12]_i_1_n_2 ,\i_V_reg_505_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_413_p2[12:9]),
        .S(t_V_reg_273[12:9]));
  FDRE \i_V_reg_505_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_413_p2[13]),
        .Q(i_V_reg_505[13]),
        .R(1'b0));
  FDRE \i_V_reg_505_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_413_p2[14]),
        .Q(i_V_reg_505[14]),
        .R(1'b0));
  FDRE \i_V_reg_505_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_413_p2[15]),
        .Q(i_V_reg_505[15]),
        .R(1'b0));
  CARRY4 \i_V_reg_505_reg[15]_i_1 
       (.CI(\i_V_reg_505_reg[12]_i_1_n_0 ),
        .CO({\NLW_i_V_reg_505_reg[15]_i_1_CO_UNCONNECTED [3:2],\i_V_reg_505_reg[15]_i_1_n_2 ,\i_V_reg_505_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_V_reg_505_reg[15]_i_1_O_UNCONNECTED [3],i_V_fu_413_p2[15:13]}),
        .S({1'b0,t_V_reg_273[15:13]}));
  FDRE \i_V_reg_505_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_413_p2[1]),
        .Q(i_V_reg_505[1]),
        .R(1'b0));
  FDRE \i_V_reg_505_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_413_p2[2]),
        .Q(i_V_reg_505[2]),
        .R(1'b0));
  FDRE \i_V_reg_505_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_413_p2[3]),
        .Q(i_V_reg_505[3]),
        .R(1'b0));
  FDRE \i_V_reg_505_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_413_p2[4]),
        .Q(i_V_reg_505[4]),
        .R(1'b0));
  CARRY4 \i_V_reg_505_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_V_reg_505_reg[4]_i_1_n_0 ,\i_V_reg_505_reg[4]_i_1_n_1 ,\i_V_reg_505_reg[4]_i_1_n_2 ,\i_V_reg_505_reg[4]_i_1_n_3 }),
        .CYINIT(t_V_reg_273[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_413_p2[4:1]),
        .S(t_V_reg_273[4:1]));
  FDRE \i_V_reg_505_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_413_p2[5]),
        .Q(i_V_reg_505[5]),
        .R(1'b0));
  FDRE \i_V_reg_505_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_413_p2[6]),
        .Q(i_V_reg_505[6]),
        .R(1'b0));
  FDRE \i_V_reg_505_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_413_p2[7]),
        .Q(i_V_reg_505[7]),
        .R(1'b0));
  FDRE \i_V_reg_505_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_413_p2[8]),
        .Q(i_V_reg_505[8]),
        .R(1'b0));
  CARRY4 \i_V_reg_505_reg[8]_i_1 
       (.CI(\i_V_reg_505_reg[4]_i_1_n_0 ),
        .CO({\i_V_reg_505_reg[8]_i_1_n_0 ,\i_V_reg_505_reg[8]_i_1_n_1 ,\i_V_reg_505_reg[8]_i_1_n_2 ,\i_V_reg_505_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_413_p2[8:5]),
        .S(t_V_reg_273[8:5]));
  FDRE \i_V_reg_505_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_413_p2[9]),
        .Q(i_V_reg_505[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \img_cols_V_read_reg_476[15]_i_1 
       (.I0(Q),
        .I1(img_0_cols_V_c66_full_n),
        .I2(img_0_rows_V_c_empty_n),
        .I3(ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg_0),
        .I4(img_0_rows_V_c65_full_n),
        .I5(img_0_cols_V_c_empty_n),
        .O(AXIvideo2Mat_U0_img_cols_V_read));
  FDRE \img_cols_V_read_reg_476_reg[0] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][15] [0]),
        .Q(img_cols_V_read_reg_476[0]),
        .R(1'b0));
  FDRE \img_cols_V_read_reg_476_reg[10] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][15] [10]),
        .Q(img_cols_V_read_reg_476[10]),
        .R(1'b0));
  FDRE \img_cols_V_read_reg_476_reg[11] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][15] [11]),
        .Q(img_cols_V_read_reg_476[11]),
        .R(1'b0));
  FDRE \img_cols_V_read_reg_476_reg[12] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][15] [12]),
        .Q(img_cols_V_read_reg_476[12]),
        .R(1'b0));
  FDRE \img_cols_V_read_reg_476_reg[13] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][15] [13]),
        .Q(img_cols_V_read_reg_476[13]),
        .R(1'b0));
  FDRE \img_cols_V_read_reg_476_reg[14] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][15] [14]),
        .Q(img_cols_V_read_reg_476[14]),
        .R(1'b0));
  FDRE \img_cols_V_read_reg_476_reg[15] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][15] [15]),
        .Q(img_cols_V_read_reg_476[15]),
        .R(1'b0));
  FDRE \img_cols_V_read_reg_476_reg[1] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][15] [1]),
        .Q(img_cols_V_read_reg_476[1]),
        .R(1'b0));
  FDRE \img_cols_V_read_reg_476_reg[2] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][15] [2]),
        .Q(img_cols_V_read_reg_476[2]),
        .R(1'b0));
  FDRE \img_cols_V_read_reg_476_reg[3] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][15] [3]),
        .Q(img_cols_V_read_reg_476[3]),
        .R(1'b0));
  FDRE \img_cols_V_read_reg_476_reg[4] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][15] [4]),
        .Q(img_cols_V_read_reg_476[4]),
        .R(1'b0));
  FDRE \img_cols_V_read_reg_476_reg[5] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][15] [5]),
        .Q(img_cols_V_read_reg_476[5]),
        .R(1'b0));
  FDRE \img_cols_V_read_reg_476_reg[6] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][15] [6]),
        .Q(img_cols_V_read_reg_476[6]),
        .R(1'b0));
  FDRE \img_cols_V_read_reg_476_reg[7] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][15] [7]),
        .Q(img_cols_V_read_reg_476[7]),
        .R(1'b0));
  FDRE \img_cols_V_read_reg_476_reg[8] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][15] [8]),
        .Q(img_cols_V_read_reg_476[8]),
        .R(1'b0));
  FDRE \img_cols_V_read_reg_476_reg[9] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][15] [9]),
        .Q(img_cols_V_read_reg_476[9]),
        .R(1'b0));
  FDRE \img_rows_V_read_reg_471_reg[0] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][15]_0 [0]),
        .Q(img_rows_V_read_reg_471[0]),
        .R(1'b0));
  FDRE \img_rows_V_read_reg_471_reg[10] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][15]_0 [10]),
        .Q(img_rows_V_read_reg_471[10]),
        .R(1'b0));
  FDRE \img_rows_V_read_reg_471_reg[11] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][15]_0 [11]),
        .Q(img_rows_V_read_reg_471[11]),
        .R(1'b0));
  FDRE \img_rows_V_read_reg_471_reg[12] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][15]_0 [12]),
        .Q(img_rows_V_read_reg_471[12]),
        .R(1'b0));
  FDRE \img_rows_V_read_reg_471_reg[13] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][15]_0 [13]),
        .Q(img_rows_V_read_reg_471[13]),
        .R(1'b0));
  FDRE \img_rows_V_read_reg_471_reg[14] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][15]_0 [14]),
        .Q(img_rows_V_read_reg_471[14]),
        .R(1'b0));
  FDRE \img_rows_V_read_reg_471_reg[15] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][15]_0 [15]),
        .Q(img_rows_V_read_reg_471[15]),
        .R(1'b0));
  FDRE \img_rows_V_read_reg_471_reg[1] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][15]_0 [1]),
        .Q(img_rows_V_read_reg_471[1]),
        .R(1'b0));
  FDRE \img_rows_V_read_reg_471_reg[2] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][15]_0 [2]),
        .Q(img_rows_V_read_reg_471[2]),
        .R(1'b0));
  FDRE \img_rows_V_read_reg_471_reg[3] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][15]_0 [3]),
        .Q(img_rows_V_read_reg_471[3]),
        .R(1'b0));
  FDRE \img_rows_V_read_reg_471_reg[4] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][15]_0 [4]),
        .Q(img_rows_V_read_reg_471[4]),
        .R(1'b0));
  FDRE \img_rows_V_read_reg_471_reg[5] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][15]_0 [5]),
        .Q(img_rows_V_read_reg_471[5]),
        .R(1'b0));
  FDRE \img_rows_V_read_reg_471_reg[6] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][15]_0 [6]),
        .Q(img_rows_V_read_reg_471[6]),
        .R(1'b0));
  FDRE \img_rows_V_read_reg_471_reg[7] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][15]_0 [7]),
        .Q(img_rows_V_read_reg_471[7]),
        .R(1'b0));
  FDRE \img_rows_V_read_reg_471_reg[8] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][15]_0 [8]),
        .Q(img_rows_V_read_reg_471[8]),
        .R(1'b0));
  FDRE \img_rows_V_read_reg_471_reg[9] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\SRL_SIG_reg[1][15]_0 [9]),
        .Q(img_rows_V_read_reg_471[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hDDDDD000)) 
    int_ap_ready_i_1
       (.I0(internal_full_n_reg),
        .I1(ap_sync_reg_Block_Mat_exit841_pr_U0_ap_ready_reg_0),
        .I2(ap_CS_fsm_state4),
        .I3(exitcond8_i_fu_408_p2),
        .I4(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .O(ap_sync_ready));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_10
       (.I0(t_V_reg_273[12]),
        .I1(img_rows_V_read_reg_471[12]),
        .I2(img_rows_V_read_reg_471[14]),
        .I3(t_V_reg_273[14]),
        .I4(img_rows_V_read_reg_471[13]),
        .I5(t_V_reg_273[13]),
        .O(int_ap_ready_i_10_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_13
       (.I0(t_V_reg_273[9]),
        .I1(img_rows_V_read_reg_471[9]),
        .I2(img_rows_V_read_reg_471[11]),
        .I3(t_V_reg_273[11]),
        .I4(img_rows_V_read_reg_471[10]),
        .I5(t_V_reg_273[10]),
        .O(int_ap_ready_i_13_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_14
       (.I0(t_V_reg_273[6]),
        .I1(img_rows_V_read_reg_471[6]),
        .I2(img_rows_V_read_reg_471[8]),
        .I3(t_V_reg_273[8]),
        .I4(img_rows_V_read_reg_471[7]),
        .I5(t_V_reg_273[7]),
        .O(int_ap_ready_i_14_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_15
       (.I0(t_V_reg_273[3]),
        .I1(img_rows_V_read_reg_471[3]),
        .I2(img_rows_V_read_reg_471[5]),
        .I3(t_V_reg_273[5]),
        .I4(img_rows_V_read_reg_471[4]),
        .I5(t_V_reg_273[4]),
        .O(int_ap_ready_i_15_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_16
       (.I0(t_V_reg_273[0]),
        .I1(img_rows_V_read_reg_471[0]),
        .I2(img_rows_V_read_reg_471[2]),
        .I3(t_V_reg_273[2]),
        .I4(img_rows_V_read_reg_471[1]),
        .I5(t_V_reg_273[1]),
        .O(int_ap_ready_i_16_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    int_ap_ready_i_9
       (.I0(img_rows_V_read_reg_471[15]),
        .I1(t_V_reg_273[15]),
        .O(int_ap_ready_i_9_n_0));
  CARRY4 int_ap_ready_reg_i_3
       (.CI(int_ap_ready_reg_i_8_n_0),
        .CO({NLW_int_ap_ready_reg_i_3_CO_UNCONNECTED[3:2],exitcond8_i_fu_408_p2,int_ap_ready_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_int_ap_ready_reg_i_3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,int_ap_ready_i_9_n_0,int_ap_ready_i_10_n_0}));
  CARRY4 int_ap_ready_reg_i_8
       (.CI(1'b0),
        .CO({int_ap_ready_reg_i_8_n_0,int_ap_ready_reg_i_8_n_1,int_ap_ready_reg_i_8_n_2,int_ap_ready_reg_i_8_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_int_ap_ready_reg_i_8_O_UNCONNECTED[3:0]),
        .S({int_ap_ready_i_13_n_0,int_ap_ready_i_14_n_0,int_ap_ready_i_15_n_0,int_ap_ready_i_16_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__18
       (.I0(\eol_reg_307_reg[0]_0 ),
        .I1(img_0_data_stream_0_full_n),
        .O(internal_empty_n_reg));
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__19
       (.I0(\eol_reg_307_reg[0]_0 ),
        .I1(img_0_data_stream_1_full_n),
        .O(internal_empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__20
       (.I0(\eol_reg_307_reg[0]_0 ),
        .I1(img_0_data_stream_2_full_n),
        .O(internal_empty_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__21
       (.I0(AXIvideo2Mat_U0_img_cols_V_read),
        .I1(img_0_rows_V_c65_full_n),
        .O(internal_empty_n_reg_2));
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__22
       (.I0(AXIvideo2Mat_U0_img_cols_V_read),
        .I1(img_0_cols_V_c66_full_n),
        .O(internal_empty_n_reg_3));
  LUT6 #(
    .INIT(64'hFFF7FFF7FFF70000)) 
    \sof_1_i_fu_182[0]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(exitcond_i_fu_419_p2),
        .I4(ap_CS_fsm_state3),
        .I5(sof_1_i_fu_182),
        .O(\sof_1_i_fu_182[0]_i_1_n_0 ));
  FDRE \sof_1_i_fu_182_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_1_i_fu_182[0]_i_1_n_0 ),
        .Q(sof_1_i_fu_182),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FF40FF40FF40)) 
    start_once_reg_i_1__0
       (.I0(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .I1(ap_start),
        .I2(start_for_GaussianBlur_U0_full_n),
        .I3(start_once_reg),
        .I4(exitcond8_i_fu_408_p2),
        .I5(ap_CS_fsm_state4),
        .O(start_once_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__0_n_0),
        .Q(start_once_reg),
        .R(SS));
  LUT6 #(
    .INIT(64'h0000FFF700000000)) 
    \t_V_9_reg_284[0]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(exitcond_i_fu_419_p2),
        .I4(exitcond8_i_fu_408_p2),
        .I5(ap_CS_fsm_state4),
        .O(t_V_9_reg_284));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_9_reg_284[0]_i_10 
       (.I0(t_V_9_reg_284_reg[6]),
        .I1(img_cols_V_read_reg_476[6]),
        .I2(img_cols_V_read_reg_476[8]),
        .I3(t_V_9_reg_284_reg[8]),
        .I4(img_cols_V_read_reg_476[7]),
        .I5(t_V_9_reg_284_reg[7]),
        .O(\t_V_9_reg_284[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_9_reg_284[0]_i_11 
       (.I0(t_V_9_reg_284_reg[3]),
        .I1(img_cols_V_read_reg_476[3]),
        .I2(img_cols_V_read_reg_476[5]),
        .I3(t_V_9_reg_284_reg[5]),
        .I4(img_cols_V_read_reg_476[4]),
        .I5(t_V_9_reg_284_reg[4]),
        .O(\t_V_9_reg_284[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_9_reg_284[0]_i_12 
       (.I0(t_V_9_reg_284_reg[0]),
        .I1(img_cols_V_read_reg_476[0]),
        .I2(img_cols_V_read_reg_476[2]),
        .I3(t_V_9_reg_284_reg[2]),
        .I4(img_cols_V_read_reg_476[1]),
        .I5(t_V_9_reg_284_reg[1]),
        .O(\t_V_9_reg_284[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \t_V_9_reg_284[0]_i_2 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(exitcond_i_fu_419_p2),
        .O(sof_1_i_fu_1820));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_9_reg_284[0]_i_5 
       (.I0(t_V_9_reg_284_reg[0]),
        .O(\t_V_9_reg_284[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_9_reg_284[0]_i_7 
       (.I0(img_cols_V_read_reg_476[15]),
        .I1(t_V_9_reg_284_reg[15]),
        .O(\t_V_9_reg_284[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_9_reg_284[0]_i_8 
       (.I0(t_V_9_reg_284_reg[12]),
        .I1(img_cols_V_read_reg_476[12]),
        .I2(img_cols_V_read_reg_476[14]),
        .I3(t_V_9_reg_284_reg[14]),
        .I4(img_cols_V_read_reg_476[13]),
        .I5(t_V_9_reg_284_reg[13]),
        .O(\t_V_9_reg_284[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_9_reg_284[0]_i_9 
       (.I0(t_V_9_reg_284_reg[9]),
        .I1(img_cols_V_read_reg_476[9]),
        .I2(img_cols_V_read_reg_476[11]),
        .I3(t_V_9_reg_284_reg[11]),
        .I4(img_cols_V_read_reg_476[10]),
        .I5(t_V_9_reg_284_reg[10]),
        .O(\t_V_9_reg_284[0]_i_9_n_0 ));
  FDRE \t_V_9_reg_284_reg[0] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1820),
        .D(\t_V_9_reg_284_reg[0]_i_3_n_7 ),
        .Q(t_V_9_reg_284_reg[0]),
        .R(t_V_9_reg_284));
  CARRY4 \t_V_9_reg_284_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\t_V_9_reg_284_reg[0]_i_3_n_0 ,\t_V_9_reg_284_reg[0]_i_3_n_1 ,\t_V_9_reg_284_reg[0]_i_3_n_2 ,\t_V_9_reg_284_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_V_9_reg_284_reg[0]_i_3_n_4 ,\t_V_9_reg_284_reg[0]_i_3_n_5 ,\t_V_9_reg_284_reg[0]_i_3_n_6 ,\t_V_9_reg_284_reg[0]_i_3_n_7 }),
        .S({t_V_9_reg_284_reg[3:1],\t_V_9_reg_284[0]_i_5_n_0 }));
  CARRY4 \t_V_9_reg_284_reg[0]_i_4 
       (.CI(\t_V_9_reg_284_reg[0]_i_6_n_0 ),
        .CO({\NLW_t_V_9_reg_284_reg[0]_i_4_CO_UNCONNECTED [3:2],exitcond_i_fu_419_p2,\t_V_9_reg_284_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_t_V_9_reg_284_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\t_V_9_reg_284[0]_i_7_n_0 ,\t_V_9_reg_284[0]_i_8_n_0 }));
  CARRY4 \t_V_9_reg_284_reg[0]_i_6 
       (.CI(1'b0),
        .CO({\t_V_9_reg_284_reg[0]_i_6_n_0 ,\t_V_9_reg_284_reg[0]_i_6_n_1 ,\t_V_9_reg_284_reg[0]_i_6_n_2 ,\t_V_9_reg_284_reg[0]_i_6_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_t_V_9_reg_284_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\t_V_9_reg_284[0]_i_9_n_0 ,\t_V_9_reg_284[0]_i_10_n_0 ,\t_V_9_reg_284[0]_i_11_n_0 ,\t_V_9_reg_284[0]_i_12_n_0 }));
  FDRE \t_V_9_reg_284_reg[10] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1820),
        .D(\t_V_9_reg_284_reg[8]_i_1_n_5 ),
        .Q(t_V_9_reg_284_reg[10]),
        .R(t_V_9_reg_284));
  FDRE \t_V_9_reg_284_reg[11] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1820),
        .D(\t_V_9_reg_284_reg[8]_i_1_n_4 ),
        .Q(t_V_9_reg_284_reg[11]),
        .R(t_V_9_reg_284));
  FDRE \t_V_9_reg_284_reg[12] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1820),
        .D(\t_V_9_reg_284_reg[12]_i_1_n_7 ),
        .Q(t_V_9_reg_284_reg[12]),
        .R(t_V_9_reg_284));
  CARRY4 \t_V_9_reg_284_reg[12]_i_1 
       (.CI(\t_V_9_reg_284_reg[8]_i_1_n_0 ),
        .CO({\NLW_t_V_9_reg_284_reg[12]_i_1_CO_UNCONNECTED [3],\t_V_9_reg_284_reg[12]_i_1_n_1 ,\t_V_9_reg_284_reg[12]_i_1_n_2 ,\t_V_9_reg_284_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_9_reg_284_reg[12]_i_1_n_4 ,\t_V_9_reg_284_reg[12]_i_1_n_5 ,\t_V_9_reg_284_reg[12]_i_1_n_6 ,\t_V_9_reg_284_reg[12]_i_1_n_7 }),
        .S(t_V_9_reg_284_reg[15:12]));
  FDRE \t_V_9_reg_284_reg[13] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1820),
        .D(\t_V_9_reg_284_reg[12]_i_1_n_6 ),
        .Q(t_V_9_reg_284_reg[13]),
        .R(t_V_9_reg_284));
  FDRE \t_V_9_reg_284_reg[14] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1820),
        .D(\t_V_9_reg_284_reg[12]_i_1_n_5 ),
        .Q(t_V_9_reg_284_reg[14]),
        .R(t_V_9_reg_284));
  FDRE \t_V_9_reg_284_reg[15] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1820),
        .D(\t_V_9_reg_284_reg[12]_i_1_n_4 ),
        .Q(t_V_9_reg_284_reg[15]),
        .R(t_V_9_reg_284));
  FDRE \t_V_9_reg_284_reg[1] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1820),
        .D(\t_V_9_reg_284_reg[0]_i_3_n_6 ),
        .Q(t_V_9_reg_284_reg[1]),
        .R(t_V_9_reg_284));
  FDRE \t_V_9_reg_284_reg[2] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1820),
        .D(\t_V_9_reg_284_reg[0]_i_3_n_5 ),
        .Q(t_V_9_reg_284_reg[2]),
        .R(t_V_9_reg_284));
  FDRE \t_V_9_reg_284_reg[3] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1820),
        .D(\t_V_9_reg_284_reg[0]_i_3_n_4 ),
        .Q(t_V_9_reg_284_reg[3]),
        .R(t_V_9_reg_284));
  FDRE \t_V_9_reg_284_reg[4] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1820),
        .D(\t_V_9_reg_284_reg[4]_i_1_n_7 ),
        .Q(t_V_9_reg_284_reg[4]),
        .R(t_V_9_reg_284));
  CARRY4 \t_V_9_reg_284_reg[4]_i_1 
       (.CI(\t_V_9_reg_284_reg[0]_i_3_n_0 ),
        .CO({\t_V_9_reg_284_reg[4]_i_1_n_0 ,\t_V_9_reg_284_reg[4]_i_1_n_1 ,\t_V_9_reg_284_reg[4]_i_1_n_2 ,\t_V_9_reg_284_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_9_reg_284_reg[4]_i_1_n_4 ,\t_V_9_reg_284_reg[4]_i_1_n_5 ,\t_V_9_reg_284_reg[4]_i_1_n_6 ,\t_V_9_reg_284_reg[4]_i_1_n_7 }),
        .S(t_V_9_reg_284_reg[7:4]));
  FDRE \t_V_9_reg_284_reg[5] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1820),
        .D(\t_V_9_reg_284_reg[4]_i_1_n_6 ),
        .Q(t_V_9_reg_284_reg[5]),
        .R(t_V_9_reg_284));
  FDRE \t_V_9_reg_284_reg[6] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1820),
        .D(\t_V_9_reg_284_reg[4]_i_1_n_5 ),
        .Q(t_V_9_reg_284_reg[6]),
        .R(t_V_9_reg_284));
  FDRE \t_V_9_reg_284_reg[7] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1820),
        .D(\t_V_9_reg_284_reg[4]_i_1_n_4 ),
        .Q(t_V_9_reg_284_reg[7]),
        .R(t_V_9_reg_284));
  FDRE \t_V_9_reg_284_reg[8] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1820),
        .D(\t_V_9_reg_284_reg[8]_i_1_n_7 ),
        .Q(t_V_9_reg_284_reg[8]),
        .R(t_V_9_reg_284));
  CARRY4 \t_V_9_reg_284_reg[8]_i_1 
       (.CI(\t_V_9_reg_284_reg[4]_i_1_n_0 ),
        .CO({\t_V_9_reg_284_reg[8]_i_1_n_0 ,\t_V_9_reg_284_reg[8]_i_1_n_1 ,\t_V_9_reg_284_reg[8]_i_1_n_2 ,\t_V_9_reg_284_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_9_reg_284_reg[8]_i_1_n_4 ,\t_V_9_reg_284_reg[8]_i_1_n_5 ,\t_V_9_reg_284_reg[8]_i_1_n_6 ,\t_V_9_reg_284_reg[8]_i_1_n_7 }),
        .S(t_V_9_reg_284_reg[11:8]));
  FDRE \t_V_9_reg_284_reg[9] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1820),
        .D(\t_V_9_reg_284_reg[8]_i_1_n_6 ),
        .Q(t_V_9_reg_284_reg[9]),
        .R(t_V_9_reg_284));
  FDRE \t_V_reg_273_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_505[0]),
        .Q(t_V_reg_273[0]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_273_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_505[10]),
        .Q(t_V_reg_273[10]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_273_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_505[11]),
        .Q(t_V_reg_273[11]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_273_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_505[12]),
        .Q(t_V_reg_273[12]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_273_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_505[13]),
        .Q(t_V_reg_273[13]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_273_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_505[14]),
        .Q(t_V_reg_273[14]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_273_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_505[15]),
        .Q(t_V_reg_273[15]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_273_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_505[1]),
        .Q(t_V_reg_273[1]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_273_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_505[2]),
        .Q(t_V_reg_273[2]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_273_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_505[3]),
        .Q(t_V_reg_273[3]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_273_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_505[4]),
        .Q(t_V_reg_273[4]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_273_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_505[5]),
        .Q(t_V_reg_273[5]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_273_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_505[6]),
        .Q(t_V_reg_273[6]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_273_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_505[7]),
        .Q(t_V_reg_273[7]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_273_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_505[8]),
        .Q(t_V_reg_273[8]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_273_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_505[9]),
        .Q(t_V_reg_273[9]),
        .R(ap_CS_fsm_state3));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_481[0]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[0]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[0]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_481[10]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[10]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[10]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_481[11]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[11]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[11]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_481[12]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[12]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[12]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_481[13]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[13]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[13]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_481[14]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[14]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[14]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_481[15]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[15]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[15]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_481[16]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[16]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[16]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_481[17]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[17]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[17]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_481[18]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[18]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[18]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_481[19]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[19]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[19]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_481[1]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[1]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[1]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_481[20]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[20]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[20]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_481[21]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[21]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[21]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_481[22]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[22]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[22]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_481[23]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[23]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[23]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_481[2]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[2]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[2]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_481[3]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[3]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[3]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_481[4]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[4]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[4]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_481[5]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[5]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[5]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_481[6]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[6]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[6]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_481[7]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[7]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[7]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_481[8]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[8]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[8]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_481[9]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[9]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[9]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[9]));
  FDRE \tmp_data_V_reg_481_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[0]),
        .Q(tmp_data_V_reg_481[0]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_481_reg[10] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[10]),
        .Q(tmp_data_V_reg_481[10]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_481_reg[11] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[11]),
        .Q(tmp_data_V_reg_481[11]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_481_reg[12] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[12]),
        .Q(tmp_data_V_reg_481[12]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_481_reg[13] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[13]),
        .Q(tmp_data_V_reg_481[13]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_481_reg[14] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[14]),
        .Q(tmp_data_V_reg_481[14]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_481_reg[15] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[15]),
        .Q(tmp_data_V_reg_481[15]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_481_reg[16] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[16]),
        .Q(tmp_data_V_reg_481[16]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_481_reg[17] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[17]),
        .Q(tmp_data_V_reg_481[17]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_481_reg[18] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[18]),
        .Q(tmp_data_V_reg_481[18]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_481_reg[19] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[19]),
        .Q(tmp_data_V_reg_481[19]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_481_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[1]),
        .Q(tmp_data_V_reg_481[1]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_481_reg[20] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[20]),
        .Q(tmp_data_V_reg_481[20]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_481_reg[21] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[21]),
        .Q(tmp_data_V_reg_481[21]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_481_reg[22] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[22]),
        .Q(tmp_data_V_reg_481[22]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_481_reg[23] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[23]),
        .Q(tmp_data_V_reg_481[23]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_481_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[2]),
        .Q(tmp_data_V_reg_481[2]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_481_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[3]),
        .Q(tmp_data_V_reg_481[3]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_481_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[4]),
        .Q(tmp_data_V_reg_481[4]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_481_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[5]),
        .Q(tmp_data_V_reg_481[5]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_481_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[6]),
        .Q(tmp_data_V_reg_481[6]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_481_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[7]),
        .Q(tmp_data_V_reg_481[7]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_481_reg[8] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[8]),
        .Q(tmp_data_V_reg_481[8]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_481_reg[9] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[9]),
        .Q(tmp_data_V_reg_481[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_last_V_reg_489[0]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(AXI_video_strm_V_data_V_0_sel2));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_last_V_reg_489[0]_i_2 
       (.I0(AXI_video_strm_V_last_V_0_payload_B),
        .I1(AXI_video_strm_V_last_V_0_sel),
        .I2(AXI_video_strm_V_last_V_0_payload_A),
        .O(AXI_video_strm_V_last_V_0_data_out));
  FDRE \tmp_last_V_reg_489_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_last_V_0_data_out),
        .Q(tmp_last_V_reg_489),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "And_3" *) 
module m3_for_arty_a7_threshold2_0_1_And_3
   (start_once_reg,
    exitcond_i_reg_284_pp0_iter1_reg,
    ap_enable_reg_pp0_iter2_reg_0,
    ap_block_pp0_stage0_subdone,
    CO,
    Q,
    And_3_U0_ap_ready,
    And_3_U0_src_2_data_stream_V_read,
    mOutPtr110_out,
    \mOutPtr_reg[0] ,
    \SRL_SIG_reg[0][7] ,
    mOutPtr110_out_0,
    ap_idle,
    internal_full_n_reg,
    \mOutPtr_reg[1] ,
    \mOutPtr_reg[0]_0 ,
    \SRL_SIG_reg[0]_1 ,
    \SRL_SIG_reg[1]_2 ,
    img_s_1_data_stream_s_dout,
    img_h_1_data_stream_s_dout,
    ap_clk,
    SS,
    ap_rst_n,
    And_3_U0_dst_rows_V_read,
    img_hls_data_stream_s_full_n,
    img_s_1_data_stream_s_empty_n,
    img_h_1_data_stream_s_empty_n,
    img_v_1_data_stream_s_empty_n,
    And_3_U0_ap_start,
    start_for_Dilate_U0_full_n,
    Dilate_U0_p_src_data_stream_V_read,
    img_hls_data_stream_s_empty_n,
    \SRL_SIG_reg[0]_3 ,
    start_once_reg_reg_0,
    start_for_And_3_U0_full_n,
    Threshold_l_U0_ap_start,
    \ap_CS_fsm_reg[0]_0 ,
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg,
    \ap_CS_fsm_reg[0]_1 ,
    internal_empty_n_reg,
    ap_sync_reg_Block_Mat_exit841_pr_U0_ap_ready_reg,
    if_dout,
    \int_rows_reg[15] ,
    SR);
  output start_once_reg;
  output exitcond_i_reg_284_pp0_iter1_reg;
  output ap_enable_reg_pp0_iter2_reg_0;
  output ap_block_pp0_stage0_subdone;
  output [0:0]CO;
  output [2:0]Q;
  output And_3_U0_ap_ready;
  output And_3_U0_src_2_data_stream_V_read;
  output mOutPtr110_out;
  output \mOutPtr_reg[0] ;
  output \SRL_SIG_reg[0][7] ;
  output mOutPtr110_out_0;
  output ap_idle;
  output internal_full_n_reg;
  input \mOutPtr_reg[1] ;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]\SRL_SIG_reg[0]_1 ;
  input [0:0]\SRL_SIG_reg[1]_2 ;
  input [0:0]img_s_1_data_stream_s_dout;
  input [0:0]img_h_1_data_stream_s_dout;
  input ap_clk;
  input [0:0]SS;
  input ap_rst_n;
  input And_3_U0_dst_rows_V_read;
  input img_hls_data_stream_s_full_n;
  input img_s_1_data_stream_s_empty_n;
  input img_h_1_data_stream_s_empty_n;
  input img_v_1_data_stream_s_empty_n;
  input And_3_U0_ap_start;
  input start_for_Dilate_U0_full_n;
  input Dilate_U0_p_src_data_stream_V_read;
  input img_hls_data_stream_s_empty_n;
  input [0:0]\SRL_SIG_reg[0]_3 ;
  input start_once_reg_reg_0;
  input start_for_And_3_U0_full_n;
  input Threshold_l_U0_ap_start;
  input [0:0]\ap_CS_fsm_reg[0]_0 ;
  input ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg;
  input [0:0]\ap_CS_fsm_reg[0]_1 ;
  input internal_empty_n_reg;
  input ap_sync_reg_Block_Mat_exit841_pr_U0_ap_ready_reg;
  input [15:0]if_dout;
  input [15:0]\int_rows_reg[15] ;
  input [0:0]SR;

  wire And_3_U0_ap_ready;
  wire And_3_U0_ap_start;
  wire [7:7]And_3_U0_dst_data_stream_V_din;
  wire And_3_U0_dst_rows_V_read;
  wire And_3_U0_src_2_data_stream_V_read;
  wire [0:0]CO;
  wire Dilate_U0_p_src_data_stream_V_read;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \SRL_SIG_reg[0][7] ;
  wire [0:0]\SRL_SIG_reg[0]_1 ;
  wire [0:0]\SRL_SIG_reg[0]_3 ;
  wire [0:0]\SRL_SIG_reg[1]_2 ;
  wire [0:0]SS;
  wire Threshold_l_U0_ap_start;
  wire \ap_CS_fsm[2]_i_10__4_n_0 ;
  wire \ap_CS_fsm[2]_i_2__2_n_0 ;
  wire \ap_CS_fsm[2]_i_5__6_n_0 ;
  wire \ap_CS_fsm[2]_i_6__4_n_0 ;
  wire \ap_CS_fsm[2]_i_7__4_n_0 ;
  wire \ap_CS_fsm[2]_i_8__4_n_0 ;
  wire \ap_CS_fsm[2]_i_9__4_n_0 ;
  wire \ap_CS_fsm[3]_i_10__3_n_0 ;
  wire \ap_CS_fsm[3]_i_11_n_0 ;
  wire \ap_CS_fsm[3]_i_4__0_n_0 ;
  wire \ap_CS_fsm[3]_i_6__5_n_0 ;
  wire \ap_CS_fsm[3]_i_7__4_n_0 ;
  wire \ap_CS_fsm[3]_i_8__4_n_0 ;
  wire \ap_CS_fsm[3]_i_9__4_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[0]_1 ;
  wire \ap_CS_fsm_reg[2]_i_3__2_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_4__4_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_4__4_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_4__4_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_4__4_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_3__3_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_5_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_5_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_5_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_5_n_3 ;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__5_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__5_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2_i_1__3_n_0;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg;
  wire ap_sync_reg_Block_Mat_exit841_pr_U0_ap_ready_reg;
  wire [15:0]dst_cols_V_read_reg_270;
  wire [15:0]dst_rows_V_read_reg_265;
  wire exitcond_i_reg_2840;
  wire \exitcond_i_reg_284[0]_i_1_n_0 ;
  wire exitcond_i_reg_284_pp0_iter1_reg;
  wire \exitcond_i_reg_284_pp0_iter1_reg[0]_i_1_n_0 ;
  wire \exitcond_i_reg_284_reg_n_0_[0] ;
  wire [15:0]i_V_fu_236_p2;
  wire [15:0]i_V_reg_279;
  wire \i_V_reg_279_reg[12]_i_1_n_0 ;
  wire \i_V_reg_279_reg[12]_i_1_n_1 ;
  wire \i_V_reg_279_reg[12]_i_1_n_2 ;
  wire \i_V_reg_279_reg[12]_i_1_n_3 ;
  wire \i_V_reg_279_reg[15]_i_1_n_2 ;
  wire \i_V_reg_279_reg[15]_i_1_n_3 ;
  wire \i_V_reg_279_reg[4]_i_1_n_0 ;
  wire \i_V_reg_279_reg[4]_i_1_n_1 ;
  wire \i_V_reg_279_reg[4]_i_1_n_2 ;
  wire \i_V_reg_279_reg[4]_i_1_n_3 ;
  wire \i_V_reg_279_reg[8]_i_1_n_0 ;
  wire \i_V_reg_279_reg[8]_i_1_n_1 ;
  wire \i_V_reg_279_reg[8]_i_1_n_2 ;
  wire \i_V_reg_279_reg[8]_i_1_n_3 ;
  wire [15:0]if_dout;
  wire [0:0]img_h_1_data_stream_s_dout;
  wire img_h_1_data_stream_s_empty_n;
  wire img_hls_data_stream_s_empty_n;
  wire img_hls_data_stream_s_full_n;
  wire [0:0]img_s_1_data_stream_s_dout;
  wire img_s_1_data_stream_s_empty_n;
  wire img_v_1_data_stream_s_empty_n;
  wire int_ap_idle_i_2_n_0;
  wire [15:0]\int_rows_reg[15] ;
  wire internal_empty_n_reg;
  wire internal_full_n_reg;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1] ;
  wire start_for_And_3_U0_full_n;
  wire start_for_Dilate_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__1_n_0;
  wire start_once_reg_reg_0;
  wire t_V_8_reg_220;
  wire t_V_8_reg_2200;
  wire \t_V_8_reg_220[0]_i_4_n_0 ;
  wire [15:0]t_V_8_reg_220_reg;
  wire \t_V_8_reg_220_reg[0]_i_3_n_0 ;
  wire \t_V_8_reg_220_reg[0]_i_3_n_1 ;
  wire \t_V_8_reg_220_reg[0]_i_3_n_2 ;
  wire \t_V_8_reg_220_reg[0]_i_3_n_3 ;
  wire \t_V_8_reg_220_reg[0]_i_3_n_4 ;
  wire \t_V_8_reg_220_reg[0]_i_3_n_5 ;
  wire \t_V_8_reg_220_reg[0]_i_3_n_6 ;
  wire \t_V_8_reg_220_reg[0]_i_3_n_7 ;
  wire \t_V_8_reg_220_reg[12]_i_1_n_1 ;
  wire \t_V_8_reg_220_reg[12]_i_1_n_2 ;
  wire \t_V_8_reg_220_reg[12]_i_1_n_3 ;
  wire \t_V_8_reg_220_reg[12]_i_1_n_4 ;
  wire \t_V_8_reg_220_reg[12]_i_1_n_5 ;
  wire \t_V_8_reg_220_reg[12]_i_1_n_6 ;
  wire \t_V_8_reg_220_reg[12]_i_1_n_7 ;
  wire \t_V_8_reg_220_reg[4]_i_1_n_0 ;
  wire \t_V_8_reg_220_reg[4]_i_1_n_1 ;
  wire \t_V_8_reg_220_reg[4]_i_1_n_2 ;
  wire \t_V_8_reg_220_reg[4]_i_1_n_3 ;
  wire \t_V_8_reg_220_reg[4]_i_1_n_4 ;
  wire \t_V_8_reg_220_reg[4]_i_1_n_5 ;
  wire \t_V_8_reg_220_reg[4]_i_1_n_6 ;
  wire \t_V_8_reg_220_reg[4]_i_1_n_7 ;
  wire \t_V_8_reg_220_reg[8]_i_1_n_0 ;
  wire \t_V_8_reg_220_reg[8]_i_1_n_1 ;
  wire \t_V_8_reg_220_reg[8]_i_1_n_2 ;
  wire \t_V_8_reg_220_reg[8]_i_1_n_3 ;
  wire \t_V_8_reg_220_reg[8]_i_1_n_4 ;
  wire \t_V_8_reg_220_reg[8]_i_1_n_5 ;
  wire \t_V_8_reg_220_reg[8]_i_1_n_6 ;
  wire \t_V_8_reg_220_reg[8]_i_1_n_7 ;
  wire \t_V_reg_209_reg_n_0_[0] ;
  wire \t_V_reg_209_reg_n_0_[10] ;
  wire \t_V_reg_209_reg_n_0_[11] ;
  wire \t_V_reg_209_reg_n_0_[12] ;
  wire \t_V_reg_209_reg_n_0_[13] ;
  wire \t_V_reg_209_reg_n_0_[14] ;
  wire \t_V_reg_209_reg_n_0_[15] ;
  wire \t_V_reg_209_reg_n_0_[1] ;
  wire \t_V_reg_209_reg_n_0_[2] ;
  wire \t_V_reg_209_reg_n_0_[3] ;
  wire \t_V_reg_209_reg_n_0_[4] ;
  wire \t_V_reg_209_reg_n_0_[5] ;
  wire \t_V_reg_209_reg_n_0_[6] ;
  wire \t_V_reg_209_reg_n_0_[7] ;
  wire \t_V_reg_209_reg_n_0_[8] ;
  wire \t_V_reg_209_reg_n_0_[9] ;
  wire [7:7]tmp_94_fu_259_p2__0;
  wire \tmp_94_reg_293[7]_i_1_n_0 ;
  wire [3:2]\NLW_ap_CS_fsm_reg[2]_i_3__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3__2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_4__4_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[3]_i_3__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_3__3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_5_O_UNCONNECTED ;
  wire [3:2]\NLW_i_V_reg_279_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_V_reg_279_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_t_V_8_reg_220_reg[12]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \SRL_SIG[0][7]_i_1__11 
       (.I0(And_3_U0_dst_data_stream_V_din),
        .I1(img_hls_data_stream_s_full_n),
        .I2(exitcond_i_reg_284_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(ap_block_pp0_stage0_subdone),
        .I5(\SRL_SIG_reg[0]_3 ),
        .O(\SRL_SIG_reg[0][7] ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1__6 
       (.I0(Q[1]),
        .I1(CO),
        .I2(And_3_U0_dst_rows_V_read),
        .I3(Q[0]),
        .O(ap_NS_fsm[0]));
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[1]_i_1__6 
       (.I0(And_3_U0_dst_rows_V_read),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_10__4 
       (.I0(\t_V_reg_209_reg_n_0_[1] ),
        .I1(dst_rows_V_read_reg_265[1]),
        .I2(\t_V_reg_209_reg_n_0_[0] ),
        .I3(dst_rows_V_read_reg_265[0]),
        .I4(dst_rows_V_read_reg_265[2]),
        .I5(\t_V_reg_209_reg_n_0_[2] ),
        .O(\ap_CS_fsm[2]_i_10__4_n_0 ));
  LUT4 #(
    .INIT(16'h44F4)) 
    \ap_CS_fsm[2]_i_1__6 
       (.I0(\ap_CS_fsm[2]_i_2__2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(Q[1]),
        .I3(CO),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'h00005540)) 
    \ap_CS_fsm[2]_i_2__2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(ap_block_pp0_stage0_subdone),
        .O(\ap_CS_fsm[2]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[2]_i_5__6 
       (.I0(dst_rows_V_read_reg_265[15]),
        .I1(\t_V_reg_209_reg_n_0_[15] ),
        .O(\ap_CS_fsm[2]_i_5__6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6__4 
       (.I0(\t_V_reg_209_reg_n_0_[13] ),
        .I1(dst_rows_V_read_reg_265[13]),
        .I2(\t_V_reg_209_reg_n_0_[12] ),
        .I3(dst_rows_V_read_reg_265[12]),
        .I4(dst_rows_V_read_reg_265[14]),
        .I5(\t_V_reg_209_reg_n_0_[14] ),
        .O(\ap_CS_fsm[2]_i_6__4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_7__4 
       (.I0(\t_V_reg_209_reg_n_0_[10] ),
        .I1(dst_rows_V_read_reg_265[10]),
        .I2(\t_V_reg_209_reg_n_0_[9] ),
        .I3(dst_rows_V_read_reg_265[9]),
        .I4(dst_rows_V_read_reg_265[11]),
        .I5(\t_V_reg_209_reg_n_0_[11] ),
        .O(\ap_CS_fsm[2]_i_7__4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_8__4 
       (.I0(\t_V_reg_209_reg_n_0_[7] ),
        .I1(dst_rows_V_read_reg_265[7]),
        .I2(\t_V_reg_209_reg_n_0_[6] ),
        .I3(dst_rows_V_read_reg_265[6]),
        .I4(dst_rows_V_read_reg_265[8]),
        .I5(\t_V_reg_209_reg_n_0_[8] ),
        .O(\ap_CS_fsm[2]_i_8__4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_9__4 
       (.I0(\t_V_reg_209_reg_n_0_[4] ),
        .I1(dst_rows_V_read_reg_265[4]),
        .I2(\t_V_reg_209_reg_n_0_[3] ),
        .I3(dst_rows_V_read_reg_265[3]),
        .I4(dst_rows_V_read_reg_265[5]),
        .I5(\t_V_reg_209_reg_n_0_[5] ),
        .O(\ap_CS_fsm[2]_i_9__4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_10__3 
       (.I0(t_V_8_reg_220_reg[4]),
        .I1(dst_cols_V_read_reg_270[4]),
        .I2(t_V_8_reg_220_reg[3]),
        .I3(dst_cols_V_read_reg_270[3]),
        .I4(dst_cols_V_read_reg_270[5]),
        .I5(t_V_8_reg_220_reg[5]),
        .O(\ap_CS_fsm[3]_i_10__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_11 
       (.I0(t_V_8_reg_220_reg[1]),
        .I1(dst_cols_V_read_reg_270[1]),
        .I2(t_V_8_reg_220_reg[0]),
        .I3(dst_cols_V_read_reg_270[0]),
        .I4(dst_cols_V_read_reg_270[2]),
        .I5(t_V_8_reg_220_reg[2]),
        .O(\ap_CS_fsm[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000022202020)) 
    \ap_CS_fsm[3]_i_1__6 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hFF04)) 
    \ap_CS_fsm[3]_i_2__2 
       (.I0(img_hls_data_stream_s_full_n),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(exitcond_i_reg_284_pp0_iter1_reg),
        .I3(\ap_CS_fsm[3]_i_4__0_n_0 ),
        .O(ap_block_pp0_stage0_subdone));
  LUT5 #(
    .INIT(32'h020A0A0A)) 
    \ap_CS_fsm[3]_i_4__0 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(img_s_1_data_stream_s_empty_n),
        .I2(\exitcond_i_reg_284_reg_n_0_[0] ),
        .I3(img_h_1_data_stream_s_empty_n),
        .I4(img_v_1_data_stream_s_empty_n),
        .O(\ap_CS_fsm[3]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[3]_i_6__5 
       (.I0(dst_cols_V_read_reg_270[15]),
        .I1(t_V_8_reg_220_reg[15]),
        .O(\ap_CS_fsm[3]_i_6__5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_7__4 
       (.I0(t_V_8_reg_220_reg[13]),
        .I1(dst_cols_V_read_reg_270[13]),
        .I2(t_V_8_reg_220_reg[12]),
        .I3(dst_cols_V_read_reg_270[12]),
        .I4(dst_cols_V_read_reg_270[14]),
        .I5(t_V_8_reg_220_reg[14]),
        .O(\ap_CS_fsm[3]_i_7__4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_8__4 
       (.I0(t_V_8_reg_220_reg[10]),
        .I1(dst_cols_V_read_reg_270[10]),
        .I2(t_V_8_reg_220_reg[9]),
        .I3(dst_cols_V_read_reg_270[9]),
        .I4(dst_cols_V_read_reg_270[11]),
        .I5(t_V_8_reg_220_reg[11]),
        .O(\ap_CS_fsm[3]_i_8__4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_9__4 
       (.I0(t_V_8_reg_220_reg[7]),
        .I1(dst_cols_V_read_reg_270[7]),
        .I2(t_V_8_reg_220_reg[6]),
        .I3(dst_cols_V_read_reg_270[6]),
        .I4(dst_cols_V_read_reg_270[8]),
        .I5(t_V_8_reg_220_reg[8]),
        .O(\ap_CS_fsm[3]_i_9__4_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[2]_i_3__2 
       (.CI(\ap_CS_fsm_reg[2]_i_4__4_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_3__2_CO_UNCONNECTED [3:2],CO,\ap_CS_fsm_reg[2]_i_3__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3__2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[2]_i_5__6_n_0 ,\ap_CS_fsm[2]_i_6__4_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_4__4 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_4__4_n_0 ,\ap_CS_fsm_reg[2]_i_4__4_n_1 ,\ap_CS_fsm_reg[2]_i_4__4_n_2 ,\ap_CS_fsm_reg[2]_i_4__4_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_4__4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_7__4_n_0 ,\ap_CS_fsm[2]_i_8__4_n_0 ,\ap_CS_fsm[2]_i_9__4_n_0 ,\ap_CS_fsm[2]_i_10__4_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(Q[2]),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[3]_i_3__3 
       (.CI(\ap_CS_fsm_reg[3]_i_5_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[3]_i_3__3_CO_UNCONNECTED [3:2],ap_condition_pp0_exit_iter0_state3,\ap_CS_fsm_reg[3]_i_3__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_3__3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[3]_i_6__5_n_0 ,\ap_CS_fsm[3]_i_7__4_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_5 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_5_n_0 ,\ap_CS_fsm_reg[3]_i_5_n_1 ,\ap_CS_fsm_reg[3]_i_5_n_2 ,\ap_CS_fsm_reg[3]_i_5_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_5_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_8__4_n_0 ,\ap_CS_fsm[3]_i_9__4_n_0 ,\ap_CS_fsm[3]_i_10__3_n_0 ,\ap_CS_fsm[3]_i_11_n_0 }));
  LUT6 #(
    .INIT(64'h0000AE00AE00AE00)) 
    ap_enable_reg_pp0_iter0_i_1__5
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(Q[1]),
        .I2(CO),
        .I3(ap_rst_n),
        .I4(exitcond_i_reg_2840),
        .I5(ap_condition_pp0_exit_iter0_state3),
        .O(ap_enable_reg_pp0_iter0_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter0_i_2__4
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone),
        .O(exitcond_i_reg_2840));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__5_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    ap_enable_reg_pp0_iter1_i_1__5
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_rst_n),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(ap_block_pp0_stage0_subdone),
        .O(ap_enable_reg_pp0_iter1_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__5_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC0A000A0C0A0C0A0)) 
    ap_enable_reg_pp0_iter2_i_1__3
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(CO),
        .I5(Q[1]),
        .O(ap_enable_reg_pp0_iter2_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__3_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_0),
        .R(1'b0));
  FDRE \dst_cols_V_read_reg_270_reg[0] 
       (.C(ap_clk),
        .CE(And_3_U0_dst_rows_V_read),
        .D(if_dout[0]),
        .Q(dst_cols_V_read_reg_270[0]),
        .R(1'b0));
  FDRE \dst_cols_V_read_reg_270_reg[10] 
       (.C(ap_clk),
        .CE(And_3_U0_dst_rows_V_read),
        .D(if_dout[10]),
        .Q(dst_cols_V_read_reg_270[10]),
        .R(1'b0));
  FDRE \dst_cols_V_read_reg_270_reg[11] 
       (.C(ap_clk),
        .CE(And_3_U0_dst_rows_V_read),
        .D(if_dout[11]),
        .Q(dst_cols_V_read_reg_270[11]),
        .R(1'b0));
  FDRE \dst_cols_V_read_reg_270_reg[12] 
       (.C(ap_clk),
        .CE(And_3_U0_dst_rows_V_read),
        .D(if_dout[12]),
        .Q(dst_cols_V_read_reg_270[12]),
        .R(1'b0));
  FDRE \dst_cols_V_read_reg_270_reg[13] 
       (.C(ap_clk),
        .CE(And_3_U0_dst_rows_V_read),
        .D(if_dout[13]),
        .Q(dst_cols_V_read_reg_270[13]),
        .R(1'b0));
  FDRE \dst_cols_V_read_reg_270_reg[14] 
       (.C(ap_clk),
        .CE(And_3_U0_dst_rows_V_read),
        .D(if_dout[14]),
        .Q(dst_cols_V_read_reg_270[14]),
        .R(1'b0));
  FDRE \dst_cols_V_read_reg_270_reg[15] 
       (.C(ap_clk),
        .CE(And_3_U0_dst_rows_V_read),
        .D(if_dout[15]),
        .Q(dst_cols_V_read_reg_270[15]),
        .R(1'b0));
  FDRE \dst_cols_V_read_reg_270_reg[1] 
       (.C(ap_clk),
        .CE(And_3_U0_dst_rows_V_read),
        .D(if_dout[1]),
        .Q(dst_cols_V_read_reg_270[1]),
        .R(1'b0));
  FDRE \dst_cols_V_read_reg_270_reg[2] 
       (.C(ap_clk),
        .CE(And_3_U0_dst_rows_V_read),
        .D(if_dout[2]),
        .Q(dst_cols_V_read_reg_270[2]),
        .R(1'b0));
  FDRE \dst_cols_V_read_reg_270_reg[3] 
       (.C(ap_clk),
        .CE(And_3_U0_dst_rows_V_read),
        .D(if_dout[3]),
        .Q(dst_cols_V_read_reg_270[3]),
        .R(1'b0));
  FDRE \dst_cols_V_read_reg_270_reg[4] 
       (.C(ap_clk),
        .CE(And_3_U0_dst_rows_V_read),
        .D(if_dout[4]),
        .Q(dst_cols_V_read_reg_270[4]),
        .R(1'b0));
  FDRE \dst_cols_V_read_reg_270_reg[5] 
       (.C(ap_clk),
        .CE(And_3_U0_dst_rows_V_read),
        .D(if_dout[5]),
        .Q(dst_cols_V_read_reg_270[5]),
        .R(1'b0));
  FDRE \dst_cols_V_read_reg_270_reg[6] 
       (.C(ap_clk),
        .CE(And_3_U0_dst_rows_V_read),
        .D(if_dout[6]),
        .Q(dst_cols_V_read_reg_270[6]),
        .R(1'b0));
  FDRE \dst_cols_V_read_reg_270_reg[7] 
       (.C(ap_clk),
        .CE(And_3_U0_dst_rows_V_read),
        .D(if_dout[7]),
        .Q(dst_cols_V_read_reg_270[7]),
        .R(1'b0));
  FDRE \dst_cols_V_read_reg_270_reg[8] 
       (.C(ap_clk),
        .CE(And_3_U0_dst_rows_V_read),
        .D(if_dout[8]),
        .Q(dst_cols_V_read_reg_270[8]),
        .R(1'b0));
  FDRE \dst_cols_V_read_reg_270_reg[9] 
       (.C(ap_clk),
        .CE(And_3_U0_dst_rows_V_read),
        .D(if_dout[9]),
        .Q(dst_cols_V_read_reg_270[9]),
        .R(1'b0));
  FDRE \dst_rows_V_read_reg_265_reg[0] 
       (.C(ap_clk),
        .CE(And_3_U0_dst_rows_V_read),
        .D(\int_rows_reg[15] [0]),
        .Q(dst_rows_V_read_reg_265[0]),
        .R(1'b0));
  FDRE \dst_rows_V_read_reg_265_reg[10] 
       (.C(ap_clk),
        .CE(And_3_U0_dst_rows_V_read),
        .D(\int_rows_reg[15] [10]),
        .Q(dst_rows_V_read_reg_265[10]),
        .R(1'b0));
  FDRE \dst_rows_V_read_reg_265_reg[11] 
       (.C(ap_clk),
        .CE(And_3_U0_dst_rows_V_read),
        .D(\int_rows_reg[15] [11]),
        .Q(dst_rows_V_read_reg_265[11]),
        .R(1'b0));
  FDRE \dst_rows_V_read_reg_265_reg[12] 
       (.C(ap_clk),
        .CE(And_3_U0_dst_rows_V_read),
        .D(\int_rows_reg[15] [12]),
        .Q(dst_rows_V_read_reg_265[12]),
        .R(1'b0));
  FDRE \dst_rows_V_read_reg_265_reg[13] 
       (.C(ap_clk),
        .CE(And_3_U0_dst_rows_V_read),
        .D(\int_rows_reg[15] [13]),
        .Q(dst_rows_V_read_reg_265[13]),
        .R(1'b0));
  FDRE \dst_rows_V_read_reg_265_reg[14] 
       (.C(ap_clk),
        .CE(And_3_U0_dst_rows_V_read),
        .D(\int_rows_reg[15] [14]),
        .Q(dst_rows_V_read_reg_265[14]),
        .R(1'b0));
  FDRE \dst_rows_V_read_reg_265_reg[15] 
       (.C(ap_clk),
        .CE(And_3_U0_dst_rows_V_read),
        .D(\int_rows_reg[15] [15]),
        .Q(dst_rows_V_read_reg_265[15]),
        .R(1'b0));
  FDRE \dst_rows_V_read_reg_265_reg[1] 
       (.C(ap_clk),
        .CE(And_3_U0_dst_rows_V_read),
        .D(\int_rows_reg[15] [1]),
        .Q(dst_rows_V_read_reg_265[1]),
        .R(1'b0));
  FDRE \dst_rows_V_read_reg_265_reg[2] 
       (.C(ap_clk),
        .CE(And_3_U0_dst_rows_V_read),
        .D(\int_rows_reg[15] [2]),
        .Q(dst_rows_V_read_reg_265[2]),
        .R(1'b0));
  FDRE \dst_rows_V_read_reg_265_reg[3] 
       (.C(ap_clk),
        .CE(And_3_U0_dst_rows_V_read),
        .D(\int_rows_reg[15] [3]),
        .Q(dst_rows_V_read_reg_265[3]),
        .R(1'b0));
  FDRE \dst_rows_V_read_reg_265_reg[4] 
       (.C(ap_clk),
        .CE(And_3_U0_dst_rows_V_read),
        .D(\int_rows_reg[15] [4]),
        .Q(dst_rows_V_read_reg_265[4]),
        .R(1'b0));
  FDRE \dst_rows_V_read_reg_265_reg[5] 
       (.C(ap_clk),
        .CE(And_3_U0_dst_rows_V_read),
        .D(\int_rows_reg[15] [5]),
        .Q(dst_rows_V_read_reg_265[5]),
        .R(1'b0));
  FDRE \dst_rows_V_read_reg_265_reg[6] 
       (.C(ap_clk),
        .CE(And_3_U0_dst_rows_V_read),
        .D(\int_rows_reg[15] [6]),
        .Q(dst_rows_V_read_reg_265[6]),
        .R(1'b0));
  FDRE \dst_rows_V_read_reg_265_reg[7] 
       (.C(ap_clk),
        .CE(And_3_U0_dst_rows_V_read),
        .D(\int_rows_reg[15] [7]),
        .Q(dst_rows_V_read_reg_265[7]),
        .R(1'b0));
  FDRE \dst_rows_V_read_reg_265_reg[8] 
       (.C(ap_clk),
        .CE(And_3_U0_dst_rows_V_read),
        .D(\int_rows_reg[15] [8]),
        .Q(dst_rows_V_read_reg_265[8]),
        .R(1'b0));
  FDRE \dst_rows_V_read_reg_265_reg[9] 
       (.C(ap_clk),
        .CE(And_3_U0_dst_rows_V_read),
        .D(\int_rows_reg[15] [9]),
        .Q(dst_rows_V_read_reg_265[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_i_reg_284[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(\exitcond_i_reg_284_reg_n_0_[0] ),
        .O(\exitcond_i_reg_284[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_i_reg_284_pp0_iter1_reg[0]_i_1 
       (.I0(\exitcond_i_reg_284_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(exitcond_i_reg_284_pp0_iter1_reg),
        .O(\exitcond_i_reg_284_pp0_iter1_reg[0]_i_1_n_0 ));
  FDRE \exitcond_i_reg_284_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_reg_284_pp0_iter1_reg[0]_i_1_n_0 ),
        .Q(exitcond_i_reg_284_pp0_iter1_reg),
        .R(1'b0));
  FDRE \exitcond_i_reg_284_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_reg_284[0]_i_1_n_0 ),
        .Q(\exitcond_i_reg_284_reg_n_0_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_279[0]_i_1 
       (.I0(\t_V_reg_209_reg_n_0_[0] ),
        .O(i_V_fu_236_p2[0]));
  FDRE \i_V_reg_279_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_236_p2[0]),
        .Q(i_V_reg_279[0]),
        .R(1'b0));
  FDRE \i_V_reg_279_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_236_p2[10]),
        .Q(i_V_reg_279[10]),
        .R(1'b0));
  FDRE \i_V_reg_279_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_236_p2[11]),
        .Q(i_V_reg_279[11]),
        .R(1'b0));
  FDRE \i_V_reg_279_reg[12] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_236_p2[12]),
        .Q(i_V_reg_279[12]),
        .R(1'b0));
  CARRY4 \i_V_reg_279_reg[12]_i_1 
       (.CI(\i_V_reg_279_reg[8]_i_1_n_0 ),
        .CO({\i_V_reg_279_reg[12]_i_1_n_0 ,\i_V_reg_279_reg[12]_i_1_n_1 ,\i_V_reg_279_reg[12]_i_1_n_2 ,\i_V_reg_279_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_236_p2[12:9]),
        .S({\t_V_reg_209_reg_n_0_[12] ,\t_V_reg_209_reg_n_0_[11] ,\t_V_reg_209_reg_n_0_[10] ,\t_V_reg_209_reg_n_0_[9] }));
  FDRE \i_V_reg_279_reg[13] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_236_p2[13]),
        .Q(i_V_reg_279[13]),
        .R(1'b0));
  FDRE \i_V_reg_279_reg[14] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_236_p2[14]),
        .Q(i_V_reg_279[14]),
        .R(1'b0));
  FDRE \i_V_reg_279_reg[15] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_236_p2[15]),
        .Q(i_V_reg_279[15]),
        .R(1'b0));
  CARRY4 \i_V_reg_279_reg[15]_i_1 
       (.CI(\i_V_reg_279_reg[12]_i_1_n_0 ),
        .CO({\NLW_i_V_reg_279_reg[15]_i_1_CO_UNCONNECTED [3:2],\i_V_reg_279_reg[15]_i_1_n_2 ,\i_V_reg_279_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_V_reg_279_reg[15]_i_1_O_UNCONNECTED [3],i_V_fu_236_p2[15:13]}),
        .S({1'b0,\t_V_reg_209_reg_n_0_[15] ,\t_V_reg_209_reg_n_0_[14] ,\t_V_reg_209_reg_n_0_[13] }));
  FDRE \i_V_reg_279_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_236_p2[1]),
        .Q(i_V_reg_279[1]),
        .R(1'b0));
  FDRE \i_V_reg_279_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_236_p2[2]),
        .Q(i_V_reg_279[2]),
        .R(1'b0));
  FDRE \i_V_reg_279_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_236_p2[3]),
        .Q(i_V_reg_279[3]),
        .R(1'b0));
  FDRE \i_V_reg_279_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_236_p2[4]),
        .Q(i_V_reg_279[4]),
        .R(1'b0));
  CARRY4 \i_V_reg_279_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_V_reg_279_reg[4]_i_1_n_0 ,\i_V_reg_279_reg[4]_i_1_n_1 ,\i_V_reg_279_reg[4]_i_1_n_2 ,\i_V_reg_279_reg[4]_i_1_n_3 }),
        .CYINIT(\t_V_reg_209_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_236_p2[4:1]),
        .S({\t_V_reg_209_reg_n_0_[4] ,\t_V_reg_209_reg_n_0_[3] ,\t_V_reg_209_reg_n_0_[2] ,\t_V_reg_209_reg_n_0_[1] }));
  FDRE \i_V_reg_279_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_236_p2[5]),
        .Q(i_V_reg_279[5]),
        .R(1'b0));
  FDRE \i_V_reg_279_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_236_p2[6]),
        .Q(i_V_reg_279[6]),
        .R(1'b0));
  FDRE \i_V_reg_279_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_236_p2[7]),
        .Q(i_V_reg_279[7]),
        .R(1'b0));
  FDRE \i_V_reg_279_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_236_p2[8]),
        .Q(i_V_reg_279[8]),
        .R(1'b0));
  CARRY4 \i_V_reg_279_reg[8]_i_1 
       (.CI(\i_V_reg_279_reg[4]_i_1_n_0 ),
        .CO({\i_V_reg_279_reg[8]_i_1_n_0 ,\i_V_reg_279_reg[8]_i_1_n_1 ,\i_V_reg_279_reg[8]_i_1_n_2 ,\i_V_reg_279_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_236_p2[8:5]),
        .S({\t_V_reg_209_reg_n_0_[8] ,\t_V_reg_209_reg_n_0_[7] ,\t_V_reg_209_reg_n_0_[6] ,\t_V_reg_209_reg_n_0_[5] }));
  FDRE \i_V_reg_279_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_236_p2[9]),
        .Q(i_V_reg_279[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    int_ap_idle_i_1
       (.I0(int_ap_idle_i_2_n_0),
        .I1(Threshold_l_U0_ap_start),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg),
        .I4(\ap_CS_fsm_reg[0]_1 ),
        .I5(internal_empty_n_reg),
        .O(ap_idle));
  LUT5 #(
    .INIT(32'hFEAAFFFF)) 
    int_ap_idle_i_2
       (.I0(ap_sync_reg_Block_Mat_exit841_pr_U0_ap_ready_reg),
        .I1(start_for_Dilate_U0_full_n),
        .I2(start_once_reg),
        .I3(And_3_U0_ap_start),
        .I4(Q[0]),
        .O(int_ap_idle_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000700000)) 
    internal_full_n_i_2__53
       (.I0(img_hls_data_stream_s_empty_n),
        .I1(Dilate_U0_p_src_data_stream_V_read),
        .I2(img_hls_data_stream_s_full_n),
        .I3(exitcond_i_reg_284_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(ap_block_pp0_stage0_subdone),
        .O(internal_full_n_reg));
  LUT6 #(
    .INIT(64'h8888808888888888)) 
    internal_full_n_i_3__24
       (.I0(Dilate_U0_p_src_data_stream_V_read),
        .I1(img_hls_data_stream_s_empty_n),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(exitcond_i_reg_284_pp0_iter1_reg),
        .I5(img_hls_data_stream_s_full_n),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_3__3
       (.I0(Q[1]),
        .I1(CO),
        .O(And_3_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \mOutPtr[1]_i_2__12 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(exitcond_i_reg_284_pp0_iter1_reg),
        .I3(img_hls_data_stream_s_full_n),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \mOutPtr[1]_i_3__1 
       (.I0(\exitcond_i_reg_284_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(And_3_U0_src_2_data_stream_V_read));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h00808080)) 
    \mOutPtr[3]_i_3__18 
       (.I0(CO),
        .I1(Q[1]),
        .I2(And_3_U0_ap_start),
        .I3(start_once_reg_reg_0),
        .I4(start_for_And_3_U0_full_n),
        .O(mOutPtr110_out_0));
  LUT5 #(
    .INIT(32'h77707700)) 
    start_once_reg_i_1__1
       (.I0(CO),
        .I1(Q[1]),
        .I2(And_3_U0_ap_start),
        .I3(start_once_reg),
        .I4(start_for_Dilate_U0_full_n),
        .O(start_once_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__1_n_0),
        .Q(start_once_reg),
        .R(SS));
  LUT6 #(
    .INIT(64'h0000FFF700000000)) 
    \t_V_8_reg_220[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(CO),
        .I5(Q[1]),
        .O(t_V_8_reg_220));
  LUT4 #(
    .INIT(16'h0008)) 
    \t_V_8_reg_220[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(ap_block_pp0_stage0_subdone),
        .O(t_V_8_reg_2200));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_8_reg_220[0]_i_4 
       (.I0(t_V_8_reg_220_reg[0]),
        .O(\t_V_8_reg_220[0]_i_4_n_0 ));
  FDRE \t_V_8_reg_220_reg[0] 
       (.C(ap_clk),
        .CE(t_V_8_reg_2200),
        .D(\t_V_8_reg_220_reg[0]_i_3_n_7 ),
        .Q(t_V_8_reg_220_reg[0]),
        .R(t_V_8_reg_220));
  CARRY4 \t_V_8_reg_220_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\t_V_8_reg_220_reg[0]_i_3_n_0 ,\t_V_8_reg_220_reg[0]_i_3_n_1 ,\t_V_8_reg_220_reg[0]_i_3_n_2 ,\t_V_8_reg_220_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_V_8_reg_220_reg[0]_i_3_n_4 ,\t_V_8_reg_220_reg[0]_i_3_n_5 ,\t_V_8_reg_220_reg[0]_i_3_n_6 ,\t_V_8_reg_220_reg[0]_i_3_n_7 }),
        .S({t_V_8_reg_220_reg[3:1],\t_V_8_reg_220[0]_i_4_n_0 }));
  FDRE \t_V_8_reg_220_reg[10] 
       (.C(ap_clk),
        .CE(t_V_8_reg_2200),
        .D(\t_V_8_reg_220_reg[8]_i_1_n_5 ),
        .Q(t_V_8_reg_220_reg[10]),
        .R(t_V_8_reg_220));
  FDRE \t_V_8_reg_220_reg[11] 
       (.C(ap_clk),
        .CE(t_V_8_reg_2200),
        .D(\t_V_8_reg_220_reg[8]_i_1_n_4 ),
        .Q(t_V_8_reg_220_reg[11]),
        .R(t_V_8_reg_220));
  FDRE \t_V_8_reg_220_reg[12] 
       (.C(ap_clk),
        .CE(t_V_8_reg_2200),
        .D(\t_V_8_reg_220_reg[12]_i_1_n_7 ),
        .Q(t_V_8_reg_220_reg[12]),
        .R(t_V_8_reg_220));
  CARRY4 \t_V_8_reg_220_reg[12]_i_1 
       (.CI(\t_V_8_reg_220_reg[8]_i_1_n_0 ),
        .CO({\NLW_t_V_8_reg_220_reg[12]_i_1_CO_UNCONNECTED [3],\t_V_8_reg_220_reg[12]_i_1_n_1 ,\t_V_8_reg_220_reg[12]_i_1_n_2 ,\t_V_8_reg_220_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_8_reg_220_reg[12]_i_1_n_4 ,\t_V_8_reg_220_reg[12]_i_1_n_5 ,\t_V_8_reg_220_reg[12]_i_1_n_6 ,\t_V_8_reg_220_reg[12]_i_1_n_7 }),
        .S(t_V_8_reg_220_reg[15:12]));
  FDRE \t_V_8_reg_220_reg[13] 
       (.C(ap_clk),
        .CE(t_V_8_reg_2200),
        .D(\t_V_8_reg_220_reg[12]_i_1_n_6 ),
        .Q(t_V_8_reg_220_reg[13]),
        .R(t_V_8_reg_220));
  FDRE \t_V_8_reg_220_reg[14] 
       (.C(ap_clk),
        .CE(t_V_8_reg_2200),
        .D(\t_V_8_reg_220_reg[12]_i_1_n_5 ),
        .Q(t_V_8_reg_220_reg[14]),
        .R(t_V_8_reg_220));
  FDRE \t_V_8_reg_220_reg[15] 
       (.C(ap_clk),
        .CE(t_V_8_reg_2200),
        .D(\t_V_8_reg_220_reg[12]_i_1_n_4 ),
        .Q(t_V_8_reg_220_reg[15]),
        .R(t_V_8_reg_220));
  FDRE \t_V_8_reg_220_reg[1] 
       (.C(ap_clk),
        .CE(t_V_8_reg_2200),
        .D(\t_V_8_reg_220_reg[0]_i_3_n_6 ),
        .Q(t_V_8_reg_220_reg[1]),
        .R(t_V_8_reg_220));
  FDRE \t_V_8_reg_220_reg[2] 
       (.C(ap_clk),
        .CE(t_V_8_reg_2200),
        .D(\t_V_8_reg_220_reg[0]_i_3_n_5 ),
        .Q(t_V_8_reg_220_reg[2]),
        .R(t_V_8_reg_220));
  FDRE \t_V_8_reg_220_reg[3] 
       (.C(ap_clk),
        .CE(t_V_8_reg_2200),
        .D(\t_V_8_reg_220_reg[0]_i_3_n_4 ),
        .Q(t_V_8_reg_220_reg[3]),
        .R(t_V_8_reg_220));
  FDRE \t_V_8_reg_220_reg[4] 
       (.C(ap_clk),
        .CE(t_V_8_reg_2200),
        .D(\t_V_8_reg_220_reg[4]_i_1_n_7 ),
        .Q(t_V_8_reg_220_reg[4]),
        .R(t_V_8_reg_220));
  CARRY4 \t_V_8_reg_220_reg[4]_i_1 
       (.CI(\t_V_8_reg_220_reg[0]_i_3_n_0 ),
        .CO({\t_V_8_reg_220_reg[4]_i_1_n_0 ,\t_V_8_reg_220_reg[4]_i_1_n_1 ,\t_V_8_reg_220_reg[4]_i_1_n_2 ,\t_V_8_reg_220_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_8_reg_220_reg[4]_i_1_n_4 ,\t_V_8_reg_220_reg[4]_i_1_n_5 ,\t_V_8_reg_220_reg[4]_i_1_n_6 ,\t_V_8_reg_220_reg[4]_i_1_n_7 }),
        .S(t_V_8_reg_220_reg[7:4]));
  FDRE \t_V_8_reg_220_reg[5] 
       (.C(ap_clk),
        .CE(t_V_8_reg_2200),
        .D(\t_V_8_reg_220_reg[4]_i_1_n_6 ),
        .Q(t_V_8_reg_220_reg[5]),
        .R(t_V_8_reg_220));
  FDRE \t_V_8_reg_220_reg[6] 
       (.C(ap_clk),
        .CE(t_V_8_reg_2200),
        .D(\t_V_8_reg_220_reg[4]_i_1_n_5 ),
        .Q(t_V_8_reg_220_reg[6]),
        .R(t_V_8_reg_220));
  FDRE \t_V_8_reg_220_reg[7] 
       (.C(ap_clk),
        .CE(t_V_8_reg_2200),
        .D(\t_V_8_reg_220_reg[4]_i_1_n_4 ),
        .Q(t_V_8_reg_220_reg[7]),
        .R(t_V_8_reg_220));
  FDRE \t_V_8_reg_220_reg[8] 
       (.C(ap_clk),
        .CE(t_V_8_reg_2200),
        .D(\t_V_8_reg_220_reg[8]_i_1_n_7 ),
        .Q(t_V_8_reg_220_reg[8]),
        .R(t_V_8_reg_220));
  CARRY4 \t_V_8_reg_220_reg[8]_i_1 
       (.CI(\t_V_8_reg_220_reg[4]_i_1_n_0 ),
        .CO({\t_V_8_reg_220_reg[8]_i_1_n_0 ,\t_V_8_reg_220_reg[8]_i_1_n_1 ,\t_V_8_reg_220_reg[8]_i_1_n_2 ,\t_V_8_reg_220_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_8_reg_220_reg[8]_i_1_n_4 ,\t_V_8_reg_220_reg[8]_i_1_n_5 ,\t_V_8_reg_220_reg[8]_i_1_n_6 ,\t_V_8_reg_220_reg[8]_i_1_n_7 }),
        .S(t_V_8_reg_220_reg[11:8]));
  FDRE \t_V_8_reg_220_reg[9] 
       (.C(ap_clk),
        .CE(t_V_8_reg_2200),
        .D(\t_V_8_reg_220_reg[8]_i_1_n_6 ),
        .Q(t_V_8_reg_220_reg[9]),
        .R(t_V_8_reg_220));
  FDRE \t_V_reg_209_reg[0] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_279[0]),
        .Q(\t_V_reg_209_reg_n_0_[0] ),
        .R(SR));
  FDRE \t_V_reg_209_reg[10] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_279[10]),
        .Q(\t_V_reg_209_reg_n_0_[10] ),
        .R(SR));
  FDRE \t_V_reg_209_reg[11] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_279[11]),
        .Q(\t_V_reg_209_reg_n_0_[11] ),
        .R(SR));
  FDRE \t_V_reg_209_reg[12] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_279[12]),
        .Q(\t_V_reg_209_reg_n_0_[12] ),
        .R(SR));
  FDRE \t_V_reg_209_reg[13] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_279[13]),
        .Q(\t_V_reg_209_reg_n_0_[13] ),
        .R(SR));
  FDRE \t_V_reg_209_reg[14] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_279[14]),
        .Q(\t_V_reg_209_reg_n_0_[14] ),
        .R(SR));
  FDRE \t_V_reg_209_reg[15] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_279[15]),
        .Q(\t_V_reg_209_reg_n_0_[15] ),
        .R(SR));
  FDRE \t_V_reg_209_reg[1] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_279[1]),
        .Q(\t_V_reg_209_reg_n_0_[1] ),
        .R(SR));
  FDRE \t_V_reg_209_reg[2] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_279[2]),
        .Q(\t_V_reg_209_reg_n_0_[2] ),
        .R(SR));
  FDRE \t_V_reg_209_reg[3] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_279[3]),
        .Q(\t_V_reg_209_reg_n_0_[3] ),
        .R(SR));
  FDRE \t_V_reg_209_reg[4] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_279[4]),
        .Q(\t_V_reg_209_reg_n_0_[4] ),
        .R(SR));
  FDRE \t_V_reg_209_reg[5] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_279[5]),
        .Q(\t_V_reg_209_reg_n_0_[5] ),
        .R(SR));
  FDRE \t_V_reg_209_reg[6] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_279[6]),
        .Q(\t_V_reg_209_reg_n_0_[6] ),
        .R(SR));
  FDRE \t_V_reg_209_reg[7] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_279[7]),
        .Q(\t_V_reg_209_reg_n_0_[7] ),
        .R(SR));
  FDRE \t_V_reg_209_reg[8] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_279[8]),
        .Q(\t_V_reg_209_reg_n_0_[8] ),
        .R(SR));
  FDRE \t_V_reg_209_reg[9] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_279[9]),
        .Q(\t_V_reg_209_reg_n_0_[9] ),
        .R(SR));
  LUT6 #(
    .INIT(64'hF4B0000000000000)) 
    tmp_94_fu_259_p2
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\SRL_SIG_reg[0]_1 ),
        .I3(\SRL_SIG_reg[1]_2 ),
        .I4(img_s_1_data_stream_s_dout),
        .I5(img_h_1_data_stream_s_dout),
        .O(tmp_94_fu_259_p2__0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \tmp_94_reg_293[7]_i_1 
       (.I0(tmp_94_fu_259_p2__0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_i_reg_284_reg_n_0_[0] ),
        .I4(And_3_U0_dst_data_stream_V_din),
        .O(\tmp_94_reg_293[7]_i_1_n_0 ));
  FDRE \tmp_94_reg_293_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_94_reg_293[7]_i_1_n_0 ),
        .Q(And_3_U0_dst_data_stream_V_din),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Block_Mat_exit841_pr" *) 
module m3_for_arty_a7_threshold2_0_1_Block_Mat_exit841_pr
   (start_once_reg,
    SS,
    start_once_reg_reg_0,
    ap_clk);
  output start_once_reg;
  input [0:0]SS;
  input start_once_reg_reg_0;
  input ap_clk;

  wire [0:0]SS;
  wire ap_clk;
  wire start_once_reg;
  wire start_once_reg_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_0),
        .Q(start_once_reg),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "CvtColor" *) 
module m3_for_arty_a7_threshold2_0_1_CvtColor
   (mOutPtr110_out,
    mOutPtr110_out_0,
    mOutPtr110_out_1,
    E,
    mOutPtr110_out_2,
    \mOutPtr_reg[0] ,
    \SRL_SIG_reg[1][0] ,
    mOutPtr110_out_3,
    \mOutPtr_reg[0]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    mOutPtr110_out_4,
    \mOutPtr_reg[0]_1 ,
    mOutPtr110_out_5,
    Q,
    CO,
    internal_full_n_reg,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    internal_full_n_reg_2,
    internal_full_n_reg_3,
    internal_full_n_reg_4,
    D,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][7]_0 ,
    CvtColor_U0_p_src_cols_V_read,
    CvtColor_U0_ap_ready,
    CvtColor_U0_p_src_data_stream_1_V_read,
    ap_clk,
    img_2_data_stream_0_empty_n,
    \or_cond_i_reg_3221_pp0_iter4_reg_reg[0] ,
    img_2_data_stream_1_empty_n,
    \or_cond_i_reg_3221_pp0_iter4_reg_reg[0]_0 ,
    img_2_data_stream_2_empty_n,
    \or_cond_i_reg_3221_pp0_iter4_reg_reg[0]_1 ,
    img_3_data_stream_0_full_n,
    Split_U0_src_data_stream_1_V_read,
    img_3_data_stream_0_empty_n,
    img_3_data_stream_1_full_n,
    img_3_data_stream_1_empty_n,
    img_3_data_stream_2_full_n,
    img_3_data_stream_2_empty_n,
    CvtColor_U0_ap_start,
    start_once_reg_reg,
    start_for_CvtColor_U0_full_n,
    out,
    SS,
    \int_rows_reg[15] ,
    p_src_data_stream_0_V_dout,
    p_src_data_stream_1_V_dout,
    p_src_data_stream_2_V_dout,
    ap_rst_n,
    img_2_rows_V_c_empty_n,
    img_2_cols_V_c_empty_n);
  output mOutPtr110_out;
  output mOutPtr110_out_0;
  output mOutPtr110_out_1;
  output [0:0]E;
  output mOutPtr110_out_2;
  output \mOutPtr_reg[0] ;
  output [0:0]\SRL_SIG_reg[1][0] ;
  output mOutPtr110_out_3;
  output \mOutPtr_reg[0]_0 ;
  output [0:0]\SRL_SIG_reg[1][0]_0 ;
  output mOutPtr110_out_4;
  output \mOutPtr_reg[0]_1 ;
  output mOutPtr110_out_5;
  output [1:0]Q;
  output [0:0]CO;
  output internal_full_n_reg;
  output internal_full_n_reg_0;
  output internal_full_n_reg_1;
  output internal_full_n_reg_2;
  output internal_full_n_reg_3;
  output internal_full_n_reg_4;
  output [7:0]D;
  output [7:0]\SRL_SIG_reg[0][7] ;
  output [7:0]\SRL_SIG_reg[0][7]_0 ;
  output CvtColor_U0_p_src_cols_V_read;
  output CvtColor_U0_ap_ready;
  output CvtColor_U0_p_src_data_stream_1_V_read;
  input ap_clk;
  input img_2_data_stream_0_empty_n;
  input \or_cond_i_reg_3221_pp0_iter4_reg_reg[0] ;
  input img_2_data_stream_1_empty_n;
  input \or_cond_i_reg_3221_pp0_iter4_reg_reg[0]_0 ;
  input img_2_data_stream_2_empty_n;
  input \or_cond_i_reg_3221_pp0_iter4_reg_reg[0]_1 ;
  input img_3_data_stream_0_full_n;
  input Split_U0_src_data_stream_1_V_read;
  input img_3_data_stream_0_empty_n;
  input img_3_data_stream_1_full_n;
  input img_3_data_stream_1_empty_n;
  input img_3_data_stream_2_full_n;
  input img_3_data_stream_2_empty_n;
  input CvtColor_U0_ap_start;
  input start_once_reg_reg;
  input start_for_CvtColor_U0_full_n;
  input [15:0]out;
  input [0:0]SS;
  input [15:0]\int_rows_reg[15] ;
  input [7:0]p_src_data_stream_0_V_dout;
  input [7:0]p_src_data_stream_1_V_dout;
  input [7:0]p_src_data_stream_2_V_dout;
  input ap_rst_n;
  input img_2_rows_V_c_empty_n;
  input img_2_cols_V_c_empty_n;

  wire [0:0]CO;
  wire CvtColor_U0_ap_ready;
  wire CvtColor_U0_ap_start;
  wire CvtColor_U0_p_src_cols_V_read;
  wire CvtColor_U0_p_src_data_stream_1_V_read;
  wire [7:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire [0:0]\SRL_SIG_reg[1][0]_0 ;
  wire [0:0]SS;
  wire Split_U0_src_data_stream_1_V_read;
  wire \ap_CS_fsm[2]_i_10_n_0 ;
  wire \ap_CS_fsm[2]_i_3_n_0 ;
  wire \ap_CS_fsm[2]_i_5__1_n_0 ;
  wire \ap_CS_fsm[2]_i_6_n_0 ;
  wire \ap_CS_fsm[2]_i_7_n_0 ;
  wire \ap_CS_fsm[2]_i_8_n_0 ;
  wire \ap_CS_fsm[2]_i_9_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[2]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_3 ;
  wire ap_CS_fsm_state35;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone2_in;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter12;
  wire ap_enable_reg_pp0_iter13;
  wire ap_enable_reg_pp0_iter14;
  wire ap_enable_reg_pp0_iter15;
  wire ap_enable_reg_pp0_iter16;
  wire ap_enable_reg_pp0_iter17;
  wire ap_enable_reg_pp0_iter18;
  wire ap_enable_reg_pp0_iter19;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter20;
  wire ap_enable_reg_pp0_iter21;
  wire ap_enable_reg_pp0_iter22;
  wire ap_enable_reg_pp0_iter23;
  wire ap_enable_reg_pp0_iter24;
  wire ap_enable_reg_pp0_iter25;
  wire ap_enable_reg_pp0_iter26;
  wire ap_enable_reg_pp0_iter27;
  wire ap_enable_reg_pp0_iter28;
  wire ap_enable_reg_pp0_iter29;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter30;
  wire ap_enable_reg_pp0_iter31_i_1_n_0;
  wire ap_enable_reg_pp0_iter31_reg_n_0;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire ap_rst_n;
  wire \exitcond_reg_302[0]_i_3_n_0 ;
  wire \exitcond_reg_302[0]_i_4_n_0 ;
  wire \exitcond_reg_302[0]_i_5_n_0 ;
  wire \exitcond_reg_302[0]_i_6_n_0 ;
  wire \exitcond_reg_302[0]_i_7_n_0 ;
  wire \exitcond_reg_302[0]_i_8_n_0 ;
  wire exitcond_reg_302_pp0_iter1_reg;
  wire \exitcond_reg_302_pp0_iter29_reg_reg[0]_srl28_n_0 ;
  wire \exitcond_reg_302_pp0_iter30_reg_reg[0]__0_n_0 ;
  wire \exitcond_reg_302_reg[0]_i_1_n_3 ;
  wire \exitcond_reg_302_reg[0]_i_2_n_0 ;
  wire \exitcond_reg_302_reg[0]_i_2_n_1 ;
  wire \exitcond_reg_302_reg[0]_i_2_n_2 ;
  wire \exitcond_reg_302_reg[0]_i_2_n_3 ;
  wire \exitcond_reg_302_reg_n_0_[0] ;
  wire grp_apply_3_3_s_fu_239_n_0;
  wire [15:0]i_fu_251_p2;
  wire i_i_reg_217;
  wire \i_i_reg_217_reg_n_0_[0] ;
  wire \i_i_reg_217_reg_n_0_[10] ;
  wire \i_i_reg_217_reg_n_0_[11] ;
  wire \i_i_reg_217_reg_n_0_[12] ;
  wire \i_i_reg_217_reg_n_0_[13] ;
  wire \i_i_reg_217_reg_n_0_[14] ;
  wire \i_i_reg_217_reg_n_0_[15] ;
  wire \i_i_reg_217_reg_n_0_[1] ;
  wire \i_i_reg_217_reg_n_0_[2] ;
  wire \i_i_reg_217_reg_n_0_[3] ;
  wire \i_i_reg_217_reg_n_0_[4] ;
  wire \i_i_reg_217_reg_n_0_[5] ;
  wire \i_i_reg_217_reg_n_0_[6] ;
  wire \i_i_reg_217_reg_n_0_[7] ;
  wire \i_i_reg_217_reg_n_0_[8] ;
  wire \i_i_reg_217_reg_n_0_[9] ;
  wire [15:0]i_reg_297;
  wire \i_reg_297_reg[12]_i_1_n_0 ;
  wire \i_reg_297_reg[12]_i_1_n_1 ;
  wire \i_reg_297_reg[12]_i_1_n_2 ;
  wire \i_reg_297_reg[12]_i_1_n_3 ;
  wire \i_reg_297_reg[15]_i_1_n_2 ;
  wire \i_reg_297_reg[15]_i_1_n_3 ;
  wire \i_reg_297_reg[4]_i_1_n_0 ;
  wire \i_reg_297_reg[4]_i_1_n_1 ;
  wire \i_reg_297_reg[4]_i_1_n_2 ;
  wire \i_reg_297_reg[4]_i_1_n_3 ;
  wire \i_reg_297_reg[8]_i_1_n_0 ;
  wire \i_reg_297_reg[8]_i_1_n_1 ;
  wire \i_reg_297_reg[8]_i_1_n_2 ;
  wire \i_reg_297_reg[8]_i_1_n_3 ;
  wire img_2_cols_V_c_empty_n;
  wire img_2_data_stream_0_empty_n;
  wire img_2_data_stream_1_empty_n;
  wire img_2_data_stream_2_empty_n;
  wire img_2_rows_V_c_empty_n;
  wire img_3_data_stream_0_empty_n;
  wire img_3_data_stream_0_full_n;
  wire img_3_data_stream_1_empty_n;
  wire img_3_data_stream_1_full_n;
  wire img_3_data_stream_2_empty_n;
  wire img_3_data_stream_2_full_n;
  wire [15:0]\int_rows_reg[15] ;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire internal_full_n_reg_3;
  wire internal_full_n_reg_4;
  wire j_i_reg_228;
  wire j_i_reg_2280;
  wire \j_i_reg_228[0]_i_4_n_0 ;
  wire [15:0]j_i_reg_228_reg;
  wire \j_i_reg_228_reg[0]_i_3_n_0 ;
  wire \j_i_reg_228_reg[0]_i_3_n_1 ;
  wire \j_i_reg_228_reg[0]_i_3_n_2 ;
  wire \j_i_reg_228_reg[0]_i_3_n_3 ;
  wire \j_i_reg_228_reg[0]_i_3_n_4 ;
  wire \j_i_reg_228_reg[0]_i_3_n_5 ;
  wire \j_i_reg_228_reg[0]_i_3_n_6 ;
  wire \j_i_reg_228_reg[0]_i_3_n_7 ;
  wire \j_i_reg_228_reg[12]_i_1_n_1 ;
  wire \j_i_reg_228_reg[12]_i_1_n_2 ;
  wire \j_i_reg_228_reg[12]_i_1_n_3 ;
  wire \j_i_reg_228_reg[12]_i_1_n_4 ;
  wire \j_i_reg_228_reg[12]_i_1_n_5 ;
  wire \j_i_reg_228_reg[12]_i_1_n_6 ;
  wire \j_i_reg_228_reg[12]_i_1_n_7 ;
  wire \j_i_reg_228_reg[4]_i_1_n_0 ;
  wire \j_i_reg_228_reg[4]_i_1_n_1 ;
  wire \j_i_reg_228_reg[4]_i_1_n_2 ;
  wire \j_i_reg_228_reg[4]_i_1_n_3 ;
  wire \j_i_reg_228_reg[4]_i_1_n_4 ;
  wire \j_i_reg_228_reg[4]_i_1_n_5 ;
  wire \j_i_reg_228_reg[4]_i_1_n_6 ;
  wire \j_i_reg_228_reg[4]_i_1_n_7 ;
  wire \j_i_reg_228_reg[8]_i_1_n_0 ;
  wire \j_i_reg_228_reg[8]_i_1_n_1 ;
  wire \j_i_reg_228_reg[8]_i_1_n_2 ;
  wire \j_i_reg_228_reg[8]_i_1_n_3 ;
  wire \j_i_reg_228_reg[8]_i_1_n_4 ;
  wire \j_i_reg_228_reg[8]_i_1_n_5 ;
  wire \j_i_reg_228_reg[8]_i_1_n_6 ;
  wire \j_i_reg_228_reg[8]_i_1_n_7 ;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire mOutPtr110_out_1;
  wire mOutPtr110_out_2;
  wire mOutPtr110_out_3;
  wire mOutPtr110_out_4;
  wire mOutPtr110_out_5;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \or_cond_i_reg_3221_pp0_iter4_reg_reg[0] ;
  wire \or_cond_i_reg_3221_pp0_iter4_reg_reg[0]_0 ;
  wire \or_cond_i_reg_3221_pp0_iter4_reg_reg[0]_1 ;
  wire [15:0]out;
  wire [15:0]p_src_cols_V_read_reg_283;
  wire [7:0]p_src_data_stream_0_V_dout;
  wire [7:0]p_src_data_stream_1_V_dout;
  wire [7:0]p_src_data_stream_2_V_dout;
  wire [15:0]p_src_rows_V_read_reg_288;
  wire start_for_CvtColor_U0_full_n;
  wire start_once_reg_reg;
  wire [7:0]tmp_144_reg_311;
  wire tmp_144_reg_3110;
  wire [7:0]tmp_145_reg_316;
  wire [7:0]tmp_146_reg_321;
  wire [3:2]\NLW_ap_CS_fsm_reg[2]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_4_O_UNCONNECTED ;
  wire \NLW_exitcond_reg_302_pp0_iter29_reg_reg[0]_srl28_Q31_UNCONNECTED ;
  wire [3:2]\NLW_exitcond_reg_302_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_exitcond_reg_302_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_exitcond_reg_302_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_i_reg_297_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_reg_297_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_j_i_reg_228_reg[12]_i_1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \SRL_SIG[0][7]_i_1__2 
       (.I0(img_3_data_stream_0_full_n),
        .I1(\exitcond_reg_302_pp0_iter30_reg_reg[0]__0_n_0 ),
        .I2(ap_enable_reg_pp0_iter31_reg_n_0),
        .I3(ap_block_pp0_stage0_subdone2_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \SRL_SIG[0][7]_i_1__3 
       (.I0(img_3_data_stream_1_full_n),
        .I1(\exitcond_reg_302_pp0_iter30_reg_reg[0]__0_n_0 ),
        .I2(ap_enable_reg_pp0_iter31_reg_n_0),
        .I3(ap_block_pp0_stage0_subdone2_in),
        .O(\SRL_SIG_reg[1][0] ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \SRL_SIG[0][7]_i_1__4 
       (.I0(img_3_data_stream_2_full_n),
        .I1(\exitcond_reg_302_pp0_iter30_reg_reg[0]__0_n_0 ),
        .I2(ap_enable_reg_pp0_iter31_reg_n_0),
        .I3(ap_block_pp0_stage0_subdone2_in),
        .O(\SRL_SIG_reg[1][0]_0 ));
  LUT6 #(
    .INIT(64'h8FFFFFFF88888888)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(Q[1]),
        .I1(CO),
        .I2(CvtColor_U0_ap_start),
        .I3(img_2_rows_V_c_empty_n),
        .I4(img_2_cols_V_c_empty_n),
        .I5(Q[0]),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(ap_CS_fsm_state35),
        .I1(CvtColor_U0_ap_start),
        .I2(img_2_rows_V_c_empty_n),
        .I3(img_2_cols_V_c_empty_n),
        .I4(Q[0]),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_10 
       (.I0(\i_i_reg_217_reg_n_0_[0] ),
        .I1(p_src_rows_V_read_reg_288[0]),
        .I2(\i_i_reg_217_reg_n_0_[1] ),
        .I3(p_src_rows_V_read_reg_288[1]),
        .I4(p_src_rows_V_read_reg_288[2]),
        .I5(\i_i_reg_217_reg_n_0_[2] ),
        .O(\ap_CS_fsm[2]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT5 #(
    .INIT(32'hFF4F4444)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(CO),
        .I1(Q[1]),
        .I2(ap_block_pp0_stage0_subdone2_in),
        .I3(\ap_CS_fsm[2]_i_3_n_0 ),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'hD0DDDDDD)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(ap_enable_reg_pp0_iter31_reg_n_0),
        .I1(ap_enable_reg_pp0_iter30),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_condition_pp0_exit_iter0_state3),
        .O(\ap_CS_fsm[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[2]_i_5__1 
       (.I0(p_src_rows_V_read_reg_288[15]),
        .I1(\i_i_reg_217_reg_n_0_[15] ),
        .O(\ap_CS_fsm[2]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(\i_i_reg_217_reg_n_0_[12] ),
        .I1(p_src_rows_V_read_reg_288[12]),
        .I2(\i_i_reg_217_reg_n_0_[13] ),
        .I3(p_src_rows_V_read_reg_288[13]),
        .I4(p_src_rows_V_read_reg_288[14]),
        .I5(\i_i_reg_217_reg_n_0_[14] ),
        .O(\ap_CS_fsm[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_7 
       (.I0(\i_i_reg_217_reg_n_0_[11] ),
        .I1(p_src_rows_V_read_reg_288[11]),
        .I2(\i_i_reg_217_reg_n_0_[9] ),
        .I3(p_src_rows_V_read_reg_288[9]),
        .I4(p_src_rows_V_read_reg_288[10]),
        .I5(\i_i_reg_217_reg_n_0_[10] ),
        .O(\ap_CS_fsm[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_8 
       (.I0(\i_i_reg_217_reg_n_0_[6] ),
        .I1(p_src_rows_V_read_reg_288[6]),
        .I2(\i_i_reg_217_reg_n_0_[7] ),
        .I3(p_src_rows_V_read_reg_288[7]),
        .I4(p_src_rows_V_read_reg_288[8]),
        .I5(\i_i_reg_217_reg_n_0_[8] ),
        .O(\ap_CS_fsm[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_9 
       (.I0(\i_i_reg_217_reg_n_0_[3] ),
        .I1(p_src_rows_V_read_reg_288[3]),
        .I2(\i_i_reg_217_reg_n_0_[4] ),
        .I3(p_src_rows_V_read_reg_288[4]),
        .I4(p_src_rows_V_read_reg_288[5]),
        .I5(\i_i_reg_217_reg_n_0_[5] ),
        .O(\ap_CS_fsm[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0080AAAA00800080)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(grp_apply_3_3_s_fu_239_n_0),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_enable_reg_pp0_iter30),
        .I5(ap_enable_reg_pp0_iter31_reg_n_0),
        .O(ap_NS_fsm[3]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[2]_i_2 
       (.CI(\ap_CS_fsm_reg[2]_i_4_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_2_CO_UNCONNECTED [3:2],CO,\ap_CS_fsm_reg[2]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[2]_i_5__1_n_0 ,\ap_CS_fsm[2]_i_6_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_4 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_4_n_0 ,\ap_CS_fsm_reg[2]_i_4_n_1 ,\ap_CS_fsm_reg[2]_i_4_n_2 ,\ap_CS_fsm_reg[2]_i_4_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_7_n_0 ,\ap_CS_fsm[2]_i_8_n_0 ,\ap_CS_fsm[2]_i_9_n_0 ,\ap_CS_fsm[2]_i_10_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state35),
        .R(SS));
  LUT6 #(
    .INIT(64'h7F7F7F0000000000)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone2_in),
        .I3(ap_enable_reg_pp0_iter00),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter0_i_2__0
       (.I0(Q[1]),
        .I1(CO),
        .O(ap_enable_reg_pp0_iter00));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter10_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_enable_reg_pp0_iter9),
        .Q(ap_enable_reg_pp0_iter10),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter11_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_enable_reg_pp0_iter10),
        .Q(ap_enable_reg_pp0_iter11),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter12_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_enable_reg_pp0_iter11),
        .Q(ap_enable_reg_pp0_iter12),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter13_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_enable_reg_pp0_iter12),
        .Q(ap_enable_reg_pp0_iter13),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter14_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_enable_reg_pp0_iter13),
        .Q(ap_enable_reg_pp0_iter14),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter15_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_enable_reg_pp0_iter14),
        .Q(ap_enable_reg_pp0_iter15),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter16_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_enable_reg_pp0_iter15),
        .Q(ap_enable_reg_pp0_iter16),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter17_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_enable_reg_pp0_iter16),
        .Q(ap_enable_reg_pp0_iter17),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter18_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_enable_reg_pp0_iter17),
        .Q(ap_enable_reg_pp0_iter18),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter19_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_enable_reg_pp0_iter18),
        .Q(ap_enable_reg_pp0_iter19),
        .R(SS));
  LUT5 #(
    .INIT(32'h4F400000)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_block_pp0_stage0_subdone2_in),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter20_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_enable_reg_pp0_iter19),
        .Q(ap_enable_reg_pp0_iter20),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter21_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_enable_reg_pp0_iter20),
        .Q(ap_enable_reg_pp0_iter21),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter22_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_enable_reg_pp0_iter21),
        .Q(ap_enable_reg_pp0_iter22),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter23_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_enable_reg_pp0_iter22),
        .Q(ap_enable_reg_pp0_iter23),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter24_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_enable_reg_pp0_iter23),
        .Q(ap_enable_reg_pp0_iter24),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter25_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_enable_reg_pp0_iter24),
        .Q(ap_enable_reg_pp0_iter25),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter26_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_enable_reg_pp0_iter25),
        .Q(ap_enable_reg_pp0_iter26),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter27_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_enable_reg_pp0_iter26),
        .Q(ap_enable_reg_pp0_iter27),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter28_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_enable_reg_pp0_iter27),
        .Q(ap_enable_reg_pp0_iter28),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter29_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_enable_reg_pp0_iter28),
        .Q(ap_enable_reg_pp0_iter29),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_enable_reg_pp0_iter1_reg_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter30_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_enable_reg_pp0_iter29),
        .Q(ap_enable_reg_pp0_iter30),
        .R(SS));
  LUT6 #(
    .INIT(64'hF0DDF00000000000)) 
    ap_enable_reg_pp0_iter31_i_1
       (.I0(Q[1]),
        .I1(CO),
        .I2(ap_enable_reg_pp0_iter30),
        .I3(ap_block_pp0_stage0_subdone2_in),
        .I4(ap_enable_reg_pp0_iter31_reg_n_0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter31_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter31_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter31_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter31_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_enable_reg_pp0_iter8),
        .Q(ap_enable_reg_pp0_iter9),
        .R(SS));
  LUT2 #(
    .INIT(4'h9)) 
    \exitcond_reg_302[0]_i_3 
       (.I0(p_src_cols_V_read_reg_283[15]),
        .I1(j_i_reg_228_reg[15]),
        .O(\exitcond_reg_302[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond_reg_302[0]_i_4 
       (.I0(j_i_reg_228_reg[12]),
        .I1(p_src_cols_V_read_reg_283[12]),
        .I2(j_i_reg_228_reg[13]),
        .I3(p_src_cols_V_read_reg_283[13]),
        .I4(p_src_cols_V_read_reg_283[14]),
        .I5(j_i_reg_228_reg[14]),
        .O(\exitcond_reg_302[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond_reg_302[0]_i_5 
       (.I0(j_i_reg_228_reg[11]),
        .I1(p_src_cols_V_read_reg_283[11]),
        .I2(j_i_reg_228_reg[9]),
        .I3(p_src_cols_V_read_reg_283[9]),
        .I4(p_src_cols_V_read_reg_283[10]),
        .I5(j_i_reg_228_reg[10]),
        .O(\exitcond_reg_302[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond_reg_302[0]_i_6 
       (.I0(j_i_reg_228_reg[7]),
        .I1(p_src_cols_V_read_reg_283[7]),
        .I2(j_i_reg_228_reg[6]),
        .I3(p_src_cols_V_read_reg_283[6]),
        .I4(p_src_cols_V_read_reg_283[8]),
        .I5(j_i_reg_228_reg[8]),
        .O(\exitcond_reg_302[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond_reg_302[0]_i_7 
       (.I0(j_i_reg_228_reg[3]),
        .I1(p_src_cols_V_read_reg_283[3]),
        .I2(j_i_reg_228_reg[4]),
        .I3(p_src_cols_V_read_reg_283[4]),
        .I4(p_src_cols_V_read_reg_283[5]),
        .I5(j_i_reg_228_reg[5]),
        .O(\exitcond_reg_302[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond_reg_302[0]_i_8 
       (.I0(j_i_reg_228_reg[0]),
        .I1(p_src_cols_V_read_reg_283[0]),
        .I2(j_i_reg_228_reg[1]),
        .I3(p_src_cols_V_read_reg_283[1]),
        .I4(p_src_cols_V_read_reg_283[2]),
        .I5(j_i_reg_228_reg[2]),
        .O(\exitcond_reg_302[0]_i_8_n_0 ));
  FDRE \exitcond_reg_302_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_apply_3_3_s_fu_239_n_0),
        .D(\exitcond_reg_302_reg_n_0_[0] ),
        .Q(exitcond_reg_302_pp0_iter1_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\CvtColor_U0/exitcond_reg_302_pp0_iter29_reg_reg " *) 
  (* srl_name = "inst/\CvtColor_U0/exitcond_reg_302_pp0_iter29_reg_reg[0]_srl28 " *) 
  SRLC32E \exitcond_reg_302_pp0_iter29_reg_reg[0]_srl28 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .CLK(ap_clk),
        .D(exitcond_reg_302_pp0_iter1_reg),
        .Q(\exitcond_reg_302_pp0_iter29_reg_reg[0]_srl28_n_0 ),
        .Q31(\NLW_exitcond_reg_302_pp0_iter29_reg_reg[0]_srl28_Q31_UNCONNECTED ));
  FDRE \exitcond_reg_302_pp0_iter30_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(\exitcond_reg_302_pp0_iter29_reg_reg[0]_srl28_n_0 ),
        .Q(\exitcond_reg_302_pp0_iter30_reg_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \exitcond_reg_302_reg[0] 
       (.C(ap_clk),
        .CE(grp_apply_3_3_s_fu_239_n_0),
        .D(ap_condition_pp0_exit_iter0_state3),
        .Q(\exitcond_reg_302_reg_n_0_[0] ),
        .R(1'b0));
  CARRY4 \exitcond_reg_302_reg[0]_i_1 
       (.CI(\exitcond_reg_302_reg[0]_i_2_n_0 ),
        .CO({\NLW_exitcond_reg_302_reg[0]_i_1_CO_UNCONNECTED [3:2],ap_condition_pp0_exit_iter0_state3,\exitcond_reg_302_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond_reg_302_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\exitcond_reg_302[0]_i_3_n_0 ,\exitcond_reg_302[0]_i_4_n_0 }));
  CARRY4 \exitcond_reg_302_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\exitcond_reg_302_reg[0]_i_2_n_0 ,\exitcond_reg_302_reg[0]_i_2_n_1 ,\exitcond_reg_302_reg[0]_i_2_n_2 ,\exitcond_reg_302_reg[0]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond_reg_302_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\exitcond_reg_302[0]_i_5_n_0 ,\exitcond_reg_302[0]_i_6_n_0 ,\exitcond_reg_302[0]_i_7_n_0 ,\exitcond_reg_302[0]_i_8_n_0 }));
  m3_for_arty_a7_threshold2_0_1_apply_3_3_s grp_apply_3_3_s_fu_239
       (.D(D),
        .Q(ap_CS_fsm_pp0_stage0),
        .\SRL_SIG_reg[0][7] (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7]_0 ),
        .ap_block_pp0_stage0_subdone2_in(ap_block_pp0_stage0_subdone2_in),
        .ap_ce_reg_reg_0(grp_apply_3_3_s_fu_239_n_0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_n_0),
        .ap_enable_reg_pp0_iter31_reg(ap_enable_reg_pp0_iter31_reg_n_0),
        .\exitcond_reg_302_pp0_iter30_reg_reg[0]__0 (\exitcond_reg_302_pp0_iter30_reg_reg[0]__0_n_0 ),
        .\exitcond_reg_302_reg[0] (\exitcond_reg_302_reg_n_0_[0] ),
        .img_2_data_stream_0_empty_n(img_2_data_stream_0_empty_n),
        .img_2_data_stream_1_empty_n(img_2_data_stream_1_empty_n),
        .img_2_data_stream_2_empty_n(img_2_data_stream_2_empty_n),
        .img_3_data_stream_0_full_n(img_3_data_stream_0_full_n),
        .img_3_data_stream_1_full_n(img_3_data_stream_1_full_n),
        .img_3_data_stream_2_full_n(img_3_data_stream_2_full_n),
        .\tmp_144_reg_311_reg[7] (tmp_144_reg_311),
        .\tmp_145_reg_316_reg[7] (tmp_145_reg_316),
        .\tmp_146_reg_321_reg[7] (tmp_146_reg_321));
  LUT5 #(
    .INIT(32'h00008000)) 
    \i_i_reg_217[15]_i_1 
       (.I0(CvtColor_U0_ap_start),
        .I1(img_2_rows_V_c_empty_n),
        .I2(img_2_cols_V_c_empty_n),
        .I3(Q[0]),
        .I4(ap_CS_fsm_state35),
        .O(i_i_reg_217));
  FDRE \i_i_reg_217_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(i_reg_297[0]),
        .Q(\i_i_reg_217_reg_n_0_[0] ),
        .R(i_i_reg_217));
  FDRE \i_i_reg_217_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(i_reg_297[10]),
        .Q(\i_i_reg_217_reg_n_0_[10] ),
        .R(i_i_reg_217));
  FDRE \i_i_reg_217_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(i_reg_297[11]),
        .Q(\i_i_reg_217_reg_n_0_[11] ),
        .R(i_i_reg_217));
  FDRE \i_i_reg_217_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(i_reg_297[12]),
        .Q(\i_i_reg_217_reg_n_0_[12] ),
        .R(i_i_reg_217));
  FDRE \i_i_reg_217_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(i_reg_297[13]),
        .Q(\i_i_reg_217_reg_n_0_[13] ),
        .R(i_i_reg_217));
  FDRE \i_i_reg_217_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(i_reg_297[14]),
        .Q(\i_i_reg_217_reg_n_0_[14] ),
        .R(i_i_reg_217));
  FDRE \i_i_reg_217_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(i_reg_297[15]),
        .Q(\i_i_reg_217_reg_n_0_[15] ),
        .R(i_i_reg_217));
  FDRE \i_i_reg_217_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(i_reg_297[1]),
        .Q(\i_i_reg_217_reg_n_0_[1] ),
        .R(i_i_reg_217));
  FDRE \i_i_reg_217_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(i_reg_297[2]),
        .Q(\i_i_reg_217_reg_n_0_[2] ),
        .R(i_i_reg_217));
  FDRE \i_i_reg_217_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(i_reg_297[3]),
        .Q(\i_i_reg_217_reg_n_0_[3] ),
        .R(i_i_reg_217));
  FDRE \i_i_reg_217_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(i_reg_297[4]),
        .Q(\i_i_reg_217_reg_n_0_[4] ),
        .R(i_i_reg_217));
  FDRE \i_i_reg_217_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(i_reg_297[5]),
        .Q(\i_i_reg_217_reg_n_0_[5] ),
        .R(i_i_reg_217));
  FDRE \i_i_reg_217_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(i_reg_297[6]),
        .Q(\i_i_reg_217_reg_n_0_[6] ),
        .R(i_i_reg_217));
  FDRE \i_i_reg_217_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(i_reg_297[7]),
        .Q(\i_i_reg_217_reg_n_0_[7] ),
        .R(i_i_reg_217));
  FDRE \i_i_reg_217_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(i_reg_297[8]),
        .Q(\i_i_reg_217_reg_n_0_[8] ),
        .R(i_i_reg_217));
  FDRE \i_i_reg_217_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(i_reg_297[9]),
        .Q(\i_i_reg_217_reg_n_0_[9] ),
        .R(i_i_reg_217));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_297[0]_i_1 
       (.I0(\i_i_reg_217_reg_n_0_[0] ),
        .O(i_fu_251_p2[0]));
  FDRE \i_reg_297_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_251_p2[0]),
        .Q(i_reg_297[0]),
        .R(1'b0));
  FDRE \i_reg_297_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_251_p2[10]),
        .Q(i_reg_297[10]),
        .R(1'b0));
  FDRE \i_reg_297_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_251_p2[11]),
        .Q(i_reg_297[11]),
        .R(1'b0));
  FDRE \i_reg_297_reg[12] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_251_p2[12]),
        .Q(i_reg_297[12]),
        .R(1'b0));
  CARRY4 \i_reg_297_reg[12]_i_1 
       (.CI(\i_reg_297_reg[8]_i_1_n_0 ),
        .CO({\i_reg_297_reg[12]_i_1_n_0 ,\i_reg_297_reg[12]_i_1_n_1 ,\i_reg_297_reg[12]_i_1_n_2 ,\i_reg_297_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_251_p2[12:9]),
        .S({\i_i_reg_217_reg_n_0_[12] ,\i_i_reg_217_reg_n_0_[11] ,\i_i_reg_217_reg_n_0_[10] ,\i_i_reg_217_reg_n_0_[9] }));
  FDRE \i_reg_297_reg[13] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_251_p2[13]),
        .Q(i_reg_297[13]),
        .R(1'b0));
  FDRE \i_reg_297_reg[14] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_251_p2[14]),
        .Q(i_reg_297[14]),
        .R(1'b0));
  FDRE \i_reg_297_reg[15] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_251_p2[15]),
        .Q(i_reg_297[15]),
        .R(1'b0));
  CARRY4 \i_reg_297_reg[15]_i_1 
       (.CI(\i_reg_297_reg[12]_i_1_n_0 ),
        .CO({\NLW_i_reg_297_reg[15]_i_1_CO_UNCONNECTED [3:2],\i_reg_297_reg[15]_i_1_n_2 ,\i_reg_297_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_reg_297_reg[15]_i_1_O_UNCONNECTED [3],i_fu_251_p2[15:13]}),
        .S({1'b0,\i_i_reg_217_reg_n_0_[15] ,\i_i_reg_217_reg_n_0_[14] ,\i_i_reg_217_reg_n_0_[13] }));
  FDRE \i_reg_297_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_251_p2[1]),
        .Q(i_reg_297[1]),
        .R(1'b0));
  FDRE \i_reg_297_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_251_p2[2]),
        .Q(i_reg_297[2]),
        .R(1'b0));
  FDRE \i_reg_297_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_251_p2[3]),
        .Q(i_reg_297[3]),
        .R(1'b0));
  FDRE \i_reg_297_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_251_p2[4]),
        .Q(i_reg_297[4]),
        .R(1'b0));
  CARRY4 \i_reg_297_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_reg_297_reg[4]_i_1_n_0 ,\i_reg_297_reg[4]_i_1_n_1 ,\i_reg_297_reg[4]_i_1_n_2 ,\i_reg_297_reg[4]_i_1_n_3 }),
        .CYINIT(\i_i_reg_217_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_251_p2[4:1]),
        .S({\i_i_reg_217_reg_n_0_[4] ,\i_i_reg_217_reg_n_0_[3] ,\i_i_reg_217_reg_n_0_[2] ,\i_i_reg_217_reg_n_0_[1] }));
  FDRE \i_reg_297_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_251_p2[5]),
        .Q(i_reg_297[5]),
        .R(1'b0));
  FDRE \i_reg_297_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_251_p2[6]),
        .Q(i_reg_297[6]),
        .R(1'b0));
  FDRE \i_reg_297_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_251_p2[7]),
        .Q(i_reg_297[7]),
        .R(1'b0));
  FDRE \i_reg_297_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_251_p2[8]),
        .Q(i_reg_297[8]),
        .R(1'b0));
  CARRY4 \i_reg_297_reg[8]_i_1 
       (.CI(\i_reg_297_reg[4]_i_1_n_0 ),
        .CO({\i_reg_297_reg[8]_i_1_n_0 ,\i_reg_297_reg[8]_i_1_n_1 ,\i_reg_297_reg[8]_i_1_n_2 ,\i_reg_297_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_251_p2[8:5]),
        .S({\i_i_reg_217_reg_n_0_[8] ,\i_i_reg_217_reg_n_0_[7] ,\i_i_reg_217_reg_n_0_[6] ,\i_i_reg_217_reg_n_0_[5] }));
  FDRE \i_reg_297_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_251_p2[9]),
        .Q(i_reg_297[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000DFFFFFFF)) 
    internal_full_n_i_2__40
       (.I0(img_2_data_stream_2_empty_n),
        .I1(\exitcond_reg_302_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_block_pp0_stage0_subdone2_in),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\or_cond_i_reg_3221_pp0_iter4_reg_reg[0]_1 ),
        .O(internal_full_n_reg));
  LUT6 #(
    .INIT(64'h00000000DFFFFFFF)) 
    internal_full_n_i_2__41
       (.I0(img_2_data_stream_1_empty_n),
        .I1(\exitcond_reg_302_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_block_pp0_stage0_subdone2_in),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\or_cond_i_reg_3221_pp0_iter4_reg_reg[0]_0 ),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'h00000000DFFFFFFF)) 
    internal_full_n_i_2__42
       (.I0(img_2_data_stream_0_empty_n),
        .I1(\exitcond_reg_302_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_block_pp0_stage0_subdone2_in),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\or_cond_i_reg_3221_pp0_iter4_reg_reg[0] ),
        .O(internal_full_n_reg_1));
  LUT6 #(
    .INIT(64'h0070000000000000)) 
    internal_full_n_i_2__43
       (.I0(img_3_data_stream_0_empty_n),
        .I1(Split_U0_src_data_stream_1_V_read),
        .I2(img_3_data_stream_0_full_n),
        .I3(\exitcond_reg_302_pp0_iter30_reg_reg[0]__0_n_0 ),
        .I4(ap_enable_reg_pp0_iter31_reg_n_0),
        .I5(ap_block_pp0_stage0_subdone2_in),
        .O(internal_full_n_reg_2));
  LUT6 #(
    .INIT(64'h0070000000000000)) 
    internal_full_n_i_2__44
       (.I0(img_3_data_stream_1_empty_n),
        .I1(Split_U0_src_data_stream_1_V_read),
        .I2(img_3_data_stream_1_full_n),
        .I3(\exitcond_reg_302_pp0_iter30_reg_reg[0]__0_n_0 ),
        .I4(ap_enable_reg_pp0_iter31_reg_n_0),
        .I5(ap_block_pp0_stage0_subdone2_in),
        .O(internal_full_n_reg_3));
  LUT6 #(
    .INIT(64'h0070000000000000)) 
    internal_full_n_i_2__45
       (.I0(img_3_data_stream_2_empty_n),
        .I1(Split_U0_src_data_stream_1_V_read),
        .I2(img_3_data_stream_2_full_n),
        .I3(\exitcond_reg_302_pp0_iter30_reg_reg[0]__0_n_0 ),
        .I4(ap_enable_reg_pp0_iter31_reg_n_0),
        .I5(ap_block_pp0_stage0_subdone2_in),
        .O(internal_full_n_reg_4));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    internal_full_n_i_3__12
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone2_in),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_reg_302_reg_n_0_[0] ),
        .I4(img_2_data_stream_0_empty_n),
        .I5(\or_cond_i_reg_3221_pp0_iter4_reg_reg[0] ),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    internal_full_n_i_3__13
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone2_in),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_reg_302_reg_n_0_[0] ),
        .I4(img_2_data_stream_1_empty_n),
        .I5(\or_cond_i_reg_3221_pp0_iter4_reg_reg[0]_0 ),
        .O(mOutPtr110_out_0));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    internal_full_n_i_3__14
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone2_in),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_reg_302_reg_n_0_[0] ),
        .I4(img_2_data_stream_2_empty_n),
        .I5(\or_cond_i_reg_3221_pp0_iter4_reg_reg[0]_1 ),
        .O(mOutPtr110_out_1));
  LUT6 #(
    .INIT(64'h8888088888888888)) 
    internal_full_n_i_3__15
       (.I0(Split_U0_src_data_stream_1_V_read),
        .I1(img_3_data_stream_0_empty_n),
        .I2(ap_block_pp0_stage0_subdone2_in),
        .I3(ap_enable_reg_pp0_iter31_reg_n_0),
        .I4(\exitcond_reg_302_pp0_iter30_reg_reg[0]__0_n_0 ),
        .I5(img_3_data_stream_0_full_n),
        .O(mOutPtr110_out_2));
  LUT6 #(
    .INIT(64'h8888088888888888)) 
    internal_full_n_i_3__16
       (.I0(Split_U0_src_data_stream_1_V_read),
        .I1(img_3_data_stream_1_empty_n),
        .I2(ap_block_pp0_stage0_subdone2_in),
        .I3(ap_enable_reg_pp0_iter31_reg_n_0),
        .I4(\exitcond_reg_302_pp0_iter30_reg_reg[0]__0_n_0 ),
        .I5(img_3_data_stream_1_full_n),
        .O(mOutPtr110_out_3));
  LUT6 #(
    .INIT(64'h8888088888888888)) 
    internal_full_n_i_3__17
       (.I0(Split_U0_src_data_stream_1_V_read),
        .I1(img_3_data_stream_2_empty_n),
        .I2(ap_block_pp0_stage0_subdone2_in),
        .I3(ap_enable_reg_pp0_iter31_reg_n_0),
        .I4(\exitcond_reg_302_pp0_iter30_reg_reg[0]__0_n_0 ),
        .I5(img_3_data_stream_2_full_n),
        .O(mOutPtr110_out_4));
  LUT6 #(
    .INIT(64'h4044444444444444)) 
    \j_i_reg_228[0]_i_1 
       (.I0(CO),
        .I1(Q[1]),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_block_pp0_stage0_subdone2_in),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(j_i_reg_228));
  LUT4 #(
    .INIT(16'h0080)) 
    \j_i_reg_228[0]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone2_in),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .O(j_i_reg_2280));
  LUT1 #(
    .INIT(2'h1)) 
    \j_i_reg_228[0]_i_4 
       (.I0(j_i_reg_228_reg[0]),
        .O(\j_i_reg_228[0]_i_4_n_0 ));
  FDRE \j_i_reg_228_reg[0] 
       (.C(ap_clk),
        .CE(j_i_reg_2280),
        .D(\j_i_reg_228_reg[0]_i_3_n_7 ),
        .Q(j_i_reg_228_reg[0]),
        .R(j_i_reg_228));
  CARRY4 \j_i_reg_228_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\j_i_reg_228_reg[0]_i_3_n_0 ,\j_i_reg_228_reg[0]_i_3_n_1 ,\j_i_reg_228_reg[0]_i_3_n_2 ,\j_i_reg_228_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\j_i_reg_228_reg[0]_i_3_n_4 ,\j_i_reg_228_reg[0]_i_3_n_5 ,\j_i_reg_228_reg[0]_i_3_n_6 ,\j_i_reg_228_reg[0]_i_3_n_7 }),
        .S({j_i_reg_228_reg[3:1],\j_i_reg_228[0]_i_4_n_0 }));
  FDRE \j_i_reg_228_reg[10] 
       (.C(ap_clk),
        .CE(j_i_reg_2280),
        .D(\j_i_reg_228_reg[8]_i_1_n_5 ),
        .Q(j_i_reg_228_reg[10]),
        .R(j_i_reg_228));
  FDRE \j_i_reg_228_reg[11] 
       (.C(ap_clk),
        .CE(j_i_reg_2280),
        .D(\j_i_reg_228_reg[8]_i_1_n_4 ),
        .Q(j_i_reg_228_reg[11]),
        .R(j_i_reg_228));
  FDRE \j_i_reg_228_reg[12] 
       (.C(ap_clk),
        .CE(j_i_reg_2280),
        .D(\j_i_reg_228_reg[12]_i_1_n_7 ),
        .Q(j_i_reg_228_reg[12]),
        .R(j_i_reg_228));
  CARRY4 \j_i_reg_228_reg[12]_i_1 
       (.CI(\j_i_reg_228_reg[8]_i_1_n_0 ),
        .CO({\NLW_j_i_reg_228_reg[12]_i_1_CO_UNCONNECTED [3],\j_i_reg_228_reg[12]_i_1_n_1 ,\j_i_reg_228_reg[12]_i_1_n_2 ,\j_i_reg_228_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_i_reg_228_reg[12]_i_1_n_4 ,\j_i_reg_228_reg[12]_i_1_n_5 ,\j_i_reg_228_reg[12]_i_1_n_6 ,\j_i_reg_228_reg[12]_i_1_n_7 }),
        .S(j_i_reg_228_reg[15:12]));
  FDRE \j_i_reg_228_reg[13] 
       (.C(ap_clk),
        .CE(j_i_reg_2280),
        .D(\j_i_reg_228_reg[12]_i_1_n_6 ),
        .Q(j_i_reg_228_reg[13]),
        .R(j_i_reg_228));
  FDRE \j_i_reg_228_reg[14] 
       (.C(ap_clk),
        .CE(j_i_reg_2280),
        .D(\j_i_reg_228_reg[12]_i_1_n_5 ),
        .Q(j_i_reg_228_reg[14]),
        .R(j_i_reg_228));
  FDRE \j_i_reg_228_reg[15] 
       (.C(ap_clk),
        .CE(j_i_reg_2280),
        .D(\j_i_reg_228_reg[12]_i_1_n_4 ),
        .Q(j_i_reg_228_reg[15]),
        .R(j_i_reg_228));
  FDRE \j_i_reg_228_reg[1] 
       (.C(ap_clk),
        .CE(j_i_reg_2280),
        .D(\j_i_reg_228_reg[0]_i_3_n_6 ),
        .Q(j_i_reg_228_reg[1]),
        .R(j_i_reg_228));
  FDRE \j_i_reg_228_reg[2] 
       (.C(ap_clk),
        .CE(j_i_reg_2280),
        .D(\j_i_reg_228_reg[0]_i_3_n_5 ),
        .Q(j_i_reg_228_reg[2]),
        .R(j_i_reg_228));
  FDRE \j_i_reg_228_reg[3] 
       (.C(ap_clk),
        .CE(j_i_reg_2280),
        .D(\j_i_reg_228_reg[0]_i_3_n_4 ),
        .Q(j_i_reg_228_reg[3]),
        .R(j_i_reg_228));
  FDRE \j_i_reg_228_reg[4] 
       (.C(ap_clk),
        .CE(j_i_reg_2280),
        .D(\j_i_reg_228_reg[4]_i_1_n_7 ),
        .Q(j_i_reg_228_reg[4]),
        .R(j_i_reg_228));
  CARRY4 \j_i_reg_228_reg[4]_i_1 
       (.CI(\j_i_reg_228_reg[0]_i_3_n_0 ),
        .CO({\j_i_reg_228_reg[4]_i_1_n_0 ,\j_i_reg_228_reg[4]_i_1_n_1 ,\j_i_reg_228_reg[4]_i_1_n_2 ,\j_i_reg_228_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_i_reg_228_reg[4]_i_1_n_4 ,\j_i_reg_228_reg[4]_i_1_n_5 ,\j_i_reg_228_reg[4]_i_1_n_6 ,\j_i_reg_228_reg[4]_i_1_n_7 }),
        .S(j_i_reg_228_reg[7:4]));
  FDRE \j_i_reg_228_reg[5] 
       (.C(ap_clk),
        .CE(j_i_reg_2280),
        .D(\j_i_reg_228_reg[4]_i_1_n_6 ),
        .Q(j_i_reg_228_reg[5]),
        .R(j_i_reg_228));
  FDRE \j_i_reg_228_reg[6] 
       (.C(ap_clk),
        .CE(j_i_reg_2280),
        .D(\j_i_reg_228_reg[4]_i_1_n_5 ),
        .Q(j_i_reg_228_reg[6]),
        .R(j_i_reg_228));
  FDRE \j_i_reg_228_reg[7] 
       (.C(ap_clk),
        .CE(j_i_reg_2280),
        .D(\j_i_reg_228_reg[4]_i_1_n_4 ),
        .Q(j_i_reg_228_reg[7]),
        .R(j_i_reg_228));
  FDRE \j_i_reg_228_reg[8] 
       (.C(ap_clk),
        .CE(j_i_reg_2280),
        .D(\j_i_reg_228_reg[8]_i_1_n_7 ),
        .Q(j_i_reg_228_reg[8]),
        .R(j_i_reg_228));
  CARRY4 \j_i_reg_228_reg[8]_i_1 
       (.CI(\j_i_reg_228_reg[4]_i_1_n_0 ),
        .CO({\j_i_reg_228_reg[8]_i_1_n_0 ,\j_i_reg_228_reg[8]_i_1_n_1 ,\j_i_reg_228_reg[8]_i_1_n_2 ,\j_i_reg_228_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_i_reg_228_reg[8]_i_1_n_4 ,\j_i_reg_228_reg[8]_i_1_n_5 ,\j_i_reg_228_reg[8]_i_1_n_6 ,\j_i_reg_228_reg[8]_i_1_n_7 }),
        .S(j_i_reg_228_reg[11:8]));
  FDRE \j_i_reg_228_reg[9] 
       (.C(ap_clk),
        .CE(j_i_reg_2280),
        .D(\j_i_reg_228_reg[8]_i_1_n_6 ),
        .Q(j_i_reg_228_reg[9]),
        .R(j_i_reg_228));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mOutPtr[1]_i_2 
       (.I0(CO),
        .I1(Q[1]),
        .O(CvtColor_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \mOutPtr[1]_i_2__6 
       (.I0(ap_block_pp0_stage0_subdone2_in),
        .I1(ap_enable_reg_pp0_iter31_reg_n_0),
        .I2(\exitcond_reg_302_pp0_iter30_reg_reg[0]__0_n_0 ),
        .I3(img_3_data_stream_0_full_n),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \mOutPtr[1]_i_2__7 
       (.I0(ap_block_pp0_stage0_subdone2_in),
        .I1(ap_enable_reg_pp0_iter31_reg_n_0),
        .I2(\exitcond_reg_302_pp0_iter30_reg_reg[0]__0_n_0 ),
        .I3(img_3_data_stream_1_full_n),
        .O(\mOutPtr_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \mOutPtr[1]_i_2__8 
       (.I0(ap_block_pp0_stage0_subdone2_in),
        .I1(ap_enable_reg_pp0_iter31_reg_n_0),
        .I2(\exitcond_reg_302_pp0_iter30_reg_reg[0]__0_n_0 ),
        .I3(img_3_data_stream_2_full_n),
        .O(\mOutPtr_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \mOutPtr[1]_i_3 
       (.I0(\exitcond_reg_302_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_block_pp0_stage0_subdone2_in),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(CvtColor_U0_p_src_data_stream_1_V_read));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT5 #(
    .INIT(32'h00808080)) 
    \mOutPtr[2]_i_2 
       (.I0(Q[1]),
        .I1(CO),
        .I2(CvtColor_U0_ap_start),
        .I3(start_once_reg_reg),
        .I4(start_for_CvtColor_U0_full_n),
        .O(mOutPtr110_out_5));
  LUT4 #(
    .INIT(16'h8000)) 
    \p_src_cols_V_read_reg_283[15]_i_1 
       (.I0(Q[0]),
        .I1(img_2_cols_V_c_empty_n),
        .I2(img_2_rows_V_c_empty_n),
        .I3(CvtColor_U0_ap_start),
        .O(CvtColor_U0_p_src_cols_V_read));
  FDRE \p_src_cols_V_read_reg_283_reg[0] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(out[0]),
        .Q(p_src_cols_V_read_reg_283[0]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_283_reg[10] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(out[10]),
        .Q(p_src_cols_V_read_reg_283[10]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_283_reg[11] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(out[11]),
        .Q(p_src_cols_V_read_reg_283[11]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_283_reg[12] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(out[12]),
        .Q(p_src_cols_V_read_reg_283[12]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_283_reg[13] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(out[13]),
        .Q(p_src_cols_V_read_reg_283[13]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_283_reg[14] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(out[14]),
        .Q(p_src_cols_V_read_reg_283[14]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_283_reg[15] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(out[15]),
        .Q(p_src_cols_V_read_reg_283[15]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_283_reg[1] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(out[1]),
        .Q(p_src_cols_V_read_reg_283[1]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_283_reg[2] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(out[2]),
        .Q(p_src_cols_V_read_reg_283[2]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_283_reg[3] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(out[3]),
        .Q(p_src_cols_V_read_reg_283[3]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_283_reg[4] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(out[4]),
        .Q(p_src_cols_V_read_reg_283[4]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_283_reg[5] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(out[5]),
        .Q(p_src_cols_V_read_reg_283[5]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_283_reg[6] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(out[6]),
        .Q(p_src_cols_V_read_reg_283[6]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_283_reg[7] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(out[7]),
        .Q(p_src_cols_V_read_reg_283[7]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_283_reg[8] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(out[8]),
        .Q(p_src_cols_V_read_reg_283[8]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_283_reg[9] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(out[9]),
        .Q(p_src_cols_V_read_reg_283[9]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_288_reg[0] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(\int_rows_reg[15] [0]),
        .Q(p_src_rows_V_read_reg_288[0]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_288_reg[10] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(\int_rows_reg[15] [10]),
        .Q(p_src_rows_V_read_reg_288[10]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_288_reg[11] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(\int_rows_reg[15] [11]),
        .Q(p_src_rows_V_read_reg_288[11]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_288_reg[12] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(\int_rows_reg[15] [12]),
        .Q(p_src_rows_V_read_reg_288[12]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_288_reg[13] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(\int_rows_reg[15] [13]),
        .Q(p_src_rows_V_read_reg_288[13]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_288_reg[14] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(\int_rows_reg[15] [14]),
        .Q(p_src_rows_V_read_reg_288[14]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_288_reg[15] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(\int_rows_reg[15] [15]),
        .Q(p_src_rows_V_read_reg_288[15]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_288_reg[1] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(\int_rows_reg[15] [1]),
        .Q(p_src_rows_V_read_reg_288[1]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_288_reg[2] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(\int_rows_reg[15] [2]),
        .Q(p_src_rows_V_read_reg_288[2]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_288_reg[3] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(\int_rows_reg[15] [3]),
        .Q(p_src_rows_V_read_reg_288[3]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_288_reg[4] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(\int_rows_reg[15] [4]),
        .Q(p_src_rows_V_read_reg_288[4]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_288_reg[5] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(\int_rows_reg[15] [5]),
        .Q(p_src_rows_V_read_reg_288[5]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_288_reg[6] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(\int_rows_reg[15] [6]),
        .Q(p_src_rows_V_read_reg_288[6]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_288_reg[7] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(\int_rows_reg[15] [7]),
        .Q(p_src_rows_V_read_reg_288[7]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_288_reg[8] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(\int_rows_reg[15] [8]),
        .Q(p_src_rows_V_read_reg_288[8]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_288_reg[9] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(\int_rows_reg[15] [9]),
        .Q(p_src_rows_V_read_reg_288[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \tmp_144_reg_311[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone2_in),
        .I2(\exitcond_reg_302_reg_n_0_[0] ),
        .O(tmp_144_reg_3110));
  FDRE \tmp_144_reg_311_reg[0] 
       (.C(ap_clk),
        .CE(tmp_144_reg_3110),
        .D(p_src_data_stream_0_V_dout[0]),
        .Q(tmp_144_reg_311[0]),
        .R(1'b0));
  FDRE \tmp_144_reg_311_reg[1] 
       (.C(ap_clk),
        .CE(tmp_144_reg_3110),
        .D(p_src_data_stream_0_V_dout[1]),
        .Q(tmp_144_reg_311[1]),
        .R(1'b0));
  FDRE \tmp_144_reg_311_reg[2] 
       (.C(ap_clk),
        .CE(tmp_144_reg_3110),
        .D(p_src_data_stream_0_V_dout[2]),
        .Q(tmp_144_reg_311[2]),
        .R(1'b0));
  FDRE \tmp_144_reg_311_reg[3] 
       (.C(ap_clk),
        .CE(tmp_144_reg_3110),
        .D(p_src_data_stream_0_V_dout[3]),
        .Q(tmp_144_reg_311[3]),
        .R(1'b0));
  FDRE \tmp_144_reg_311_reg[4] 
       (.C(ap_clk),
        .CE(tmp_144_reg_3110),
        .D(p_src_data_stream_0_V_dout[4]),
        .Q(tmp_144_reg_311[4]),
        .R(1'b0));
  FDRE \tmp_144_reg_311_reg[5] 
       (.C(ap_clk),
        .CE(tmp_144_reg_3110),
        .D(p_src_data_stream_0_V_dout[5]),
        .Q(tmp_144_reg_311[5]),
        .R(1'b0));
  FDRE \tmp_144_reg_311_reg[6] 
       (.C(ap_clk),
        .CE(tmp_144_reg_3110),
        .D(p_src_data_stream_0_V_dout[6]),
        .Q(tmp_144_reg_311[6]),
        .R(1'b0));
  FDRE \tmp_144_reg_311_reg[7] 
       (.C(ap_clk),
        .CE(tmp_144_reg_3110),
        .D(p_src_data_stream_0_V_dout[7]),
        .Q(tmp_144_reg_311[7]),
        .R(1'b0));
  FDRE \tmp_145_reg_316_reg[0] 
       (.C(ap_clk),
        .CE(tmp_144_reg_3110),
        .D(p_src_data_stream_1_V_dout[0]),
        .Q(tmp_145_reg_316[0]),
        .R(1'b0));
  FDRE \tmp_145_reg_316_reg[1] 
       (.C(ap_clk),
        .CE(tmp_144_reg_3110),
        .D(p_src_data_stream_1_V_dout[1]),
        .Q(tmp_145_reg_316[1]),
        .R(1'b0));
  FDRE \tmp_145_reg_316_reg[2] 
       (.C(ap_clk),
        .CE(tmp_144_reg_3110),
        .D(p_src_data_stream_1_V_dout[2]),
        .Q(tmp_145_reg_316[2]),
        .R(1'b0));
  FDRE \tmp_145_reg_316_reg[3] 
       (.C(ap_clk),
        .CE(tmp_144_reg_3110),
        .D(p_src_data_stream_1_V_dout[3]),
        .Q(tmp_145_reg_316[3]),
        .R(1'b0));
  FDRE \tmp_145_reg_316_reg[4] 
       (.C(ap_clk),
        .CE(tmp_144_reg_3110),
        .D(p_src_data_stream_1_V_dout[4]),
        .Q(tmp_145_reg_316[4]),
        .R(1'b0));
  FDRE \tmp_145_reg_316_reg[5] 
       (.C(ap_clk),
        .CE(tmp_144_reg_3110),
        .D(p_src_data_stream_1_V_dout[5]),
        .Q(tmp_145_reg_316[5]),
        .R(1'b0));
  FDRE \tmp_145_reg_316_reg[6] 
       (.C(ap_clk),
        .CE(tmp_144_reg_3110),
        .D(p_src_data_stream_1_V_dout[6]),
        .Q(tmp_145_reg_316[6]),
        .R(1'b0));
  FDRE \tmp_145_reg_316_reg[7] 
       (.C(ap_clk),
        .CE(tmp_144_reg_3110),
        .D(p_src_data_stream_1_V_dout[7]),
        .Q(tmp_145_reg_316[7]),
        .R(1'b0));
  FDRE \tmp_146_reg_321_reg[0] 
       (.C(ap_clk),
        .CE(tmp_144_reg_3110),
        .D(p_src_data_stream_2_V_dout[0]),
        .Q(tmp_146_reg_321[0]),
        .R(1'b0));
  FDRE \tmp_146_reg_321_reg[1] 
       (.C(ap_clk),
        .CE(tmp_144_reg_3110),
        .D(p_src_data_stream_2_V_dout[1]),
        .Q(tmp_146_reg_321[1]),
        .R(1'b0));
  FDRE \tmp_146_reg_321_reg[2] 
       (.C(ap_clk),
        .CE(tmp_144_reg_3110),
        .D(p_src_data_stream_2_V_dout[2]),
        .Q(tmp_146_reg_321[2]),
        .R(1'b0));
  FDRE \tmp_146_reg_321_reg[3] 
       (.C(ap_clk),
        .CE(tmp_144_reg_3110),
        .D(p_src_data_stream_2_V_dout[3]),
        .Q(tmp_146_reg_321[3]),
        .R(1'b0));
  FDRE \tmp_146_reg_321_reg[4] 
       (.C(ap_clk),
        .CE(tmp_144_reg_3110),
        .D(p_src_data_stream_2_V_dout[4]),
        .Q(tmp_146_reg_321[4]),
        .R(1'b0));
  FDRE \tmp_146_reg_321_reg[5] 
       (.C(ap_clk),
        .CE(tmp_144_reg_3110),
        .D(p_src_data_stream_2_V_dout[5]),
        .Q(tmp_146_reg_321[5]),
        .R(1'b0));
  FDRE \tmp_146_reg_321_reg[6] 
       (.C(ap_clk),
        .CE(tmp_144_reg_3110),
        .D(p_src_data_stream_2_V_dout[6]),
        .Q(tmp_146_reg_321[6]),
        .R(1'b0));
  FDRE \tmp_146_reg_321_reg[7] 
       (.C(ap_clk),
        .CE(tmp_144_reg_3110),
        .D(p_src_data_stream_2_V_dout[7]),
        .Q(tmp_146_reg_321[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Dilate" *) 
module m3_for_arty_a7_threshold2_0_1_Dilate
   (CO,
    Q,
    Dilate_U0_p_src_rows_V_read,
    Dilate_U0_p_src_data_stream_V_read,
    O,
    E,
    mOutPtr110_out,
    \mOutPtr_reg[0] ,
    internal_full_n_reg,
    \SRL_SIG_reg[0][7] ,
    ap_clk,
    img_hls_data_stream_s_dout,
    SS,
    ap_rst_n,
    Dilate_U0_ap_start,
    img_hls_rows_V_c67_empty_n,
    img_hls_cols_V_c68_empty_n,
    img_hls_data_stream_s_empty_n,
    img_dilate_data_stre_full_n,
    S,
    Erode_U0_p_src_data_stream_V_read,
    img_dilate_data_stre_empty_n,
    D,
    \SRL_SIG_reg[1][15] ,
    \SRL_SIG_reg[1][15]_0 ,
    \SRL_SIG_reg[1][15]_1 ,
    \SRL_SIG_reg[0][0] ,
    \mOutPtr_reg[1] );
  output [0:0]CO;
  output [1:0]Q;
  output Dilate_U0_p_src_rows_V_read;
  output Dilate_U0_p_src_data_stream_V_read;
  output [0:0]O;
  output [0:0]E;
  output mOutPtr110_out;
  output \mOutPtr_reg[0] ;
  output internal_full_n_reg;
  output [7:0]\SRL_SIG_reg[0][7] ;
  input ap_clk;
  input [0:0]img_hls_data_stream_s_dout;
  input [0:0]SS;
  input ap_rst_n;
  input Dilate_U0_ap_start;
  input img_hls_rows_V_c67_empty_n;
  input img_hls_cols_V_c68_empty_n;
  input img_hls_data_stream_s_empty_n;
  input img_dilate_data_stre_full_n;
  input [0:0]S;
  input Erode_U0_p_src_data_stream_V_read;
  input img_dilate_data_stre_empty_n;
  input [16:0]D;
  input [15:0]\SRL_SIG_reg[1][15] ;
  input [15:0]\SRL_SIG_reg[1][15]_0 ;
  input [16:0]\SRL_SIG_reg[1][15]_1 ;
  input [1:0]\SRL_SIG_reg[0][0] ;
  input [9:0]\mOutPtr_reg[1] ;

  wire [0:0]CO;
  wire [16:0]D;
  wire Dilate_U0_ap_start;
  wire Dilate_U0_p_src_data_stream_V_read;
  wire Dilate_U0_p_src_rows_V_read;
  wire [0:0]E;
  wire Erode_U0_p_src_data_stream_V_read;
  wire [15:0]ImagLoc_x_fu_607_p2;
  wire [0:0]O;
  wire [1:0]Q;
  wire [0:0]S;
  wire \SRL_SIG[0][7]_i_10_n_0 ;
  wire \SRL_SIG[0][7]_i_11_n_0 ;
  wire \SRL_SIG[0][7]_i_4__3_n_0 ;
  wire \SRL_SIG[0][7]_i_5__3_n_0 ;
  wire \SRL_SIG[0][7]_i_6_n_0 ;
  wire \SRL_SIG[0][7]_i_7_n_0 ;
  wire \SRL_SIG[0][7]_i_8_n_0 ;
  wire \SRL_SIG[0][7]_i_9_n_0 ;
  wire [1:0]\SRL_SIG_reg[0][0] ;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[0][7]_i_3_n_1 ;
  wire \SRL_SIG_reg[0][7]_i_3_n_2 ;
  wire \SRL_SIG_reg[0][7]_i_3_n_3 ;
  wire [15:0]\SRL_SIG_reg[1][15] ;
  wire [15:0]\SRL_SIG_reg[1][15]_0 ;
  wire [16:0]\SRL_SIG_reg[1][15]_1 ;
  wire [0:0]SS;
  wire \ap_CS_fsm[2]_i_1__8_n_0 ;
  wire \ap_CS_fsm[2]_i_4_n_0 ;
  wire \ap_CS_fsm[2]_i_5_n_0 ;
  wire \ap_CS_fsm[2]_i_6__5_n_0 ;
  wire \ap_CS_fsm[2]_i_7__5_n_0 ;
  wire \ap_CS_fsm[2]_i_8__5_n_0 ;
  wire \ap_CS_fsm[2]_i_9__5_n_0 ;
  wire \ap_CS_fsm[3]_i_2__3_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[2]_i_2__1_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_3__3_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_3__3_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_3__3_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_3__3_n_3 ;
  wire ap_CS_fsm_state9;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone2_in;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__6_n_0;
  wire ap_enable_reg_pp0_iter0_i_2__5_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__6_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__5_n_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter4_i_1_n_0;
  wire ap_enable_reg_pp0_iter5_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter5_reg_n_0;
  wire ap_rst_n;
  wire brmerge_i_reg_1150;
  wire brmerge_i_reg_11500;
  wire \brmerge_i_reg_1150[0]_i_1_n_0 ;
  wire brmerge_i_reg_1150_pp0_iter1_reg;
  wire brmerge_i_reg_1150_pp0_iter1_reg0;
  wire ce1119_out;
  wire [1:0]col_assign_2_fu_674_p2;
  wire [7:0]col_buf_0_val_0_0_fu_709_p3;
  wire [7:0]col_buf_0_val_1_0_fu_727_p3;
  wire [7:0]col_buf_0_val_2_0_fu_745_p3;
  wire exitcond388_i_i_i_reg_1131;
  wire \exitcond388_i_i_i_reg_1131[0]_i_3_n_0 ;
  wire \exitcond388_i_i_i_reg_1131[0]_i_4_n_0 ;
  wire \exitcond388_i_i_i_reg_1131[0]_i_5_n_0 ;
  wire \exitcond388_i_i_i_reg_1131[0]_i_6_n_0 ;
  wire \exitcond388_i_i_i_reg_1131[0]_i_7_n_0 ;
  wire \exitcond388_i_i_i_reg_1131[0]_i_8_n_0 ;
  wire exitcond388_i_i_i_reg_1131_pp0_iter1_reg;
  wire exitcond388_i_i_i_reg_1131_pp0_iter2_reg;
  wire exitcond388_i_i_i_reg_1131_pp0_iter3_reg;
  wire \exitcond388_i_i_i_reg_1131_reg[0]_i_1_n_3 ;
  wire \exitcond388_i_i_i_reg_1131_reg[0]_i_2_n_0 ;
  wire \exitcond388_i_i_i_reg_1131_reg[0]_i_2_n_1 ;
  wire \exitcond388_i_i_i_reg_1131_reg[0]_i_2_n_2 ;
  wire \exitcond388_i_i_i_reg_1131_reg[0]_i_2_n_3 ;
  wire [15:0]extLd20_cast30_i_reg_1043_reg__0;
  wire [15:0]extLd_cast31_i_reg_1034;
  wire [16:0]i_V_fu_333_p2;
  wire [16:0]i_V_reg_1082;
  wire \i_V_reg_1082_reg[12]_i_1_n_0 ;
  wire \i_V_reg_1082_reg[12]_i_1_n_1 ;
  wire \i_V_reg_1082_reg[12]_i_1_n_2 ;
  wire \i_V_reg_1082_reg[12]_i_1_n_3 ;
  wire \i_V_reg_1082_reg[16]_i_1_n_1 ;
  wire \i_V_reg_1082_reg[16]_i_1_n_2 ;
  wire \i_V_reg_1082_reg[16]_i_1_n_3 ;
  wire \i_V_reg_1082_reg[4]_i_1_n_0 ;
  wire \i_V_reg_1082_reg[4]_i_1_n_1 ;
  wire \i_V_reg_1082_reg[4]_i_1_n_2 ;
  wire \i_V_reg_1082_reg[4]_i_1_n_3 ;
  wire \i_V_reg_1082_reg[8]_i_1_n_0 ;
  wire \i_V_reg_1082_reg[8]_i_1_n_1 ;
  wire \i_V_reg_1082_reg[8]_i_1_n_2 ;
  wire \i_V_reg_1082_reg[8]_i_1_n_3 ;
  wire icmp_fu_360_p2;
  wire \icmp_reg_1096[0]_i_1_n_0 ;
  wire \icmp_reg_1096[0]_i_3_n_0 ;
  wire \icmp_reg_1096[0]_i_4_n_0 ;
  wire \icmp_reg_1096[0]_i_5_n_0 ;
  wire \icmp_reg_1096[0]_i_6_n_0 ;
  wire \icmp_reg_1096_reg_n_0_[0] ;
  wire img_dilate_data_stre_empty_n;
  wire img_dilate_data_stre_full_n;
  wire img_hls_cols_V_c68_empty_n;
  wire [0:0]img_hls_data_stream_s_dout;
  wire img_hls_data_stream_s_empty_n;
  wire img_hls_rows_V_c67_empty_n;
  wire internal_full_n_reg;
  wire k_buf_0_val_3_U_n_0;
  wire k_buf_0_val_3_U_n_1;
  wire k_buf_0_val_3_U_n_13;
  wire k_buf_0_val_3_U_n_2;
  wire k_buf_0_val_3_U_n_22;
  wire k_buf_0_val_3_U_n_23;
  wire k_buf_0_val_3_U_n_3;
  wire k_buf_0_val_3_U_n_4;
  wire k_buf_0_val_3_U_n_5;
  wire k_buf_0_val_3_U_n_6;
  wire k_buf_0_val_3_U_n_7;
  wire k_buf_0_val_3_ce0;
  wire k_buf_0_val_4_U_n_0;
  wire k_buf_0_val_4_U_n_1;
  wire k_buf_0_val_4_U_n_2;
  wire k_buf_0_val_4_U_n_23;
  wire k_buf_0_val_4_U_n_3;
  wire k_buf_0_val_4_U_n_4;
  wire k_buf_0_val_4_U_n_5;
  wire k_buf_0_val_4_U_n_6;
  wire k_buf_0_val_4_U_n_7;
  wire k_buf_0_val_4_ce1;
  wire k_buf_0_val_5_U_n_2;
  wire k_buf_0_val_5_U_n_23;
  wire k_buf_0_val_5_U_n_24;
  wire [9:0]k_buf_0_val_5_addr_reg_1180;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[0] ;
  wire [9:0]\mOutPtr_reg[1] ;
  wire or_cond_i425_i_i_i_reg_1140;
  wire \or_cond_i425_i_i_i_reg_1140[0]_i_1_n_0 ;
  wire or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg;
  wire or_cond_i_i_i_reg_1157;
  wire \or_cond_i_i_i_reg_1157[0]_i_1_n_0 ;
  wire \or_cond_i_i_i_reg_1157[0]_i_2_n_0 ;
  wire \or_cond_i_i_i_reg_1157[0]_i_3_n_0 ;
  wire \or_cond_i_i_i_reg_1157[0]_i_4_n_0 ;
  wire \or_cond_i_i_i_reg_1157[0]_i_5_n_0 ;
  wire or_cond_i_i_i_reg_1157_pp0_iter1_reg;
  wire or_cond_i_i_i_reg_1157_pp0_iter2_reg;
  wire or_cond_i_i_i_reg_1157_pp0_iter3_reg;
  wire or_cond_i_i_i_reg_1157_pp0_iter4_reg;
  wire p_0_in;
  wire p_0_in2_in;
  wire p_1_in;
  wire p_1_in__0;
  wire [16:16]p_assign_17_1_i_fu_433_p2;
  wire [15:0]p_assign_17_1_i_fu_433_p2__0;
  wire [15:1]p_assign_17_2_i_fu_472_p2;
  wire [16:16]p_assign_17_2_i_fu_472_p2__0;
  wire [1:0]p_neg393_i_i_i_reg_1064;
  wire [7:0]right_border_buf_0_20_fu_166;
  wire [7:0]right_border_buf_0_21_fu_170;
  wire [7:0]right_border_buf_0_s_fu_162;
  wire [1:0]row_assign_18_1_t_i_fu_549_p22_out;
  wire [1:0]row_assign_18_1_t_i_reg_1121;
  wire \row_assign_18_1_t_i_reg_1121[1]_i_10_n_0 ;
  wire \row_assign_18_1_t_i_reg_1121[1]_i_11_n_0 ;
  wire \row_assign_18_1_t_i_reg_1121[1]_i_12_n_0 ;
  wire \row_assign_18_1_t_i_reg_1121[1]_i_13_n_0 ;
  wire \row_assign_18_1_t_i_reg_1121[1]_i_14_n_0 ;
  wire \row_assign_18_1_t_i_reg_1121[1]_i_15_n_0 ;
  wire \row_assign_18_1_t_i_reg_1121[1]_i_16_n_0 ;
  wire \row_assign_18_1_t_i_reg_1121[1]_i_18_n_0 ;
  wire \row_assign_18_1_t_i_reg_1121[1]_i_19_n_0 ;
  wire \row_assign_18_1_t_i_reg_1121[1]_i_20_n_0 ;
  wire \row_assign_18_1_t_i_reg_1121[1]_i_21_n_0 ;
  wire \row_assign_18_1_t_i_reg_1121[1]_i_22_n_0 ;
  wire \row_assign_18_1_t_i_reg_1121[1]_i_23_n_0 ;
  wire \row_assign_18_1_t_i_reg_1121[1]_i_24_n_0 ;
  wire \row_assign_18_1_t_i_reg_1121[1]_i_25_n_0 ;
  wire \row_assign_18_1_t_i_reg_1121[1]_i_26_n_0 ;
  wire \row_assign_18_1_t_i_reg_1121[1]_i_27_n_0 ;
  wire \row_assign_18_1_t_i_reg_1121[1]_i_28_n_0 ;
  wire \row_assign_18_1_t_i_reg_1121[1]_i_29_n_0 ;
  wire \row_assign_18_1_t_i_reg_1121[1]_i_31_n_0 ;
  wire \row_assign_18_1_t_i_reg_1121[1]_i_32_n_0 ;
  wire \row_assign_18_1_t_i_reg_1121[1]_i_33_n_0 ;
  wire \row_assign_18_1_t_i_reg_1121[1]_i_34_n_0 ;
  wire \row_assign_18_1_t_i_reg_1121[1]_i_36_n_0 ;
  wire \row_assign_18_1_t_i_reg_1121[1]_i_37_n_0 ;
  wire \row_assign_18_1_t_i_reg_1121[1]_i_38_n_0 ;
  wire \row_assign_18_1_t_i_reg_1121[1]_i_39_n_0 ;
  wire \row_assign_18_1_t_i_reg_1121[1]_i_40_n_0 ;
  wire \row_assign_18_1_t_i_reg_1121[1]_i_41_n_0 ;
  wire \row_assign_18_1_t_i_reg_1121[1]_i_42_n_0 ;
  wire \row_assign_18_1_t_i_reg_1121[1]_i_5_n_0 ;
  wire \row_assign_18_1_t_i_reg_1121[1]_i_7_n_0 ;
  wire \row_assign_18_1_t_i_reg_1121[1]_i_9_n_0 ;
  wire \row_assign_18_1_t_i_reg_1121_reg[1]_i_17_n_0 ;
  wire \row_assign_18_1_t_i_reg_1121_reg[1]_i_17_n_1 ;
  wire \row_assign_18_1_t_i_reg_1121_reg[1]_i_17_n_2 ;
  wire \row_assign_18_1_t_i_reg_1121_reg[1]_i_17_n_3 ;
  wire \row_assign_18_1_t_i_reg_1121_reg[1]_i_30_n_0 ;
  wire \row_assign_18_1_t_i_reg_1121_reg[1]_i_30_n_1 ;
  wire \row_assign_18_1_t_i_reg_1121_reg[1]_i_30_n_2 ;
  wire \row_assign_18_1_t_i_reg_1121_reg[1]_i_30_n_3 ;
  wire \row_assign_18_1_t_i_reg_1121_reg[1]_i_35_n_0 ;
  wire \row_assign_18_1_t_i_reg_1121_reg[1]_i_35_n_1 ;
  wire \row_assign_18_1_t_i_reg_1121_reg[1]_i_35_n_2 ;
  wire \row_assign_18_1_t_i_reg_1121_reg[1]_i_35_n_3 ;
  wire \row_assign_18_1_t_i_reg_1121_reg[1]_i_4_n_0 ;
  wire \row_assign_18_1_t_i_reg_1121_reg[1]_i_4_n_1 ;
  wire \row_assign_18_1_t_i_reg_1121_reg[1]_i_4_n_2 ;
  wire \row_assign_18_1_t_i_reg_1121_reg[1]_i_4_n_3 ;
  wire \row_assign_18_1_t_i_reg_1121_reg[1]_i_6_n_0 ;
  wire \row_assign_18_1_t_i_reg_1121_reg[1]_i_6_n_1 ;
  wire \row_assign_18_1_t_i_reg_1121_reg[1]_i_6_n_2 ;
  wire \row_assign_18_1_t_i_reg_1121_reg[1]_i_6_n_3 ;
  wire \row_assign_18_1_t_i_reg_1121_reg[1]_i_8_n_0 ;
  wire \row_assign_18_1_t_i_reg_1121_reg[1]_i_8_n_1 ;
  wire \row_assign_18_1_t_i_reg_1121_reg[1]_i_8_n_2 ;
  wire \row_assign_18_1_t_i_reg_1121_reg[1]_i_8_n_3 ;
  wire [1:1]row_assign_18_2_t_i_fu_575_p21_out;
  wire [1:0]row_assign_18_2_t_i_reg_1126;
  wire \row_assign_18_2_t_i_reg_1126[0]_i_1_n_0 ;
  wire \row_assign_18_2_t_i_reg_1126[1]_i_10_n_0 ;
  wire \row_assign_18_2_t_i_reg_1126[1]_i_12_n_0 ;
  wire \row_assign_18_2_t_i_reg_1126[1]_i_13_n_0 ;
  wire \row_assign_18_2_t_i_reg_1126[1]_i_14_n_0 ;
  wire \row_assign_18_2_t_i_reg_1126[1]_i_15_n_0 ;
  wire \row_assign_18_2_t_i_reg_1126[1]_i_16_n_0 ;
  wire \row_assign_18_2_t_i_reg_1126[1]_i_17_n_0 ;
  wire \row_assign_18_2_t_i_reg_1126[1]_i_18_n_0 ;
  wire \row_assign_18_2_t_i_reg_1126[1]_i_19_n_0 ;
  wire \row_assign_18_2_t_i_reg_1126[1]_i_21_n_0 ;
  wire \row_assign_18_2_t_i_reg_1126[1]_i_22_n_0 ;
  wire \row_assign_18_2_t_i_reg_1126[1]_i_23_n_0 ;
  wire \row_assign_18_2_t_i_reg_1126[1]_i_24_n_0 ;
  wire \row_assign_18_2_t_i_reg_1126[1]_i_25_n_0 ;
  wire \row_assign_18_2_t_i_reg_1126[1]_i_26_n_0 ;
  wire \row_assign_18_2_t_i_reg_1126[1]_i_27_n_0 ;
  wire \row_assign_18_2_t_i_reg_1126[1]_i_28_n_0 ;
  wire \row_assign_18_2_t_i_reg_1126[1]_i_29_n_0 ;
  wire \row_assign_18_2_t_i_reg_1126[1]_i_30_n_0 ;
  wire \row_assign_18_2_t_i_reg_1126[1]_i_31_n_0 ;
  wire \row_assign_18_2_t_i_reg_1126[1]_i_32_n_0 ;
  wire \row_assign_18_2_t_i_reg_1126[1]_i_34_n_0 ;
  wire \row_assign_18_2_t_i_reg_1126[1]_i_35_n_0 ;
  wire \row_assign_18_2_t_i_reg_1126[1]_i_36_n_0 ;
  wire \row_assign_18_2_t_i_reg_1126[1]_i_37_n_0 ;
  wire \row_assign_18_2_t_i_reg_1126[1]_i_38_n_0 ;
  wire \row_assign_18_2_t_i_reg_1126[1]_i_39_n_0 ;
  wire \row_assign_18_2_t_i_reg_1126[1]_i_40_n_0 ;
  wire \row_assign_18_2_t_i_reg_1126[1]_i_5_n_0 ;
  wire \row_assign_18_2_t_i_reg_1126[1]_i_7_n_0 ;
  wire \row_assign_18_2_t_i_reg_1126[1]_i_8_n_0 ;
  wire \row_assign_18_2_t_i_reg_1126[1]_i_9_n_0 ;
  wire \row_assign_18_2_t_i_reg_1126_reg[1]_i_11_n_0 ;
  wire \row_assign_18_2_t_i_reg_1126_reg[1]_i_11_n_1 ;
  wire \row_assign_18_2_t_i_reg_1126_reg[1]_i_11_n_2 ;
  wire \row_assign_18_2_t_i_reg_1126_reg[1]_i_11_n_3 ;
  wire \row_assign_18_2_t_i_reg_1126_reg[1]_i_20_n_0 ;
  wire \row_assign_18_2_t_i_reg_1126_reg[1]_i_20_n_1 ;
  wire \row_assign_18_2_t_i_reg_1126_reg[1]_i_20_n_2 ;
  wire \row_assign_18_2_t_i_reg_1126_reg[1]_i_20_n_3 ;
  wire \row_assign_18_2_t_i_reg_1126_reg[1]_i_33_n_0 ;
  wire \row_assign_18_2_t_i_reg_1126_reg[1]_i_33_n_1 ;
  wire \row_assign_18_2_t_i_reg_1126_reg[1]_i_33_n_2 ;
  wire \row_assign_18_2_t_i_reg_1126_reg[1]_i_33_n_3 ;
  wire \row_assign_18_2_t_i_reg_1126_reg[1]_i_3_n_1 ;
  wire \row_assign_18_2_t_i_reg_1126_reg[1]_i_3_n_2 ;
  wire \row_assign_18_2_t_i_reg_1126_reg[1]_i_3_n_3 ;
  wire \row_assign_18_2_t_i_reg_1126_reg[1]_i_4_n_0 ;
  wire \row_assign_18_2_t_i_reg_1126_reg[1]_i_4_n_1 ;
  wire \row_assign_18_2_t_i_reg_1126_reg[1]_i_4_n_2 ;
  wire \row_assign_18_2_t_i_reg_1126_reg[1]_i_4_n_3 ;
  wire \row_assign_18_2_t_i_reg_1126_reg[1]_i_6_n_0 ;
  wire \row_assign_18_2_t_i_reg_1126_reg[1]_i_6_n_1 ;
  wire \row_assign_18_2_t_i_reg_1126_reg[1]_i_6_n_2 ;
  wire \row_assign_18_2_t_i_reg_1126_reg[1]_i_6_n_3 ;
  wire [1:1]row_assign_18_i_fu_519_p20_out;
  wire [7:0]src_kernel_win_0_va_35_fu_142;
  wire src_kernel_win_0_va_35_fu_1420;
  wire [7:0]src_kernel_win_0_va_36_fu_146;
  wire src_kernel_win_0_va_36_fu_1460;
  wire [7:0]src_kernel_win_0_va_37_fu_150;
  wire [7:0]src_kernel_win_0_va_38_fu_154;
  wire src_kernel_win_0_va_38_fu_1540;
  wire [7:0]src_kernel_win_0_va_39_fu_158;
  wire [7:0]src_kernel_win_0_va_40_fu_778_p3;
  wire [7:0]src_kernel_win_0_va_40_reg_1186;
  wire [7:0]src_kernel_win_0_va_40_reg_1186_pp0_iter3_reg;
  wire [7:0]src_kernel_win_0_va_40_reg_1186_pp0_iter4_reg;
  wire [7:0]src_kernel_win_0_va_41_fu_796_p3;
  wire [7:0]src_kernel_win_0_va_41_reg_1193;
  wire [7:0]src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg;
  wire [7:0]src_kernel_win_0_va_42_fu_814_p3;
  wire [7:0]src_kernel_win_0_va_42_reg_1200;
  wire [7:0]src_kernel_win_0_va_fu_138;
  wire t_V_7_reg_2750;
  wire \t_V_7_reg_275[0]_i_1_n_0 ;
  wire [0:0]t_V_7_reg_275_reg;
  wire \t_V_7_reg_275_reg[0]_i_3_n_0 ;
  wire \t_V_7_reg_275_reg[0]_i_3_n_1 ;
  wire \t_V_7_reg_275_reg[0]_i_3_n_2 ;
  wire \t_V_7_reg_275_reg[0]_i_3_n_3 ;
  wire \t_V_7_reg_275_reg[0]_i_3_n_4 ;
  wire \t_V_7_reg_275_reg[0]_i_3_n_5 ;
  wire \t_V_7_reg_275_reg[0]_i_3_n_6 ;
  wire \t_V_7_reg_275_reg[0]_i_3_n_7 ;
  wire \t_V_7_reg_275_reg[12]_i_1_n_0 ;
  wire \t_V_7_reg_275_reg[12]_i_1_n_1 ;
  wire \t_V_7_reg_275_reg[12]_i_1_n_2 ;
  wire \t_V_7_reg_275_reg[12]_i_1_n_3 ;
  wire \t_V_7_reg_275_reg[12]_i_1_n_4 ;
  wire \t_V_7_reg_275_reg[12]_i_1_n_5 ;
  wire \t_V_7_reg_275_reg[12]_i_1_n_6 ;
  wire \t_V_7_reg_275_reg[12]_i_1_n_7 ;
  wire \t_V_7_reg_275_reg[16]_i_1_n_7 ;
  wire \t_V_7_reg_275_reg[4]_i_1_n_0 ;
  wire \t_V_7_reg_275_reg[4]_i_1_n_1 ;
  wire \t_V_7_reg_275_reg[4]_i_1_n_2 ;
  wire \t_V_7_reg_275_reg[4]_i_1_n_3 ;
  wire \t_V_7_reg_275_reg[4]_i_1_n_4 ;
  wire \t_V_7_reg_275_reg[4]_i_1_n_5 ;
  wire \t_V_7_reg_275_reg[4]_i_1_n_6 ;
  wire \t_V_7_reg_275_reg[4]_i_1_n_7 ;
  wire \t_V_7_reg_275_reg[8]_i_1_n_0 ;
  wire \t_V_7_reg_275_reg[8]_i_1_n_1 ;
  wire \t_V_7_reg_275_reg[8]_i_1_n_2 ;
  wire \t_V_7_reg_275_reg[8]_i_1_n_3 ;
  wire \t_V_7_reg_275_reg[8]_i_1_n_4 ;
  wire \t_V_7_reg_275_reg[8]_i_1_n_5 ;
  wire \t_V_7_reg_275_reg[8]_i_1_n_6 ;
  wire \t_V_7_reg_275_reg[8]_i_1_n_7 ;
  wire [16:1]t_V_7_reg_275_reg__0;
  wire t_V_reg_264;
  wire \t_V_reg_264_reg_n_0_[0] ;
  wire \t_V_reg_264_reg_n_0_[10] ;
  wire \t_V_reg_264_reg_n_0_[11] ;
  wire \t_V_reg_264_reg_n_0_[12] ;
  wire \t_V_reg_264_reg_n_0_[13] ;
  wire \t_V_reg_264_reg_n_0_[14] ;
  wire \t_V_reg_264_reg_n_0_[15] ;
  wire \t_V_reg_264_reg_n_0_[16] ;
  wire \t_V_reg_264_reg_n_0_[1] ;
  wire \t_V_reg_264_reg_n_0_[2] ;
  wire \t_V_reg_264_reg_n_0_[3] ;
  wire \t_V_reg_264_reg_n_0_[4] ;
  wire \t_V_reg_264_reg_n_0_[5] ;
  wire \t_V_reg_264_reg_n_0_[6] ;
  wire \t_V_reg_264_reg_n_0_[7] ;
  wire \t_V_reg_264_reg_n_0_[8] ;
  wire \t_V_reg_264_reg_n_0_[9] ;
  wire [7:0]temp_0_i_i_i_059_i_2_fu_946_p3;
  wire [7:0]temp_0_i_i_i_059_i_2_reg_1218;
  wire temp_0_i_i_i_059_i_2_reg_12180;
  wire \temp_0_i_i_i_059_i_2_reg_1218[7]_i_10_n_0 ;
  wire \temp_0_i_i_i_059_i_2_reg_1218[7]_i_11_n_0 ;
  wire \temp_0_i_i_i_059_i_2_reg_1218[7]_i_12_n_0 ;
  wire \temp_0_i_i_i_059_i_2_reg_1218[7]_i_13_n_0 ;
  wire \temp_0_i_i_i_059_i_2_reg_1218[7]_i_14_n_0 ;
  wire \temp_0_i_i_i_059_i_2_reg_1218[7]_i_15_n_0 ;
  wire \temp_0_i_i_i_059_i_2_reg_1218[7]_i_16_n_0 ;
  wire \temp_0_i_i_i_059_i_2_reg_1218[7]_i_17_n_0 ;
  wire \temp_0_i_i_i_059_i_2_reg_1218[7]_i_18_n_0 ;
  wire \temp_0_i_i_i_059_i_2_reg_1218[7]_i_19_n_0 ;
  wire \temp_0_i_i_i_059_i_2_reg_1218[7]_i_20_n_0 ;
  wire \temp_0_i_i_i_059_i_2_reg_1218[7]_i_21_n_0 ;
  wire \temp_0_i_i_i_059_i_2_reg_1218[7]_i_22_n_0 ;
  wire \temp_0_i_i_i_059_i_2_reg_1218[7]_i_23_n_0 ;
  wire \temp_0_i_i_i_059_i_2_reg_1218[7]_i_24_n_0 ;
  wire \temp_0_i_i_i_059_i_2_reg_1218[7]_i_25_n_0 ;
  wire \temp_0_i_i_i_059_i_2_reg_1218[7]_i_26_n_0 ;
  wire \temp_0_i_i_i_059_i_2_reg_1218[7]_i_27_n_0 ;
  wire \temp_0_i_i_i_059_i_2_reg_1218[7]_i_28_n_0 ;
  wire \temp_0_i_i_i_059_i_2_reg_1218[7]_i_29_n_0 ;
  wire \temp_0_i_i_i_059_i_2_reg_1218[7]_i_30_n_0 ;
  wire \temp_0_i_i_i_059_i_2_reg_1218[7]_i_32_n_0 ;
  wire \temp_0_i_i_i_059_i_2_reg_1218[7]_i_33_n_0 ;
  wire \temp_0_i_i_i_059_i_2_reg_1218[7]_i_34_n_0 ;
  wire \temp_0_i_i_i_059_i_2_reg_1218[7]_i_35_n_0 ;
  wire \temp_0_i_i_i_059_i_2_reg_1218[7]_i_36_n_0 ;
  wire \temp_0_i_i_i_059_i_2_reg_1218[7]_i_37_n_0 ;
  wire \temp_0_i_i_i_059_i_2_reg_1218[7]_i_38_n_0 ;
  wire \temp_0_i_i_i_059_i_2_reg_1218[7]_i_39_n_0 ;
  wire \temp_0_i_i_i_059_i_2_reg_1218[7]_i_7_n_0 ;
  wire \temp_0_i_i_i_059_i_2_reg_1218[7]_i_8_n_0 ;
  wire \temp_0_i_i_i_059_i_2_reg_1218[7]_i_9_n_0 ;
  wire \temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_31_n_0 ;
  wire \temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_31_n_1 ;
  wire \temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_31_n_2 ;
  wire \temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_31_n_3 ;
  wire \temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_3_n_0 ;
  wire \temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_3_n_1 ;
  wire \temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_3_n_2 ;
  wire \temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_3_n_3 ;
  wire \temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_4_n_0 ;
  wire \temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_4_n_1 ;
  wire \temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_4_n_2 ;
  wire \temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_4_n_3 ;
  wire \temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_5_n_0 ;
  wire \temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_5_n_1 ;
  wire \temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_5_n_2 ;
  wire \temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_5_n_3 ;
  wire [7:0]temp_0_i_i_i_059_i_3_fu_920_p3;
  wire [7:0]temp_0_i_i_i_059_i_7_fu_864_p3;
  wire [7:0]temp_0_i_i_i_059_i_9_fu_890_p3;
  wire [7:0]temp_0_i_i_i_059_i_9_reg_1212;
  wire temp_0_i_i_i_059_i_9_reg_12120;
  wire \temp_0_i_i_i_059_i_9_reg_1212[7]_i_10_n_0 ;
  wire \temp_0_i_i_i_059_i_9_reg_1212[7]_i_11_n_0 ;
  wire \temp_0_i_i_i_059_i_9_reg_1212[7]_i_12_n_0 ;
  wire \temp_0_i_i_i_059_i_9_reg_1212[7]_i_13_n_0 ;
  wire \temp_0_i_i_i_059_i_9_reg_1212[7]_i_14_n_0 ;
  wire \temp_0_i_i_i_059_i_9_reg_1212[7]_i_15_n_0 ;
  wire \temp_0_i_i_i_059_i_9_reg_1212[7]_i_16_n_0 ;
  wire \temp_0_i_i_i_059_i_9_reg_1212[7]_i_17_n_0 ;
  wire \temp_0_i_i_i_059_i_9_reg_1212[7]_i_18_n_0 ;
  wire \temp_0_i_i_i_059_i_9_reg_1212[7]_i_19_n_0 ;
  wire \temp_0_i_i_i_059_i_9_reg_1212[7]_i_20_n_0 ;
  wire \temp_0_i_i_i_059_i_9_reg_1212[7]_i_21_n_0 ;
  wire \temp_0_i_i_i_059_i_9_reg_1212[7]_i_22_n_0 ;
  wire \temp_0_i_i_i_059_i_9_reg_1212[7]_i_23_n_0 ;
  wire \temp_0_i_i_i_059_i_9_reg_1212[7]_i_24_n_0 ;
  wire \temp_0_i_i_i_059_i_9_reg_1212[7]_i_25_n_0 ;
  wire \temp_0_i_i_i_059_i_9_reg_1212[7]_i_26_n_0 ;
  wire \temp_0_i_i_i_059_i_9_reg_1212[7]_i_27_n_0 ;
  wire \temp_0_i_i_i_059_i_9_reg_1212[7]_i_28_n_0 ;
  wire \temp_0_i_i_i_059_i_9_reg_1212[7]_i_29_n_0 ;
  wire \temp_0_i_i_i_059_i_9_reg_1212[7]_i_30_n_0 ;
  wire \temp_0_i_i_i_059_i_9_reg_1212[7]_i_32_n_0 ;
  wire \temp_0_i_i_i_059_i_9_reg_1212[7]_i_33_n_0 ;
  wire \temp_0_i_i_i_059_i_9_reg_1212[7]_i_34_n_0 ;
  wire \temp_0_i_i_i_059_i_9_reg_1212[7]_i_35_n_0 ;
  wire \temp_0_i_i_i_059_i_9_reg_1212[7]_i_36_n_0 ;
  wire \temp_0_i_i_i_059_i_9_reg_1212[7]_i_37_n_0 ;
  wire \temp_0_i_i_i_059_i_9_reg_1212[7]_i_38_n_0 ;
  wire \temp_0_i_i_i_059_i_9_reg_1212[7]_i_39_n_0 ;
  wire \temp_0_i_i_i_059_i_9_reg_1212[7]_i_7_n_0 ;
  wire \temp_0_i_i_i_059_i_9_reg_1212[7]_i_8_n_0 ;
  wire \temp_0_i_i_i_059_i_9_reg_1212[7]_i_9_n_0 ;
  wire \temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_31_n_0 ;
  wire \temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_31_n_1 ;
  wire \temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_31_n_2 ;
  wire \temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_31_n_3 ;
  wire \temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_3_n_1 ;
  wire \temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_3_n_2 ;
  wire \temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_3_n_3 ;
  wire \temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_4_n_1 ;
  wire \temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_4_n_2 ;
  wire \temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_4_n_3 ;
  wire \temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_5_n_0 ;
  wire \temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_5_n_1 ;
  wire \temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_5_n_2 ;
  wire \temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_5_n_3 ;
  wire [7:0]temp_0_i_i_i_059_i_s_fu_833_p3;
  wire [7:0]temp_0_i_i_i_059_i_s_reg_1206;
  wire temp_0_i_i_i_059_i_s_reg_12060;
  wire \temp_0_i_i_i_059_i_s_reg_1206[7]_i_10_n_0 ;
  wire \temp_0_i_i_i_059_i_s_reg_1206[7]_i_11_n_0 ;
  wire \temp_0_i_i_i_059_i_s_reg_1206[7]_i_4_n_0 ;
  wire \temp_0_i_i_i_059_i_s_reg_1206[7]_i_5_n_0 ;
  wire \temp_0_i_i_i_059_i_s_reg_1206[7]_i_6_n_0 ;
  wire \temp_0_i_i_i_059_i_s_reg_1206[7]_i_7_n_0 ;
  wire \temp_0_i_i_i_059_i_s_reg_1206[7]_i_8_n_0 ;
  wire \temp_0_i_i_i_059_i_s_reg_1206[7]_i_9_n_0 ;
  wire \temp_0_i_i_i_059_i_s_reg_1206_reg[7]_i_3_n_0 ;
  wire \temp_0_i_i_i_059_i_s_reg_1206_reg[7]_i_3_n_1 ;
  wire \temp_0_i_i_i_059_i_s_reg_1206_reg[7]_i_3_n_2 ;
  wire \temp_0_i_i_i_059_i_s_reg_1206_reg[7]_i_3_n_3 ;
  wire [1:0]tmp_134_reg_1116;
  wire \tmp_134_reg_1116[0]_i_1_n_0 ;
  wire \tmp_134_reg_1116[1]_i_12_n_0 ;
  wire \tmp_134_reg_1116[1]_i_13_n_0 ;
  wire \tmp_134_reg_1116[1]_i_14_n_0 ;
  wire \tmp_134_reg_1116[1]_i_15_n_0 ;
  wire \tmp_134_reg_1116[1]_i_17_n_0 ;
  wire \tmp_134_reg_1116[1]_i_18_n_0 ;
  wire \tmp_134_reg_1116[1]_i_19_n_0 ;
  wire \tmp_134_reg_1116[1]_i_20_n_0 ;
  wire \tmp_134_reg_1116[1]_i_21_n_0 ;
  wire \tmp_134_reg_1116[1]_i_22_n_0 ;
  wire \tmp_134_reg_1116[1]_i_23_n_0 ;
  wire \tmp_134_reg_1116[1]_i_24_n_0 ;
  wire \tmp_134_reg_1116[1]_i_26_n_0 ;
  wire \tmp_134_reg_1116[1]_i_27_n_0 ;
  wire \tmp_134_reg_1116[1]_i_28_n_0 ;
  wire \tmp_134_reg_1116[1]_i_29_n_0 ;
  wire \tmp_134_reg_1116[1]_i_30_n_0 ;
  wire \tmp_134_reg_1116[1]_i_31_n_0 ;
  wire \tmp_134_reg_1116[1]_i_32_n_0 ;
  wire \tmp_134_reg_1116[1]_i_33_n_0 ;
  wire \tmp_134_reg_1116[1]_i_34_n_0 ;
  wire \tmp_134_reg_1116[1]_i_35_n_0 ;
  wire \tmp_134_reg_1116[1]_i_36_n_0 ;
  wire \tmp_134_reg_1116[1]_i_37_n_0 ;
  wire \tmp_134_reg_1116[1]_i_38_n_0 ;
  wire \tmp_134_reg_1116[1]_i_39_n_0 ;
  wire \tmp_134_reg_1116[1]_i_40_n_0 ;
  wire \tmp_134_reg_1116[1]_i_41_n_0 ;
  wire \tmp_134_reg_1116[1]_i_5_n_0 ;
  wire \tmp_134_reg_1116[1]_i_6_n_0 ;
  wire \tmp_134_reg_1116[1]_i_7_n_0 ;
  wire \tmp_134_reg_1116[1]_i_8_n_0 ;
  wire \tmp_134_reg_1116_reg[1]_i_11_n_0 ;
  wire \tmp_134_reg_1116_reg[1]_i_11_n_1 ;
  wire \tmp_134_reg_1116_reg[1]_i_11_n_2 ;
  wire \tmp_134_reg_1116_reg[1]_i_11_n_3 ;
  wire \tmp_134_reg_1116_reg[1]_i_11_n_4 ;
  wire \tmp_134_reg_1116_reg[1]_i_11_n_5 ;
  wire \tmp_134_reg_1116_reg[1]_i_11_n_6 ;
  wire \tmp_134_reg_1116_reg[1]_i_11_n_7 ;
  wire \tmp_134_reg_1116_reg[1]_i_16_n_0 ;
  wire \tmp_134_reg_1116_reg[1]_i_16_n_1 ;
  wire \tmp_134_reg_1116_reg[1]_i_16_n_2 ;
  wire \tmp_134_reg_1116_reg[1]_i_16_n_3 ;
  wire \tmp_134_reg_1116_reg[1]_i_25_n_0 ;
  wire \tmp_134_reg_1116_reg[1]_i_25_n_1 ;
  wire \tmp_134_reg_1116_reg[1]_i_25_n_2 ;
  wire \tmp_134_reg_1116_reg[1]_i_25_n_3 ;
  wire \tmp_134_reg_1116_reg[1]_i_25_n_4 ;
  wire \tmp_134_reg_1116_reg[1]_i_25_n_5 ;
  wire \tmp_134_reg_1116_reg[1]_i_25_n_6 ;
  wire \tmp_134_reg_1116_reg[1]_i_25_n_7 ;
  wire \tmp_134_reg_1116_reg[1]_i_2_n_0 ;
  wire \tmp_134_reg_1116_reg[1]_i_2_n_1 ;
  wire \tmp_134_reg_1116_reg[1]_i_2_n_2 ;
  wire \tmp_134_reg_1116_reg[1]_i_2_n_3 ;
  wire \tmp_134_reg_1116_reg[1]_i_2_n_4 ;
  wire \tmp_134_reg_1116_reg[1]_i_2_n_5 ;
  wire \tmp_134_reg_1116_reg[1]_i_2_n_6 ;
  wire \tmp_134_reg_1116_reg[1]_i_2_n_7 ;
  wire \tmp_134_reg_1116_reg[1]_i_4_n_1 ;
  wire \tmp_134_reg_1116_reg[1]_i_4_n_2 ;
  wire \tmp_134_reg_1116_reg[1]_i_4_n_3 ;
  wire \tmp_134_reg_1116_reg[1]_i_4_n_5 ;
  wire \tmp_134_reg_1116_reg[1]_i_4_n_6 ;
  wire \tmp_134_reg_1116_reg[1]_i_4_n_7 ;
  wire \tmp_134_reg_1116_reg[1]_i_9_n_0 ;
  wire \tmp_134_reg_1116_reg[1]_i_9_n_1 ;
  wire \tmp_134_reg_1116_reg[1]_i_9_n_2 ;
  wire \tmp_134_reg_1116_reg[1]_i_9_n_3 ;
  wire [1:0]tmp_138_reg_1167;
  wire [16:0]tmp_56_i_reg_1053;
  wire [9:0]tmp_57_i_reg_1058;
  wire tmp_582_not_i_fu_344_p2;
  wire tmp_582_not_i_reg_1091;
  wire tmp_58_i_fu_339_p2;
  wire tmp_58_i_reg_1087;
  wire \tmp_58_i_reg_1087[0]_i_10_n_0 ;
  wire \tmp_58_i_reg_1087[0]_i_11_n_0 ;
  wire \tmp_58_i_reg_1087[0]_i_12_n_0 ;
  wire \tmp_58_i_reg_1087[0]_i_13_n_0 ;
  wire \tmp_58_i_reg_1087[0]_i_14_n_0 ;
  wire \tmp_58_i_reg_1087[0]_i_15_n_0 ;
  wire \tmp_58_i_reg_1087[0]_i_16_n_0 ;
  wire \tmp_58_i_reg_1087[0]_i_17_n_0 ;
  wire \tmp_58_i_reg_1087[0]_i_18_n_0 ;
  wire \tmp_58_i_reg_1087[0]_i_19_n_0 ;
  wire \tmp_58_i_reg_1087[0]_i_20_n_0 ;
  wire \tmp_58_i_reg_1087[0]_i_3_n_0 ;
  wire \tmp_58_i_reg_1087[0]_i_5_n_0 ;
  wire \tmp_58_i_reg_1087[0]_i_6_n_0 ;
  wire \tmp_58_i_reg_1087[0]_i_7_n_0 ;
  wire \tmp_58_i_reg_1087[0]_i_8_n_0 ;
  wire \tmp_58_i_reg_1087[0]_i_9_n_0 ;
  wire \tmp_58_i_reg_1087_reg[0]_i_2_n_0 ;
  wire \tmp_58_i_reg_1087_reg[0]_i_2_n_1 ;
  wire \tmp_58_i_reg_1087_reg[0]_i_2_n_2 ;
  wire \tmp_58_i_reg_1087_reg[0]_i_2_n_3 ;
  wire \tmp_58_i_reg_1087_reg[0]_i_4_n_0 ;
  wire \tmp_58_i_reg_1087_reg[0]_i_4_n_1 ;
  wire \tmp_58_i_reg_1087_reg[0]_i_4_n_2 ;
  wire \tmp_58_i_reg_1087_reg[0]_i_4_n_3 ;
  wire \tmp_612_2_i_reg_1105[0]_i_1_n_0 ;
  wire \tmp_612_2_i_reg_1105_reg_n_0_[0] ;
  wire \tmp_612_i_reg_1101[0]_i_1_n_0 ;
  wire \tmp_612_i_reg_1101_reg_n_0_[0] ;
  wire tmp_61_i_fu_627_p2;
  wire tmp_634_i_fu_378_p2;
  wire tmp_634_i_reg_1109;
  wire \tmp_634_i_reg_1109[0]_i_10_n_0 ;
  wire \tmp_634_i_reg_1109[0]_i_11_n_0 ;
  wire \tmp_634_i_reg_1109[0]_i_12_n_0 ;
  wire \tmp_634_i_reg_1109[0]_i_13_n_0 ;
  wire \tmp_634_i_reg_1109[0]_i_14_n_0 ;
  wire \tmp_634_i_reg_1109[0]_i_15_n_0 ;
  wire \tmp_634_i_reg_1109[0]_i_16_n_0 ;
  wire \tmp_634_i_reg_1109[0]_i_17_n_0 ;
  wire \tmp_634_i_reg_1109[0]_i_18_n_0 ;
  wire \tmp_634_i_reg_1109[0]_i_19_n_0 ;
  wire \tmp_634_i_reg_1109[0]_i_20_n_0 ;
  wire \tmp_634_i_reg_1109[0]_i_3_n_0 ;
  wire \tmp_634_i_reg_1109[0]_i_5_n_0 ;
  wire \tmp_634_i_reg_1109[0]_i_6_n_0 ;
  wire \tmp_634_i_reg_1109[0]_i_7_n_0 ;
  wire \tmp_634_i_reg_1109[0]_i_8_n_0 ;
  wire \tmp_634_i_reg_1109[0]_i_9_n_0 ;
  wire \tmp_634_i_reg_1109_reg[0]_i_2_n_0 ;
  wire \tmp_634_i_reg_1109_reg[0]_i_2_n_1 ;
  wire \tmp_634_i_reg_1109_reg[0]_i_2_n_2 ;
  wire \tmp_634_i_reg_1109_reg[0]_i_2_n_3 ;
  wire \tmp_634_i_reg_1109_reg[0]_i_4_n_0 ;
  wire \tmp_634_i_reg_1109_reg[0]_i_4_n_1 ;
  wire \tmp_634_i_reg_1109_reg[0]_i_4_n_2 ;
  wire \tmp_634_i_reg_1109_reg[0]_i_4_n_3 ;
  wire tmp_639_1_i_fu_453_p2;
  wire tmp_639_2_i_fu_492_p2;
  wire tmp_639_i_fu_403_p2;
  wire [16:0]tmp_i_reg_1048;
  wire [9:0]x_fu_653_p3;
  wire x_reg_1144;
  wire \x_reg_1144[4]_i_3_n_0 ;
  wire \x_reg_1144[4]_i_4_n_0 ;
  wire \x_reg_1144[4]_i_5_n_0 ;
  wire \x_reg_1144[4]_i_6_n_0 ;
  wire \x_reg_1144[8]_i_3_n_0 ;
  wire \x_reg_1144[8]_i_4_n_0 ;
  wire \x_reg_1144[8]_i_5_n_0 ;
  wire \x_reg_1144[8]_i_6_n_0 ;
  wire \x_reg_1144[9]_i_10_n_0 ;
  wire \x_reg_1144[9]_i_11_n_0 ;
  wire \x_reg_1144[9]_i_12_n_0 ;
  wire \x_reg_1144[9]_i_13_n_0 ;
  wire \x_reg_1144[9]_i_14_n_0 ;
  wire \x_reg_1144[9]_i_16_n_0 ;
  wire \x_reg_1144[9]_i_18_n_0 ;
  wire \x_reg_1144[9]_i_19_n_0 ;
  wire \x_reg_1144[9]_i_20_n_0 ;
  wire \x_reg_1144[9]_i_21_n_0 ;
  wire \x_reg_1144[9]_i_22_n_0 ;
  wire \x_reg_1144[9]_i_23_n_0 ;
  wire \x_reg_1144[9]_i_24_n_0 ;
  wire \x_reg_1144[9]_i_25_n_0 ;
  wire \x_reg_1144[9]_i_26_n_0 ;
  wire \x_reg_1144[9]_i_27_n_0 ;
  wire \x_reg_1144[9]_i_28_n_0 ;
  wire \x_reg_1144[9]_i_29_n_0 ;
  wire \x_reg_1144[9]_i_30_n_0 ;
  wire \x_reg_1144[9]_i_31_n_0 ;
  wire \x_reg_1144[9]_i_32_n_0 ;
  wire \x_reg_1144[9]_i_33_n_0 ;
  wire \x_reg_1144[9]_i_7_n_0 ;
  wire \x_reg_1144[9]_i_8_n_0 ;
  wire \x_reg_1144[9]_i_9_n_0 ;
  wire \x_reg_1144_reg[4]_i_2_n_0 ;
  wire \x_reg_1144_reg[4]_i_2_n_1 ;
  wire \x_reg_1144_reg[4]_i_2_n_2 ;
  wire \x_reg_1144_reg[4]_i_2_n_3 ;
  wire \x_reg_1144_reg[8]_i_2_n_0 ;
  wire \x_reg_1144_reg[8]_i_2_n_1 ;
  wire \x_reg_1144_reg[8]_i_2_n_2 ;
  wire \x_reg_1144_reg[8]_i_2_n_3 ;
  wire \x_reg_1144_reg[9]_i_15_n_0 ;
  wire \x_reg_1144_reg[9]_i_15_n_1 ;
  wire \x_reg_1144_reg[9]_i_15_n_2 ;
  wire \x_reg_1144_reg[9]_i_15_n_3 ;
  wire \x_reg_1144_reg[9]_i_17_n_0 ;
  wire \x_reg_1144_reg[9]_i_17_n_1 ;
  wire \x_reg_1144_reg[9]_i_17_n_2 ;
  wire \x_reg_1144_reg[9]_i_17_n_3 ;
  wire \x_reg_1144_reg[9]_i_4_n_1 ;
  wire \x_reg_1144_reg[9]_i_4_n_2 ;
  wire \x_reg_1144_reg[9]_i_4_n_3 ;
  wire \x_reg_1144_reg[9]_i_5_n_0 ;
  wire \x_reg_1144_reg[9]_i_5_n_1 ;
  wire \x_reg_1144_reg[9]_i_5_n_2 ;
  wire \x_reg_1144_reg[9]_i_5_n_3 ;
  wire \x_reg_1144_reg_n_0_[0] ;
  wire \x_reg_1144_reg_n_0_[1] ;
  wire \x_reg_1144_reg_n_0_[2] ;
  wire \x_reg_1144_reg_n_0_[3] ;
  wire \x_reg_1144_reg_n_0_[4] ;
  wire \x_reg_1144_reg_n_0_[5] ;
  wire \x_reg_1144_reg_n_0_[6] ;
  wire \x_reg_1144_reg_n_0_[7] ;
  wire \x_reg_1144_reg_n_0_[8] ;
  wire \x_reg_1144_reg_n_0_[9] ;
  wire [3:0]\NLW_SRL_SIG_reg[0][7]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[2]_i_2__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__1_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3__3_O_UNCONNECTED ;
  wire [3:2]\NLW_exitcond388_i_i_i_reg_1131_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_exitcond388_i_i_i_reg_1131_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_exitcond388_i_i_i_reg_1131_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_i_V_reg_1082_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_row_assign_18_1_t_i_reg_1121_reg[1]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_18_1_t_i_reg_1121_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_18_1_t_i_reg_1121_reg[1]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_row_assign_18_1_t_i_reg_1121_reg[1]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_18_1_t_i_reg_1121_reg[1]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_18_1_t_i_reg_1121_reg[1]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_18_2_t_i_reg_1126_reg[1]_i_11_O_UNCONNECTED ;
  wire [3:1]\NLW_row_assign_18_2_t_i_reg_1126_reg[1]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_18_2_t_i_reg_1126_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_row_assign_18_2_t_i_reg_1126_reg[1]_i_3_CO_UNCONNECTED ;
  wire [0:0]\NLW_row_assign_18_2_t_i_reg_1126_reg[1]_i_33_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_18_2_t_i_reg_1126_reg[1]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_t_V_7_reg_275_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_t_V_7_reg_275_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_31_O_UNCONNECTED ;
  wire [3:0]\NLW_temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_31_O_UNCONNECTED ;
  wire [3:0]\NLW_temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_temp_0_i_i_i_059_i_s_reg_1206_reg[7]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_134_reg_1116_reg[1]_i_16_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_134_reg_1116_reg[1]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_134_reg_1116_reg[1]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_134_reg_1116_reg[1]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_134_reg_1116_reg[1]_i_9_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_58_i_reg_1087_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_58_i_reg_1087_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_58_i_reg_1087_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_58_i_reg_1087_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_634_i_reg_1109_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_634_i_reg_1109_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_634_i_reg_1109_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_634_i_reg_1109_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_x_reg_1144_reg[9]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_x_reg_1144_reg[9]_i_17_O_UNCONNECTED ;
  wire [3:3]\NLW_x_reg_1144_reg[9]_i_4_CO_UNCONNECTED ;
  wire [3:1]\NLW_x_reg_1144_reg[9]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_x_reg_1144_reg[9]_i_6_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][0]_i_1__8 
       (.I0(src_kernel_win_0_va_40_reg_1186_pp0_iter4_reg[0]),
        .I1(temp_0_i_i_i_059_i_2_reg_1218[0]),
        .I2(p_0_in),
        .O(\SRL_SIG_reg[0][7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][1]_i_1__8 
       (.I0(src_kernel_win_0_va_40_reg_1186_pp0_iter4_reg[1]),
        .I1(temp_0_i_i_i_059_i_2_reg_1218[1]),
        .I2(p_0_in),
        .O(\SRL_SIG_reg[0][7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][2]_i_1__8 
       (.I0(src_kernel_win_0_va_40_reg_1186_pp0_iter4_reg[2]),
        .I1(temp_0_i_i_i_059_i_2_reg_1218[2]),
        .I2(p_0_in),
        .O(\SRL_SIG_reg[0][7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][3]_i_1__8 
       (.I0(src_kernel_win_0_va_40_reg_1186_pp0_iter4_reg[3]),
        .I1(temp_0_i_i_i_059_i_2_reg_1218[3]),
        .I2(p_0_in),
        .O(\SRL_SIG_reg[0][7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][4]_i_1__8 
       (.I0(src_kernel_win_0_va_40_reg_1186_pp0_iter4_reg[4]),
        .I1(temp_0_i_i_i_059_i_2_reg_1218[4]),
        .I2(p_0_in),
        .O(\SRL_SIG_reg[0][7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][5]_i_1__8 
       (.I0(src_kernel_win_0_va_40_reg_1186_pp0_iter4_reg[5]),
        .I1(temp_0_i_i_i_059_i_2_reg_1218[5]),
        .I2(p_0_in),
        .O(\SRL_SIG_reg[0][7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][6]_i_1__8 
       (.I0(src_kernel_win_0_va_40_reg_1186_pp0_iter4_reg[6]),
        .I1(temp_0_i_i_i_059_i_2_reg_1218[6]),
        .I2(p_0_in),
        .O(\SRL_SIG_reg[0][7] [6]));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_10 
       (.I0(src_kernel_win_0_va_40_reg_1186_pp0_iter4_reg[2]),
        .I1(temp_0_i_i_i_059_i_2_reg_1218[2]),
        .I2(src_kernel_win_0_va_40_reg_1186_pp0_iter4_reg[3]),
        .I3(temp_0_i_i_i_059_i_2_reg_1218[3]),
        .O(\SRL_SIG[0][7]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_11 
       (.I0(src_kernel_win_0_va_40_reg_1186_pp0_iter4_reg[0]),
        .I1(temp_0_i_i_i_059_i_2_reg_1218[0]),
        .I2(src_kernel_win_0_va_40_reg_1186_pp0_iter4_reg[1]),
        .I3(temp_0_i_i_i_059_i_2_reg_1218[1]),
        .O(\SRL_SIG[0][7]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \SRL_SIG[0][7]_i_1__12 
       (.I0(img_dilate_data_stre_full_n),
        .I1(or_cond_i_i_i_reg_1157_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter5_reg_n_0),
        .I3(k_buf_0_val_5_U_n_2),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][7]_i_2__5 
       (.I0(src_kernel_win_0_va_40_reg_1186_pp0_iter4_reg[7]),
        .I1(temp_0_i_i_i_059_i_2_reg_1218[7]),
        .I2(p_0_in),
        .O(\SRL_SIG_reg[0][7] [7]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \SRL_SIG[0][7]_i_4__3 
       (.I0(src_kernel_win_0_va_40_reg_1186_pp0_iter4_reg[6]),
        .I1(temp_0_i_i_i_059_i_2_reg_1218[6]),
        .I2(temp_0_i_i_i_059_i_2_reg_1218[7]),
        .I3(src_kernel_win_0_va_40_reg_1186_pp0_iter4_reg[7]),
        .O(\SRL_SIG[0][7]_i_4__3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \SRL_SIG[0][7]_i_5__3 
       (.I0(src_kernel_win_0_va_40_reg_1186_pp0_iter4_reg[4]),
        .I1(temp_0_i_i_i_059_i_2_reg_1218[4]),
        .I2(temp_0_i_i_i_059_i_2_reg_1218[5]),
        .I3(src_kernel_win_0_va_40_reg_1186_pp0_iter4_reg[5]),
        .O(\SRL_SIG[0][7]_i_5__3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \SRL_SIG[0][7]_i_6 
       (.I0(src_kernel_win_0_va_40_reg_1186_pp0_iter4_reg[2]),
        .I1(temp_0_i_i_i_059_i_2_reg_1218[2]),
        .I2(temp_0_i_i_i_059_i_2_reg_1218[3]),
        .I3(src_kernel_win_0_va_40_reg_1186_pp0_iter4_reg[3]),
        .O(\SRL_SIG[0][7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \SRL_SIG[0][7]_i_7 
       (.I0(src_kernel_win_0_va_40_reg_1186_pp0_iter4_reg[0]),
        .I1(temp_0_i_i_i_059_i_2_reg_1218[0]),
        .I2(temp_0_i_i_i_059_i_2_reg_1218[1]),
        .I3(src_kernel_win_0_va_40_reg_1186_pp0_iter4_reg[1]),
        .O(\SRL_SIG[0][7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_8 
       (.I0(src_kernel_win_0_va_40_reg_1186_pp0_iter4_reg[6]),
        .I1(temp_0_i_i_i_059_i_2_reg_1218[6]),
        .I2(src_kernel_win_0_va_40_reg_1186_pp0_iter4_reg[7]),
        .I3(temp_0_i_i_i_059_i_2_reg_1218[7]),
        .O(\SRL_SIG[0][7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_9 
       (.I0(src_kernel_win_0_va_40_reg_1186_pp0_iter4_reg[4]),
        .I1(temp_0_i_i_i_059_i_2_reg_1218[4]),
        .I2(src_kernel_win_0_va_40_reg_1186_pp0_iter4_reg[5]),
        .I3(temp_0_i_i_i_059_i_2_reg_1218[5]),
        .O(\SRL_SIG[0][7]_i_9_n_0 ));
  CARRY4 \SRL_SIG_reg[0][7]_i_3 
       (.CI(1'b0),
        .CO({p_0_in,\SRL_SIG_reg[0][7]_i_3_n_1 ,\SRL_SIG_reg[0][7]_i_3_n_2 ,\SRL_SIG_reg[0][7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\SRL_SIG[0][7]_i_4__3_n_0 ,\SRL_SIG[0][7]_i_5__3_n_0 ,\SRL_SIG[0][7]_i_6_n_0 ,\SRL_SIG[0][7]_i_7_n_0 }),
        .O(\NLW_SRL_SIG_reg[0][7]_i_3_O_UNCONNECTED [3:0]),
        .S({\SRL_SIG[0][7]_i_8_n_0 ,\SRL_SIG[0][7]_i_9_n_0 ,\SRL_SIG[0][7]_i_10_n_0 ,\SRL_SIG[0][7]_i_11_n_0 }));
  LUT6 #(
    .INIT(64'h8FFFFFFF88888888)) 
    \ap_CS_fsm[0]_i_1__7 
       (.I0(Q[1]),
        .I1(CO),
        .I2(Dilate_U0_ap_start),
        .I3(img_hls_rows_V_c67_empty_n),
        .I4(img_hls_cols_V_c68_empty_n),
        .I5(Q[0]),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \ap_CS_fsm[1]_i_1__7 
       (.I0(ap_CS_fsm_state9),
        .I1(Dilate_U0_ap_start),
        .I2(img_hls_rows_V_c67_empty_n),
        .I3(img_hls_cols_V_c68_empty_n),
        .I4(Q[0]),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT4 #(
    .INIT(16'h44F4)) 
    \ap_CS_fsm[2]_i_1__8 
       (.I0(\ap_CS_fsm[3]_i_2__3_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(Q[1]),
        .I3(CO),
        .O(\ap_CS_fsm[2]_i_1__8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(tmp_56_i_reg_1053[16]),
        .I1(\t_V_reg_264_reg_n_0_[16] ),
        .I2(tmp_56_i_reg_1053[15]),
        .I3(\t_V_reg_264_reg_n_0_[15] ),
        .O(\ap_CS_fsm[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(tmp_56_i_reg_1053[14]),
        .I1(\t_V_reg_264_reg_n_0_[14] ),
        .I2(\t_V_reg_264_reg_n_0_[12] ),
        .I3(tmp_56_i_reg_1053[12]),
        .I4(\t_V_reg_264_reg_n_0_[13] ),
        .I5(tmp_56_i_reg_1053[13]),
        .O(\ap_CS_fsm[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6__5 
       (.I0(tmp_56_i_reg_1053[11]),
        .I1(\t_V_reg_264_reg_n_0_[11] ),
        .I2(\t_V_reg_264_reg_n_0_[10] ),
        .I3(tmp_56_i_reg_1053[10]),
        .I4(\t_V_reg_264_reg_n_0_[9] ),
        .I5(tmp_56_i_reg_1053[9]),
        .O(\ap_CS_fsm[2]_i_6__5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_7__5 
       (.I0(tmp_56_i_reg_1053[8]),
        .I1(\t_V_reg_264_reg_n_0_[8] ),
        .I2(\t_V_reg_264_reg_n_0_[7] ),
        .I3(tmp_56_i_reg_1053[7]),
        .I4(\t_V_reg_264_reg_n_0_[6] ),
        .I5(tmp_56_i_reg_1053[6]),
        .O(\ap_CS_fsm[2]_i_7__5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_8__5 
       (.I0(tmp_56_i_reg_1053[5]),
        .I1(\t_V_reg_264_reg_n_0_[5] ),
        .I2(\t_V_reg_264_reg_n_0_[3] ),
        .I3(tmp_56_i_reg_1053[3]),
        .I4(\t_V_reg_264_reg_n_0_[4] ),
        .I5(tmp_56_i_reg_1053[4]),
        .O(\ap_CS_fsm[2]_i_8__5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_9__5 
       (.I0(tmp_56_i_reg_1053[1]),
        .I1(\t_V_reg_264_reg_n_0_[1] ),
        .I2(\t_V_reg_264_reg_n_0_[2] ),
        .I3(tmp_56_i_reg_1053[2]),
        .I4(\t_V_reg_264_reg_n_0_[0] ),
        .I5(tmp_56_i_reg_1053[0]),
        .O(\ap_CS_fsm[2]_i_9__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[3]_i_1__7 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[3]_i_2__3_n_0 ),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h0040555500400040)) 
    \ap_CS_fsm[3]_i_2__3 
       (.I0(k_buf_0_val_5_U_n_2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(ap_enable_reg_pp0_iter5_reg_n_0),
        .O(\ap_CS_fsm[3]_i_2__3_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_i_1__8_n_0 ),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__1 
       (.CI(\ap_CS_fsm_reg[2]_i_3__3_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_2__1_CO_UNCONNECTED [3:2],CO,\ap_CS_fsm_reg[2]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[2]_i_4_n_0 ,\ap_CS_fsm[2]_i_5_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_3__3 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_3__3_n_0 ,\ap_CS_fsm_reg[2]_i_3__3_n_1 ,\ap_CS_fsm_reg[2]_i_3__3_n_2 ,\ap_CS_fsm_reg[2]_i_3__3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3__3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_6__5_n_0 ,\ap_CS_fsm[2]_i_7__5_n_0 ,\ap_CS_fsm[2]_i_8__5_n_0 ,\ap_CS_fsm[2]_i_9__5_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state9),
        .R(SS));
  LUT6 #(
    .INIT(64'hDF00DFDF00000000)) 
    ap_enable_reg_pp0_iter0_i_1__6
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(k_buf_0_val_5_U_n_2),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_enable_reg_pp0_iter0_i_2__5_n_0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ap_enable_reg_pp0_iter0_i_2__5
       (.I0(CO),
        .I1(Q[1]),
        .O(ap_enable_reg_pp0_iter0_i_2__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__6_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC5C00000)) 
    ap_enable_reg_pp0_iter1_i_1__6
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(k_buf_0_val_5_U_n_2),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__6_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp0_iter2_i_1__5
       (.I0(k_buf_0_val_5_U_n_2),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__5_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp0_iter3_i_1__0
       (.I0(k_buf_0_val_5_U_n_2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SS));
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp0_iter4_i_1
       (.I0(k_buf_0_val_5_U_n_2),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter4),
        .O(ap_enable_reg_pp0_iter4_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter4),
        .R(SS));
  LUT6 #(
    .INIT(64'hB0FFB00000000000)) 
    ap_enable_reg_pp0_iter5_i_1__0
       (.I0(CO),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter5_reg_n_0),
        .I3(k_buf_0_val_5_U_n_2),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter5_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter5_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter5_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFB04040400)) 
    \brmerge_i_reg_1150[0]_i_1 
       (.I0(k_buf_0_val_5_U_n_2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(tmp_61_i_fu_627_p2),
        .I4(tmp_582_not_i_reg_1091),
        .I5(brmerge_i_reg_1150),
        .O(\brmerge_i_reg_1150[0]_i_1_n_0 ));
  FDRE \brmerge_i_reg_1150_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_1150_pp0_iter1_reg0),
        .D(brmerge_i_reg_1150),
        .Q(brmerge_i_reg_1150_pp0_iter1_reg),
        .R(1'b0));
  FDRE \brmerge_i_reg_1150_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\brmerge_i_reg_1150[0]_i_1_n_0 ),
        .Q(brmerge_i_reg_1150),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \exitcond388_i_i_i_reg_1131[0]_i_3 
       (.I0(tmp_i_reg_1048[16]),
        .I1(t_V_7_reg_275_reg__0[16]),
        .I2(tmp_i_reg_1048[15]),
        .I3(t_V_7_reg_275_reg__0[15]),
        .O(\exitcond388_i_i_i_reg_1131[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond388_i_i_i_reg_1131[0]_i_4 
       (.I0(tmp_i_reg_1048[13]),
        .I1(t_V_7_reg_275_reg__0[13]),
        .I2(t_V_7_reg_275_reg__0[14]),
        .I3(tmp_i_reg_1048[14]),
        .I4(t_V_7_reg_275_reg__0[12]),
        .I5(tmp_i_reg_1048[12]),
        .O(\exitcond388_i_i_i_reg_1131[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond388_i_i_i_reg_1131[0]_i_5 
       (.I0(tmp_i_reg_1048[10]),
        .I1(t_V_7_reg_275_reg__0[10]),
        .I2(t_V_7_reg_275_reg__0[11]),
        .I3(tmp_i_reg_1048[11]),
        .I4(t_V_7_reg_275_reg__0[9]),
        .I5(tmp_i_reg_1048[9]),
        .O(\exitcond388_i_i_i_reg_1131[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond388_i_i_i_reg_1131[0]_i_6 
       (.I0(tmp_i_reg_1048[8]),
        .I1(t_V_7_reg_275_reg__0[8]),
        .I2(t_V_7_reg_275_reg__0[6]),
        .I3(tmp_i_reg_1048[6]),
        .I4(t_V_7_reg_275_reg__0[7]),
        .I5(tmp_i_reg_1048[7]),
        .O(\exitcond388_i_i_i_reg_1131[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond388_i_i_i_reg_1131[0]_i_7 
       (.I0(tmp_i_reg_1048[5]),
        .I1(t_V_7_reg_275_reg__0[5]),
        .I2(t_V_7_reg_275_reg__0[4]),
        .I3(tmp_i_reg_1048[4]),
        .I4(t_V_7_reg_275_reg__0[3]),
        .I5(tmp_i_reg_1048[3]),
        .O(\exitcond388_i_i_i_reg_1131[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond388_i_i_i_reg_1131[0]_i_8 
       (.I0(tmp_i_reg_1048[1]),
        .I1(t_V_7_reg_275_reg__0[1]),
        .I2(t_V_7_reg_275_reg__0[2]),
        .I3(tmp_i_reg_1048[2]),
        .I4(t_V_7_reg_275_reg),
        .I5(tmp_i_reg_1048[0]),
        .O(\exitcond388_i_i_i_reg_1131[0]_i_8_n_0 ));
  FDRE \exitcond388_i_i_i_reg_1131_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_1150_pp0_iter1_reg0),
        .D(exitcond388_i_i_i_reg_1131),
        .Q(exitcond388_i_i_i_reg_1131_pp0_iter1_reg),
        .R(1'b0));
  FDRE \exitcond388_i_i_i_reg_1131_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(exitcond388_i_i_i_reg_1131_pp0_iter1_reg),
        .Q(exitcond388_i_i_i_reg_1131_pp0_iter2_reg),
        .R(1'b0));
  FDRE \exitcond388_i_i_i_reg_1131_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(exitcond388_i_i_i_reg_1131_pp0_iter2_reg),
        .Q(exitcond388_i_i_i_reg_1131_pp0_iter3_reg),
        .R(1'b0));
  FDRE \exitcond388_i_i_i_reg_1131_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_1150_pp0_iter1_reg0),
        .D(ap_condition_pp0_exit_iter0_state3),
        .Q(exitcond388_i_i_i_reg_1131),
        .R(1'b0));
  CARRY4 \exitcond388_i_i_i_reg_1131_reg[0]_i_1 
       (.CI(\exitcond388_i_i_i_reg_1131_reg[0]_i_2_n_0 ),
        .CO({\NLW_exitcond388_i_i_i_reg_1131_reg[0]_i_1_CO_UNCONNECTED [3:2],ap_condition_pp0_exit_iter0_state3,\exitcond388_i_i_i_reg_1131_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond388_i_i_i_reg_1131_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\exitcond388_i_i_i_reg_1131[0]_i_3_n_0 ,\exitcond388_i_i_i_reg_1131[0]_i_4_n_0 }));
  CARRY4 \exitcond388_i_i_i_reg_1131_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\exitcond388_i_i_i_reg_1131_reg[0]_i_2_n_0 ,\exitcond388_i_i_i_reg_1131_reg[0]_i_2_n_1 ,\exitcond388_i_i_i_reg_1131_reg[0]_i_2_n_2 ,\exitcond388_i_i_i_reg_1131_reg[0]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond388_i_i_i_reg_1131_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\exitcond388_i_i_i_reg_1131[0]_i_5_n_0 ,\exitcond388_i_i_i_reg_1131[0]_i_6_n_0 ,\exitcond388_i_i_i_reg_1131[0]_i_7_n_0 ,\exitcond388_i_i_i_reg_1131[0]_i_8_n_0 }));
  FDRE \extLd20_cast30_i_reg_1043_reg[0] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][15] [0]),
        .Q(extLd20_cast30_i_reg_1043_reg__0[0]),
        .R(1'b0));
  FDRE \extLd20_cast30_i_reg_1043_reg[10] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][15] [10]),
        .Q(extLd20_cast30_i_reg_1043_reg__0[10]),
        .R(1'b0));
  FDRE \extLd20_cast30_i_reg_1043_reg[11] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][15] [11]),
        .Q(extLd20_cast30_i_reg_1043_reg__0[11]),
        .R(1'b0));
  FDRE \extLd20_cast30_i_reg_1043_reg[12] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][15] [12]),
        .Q(extLd20_cast30_i_reg_1043_reg__0[12]),
        .R(1'b0));
  FDRE \extLd20_cast30_i_reg_1043_reg[13] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][15] [13]),
        .Q(extLd20_cast30_i_reg_1043_reg__0[13]),
        .R(1'b0));
  FDRE \extLd20_cast30_i_reg_1043_reg[14] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][15] [14]),
        .Q(extLd20_cast30_i_reg_1043_reg__0[14]),
        .R(1'b0));
  FDRE \extLd20_cast30_i_reg_1043_reg[15] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][15] [15]),
        .Q(extLd20_cast30_i_reg_1043_reg__0[15]),
        .R(1'b0));
  FDRE \extLd20_cast30_i_reg_1043_reg[1] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][15] [1]),
        .Q(extLd20_cast30_i_reg_1043_reg__0[1]),
        .R(1'b0));
  FDRE \extLd20_cast30_i_reg_1043_reg[2] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][15] [2]),
        .Q(extLd20_cast30_i_reg_1043_reg__0[2]),
        .R(1'b0));
  FDRE \extLd20_cast30_i_reg_1043_reg[3] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][15] [3]),
        .Q(extLd20_cast30_i_reg_1043_reg__0[3]),
        .R(1'b0));
  FDRE \extLd20_cast30_i_reg_1043_reg[4] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][15] [4]),
        .Q(extLd20_cast30_i_reg_1043_reg__0[4]),
        .R(1'b0));
  FDRE \extLd20_cast30_i_reg_1043_reg[5] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][15] [5]),
        .Q(extLd20_cast30_i_reg_1043_reg__0[5]),
        .R(1'b0));
  FDRE \extLd20_cast30_i_reg_1043_reg[6] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][15] [6]),
        .Q(extLd20_cast30_i_reg_1043_reg__0[6]),
        .R(1'b0));
  FDRE \extLd20_cast30_i_reg_1043_reg[7] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][15] [7]),
        .Q(extLd20_cast30_i_reg_1043_reg__0[7]),
        .R(1'b0));
  FDRE \extLd20_cast30_i_reg_1043_reg[8] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][15] [8]),
        .Q(extLd20_cast30_i_reg_1043_reg__0[8]),
        .R(1'b0));
  FDRE \extLd20_cast30_i_reg_1043_reg[9] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][15] [9]),
        .Q(extLd20_cast30_i_reg_1043_reg__0[9]),
        .R(1'b0));
  FDRE \extLd_cast31_i_reg_1034_reg[0] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][15]_0 [0]),
        .Q(extLd_cast31_i_reg_1034[0]),
        .R(1'b0));
  FDRE \extLd_cast31_i_reg_1034_reg[10] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][15]_0 [10]),
        .Q(extLd_cast31_i_reg_1034[10]),
        .R(1'b0));
  FDRE \extLd_cast31_i_reg_1034_reg[11] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][15]_0 [11]),
        .Q(extLd_cast31_i_reg_1034[11]),
        .R(1'b0));
  FDRE \extLd_cast31_i_reg_1034_reg[12] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][15]_0 [12]),
        .Q(extLd_cast31_i_reg_1034[12]),
        .R(1'b0));
  FDRE \extLd_cast31_i_reg_1034_reg[13] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][15]_0 [13]),
        .Q(extLd_cast31_i_reg_1034[13]),
        .R(1'b0));
  FDRE \extLd_cast31_i_reg_1034_reg[14] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][15]_0 [14]),
        .Q(extLd_cast31_i_reg_1034[14]),
        .R(1'b0));
  FDRE \extLd_cast31_i_reg_1034_reg[15] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][15]_0 [15]),
        .Q(extLd_cast31_i_reg_1034[15]),
        .R(1'b0));
  FDRE \extLd_cast31_i_reg_1034_reg[1] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][15]_0 [1]),
        .Q(extLd_cast31_i_reg_1034[1]),
        .R(1'b0));
  FDRE \extLd_cast31_i_reg_1034_reg[2] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][15]_0 [2]),
        .Q(extLd_cast31_i_reg_1034[2]),
        .R(1'b0));
  FDRE \extLd_cast31_i_reg_1034_reg[3] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][15]_0 [3]),
        .Q(extLd_cast31_i_reg_1034[3]),
        .R(1'b0));
  FDRE \extLd_cast31_i_reg_1034_reg[4] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][15]_0 [4]),
        .Q(extLd_cast31_i_reg_1034[4]),
        .R(1'b0));
  FDRE \extLd_cast31_i_reg_1034_reg[5] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][15]_0 [5]),
        .Q(extLd_cast31_i_reg_1034[5]),
        .R(1'b0));
  FDRE \extLd_cast31_i_reg_1034_reg[6] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][15]_0 [6]),
        .Q(extLd_cast31_i_reg_1034[6]),
        .R(1'b0));
  FDRE \extLd_cast31_i_reg_1034_reg[7] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][15]_0 [7]),
        .Q(extLd_cast31_i_reg_1034[7]),
        .R(1'b0));
  FDRE \extLd_cast31_i_reg_1034_reg[8] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][15]_0 [8]),
        .Q(extLd_cast31_i_reg_1034[8]),
        .R(1'b0));
  FDRE \extLd_cast31_i_reg_1034_reg[9] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][15]_0 [9]),
        .Q(extLd_cast31_i_reg_1034[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_1082[0]_i_1 
       (.I0(\t_V_reg_264_reg_n_0_[0] ),
        .O(i_V_fu_333_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_1082[1]_i_1 
       (.I0(\t_V_reg_264_reg_n_0_[0] ),
        .I1(\t_V_reg_264_reg_n_0_[1] ),
        .O(i_V_fu_333_p2[1]));
  FDRE \i_V_reg_1082_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_333_p2[0]),
        .Q(i_V_reg_1082[0]),
        .R(1'b0));
  FDRE \i_V_reg_1082_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_333_p2[10]),
        .Q(i_V_reg_1082[10]),
        .R(1'b0));
  FDRE \i_V_reg_1082_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_333_p2[11]),
        .Q(i_V_reg_1082[11]),
        .R(1'b0));
  FDRE \i_V_reg_1082_reg[12] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_333_p2[12]),
        .Q(i_V_reg_1082[12]),
        .R(1'b0));
  CARRY4 \i_V_reg_1082_reg[12]_i_1 
       (.CI(\i_V_reg_1082_reg[8]_i_1_n_0 ),
        .CO({\i_V_reg_1082_reg[12]_i_1_n_0 ,\i_V_reg_1082_reg[12]_i_1_n_1 ,\i_V_reg_1082_reg[12]_i_1_n_2 ,\i_V_reg_1082_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_333_p2[12:9]),
        .S({\t_V_reg_264_reg_n_0_[12] ,\t_V_reg_264_reg_n_0_[11] ,\t_V_reg_264_reg_n_0_[10] ,\t_V_reg_264_reg_n_0_[9] }));
  FDRE \i_V_reg_1082_reg[13] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_333_p2[13]),
        .Q(i_V_reg_1082[13]),
        .R(1'b0));
  FDRE \i_V_reg_1082_reg[14] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_333_p2[14]),
        .Q(i_V_reg_1082[14]),
        .R(1'b0));
  FDRE \i_V_reg_1082_reg[15] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_333_p2[15]),
        .Q(i_V_reg_1082[15]),
        .R(1'b0));
  FDRE \i_V_reg_1082_reg[16] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_333_p2[16]),
        .Q(i_V_reg_1082[16]),
        .R(1'b0));
  CARRY4 \i_V_reg_1082_reg[16]_i_1 
       (.CI(\i_V_reg_1082_reg[12]_i_1_n_0 ),
        .CO({\NLW_i_V_reg_1082_reg[16]_i_1_CO_UNCONNECTED [3],\i_V_reg_1082_reg[16]_i_1_n_1 ,\i_V_reg_1082_reg[16]_i_1_n_2 ,\i_V_reg_1082_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_333_p2[16:13]),
        .S({\t_V_reg_264_reg_n_0_[16] ,\t_V_reg_264_reg_n_0_[15] ,\t_V_reg_264_reg_n_0_[14] ,\t_V_reg_264_reg_n_0_[13] }));
  FDRE \i_V_reg_1082_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_333_p2[1]),
        .Q(i_V_reg_1082[1]),
        .R(1'b0));
  FDRE \i_V_reg_1082_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_333_p2[2]),
        .Q(i_V_reg_1082[2]),
        .R(1'b0));
  FDRE \i_V_reg_1082_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_333_p2[3]),
        .Q(i_V_reg_1082[3]),
        .R(1'b0));
  FDRE \i_V_reg_1082_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_333_p2[4]),
        .Q(i_V_reg_1082[4]),
        .R(1'b0));
  CARRY4 \i_V_reg_1082_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_V_reg_1082_reg[4]_i_1_n_0 ,\i_V_reg_1082_reg[4]_i_1_n_1 ,\i_V_reg_1082_reg[4]_i_1_n_2 ,\i_V_reg_1082_reg[4]_i_1_n_3 }),
        .CYINIT(\t_V_reg_264_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({i_V_fu_333_p2[4:2],p_assign_17_2_i_fu_472_p2[1]}),
        .S({\t_V_reg_264_reg_n_0_[4] ,\t_V_reg_264_reg_n_0_[3] ,\t_V_reg_264_reg_n_0_[2] ,\t_V_reg_264_reg_n_0_[1] }));
  FDRE \i_V_reg_1082_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_333_p2[5]),
        .Q(i_V_reg_1082[5]),
        .R(1'b0));
  FDRE \i_V_reg_1082_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_333_p2[6]),
        .Q(i_V_reg_1082[6]),
        .R(1'b0));
  FDRE \i_V_reg_1082_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_333_p2[7]),
        .Q(i_V_reg_1082[7]),
        .R(1'b0));
  FDRE \i_V_reg_1082_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_333_p2[8]),
        .Q(i_V_reg_1082[8]),
        .R(1'b0));
  CARRY4 \i_V_reg_1082_reg[8]_i_1 
       (.CI(\i_V_reg_1082_reg[4]_i_1_n_0 ),
        .CO({\i_V_reg_1082_reg[8]_i_1_n_0 ,\i_V_reg_1082_reg[8]_i_1_n_1 ,\i_V_reg_1082_reg[8]_i_1_n_2 ,\i_V_reg_1082_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_333_p2[8:5]),
        .S({\t_V_reg_264_reg_n_0_[8] ,\t_V_reg_264_reg_n_0_[7] ,\t_V_reg_264_reg_n_0_[6] ,\t_V_reg_264_reg_n_0_[5] }));
  FDRE \i_V_reg_1082_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_333_p2[9]),
        .Q(i_V_reg_1082[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_reg_1096[0]_i_1 
       (.I0(Q[1]),
        .I1(CO),
        .O(\icmp_reg_1096[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_reg_1096[0]_i_2 
       (.I0(\icmp_reg_1096[0]_i_3_n_0 ),
        .O(icmp_fu_360_p2));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_reg_1096[0]_i_3 
       (.I0(\icmp_reg_1096[0]_i_4_n_0 ),
        .I1(\t_V_reg_264_reg_n_0_[14] ),
        .I2(\t_V_reg_264_reg_n_0_[5] ),
        .I3(\t_V_reg_264_reg_n_0_[16] ),
        .I4(\t_V_reg_264_reg_n_0_[10] ),
        .I5(\icmp_reg_1096[0]_i_5_n_0 ),
        .O(\icmp_reg_1096[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_reg_1096[0]_i_4 
       (.I0(\t_V_reg_264_reg_n_0_[8] ),
        .I1(\t_V_reg_264_reg_n_0_[2] ),
        .I2(\t_V_reg_264_reg_n_0_[9] ),
        .I3(\t_V_reg_264_reg_n_0_[1] ),
        .O(\icmp_reg_1096[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_reg_1096[0]_i_5 
       (.I0(\t_V_reg_264_reg_n_0_[11] ),
        .I1(\t_V_reg_264_reg_n_0_[13] ),
        .I2(\t_V_reg_264_reg_n_0_[12] ),
        .I3(\t_V_reg_264_reg_n_0_[15] ),
        .I4(\icmp_reg_1096[0]_i_6_n_0 ),
        .O(\icmp_reg_1096[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_reg_1096[0]_i_6 
       (.I0(\t_V_reg_264_reg_n_0_[7] ),
        .I1(\t_V_reg_264_reg_n_0_[4] ),
        .I2(\t_V_reg_264_reg_n_0_[6] ),
        .I3(\t_V_reg_264_reg_n_0_[3] ),
        .O(\icmp_reg_1096[0]_i_6_n_0 ));
  FDRE \icmp_reg_1096_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_1096[0]_i_1_n_0 ),
        .D(icmp_fu_360_p2),
        .Q(\icmp_reg_1096_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000070000000)) 
    internal_full_n_i_2__54
       (.I0(img_dilate_data_stre_empty_n),
        .I1(Erode_U0_p_src_data_stream_V_read),
        .I2(img_dilate_data_stre_full_n),
        .I3(or_cond_i_i_i_reg_1157_pp0_iter4_reg),
        .I4(ap_enable_reg_pp0_iter5_reg_n_0),
        .I5(k_buf_0_val_5_U_n_2),
        .O(internal_full_n_reg));
  LUT6 #(
    .INIT(64'h8088888888888888)) 
    internal_full_n_i_3__25
       (.I0(Erode_U0_p_src_data_stream_V_read),
        .I1(img_dilate_data_stre_empty_n),
        .I2(k_buf_0_val_5_U_n_2),
        .I3(ap_enable_reg_pp0_iter5_reg_n_0),
        .I4(or_cond_i_i_i_reg_1157_pp0_iter4_reg),
        .I5(img_dilate_data_stre_full_n),
        .O(mOutPtr110_out));
  m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_104 k_buf_0_val_3_U
       (.D({src_kernel_win_0_va_42_fu_814_p3[7:4],src_kernel_win_0_va_42_fu_814_p3[1]}),
        .DIADI({k_buf_0_val_3_U_n_0,k_buf_0_val_3_U_n_1,k_buf_0_val_3_U_n_2,k_buf_0_val_3_U_n_3,k_buf_0_val_3_U_n_4,k_buf_0_val_3_U_n_5,k_buf_0_val_3_U_n_6,k_buf_0_val_3_U_n_7}),
        .Q(k_buf_0_val_5_addr_reg_1180),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_reg(k_buf_0_val_5_U_n_2),
        .brmerge_i_reg_1150_pp0_iter1_reg(brmerge_i_reg_1150_pp0_iter1_reg),
        .col_buf_0_val_0_0_fu_709_p3(col_buf_0_val_0_0_fu_709_p3),
        .col_buf_0_val_1_0_fu_727_p3({col_buf_0_val_1_0_fu_727_p3[6:4],col_buf_0_val_1_0_fu_727_p3[1]}),
        .col_buf_0_val_2_0_fu_745_p3({col_buf_0_val_2_0_fu_745_p3[7:6],col_buf_0_val_2_0_fu_745_p3[1]}),
        .\icmp_reg_1096_reg[0] (\icmp_reg_1096_reg_n_0_[0] ),
        .img_hls_data_stream_s_dout(img_hls_data_stream_s_dout),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg(or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg),
        .ram_reg(k_buf_0_val_4_U_n_23),
        .ram_reg_0(k_buf_0_val_5_U_n_23),
        .ram_reg_1(k_buf_0_val_5_U_n_24),
        .\right_border_buf_0_s_fu_162_reg[7] (right_border_buf_0_s_fu_162),
        .\row_assign_18_2_t_i_reg_1126_reg[1] (row_assign_18_2_t_i_reg_1126),
        .\src_kernel_win_0_va_40_reg_1186_reg[3] (k_buf_0_val_3_U_n_22),
        .\src_kernel_win_0_va_41_reg_1193_reg[2] (k_buf_0_val_3_U_n_23),
        .\src_kernel_win_0_va_42_reg_1200_reg[7] (k_buf_0_val_3_U_n_13),
        .\tmp_138_reg_1167_reg[1] (tmp_138_reg_1167),
        .tmp_58_i_reg_1087(tmp_58_i_reg_1087),
        .\tmp_612_2_i_reg_1105_reg[0] (\tmp_612_2_i_reg_1105_reg_n_0_[0] ),
        .tmp_634_i_reg_1109(tmp_634_i_reg_1109),
        .\x_reg_1144_reg[9] ({\x_reg_1144_reg_n_0_[9] ,\x_reg_1144_reg_n_0_[8] ,\x_reg_1144_reg_n_0_[7] ,\x_reg_1144_reg_n_0_[6] ,\x_reg_1144_reg_n_0_[5] ,\x_reg_1144_reg_n_0_[4] ,\x_reg_1144_reg_n_0_[3] ,\x_reg_1144_reg_n_0_[2] ,\x_reg_1144_reg_n_0_[1] ,\x_reg_1144_reg_n_0_[0] }));
  FDRE \k_buf_0_val_3_addr_reg_1161_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_1150_pp0_iter1_reg0),
        .D(\x_reg_1144_reg_n_0_[0] ),
        .Q(k_buf_0_val_5_addr_reg_1180[0]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1161_reg[1] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_1150_pp0_iter1_reg0),
        .D(\x_reg_1144_reg_n_0_[1] ),
        .Q(k_buf_0_val_5_addr_reg_1180[1]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1161_reg[2] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_1150_pp0_iter1_reg0),
        .D(\x_reg_1144_reg_n_0_[2] ),
        .Q(k_buf_0_val_5_addr_reg_1180[2]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1161_reg[3] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_1150_pp0_iter1_reg0),
        .D(\x_reg_1144_reg_n_0_[3] ),
        .Q(k_buf_0_val_5_addr_reg_1180[3]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1161_reg[4] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_1150_pp0_iter1_reg0),
        .D(\x_reg_1144_reg_n_0_[4] ),
        .Q(k_buf_0_val_5_addr_reg_1180[4]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1161_reg[5] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_1150_pp0_iter1_reg0),
        .D(\x_reg_1144_reg_n_0_[5] ),
        .Q(k_buf_0_val_5_addr_reg_1180[5]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1161_reg[6] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_1150_pp0_iter1_reg0),
        .D(\x_reg_1144_reg_n_0_[6] ),
        .Q(k_buf_0_val_5_addr_reg_1180[6]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1161_reg[7] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_1150_pp0_iter1_reg0),
        .D(\x_reg_1144_reg_n_0_[7] ),
        .Q(k_buf_0_val_5_addr_reg_1180[7]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1161_reg[8] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_1150_pp0_iter1_reg0),
        .D(\x_reg_1144_reg_n_0_[8] ),
        .Q(k_buf_0_val_5_addr_reg_1180[8]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1161_reg[9] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_1150_pp0_iter1_reg0),
        .D(\x_reg_1144_reg_n_0_[9] ),
        .Q(k_buf_0_val_5_addr_reg_1180[9]),
        .R(1'b0));
  m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_105 k_buf_0_val_4_U
       (.D({src_kernel_win_0_va_42_fu_814_p3[3:2],src_kernel_win_0_va_42_fu_814_p3[0]}),
        .DIADI({k_buf_0_val_3_U_n_0,k_buf_0_val_3_U_n_1,k_buf_0_val_3_U_n_2,k_buf_0_val_3_U_n_3,k_buf_0_val_3_U_n_4,k_buf_0_val_3_U_n_5,k_buf_0_val_3_U_n_6,k_buf_0_val_3_U_n_7}),
        .Q(k_buf_0_val_5_addr_reg_1180),
        .WEA(k_buf_0_val_4_ce1),
        .ap_clk(ap_clk),
        .brmerge_i_reg_1150_pp0_iter1_reg(brmerge_i_reg_1150_pp0_iter1_reg),
        .col_buf_0_val_0_0_fu_709_p3({col_buf_0_val_0_0_fu_709_p3[6],col_buf_0_val_0_0_fu_709_p3[0]}),
        .col_buf_0_val_1_0_fu_727_p3(col_buf_0_val_1_0_fu_727_p3),
        .col_buf_0_val_2_0_fu_745_p3({col_buf_0_val_2_0_fu_745_p3[7:6],col_buf_0_val_2_0_fu_745_p3[3:2],col_buf_0_val_2_0_fu_745_p3[0]}),
        .\icmp_reg_1096_reg[0] (\icmp_reg_1096_reg_n_0_[0] ),
        .img_hls_data_stream_s_dout(img_hls_data_stream_s_dout),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg(or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg),
        .ram_reg({k_buf_0_val_4_U_n_0,k_buf_0_val_4_U_n_1,k_buf_0_val_4_U_n_2,k_buf_0_val_4_U_n_3,k_buf_0_val_4_U_n_4,k_buf_0_val_4_U_n_5,k_buf_0_val_4_U_n_6,k_buf_0_val_4_U_n_7}),
        .ram_reg_0(k_buf_0_val_3_U_n_13),
        .ram_reg_1(k_buf_0_val_3_U_n_22),
        .ram_reg_2(k_buf_0_val_3_U_n_23),
        .\right_border_buf_0_21_fu_170_reg[7] (right_border_buf_0_21_fu_170),
        .\row_assign_18_1_t_i_reg_1121_reg[1] (row_assign_18_1_t_i_reg_1121),
        .\row_assign_18_2_t_i_reg_1126_reg[1] (row_assign_18_2_t_i_reg_1126),
        .\src_kernel_win_0_va_40_reg_1186_reg[7] (src_kernel_win_0_va_40_fu_778_p3[7]),
        .\src_kernel_win_0_va_40_reg_1186_reg[7]_0 (k_buf_0_val_4_U_n_23),
        .\src_kernel_win_0_va_41_reg_1193_reg[6] ({src_kernel_win_0_va_41_fu_796_p3[6],src_kernel_win_0_va_41_fu_796_p3[3],src_kernel_win_0_va_41_fu_796_p3[0]}),
        .\tmp_134_reg_1116_reg[1] (tmp_134_reg_1116),
        .\tmp_138_reg_1167_reg[1] (tmp_138_reg_1167),
        .tmp_58_i_reg_1087(tmp_58_i_reg_1087),
        .tmp_634_i_reg_1109(tmp_634_i_reg_1109),
        .\x_reg_1144_reg[9] ({\x_reg_1144_reg_n_0_[9] ,\x_reg_1144_reg_n_0_[8] ,\x_reg_1144_reg_n_0_[7] ,\x_reg_1144_reg_n_0_[6] ,\x_reg_1144_reg_n_0_[5] ,\x_reg_1144_reg_n_0_[4] ,\x_reg_1144_reg_n_0_[3] ,\x_reg_1144_reg_n_0_[2] ,\x_reg_1144_reg_n_0_[1] ,\x_reg_1144_reg_n_0_[0] }));
  m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_106 k_buf_0_val_5_U
       (.D(src_kernel_win_0_va_40_fu_778_p3[6:0]),
        .Q(k_buf_0_val_5_addr_reg_1180),
        .WEA(k_buf_0_val_4_ce1),
        .\ap_CS_fsm_reg[2] (ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_n_0),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter5_reg(ap_enable_reg_pp0_iter5_reg_n_0),
        .brmerge_i_reg_1150_pp0_iter1_reg(brmerge_i_reg_1150_pp0_iter1_reg),
        .\icmp_reg_1096_reg[0] (\icmp_reg_1096_reg_n_0_[0] ),
        .img_dilate_data_stre_full_n(img_dilate_data_stre_full_n),
        .img_hls_data_stream_s_empty_n(img_hls_data_stream_s_empty_n),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg(or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg),
        .\or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg_reg[0] ({k_buf_0_val_4_U_n_0,k_buf_0_val_4_U_n_1,k_buf_0_val_4_U_n_2,k_buf_0_val_4_U_n_3,k_buf_0_val_4_U_n_4,k_buf_0_val_4_U_n_5,k_buf_0_val_4_U_n_6,k_buf_0_val_4_U_n_7}),
        .or_cond_i_i_i_reg_1157_pp0_iter4_reg(or_cond_i_i_i_reg_1157_pp0_iter4_reg),
        .ram_reg(k_buf_0_val_5_U_n_2),
        .ram_reg_0(k_buf_0_val_3_U_n_13),
        .ram_reg_1(k_buf_0_val_4_U_n_23),
        .ram_reg_2(k_buf_0_val_3_U_n_22),
        .ram_reg_3(k_buf_0_val_3_U_n_23),
        .\right_border_buf_0_20_fu_166_reg[7] (col_buf_0_val_2_0_fu_745_p3),
        .\right_border_buf_0_20_fu_166_reg[7]_0 (right_border_buf_0_20_fu_166),
        .\row_assign_18_1_t_i_reg_1121_reg[1] (row_assign_18_1_t_i_reg_1121),
        .\src_kernel_win_0_va_40_reg_1186_reg[5] (k_buf_0_val_5_U_n_23),
        .\src_kernel_win_0_va_41_reg_1193_reg[4] (k_buf_0_val_5_U_n_24),
        .\src_kernel_win_0_va_41_reg_1193_reg[7] ({src_kernel_win_0_va_41_fu_796_p3[7],src_kernel_win_0_va_41_fu_796_p3[5:4],src_kernel_win_0_va_41_fu_796_p3[2:1]}),
        .\tmp_134_reg_1116_reg[1] (tmp_134_reg_1116),
        .\tmp_138_reg_1167_reg[0] (col_buf_0_val_1_0_fu_727_p3[6:0]),
        .\tmp_138_reg_1167_reg[0]_0 ({col_buf_0_val_0_0_fu_709_p3[6:4],col_buf_0_val_0_0_fu_709_p3[1:0]}),
        .\tmp_138_reg_1167_reg[1] (tmp_138_reg_1167),
        .tmp_58_i_reg_1087(tmp_58_i_reg_1087),
        .\tmp_612_i_reg_1101_reg[0] (\tmp_612_i_reg_1101_reg_n_0_[0] ),
        .tmp_634_i_reg_1109(tmp_634_i_reg_1109),
        .\x_reg_1144_reg[9] ({\x_reg_1144_reg_n_0_[9] ,\x_reg_1144_reg_n_0_[8] ,\x_reg_1144_reg_n_0_[7] ,\x_reg_1144_reg_n_0_[6] ,\x_reg_1144_reg_n_0_[5] ,\x_reg_1144_reg_n_0_[4] ,\x_reg_1144_reg_n_0_[3] ,\x_reg_1144_reg_n_0_[2] ,\x_reg_1144_reg_n_0_[1] ,\x_reg_1144_reg_n_0_[0] }));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    \mOutPtr[1]_i_2__13 
       (.I0(k_buf_0_val_5_U_n_2),
        .I1(ap_enable_reg_pp0_iter5_reg_n_0),
        .I2(or_cond_i_i_i_reg_1157_pp0_iter4_reg),
        .I3(img_dilate_data_stre_full_n),
        .O(\mOutPtr_reg[0] ));
  LUT5 #(
    .INIT(32'h0000A200)) 
    \mOutPtr[1]_i_3__2 
       (.I0(or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg),
        .I1(\icmp_reg_1096_reg_n_0_[0] ),
        .I2(tmp_58_i_reg_1087),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(k_buf_0_val_5_U_n_2),
        .O(Dilate_U0_p_src_data_stream_V_read));
  LUT6 #(
    .INIT(64'hFBFBFFFB00000400)) 
    \or_cond_i425_i_i_i_reg_1140[0]_i_1 
       (.I0(k_buf_0_val_5_U_n_2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(tmp_61_i_fu_627_p2),
        .I4(p_1_in),
        .I5(or_cond_i425_i_i_i_reg_1140),
        .O(\or_cond_i425_i_i_i_reg_1140[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(k_buf_0_val_5_U_n_2),
        .O(brmerge_i_reg_1150_pp0_iter1_reg0));
  FDRE \or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_1150_pp0_iter1_reg0),
        .D(or_cond_i425_i_i_i_reg_1140),
        .Q(or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg),
        .R(1'b0));
  FDRE \or_cond_i425_i_i_i_reg_1140_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\or_cond_i425_i_i_i_reg_1140[0]_i_1_n_0 ),
        .Q(or_cond_i425_i_i_i_reg_1140),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFBFFFB00000400)) 
    \or_cond_i_i_i_reg_1157[0]_i_1 
       (.I0(k_buf_0_val_5_U_n_2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(\icmp_reg_1096_reg_n_0_[0] ),
        .I4(\or_cond_i_i_i_reg_1157[0]_i_2_n_0 ),
        .I5(or_cond_i_i_i_reg_1157),
        .O(\or_cond_i_i_i_reg_1157[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \or_cond_i_i_i_reg_1157[0]_i_2 
       (.I0(\or_cond_i_i_i_reg_1157[0]_i_3_n_0 ),
        .I1(t_V_7_reg_275_reg__0[14]),
        .I2(t_V_7_reg_275_reg__0[6]),
        .I3(t_V_7_reg_275_reg__0[10]),
        .I4(t_V_7_reg_275_reg__0[4]),
        .I5(\or_cond_i_i_i_reg_1157[0]_i_4_n_0 ),
        .O(\or_cond_i_i_i_reg_1157[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_i_i_i_reg_1157[0]_i_3 
       (.I0(t_V_7_reg_275_reg__0[16]),
        .I1(t_V_7_reg_275_reg__0[15]),
        .I2(t_V_7_reg_275_reg__0[8]),
        .I3(t_V_7_reg_275_reg__0[1]),
        .O(\or_cond_i_i_i_reg_1157[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \or_cond_i_i_i_reg_1157[0]_i_4 
       (.I0(t_V_7_reg_275_reg__0[12]),
        .I1(t_V_7_reg_275_reg__0[13]),
        .I2(t_V_7_reg_275_reg__0[2]),
        .I3(t_V_7_reg_275_reg__0[7]),
        .I4(\or_cond_i_i_i_reg_1157[0]_i_5_n_0 ),
        .O(\or_cond_i_i_i_reg_1157[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_i_i_i_reg_1157[0]_i_5 
       (.I0(t_V_7_reg_275_reg__0[9]),
        .I1(t_V_7_reg_275_reg__0[5]),
        .I2(t_V_7_reg_275_reg__0[11]),
        .I3(t_V_7_reg_275_reg__0[3]),
        .O(\or_cond_i_i_i_reg_1157[0]_i_5_n_0 ));
  FDRE \or_cond_i_i_i_reg_1157_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_1150_pp0_iter1_reg0),
        .D(or_cond_i_i_i_reg_1157),
        .Q(or_cond_i_i_i_reg_1157_pp0_iter1_reg),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_i_reg_1157_pp0_iter2_reg[0]_i_1 
       (.I0(k_buf_0_val_5_U_n_2),
        .O(ap_block_pp0_stage0_subdone2_in));
  FDRE \or_cond_i_i_i_reg_1157_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(or_cond_i_i_i_reg_1157_pp0_iter1_reg),
        .Q(or_cond_i_i_i_reg_1157_pp0_iter2_reg),
        .R(1'b0));
  FDRE \or_cond_i_i_i_reg_1157_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(or_cond_i_i_i_reg_1157_pp0_iter2_reg),
        .Q(or_cond_i_i_i_reg_1157_pp0_iter3_reg),
        .R(1'b0));
  FDRE \or_cond_i_i_i_reg_1157_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(or_cond_i_i_i_reg_1157_pp0_iter3_reg),
        .Q(or_cond_i_i_i_reg_1157_pp0_iter4_reg),
        .R(1'b0));
  FDRE \or_cond_i_i_i_reg_1157_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\or_cond_i_i_i_reg_1157[0]_i_1_n_0 ),
        .Q(or_cond_i_i_i_reg_1157),
        .R(1'b0));
  FDRE \right_border_buf_0_20_fu_166_reg[0] 
       (.C(ap_clk),
        .CE(ce1119_out),
        .D(col_buf_0_val_2_0_fu_745_p3[0]),
        .Q(right_border_buf_0_20_fu_166[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_20_fu_166_reg[1] 
       (.C(ap_clk),
        .CE(ce1119_out),
        .D(col_buf_0_val_2_0_fu_745_p3[1]),
        .Q(right_border_buf_0_20_fu_166[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_20_fu_166_reg[2] 
       (.C(ap_clk),
        .CE(ce1119_out),
        .D(col_buf_0_val_2_0_fu_745_p3[2]),
        .Q(right_border_buf_0_20_fu_166[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_20_fu_166_reg[3] 
       (.C(ap_clk),
        .CE(ce1119_out),
        .D(col_buf_0_val_2_0_fu_745_p3[3]),
        .Q(right_border_buf_0_20_fu_166[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_20_fu_166_reg[4] 
       (.C(ap_clk),
        .CE(ce1119_out),
        .D(col_buf_0_val_2_0_fu_745_p3[4]),
        .Q(right_border_buf_0_20_fu_166[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_20_fu_166_reg[5] 
       (.C(ap_clk),
        .CE(ce1119_out),
        .D(col_buf_0_val_2_0_fu_745_p3[5]),
        .Q(right_border_buf_0_20_fu_166[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_20_fu_166_reg[6] 
       (.C(ap_clk),
        .CE(ce1119_out),
        .D(col_buf_0_val_2_0_fu_745_p3[6]),
        .Q(right_border_buf_0_20_fu_166[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_20_fu_166_reg[7] 
       (.C(ap_clk),
        .CE(ce1119_out),
        .D(col_buf_0_val_2_0_fu_745_p3[7]),
        .Q(right_border_buf_0_20_fu_166[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \right_border_buf_0_21_fu_170[7]_i_1 
       (.I0(tmp_58_i_reg_1087),
        .I1(\icmp_reg_1096_reg_n_0_[0] ),
        .I2(or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(k_buf_0_val_5_U_n_2),
        .O(ce1119_out));
  FDRE \right_border_buf_0_21_fu_170_reg[0] 
       (.C(ap_clk),
        .CE(ce1119_out),
        .D(col_buf_0_val_1_0_fu_727_p3[0]),
        .Q(right_border_buf_0_21_fu_170[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_21_fu_170_reg[1] 
       (.C(ap_clk),
        .CE(ce1119_out),
        .D(col_buf_0_val_1_0_fu_727_p3[1]),
        .Q(right_border_buf_0_21_fu_170[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_21_fu_170_reg[2] 
       (.C(ap_clk),
        .CE(ce1119_out),
        .D(col_buf_0_val_1_0_fu_727_p3[2]),
        .Q(right_border_buf_0_21_fu_170[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_21_fu_170_reg[3] 
       (.C(ap_clk),
        .CE(ce1119_out),
        .D(col_buf_0_val_1_0_fu_727_p3[3]),
        .Q(right_border_buf_0_21_fu_170[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_21_fu_170_reg[4] 
       (.C(ap_clk),
        .CE(ce1119_out),
        .D(col_buf_0_val_1_0_fu_727_p3[4]),
        .Q(right_border_buf_0_21_fu_170[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_21_fu_170_reg[5] 
       (.C(ap_clk),
        .CE(ce1119_out),
        .D(col_buf_0_val_1_0_fu_727_p3[5]),
        .Q(right_border_buf_0_21_fu_170[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_21_fu_170_reg[6] 
       (.C(ap_clk),
        .CE(ce1119_out),
        .D(col_buf_0_val_1_0_fu_727_p3[6]),
        .Q(right_border_buf_0_21_fu_170[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_21_fu_170_reg[7] 
       (.C(ap_clk),
        .CE(ce1119_out),
        .D(col_buf_0_val_1_0_fu_727_p3[7]),
        .Q(right_border_buf_0_21_fu_170[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_162_reg[0] 
       (.C(ap_clk),
        .CE(ce1119_out),
        .D(col_buf_0_val_0_0_fu_709_p3[0]),
        .Q(right_border_buf_0_s_fu_162[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_162_reg[1] 
       (.C(ap_clk),
        .CE(ce1119_out),
        .D(col_buf_0_val_0_0_fu_709_p3[1]),
        .Q(right_border_buf_0_s_fu_162[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_162_reg[2] 
       (.C(ap_clk),
        .CE(ce1119_out),
        .D(col_buf_0_val_0_0_fu_709_p3[2]),
        .Q(right_border_buf_0_s_fu_162[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_162_reg[3] 
       (.C(ap_clk),
        .CE(ce1119_out),
        .D(col_buf_0_val_0_0_fu_709_p3[3]),
        .Q(right_border_buf_0_s_fu_162[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_162_reg[4] 
       (.C(ap_clk),
        .CE(ce1119_out),
        .D(col_buf_0_val_0_0_fu_709_p3[4]),
        .Q(right_border_buf_0_s_fu_162[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_162_reg[5] 
       (.C(ap_clk),
        .CE(ce1119_out),
        .D(col_buf_0_val_0_0_fu_709_p3[5]),
        .Q(right_border_buf_0_s_fu_162[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_162_reg[6] 
       (.C(ap_clk),
        .CE(ce1119_out),
        .D(col_buf_0_val_0_0_fu_709_p3[6]),
        .Q(right_border_buf_0_s_fu_162[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_162_reg[7] 
       (.C(ap_clk),
        .CE(ce1119_out),
        .D(col_buf_0_val_0_0_fu_709_p3[7]),
        .Q(right_border_buf_0_s_fu_162[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA40)) 
    \row_assign_18_1_t_i_reg_1121[0]_i_1 
       (.I0(p_assign_17_1_i_fu_433_p2),
        .I1(\t_V_reg_264_reg_n_0_[0] ),
        .I2(tmp_639_1_i_fu_453_p2),
        .I3(p_neg393_i_i_i_reg_1064[0]),
        .O(row_assign_18_1_t_i_fu_549_p22_out[0]));
  LUT6 #(
    .INIT(64'hCCCCCCCC96009900)) 
    \row_assign_18_1_t_i_reg_1121[1]_i_1 
       (.I0(\t_V_reg_264_reg_n_0_[1] ),
        .I1(p_neg393_i_i_i_reg_1064[1]),
        .I2(p_neg393_i_i_i_reg_1064[0]),
        .I3(tmp_639_1_i_fu_453_p2),
        .I4(\t_V_reg_264_reg_n_0_[0] ),
        .I5(p_assign_17_1_i_fu_433_p2),
        .O(row_assign_18_1_t_i_fu_549_p22_out[1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \row_assign_18_1_t_i_reg_1121[1]_i_10 
       (.I0(extLd_cast31_i_reg_1034[13]),
        .I1(p_assign_17_1_i_fu_433_p2__0[13]),
        .I2(extLd_cast31_i_reg_1034[12]),
        .I3(p_assign_17_1_i_fu_433_p2__0[12]),
        .O(\row_assign_18_1_t_i_reg_1121[1]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \row_assign_18_1_t_i_reg_1121[1]_i_11 
       (.I0(extLd_cast31_i_reg_1034[11]),
        .I1(p_assign_17_1_i_fu_433_p2__0[11]),
        .I2(extLd_cast31_i_reg_1034[10]),
        .I3(p_assign_17_1_i_fu_433_p2__0[10]),
        .O(\row_assign_18_1_t_i_reg_1121[1]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \row_assign_18_1_t_i_reg_1121[1]_i_12 
       (.I0(extLd_cast31_i_reg_1034[9]),
        .I1(p_assign_17_1_i_fu_433_p2__0[9]),
        .I2(extLd_cast31_i_reg_1034[8]),
        .I3(p_assign_17_1_i_fu_433_p2__0[8]),
        .O(\row_assign_18_1_t_i_reg_1121[1]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \row_assign_18_1_t_i_reg_1121[1]_i_13 
       (.I0(p_assign_17_1_i_fu_433_p2__0[15]),
        .I1(extLd_cast31_i_reg_1034[15]),
        .I2(p_assign_17_1_i_fu_433_p2__0[14]),
        .I3(extLd_cast31_i_reg_1034[14]),
        .O(\row_assign_18_1_t_i_reg_1121[1]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \row_assign_18_1_t_i_reg_1121[1]_i_14 
       (.I0(p_assign_17_1_i_fu_433_p2__0[13]),
        .I1(extLd_cast31_i_reg_1034[13]),
        .I2(p_assign_17_1_i_fu_433_p2__0[12]),
        .I3(extLd_cast31_i_reg_1034[12]),
        .O(\row_assign_18_1_t_i_reg_1121[1]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \row_assign_18_1_t_i_reg_1121[1]_i_15 
       (.I0(p_assign_17_1_i_fu_433_p2__0[11]),
        .I1(extLd_cast31_i_reg_1034[11]),
        .I2(p_assign_17_1_i_fu_433_p2__0[10]),
        .I3(extLd_cast31_i_reg_1034[10]),
        .O(\row_assign_18_1_t_i_reg_1121[1]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \row_assign_18_1_t_i_reg_1121[1]_i_16 
       (.I0(p_assign_17_1_i_fu_433_p2__0[9]),
        .I1(extLd_cast31_i_reg_1034[9]),
        .I2(p_assign_17_1_i_fu_433_p2__0[8]),
        .I3(extLd_cast31_i_reg_1034[8]),
        .O(\row_assign_18_1_t_i_reg_1121[1]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_18_1_t_i_reg_1121[1]_i_18 
       (.I0(\t_V_reg_264_reg_n_0_[15] ),
        .O(\row_assign_18_1_t_i_reg_1121[1]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_18_1_t_i_reg_1121[1]_i_19 
       (.I0(\t_V_reg_264_reg_n_0_[14] ),
        .O(\row_assign_18_1_t_i_reg_1121[1]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_18_1_t_i_reg_1121[1]_i_20 
       (.I0(\t_V_reg_264_reg_n_0_[13] ),
        .O(\row_assign_18_1_t_i_reg_1121[1]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_18_1_t_i_reg_1121[1]_i_21 
       (.I0(\t_V_reg_264_reg_n_0_[12] ),
        .O(\row_assign_18_1_t_i_reg_1121[1]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \row_assign_18_1_t_i_reg_1121[1]_i_22 
       (.I0(extLd_cast31_i_reg_1034[7]),
        .I1(p_assign_17_1_i_fu_433_p2__0[7]),
        .I2(extLd_cast31_i_reg_1034[6]),
        .I3(p_assign_17_1_i_fu_433_p2__0[6]),
        .O(\row_assign_18_1_t_i_reg_1121[1]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \row_assign_18_1_t_i_reg_1121[1]_i_23 
       (.I0(extLd_cast31_i_reg_1034[5]),
        .I1(p_assign_17_1_i_fu_433_p2__0[5]),
        .I2(extLd_cast31_i_reg_1034[4]),
        .I3(p_assign_17_1_i_fu_433_p2__0[4]),
        .O(\row_assign_18_1_t_i_reg_1121[1]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \row_assign_18_1_t_i_reg_1121[1]_i_24 
       (.I0(extLd_cast31_i_reg_1034[3]),
        .I1(p_assign_17_1_i_fu_433_p2__0[3]),
        .I2(extLd_cast31_i_reg_1034[2]),
        .I3(p_assign_17_1_i_fu_433_p2__0[2]),
        .O(\row_assign_18_1_t_i_reg_1121[1]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \row_assign_18_1_t_i_reg_1121[1]_i_25 
       (.I0(extLd_cast31_i_reg_1034[1]),
        .I1(p_assign_17_1_i_fu_433_p2__0[1]),
        .I2(extLd_cast31_i_reg_1034[0]),
        .I3(p_assign_17_1_i_fu_433_p2__0[0]),
        .O(\row_assign_18_1_t_i_reg_1121[1]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \row_assign_18_1_t_i_reg_1121[1]_i_26 
       (.I0(p_assign_17_1_i_fu_433_p2__0[7]),
        .I1(extLd_cast31_i_reg_1034[7]),
        .I2(p_assign_17_1_i_fu_433_p2__0[6]),
        .I3(extLd_cast31_i_reg_1034[6]),
        .O(\row_assign_18_1_t_i_reg_1121[1]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \row_assign_18_1_t_i_reg_1121[1]_i_27 
       (.I0(p_assign_17_1_i_fu_433_p2__0[5]),
        .I1(extLd_cast31_i_reg_1034[5]),
        .I2(p_assign_17_1_i_fu_433_p2__0[4]),
        .I3(extLd_cast31_i_reg_1034[4]),
        .O(\row_assign_18_1_t_i_reg_1121[1]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \row_assign_18_1_t_i_reg_1121[1]_i_28 
       (.I0(p_assign_17_1_i_fu_433_p2__0[3]),
        .I1(extLd_cast31_i_reg_1034[3]),
        .I2(p_assign_17_1_i_fu_433_p2__0[2]),
        .I3(extLd_cast31_i_reg_1034[2]),
        .O(\row_assign_18_1_t_i_reg_1121[1]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \row_assign_18_1_t_i_reg_1121[1]_i_29 
       (.I0(p_assign_17_1_i_fu_433_p2__0[1]),
        .I1(extLd_cast31_i_reg_1034[1]),
        .I2(p_assign_17_1_i_fu_433_p2__0[0]),
        .I3(extLd_cast31_i_reg_1034[0]),
        .O(\row_assign_18_1_t_i_reg_1121[1]_i_29_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_18_1_t_i_reg_1121[1]_i_31 
       (.I0(\t_V_reg_264_reg_n_0_[11] ),
        .O(\row_assign_18_1_t_i_reg_1121[1]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_18_1_t_i_reg_1121[1]_i_32 
       (.I0(\t_V_reg_264_reg_n_0_[10] ),
        .O(\row_assign_18_1_t_i_reg_1121[1]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_18_1_t_i_reg_1121[1]_i_33 
       (.I0(\t_V_reg_264_reg_n_0_[9] ),
        .O(\row_assign_18_1_t_i_reg_1121[1]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_18_1_t_i_reg_1121[1]_i_34 
       (.I0(\t_V_reg_264_reg_n_0_[8] ),
        .O(\row_assign_18_1_t_i_reg_1121[1]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_18_1_t_i_reg_1121[1]_i_36 
       (.I0(\t_V_reg_264_reg_n_0_[7] ),
        .O(\row_assign_18_1_t_i_reg_1121[1]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_18_1_t_i_reg_1121[1]_i_37 
       (.I0(\t_V_reg_264_reg_n_0_[6] ),
        .O(\row_assign_18_1_t_i_reg_1121[1]_i_37_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_18_1_t_i_reg_1121[1]_i_38 
       (.I0(\t_V_reg_264_reg_n_0_[5] ),
        .O(\row_assign_18_1_t_i_reg_1121[1]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_18_1_t_i_reg_1121[1]_i_39 
       (.I0(\t_V_reg_264_reg_n_0_[4] ),
        .O(\row_assign_18_1_t_i_reg_1121[1]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_18_1_t_i_reg_1121[1]_i_40 
       (.I0(\t_V_reg_264_reg_n_0_[3] ),
        .O(\row_assign_18_1_t_i_reg_1121[1]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_18_1_t_i_reg_1121[1]_i_41 
       (.I0(\t_V_reg_264_reg_n_0_[2] ),
        .O(\row_assign_18_1_t_i_reg_1121[1]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_18_1_t_i_reg_1121[1]_i_42 
       (.I0(\t_V_reg_264_reg_n_0_[1] ),
        .O(\row_assign_18_1_t_i_reg_1121[1]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_18_1_t_i_reg_1121[1]_i_5 
       (.I0(p_assign_17_1_i_fu_433_p2),
        .O(\row_assign_18_1_t_i_reg_1121[1]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_18_1_t_i_reg_1121[1]_i_7 
       (.I0(\t_V_reg_264_reg_n_0_[16] ),
        .O(\row_assign_18_1_t_i_reg_1121[1]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \row_assign_18_1_t_i_reg_1121[1]_i_9 
       (.I0(extLd_cast31_i_reg_1034[15]),
        .I1(p_assign_17_1_i_fu_433_p2__0[15]),
        .I2(extLd_cast31_i_reg_1034[14]),
        .I3(p_assign_17_1_i_fu_433_p2__0[14]),
        .O(\row_assign_18_1_t_i_reg_1121[1]_i_9_n_0 ));
  FDRE \row_assign_18_1_t_i_reg_1121_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_1096[0]_i_1_n_0 ),
        .D(row_assign_18_1_t_i_fu_549_p22_out[0]),
        .Q(row_assign_18_1_t_i_reg_1121[0]),
        .R(1'b0));
  FDRE \row_assign_18_1_t_i_reg_1121_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_reg_1096[0]_i_1_n_0 ),
        .D(row_assign_18_1_t_i_fu_549_p22_out[1]),
        .Q(row_assign_18_1_t_i_reg_1121[1]),
        .R(1'b0));
  CARRY4 \row_assign_18_1_t_i_reg_1121_reg[1]_i_17 
       (.CI(\row_assign_18_1_t_i_reg_1121_reg[1]_i_30_n_0 ),
        .CO({\row_assign_18_1_t_i_reg_1121_reg[1]_i_17_n_0 ,\row_assign_18_1_t_i_reg_1121_reg[1]_i_17_n_1 ,\row_assign_18_1_t_i_reg_1121_reg[1]_i_17_n_2 ,\row_assign_18_1_t_i_reg_1121_reg[1]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_264_reg_n_0_[11] ,\t_V_reg_264_reg_n_0_[10] ,\t_V_reg_264_reg_n_0_[9] ,\t_V_reg_264_reg_n_0_[8] }),
        .O(p_assign_17_1_i_fu_433_p2__0[11:8]),
        .S({\row_assign_18_1_t_i_reg_1121[1]_i_31_n_0 ,\row_assign_18_1_t_i_reg_1121[1]_i_32_n_0 ,\row_assign_18_1_t_i_reg_1121[1]_i_33_n_0 ,\row_assign_18_1_t_i_reg_1121[1]_i_34_n_0 }));
  CARRY4 \row_assign_18_1_t_i_reg_1121_reg[1]_i_2 
       (.CI(\row_assign_18_1_t_i_reg_1121_reg[1]_i_4_n_0 ),
        .CO({\NLW_row_assign_18_1_t_i_reg_1121_reg[1]_i_2_CO_UNCONNECTED [3:1],tmp_639_1_i_fu_453_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_assign_17_1_i_fu_433_p2}),
        .O(\NLW_row_assign_18_1_t_i_reg_1121_reg[1]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\row_assign_18_1_t_i_reg_1121[1]_i_5_n_0 }));
  CARRY4 \row_assign_18_1_t_i_reg_1121_reg[1]_i_3 
       (.CI(\row_assign_18_1_t_i_reg_1121_reg[1]_i_6_n_0 ),
        .CO(\NLW_row_assign_18_1_t_i_reg_1121_reg[1]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_row_assign_18_1_t_i_reg_1121_reg[1]_i_3_O_UNCONNECTED [3:1],p_assign_17_1_i_fu_433_p2}),
        .S({1'b0,1'b0,1'b0,\row_assign_18_1_t_i_reg_1121[1]_i_7_n_0 }));
  CARRY4 \row_assign_18_1_t_i_reg_1121_reg[1]_i_30 
       (.CI(\row_assign_18_1_t_i_reg_1121_reg[1]_i_35_n_0 ),
        .CO({\row_assign_18_1_t_i_reg_1121_reg[1]_i_30_n_0 ,\row_assign_18_1_t_i_reg_1121_reg[1]_i_30_n_1 ,\row_assign_18_1_t_i_reg_1121_reg[1]_i_30_n_2 ,\row_assign_18_1_t_i_reg_1121_reg[1]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_264_reg_n_0_[7] ,\t_V_reg_264_reg_n_0_[6] ,\t_V_reg_264_reg_n_0_[5] ,\t_V_reg_264_reg_n_0_[4] }),
        .O(p_assign_17_1_i_fu_433_p2__0[7:4]),
        .S({\row_assign_18_1_t_i_reg_1121[1]_i_36_n_0 ,\row_assign_18_1_t_i_reg_1121[1]_i_37_n_0 ,\row_assign_18_1_t_i_reg_1121[1]_i_38_n_0 ,\row_assign_18_1_t_i_reg_1121[1]_i_39_n_0 }));
  CARRY4 \row_assign_18_1_t_i_reg_1121_reg[1]_i_35 
       (.CI(1'b0),
        .CO({\row_assign_18_1_t_i_reg_1121_reg[1]_i_35_n_0 ,\row_assign_18_1_t_i_reg_1121_reg[1]_i_35_n_1 ,\row_assign_18_1_t_i_reg_1121_reg[1]_i_35_n_2 ,\row_assign_18_1_t_i_reg_1121_reg[1]_i_35_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_264_reg_n_0_[3] ,\t_V_reg_264_reg_n_0_[2] ,\t_V_reg_264_reg_n_0_[1] ,1'b0}),
        .O(p_assign_17_1_i_fu_433_p2__0[3:0]),
        .S({\row_assign_18_1_t_i_reg_1121[1]_i_40_n_0 ,\row_assign_18_1_t_i_reg_1121[1]_i_41_n_0 ,\row_assign_18_1_t_i_reg_1121[1]_i_42_n_0 ,\t_V_reg_264_reg_n_0_[0] }));
  CARRY4 \row_assign_18_1_t_i_reg_1121_reg[1]_i_4 
       (.CI(\row_assign_18_1_t_i_reg_1121_reg[1]_i_8_n_0 ),
        .CO({\row_assign_18_1_t_i_reg_1121_reg[1]_i_4_n_0 ,\row_assign_18_1_t_i_reg_1121_reg[1]_i_4_n_1 ,\row_assign_18_1_t_i_reg_1121_reg[1]_i_4_n_2 ,\row_assign_18_1_t_i_reg_1121_reg[1]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\row_assign_18_1_t_i_reg_1121[1]_i_9_n_0 ,\row_assign_18_1_t_i_reg_1121[1]_i_10_n_0 ,\row_assign_18_1_t_i_reg_1121[1]_i_11_n_0 ,\row_assign_18_1_t_i_reg_1121[1]_i_12_n_0 }),
        .O(\NLW_row_assign_18_1_t_i_reg_1121_reg[1]_i_4_O_UNCONNECTED [3:0]),
        .S({\row_assign_18_1_t_i_reg_1121[1]_i_13_n_0 ,\row_assign_18_1_t_i_reg_1121[1]_i_14_n_0 ,\row_assign_18_1_t_i_reg_1121[1]_i_15_n_0 ,\row_assign_18_1_t_i_reg_1121[1]_i_16_n_0 }));
  CARRY4 \row_assign_18_1_t_i_reg_1121_reg[1]_i_6 
       (.CI(\row_assign_18_1_t_i_reg_1121_reg[1]_i_17_n_0 ),
        .CO({\row_assign_18_1_t_i_reg_1121_reg[1]_i_6_n_0 ,\row_assign_18_1_t_i_reg_1121_reg[1]_i_6_n_1 ,\row_assign_18_1_t_i_reg_1121_reg[1]_i_6_n_2 ,\row_assign_18_1_t_i_reg_1121_reg[1]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_264_reg_n_0_[15] ,\t_V_reg_264_reg_n_0_[14] ,\t_V_reg_264_reg_n_0_[13] ,\t_V_reg_264_reg_n_0_[12] }),
        .O(p_assign_17_1_i_fu_433_p2__0[15:12]),
        .S({\row_assign_18_1_t_i_reg_1121[1]_i_18_n_0 ,\row_assign_18_1_t_i_reg_1121[1]_i_19_n_0 ,\row_assign_18_1_t_i_reg_1121[1]_i_20_n_0 ,\row_assign_18_1_t_i_reg_1121[1]_i_21_n_0 }));
  CARRY4 \row_assign_18_1_t_i_reg_1121_reg[1]_i_8 
       (.CI(1'b0),
        .CO({\row_assign_18_1_t_i_reg_1121_reg[1]_i_8_n_0 ,\row_assign_18_1_t_i_reg_1121_reg[1]_i_8_n_1 ,\row_assign_18_1_t_i_reg_1121_reg[1]_i_8_n_2 ,\row_assign_18_1_t_i_reg_1121_reg[1]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\row_assign_18_1_t_i_reg_1121[1]_i_22_n_0 ,\row_assign_18_1_t_i_reg_1121[1]_i_23_n_0 ,\row_assign_18_1_t_i_reg_1121[1]_i_24_n_0 ,\row_assign_18_1_t_i_reg_1121[1]_i_25_n_0 }),
        .O(\NLW_row_assign_18_1_t_i_reg_1121_reg[1]_i_8_O_UNCONNECTED [3:0]),
        .S({\row_assign_18_1_t_i_reg_1121[1]_i_26_n_0 ,\row_assign_18_1_t_i_reg_1121[1]_i_27_n_0 ,\row_assign_18_1_t_i_reg_1121[1]_i_28_n_0 ,\row_assign_18_1_t_i_reg_1121[1]_i_29_n_0 }));
  LUT4 #(
    .INIT(16'hA898)) 
    \row_assign_18_2_t_i_reg_1126[0]_i_1 
       (.I0(p_neg393_i_i_i_reg_1064[0]),
        .I1(p_assign_17_2_i_fu_472_p2__0),
        .I2(tmp_639_2_i_fu_492_p2),
        .I3(\t_V_reg_264_reg_n_0_[0] ),
        .O(\row_assign_18_2_t_i_reg_1126[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD20000002D00)) 
    \row_assign_18_2_t_i_reg_1126[1]_i_1 
       (.I0(p_neg393_i_i_i_reg_1064[0]),
        .I1(\t_V_reg_264_reg_n_0_[0] ),
        .I2(\t_V_reg_264_reg_n_0_[1] ),
        .I3(tmp_639_2_i_fu_492_p2),
        .I4(p_assign_17_2_i_fu_472_p2__0),
        .I5(p_neg393_i_i_i_reg_1064[1]),
        .O(row_assign_18_2_t_i_fu_575_p21_out));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_18_2_t_i_reg_1126[1]_i_10 
       (.I0(\t_V_reg_264_reg_n_0_[13] ),
        .O(\row_assign_18_2_t_i_reg_1126[1]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \row_assign_18_2_t_i_reg_1126[1]_i_12 
       (.I0(extLd_cast31_i_reg_1034[15]),
        .I1(p_assign_17_2_i_fu_472_p2[15]),
        .I2(extLd_cast31_i_reg_1034[14]),
        .I3(p_assign_17_2_i_fu_472_p2[14]),
        .O(\row_assign_18_2_t_i_reg_1126[1]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \row_assign_18_2_t_i_reg_1126[1]_i_13 
       (.I0(extLd_cast31_i_reg_1034[13]),
        .I1(p_assign_17_2_i_fu_472_p2[13]),
        .I2(extLd_cast31_i_reg_1034[12]),
        .I3(p_assign_17_2_i_fu_472_p2[12]),
        .O(\row_assign_18_2_t_i_reg_1126[1]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \row_assign_18_2_t_i_reg_1126[1]_i_14 
       (.I0(extLd_cast31_i_reg_1034[11]),
        .I1(p_assign_17_2_i_fu_472_p2[11]),
        .I2(extLd_cast31_i_reg_1034[10]),
        .I3(p_assign_17_2_i_fu_472_p2[10]),
        .O(\row_assign_18_2_t_i_reg_1126[1]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \row_assign_18_2_t_i_reg_1126[1]_i_15 
       (.I0(extLd_cast31_i_reg_1034[9]),
        .I1(p_assign_17_2_i_fu_472_p2[9]),
        .I2(extLd_cast31_i_reg_1034[8]),
        .I3(p_assign_17_2_i_fu_472_p2[8]),
        .O(\row_assign_18_2_t_i_reg_1126[1]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \row_assign_18_2_t_i_reg_1126[1]_i_16 
       (.I0(p_assign_17_2_i_fu_472_p2[15]),
        .I1(extLd_cast31_i_reg_1034[15]),
        .I2(p_assign_17_2_i_fu_472_p2[14]),
        .I3(extLd_cast31_i_reg_1034[14]),
        .O(\row_assign_18_2_t_i_reg_1126[1]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \row_assign_18_2_t_i_reg_1126[1]_i_17 
       (.I0(p_assign_17_2_i_fu_472_p2[13]),
        .I1(extLd_cast31_i_reg_1034[13]),
        .I2(p_assign_17_2_i_fu_472_p2[12]),
        .I3(extLd_cast31_i_reg_1034[12]),
        .O(\row_assign_18_2_t_i_reg_1126[1]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \row_assign_18_2_t_i_reg_1126[1]_i_18 
       (.I0(p_assign_17_2_i_fu_472_p2[11]),
        .I1(extLd_cast31_i_reg_1034[11]),
        .I2(p_assign_17_2_i_fu_472_p2[10]),
        .I3(extLd_cast31_i_reg_1034[10]),
        .O(\row_assign_18_2_t_i_reg_1126[1]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \row_assign_18_2_t_i_reg_1126[1]_i_19 
       (.I0(p_assign_17_2_i_fu_472_p2[9]),
        .I1(extLd_cast31_i_reg_1034[9]),
        .I2(p_assign_17_2_i_fu_472_p2[8]),
        .I3(extLd_cast31_i_reg_1034[8]),
        .O(\row_assign_18_2_t_i_reg_1126[1]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_18_2_t_i_reg_1126[1]_i_21 
       (.I0(\t_V_reg_264_reg_n_0_[12] ),
        .O(\row_assign_18_2_t_i_reg_1126[1]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_18_2_t_i_reg_1126[1]_i_22 
       (.I0(\t_V_reg_264_reg_n_0_[11] ),
        .O(\row_assign_18_2_t_i_reg_1126[1]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_18_2_t_i_reg_1126[1]_i_23 
       (.I0(\t_V_reg_264_reg_n_0_[10] ),
        .O(\row_assign_18_2_t_i_reg_1126[1]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_18_2_t_i_reg_1126[1]_i_24 
       (.I0(\t_V_reg_264_reg_n_0_[9] ),
        .O(\row_assign_18_2_t_i_reg_1126[1]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \row_assign_18_2_t_i_reg_1126[1]_i_25 
       (.I0(extLd_cast31_i_reg_1034[7]),
        .I1(p_assign_17_2_i_fu_472_p2[7]),
        .I2(extLd_cast31_i_reg_1034[6]),
        .I3(p_assign_17_2_i_fu_472_p2[6]),
        .O(\row_assign_18_2_t_i_reg_1126[1]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \row_assign_18_2_t_i_reg_1126[1]_i_26 
       (.I0(extLd_cast31_i_reg_1034[5]),
        .I1(p_assign_17_2_i_fu_472_p2[5]),
        .I2(extLd_cast31_i_reg_1034[4]),
        .I3(p_assign_17_2_i_fu_472_p2[4]),
        .O(\row_assign_18_2_t_i_reg_1126[1]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \row_assign_18_2_t_i_reg_1126[1]_i_27 
       (.I0(extLd_cast31_i_reg_1034[3]),
        .I1(p_assign_17_2_i_fu_472_p2[3]),
        .I2(extLd_cast31_i_reg_1034[2]),
        .I3(p_assign_17_2_i_fu_472_p2[2]),
        .O(\row_assign_18_2_t_i_reg_1126[1]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hB222)) 
    \row_assign_18_2_t_i_reg_1126[1]_i_28 
       (.I0(extLd_cast31_i_reg_1034[1]),
        .I1(p_assign_17_2_i_fu_472_p2[1]),
        .I2(extLd_cast31_i_reg_1034[0]),
        .I3(\t_V_reg_264_reg_n_0_[0] ),
        .O(\row_assign_18_2_t_i_reg_1126[1]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \row_assign_18_2_t_i_reg_1126[1]_i_29 
       (.I0(p_assign_17_2_i_fu_472_p2[7]),
        .I1(extLd_cast31_i_reg_1034[7]),
        .I2(p_assign_17_2_i_fu_472_p2[6]),
        .I3(extLd_cast31_i_reg_1034[6]),
        .O(\row_assign_18_2_t_i_reg_1126[1]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \row_assign_18_2_t_i_reg_1126[1]_i_30 
       (.I0(p_assign_17_2_i_fu_472_p2[5]),
        .I1(extLd_cast31_i_reg_1034[5]),
        .I2(p_assign_17_2_i_fu_472_p2[4]),
        .I3(extLd_cast31_i_reg_1034[4]),
        .O(\row_assign_18_2_t_i_reg_1126[1]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \row_assign_18_2_t_i_reg_1126[1]_i_31 
       (.I0(p_assign_17_2_i_fu_472_p2[3]),
        .I1(extLd_cast31_i_reg_1034[3]),
        .I2(p_assign_17_2_i_fu_472_p2[2]),
        .I3(extLd_cast31_i_reg_1034[2]),
        .O(\row_assign_18_2_t_i_reg_1126[1]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \row_assign_18_2_t_i_reg_1126[1]_i_32 
       (.I0(\t_V_reg_264_reg_n_0_[0] ),
        .I1(extLd_cast31_i_reg_1034[0]),
        .I2(p_assign_17_2_i_fu_472_p2[1]),
        .I3(extLd_cast31_i_reg_1034[1]),
        .O(\row_assign_18_2_t_i_reg_1126[1]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_18_2_t_i_reg_1126[1]_i_34 
       (.I0(\t_V_reg_264_reg_n_0_[8] ),
        .O(\row_assign_18_2_t_i_reg_1126[1]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_18_2_t_i_reg_1126[1]_i_35 
       (.I0(\t_V_reg_264_reg_n_0_[7] ),
        .O(\row_assign_18_2_t_i_reg_1126[1]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_18_2_t_i_reg_1126[1]_i_36 
       (.I0(\t_V_reg_264_reg_n_0_[6] ),
        .O(\row_assign_18_2_t_i_reg_1126[1]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_18_2_t_i_reg_1126[1]_i_37 
       (.I0(\t_V_reg_264_reg_n_0_[5] ),
        .O(\row_assign_18_2_t_i_reg_1126[1]_i_37_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_18_2_t_i_reg_1126[1]_i_38 
       (.I0(\t_V_reg_264_reg_n_0_[4] ),
        .O(\row_assign_18_2_t_i_reg_1126[1]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_18_2_t_i_reg_1126[1]_i_39 
       (.I0(\t_V_reg_264_reg_n_0_[3] ),
        .O(\row_assign_18_2_t_i_reg_1126[1]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_18_2_t_i_reg_1126[1]_i_40 
       (.I0(\t_V_reg_264_reg_n_0_[2] ),
        .O(\row_assign_18_2_t_i_reg_1126[1]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_18_2_t_i_reg_1126[1]_i_5 
       (.I0(p_assign_17_2_i_fu_472_p2__0),
        .O(\row_assign_18_2_t_i_reg_1126[1]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_18_2_t_i_reg_1126[1]_i_7 
       (.I0(\t_V_reg_264_reg_n_0_[16] ),
        .O(\row_assign_18_2_t_i_reg_1126[1]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_18_2_t_i_reg_1126[1]_i_8 
       (.I0(\t_V_reg_264_reg_n_0_[15] ),
        .O(\row_assign_18_2_t_i_reg_1126[1]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_18_2_t_i_reg_1126[1]_i_9 
       (.I0(\t_V_reg_264_reg_n_0_[14] ),
        .O(\row_assign_18_2_t_i_reg_1126[1]_i_9_n_0 ));
  FDRE \row_assign_18_2_t_i_reg_1126_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_1096[0]_i_1_n_0 ),
        .D(\row_assign_18_2_t_i_reg_1126[0]_i_1_n_0 ),
        .Q(row_assign_18_2_t_i_reg_1126[0]),
        .R(1'b0));
  FDRE \row_assign_18_2_t_i_reg_1126_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_reg_1096[0]_i_1_n_0 ),
        .D(row_assign_18_2_t_i_fu_575_p21_out),
        .Q(row_assign_18_2_t_i_reg_1126[1]),
        .R(1'b0));
  CARRY4 \row_assign_18_2_t_i_reg_1126_reg[1]_i_11 
       (.CI(1'b0),
        .CO({\row_assign_18_2_t_i_reg_1126_reg[1]_i_11_n_0 ,\row_assign_18_2_t_i_reg_1126_reg[1]_i_11_n_1 ,\row_assign_18_2_t_i_reg_1126_reg[1]_i_11_n_2 ,\row_assign_18_2_t_i_reg_1126_reg[1]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\row_assign_18_2_t_i_reg_1126[1]_i_25_n_0 ,\row_assign_18_2_t_i_reg_1126[1]_i_26_n_0 ,\row_assign_18_2_t_i_reg_1126[1]_i_27_n_0 ,\row_assign_18_2_t_i_reg_1126[1]_i_28_n_0 }),
        .O(\NLW_row_assign_18_2_t_i_reg_1126_reg[1]_i_11_O_UNCONNECTED [3:0]),
        .S({\row_assign_18_2_t_i_reg_1126[1]_i_29_n_0 ,\row_assign_18_2_t_i_reg_1126[1]_i_30_n_0 ,\row_assign_18_2_t_i_reg_1126[1]_i_31_n_0 ,\row_assign_18_2_t_i_reg_1126[1]_i_32_n_0 }));
  CARRY4 \row_assign_18_2_t_i_reg_1126_reg[1]_i_2 
       (.CI(\row_assign_18_2_t_i_reg_1126_reg[1]_i_4_n_0 ),
        .CO({\NLW_row_assign_18_2_t_i_reg_1126_reg[1]_i_2_CO_UNCONNECTED [3:1],tmp_639_2_i_fu_492_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_assign_17_2_i_fu_472_p2__0}),
        .O(\NLW_row_assign_18_2_t_i_reg_1126_reg[1]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\row_assign_18_2_t_i_reg_1126[1]_i_5_n_0 }));
  CARRY4 \row_assign_18_2_t_i_reg_1126_reg[1]_i_20 
       (.CI(\row_assign_18_2_t_i_reg_1126_reg[1]_i_33_n_0 ),
        .CO({\row_assign_18_2_t_i_reg_1126_reg[1]_i_20_n_0 ,\row_assign_18_2_t_i_reg_1126_reg[1]_i_20_n_1 ,\row_assign_18_2_t_i_reg_1126_reg[1]_i_20_n_2 ,\row_assign_18_2_t_i_reg_1126_reg[1]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_264_reg_n_0_[8] ,\t_V_reg_264_reg_n_0_[7] ,\t_V_reg_264_reg_n_0_[6] ,\t_V_reg_264_reg_n_0_[5] }),
        .O(p_assign_17_2_i_fu_472_p2[8:5]),
        .S({\row_assign_18_2_t_i_reg_1126[1]_i_34_n_0 ,\row_assign_18_2_t_i_reg_1126[1]_i_35_n_0 ,\row_assign_18_2_t_i_reg_1126[1]_i_36_n_0 ,\row_assign_18_2_t_i_reg_1126[1]_i_37_n_0 }));
  CARRY4 \row_assign_18_2_t_i_reg_1126_reg[1]_i_3 
       (.CI(\row_assign_18_2_t_i_reg_1126_reg[1]_i_6_n_0 ),
        .CO({\NLW_row_assign_18_2_t_i_reg_1126_reg[1]_i_3_CO_UNCONNECTED [3],\row_assign_18_2_t_i_reg_1126_reg[1]_i_3_n_1 ,\row_assign_18_2_t_i_reg_1126_reg[1]_i_3_n_2 ,\row_assign_18_2_t_i_reg_1126_reg[1]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\t_V_reg_264_reg_n_0_[15] ,\t_V_reg_264_reg_n_0_[14] ,\t_V_reg_264_reg_n_0_[13] }),
        .O({p_assign_17_2_i_fu_472_p2__0,p_assign_17_2_i_fu_472_p2[15:13]}),
        .S({\row_assign_18_2_t_i_reg_1126[1]_i_7_n_0 ,\row_assign_18_2_t_i_reg_1126[1]_i_8_n_0 ,\row_assign_18_2_t_i_reg_1126[1]_i_9_n_0 ,\row_assign_18_2_t_i_reg_1126[1]_i_10_n_0 }));
  CARRY4 \row_assign_18_2_t_i_reg_1126_reg[1]_i_33 
       (.CI(1'b0),
        .CO({\row_assign_18_2_t_i_reg_1126_reg[1]_i_33_n_0 ,\row_assign_18_2_t_i_reg_1126_reg[1]_i_33_n_1 ,\row_assign_18_2_t_i_reg_1126_reg[1]_i_33_n_2 ,\row_assign_18_2_t_i_reg_1126_reg[1]_i_33_n_3 }),
        .CYINIT(\t_V_reg_264_reg_n_0_[0] ),
        .DI({\t_V_reg_264_reg_n_0_[4] ,\t_V_reg_264_reg_n_0_[3] ,\t_V_reg_264_reg_n_0_[2] ,1'b0}),
        .O({p_assign_17_2_i_fu_472_p2[4:2],\NLW_row_assign_18_2_t_i_reg_1126_reg[1]_i_33_O_UNCONNECTED [0]}),
        .S({\row_assign_18_2_t_i_reg_1126[1]_i_38_n_0 ,\row_assign_18_2_t_i_reg_1126[1]_i_39_n_0 ,\row_assign_18_2_t_i_reg_1126[1]_i_40_n_0 ,\t_V_reg_264_reg_n_0_[1] }));
  CARRY4 \row_assign_18_2_t_i_reg_1126_reg[1]_i_4 
       (.CI(\row_assign_18_2_t_i_reg_1126_reg[1]_i_11_n_0 ),
        .CO({\row_assign_18_2_t_i_reg_1126_reg[1]_i_4_n_0 ,\row_assign_18_2_t_i_reg_1126_reg[1]_i_4_n_1 ,\row_assign_18_2_t_i_reg_1126_reg[1]_i_4_n_2 ,\row_assign_18_2_t_i_reg_1126_reg[1]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\row_assign_18_2_t_i_reg_1126[1]_i_12_n_0 ,\row_assign_18_2_t_i_reg_1126[1]_i_13_n_0 ,\row_assign_18_2_t_i_reg_1126[1]_i_14_n_0 ,\row_assign_18_2_t_i_reg_1126[1]_i_15_n_0 }),
        .O(\NLW_row_assign_18_2_t_i_reg_1126_reg[1]_i_4_O_UNCONNECTED [3:0]),
        .S({\row_assign_18_2_t_i_reg_1126[1]_i_16_n_0 ,\row_assign_18_2_t_i_reg_1126[1]_i_17_n_0 ,\row_assign_18_2_t_i_reg_1126[1]_i_18_n_0 ,\row_assign_18_2_t_i_reg_1126[1]_i_19_n_0 }));
  CARRY4 \row_assign_18_2_t_i_reg_1126_reg[1]_i_6 
       (.CI(\row_assign_18_2_t_i_reg_1126_reg[1]_i_20_n_0 ),
        .CO({\row_assign_18_2_t_i_reg_1126_reg[1]_i_6_n_0 ,\row_assign_18_2_t_i_reg_1126_reg[1]_i_6_n_1 ,\row_assign_18_2_t_i_reg_1126_reg[1]_i_6_n_2 ,\row_assign_18_2_t_i_reg_1126_reg[1]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_264_reg_n_0_[12] ,\t_V_reg_264_reg_n_0_[11] ,\t_V_reg_264_reg_n_0_[10] ,\t_V_reg_264_reg_n_0_[9] }),
        .O(p_assign_17_2_i_fu_472_p2[12:9]),
        .S({\row_assign_18_2_t_i_reg_1126[1]_i_21_n_0 ,\row_assign_18_2_t_i_reg_1126[1]_i_22_n_0 ,\row_assign_18_2_t_i_reg_1126[1]_i_23_n_0 ,\row_assign_18_2_t_i_reg_1126[1]_i_24_n_0 }));
  FDRE \src_kernel_win_0_va_35_fu_142_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_35_fu_1420),
        .D(src_kernel_win_0_va_fu_138[0]),
        .Q(src_kernel_win_0_va_35_fu_142[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_35_fu_142_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_35_fu_1420),
        .D(src_kernel_win_0_va_fu_138[1]),
        .Q(src_kernel_win_0_va_35_fu_142[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_35_fu_142_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_35_fu_1420),
        .D(src_kernel_win_0_va_fu_138[2]),
        .Q(src_kernel_win_0_va_35_fu_142[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_35_fu_142_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_35_fu_1420),
        .D(src_kernel_win_0_va_fu_138[3]),
        .Q(src_kernel_win_0_va_35_fu_142[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_35_fu_142_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_35_fu_1420),
        .D(src_kernel_win_0_va_fu_138[4]),
        .Q(src_kernel_win_0_va_35_fu_142[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_35_fu_142_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_35_fu_1420),
        .D(src_kernel_win_0_va_fu_138[5]),
        .Q(src_kernel_win_0_va_35_fu_142[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_35_fu_142_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_35_fu_1420),
        .D(src_kernel_win_0_va_fu_138[6]),
        .Q(src_kernel_win_0_va_35_fu_142[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_35_fu_142_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_35_fu_1420),
        .D(src_kernel_win_0_va_fu_138[7]),
        .Q(src_kernel_win_0_va_35_fu_142[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \src_kernel_win_0_va_36_fu_146[7]_i_1 
       (.I0(k_buf_0_val_5_U_n_2),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(exitcond388_i_i_i_reg_1131_pp0_iter2_reg),
        .O(src_kernel_win_0_va_36_fu_1460));
  FDRE \src_kernel_win_0_va_36_fu_146_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_36_fu_1460),
        .D(src_kernel_win_0_va_41_reg_1193[0]),
        .Q(src_kernel_win_0_va_36_fu_146[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_36_fu_146_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_36_fu_1460),
        .D(src_kernel_win_0_va_41_reg_1193[1]),
        .Q(src_kernel_win_0_va_36_fu_146[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_36_fu_146_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_36_fu_1460),
        .D(src_kernel_win_0_va_41_reg_1193[2]),
        .Q(src_kernel_win_0_va_36_fu_146[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_36_fu_146_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_36_fu_1460),
        .D(src_kernel_win_0_va_41_reg_1193[3]),
        .Q(src_kernel_win_0_va_36_fu_146[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_36_fu_146_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_36_fu_1460),
        .D(src_kernel_win_0_va_41_reg_1193[4]),
        .Q(src_kernel_win_0_va_36_fu_146[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_36_fu_146_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_36_fu_1460),
        .D(src_kernel_win_0_va_41_reg_1193[5]),
        .Q(src_kernel_win_0_va_36_fu_146[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_36_fu_146_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_36_fu_1460),
        .D(src_kernel_win_0_va_41_reg_1193[6]),
        .Q(src_kernel_win_0_va_36_fu_146[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_36_fu_146_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_36_fu_1460),
        .D(src_kernel_win_0_va_41_reg_1193[7]),
        .Q(src_kernel_win_0_va_36_fu_146[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_37_fu_150_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_36_fu_1460),
        .D(src_kernel_win_0_va_36_fu_146[0]),
        .Q(src_kernel_win_0_va_37_fu_150[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_37_fu_150_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_36_fu_1460),
        .D(src_kernel_win_0_va_36_fu_146[1]),
        .Q(src_kernel_win_0_va_37_fu_150[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_37_fu_150_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_36_fu_1460),
        .D(src_kernel_win_0_va_36_fu_146[2]),
        .Q(src_kernel_win_0_va_37_fu_150[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_37_fu_150_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_36_fu_1460),
        .D(src_kernel_win_0_va_36_fu_146[3]),
        .Q(src_kernel_win_0_va_37_fu_150[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_37_fu_150_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_36_fu_1460),
        .D(src_kernel_win_0_va_36_fu_146[4]),
        .Q(src_kernel_win_0_va_37_fu_150[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_37_fu_150_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_36_fu_1460),
        .D(src_kernel_win_0_va_36_fu_146[5]),
        .Q(src_kernel_win_0_va_37_fu_150[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_37_fu_150_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_36_fu_1460),
        .D(src_kernel_win_0_va_36_fu_146[6]),
        .Q(src_kernel_win_0_va_37_fu_150[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_37_fu_150_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_36_fu_1460),
        .D(src_kernel_win_0_va_36_fu_146[7]),
        .Q(src_kernel_win_0_va_37_fu_150[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \src_kernel_win_0_va_38_fu_154[7]_i_1 
       (.I0(exitcond388_i_i_i_reg_1131_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(k_buf_0_val_5_U_n_2),
        .O(src_kernel_win_0_va_38_fu_1540));
  FDRE \src_kernel_win_0_va_38_fu_154_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_38_fu_1540),
        .D(src_kernel_win_0_va_42_fu_814_p3[0]),
        .Q(src_kernel_win_0_va_38_fu_154[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_38_fu_154_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_38_fu_1540),
        .D(src_kernel_win_0_va_42_fu_814_p3[1]),
        .Q(src_kernel_win_0_va_38_fu_154[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_38_fu_154_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_38_fu_1540),
        .D(src_kernel_win_0_va_42_fu_814_p3[2]),
        .Q(src_kernel_win_0_va_38_fu_154[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_38_fu_154_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_38_fu_1540),
        .D(src_kernel_win_0_va_42_fu_814_p3[3]),
        .Q(src_kernel_win_0_va_38_fu_154[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_38_fu_154_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_38_fu_1540),
        .D(src_kernel_win_0_va_42_fu_814_p3[4]),
        .Q(src_kernel_win_0_va_38_fu_154[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_38_fu_154_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_38_fu_1540),
        .D(src_kernel_win_0_va_42_fu_814_p3[5]),
        .Q(src_kernel_win_0_va_38_fu_154[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_38_fu_154_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_38_fu_1540),
        .D(src_kernel_win_0_va_42_fu_814_p3[6]),
        .Q(src_kernel_win_0_va_38_fu_154[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_38_fu_154_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_38_fu_1540),
        .D(src_kernel_win_0_va_42_fu_814_p3[7]),
        .Q(src_kernel_win_0_va_38_fu_154[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_39_fu_158_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_38_fu_1540),
        .D(src_kernel_win_0_va_38_fu_154[0]),
        .Q(src_kernel_win_0_va_39_fu_158[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_39_fu_158_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_38_fu_1540),
        .D(src_kernel_win_0_va_38_fu_154[1]),
        .Q(src_kernel_win_0_va_39_fu_158[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_39_fu_158_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_38_fu_1540),
        .D(src_kernel_win_0_va_38_fu_154[2]),
        .Q(src_kernel_win_0_va_39_fu_158[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_39_fu_158_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_38_fu_1540),
        .D(src_kernel_win_0_va_38_fu_154[3]),
        .Q(src_kernel_win_0_va_39_fu_158[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_39_fu_158_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_38_fu_1540),
        .D(src_kernel_win_0_va_38_fu_154[4]),
        .Q(src_kernel_win_0_va_39_fu_158[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_39_fu_158_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_38_fu_1540),
        .D(src_kernel_win_0_va_38_fu_154[5]),
        .Q(src_kernel_win_0_va_39_fu_158[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_39_fu_158_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_38_fu_1540),
        .D(src_kernel_win_0_va_38_fu_154[6]),
        .Q(src_kernel_win_0_va_39_fu_158[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_39_fu_158_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_38_fu_1540),
        .D(src_kernel_win_0_va_38_fu_154[7]),
        .Q(src_kernel_win_0_va_39_fu_158[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_40_reg_1186_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_40_reg_1186[0]),
        .Q(src_kernel_win_0_va_40_reg_1186_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_40_reg_1186_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_40_reg_1186[1]),
        .Q(src_kernel_win_0_va_40_reg_1186_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_40_reg_1186_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_40_reg_1186[2]),
        .Q(src_kernel_win_0_va_40_reg_1186_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_40_reg_1186_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_40_reg_1186[3]),
        .Q(src_kernel_win_0_va_40_reg_1186_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_40_reg_1186_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_40_reg_1186[4]),
        .Q(src_kernel_win_0_va_40_reg_1186_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_40_reg_1186_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_40_reg_1186[5]),
        .Q(src_kernel_win_0_va_40_reg_1186_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_40_reg_1186_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_40_reg_1186[6]),
        .Q(src_kernel_win_0_va_40_reg_1186_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_40_reg_1186_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_40_reg_1186[7]),
        .Q(src_kernel_win_0_va_40_reg_1186_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_40_reg_1186_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_40_reg_1186_pp0_iter3_reg[0]),
        .Q(src_kernel_win_0_va_40_reg_1186_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_40_reg_1186_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_40_reg_1186_pp0_iter3_reg[1]),
        .Q(src_kernel_win_0_va_40_reg_1186_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_40_reg_1186_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_40_reg_1186_pp0_iter3_reg[2]),
        .Q(src_kernel_win_0_va_40_reg_1186_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_40_reg_1186_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_40_reg_1186_pp0_iter3_reg[3]),
        .Q(src_kernel_win_0_va_40_reg_1186_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_40_reg_1186_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_40_reg_1186_pp0_iter3_reg[4]),
        .Q(src_kernel_win_0_va_40_reg_1186_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_40_reg_1186_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_40_reg_1186_pp0_iter3_reg[5]),
        .Q(src_kernel_win_0_va_40_reg_1186_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_40_reg_1186_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_40_reg_1186_pp0_iter3_reg[6]),
        .Q(src_kernel_win_0_va_40_reg_1186_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_40_reg_1186_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_40_reg_1186_pp0_iter3_reg[7]),
        .Q(src_kernel_win_0_va_40_reg_1186_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_40_reg_1186_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_40_fu_778_p3[0]),
        .Q(src_kernel_win_0_va_40_reg_1186[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_40_reg_1186_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_40_fu_778_p3[1]),
        .Q(src_kernel_win_0_va_40_reg_1186[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_40_reg_1186_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_40_fu_778_p3[2]),
        .Q(src_kernel_win_0_va_40_reg_1186[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_40_reg_1186_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_40_fu_778_p3[3]),
        .Q(src_kernel_win_0_va_40_reg_1186[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_40_reg_1186_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_40_fu_778_p3[4]),
        .Q(src_kernel_win_0_va_40_reg_1186[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_40_reg_1186_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_40_fu_778_p3[5]),
        .Q(src_kernel_win_0_va_40_reg_1186[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_40_reg_1186_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_40_fu_778_p3[6]),
        .Q(src_kernel_win_0_va_40_reg_1186[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_40_reg_1186_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_40_fu_778_p3[7]),
        .Q(src_kernel_win_0_va_40_reg_1186[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_41_reg_1193[0]),
        .Q(src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_41_reg_1193[1]),
        .Q(src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_41_reg_1193[2]),
        .Q(src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_41_reg_1193[3]),
        .Q(src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_41_reg_1193[4]),
        .Q(src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_41_reg_1193[5]),
        .Q(src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_41_reg_1193[6]),
        .Q(src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_41_reg_1193[7]),
        .Q(src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_41_reg_1193_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_41_fu_796_p3[0]),
        .Q(src_kernel_win_0_va_41_reg_1193[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_41_reg_1193_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_41_fu_796_p3[1]),
        .Q(src_kernel_win_0_va_41_reg_1193[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_41_reg_1193_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_41_fu_796_p3[2]),
        .Q(src_kernel_win_0_va_41_reg_1193[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_41_reg_1193_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_41_fu_796_p3[3]),
        .Q(src_kernel_win_0_va_41_reg_1193[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_41_reg_1193_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_41_fu_796_p3[4]),
        .Q(src_kernel_win_0_va_41_reg_1193[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_41_reg_1193_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_41_fu_796_p3[5]),
        .Q(src_kernel_win_0_va_41_reg_1193[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_41_reg_1193_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_41_fu_796_p3[6]),
        .Q(src_kernel_win_0_va_41_reg_1193[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_41_reg_1193_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_41_fu_796_p3[7]),
        .Q(src_kernel_win_0_va_41_reg_1193[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_42_reg_1200_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_42_fu_814_p3[0]),
        .Q(src_kernel_win_0_va_42_reg_1200[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_42_reg_1200_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_42_fu_814_p3[1]),
        .Q(src_kernel_win_0_va_42_reg_1200[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_42_reg_1200_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_42_fu_814_p3[2]),
        .Q(src_kernel_win_0_va_42_reg_1200[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_42_reg_1200_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_42_fu_814_p3[3]),
        .Q(src_kernel_win_0_va_42_reg_1200[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_42_reg_1200_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_42_fu_814_p3[4]),
        .Q(src_kernel_win_0_va_42_reg_1200[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_42_reg_1200_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_42_fu_814_p3[5]),
        .Q(src_kernel_win_0_va_42_reg_1200[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_42_reg_1200_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_42_fu_814_p3[6]),
        .Q(src_kernel_win_0_va_42_reg_1200[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_42_reg_1200_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_42_fu_814_p3[7]),
        .Q(src_kernel_win_0_va_42_reg_1200[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \src_kernel_win_0_va_fu_138[7]_i_1 
       (.I0(k_buf_0_val_5_U_n_2),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(exitcond388_i_i_i_reg_1131_pp0_iter3_reg),
        .O(src_kernel_win_0_va_35_fu_1420));
  FDRE \src_kernel_win_0_va_fu_138_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_35_fu_1420),
        .D(src_kernel_win_0_va_40_reg_1186_pp0_iter3_reg[0]),
        .Q(src_kernel_win_0_va_fu_138[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_138_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_35_fu_1420),
        .D(src_kernel_win_0_va_40_reg_1186_pp0_iter3_reg[1]),
        .Q(src_kernel_win_0_va_fu_138[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_138_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_35_fu_1420),
        .D(src_kernel_win_0_va_40_reg_1186_pp0_iter3_reg[2]),
        .Q(src_kernel_win_0_va_fu_138[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_138_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_35_fu_1420),
        .D(src_kernel_win_0_va_40_reg_1186_pp0_iter3_reg[3]),
        .Q(src_kernel_win_0_va_fu_138[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_138_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_35_fu_1420),
        .D(src_kernel_win_0_va_40_reg_1186_pp0_iter3_reg[4]),
        .Q(src_kernel_win_0_va_fu_138[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_138_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_35_fu_1420),
        .D(src_kernel_win_0_va_40_reg_1186_pp0_iter3_reg[5]),
        .Q(src_kernel_win_0_va_fu_138[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_138_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_35_fu_1420),
        .D(src_kernel_win_0_va_40_reg_1186_pp0_iter3_reg[6]),
        .Q(src_kernel_win_0_va_fu_138[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_138_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_35_fu_1420),
        .D(src_kernel_win_0_va_40_reg_1186_pp0_iter3_reg[7]),
        .Q(src_kernel_win_0_va_fu_138[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFDF0000)) 
    \t_V_7_reg_275[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(k_buf_0_val_5_U_n_2),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(Q[1]),
        .I5(CO),
        .O(\t_V_7_reg_275[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \t_V_7_reg_275[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(k_buf_0_val_5_U_n_2),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .O(t_V_7_reg_2750));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_7_reg_275[0]_i_4 
       (.I0(t_V_7_reg_275_reg),
        .O(ImagLoc_x_fu_607_p2[0]));
  FDRE \t_V_7_reg_275_reg[0] 
       (.C(ap_clk),
        .CE(t_V_7_reg_2750),
        .D(\t_V_7_reg_275_reg[0]_i_3_n_7 ),
        .Q(t_V_7_reg_275_reg),
        .R(\t_V_7_reg_275[0]_i_1_n_0 ));
  CARRY4 \t_V_7_reg_275_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\t_V_7_reg_275_reg[0]_i_3_n_0 ,\t_V_7_reg_275_reg[0]_i_3_n_1 ,\t_V_7_reg_275_reg[0]_i_3_n_2 ,\t_V_7_reg_275_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_V_7_reg_275_reg[0]_i_3_n_4 ,\t_V_7_reg_275_reg[0]_i_3_n_5 ,\t_V_7_reg_275_reg[0]_i_3_n_6 ,\t_V_7_reg_275_reg[0]_i_3_n_7 }),
        .S({t_V_7_reg_275_reg__0[3:1],ImagLoc_x_fu_607_p2[0]}));
  FDRE \t_V_7_reg_275_reg[10] 
       (.C(ap_clk),
        .CE(t_V_7_reg_2750),
        .D(\t_V_7_reg_275_reg[8]_i_1_n_5 ),
        .Q(t_V_7_reg_275_reg__0[10]),
        .R(\t_V_7_reg_275[0]_i_1_n_0 ));
  FDRE \t_V_7_reg_275_reg[11] 
       (.C(ap_clk),
        .CE(t_V_7_reg_2750),
        .D(\t_V_7_reg_275_reg[8]_i_1_n_4 ),
        .Q(t_V_7_reg_275_reg__0[11]),
        .R(\t_V_7_reg_275[0]_i_1_n_0 ));
  FDRE \t_V_7_reg_275_reg[12] 
       (.C(ap_clk),
        .CE(t_V_7_reg_2750),
        .D(\t_V_7_reg_275_reg[12]_i_1_n_7 ),
        .Q(t_V_7_reg_275_reg__0[12]),
        .R(\t_V_7_reg_275[0]_i_1_n_0 ));
  CARRY4 \t_V_7_reg_275_reg[12]_i_1 
       (.CI(\t_V_7_reg_275_reg[8]_i_1_n_0 ),
        .CO({\t_V_7_reg_275_reg[12]_i_1_n_0 ,\t_V_7_reg_275_reg[12]_i_1_n_1 ,\t_V_7_reg_275_reg[12]_i_1_n_2 ,\t_V_7_reg_275_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_7_reg_275_reg[12]_i_1_n_4 ,\t_V_7_reg_275_reg[12]_i_1_n_5 ,\t_V_7_reg_275_reg[12]_i_1_n_6 ,\t_V_7_reg_275_reg[12]_i_1_n_7 }),
        .S(t_V_7_reg_275_reg__0[15:12]));
  FDRE \t_V_7_reg_275_reg[13] 
       (.C(ap_clk),
        .CE(t_V_7_reg_2750),
        .D(\t_V_7_reg_275_reg[12]_i_1_n_6 ),
        .Q(t_V_7_reg_275_reg__0[13]),
        .R(\t_V_7_reg_275[0]_i_1_n_0 ));
  FDRE \t_V_7_reg_275_reg[14] 
       (.C(ap_clk),
        .CE(t_V_7_reg_2750),
        .D(\t_V_7_reg_275_reg[12]_i_1_n_5 ),
        .Q(t_V_7_reg_275_reg__0[14]),
        .R(\t_V_7_reg_275[0]_i_1_n_0 ));
  FDRE \t_V_7_reg_275_reg[15] 
       (.C(ap_clk),
        .CE(t_V_7_reg_2750),
        .D(\t_V_7_reg_275_reg[12]_i_1_n_4 ),
        .Q(t_V_7_reg_275_reg__0[15]),
        .R(\t_V_7_reg_275[0]_i_1_n_0 ));
  FDRE \t_V_7_reg_275_reg[16] 
       (.C(ap_clk),
        .CE(t_V_7_reg_2750),
        .D(\t_V_7_reg_275_reg[16]_i_1_n_7 ),
        .Q(t_V_7_reg_275_reg__0[16]),
        .R(\t_V_7_reg_275[0]_i_1_n_0 ));
  CARRY4 \t_V_7_reg_275_reg[16]_i_1 
       (.CI(\t_V_7_reg_275_reg[12]_i_1_n_0 ),
        .CO(\NLW_t_V_7_reg_275_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_t_V_7_reg_275_reg[16]_i_1_O_UNCONNECTED [3:1],\t_V_7_reg_275_reg[16]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,t_V_7_reg_275_reg__0[16]}));
  FDRE \t_V_7_reg_275_reg[1] 
       (.C(ap_clk),
        .CE(t_V_7_reg_2750),
        .D(\t_V_7_reg_275_reg[0]_i_3_n_6 ),
        .Q(t_V_7_reg_275_reg__0[1]),
        .R(\t_V_7_reg_275[0]_i_1_n_0 ));
  FDRE \t_V_7_reg_275_reg[2] 
       (.C(ap_clk),
        .CE(t_V_7_reg_2750),
        .D(\t_V_7_reg_275_reg[0]_i_3_n_5 ),
        .Q(t_V_7_reg_275_reg__0[2]),
        .R(\t_V_7_reg_275[0]_i_1_n_0 ));
  FDRE \t_V_7_reg_275_reg[3] 
       (.C(ap_clk),
        .CE(t_V_7_reg_2750),
        .D(\t_V_7_reg_275_reg[0]_i_3_n_4 ),
        .Q(t_V_7_reg_275_reg__0[3]),
        .R(\t_V_7_reg_275[0]_i_1_n_0 ));
  FDRE \t_V_7_reg_275_reg[4] 
       (.C(ap_clk),
        .CE(t_V_7_reg_2750),
        .D(\t_V_7_reg_275_reg[4]_i_1_n_7 ),
        .Q(t_V_7_reg_275_reg__0[4]),
        .R(\t_V_7_reg_275[0]_i_1_n_0 ));
  CARRY4 \t_V_7_reg_275_reg[4]_i_1 
       (.CI(\t_V_7_reg_275_reg[0]_i_3_n_0 ),
        .CO({\t_V_7_reg_275_reg[4]_i_1_n_0 ,\t_V_7_reg_275_reg[4]_i_1_n_1 ,\t_V_7_reg_275_reg[4]_i_1_n_2 ,\t_V_7_reg_275_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_7_reg_275_reg[4]_i_1_n_4 ,\t_V_7_reg_275_reg[4]_i_1_n_5 ,\t_V_7_reg_275_reg[4]_i_1_n_6 ,\t_V_7_reg_275_reg[4]_i_1_n_7 }),
        .S(t_V_7_reg_275_reg__0[7:4]));
  FDRE \t_V_7_reg_275_reg[5] 
       (.C(ap_clk),
        .CE(t_V_7_reg_2750),
        .D(\t_V_7_reg_275_reg[4]_i_1_n_6 ),
        .Q(t_V_7_reg_275_reg__0[5]),
        .R(\t_V_7_reg_275[0]_i_1_n_0 ));
  FDRE \t_V_7_reg_275_reg[6] 
       (.C(ap_clk),
        .CE(t_V_7_reg_2750),
        .D(\t_V_7_reg_275_reg[4]_i_1_n_5 ),
        .Q(t_V_7_reg_275_reg__0[6]),
        .R(\t_V_7_reg_275[0]_i_1_n_0 ));
  FDRE \t_V_7_reg_275_reg[7] 
       (.C(ap_clk),
        .CE(t_V_7_reg_2750),
        .D(\t_V_7_reg_275_reg[4]_i_1_n_4 ),
        .Q(t_V_7_reg_275_reg__0[7]),
        .R(\t_V_7_reg_275[0]_i_1_n_0 ));
  FDRE \t_V_7_reg_275_reg[8] 
       (.C(ap_clk),
        .CE(t_V_7_reg_2750),
        .D(\t_V_7_reg_275_reg[8]_i_1_n_7 ),
        .Q(t_V_7_reg_275_reg__0[8]),
        .R(\t_V_7_reg_275[0]_i_1_n_0 ));
  CARRY4 \t_V_7_reg_275_reg[8]_i_1 
       (.CI(\t_V_7_reg_275_reg[4]_i_1_n_0 ),
        .CO({\t_V_7_reg_275_reg[8]_i_1_n_0 ,\t_V_7_reg_275_reg[8]_i_1_n_1 ,\t_V_7_reg_275_reg[8]_i_1_n_2 ,\t_V_7_reg_275_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_7_reg_275_reg[8]_i_1_n_4 ,\t_V_7_reg_275_reg[8]_i_1_n_5 ,\t_V_7_reg_275_reg[8]_i_1_n_6 ,\t_V_7_reg_275_reg[8]_i_1_n_7 }),
        .S(t_V_7_reg_275_reg__0[11:8]));
  FDRE \t_V_7_reg_275_reg[9] 
       (.C(ap_clk),
        .CE(t_V_7_reg_2750),
        .D(\t_V_7_reg_275_reg[8]_i_1_n_6 ),
        .Q(t_V_7_reg_275_reg__0[9]),
        .R(\t_V_7_reg_275[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \t_V_reg_264[16]_i_1 
       (.I0(Dilate_U0_ap_start),
        .I1(img_hls_rows_V_c67_empty_n),
        .I2(img_hls_cols_V_c68_empty_n),
        .I3(Q[0]),
        .I4(ap_CS_fsm_state9),
        .O(t_V_reg_264));
  FDRE \t_V_reg_264_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1082[0]),
        .Q(\t_V_reg_264_reg_n_0_[0] ),
        .R(t_V_reg_264));
  FDRE \t_V_reg_264_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1082[10]),
        .Q(\t_V_reg_264_reg_n_0_[10] ),
        .R(t_V_reg_264));
  FDRE \t_V_reg_264_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1082[11]),
        .Q(\t_V_reg_264_reg_n_0_[11] ),
        .R(t_V_reg_264));
  FDRE \t_V_reg_264_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1082[12]),
        .Q(\t_V_reg_264_reg_n_0_[12] ),
        .R(t_V_reg_264));
  FDRE \t_V_reg_264_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1082[13]),
        .Q(\t_V_reg_264_reg_n_0_[13] ),
        .R(t_V_reg_264));
  FDRE \t_V_reg_264_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1082[14]),
        .Q(\t_V_reg_264_reg_n_0_[14] ),
        .R(t_V_reg_264));
  FDRE \t_V_reg_264_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1082[15]),
        .Q(\t_V_reg_264_reg_n_0_[15] ),
        .R(t_V_reg_264));
  FDRE \t_V_reg_264_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1082[16]),
        .Q(\t_V_reg_264_reg_n_0_[16] ),
        .R(t_V_reg_264));
  FDRE \t_V_reg_264_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1082[1]),
        .Q(\t_V_reg_264_reg_n_0_[1] ),
        .R(t_V_reg_264));
  FDRE \t_V_reg_264_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1082[2]),
        .Q(\t_V_reg_264_reg_n_0_[2] ),
        .R(t_V_reg_264));
  FDRE \t_V_reg_264_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1082[3]),
        .Q(\t_V_reg_264_reg_n_0_[3] ),
        .R(t_V_reg_264));
  FDRE \t_V_reg_264_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1082[4]),
        .Q(\t_V_reg_264_reg_n_0_[4] ),
        .R(t_V_reg_264));
  FDRE \t_V_reg_264_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1082[5]),
        .Q(\t_V_reg_264_reg_n_0_[5] ),
        .R(t_V_reg_264));
  FDRE \t_V_reg_264_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1082[6]),
        .Q(\t_V_reg_264_reg_n_0_[6] ),
        .R(t_V_reg_264));
  FDRE \t_V_reg_264_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1082[7]),
        .Q(\t_V_reg_264_reg_n_0_[7] ),
        .R(t_V_reg_264));
  FDRE \t_V_reg_264_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1082[8]),
        .Q(\t_V_reg_264_reg_n_0_[8] ),
        .R(t_V_reg_264));
  FDRE \t_V_reg_264_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1082[9]),
        .Q(\t_V_reg_264_reg_n_0_[9] ),
        .R(t_V_reg_264));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \temp_0_i_i_i_059_i_2_reg_1218[0]_i_1 
       (.I0(\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_3_n_0 ),
        .I1(src_kernel_win_0_va_35_fu_142[0]),
        .I2(\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_4_n_0 ),
        .I3(src_kernel_win_0_va_fu_138[0]),
        .I4(\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_5_n_0 ),
        .I5(temp_0_i_i_i_059_i_3_fu_920_p3[0]),
        .O(temp_0_i_i_i_059_i_2_fu_946_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_2_reg_1218[0]_i_2 
       (.I0(src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg[0]),
        .I1(temp_0_i_i_i_059_i_9_reg_1212[0]),
        .I2(\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_31_n_0 ),
        .O(temp_0_i_i_i_059_i_3_fu_920_p3[0]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \temp_0_i_i_i_059_i_2_reg_1218[1]_i_1 
       (.I0(\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_3_n_0 ),
        .I1(src_kernel_win_0_va_35_fu_142[1]),
        .I2(\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_4_n_0 ),
        .I3(src_kernel_win_0_va_fu_138[1]),
        .I4(\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_5_n_0 ),
        .I5(temp_0_i_i_i_059_i_3_fu_920_p3[1]),
        .O(temp_0_i_i_i_059_i_2_fu_946_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_2_reg_1218[1]_i_2 
       (.I0(src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg[1]),
        .I1(temp_0_i_i_i_059_i_9_reg_1212[1]),
        .I2(\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_31_n_0 ),
        .O(temp_0_i_i_i_059_i_3_fu_920_p3[1]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \temp_0_i_i_i_059_i_2_reg_1218[2]_i_1 
       (.I0(\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_3_n_0 ),
        .I1(src_kernel_win_0_va_35_fu_142[2]),
        .I2(\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_4_n_0 ),
        .I3(src_kernel_win_0_va_fu_138[2]),
        .I4(\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_5_n_0 ),
        .I5(temp_0_i_i_i_059_i_3_fu_920_p3[2]),
        .O(temp_0_i_i_i_059_i_2_fu_946_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_2_reg_1218[2]_i_2 
       (.I0(src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg[2]),
        .I1(temp_0_i_i_i_059_i_9_reg_1212[2]),
        .I2(\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_31_n_0 ),
        .O(temp_0_i_i_i_059_i_3_fu_920_p3[2]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \temp_0_i_i_i_059_i_2_reg_1218[3]_i_1 
       (.I0(\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_3_n_0 ),
        .I1(src_kernel_win_0_va_35_fu_142[3]),
        .I2(\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_4_n_0 ),
        .I3(src_kernel_win_0_va_fu_138[3]),
        .I4(\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_5_n_0 ),
        .I5(temp_0_i_i_i_059_i_3_fu_920_p3[3]),
        .O(temp_0_i_i_i_059_i_2_fu_946_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_2_reg_1218[3]_i_2 
       (.I0(src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg[3]),
        .I1(temp_0_i_i_i_059_i_9_reg_1212[3]),
        .I2(\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_31_n_0 ),
        .O(temp_0_i_i_i_059_i_3_fu_920_p3[3]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \temp_0_i_i_i_059_i_2_reg_1218[4]_i_1 
       (.I0(\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_3_n_0 ),
        .I1(src_kernel_win_0_va_35_fu_142[4]),
        .I2(\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_4_n_0 ),
        .I3(src_kernel_win_0_va_fu_138[4]),
        .I4(\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_5_n_0 ),
        .I5(temp_0_i_i_i_059_i_3_fu_920_p3[4]),
        .O(temp_0_i_i_i_059_i_2_fu_946_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_2_reg_1218[4]_i_2 
       (.I0(src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg[4]),
        .I1(temp_0_i_i_i_059_i_9_reg_1212[4]),
        .I2(\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_31_n_0 ),
        .O(temp_0_i_i_i_059_i_3_fu_920_p3[4]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \temp_0_i_i_i_059_i_2_reg_1218[5]_i_1 
       (.I0(\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_3_n_0 ),
        .I1(src_kernel_win_0_va_35_fu_142[5]),
        .I2(\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_4_n_0 ),
        .I3(src_kernel_win_0_va_fu_138[5]),
        .I4(\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_5_n_0 ),
        .I5(temp_0_i_i_i_059_i_3_fu_920_p3[5]),
        .O(temp_0_i_i_i_059_i_2_fu_946_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_2_reg_1218[5]_i_2 
       (.I0(src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg[5]),
        .I1(temp_0_i_i_i_059_i_9_reg_1212[5]),
        .I2(\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_31_n_0 ),
        .O(temp_0_i_i_i_059_i_3_fu_920_p3[5]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \temp_0_i_i_i_059_i_2_reg_1218[6]_i_1 
       (.I0(\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_3_n_0 ),
        .I1(src_kernel_win_0_va_35_fu_142[6]),
        .I2(\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_4_n_0 ),
        .I3(src_kernel_win_0_va_fu_138[6]),
        .I4(\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_5_n_0 ),
        .I5(temp_0_i_i_i_059_i_3_fu_920_p3[6]),
        .O(temp_0_i_i_i_059_i_2_fu_946_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_2_reg_1218[6]_i_2 
       (.I0(src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg[6]),
        .I1(temp_0_i_i_i_059_i_9_reg_1212[6]),
        .I2(\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_31_n_0 ),
        .O(temp_0_i_i_i_059_i_3_fu_920_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \temp_0_i_i_i_059_i_2_reg_1218[7]_i_1 
       (.I0(or_cond_i_i_i_reg_1157_pp0_iter3_reg),
        .I1(k_buf_0_val_5_U_n_2),
        .O(temp_0_i_i_i_059_i_2_reg_12180));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_2_reg_1218[7]_i_10 
       (.I0(src_kernel_win_0_va_fu_138[0]),
        .I1(src_kernel_win_0_va_35_fu_142[0]),
        .I2(src_kernel_win_0_va_35_fu_142[1]),
        .I3(src_kernel_win_0_va_fu_138[1]),
        .O(\temp_0_i_i_i_059_i_2_reg_1218[7]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_2_reg_1218[7]_i_11 
       (.I0(src_kernel_win_0_va_fu_138[6]),
        .I1(src_kernel_win_0_va_35_fu_142[6]),
        .I2(src_kernel_win_0_va_fu_138[7]),
        .I3(src_kernel_win_0_va_35_fu_142[7]),
        .O(\temp_0_i_i_i_059_i_2_reg_1218[7]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_2_reg_1218[7]_i_12 
       (.I0(src_kernel_win_0_va_fu_138[4]),
        .I1(src_kernel_win_0_va_35_fu_142[4]),
        .I2(src_kernel_win_0_va_fu_138[5]),
        .I3(src_kernel_win_0_va_35_fu_142[5]),
        .O(\temp_0_i_i_i_059_i_2_reg_1218[7]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_2_reg_1218[7]_i_13 
       (.I0(src_kernel_win_0_va_fu_138[2]),
        .I1(src_kernel_win_0_va_35_fu_142[2]),
        .I2(src_kernel_win_0_va_fu_138[3]),
        .I3(src_kernel_win_0_va_35_fu_142[3]),
        .O(\temp_0_i_i_i_059_i_2_reg_1218[7]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_2_reg_1218[7]_i_14 
       (.I0(src_kernel_win_0_va_fu_138[0]),
        .I1(src_kernel_win_0_va_35_fu_142[0]),
        .I2(src_kernel_win_0_va_fu_138[1]),
        .I3(src_kernel_win_0_va_35_fu_142[1]),
        .O(\temp_0_i_i_i_059_i_2_reg_1218[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \temp_0_i_i_i_059_i_2_reg_1218[7]_i_15 
       (.I0(src_kernel_win_0_va_35_fu_142[6]),
        .I1(\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_31_n_0 ),
        .I2(temp_0_i_i_i_059_i_9_reg_1212[6]),
        .I3(src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg[6]),
        .I4(temp_0_i_i_i_059_i_3_fu_920_p3[7]),
        .I5(src_kernel_win_0_va_35_fu_142[7]),
        .O(\temp_0_i_i_i_059_i_2_reg_1218[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \temp_0_i_i_i_059_i_2_reg_1218[7]_i_16 
       (.I0(src_kernel_win_0_va_35_fu_142[4]),
        .I1(\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_31_n_0 ),
        .I2(temp_0_i_i_i_059_i_9_reg_1212[4]),
        .I3(src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg[4]),
        .I4(temp_0_i_i_i_059_i_3_fu_920_p3[5]),
        .I5(src_kernel_win_0_va_35_fu_142[5]),
        .O(\temp_0_i_i_i_059_i_2_reg_1218[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \temp_0_i_i_i_059_i_2_reg_1218[7]_i_17 
       (.I0(src_kernel_win_0_va_35_fu_142[2]),
        .I1(\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_31_n_0 ),
        .I2(temp_0_i_i_i_059_i_9_reg_1212[2]),
        .I3(src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg[2]),
        .I4(temp_0_i_i_i_059_i_3_fu_920_p3[3]),
        .I5(src_kernel_win_0_va_35_fu_142[3]),
        .O(\temp_0_i_i_i_059_i_2_reg_1218[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \temp_0_i_i_i_059_i_2_reg_1218[7]_i_18 
       (.I0(src_kernel_win_0_va_35_fu_142[0]),
        .I1(\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_31_n_0 ),
        .I2(temp_0_i_i_i_059_i_9_reg_1212[0]),
        .I3(src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg[0]),
        .I4(temp_0_i_i_i_059_i_3_fu_920_p3[1]),
        .I5(src_kernel_win_0_va_35_fu_142[1]),
        .O(\temp_0_i_i_i_059_i_2_reg_1218[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    \temp_0_i_i_i_059_i_2_reg_1218[7]_i_19 
       (.I0(src_kernel_win_0_va_35_fu_142[6]),
        .I1(src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg[6]),
        .I2(temp_0_i_i_i_059_i_9_reg_1212[6]),
        .I3(\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_31_n_0 ),
        .I4(src_kernel_win_0_va_35_fu_142[7]),
        .I5(temp_0_i_i_i_059_i_3_fu_920_p3[7]),
        .O(\temp_0_i_i_i_059_i_2_reg_1218[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \temp_0_i_i_i_059_i_2_reg_1218[7]_i_2 
       (.I0(\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_3_n_0 ),
        .I1(src_kernel_win_0_va_35_fu_142[7]),
        .I2(\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_4_n_0 ),
        .I3(src_kernel_win_0_va_fu_138[7]),
        .I4(\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_5_n_0 ),
        .I5(temp_0_i_i_i_059_i_3_fu_920_p3[7]),
        .O(temp_0_i_i_i_059_i_2_fu_946_p3[7]));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    \temp_0_i_i_i_059_i_2_reg_1218[7]_i_20 
       (.I0(src_kernel_win_0_va_35_fu_142[4]),
        .I1(src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg[4]),
        .I2(temp_0_i_i_i_059_i_9_reg_1212[4]),
        .I3(\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_31_n_0 ),
        .I4(src_kernel_win_0_va_35_fu_142[5]),
        .I5(temp_0_i_i_i_059_i_3_fu_920_p3[5]),
        .O(\temp_0_i_i_i_059_i_2_reg_1218[7]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    \temp_0_i_i_i_059_i_2_reg_1218[7]_i_21 
       (.I0(src_kernel_win_0_va_35_fu_142[2]),
        .I1(src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg[2]),
        .I2(temp_0_i_i_i_059_i_9_reg_1212[2]),
        .I3(\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_31_n_0 ),
        .I4(src_kernel_win_0_va_35_fu_142[3]),
        .I5(temp_0_i_i_i_059_i_3_fu_920_p3[3]),
        .O(\temp_0_i_i_i_059_i_2_reg_1218[7]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    \temp_0_i_i_i_059_i_2_reg_1218[7]_i_22 
       (.I0(src_kernel_win_0_va_35_fu_142[0]),
        .I1(src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg[0]),
        .I2(temp_0_i_i_i_059_i_9_reg_1212[0]),
        .I3(\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_31_n_0 ),
        .I4(src_kernel_win_0_va_35_fu_142[1]),
        .I5(temp_0_i_i_i_059_i_3_fu_920_p3[1]),
        .O(\temp_0_i_i_i_059_i_2_reg_1218[7]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \temp_0_i_i_i_059_i_2_reg_1218[7]_i_23 
       (.I0(src_kernel_win_0_va_fu_138[6]),
        .I1(\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_31_n_0 ),
        .I2(temp_0_i_i_i_059_i_9_reg_1212[6]),
        .I3(src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg[6]),
        .I4(temp_0_i_i_i_059_i_3_fu_920_p3[7]),
        .I5(src_kernel_win_0_va_fu_138[7]),
        .O(\temp_0_i_i_i_059_i_2_reg_1218[7]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \temp_0_i_i_i_059_i_2_reg_1218[7]_i_24 
       (.I0(src_kernel_win_0_va_fu_138[4]),
        .I1(\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_31_n_0 ),
        .I2(temp_0_i_i_i_059_i_9_reg_1212[4]),
        .I3(src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg[4]),
        .I4(temp_0_i_i_i_059_i_3_fu_920_p3[5]),
        .I5(src_kernel_win_0_va_fu_138[5]),
        .O(\temp_0_i_i_i_059_i_2_reg_1218[7]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \temp_0_i_i_i_059_i_2_reg_1218[7]_i_25 
       (.I0(src_kernel_win_0_va_fu_138[2]),
        .I1(\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_31_n_0 ),
        .I2(temp_0_i_i_i_059_i_9_reg_1212[2]),
        .I3(src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg[2]),
        .I4(temp_0_i_i_i_059_i_3_fu_920_p3[3]),
        .I5(src_kernel_win_0_va_fu_138[3]),
        .O(\temp_0_i_i_i_059_i_2_reg_1218[7]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \temp_0_i_i_i_059_i_2_reg_1218[7]_i_26 
       (.I0(src_kernel_win_0_va_fu_138[0]),
        .I1(\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_31_n_0 ),
        .I2(temp_0_i_i_i_059_i_9_reg_1212[0]),
        .I3(src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg[0]),
        .I4(temp_0_i_i_i_059_i_3_fu_920_p3[1]),
        .I5(src_kernel_win_0_va_fu_138[1]),
        .O(\temp_0_i_i_i_059_i_2_reg_1218[7]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    \temp_0_i_i_i_059_i_2_reg_1218[7]_i_27 
       (.I0(src_kernel_win_0_va_fu_138[6]),
        .I1(src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg[6]),
        .I2(temp_0_i_i_i_059_i_9_reg_1212[6]),
        .I3(\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_31_n_0 ),
        .I4(src_kernel_win_0_va_fu_138[7]),
        .I5(temp_0_i_i_i_059_i_3_fu_920_p3[7]),
        .O(\temp_0_i_i_i_059_i_2_reg_1218[7]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    \temp_0_i_i_i_059_i_2_reg_1218[7]_i_28 
       (.I0(src_kernel_win_0_va_fu_138[4]),
        .I1(src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg[4]),
        .I2(temp_0_i_i_i_059_i_9_reg_1212[4]),
        .I3(\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_31_n_0 ),
        .I4(src_kernel_win_0_va_fu_138[5]),
        .I5(temp_0_i_i_i_059_i_3_fu_920_p3[5]),
        .O(\temp_0_i_i_i_059_i_2_reg_1218[7]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    \temp_0_i_i_i_059_i_2_reg_1218[7]_i_29 
       (.I0(src_kernel_win_0_va_fu_138[2]),
        .I1(src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg[2]),
        .I2(temp_0_i_i_i_059_i_9_reg_1212[2]),
        .I3(\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_31_n_0 ),
        .I4(src_kernel_win_0_va_fu_138[3]),
        .I5(temp_0_i_i_i_059_i_3_fu_920_p3[3]),
        .O(\temp_0_i_i_i_059_i_2_reg_1218[7]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    \temp_0_i_i_i_059_i_2_reg_1218[7]_i_30 
       (.I0(src_kernel_win_0_va_fu_138[0]),
        .I1(src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg[0]),
        .I2(temp_0_i_i_i_059_i_9_reg_1212[0]),
        .I3(\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_31_n_0 ),
        .I4(src_kernel_win_0_va_fu_138[1]),
        .I5(temp_0_i_i_i_059_i_3_fu_920_p3[1]),
        .O(\temp_0_i_i_i_059_i_2_reg_1218[7]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_2_reg_1218[7]_i_32 
       (.I0(src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg[6]),
        .I1(temp_0_i_i_i_059_i_9_reg_1212[6]),
        .I2(temp_0_i_i_i_059_i_9_reg_1212[7]),
        .I3(src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg[7]),
        .O(\temp_0_i_i_i_059_i_2_reg_1218[7]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_2_reg_1218[7]_i_33 
       (.I0(src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg[4]),
        .I1(temp_0_i_i_i_059_i_9_reg_1212[4]),
        .I2(temp_0_i_i_i_059_i_9_reg_1212[5]),
        .I3(src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg[5]),
        .O(\temp_0_i_i_i_059_i_2_reg_1218[7]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_2_reg_1218[7]_i_34 
       (.I0(src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg[2]),
        .I1(temp_0_i_i_i_059_i_9_reg_1212[2]),
        .I2(temp_0_i_i_i_059_i_9_reg_1212[3]),
        .I3(src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg[3]),
        .O(\temp_0_i_i_i_059_i_2_reg_1218[7]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_2_reg_1218[7]_i_35 
       (.I0(src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg[0]),
        .I1(temp_0_i_i_i_059_i_9_reg_1212[0]),
        .I2(temp_0_i_i_i_059_i_9_reg_1212[1]),
        .I3(src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg[1]),
        .O(\temp_0_i_i_i_059_i_2_reg_1218[7]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_2_reg_1218[7]_i_36 
       (.I0(src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg[6]),
        .I1(temp_0_i_i_i_059_i_9_reg_1212[6]),
        .I2(src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg[7]),
        .I3(temp_0_i_i_i_059_i_9_reg_1212[7]),
        .O(\temp_0_i_i_i_059_i_2_reg_1218[7]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_2_reg_1218[7]_i_37 
       (.I0(src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg[4]),
        .I1(temp_0_i_i_i_059_i_9_reg_1212[4]),
        .I2(src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg[5]),
        .I3(temp_0_i_i_i_059_i_9_reg_1212[5]),
        .O(\temp_0_i_i_i_059_i_2_reg_1218[7]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_2_reg_1218[7]_i_38 
       (.I0(src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg[2]),
        .I1(temp_0_i_i_i_059_i_9_reg_1212[2]),
        .I2(src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg[3]),
        .I3(temp_0_i_i_i_059_i_9_reg_1212[3]),
        .O(\temp_0_i_i_i_059_i_2_reg_1218[7]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_2_reg_1218[7]_i_39 
       (.I0(src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg[0]),
        .I1(temp_0_i_i_i_059_i_9_reg_1212[0]),
        .I2(src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg[1]),
        .I3(temp_0_i_i_i_059_i_9_reg_1212[1]),
        .O(\temp_0_i_i_i_059_i_2_reg_1218[7]_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_2_reg_1218[7]_i_6 
       (.I0(src_kernel_win_0_va_41_reg_1193_pp0_iter3_reg[7]),
        .I1(temp_0_i_i_i_059_i_9_reg_1212[7]),
        .I2(\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_31_n_0 ),
        .O(temp_0_i_i_i_059_i_3_fu_920_p3[7]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_2_reg_1218[7]_i_7 
       (.I0(src_kernel_win_0_va_fu_138[6]),
        .I1(src_kernel_win_0_va_35_fu_142[6]),
        .I2(src_kernel_win_0_va_35_fu_142[7]),
        .I3(src_kernel_win_0_va_fu_138[7]),
        .O(\temp_0_i_i_i_059_i_2_reg_1218[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_2_reg_1218[7]_i_8 
       (.I0(src_kernel_win_0_va_fu_138[4]),
        .I1(src_kernel_win_0_va_35_fu_142[4]),
        .I2(src_kernel_win_0_va_35_fu_142[5]),
        .I3(src_kernel_win_0_va_fu_138[5]),
        .O(\temp_0_i_i_i_059_i_2_reg_1218[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_2_reg_1218[7]_i_9 
       (.I0(src_kernel_win_0_va_fu_138[2]),
        .I1(src_kernel_win_0_va_35_fu_142[2]),
        .I2(src_kernel_win_0_va_35_fu_142[3]),
        .I3(src_kernel_win_0_va_fu_138[3]),
        .O(\temp_0_i_i_i_059_i_2_reg_1218[7]_i_9_n_0 ));
  FDRE \temp_0_i_i_i_059_i_2_reg_1218_reg[0] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_2_reg_12180),
        .D(temp_0_i_i_i_059_i_2_fu_946_p3[0]),
        .Q(temp_0_i_i_i_059_i_2_reg_1218[0]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_2_reg_1218_reg[1] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_2_reg_12180),
        .D(temp_0_i_i_i_059_i_2_fu_946_p3[1]),
        .Q(temp_0_i_i_i_059_i_2_reg_1218[1]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_2_reg_1218_reg[2] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_2_reg_12180),
        .D(temp_0_i_i_i_059_i_2_fu_946_p3[2]),
        .Q(temp_0_i_i_i_059_i_2_reg_1218[2]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_2_reg_1218_reg[3] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_2_reg_12180),
        .D(temp_0_i_i_i_059_i_2_fu_946_p3[3]),
        .Q(temp_0_i_i_i_059_i_2_reg_1218[3]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_2_reg_1218_reg[4] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_2_reg_12180),
        .D(temp_0_i_i_i_059_i_2_fu_946_p3[4]),
        .Q(temp_0_i_i_i_059_i_2_reg_1218[4]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_2_reg_1218_reg[5] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_2_reg_12180),
        .D(temp_0_i_i_i_059_i_2_fu_946_p3[5]),
        .Q(temp_0_i_i_i_059_i_2_reg_1218[5]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_2_reg_1218_reg[6] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_2_reg_12180),
        .D(temp_0_i_i_i_059_i_2_fu_946_p3[6]),
        .Q(temp_0_i_i_i_059_i_2_reg_1218[6]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_2_reg_1218_reg[7] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_2_reg_12180),
        .D(temp_0_i_i_i_059_i_2_fu_946_p3[7]),
        .Q(temp_0_i_i_i_059_i_2_reg_1218[7]),
        .R(1'b0));
  CARRY4 \temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_3 
       (.CI(1'b0),
        .CO({\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_3_n_0 ,\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_3_n_1 ,\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_3_n_2 ,\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\temp_0_i_i_i_059_i_2_reg_1218[7]_i_7_n_0 ,\temp_0_i_i_i_059_i_2_reg_1218[7]_i_8_n_0 ,\temp_0_i_i_i_059_i_2_reg_1218[7]_i_9_n_0 ,\temp_0_i_i_i_059_i_2_reg_1218[7]_i_10_n_0 }),
        .O(\NLW_temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_3_O_UNCONNECTED [3:0]),
        .S({\temp_0_i_i_i_059_i_2_reg_1218[7]_i_11_n_0 ,\temp_0_i_i_i_059_i_2_reg_1218[7]_i_12_n_0 ,\temp_0_i_i_i_059_i_2_reg_1218[7]_i_13_n_0 ,\temp_0_i_i_i_059_i_2_reg_1218[7]_i_14_n_0 }));
  CARRY4 \temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_31 
       (.CI(1'b0),
        .CO({\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_31_n_0 ,\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_31_n_1 ,\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_31_n_2 ,\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({\temp_0_i_i_i_059_i_2_reg_1218[7]_i_32_n_0 ,\temp_0_i_i_i_059_i_2_reg_1218[7]_i_33_n_0 ,\temp_0_i_i_i_059_i_2_reg_1218[7]_i_34_n_0 ,\temp_0_i_i_i_059_i_2_reg_1218[7]_i_35_n_0 }),
        .O(\NLW_temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_31_O_UNCONNECTED [3:0]),
        .S({\temp_0_i_i_i_059_i_2_reg_1218[7]_i_36_n_0 ,\temp_0_i_i_i_059_i_2_reg_1218[7]_i_37_n_0 ,\temp_0_i_i_i_059_i_2_reg_1218[7]_i_38_n_0 ,\temp_0_i_i_i_059_i_2_reg_1218[7]_i_39_n_0 }));
  CARRY4 \temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_4 
       (.CI(1'b0),
        .CO({\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_4_n_0 ,\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_4_n_1 ,\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_4_n_2 ,\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\temp_0_i_i_i_059_i_2_reg_1218[7]_i_15_n_0 ,\temp_0_i_i_i_059_i_2_reg_1218[7]_i_16_n_0 ,\temp_0_i_i_i_059_i_2_reg_1218[7]_i_17_n_0 ,\temp_0_i_i_i_059_i_2_reg_1218[7]_i_18_n_0 }),
        .O(\NLW_temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_4_O_UNCONNECTED [3:0]),
        .S({\temp_0_i_i_i_059_i_2_reg_1218[7]_i_19_n_0 ,\temp_0_i_i_i_059_i_2_reg_1218[7]_i_20_n_0 ,\temp_0_i_i_i_059_i_2_reg_1218[7]_i_21_n_0 ,\temp_0_i_i_i_059_i_2_reg_1218[7]_i_22_n_0 }));
  CARRY4 \temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_5 
       (.CI(1'b0),
        .CO({\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_5_n_0 ,\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_5_n_1 ,\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_5_n_2 ,\temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\temp_0_i_i_i_059_i_2_reg_1218[7]_i_23_n_0 ,\temp_0_i_i_i_059_i_2_reg_1218[7]_i_24_n_0 ,\temp_0_i_i_i_059_i_2_reg_1218[7]_i_25_n_0 ,\temp_0_i_i_i_059_i_2_reg_1218[7]_i_26_n_0 }),
        .O(\NLW_temp_0_i_i_i_059_i_2_reg_1218_reg[7]_i_5_O_UNCONNECTED [3:0]),
        .S({\temp_0_i_i_i_059_i_2_reg_1218[7]_i_27_n_0 ,\temp_0_i_i_i_059_i_2_reg_1218[7]_i_28_n_0 ,\temp_0_i_i_i_059_i_2_reg_1218[7]_i_29_n_0 ,\temp_0_i_i_i_059_i_2_reg_1218[7]_i_30_n_0 }));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \temp_0_i_i_i_059_i_9_reg_1212[0]_i_1 
       (.I0(p_1_in__0),
        .I1(src_kernel_win_0_va_37_fu_150[0]),
        .I2(p_0_in2_in),
        .I3(src_kernel_win_0_va_36_fu_146[0]),
        .I4(\temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_5_n_0 ),
        .I5(temp_0_i_i_i_059_i_7_fu_864_p3[0]),
        .O(temp_0_i_i_i_059_i_9_fu_890_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_9_reg_1212[0]_i_2 
       (.I0(src_kernel_win_0_va_42_reg_1200[0]),
        .I1(temp_0_i_i_i_059_i_s_reg_1206[0]),
        .I2(\temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_31_n_0 ),
        .O(temp_0_i_i_i_059_i_7_fu_864_p3[0]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \temp_0_i_i_i_059_i_9_reg_1212[1]_i_1 
       (.I0(p_1_in__0),
        .I1(src_kernel_win_0_va_37_fu_150[1]),
        .I2(p_0_in2_in),
        .I3(src_kernel_win_0_va_36_fu_146[1]),
        .I4(\temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_5_n_0 ),
        .I5(temp_0_i_i_i_059_i_7_fu_864_p3[1]),
        .O(temp_0_i_i_i_059_i_9_fu_890_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_9_reg_1212[1]_i_2 
       (.I0(src_kernel_win_0_va_42_reg_1200[1]),
        .I1(temp_0_i_i_i_059_i_s_reg_1206[1]),
        .I2(\temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_31_n_0 ),
        .O(temp_0_i_i_i_059_i_7_fu_864_p3[1]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \temp_0_i_i_i_059_i_9_reg_1212[2]_i_1 
       (.I0(p_1_in__0),
        .I1(src_kernel_win_0_va_37_fu_150[2]),
        .I2(p_0_in2_in),
        .I3(src_kernel_win_0_va_36_fu_146[2]),
        .I4(\temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_5_n_0 ),
        .I5(temp_0_i_i_i_059_i_7_fu_864_p3[2]),
        .O(temp_0_i_i_i_059_i_9_fu_890_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_9_reg_1212[2]_i_2 
       (.I0(src_kernel_win_0_va_42_reg_1200[2]),
        .I1(temp_0_i_i_i_059_i_s_reg_1206[2]),
        .I2(\temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_31_n_0 ),
        .O(temp_0_i_i_i_059_i_7_fu_864_p3[2]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \temp_0_i_i_i_059_i_9_reg_1212[3]_i_1 
       (.I0(p_1_in__0),
        .I1(src_kernel_win_0_va_37_fu_150[3]),
        .I2(p_0_in2_in),
        .I3(src_kernel_win_0_va_36_fu_146[3]),
        .I4(\temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_5_n_0 ),
        .I5(temp_0_i_i_i_059_i_7_fu_864_p3[3]),
        .O(temp_0_i_i_i_059_i_9_fu_890_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_9_reg_1212[3]_i_2 
       (.I0(src_kernel_win_0_va_42_reg_1200[3]),
        .I1(temp_0_i_i_i_059_i_s_reg_1206[3]),
        .I2(\temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_31_n_0 ),
        .O(temp_0_i_i_i_059_i_7_fu_864_p3[3]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \temp_0_i_i_i_059_i_9_reg_1212[4]_i_1 
       (.I0(p_1_in__0),
        .I1(src_kernel_win_0_va_37_fu_150[4]),
        .I2(p_0_in2_in),
        .I3(src_kernel_win_0_va_36_fu_146[4]),
        .I4(\temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_5_n_0 ),
        .I5(temp_0_i_i_i_059_i_7_fu_864_p3[4]),
        .O(temp_0_i_i_i_059_i_9_fu_890_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_9_reg_1212[4]_i_2 
       (.I0(src_kernel_win_0_va_42_reg_1200[4]),
        .I1(temp_0_i_i_i_059_i_s_reg_1206[4]),
        .I2(\temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_31_n_0 ),
        .O(temp_0_i_i_i_059_i_7_fu_864_p3[4]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \temp_0_i_i_i_059_i_9_reg_1212[5]_i_1 
       (.I0(p_1_in__0),
        .I1(src_kernel_win_0_va_37_fu_150[5]),
        .I2(p_0_in2_in),
        .I3(src_kernel_win_0_va_36_fu_146[5]),
        .I4(\temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_5_n_0 ),
        .I5(temp_0_i_i_i_059_i_7_fu_864_p3[5]),
        .O(temp_0_i_i_i_059_i_9_fu_890_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_9_reg_1212[5]_i_2 
       (.I0(src_kernel_win_0_va_42_reg_1200[5]),
        .I1(temp_0_i_i_i_059_i_s_reg_1206[5]),
        .I2(\temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_31_n_0 ),
        .O(temp_0_i_i_i_059_i_7_fu_864_p3[5]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \temp_0_i_i_i_059_i_9_reg_1212[6]_i_1 
       (.I0(p_1_in__0),
        .I1(src_kernel_win_0_va_37_fu_150[6]),
        .I2(p_0_in2_in),
        .I3(src_kernel_win_0_va_36_fu_146[6]),
        .I4(\temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_5_n_0 ),
        .I5(temp_0_i_i_i_059_i_7_fu_864_p3[6]),
        .O(temp_0_i_i_i_059_i_9_fu_890_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_9_reg_1212[6]_i_2 
       (.I0(src_kernel_win_0_va_42_reg_1200[6]),
        .I1(temp_0_i_i_i_059_i_s_reg_1206[6]),
        .I2(\temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_31_n_0 ),
        .O(temp_0_i_i_i_059_i_7_fu_864_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \temp_0_i_i_i_059_i_9_reg_1212[7]_i_1 
       (.I0(or_cond_i_i_i_reg_1157_pp0_iter2_reg),
        .I1(k_buf_0_val_5_U_n_2),
        .O(temp_0_i_i_i_059_i_9_reg_12120));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_9_reg_1212[7]_i_10 
       (.I0(src_kernel_win_0_va_36_fu_146[0]),
        .I1(src_kernel_win_0_va_37_fu_150[0]),
        .I2(src_kernel_win_0_va_37_fu_150[1]),
        .I3(src_kernel_win_0_va_36_fu_146[1]),
        .O(\temp_0_i_i_i_059_i_9_reg_1212[7]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_9_reg_1212[7]_i_11 
       (.I0(src_kernel_win_0_va_36_fu_146[6]),
        .I1(src_kernel_win_0_va_37_fu_150[6]),
        .I2(src_kernel_win_0_va_36_fu_146[7]),
        .I3(src_kernel_win_0_va_37_fu_150[7]),
        .O(\temp_0_i_i_i_059_i_9_reg_1212[7]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_9_reg_1212[7]_i_12 
       (.I0(src_kernel_win_0_va_36_fu_146[4]),
        .I1(src_kernel_win_0_va_37_fu_150[4]),
        .I2(src_kernel_win_0_va_36_fu_146[5]),
        .I3(src_kernel_win_0_va_37_fu_150[5]),
        .O(\temp_0_i_i_i_059_i_9_reg_1212[7]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_9_reg_1212[7]_i_13 
       (.I0(src_kernel_win_0_va_36_fu_146[2]),
        .I1(src_kernel_win_0_va_37_fu_150[2]),
        .I2(src_kernel_win_0_va_36_fu_146[3]),
        .I3(src_kernel_win_0_va_37_fu_150[3]),
        .O(\temp_0_i_i_i_059_i_9_reg_1212[7]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_9_reg_1212[7]_i_14 
       (.I0(src_kernel_win_0_va_36_fu_146[0]),
        .I1(src_kernel_win_0_va_37_fu_150[0]),
        .I2(src_kernel_win_0_va_36_fu_146[1]),
        .I3(src_kernel_win_0_va_37_fu_150[1]),
        .O(\temp_0_i_i_i_059_i_9_reg_1212[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \temp_0_i_i_i_059_i_9_reg_1212[7]_i_15 
       (.I0(src_kernel_win_0_va_37_fu_150[6]),
        .I1(\temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_31_n_0 ),
        .I2(temp_0_i_i_i_059_i_s_reg_1206[6]),
        .I3(src_kernel_win_0_va_42_reg_1200[6]),
        .I4(temp_0_i_i_i_059_i_7_fu_864_p3[7]),
        .I5(src_kernel_win_0_va_37_fu_150[7]),
        .O(\temp_0_i_i_i_059_i_9_reg_1212[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \temp_0_i_i_i_059_i_9_reg_1212[7]_i_16 
       (.I0(src_kernel_win_0_va_37_fu_150[4]),
        .I1(\temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_31_n_0 ),
        .I2(temp_0_i_i_i_059_i_s_reg_1206[4]),
        .I3(src_kernel_win_0_va_42_reg_1200[4]),
        .I4(temp_0_i_i_i_059_i_7_fu_864_p3[5]),
        .I5(src_kernel_win_0_va_37_fu_150[5]),
        .O(\temp_0_i_i_i_059_i_9_reg_1212[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \temp_0_i_i_i_059_i_9_reg_1212[7]_i_17 
       (.I0(src_kernel_win_0_va_37_fu_150[2]),
        .I1(\temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_31_n_0 ),
        .I2(temp_0_i_i_i_059_i_s_reg_1206[2]),
        .I3(src_kernel_win_0_va_42_reg_1200[2]),
        .I4(temp_0_i_i_i_059_i_7_fu_864_p3[3]),
        .I5(src_kernel_win_0_va_37_fu_150[3]),
        .O(\temp_0_i_i_i_059_i_9_reg_1212[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \temp_0_i_i_i_059_i_9_reg_1212[7]_i_18 
       (.I0(src_kernel_win_0_va_37_fu_150[0]),
        .I1(\temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_31_n_0 ),
        .I2(temp_0_i_i_i_059_i_s_reg_1206[0]),
        .I3(src_kernel_win_0_va_42_reg_1200[0]),
        .I4(temp_0_i_i_i_059_i_7_fu_864_p3[1]),
        .I5(src_kernel_win_0_va_37_fu_150[1]),
        .O(\temp_0_i_i_i_059_i_9_reg_1212[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    \temp_0_i_i_i_059_i_9_reg_1212[7]_i_19 
       (.I0(src_kernel_win_0_va_37_fu_150[6]),
        .I1(src_kernel_win_0_va_42_reg_1200[6]),
        .I2(temp_0_i_i_i_059_i_s_reg_1206[6]),
        .I3(\temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_31_n_0 ),
        .I4(src_kernel_win_0_va_37_fu_150[7]),
        .I5(temp_0_i_i_i_059_i_7_fu_864_p3[7]),
        .O(\temp_0_i_i_i_059_i_9_reg_1212[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \temp_0_i_i_i_059_i_9_reg_1212[7]_i_2 
       (.I0(p_1_in__0),
        .I1(src_kernel_win_0_va_37_fu_150[7]),
        .I2(p_0_in2_in),
        .I3(src_kernel_win_0_va_36_fu_146[7]),
        .I4(\temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_5_n_0 ),
        .I5(temp_0_i_i_i_059_i_7_fu_864_p3[7]),
        .O(temp_0_i_i_i_059_i_9_fu_890_p3[7]));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    \temp_0_i_i_i_059_i_9_reg_1212[7]_i_20 
       (.I0(src_kernel_win_0_va_37_fu_150[4]),
        .I1(src_kernel_win_0_va_42_reg_1200[4]),
        .I2(temp_0_i_i_i_059_i_s_reg_1206[4]),
        .I3(\temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_31_n_0 ),
        .I4(src_kernel_win_0_va_37_fu_150[5]),
        .I5(temp_0_i_i_i_059_i_7_fu_864_p3[5]),
        .O(\temp_0_i_i_i_059_i_9_reg_1212[7]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    \temp_0_i_i_i_059_i_9_reg_1212[7]_i_21 
       (.I0(src_kernel_win_0_va_37_fu_150[2]),
        .I1(src_kernel_win_0_va_42_reg_1200[2]),
        .I2(temp_0_i_i_i_059_i_s_reg_1206[2]),
        .I3(\temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_31_n_0 ),
        .I4(src_kernel_win_0_va_37_fu_150[3]),
        .I5(temp_0_i_i_i_059_i_7_fu_864_p3[3]),
        .O(\temp_0_i_i_i_059_i_9_reg_1212[7]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    \temp_0_i_i_i_059_i_9_reg_1212[7]_i_22 
       (.I0(src_kernel_win_0_va_37_fu_150[0]),
        .I1(src_kernel_win_0_va_42_reg_1200[0]),
        .I2(temp_0_i_i_i_059_i_s_reg_1206[0]),
        .I3(\temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_31_n_0 ),
        .I4(src_kernel_win_0_va_37_fu_150[1]),
        .I5(temp_0_i_i_i_059_i_7_fu_864_p3[1]),
        .O(\temp_0_i_i_i_059_i_9_reg_1212[7]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \temp_0_i_i_i_059_i_9_reg_1212[7]_i_23 
       (.I0(src_kernel_win_0_va_36_fu_146[6]),
        .I1(\temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_31_n_0 ),
        .I2(temp_0_i_i_i_059_i_s_reg_1206[6]),
        .I3(src_kernel_win_0_va_42_reg_1200[6]),
        .I4(temp_0_i_i_i_059_i_7_fu_864_p3[7]),
        .I5(src_kernel_win_0_va_36_fu_146[7]),
        .O(\temp_0_i_i_i_059_i_9_reg_1212[7]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \temp_0_i_i_i_059_i_9_reg_1212[7]_i_24 
       (.I0(src_kernel_win_0_va_36_fu_146[4]),
        .I1(\temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_31_n_0 ),
        .I2(temp_0_i_i_i_059_i_s_reg_1206[4]),
        .I3(src_kernel_win_0_va_42_reg_1200[4]),
        .I4(temp_0_i_i_i_059_i_7_fu_864_p3[5]),
        .I5(src_kernel_win_0_va_36_fu_146[5]),
        .O(\temp_0_i_i_i_059_i_9_reg_1212[7]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \temp_0_i_i_i_059_i_9_reg_1212[7]_i_25 
       (.I0(src_kernel_win_0_va_36_fu_146[2]),
        .I1(\temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_31_n_0 ),
        .I2(temp_0_i_i_i_059_i_s_reg_1206[2]),
        .I3(src_kernel_win_0_va_42_reg_1200[2]),
        .I4(temp_0_i_i_i_059_i_7_fu_864_p3[3]),
        .I5(src_kernel_win_0_va_36_fu_146[3]),
        .O(\temp_0_i_i_i_059_i_9_reg_1212[7]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \temp_0_i_i_i_059_i_9_reg_1212[7]_i_26 
       (.I0(src_kernel_win_0_va_36_fu_146[0]),
        .I1(\temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_31_n_0 ),
        .I2(temp_0_i_i_i_059_i_s_reg_1206[0]),
        .I3(src_kernel_win_0_va_42_reg_1200[0]),
        .I4(temp_0_i_i_i_059_i_7_fu_864_p3[1]),
        .I5(src_kernel_win_0_va_36_fu_146[1]),
        .O(\temp_0_i_i_i_059_i_9_reg_1212[7]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    \temp_0_i_i_i_059_i_9_reg_1212[7]_i_27 
       (.I0(src_kernel_win_0_va_36_fu_146[6]),
        .I1(src_kernel_win_0_va_42_reg_1200[6]),
        .I2(temp_0_i_i_i_059_i_s_reg_1206[6]),
        .I3(\temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_31_n_0 ),
        .I4(src_kernel_win_0_va_36_fu_146[7]),
        .I5(temp_0_i_i_i_059_i_7_fu_864_p3[7]),
        .O(\temp_0_i_i_i_059_i_9_reg_1212[7]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    \temp_0_i_i_i_059_i_9_reg_1212[7]_i_28 
       (.I0(src_kernel_win_0_va_36_fu_146[4]),
        .I1(src_kernel_win_0_va_42_reg_1200[4]),
        .I2(temp_0_i_i_i_059_i_s_reg_1206[4]),
        .I3(\temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_31_n_0 ),
        .I4(src_kernel_win_0_va_36_fu_146[5]),
        .I5(temp_0_i_i_i_059_i_7_fu_864_p3[5]),
        .O(\temp_0_i_i_i_059_i_9_reg_1212[7]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    \temp_0_i_i_i_059_i_9_reg_1212[7]_i_29 
       (.I0(src_kernel_win_0_va_36_fu_146[2]),
        .I1(src_kernel_win_0_va_42_reg_1200[2]),
        .I2(temp_0_i_i_i_059_i_s_reg_1206[2]),
        .I3(\temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_31_n_0 ),
        .I4(src_kernel_win_0_va_36_fu_146[3]),
        .I5(temp_0_i_i_i_059_i_7_fu_864_p3[3]),
        .O(\temp_0_i_i_i_059_i_9_reg_1212[7]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    \temp_0_i_i_i_059_i_9_reg_1212[7]_i_30 
       (.I0(src_kernel_win_0_va_36_fu_146[0]),
        .I1(src_kernel_win_0_va_42_reg_1200[0]),
        .I2(temp_0_i_i_i_059_i_s_reg_1206[0]),
        .I3(\temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_31_n_0 ),
        .I4(src_kernel_win_0_va_36_fu_146[1]),
        .I5(temp_0_i_i_i_059_i_7_fu_864_p3[1]),
        .O(\temp_0_i_i_i_059_i_9_reg_1212[7]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_9_reg_1212[7]_i_32 
       (.I0(src_kernel_win_0_va_42_reg_1200[6]),
        .I1(temp_0_i_i_i_059_i_s_reg_1206[6]),
        .I2(temp_0_i_i_i_059_i_s_reg_1206[7]),
        .I3(src_kernel_win_0_va_42_reg_1200[7]),
        .O(\temp_0_i_i_i_059_i_9_reg_1212[7]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_9_reg_1212[7]_i_33 
       (.I0(src_kernel_win_0_va_42_reg_1200[4]),
        .I1(temp_0_i_i_i_059_i_s_reg_1206[4]),
        .I2(temp_0_i_i_i_059_i_s_reg_1206[5]),
        .I3(src_kernel_win_0_va_42_reg_1200[5]),
        .O(\temp_0_i_i_i_059_i_9_reg_1212[7]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_9_reg_1212[7]_i_34 
       (.I0(src_kernel_win_0_va_42_reg_1200[2]),
        .I1(temp_0_i_i_i_059_i_s_reg_1206[2]),
        .I2(temp_0_i_i_i_059_i_s_reg_1206[3]),
        .I3(src_kernel_win_0_va_42_reg_1200[3]),
        .O(\temp_0_i_i_i_059_i_9_reg_1212[7]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_9_reg_1212[7]_i_35 
       (.I0(src_kernel_win_0_va_42_reg_1200[0]),
        .I1(temp_0_i_i_i_059_i_s_reg_1206[0]),
        .I2(temp_0_i_i_i_059_i_s_reg_1206[1]),
        .I3(src_kernel_win_0_va_42_reg_1200[1]),
        .O(\temp_0_i_i_i_059_i_9_reg_1212[7]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_9_reg_1212[7]_i_36 
       (.I0(src_kernel_win_0_va_42_reg_1200[6]),
        .I1(temp_0_i_i_i_059_i_s_reg_1206[6]),
        .I2(src_kernel_win_0_va_42_reg_1200[7]),
        .I3(temp_0_i_i_i_059_i_s_reg_1206[7]),
        .O(\temp_0_i_i_i_059_i_9_reg_1212[7]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_9_reg_1212[7]_i_37 
       (.I0(src_kernel_win_0_va_42_reg_1200[4]),
        .I1(temp_0_i_i_i_059_i_s_reg_1206[4]),
        .I2(src_kernel_win_0_va_42_reg_1200[5]),
        .I3(temp_0_i_i_i_059_i_s_reg_1206[5]),
        .O(\temp_0_i_i_i_059_i_9_reg_1212[7]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_9_reg_1212[7]_i_38 
       (.I0(src_kernel_win_0_va_42_reg_1200[2]),
        .I1(temp_0_i_i_i_059_i_s_reg_1206[2]),
        .I2(src_kernel_win_0_va_42_reg_1200[3]),
        .I3(temp_0_i_i_i_059_i_s_reg_1206[3]),
        .O(\temp_0_i_i_i_059_i_9_reg_1212[7]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_9_reg_1212[7]_i_39 
       (.I0(src_kernel_win_0_va_42_reg_1200[0]),
        .I1(temp_0_i_i_i_059_i_s_reg_1206[0]),
        .I2(src_kernel_win_0_va_42_reg_1200[1]),
        .I3(temp_0_i_i_i_059_i_s_reg_1206[1]),
        .O(\temp_0_i_i_i_059_i_9_reg_1212[7]_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_9_reg_1212[7]_i_6 
       (.I0(src_kernel_win_0_va_42_reg_1200[7]),
        .I1(temp_0_i_i_i_059_i_s_reg_1206[7]),
        .I2(\temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_31_n_0 ),
        .O(temp_0_i_i_i_059_i_7_fu_864_p3[7]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_9_reg_1212[7]_i_7 
       (.I0(src_kernel_win_0_va_36_fu_146[6]),
        .I1(src_kernel_win_0_va_37_fu_150[6]),
        .I2(src_kernel_win_0_va_37_fu_150[7]),
        .I3(src_kernel_win_0_va_36_fu_146[7]),
        .O(\temp_0_i_i_i_059_i_9_reg_1212[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_9_reg_1212[7]_i_8 
       (.I0(src_kernel_win_0_va_36_fu_146[4]),
        .I1(src_kernel_win_0_va_37_fu_150[4]),
        .I2(src_kernel_win_0_va_37_fu_150[5]),
        .I3(src_kernel_win_0_va_36_fu_146[5]),
        .O(\temp_0_i_i_i_059_i_9_reg_1212[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_9_reg_1212[7]_i_9 
       (.I0(src_kernel_win_0_va_36_fu_146[2]),
        .I1(src_kernel_win_0_va_37_fu_150[2]),
        .I2(src_kernel_win_0_va_37_fu_150[3]),
        .I3(src_kernel_win_0_va_36_fu_146[3]),
        .O(\temp_0_i_i_i_059_i_9_reg_1212[7]_i_9_n_0 ));
  FDRE \temp_0_i_i_i_059_i_9_reg_1212_reg[0] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_9_reg_12120),
        .D(temp_0_i_i_i_059_i_9_fu_890_p3[0]),
        .Q(temp_0_i_i_i_059_i_9_reg_1212[0]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_9_reg_1212_reg[1] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_9_reg_12120),
        .D(temp_0_i_i_i_059_i_9_fu_890_p3[1]),
        .Q(temp_0_i_i_i_059_i_9_reg_1212[1]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_9_reg_1212_reg[2] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_9_reg_12120),
        .D(temp_0_i_i_i_059_i_9_fu_890_p3[2]),
        .Q(temp_0_i_i_i_059_i_9_reg_1212[2]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_9_reg_1212_reg[3] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_9_reg_12120),
        .D(temp_0_i_i_i_059_i_9_fu_890_p3[3]),
        .Q(temp_0_i_i_i_059_i_9_reg_1212[3]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_9_reg_1212_reg[4] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_9_reg_12120),
        .D(temp_0_i_i_i_059_i_9_fu_890_p3[4]),
        .Q(temp_0_i_i_i_059_i_9_reg_1212[4]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_9_reg_1212_reg[5] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_9_reg_12120),
        .D(temp_0_i_i_i_059_i_9_fu_890_p3[5]),
        .Q(temp_0_i_i_i_059_i_9_reg_1212[5]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_9_reg_1212_reg[6] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_9_reg_12120),
        .D(temp_0_i_i_i_059_i_9_fu_890_p3[6]),
        .Q(temp_0_i_i_i_059_i_9_reg_1212[6]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_9_reg_1212_reg[7] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_9_reg_12120),
        .D(temp_0_i_i_i_059_i_9_fu_890_p3[7]),
        .Q(temp_0_i_i_i_059_i_9_reg_1212[7]),
        .R(1'b0));
  CARRY4 \temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_3 
       (.CI(1'b0),
        .CO({p_1_in__0,\temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_3_n_1 ,\temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_3_n_2 ,\temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\temp_0_i_i_i_059_i_9_reg_1212[7]_i_7_n_0 ,\temp_0_i_i_i_059_i_9_reg_1212[7]_i_8_n_0 ,\temp_0_i_i_i_059_i_9_reg_1212[7]_i_9_n_0 ,\temp_0_i_i_i_059_i_9_reg_1212[7]_i_10_n_0 }),
        .O(\NLW_temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_3_O_UNCONNECTED [3:0]),
        .S({\temp_0_i_i_i_059_i_9_reg_1212[7]_i_11_n_0 ,\temp_0_i_i_i_059_i_9_reg_1212[7]_i_12_n_0 ,\temp_0_i_i_i_059_i_9_reg_1212[7]_i_13_n_0 ,\temp_0_i_i_i_059_i_9_reg_1212[7]_i_14_n_0 }));
  CARRY4 \temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_31 
       (.CI(1'b0),
        .CO({\temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_31_n_0 ,\temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_31_n_1 ,\temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_31_n_2 ,\temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({\temp_0_i_i_i_059_i_9_reg_1212[7]_i_32_n_0 ,\temp_0_i_i_i_059_i_9_reg_1212[7]_i_33_n_0 ,\temp_0_i_i_i_059_i_9_reg_1212[7]_i_34_n_0 ,\temp_0_i_i_i_059_i_9_reg_1212[7]_i_35_n_0 }),
        .O(\NLW_temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_31_O_UNCONNECTED [3:0]),
        .S({\temp_0_i_i_i_059_i_9_reg_1212[7]_i_36_n_0 ,\temp_0_i_i_i_059_i_9_reg_1212[7]_i_37_n_0 ,\temp_0_i_i_i_059_i_9_reg_1212[7]_i_38_n_0 ,\temp_0_i_i_i_059_i_9_reg_1212[7]_i_39_n_0 }));
  CARRY4 \temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_4 
       (.CI(1'b0),
        .CO({p_0_in2_in,\temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_4_n_1 ,\temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_4_n_2 ,\temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\temp_0_i_i_i_059_i_9_reg_1212[7]_i_15_n_0 ,\temp_0_i_i_i_059_i_9_reg_1212[7]_i_16_n_0 ,\temp_0_i_i_i_059_i_9_reg_1212[7]_i_17_n_0 ,\temp_0_i_i_i_059_i_9_reg_1212[7]_i_18_n_0 }),
        .O(\NLW_temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_4_O_UNCONNECTED [3:0]),
        .S({\temp_0_i_i_i_059_i_9_reg_1212[7]_i_19_n_0 ,\temp_0_i_i_i_059_i_9_reg_1212[7]_i_20_n_0 ,\temp_0_i_i_i_059_i_9_reg_1212[7]_i_21_n_0 ,\temp_0_i_i_i_059_i_9_reg_1212[7]_i_22_n_0 }));
  CARRY4 \temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_5 
       (.CI(1'b0),
        .CO({\temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_5_n_0 ,\temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_5_n_1 ,\temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_5_n_2 ,\temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\temp_0_i_i_i_059_i_9_reg_1212[7]_i_23_n_0 ,\temp_0_i_i_i_059_i_9_reg_1212[7]_i_24_n_0 ,\temp_0_i_i_i_059_i_9_reg_1212[7]_i_25_n_0 ,\temp_0_i_i_i_059_i_9_reg_1212[7]_i_26_n_0 }),
        .O(\NLW_temp_0_i_i_i_059_i_9_reg_1212_reg[7]_i_5_O_UNCONNECTED [3:0]),
        .S({\temp_0_i_i_i_059_i_9_reg_1212[7]_i_27_n_0 ,\temp_0_i_i_i_059_i_9_reg_1212[7]_i_28_n_0 ,\temp_0_i_i_i_059_i_9_reg_1212[7]_i_29_n_0 ,\temp_0_i_i_i_059_i_9_reg_1212[7]_i_30_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_s_reg_1206[0]_i_1 
       (.I0(src_kernel_win_0_va_38_fu_154[0]),
        .I1(src_kernel_win_0_va_39_fu_158[0]),
        .I2(\temp_0_i_i_i_059_i_s_reg_1206_reg[7]_i_3_n_0 ),
        .O(temp_0_i_i_i_059_i_s_fu_833_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_s_reg_1206[1]_i_1 
       (.I0(src_kernel_win_0_va_38_fu_154[1]),
        .I1(src_kernel_win_0_va_39_fu_158[1]),
        .I2(\temp_0_i_i_i_059_i_s_reg_1206_reg[7]_i_3_n_0 ),
        .O(temp_0_i_i_i_059_i_s_fu_833_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_s_reg_1206[2]_i_1 
       (.I0(src_kernel_win_0_va_38_fu_154[2]),
        .I1(src_kernel_win_0_va_39_fu_158[2]),
        .I2(\temp_0_i_i_i_059_i_s_reg_1206_reg[7]_i_3_n_0 ),
        .O(temp_0_i_i_i_059_i_s_fu_833_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_s_reg_1206[3]_i_1 
       (.I0(src_kernel_win_0_va_38_fu_154[3]),
        .I1(src_kernel_win_0_va_39_fu_158[3]),
        .I2(\temp_0_i_i_i_059_i_s_reg_1206_reg[7]_i_3_n_0 ),
        .O(temp_0_i_i_i_059_i_s_fu_833_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_s_reg_1206[4]_i_1 
       (.I0(src_kernel_win_0_va_38_fu_154[4]),
        .I1(src_kernel_win_0_va_39_fu_158[4]),
        .I2(\temp_0_i_i_i_059_i_s_reg_1206_reg[7]_i_3_n_0 ),
        .O(temp_0_i_i_i_059_i_s_fu_833_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_s_reg_1206[5]_i_1 
       (.I0(src_kernel_win_0_va_38_fu_154[5]),
        .I1(src_kernel_win_0_va_39_fu_158[5]),
        .I2(\temp_0_i_i_i_059_i_s_reg_1206_reg[7]_i_3_n_0 ),
        .O(temp_0_i_i_i_059_i_s_fu_833_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_s_reg_1206[6]_i_1 
       (.I0(src_kernel_win_0_va_38_fu_154[6]),
        .I1(src_kernel_win_0_va_39_fu_158[6]),
        .I2(\temp_0_i_i_i_059_i_s_reg_1206_reg[7]_i_3_n_0 ),
        .O(temp_0_i_i_i_059_i_s_fu_833_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \temp_0_i_i_i_059_i_s_reg_1206[7]_i_1 
       (.I0(or_cond_i_i_i_reg_1157_pp0_iter1_reg),
        .I1(k_buf_0_val_5_U_n_2),
        .O(temp_0_i_i_i_059_i_s_reg_12060));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_s_reg_1206[7]_i_10 
       (.I0(src_kernel_win_0_va_38_fu_154[2]),
        .I1(src_kernel_win_0_va_39_fu_158[2]),
        .I2(src_kernel_win_0_va_38_fu_154[3]),
        .I3(src_kernel_win_0_va_39_fu_158[3]),
        .O(\temp_0_i_i_i_059_i_s_reg_1206[7]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_s_reg_1206[7]_i_11 
       (.I0(src_kernel_win_0_va_38_fu_154[0]),
        .I1(src_kernel_win_0_va_39_fu_158[0]),
        .I2(src_kernel_win_0_va_38_fu_154[1]),
        .I3(src_kernel_win_0_va_39_fu_158[1]),
        .O(\temp_0_i_i_i_059_i_s_reg_1206[7]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_s_reg_1206[7]_i_2 
       (.I0(src_kernel_win_0_va_38_fu_154[7]),
        .I1(src_kernel_win_0_va_39_fu_158[7]),
        .I2(\temp_0_i_i_i_059_i_s_reg_1206_reg[7]_i_3_n_0 ),
        .O(temp_0_i_i_i_059_i_s_fu_833_p3[7]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_s_reg_1206[7]_i_4 
       (.I0(src_kernel_win_0_va_38_fu_154[6]),
        .I1(src_kernel_win_0_va_39_fu_158[6]),
        .I2(src_kernel_win_0_va_39_fu_158[7]),
        .I3(src_kernel_win_0_va_38_fu_154[7]),
        .O(\temp_0_i_i_i_059_i_s_reg_1206[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_s_reg_1206[7]_i_5 
       (.I0(src_kernel_win_0_va_38_fu_154[4]),
        .I1(src_kernel_win_0_va_39_fu_158[4]),
        .I2(src_kernel_win_0_va_39_fu_158[5]),
        .I3(src_kernel_win_0_va_38_fu_154[5]),
        .O(\temp_0_i_i_i_059_i_s_reg_1206[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_s_reg_1206[7]_i_6 
       (.I0(src_kernel_win_0_va_38_fu_154[2]),
        .I1(src_kernel_win_0_va_39_fu_158[2]),
        .I2(src_kernel_win_0_va_39_fu_158[3]),
        .I3(src_kernel_win_0_va_38_fu_154[3]),
        .O(\temp_0_i_i_i_059_i_s_reg_1206[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_s_reg_1206[7]_i_7 
       (.I0(src_kernel_win_0_va_38_fu_154[0]),
        .I1(src_kernel_win_0_va_39_fu_158[0]),
        .I2(src_kernel_win_0_va_39_fu_158[1]),
        .I3(src_kernel_win_0_va_38_fu_154[1]),
        .O(\temp_0_i_i_i_059_i_s_reg_1206[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_s_reg_1206[7]_i_8 
       (.I0(src_kernel_win_0_va_38_fu_154[6]),
        .I1(src_kernel_win_0_va_39_fu_158[6]),
        .I2(src_kernel_win_0_va_38_fu_154[7]),
        .I3(src_kernel_win_0_va_39_fu_158[7]),
        .O(\temp_0_i_i_i_059_i_s_reg_1206[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_s_reg_1206[7]_i_9 
       (.I0(src_kernel_win_0_va_38_fu_154[4]),
        .I1(src_kernel_win_0_va_39_fu_158[4]),
        .I2(src_kernel_win_0_va_38_fu_154[5]),
        .I3(src_kernel_win_0_va_39_fu_158[5]),
        .O(\temp_0_i_i_i_059_i_s_reg_1206[7]_i_9_n_0 ));
  FDRE \temp_0_i_i_i_059_i_s_reg_1206_reg[0] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_s_reg_12060),
        .D(temp_0_i_i_i_059_i_s_fu_833_p3[0]),
        .Q(temp_0_i_i_i_059_i_s_reg_1206[0]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_s_reg_1206_reg[1] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_s_reg_12060),
        .D(temp_0_i_i_i_059_i_s_fu_833_p3[1]),
        .Q(temp_0_i_i_i_059_i_s_reg_1206[1]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_s_reg_1206_reg[2] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_s_reg_12060),
        .D(temp_0_i_i_i_059_i_s_fu_833_p3[2]),
        .Q(temp_0_i_i_i_059_i_s_reg_1206[2]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_s_reg_1206_reg[3] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_s_reg_12060),
        .D(temp_0_i_i_i_059_i_s_fu_833_p3[3]),
        .Q(temp_0_i_i_i_059_i_s_reg_1206[3]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_s_reg_1206_reg[4] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_s_reg_12060),
        .D(temp_0_i_i_i_059_i_s_fu_833_p3[4]),
        .Q(temp_0_i_i_i_059_i_s_reg_1206[4]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_s_reg_1206_reg[5] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_s_reg_12060),
        .D(temp_0_i_i_i_059_i_s_fu_833_p3[5]),
        .Q(temp_0_i_i_i_059_i_s_reg_1206[5]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_s_reg_1206_reg[6] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_s_reg_12060),
        .D(temp_0_i_i_i_059_i_s_fu_833_p3[6]),
        .Q(temp_0_i_i_i_059_i_s_reg_1206[6]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_s_reg_1206_reg[7] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_s_reg_12060),
        .D(temp_0_i_i_i_059_i_s_fu_833_p3[7]),
        .Q(temp_0_i_i_i_059_i_s_reg_1206[7]),
        .R(1'b0));
  CARRY4 \temp_0_i_i_i_059_i_s_reg_1206_reg[7]_i_3 
       (.CI(1'b0),
        .CO({\temp_0_i_i_i_059_i_s_reg_1206_reg[7]_i_3_n_0 ,\temp_0_i_i_i_059_i_s_reg_1206_reg[7]_i_3_n_1 ,\temp_0_i_i_i_059_i_s_reg_1206_reg[7]_i_3_n_2 ,\temp_0_i_i_i_059_i_s_reg_1206_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\temp_0_i_i_i_059_i_s_reg_1206[7]_i_4_n_0 ,\temp_0_i_i_i_059_i_s_reg_1206[7]_i_5_n_0 ,\temp_0_i_i_i_059_i_s_reg_1206[7]_i_6_n_0 ,\temp_0_i_i_i_059_i_s_reg_1206[7]_i_7_n_0 }),
        .O(\NLW_temp_0_i_i_i_059_i_s_reg_1206_reg[7]_i_3_O_UNCONNECTED [3:0]),
        .S({\temp_0_i_i_i_059_i_s_reg_1206[7]_i_8_n_0 ,\temp_0_i_i_i_059_i_s_reg_1206[7]_i_9_n_0 ,\temp_0_i_i_i_059_i_s_reg_1206[7]_i_10_n_0 ,\temp_0_i_i_i_059_i_s_reg_1206[7]_i_11_n_0 }));
  LUT4 #(
    .INIT(16'hA898)) 
    \tmp_134_reg_1116[0]_i_1 
       (.I0(p_neg393_i_i_i_reg_1064[0]),
        .I1(O),
        .I2(tmp_639_i_fu_403_p2),
        .I3(\t_V_reg_264_reg_n_0_[0] ),
        .O(\tmp_134_reg_1116[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF1E000000E100)) 
    \tmp_134_reg_1116[1]_i_1 
       (.I0(\t_V_reg_264_reg_n_0_[0] ),
        .I1(p_neg393_i_i_i_reg_1064[0]),
        .I2(\tmp_134_reg_1116_reg[1]_i_2_n_7 ),
        .I3(tmp_639_i_fu_403_p2),
        .I4(O),
        .I5(p_neg393_i_i_i_reg_1064[1]),
        .O(row_assign_18_i_fu_519_p20_out));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_134_reg_1116[1]_i_12 
       (.I0(\t_V_reg_264_reg_n_0_[16] ),
        .O(\tmp_134_reg_1116[1]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_134_reg_1116[1]_i_13 
       (.I0(\t_V_reg_264_reg_n_0_[15] ),
        .O(\tmp_134_reg_1116[1]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_134_reg_1116[1]_i_14 
       (.I0(\t_V_reg_264_reg_n_0_[14] ),
        .O(\tmp_134_reg_1116[1]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_134_reg_1116[1]_i_15 
       (.I0(\t_V_reg_264_reg_n_0_[13] ),
        .O(\tmp_134_reg_1116[1]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_134_reg_1116[1]_i_17 
       (.I0(extLd_cast31_i_reg_1034[15]),
        .I1(\tmp_134_reg_1116_reg[1]_i_4_n_5 ),
        .I2(extLd_cast31_i_reg_1034[14]),
        .I3(\tmp_134_reg_1116_reg[1]_i_4_n_6 ),
        .O(\tmp_134_reg_1116[1]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_134_reg_1116[1]_i_18 
       (.I0(extLd_cast31_i_reg_1034[13]),
        .I1(\tmp_134_reg_1116_reg[1]_i_4_n_7 ),
        .I2(extLd_cast31_i_reg_1034[12]),
        .I3(\tmp_134_reg_1116_reg[1]_i_11_n_4 ),
        .O(\tmp_134_reg_1116[1]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_134_reg_1116[1]_i_19 
       (.I0(extLd_cast31_i_reg_1034[11]),
        .I1(\tmp_134_reg_1116_reg[1]_i_11_n_5 ),
        .I2(extLd_cast31_i_reg_1034[10]),
        .I3(\tmp_134_reg_1116_reg[1]_i_11_n_6 ),
        .O(\tmp_134_reg_1116[1]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_134_reg_1116[1]_i_20 
       (.I0(extLd_cast31_i_reg_1034[9]),
        .I1(\tmp_134_reg_1116_reg[1]_i_11_n_7 ),
        .I2(extLd_cast31_i_reg_1034[8]),
        .I3(\tmp_134_reg_1116_reg[1]_i_25_n_4 ),
        .O(\tmp_134_reg_1116[1]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_134_reg_1116[1]_i_21 
       (.I0(\tmp_134_reg_1116_reg[1]_i_4_n_5 ),
        .I1(extLd_cast31_i_reg_1034[15]),
        .I2(\tmp_134_reg_1116_reg[1]_i_4_n_6 ),
        .I3(extLd_cast31_i_reg_1034[14]),
        .O(\tmp_134_reg_1116[1]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_134_reg_1116[1]_i_22 
       (.I0(\tmp_134_reg_1116_reg[1]_i_4_n_7 ),
        .I1(extLd_cast31_i_reg_1034[13]),
        .I2(\tmp_134_reg_1116_reg[1]_i_11_n_4 ),
        .I3(extLd_cast31_i_reg_1034[12]),
        .O(\tmp_134_reg_1116[1]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_134_reg_1116[1]_i_23 
       (.I0(\tmp_134_reg_1116_reg[1]_i_11_n_5 ),
        .I1(extLd_cast31_i_reg_1034[11]),
        .I2(\tmp_134_reg_1116_reg[1]_i_11_n_6 ),
        .I3(extLd_cast31_i_reg_1034[10]),
        .O(\tmp_134_reg_1116[1]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_134_reg_1116[1]_i_24 
       (.I0(\tmp_134_reg_1116_reg[1]_i_11_n_7 ),
        .I1(extLd_cast31_i_reg_1034[9]),
        .I2(\tmp_134_reg_1116_reg[1]_i_25_n_4 ),
        .I3(extLd_cast31_i_reg_1034[8]),
        .O(\tmp_134_reg_1116[1]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_134_reg_1116[1]_i_26 
       (.I0(\t_V_reg_264_reg_n_0_[12] ),
        .O(\tmp_134_reg_1116[1]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_134_reg_1116[1]_i_27 
       (.I0(\t_V_reg_264_reg_n_0_[11] ),
        .O(\tmp_134_reg_1116[1]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_134_reg_1116[1]_i_28 
       (.I0(\t_V_reg_264_reg_n_0_[10] ),
        .O(\tmp_134_reg_1116[1]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_134_reg_1116[1]_i_29 
       (.I0(\t_V_reg_264_reg_n_0_[9] ),
        .O(\tmp_134_reg_1116[1]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_134_reg_1116[1]_i_30 
       (.I0(extLd_cast31_i_reg_1034[7]),
        .I1(\tmp_134_reg_1116_reg[1]_i_25_n_5 ),
        .I2(extLd_cast31_i_reg_1034[6]),
        .I3(\tmp_134_reg_1116_reg[1]_i_25_n_6 ),
        .O(\tmp_134_reg_1116[1]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_134_reg_1116[1]_i_31 
       (.I0(extLd_cast31_i_reg_1034[5]),
        .I1(\tmp_134_reg_1116_reg[1]_i_25_n_7 ),
        .I2(extLd_cast31_i_reg_1034[4]),
        .I3(\tmp_134_reg_1116_reg[1]_i_2_n_4 ),
        .O(\tmp_134_reg_1116[1]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_134_reg_1116[1]_i_32 
       (.I0(extLd_cast31_i_reg_1034[3]),
        .I1(\tmp_134_reg_1116_reg[1]_i_2_n_5 ),
        .I2(extLd_cast31_i_reg_1034[2]),
        .I3(\tmp_134_reg_1116_reg[1]_i_2_n_6 ),
        .O(\tmp_134_reg_1116[1]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'hB222)) 
    \tmp_134_reg_1116[1]_i_33 
       (.I0(extLd_cast31_i_reg_1034[1]),
        .I1(\tmp_134_reg_1116_reg[1]_i_2_n_7 ),
        .I2(extLd_cast31_i_reg_1034[0]),
        .I3(\t_V_reg_264_reg_n_0_[0] ),
        .O(\tmp_134_reg_1116[1]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_134_reg_1116[1]_i_34 
       (.I0(\tmp_134_reg_1116_reg[1]_i_25_n_5 ),
        .I1(extLd_cast31_i_reg_1034[7]),
        .I2(\tmp_134_reg_1116_reg[1]_i_25_n_6 ),
        .I3(extLd_cast31_i_reg_1034[6]),
        .O(\tmp_134_reg_1116[1]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_134_reg_1116[1]_i_35 
       (.I0(\tmp_134_reg_1116_reg[1]_i_25_n_7 ),
        .I1(extLd_cast31_i_reg_1034[5]),
        .I2(\tmp_134_reg_1116_reg[1]_i_2_n_4 ),
        .I3(extLd_cast31_i_reg_1034[4]),
        .O(\tmp_134_reg_1116[1]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_134_reg_1116[1]_i_36 
       (.I0(\tmp_134_reg_1116_reg[1]_i_2_n_5 ),
        .I1(extLd_cast31_i_reg_1034[3]),
        .I2(\tmp_134_reg_1116_reg[1]_i_2_n_6 ),
        .I3(extLd_cast31_i_reg_1034[2]),
        .O(\tmp_134_reg_1116[1]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \tmp_134_reg_1116[1]_i_37 
       (.I0(\t_V_reg_264_reg_n_0_[0] ),
        .I1(extLd_cast31_i_reg_1034[0]),
        .I2(\tmp_134_reg_1116_reg[1]_i_2_n_7 ),
        .I3(extLd_cast31_i_reg_1034[1]),
        .O(\tmp_134_reg_1116[1]_i_37_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_134_reg_1116[1]_i_38 
       (.I0(\t_V_reg_264_reg_n_0_[8] ),
        .O(\tmp_134_reg_1116[1]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_134_reg_1116[1]_i_39 
       (.I0(\t_V_reg_264_reg_n_0_[7] ),
        .O(\tmp_134_reg_1116[1]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_134_reg_1116[1]_i_40 
       (.I0(\t_V_reg_264_reg_n_0_[6] ),
        .O(\tmp_134_reg_1116[1]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_134_reg_1116[1]_i_41 
       (.I0(\t_V_reg_264_reg_n_0_[5] ),
        .O(\tmp_134_reg_1116[1]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_134_reg_1116[1]_i_5 
       (.I0(\t_V_reg_264_reg_n_0_[4] ),
        .O(\tmp_134_reg_1116[1]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_134_reg_1116[1]_i_6 
       (.I0(\t_V_reg_264_reg_n_0_[3] ),
        .O(\tmp_134_reg_1116[1]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_134_reg_1116[1]_i_7 
       (.I0(\t_V_reg_264_reg_n_0_[2] ),
        .O(\tmp_134_reg_1116[1]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_134_reg_1116[1]_i_8 
       (.I0(\t_V_reg_264_reg_n_0_[1] ),
        .O(\tmp_134_reg_1116[1]_i_8_n_0 ));
  FDRE \tmp_134_reg_1116_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_1096[0]_i_1_n_0 ),
        .D(\tmp_134_reg_1116[0]_i_1_n_0 ),
        .Q(tmp_134_reg_1116[0]),
        .R(1'b0));
  FDRE \tmp_134_reg_1116_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_reg_1096[0]_i_1_n_0 ),
        .D(row_assign_18_i_fu_519_p20_out),
        .Q(tmp_134_reg_1116[1]),
        .R(1'b0));
  CARRY4 \tmp_134_reg_1116_reg[1]_i_11 
       (.CI(\tmp_134_reg_1116_reg[1]_i_25_n_0 ),
        .CO({\tmp_134_reg_1116_reg[1]_i_11_n_0 ,\tmp_134_reg_1116_reg[1]_i_11_n_1 ,\tmp_134_reg_1116_reg[1]_i_11_n_2 ,\tmp_134_reg_1116_reg[1]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_264_reg_n_0_[12] ,\t_V_reg_264_reg_n_0_[11] ,\t_V_reg_264_reg_n_0_[10] ,\t_V_reg_264_reg_n_0_[9] }),
        .O({\tmp_134_reg_1116_reg[1]_i_11_n_4 ,\tmp_134_reg_1116_reg[1]_i_11_n_5 ,\tmp_134_reg_1116_reg[1]_i_11_n_6 ,\tmp_134_reg_1116_reg[1]_i_11_n_7 }),
        .S({\tmp_134_reg_1116[1]_i_26_n_0 ,\tmp_134_reg_1116[1]_i_27_n_0 ,\tmp_134_reg_1116[1]_i_28_n_0 ,\tmp_134_reg_1116[1]_i_29_n_0 }));
  CARRY4 \tmp_134_reg_1116_reg[1]_i_16 
       (.CI(1'b0),
        .CO({\tmp_134_reg_1116_reg[1]_i_16_n_0 ,\tmp_134_reg_1116_reg[1]_i_16_n_1 ,\tmp_134_reg_1116_reg[1]_i_16_n_2 ,\tmp_134_reg_1116_reg[1]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_134_reg_1116[1]_i_30_n_0 ,\tmp_134_reg_1116[1]_i_31_n_0 ,\tmp_134_reg_1116[1]_i_32_n_0 ,\tmp_134_reg_1116[1]_i_33_n_0 }),
        .O(\NLW_tmp_134_reg_1116_reg[1]_i_16_O_UNCONNECTED [3:0]),
        .S({\tmp_134_reg_1116[1]_i_34_n_0 ,\tmp_134_reg_1116[1]_i_35_n_0 ,\tmp_134_reg_1116[1]_i_36_n_0 ,\tmp_134_reg_1116[1]_i_37_n_0 }));
  CARRY4 \tmp_134_reg_1116_reg[1]_i_2 
       (.CI(1'b0),
        .CO({\tmp_134_reg_1116_reg[1]_i_2_n_0 ,\tmp_134_reg_1116_reg[1]_i_2_n_1 ,\tmp_134_reg_1116_reg[1]_i_2_n_2 ,\tmp_134_reg_1116_reg[1]_i_2_n_3 }),
        .CYINIT(\t_V_reg_264_reg_n_0_[0] ),
        .DI({\t_V_reg_264_reg_n_0_[4] ,\t_V_reg_264_reg_n_0_[3] ,\t_V_reg_264_reg_n_0_[2] ,\t_V_reg_264_reg_n_0_[1] }),
        .O({\tmp_134_reg_1116_reg[1]_i_2_n_4 ,\tmp_134_reg_1116_reg[1]_i_2_n_5 ,\tmp_134_reg_1116_reg[1]_i_2_n_6 ,\tmp_134_reg_1116_reg[1]_i_2_n_7 }),
        .S({\tmp_134_reg_1116[1]_i_5_n_0 ,\tmp_134_reg_1116[1]_i_6_n_0 ,\tmp_134_reg_1116[1]_i_7_n_0 ,\tmp_134_reg_1116[1]_i_8_n_0 }));
  CARRY4 \tmp_134_reg_1116_reg[1]_i_25 
       (.CI(\tmp_134_reg_1116_reg[1]_i_2_n_0 ),
        .CO({\tmp_134_reg_1116_reg[1]_i_25_n_0 ,\tmp_134_reg_1116_reg[1]_i_25_n_1 ,\tmp_134_reg_1116_reg[1]_i_25_n_2 ,\tmp_134_reg_1116_reg[1]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_264_reg_n_0_[8] ,\t_V_reg_264_reg_n_0_[7] ,\t_V_reg_264_reg_n_0_[6] ,\t_V_reg_264_reg_n_0_[5] }),
        .O({\tmp_134_reg_1116_reg[1]_i_25_n_4 ,\tmp_134_reg_1116_reg[1]_i_25_n_5 ,\tmp_134_reg_1116_reg[1]_i_25_n_6 ,\tmp_134_reg_1116_reg[1]_i_25_n_7 }),
        .S({\tmp_134_reg_1116[1]_i_38_n_0 ,\tmp_134_reg_1116[1]_i_39_n_0 ,\tmp_134_reg_1116[1]_i_40_n_0 ,\tmp_134_reg_1116[1]_i_41_n_0 }));
  CARRY4 \tmp_134_reg_1116_reg[1]_i_3 
       (.CI(\tmp_134_reg_1116_reg[1]_i_9_n_0 ),
        .CO({\NLW_tmp_134_reg_1116_reg[1]_i_3_CO_UNCONNECTED [3:1],tmp_639_i_fu_403_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,O}),
        .O(\NLW_tmp_134_reg_1116_reg[1]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,S}));
  CARRY4 \tmp_134_reg_1116_reg[1]_i_4 
       (.CI(\tmp_134_reg_1116_reg[1]_i_11_n_0 ),
        .CO({\NLW_tmp_134_reg_1116_reg[1]_i_4_CO_UNCONNECTED [3],\tmp_134_reg_1116_reg[1]_i_4_n_1 ,\tmp_134_reg_1116_reg[1]_i_4_n_2 ,\tmp_134_reg_1116_reg[1]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\t_V_reg_264_reg_n_0_[15] ,\t_V_reg_264_reg_n_0_[14] ,\t_V_reg_264_reg_n_0_[13] }),
        .O({O,\tmp_134_reg_1116_reg[1]_i_4_n_5 ,\tmp_134_reg_1116_reg[1]_i_4_n_6 ,\tmp_134_reg_1116_reg[1]_i_4_n_7 }),
        .S({\tmp_134_reg_1116[1]_i_12_n_0 ,\tmp_134_reg_1116[1]_i_13_n_0 ,\tmp_134_reg_1116[1]_i_14_n_0 ,\tmp_134_reg_1116[1]_i_15_n_0 }));
  CARRY4 \tmp_134_reg_1116_reg[1]_i_9 
       (.CI(\tmp_134_reg_1116_reg[1]_i_16_n_0 ),
        .CO({\tmp_134_reg_1116_reg[1]_i_9_n_0 ,\tmp_134_reg_1116_reg[1]_i_9_n_1 ,\tmp_134_reg_1116_reg[1]_i_9_n_2 ,\tmp_134_reg_1116_reg[1]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_134_reg_1116[1]_i_17_n_0 ,\tmp_134_reg_1116[1]_i_18_n_0 ,\tmp_134_reg_1116[1]_i_19_n_0 ,\tmp_134_reg_1116[1]_i_20_n_0 }),
        .O(\NLW_tmp_134_reg_1116_reg[1]_i_9_O_UNCONNECTED [3:0]),
        .S({\tmp_134_reg_1116[1]_i_21_n_0 ,\tmp_134_reg_1116[1]_i_22_n_0 ,\tmp_134_reg_1116[1]_i_23_n_0 ,\tmp_134_reg_1116[1]_i_24_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_138_reg_1167[0]_i_1 
       (.I0(tmp_57_i_reg_1058[0]),
        .I1(\x_reg_1144_reg_n_0_[0] ),
        .O(col_assign_2_fu_674_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \tmp_138_reg_1167[1]_i_1 
       (.I0(tmp_57_i_reg_1058[0]),
        .I1(\x_reg_1144_reg_n_0_[0] ),
        .I2(\x_reg_1144_reg_n_0_[1] ),
        .I3(tmp_57_i_reg_1058[1]),
        .O(col_assign_2_fu_674_p2[1]));
  FDRE \tmp_138_reg_1167_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_1150_pp0_iter1_reg0),
        .D(col_assign_2_fu_674_p2[0]),
        .Q(tmp_138_reg_1167[0]),
        .R(1'b0));
  FDRE \tmp_138_reg_1167_reg[1] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_1150_pp0_iter1_reg0),
        .D(col_assign_2_fu_674_p2[1]),
        .Q(tmp_138_reg_1167[1]),
        .R(1'b0));
  FDRE \tmp_56_i_reg_1053_reg[0] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][15]_1 [0]),
        .Q(tmp_56_i_reg_1053[0]),
        .R(1'b0));
  FDRE \tmp_56_i_reg_1053_reg[10] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][15]_1 [10]),
        .Q(tmp_56_i_reg_1053[10]),
        .R(1'b0));
  FDRE \tmp_56_i_reg_1053_reg[11] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][15]_1 [11]),
        .Q(tmp_56_i_reg_1053[11]),
        .R(1'b0));
  FDRE \tmp_56_i_reg_1053_reg[12] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][15]_1 [12]),
        .Q(tmp_56_i_reg_1053[12]),
        .R(1'b0));
  FDRE \tmp_56_i_reg_1053_reg[13] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][15]_1 [13]),
        .Q(tmp_56_i_reg_1053[13]),
        .R(1'b0));
  FDRE \tmp_56_i_reg_1053_reg[14] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][15]_1 [14]),
        .Q(tmp_56_i_reg_1053[14]),
        .R(1'b0));
  FDRE \tmp_56_i_reg_1053_reg[15] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][15]_1 [15]),
        .Q(tmp_56_i_reg_1053[15]),
        .R(1'b0));
  FDRE \tmp_56_i_reg_1053_reg[16] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][15]_1 [16]),
        .Q(tmp_56_i_reg_1053[16]),
        .R(1'b0));
  FDRE \tmp_56_i_reg_1053_reg[1] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][15]_1 [1]),
        .Q(tmp_56_i_reg_1053[1]),
        .R(1'b0));
  FDRE \tmp_56_i_reg_1053_reg[2] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][15]_1 [2]),
        .Q(tmp_56_i_reg_1053[2]),
        .R(1'b0));
  FDRE \tmp_56_i_reg_1053_reg[3] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][15]_1 [3]),
        .Q(tmp_56_i_reg_1053[3]),
        .R(1'b0));
  FDRE \tmp_56_i_reg_1053_reg[4] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][15]_1 [4]),
        .Q(tmp_56_i_reg_1053[4]),
        .R(1'b0));
  FDRE \tmp_56_i_reg_1053_reg[5] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][15]_1 [5]),
        .Q(tmp_56_i_reg_1053[5]),
        .R(1'b0));
  FDRE \tmp_56_i_reg_1053_reg[6] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][15]_1 [6]),
        .Q(tmp_56_i_reg_1053[6]),
        .R(1'b0));
  FDRE \tmp_56_i_reg_1053_reg[7] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][15]_1 [7]),
        .Q(tmp_56_i_reg_1053[7]),
        .R(1'b0));
  FDRE \tmp_56_i_reg_1053_reg[8] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][15]_1 [8]),
        .Q(tmp_56_i_reg_1053[8]),
        .R(1'b0));
  FDRE \tmp_56_i_reg_1053_reg[9] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][15]_1 [9]),
        .Q(tmp_56_i_reg_1053[9]),
        .R(1'b0));
  FDRE \tmp_57_i_reg_1058_reg[0] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\mOutPtr_reg[1] [0]),
        .Q(tmp_57_i_reg_1058[0]),
        .R(1'b0));
  FDRE \tmp_57_i_reg_1058_reg[1] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\mOutPtr_reg[1] [1]),
        .Q(tmp_57_i_reg_1058[1]),
        .R(1'b0));
  FDRE \tmp_57_i_reg_1058_reg[2] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\mOutPtr_reg[1] [2]),
        .Q(tmp_57_i_reg_1058[2]),
        .R(1'b0));
  FDRE \tmp_57_i_reg_1058_reg[3] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\mOutPtr_reg[1] [3]),
        .Q(tmp_57_i_reg_1058[3]),
        .R(1'b0));
  FDRE \tmp_57_i_reg_1058_reg[4] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\mOutPtr_reg[1] [4]),
        .Q(tmp_57_i_reg_1058[4]),
        .R(1'b0));
  FDRE \tmp_57_i_reg_1058_reg[5] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\mOutPtr_reg[1] [5]),
        .Q(tmp_57_i_reg_1058[5]),
        .R(1'b0));
  FDRE \tmp_57_i_reg_1058_reg[6] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\mOutPtr_reg[1] [6]),
        .Q(tmp_57_i_reg_1058[6]),
        .R(1'b0));
  FDRE \tmp_57_i_reg_1058_reg[7] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\mOutPtr_reg[1] [7]),
        .Q(tmp_57_i_reg_1058[7]),
        .R(1'b0));
  FDRE \tmp_57_i_reg_1058_reg[8] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\mOutPtr_reg[1] [8]),
        .Q(tmp_57_i_reg_1058[8]),
        .R(1'b0));
  FDRE \tmp_57_i_reg_1058_reg[9] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\mOutPtr_reg[1] [9]),
        .Q(tmp_57_i_reg_1058[9]),
        .R(1'b0));
  FDRE \tmp_582_not_i_reg_1091_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_1096[0]_i_1_n_0 ),
        .D(tmp_582_not_i_fu_344_p2),
        .Q(tmp_582_not_i_reg_1091),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_58_i_reg_1087[0]_i_10 
       (.I0(\t_V_reg_264_reg_n_0_[12] ),
        .I1(extLd_cast31_i_reg_1034[12]),
        .I2(extLd_cast31_i_reg_1034[13]),
        .I3(\t_V_reg_264_reg_n_0_[13] ),
        .O(\tmp_58_i_reg_1087[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_58_i_reg_1087[0]_i_11 
       (.I0(\t_V_reg_264_reg_n_0_[10] ),
        .I1(extLd_cast31_i_reg_1034[10]),
        .I2(extLd_cast31_i_reg_1034[11]),
        .I3(\t_V_reg_264_reg_n_0_[11] ),
        .O(\tmp_58_i_reg_1087[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_58_i_reg_1087[0]_i_12 
       (.I0(\t_V_reg_264_reg_n_0_[8] ),
        .I1(extLd_cast31_i_reg_1034[8]),
        .I2(extLd_cast31_i_reg_1034[9]),
        .I3(\t_V_reg_264_reg_n_0_[9] ),
        .O(\tmp_58_i_reg_1087[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_58_i_reg_1087[0]_i_13 
       (.I0(extLd_cast31_i_reg_1034[6]),
        .I1(\t_V_reg_264_reg_n_0_[6] ),
        .I2(\t_V_reg_264_reg_n_0_[7] ),
        .I3(extLd_cast31_i_reg_1034[7]),
        .O(\tmp_58_i_reg_1087[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_58_i_reg_1087[0]_i_14 
       (.I0(extLd_cast31_i_reg_1034[4]),
        .I1(\t_V_reg_264_reg_n_0_[4] ),
        .I2(\t_V_reg_264_reg_n_0_[5] ),
        .I3(extLd_cast31_i_reg_1034[5]),
        .O(\tmp_58_i_reg_1087[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_58_i_reg_1087[0]_i_15 
       (.I0(extLd_cast31_i_reg_1034[2]),
        .I1(\t_V_reg_264_reg_n_0_[2] ),
        .I2(\t_V_reg_264_reg_n_0_[3] ),
        .I3(extLd_cast31_i_reg_1034[3]),
        .O(\tmp_58_i_reg_1087[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_58_i_reg_1087[0]_i_16 
       (.I0(extLd_cast31_i_reg_1034[0]),
        .I1(\t_V_reg_264_reg_n_0_[0] ),
        .I2(\t_V_reg_264_reg_n_0_[1] ),
        .I3(extLd_cast31_i_reg_1034[1]),
        .O(\tmp_58_i_reg_1087[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_58_i_reg_1087[0]_i_17 
       (.I0(\t_V_reg_264_reg_n_0_[6] ),
        .I1(extLd_cast31_i_reg_1034[6]),
        .I2(extLd_cast31_i_reg_1034[7]),
        .I3(\t_V_reg_264_reg_n_0_[7] ),
        .O(\tmp_58_i_reg_1087[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_58_i_reg_1087[0]_i_18 
       (.I0(\t_V_reg_264_reg_n_0_[4] ),
        .I1(extLd_cast31_i_reg_1034[4]),
        .I2(extLd_cast31_i_reg_1034[5]),
        .I3(\t_V_reg_264_reg_n_0_[5] ),
        .O(\tmp_58_i_reg_1087[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_58_i_reg_1087[0]_i_19 
       (.I0(\t_V_reg_264_reg_n_0_[2] ),
        .I1(extLd_cast31_i_reg_1034[2]),
        .I2(extLd_cast31_i_reg_1034[3]),
        .I3(\t_V_reg_264_reg_n_0_[3] ),
        .O(\tmp_58_i_reg_1087[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_58_i_reg_1087[0]_i_20 
       (.I0(\t_V_reg_264_reg_n_0_[0] ),
        .I1(extLd_cast31_i_reg_1034[0]),
        .I2(extLd_cast31_i_reg_1034[1]),
        .I3(\t_V_reg_264_reg_n_0_[1] ),
        .O(\tmp_58_i_reg_1087[0]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_58_i_reg_1087[0]_i_3 
       (.I0(\t_V_reg_264_reg_n_0_[16] ),
        .O(\tmp_58_i_reg_1087[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_58_i_reg_1087[0]_i_5 
       (.I0(extLd_cast31_i_reg_1034[14]),
        .I1(\t_V_reg_264_reg_n_0_[14] ),
        .I2(\t_V_reg_264_reg_n_0_[15] ),
        .I3(extLd_cast31_i_reg_1034[15]),
        .O(\tmp_58_i_reg_1087[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_58_i_reg_1087[0]_i_6 
       (.I0(extLd_cast31_i_reg_1034[12]),
        .I1(\t_V_reg_264_reg_n_0_[12] ),
        .I2(\t_V_reg_264_reg_n_0_[13] ),
        .I3(extLd_cast31_i_reg_1034[13]),
        .O(\tmp_58_i_reg_1087[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_58_i_reg_1087[0]_i_7 
       (.I0(extLd_cast31_i_reg_1034[10]),
        .I1(\t_V_reg_264_reg_n_0_[10] ),
        .I2(\t_V_reg_264_reg_n_0_[11] ),
        .I3(extLd_cast31_i_reg_1034[11]),
        .O(\tmp_58_i_reg_1087[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_58_i_reg_1087[0]_i_8 
       (.I0(extLd_cast31_i_reg_1034[8]),
        .I1(\t_V_reg_264_reg_n_0_[8] ),
        .I2(\t_V_reg_264_reg_n_0_[9] ),
        .I3(extLd_cast31_i_reg_1034[9]),
        .O(\tmp_58_i_reg_1087[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_58_i_reg_1087[0]_i_9 
       (.I0(\t_V_reg_264_reg_n_0_[14] ),
        .I1(extLd_cast31_i_reg_1034[14]),
        .I2(extLd_cast31_i_reg_1034[15]),
        .I3(\t_V_reg_264_reg_n_0_[15] ),
        .O(\tmp_58_i_reg_1087[0]_i_9_n_0 ));
  FDRE \tmp_58_i_reg_1087_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_1096[0]_i_1_n_0 ),
        .D(tmp_58_i_fu_339_p2),
        .Q(tmp_58_i_reg_1087),
        .R(1'b0));
  CARRY4 \tmp_58_i_reg_1087_reg[0]_i_1 
       (.CI(\tmp_58_i_reg_1087_reg[0]_i_2_n_0 ),
        .CO({\NLW_tmp_58_i_reg_1087_reg[0]_i_1_CO_UNCONNECTED [3:1],tmp_58_i_fu_339_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_58_i_reg_1087_reg[0]_i_1_O_UNCONNECTED [3:2],tmp_582_not_i_fu_344_p2,\NLW_tmp_58_i_reg_1087_reg[0]_i_1_O_UNCONNECTED [0]}),
        .S({1'b0,1'b0,1'b1,\tmp_58_i_reg_1087[0]_i_3_n_0 }));
  CARRY4 \tmp_58_i_reg_1087_reg[0]_i_2 
       (.CI(\tmp_58_i_reg_1087_reg[0]_i_4_n_0 ),
        .CO({\tmp_58_i_reg_1087_reg[0]_i_2_n_0 ,\tmp_58_i_reg_1087_reg[0]_i_2_n_1 ,\tmp_58_i_reg_1087_reg[0]_i_2_n_2 ,\tmp_58_i_reg_1087_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_58_i_reg_1087[0]_i_5_n_0 ,\tmp_58_i_reg_1087[0]_i_6_n_0 ,\tmp_58_i_reg_1087[0]_i_7_n_0 ,\tmp_58_i_reg_1087[0]_i_8_n_0 }),
        .O(\NLW_tmp_58_i_reg_1087_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_58_i_reg_1087[0]_i_9_n_0 ,\tmp_58_i_reg_1087[0]_i_10_n_0 ,\tmp_58_i_reg_1087[0]_i_11_n_0 ,\tmp_58_i_reg_1087[0]_i_12_n_0 }));
  CARRY4 \tmp_58_i_reg_1087_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\tmp_58_i_reg_1087_reg[0]_i_4_n_0 ,\tmp_58_i_reg_1087_reg[0]_i_4_n_1 ,\tmp_58_i_reg_1087_reg[0]_i_4_n_2 ,\tmp_58_i_reg_1087_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_58_i_reg_1087[0]_i_13_n_0 ,\tmp_58_i_reg_1087[0]_i_14_n_0 ,\tmp_58_i_reg_1087[0]_i_15_n_0 ,\tmp_58_i_reg_1087[0]_i_16_n_0 }),
        .O(\NLW_tmp_58_i_reg_1087_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\tmp_58_i_reg_1087[0]_i_17_n_0 ,\tmp_58_i_reg_1087[0]_i_18_n_0 ,\tmp_58_i_reg_1087[0]_i_19_n_0 ,\tmp_58_i_reg_1087[0]_i_20_n_0 }));
  LUT5 #(
    .INIT(32'hAEA2A2A2)) 
    \tmp_612_2_i_reg_1105[0]_i_1 
       (.I0(\tmp_612_2_i_reg_1105_reg_n_0_[0] ),
        .I1(Q[1]),
        .I2(CO),
        .I3(\t_V_reg_264_reg_n_0_[0] ),
        .I4(\icmp_reg_1096[0]_i_3_n_0 ),
        .O(\tmp_612_2_i_reg_1105[0]_i_1_n_0 ));
  FDRE \tmp_612_2_i_reg_1105_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_612_2_i_reg_1105[0]_i_1_n_0 ),
        .Q(\tmp_612_2_i_reg_1105_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT5 #(
    .INIT(32'hAA3AAA0A)) 
    \tmp_612_i_reg_1101[0]_i_1 
       (.I0(\tmp_612_i_reg_1101_reg_n_0_[0] ),
        .I1(\t_V_reg_264_reg_n_0_[0] ),
        .I2(Q[1]),
        .I3(CO),
        .I4(\icmp_reg_1096[0]_i_3_n_0 ),
        .O(\tmp_612_i_reg_1101[0]_i_1_n_0 ));
  FDRE \tmp_612_i_reg_1101_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_612_i_reg_1101[0]_i_1_n_0 ),
        .Q(\tmp_612_i_reg_1101_reg_n_0_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_634_i_reg_1109[0]_i_10 
       (.I0(\t_V_reg_264_reg_n_0_[12] ),
        .I1(extLd_cast31_i_reg_1034[12]),
        .I2(extLd_cast31_i_reg_1034[13]),
        .I3(\t_V_reg_264_reg_n_0_[13] ),
        .O(\tmp_634_i_reg_1109[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_634_i_reg_1109[0]_i_11 
       (.I0(\t_V_reg_264_reg_n_0_[10] ),
        .I1(extLd_cast31_i_reg_1034[10]),
        .I2(extLd_cast31_i_reg_1034[11]),
        .I3(\t_V_reg_264_reg_n_0_[11] ),
        .O(\tmp_634_i_reg_1109[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_634_i_reg_1109[0]_i_12 
       (.I0(\t_V_reg_264_reg_n_0_[8] ),
        .I1(extLd_cast31_i_reg_1034[8]),
        .I2(extLd_cast31_i_reg_1034[9]),
        .I3(\t_V_reg_264_reg_n_0_[9] ),
        .O(\tmp_634_i_reg_1109[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_634_i_reg_1109[0]_i_13 
       (.I0(\t_V_reg_264_reg_n_0_[6] ),
        .I1(extLd_cast31_i_reg_1034[6]),
        .I2(extLd_cast31_i_reg_1034[7]),
        .I3(\t_V_reg_264_reg_n_0_[7] ),
        .O(\tmp_634_i_reg_1109[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_634_i_reg_1109[0]_i_14 
       (.I0(\t_V_reg_264_reg_n_0_[4] ),
        .I1(extLd_cast31_i_reg_1034[4]),
        .I2(extLd_cast31_i_reg_1034[5]),
        .I3(\t_V_reg_264_reg_n_0_[5] ),
        .O(\tmp_634_i_reg_1109[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_634_i_reg_1109[0]_i_15 
       (.I0(\t_V_reg_264_reg_n_0_[2] ),
        .I1(extLd_cast31_i_reg_1034[2]),
        .I2(extLd_cast31_i_reg_1034[3]),
        .I3(\t_V_reg_264_reg_n_0_[3] ),
        .O(\tmp_634_i_reg_1109[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_634_i_reg_1109[0]_i_16 
       (.I0(\t_V_reg_264_reg_n_0_[0] ),
        .I1(extLd_cast31_i_reg_1034[0]),
        .I2(extLd_cast31_i_reg_1034[1]),
        .I3(\t_V_reg_264_reg_n_0_[1] ),
        .O(\tmp_634_i_reg_1109[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_634_i_reg_1109[0]_i_17 
       (.I0(\t_V_reg_264_reg_n_0_[6] ),
        .I1(extLd_cast31_i_reg_1034[6]),
        .I2(extLd_cast31_i_reg_1034[7]),
        .I3(\t_V_reg_264_reg_n_0_[7] ),
        .O(\tmp_634_i_reg_1109[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_634_i_reg_1109[0]_i_18 
       (.I0(\t_V_reg_264_reg_n_0_[4] ),
        .I1(extLd_cast31_i_reg_1034[4]),
        .I2(extLd_cast31_i_reg_1034[5]),
        .I3(\t_V_reg_264_reg_n_0_[5] ),
        .O(\tmp_634_i_reg_1109[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_634_i_reg_1109[0]_i_19 
       (.I0(\t_V_reg_264_reg_n_0_[2] ),
        .I1(extLd_cast31_i_reg_1034[2]),
        .I2(extLd_cast31_i_reg_1034[3]),
        .I3(\t_V_reg_264_reg_n_0_[3] ),
        .O(\tmp_634_i_reg_1109[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_634_i_reg_1109[0]_i_20 
       (.I0(\t_V_reg_264_reg_n_0_[0] ),
        .I1(extLd_cast31_i_reg_1034[0]),
        .I2(extLd_cast31_i_reg_1034[1]),
        .I3(\t_V_reg_264_reg_n_0_[1] ),
        .O(\tmp_634_i_reg_1109[0]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_634_i_reg_1109[0]_i_3 
       (.I0(\t_V_reg_264_reg_n_0_[16] ),
        .O(\tmp_634_i_reg_1109[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_634_i_reg_1109[0]_i_5 
       (.I0(\t_V_reg_264_reg_n_0_[14] ),
        .I1(extLd_cast31_i_reg_1034[14]),
        .I2(extLd_cast31_i_reg_1034[15]),
        .I3(\t_V_reg_264_reg_n_0_[15] ),
        .O(\tmp_634_i_reg_1109[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_634_i_reg_1109[0]_i_6 
       (.I0(\t_V_reg_264_reg_n_0_[12] ),
        .I1(extLd_cast31_i_reg_1034[12]),
        .I2(extLd_cast31_i_reg_1034[13]),
        .I3(\t_V_reg_264_reg_n_0_[13] ),
        .O(\tmp_634_i_reg_1109[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_634_i_reg_1109[0]_i_7 
       (.I0(\t_V_reg_264_reg_n_0_[10] ),
        .I1(extLd_cast31_i_reg_1034[10]),
        .I2(extLd_cast31_i_reg_1034[11]),
        .I3(\t_V_reg_264_reg_n_0_[11] ),
        .O(\tmp_634_i_reg_1109[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_634_i_reg_1109[0]_i_8 
       (.I0(\t_V_reg_264_reg_n_0_[8] ),
        .I1(extLd_cast31_i_reg_1034[8]),
        .I2(extLd_cast31_i_reg_1034[9]),
        .I3(\t_V_reg_264_reg_n_0_[9] ),
        .O(\tmp_634_i_reg_1109[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_634_i_reg_1109[0]_i_9 
       (.I0(\t_V_reg_264_reg_n_0_[14] ),
        .I1(extLd_cast31_i_reg_1034[14]),
        .I2(extLd_cast31_i_reg_1034[15]),
        .I3(\t_V_reg_264_reg_n_0_[15] ),
        .O(\tmp_634_i_reg_1109[0]_i_9_n_0 ));
  FDRE \tmp_634_i_reg_1109_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_1096[0]_i_1_n_0 ),
        .D(tmp_634_i_fu_378_p2),
        .Q(tmp_634_i_reg_1109),
        .R(1'b0));
  CARRY4 \tmp_634_i_reg_1109_reg[0]_i_1 
       (.CI(\tmp_634_i_reg_1109_reg[0]_i_2_n_0 ),
        .CO({\NLW_tmp_634_i_reg_1109_reg[0]_i_1_CO_UNCONNECTED [3:1],tmp_634_i_fu_378_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\t_V_reg_264_reg_n_0_[16] }),
        .O(\NLW_tmp_634_i_reg_1109_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\tmp_634_i_reg_1109[0]_i_3_n_0 }));
  CARRY4 \tmp_634_i_reg_1109_reg[0]_i_2 
       (.CI(\tmp_634_i_reg_1109_reg[0]_i_4_n_0 ),
        .CO({\tmp_634_i_reg_1109_reg[0]_i_2_n_0 ,\tmp_634_i_reg_1109_reg[0]_i_2_n_1 ,\tmp_634_i_reg_1109_reg[0]_i_2_n_2 ,\tmp_634_i_reg_1109_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_634_i_reg_1109[0]_i_5_n_0 ,\tmp_634_i_reg_1109[0]_i_6_n_0 ,\tmp_634_i_reg_1109[0]_i_7_n_0 ,\tmp_634_i_reg_1109[0]_i_8_n_0 }),
        .O(\NLW_tmp_634_i_reg_1109_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_634_i_reg_1109[0]_i_9_n_0 ,\tmp_634_i_reg_1109[0]_i_10_n_0 ,\tmp_634_i_reg_1109[0]_i_11_n_0 ,\tmp_634_i_reg_1109[0]_i_12_n_0 }));
  CARRY4 \tmp_634_i_reg_1109_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\tmp_634_i_reg_1109_reg[0]_i_4_n_0 ,\tmp_634_i_reg_1109_reg[0]_i_4_n_1 ,\tmp_634_i_reg_1109_reg[0]_i_4_n_2 ,\tmp_634_i_reg_1109_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_634_i_reg_1109[0]_i_13_n_0 ,\tmp_634_i_reg_1109[0]_i_14_n_0 ,\tmp_634_i_reg_1109[0]_i_15_n_0 ,\tmp_634_i_reg_1109[0]_i_16_n_0 }),
        .O(\NLW_tmp_634_i_reg_1109_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\tmp_634_i_reg_1109[0]_i_17_n_0 ,\tmp_634_i_reg_1109[0]_i_18_n_0 ,\tmp_634_i_reg_1109[0]_i_19_n_0 ,\tmp_634_i_reg_1109[0]_i_20_n_0 }));
  LUT4 #(
    .INIT(16'h8000)) 
    \tmp_i_reg_1048[16]_i_1 
       (.I0(Q[0]),
        .I1(img_hls_cols_V_c68_empty_n),
        .I2(img_hls_rows_V_c67_empty_n),
        .I3(Dilate_U0_ap_start),
        .O(Dilate_U0_p_src_rows_V_read));
  FDRE \tmp_i_reg_1048_reg[0] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(D[0]),
        .Q(tmp_i_reg_1048[0]),
        .R(1'b0));
  FDRE \tmp_i_reg_1048_reg[10] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(D[10]),
        .Q(tmp_i_reg_1048[10]),
        .R(1'b0));
  FDRE \tmp_i_reg_1048_reg[11] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(D[11]),
        .Q(tmp_i_reg_1048[11]),
        .R(1'b0));
  FDRE \tmp_i_reg_1048_reg[12] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(D[12]),
        .Q(tmp_i_reg_1048[12]),
        .R(1'b0));
  FDRE \tmp_i_reg_1048_reg[13] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(D[13]),
        .Q(tmp_i_reg_1048[13]),
        .R(1'b0));
  FDRE \tmp_i_reg_1048_reg[14] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(D[14]),
        .Q(tmp_i_reg_1048[14]),
        .R(1'b0));
  FDRE \tmp_i_reg_1048_reg[15] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(D[15]),
        .Q(tmp_i_reg_1048[15]),
        .R(1'b0));
  FDRE \tmp_i_reg_1048_reg[16] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(D[16]),
        .Q(tmp_i_reg_1048[16]),
        .R(1'b0));
  FDRE \tmp_i_reg_1048_reg[1] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(D[1]),
        .Q(tmp_i_reg_1048[1]),
        .R(1'b0));
  FDRE \tmp_i_reg_1048_reg[2] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(D[2]),
        .Q(tmp_i_reg_1048[2]),
        .R(1'b0));
  FDRE \tmp_i_reg_1048_reg[3] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(D[3]),
        .Q(tmp_i_reg_1048[3]),
        .R(1'b0));
  FDRE \tmp_i_reg_1048_reg[4] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(D[4]),
        .Q(tmp_i_reg_1048[4]),
        .R(1'b0));
  FDRE \tmp_i_reg_1048_reg[5] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(D[5]),
        .Q(tmp_i_reg_1048[5]),
        .R(1'b0));
  FDRE \tmp_i_reg_1048_reg[6] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(D[6]),
        .Q(tmp_i_reg_1048[6]),
        .R(1'b0));
  FDRE \tmp_i_reg_1048_reg[7] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(D[7]),
        .Q(tmp_i_reg_1048[7]),
        .R(1'b0));
  FDRE \tmp_i_reg_1048_reg[8] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(D[8]),
        .Q(tmp_i_reg_1048[8]),
        .R(1'b0));
  FDRE \tmp_i_reg_1048_reg[9] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(D[9]),
        .Q(tmp_i_reg_1048[9]),
        .R(1'b0));
  FDRE \tmp_reg_1070_reg[0] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[0][0] [0]),
        .Q(p_neg393_i_i_i_reg_1064[0]),
        .R(1'b0));
  FDRE \tmp_reg_1070_reg[1] 
       (.C(ap_clk),
        .CE(Dilate_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[0][0] [1]),
        .Q(p_neg393_i_i_i_reg_1064[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF704)) 
    \x_reg_1144[0]_i_1 
       (.I0(t_V_7_reg_275_reg),
        .I1(tmp_61_i_fu_627_p2),
        .I2(p_1_in),
        .I3(tmp_57_i_reg_1058[0]),
        .O(x_fu_653_p3[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \x_reg_1144[1]_i_1 
       (.I0(ImagLoc_x_fu_607_p2[1]),
        .I1(tmp_61_i_fu_627_p2),
        .I2(p_1_in),
        .I3(tmp_57_i_reg_1058[1]),
        .O(x_fu_653_p3[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \x_reg_1144[2]_i_1 
       (.I0(ImagLoc_x_fu_607_p2[2]),
        .I1(tmp_61_i_fu_627_p2),
        .I2(p_1_in),
        .I3(tmp_57_i_reg_1058[2]),
        .O(x_fu_653_p3[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \x_reg_1144[3]_i_1 
       (.I0(ImagLoc_x_fu_607_p2[3]),
        .I1(tmp_61_i_fu_627_p2),
        .I2(p_1_in),
        .I3(tmp_57_i_reg_1058[3]),
        .O(x_fu_653_p3[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \x_reg_1144[4]_i_1 
       (.I0(ImagLoc_x_fu_607_p2[4]),
        .I1(tmp_61_i_fu_627_p2),
        .I2(p_1_in),
        .I3(tmp_57_i_reg_1058[4]),
        .O(x_fu_653_p3[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1144[4]_i_3 
       (.I0(t_V_7_reg_275_reg__0[4]),
        .O(\x_reg_1144[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1144[4]_i_4 
       (.I0(t_V_7_reg_275_reg__0[3]),
        .O(\x_reg_1144[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1144[4]_i_5 
       (.I0(t_V_7_reg_275_reg__0[2]),
        .O(\x_reg_1144[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1144[4]_i_6 
       (.I0(t_V_7_reg_275_reg__0[1]),
        .O(\x_reg_1144[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \x_reg_1144[5]_i_1 
       (.I0(ImagLoc_x_fu_607_p2[5]),
        .I1(tmp_61_i_fu_627_p2),
        .I2(p_1_in),
        .I3(tmp_57_i_reg_1058[5]),
        .O(x_fu_653_p3[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \x_reg_1144[6]_i_1 
       (.I0(ImagLoc_x_fu_607_p2[6]),
        .I1(tmp_61_i_fu_627_p2),
        .I2(p_1_in),
        .I3(tmp_57_i_reg_1058[6]),
        .O(x_fu_653_p3[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \x_reg_1144[7]_i_1 
       (.I0(ImagLoc_x_fu_607_p2[7]),
        .I1(tmp_61_i_fu_627_p2),
        .I2(p_1_in),
        .I3(tmp_57_i_reg_1058[7]),
        .O(x_fu_653_p3[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \x_reg_1144[8]_i_1 
       (.I0(ImagLoc_x_fu_607_p2[8]),
        .I1(tmp_61_i_fu_627_p2),
        .I2(p_1_in),
        .I3(tmp_57_i_reg_1058[8]),
        .O(x_fu_653_p3[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1144[8]_i_3 
       (.I0(t_V_7_reg_275_reg__0[8]),
        .O(\x_reg_1144[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1144[8]_i_4 
       (.I0(t_V_7_reg_275_reg__0[7]),
        .O(\x_reg_1144[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1144[8]_i_5 
       (.I0(t_V_7_reg_275_reg__0[6]),
        .O(\x_reg_1144[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1144[8]_i_6 
       (.I0(t_V_7_reg_275_reg__0[5]),
        .O(\x_reg_1144[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \x_reg_1144[9]_i_1 
       (.I0(p_1_in),
        .I1(k_buf_0_val_5_U_n_2),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .O(x_reg_1144));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1144[9]_i_10 
       (.I0(t_V_7_reg_275_reg__0[13]),
        .O(\x_reg_1144[9]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1144[9]_i_11 
       (.I0(t_V_7_reg_275_reg__0[12]),
        .O(\x_reg_1144[9]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1144[9]_i_12 
       (.I0(t_V_7_reg_275_reg__0[11]),
        .O(\x_reg_1144[9]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1144[9]_i_13 
       (.I0(t_V_7_reg_275_reg__0[10]),
        .O(\x_reg_1144[9]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1144[9]_i_14 
       (.I0(t_V_7_reg_275_reg__0[9]),
        .O(\x_reg_1144[9]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1144[9]_i_16 
       (.I0(p_1_in),
        .O(\x_reg_1144[9]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \x_reg_1144[9]_i_18 
       (.I0(extLd20_cast30_i_reg_1043_reg__0[15]),
        .I1(ImagLoc_x_fu_607_p2[15]),
        .I2(extLd20_cast30_i_reg_1043_reg__0[14]),
        .I3(ImagLoc_x_fu_607_p2[14]),
        .O(\x_reg_1144[9]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \x_reg_1144[9]_i_19 
       (.I0(extLd20_cast30_i_reg_1043_reg__0[13]),
        .I1(ImagLoc_x_fu_607_p2[13]),
        .I2(extLd20_cast30_i_reg_1043_reg__0[12]),
        .I3(ImagLoc_x_fu_607_p2[12]),
        .O(\x_reg_1144[9]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \x_reg_1144[9]_i_2 
       (.I0(k_buf_0_val_5_U_n_2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .O(brmerge_i_reg_11500));
  LUT4 #(
    .INIT(16'h22B2)) 
    \x_reg_1144[9]_i_20 
       (.I0(extLd20_cast30_i_reg_1043_reg__0[11]),
        .I1(ImagLoc_x_fu_607_p2[11]),
        .I2(extLd20_cast30_i_reg_1043_reg__0[10]),
        .I3(ImagLoc_x_fu_607_p2[10]),
        .O(\x_reg_1144[9]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \x_reg_1144[9]_i_21 
       (.I0(extLd20_cast30_i_reg_1043_reg__0[9]),
        .I1(ImagLoc_x_fu_607_p2[9]),
        .I2(extLd20_cast30_i_reg_1043_reg__0[8]),
        .I3(ImagLoc_x_fu_607_p2[8]),
        .O(\x_reg_1144[9]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \x_reg_1144[9]_i_22 
       (.I0(ImagLoc_x_fu_607_p2[15]),
        .I1(extLd20_cast30_i_reg_1043_reg__0[15]),
        .I2(ImagLoc_x_fu_607_p2[14]),
        .I3(extLd20_cast30_i_reg_1043_reg__0[14]),
        .O(\x_reg_1144[9]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \x_reg_1144[9]_i_23 
       (.I0(ImagLoc_x_fu_607_p2[13]),
        .I1(extLd20_cast30_i_reg_1043_reg__0[13]),
        .I2(ImagLoc_x_fu_607_p2[12]),
        .I3(extLd20_cast30_i_reg_1043_reg__0[12]),
        .O(\x_reg_1144[9]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \x_reg_1144[9]_i_24 
       (.I0(ImagLoc_x_fu_607_p2[11]),
        .I1(extLd20_cast30_i_reg_1043_reg__0[11]),
        .I2(ImagLoc_x_fu_607_p2[10]),
        .I3(extLd20_cast30_i_reg_1043_reg__0[10]),
        .O(\x_reg_1144[9]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \x_reg_1144[9]_i_25 
       (.I0(ImagLoc_x_fu_607_p2[9]),
        .I1(extLd20_cast30_i_reg_1043_reg__0[9]),
        .I2(ImagLoc_x_fu_607_p2[8]),
        .I3(extLd20_cast30_i_reg_1043_reg__0[8]),
        .O(\x_reg_1144[9]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \x_reg_1144[9]_i_26 
       (.I0(extLd20_cast30_i_reg_1043_reg__0[7]),
        .I1(ImagLoc_x_fu_607_p2[7]),
        .I2(extLd20_cast30_i_reg_1043_reg__0[6]),
        .I3(ImagLoc_x_fu_607_p2[6]),
        .O(\x_reg_1144[9]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \x_reg_1144[9]_i_27 
       (.I0(extLd20_cast30_i_reg_1043_reg__0[5]),
        .I1(ImagLoc_x_fu_607_p2[5]),
        .I2(extLd20_cast30_i_reg_1043_reg__0[4]),
        .I3(ImagLoc_x_fu_607_p2[4]),
        .O(\x_reg_1144[9]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \x_reg_1144[9]_i_28 
       (.I0(extLd20_cast30_i_reg_1043_reg__0[3]),
        .I1(ImagLoc_x_fu_607_p2[3]),
        .I2(extLd20_cast30_i_reg_1043_reg__0[2]),
        .I3(ImagLoc_x_fu_607_p2[2]),
        .O(\x_reg_1144[9]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hB222)) 
    \x_reg_1144[9]_i_29 
       (.I0(extLd20_cast30_i_reg_1043_reg__0[1]),
        .I1(ImagLoc_x_fu_607_p2[1]),
        .I2(t_V_7_reg_275_reg),
        .I3(extLd20_cast30_i_reg_1043_reg__0[0]),
        .O(\x_reg_1144[9]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \x_reg_1144[9]_i_3 
       (.I0(ImagLoc_x_fu_607_p2[9]),
        .I1(tmp_61_i_fu_627_p2),
        .I2(p_1_in),
        .I3(tmp_57_i_reg_1058[9]),
        .O(x_fu_653_p3[9]));
  LUT4 #(
    .INIT(16'h9009)) 
    \x_reg_1144[9]_i_30 
       (.I0(ImagLoc_x_fu_607_p2[7]),
        .I1(extLd20_cast30_i_reg_1043_reg__0[7]),
        .I2(ImagLoc_x_fu_607_p2[6]),
        .I3(extLd20_cast30_i_reg_1043_reg__0[6]),
        .O(\x_reg_1144[9]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \x_reg_1144[9]_i_31 
       (.I0(ImagLoc_x_fu_607_p2[5]),
        .I1(extLd20_cast30_i_reg_1043_reg__0[5]),
        .I2(ImagLoc_x_fu_607_p2[4]),
        .I3(extLd20_cast30_i_reg_1043_reg__0[4]),
        .O(\x_reg_1144[9]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \x_reg_1144[9]_i_32 
       (.I0(ImagLoc_x_fu_607_p2[3]),
        .I1(extLd20_cast30_i_reg_1043_reg__0[3]),
        .I2(ImagLoc_x_fu_607_p2[2]),
        .I3(extLd20_cast30_i_reg_1043_reg__0[2]),
        .O(\x_reg_1144[9]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \x_reg_1144[9]_i_33 
       (.I0(extLd20_cast30_i_reg_1043_reg__0[0]),
        .I1(t_V_7_reg_275_reg),
        .I2(ImagLoc_x_fu_607_p2[1]),
        .I3(extLd20_cast30_i_reg_1043_reg__0[1]),
        .O(\x_reg_1144[9]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1144[9]_i_7 
       (.I0(t_V_7_reg_275_reg__0[16]),
        .O(\x_reg_1144[9]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1144[9]_i_8 
       (.I0(t_V_7_reg_275_reg__0[15]),
        .O(\x_reg_1144[9]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1144[9]_i_9 
       (.I0(t_V_7_reg_275_reg__0[14]),
        .O(\x_reg_1144[9]_i_9_n_0 ));
  FDRE \x_reg_1144_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_11500),
        .D(x_fu_653_p3[0]),
        .Q(\x_reg_1144_reg_n_0_[0] ),
        .R(x_reg_1144));
  FDRE \x_reg_1144_reg[1] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_11500),
        .D(x_fu_653_p3[1]),
        .Q(\x_reg_1144_reg_n_0_[1] ),
        .R(x_reg_1144));
  FDRE \x_reg_1144_reg[2] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_11500),
        .D(x_fu_653_p3[2]),
        .Q(\x_reg_1144_reg_n_0_[2] ),
        .R(x_reg_1144));
  FDRE \x_reg_1144_reg[3] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_11500),
        .D(x_fu_653_p3[3]),
        .Q(\x_reg_1144_reg_n_0_[3] ),
        .R(x_reg_1144));
  FDRE \x_reg_1144_reg[4] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_11500),
        .D(x_fu_653_p3[4]),
        .Q(\x_reg_1144_reg_n_0_[4] ),
        .R(x_reg_1144));
  CARRY4 \x_reg_1144_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\x_reg_1144_reg[4]_i_2_n_0 ,\x_reg_1144_reg[4]_i_2_n_1 ,\x_reg_1144_reg[4]_i_2_n_2 ,\x_reg_1144_reg[4]_i_2_n_3 }),
        .CYINIT(t_V_7_reg_275_reg),
        .DI(t_V_7_reg_275_reg__0[4:1]),
        .O(ImagLoc_x_fu_607_p2[4:1]),
        .S({\x_reg_1144[4]_i_3_n_0 ,\x_reg_1144[4]_i_4_n_0 ,\x_reg_1144[4]_i_5_n_0 ,\x_reg_1144[4]_i_6_n_0 }));
  FDRE \x_reg_1144_reg[5] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_11500),
        .D(x_fu_653_p3[5]),
        .Q(\x_reg_1144_reg_n_0_[5] ),
        .R(x_reg_1144));
  FDRE \x_reg_1144_reg[6] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_11500),
        .D(x_fu_653_p3[6]),
        .Q(\x_reg_1144_reg_n_0_[6] ),
        .R(x_reg_1144));
  FDRE \x_reg_1144_reg[7] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_11500),
        .D(x_fu_653_p3[7]),
        .Q(\x_reg_1144_reg_n_0_[7] ),
        .R(x_reg_1144));
  FDRE \x_reg_1144_reg[8] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_11500),
        .D(x_fu_653_p3[8]),
        .Q(\x_reg_1144_reg_n_0_[8] ),
        .R(x_reg_1144));
  CARRY4 \x_reg_1144_reg[8]_i_2 
       (.CI(\x_reg_1144_reg[4]_i_2_n_0 ),
        .CO({\x_reg_1144_reg[8]_i_2_n_0 ,\x_reg_1144_reg[8]_i_2_n_1 ,\x_reg_1144_reg[8]_i_2_n_2 ,\x_reg_1144_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(t_V_7_reg_275_reg__0[8:5]),
        .O(ImagLoc_x_fu_607_p2[8:5]),
        .S({\x_reg_1144[8]_i_3_n_0 ,\x_reg_1144[8]_i_4_n_0 ,\x_reg_1144[8]_i_5_n_0 ,\x_reg_1144[8]_i_6_n_0 }));
  FDRE \x_reg_1144_reg[9] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_11500),
        .D(x_fu_653_p3[9]),
        .Q(\x_reg_1144_reg_n_0_[9] ),
        .R(x_reg_1144));
  CARRY4 \x_reg_1144_reg[9]_i_15 
       (.CI(\x_reg_1144_reg[9]_i_17_n_0 ),
        .CO({\x_reg_1144_reg[9]_i_15_n_0 ,\x_reg_1144_reg[9]_i_15_n_1 ,\x_reg_1144_reg[9]_i_15_n_2 ,\x_reg_1144_reg[9]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\x_reg_1144[9]_i_18_n_0 ,\x_reg_1144[9]_i_19_n_0 ,\x_reg_1144[9]_i_20_n_0 ,\x_reg_1144[9]_i_21_n_0 }),
        .O(\NLW_x_reg_1144_reg[9]_i_15_O_UNCONNECTED [3:0]),
        .S({\x_reg_1144[9]_i_22_n_0 ,\x_reg_1144[9]_i_23_n_0 ,\x_reg_1144[9]_i_24_n_0 ,\x_reg_1144[9]_i_25_n_0 }));
  CARRY4 \x_reg_1144_reg[9]_i_17 
       (.CI(1'b0),
        .CO({\x_reg_1144_reg[9]_i_17_n_0 ,\x_reg_1144_reg[9]_i_17_n_1 ,\x_reg_1144_reg[9]_i_17_n_2 ,\x_reg_1144_reg[9]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({\x_reg_1144[9]_i_26_n_0 ,\x_reg_1144[9]_i_27_n_0 ,\x_reg_1144[9]_i_28_n_0 ,\x_reg_1144[9]_i_29_n_0 }),
        .O(\NLW_x_reg_1144_reg[9]_i_17_O_UNCONNECTED [3:0]),
        .S({\x_reg_1144[9]_i_30_n_0 ,\x_reg_1144[9]_i_31_n_0 ,\x_reg_1144[9]_i_32_n_0 ,\x_reg_1144[9]_i_33_n_0 }));
  CARRY4 \x_reg_1144_reg[9]_i_4 
       (.CI(\x_reg_1144_reg[9]_i_5_n_0 ),
        .CO({\NLW_x_reg_1144_reg[9]_i_4_CO_UNCONNECTED [3],\x_reg_1144_reg[9]_i_4_n_1 ,\x_reg_1144_reg[9]_i_4_n_2 ,\x_reg_1144_reg[9]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,t_V_7_reg_275_reg__0[15:13]}),
        .O({p_1_in,ImagLoc_x_fu_607_p2[15:13]}),
        .S({\x_reg_1144[9]_i_7_n_0 ,\x_reg_1144[9]_i_8_n_0 ,\x_reg_1144[9]_i_9_n_0 ,\x_reg_1144[9]_i_10_n_0 }));
  CARRY4 \x_reg_1144_reg[9]_i_5 
       (.CI(\x_reg_1144_reg[8]_i_2_n_0 ),
        .CO({\x_reg_1144_reg[9]_i_5_n_0 ,\x_reg_1144_reg[9]_i_5_n_1 ,\x_reg_1144_reg[9]_i_5_n_2 ,\x_reg_1144_reg[9]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI(t_V_7_reg_275_reg__0[12:9]),
        .O(ImagLoc_x_fu_607_p2[12:9]),
        .S({\x_reg_1144[9]_i_11_n_0 ,\x_reg_1144[9]_i_12_n_0 ,\x_reg_1144[9]_i_13_n_0 ,\x_reg_1144[9]_i_14_n_0 }));
  CARRY4 \x_reg_1144_reg[9]_i_6 
       (.CI(\x_reg_1144_reg[9]_i_15_n_0 ),
        .CO({\NLW_x_reg_1144_reg[9]_i_6_CO_UNCONNECTED [3:1],tmp_61_i_fu_627_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_1_in}),
        .O(\NLW_x_reg_1144_reg[9]_i_6_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\x_reg_1144[9]_i_16_n_0 }));
endmodule

(* ORIG_REF_NAME = "Erode" *) 
module m3_for_arty_a7_threshold2_0_1_Erode
   (DOBDO,
    \right_border_buf_0_16_fu_170_reg[7]_0 ,
    CO,
    Q,
    Erode_U0_p_src_cols_V_read,
    Erode_U0_ap_ready,
    Erode_U0_p_src_data_stream_V_read,
    ram_reg,
    O,
    shiftReg_ce,
    mOutPtr110_out,
    \SRL_SIG_reg[0][7] ,
    ap_clk,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    SS,
    ap_rst_n,
    Erode_U0_ap_start,
    img_dilate_rows_V_c_empty_n,
    img_dilate_cols_V_c_empty_n,
    img_dilate_data_stre_empty_n,
    img_erode_data_strea_full_n,
    S,
    start_once_reg_reg,
    start_for_Erode_U0_full_n,
    D,
    if_dout,
    \int_rows_reg[15] ,
    \int_rows_reg[15]_0 ,
    \int_rows_reg[0] ,
    \int_cols_reg[8] );
  output [7:0]DOBDO;
  output [7:0]\right_border_buf_0_16_fu_170_reg[7]_0 ;
  output [0:0]CO;
  output [1:0]Q;
  output Erode_U0_p_src_cols_V_read;
  output Erode_U0_ap_ready;
  output Erode_U0_p_src_data_stream_V_read;
  output ram_reg;
  output [0:0]O;
  output shiftReg_ce;
  output mOutPtr110_out;
  output [7:0]\SRL_SIG_reg[0][7] ;
  input ap_clk;
  input [7:0]DIADI;
  input [7:0]ram_reg_0;
  input [7:0]ram_reg_1;
  input [0:0]SS;
  input ap_rst_n;
  input Erode_U0_ap_start;
  input img_dilate_rows_V_c_empty_n;
  input img_dilate_cols_V_c_empty_n;
  input img_dilate_data_stre_empty_n;
  input img_erode_data_strea_full_n;
  input [0:0]S;
  input start_once_reg_reg;
  input start_for_Erode_U0_full_n;
  input [16:0]D;
  input [15:0]if_dout;
  input [15:0]\int_rows_reg[15] ;
  input [16:0]\int_rows_reg[15]_0 ;
  input [1:0]\int_rows_reg[0] ;
  input [9:0]\int_cols_reg[8] ;

  wire [0:0]CO;
  wire [16:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire Erode_U0_ap_ready;
  wire Erode_U0_ap_start;
  wire Erode_U0_p_src_cols_V_read;
  wire Erode_U0_p_src_data_stream_V_read;
  wire [15:0]ImagLoc_x_fu_607_p2;
  wire [0:0]O;
  wire [1:0]Q;
  wire [0:0]S;
  wire \SRL_SIG[0][7]_i_10__0_n_0 ;
  wire \SRL_SIG[0][7]_i_11__0_n_0 ;
  wire \SRL_SIG[0][7]_i_4__4_n_0 ;
  wire \SRL_SIG[0][7]_i_5__4_n_0 ;
  wire \SRL_SIG[0][7]_i_6__0_n_0 ;
  wire \SRL_SIG[0][7]_i_7__0_n_0 ;
  wire \SRL_SIG[0][7]_i_8__0_n_0 ;
  wire \SRL_SIG[0][7]_i_9__0_n_0 ;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[0][7]_i_3__0_n_1 ;
  wire \SRL_SIG_reg[0][7]_i_3__0_n_2 ;
  wire \SRL_SIG_reg[0][7]_i_3__0_n_3 ;
  wire [0:0]SS;
  wire \ap_CS_fsm[2]_i_1__9_n_0 ;
  wire \ap_CS_fsm[2]_i_4__0_n_0 ;
  wire \ap_CS_fsm[2]_i_5__0_n_0 ;
  wire \ap_CS_fsm[2]_i_6__6_n_0 ;
  wire \ap_CS_fsm[2]_i_7__6_n_0 ;
  wire \ap_CS_fsm[2]_i_8__6_n_0 ;
  wire \ap_CS_fsm[2]_i_9__6_n_0 ;
  wire \ap_CS_fsm[3]_i_2__4_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[2]_i_2__2_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_3__4_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_3__4_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_3__4_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_3__4_n_3 ;
  wire ap_CS_fsm_state9;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone2_in;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__7_n_0;
  wire ap_enable_reg_pp0_iter0_i_2__6_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__7_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__6_n_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter4_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter5_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter5_reg_n_0;
  wire ap_rst_n;
  wire brmerge_i_reg_1150;
  wire brmerge_i_reg_11500;
  wire \brmerge_i_reg_1150[0]_i_1__0_n_0 ;
  wire brmerge_i_reg_1150_pp0_iter1_reg;
  wire brmerge_i_reg_1150_pp0_iter1_reg0;
  wire ce1119_out;
  wire [1:0]col_assign_1_fu_674_p2;
  wire [7:0]col_buf_0_val_0_0_fu_709_p3;
  wire [7:0]col_buf_0_val_1_0_fu_727_p3;
  wire [7:0]col_buf_0_val_2_0_fu_745_p3;
  wire exitcond388_i_i_i_reg_1131;
  wire \exitcond388_i_i_i_reg_1131[0]_i_3__0_n_0 ;
  wire \exitcond388_i_i_i_reg_1131[0]_i_4__0_n_0 ;
  wire \exitcond388_i_i_i_reg_1131[0]_i_5__0_n_0 ;
  wire \exitcond388_i_i_i_reg_1131[0]_i_6__0_n_0 ;
  wire \exitcond388_i_i_i_reg_1131[0]_i_7__0_n_0 ;
  wire \exitcond388_i_i_i_reg_1131[0]_i_8__0_n_0 ;
  wire exitcond388_i_i_i_reg_1131_pp0_iter1_reg;
  wire exitcond388_i_i_i_reg_1131_pp0_iter2_reg;
  wire exitcond388_i_i_i_reg_1131_pp0_iter3_reg;
  wire \exitcond388_i_i_i_reg_1131_reg[0]_i_1__0_n_3 ;
  wire \exitcond388_i_i_i_reg_1131_reg[0]_i_2__0_n_0 ;
  wire \exitcond388_i_i_i_reg_1131_reg[0]_i_2__0_n_1 ;
  wire \exitcond388_i_i_i_reg_1131_reg[0]_i_2__0_n_2 ;
  wire \exitcond388_i_i_i_reg_1131_reg[0]_i_2__0_n_3 ;
  wire [15:0]extLd20_cast30_i_reg_1043_reg;
  wire [15:0]extLd_cast31_i_reg_1034;
  wire [16:0]i_V_fu_333_p2;
  wire [16:0]i_V_reg_1082;
  wire \i_V_reg_1082_reg[12]_i_1__0_n_0 ;
  wire \i_V_reg_1082_reg[12]_i_1__0_n_1 ;
  wire \i_V_reg_1082_reg[12]_i_1__0_n_2 ;
  wire \i_V_reg_1082_reg[12]_i_1__0_n_3 ;
  wire \i_V_reg_1082_reg[16]_i_1__0_n_1 ;
  wire \i_V_reg_1082_reg[16]_i_1__0_n_2 ;
  wire \i_V_reg_1082_reg[16]_i_1__0_n_3 ;
  wire \i_V_reg_1082_reg[4]_i_1__0_n_0 ;
  wire \i_V_reg_1082_reg[4]_i_1__0_n_1 ;
  wire \i_V_reg_1082_reg[4]_i_1__0_n_2 ;
  wire \i_V_reg_1082_reg[4]_i_1__0_n_3 ;
  wire \i_V_reg_1082_reg[8]_i_1__0_n_0 ;
  wire \i_V_reg_1082_reg[8]_i_1__0_n_1 ;
  wire \i_V_reg_1082_reg[8]_i_1__0_n_2 ;
  wire \i_V_reg_1082_reg[8]_i_1__0_n_3 ;
  wire icmp_fu_360_p2;
  wire \icmp_reg_1096[0]_i_1__0_n_0 ;
  wire \icmp_reg_1096[0]_i_3__0_n_0 ;
  wire \icmp_reg_1096[0]_i_4__0_n_0 ;
  wire \icmp_reg_1096[0]_i_5__0_n_0 ;
  wire \icmp_reg_1096[0]_i_6__0_n_0 ;
  wire \icmp_reg_1096_reg_n_0_[0] ;
  wire [15:0]if_dout;
  wire img_dilate_cols_V_c_empty_n;
  wire img_dilate_data_stre_empty_n;
  wire img_dilate_rows_V_c_empty_n;
  wire img_erode_data_strea_full_n;
  wire [9:0]\int_cols_reg[8] ;
  wire [1:0]\int_rows_reg[0] ;
  wire [15:0]\int_rows_reg[15] ;
  wire [16:0]\int_rows_reg[15]_0 ;
  wire k_buf_0_val_3_U_n_20;
  wire k_buf_0_val_3_U_n_21;
  wire k_buf_0_val_3_ce0;
  wire k_buf_0_val_4_U_n_21;
  wire k_buf_0_val_4_ce1;
  wire k_buf_0_val_5_U_n_2;
  wire k_buf_0_val_5_U_n_26;
  wire k_buf_0_val_5_U_n_27;
  wire [9:0]k_buf_0_val_5_addr_reg_1180;
  wire mOutPtr110_out;
  wire or_cond_i425_i_i_i_reg_1140;
  wire \or_cond_i425_i_i_i_reg_1140[0]_i_1__0_n_0 ;
  wire or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg;
  wire or_cond_i_i_i_reg_1157;
  wire \or_cond_i_i_i_reg_1157[0]_i_1__0_n_0 ;
  wire \or_cond_i_i_i_reg_1157[0]_i_2__0_n_0 ;
  wire \or_cond_i_i_i_reg_1157[0]_i_3__0_n_0 ;
  wire \or_cond_i_i_i_reg_1157[0]_i_4__0_n_0 ;
  wire \or_cond_i_i_i_reg_1157[0]_i_5__0_n_0 ;
  wire or_cond_i_i_i_reg_1157_pp0_iter1_reg;
  wire or_cond_i_i_i_reg_1157_pp0_iter2_reg;
  wire or_cond_i_i_i_reg_1157_pp0_iter3_reg;
  wire or_cond_i_i_i_reg_1157_pp0_iter4_reg;
  wire p_0_in;
  wire p_0_in2_in;
  wire p_1_in;
  wire p_1_in__0;
  wire [16:16]p_assign_12_1_i_fu_433_p2;
  wire [15:0]p_assign_12_1_i_fu_433_p2__0;
  wire [15:1]p_assign_12_2_i_fu_472_p2;
  wire [16:16]p_assign_12_2_i_fu_472_p2__0;
  wire [1:0]p_neg393_i_i_i_reg_1064;
  wire ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]right_border_buf_0_15_fu_166;
  wire [7:0]right_border_buf_0_16_fu_170;
  wire [7:0]\right_border_buf_0_16_fu_170_reg[7]_0 ;
  wire [7:0]right_border_buf_0_s_fu_162;
  wire [1:0]row_assign_13_1_t_i_fu_549_p22_out;
  wire [1:0]row_assign_13_1_t_i_reg_1121;
  wire \row_assign_13_1_t_i_reg_1121[1]_i_10_n_0 ;
  wire \row_assign_13_1_t_i_reg_1121[1]_i_11_n_0 ;
  wire \row_assign_13_1_t_i_reg_1121[1]_i_12_n_0 ;
  wire \row_assign_13_1_t_i_reg_1121[1]_i_13_n_0 ;
  wire \row_assign_13_1_t_i_reg_1121[1]_i_14_n_0 ;
  wire \row_assign_13_1_t_i_reg_1121[1]_i_15_n_0 ;
  wire \row_assign_13_1_t_i_reg_1121[1]_i_16_n_0 ;
  wire \row_assign_13_1_t_i_reg_1121[1]_i_18_n_0 ;
  wire \row_assign_13_1_t_i_reg_1121[1]_i_19_n_0 ;
  wire \row_assign_13_1_t_i_reg_1121[1]_i_20_n_0 ;
  wire \row_assign_13_1_t_i_reg_1121[1]_i_21_n_0 ;
  wire \row_assign_13_1_t_i_reg_1121[1]_i_22_n_0 ;
  wire \row_assign_13_1_t_i_reg_1121[1]_i_23_n_0 ;
  wire \row_assign_13_1_t_i_reg_1121[1]_i_24_n_0 ;
  wire \row_assign_13_1_t_i_reg_1121[1]_i_25_n_0 ;
  wire \row_assign_13_1_t_i_reg_1121[1]_i_26_n_0 ;
  wire \row_assign_13_1_t_i_reg_1121[1]_i_27_n_0 ;
  wire \row_assign_13_1_t_i_reg_1121[1]_i_28_n_0 ;
  wire \row_assign_13_1_t_i_reg_1121[1]_i_29_n_0 ;
  wire \row_assign_13_1_t_i_reg_1121[1]_i_31_n_0 ;
  wire \row_assign_13_1_t_i_reg_1121[1]_i_32_n_0 ;
  wire \row_assign_13_1_t_i_reg_1121[1]_i_33_n_0 ;
  wire \row_assign_13_1_t_i_reg_1121[1]_i_34_n_0 ;
  wire \row_assign_13_1_t_i_reg_1121[1]_i_36_n_0 ;
  wire \row_assign_13_1_t_i_reg_1121[1]_i_37_n_0 ;
  wire \row_assign_13_1_t_i_reg_1121[1]_i_38_n_0 ;
  wire \row_assign_13_1_t_i_reg_1121[1]_i_39_n_0 ;
  wire \row_assign_13_1_t_i_reg_1121[1]_i_40_n_0 ;
  wire \row_assign_13_1_t_i_reg_1121[1]_i_41_n_0 ;
  wire \row_assign_13_1_t_i_reg_1121[1]_i_42_n_0 ;
  wire \row_assign_13_1_t_i_reg_1121[1]_i_5_n_0 ;
  wire \row_assign_13_1_t_i_reg_1121[1]_i_7_n_0 ;
  wire \row_assign_13_1_t_i_reg_1121[1]_i_9_n_0 ;
  wire \row_assign_13_1_t_i_reg_1121_reg[1]_i_17_n_0 ;
  wire \row_assign_13_1_t_i_reg_1121_reg[1]_i_17_n_1 ;
  wire \row_assign_13_1_t_i_reg_1121_reg[1]_i_17_n_2 ;
  wire \row_assign_13_1_t_i_reg_1121_reg[1]_i_17_n_3 ;
  wire \row_assign_13_1_t_i_reg_1121_reg[1]_i_30_n_0 ;
  wire \row_assign_13_1_t_i_reg_1121_reg[1]_i_30_n_1 ;
  wire \row_assign_13_1_t_i_reg_1121_reg[1]_i_30_n_2 ;
  wire \row_assign_13_1_t_i_reg_1121_reg[1]_i_30_n_3 ;
  wire \row_assign_13_1_t_i_reg_1121_reg[1]_i_35_n_0 ;
  wire \row_assign_13_1_t_i_reg_1121_reg[1]_i_35_n_1 ;
  wire \row_assign_13_1_t_i_reg_1121_reg[1]_i_35_n_2 ;
  wire \row_assign_13_1_t_i_reg_1121_reg[1]_i_35_n_3 ;
  wire \row_assign_13_1_t_i_reg_1121_reg[1]_i_4_n_0 ;
  wire \row_assign_13_1_t_i_reg_1121_reg[1]_i_4_n_1 ;
  wire \row_assign_13_1_t_i_reg_1121_reg[1]_i_4_n_2 ;
  wire \row_assign_13_1_t_i_reg_1121_reg[1]_i_4_n_3 ;
  wire \row_assign_13_1_t_i_reg_1121_reg[1]_i_6_n_0 ;
  wire \row_assign_13_1_t_i_reg_1121_reg[1]_i_6_n_1 ;
  wire \row_assign_13_1_t_i_reg_1121_reg[1]_i_6_n_2 ;
  wire \row_assign_13_1_t_i_reg_1121_reg[1]_i_6_n_3 ;
  wire \row_assign_13_1_t_i_reg_1121_reg[1]_i_8_n_0 ;
  wire \row_assign_13_1_t_i_reg_1121_reg[1]_i_8_n_1 ;
  wire \row_assign_13_1_t_i_reg_1121_reg[1]_i_8_n_2 ;
  wire \row_assign_13_1_t_i_reg_1121_reg[1]_i_8_n_3 ;
  wire [1:1]row_assign_13_2_t_i_fu_575_p21_out;
  wire [1:0]row_assign_13_2_t_i_reg_1126;
  wire \row_assign_13_2_t_i_reg_1126[0]_i_1_n_0 ;
  wire \row_assign_13_2_t_i_reg_1126[1]_i_10_n_0 ;
  wire \row_assign_13_2_t_i_reg_1126[1]_i_12_n_0 ;
  wire \row_assign_13_2_t_i_reg_1126[1]_i_13_n_0 ;
  wire \row_assign_13_2_t_i_reg_1126[1]_i_14_n_0 ;
  wire \row_assign_13_2_t_i_reg_1126[1]_i_15_n_0 ;
  wire \row_assign_13_2_t_i_reg_1126[1]_i_16_n_0 ;
  wire \row_assign_13_2_t_i_reg_1126[1]_i_17_n_0 ;
  wire \row_assign_13_2_t_i_reg_1126[1]_i_18_n_0 ;
  wire \row_assign_13_2_t_i_reg_1126[1]_i_19_n_0 ;
  wire \row_assign_13_2_t_i_reg_1126[1]_i_21_n_0 ;
  wire \row_assign_13_2_t_i_reg_1126[1]_i_22_n_0 ;
  wire \row_assign_13_2_t_i_reg_1126[1]_i_23_n_0 ;
  wire \row_assign_13_2_t_i_reg_1126[1]_i_24_n_0 ;
  wire \row_assign_13_2_t_i_reg_1126[1]_i_25_n_0 ;
  wire \row_assign_13_2_t_i_reg_1126[1]_i_26_n_0 ;
  wire \row_assign_13_2_t_i_reg_1126[1]_i_27_n_0 ;
  wire \row_assign_13_2_t_i_reg_1126[1]_i_28_n_0 ;
  wire \row_assign_13_2_t_i_reg_1126[1]_i_29_n_0 ;
  wire \row_assign_13_2_t_i_reg_1126[1]_i_30_n_0 ;
  wire \row_assign_13_2_t_i_reg_1126[1]_i_31_n_0 ;
  wire \row_assign_13_2_t_i_reg_1126[1]_i_32_n_0 ;
  wire \row_assign_13_2_t_i_reg_1126[1]_i_34_n_0 ;
  wire \row_assign_13_2_t_i_reg_1126[1]_i_35_n_0 ;
  wire \row_assign_13_2_t_i_reg_1126[1]_i_36_n_0 ;
  wire \row_assign_13_2_t_i_reg_1126[1]_i_37_n_0 ;
  wire \row_assign_13_2_t_i_reg_1126[1]_i_38_n_0 ;
  wire \row_assign_13_2_t_i_reg_1126[1]_i_39_n_0 ;
  wire \row_assign_13_2_t_i_reg_1126[1]_i_40_n_0 ;
  wire \row_assign_13_2_t_i_reg_1126[1]_i_5_n_0 ;
  wire \row_assign_13_2_t_i_reg_1126[1]_i_7_n_0 ;
  wire \row_assign_13_2_t_i_reg_1126[1]_i_8_n_0 ;
  wire \row_assign_13_2_t_i_reg_1126[1]_i_9_n_0 ;
  wire \row_assign_13_2_t_i_reg_1126_reg[1]_i_11_n_0 ;
  wire \row_assign_13_2_t_i_reg_1126_reg[1]_i_11_n_1 ;
  wire \row_assign_13_2_t_i_reg_1126_reg[1]_i_11_n_2 ;
  wire \row_assign_13_2_t_i_reg_1126_reg[1]_i_11_n_3 ;
  wire \row_assign_13_2_t_i_reg_1126_reg[1]_i_20_n_0 ;
  wire \row_assign_13_2_t_i_reg_1126_reg[1]_i_20_n_1 ;
  wire \row_assign_13_2_t_i_reg_1126_reg[1]_i_20_n_2 ;
  wire \row_assign_13_2_t_i_reg_1126_reg[1]_i_20_n_3 ;
  wire \row_assign_13_2_t_i_reg_1126_reg[1]_i_33_n_0 ;
  wire \row_assign_13_2_t_i_reg_1126_reg[1]_i_33_n_1 ;
  wire \row_assign_13_2_t_i_reg_1126_reg[1]_i_33_n_2 ;
  wire \row_assign_13_2_t_i_reg_1126_reg[1]_i_33_n_3 ;
  wire \row_assign_13_2_t_i_reg_1126_reg[1]_i_3_n_1 ;
  wire \row_assign_13_2_t_i_reg_1126_reg[1]_i_3_n_2 ;
  wire \row_assign_13_2_t_i_reg_1126_reg[1]_i_3_n_3 ;
  wire \row_assign_13_2_t_i_reg_1126_reg[1]_i_4_n_0 ;
  wire \row_assign_13_2_t_i_reg_1126_reg[1]_i_4_n_1 ;
  wire \row_assign_13_2_t_i_reg_1126_reg[1]_i_4_n_2 ;
  wire \row_assign_13_2_t_i_reg_1126_reg[1]_i_4_n_3 ;
  wire \row_assign_13_2_t_i_reg_1126_reg[1]_i_6_n_0 ;
  wire \row_assign_13_2_t_i_reg_1126_reg[1]_i_6_n_1 ;
  wire \row_assign_13_2_t_i_reg_1126_reg[1]_i_6_n_2 ;
  wire \row_assign_13_2_t_i_reg_1126_reg[1]_i_6_n_3 ;
  wire [1:1]row_assign_13_i_fu_519_p20_out;
  wire shiftReg_ce;
  wire [7:0]src_kernel_win_0_va_18_fu_142;
  wire src_kernel_win_0_va_18_fu_1420;
  wire [7:0]src_kernel_win_0_va_19_fu_146;
  wire src_kernel_win_0_va_19_fu_1460;
  wire [7:0]src_kernel_win_0_va_20_fu_150;
  wire [7:0]src_kernel_win_0_va_21_fu_154;
  wire src_kernel_win_0_va_21_fu_1540;
  wire [7:0]src_kernel_win_0_va_22_fu_158;
  wire [7:0]src_kernel_win_0_va_23_fu_778_p3;
  wire [7:0]src_kernel_win_0_va_23_reg_1186;
  wire [7:0]src_kernel_win_0_va_23_reg_1186_pp0_iter3_reg;
  wire [7:0]src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg;
  wire [7:0]src_kernel_win_0_va_24_fu_796_p3;
  wire [7:0]src_kernel_win_0_va_24_reg_1193;
  wire [7:0]src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg;
  wire [7:0]src_kernel_win_0_va_25_fu_814_p3;
  wire [7:0]src_kernel_win_0_va_25_reg_1200;
  wire [7:0]src_kernel_win_0_va_fu_138;
  wire start_for_Erode_U0_full_n;
  wire start_once_reg_reg;
  wire t_V_6_reg_2750;
  wire \t_V_6_reg_275[0]_i_1_n_0 ;
  wire [0:0]t_V_6_reg_275_reg;
  wire \t_V_6_reg_275_reg[0]_i_3_n_0 ;
  wire \t_V_6_reg_275_reg[0]_i_3_n_1 ;
  wire \t_V_6_reg_275_reg[0]_i_3_n_2 ;
  wire \t_V_6_reg_275_reg[0]_i_3_n_3 ;
  wire \t_V_6_reg_275_reg[0]_i_3_n_4 ;
  wire \t_V_6_reg_275_reg[0]_i_3_n_5 ;
  wire \t_V_6_reg_275_reg[0]_i_3_n_6 ;
  wire \t_V_6_reg_275_reg[0]_i_3_n_7 ;
  wire \t_V_6_reg_275_reg[12]_i_1_n_0 ;
  wire \t_V_6_reg_275_reg[12]_i_1_n_1 ;
  wire \t_V_6_reg_275_reg[12]_i_1_n_2 ;
  wire \t_V_6_reg_275_reg[12]_i_1_n_3 ;
  wire \t_V_6_reg_275_reg[12]_i_1_n_4 ;
  wire \t_V_6_reg_275_reg[12]_i_1_n_5 ;
  wire \t_V_6_reg_275_reg[12]_i_1_n_6 ;
  wire \t_V_6_reg_275_reg[12]_i_1_n_7 ;
  wire \t_V_6_reg_275_reg[16]_i_1_n_7 ;
  wire \t_V_6_reg_275_reg[4]_i_1_n_0 ;
  wire \t_V_6_reg_275_reg[4]_i_1_n_1 ;
  wire \t_V_6_reg_275_reg[4]_i_1_n_2 ;
  wire \t_V_6_reg_275_reg[4]_i_1_n_3 ;
  wire \t_V_6_reg_275_reg[4]_i_1_n_4 ;
  wire \t_V_6_reg_275_reg[4]_i_1_n_5 ;
  wire \t_V_6_reg_275_reg[4]_i_1_n_6 ;
  wire \t_V_6_reg_275_reg[4]_i_1_n_7 ;
  wire \t_V_6_reg_275_reg[8]_i_1_n_0 ;
  wire \t_V_6_reg_275_reg[8]_i_1_n_1 ;
  wire \t_V_6_reg_275_reg[8]_i_1_n_2 ;
  wire \t_V_6_reg_275_reg[8]_i_1_n_3 ;
  wire \t_V_6_reg_275_reg[8]_i_1_n_4 ;
  wire \t_V_6_reg_275_reg[8]_i_1_n_5 ;
  wire \t_V_6_reg_275_reg[8]_i_1_n_6 ;
  wire \t_V_6_reg_275_reg[8]_i_1_n_7 ;
  wire [16:1]t_V_6_reg_275_reg__0;
  wire t_V_reg_264;
  wire \t_V_reg_264_reg_n_0_[0] ;
  wire \t_V_reg_264_reg_n_0_[10] ;
  wire \t_V_reg_264_reg_n_0_[11] ;
  wire \t_V_reg_264_reg_n_0_[12] ;
  wire \t_V_reg_264_reg_n_0_[13] ;
  wire \t_V_reg_264_reg_n_0_[14] ;
  wire \t_V_reg_264_reg_n_0_[15] ;
  wire \t_V_reg_264_reg_n_0_[16] ;
  wire \t_V_reg_264_reg_n_0_[1] ;
  wire \t_V_reg_264_reg_n_0_[2] ;
  wire \t_V_reg_264_reg_n_0_[3] ;
  wire \t_V_reg_264_reg_n_0_[4] ;
  wire \t_V_reg_264_reg_n_0_[5] ;
  wire \t_V_reg_264_reg_n_0_[6] ;
  wire \t_V_reg_264_reg_n_0_[7] ;
  wire \t_V_reg_264_reg_n_0_[8] ;
  wire \t_V_reg_264_reg_n_0_[9] ;
  wire [7:0]temp_0_i_i_i_059_i_1_fu_864_p3;
  wire [7:0]temp_0_i_i_i_059_i_3_fu_890_p3;
  wire [7:0]temp_0_i_i_i_059_i_3_reg_1212;
  wire temp_0_i_i_i_059_i_3_reg_12120;
  wire \temp_0_i_i_i_059_i_3_reg_1212[7]_i_10_n_0 ;
  wire \temp_0_i_i_i_059_i_3_reg_1212[7]_i_11_n_0 ;
  wire \temp_0_i_i_i_059_i_3_reg_1212[7]_i_12_n_0 ;
  wire \temp_0_i_i_i_059_i_3_reg_1212[7]_i_13_n_0 ;
  wire \temp_0_i_i_i_059_i_3_reg_1212[7]_i_14_n_0 ;
  wire \temp_0_i_i_i_059_i_3_reg_1212[7]_i_15_n_0 ;
  wire \temp_0_i_i_i_059_i_3_reg_1212[7]_i_16_n_0 ;
  wire \temp_0_i_i_i_059_i_3_reg_1212[7]_i_17_n_0 ;
  wire \temp_0_i_i_i_059_i_3_reg_1212[7]_i_18_n_0 ;
  wire \temp_0_i_i_i_059_i_3_reg_1212[7]_i_19_n_0 ;
  wire \temp_0_i_i_i_059_i_3_reg_1212[7]_i_20_n_0 ;
  wire \temp_0_i_i_i_059_i_3_reg_1212[7]_i_21_n_0 ;
  wire \temp_0_i_i_i_059_i_3_reg_1212[7]_i_22_n_0 ;
  wire \temp_0_i_i_i_059_i_3_reg_1212[7]_i_23_n_0 ;
  wire \temp_0_i_i_i_059_i_3_reg_1212[7]_i_24_n_0 ;
  wire \temp_0_i_i_i_059_i_3_reg_1212[7]_i_25_n_0 ;
  wire \temp_0_i_i_i_059_i_3_reg_1212[7]_i_26_n_0 ;
  wire \temp_0_i_i_i_059_i_3_reg_1212[7]_i_27_n_0 ;
  wire \temp_0_i_i_i_059_i_3_reg_1212[7]_i_28_n_0 ;
  wire \temp_0_i_i_i_059_i_3_reg_1212[7]_i_29_n_0 ;
  wire \temp_0_i_i_i_059_i_3_reg_1212[7]_i_30_n_0 ;
  wire \temp_0_i_i_i_059_i_3_reg_1212[7]_i_32_n_0 ;
  wire \temp_0_i_i_i_059_i_3_reg_1212[7]_i_33_n_0 ;
  wire \temp_0_i_i_i_059_i_3_reg_1212[7]_i_34_n_0 ;
  wire \temp_0_i_i_i_059_i_3_reg_1212[7]_i_35_n_0 ;
  wire \temp_0_i_i_i_059_i_3_reg_1212[7]_i_36_n_0 ;
  wire \temp_0_i_i_i_059_i_3_reg_1212[7]_i_37_n_0 ;
  wire \temp_0_i_i_i_059_i_3_reg_1212[7]_i_38_n_0 ;
  wire \temp_0_i_i_i_059_i_3_reg_1212[7]_i_39_n_0 ;
  wire \temp_0_i_i_i_059_i_3_reg_1212[7]_i_7_n_0 ;
  wire \temp_0_i_i_i_059_i_3_reg_1212[7]_i_8_n_0 ;
  wire \temp_0_i_i_i_059_i_3_reg_1212[7]_i_9_n_0 ;
  wire \temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_31_n_0 ;
  wire \temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_31_n_1 ;
  wire \temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_31_n_2 ;
  wire \temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_31_n_3 ;
  wire \temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_3_n_1 ;
  wire \temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_3_n_2 ;
  wire \temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_3_n_3 ;
  wire \temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_4_n_1 ;
  wire \temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_4_n_2 ;
  wire \temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_4_n_3 ;
  wire \temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_5_n_0 ;
  wire \temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_5_n_1 ;
  wire \temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_5_n_2 ;
  wire \temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_5_n_3 ;
  wire [7:0]temp_0_i_i_i_059_i_4_fu_920_p3;
  wire [7:0]temp_0_i_i_i_059_i_6_fu_946_p3;
  wire [7:0]temp_0_i_i_i_059_i_6_reg_1218;
  wire temp_0_i_i_i_059_i_6_reg_12180;
  wire \temp_0_i_i_i_059_i_6_reg_1218[7]_i_10_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1218[7]_i_11_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1218[7]_i_12_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1218[7]_i_13_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1218[7]_i_14_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1218[7]_i_15_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1218[7]_i_16_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1218[7]_i_17_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1218[7]_i_18_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1218[7]_i_19_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1218[7]_i_20_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1218[7]_i_21_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1218[7]_i_22_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1218[7]_i_23_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1218[7]_i_24_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1218[7]_i_25_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1218[7]_i_26_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1218[7]_i_27_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1218[7]_i_28_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1218[7]_i_29_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1218[7]_i_30_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1218[7]_i_32_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1218[7]_i_33_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1218[7]_i_34_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1218[7]_i_35_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1218[7]_i_36_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1218[7]_i_37_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1218[7]_i_38_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1218[7]_i_39_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1218[7]_i_7_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1218[7]_i_8_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1218[7]_i_9_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_31_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_31_n_1 ;
  wire \temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_31_n_2 ;
  wire \temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_31_n_3 ;
  wire \temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_3_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_3_n_1 ;
  wire \temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_3_n_2 ;
  wire \temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_3_n_3 ;
  wire \temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_4_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_4_n_1 ;
  wire \temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_4_n_2 ;
  wire \temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_4_n_3 ;
  wire \temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_5_n_0 ;
  wire \temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_5_n_1 ;
  wire \temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_5_n_2 ;
  wire \temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_5_n_3 ;
  wire [7:0]temp_0_i_i_i_059_i_s_fu_833_p3;
  wire [7:0]temp_0_i_i_i_059_i_s_reg_1206;
  wire temp_0_i_i_i_059_i_s_reg_12060;
  wire \temp_0_i_i_i_059_i_s_reg_1206[7]_i_10__0_n_0 ;
  wire \temp_0_i_i_i_059_i_s_reg_1206[7]_i_11__0_n_0 ;
  wire \temp_0_i_i_i_059_i_s_reg_1206[7]_i_4__0_n_0 ;
  wire \temp_0_i_i_i_059_i_s_reg_1206[7]_i_5__0_n_0 ;
  wire \temp_0_i_i_i_059_i_s_reg_1206[7]_i_6__0_n_0 ;
  wire \temp_0_i_i_i_059_i_s_reg_1206[7]_i_7__0_n_0 ;
  wire \temp_0_i_i_i_059_i_s_reg_1206[7]_i_8__0_n_0 ;
  wire \temp_0_i_i_i_059_i_s_reg_1206[7]_i_9__0_n_0 ;
  wire \temp_0_i_i_i_059_i_s_reg_1206_reg[7]_i_3__0_n_0 ;
  wire \temp_0_i_i_i_059_i_s_reg_1206_reg[7]_i_3__0_n_1 ;
  wire \temp_0_i_i_i_059_i_s_reg_1206_reg[7]_i_3__0_n_2 ;
  wire \temp_0_i_i_i_059_i_s_reg_1206_reg[7]_i_3__0_n_3 ;
  wire [1:0]tmp_117_reg_1116;
  wire \tmp_117_reg_1116[0]_i_1_n_0 ;
  wire \tmp_117_reg_1116[1]_i_12_n_0 ;
  wire \tmp_117_reg_1116[1]_i_13_n_0 ;
  wire \tmp_117_reg_1116[1]_i_14_n_0 ;
  wire \tmp_117_reg_1116[1]_i_15_n_0 ;
  wire \tmp_117_reg_1116[1]_i_17_n_0 ;
  wire \tmp_117_reg_1116[1]_i_18_n_0 ;
  wire \tmp_117_reg_1116[1]_i_19_n_0 ;
  wire \tmp_117_reg_1116[1]_i_20_n_0 ;
  wire \tmp_117_reg_1116[1]_i_21_n_0 ;
  wire \tmp_117_reg_1116[1]_i_22_n_0 ;
  wire \tmp_117_reg_1116[1]_i_23_n_0 ;
  wire \tmp_117_reg_1116[1]_i_24_n_0 ;
  wire \tmp_117_reg_1116[1]_i_26_n_0 ;
  wire \tmp_117_reg_1116[1]_i_27_n_0 ;
  wire \tmp_117_reg_1116[1]_i_28_n_0 ;
  wire \tmp_117_reg_1116[1]_i_29_n_0 ;
  wire \tmp_117_reg_1116[1]_i_30_n_0 ;
  wire \tmp_117_reg_1116[1]_i_31_n_0 ;
  wire \tmp_117_reg_1116[1]_i_32_n_0 ;
  wire \tmp_117_reg_1116[1]_i_33_n_0 ;
  wire \tmp_117_reg_1116[1]_i_34_n_0 ;
  wire \tmp_117_reg_1116[1]_i_35_n_0 ;
  wire \tmp_117_reg_1116[1]_i_36_n_0 ;
  wire \tmp_117_reg_1116[1]_i_37_n_0 ;
  wire \tmp_117_reg_1116[1]_i_38_n_0 ;
  wire \tmp_117_reg_1116[1]_i_39_n_0 ;
  wire \tmp_117_reg_1116[1]_i_40_n_0 ;
  wire \tmp_117_reg_1116[1]_i_41_n_0 ;
  wire \tmp_117_reg_1116[1]_i_5_n_0 ;
  wire \tmp_117_reg_1116[1]_i_6_n_0 ;
  wire \tmp_117_reg_1116[1]_i_7_n_0 ;
  wire \tmp_117_reg_1116[1]_i_8_n_0 ;
  wire \tmp_117_reg_1116_reg[1]_i_11_n_0 ;
  wire \tmp_117_reg_1116_reg[1]_i_11_n_1 ;
  wire \tmp_117_reg_1116_reg[1]_i_11_n_2 ;
  wire \tmp_117_reg_1116_reg[1]_i_11_n_3 ;
  wire \tmp_117_reg_1116_reg[1]_i_11_n_4 ;
  wire \tmp_117_reg_1116_reg[1]_i_11_n_5 ;
  wire \tmp_117_reg_1116_reg[1]_i_11_n_6 ;
  wire \tmp_117_reg_1116_reg[1]_i_11_n_7 ;
  wire \tmp_117_reg_1116_reg[1]_i_16_n_0 ;
  wire \tmp_117_reg_1116_reg[1]_i_16_n_1 ;
  wire \tmp_117_reg_1116_reg[1]_i_16_n_2 ;
  wire \tmp_117_reg_1116_reg[1]_i_16_n_3 ;
  wire \tmp_117_reg_1116_reg[1]_i_25_n_0 ;
  wire \tmp_117_reg_1116_reg[1]_i_25_n_1 ;
  wire \tmp_117_reg_1116_reg[1]_i_25_n_2 ;
  wire \tmp_117_reg_1116_reg[1]_i_25_n_3 ;
  wire \tmp_117_reg_1116_reg[1]_i_25_n_4 ;
  wire \tmp_117_reg_1116_reg[1]_i_25_n_5 ;
  wire \tmp_117_reg_1116_reg[1]_i_25_n_6 ;
  wire \tmp_117_reg_1116_reg[1]_i_25_n_7 ;
  wire \tmp_117_reg_1116_reg[1]_i_2_n_0 ;
  wire \tmp_117_reg_1116_reg[1]_i_2_n_1 ;
  wire \tmp_117_reg_1116_reg[1]_i_2_n_2 ;
  wire \tmp_117_reg_1116_reg[1]_i_2_n_3 ;
  wire \tmp_117_reg_1116_reg[1]_i_2_n_4 ;
  wire \tmp_117_reg_1116_reg[1]_i_2_n_5 ;
  wire \tmp_117_reg_1116_reg[1]_i_2_n_6 ;
  wire \tmp_117_reg_1116_reg[1]_i_2_n_7 ;
  wire \tmp_117_reg_1116_reg[1]_i_4_n_1 ;
  wire \tmp_117_reg_1116_reg[1]_i_4_n_2 ;
  wire \tmp_117_reg_1116_reg[1]_i_4_n_3 ;
  wire \tmp_117_reg_1116_reg[1]_i_4_n_5 ;
  wire \tmp_117_reg_1116_reg[1]_i_4_n_6 ;
  wire \tmp_117_reg_1116_reg[1]_i_4_n_7 ;
  wire \tmp_117_reg_1116_reg[1]_i_9_n_0 ;
  wire \tmp_117_reg_1116_reg[1]_i_9_n_1 ;
  wire \tmp_117_reg_1116_reg[1]_i_9_n_2 ;
  wire \tmp_117_reg_1116_reg[1]_i_9_n_3 ;
  wire [1:0]tmp_121_reg_1167;
  wire tmp_479_not_i_fu_344_p2;
  wire tmp_479_not_i_reg_1091;
  wire [16:0]tmp_47_i_reg_1053;
  wire [9:0]tmp_48_i_reg_1058;
  wire tmp_49_i_fu_339_p2;
  wire tmp_49_i_reg_1087;
  wire \tmp_49_i_reg_1087[0]_i_10_n_0 ;
  wire \tmp_49_i_reg_1087[0]_i_11_n_0 ;
  wire \tmp_49_i_reg_1087[0]_i_12_n_0 ;
  wire \tmp_49_i_reg_1087[0]_i_13_n_0 ;
  wire \tmp_49_i_reg_1087[0]_i_14_n_0 ;
  wire \tmp_49_i_reg_1087[0]_i_15_n_0 ;
  wire \tmp_49_i_reg_1087[0]_i_16_n_0 ;
  wire \tmp_49_i_reg_1087[0]_i_17_n_0 ;
  wire \tmp_49_i_reg_1087[0]_i_18_n_0 ;
  wire \tmp_49_i_reg_1087[0]_i_19_n_0 ;
  wire \tmp_49_i_reg_1087[0]_i_20_n_0 ;
  wire \tmp_49_i_reg_1087[0]_i_3_n_0 ;
  wire \tmp_49_i_reg_1087[0]_i_5_n_0 ;
  wire \tmp_49_i_reg_1087[0]_i_6_n_0 ;
  wire \tmp_49_i_reg_1087[0]_i_7_n_0 ;
  wire \tmp_49_i_reg_1087[0]_i_8_n_0 ;
  wire \tmp_49_i_reg_1087[0]_i_9_n_0 ;
  wire \tmp_49_i_reg_1087_reg[0]_i_2_n_0 ;
  wire \tmp_49_i_reg_1087_reg[0]_i_2_n_1 ;
  wire \tmp_49_i_reg_1087_reg[0]_i_2_n_2 ;
  wire \tmp_49_i_reg_1087_reg[0]_i_2_n_3 ;
  wire \tmp_49_i_reg_1087_reg[0]_i_4_n_0 ;
  wire \tmp_49_i_reg_1087_reg[0]_i_4_n_1 ;
  wire \tmp_49_i_reg_1087_reg[0]_i_4_n_2 ;
  wire \tmp_49_i_reg_1087_reg[0]_i_4_n_3 ;
  wire \tmp_509_2_i_reg_1105[0]_i_1_n_0 ;
  wire \tmp_509_2_i_reg_1105_reg_n_0_[0] ;
  wire \tmp_509_i_reg_1101[0]_i_1_n_0 ;
  wire \tmp_509_i_reg_1101_reg_n_0_[0] ;
  wire tmp_52_i_fu_627_p2;
  wire tmp_531_i_fu_378_p2;
  wire tmp_531_i_reg_1109;
  wire \tmp_531_i_reg_1109[0]_i_10_n_0 ;
  wire \tmp_531_i_reg_1109[0]_i_11_n_0 ;
  wire \tmp_531_i_reg_1109[0]_i_12_n_0 ;
  wire \tmp_531_i_reg_1109[0]_i_13_n_0 ;
  wire \tmp_531_i_reg_1109[0]_i_14_n_0 ;
  wire \tmp_531_i_reg_1109[0]_i_15_n_0 ;
  wire \tmp_531_i_reg_1109[0]_i_16_n_0 ;
  wire \tmp_531_i_reg_1109[0]_i_17_n_0 ;
  wire \tmp_531_i_reg_1109[0]_i_18_n_0 ;
  wire \tmp_531_i_reg_1109[0]_i_19_n_0 ;
  wire \tmp_531_i_reg_1109[0]_i_20_n_0 ;
  wire \tmp_531_i_reg_1109[0]_i_3_n_0 ;
  wire \tmp_531_i_reg_1109[0]_i_5_n_0 ;
  wire \tmp_531_i_reg_1109[0]_i_6_n_0 ;
  wire \tmp_531_i_reg_1109[0]_i_7_n_0 ;
  wire \tmp_531_i_reg_1109[0]_i_8_n_0 ;
  wire \tmp_531_i_reg_1109[0]_i_9_n_0 ;
  wire \tmp_531_i_reg_1109_reg[0]_i_2_n_0 ;
  wire \tmp_531_i_reg_1109_reg[0]_i_2_n_1 ;
  wire \tmp_531_i_reg_1109_reg[0]_i_2_n_2 ;
  wire \tmp_531_i_reg_1109_reg[0]_i_2_n_3 ;
  wire \tmp_531_i_reg_1109_reg[0]_i_4_n_0 ;
  wire \tmp_531_i_reg_1109_reg[0]_i_4_n_1 ;
  wire \tmp_531_i_reg_1109_reg[0]_i_4_n_2 ;
  wire \tmp_531_i_reg_1109_reg[0]_i_4_n_3 ;
  wire tmp_536_1_i_fu_453_p2;
  wire tmp_536_2_i_fu_492_p2;
  wire tmp_536_i_fu_403_p2;
  wire [16:0]tmp_i_reg_1048;
  wire [9:0]x_fu_653_p3;
  wire x_reg_1144;
  wire \x_reg_1144[4]_i_3__0_n_0 ;
  wire \x_reg_1144[4]_i_4__0_n_0 ;
  wire \x_reg_1144[4]_i_5__0_n_0 ;
  wire \x_reg_1144[4]_i_6__0_n_0 ;
  wire \x_reg_1144[8]_i_3__0_n_0 ;
  wire \x_reg_1144[8]_i_4__0_n_0 ;
  wire \x_reg_1144[8]_i_5__0_n_0 ;
  wire \x_reg_1144[8]_i_6__0_n_0 ;
  wire \x_reg_1144[9]_i_10__0_n_0 ;
  wire \x_reg_1144[9]_i_11__0_n_0 ;
  wire \x_reg_1144[9]_i_12__0_n_0 ;
  wire \x_reg_1144[9]_i_13__0_n_0 ;
  wire \x_reg_1144[9]_i_14__0_n_0 ;
  wire \x_reg_1144[9]_i_16__0_n_0 ;
  wire \x_reg_1144[9]_i_18__0_n_0 ;
  wire \x_reg_1144[9]_i_19__0_n_0 ;
  wire \x_reg_1144[9]_i_20__0_n_0 ;
  wire \x_reg_1144[9]_i_21__0_n_0 ;
  wire \x_reg_1144[9]_i_22__0_n_0 ;
  wire \x_reg_1144[9]_i_23__0_n_0 ;
  wire \x_reg_1144[9]_i_24__0_n_0 ;
  wire \x_reg_1144[9]_i_25__0_n_0 ;
  wire \x_reg_1144[9]_i_26__0_n_0 ;
  wire \x_reg_1144[9]_i_27__0_n_0 ;
  wire \x_reg_1144[9]_i_28__0_n_0 ;
  wire \x_reg_1144[9]_i_29__0_n_0 ;
  wire \x_reg_1144[9]_i_30__0_n_0 ;
  wire \x_reg_1144[9]_i_31__0_n_0 ;
  wire \x_reg_1144[9]_i_32__0_n_0 ;
  wire \x_reg_1144[9]_i_33__0_n_0 ;
  wire \x_reg_1144[9]_i_7__0_n_0 ;
  wire \x_reg_1144[9]_i_8__0_n_0 ;
  wire \x_reg_1144[9]_i_9__0_n_0 ;
  wire \x_reg_1144_reg[4]_i_2__0_n_0 ;
  wire \x_reg_1144_reg[4]_i_2__0_n_1 ;
  wire \x_reg_1144_reg[4]_i_2__0_n_2 ;
  wire \x_reg_1144_reg[4]_i_2__0_n_3 ;
  wire \x_reg_1144_reg[8]_i_2__0_n_0 ;
  wire \x_reg_1144_reg[8]_i_2__0_n_1 ;
  wire \x_reg_1144_reg[8]_i_2__0_n_2 ;
  wire \x_reg_1144_reg[8]_i_2__0_n_3 ;
  wire \x_reg_1144_reg[9]_i_15__0_n_0 ;
  wire \x_reg_1144_reg[9]_i_15__0_n_1 ;
  wire \x_reg_1144_reg[9]_i_15__0_n_2 ;
  wire \x_reg_1144_reg[9]_i_15__0_n_3 ;
  wire \x_reg_1144_reg[9]_i_17__0_n_0 ;
  wire \x_reg_1144_reg[9]_i_17__0_n_1 ;
  wire \x_reg_1144_reg[9]_i_17__0_n_2 ;
  wire \x_reg_1144_reg[9]_i_17__0_n_3 ;
  wire \x_reg_1144_reg[9]_i_4__0_n_1 ;
  wire \x_reg_1144_reg[9]_i_4__0_n_2 ;
  wire \x_reg_1144_reg[9]_i_4__0_n_3 ;
  wire \x_reg_1144_reg[9]_i_5__0_n_0 ;
  wire \x_reg_1144_reg[9]_i_5__0_n_1 ;
  wire \x_reg_1144_reg[9]_i_5__0_n_2 ;
  wire \x_reg_1144_reg[9]_i_5__0_n_3 ;
  wire \x_reg_1144_reg_n_0_[0] ;
  wire \x_reg_1144_reg_n_0_[1] ;
  wire \x_reg_1144_reg_n_0_[2] ;
  wire \x_reg_1144_reg_n_0_[3] ;
  wire \x_reg_1144_reg_n_0_[4] ;
  wire \x_reg_1144_reg_n_0_[5] ;
  wire \x_reg_1144_reg_n_0_[6] ;
  wire \x_reg_1144_reg_n_0_[7] ;
  wire \x_reg_1144_reg_n_0_[8] ;
  wire \x_reg_1144_reg_n_0_[9] ;
  wire [3:0]\NLW_SRL_SIG_reg[0][7]_i_3__0_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[2]_i_2__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3__4_O_UNCONNECTED ;
  wire [3:2]\NLW_exitcond388_i_i_i_reg_1131_reg[0]_i_1__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_exitcond388_i_i_i_reg_1131_reg[0]_i_1__0_O_UNCONNECTED ;
  wire [3:0]\NLW_exitcond388_i_i_i_reg_1131_reg[0]_i_2__0_O_UNCONNECTED ;
  wire [3:3]\NLW_i_V_reg_1082_reg[16]_i_1__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_row_assign_13_1_t_i_reg_1121_reg[1]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_13_1_t_i_reg_1121_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_13_1_t_i_reg_1121_reg[1]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_row_assign_13_1_t_i_reg_1121_reg[1]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_13_1_t_i_reg_1121_reg[1]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_13_1_t_i_reg_1121_reg[1]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_13_2_t_i_reg_1126_reg[1]_i_11_O_UNCONNECTED ;
  wire [3:1]\NLW_row_assign_13_2_t_i_reg_1126_reg[1]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_13_2_t_i_reg_1126_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_row_assign_13_2_t_i_reg_1126_reg[1]_i_3_CO_UNCONNECTED ;
  wire [0:0]\NLW_row_assign_13_2_t_i_reg_1126_reg[1]_i_33_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_13_2_t_i_reg_1126_reg[1]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_t_V_6_reg_275_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_t_V_6_reg_275_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_31_O_UNCONNECTED ;
  wire [3:0]\NLW_temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_31_O_UNCONNECTED ;
  wire [3:0]\NLW_temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_temp_0_i_i_i_059_i_s_reg_1206_reg[7]_i_3__0_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_117_reg_1116_reg[1]_i_16_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_117_reg_1116_reg[1]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_117_reg_1116_reg[1]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_117_reg_1116_reg[1]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_117_reg_1116_reg[1]_i_9_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_49_i_reg_1087_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_49_i_reg_1087_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_49_i_reg_1087_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_49_i_reg_1087_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_531_i_reg_1109_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_531_i_reg_1109_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_531_i_reg_1109_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_531_i_reg_1109_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_x_reg_1144_reg[9]_i_15__0_O_UNCONNECTED ;
  wire [3:0]\NLW_x_reg_1144_reg[9]_i_17__0_O_UNCONNECTED ;
  wire [3:3]\NLW_x_reg_1144_reg[9]_i_4__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_x_reg_1144_reg[9]_i_6__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_x_reg_1144_reg[9]_i_6__0_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][0]_i_1__9 
       (.I0(src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg[0]),
        .I1(temp_0_i_i_i_059_i_6_reg_1218[0]),
        .I2(p_0_in),
        .O(\SRL_SIG_reg[0][7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][1]_i_1__9 
       (.I0(src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg[1]),
        .I1(temp_0_i_i_i_059_i_6_reg_1218[1]),
        .I2(p_0_in),
        .O(\SRL_SIG_reg[0][7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][2]_i_1__9 
       (.I0(src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg[2]),
        .I1(temp_0_i_i_i_059_i_6_reg_1218[2]),
        .I2(p_0_in),
        .O(\SRL_SIG_reg[0][7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][3]_i_1__9 
       (.I0(src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg[3]),
        .I1(temp_0_i_i_i_059_i_6_reg_1218[3]),
        .I2(p_0_in),
        .O(\SRL_SIG_reg[0][7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][4]_i_1__9 
       (.I0(src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg[4]),
        .I1(temp_0_i_i_i_059_i_6_reg_1218[4]),
        .I2(p_0_in),
        .O(\SRL_SIG_reg[0][7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][5]_i_1__9 
       (.I0(src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg[5]),
        .I1(temp_0_i_i_i_059_i_6_reg_1218[5]),
        .I2(p_0_in),
        .O(\SRL_SIG_reg[0][7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][6]_i_1__9 
       (.I0(src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg[6]),
        .I1(temp_0_i_i_i_059_i_6_reg_1218[6]),
        .I2(p_0_in),
        .O(\SRL_SIG_reg[0][7] [6]));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_10__0 
       (.I0(temp_0_i_i_i_059_i_6_reg_1218[2]),
        .I1(src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg[2]),
        .I2(temp_0_i_i_i_059_i_6_reg_1218[3]),
        .I3(src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg[3]),
        .O(\SRL_SIG[0][7]_i_10__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_11__0 
       (.I0(temp_0_i_i_i_059_i_6_reg_1218[0]),
        .I1(src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg[0]),
        .I2(temp_0_i_i_i_059_i_6_reg_1218[1]),
        .I3(src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg[1]),
        .O(\SRL_SIG[0][7]_i_11__0_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \SRL_SIG[0][7]_i_1__13 
       (.I0(k_buf_0_val_5_U_n_2),
        .I1(ap_enable_reg_pp0_iter5_reg_n_0),
        .I2(or_cond_i_i_i_reg_1157_pp0_iter4_reg),
        .I3(img_erode_data_strea_full_n),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][7]_i_2__6 
       (.I0(src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg[7]),
        .I1(temp_0_i_i_i_059_i_6_reg_1218[7]),
        .I2(p_0_in),
        .O(\SRL_SIG_reg[0][7] [7]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \SRL_SIG[0][7]_i_4__4 
       (.I0(temp_0_i_i_i_059_i_6_reg_1218[6]),
        .I1(src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg[6]),
        .I2(src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg[7]),
        .I3(temp_0_i_i_i_059_i_6_reg_1218[7]),
        .O(\SRL_SIG[0][7]_i_4__4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \SRL_SIG[0][7]_i_5__4 
       (.I0(temp_0_i_i_i_059_i_6_reg_1218[4]),
        .I1(src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg[4]),
        .I2(src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg[5]),
        .I3(temp_0_i_i_i_059_i_6_reg_1218[5]),
        .O(\SRL_SIG[0][7]_i_5__4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \SRL_SIG[0][7]_i_6__0 
       (.I0(temp_0_i_i_i_059_i_6_reg_1218[2]),
        .I1(src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg[2]),
        .I2(src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg[3]),
        .I3(temp_0_i_i_i_059_i_6_reg_1218[3]),
        .O(\SRL_SIG[0][7]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \SRL_SIG[0][7]_i_7__0 
       (.I0(temp_0_i_i_i_059_i_6_reg_1218[0]),
        .I1(src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg[0]),
        .I2(src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg[1]),
        .I3(temp_0_i_i_i_059_i_6_reg_1218[1]),
        .O(\SRL_SIG[0][7]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_8__0 
       (.I0(temp_0_i_i_i_059_i_6_reg_1218[6]),
        .I1(src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg[6]),
        .I2(temp_0_i_i_i_059_i_6_reg_1218[7]),
        .I3(src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg[7]),
        .O(\SRL_SIG[0][7]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_9__0 
       (.I0(temp_0_i_i_i_059_i_6_reg_1218[4]),
        .I1(src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg[4]),
        .I2(temp_0_i_i_i_059_i_6_reg_1218[5]),
        .I3(src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg[5]),
        .O(\SRL_SIG[0][7]_i_9__0_n_0 ));
  CARRY4 \SRL_SIG_reg[0][7]_i_3__0 
       (.CI(1'b0),
        .CO({p_0_in,\SRL_SIG_reg[0][7]_i_3__0_n_1 ,\SRL_SIG_reg[0][7]_i_3__0_n_2 ,\SRL_SIG_reg[0][7]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\SRL_SIG[0][7]_i_4__4_n_0 ,\SRL_SIG[0][7]_i_5__4_n_0 ,\SRL_SIG[0][7]_i_6__0_n_0 ,\SRL_SIG[0][7]_i_7__0_n_0 }),
        .O(\NLW_SRL_SIG_reg[0][7]_i_3__0_O_UNCONNECTED [3:0]),
        .S({\SRL_SIG[0][7]_i_8__0_n_0 ,\SRL_SIG[0][7]_i_9__0_n_0 ,\SRL_SIG[0][7]_i_10__0_n_0 ,\SRL_SIG[0][7]_i_11__0_n_0 }));
  LUT6 #(
    .INIT(64'h8FFFFFFF88888888)) 
    \ap_CS_fsm[0]_i_1__8 
       (.I0(Q[1]),
        .I1(CO),
        .I2(Erode_U0_ap_start),
        .I3(img_dilate_rows_V_c_empty_n),
        .I4(img_dilate_cols_V_c_empty_n),
        .I5(Q[0]),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \ap_CS_fsm[1]_i_1__8 
       (.I0(ap_CS_fsm_state9),
        .I1(Erode_U0_ap_start),
        .I2(img_dilate_rows_V_c_empty_n),
        .I3(img_dilate_cols_V_c_empty_n),
        .I4(Q[0]),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'h44F4)) 
    \ap_CS_fsm[2]_i_1__9 
       (.I0(\ap_CS_fsm[3]_i_2__4_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(Q[1]),
        .I3(CO),
        .O(\ap_CS_fsm[2]_i_1__9_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_4__0 
       (.I0(tmp_47_i_reg_1053[16]),
        .I1(\t_V_reg_264_reg_n_0_[16] ),
        .I2(tmp_47_i_reg_1053[15]),
        .I3(\t_V_reg_264_reg_n_0_[15] ),
        .O(\ap_CS_fsm[2]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_5__0 
       (.I0(tmp_47_i_reg_1053[13]),
        .I1(\t_V_reg_264_reg_n_0_[13] ),
        .I2(\t_V_reg_264_reg_n_0_[14] ),
        .I3(tmp_47_i_reg_1053[14]),
        .I4(\t_V_reg_264_reg_n_0_[12] ),
        .I5(tmp_47_i_reg_1053[12]),
        .O(\ap_CS_fsm[2]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6__6 
       (.I0(tmp_47_i_reg_1053[11]),
        .I1(\t_V_reg_264_reg_n_0_[11] ),
        .I2(\t_V_reg_264_reg_n_0_[10] ),
        .I3(tmp_47_i_reg_1053[10]),
        .I4(\t_V_reg_264_reg_n_0_[9] ),
        .I5(tmp_47_i_reg_1053[9]),
        .O(\ap_CS_fsm[2]_i_6__6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_7__6 
       (.I0(tmp_47_i_reg_1053[8]),
        .I1(\t_V_reg_264_reg_n_0_[8] ),
        .I2(\t_V_reg_264_reg_n_0_[7] ),
        .I3(tmp_47_i_reg_1053[7]),
        .I4(\t_V_reg_264_reg_n_0_[6] ),
        .I5(tmp_47_i_reg_1053[6]),
        .O(\ap_CS_fsm[2]_i_7__6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_8__6 
       (.I0(tmp_47_i_reg_1053[5]),
        .I1(\t_V_reg_264_reg_n_0_[5] ),
        .I2(\t_V_reg_264_reg_n_0_[3] ),
        .I3(tmp_47_i_reg_1053[3]),
        .I4(\t_V_reg_264_reg_n_0_[4] ),
        .I5(tmp_47_i_reg_1053[4]),
        .O(\ap_CS_fsm[2]_i_8__6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_9__6 
       (.I0(tmp_47_i_reg_1053[1]),
        .I1(\t_V_reg_264_reg_n_0_[1] ),
        .I2(\t_V_reg_264_reg_n_0_[2] ),
        .I3(tmp_47_i_reg_1053[2]),
        .I4(\t_V_reg_264_reg_n_0_[0] ),
        .I5(tmp_47_i_reg_1053[0]),
        .O(\ap_CS_fsm[2]_i_9__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[3]_i_1__8 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[3]_i_2__4_n_0 ),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h0040555500400040)) 
    \ap_CS_fsm[3]_i_2__4 
       (.I0(k_buf_0_val_5_U_n_2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(ap_enable_reg_pp0_iter5_reg_n_0),
        .O(\ap_CS_fsm[3]_i_2__4_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_i_1__9_n_0 ),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__2 
       (.CI(\ap_CS_fsm_reg[2]_i_3__4_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_2__2_CO_UNCONNECTED [3:2],CO,\ap_CS_fsm_reg[2]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[2]_i_4__0_n_0 ,\ap_CS_fsm[2]_i_5__0_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_3__4 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_3__4_n_0 ,\ap_CS_fsm_reg[2]_i_3__4_n_1 ,\ap_CS_fsm_reg[2]_i_3__4_n_2 ,\ap_CS_fsm_reg[2]_i_3__4_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3__4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_6__6_n_0 ,\ap_CS_fsm[2]_i_7__6_n_0 ,\ap_CS_fsm[2]_i_8__6_n_0 ,\ap_CS_fsm[2]_i_9__6_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state9),
        .R(SS));
  LUT6 #(
    .INIT(64'hDF00DFDF00000000)) 
    ap_enable_reg_pp0_iter0_i_1__7
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(k_buf_0_val_5_U_n_2),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_enable_reg_pp0_iter0_i_2__6_n_0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ap_enable_reg_pp0_iter0_i_2__6
       (.I0(CO),
        .I1(Q[1]),
        .O(ap_enable_reg_pp0_iter0_i_2__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__7_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC5C00000)) 
    ap_enable_reg_pp0_iter1_i_1__7
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(k_buf_0_val_5_U_n_2),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__7_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp0_iter2_i_1__6
       (.I0(k_buf_0_val_5_U_n_2),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__6_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp0_iter3_i_1__1
       (.I0(k_buf_0_val_5_U_n_2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SS));
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp0_iter4_i_1__0
       (.I0(k_buf_0_val_5_U_n_2),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter4),
        .O(ap_enable_reg_pp0_iter4_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter4),
        .R(SS));
  LUT6 #(
    .INIT(64'hB0FFB00000000000)) 
    ap_enable_reg_pp0_iter5_i_1__1
       (.I0(CO),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter5_reg_n_0),
        .I3(k_buf_0_val_5_U_n_2),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter5_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter5_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter5_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFB04040400)) 
    \brmerge_i_reg_1150[0]_i_1__0 
       (.I0(k_buf_0_val_5_U_n_2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(tmp_52_i_fu_627_p2),
        .I4(tmp_479_not_i_reg_1091),
        .I5(brmerge_i_reg_1150),
        .O(\brmerge_i_reg_1150[0]_i_1__0_n_0 ));
  FDRE \brmerge_i_reg_1150_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_1150_pp0_iter1_reg0),
        .D(brmerge_i_reg_1150),
        .Q(brmerge_i_reg_1150_pp0_iter1_reg),
        .R(1'b0));
  FDRE \brmerge_i_reg_1150_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\brmerge_i_reg_1150[0]_i_1__0_n_0 ),
        .Q(brmerge_i_reg_1150),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \exitcond388_i_i_i_reg_1131[0]_i_3__0 
       (.I0(tmp_i_reg_1048[16]),
        .I1(t_V_6_reg_275_reg__0[16]),
        .I2(tmp_i_reg_1048[15]),
        .I3(t_V_6_reg_275_reg__0[15]),
        .O(\exitcond388_i_i_i_reg_1131[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond388_i_i_i_reg_1131[0]_i_4__0 
       (.I0(tmp_i_reg_1048[14]),
        .I1(t_V_6_reg_275_reg__0[14]),
        .I2(t_V_6_reg_275_reg__0[12]),
        .I3(tmp_i_reg_1048[12]),
        .I4(t_V_6_reg_275_reg__0[13]),
        .I5(tmp_i_reg_1048[13]),
        .O(\exitcond388_i_i_i_reg_1131[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond388_i_i_i_reg_1131[0]_i_5__0 
       (.I0(tmp_i_reg_1048[11]),
        .I1(t_V_6_reg_275_reg__0[11]),
        .I2(t_V_6_reg_275_reg__0[9]),
        .I3(tmp_i_reg_1048[9]),
        .I4(t_V_6_reg_275_reg__0[10]),
        .I5(tmp_i_reg_1048[10]),
        .O(\exitcond388_i_i_i_reg_1131[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond388_i_i_i_reg_1131[0]_i_6__0 
       (.I0(tmp_i_reg_1048[7]),
        .I1(t_V_6_reg_275_reg__0[7]),
        .I2(t_V_6_reg_275_reg__0[8]),
        .I3(tmp_i_reg_1048[8]),
        .I4(t_V_6_reg_275_reg__0[6]),
        .I5(tmp_i_reg_1048[6]),
        .O(\exitcond388_i_i_i_reg_1131[0]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond388_i_i_i_reg_1131[0]_i_7__0 
       (.I0(tmp_i_reg_1048[5]),
        .I1(t_V_6_reg_275_reg__0[5]),
        .I2(t_V_6_reg_275_reg__0[3]),
        .I3(tmp_i_reg_1048[3]),
        .I4(t_V_6_reg_275_reg__0[4]),
        .I5(tmp_i_reg_1048[4]),
        .O(\exitcond388_i_i_i_reg_1131[0]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond388_i_i_i_reg_1131[0]_i_8__0 
       (.I0(tmp_i_reg_1048[2]),
        .I1(t_V_6_reg_275_reg__0[2]),
        .I2(t_V_6_reg_275_reg),
        .I3(tmp_i_reg_1048[0]),
        .I4(t_V_6_reg_275_reg__0[1]),
        .I5(tmp_i_reg_1048[1]),
        .O(\exitcond388_i_i_i_reg_1131[0]_i_8__0_n_0 ));
  FDRE \exitcond388_i_i_i_reg_1131_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_1150_pp0_iter1_reg0),
        .D(exitcond388_i_i_i_reg_1131),
        .Q(exitcond388_i_i_i_reg_1131_pp0_iter1_reg),
        .R(1'b0));
  FDRE \exitcond388_i_i_i_reg_1131_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(exitcond388_i_i_i_reg_1131_pp0_iter1_reg),
        .Q(exitcond388_i_i_i_reg_1131_pp0_iter2_reg),
        .R(1'b0));
  FDRE \exitcond388_i_i_i_reg_1131_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(exitcond388_i_i_i_reg_1131_pp0_iter2_reg),
        .Q(exitcond388_i_i_i_reg_1131_pp0_iter3_reg),
        .R(1'b0));
  FDRE \exitcond388_i_i_i_reg_1131_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_1150_pp0_iter1_reg0),
        .D(ap_condition_pp0_exit_iter0_state3),
        .Q(exitcond388_i_i_i_reg_1131),
        .R(1'b0));
  CARRY4 \exitcond388_i_i_i_reg_1131_reg[0]_i_1__0 
       (.CI(\exitcond388_i_i_i_reg_1131_reg[0]_i_2__0_n_0 ),
        .CO({\NLW_exitcond388_i_i_i_reg_1131_reg[0]_i_1__0_CO_UNCONNECTED [3:2],ap_condition_pp0_exit_iter0_state3,\exitcond388_i_i_i_reg_1131_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond388_i_i_i_reg_1131_reg[0]_i_1__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\exitcond388_i_i_i_reg_1131[0]_i_3__0_n_0 ,\exitcond388_i_i_i_reg_1131[0]_i_4__0_n_0 }));
  CARRY4 \exitcond388_i_i_i_reg_1131_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\exitcond388_i_i_i_reg_1131_reg[0]_i_2__0_n_0 ,\exitcond388_i_i_i_reg_1131_reg[0]_i_2__0_n_1 ,\exitcond388_i_i_i_reg_1131_reg[0]_i_2__0_n_2 ,\exitcond388_i_i_i_reg_1131_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond388_i_i_i_reg_1131_reg[0]_i_2__0_O_UNCONNECTED [3:0]),
        .S({\exitcond388_i_i_i_reg_1131[0]_i_5__0_n_0 ,\exitcond388_i_i_i_reg_1131[0]_i_6__0_n_0 ,\exitcond388_i_i_i_reg_1131[0]_i_7__0_n_0 ,\exitcond388_i_i_i_reg_1131[0]_i_8__0_n_0 }));
  FDRE \extLd20_cast30_i_reg_1043_reg[0] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(if_dout[0]),
        .Q(extLd20_cast30_i_reg_1043_reg[0]),
        .R(1'b0));
  FDRE \extLd20_cast30_i_reg_1043_reg[10] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(if_dout[10]),
        .Q(extLd20_cast30_i_reg_1043_reg[10]),
        .R(1'b0));
  FDRE \extLd20_cast30_i_reg_1043_reg[11] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(if_dout[11]),
        .Q(extLd20_cast30_i_reg_1043_reg[11]),
        .R(1'b0));
  FDRE \extLd20_cast30_i_reg_1043_reg[12] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(if_dout[12]),
        .Q(extLd20_cast30_i_reg_1043_reg[12]),
        .R(1'b0));
  FDRE \extLd20_cast30_i_reg_1043_reg[13] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(if_dout[13]),
        .Q(extLd20_cast30_i_reg_1043_reg[13]),
        .R(1'b0));
  FDRE \extLd20_cast30_i_reg_1043_reg[14] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(if_dout[14]),
        .Q(extLd20_cast30_i_reg_1043_reg[14]),
        .R(1'b0));
  FDRE \extLd20_cast30_i_reg_1043_reg[15] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(if_dout[15]),
        .Q(extLd20_cast30_i_reg_1043_reg[15]),
        .R(1'b0));
  FDRE \extLd20_cast30_i_reg_1043_reg[1] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(if_dout[1]),
        .Q(extLd20_cast30_i_reg_1043_reg[1]),
        .R(1'b0));
  FDRE \extLd20_cast30_i_reg_1043_reg[2] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(if_dout[2]),
        .Q(extLd20_cast30_i_reg_1043_reg[2]),
        .R(1'b0));
  FDRE \extLd20_cast30_i_reg_1043_reg[3] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(if_dout[3]),
        .Q(extLd20_cast30_i_reg_1043_reg[3]),
        .R(1'b0));
  FDRE \extLd20_cast30_i_reg_1043_reg[4] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(if_dout[4]),
        .Q(extLd20_cast30_i_reg_1043_reg[4]),
        .R(1'b0));
  FDRE \extLd20_cast30_i_reg_1043_reg[5] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(if_dout[5]),
        .Q(extLd20_cast30_i_reg_1043_reg[5]),
        .R(1'b0));
  FDRE \extLd20_cast30_i_reg_1043_reg[6] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(if_dout[6]),
        .Q(extLd20_cast30_i_reg_1043_reg[6]),
        .R(1'b0));
  FDRE \extLd20_cast30_i_reg_1043_reg[7] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(if_dout[7]),
        .Q(extLd20_cast30_i_reg_1043_reg[7]),
        .R(1'b0));
  FDRE \extLd20_cast30_i_reg_1043_reg[8] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(if_dout[8]),
        .Q(extLd20_cast30_i_reg_1043_reg[8]),
        .R(1'b0));
  FDRE \extLd20_cast30_i_reg_1043_reg[9] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(if_dout[9]),
        .Q(extLd20_cast30_i_reg_1043_reg[9]),
        .R(1'b0));
  FDRE \extLd_cast31_i_reg_1034_reg[0] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(\int_rows_reg[15] [0]),
        .Q(extLd_cast31_i_reg_1034[0]),
        .R(1'b0));
  FDRE \extLd_cast31_i_reg_1034_reg[10] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(\int_rows_reg[15] [10]),
        .Q(extLd_cast31_i_reg_1034[10]),
        .R(1'b0));
  FDRE \extLd_cast31_i_reg_1034_reg[11] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(\int_rows_reg[15] [11]),
        .Q(extLd_cast31_i_reg_1034[11]),
        .R(1'b0));
  FDRE \extLd_cast31_i_reg_1034_reg[12] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(\int_rows_reg[15] [12]),
        .Q(extLd_cast31_i_reg_1034[12]),
        .R(1'b0));
  FDRE \extLd_cast31_i_reg_1034_reg[13] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(\int_rows_reg[15] [13]),
        .Q(extLd_cast31_i_reg_1034[13]),
        .R(1'b0));
  FDRE \extLd_cast31_i_reg_1034_reg[14] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(\int_rows_reg[15] [14]),
        .Q(extLd_cast31_i_reg_1034[14]),
        .R(1'b0));
  FDRE \extLd_cast31_i_reg_1034_reg[15] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(\int_rows_reg[15] [15]),
        .Q(extLd_cast31_i_reg_1034[15]),
        .R(1'b0));
  FDRE \extLd_cast31_i_reg_1034_reg[1] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(\int_rows_reg[15] [1]),
        .Q(extLd_cast31_i_reg_1034[1]),
        .R(1'b0));
  FDRE \extLd_cast31_i_reg_1034_reg[2] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(\int_rows_reg[15] [2]),
        .Q(extLd_cast31_i_reg_1034[2]),
        .R(1'b0));
  FDRE \extLd_cast31_i_reg_1034_reg[3] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(\int_rows_reg[15] [3]),
        .Q(extLd_cast31_i_reg_1034[3]),
        .R(1'b0));
  FDRE \extLd_cast31_i_reg_1034_reg[4] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(\int_rows_reg[15] [4]),
        .Q(extLd_cast31_i_reg_1034[4]),
        .R(1'b0));
  FDRE \extLd_cast31_i_reg_1034_reg[5] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(\int_rows_reg[15] [5]),
        .Q(extLd_cast31_i_reg_1034[5]),
        .R(1'b0));
  FDRE \extLd_cast31_i_reg_1034_reg[6] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(\int_rows_reg[15] [6]),
        .Q(extLd_cast31_i_reg_1034[6]),
        .R(1'b0));
  FDRE \extLd_cast31_i_reg_1034_reg[7] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(\int_rows_reg[15] [7]),
        .Q(extLd_cast31_i_reg_1034[7]),
        .R(1'b0));
  FDRE \extLd_cast31_i_reg_1034_reg[8] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(\int_rows_reg[15] [8]),
        .Q(extLd_cast31_i_reg_1034[8]),
        .R(1'b0));
  FDRE \extLd_cast31_i_reg_1034_reg[9] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(\int_rows_reg[15] [9]),
        .Q(extLd_cast31_i_reg_1034[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_1082[0]_i_1__0 
       (.I0(\t_V_reg_264_reg_n_0_[0] ),
        .O(i_V_fu_333_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_1082[1]_i_1__0 
       (.I0(\t_V_reg_264_reg_n_0_[0] ),
        .I1(\t_V_reg_264_reg_n_0_[1] ),
        .O(i_V_fu_333_p2[1]));
  FDRE \i_V_reg_1082_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_333_p2[0]),
        .Q(i_V_reg_1082[0]),
        .R(1'b0));
  FDRE \i_V_reg_1082_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_333_p2[10]),
        .Q(i_V_reg_1082[10]),
        .R(1'b0));
  FDRE \i_V_reg_1082_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_333_p2[11]),
        .Q(i_V_reg_1082[11]),
        .R(1'b0));
  FDRE \i_V_reg_1082_reg[12] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_333_p2[12]),
        .Q(i_V_reg_1082[12]),
        .R(1'b0));
  CARRY4 \i_V_reg_1082_reg[12]_i_1__0 
       (.CI(\i_V_reg_1082_reg[8]_i_1__0_n_0 ),
        .CO({\i_V_reg_1082_reg[12]_i_1__0_n_0 ,\i_V_reg_1082_reg[12]_i_1__0_n_1 ,\i_V_reg_1082_reg[12]_i_1__0_n_2 ,\i_V_reg_1082_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_333_p2[12:9]),
        .S({\t_V_reg_264_reg_n_0_[12] ,\t_V_reg_264_reg_n_0_[11] ,\t_V_reg_264_reg_n_0_[10] ,\t_V_reg_264_reg_n_0_[9] }));
  FDRE \i_V_reg_1082_reg[13] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_333_p2[13]),
        .Q(i_V_reg_1082[13]),
        .R(1'b0));
  FDRE \i_V_reg_1082_reg[14] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_333_p2[14]),
        .Q(i_V_reg_1082[14]),
        .R(1'b0));
  FDRE \i_V_reg_1082_reg[15] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_333_p2[15]),
        .Q(i_V_reg_1082[15]),
        .R(1'b0));
  FDRE \i_V_reg_1082_reg[16] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_333_p2[16]),
        .Q(i_V_reg_1082[16]),
        .R(1'b0));
  CARRY4 \i_V_reg_1082_reg[16]_i_1__0 
       (.CI(\i_V_reg_1082_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_i_V_reg_1082_reg[16]_i_1__0_CO_UNCONNECTED [3],\i_V_reg_1082_reg[16]_i_1__0_n_1 ,\i_V_reg_1082_reg[16]_i_1__0_n_2 ,\i_V_reg_1082_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_333_p2[16:13]),
        .S({\t_V_reg_264_reg_n_0_[16] ,\t_V_reg_264_reg_n_0_[15] ,\t_V_reg_264_reg_n_0_[14] ,\t_V_reg_264_reg_n_0_[13] }));
  FDRE \i_V_reg_1082_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_333_p2[1]),
        .Q(i_V_reg_1082[1]),
        .R(1'b0));
  FDRE \i_V_reg_1082_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_333_p2[2]),
        .Q(i_V_reg_1082[2]),
        .R(1'b0));
  FDRE \i_V_reg_1082_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_333_p2[3]),
        .Q(i_V_reg_1082[3]),
        .R(1'b0));
  FDRE \i_V_reg_1082_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_333_p2[4]),
        .Q(i_V_reg_1082[4]),
        .R(1'b0));
  CARRY4 \i_V_reg_1082_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\i_V_reg_1082_reg[4]_i_1__0_n_0 ,\i_V_reg_1082_reg[4]_i_1__0_n_1 ,\i_V_reg_1082_reg[4]_i_1__0_n_2 ,\i_V_reg_1082_reg[4]_i_1__0_n_3 }),
        .CYINIT(\t_V_reg_264_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({i_V_fu_333_p2[4:2],p_assign_12_2_i_fu_472_p2[1]}),
        .S({\t_V_reg_264_reg_n_0_[4] ,\t_V_reg_264_reg_n_0_[3] ,\t_V_reg_264_reg_n_0_[2] ,\t_V_reg_264_reg_n_0_[1] }));
  FDRE \i_V_reg_1082_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_333_p2[5]),
        .Q(i_V_reg_1082[5]),
        .R(1'b0));
  FDRE \i_V_reg_1082_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_333_p2[6]),
        .Q(i_V_reg_1082[6]),
        .R(1'b0));
  FDRE \i_V_reg_1082_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_333_p2[7]),
        .Q(i_V_reg_1082[7]),
        .R(1'b0));
  FDRE \i_V_reg_1082_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_333_p2[8]),
        .Q(i_V_reg_1082[8]),
        .R(1'b0));
  CARRY4 \i_V_reg_1082_reg[8]_i_1__0 
       (.CI(\i_V_reg_1082_reg[4]_i_1__0_n_0 ),
        .CO({\i_V_reg_1082_reg[8]_i_1__0_n_0 ,\i_V_reg_1082_reg[8]_i_1__0_n_1 ,\i_V_reg_1082_reg[8]_i_1__0_n_2 ,\i_V_reg_1082_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_333_p2[8:5]),
        .S({\t_V_reg_264_reg_n_0_[8] ,\t_V_reg_264_reg_n_0_[7] ,\t_V_reg_264_reg_n_0_[6] ,\t_V_reg_264_reg_n_0_[5] }));
  FDRE \i_V_reg_1082_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_333_p2[9]),
        .Q(i_V_reg_1082[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_reg_1096[0]_i_1__0 
       (.I0(Q[1]),
        .I1(CO),
        .O(\icmp_reg_1096[0]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_reg_1096[0]_i_2__0 
       (.I0(\icmp_reg_1096[0]_i_3__0_n_0 ),
        .O(icmp_fu_360_p2));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_reg_1096[0]_i_3__0 
       (.I0(\icmp_reg_1096[0]_i_4__0_n_0 ),
        .I1(\t_V_reg_264_reg_n_0_[15] ),
        .I2(\t_V_reg_264_reg_n_0_[13] ),
        .I3(\t_V_reg_264_reg_n_0_[14] ),
        .I4(\t_V_reg_264_reg_n_0_[11] ),
        .I5(\icmp_reg_1096[0]_i_5__0_n_0 ),
        .O(\icmp_reg_1096[0]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_reg_1096[0]_i_4__0 
       (.I0(\t_V_reg_264_reg_n_0_[7] ),
        .I1(\t_V_reg_264_reg_n_0_[6] ),
        .I2(\t_V_reg_264_reg_n_0_[16] ),
        .I3(\t_V_reg_264_reg_n_0_[12] ),
        .O(\icmp_reg_1096[0]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_reg_1096[0]_i_5__0 
       (.I0(\t_V_reg_264_reg_n_0_[5] ),
        .I1(\t_V_reg_264_reg_n_0_[8] ),
        .I2(\t_V_reg_264_reg_n_0_[4] ),
        .I3(\t_V_reg_264_reg_n_0_[10] ),
        .I4(\icmp_reg_1096[0]_i_6__0_n_0 ),
        .O(\icmp_reg_1096[0]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_reg_1096[0]_i_6__0 
       (.I0(\t_V_reg_264_reg_n_0_[3] ),
        .I1(\t_V_reg_264_reg_n_0_[1] ),
        .I2(\t_V_reg_264_reg_n_0_[9] ),
        .I3(\t_V_reg_264_reg_n_0_[2] ),
        .O(\icmp_reg_1096[0]_i_6__0_n_0 ));
  FDRE \icmp_reg_1096_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_1096[0]_i_1__0_n_0 ),
        .D(icmp_fu_360_p2),
        .Q(\icmp_reg_1096_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_3__4
       (.I0(CO),
        .I1(Q[1]),
        .O(Erode_U0_ap_ready));
  m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_98 k_buf_0_val_3_U
       (.D(src_kernel_win_0_va_25_fu_814_p3[6:3]),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .Q(k_buf_0_val_5_addr_reg_1180),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_reg(k_buf_0_val_5_U_n_2),
        .brmerge_i_reg_1150_pp0_iter1_reg(brmerge_i_reg_1150_pp0_iter1_reg),
        .col_buf_0_val_0_0_fu_709_p3(col_buf_0_val_0_0_fu_709_p3),
        .col_buf_0_val_1_0_fu_727_p3(col_buf_0_val_1_0_fu_727_p3[6:3]),
        .col_buf_0_val_2_0_fu_745_p3(col_buf_0_val_2_0_fu_745_p3[4:3]),
        .\icmp_reg_1096_reg[0] (\icmp_reg_1096_reg_n_0_[0] ),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg(or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg),
        .ram_reg(k_buf_0_val_5_U_n_26),
        .ram_reg_0(k_buf_0_val_5_U_n_27),
        .\right_border_buf_0_s_fu_162_reg[7] (right_border_buf_0_s_fu_162),
        .\row_assign_13_2_t_i_reg_1126_reg[1] (row_assign_13_2_t_i_reg_1126),
        .\src_kernel_win_0_va_24_reg_1193_reg[2] (k_buf_0_val_3_U_n_21),
        .\src_kernel_win_0_va_24_reg_1193_reg[7] (k_buf_0_val_3_U_n_20),
        .\tmp_121_reg_1167_reg[1] (tmp_121_reg_1167),
        .tmp_49_i_reg_1087(tmp_49_i_reg_1087),
        .\tmp_509_2_i_reg_1105_reg[0] (\tmp_509_2_i_reg_1105_reg_n_0_[0] ),
        .tmp_531_i_reg_1109(tmp_531_i_reg_1109),
        .\x_reg_1144_reg[9] ({\x_reg_1144_reg_n_0_[9] ,\x_reg_1144_reg_n_0_[8] ,\x_reg_1144_reg_n_0_[7] ,\x_reg_1144_reg_n_0_[6] ,\x_reg_1144_reg_n_0_[5] ,\x_reg_1144_reg_n_0_[4] ,\x_reg_1144_reg_n_0_[3] ,\x_reg_1144_reg_n_0_[2] ,\x_reg_1144_reg_n_0_[1] ,\x_reg_1144_reg_n_0_[0] }));
  FDRE \k_buf_0_val_3_addr_reg_1161_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_1150_pp0_iter1_reg0),
        .D(\x_reg_1144_reg_n_0_[0] ),
        .Q(k_buf_0_val_5_addr_reg_1180[0]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1161_reg[1] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_1150_pp0_iter1_reg0),
        .D(\x_reg_1144_reg_n_0_[1] ),
        .Q(k_buf_0_val_5_addr_reg_1180[1]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1161_reg[2] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_1150_pp0_iter1_reg0),
        .D(\x_reg_1144_reg_n_0_[2] ),
        .Q(k_buf_0_val_5_addr_reg_1180[2]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1161_reg[3] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_1150_pp0_iter1_reg0),
        .D(\x_reg_1144_reg_n_0_[3] ),
        .Q(k_buf_0_val_5_addr_reg_1180[3]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1161_reg[4] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_1150_pp0_iter1_reg0),
        .D(\x_reg_1144_reg_n_0_[4] ),
        .Q(k_buf_0_val_5_addr_reg_1180[4]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1161_reg[5] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_1150_pp0_iter1_reg0),
        .D(\x_reg_1144_reg_n_0_[5] ),
        .Q(k_buf_0_val_5_addr_reg_1180[5]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1161_reg[6] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_1150_pp0_iter1_reg0),
        .D(\x_reg_1144_reg_n_0_[6] ),
        .Q(k_buf_0_val_5_addr_reg_1180[6]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1161_reg[7] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_1150_pp0_iter1_reg0),
        .D(\x_reg_1144_reg_n_0_[7] ),
        .Q(k_buf_0_val_5_addr_reg_1180[7]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1161_reg[8] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_1150_pp0_iter1_reg0),
        .D(\x_reg_1144_reg_n_0_[8] ),
        .Q(k_buf_0_val_5_addr_reg_1180[8]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1161_reg[9] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_1150_pp0_iter1_reg0),
        .D(\x_reg_1144_reg_n_0_[9] ),
        .Q(k_buf_0_val_5_addr_reg_1180[9]),
        .R(1'b0));
  m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_99 k_buf_0_val_4_U
       (.D({src_kernel_win_0_va_25_fu_814_p3[7],src_kernel_win_0_va_25_fu_814_p3[2:0]}),
        .Q(k_buf_0_val_5_addr_reg_1180),
        .WEA(k_buf_0_val_4_ce1),
        .ap_clk(ap_clk),
        .brmerge_i_reg_1150_pp0_iter1_reg(brmerge_i_reg_1150_pp0_iter1_reg),
        .col_buf_0_val_0_0_fu_709_p3({col_buf_0_val_0_0_fu_709_p3[4],col_buf_0_val_0_0_fu_709_p3[1:0]}),
        .col_buf_0_val_1_0_fu_727_p3(col_buf_0_val_1_0_fu_727_p3),
        .col_buf_0_val_2_0_fu_745_p3({col_buf_0_val_2_0_fu_745_p3[7],col_buf_0_val_2_0_fu_745_p3[4],col_buf_0_val_2_0_fu_745_p3[2:0]}),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .ram_reg(ram_reg_0),
        .ram_reg_0(k_buf_0_val_3_U_n_20),
        .ram_reg_1(k_buf_0_val_3_U_n_21),
        .\right_border_buf_0_16_fu_170_reg[7] (\right_border_buf_0_16_fu_170_reg[7]_0 ),
        .\right_border_buf_0_16_fu_170_reg[7]_0 (right_border_buf_0_16_fu_170),
        .\row_assign_13_1_t_i_reg_1121_reg[1] (row_assign_13_1_t_i_reg_1121),
        .\row_assign_13_2_t_i_reg_1126_reg[1] (row_assign_13_2_t_i_reg_1126),
        .\src_kernel_win_0_va_23_reg_1186_reg[7] (src_kernel_win_0_va_23_fu_778_p3[7]),
        .\src_kernel_win_0_va_24_reg_1193_reg[4] (src_kernel_win_0_va_24_fu_796_p3[4]),
        .\src_kernel_win_0_va_25_reg_1200_reg[7] (k_buf_0_val_4_U_n_21),
        .\tmp_117_reg_1116_reg[1] (tmp_117_reg_1116),
        .\tmp_121_reg_1167_reg[1] (tmp_121_reg_1167),
        .tmp_531_i_reg_1109(tmp_531_i_reg_1109),
        .\x_reg_1144_reg[9] ({\x_reg_1144_reg_n_0_[9] ,\x_reg_1144_reg_n_0_[8] ,\x_reg_1144_reg_n_0_[7] ,\x_reg_1144_reg_n_0_[6] ,\x_reg_1144_reg_n_0_[5] ,\x_reg_1144_reg_n_0_[4] ,\x_reg_1144_reg_n_0_[3] ,\x_reg_1144_reg_n_0_[2] ,\x_reg_1144_reg_n_0_[1] ,\x_reg_1144_reg_n_0_[0] }));
  m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_100 k_buf_0_val_5_U
       (.D({src_kernel_win_0_va_24_fu_796_p3[7:5],src_kernel_win_0_va_24_fu_796_p3[3:0]}),
        .Q(k_buf_0_val_5_addr_reg_1180),
        .WEA(k_buf_0_val_4_ce1),
        .\ap_CS_fsm_reg[2] (ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_n_0),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter5_reg(ap_enable_reg_pp0_iter5_reg_n_0),
        .brmerge_i_reg_1150_pp0_iter1_reg(brmerge_i_reg_1150_pp0_iter1_reg),
        .col_buf_0_val_0_0_fu_709_p3({col_buf_0_val_0_0_fu_709_p3[6:3],col_buf_0_val_0_0_fu_709_p3[1:0]}),
        .col_buf_0_val_2_0_fu_745_p3(col_buf_0_val_2_0_fu_745_p3),
        .\icmp_reg_1096_reg[0] (\icmp_reg_1096_reg_n_0_[0] ),
        .img_dilate_data_stre_empty_n(img_dilate_data_stre_empty_n),
        .img_erode_data_strea_full_n(img_erode_data_strea_full_n),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg(or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg),
        .or_cond_i_i_i_reg_1157_pp0_iter4_reg(or_cond_i_i_i_reg_1157_pp0_iter4_reg),
        .ram_reg(k_buf_0_val_5_U_n_2),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_1),
        .ram_reg_2(col_buf_0_val_1_0_fu_727_p3[6:0]),
        .ram_reg_3(k_buf_0_val_3_U_n_20),
        .ram_reg_4(k_buf_0_val_4_U_n_21),
        .ram_reg_5(k_buf_0_val_3_U_n_21),
        .\right_border_buf_0_15_fu_166_reg[7] (right_border_buf_0_15_fu_166),
        .\row_assign_13_1_t_i_reg_1121_reg[1] (row_assign_13_1_t_i_reg_1121),
        .\src_kernel_win_0_va_23_reg_1186_reg[6] (src_kernel_win_0_va_23_fu_778_p3[6:0]),
        .\src_kernel_win_0_va_24_reg_1193_reg[5] (k_buf_0_val_5_U_n_27),
        .\src_kernel_win_0_va_24_reg_1193_reg[6] (k_buf_0_val_5_U_n_26),
        .\tmp_117_reg_1116_reg[1] (tmp_117_reg_1116),
        .\tmp_121_reg_1167_reg[1] (tmp_121_reg_1167),
        .tmp_49_i_reg_1087(tmp_49_i_reg_1087),
        .\tmp_509_i_reg_1101_reg[0] (\tmp_509_i_reg_1101_reg_n_0_[0] ),
        .tmp_531_i_reg_1109(tmp_531_i_reg_1109),
        .\x_reg_1144_reg[9] ({\x_reg_1144_reg_n_0_[9] ,\x_reg_1144_reg_n_0_[8] ,\x_reg_1144_reg_n_0_[7] ,\x_reg_1144_reg_n_0_[6] ,\x_reg_1144_reg_n_0_[5] ,\x_reg_1144_reg_n_0_[4] ,\x_reg_1144_reg_n_0_[3] ,\x_reg_1144_reg_n_0_[2] ,\x_reg_1144_reg_n_0_[1] ,\x_reg_1144_reg_n_0_[0] }));
  LUT5 #(
    .INIT(32'h0000A200)) 
    \mOutPtr[1]_i_3__3 
       (.I0(or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg),
        .I1(\icmp_reg_1096_reg_n_0_[0] ),
        .I2(tmp_49_i_reg_1087),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(k_buf_0_val_5_U_n_2),
        .O(Erode_U0_p_src_data_stream_V_read));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT5 #(
    .INIT(32'h00808080)) 
    \mOutPtr[4]_i_3__3 
       (.I0(Q[1]),
        .I1(CO),
        .I2(Erode_U0_ap_start),
        .I3(start_once_reg_reg),
        .I4(start_for_Erode_U0_full_n),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'hFBFBFFFB00000400)) 
    \or_cond_i425_i_i_i_reg_1140[0]_i_1__0 
       (.I0(k_buf_0_val_5_U_n_2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(tmp_52_i_fu_627_p2),
        .I4(p_1_in),
        .I5(or_cond_i425_i_i_i_reg_1140),
        .O(\or_cond_i425_i_i_i_reg_1140[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg[0]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(k_buf_0_val_5_U_n_2),
        .O(brmerge_i_reg_1150_pp0_iter1_reg0));
  FDRE \or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_1150_pp0_iter1_reg0),
        .D(or_cond_i425_i_i_i_reg_1140),
        .Q(or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg),
        .R(1'b0));
  FDRE \or_cond_i425_i_i_i_reg_1140_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\or_cond_i425_i_i_i_reg_1140[0]_i_1__0_n_0 ),
        .Q(or_cond_i425_i_i_i_reg_1140),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFBFFFB00000400)) 
    \or_cond_i_i_i_reg_1157[0]_i_1__0 
       (.I0(k_buf_0_val_5_U_n_2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(\icmp_reg_1096_reg_n_0_[0] ),
        .I4(\or_cond_i_i_i_reg_1157[0]_i_2__0_n_0 ),
        .I5(or_cond_i_i_i_reg_1157),
        .O(\or_cond_i_i_i_reg_1157[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \or_cond_i_i_i_reg_1157[0]_i_2__0 
       (.I0(\or_cond_i_i_i_reg_1157[0]_i_3__0_n_0 ),
        .I1(t_V_6_reg_275_reg__0[12]),
        .I2(t_V_6_reg_275_reg__0[2]),
        .I3(t_V_6_reg_275_reg__0[11]),
        .I4(t_V_6_reg_275_reg__0[8]),
        .I5(\or_cond_i_i_i_reg_1157[0]_i_4__0_n_0 ),
        .O(\or_cond_i_i_i_reg_1157[0]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_i_i_i_reg_1157[0]_i_3__0 
       (.I0(t_V_6_reg_275_reg__0[14]),
        .I1(t_V_6_reg_275_reg__0[4]),
        .I2(t_V_6_reg_275_reg__0[15]),
        .I3(t_V_6_reg_275_reg__0[13]),
        .O(\or_cond_i_i_i_reg_1157[0]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \or_cond_i_i_i_reg_1157[0]_i_4__0 
       (.I0(t_V_6_reg_275_reg__0[3]),
        .I1(t_V_6_reg_275_reg__0[5]),
        .I2(t_V_6_reg_275_reg__0[1]),
        .I3(t_V_6_reg_275_reg__0[7]),
        .I4(\or_cond_i_i_i_reg_1157[0]_i_5__0_n_0 ),
        .O(\or_cond_i_i_i_reg_1157[0]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_i_i_i_reg_1157[0]_i_5__0 
       (.I0(t_V_6_reg_275_reg__0[10]),
        .I1(t_V_6_reg_275_reg__0[9]),
        .I2(t_V_6_reg_275_reg__0[16]),
        .I3(t_V_6_reg_275_reg__0[6]),
        .O(\or_cond_i_i_i_reg_1157[0]_i_5__0_n_0 ));
  FDRE \or_cond_i_i_i_reg_1157_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_1150_pp0_iter1_reg0),
        .D(or_cond_i_i_i_reg_1157),
        .Q(or_cond_i_i_i_reg_1157_pp0_iter1_reg),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_i_reg_1157_pp0_iter2_reg[0]_i_1__0 
       (.I0(k_buf_0_val_5_U_n_2),
        .O(ap_block_pp0_stage0_subdone2_in));
  FDRE \or_cond_i_i_i_reg_1157_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(or_cond_i_i_i_reg_1157_pp0_iter1_reg),
        .Q(or_cond_i_i_i_reg_1157_pp0_iter2_reg),
        .R(1'b0));
  FDRE \or_cond_i_i_i_reg_1157_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(or_cond_i_i_i_reg_1157_pp0_iter2_reg),
        .Q(or_cond_i_i_i_reg_1157_pp0_iter3_reg),
        .R(1'b0));
  FDRE \or_cond_i_i_i_reg_1157_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(or_cond_i_i_i_reg_1157_pp0_iter3_reg),
        .Q(or_cond_i_i_i_reg_1157_pp0_iter4_reg),
        .R(1'b0));
  FDRE \or_cond_i_i_i_reg_1157_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\or_cond_i_i_i_reg_1157[0]_i_1__0_n_0 ),
        .Q(or_cond_i_i_i_reg_1157),
        .R(1'b0));
  FDRE \right_border_buf_0_15_fu_166_reg[0] 
       (.C(ap_clk),
        .CE(ce1119_out),
        .D(col_buf_0_val_2_0_fu_745_p3[0]),
        .Q(right_border_buf_0_15_fu_166[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_15_fu_166_reg[1] 
       (.C(ap_clk),
        .CE(ce1119_out),
        .D(col_buf_0_val_2_0_fu_745_p3[1]),
        .Q(right_border_buf_0_15_fu_166[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_15_fu_166_reg[2] 
       (.C(ap_clk),
        .CE(ce1119_out),
        .D(col_buf_0_val_2_0_fu_745_p3[2]),
        .Q(right_border_buf_0_15_fu_166[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_15_fu_166_reg[3] 
       (.C(ap_clk),
        .CE(ce1119_out),
        .D(col_buf_0_val_2_0_fu_745_p3[3]),
        .Q(right_border_buf_0_15_fu_166[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_15_fu_166_reg[4] 
       (.C(ap_clk),
        .CE(ce1119_out),
        .D(col_buf_0_val_2_0_fu_745_p3[4]),
        .Q(right_border_buf_0_15_fu_166[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_15_fu_166_reg[5] 
       (.C(ap_clk),
        .CE(ce1119_out),
        .D(col_buf_0_val_2_0_fu_745_p3[5]),
        .Q(right_border_buf_0_15_fu_166[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_15_fu_166_reg[6] 
       (.C(ap_clk),
        .CE(ce1119_out),
        .D(col_buf_0_val_2_0_fu_745_p3[6]),
        .Q(right_border_buf_0_15_fu_166[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_15_fu_166_reg[7] 
       (.C(ap_clk),
        .CE(ce1119_out),
        .D(col_buf_0_val_2_0_fu_745_p3[7]),
        .Q(right_border_buf_0_15_fu_166[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \right_border_buf_0_16_fu_170[7]_i_1 
       (.I0(\icmp_reg_1096_reg_n_0_[0] ),
        .I1(or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg),
        .I2(tmp_49_i_reg_1087),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(k_buf_0_val_5_U_n_2),
        .O(ce1119_out));
  FDRE \right_border_buf_0_16_fu_170_reg[0] 
       (.C(ap_clk),
        .CE(ce1119_out),
        .D(col_buf_0_val_1_0_fu_727_p3[0]),
        .Q(right_border_buf_0_16_fu_170[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_16_fu_170_reg[1] 
       (.C(ap_clk),
        .CE(ce1119_out),
        .D(col_buf_0_val_1_0_fu_727_p3[1]),
        .Q(right_border_buf_0_16_fu_170[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_16_fu_170_reg[2] 
       (.C(ap_clk),
        .CE(ce1119_out),
        .D(col_buf_0_val_1_0_fu_727_p3[2]),
        .Q(right_border_buf_0_16_fu_170[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_16_fu_170_reg[3] 
       (.C(ap_clk),
        .CE(ce1119_out),
        .D(col_buf_0_val_1_0_fu_727_p3[3]),
        .Q(right_border_buf_0_16_fu_170[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_16_fu_170_reg[4] 
       (.C(ap_clk),
        .CE(ce1119_out),
        .D(col_buf_0_val_1_0_fu_727_p3[4]),
        .Q(right_border_buf_0_16_fu_170[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_16_fu_170_reg[5] 
       (.C(ap_clk),
        .CE(ce1119_out),
        .D(col_buf_0_val_1_0_fu_727_p3[5]),
        .Q(right_border_buf_0_16_fu_170[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_16_fu_170_reg[6] 
       (.C(ap_clk),
        .CE(ce1119_out),
        .D(col_buf_0_val_1_0_fu_727_p3[6]),
        .Q(right_border_buf_0_16_fu_170[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_16_fu_170_reg[7] 
       (.C(ap_clk),
        .CE(ce1119_out),
        .D(col_buf_0_val_1_0_fu_727_p3[7]),
        .Q(right_border_buf_0_16_fu_170[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_162_reg[0] 
       (.C(ap_clk),
        .CE(ce1119_out),
        .D(col_buf_0_val_0_0_fu_709_p3[0]),
        .Q(right_border_buf_0_s_fu_162[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_162_reg[1] 
       (.C(ap_clk),
        .CE(ce1119_out),
        .D(col_buf_0_val_0_0_fu_709_p3[1]),
        .Q(right_border_buf_0_s_fu_162[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_162_reg[2] 
       (.C(ap_clk),
        .CE(ce1119_out),
        .D(col_buf_0_val_0_0_fu_709_p3[2]),
        .Q(right_border_buf_0_s_fu_162[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_162_reg[3] 
       (.C(ap_clk),
        .CE(ce1119_out),
        .D(col_buf_0_val_0_0_fu_709_p3[3]),
        .Q(right_border_buf_0_s_fu_162[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_162_reg[4] 
       (.C(ap_clk),
        .CE(ce1119_out),
        .D(col_buf_0_val_0_0_fu_709_p3[4]),
        .Q(right_border_buf_0_s_fu_162[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_162_reg[5] 
       (.C(ap_clk),
        .CE(ce1119_out),
        .D(col_buf_0_val_0_0_fu_709_p3[5]),
        .Q(right_border_buf_0_s_fu_162[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_162_reg[6] 
       (.C(ap_clk),
        .CE(ce1119_out),
        .D(col_buf_0_val_0_0_fu_709_p3[6]),
        .Q(right_border_buf_0_s_fu_162[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_162_reg[7] 
       (.C(ap_clk),
        .CE(ce1119_out),
        .D(col_buf_0_val_0_0_fu_709_p3[7]),
        .Q(right_border_buf_0_s_fu_162[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA40)) 
    \row_assign_13_1_t_i_reg_1121[0]_i_1 
       (.I0(p_assign_12_1_i_fu_433_p2),
        .I1(\t_V_reg_264_reg_n_0_[0] ),
        .I2(tmp_536_1_i_fu_453_p2),
        .I3(p_neg393_i_i_i_reg_1064[0]),
        .O(row_assign_13_1_t_i_fu_549_p22_out[0]));
  LUT6 #(
    .INIT(64'hCCCCCCCC96009900)) 
    \row_assign_13_1_t_i_reg_1121[1]_i_1 
       (.I0(\t_V_reg_264_reg_n_0_[1] ),
        .I1(p_neg393_i_i_i_reg_1064[1]),
        .I2(p_neg393_i_i_i_reg_1064[0]),
        .I3(tmp_536_1_i_fu_453_p2),
        .I4(\t_V_reg_264_reg_n_0_[0] ),
        .I5(p_assign_12_1_i_fu_433_p2),
        .O(row_assign_13_1_t_i_fu_549_p22_out[1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \row_assign_13_1_t_i_reg_1121[1]_i_10 
       (.I0(extLd_cast31_i_reg_1034[13]),
        .I1(p_assign_12_1_i_fu_433_p2__0[13]),
        .I2(extLd_cast31_i_reg_1034[12]),
        .I3(p_assign_12_1_i_fu_433_p2__0[12]),
        .O(\row_assign_13_1_t_i_reg_1121[1]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \row_assign_13_1_t_i_reg_1121[1]_i_11 
       (.I0(extLd_cast31_i_reg_1034[11]),
        .I1(p_assign_12_1_i_fu_433_p2__0[11]),
        .I2(extLd_cast31_i_reg_1034[10]),
        .I3(p_assign_12_1_i_fu_433_p2__0[10]),
        .O(\row_assign_13_1_t_i_reg_1121[1]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \row_assign_13_1_t_i_reg_1121[1]_i_12 
       (.I0(extLd_cast31_i_reg_1034[9]),
        .I1(p_assign_12_1_i_fu_433_p2__0[9]),
        .I2(extLd_cast31_i_reg_1034[8]),
        .I3(p_assign_12_1_i_fu_433_p2__0[8]),
        .O(\row_assign_13_1_t_i_reg_1121[1]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \row_assign_13_1_t_i_reg_1121[1]_i_13 
       (.I0(p_assign_12_1_i_fu_433_p2__0[15]),
        .I1(extLd_cast31_i_reg_1034[15]),
        .I2(p_assign_12_1_i_fu_433_p2__0[14]),
        .I3(extLd_cast31_i_reg_1034[14]),
        .O(\row_assign_13_1_t_i_reg_1121[1]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \row_assign_13_1_t_i_reg_1121[1]_i_14 
       (.I0(p_assign_12_1_i_fu_433_p2__0[13]),
        .I1(extLd_cast31_i_reg_1034[13]),
        .I2(p_assign_12_1_i_fu_433_p2__0[12]),
        .I3(extLd_cast31_i_reg_1034[12]),
        .O(\row_assign_13_1_t_i_reg_1121[1]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \row_assign_13_1_t_i_reg_1121[1]_i_15 
       (.I0(p_assign_12_1_i_fu_433_p2__0[11]),
        .I1(extLd_cast31_i_reg_1034[11]),
        .I2(p_assign_12_1_i_fu_433_p2__0[10]),
        .I3(extLd_cast31_i_reg_1034[10]),
        .O(\row_assign_13_1_t_i_reg_1121[1]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \row_assign_13_1_t_i_reg_1121[1]_i_16 
       (.I0(p_assign_12_1_i_fu_433_p2__0[9]),
        .I1(extLd_cast31_i_reg_1034[9]),
        .I2(p_assign_12_1_i_fu_433_p2__0[8]),
        .I3(extLd_cast31_i_reg_1034[8]),
        .O(\row_assign_13_1_t_i_reg_1121[1]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_13_1_t_i_reg_1121[1]_i_18 
       (.I0(\t_V_reg_264_reg_n_0_[15] ),
        .O(\row_assign_13_1_t_i_reg_1121[1]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_13_1_t_i_reg_1121[1]_i_19 
       (.I0(\t_V_reg_264_reg_n_0_[14] ),
        .O(\row_assign_13_1_t_i_reg_1121[1]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_13_1_t_i_reg_1121[1]_i_20 
       (.I0(\t_V_reg_264_reg_n_0_[13] ),
        .O(\row_assign_13_1_t_i_reg_1121[1]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_13_1_t_i_reg_1121[1]_i_21 
       (.I0(\t_V_reg_264_reg_n_0_[12] ),
        .O(\row_assign_13_1_t_i_reg_1121[1]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \row_assign_13_1_t_i_reg_1121[1]_i_22 
       (.I0(extLd_cast31_i_reg_1034[7]),
        .I1(p_assign_12_1_i_fu_433_p2__0[7]),
        .I2(extLd_cast31_i_reg_1034[6]),
        .I3(p_assign_12_1_i_fu_433_p2__0[6]),
        .O(\row_assign_13_1_t_i_reg_1121[1]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \row_assign_13_1_t_i_reg_1121[1]_i_23 
       (.I0(extLd_cast31_i_reg_1034[5]),
        .I1(p_assign_12_1_i_fu_433_p2__0[5]),
        .I2(extLd_cast31_i_reg_1034[4]),
        .I3(p_assign_12_1_i_fu_433_p2__0[4]),
        .O(\row_assign_13_1_t_i_reg_1121[1]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \row_assign_13_1_t_i_reg_1121[1]_i_24 
       (.I0(extLd_cast31_i_reg_1034[3]),
        .I1(p_assign_12_1_i_fu_433_p2__0[3]),
        .I2(extLd_cast31_i_reg_1034[2]),
        .I3(p_assign_12_1_i_fu_433_p2__0[2]),
        .O(\row_assign_13_1_t_i_reg_1121[1]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \row_assign_13_1_t_i_reg_1121[1]_i_25 
       (.I0(extLd_cast31_i_reg_1034[1]),
        .I1(p_assign_12_1_i_fu_433_p2__0[1]),
        .I2(extLd_cast31_i_reg_1034[0]),
        .I3(p_assign_12_1_i_fu_433_p2__0[0]),
        .O(\row_assign_13_1_t_i_reg_1121[1]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \row_assign_13_1_t_i_reg_1121[1]_i_26 
       (.I0(p_assign_12_1_i_fu_433_p2__0[7]),
        .I1(extLd_cast31_i_reg_1034[7]),
        .I2(p_assign_12_1_i_fu_433_p2__0[6]),
        .I3(extLd_cast31_i_reg_1034[6]),
        .O(\row_assign_13_1_t_i_reg_1121[1]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \row_assign_13_1_t_i_reg_1121[1]_i_27 
       (.I0(p_assign_12_1_i_fu_433_p2__0[5]),
        .I1(extLd_cast31_i_reg_1034[5]),
        .I2(p_assign_12_1_i_fu_433_p2__0[4]),
        .I3(extLd_cast31_i_reg_1034[4]),
        .O(\row_assign_13_1_t_i_reg_1121[1]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \row_assign_13_1_t_i_reg_1121[1]_i_28 
       (.I0(p_assign_12_1_i_fu_433_p2__0[3]),
        .I1(extLd_cast31_i_reg_1034[3]),
        .I2(p_assign_12_1_i_fu_433_p2__0[2]),
        .I3(extLd_cast31_i_reg_1034[2]),
        .O(\row_assign_13_1_t_i_reg_1121[1]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \row_assign_13_1_t_i_reg_1121[1]_i_29 
       (.I0(p_assign_12_1_i_fu_433_p2__0[1]),
        .I1(extLd_cast31_i_reg_1034[1]),
        .I2(p_assign_12_1_i_fu_433_p2__0[0]),
        .I3(extLd_cast31_i_reg_1034[0]),
        .O(\row_assign_13_1_t_i_reg_1121[1]_i_29_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_13_1_t_i_reg_1121[1]_i_31 
       (.I0(\t_V_reg_264_reg_n_0_[11] ),
        .O(\row_assign_13_1_t_i_reg_1121[1]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_13_1_t_i_reg_1121[1]_i_32 
       (.I0(\t_V_reg_264_reg_n_0_[10] ),
        .O(\row_assign_13_1_t_i_reg_1121[1]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_13_1_t_i_reg_1121[1]_i_33 
       (.I0(\t_V_reg_264_reg_n_0_[9] ),
        .O(\row_assign_13_1_t_i_reg_1121[1]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_13_1_t_i_reg_1121[1]_i_34 
       (.I0(\t_V_reg_264_reg_n_0_[8] ),
        .O(\row_assign_13_1_t_i_reg_1121[1]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_13_1_t_i_reg_1121[1]_i_36 
       (.I0(\t_V_reg_264_reg_n_0_[7] ),
        .O(\row_assign_13_1_t_i_reg_1121[1]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_13_1_t_i_reg_1121[1]_i_37 
       (.I0(\t_V_reg_264_reg_n_0_[6] ),
        .O(\row_assign_13_1_t_i_reg_1121[1]_i_37_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_13_1_t_i_reg_1121[1]_i_38 
       (.I0(\t_V_reg_264_reg_n_0_[5] ),
        .O(\row_assign_13_1_t_i_reg_1121[1]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_13_1_t_i_reg_1121[1]_i_39 
       (.I0(\t_V_reg_264_reg_n_0_[4] ),
        .O(\row_assign_13_1_t_i_reg_1121[1]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_13_1_t_i_reg_1121[1]_i_40 
       (.I0(\t_V_reg_264_reg_n_0_[3] ),
        .O(\row_assign_13_1_t_i_reg_1121[1]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_13_1_t_i_reg_1121[1]_i_41 
       (.I0(\t_V_reg_264_reg_n_0_[2] ),
        .O(\row_assign_13_1_t_i_reg_1121[1]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_13_1_t_i_reg_1121[1]_i_42 
       (.I0(\t_V_reg_264_reg_n_0_[1] ),
        .O(\row_assign_13_1_t_i_reg_1121[1]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_13_1_t_i_reg_1121[1]_i_5 
       (.I0(p_assign_12_1_i_fu_433_p2),
        .O(\row_assign_13_1_t_i_reg_1121[1]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_13_1_t_i_reg_1121[1]_i_7 
       (.I0(\t_V_reg_264_reg_n_0_[16] ),
        .O(\row_assign_13_1_t_i_reg_1121[1]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \row_assign_13_1_t_i_reg_1121[1]_i_9 
       (.I0(extLd_cast31_i_reg_1034[15]),
        .I1(p_assign_12_1_i_fu_433_p2__0[15]),
        .I2(extLd_cast31_i_reg_1034[14]),
        .I3(p_assign_12_1_i_fu_433_p2__0[14]),
        .O(\row_assign_13_1_t_i_reg_1121[1]_i_9_n_0 ));
  FDRE \row_assign_13_1_t_i_reg_1121_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_1096[0]_i_1__0_n_0 ),
        .D(row_assign_13_1_t_i_fu_549_p22_out[0]),
        .Q(row_assign_13_1_t_i_reg_1121[0]),
        .R(1'b0));
  FDRE \row_assign_13_1_t_i_reg_1121_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_reg_1096[0]_i_1__0_n_0 ),
        .D(row_assign_13_1_t_i_fu_549_p22_out[1]),
        .Q(row_assign_13_1_t_i_reg_1121[1]),
        .R(1'b0));
  CARRY4 \row_assign_13_1_t_i_reg_1121_reg[1]_i_17 
       (.CI(\row_assign_13_1_t_i_reg_1121_reg[1]_i_30_n_0 ),
        .CO({\row_assign_13_1_t_i_reg_1121_reg[1]_i_17_n_0 ,\row_assign_13_1_t_i_reg_1121_reg[1]_i_17_n_1 ,\row_assign_13_1_t_i_reg_1121_reg[1]_i_17_n_2 ,\row_assign_13_1_t_i_reg_1121_reg[1]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_264_reg_n_0_[11] ,\t_V_reg_264_reg_n_0_[10] ,\t_V_reg_264_reg_n_0_[9] ,\t_V_reg_264_reg_n_0_[8] }),
        .O(p_assign_12_1_i_fu_433_p2__0[11:8]),
        .S({\row_assign_13_1_t_i_reg_1121[1]_i_31_n_0 ,\row_assign_13_1_t_i_reg_1121[1]_i_32_n_0 ,\row_assign_13_1_t_i_reg_1121[1]_i_33_n_0 ,\row_assign_13_1_t_i_reg_1121[1]_i_34_n_0 }));
  CARRY4 \row_assign_13_1_t_i_reg_1121_reg[1]_i_2 
       (.CI(\row_assign_13_1_t_i_reg_1121_reg[1]_i_4_n_0 ),
        .CO({\NLW_row_assign_13_1_t_i_reg_1121_reg[1]_i_2_CO_UNCONNECTED [3:1],tmp_536_1_i_fu_453_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_assign_12_1_i_fu_433_p2}),
        .O(\NLW_row_assign_13_1_t_i_reg_1121_reg[1]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\row_assign_13_1_t_i_reg_1121[1]_i_5_n_0 }));
  CARRY4 \row_assign_13_1_t_i_reg_1121_reg[1]_i_3 
       (.CI(\row_assign_13_1_t_i_reg_1121_reg[1]_i_6_n_0 ),
        .CO(\NLW_row_assign_13_1_t_i_reg_1121_reg[1]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_row_assign_13_1_t_i_reg_1121_reg[1]_i_3_O_UNCONNECTED [3:1],p_assign_12_1_i_fu_433_p2}),
        .S({1'b0,1'b0,1'b0,\row_assign_13_1_t_i_reg_1121[1]_i_7_n_0 }));
  CARRY4 \row_assign_13_1_t_i_reg_1121_reg[1]_i_30 
       (.CI(\row_assign_13_1_t_i_reg_1121_reg[1]_i_35_n_0 ),
        .CO({\row_assign_13_1_t_i_reg_1121_reg[1]_i_30_n_0 ,\row_assign_13_1_t_i_reg_1121_reg[1]_i_30_n_1 ,\row_assign_13_1_t_i_reg_1121_reg[1]_i_30_n_2 ,\row_assign_13_1_t_i_reg_1121_reg[1]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_264_reg_n_0_[7] ,\t_V_reg_264_reg_n_0_[6] ,\t_V_reg_264_reg_n_0_[5] ,\t_V_reg_264_reg_n_0_[4] }),
        .O(p_assign_12_1_i_fu_433_p2__0[7:4]),
        .S({\row_assign_13_1_t_i_reg_1121[1]_i_36_n_0 ,\row_assign_13_1_t_i_reg_1121[1]_i_37_n_0 ,\row_assign_13_1_t_i_reg_1121[1]_i_38_n_0 ,\row_assign_13_1_t_i_reg_1121[1]_i_39_n_0 }));
  CARRY4 \row_assign_13_1_t_i_reg_1121_reg[1]_i_35 
       (.CI(1'b0),
        .CO({\row_assign_13_1_t_i_reg_1121_reg[1]_i_35_n_0 ,\row_assign_13_1_t_i_reg_1121_reg[1]_i_35_n_1 ,\row_assign_13_1_t_i_reg_1121_reg[1]_i_35_n_2 ,\row_assign_13_1_t_i_reg_1121_reg[1]_i_35_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_264_reg_n_0_[3] ,\t_V_reg_264_reg_n_0_[2] ,\t_V_reg_264_reg_n_0_[1] ,1'b0}),
        .O(p_assign_12_1_i_fu_433_p2__0[3:0]),
        .S({\row_assign_13_1_t_i_reg_1121[1]_i_40_n_0 ,\row_assign_13_1_t_i_reg_1121[1]_i_41_n_0 ,\row_assign_13_1_t_i_reg_1121[1]_i_42_n_0 ,\t_V_reg_264_reg_n_0_[0] }));
  CARRY4 \row_assign_13_1_t_i_reg_1121_reg[1]_i_4 
       (.CI(\row_assign_13_1_t_i_reg_1121_reg[1]_i_8_n_0 ),
        .CO({\row_assign_13_1_t_i_reg_1121_reg[1]_i_4_n_0 ,\row_assign_13_1_t_i_reg_1121_reg[1]_i_4_n_1 ,\row_assign_13_1_t_i_reg_1121_reg[1]_i_4_n_2 ,\row_assign_13_1_t_i_reg_1121_reg[1]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\row_assign_13_1_t_i_reg_1121[1]_i_9_n_0 ,\row_assign_13_1_t_i_reg_1121[1]_i_10_n_0 ,\row_assign_13_1_t_i_reg_1121[1]_i_11_n_0 ,\row_assign_13_1_t_i_reg_1121[1]_i_12_n_0 }),
        .O(\NLW_row_assign_13_1_t_i_reg_1121_reg[1]_i_4_O_UNCONNECTED [3:0]),
        .S({\row_assign_13_1_t_i_reg_1121[1]_i_13_n_0 ,\row_assign_13_1_t_i_reg_1121[1]_i_14_n_0 ,\row_assign_13_1_t_i_reg_1121[1]_i_15_n_0 ,\row_assign_13_1_t_i_reg_1121[1]_i_16_n_0 }));
  CARRY4 \row_assign_13_1_t_i_reg_1121_reg[1]_i_6 
       (.CI(\row_assign_13_1_t_i_reg_1121_reg[1]_i_17_n_0 ),
        .CO({\row_assign_13_1_t_i_reg_1121_reg[1]_i_6_n_0 ,\row_assign_13_1_t_i_reg_1121_reg[1]_i_6_n_1 ,\row_assign_13_1_t_i_reg_1121_reg[1]_i_6_n_2 ,\row_assign_13_1_t_i_reg_1121_reg[1]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_264_reg_n_0_[15] ,\t_V_reg_264_reg_n_0_[14] ,\t_V_reg_264_reg_n_0_[13] ,\t_V_reg_264_reg_n_0_[12] }),
        .O(p_assign_12_1_i_fu_433_p2__0[15:12]),
        .S({\row_assign_13_1_t_i_reg_1121[1]_i_18_n_0 ,\row_assign_13_1_t_i_reg_1121[1]_i_19_n_0 ,\row_assign_13_1_t_i_reg_1121[1]_i_20_n_0 ,\row_assign_13_1_t_i_reg_1121[1]_i_21_n_0 }));
  CARRY4 \row_assign_13_1_t_i_reg_1121_reg[1]_i_8 
       (.CI(1'b0),
        .CO({\row_assign_13_1_t_i_reg_1121_reg[1]_i_8_n_0 ,\row_assign_13_1_t_i_reg_1121_reg[1]_i_8_n_1 ,\row_assign_13_1_t_i_reg_1121_reg[1]_i_8_n_2 ,\row_assign_13_1_t_i_reg_1121_reg[1]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\row_assign_13_1_t_i_reg_1121[1]_i_22_n_0 ,\row_assign_13_1_t_i_reg_1121[1]_i_23_n_0 ,\row_assign_13_1_t_i_reg_1121[1]_i_24_n_0 ,\row_assign_13_1_t_i_reg_1121[1]_i_25_n_0 }),
        .O(\NLW_row_assign_13_1_t_i_reg_1121_reg[1]_i_8_O_UNCONNECTED [3:0]),
        .S({\row_assign_13_1_t_i_reg_1121[1]_i_26_n_0 ,\row_assign_13_1_t_i_reg_1121[1]_i_27_n_0 ,\row_assign_13_1_t_i_reg_1121[1]_i_28_n_0 ,\row_assign_13_1_t_i_reg_1121[1]_i_29_n_0 }));
  LUT4 #(
    .INIT(16'hA898)) 
    \row_assign_13_2_t_i_reg_1126[0]_i_1 
       (.I0(p_neg393_i_i_i_reg_1064[0]),
        .I1(p_assign_12_2_i_fu_472_p2__0),
        .I2(tmp_536_2_i_fu_492_p2),
        .I3(\t_V_reg_264_reg_n_0_[0] ),
        .O(\row_assign_13_2_t_i_reg_1126[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD20000002D00)) 
    \row_assign_13_2_t_i_reg_1126[1]_i_1 
       (.I0(p_neg393_i_i_i_reg_1064[0]),
        .I1(\t_V_reg_264_reg_n_0_[0] ),
        .I2(\t_V_reg_264_reg_n_0_[1] ),
        .I3(tmp_536_2_i_fu_492_p2),
        .I4(p_assign_12_2_i_fu_472_p2__0),
        .I5(p_neg393_i_i_i_reg_1064[1]),
        .O(row_assign_13_2_t_i_fu_575_p21_out));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_13_2_t_i_reg_1126[1]_i_10 
       (.I0(\t_V_reg_264_reg_n_0_[13] ),
        .O(\row_assign_13_2_t_i_reg_1126[1]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \row_assign_13_2_t_i_reg_1126[1]_i_12 
       (.I0(extLd_cast31_i_reg_1034[15]),
        .I1(p_assign_12_2_i_fu_472_p2[15]),
        .I2(extLd_cast31_i_reg_1034[14]),
        .I3(p_assign_12_2_i_fu_472_p2[14]),
        .O(\row_assign_13_2_t_i_reg_1126[1]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \row_assign_13_2_t_i_reg_1126[1]_i_13 
       (.I0(extLd_cast31_i_reg_1034[13]),
        .I1(p_assign_12_2_i_fu_472_p2[13]),
        .I2(extLd_cast31_i_reg_1034[12]),
        .I3(p_assign_12_2_i_fu_472_p2[12]),
        .O(\row_assign_13_2_t_i_reg_1126[1]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \row_assign_13_2_t_i_reg_1126[1]_i_14 
       (.I0(extLd_cast31_i_reg_1034[11]),
        .I1(p_assign_12_2_i_fu_472_p2[11]),
        .I2(extLd_cast31_i_reg_1034[10]),
        .I3(p_assign_12_2_i_fu_472_p2[10]),
        .O(\row_assign_13_2_t_i_reg_1126[1]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \row_assign_13_2_t_i_reg_1126[1]_i_15 
       (.I0(extLd_cast31_i_reg_1034[9]),
        .I1(p_assign_12_2_i_fu_472_p2[9]),
        .I2(extLd_cast31_i_reg_1034[8]),
        .I3(p_assign_12_2_i_fu_472_p2[8]),
        .O(\row_assign_13_2_t_i_reg_1126[1]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \row_assign_13_2_t_i_reg_1126[1]_i_16 
       (.I0(p_assign_12_2_i_fu_472_p2[15]),
        .I1(extLd_cast31_i_reg_1034[15]),
        .I2(p_assign_12_2_i_fu_472_p2[14]),
        .I3(extLd_cast31_i_reg_1034[14]),
        .O(\row_assign_13_2_t_i_reg_1126[1]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \row_assign_13_2_t_i_reg_1126[1]_i_17 
       (.I0(p_assign_12_2_i_fu_472_p2[13]),
        .I1(extLd_cast31_i_reg_1034[13]),
        .I2(p_assign_12_2_i_fu_472_p2[12]),
        .I3(extLd_cast31_i_reg_1034[12]),
        .O(\row_assign_13_2_t_i_reg_1126[1]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \row_assign_13_2_t_i_reg_1126[1]_i_18 
       (.I0(p_assign_12_2_i_fu_472_p2[11]),
        .I1(extLd_cast31_i_reg_1034[11]),
        .I2(p_assign_12_2_i_fu_472_p2[10]),
        .I3(extLd_cast31_i_reg_1034[10]),
        .O(\row_assign_13_2_t_i_reg_1126[1]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \row_assign_13_2_t_i_reg_1126[1]_i_19 
       (.I0(p_assign_12_2_i_fu_472_p2[9]),
        .I1(extLd_cast31_i_reg_1034[9]),
        .I2(p_assign_12_2_i_fu_472_p2[8]),
        .I3(extLd_cast31_i_reg_1034[8]),
        .O(\row_assign_13_2_t_i_reg_1126[1]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_13_2_t_i_reg_1126[1]_i_21 
       (.I0(\t_V_reg_264_reg_n_0_[12] ),
        .O(\row_assign_13_2_t_i_reg_1126[1]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_13_2_t_i_reg_1126[1]_i_22 
       (.I0(\t_V_reg_264_reg_n_0_[11] ),
        .O(\row_assign_13_2_t_i_reg_1126[1]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_13_2_t_i_reg_1126[1]_i_23 
       (.I0(\t_V_reg_264_reg_n_0_[10] ),
        .O(\row_assign_13_2_t_i_reg_1126[1]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_13_2_t_i_reg_1126[1]_i_24 
       (.I0(\t_V_reg_264_reg_n_0_[9] ),
        .O(\row_assign_13_2_t_i_reg_1126[1]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \row_assign_13_2_t_i_reg_1126[1]_i_25 
       (.I0(extLd_cast31_i_reg_1034[7]),
        .I1(p_assign_12_2_i_fu_472_p2[7]),
        .I2(extLd_cast31_i_reg_1034[6]),
        .I3(p_assign_12_2_i_fu_472_p2[6]),
        .O(\row_assign_13_2_t_i_reg_1126[1]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \row_assign_13_2_t_i_reg_1126[1]_i_26 
       (.I0(extLd_cast31_i_reg_1034[5]),
        .I1(p_assign_12_2_i_fu_472_p2[5]),
        .I2(extLd_cast31_i_reg_1034[4]),
        .I3(p_assign_12_2_i_fu_472_p2[4]),
        .O(\row_assign_13_2_t_i_reg_1126[1]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \row_assign_13_2_t_i_reg_1126[1]_i_27 
       (.I0(extLd_cast31_i_reg_1034[3]),
        .I1(p_assign_12_2_i_fu_472_p2[3]),
        .I2(extLd_cast31_i_reg_1034[2]),
        .I3(p_assign_12_2_i_fu_472_p2[2]),
        .O(\row_assign_13_2_t_i_reg_1126[1]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hB222)) 
    \row_assign_13_2_t_i_reg_1126[1]_i_28 
       (.I0(extLd_cast31_i_reg_1034[1]),
        .I1(p_assign_12_2_i_fu_472_p2[1]),
        .I2(extLd_cast31_i_reg_1034[0]),
        .I3(\t_V_reg_264_reg_n_0_[0] ),
        .O(\row_assign_13_2_t_i_reg_1126[1]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \row_assign_13_2_t_i_reg_1126[1]_i_29 
       (.I0(p_assign_12_2_i_fu_472_p2[7]),
        .I1(extLd_cast31_i_reg_1034[7]),
        .I2(p_assign_12_2_i_fu_472_p2[6]),
        .I3(extLd_cast31_i_reg_1034[6]),
        .O(\row_assign_13_2_t_i_reg_1126[1]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \row_assign_13_2_t_i_reg_1126[1]_i_30 
       (.I0(p_assign_12_2_i_fu_472_p2[5]),
        .I1(extLd_cast31_i_reg_1034[5]),
        .I2(p_assign_12_2_i_fu_472_p2[4]),
        .I3(extLd_cast31_i_reg_1034[4]),
        .O(\row_assign_13_2_t_i_reg_1126[1]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \row_assign_13_2_t_i_reg_1126[1]_i_31 
       (.I0(p_assign_12_2_i_fu_472_p2[3]),
        .I1(extLd_cast31_i_reg_1034[3]),
        .I2(p_assign_12_2_i_fu_472_p2[2]),
        .I3(extLd_cast31_i_reg_1034[2]),
        .O(\row_assign_13_2_t_i_reg_1126[1]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \row_assign_13_2_t_i_reg_1126[1]_i_32 
       (.I0(\t_V_reg_264_reg_n_0_[0] ),
        .I1(extLd_cast31_i_reg_1034[0]),
        .I2(p_assign_12_2_i_fu_472_p2[1]),
        .I3(extLd_cast31_i_reg_1034[1]),
        .O(\row_assign_13_2_t_i_reg_1126[1]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_13_2_t_i_reg_1126[1]_i_34 
       (.I0(\t_V_reg_264_reg_n_0_[8] ),
        .O(\row_assign_13_2_t_i_reg_1126[1]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_13_2_t_i_reg_1126[1]_i_35 
       (.I0(\t_V_reg_264_reg_n_0_[7] ),
        .O(\row_assign_13_2_t_i_reg_1126[1]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_13_2_t_i_reg_1126[1]_i_36 
       (.I0(\t_V_reg_264_reg_n_0_[6] ),
        .O(\row_assign_13_2_t_i_reg_1126[1]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_13_2_t_i_reg_1126[1]_i_37 
       (.I0(\t_V_reg_264_reg_n_0_[5] ),
        .O(\row_assign_13_2_t_i_reg_1126[1]_i_37_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_13_2_t_i_reg_1126[1]_i_38 
       (.I0(\t_V_reg_264_reg_n_0_[4] ),
        .O(\row_assign_13_2_t_i_reg_1126[1]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_13_2_t_i_reg_1126[1]_i_39 
       (.I0(\t_V_reg_264_reg_n_0_[3] ),
        .O(\row_assign_13_2_t_i_reg_1126[1]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_13_2_t_i_reg_1126[1]_i_40 
       (.I0(\t_V_reg_264_reg_n_0_[2] ),
        .O(\row_assign_13_2_t_i_reg_1126[1]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_13_2_t_i_reg_1126[1]_i_5 
       (.I0(p_assign_12_2_i_fu_472_p2__0),
        .O(\row_assign_13_2_t_i_reg_1126[1]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_13_2_t_i_reg_1126[1]_i_7 
       (.I0(\t_V_reg_264_reg_n_0_[16] ),
        .O(\row_assign_13_2_t_i_reg_1126[1]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_13_2_t_i_reg_1126[1]_i_8 
       (.I0(\t_V_reg_264_reg_n_0_[15] ),
        .O(\row_assign_13_2_t_i_reg_1126[1]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_13_2_t_i_reg_1126[1]_i_9 
       (.I0(\t_V_reg_264_reg_n_0_[14] ),
        .O(\row_assign_13_2_t_i_reg_1126[1]_i_9_n_0 ));
  FDRE \row_assign_13_2_t_i_reg_1126_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_1096[0]_i_1__0_n_0 ),
        .D(\row_assign_13_2_t_i_reg_1126[0]_i_1_n_0 ),
        .Q(row_assign_13_2_t_i_reg_1126[0]),
        .R(1'b0));
  FDRE \row_assign_13_2_t_i_reg_1126_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_reg_1096[0]_i_1__0_n_0 ),
        .D(row_assign_13_2_t_i_fu_575_p21_out),
        .Q(row_assign_13_2_t_i_reg_1126[1]),
        .R(1'b0));
  CARRY4 \row_assign_13_2_t_i_reg_1126_reg[1]_i_11 
       (.CI(1'b0),
        .CO({\row_assign_13_2_t_i_reg_1126_reg[1]_i_11_n_0 ,\row_assign_13_2_t_i_reg_1126_reg[1]_i_11_n_1 ,\row_assign_13_2_t_i_reg_1126_reg[1]_i_11_n_2 ,\row_assign_13_2_t_i_reg_1126_reg[1]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\row_assign_13_2_t_i_reg_1126[1]_i_25_n_0 ,\row_assign_13_2_t_i_reg_1126[1]_i_26_n_0 ,\row_assign_13_2_t_i_reg_1126[1]_i_27_n_0 ,\row_assign_13_2_t_i_reg_1126[1]_i_28_n_0 }),
        .O(\NLW_row_assign_13_2_t_i_reg_1126_reg[1]_i_11_O_UNCONNECTED [3:0]),
        .S({\row_assign_13_2_t_i_reg_1126[1]_i_29_n_0 ,\row_assign_13_2_t_i_reg_1126[1]_i_30_n_0 ,\row_assign_13_2_t_i_reg_1126[1]_i_31_n_0 ,\row_assign_13_2_t_i_reg_1126[1]_i_32_n_0 }));
  CARRY4 \row_assign_13_2_t_i_reg_1126_reg[1]_i_2 
       (.CI(\row_assign_13_2_t_i_reg_1126_reg[1]_i_4_n_0 ),
        .CO({\NLW_row_assign_13_2_t_i_reg_1126_reg[1]_i_2_CO_UNCONNECTED [3:1],tmp_536_2_i_fu_492_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_assign_12_2_i_fu_472_p2__0}),
        .O(\NLW_row_assign_13_2_t_i_reg_1126_reg[1]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\row_assign_13_2_t_i_reg_1126[1]_i_5_n_0 }));
  CARRY4 \row_assign_13_2_t_i_reg_1126_reg[1]_i_20 
       (.CI(\row_assign_13_2_t_i_reg_1126_reg[1]_i_33_n_0 ),
        .CO({\row_assign_13_2_t_i_reg_1126_reg[1]_i_20_n_0 ,\row_assign_13_2_t_i_reg_1126_reg[1]_i_20_n_1 ,\row_assign_13_2_t_i_reg_1126_reg[1]_i_20_n_2 ,\row_assign_13_2_t_i_reg_1126_reg[1]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_264_reg_n_0_[8] ,\t_V_reg_264_reg_n_0_[7] ,\t_V_reg_264_reg_n_0_[6] ,\t_V_reg_264_reg_n_0_[5] }),
        .O(p_assign_12_2_i_fu_472_p2[8:5]),
        .S({\row_assign_13_2_t_i_reg_1126[1]_i_34_n_0 ,\row_assign_13_2_t_i_reg_1126[1]_i_35_n_0 ,\row_assign_13_2_t_i_reg_1126[1]_i_36_n_0 ,\row_assign_13_2_t_i_reg_1126[1]_i_37_n_0 }));
  CARRY4 \row_assign_13_2_t_i_reg_1126_reg[1]_i_3 
       (.CI(\row_assign_13_2_t_i_reg_1126_reg[1]_i_6_n_0 ),
        .CO({\NLW_row_assign_13_2_t_i_reg_1126_reg[1]_i_3_CO_UNCONNECTED [3],\row_assign_13_2_t_i_reg_1126_reg[1]_i_3_n_1 ,\row_assign_13_2_t_i_reg_1126_reg[1]_i_3_n_2 ,\row_assign_13_2_t_i_reg_1126_reg[1]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\t_V_reg_264_reg_n_0_[15] ,\t_V_reg_264_reg_n_0_[14] ,\t_V_reg_264_reg_n_0_[13] }),
        .O({p_assign_12_2_i_fu_472_p2__0,p_assign_12_2_i_fu_472_p2[15:13]}),
        .S({\row_assign_13_2_t_i_reg_1126[1]_i_7_n_0 ,\row_assign_13_2_t_i_reg_1126[1]_i_8_n_0 ,\row_assign_13_2_t_i_reg_1126[1]_i_9_n_0 ,\row_assign_13_2_t_i_reg_1126[1]_i_10_n_0 }));
  CARRY4 \row_assign_13_2_t_i_reg_1126_reg[1]_i_33 
       (.CI(1'b0),
        .CO({\row_assign_13_2_t_i_reg_1126_reg[1]_i_33_n_0 ,\row_assign_13_2_t_i_reg_1126_reg[1]_i_33_n_1 ,\row_assign_13_2_t_i_reg_1126_reg[1]_i_33_n_2 ,\row_assign_13_2_t_i_reg_1126_reg[1]_i_33_n_3 }),
        .CYINIT(\t_V_reg_264_reg_n_0_[0] ),
        .DI({\t_V_reg_264_reg_n_0_[4] ,\t_V_reg_264_reg_n_0_[3] ,\t_V_reg_264_reg_n_0_[2] ,1'b0}),
        .O({p_assign_12_2_i_fu_472_p2[4:2],\NLW_row_assign_13_2_t_i_reg_1126_reg[1]_i_33_O_UNCONNECTED [0]}),
        .S({\row_assign_13_2_t_i_reg_1126[1]_i_38_n_0 ,\row_assign_13_2_t_i_reg_1126[1]_i_39_n_0 ,\row_assign_13_2_t_i_reg_1126[1]_i_40_n_0 ,\t_V_reg_264_reg_n_0_[1] }));
  CARRY4 \row_assign_13_2_t_i_reg_1126_reg[1]_i_4 
       (.CI(\row_assign_13_2_t_i_reg_1126_reg[1]_i_11_n_0 ),
        .CO({\row_assign_13_2_t_i_reg_1126_reg[1]_i_4_n_0 ,\row_assign_13_2_t_i_reg_1126_reg[1]_i_4_n_1 ,\row_assign_13_2_t_i_reg_1126_reg[1]_i_4_n_2 ,\row_assign_13_2_t_i_reg_1126_reg[1]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\row_assign_13_2_t_i_reg_1126[1]_i_12_n_0 ,\row_assign_13_2_t_i_reg_1126[1]_i_13_n_0 ,\row_assign_13_2_t_i_reg_1126[1]_i_14_n_0 ,\row_assign_13_2_t_i_reg_1126[1]_i_15_n_0 }),
        .O(\NLW_row_assign_13_2_t_i_reg_1126_reg[1]_i_4_O_UNCONNECTED [3:0]),
        .S({\row_assign_13_2_t_i_reg_1126[1]_i_16_n_0 ,\row_assign_13_2_t_i_reg_1126[1]_i_17_n_0 ,\row_assign_13_2_t_i_reg_1126[1]_i_18_n_0 ,\row_assign_13_2_t_i_reg_1126[1]_i_19_n_0 }));
  CARRY4 \row_assign_13_2_t_i_reg_1126_reg[1]_i_6 
       (.CI(\row_assign_13_2_t_i_reg_1126_reg[1]_i_20_n_0 ),
        .CO({\row_assign_13_2_t_i_reg_1126_reg[1]_i_6_n_0 ,\row_assign_13_2_t_i_reg_1126_reg[1]_i_6_n_1 ,\row_assign_13_2_t_i_reg_1126_reg[1]_i_6_n_2 ,\row_assign_13_2_t_i_reg_1126_reg[1]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_264_reg_n_0_[12] ,\t_V_reg_264_reg_n_0_[11] ,\t_V_reg_264_reg_n_0_[10] ,\t_V_reg_264_reg_n_0_[9] }),
        .O(p_assign_12_2_i_fu_472_p2[12:9]),
        .S({\row_assign_13_2_t_i_reg_1126[1]_i_21_n_0 ,\row_assign_13_2_t_i_reg_1126[1]_i_22_n_0 ,\row_assign_13_2_t_i_reg_1126[1]_i_23_n_0 ,\row_assign_13_2_t_i_reg_1126[1]_i_24_n_0 }));
  FDRE \src_kernel_win_0_va_18_fu_142_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_18_fu_1420),
        .D(src_kernel_win_0_va_fu_138[0]),
        .Q(src_kernel_win_0_va_18_fu_142[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_18_fu_142_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_18_fu_1420),
        .D(src_kernel_win_0_va_fu_138[1]),
        .Q(src_kernel_win_0_va_18_fu_142[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_18_fu_142_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_18_fu_1420),
        .D(src_kernel_win_0_va_fu_138[2]),
        .Q(src_kernel_win_0_va_18_fu_142[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_18_fu_142_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_18_fu_1420),
        .D(src_kernel_win_0_va_fu_138[3]),
        .Q(src_kernel_win_0_va_18_fu_142[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_18_fu_142_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_18_fu_1420),
        .D(src_kernel_win_0_va_fu_138[4]),
        .Q(src_kernel_win_0_va_18_fu_142[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_18_fu_142_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_18_fu_1420),
        .D(src_kernel_win_0_va_fu_138[5]),
        .Q(src_kernel_win_0_va_18_fu_142[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_18_fu_142_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_18_fu_1420),
        .D(src_kernel_win_0_va_fu_138[6]),
        .Q(src_kernel_win_0_va_18_fu_142[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_18_fu_142_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_18_fu_1420),
        .D(src_kernel_win_0_va_fu_138[7]),
        .Q(src_kernel_win_0_va_18_fu_142[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \src_kernel_win_0_va_19_fu_146[7]_i_1 
       (.I0(k_buf_0_val_5_U_n_2),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(exitcond388_i_i_i_reg_1131_pp0_iter2_reg),
        .O(src_kernel_win_0_va_19_fu_1460));
  FDRE \src_kernel_win_0_va_19_fu_146_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_19_fu_1460),
        .D(src_kernel_win_0_va_24_reg_1193[0]),
        .Q(src_kernel_win_0_va_19_fu_146[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_19_fu_146_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_19_fu_1460),
        .D(src_kernel_win_0_va_24_reg_1193[1]),
        .Q(src_kernel_win_0_va_19_fu_146[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_19_fu_146_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_19_fu_1460),
        .D(src_kernel_win_0_va_24_reg_1193[2]),
        .Q(src_kernel_win_0_va_19_fu_146[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_19_fu_146_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_19_fu_1460),
        .D(src_kernel_win_0_va_24_reg_1193[3]),
        .Q(src_kernel_win_0_va_19_fu_146[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_19_fu_146_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_19_fu_1460),
        .D(src_kernel_win_0_va_24_reg_1193[4]),
        .Q(src_kernel_win_0_va_19_fu_146[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_19_fu_146_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_19_fu_1460),
        .D(src_kernel_win_0_va_24_reg_1193[5]),
        .Q(src_kernel_win_0_va_19_fu_146[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_19_fu_146_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_19_fu_1460),
        .D(src_kernel_win_0_va_24_reg_1193[6]),
        .Q(src_kernel_win_0_va_19_fu_146[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_19_fu_146_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_19_fu_1460),
        .D(src_kernel_win_0_va_24_reg_1193[7]),
        .Q(src_kernel_win_0_va_19_fu_146[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_fu_150_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_19_fu_1460),
        .D(src_kernel_win_0_va_19_fu_146[0]),
        .Q(src_kernel_win_0_va_20_fu_150[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_fu_150_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_19_fu_1460),
        .D(src_kernel_win_0_va_19_fu_146[1]),
        .Q(src_kernel_win_0_va_20_fu_150[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_fu_150_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_19_fu_1460),
        .D(src_kernel_win_0_va_19_fu_146[2]),
        .Q(src_kernel_win_0_va_20_fu_150[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_fu_150_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_19_fu_1460),
        .D(src_kernel_win_0_va_19_fu_146[3]),
        .Q(src_kernel_win_0_va_20_fu_150[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_fu_150_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_19_fu_1460),
        .D(src_kernel_win_0_va_19_fu_146[4]),
        .Q(src_kernel_win_0_va_20_fu_150[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_fu_150_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_19_fu_1460),
        .D(src_kernel_win_0_va_19_fu_146[5]),
        .Q(src_kernel_win_0_va_20_fu_150[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_fu_150_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_19_fu_1460),
        .D(src_kernel_win_0_va_19_fu_146[6]),
        .Q(src_kernel_win_0_va_20_fu_150[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_fu_150_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_19_fu_1460),
        .D(src_kernel_win_0_va_19_fu_146[7]),
        .Q(src_kernel_win_0_va_20_fu_150[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \src_kernel_win_0_va_21_fu_154[7]_i_1 
       (.I0(exitcond388_i_i_i_reg_1131_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(k_buf_0_val_5_U_n_2),
        .O(src_kernel_win_0_va_21_fu_1540));
  FDRE \src_kernel_win_0_va_21_fu_154_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_21_fu_1540),
        .D(src_kernel_win_0_va_25_fu_814_p3[0]),
        .Q(src_kernel_win_0_va_21_fu_154[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_fu_154_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_21_fu_1540),
        .D(src_kernel_win_0_va_25_fu_814_p3[1]),
        .Q(src_kernel_win_0_va_21_fu_154[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_fu_154_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_21_fu_1540),
        .D(src_kernel_win_0_va_25_fu_814_p3[2]),
        .Q(src_kernel_win_0_va_21_fu_154[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_fu_154_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_21_fu_1540),
        .D(src_kernel_win_0_va_25_fu_814_p3[3]),
        .Q(src_kernel_win_0_va_21_fu_154[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_fu_154_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_21_fu_1540),
        .D(src_kernel_win_0_va_25_fu_814_p3[4]),
        .Q(src_kernel_win_0_va_21_fu_154[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_fu_154_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_21_fu_1540),
        .D(src_kernel_win_0_va_25_fu_814_p3[5]),
        .Q(src_kernel_win_0_va_21_fu_154[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_fu_154_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_21_fu_1540),
        .D(src_kernel_win_0_va_25_fu_814_p3[6]),
        .Q(src_kernel_win_0_va_21_fu_154[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_fu_154_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_21_fu_1540),
        .D(src_kernel_win_0_va_25_fu_814_p3[7]),
        .Q(src_kernel_win_0_va_21_fu_154[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_fu_158_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_21_fu_1540),
        .D(src_kernel_win_0_va_21_fu_154[0]),
        .Q(src_kernel_win_0_va_22_fu_158[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_fu_158_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_21_fu_1540),
        .D(src_kernel_win_0_va_21_fu_154[1]),
        .Q(src_kernel_win_0_va_22_fu_158[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_fu_158_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_21_fu_1540),
        .D(src_kernel_win_0_va_21_fu_154[2]),
        .Q(src_kernel_win_0_va_22_fu_158[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_fu_158_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_21_fu_1540),
        .D(src_kernel_win_0_va_21_fu_154[3]),
        .Q(src_kernel_win_0_va_22_fu_158[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_fu_158_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_21_fu_1540),
        .D(src_kernel_win_0_va_21_fu_154[4]),
        .Q(src_kernel_win_0_va_22_fu_158[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_fu_158_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_21_fu_1540),
        .D(src_kernel_win_0_va_21_fu_154[5]),
        .Q(src_kernel_win_0_va_22_fu_158[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_fu_158_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_21_fu_1540),
        .D(src_kernel_win_0_va_21_fu_154[6]),
        .Q(src_kernel_win_0_va_22_fu_158[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_fu_158_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_21_fu_1540),
        .D(src_kernel_win_0_va_21_fu_154[7]),
        .Q(src_kernel_win_0_va_22_fu_158[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_1186_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_23_reg_1186[0]),
        .Q(src_kernel_win_0_va_23_reg_1186_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_1186_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_23_reg_1186[1]),
        .Q(src_kernel_win_0_va_23_reg_1186_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_1186_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_23_reg_1186[2]),
        .Q(src_kernel_win_0_va_23_reg_1186_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_1186_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_23_reg_1186[3]),
        .Q(src_kernel_win_0_va_23_reg_1186_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_1186_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_23_reg_1186[4]),
        .Q(src_kernel_win_0_va_23_reg_1186_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_1186_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_23_reg_1186[5]),
        .Q(src_kernel_win_0_va_23_reg_1186_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_1186_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_23_reg_1186[6]),
        .Q(src_kernel_win_0_va_23_reg_1186_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_1186_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_23_reg_1186[7]),
        .Q(src_kernel_win_0_va_23_reg_1186_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_23_reg_1186_pp0_iter3_reg[0]),
        .Q(src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_23_reg_1186_pp0_iter3_reg[1]),
        .Q(src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_23_reg_1186_pp0_iter3_reg[2]),
        .Q(src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_23_reg_1186_pp0_iter3_reg[3]),
        .Q(src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_23_reg_1186_pp0_iter3_reg[4]),
        .Q(src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_23_reg_1186_pp0_iter3_reg[5]),
        .Q(src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_23_reg_1186_pp0_iter3_reg[6]),
        .Q(src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_23_reg_1186_pp0_iter3_reg[7]),
        .Q(src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_1186_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_23_fu_778_p3[0]),
        .Q(src_kernel_win_0_va_23_reg_1186[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_1186_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_23_fu_778_p3[1]),
        .Q(src_kernel_win_0_va_23_reg_1186[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_1186_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_23_fu_778_p3[2]),
        .Q(src_kernel_win_0_va_23_reg_1186[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_1186_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_23_fu_778_p3[3]),
        .Q(src_kernel_win_0_va_23_reg_1186[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_1186_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_23_fu_778_p3[4]),
        .Q(src_kernel_win_0_va_23_reg_1186[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_1186_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_23_fu_778_p3[5]),
        .Q(src_kernel_win_0_va_23_reg_1186[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_1186_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_23_fu_778_p3[6]),
        .Q(src_kernel_win_0_va_23_reg_1186[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_reg_1186_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_23_fu_778_p3[7]),
        .Q(src_kernel_win_0_va_23_reg_1186[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_24_reg_1193[0]),
        .Q(src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_24_reg_1193[1]),
        .Q(src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_24_reg_1193[2]),
        .Q(src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_24_reg_1193[3]),
        .Q(src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_24_reg_1193[4]),
        .Q(src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_24_reg_1193[5]),
        .Q(src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_24_reg_1193[6]),
        .Q(src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_24_reg_1193[7]),
        .Q(src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_reg_1193_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_24_fu_796_p3[0]),
        .Q(src_kernel_win_0_va_24_reg_1193[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_reg_1193_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_24_fu_796_p3[1]),
        .Q(src_kernel_win_0_va_24_reg_1193[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_reg_1193_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_24_fu_796_p3[2]),
        .Q(src_kernel_win_0_va_24_reg_1193[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_reg_1193_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_24_fu_796_p3[3]),
        .Q(src_kernel_win_0_va_24_reg_1193[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_reg_1193_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_24_fu_796_p3[4]),
        .Q(src_kernel_win_0_va_24_reg_1193[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_reg_1193_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_24_fu_796_p3[5]),
        .Q(src_kernel_win_0_va_24_reg_1193[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_reg_1193_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_24_fu_796_p3[6]),
        .Q(src_kernel_win_0_va_24_reg_1193[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_reg_1193_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_24_fu_796_p3[7]),
        .Q(src_kernel_win_0_va_24_reg_1193[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_25_reg_1200_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_25_fu_814_p3[0]),
        .Q(src_kernel_win_0_va_25_reg_1200[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_25_reg_1200_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_25_fu_814_p3[1]),
        .Q(src_kernel_win_0_va_25_reg_1200[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_25_reg_1200_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_25_fu_814_p3[2]),
        .Q(src_kernel_win_0_va_25_reg_1200[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_25_reg_1200_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_25_fu_814_p3[3]),
        .Q(src_kernel_win_0_va_25_reg_1200[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_25_reg_1200_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_25_fu_814_p3[4]),
        .Q(src_kernel_win_0_va_25_reg_1200[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_25_reg_1200_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_25_fu_814_p3[5]),
        .Q(src_kernel_win_0_va_25_reg_1200[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_25_reg_1200_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_25_fu_814_p3[6]),
        .Q(src_kernel_win_0_va_25_reg_1200[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_25_reg_1200_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(src_kernel_win_0_va_25_fu_814_p3[7]),
        .Q(src_kernel_win_0_va_25_reg_1200[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \src_kernel_win_0_va_fu_138[7]_i_1__0 
       (.I0(k_buf_0_val_5_U_n_2),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(exitcond388_i_i_i_reg_1131_pp0_iter3_reg),
        .O(src_kernel_win_0_va_18_fu_1420));
  FDRE \src_kernel_win_0_va_fu_138_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_18_fu_1420),
        .D(src_kernel_win_0_va_23_reg_1186_pp0_iter3_reg[0]),
        .Q(src_kernel_win_0_va_fu_138[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_138_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_18_fu_1420),
        .D(src_kernel_win_0_va_23_reg_1186_pp0_iter3_reg[1]),
        .Q(src_kernel_win_0_va_fu_138[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_138_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_18_fu_1420),
        .D(src_kernel_win_0_va_23_reg_1186_pp0_iter3_reg[2]),
        .Q(src_kernel_win_0_va_fu_138[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_138_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_18_fu_1420),
        .D(src_kernel_win_0_va_23_reg_1186_pp0_iter3_reg[3]),
        .Q(src_kernel_win_0_va_fu_138[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_138_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_18_fu_1420),
        .D(src_kernel_win_0_va_23_reg_1186_pp0_iter3_reg[4]),
        .Q(src_kernel_win_0_va_fu_138[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_138_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_18_fu_1420),
        .D(src_kernel_win_0_va_23_reg_1186_pp0_iter3_reg[5]),
        .Q(src_kernel_win_0_va_fu_138[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_138_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_18_fu_1420),
        .D(src_kernel_win_0_va_23_reg_1186_pp0_iter3_reg[6]),
        .Q(src_kernel_win_0_va_fu_138[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_138_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_18_fu_1420),
        .D(src_kernel_win_0_va_23_reg_1186_pp0_iter3_reg[7]),
        .Q(src_kernel_win_0_va_fu_138[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFDF0000)) 
    \t_V_6_reg_275[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(k_buf_0_val_5_U_n_2),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(Q[1]),
        .I5(CO),
        .O(\t_V_6_reg_275[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \t_V_6_reg_275[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(k_buf_0_val_5_U_n_2),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .O(t_V_6_reg_2750));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_6_reg_275[0]_i_4 
       (.I0(t_V_6_reg_275_reg),
        .O(ImagLoc_x_fu_607_p2[0]));
  FDRE \t_V_6_reg_275_reg[0] 
       (.C(ap_clk),
        .CE(t_V_6_reg_2750),
        .D(\t_V_6_reg_275_reg[0]_i_3_n_7 ),
        .Q(t_V_6_reg_275_reg),
        .R(\t_V_6_reg_275[0]_i_1_n_0 ));
  CARRY4 \t_V_6_reg_275_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\t_V_6_reg_275_reg[0]_i_3_n_0 ,\t_V_6_reg_275_reg[0]_i_3_n_1 ,\t_V_6_reg_275_reg[0]_i_3_n_2 ,\t_V_6_reg_275_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_V_6_reg_275_reg[0]_i_3_n_4 ,\t_V_6_reg_275_reg[0]_i_3_n_5 ,\t_V_6_reg_275_reg[0]_i_3_n_6 ,\t_V_6_reg_275_reg[0]_i_3_n_7 }),
        .S({t_V_6_reg_275_reg__0[3:1],ImagLoc_x_fu_607_p2[0]}));
  FDRE \t_V_6_reg_275_reg[10] 
       (.C(ap_clk),
        .CE(t_V_6_reg_2750),
        .D(\t_V_6_reg_275_reg[8]_i_1_n_5 ),
        .Q(t_V_6_reg_275_reg__0[10]),
        .R(\t_V_6_reg_275[0]_i_1_n_0 ));
  FDRE \t_V_6_reg_275_reg[11] 
       (.C(ap_clk),
        .CE(t_V_6_reg_2750),
        .D(\t_V_6_reg_275_reg[8]_i_1_n_4 ),
        .Q(t_V_6_reg_275_reg__0[11]),
        .R(\t_V_6_reg_275[0]_i_1_n_0 ));
  FDRE \t_V_6_reg_275_reg[12] 
       (.C(ap_clk),
        .CE(t_V_6_reg_2750),
        .D(\t_V_6_reg_275_reg[12]_i_1_n_7 ),
        .Q(t_V_6_reg_275_reg__0[12]),
        .R(\t_V_6_reg_275[0]_i_1_n_0 ));
  CARRY4 \t_V_6_reg_275_reg[12]_i_1 
       (.CI(\t_V_6_reg_275_reg[8]_i_1_n_0 ),
        .CO({\t_V_6_reg_275_reg[12]_i_1_n_0 ,\t_V_6_reg_275_reg[12]_i_1_n_1 ,\t_V_6_reg_275_reg[12]_i_1_n_2 ,\t_V_6_reg_275_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_6_reg_275_reg[12]_i_1_n_4 ,\t_V_6_reg_275_reg[12]_i_1_n_5 ,\t_V_6_reg_275_reg[12]_i_1_n_6 ,\t_V_6_reg_275_reg[12]_i_1_n_7 }),
        .S(t_V_6_reg_275_reg__0[15:12]));
  FDRE \t_V_6_reg_275_reg[13] 
       (.C(ap_clk),
        .CE(t_V_6_reg_2750),
        .D(\t_V_6_reg_275_reg[12]_i_1_n_6 ),
        .Q(t_V_6_reg_275_reg__0[13]),
        .R(\t_V_6_reg_275[0]_i_1_n_0 ));
  FDRE \t_V_6_reg_275_reg[14] 
       (.C(ap_clk),
        .CE(t_V_6_reg_2750),
        .D(\t_V_6_reg_275_reg[12]_i_1_n_5 ),
        .Q(t_V_6_reg_275_reg__0[14]),
        .R(\t_V_6_reg_275[0]_i_1_n_0 ));
  FDRE \t_V_6_reg_275_reg[15] 
       (.C(ap_clk),
        .CE(t_V_6_reg_2750),
        .D(\t_V_6_reg_275_reg[12]_i_1_n_4 ),
        .Q(t_V_6_reg_275_reg__0[15]),
        .R(\t_V_6_reg_275[0]_i_1_n_0 ));
  FDRE \t_V_6_reg_275_reg[16] 
       (.C(ap_clk),
        .CE(t_V_6_reg_2750),
        .D(\t_V_6_reg_275_reg[16]_i_1_n_7 ),
        .Q(t_V_6_reg_275_reg__0[16]),
        .R(\t_V_6_reg_275[0]_i_1_n_0 ));
  CARRY4 \t_V_6_reg_275_reg[16]_i_1 
       (.CI(\t_V_6_reg_275_reg[12]_i_1_n_0 ),
        .CO(\NLW_t_V_6_reg_275_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_t_V_6_reg_275_reg[16]_i_1_O_UNCONNECTED [3:1],\t_V_6_reg_275_reg[16]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,t_V_6_reg_275_reg__0[16]}));
  FDRE \t_V_6_reg_275_reg[1] 
       (.C(ap_clk),
        .CE(t_V_6_reg_2750),
        .D(\t_V_6_reg_275_reg[0]_i_3_n_6 ),
        .Q(t_V_6_reg_275_reg__0[1]),
        .R(\t_V_6_reg_275[0]_i_1_n_0 ));
  FDRE \t_V_6_reg_275_reg[2] 
       (.C(ap_clk),
        .CE(t_V_6_reg_2750),
        .D(\t_V_6_reg_275_reg[0]_i_3_n_5 ),
        .Q(t_V_6_reg_275_reg__0[2]),
        .R(\t_V_6_reg_275[0]_i_1_n_0 ));
  FDRE \t_V_6_reg_275_reg[3] 
       (.C(ap_clk),
        .CE(t_V_6_reg_2750),
        .D(\t_V_6_reg_275_reg[0]_i_3_n_4 ),
        .Q(t_V_6_reg_275_reg__0[3]),
        .R(\t_V_6_reg_275[0]_i_1_n_0 ));
  FDRE \t_V_6_reg_275_reg[4] 
       (.C(ap_clk),
        .CE(t_V_6_reg_2750),
        .D(\t_V_6_reg_275_reg[4]_i_1_n_7 ),
        .Q(t_V_6_reg_275_reg__0[4]),
        .R(\t_V_6_reg_275[0]_i_1_n_0 ));
  CARRY4 \t_V_6_reg_275_reg[4]_i_1 
       (.CI(\t_V_6_reg_275_reg[0]_i_3_n_0 ),
        .CO({\t_V_6_reg_275_reg[4]_i_1_n_0 ,\t_V_6_reg_275_reg[4]_i_1_n_1 ,\t_V_6_reg_275_reg[4]_i_1_n_2 ,\t_V_6_reg_275_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_6_reg_275_reg[4]_i_1_n_4 ,\t_V_6_reg_275_reg[4]_i_1_n_5 ,\t_V_6_reg_275_reg[4]_i_1_n_6 ,\t_V_6_reg_275_reg[4]_i_1_n_7 }),
        .S(t_V_6_reg_275_reg__0[7:4]));
  FDRE \t_V_6_reg_275_reg[5] 
       (.C(ap_clk),
        .CE(t_V_6_reg_2750),
        .D(\t_V_6_reg_275_reg[4]_i_1_n_6 ),
        .Q(t_V_6_reg_275_reg__0[5]),
        .R(\t_V_6_reg_275[0]_i_1_n_0 ));
  FDRE \t_V_6_reg_275_reg[6] 
       (.C(ap_clk),
        .CE(t_V_6_reg_2750),
        .D(\t_V_6_reg_275_reg[4]_i_1_n_5 ),
        .Q(t_V_6_reg_275_reg__0[6]),
        .R(\t_V_6_reg_275[0]_i_1_n_0 ));
  FDRE \t_V_6_reg_275_reg[7] 
       (.C(ap_clk),
        .CE(t_V_6_reg_2750),
        .D(\t_V_6_reg_275_reg[4]_i_1_n_4 ),
        .Q(t_V_6_reg_275_reg__0[7]),
        .R(\t_V_6_reg_275[0]_i_1_n_0 ));
  FDRE \t_V_6_reg_275_reg[8] 
       (.C(ap_clk),
        .CE(t_V_6_reg_2750),
        .D(\t_V_6_reg_275_reg[8]_i_1_n_7 ),
        .Q(t_V_6_reg_275_reg__0[8]),
        .R(\t_V_6_reg_275[0]_i_1_n_0 ));
  CARRY4 \t_V_6_reg_275_reg[8]_i_1 
       (.CI(\t_V_6_reg_275_reg[4]_i_1_n_0 ),
        .CO({\t_V_6_reg_275_reg[8]_i_1_n_0 ,\t_V_6_reg_275_reg[8]_i_1_n_1 ,\t_V_6_reg_275_reg[8]_i_1_n_2 ,\t_V_6_reg_275_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_6_reg_275_reg[8]_i_1_n_4 ,\t_V_6_reg_275_reg[8]_i_1_n_5 ,\t_V_6_reg_275_reg[8]_i_1_n_6 ,\t_V_6_reg_275_reg[8]_i_1_n_7 }),
        .S(t_V_6_reg_275_reg__0[11:8]));
  FDRE \t_V_6_reg_275_reg[9] 
       (.C(ap_clk),
        .CE(t_V_6_reg_2750),
        .D(\t_V_6_reg_275_reg[8]_i_1_n_6 ),
        .Q(t_V_6_reg_275_reg__0[9]),
        .R(\t_V_6_reg_275[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \t_V_reg_264[16]_i_1__0 
       (.I0(Erode_U0_ap_start),
        .I1(img_dilate_rows_V_c_empty_n),
        .I2(img_dilate_cols_V_c_empty_n),
        .I3(Q[0]),
        .I4(ap_CS_fsm_state9),
        .O(t_V_reg_264));
  FDRE \t_V_reg_264_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1082[0]),
        .Q(\t_V_reg_264_reg_n_0_[0] ),
        .R(t_V_reg_264));
  FDRE \t_V_reg_264_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1082[10]),
        .Q(\t_V_reg_264_reg_n_0_[10] ),
        .R(t_V_reg_264));
  FDRE \t_V_reg_264_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1082[11]),
        .Q(\t_V_reg_264_reg_n_0_[11] ),
        .R(t_V_reg_264));
  FDRE \t_V_reg_264_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1082[12]),
        .Q(\t_V_reg_264_reg_n_0_[12] ),
        .R(t_V_reg_264));
  FDRE \t_V_reg_264_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1082[13]),
        .Q(\t_V_reg_264_reg_n_0_[13] ),
        .R(t_V_reg_264));
  FDRE \t_V_reg_264_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1082[14]),
        .Q(\t_V_reg_264_reg_n_0_[14] ),
        .R(t_V_reg_264));
  FDRE \t_V_reg_264_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1082[15]),
        .Q(\t_V_reg_264_reg_n_0_[15] ),
        .R(t_V_reg_264));
  FDRE \t_V_reg_264_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1082[16]),
        .Q(\t_V_reg_264_reg_n_0_[16] ),
        .R(t_V_reg_264));
  FDRE \t_V_reg_264_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1082[1]),
        .Q(\t_V_reg_264_reg_n_0_[1] ),
        .R(t_V_reg_264));
  FDRE \t_V_reg_264_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1082[2]),
        .Q(\t_V_reg_264_reg_n_0_[2] ),
        .R(t_V_reg_264));
  FDRE \t_V_reg_264_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1082[3]),
        .Q(\t_V_reg_264_reg_n_0_[3] ),
        .R(t_V_reg_264));
  FDRE \t_V_reg_264_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1082[4]),
        .Q(\t_V_reg_264_reg_n_0_[4] ),
        .R(t_V_reg_264));
  FDRE \t_V_reg_264_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1082[5]),
        .Q(\t_V_reg_264_reg_n_0_[5] ),
        .R(t_V_reg_264));
  FDRE \t_V_reg_264_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1082[6]),
        .Q(\t_V_reg_264_reg_n_0_[6] ),
        .R(t_V_reg_264));
  FDRE \t_V_reg_264_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1082[7]),
        .Q(\t_V_reg_264_reg_n_0_[7] ),
        .R(t_V_reg_264));
  FDRE \t_V_reg_264_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1082[8]),
        .Q(\t_V_reg_264_reg_n_0_[8] ),
        .R(t_V_reg_264));
  FDRE \t_V_reg_264_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1082[9]),
        .Q(\t_V_reg_264_reg_n_0_[9] ),
        .R(t_V_reg_264));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \temp_0_i_i_i_059_i_3_reg_1212[0]_i_1 
       (.I0(p_1_in__0),
        .I1(src_kernel_win_0_va_20_fu_150[0]),
        .I2(p_0_in2_in),
        .I3(src_kernel_win_0_va_19_fu_146[0]),
        .I4(\temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_5_n_0 ),
        .I5(temp_0_i_i_i_059_i_1_fu_864_p3[0]),
        .O(temp_0_i_i_i_059_i_3_fu_890_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_3_reg_1212[0]_i_2 
       (.I0(src_kernel_win_0_va_25_reg_1200[0]),
        .I1(temp_0_i_i_i_059_i_s_reg_1206[0]),
        .I2(\temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_31_n_0 ),
        .O(temp_0_i_i_i_059_i_1_fu_864_p3[0]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \temp_0_i_i_i_059_i_3_reg_1212[1]_i_1 
       (.I0(p_1_in__0),
        .I1(src_kernel_win_0_va_20_fu_150[1]),
        .I2(p_0_in2_in),
        .I3(src_kernel_win_0_va_19_fu_146[1]),
        .I4(\temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_5_n_0 ),
        .I5(temp_0_i_i_i_059_i_1_fu_864_p3[1]),
        .O(temp_0_i_i_i_059_i_3_fu_890_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_3_reg_1212[1]_i_2 
       (.I0(src_kernel_win_0_va_25_reg_1200[1]),
        .I1(temp_0_i_i_i_059_i_s_reg_1206[1]),
        .I2(\temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_31_n_0 ),
        .O(temp_0_i_i_i_059_i_1_fu_864_p3[1]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \temp_0_i_i_i_059_i_3_reg_1212[2]_i_1 
       (.I0(p_1_in__0),
        .I1(src_kernel_win_0_va_20_fu_150[2]),
        .I2(p_0_in2_in),
        .I3(src_kernel_win_0_va_19_fu_146[2]),
        .I4(\temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_5_n_0 ),
        .I5(temp_0_i_i_i_059_i_1_fu_864_p3[2]),
        .O(temp_0_i_i_i_059_i_3_fu_890_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_3_reg_1212[2]_i_2 
       (.I0(src_kernel_win_0_va_25_reg_1200[2]),
        .I1(temp_0_i_i_i_059_i_s_reg_1206[2]),
        .I2(\temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_31_n_0 ),
        .O(temp_0_i_i_i_059_i_1_fu_864_p3[2]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \temp_0_i_i_i_059_i_3_reg_1212[3]_i_1 
       (.I0(p_1_in__0),
        .I1(src_kernel_win_0_va_20_fu_150[3]),
        .I2(p_0_in2_in),
        .I3(src_kernel_win_0_va_19_fu_146[3]),
        .I4(\temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_5_n_0 ),
        .I5(temp_0_i_i_i_059_i_1_fu_864_p3[3]),
        .O(temp_0_i_i_i_059_i_3_fu_890_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_3_reg_1212[3]_i_2 
       (.I0(src_kernel_win_0_va_25_reg_1200[3]),
        .I1(temp_0_i_i_i_059_i_s_reg_1206[3]),
        .I2(\temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_31_n_0 ),
        .O(temp_0_i_i_i_059_i_1_fu_864_p3[3]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \temp_0_i_i_i_059_i_3_reg_1212[4]_i_1 
       (.I0(p_1_in__0),
        .I1(src_kernel_win_0_va_20_fu_150[4]),
        .I2(p_0_in2_in),
        .I3(src_kernel_win_0_va_19_fu_146[4]),
        .I4(\temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_5_n_0 ),
        .I5(temp_0_i_i_i_059_i_1_fu_864_p3[4]),
        .O(temp_0_i_i_i_059_i_3_fu_890_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_3_reg_1212[4]_i_2 
       (.I0(src_kernel_win_0_va_25_reg_1200[4]),
        .I1(temp_0_i_i_i_059_i_s_reg_1206[4]),
        .I2(\temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_31_n_0 ),
        .O(temp_0_i_i_i_059_i_1_fu_864_p3[4]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \temp_0_i_i_i_059_i_3_reg_1212[5]_i_1 
       (.I0(p_1_in__0),
        .I1(src_kernel_win_0_va_20_fu_150[5]),
        .I2(p_0_in2_in),
        .I3(src_kernel_win_0_va_19_fu_146[5]),
        .I4(\temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_5_n_0 ),
        .I5(temp_0_i_i_i_059_i_1_fu_864_p3[5]),
        .O(temp_0_i_i_i_059_i_3_fu_890_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_3_reg_1212[5]_i_2 
       (.I0(src_kernel_win_0_va_25_reg_1200[5]),
        .I1(temp_0_i_i_i_059_i_s_reg_1206[5]),
        .I2(\temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_31_n_0 ),
        .O(temp_0_i_i_i_059_i_1_fu_864_p3[5]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \temp_0_i_i_i_059_i_3_reg_1212[6]_i_1 
       (.I0(p_1_in__0),
        .I1(src_kernel_win_0_va_20_fu_150[6]),
        .I2(p_0_in2_in),
        .I3(src_kernel_win_0_va_19_fu_146[6]),
        .I4(\temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_5_n_0 ),
        .I5(temp_0_i_i_i_059_i_1_fu_864_p3[6]),
        .O(temp_0_i_i_i_059_i_3_fu_890_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_3_reg_1212[6]_i_2 
       (.I0(src_kernel_win_0_va_25_reg_1200[6]),
        .I1(temp_0_i_i_i_059_i_s_reg_1206[6]),
        .I2(\temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_31_n_0 ),
        .O(temp_0_i_i_i_059_i_1_fu_864_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \temp_0_i_i_i_059_i_3_reg_1212[7]_i_1 
       (.I0(or_cond_i_i_i_reg_1157_pp0_iter2_reg),
        .I1(k_buf_0_val_5_U_n_2),
        .O(temp_0_i_i_i_059_i_3_reg_12120));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_3_reg_1212[7]_i_10 
       (.I0(src_kernel_win_0_va_20_fu_150[0]),
        .I1(src_kernel_win_0_va_19_fu_146[0]),
        .I2(src_kernel_win_0_va_19_fu_146[1]),
        .I3(src_kernel_win_0_va_20_fu_150[1]),
        .O(\temp_0_i_i_i_059_i_3_reg_1212[7]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_3_reg_1212[7]_i_11 
       (.I0(src_kernel_win_0_va_20_fu_150[6]),
        .I1(src_kernel_win_0_va_19_fu_146[6]),
        .I2(src_kernel_win_0_va_20_fu_150[7]),
        .I3(src_kernel_win_0_va_19_fu_146[7]),
        .O(\temp_0_i_i_i_059_i_3_reg_1212[7]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_3_reg_1212[7]_i_12 
       (.I0(src_kernel_win_0_va_20_fu_150[4]),
        .I1(src_kernel_win_0_va_19_fu_146[4]),
        .I2(src_kernel_win_0_va_20_fu_150[5]),
        .I3(src_kernel_win_0_va_19_fu_146[5]),
        .O(\temp_0_i_i_i_059_i_3_reg_1212[7]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_3_reg_1212[7]_i_13 
       (.I0(src_kernel_win_0_va_20_fu_150[2]),
        .I1(src_kernel_win_0_va_19_fu_146[2]),
        .I2(src_kernel_win_0_va_20_fu_150[3]),
        .I3(src_kernel_win_0_va_19_fu_146[3]),
        .O(\temp_0_i_i_i_059_i_3_reg_1212[7]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_3_reg_1212[7]_i_14 
       (.I0(src_kernel_win_0_va_20_fu_150[0]),
        .I1(src_kernel_win_0_va_19_fu_146[0]),
        .I2(src_kernel_win_0_va_20_fu_150[1]),
        .I3(src_kernel_win_0_va_19_fu_146[1]),
        .O(\temp_0_i_i_i_059_i_3_reg_1212[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \temp_0_i_i_i_059_i_3_reg_1212[7]_i_15 
       (.I0(\temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_31_n_0 ),
        .I1(temp_0_i_i_i_059_i_s_reg_1206[6]),
        .I2(src_kernel_win_0_va_25_reg_1200[6]),
        .I3(src_kernel_win_0_va_20_fu_150[6]),
        .I4(src_kernel_win_0_va_20_fu_150[7]),
        .I5(temp_0_i_i_i_059_i_1_fu_864_p3[7]),
        .O(\temp_0_i_i_i_059_i_3_reg_1212[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \temp_0_i_i_i_059_i_3_reg_1212[7]_i_16 
       (.I0(\temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_31_n_0 ),
        .I1(temp_0_i_i_i_059_i_s_reg_1206[4]),
        .I2(src_kernel_win_0_va_25_reg_1200[4]),
        .I3(src_kernel_win_0_va_20_fu_150[4]),
        .I4(src_kernel_win_0_va_20_fu_150[5]),
        .I5(temp_0_i_i_i_059_i_1_fu_864_p3[5]),
        .O(\temp_0_i_i_i_059_i_3_reg_1212[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \temp_0_i_i_i_059_i_3_reg_1212[7]_i_17 
       (.I0(\temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_31_n_0 ),
        .I1(temp_0_i_i_i_059_i_s_reg_1206[2]),
        .I2(src_kernel_win_0_va_25_reg_1200[2]),
        .I3(src_kernel_win_0_va_20_fu_150[2]),
        .I4(src_kernel_win_0_va_20_fu_150[3]),
        .I5(temp_0_i_i_i_059_i_1_fu_864_p3[3]),
        .O(\temp_0_i_i_i_059_i_3_reg_1212[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \temp_0_i_i_i_059_i_3_reg_1212[7]_i_18 
       (.I0(\temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_31_n_0 ),
        .I1(temp_0_i_i_i_059_i_s_reg_1206[0]),
        .I2(src_kernel_win_0_va_25_reg_1200[0]),
        .I3(src_kernel_win_0_va_20_fu_150[0]),
        .I4(src_kernel_win_0_va_20_fu_150[1]),
        .I5(temp_0_i_i_i_059_i_1_fu_864_p3[1]),
        .O(\temp_0_i_i_i_059_i_3_reg_1212[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \temp_0_i_i_i_059_i_3_reg_1212[7]_i_19 
       (.I0(src_kernel_win_0_va_25_reg_1200[6]),
        .I1(temp_0_i_i_i_059_i_s_reg_1206[6]),
        .I2(\temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_31_n_0 ),
        .I3(src_kernel_win_0_va_20_fu_150[6]),
        .I4(temp_0_i_i_i_059_i_1_fu_864_p3[7]),
        .I5(src_kernel_win_0_va_20_fu_150[7]),
        .O(\temp_0_i_i_i_059_i_3_reg_1212[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \temp_0_i_i_i_059_i_3_reg_1212[7]_i_2 
       (.I0(p_1_in__0),
        .I1(src_kernel_win_0_va_20_fu_150[7]),
        .I2(p_0_in2_in),
        .I3(src_kernel_win_0_va_19_fu_146[7]),
        .I4(\temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_5_n_0 ),
        .I5(temp_0_i_i_i_059_i_1_fu_864_p3[7]),
        .O(temp_0_i_i_i_059_i_3_fu_890_p3[7]));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \temp_0_i_i_i_059_i_3_reg_1212[7]_i_20 
       (.I0(src_kernel_win_0_va_25_reg_1200[4]),
        .I1(temp_0_i_i_i_059_i_s_reg_1206[4]),
        .I2(\temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_31_n_0 ),
        .I3(src_kernel_win_0_va_20_fu_150[4]),
        .I4(temp_0_i_i_i_059_i_1_fu_864_p3[5]),
        .I5(src_kernel_win_0_va_20_fu_150[5]),
        .O(\temp_0_i_i_i_059_i_3_reg_1212[7]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \temp_0_i_i_i_059_i_3_reg_1212[7]_i_21 
       (.I0(src_kernel_win_0_va_25_reg_1200[2]),
        .I1(temp_0_i_i_i_059_i_s_reg_1206[2]),
        .I2(\temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_31_n_0 ),
        .I3(src_kernel_win_0_va_20_fu_150[2]),
        .I4(temp_0_i_i_i_059_i_1_fu_864_p3[3]),
        .I5(src_kernel_win_0_va_20_fu_150[3]),
        .O(\temp_0_i_i_i_059_i_3_reg_1212[7]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \temp_0_i_i_i_059_i_3_reg_1212[7]_i_22 
       (.I0(src_kernel_win_0_va_25_reg_1200[0]),
        .I1(temp_0_i_i_i_059_i_s_reg_1206[0]),
        .I2(\temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_31_n_0 ),
        .I3(src_kernel_win_0_va_20_fu_150[0]),
        .I4(temp_0_i_i_i_059_i_1_fu_864_p3[1]),
        .I5(src_kernel_win_0_va_20_fu_150[1]),
        .O(\temp_0_i_i_i_059_i_3_reg_1212[7]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \temp_0_i_i_i_059_i_3_reg_1212[7]_i_23 
       (.I0(\temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_31_n_0 ),
        .I1(temp_0_i_i_i_059_i_s_reg_1206[6]),
        .I2(src_kernel_win_0_va_25_reg_1200[6]),
        .I3(src_kernel_win_0_va_19_fu_146[6]),
        .I4(src_kernel_win_0_va_19_fu_146[7]),
        .I5(temp_0_i_i_i_059_i_1_fu_864_p3[7]),
        .O(\temp_0_i_i_i_059_i_3_reg_1212[7]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \temp_0_i_i_i_059_i_3_reg_1212[7]_i_24 
       (.I0(\temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_31_n_0 ),
        .I1(temp_0_i_i_i_059_i_s_reg_1206[4]),
        .I2(src_kernel_win_0_va_25_reg_1200[4]),
        .I3(src_kernel_win_0_va_19_fu_146[4]),
        .I4(src_kernel_win_0_va_19_fu_146[5]),
        .I5(temp_0_i_i_i_059_i_1_fu_864_p3[5]),
        .O(\temp_0_i_i_i_059_i_3_reg_1212[7]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \temp_0_i_i_i_059_i_3_reg_1212[7]_i_25 
       (.I0(\temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_31_n_0 ),
        .I1(temp_0_i_i_i_059_i_s_reg_1206[2]),
        .I2(src_kernel_win_0_va_25_reg_1200[2]),
        .I3(src_kernel_win_0_va_19_fu_146[2]),
        .I4(src_kernel_win_0_va_19_fu_146[3]),
        .I5(temp_0_i_i_i_059_i_1_fu_864_p3[3]),
        .O(\temp_0_i_i_i_059_i_3_reg_1212[7]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \temp_0_i_i_i_059_i_3_reg_1212[7]_i_26 
       (.I0(\temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_31_n_0 ),
        .I1(temp_0_i_i_i_059_i_s_reg_1206[0]),
        .I2(src_kernel_win_0_va_25_reg_1200[0]),
        .I3(src_kernel_win_0_va_19_fu_146[0]),
        .I4(src_kernel_win_0_va_19_fu_146[1]),
        .I5(temp_0_i_i_i_059_i_1_fu_864_p3[1]),
        .O(\temp_0_i_i_i_059_i_3_reg_1212[7]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \temp_0_i_i_i_059_i_3_reg_1212[7]_i_27 
       (.I0(src_kernel_win_0_va_25_reg_1200[6]),
        .I1(temp_0_i_i_i_059_i_s_reg_1206[6]),
        .I2(\temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_31_n_0 ),
        .I3(src_kernel_win_0_va_19_fu_146[6]),
        .I4(temp_0_i_i_i_059_i_1_fu_864_p3[7]),
        .I5(src_kernel_win_0_va_19_fu_146[7]),
        .O(\temp_0_i_i_i_059_i_3_reg_1212[7]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \temp_0_i_i_i_059_i_3_reg_1212[7]_i_28 
       (.I0(src_kernel_win_0_va_25_reg_1200[4]),
        .I1(temp_0_i_i_i_059_i_s_reg_1206[4]),
        .I2(\temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_31_n_0 ),
        .I3(src_kernel_win_0_va_19_fu_146[4]),
        .I4(temp_0_i_i_i_059_i_1_fu_864_p3[5]),
        .I5(src_kernel_win_0_va_19_fu_146[5]),
        .O(\temp_0_i_i_i_059_i_3_reg_1212[7]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \temp_0_i_i_i_059_i_3_reg_1212[7]_i_29 
       (.I0(src_kernel_win_0_va_25_reg_1200[2]),
        .I1(temp_0_i_i_i_059_i_s_reg_1206[2]),
        .I2(\temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_31_n_0 ),
        .I3(src_kernel_win_0_va_19_fu_146[2]),
        .I4(temp_0_i_i_i_059_i_1_fu_864_p3[3]),
        .I5(src_kernel_win_0_va_19_fu_146[3]),
        .O(\temp_0_i_i_i_059_i_3_reg_1212[7]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \temp_0_i_i_i_059_i_3_reg_1212[7]_i_30 
       (.I0(src_kernel_win_0_va_25_reg_1200[0]),
        .I1(temp_0_i_i_i_059_i_s_reg_1206[0]),
        .I2(\temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_31_n_0 ),
        .I3(src_kernel_win_0_va_19_fu_146[0]),
        .I4(temp_0_i_i_i_059_i_1_fu_864_p3[1]),
        .I5(src_kernel_win_0_va_19_fu_146[1]),
        .O(\temp_0_i_i_i_059_i_3_reg_1212[7]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_3_reg_1212[7]_i_32 
       (.I0(temp_0_i_i_i_059_i_s_reg_1206[6]),
        .I1(src_kernel_win_0_va_25_reg_1200[6]),
        .I2(src_kernel_win_0_va_25_reg_1200[7]),
        .I3(temp_0_i_i_i_059_i_s_reg_1206[7]),
        .O(\temp_0_i_i_i_059_i_3_reg_1212[7]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_3_reg_1212[7]_i_33 
       (.I0(temp_0_i_i_i_059_i_s_reg_1206[4]),
        .I1(src_kernel_win_0_va_25_reg_1200[4]),
        .I2(src_kernel_win_0_va_25_reg_1200[5]),
        .I3(temp_0_i_i_i_059_i_s_reg_1206[5]),
        .O(\temp_0_i_i_i_059_i_3_reg_1212[7]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_3_reg_1212[7]_i_34 
       (.I0(temp_0_i_i_i_059_i_s_reg_1206[2]),
        .I1(src_kernel_win_0_va_25_reg_1200[2]),
        .I2(src_kernel_win_0_va_25_reg_1200[3]),
        .I3(temp_0_i_i_i_059_i_s_reg_1206[3]),
        .O(\temp_0_i_i_i_059_i_3_reg_1212[7]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_3_reg_1212[7]_i_35 
       (.I0(temp_0_i_i_i_059_i_s_reg_1206[0]),
        .I1(src_kernel_win_0_va_25_reg_1200[0]),
        .I2(src_kernel_win_0_va_25_reg_1200[1]),
        .I3(temp_0_i_i_i_059_i_s_reg_1206[1]),
        .O(\temp_0_i_i_i_059_i_3_reg_1212[7]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_3_reg_1212[7]_i_36 
       (.I0(temp_0_i_i_i_059_i_s_reg_1206[6]),
        .I1(src_kernel_win_0_va_25_reg_1200[6]),
        .I2(temp_0_i_i_i_059_i_s_reg_1206[7]),
        .I3(src_kernel_win_0_va_25_reg_1200[7]),
        .O(\temp_0_i_i_i_059_i_3_reg_1212[7]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_3_reg_1212[7]_i_37 
       (.I0(temp_0_i_i_i_059_i_s_reg_1206[4]),
        .I1(src_kernel_win_0_va_25_reg_1200[4]),
        .I2(temp_0_i_i_i_059_i_s_reg_1206[5]),
        .I3(src_kernel_win_0_va_25_reg_1200[5]),
        .O(\temp_0_i_i_i_059_i_3_reg_1212[7]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_3_reg_1212[7]_i_38 
       (.I0(temp_0_i_i_i_059_i_s_reg_1206[2]),
        .I1(src_kernel_win_0_va_25_reg_1200[2]),
        .I2(temp_0_i_i_i_059_i_s_reg_1206[3]),
        .I3(src_kernel_win_0_va_25_reg_1200[3]),
        .O(\temp_0_i_i_i_059_i_3_reg_1212[7]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_3_reg_1212[7]_i_39 
       (.I0(temp_0_i_i_i_059_i_s_reg_1206[0]),
        .I1(src_kernel_win_0_va_25_reg_1200[0]),
        .I2(temp_0_i_i_i_059_i_s_reg_1206[1]),
        .I3(src_kernel_win_0_va_25_reg_1200[1]),
        .O(\temp_0_i_i_i_059_i_3_reg_1212[7]_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_3_reg_1212[7]_i_6 
       (.I0(src_kernel_win_0_va_25_reg_1200[7]),
        .I1(temp_0_i_i_i_059_i_s_reg_1206[7]),
        .I2(\temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_31_n_0 ),
        .O(temp_0_i_i_i_059_i_1_fu_864_p3[7]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_3_reg_1212[7]_i_7 
       (.I0(src_kernel_win_0_va_20_fu_150[6]),
        .I1(src_kernel_win_0_va_19_fu_146[6]),
        .I2(src_kernel_win_0_va_19_fu_146[7]),
        .I3(src_kernel_win_0_va_20_fu_150[7]),
        .O(\temp_0_i_i_i_059_i_3_reg_1212[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_3_reg_1212[7]_i_8 
       (.I0(src_kernel_win_0_va_20_fu_150[4]),
        .I1(src_kernel_win_0_va_19_fu_146[4]),
        .I2(src_kernel_win_0_va_19_fu_146[5]),
        .I3(src_kernel_win_0_va_20_fu_150[5]),
        .O(\temp_0_i_i_i_059_i_3_reg_1212[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_3_reg_1212[7]_i_9 
       (.I0(src_kernel_win_0_va_20_fu_150[2]),
        .I1(src_kernel_win_0_va_19_fu_146[2]),
        .I2(src_kernel_win_0_va_19_fu_146[3]),
        .I3(src_kernel_win_0_va_20_fu_150[3]),
        .O(\temp_0_i_i_i_059_i_3_reg_1212[7]_i_9_n_0 ));
  FDRE \temp_0_i_i_i_059_i_3_reg_1212_reg[0] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_3_reg_12120),
        .D(temp_0_i_i_i_059_i_3_fu_890_p3[0]),
        .Q(temp_0_i_i_i_059_i_3_reg_1212[0]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_3_reg_1212_reg[1] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_3_reg_12120),
        .D(temp_0_i_i_i_059_i_3_fu_890_p3[1]),
        .Q(temp_0_i_i_i_059_i_3_reg_1212[1]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_3_reg_1212_reg[2] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_3_reg_12120),
        .D(temp_0_i_i_i_059_i_3_fu_890_p3[2]),
        .Q(temp_0_i_i_i_059_i_3_reg_1212[2]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_3_reg_1212_reg[3] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_3_reg_12120),
        .D(temp_0_i_i_i_059_i_3_fu_890_p3[3]),
        .Q(temp_0_i_i_i_059_i_3_reg_1212[3]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_3_reg_1212_reg[4] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_3_reg_12120),
        .D(temp_0_i_i_i_059_i_3_fu_890_p3[4]),
        .Q(temp_0_i_i_i_059_i_3_reg_1212[4]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_3_reg_1212_reg[5] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_3_reg_12120),
        .D(temp_0_i_i_i_059_i_3_fu_890_p3[5]),
        .Q(temp_0_i_i_i_059_i_3_reg_1212[5]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_3_reg_1212_reg[6] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_3_reg_12120),
        .D(temp_0_i_i_i_059_i_3_fu_890_p3[6]),
        .Q(temp_0_i_i_i_059_i_3_reg_1212[6]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_3_reg_1212_reg[7] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_3_reg_12120),
        .D(temp_0_i_i_i_059_i_3_fu_890_p3[7]),
        .Q(temp_0_i_i_i_059_i_3_reg_1212[7]),
        .R(1'b0));
  CARRY4 \temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_3 
       (.CI(1'b0),
        .CO({p_1_in__0,\temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_3_n_1 ,\temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_3_n_2 ,\temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\temp_0_i_i_i_059_i_3_reg_1212[7]_i_7_n_0 ,\temp_0_i_i_i_059_i_3_reg_1212[7]_i_8_n_0 ,\temp_0_i_i_i_059_i_3_reg_1212[7]_i_9_n_0 ,\temp_0_i_i_i_059_i_3_reg_1212[7]_i_10_n_0 }),
        .O(\NLW_temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_3_O_UNCONNECTED [3:0]),
        .S({\temp_0_i_i_i_059_i_3_reg_1212[7]_i_11_n_0 ,\temp_0_i_i_i_059_i_3_reg_1212[7]_i_12_n_0 ,\temp_0_i_i_i_059_i_3_reg_1212[7]_i_13_n_0 ,\temp_0_i_i_i_059_i_3_reg_1212[7]_i_14_n_0 }));
  CARRY4 \temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_31 
       (.CI(1'b0),
        .CO({\temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_31_n_0 ,\temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_31_n_1 ,\temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_31_n_2 ,\temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({\temp_0_i_i_i_059_i_3_reg_1212[7]_i_32_n_0 ,\temp_0_i_i_i_059_i_3_reg_1212[7]_i_33_n_0 ,\temp_0_i_i_i_059_i_3_reg_1212[7]_i_34_n_0 ,\temp_0_i_i_i_059_i_3_reg_1212[7]_i_35_n_0 }),
        .O(\NLW_temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_31_O_UNCONNECTED [3:0]),
        .S({\temp_0_i_i_i_059_i_3_reg_1212[7]_i_36_n_0 ,\temp_0_i_i_i_059_i_3_reg_1212[7]_i_37_n_0 ,\temp_0_i_i_i_059_i_3_reg_1212[7]_i_38_n_0 ,\temp_0_i_i_i_059_i_3_reg_1212[7]_i_39_n_0 }));
  CARRY4 \temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_4 
       (.CI(1'b0),
        .CO({p_0_in2_in,\temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_4_n_1 ,\temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_4_n_2 ,\temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\temp_0_i_i_i_059_i_3_reg_1212[7]_i_15_n_0 ,\temp_0_i_i_i_059_i_3_reg_1212[7]_i_16_n_0 ,\temp_0_i_i_i_059_i_3_reg_1212[7]_i_17_n_0 ,\temp_0_i_i_i_059_i_3_reg_1212[7]_i_18_n_0 }),
        .O(\NLW_temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_4_O_UNCONNECTED [3:0]),
        .S({\temp_0_i_i_i_059_i_3_reg_1212[7]_i_19_n_0 ,\temp_0_i_i_i_059_i_3_reg_1212[7]_i_20_n_0 ,\temp_0_i_i_i_059_i_3_reg_1212[7]_i_21_n_0 ,\temp_0_i_i_i_059_i_3_reg_1212[7]_i_22_n_0 }));
  CARRY4 \temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_5 
       (.CI(1'b0),
        .CO({\temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_5_n_0 ,\temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_5_n_1 ,\temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_5_n_2 ,\temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\temp_0_i_i_i_059_i_3_reg_1212[7]_i_23_n_0 ,\temp_0_i_i_i_059_i_3_reg_1212[7]_i_24_n_0 ,\temp_0_i_i_i_059_i_3_reg_1212[7]_i_25_n_0 ,\temp_0_i_i_i_059_i_3_reg_1212[7]_i_26_n_0 }),
        .O(\NLW_temp_0_i_i_i_059_i_3_reg_1212_reg[7]_i_5_O_UNCONNECTED [3:0]),
        .S({\temp_0_i_i_i_059_i_3_reg_1212[7]_i_27_n_0 ,\temp_0_i_i_i_059_i_3_reg_1212[7]_i_28_n_0 ,\temp_0_i_i_i_059_i_3_reg_1212[7]_i_29_n_0 ,\temp_0_i_i_i_059_i_3_reg_1212[7]_i_30_n_0 }));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \temp_0_i_i_i_059_i_6_reg_1218[0]_i_1 
       (.I0(\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_3_n_0 ),
        .I1(src_kernel_win_0_va_18_fu_142[0]),
        .I2(\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_4_n_0 ),
        .I3(src_kernel_win_0_va_fu_138[0]),
        .I4(\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_5_n_0 ),
        .I5(temp_0_i_i_i_059_i_4_fu_920_p3[0]),
        .O(temp_0_i_i_i_059_i_6_fu_946_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_6_reg_1218[0]_i_2 
       (.I0(src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg[0]),
        .I1(temp_0_i_i_i_059_i_3_reg_1212[0]),
        .I2(\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_31_n_0 ),
        .O(temp_0_i_i_i_059_i_4_fu_920_p3[0]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \temp_0_i_i_i_059_i_6_reg_1218[1]_i_1 
       (.I0(\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_3_n_0 ),
        .I1(src_kernel_win_0_va_18_fu_142[1]),
        .I2(\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_4_n_0 ),
        .I3(src_kernel_win_0_va_fu_138[1]),
        .I4(\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_5_n_0 ),
        .I5(temp_0_i_i_i_059_i_4_fu_920_p3[1]),
        .O(temp_0_i_i_i_059_i_6_fu_946_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_6_reg_1218[1]_i_2 
       (.I0(src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg[1]),
        .I1(temp_0_i_i_i_059_i_3_reg_1212[1]),
        .I2(\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_31_n_0 ),
        .O(temp_0_i_i_i_059_i_4_fu_920_p3[1]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \temp_0_i_i_i_059_i_6_reg_1218[2]_i_1 
       (.I0(\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_3_n_0 ),
        .I1(src_kernel_win_0_va_18_fu_142[2]),
        .I2(\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_4_n_0 ),
        .I3(src_kernel_win_0_va_fu_138[2]),
        .I4(\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_5_n_0 ),
        .I5(temp_0_i_i_i_059_i_4_fu_920_p3[2]),
        .O(temp_0_i_i_i_059_i_6_fu_946_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_6_reg_1218[2]_i_2 
       (.I0(src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg[2]),
        .I1(temp_0_i_i_i_059_i_3_reg_1212[2]),
        .I2(\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_31_n_0 ),
        .O(temp_0_i_i_i_059_i_4_fu_920_p3[2]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \temp_0_i_i_i_059_i_6_reg_1218[3]_i_1 
       (.I0(\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_3_n_0 ),
        .I1(src_kernel_win_0_va_18_fu_142[3]),
        .I2(\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_4_n_0 ),
        .I3(src_kernel_win_0_va_fu_138[3]),
        .I4(\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_5_n_0 ),
        .I5(temp_0_i_i_i_059_i_4_fu_920_p3[3]),
        .O(temp_0_i_i_i_059_i_6_fu_946_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_6_reg_1218[3]_i_2 
       (.I0(src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg[3]),
        .I1(temp_0_i_i_i_059_i_3_reg_1212[3]),
        .I2(\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_31_n_0 ),
        .O(temp_0_i_i_i_059_i_4_fu_920_p3[3]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \temp_0_i_i_i_059_i_6_reg_1218[4]_i_1 
       (.I0(\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_3_n_0 ),
        .I1(src_kernel_win_0_va_18_fu_142[4]),
        .I2(\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_4_n_0 ),
        .I3(src_kernel_win_0_va_fu_138[4]),
        .I4(\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_5_n_0 ),
        .I5(temp_0_i_i_i_059_i_4_fu_920_p3[4]),
        .O(temp_0_i_i_i_059_i_6_fu_946_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_6_reg_1218[4]_i_2 
       (.I0(src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg[4]),
        .I1(temp_0_i_i_i_059_i_3_reg_1212[4]),
        .I2(\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_31_n_0 ),
        .O(temp_0_i_i_i_059_i_4_fu_920_p3[4]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \temp_0_i_i_i_059_i_6_reg_1218[5]_i_1 
       (.I0(\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_3_n_0 ),
        .I1(src_kernel_win_0_va_18_fu_142[5]),
        .I2(\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_4_n_0 ),
        .I3(src_kernel_win_0_va_fu_138[5]),
        .I4(\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_5_n_0 ),
        .I5(temp_0_i_i_i_059_i_4_fu_920_p3[5]),
        .O(temp_0_i_i_i_059_i_6_fu_946_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_6_reg_1218[5]_i_2 
       (.I0(src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg[5]),
        .I1(temp_0_i_i_i_059_i_3_reg_1212[5]),
        .I2(\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_31_n_0 ),
        .O(temp_0_i_i_i_059_i_4_fu_920_p3[5]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \temp_0_i_i_i_059_i_6_reg_1218[6]_i_1 
       (.I0(\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_3_n_0 ),
        .I1(src_kernel_win_0_va_18_fu_142[6]),
        .I2(\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_4_n_0 ),
        .I3(src_kernel_win_0_va_fu_138[6]),
        .I4(\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_5_n_0 ),
        .I5(temp_0_i_i_i_059_i_4_fu_920_p3[6]),
        .O(temp_0_i_i_i_059_i_6_fu_946_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_6_reg_1218[6]_i_2 
       (.I0(src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg[6]),
        .I1(temp_0_i_i_i_059_i_3_reg_1212[6]),
        .I2(\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_31_n_0 ),
        .O(temp_0_i_i_i_059_i_4_fu_920_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \temp_0_i_i_i_059_i_6_reg_1218[7]_i_1 
       (.I0(or_cond_i_i_i_reg_1157_pp0_iter3_reg),
        .I1(k_buf_0_val_5_U_n_2),
        .O(temp_0_i_i_i_059_i_6_reg_12180));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_6_reg_1218[7]_i_10 
       (.I0(src_kernel_win_0_va_18_fu_142[0]),
        .I1(src_kernel_win_0_va_fu_138[0]),
        .I2(src_kernel_win_0_va_fu_138[1]),
        .I3(src_kernel_win_0_va_18_fu_142[1]),
        .O(\temp_0_i_i_i_059_i_6_reg_1218[7]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_6_reg_1218[7]_i_11 
       (.I0(src_kernel_win_0_va_18_fu_142[6]),
        .I1(src_kernel_win_0_va_fu_138[6]),
        .I2(src_kernel_win_0_va_18_fu_142[7]),
        .I3(src_kernel_win_0_va_fu_138[7]),
        .O(\temp_0_i_i_i_059_i_6_reg_1218[7]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_6_reg_1218[7]_i_12 
       (.I0(src_kernel_win_0_va_18_fu_142[4]),
        .I1(src_kernel_win_0_va_fu_138[4]),
        .I2(src_kernel_win_0_va_18_fu_142[5]),
        .I3(src_kernel_win_0_va_fu_138[5]),
        .O(\temp_0_i_i_i_059_i_6_reg_1218[7]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_6_reg_1218[7]_i_13 
       (.I0(src_kernel_win_0_va_18_fu_142[2]),
        .I1(src_kernel_win_0_va_fu_138[2]),
        .I2(src_kernel_win_0_va_18_fu_142[3]),
        .I3(src_kernel_win_0_va_fu_138[3]),
        .O(\temp_0_i_i_i_059_i_6_reg_1218[7]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_6_reg_1218[7]_i_14 
       (.I0(src_kernel_win_0_va_18_fu_142[0]),
        .I1(src_kernel_win_0_va_fu_138[0]),
        .I2(src_kernel_win_0_va_18_fu_142[1]),
        .I3(src_kernel_win_0_va_fu_138[1]),
        .O(\temp_0_i_i_i_059_i_6_reg_1218[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \temp_0_i_i_i_059_i_6_reg_1218[7]_i_15 
       (.I0(\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_31_n_0 ),
        .I1(temp_0_i_i_i_059_i_3_reg_1212[6]),
        .I2(src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg[6]),
        .I3(src_kernel_win_0_va_18_fu_142[6]),
        .I4(src_kernel_win_0_va_18_fu_142[7]),
        .I5(temp_0_i_i_i_059_i_4_fu_920_p3[7]),
        .O(\temp_0_i_i_i_059_i_6_reg_1218[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \temp_0_i_i_i_059_i_6_reg_1218[7]_i_16 
       (.I0(\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_31_n_0 ),
        .I1(temp_0_i_i_i_059_i_3_reg_1212[4]),
        .I2(src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg[4]),
        .I3(src_kernel_win_0_va_18_fu_142[4]),
        .I4(src_kernel_win_0_va_18_fu_142[5]),
        .I5(temp_0_i_i_i_059_i_4_fu_920_p3[5]),
        .O(\temp_0_i_i_i_059_i_6_reg_1218[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \temp_0_i_i_i_059_i_6_reg_1218[7]_i_17 
       (.I0(\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_31_n_0 ),
        .I1(temp_0_i_i_i_059_i_3_reg_1212[2]),
        .I2(src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg[2]),
        .I3(src_kernel_win_0_va_18_fu_142[2]),
        .I4(src_kernel_win_0_va_18_fu_142[3]),
        .I5(temp_0_i_i_i_059_i_4_fu_920_p3[3]),
        .O(\temp_0_i_i_i_059_i_6_reg_1218[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \temp_0_i_i_i_059_i_6_reg_1218[7]_i_18 
       (.I0(\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_31_n_0 ),
        .I1(temp_0_i_i_i_059_i_3_reg_1212[0]),
        .I2(src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg[0]),
        .I3(src_kernel_win_0_va_18_fu_142[0]),
        .I4(src_kernel_win_0_va_18_fu_142[1]),
        .I5(temp_0_i_i_i_059_i_4_fu_920_p3[1]),
        .O(\temp_0_i_i_i_059_i_6_reg_1218[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \temp_0_i_i_i_059_i_6_reg_1218[7]_i_19 
       (.I0(src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg[6]),
        .I1(temp_0_i_i_i_059_i_3_reg_1212[6]),
        .I2(\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_31_n_0 ),
        .I3(src_kernel_win_0_va_18_fu_142[6]),
        .I4(temp_0_i_i_i_059_i_4_fu_920_p3[7]),
        .I5(src_kernel_win_0_va_18_fu_142[7]),
        .O(\temp_0_i_i_i_059_i_6_reg_1218[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \temp_0_i_i_i_059_i_6_reg_1218[7]_i_2 
       (.I0(\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_3_n_0 ),
        .I1(src_kernel_win_0_va_18_fu_142[7]),
        .I2(\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_4_n_0 ),
        .I3(src_kernel_win_0_va_fu_138[7]),
        .I4(\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_5_n_0 ),
        .I5(temp_0_i_i_i_059_i_4_fu_920_p3[7]),
        .O(temp_0_i_i_i_059_i_6_fu_946_p3[7]));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \temp_0_i_i_i_059_i_6_reg_1218[7]_i_20 
       (.I0(src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg[4]),
        .I1(temp_0_i_i_i_059_i_3_reg_1212[4]),
        .I2(\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_31_n_0 ),
        .I3(src_kernel_win_0_va_18_fu_142[4]),
        .I4(temp_0_i_i_i_059_i_4_fu_920_p3[5]),
        .I5(src_kernel_win_0_va_18_fu_142[5]),
        .O(\temp_0_i_i_i_059_i_6_reg_1218[7]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \temp_0_i_i_i_059_i_6_reg_1218[7]_i_21 
       (.I0(src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg[2]),
        .I1(temp_0_i_i_i_059_i_3_reg_1212[2]),
        .I2(\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_31_n_0 ),
        .I3(src_kernel_win_0_va_18_fu_142[2]),
        .I4(temp_0_i_i_i_059_i_4_fu_920_p3[3]),
        .I5(src_kernel_win_0_va_18_fu_142[3]),
        .O(\temp_0_i_i_i_059_i_6_reg_1218[7]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \temp_0_i_i_i_059_i_6_reg_1218[7]_i_22 
       (.I0(src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg[0]),
        .I1(temp_0_i_i_i_059_i_3_reg_1212[0]),
        .I2(\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_31_n_0 ),
        .I3(src_kernel_win_0_va_18_fu_142[0]),
        .I4(temp_0_i_i_i_059_i_4_fu_920_p3[1]),
        .I5(src_kernel_win_0_va_18_fu_142[1]),
        .O(\temp_0_i_i_i_059_i_6_reg_1218[7]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \temp_0_i_i_i_059_i_6_reg_1218[7]_i_23 
       (.I0(\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_31_n_0 ),
        .I1(temp_0_i_i_i_059_i_3_reg_1212[6]),
        .I2(src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg[6]),
        .I3(src_kernel_win_0_va_fu_138[6]),
        .I4(src_kernel_win_0_va_fu_138[7]),
        .I5(temp_0_i_i_i_059_i_4_fu_920_p3[7]),
        .O(\temp_0_i_i_i_059_i_6_reg_1218[7]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \temp_0_i_i_i_059_i_6_reg_1218[7]_i_24 
       (.I0(\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_31_n_0 ),
        .I1(temp_0_i_i_i_059_i_3_reg_1212[4]),
        .I2(src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg[4]),
        .I3(src_kernel_win_0_va_fu_138[4]),
        .I4(src_kernel_win_0_va_fu_138[5]),
        .I5(temp_0_i_i_i_059_i_4_fu_920_p3[5]),
        .O(\temp_0_i_i_i_059_i_6_reg_1218[7]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \temp_0_i_i_i_059_i_6_reg_1218[7]_i_25 
       (.I0(\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_31_n_0 ),
        .I1(temp_0_i_i_i_059_i_3_reg_1212[2]),
        .I2(src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg[2]),
        .I3(src_kernel_win_0_va_fu_138[2]),
        .I4(src_kernel_win_0_va_fu_138[3]),
        .I5(temp_0_i_i_i_059_i_4_fu_920_p3[3]),
        .O(\temp_0_i_i_i_059_i_6_reg_1218[7]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \temp_0_i_i_i_059_i_6_reg_1218[7]_i_26 
       (.I0(\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_31_n_0 ),
        .I1(temp_0_i_i_i_059_i_3_reg_1212[0]),
        .I2(src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg[0]),
        .I3(src_kernel_win_0_va_fu_138[0]),
        .I4(src_kernel_win_0_va_fu_138[1]),
        .I5(temp_0_i_i_i_059_i_4_fu_920_p3[1]),
        .O(\temp_0_i_i_i_059_i_6_reg_1218[7]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \temp_0_i_i_i_059_i_6_reg_1218[7]_i_27 
       (.I0(src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg[6]),
        .I1(temp_0_i_i_i_059_i_3_reg_1212[6]),
        .I2(\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_31_n_0 ),
        .I3(src_kernel_win_0_va_fu_138[6]),
        .I4(temp_0_i_i_i_059_i_4_fu_920_p3[7]),
        .I5(src_kernel_win_0_va_fu_138[7]),
        .O(\temp_0_i_i_i_059_i_6_reg_1218[7]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \temp_0_i_i_i_059_i_6_reg_1218[7]_i_28 
       (.I0(src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg[4]),
        .I1(temp_0_i_i_i_059_i_3_reg_1212[4]),
        .I2(\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_31_n_0 ),
        .I3(src_kernel_win_0_va_fu_138[4]),
        .I4(temp_0_i_i_i_059_i_4_fu_920_p3[5]),
        .I5(src_kernel_win_0_va_fu_138[5]),
        .O(\temp_0_i_i_i_059_i_6_reg_1218[7]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \temp_0_i_i_i_059_i_6_reg_1218[7]_i_29 
       (.I0(src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg[2]),
        .I1(temp_0_i_i_i_059_i_3_reg_1212[2]),
        .I2(\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_31_n_0 ),
        .I3(src_kernel_win_0_va_fu_138[2]),
        .I4(temp_0_i_i_i_059_i_4_fu_920_p3[3]),
        .I5(src_kernel_win_0_va_fu_138[3]),
        .O(\temp_0_i_i_i_059_i_6_reg_1218[7]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \temp_0_i_i_i_059_i_6_reg_1218[7]_i_30 
       (.I0(src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg[0]),
        .I1(temp_0_i_i_i_059_i_3_reg_1212[0]),
        .I2(\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_31_n_0 ),
        .I3(src_kernel_win_0_va_fu_138[0]),
        .I4(temp_0_i_i_i_059_i_4_fu_920_p3[1]),
        .I5(src_kernel_win_0_va_fu_138[1]),
        .O(\temp_0_i_i_i_059_i_6_reg_1218[7]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_6_reg_1218[7]_i_32 
       (.I0(temp_0_i_i_i_059_i_3_reg_1212[6]),
        .I1(src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg[6]),
        .I2(src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg[7]),
        .I3(temp_0_i_i_i_059_i_3_reg_1212[7]),
        .O(\temp_0_i_i_i_059_i_6_reg_1218[7]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_6_reg_1218[7]_i_33 
       (.I0(temp_0_i_i_i_059_i_3_reg_1212[4]),
        .I1(src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg[4]),
        .I2(src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg[5]),
        .I3(temp_0_i_i_i_059_i_3_reg_1212[5]),
        .O(\temp_0_i_i_i_059_i_6_reg_1218[7]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_6_reg_1218[7]_i_34 
       (.I0(temp_0_i_i_i_059_i_3_reg_1212[2]),
        .I1(src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg[2]),
        .I2(src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg[3]),
        .I3(temp_0_i_i_i_059_i_3_reg_1212[3]),
        .O(\temp_0_i_i_i_059_i_6_reg_1218[7]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_6_reg_1218[7]_i_35 
       (.I0(temp_0_i_i_i_059_i_3_reg_1212[0]),
        .I1(src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg[0]),
        .I2(src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg[1]),
        .I3(temp_0_i_i_i_059_i_3_reg_1212[1]),
        .O(\temp_0_i_i_i_059_i_6_reg_1218[7]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_6_reg_1218[7]_i_36 
       (.I0(temp_0_i_i_i_059_i_3_reg_1212[6]),
        .I1(src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg[6]),
        .I2(temp_0_i_i_i_059_i_3_reg_1212[7]),
        .I3(src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg[7]),
        .O(\temp_0_i_i_i_059_i_6_reg_1218[7]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_6_reg_1218[7]_i_37 
       (.I0(temp_0_i_i_i_059_i_3_reg_1212[4]),
        .I1(src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg[4]),
        .I2(temp_0_i_i_i_059_i_3_reg_1212[5]),
        .I3(src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg[5]),
        .O(\temp_0_i_i_i_059_i_6_reg_1218[7]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_6_reg_1218[7]_i_38 
       (.I0(temp_0_i_i_i_059_i_3_reg_1212[2]),
        .I1(src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg[2]),
        .I2(temp_0_i_i_i_059_i_3_reg_1212[3]),
        .I3(src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg[3]),
        .O(\temp_0_i_i_i_059_i_6_reg_1218[7]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_6_reg_1218[7]_i_39 
       (.I0(temp_0_i_i_i_059_i_3_reg_1212[0]),
        .I1(src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg[0]),
        .I2(temp_0_i_i_i_059_i_3_reg_1212[1]),
        .I3(src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg[1]),
        .O(\temp_0_i_i_i_059_i_6_reg_1218[7]_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_6_reg_1218[7]_i_6 
       (.I0(src_kernel_win_0_va_24_reg_1193_pp0_iter3_reg[7]),
        .I1(temp_0_i_i_i_059_i_3_reg_1212[7]),
        .I2(\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_31_n_0 ),
        .O(temp_0_i_i_i_059_i_4_fu_920_p3[7]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_6_reg_1218[7]_i_7 
       (.I0(src_kernel_win_0_va_18_fu_142[6]),
        .I1(src_kernel_win_0_va_fu_138[6]),
        .I2(src_kernel_win_0_va_fu_138[7]),
        .I3(src_kernel_win_0_va_18_fu_142[7]),
        .O(\temp_0_i_i_i_059_i_6_reg_1218[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_6_reg_1218[7]_i_8 
       (.I0(src_kernel_win_0_va_18_fu_142[4]),
        .I1(src_kernel_win_0_va_fu_138[4]),
        .I2(src_kernel_win_0_va_fu_138[5]),
        .I3(src_kernel_win_0_va_18_fu_142[5]),
        .O(\temp_0_i_i_i_059_i_6_reg_1218[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_6_reg_1218[7]_i_9 
       (.I0(src_kernel_win_0_va_18_fu_142[2]),
        .I1(src_kernel_win_0_va_fu_138[2]),
        .I2(src_kernel_win_0_va_fu_138[3]),
        .I3(src_kernel_win_0_va_18_fu_142[3]),
        .O(\temp_0_i_i_i_059_i_6_reg_1218[7]_i_9_n_0 ));
  FDRE \temp_0_i_i_i_059_i_6_reg_1218_reg[0] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_6_reg_12180),
        .D(temp_0_i_i_i_059_i_6_fu_946_p3[0]),
        .Q(temp_0_i_i_i_059_i_6_reg_1218[0]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_6_reg_1218_reg[1] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_6_reg_12180),
        .D(temp_0_i_i_i_059_i_6_fu_946_p3[1]),
        .Q(temp_0_i_i_i_059_i_6_reg_1218[1]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_6_reg_1218_reg[2] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_6_reg_12180),
        .D(temp_0_i_i_i_059_i_6_fu_946_p3[2]),
        .Q(temp_0_i_i_i_059_i_6_reg_1218[2]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_6_reg_1218_reg[3] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_6_reg_12180),
        .D(temp_0_i_i_i_059_i_6_fu_946_p3[3]),
        .Q(temp_0_i_i_i_059_i_6_reg_1218[3]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_6_reg_1218_reg[4] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_6_reg_12180),
        .D(temp_0_i_i_i_059_i_6_fu_946_p3[4]),
        .Q(temp_0_i_i_i_059_i_6_reg_1218[4]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_6_reg_1218_reg[5] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_6_reg_12180),
        .D(temp_0_i_i_i_059_i_6_fu_946_p3[5]),
        .Q(temp_0_i_i_i_059_i_6_reg_1218[5]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_6_reg_1218_reg[6] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_6_reg_12180),
        .D(temp_0_i_i_i_059_i_6_fu_946_p3[6]),
        .Q(temp_0_i_i_i_059_i_6_reg_1218[6]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_6_reg_1218_reg[7] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_6_reg_12180),
        .D(temp_0_i_i_i_059_i_6_fu_946_p3[7]),
        .Q(temp_0_i_i_i_059_i_6_reg_1218[7]),
        .R(1'b0));
  CARRY4 \temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_3 
       (.CI(1'b0),
        .CO({\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_3_n_0 ,\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_3_n_1 ,\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_3_n_2 ,\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\temp_0_i_i_i_059_i_6_reg_1218[7]_i_7_n_0 ,\temp_0_i_i_i_059_i_6_reg_1218[7]_i_8_n_0 ,\temp_0_i_i_i_059_i_6_reg_1218[7]_i_9_n_0 ,\temp_0_i_i_i_059_i_6_reg_1218[7]_i_10_n_0 }),
        .O(\NLW_temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_3_O_UNCONNECTED [3:0]),
        .S({\temp_0_i_i_i_059_i_6_reg_1218[7]_i_11_n_0 ,\temp_0_i_i_i_059_i_6_reg_1218[7]_i_12_n_0 ,\temp_0_i_i_i_059_i_6_reg_1218[7]_i_13_n_0 ,\temp_0_i_i_i_059_i_6_reg_1218[7]_i_14_n_0 }));
  CARRY4 \temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_31 
       (.CI(1'b0),
        .CO({\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_31_n_0 ,\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_31_n_1 ,\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_31_n_2 ,\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({\temp_0_i_i_i_059_i_6_reg_1218[7]_i_32_n_0 ,\temp_0_i_i_i_059_i_6_reg_1218[7]_i_33_n_0 ,\temp_0_i_i_i_059_i_6_reg_1218[7]_i_34_n_0 ,\temp_0_i_i_i_059_i_6_reg_1218[7]_i_35_n_0 }),
        .O(\NLW_temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_31_O_UNCONNECTED [3:0]),
        .S({\temp_0_i_i_i_059_i_6_reg_1218[7]_i_36_n_0 ,\temp_0_i_i_i_059_i_6_reg_1218[7]_i_37_n_0 ,\temp_0_i_i_i_059_i_6_reg_1218[7]_i_38_n_0 ,\temp_0_i_i_i_059_i_6_reg_1218[7]_i_39_n_0 }));
  CARRY4 \temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_4 
       (.CI(1'b0),
        .CO({\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_4_n_0 ,\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_4_n_1 ,\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_4_n_2 ,\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\temp_0_i_i_i_059_i_6_reg_1218[7]_i_15_n_0 ,\temp_0_i_i_i_059_i_6_reg_1218[7]_i_16_n_0 ,\temp_0_i_i_i_059_i_6_reg_1218[7]_i_17_n_0 ,\temp_0_i_i_i_059_i_6_reg_1218[7]_i_18_n_0 }),
        .O(\NLW_temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_4_O_UNCONNECTED [3:0]),
        .S({\temp_0_i_i_i_059_i_6_reg_1218[7]_i_19_n_0 ,\temp_0_i_i_i_059_i_6_reg_1218[7]_i_20_n_0 ,\temp_0_i_i_i_059_i_6_reg_1218[7]_i_21_n_0 ,\temp_0_i_i_i_059_i_6_reg_1218[7]_i_22_n_0 }));
  CARRY4 \temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_5 
       (.CI(1'b0),
        .CO({\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_5_n_0 ,\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_5_n_1 ,\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_5_n_2 ,\temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\temp_0_i_i_i_059_i_6_reg_1218[7]_i_23_n_0 ,\temp_0_i_i_i_059_i_6_reg_1218[7]_i_24_n_0 ,\temp_0_i_i_i_059_i_6_reg_1218[7]_i_25_n_0 ,\temp_0_i_i_i_059_i_6_reg_1218[7]_i_26_n_0 }),
        .O(\NLW_temp_0_i_i_i_059_i_6_reg_1218_reg[7]_i_5_O_UNCONNECTED [3:0]),
        .S({\temp_0_i_i_i_059_i_6_reg_1218[7]_i_27_n_0 ,\temp_0_i_i_i_059_i_6_reg_1218[7]_i_28_n_0 ,\temp_0_i_i_i_059_i_6_reg_1218[7]_i_29_n_0 ,\temp_0_i_i_i_059_i_6_reg_1218[7]_i_30_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_s_reg_1206[0]_i_1__0 
       (.I0(src_kernel_win_0_va_21_fu_154[0]),
        .I1(src_kernel_win_0_va_22_fu_158[0]),
        .I2(\temp_0_i_i_i_059_i_s_reg_1206_reg[7]_i_3__0_n_0 ),
        .O(temp_0_i_i_i_059_i_s_fu_833_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_s_reg_1206[1]_i_1__0 
       (.I0(src_kernel_win_0_va_21_fu_154[1]),
        .I1(src_kernel_win_0_va_22_fu_158[1]),
        .I2(\temp_0_i_i_i_059_i_s_reg_1206_reg[7]_i_3__0_n_0 ),
        .O(temp_0_i_i_i_059_i_s_fu_833_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_s_reg_1206[2]_i_1__0 
       (.I0(src_kernel_win_0_va_21_fu_154[2]),
        .I1(src_kernel_win_0_va_22_fu_158[2]),
        .I2(\temp_0_i_i_i_059_i_s_reg_1206_reg[7]_i_3__0_n_0 ),
        .O(temp_0_i_i_i_059_i_s_fu_833_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_s_reg_1206[3]_i_1__0 
       (.I0(src_kernel_win_0_va_21_fu_154[3]),
        .I1(src_kernel_win_0_va_22_fu_158[3]),
        .I2(\temp_0_i_i_i_059_i_s_reg_1206_reg[7]_i_3__0_n_0 ),
        .O(temp_0_i_i_i_059_i_s_fu_833_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_s_reg_1206[4]_i_1__0 
       (.I0(src_kernel_win_0_va_21_fu_154[4]),
        .I1(src_kernel_win_0_va_22_fu_158[4]),
        .I2(\temp_0_i_i_i_059_i_s_reg_1206_reg[7]_i_3__0_n_0 ),
        .O(temp_0_i_i_i_059_i_s_fu_833_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_s_reg_1206[5]_i_1__0 
       (.I0(src_kernel_win_0_va_21_fu_154[5]),
        .I1(src_kernel_win_0_va_22_fu_158[5]),
        .I2(\temp_0_i_i_i_059_i_s_reg_1206_reg[7]_i_3__0_n_0 ),
        .O(temp_0_i_i_i_059_i_s_fu_833_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_s_reg_1206[6]_i_1__0 
       (.I0(src_kernel_win_0_va_21_fu_154[6]),
        .I1(src_kernel_win_0_va_22_fu_158[6]),
        .I2(\temp_0_i_i_i_059_i_s_reg_1206_reg[7]_i_3__0_n_0 ),
        .O(temp_0_i_i_i_059_i_s_fu_833_p3[6]));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_s_reg_1206[7]_i_10__0 
       (.I0(src_kernel_win_0_va_22_fu_158[2]),
        .I1(src_kernel_win_0_va_21_fu_154[2]),
        .I2(src_kernel_win_0_va_22_fu_158[3]),
        .I3(src_kernel_win_0_va_21_fu_154[3]),
        .O(\temp_0_i_i_i_059_i_s_reg_1206[7]_i_10__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_s_reg_1206[7]_i_11__0 
       (.I0(src_kernel_win_0_va_22_fu_158[0]),
        .I1(src_kernel_win_0_va_21_fu_154[0]),
        .I2(src_kernel_win_0_va_22_fu_158[1]),
        .I3(src_kernel_win_0_va_21_fu_154[1]),
        .O(\temp_0_i_i_i_059_i_s_reg_1206[7]_i_11__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \temp_0_i_i_i_059_i_s_reg_1206[7]_i_1__0 
       (.I0(or_cond_i_i_i_reg_1157_pp0_iter1_reg),
        .I1(k_buf_0_val_5_U_n_2),
        .O(temp_0_i_i_i_059_i_s_reg_12060));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_s_reg_1206[7]_i_2__0 
       (.I0(src_kernel_win_0_va_21_fu_154[7]),
        .I1(src_kernel_win_0_va_22_fu_158[7]),
        .I2(\temp_0_i_i_i_059_i_s_reg_1206_reg[7]_i_3__0_n_0 ),
        .O(temp_0_i_i_i_059_i_s_fu_833_p3[7]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_s_reg_1206[7]_i_4__0 
       (.I0(src_kernel_win_0_va_22_fu_158[6]),
        .I1(src_kernel_win_0_va_21_fu_154[6]),
        .I2(src_kernel_win_0_va_21_fu_154[7]),
        .I3(src_kernel_win_0_va_22_fu_158[7]),
        .O(\temp_0_i_i_i_059_i_s_reg_1206[7]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_s_reg_1206[7]_i_5__0 
       (.I0(src_kernel_win_0_va_22_fu_158[4]),
        .I1(src_kernel_win_0_va_21_fu_154[4]),
        .I2(src_kernel_win_0_va_21_fu_154[5]),
        .I3(src_kernel_win_0_va_22_fu_158[5]),
        .O(\temp_0_i_i_i_059_i_s_reg_1206[7]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_s_reg_1206[7]_i_6__0 
       (.I0(src_kernel_win_0_va_22_fu_158[2]),
        .I1(src_kernel_win_0_va_21_fu_154[2]),
        .I2(src_kernel_win_0_va_21_fu_154[3]),
        .I3(src_kernel_win_0_va_22_fu_158[3]),
        .O(\temp_0_i_i_i_059_i_s_reg_1206[7]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_s_reg_1206[7]_i_7__0 
       (.I0(src_kernel_win_0_va_22_fu_158[0]),
        .I1(src_kernel_win_0_va_21_fu_154[0]),
        .I2(src_kernel_win_0_va_21_fu_154[1]),
        .I3(src_kernel_win_0_va_22_fu_158[1]),
        .O(\temp_0_i_i_i_059_i_s_reg_1206[7]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_s_reg_1206[7]_i_8__0 
       (.I0(src_kernel_win_0_va_22_fu_158[6]),
        .I1(src_kernel_win_0_va_21_fu_154[6]),
        .I2(src_kernel_win_0_va_22_fu_158[7]),
        .I3(src_kernel_win_0_va_21_fu_154[7]),
        .O(\temp_0_i_i_i_059_i_s_reg_1206[7]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_s_reg_1206[7]_i_9__0 
       (.I0(src_kernel_win_0_va_22_fu_158[4]),
        .I1(src_kernel_win_0_va_21_fu_154[4]),
        .I2(src_kernel_win_0_va_22_fu_158[5]),
        .I3(src_kernel_win_0_va_21_fu_154[5]),
        .O(\temp_0_i_i_i_059_i_s_reg_1206[7]_i_9__0_n_0 ));
  FDRE \temp_0_i_i_i_059_i_s_reg_1206_reg[0] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_s_reg_12060),
        .D(temp_0_i_i_i_059_i_s_fu_833_p3[0]),
        .Q(temp_0_i_i_i_059_i_s_reg_1206[0]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_s_reg_1206_reg[1] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_s_reg_12060),
        .D(temp_0_i_i_i_059_i_s_fu_833_p3[1]),
        .Q(temp_0_i_i_i_059_i_s_reg_1206[1]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_s_reg_1206_reg[2] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_s_reg_12060),
        .D(temp_0_i_i_i_059_i_s_fu_833_p3[2]),
        .Q(temp_0_i_i_i_059_i_s_reg_1206[2]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_s_reg_1206_reg[3] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_s_reg_12060),
        .D(temp_0_i_i_i_059_i_s_fu_833_p3[3]),
        .Q(temp_0_i_i_i_059_i_s_reg_1206[3]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_s_reg_1206_reg[4] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_s_reg_12060),
        .D(temp_0_i_i_i_059_i_s_fu_833_p3[4]),
        .Q(temp_0_i_i_i_059_i_s_reg_1206[4]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_s_reg_1206_reg[5] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_s_reg_12060),
        .D(temp_0_i_i_i_059_i_s_fu_833_p3[5]),
        .Q(temp_0_i_i_i_059_i_s_reg_1206[5]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_s_reg_1206_reg[6] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_s_reg_12060),
        .D(temp_0_i_i_i_059_i_s_fu_833_p3[6]),
        .Q(temp_0_i_i_i_059_i_s_reg_1206[6]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_s_reg_1206_reg[7] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_s_reg_12060),
        .D(temp_0_i_i_i_059_i_s_fu_833_p3[7]),
        .Q(temp_0_i_i_i_059_i_s_reg_1206[7]),
        .R(1'b0));
  CARRY4 \temp_0_i_i_i_059_i_s_reg_1206_reg[7]_i_3__0 
       (.CI(1'b0),
        .CO({\temp_0_i_i_i_059_i_s_reg_1206_reg[7]_i_3__0_n_0 ,\temp_0_i_i_i_059_i_s_reg_1206_reg[7]_i_3__0_n_1 ,\temp_0_i_i_i_059_i_s_reg_1206_reg[7]_i_3__0_n_2 ,\temp_0_i_i_i_059_i_s_reg_1206_reg[7]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\temp_0_i_i_i_059_i_s_reg_1206[7]_i_4__0_n_0 ,\temp_0_i_i_i_059_i_s_reg_1206[7]_i_5__0_n_0 ,\temp_0_i_i_i_059_i_s_reg_1206[7]_i_6__0_n_0 ,\temp_0_i_i_i_059_i_s_reg_1206[7]_i_7__0_n_0 }),
        .O(\NLW_temp_0_i_i_i_059_i_s_reg_1206_reg[7]_i_3__0_O_UNCONNECTED [3:0]),
        .S({\temp_0_i_i_i_059_i_s_reg_1206[7]_i_8__0_n_0 ,\temp_0_i_i_i_059_i_s_reg_1206[7]_i_9__0_n_0 ,\temp_0_i_i_i_059_i_s_reg_1206[7]_i_10__0_n_0 ,\temp_0_i_i_i_059_i_s_reg_1206[7]_i_11__0_n_0 }));
  LUT4 #(
    .INIT(16'hA898)) 
    \tmp_117_reg_1116[0]_i_1 
       (.I0(p_neg393_i_i_i_reg_1064[0]),
        .I1(O),
        .I2(tmp_536_i_fu_403_p2),
        .I3(\t_V_reg_264_reg_n_0_[0] ),
        .O(\tmp_117_reg_1116[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF1E000000E100)) 
    \tmp_117_reg_1116[1]_i_1 
       (.I0(\t_V_reg_264_reg_n_0_[0] ),
        .I1(p_neg393_i_i_i_reg_1064[0]),
        .I2(\tmp_117_reg_1116_reg[1]_i_2_n_7 ),
        .I3(tmp_536_i_fu_403_p2),
        .I4(O),
        .I5(p_neg393_i_i_i_reg_1064[1]),
        .O(row_assign_13_i_fu_519_p20_out));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_117_reg_1116[1]_i_12 
       (.I0(\t_V_reg_264_reg_n_0_[16] ),
        .O(\tmp_117_reg_1116[1]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_117_reg_1116[1]_i_13 
       (.I0(\t_V_reg_264_reg_n_0_[15] ),
        .O(\tmp_117_reg_1116[1]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_117_reg_1116[1]_i_14 
       (.I0(\t_V_reg_264_reg_n_0_[14] ),
        .O(\tmp_117_reg_1116[1]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_117_reg_1116[1]_i_15 
       (.I0(\t_V_reg_264_reg_n_0_[13] ),
        .O(\tmp_117_reg_1116[1]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_117_reg_1116[1]_i_17 
       (.I0(extLd_cast31_i_reg_1034[15]),
        .I1(\tmp_117_reg_1116_reg[1]_i_4_n_5 ),
        .I2(extLd_cast31_i_reg_1034[14]),
        .I3(\tmp_117_reg_1116_reg[1]_i_4_n_6 ),
        .O(\tmp_117_reg_1116[1]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_117_reg_1116[1]_i_18 
       (.I0(extLd_cast31_i_reg_1034[13]),
        .I1(\tmp_117_reg_1116_reg[1]_i_4_n_7 ),
        .I2(extLd_cast31_i_reg_1034[12]),
        .I3(\tmp_117_reg_1116_reg[1]_i_11_n_4 ),
        .O(\tmp_117_reg_1116[1]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_117_reg_1116[1]_i_19 
       (.I0(extLd_cast31_i_reg_1034[11]),
        .I1(\tmp_117_reg_1116_reg[1]_i_11_n_5 ),
        .I2(extLd_cast31_i_reg_1034[10]),
        .I3(\tmp_117_reg_1116_reg[1]_i_11_n_6 ),
        .O(\tmp_117_reg_1116[1]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_117_reg_1116[1]_i_20 
       (.I0(extLd_cast31_i_reg_1034[9]),
        .I1(\tmp_117_reg_1116_reg[1]_i_11_n_7 ),
        .I2(extLd_cast31_i_reg_1034[8]),
        .I3(\tmp_117_reg_1116_reg[1]_i_25_n_4 ),
        .O(\tmp_117_reg_1116[1]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_117_reg_1116[1]_i_21 
       (.I0(\tmp_117_reg_1116_reg[1]_i_4_n_5 ),
        .I1(extLd_cast31_i_reg_1034[15]),
        .I2(\tmp_117_reg_1116_reg[1]_i_4_n_6 ),
        .I3(extLd_cast31_i_reg_1034[14]),
        .O(\tmp_117_reg_1116[1]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_117_reg_1116[1]_i_22 
       (.I0(\tmp_117_reg_1116_reg[1]_i_4_n_7 ),
        .I1(extLd_cast31_i_reg_1034[13]),
        .I2(\tmp_117_reg_1116_reg[1]_i_11_n_4 ),
        .I3(extLd_cast31_i_reg_1034[12]),
        .O(\tmp_117_reg_1116[1]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_117_reg_1116[1]_i_23 
       (.I0(\tmp_117_reg_1116_reg[1]_i_11_n_5 ),
        .I1(extLd_cast31_i_reg_1034[11]),
        .I2(\tmp_117_reg_1116_reg[1]_i_11_n_6 ),
        .I3(extLd_cast31_i_reg_1034[10]),
        .O(\tmp_117_reg_1116[1]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_117_reg_1116[1]_i_24 
       (.I0(\tmp_117_reg_1116_reg[1]_i_11_n_7 ),
        .I1(extLd_cast31_i_reg_1034[9]),
        .I2(\tmp_117_reg_1116_reg[1]_i_25_n_4 ),
        .I3(extLd_cast31_i_reg_1034[8]),
        .O(\tmp_117_reg_1116[1]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_117_reg_1116[1]_i_26 
       (.I0(\t_V_reg_264_reg_n_0_[12] ),
        .O(\tmp_117_reg_1116[1]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_117_reg_1116[1]_i_27 
       (.I0(\t_V_reg_264_reg_n_0_[11] ),
        .O(\tmp_117_reg_1116[1]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_117_reg_1116[1]_i_28 
       (.I0(\t_V_reg_264_reg_n_0_[10] ),
        .O(\tmp_117_reg_1116[1]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_117_reg_1116[1]_i_29 
       (.I0(\t_V_reg_264_reg_n_0_[9] ),
        .O(\tmp_117_reg_1116[1]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_117_reg_1116[1]_i_30 
       (.I0(extLd_cast31_i_reg_1034[7]),
        .I1(\tmp_117_reg_1116_reg[1]_i_25_n_5 ),
        .I2(extLd_cast31_i_reg_1034[6]),
        .I3(\tmp_117_reg_1116_reg[1]_i_25_n_6 ),
        .O(\tmp_117_reg_1116[1]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_117_reg_1116[1]_i_31 
       (.I0(extLd_cast31_i_reg_1034[5]),
        .I1(\tmp_117_reg_1116_reg[1]_i_25_n_7 ),
        .I2(extLd_cast31_i_reg_1034[4]),
        .I3(\tmp_117_reg_1116_reg[1]_i_2_n_4 ),
        .O(\tmp_117_reg_1116[1]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_117_reg_1116[1]_i_32 
       (.I0(extLd_cast31_i_reg_1034[3]),
        .I1(\tmp_117_reg_1116_reg[1]_i_2_n_5 ),
        .I2(extLd_cast31_i_reg_1034[2]),
        .I3(\tmp_117_reg_1116_reg[1]_i_2_n_6 ),
        .O(\tmp_117_reg_1116[1]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'hB222)) 
    \tmp_117_reg_1116[1]_i_33 
       (.I0(extLd_cast31_i_reg_1034[1]),
        .I1(\tmp_117_reg_1116_reg[1]_i_2_n_7 ),
        .I2(extLd_cast31_i_reg_1034[0]),
        .I3(\t_V_reg_264_reg_n_0_[0] ),
        .O(\tmp_117_reg_1116[1]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_117_reg_1116[1]_i_34 
       (.I0(\tmp_117_reg_1116_reg[1]_i_25_n_5 ),
        .I1(extLd_cast31_i_reg_1034[7]),
        .I2(\tmp_117_reg_1116_reg[1]_i_25_n_6 ),
        .I3(extLd_cast31_i_reg_1034[6]),
        .O(\tmp_117_reg_1116[1]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_117_reg_1116[1]_i_35 
       (.I0(\tmp_117_reg_1116_reg[1]_i_25_n_7 ),
        .I1(extLd_cast31_i_reg_1034[5]),
        .I2(\tmp_117_reg_1116_reg[1]_i_2_n_4 ),
        .I3(extLd_cast31_i_reg_1034[4]),
        .O(\tmp_117_reg_1116[1]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_117_reg_1116[1]_i_36 
       (.I0(\tmp_117_reg_1116_reg[1]_i_2_n_5 ),
        .I1(extLd_cast31_i_reg_1034[3]),
        .I2(\tmp_117_reg_1116_reg[1]_i_2_n_6 ),
        .I3(extLd_cast31_i_reg_1034[2]),
        .O(\tmp_117_reg_1116[1]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \tmp_117_reg_1116[1]_i_37 
       (.I0(\t_V_reg_264_reg_n_0_[0] ),
        .I1(extLd_cast31_i_reg_1034[0]),
        .I2(\tmp_117_reg_1116_reg[1]_i_2_n_7 ),
        .I3(extLd_cast31_i_reg_1034[1]),
        .O(\tmp_117_reg_1116[1]_i_37_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_117_reg_1116[1]_i_38 
       (.I0(\t_V_reg_264_reg_n_0_[8] ),
        .O(\tmp_117_reg_1116[1]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_117_reg_1116[1]_i_39 
       (.I0(\t_V_reg_264_reg_n_0_[7] ),
        .O(\tmp_117_reg_1116[1]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_117_reg_1116[1]_i_40 
       (.I0(\t_V_reg_264_reg_n_0_[6] ),
        .O(\tmp_117_reg_1116[1]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_117_reg_1116[1]_i_41 
       (.I0(\t_V_reg_264_reg_n_0_[5] ),
        .O(\tmp_117_reg_1116[1]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_117_reg_1116[1]_i_5 
       (.I0(\t_V_reg_264_reg_n_0_[4] ),
        .O(\tmp_117_reg_1116[1]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_117_reg_1116[1]_i_6 
       (.I0(\t_V_reg_264_reg_n_0_[3] ),
        .O(\tmp_117_reg_1116[1]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_117_reg_1116[1]_i_7 
       (.I0(\t_V_reg_264_reg_n_0_[2] ),
        .O(\tmp_117_reg_1116[1]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_117_reg_1116[1]_i_8 
       (.I0(\t_V_reg_264_reg_n_0_[1] ),
        .O(\tmp_117_reg_1116[1]_i_8_n_0 ));
  FDRE \tmp_117_reg_1116_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_1096[0]_i_1__0_n_0 ),
        .D(\tmp_117_reg_1116[0]_i_1_n_0 ),
        .Q(tmp_117_reg_1116[0]),
        .R(1'b0));
  FDRE \tmp_117_reg_1116_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_reg_1096[0]_i_1__0_n_0 ),
        .D(row_assign_13_i_fu_519_p20_out),
        .Q(tmp_117_reg_1116[1]),
        .R(1'b0));
  CARRY4 \tmp_117_reg_1116_reg[1]_i_11 
       (.CI(\tmp_117_reg_1116_reg[1]_i_25_n_0 ),
        .CO({\tmp_117_reg_1116_reg[1]_i_11_n_0 ,\tmp_117_reg_1116_reg[1]_i_11_n_1 ,\tmp_117_reg_1116_reg[1]_i_11_n_2 ,\tmp_117_reg_1116_reg[1]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_264_reg_n_0_[12] ,\t_V_reg_264_reg_n_0_[11] ,\t_V_reg_264_reg_n_0_[10] ,\t_V_reg_264_reg_n_0_[9] }),
        .O({\tmp_117_reg_1116_reg[1]_i_11_n_4 ,\tmp_117_reg_1116_reg[1]_i_11_n_5 ,\tmp_117_reg_1116_reg[1]_i_11_n_6 ,\tmp_117_reg_1116_reg[1]_i_11_n_7 }),
        .S({\tmp_117_reg_1116[1]_i_26_n_0 ,\tmp_117_reg_1116[1]_i_27_n_0 ,\tmp_117_reg_1116[1]_i_28_n_0 ,\tmp_117_reg_1116[1]_i_29_n_0 }));
  CARRY4 \tmp_117_reg_1116_reg[1]_i_16 
       (.CI(1'b0),
        .CO({\tmp_117_reg_1116_reg[1]_i_16_n_0 ,\tmp_117_reg_1116_reg[1]_i_16_n_1 ,\tmp_117_reg_1116_reg[1]_i_16_n_2 ,\tmp_117_reg_1116_reg[1]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_117_reg_1116[1]_i_30_n_0 ,\tmp_117_reg_1116[1]_i_31_n_0 ,\tmp_117_reg_1116[1]_i_32_n_0 ,\tmp_117_reg_1116[1]_i_33_n_0 }),
        .O(\NLW_tmp_117_reg_1116_reg[1]_i_16_O_UNCONNECTED [3:0]),
        .S({\tmp_117_reg_1116[1]_i_34_n_0 ,\tmp_117_reg_1116[1]_i_35_n_0 ,\tmp_117_reg_1116[1]_i_36_n_0 ,\tmp_117_reg_1116[1]_i_37_n_0 }));
  CARRY4 \tmp_117_reg_1116_reg[1]_i_2 
       (.CI(1'b0),
        .CO({\tmp_117_reg_1116_reg[1]_i_2_n_0 ,\tmp_117_reg_1116_reg[1]_i_2_n_1 ,\tmp_117_reg_1116_reg[1]_i_2_n_2 ,\tmp_117_reg_1116_reg[1]_i_2_n_3 }),
        .CYINIT(\t_V_reg_264_reg_n_0_[0] ),
        .DI({\t_V_reg_264_reg_n_0_[4] ,\t_V_reg_264_reg_n_0_[3] ,\t_V_reg_264_reg_n_0_[2] ,\t_V_reg_264_reg_n_0_[1] }),
        .O({\tmp_117_reg_1116_reg[1]_i_2_n_4 ,\tmp_117_reg_1116_reg[1]_i_2_n_5 ,\tmp_117_reg_1116_reg[1]_i_2_n_6 ,\tmp_117_reg_1116_reg[1]_i_2_n_7 }),
        .S({\tmp_117_reg_1116[1]_i_5_n_0 ,\tmp_117_reg_1116[1]_i_6_n_0 ,\tmp_117_reg_1116[1]_i_7_n_0 ,\tmp_117_reg_1116[1]_i_8_n_0 }));
  CARRY4 \tmp_117_reg_1116_reg[1]_i_25 
       (.CI(\tmp_117_reg_1116_reg[1]_i_2_n_0 ),
        .CO({\tmp_117_reg_1116_reg[1]_i_25_n_0 ,\tmp_117_reg_1116_reg[1]_i_25_n_1 ,\tmp_117_reg_1116_reg[1]_i_25_n_2 ,\tmp_117_reg_1116_reg[1]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_264_reg_n_0_[8] ,\t_V_reg_264_reg_n_0_[7] ,\t_V_reg_264_reg_n_0_[6] ,\t_V_reg_264_reg_n_0_[5] }),
        .O({\tmp_117_reg_1116_reg[1]_i_25_n_4 ,\tmp_117_reg_1116_reg[1]_i_25_n_5 ,\tmp_117_reg_1116_reg[1]_i_25_n_6 ,\tmp_117_reg_1116_reg[1]_i_25_n_7 }),
        .S({\tmp_117_reg_1116[1]_i_38_n_0 ,\tmp_117_reg_1116[1]_i_39_n_0 ,\tmp_117_reg_1116[1]_i_40_n_0 ,\tmp_117_reg_1116[1]_i_41_n_0 }));
  CARRY4 \tmp_117_reg_1116_reg[1]_i_3 
       (.CI(\tmp_117_reg_1116_reg[1]_i_9_n_0 ),
        .CO({\NLW_tmp_117_reg_1116_reg[1]_i_3_CO_UNCONNECTED [3:1],tmp_536_i_fu_403_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,O}),
        .O(\NLW_tmp_117_reg_1116_reg[1]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,S}));
  CARRY4 \tmp_117_reg_1116_reg[1]_i_4 
       (.CI(\tmp_117_reg_1116_reg[1]_i_11_n_0 ),
        .CO({\NLW_tmp_117_reg_1116_reg[1]_i_4_CO_UNCONNECTED [3],\tmp_117_reg_1116_reg[1]_i_4_n_1 ,\tmp_117_reg_1116_reg[1]_i_4_n_2 ,\tmp_117_reg_1116_reg[1]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\t_V_reg_264_reg_n_0_[15] ,\t_V_reg_264_reg_n_0_[14] ,\t_V_reg_264_reg_n_0_[13] }),
        .O({O,\tmp_117_reg_1116_reg[1]_i_4_n_5 ,\tmp_117_reg_1116_reg[1]_i_4_n_6 ,\tmp_117_reg_1116_reg[1]_i_4_n_7 }),
        .S({\tmp_117_reg_1116[1]_i_12_n_0 ,\tmp_117_reg_1116[1]_i_13_n_0 ,\tmp_117_reg_1116[1]_i_14_n_0 ,\tmp_117_reg_1116[1]_i_15_n_0 }));
  CARRY4 \tmp_117_reg_1116_reg[1]_i_9 
       (.CI(\tmp_117_reg_1116_reg[1]_i_16_n_0 ),
        .CO({\tmp_117_reg_1116_reg[1]_i_9_n_0 ,\tmp_117_reg_1116_reg[1]_i_9_n_1 ,\tmp_117_reg_1116_reg[1]_i_9_n_2 ,\tmp_117_reg_1116_reg[1]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_117_reg_1116[1]_i_17_n_0 ,\tmp_117_reg_1116[1]_i_18_n_0 ,\tmp_117_reg_1116[1]_i_19_n_0 ,\tmp_117_reg_1116[1]_i_20_n_0 }),
        .O(\NLW_tmp_117_reg_1116_reg[1]_i_9_O_UNCONNECTED [3:0]),
        .S({\tmp_117_reg_1116[1]_i_21_n_0 ,\tmp_117_reg_1116[1]_i_22_n_0 ,\tmp_117_reg_1116[1]_i_23_n_0 ,\tmp_117_reg_1116[1]_i_24_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_121_reg_1167[0]_i_1 
       (.I0(tmp_48_i_reg_1058[0]),
        .I1(\x_reg_1144_reg_n_0_[0] ),
        .O(col_assign_1_fu_674_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \tmp_121_reg_1167[1]_i_1 
       (.I0(tmp_48_i_reg_1058[0]),
        .I1(\x_reg_1144_reg_n_0_[0] ),
        .I2(\x_reg_1144_reg_n_0_[1] ),
        .I3(tmp_48_i_reg_1058[1]),
        .O(col_assign_1_fu_674_p2[1]));
  FDRE \tmp_121_reg_1167_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_1150_pp0_iter1_reg0),
        .D(col_assign_1_fu_674_p2[0]),
        .Q(tmp_121_reg_1167[0]),
        .R(1'b0));
  FDRE \tmp_121_reg_1167_reg[1] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_1150_pp0_iter1_reg0),
        .D(col_assign_1_fu_674_p2[1]),
        .Q(tmp_121_reg_1167[1]),
        .R(1'b0));
  FDRE \tmp_479_not_i_reg_1091_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_1096[0]_i_1__0_n_0 ),
        .D(tmp_479_not_i_fu_344_p2),
        .Q(tmp_479_not_i_reg_1091),
        .R(1'b0));
  FDRE \tmp_47_i_reg_1053_reg[0] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(\int_rows_reg[15]_0 [0]),
        .Q(tmp_47_i_reg_1053[0]),
        .R(1'b0));
  FDRE \tmp_47_i_reg_1053_reg[10] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(\int_rows_reg[15]_0 [10]),
        .Q(tmp_47_i_reg_1053[10]),
        .R(1'b0));
  FDRE \tmp_47_i_reg_1053_reg[11] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(\int_rows_reg[15]_0 [11]),
        .Q(tmp_47_i_reg_1053[11]),
        .R(1'b0));
  FDRE \tmp_47_i_reg_1053_reg[12] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(\int_rows_reg[15]_0 [12]),
        .Q(tmp_47_i_reg_1053[12]),
        .R(1'b0));
  FDRE \tmp_47_i_reg_1053_reg[13] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(\int_rows_reg[15]_0 [13]),
        .Q(tmp_47_i_reg_1053[13]),
        .R(1'b0));
  FDRE \tmp_47_i_reg_1053_reg[14] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(\int_rows_reg[15]_0 [14]),
        .Q(tmp_47_i_reg_1053[14]),
        .R(1'b0));
  FDRE \tmp_47_i_reg_1053_reg[15] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(\int_rows_reg[15]_0 [15]),
        .Q(tmp_47_i_reg_1053[15]),
        .R(1'b0));
  FDRE \tmp_47_i_reg_1053_reg[16] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(\int_rows_reg[15]_0 [16]),
        .Q(tmp_47_i_reg_1053[16]),
        .R(1'b0));
  FDRE \tmp_47_i_reg_1053_reg[1] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(\int_rows_reg[15]_0 [1]),
        .Q(tmp_47_i_reg_1053[1]),
        .R(1'b0));
  FDRE \tmp_47_i_reg_1053_reg[2] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(\int_rows_reg[15]_0 [2]),
        .Q(tmp_47_i_reg_1053[2]),
        .R(1'b0));
  FDRE \tmp_47_i_reg_1053_reg[3] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(\int_rows_reg[15]_0 [3]),
        .Q(tmp_47_i_reg_1053[3]),
        .R(1'b0));
  FDRE \tmp_47_i_reg_1053_reg[4] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(\int_rows_reg[15]_0 [4]),
        .Q(tmp_47_i_reg_1053[4]),
        .R(1'b0));
  FDRE \tmp_47_i_reg_1053_reg[5] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(\int_rows_reg[15]_0 [5]),
        .Q(tmp_47_i_reg_1053[5]),
        .R(1'b0));
  FDRE \tmp_47_i_reg_1053_reg[6] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(\int_rows_reg[15]_0 [6]),
        .Q(tmp_47_i_reg_1053[6]),
        .R(1'b0));
  FDRE \tmp_47_i_reg_1053_reg[7] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(\int_rows_reg[15]_0 [7]),
        .Q(tmp_47_i_reg_1053[7]),
        .R(1'b0));
  FDRE \tmp_47_i_reg_1053_reg[8] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(\int_rows_reg[15]_0 [8]),
        .Q(tmp_47_i_reg_1053[8]),
        .R(1'b0));
  FDRE \tmp_47_i_reg_1053_reg[9] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(\int_rows_reg[15]_0 [9]),
        .Q(tmp_47_i_reg_1053[9]),
        .R(1'b0));
  FDRE \tmp_48_i_reg_1058_reg[0] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(\int_cols_reg[8] [0]),
        .Q(tmp_48_i_reg_1058[0]),
        .R(1'b0));
  FDRE \tmp_48_i_reg_1058_reg[1] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(\int_cols_reg[8] [1]),
        .Q(tmp_48_i_reg_1058[1]),
        .R(1'b0));
  FDRE \tmp_48_i_reg_1058_reg[2] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(\int_cols_reg[8] [2]),
        .Q(tmp_48_i_reg_1058[2]),
        .R(1'b0));
  FDRE \tmp_48_i_reg_1058_reg[3] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(\int_cols_reg[8] [3]),
        .Q(tmp_48_i_reg_1058[3]),
        .R(1'b0));
  FDRE \tmp_48_i_reg_1058_reg[4] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(\int_cols_reg[8] [4]),
        .Q(tmp_48_i_reg_1058[4]),
        .R(1'b0));
  FDRE \tmp_48_i_reg_1058_reg[5] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(\int_cols_reg[8] [5]),
        .Q(tmp_48_i_reg_1058[5]),
        .R(1'b0));
  FDRE \tmp_48_i_reg_1058_reg[6] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(\int_cols_reg[8] [6]),
        .Q(tmp_48_i_reg_1058[6]),
        .R(1'b0));
  FDRE \tmp_48_i_reg_1058_reg[7] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(\int_cols_reg[8] [7]),
        .Q(tmp_48_i_reg_1058[7]),
        .R(1'b0));
  FDRE \tmp_48_i_reg_1058_reg[8] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(\int_cols_reg[8] [8]),
        .Q(tmp_48_i_reg_1058[8]),
        .R(1'b0));
  FDRE \tmp_48_i_reg_1058_reg[9] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(\int_cols_reg[8] [9]),
        .Q(tmp_48_i_reg_1058[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_49_i_reg_1087[0]_i_10 
       (.I0(\t_V_reg_264_reg_n_0_[12] ),
        .I1(extLd_cast31_i_reg_1034[12]),
        .I2(extLd_cast31_i_reg_1034[13]),
        .I3(\t_V_reg_264_reg_n_0_[13] ),
        .O(\tmp_49_i_reg_1087[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_49_i_reg_1087[0]_i_11 
       (.I0(\t_V_reg_264_reg_n_0_[10] ),
        .I1(extLd_cast31_i_reg_1034[10]),
        .I2(extLd_cast31_i_reg_1034[11]),
        .I3(\t_V_reg_264_reg_n_0_[11] ),
        .O(\tmp_49_i_reg_1087[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_49_i_reg_1087[0]_i_12 
       (.I0(\t_V_reg_264_reg_n_0_[8] ),
        .I1(extLd_cast31_i_reg_1034[8]),
        .I2(extLd_cast31_i_reg_1034[9]),
        .I3(\t_V_reg_264_reg_n_0_[9] ),
        .O(\tmp_49_i_reg_1087[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_49_i_reg_1087[0]_i_13 
       (.I0(extLd_cast31_i_reg_1034[6]),
        .I1(\t_V_reg_264_reg_n_0_[6] ),
        .I2(\t_V_reg_264_reg_n_0_[7] ),
        .I3(extLd_cast31_i_reg_1034[7]),
        .O(\tmp_49_i_reg_1087[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_49_i_reg_1087[0]_i_14 
       (.I0(extLd_cast31_i_reg_1034[4]),
        .I1(\t_V_reg_264_reg_n_0_[4] ),
        .I2(\t_V_reg_264_reg_n_0_[5] ),
        .I3(extLd_cast31_i_reg_1034[5]),
        .O(\tmp_49_i_reg_1087[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_49_i_reg_1087[0]_i_15 
       (.I0(extLd_cast31_i_reg_1034[2]),
        .I1(\t_V_reg_264_reg_n_0_[2] ),
        .I2(\t_V_reg_264_reg_n_0_[3] ),
        .I3(extLd_cast31_i_reg_1034[3]),
        .O(\tmp_49_i_reg_1087[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_49_i_reg_1087[0]_i_16 
       (.I0(extLd_cast31_i_reg_1034[0]),
        .I1(\t_V_reg_264_reg_n_0_[0] ),
        .I2(\t_V_reg_264_reg_n_0_[1] ),
        .I3(extLd_cast31_i_reg_1034[1]),
        .O(\tmp_49_i_reg_1087[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_49_i_reg_1087[0]_i_17 
       (.I0(\t_V_reg_264_reg_n_0_[6] ),
        .I1(extLd_cast31_i_reg_1034[6]),
        .I2(extLd_cast31_i_reg_1034[7]),
        .I3(\t_V_reg_264_reg_n_0_[7] ),
        .O(\tmp_49_i_reg_1087[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_49_i_reg_1087[0]_i_18 
       (.I0(\t_V_reg_264_reg_n_0_[4] ),
        .I1(extLd_cast31_i_reg_1034[4]),
        .I2(extLd_cast31_i_reg_1034[5]),
        .I3(\t_V_reg_264_reg_n_0_[5] ),
        .O(\tmp_49_i_reg_1087[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_49_i_reg_1087[0]_i_19 
       (.I0(\t_V_reg_264_reg_n_0_[2] ),
        .I1(extLd_cast31_i_reg_1034[2]),
        .I2(extLd_cast31_i_reg_1034[3]),
        .I3(\t_V_reg_264_reg_n_0_[3] ),
        .O(\tmp_49_i_reg_1087[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_49_i_reg_1087[0]_i_20 
       (.I0(\t_V_reg_264_reg_n_0_[0] ),
        .I1(extLd_cast31_i_reg_1034[0]),
        .I2(extLd_cast31_i_reg_1034[1]),
        .I3(\t_V_reg_264_reg_n_0_[1] ),
        .O(\tmp_49_i_reg_1087[0]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_i_reg_1087[0]_i_3 
       (.I0(\t_V_reg_264_reg_n_0_[16] ),
        .O(\tmp_49_i_reg_1087[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_49_i_reg_1087[0]_i_5 
       (.I0(extLd_cast31_i_reg_1034[14]),
        .I1(\t_V_reg_264_reg_n_0_[14] ),
        .I2(\t_V_reg_264_reg_n_0_[15] ),
        .I3(extLd_cast31_i_reg_1034[15]),
        .O(\tmp_49_i_reg_1087[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_49_i_reg_1087[0]_i_6 
       (.I0(extLd_cast31_i_reg_1034[12]),
        .I1(\t_V_reg_264_reg_n_0_[12] ),
        .I2(\t_V_reg_264_reg_n_0_[13] ),
        .I3(extLd_cast31_i_reg_1034[13]),
        .O(\tmp_49_i_reg_1087[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_49_i_reg_1087[0]_i_7 
       (.I0(extLd_cast31_i_reg_1034[10]),
        .I1(\t_V_reg_264_reg_n_0_[10] ),
        .I2(\t_V_reg_264_reg_n_0_[11] ),
        .I3(extLd_cast31_i_reg_1034[11]),
        .O(\tmp_49_i_reg_1087[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_49_i_reg_1087[0]_i_8 
       (.I0(extLd_cast31_i_reg_1034[8]),
        .I1(\t_V_reg_264_reg_n_0_[8] ),
        .I2(\t_V_reg_264_reg_n_0_[9] ),
        .I3(extLd_cast31_i_reg_1034[9]),
        .O(\tmp_49_i_reg_1087[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_49_i_reg_1087[0]_i_9 
       (.I0(\t_V_reg_264_reg_n_0_[14] ),
        .I1(extLd_cast31_i_reg_1034[14]),
        .I2(extLd_cast31_i_reg_1034[15]),
        .I3(\t_V_reg_264_reg_n_0_[15] ),
        .O(\tmp_49_i_reg_1087[0]_i_9_n_0 ));
  FDRE \tmp_49_i_reg_1087_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_1096[0]_i_1__0_n_0 ),
        .D(tmp_49_i_fu_339_p2),
        .Q(tmp_49_i_reg_1087),
        .R(1'b0));
  CARRY4 \tmp_49_i_reg_1087_reg[0]_i_1 
       (.CI(\tmp_49_i_reg_1087_reg[0]_i_2_n_0 ),
        .CO({\NLW_tmp_49_i_reg_1087_reg[0]_i_1_CO_UNCONNECTED [3:1],tmp_49_i_fu_339_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_49_i_reg_1087_reg[0]_i_1_O_UNCONNECTED [3:2],tmp_479_not_i_fu_344_p2,\NLW_tmp_49_i_reg_1087_reg[0]_i_1_O_UNCONNECTED [0]}),
        .S({1'b0,1'b0,1'b1,\tmp_49_i_reg_1087[0]_i_3_n_0 }));
  CARRY4 \tmp_49_i_reg_1087_reg[0]_i_2 
       (.CI(\tmp_49_i_reg_1087_reg[0]_i_4_n_0 ),
        .CO({\tmp_49_i_reg_1087_reg[0]_i_2_n_0 ,\tmp_49_i_reg_1087_reg[0]_i_2_n_1 ,\tmp_49_i_reg_1087_reg[0]_i_2_n_2 ,\tmp_49_i_reg_1087_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_49_i_reg_1087[0]_i_5_n_0 ,\tmp_49_i_reg_1087[0]_i_6_n_0 ,\tmp_49_i_reg_1087[0]_i_7_n_0 ,\tmp_49_i_reg_1087[0]_i_8_n_0 }),
        .O(\NLW_tmp_49_i_reg_1087_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_49_i_reg_1087[0]_i_9_n_0 ,\tmp_49_i_reg_1087[0]_i_10_n_0 ,\tmp_49_i_reg_1087[0]_i_11_n_0 ,\tmp_49_i_reg_1087[0]_i_12_n_0 }));
  CARRY4 \tmp_49_i_reg_1087_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\tmp_49_i_reg_1087_reg[0]_i_4_n_0 ,\tmp_49_i_reg_1087_reg[0]_i_4_n_1 ,\tmp_49_i_reg_1087_reg[0]_i_4_n_2 ,\tmp_49_i_reg_1087_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_49_i_reg_1087[0]_i_13_n_0 ,\tmp_49_i_reg_1087[0]_i_14_n_0 ,\tmp_49_i_reg_1087[0]_i_15_n_0 ,\tmp_49_i_reg_1087[0]_i_16_n_0 }),
        .O(\NLW_tmp_49_i_reg_1087_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\tmp_49_i_reg_1087[0]_i_17_n_0 ,\tmp_49_i_reg_1087[0]_i_18_n_0 ,\tmp_49_i_reg_1087[0]_i_19_n_0 ,\tmp_49_i_reg_1087[0]_i_20_n_0 }));
  LUT5 #(
    .INIT(32'hAEA2A2A2)) 
    \tmp_509_2_i_reg_1105[0]_i_1 
       (.I0(\tmp_509_2_i_reg_1105_reg_n_0_[0] ),
        .I1(Q[1]),
        .I2(CO),
        .I3(\t_V_reg_264_reg_n_0_[0] ),
        .I4(\icmp_reg_1096[0]_i_3__0_n_0 ),
        .O(\tmp_509_2_i_reg_1105[0]_i_1_n_0 ));
  FDRE \tmp_509_2_i_reg_1105_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_509_2_i_reg_1105[0]_i_1_n_0 ),
        .Q(\tmp_509_2_i_reg_1105_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT5 #(
    .INIT(32'hAA3AAA0A)) 
    \tmp_509_i_reg_1101[0]_i_1 
       (.I0(\tmp_509_i_reg_1101_reg_n_0_[0] ),
        .I1(\t_V_reg_264_reg_n_0_[0] ),
        .I2(Q[1]),
        .I3(CO),
        .I4(\icmp_reg_1096[0]_i_3__0_n_0 ),
        .O(\tmp_509_i_reg_1101[0]_i_1_n_0 ));
  FDRE \tmp_509_i_reg_1101_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_509_i_reg_1101[0]_i_1_n_0 ),
        .Q(\tmp_509_i_reg_1101_reg_n_0_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_531_i_reg_1109[0]_i_10 
       (.I0(\t_V_reg_264_reg_n_0_[12] ),
        .I1(extLd_cast31_i_reg_1034[12]),
        .I2(extLd_cast31_i_reg_1034[13]),
        .I3(\t_V_reg_264_reg_n_0_[13] ),
        .O(\tmp_531_i_reg_1109[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_531_i_reg_1109[0]_i_11 
       (.I0(\t_V_reg_264_reg_n_0_[10] ),
        .I1(extLd_cast31_i_reg_1034[10]),
        .I2(extLd_cast31_i_reg_1034[11]),
        .I3(\t_V_reg_264_reg_n_0_[11] ),
        .O(\tmp_531_i_reg_1109[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_531_i_reg_1109[0]_i_12 
       (.I0(\t_V_reg_264_reg_n_0_[8] ),
        .I1(extLd_cast31_i_reg_1034[8]),
        .I2(extLd_cast31_i_reg_1034[9]),
        .I3(\t_V_reg_264_reg_n_0_[9] ),
        .O(\tmp_531_i_reg_1109[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_531_i_reg_1109[0]_i_13 
       (.I0(\t_V_reg_264_reg_n_0_[6] ),
        .I1(extLd_cast31_i_reg_1034[6]),
        .I2(extLd_cast31_i_reg_1034[7]),
        .I3(\t_V_reg_264_reg_n_0_[7] ),
        .O(\tmp_531_i_reg_1109[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_531_i_reg_1109[0]_i_14 
       (.I0(\t_V_reg_264_reg_n_0_[4] ),
        .I1(extLd_cast31_i_reg_1034[4]),
        .I2(extLd_cast31_i_reg_1034[5]),
        .I3(\t_V_reg_264_reg_n_0_[5] ),
        .O(\tmp_531_i_reg_1109[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_531_i_reg_1109[0]_i_15 
       (.I0(\t_V_reg_264_reg_n_0_[2] ),
        .I1(extLd_cast31_i_reg_1034[2]),
        .I2(extLd_cast31_i_reg_1034[3]),
        .I3(\t_V_reg_264_reg_n_0_[3] ),
        .O(\tmp_531_i_reg_1109[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_531_i_reg_1109[0]_i_16 
       (.I0(\t_V_reg_264_reg_n_0_[0] ),
        .I1(extLd_cast31_i_reg_1034[0]),
        .I2(extLd_cast31_i_reg_1034[1]),
        .I3(\t_V_reg_264_reg_n_0_[1] ),
        .O(\tmp_531_i_reg_1109[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_531_i_reg_1109[0]_i_17 
       (.I0(\t_V_reg_264_reg_n_0_[6] ),
        .I1(extLd_cast31_i_reg_1034[6]),
        .I2(extLd_cast31_i_reg_1034[7]),
        .I3(\t_V_reg_264_reg_n_0_[7] ),
        .O(\tmp_531_i_reg_1109[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_531_i_reg_1109[0]_i_18 
       (.I0(\t_V_reg_264_reg_n_0_[4] ),
        .I1(extLd_cast31_i_reg_1034[4]),
        .I2(extLd_cast31_i_reg_1034[5]),
        .I3(\t_V_reg_264_reg_n_0_[5] ),
        .O(\tmp_531_i_reg_1109[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_531_i_reg_1109[0]_i_19 
       (.I0(\t_V_reg_264_reg_n_0_[2] ),
        .I1(extLd_cast31_i_reg_1034[2]),
        .I2(extLd_cast31_i_reg_1034[3]),
        .I3(\t_V_reg_264_reg_n_0_[3] ),
        .O(\tmp_531_i_reg_1109[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_531_i_reg_1109[0]_i_20 
       (.I0(\t_V_reg_264_reg_n_0_[0] ),
        .I1(extLd_cast31_i_reg_1034[0]),
        .I2(extLd_cast31_i_reg_1034[1]),
        .I3(\t_V_reg_264_reg_n_0_[1] ),
        .O(\tmp_531_i_reg_1109[0]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_531_i_reg_1109[0]_i_3 
       (.I0(\t_V_reg_264_reg_n_0_[16] ),
        .O(\tmp_531_i_reg_1109[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_531_i_reg_1109[0]_i_5 
       (.I0(\t_V_reg_264_reg_n_0_[14] ),
        .I1(extLd_cast31_i_reg_1034[14]),
        .I2(extLd_cast31_i_reg_1034[15]),
        .I3(\t_V_reg_264_reg_n_0_[15] ),
        .O(\tmp_531_i_reg_1109[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_531_i_reg_1109[0]_i_6 
       (.I0(\t_V_reg_264_reg_n_0_[12] ),
        .I1(extLd_cast31_i_reg_1034[12]),
        .I2(extLd_cast31_i_reg_1034[13]),
        .I3(\t_V_reg_264_reg_n_0_[13] ),
        .O(\tmp_531_i_reg_1109[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_531_i_reg_1109[0]_i_7 
       (.I0(\t_V_reg_264_reg_n_0_[10] ),
        .I1(extLd_cast31_i_reg_1034[10]),
        .I2(extLd_cast31_i_reg_1034[11]),
        .I3(\t_V_reg_264_reg_n_0_[11] ),
        .O(\tmp_531_i_reg_1109[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_531_i_reg_1109[0]_i_8 
       (.I0(\t_V_reg_264_reg_n_0_[8] ),
        .I1(extLd_cast31_i_reg_1034[8]),
        .I2(extLd_cast31_i_reg_1034[9]),
        .I3(\t_V_reg_264_reg_n_0_[9] ),
        .O(\tmp_531_i_reg_1109[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_531_i_reg_1109[0]_i_9 
       (.I0(\t_V_reg_264_reg_n_0_[14] ),
        .I1(extLd_cast31_i_reg_1034[14]),
        .I2(extLd_cast31_i_reg_1034[15]),
        .I3(\t_V_reg_264_reg_n_0_[15] ),
        .O(\tmp_531_i_reg_1109[0]_i_9_n_0 ));
  FDRE \tmp_531_i_reg_1109_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_1096[0]_i_1__0_n_0 ),
        .D(tmp_531_i_fu_378_p2),
        .Q(tmp_531_i_reg_1109),
        .R(1'b0));
  CARRY4 \tmp_531_i_reg_1109_reg[0]_i_1 
       (.CI(\tmp_531_i_reg_1109_reg[0]_i_2_n_0 ),
        .CO({\NLW_tmp_531_i_reg_1109_reg[0]_i_1_CO_UNCONNECTED [3:1],tmp_531_i_fu_378_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\t_V_reg_264_reg_n_0_[16] }),
        .O(\NLW_tmp_531_i_reg_1109_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\tmp_531_i_reg_1109[0]_i_3_n_0 }));
  CARRY4 \tmp_531_i_reg_1109_reg[0]_i_2 
       (.CI(\tmp_531_i_reg_1109_reg[0]_i_4_n_0 ),
        .CO({\tmp_531_i_reg_1109_reg[0]_i_2_n_0 ,\tmp_531_i_reg_1109_reg[0]_i_2_n_1 ,\tmp_531_i_reg_1109_reg[0]_i_2_n_2 ,\tmp_531_i_reg_1109_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_531_i_reg_1109[0]_i_5_n_0 ,\tmp_531_i_reg_1109[0]_i_6_n_0 ,\tmp_531_i_reg_1109[0]_i_7_n_0 ,\tmp_531_i_reg_1109[0]_i_8_n_0 }),
        .O(\NLW_tmp_531_i_reg_1109_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_531_i_reg_1109[0]_i_9_n_0 ,\tmp_531_i_reg_1109[0]_i_10_n_0 ,\tmp_531_i_reg_1109[0]_i_11_n_0 ,\tmp_531_i_reg_1109[0]_i_12_n_0 }));
  CARRY4 \tmp_531_i_reg_1109_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\tmp_531_i_reg_1109_reg[0]_i_4_n_0 ,\tmp_531_i_reg_1109_reg[0]_i_4_n_1 ,\tmp_531_i_reg_1109_reg[0]_i_4_n_2 ,\tmp_531_i_reg_1109_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_531_i_reg_1109[0]_i_13_n_0 ,\tmp_531_i_reg_1109[0]_i_14_n_0 ,\tmp_531_i_reg_1109[0]_i_15_n_0 ,\tmp_531_i_reg_1109[0]_i_16_n_0 }),
        .O(\NLW_tmp_531_i_reg_1109_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\tmp_531_i_reg_1109[0]_i_17_n_0 ,\tmp_531_i_reg_1109[0]_i_18_n_0 ,\tmp_531_i_reg_1109[0]_i_19_n_0 ,\tmp_531_i_reg_1109[0]_i_20_n_0 }));
  LUT4 #(
    .INIT(16'h8000)) 
    \tmp_i_reg_1048[16]_i_1__0 
       (.I0(Q[0]),
        .I1(img_dilate_cols_V_c_empty_n),
        .I2(img_dilate_rows_V_c_empty_n),
        .I3(Erode_U0_ap_start),
        .O(Erode_U0_p_src_cols_V_read));
  FDRE \tmp_i_reg_1048_reg[0] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(D[0]),
        .Q(tmp_i_reg_1048[0]),
        .R(1'b0));
  FDRE \tmp_i_reg_1048_reg[10] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(D[10]),
        .Q(tmp_i_reg_1048[10]),
        .R(1'b0));
  FDRE \tmp_i_reg_1048_reg[11] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(D[11]),
        .Q(tmp_i_reg_1048[11]),
        .R(1'b0));
  FDRE \tmp_i_reg_1048_reg[12] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(D[12]),
        .Q(tmp_i_reg_1048[12]),
        .R(1'b0));
  FDRE \tmp_i_reg_1048_reg[13] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(D[13]),
        .Q(tmp_i_reg_1048[13]),
        .R(1'b0));
  FDRE \tmp_i_reg_1048_reg[14] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(D[14]),
        .Q(tmp_i_reg_1048[14]),
        .R(1'b0));
  FDRE \tmp_i_reg_1048_reg[15] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(D[15]),
        .Q(tmp_i_reg_1048[15]),
        .R(1'b0));
  FDRE \tmp_i_reg_1048_reg[16] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(D[16]),
        .Q(tmp_i_reg_1048[16]),
        .R(1'b0));
  FDRE \tmp_i_reg_1048_reg[1] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(D[1]),
        .Q(tmp_i_reg_1048[1]),
        .R(1'b0));
  FDRE \tmp_i_reg_1048_reg[2] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(D[2]),
        .Q(tmp_i_reg_1048[2]),
        .R(1'b0));
  FDRE \tmp_i_reg_1048_reg[3] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(D[3]),
        .Q(tmp_i_reg_1048[3]),
        .R(1'b0));
  FDRE \tmp_i_reg_1048_reg[4] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(D[4]),
        .Q(tmp_i_reg_1048[4]),
        .R(1'b0));
  FDRE \tmp_i_reg_1048_reg[5] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(D[5]),
        .Q(tmp_i_reg_1048[5]),
        .R(1'b0));
  FDRE \tmp_i_reg_1048_reg[6] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(D[6]),
        .Q(tmp_i_reg_1048[6]),
        .R(1'b0));
  FDRE \tmp_i_reg_1048_reg[7] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(D[7]),
        .Q(tmp_i_reg_1048[7]),
        .R(1'b0));
  FDRE \tmp_i_reg_1048_reg[8] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(D[8]),
        .Q(tmp_i_reg_1048[8]),
        .R(1'b0));
  FDRE \tmp_i_reg_1048_reg[9] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(D[9]),
        .Q(tmp_i_reg_1048[9]),
        .R(1'b0));
  FDRE \tmp_reg_1070_reg[0] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(\int_rows_reg[0] [0]),
        .Q(p_neg393_i_i_i_reg_1064[0]),
        .R(1'b0));
  FDRE \tmp_reg_1070_reg[1] 
       (.C(ap_clk),
        .CE(Erode_U0_p_src_cols_V_read),
        .D(\int_rows_reg[0] [1]),
        .Q(p_neg393_i_i_i_reg_1064[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF704)) 
    \x_reg_1144[0]_i_1__0 
       (.I0(t_V_6_reg_275_reg),
        .I1(tmp_52_i_fu_627_p2),
        .I2(p_1_in),
        .I3(tmp_48_i_reg_1058[0]),
        .O(x_fu_653_p3[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \x_reg_1144[1]_i_1__0 
       (.I0(ImagLoc_x_fu_607_p2[1]),
        .I1(tmp_52_i_fu_627_p2),
        .I2(p_1_in),
        .I3(tmp_48_i_reg_1058[1]),
        .O(x_fu_653_p3[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \x_reg_1144[2]_i_1__0 
       (.I0(ImagLoc_x_fu_607_p2[2]),
        .I1(tmp_52_i_fu_627_p2),
        .I2(p_1_in),
        .I3(tmp_48_i_reg_1058[2]),
        .O(x_fu_653_p3[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \x_reg_1144[3]_i_1__0 
       (.I0(ImagLoc_x_fu_607_p2[3]),
        .I1(tmp_52_i_fu_627_p2),
        .I2(p_1_in),
        .I3(tmp_48_i_reg_1058[3]),
        .O(x_fu_653_p3[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \x_reg_1144[4]_i_1__0 
       (.I0(ImagLoc_x_fu_607_p2[4]),
        .I1(tmp_52_i_fu_627_p2),
        .I2(p_1_in),
        .I3(tmp_48_i_reg_1058[4]),
        .O(x_fu_653_p3[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1144[4]_i_3__0 
       (.I0(t_V_6_reg_275_reg__0[4]),
        .O(\x_reg_1144[4]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1144[4]_i_4__0 
       (.I0(t_V_6_reg_275_reg__0[3]),
        .O(\x_reg_1144[4]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1144[4]_i_5__0 
       (.I0(t_V_6_reg_275_reg__0[2]),
        .O(\x_reg_1144[4]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1144[4]_i_6__0 
       (.I0(t_V_6_reg_275_reg__0[1]),
        .O(\x_reg_1144[4]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \x_reg_1144[5]_i_1__0 
       (.I0(ImagLoc_x_fu_607_p2[5]),
        .I1(tmp_52_i_fu_627_p2),
        .I2(p_1_in),
        .I3(tmp_48_i_reg_1058[5]),
        .O(x_fu_653_p3[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \x_reg_1144[6]_i_1__0 
       (.I0(ImagLoc_x_fu_607_p2[6]),
        .I1(tmp_52_i_fu_627_p2),
        .I2(p_1_in),
        .I3(tmp_48_i_reg_1058[6]),
        .O(x_fu_653_p3[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \x_reg_1144[7]_i_1__0 
       (.I0(ImagLoc_x_fu_607_p2[7]),
        .I1(tmp_52_i_fu_627_p2),
        .I2(p_1_in),
        .I3(tmp_48_i_reg_1058[7]),
        .O(x_fu_653_p3[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \x_reg_1144[8]_i_1__0 
       (.I0(ImagLoc_x_fu_607_p2[8]),
        .I1(tmp_52_i_fu_627_p2),
        .I2(p_1_in),
        .I3(tmp_48_i_reg_1058[8]),
        .O(x_fu_653_p3[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1144[8]_i_3__0 
       (.I0(t_V_6_reg_275_reg__0[8]),
        .O(\x_reg_1144[8]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1144[8]_i_4__0 
       (.I0(t_V_6_reg_275_reg__0[7]),
        .O(\x_reg_1144[8]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1144[8]_i_5__0 
       (.I0(t_V_6_reg_275_reg__0[6]),
        .O(\x_reg_1144[8]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1144[8]_i_6__0 
       (.I0(t_V_6_reg_275_reg__0[5]),
        .O(\x_reg_1144[8]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1144[9]_i_10__0 
       (.I0(t_V_6_reg_275_reg__0[13]),
        .O(\x_reg_1144[9]_i_10__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1144[9]_i_11__0 
       (.I0(t_V_6_reg_275_reg__0[12]),
        .O(\x_reg_1144[9]_i_11__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1144[9]_i_12__0 
       (.I0(t_V_6_reg_275_reg__0[11]),
        .O(\x_reg_1144[9]_i_12__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1144[9]_i_13__0 
       (.I0(t_V_6_reg_275_reg__0[10]),
        .O(\x_reg_1144[9]_i_13__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1144[9]_i_14__0 
       (.I0(t_V_6_reg_275_reg__0[9]),
        .O(\x_reg_1144[9]_i_14__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1144[9]_i_16__0 
       (.I0(p_1_in),
        .O(\x_reg_1144[9]_i_16__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \x_reg_1144[9]_i_18__0 
       (.I0(extLd20_cast30_i_reg_1043_reg[15]),
        .I1(ImagLoc_x_fu_607_p2[15]),
        .I2(extLd20_cast30_i_reg_1043_reg[14]),
        .I3(ImagLoc_x_fu_607_p2[14]),
        .O(\x_reg_1144[9]_i_18__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \x_reg_1144[9]_i_19__0 
       (.I0(extLd20_cast30_i_reg_1043_reg[13]),
        .I1(ImagLoc_x_fu_607_p2[13]),
        .I2(extLd20_cast30_i_reg_1043_reg[12]),
        .I3(ImagLoc_x_fu_607_p2[12]),
        .O(\x_reg_1144[9]_i_19__0_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \x_reg_1144[9]_i_1__0 
       (.I0(p_1_in),
        .I1(k_buf_0_val_5_U_n_2),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .O(x_reg_1144));
  LUT4 #(
    .INIT(16'h22B2)) 
    \x_reg_1144[9]_i_20__0 
       (.I0(extLd20_cast30_i_reg_1043_reg[11]),
        .I1(ImagLoc_x_fu_607_p2[11]),
        .I2(extLd20_cast30_i_reg_1043_reg[10]),
        .I3(ImagLoc_x_fu_607_p2[10]),
        .O(\x_reg_1144[9]_i_20__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \x_reg_1144[9]_i_21__0 
       (.I0(extLd20_cast30_i_reg_1043_reg[9]),
        .I1(ImagLoc_x_fu_607_p2[9]),
        .I2(extLd20_cast30_i_reg_1043_reg[8]),
        .I3(ImagLoc_x_fu_607_p2[8]),
        .O(\x_reg_1144[9]_i_21__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \x_reg_1144[9]_i_22__0 
       (.I0(ImagLoc_x_fu_607_p2[15]),
        .I1(extLd20_cast30_i_reg_1043_reg[15]),
        .I2(ImagLoc_x_fu_607_p2[14]),
        .I3(extLd20_cast30_i_reg_1043_reg[14]),
        .O(\x_reg_1144[9]_i_22__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \x_reg_1144[9]_i_23__0 
       (.I0(ImagLoc_x_fu_607_p2[13]),
        .I1(extLd20_cast30_i_reg_1043_reg[13]),
        .I2(ImagLoc_x_fu_607_p2[12]),
        .I3(extLd20_cast30_i_reg_1043_reg[12]),
        .O(\x_reg_1144[9]_i_23__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \x_reg_1144[9]_i_24__0 
       (.I0(ImagLoc_x_fu_607_p2[11]),
        .I1(extLd20_cast30_i_reg_1043_reg[11]),
        .I2(ImagLoc_x_fu_607_p2[10]),
        .I3(extLd20_cast30_i_reg_1043_reg[10]),
        .O(\x_reg_1144[9]_i_24__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \x_reg_1144[9]_i_25__0 
       (.I0(ImagLoc_x_fu_607_p2[9]),
        .I1(extLd20_cast30_i_reg_1043_reg[9]),
        .I2(ImagLoc_x_fu_607_p2[8]),
        .I3(extLd20_cast30_i_reg_1043_reg[8]),
        .O(\x_reg_1144[9]_i_25__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \x_reg_1144[9]_i_26__0 
       (.I0(extLd20_cast30_i_reg_1043_reg[7]),
        .I1(ImagLoc_x_fu_607_p2[7]),
        .I2(extLd20_cast30_i_reg_1043_reg[6]),
        .I3(ImagLoc_x_fu_607_p2[6]),
        .O(\x_reg_1144[9]_i_26__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \x_reg_1144[9]_i_27__0 
       (.I0(extLd20_cast30_i_reg_1043_reg[5]),
        .I1(ImagLoc_x_fu_607_p2[5]),
        .I2(extLd20_cast30_i_reg_1043_reg[4]),
        .I3(ImagLoc_x_fu_607_p2[4]),
        .O(\x_reg_1144[9]_i_27__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \x_reg_1144[9]_i_28__0 
       (.I0(extLd20_cast30_i_reg_1043_reg[3]),
        .I1(ImagLoc_x_fu_607_p2[3]),
        .I2(extLd20_cast30_i_reg_1043_reg[2]),
        .I3(ImagLoc_x_fu_607_p2[2]),
        .O(\x_reg_1144[9]_i_28__0_n_0 ));
  LUT4 #(
    .INIT(16'hB222)) 
    \x_reg_1144[9]_i_29__0 
       (.I0(extLd20_cast30_i_reg_1043_reg[1]),
        .I1(ImagLoc_x_fu_607_p2[1]),
        .I2(t_V_6_reg_275_reg),
        .I3(extLd20_cast30_i_reg_1043_reg[0]),
        .O(\x_reg_1144[9]_i_29__0_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \x_reg_1144[9]_i_2__0 
       (.I0(k_buf_0_val_5_U_n_2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .O(brmerge_i_reg_11500));
  LUT4 #(
    .INIT(16'h9009)) 
    \x_reg_1144[9]_i_30__0 
       (.I0(ImagLoc_x_fu_607_p2[7]),
        .I1(extLd20_cast30_i_reg_1043_reg[7]),
        .I2(ImagLoc_x_fu_607_p2[6]),
        .I3(extLd20_cast30_i_reg_1043_reg[6]),
        .O(\x_reg_1144[9]_i_30__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \x_reg_1144[9]_i_31__0 
       (.I0(ImagLoc_x_fu_607_p2[5]),
        .I1(extLd20_cast30_i_reg_1043_reg[5]),
        .I2(ImagLoc_x_fu_607_p2[4]),
        .I3(extLd20_cast30_i_reg_1043_reg[4]),
        .O(\x_reg_1144[9]_i_31__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \x_reg_1144[9]_i_32__0 
       (.I0(ImagLoc_x_fu_607_p2[3]),
        .I1(extLd20_cast30_i_reg_1043_reg[3]),
        .I2(ImagLoc_x_fu_607_p2[2]),
        .I3(extLd20_cast30_i_reg_1043_reg[2]),
        .O(\x_reg_1144[9]_i_32__0_n_0 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \x_reg_1144[9]_i_33__0 
       (.I0(extLd20_cast30_i_reg_1043_reg[0]),
        .I1(t_V_6_reg_275_reg),
        .I2(ImagLoc_x_fu_607_p2[1]),
        .I3(extLd20_cast30_i_reg_1043_reg[1]),
        .O(\x_reg_1144[9]_i_33__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \x_reg_1144[9]_i_3__0 
       (.I0(ImagLoc_x_fu_607_p2[9]),
        .I1(tmp_52_i_fu_627_p2),
        .I2(p_1_in),
        .I3(tmp_48_i_reg_1058[9]),
        .O(x_fu_653_p3[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1144[9]_i_7__0 
       (.I0(t_V_6_reg_275_reg__0[16]),
        .O(\x_reg_1144[9]_i_7__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1144[9]_i_8__0 
       (.I0(t_V_6_reg_275_reg__0[15]),
        .O(\x_reg_1144[9]_i_8__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1144[9]_i_9__0 
       (.I0(t_V_6_reg_275_reg__0[14]),
        .O(\x_reg_1144[9]_i_9__0_n_0 ));
  FDRE \x_reg_1144_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_11500),
        .D(x_fu_653_p3[0]),
        .Q(\x_reg_1144_reg_n_0_[0] ),
        .R(x_reg_1144));
  FDRE \x_reg_1144_reg[1] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_11500),
        .D(x_fu_653_p3[1]),
        .Q(\x_reg_1144_reg_n_0_[1] ),
        .R(x_reg_1144));
  FDRE \x_reg_1144_reg[2] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_11500),
        .D(x_fu_653_p3[2]),
        .Q(\x_reg_1144_reg_n_0_[2] ),
        .R(x_reg_1144));
  FDRE \x_reg_1144_reg[3] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_11500),
        .D(x_fu_653_p3[3]),
        .Q(\x_reg_1144_reg_n_0_[3] ),
        .R(x_reg_1144));
  FDRE \x_reg_1144_reg[4] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_11500),
        .D(x_fu_653_p3[4]),
        .Q(\x_reg_1144_reg_n_0_[4] ),
        .R(x_reg_1144));
  CARRY4 \x_reg_1144_reg[4]_i_2__0 
       (.CI(1'b0),
        .CO({\x_reg_1144_reg[4]_i_2__0_n_0 ,\x_reg_1144_reg[4]_i_2__0_n_1 ,\x_reg_1144_reg[4]_i_2__0_n_2 ,\x_reg_1144_reg[4]_i_2__0_n_3 }),
        .CYINIT(t_V_6_reg_275_reg),
        .DI(t_V_6_reg_275_reg__0[4:1]),
        .O(ImagLoc_x_fu_607_p2[4:1]),
        .S({\x_reg_1144[4]_i_3__0_n_0 ,\x_reg_1144[4]_i_4__0_n_0 ,\x_reg_1144[4]_i_5__0_n_0 ,\x_reg_1144[4]_i_6__0_n_0 }));
  FDRE \x_reg_1144_reg[5] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_11500),
        .D(x_fu_653_p3[5]),
        .Q(\x_reg_1144_reg_n_0_[5] ),
        .R(x_reg_1144));
  FDRE \x_reg_1144_reg[6] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_11500),
        .D(x_fu_653_p3[6]),
        .Q(\x_reg_1144_reg_n_0_[6] ),
        .R(x_reg_1144));
  FDRE \x_reg_1144_reg[7] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_11500),
        .D(x_fu_653_p3[7]),
        .Q(\x_reg_1144_reg_n_0_[7] ),
        .R(x_reg_1144));
  FDRE \x_reg_1144_reg[8] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_11500),
        .D(x_fu_653_p3[8]),
        .Q(\x_reg_1144_reg_n_0_[8] ),
        .R(x_reg_1144));
  CARRY4 \x_reg_1144_reg[8]_i_2__0 
       (.CI(\x_reg_1144_reg[4]_i_2__0_n_0 ),
        .CO({\x_reg_1144_reg[8]_i_2__0_n_0 ,\x_reg_1144_reg[8]_i_2__0_n_1 ,\x_reg_1144_reg[8]_i_2__0_n_2 ,\x_reg_1144_reg[8]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI(t_V_6_reg_275_reg__0[8:5]),
        .O(ImagLoc_x_fu_607_p2[8:5]),
        .S({\x_reg_1144[8]_i_3__0_n_0 ,\x_reg_1144[8]_i_4__0_n_0 ,\x_reg_1144[8]_i_5__0_n_0 ,\x_reg_1144[8]_i_6__0_n_0 }));
  FDRE \x_reg_1144_reg[9] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_11500),
        .D(x_fu_653_p3[9]),
        .Q(\x_reg_1144_reg_n_0_[9] ),
        .R(x_reg_1144));
  CARRY4 \x_reg_1144_reg[9]_i_15__0 
       (.CI(\x_reg_1144_reg[9]_i_17__0_n_0 ),
        .CO({\x_reg_1144_reg[9]_i_15__0_n_0 ,\x_reg_1144_reg[9]_i_15__0_n_1 ,\x_reg_1144_reg[9]_i_15__0_n_2 ,\x_reg_1144_reg[9]_i_15__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\x_reg_1144[9]_i_18__0_n_0 ,\x_reg_1144[9]_i_19__0_n_0 ,\x_reg_1144[9]_i_20__0_n_0 ,\x_reg_1144[9]_i_21__0_n_0 }),
        .O(\NLW_x_reg_1144_reg[9]_i_15__0_O_UNCONNECTED [3:0]),
        .S({\x_reg_1144[9]_i_22__0_n_0 ,\x_reg_1144[9]_i_23__0_n_0 ,\x_reg_1144[9]_i_24__0_n_0 ,\x_reg_1144[9]_i_25__0_n_0 }));
  CARRY4 \x_reg_1144_reg[9]_i_17__0 
       (.CI(1'b0),
        .CO({\x_reg_1144_reg[9]_i_17__0_n_0 ,\x_reg_1144_reg[9]_i_17__0_n_1 ,\x_reg_1144_reg[9]_i_17__0_n_2 ,\x_reg_1144_reg[9]_i_17__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\x_reg_1144[9]_i_26__0_n_0 ,\x_reg_1144[9]_i_27__0_n_0 ,\x_reg_1144[9]_i_28__0_n_0 ,\x_reg_1144[9]_i_29__0_n_0 }),
        .O(\NLW_x_reg_1144_reg[9]_i_17__0_O_UNCONNECTED [3:0]),
        .S({\x_reg_1144[9]_i_30__0_n_0 ,\x_reg_1144[9]_i_31__0_n_0 ,\x_reg_1144[9]_i_32__0_n_0 ,\x_reg_1144[9]_i_33__0_n_0 }));
  CARRY4 \x_reg_1144_reg[9]_i_4__0 
       (.CI(\x_reg_1144_reg[9]_i_5__0_n_0 ),
        .CO({\NLW_x_reg_1144_reg[9]_i_4__0_CO_UNCONNECTED [3],\x_reg_1144_reg[9]_i_4__0_n_1 ,\x_reg_1144_reg[9]_i_4__0_n_2 ,\x_reg_1144_reg[9]_i_4__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,t_V_6_reg_275_reg__0[15:13]}),
        .O({p_1_in,ImagLoc_x_fu_607_p2[15:13]}),
        .S({\x_reg_1144[9]_i_7__0_n_0 ,\x_reg_1144[9]_i_8__0_n_0 ,\x_reg_1144[9]_i_9__0_n_0 ,\x_reg_1144[9]_i_10__0_n_0 }));
  CARRY4 \x_reg_1144_reg[9]_i_5__0 
       (.CI(\x_reg_1144_reg[8]_i_2__0_n_0 ),
        .CO({\x_reg_1144_reg[9]_i_5__0_n_0 ,\x_reg_1144_reg[9]_i_5__0_n_1 ,\x_reg_1144_reg[9]_i_5__0_n_2 ,\x_reg_1144_reg[9]_i_5__0_n_3 }),
        .CYINIT(1'b0),
        .DI(t_V_6_reg_275_reg__0[12:9]),
        .O(ImagLoc_x_fu_607_p2[12:9]),
        .S({\x_reg_1144[9]_i_11__0_n_0 ,\x_reg_1144[9]_i_12__0_n_0 ,\x_reg_1144[9]_i_13__0_n_0 ,\x_reg_1144[9]_i_14__0_n_0 }));
  CARRY4 \x_reg_1144_reg[9]_i_6__0 
       (.CI(\x_reg_1144_reg[9]_i_15__0_n_0 ),
        .CO({\NLW_x_reg_1144_reg[9]_i_6__0_CO_UNCONNECTED [3:1],tmp_52_i_fu_627_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_1_in}),
        .O(\NLW_x_reg_1144_reg[9]_i_6__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\x_reg_1144[9]_i_16__0_n_0 }));
endmodule

(* ORIG_REF_NAME = "Filter2D" *) 
module m3_for_arty_a7_threshold2_0_1_Filter2D
   (DOBDO,
    ADDRBWRADDR,
    \right_border_buf_0_2_fu_336_reg[7]_0 ,
    \right_border_buf_1_s_fu_360_reg[7]_0 ,
    \right_border_buf_1_2_fu_372_reg[7]_0 ,
    \right_border_buf_2_5_fu_392_reg[7]_0 ,
    \right_border_buf_2_3_fu_368_reg[7]_0 ,
    ram_reg,
    shiftReg_ce,
    \SRL_SIG_reg[0][0] ,
    shiftReg_ce_0,
    \SRL_SIG_reg[0][0]_0 ,
    shiftReg_ce_1,
    \SRL_SIG_reg[0][0]_1 ,
    D,
    GaussianBlur_U0_ap_ready,
    GaussianBlur_U0_p_src_data_stream_2_V_read,
    grp_Filter2D_fu_138_ap_start_reg_reg,
    \SRL_SIG_reg[0][0]_2 ,
    \SRL_SIG_reg[0][0]_3 ,
    \SRL_SIG_reg[0][0]_4 ,
    \col_assign_1_0_t_reg_3231_reg[1]_0 ,
    p_Val2_17_fu_2561_p2__0,
    p_Val2_17_fu_2561_p2,
    p_Val2_20_fu_2616_p2__0,
    p_Val2_20_fu_2616_p2,
    p_Val2_24_fu_2671_p2__0,
    p_Val2_24_fu_2671_p2,
    ap_clk,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    \SRL_SIG_reg[1][7] ,
    ram_reg_2,
    ram_reg_3,
    \SRL_SIG_reg[1][7]_0 ,
    ram_reg_4,
    ram_reg_5,
    SS,
    tmp_22_fu_692_p2,
    ap_rst_n,
    grp_Filter2D_fu_138_ap_start_reg,
    img_0_data_stream_1_empty_n,
    img_0_data_stream_0_empty_n,
    img_0_data_stream_2_empty_n,
    img_2_data_stream_0_full_n,
    img_2_data_stream_2_full_n,
    img_2_data_stream_1_full_n,
    Q,
    GaussianBlur_U0_ap_start,
    img_0_rows_V_c65_empty_n,
    img_0_cols_V_c66_empty_n,
    E,
    \p_src_rows_V_read_reg_158_reg[15] ,
    \p_src_cols_V_read_reg_163_reg[15] ,
    \tmp_89_reg_3203_reg[0]_0 );
  output [7:0]DOBDO;
  output [1:0]ADDRBWRADDR;
  output [7:0]\right_border_buf_0_2_fu_336_reg[7]_0 ;
  output [7:0]\right_border_buf_1_s_fu_360_reg[7]_0 ;
  output [7:0]\right_border_buf_1_2_fu_372_reg[7]_0 ;
  output [7:0]\right_border_buf_2_5_fu_392_reg[7]_0 ;
  output [7:0]\right_border_buf_2_3_fu_368_reg[7]_0 ;
  output ram_reg;
  output shiftReg_ce;
  output \SRL_SIG_reg[0][0] ;
  output shiftReg_ce_0;
  output \SRL_SIG_reg[0][0]_0 ;
  output shiftReg_ce_1;
  output \SRL_SIG_reg[0][0]_1 ;
  output [1:0]D;
  output GaussianBlur_U0_ap_ready;
  output GaussianBlur_U0_p_src_data_stream_2_V_read;
  output grp_Filter2D_fu_138_ap_start_reg_reg;
  output \SRL_SIG_reg[0][0]_2 ;
  output \SRL_SIG_reg[0][0]_3 ;
  output \SRL_SIG_reg[0][0]_4 ;
  output [1:0]\col_assign_1_0_t_reg_3231_reg[1]_0 ;
  output [6:0]p_Val2_17_fu_2561_p2__0;
  output [0:0]p_Val2_17_fu_2561_p2;
  output [6:0]p_Val2_20_fu_2616_p2__0;
  output [0:0]p_Val2_20_fu_2616_p2;
  output [6:0]p_Val2_24_fu_2671_p2__0;
  output [0:0]p_Val2_24_fu_2671_p2;
  input ap_clk;
  input [7:0]DIADI;
  input [7:0]ram_reg_0;
  input [7:0]ram_reg_1;
  input [7:0]\SRL_SIG_reg[1][7] ;
  input [7:0]ram_reg_2;
  input [7:0]ram_reg_3;
  input [7:0]\SRL_SIG_reg[1][7]_0 ;
  input [7:0]ram_reg_4;
  input [7:0]ram_reg_5;
  input [0:0]SS;
  input [0:0]tmp_22_fu_692_p2;
  input ap_rst_n;
  input grp_Filter2D_fu_138_ap_start_reg;
  input img_0_data_stream_1_empty_n;
  input img_0_data_stream_0_empty_n;
  input img_0_data_stream_2_empty_n;
  input img_2_data_stream_0_full_n;
  input img_2_data_stream_2_full_n;
  input img_2_data_stream_1_full_n;
  input [1:0]Q;
  input GaussianBlur_U0_ap_start;
  input img_0_rows_V_c65_empty_n;
  input img_0_cols_V_c66_empty_n;
  input [0:0]E;
  input [15:0]\p_src_rows_V_read_reg_158_reg[15] ;
  input [15:0]\p_src_cols_V_read_reg_163_reg[15] ;
  input [0:0]\tmp_89_reg_3203_reg[0]_0 ;

  wire [1:0]ADDRBWRADDR;
  wire C0;
  wire [1:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire GaussianBlur_U0_ap_ready;
  wire GaussianBlur_U0_ap_start;
  wire GaussianBlur_U0_p_src_data_stream_2_V_read;
  wire [16:16]ImagLoc_x_cast68_cas_fu_1089_p1;
  wire [15:0]ImagLoc_x_cast68_cas_fu_1089_p1__0;
  wire [1:0]Q;
  wire Range1_all_zeros_2_fu_2641_p2;
  wire Range1_all_zeros_3_fu_2696_p2;
  wire Range1_all_zeros_fu_2586_p2;
  wire \SRL_SIG[0][7]_i_4__0_n_0 ;
  wire \SRL_SIG[0][7]_i_4__1_n_0 ;
  wire \SRL_SIG[0][7]_i_4_n_0 ;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg[0][0]_2 ;
  wire \SRL_SIG_reg[0][0]_3 ;
  wire \SRL_SIG_reg[0][0]_4 ;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire [7:0]\SRL_SIG_reg[1][7]_0 ;
  wire [0:0]SS;
  wire \ap_CS_fsm[3]_i_4_n_0 ;
  wire \ap_CS_fsm[3]_i_5_n_0 ;
  wire \ap_CS_fsm[3]_i_6_n_0 ;
  wire \ap_CS_fsm[3]_i_7_n_0 ;
  wire \ap_CS_fsm[3]_i_8_n_0 ;
  wire \ap_CS_fsm[3]_i_9_n_0 ;
  wire \ap_CS_fsm[4]_i_2_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[3]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_3 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire [4:1]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm116_out;
  wire ap_block_pp0_stage0_subdone2_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_0;
  wire ap_enable_reg_pp0_iter0_i_2_n_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_0;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5_i_1_n_0;
  wire ap_enable_reg_pp0_iter5_reg_n_0;
  wire ap_rst_n;
  wire brmerge_fu_1174_p2;
  wire brmerge_reg_3208;
  wire brmerge_reg_3208_pp0_iter1_reg;
  wire brmerge_reg_3208_pp0_iter1_reg0;
  wire [1:0]col_assign_1_0_t_reg_3231;
  wire col_assign_1_0_t_reg_32310;
  wire \col_assign_1_0_t_reg_3231[0]_i_1_n_0 ;
  wire [1:0]\col_assign_1_0_t_reg_3231_reg[1]_0 ;
  wire [7:0]col_buf_0_val_0_0_fu_1242_p3;
  wire [7:0]col_buf_0_val_1_0_fu_1260_p3;
  wire [7:0]col_buf_0_val_2_0_fu_1278_p3;
  wire [7:0]col_buf_1_val_0_0_fu_1414_p3;
  wire [7:0]col_buf_1_val_1_0_fu_1432_p3;
  wire [7:0]col_buf_1_val_2_0_fu_1450_p3;
  wire [7:0]col_buf_2_val_0_0_fu_1577_p3;
  wire [7:0]col_buf_2_val_1_0_fu_1595_p3;
  wire [7:0]col_buf_2_val_2_0_fu_1613_p3;
  wire exitcond389_i_fu_1056_p2;
  wire exitcond389_i_reg_3185;
  wire \exitcond389_i_reg_3185[0]_i_4_n_0 ;
  wire \exitcond389_i_reg_3185[0]_i_5_n_0 ;
  wire \exitcond389_i_reg_3185[0]_i_6_n_0 ;
  wire \exitcond389_i_reg_3185[0]_i_7_n_0 ;
  wire \exitcond389_i_reg_3185[0]_i_8_n_0 ;
  wire \exitcond389_i_reg_3185[0]_i_9_n_0 ;
  wire \exitcond389_i_reg_3185_pp0_iter1_reg_reg_n_0_[0] ;
  wire exitcond389_i_reg_3185_pp0_iter2_reg;
  wire \exitcond389_i_reg_3185_reg[0]_i_2_n_3 ;
  wire \exitcond389_i_reg_3185_reg[0]_i_3_n_0 ;
  wire \exitcond389_i_reg_3185_reg[0]_i_3_n_1 ;
  wire \exitcond389_i_reg_3185_reg[0]_i_3_n_2 ;
  wire \exitcond389_i_reg_3185_reg[0]_i_3_n_3 ;
  wire exitcond390_i_fu_725_p2;
  wire grp_Filter2D_fu_138_ap_done;
  wire grp_Filter2D_fu_138_ap_start_reg;
  wire grp_Filter2D_fu_138_ap_start_reg_reg;
  wire grp_Filter2D_fu_138_p_src_data_stream_2_V_read;
  wire [16:0]i_V_fu_730_p2;
  wire [16:0]i_V_reg_3124;
  wire \i_V_reg_3124_reg[12]_i_1_n_0 ;
  wire \i_V_reg_3124_reg[12]_i_1_n_1 ;
  wire \i_V_reg_3124_reg[12]_i_1_n_2 ;
  wire \i_V_reg_3124_reg[12]_i_1_n_3 ;
  wire \i_V_reg_3124_reg[16]_i_1_n_1 ;
  wire \i_V_reg_3124_reg[16]_i_1_n_2 ;
  wire \i_V_reg_3124_reg[16]_i_1_n_3 ;
  wire \i_V_reg_3124_reg[4]_i_1_n_0 ;
  wire \i_V_reg_3124_reg[4]_i_1_n_1 ;
  wire \i_V_reg_3124_reg[4]_i_1_n_2 ;
  wire \i_V_reg_3124_reg[4]_i_1_n_3 ;
  wire \i_V_reg_3124_reg[4]_i_1_n_7 ;
  wire \i_V_reg_3124_reg[8]_i_1_n_0 ;
  wire \i_V_reg_3124_reg[8]_i_1_n_1 ;
  wire \i_V_reg_3124_reg[8]_i_1_n_2 ;
  wire \i_V_reg_3124_reg[8]_i_1_n_3 ;
  wire icmp_fu_757_p2;
  wire \icmp_reg_3138[0]_i_1_n_0 ;
  wire \icmp_reg_3138[0]_i_3_n_0 ;
  wire \icmp_reg_3138[0]_i_4_n_0 ;
  wire \icmp_reg_3138[0]_i_5_n_0 ;
  wire \icmp_reg_3138_reg_n_0_[0] ;
  wire img_0_cols_V_c66_empty_n;
  wire img_0_data_stream_0_empty_n;
  wire img_0_data_stream_1_empty_n;
  wire img_0_data_stream_2_empty_n;
  wire img_0_rows_V_c65_empty_n;
  wire img_2_data_stream_0_full_n;
  wire img_2_data_stream_1_full_n;
  wire img_2_data_stream_2_full_n;
  wire k_buf_0_val_3_ce0;
  wire k_buf_0_val_3_ce1;
  wire k_buf_0_val_4_ce1;
  wire k_buf_2_val_5_U_n_19;
  wire k_buf_2_val_5_U_n_20;
  wire k_buf_2_val_5_U_n_21;
  wire k_buf_2_val_5_U_n_3;
  wire [9:0]k_buf_2_val_5_addr_reg_3286;
  wire or_cond_i427_i_reg_3194;
  wire \or_cond_i427_i_reg_3194[0]_i_10_n_0 ;
  wire \or_cond_i427_i_reg_3194[0]_i_12_n_0 ;
  wire \or_cond_i427_i_reg_3194[0]_i_13_n_0 ;
  wire \or_cond_i427_i_reg_3194[0]_i_14_n_0 ;
  wire \or_cond_i427_i_reg_3194[0]_i_15_n_0 ;
  wire \or_cond_i427_i_reg_3194[0]_i_16_n_0 ;
  wire \or_cond_i427_i_reg_3194[0]_i_17_n_0 ;
  wire \or_cond_i427_i_reg_3194[0]_i_18_n_0 ;
  wire \or_cond_i427_i_reg_3194[0]_i_19_n_0 ;
  wire \or_cond_i427_i_reg_3194[0]_i_1_n_0 ;
  wire \or_cond_i427_i_reg_3194[0]_i_20_n_0 ;
  wire \or_cond_i427_i_reg_3194[0]_i_21_n_0 ;
  wire \or_cond_i427_i_reg_3194[0]_i_22_n_0 ;
  wire \or_cond_i427_i_reg_3194[0]_i_23_n_0 ;
  wire \or_cond_i427_i_reg_3194[0]_i_24_n_0 ;
  wire \or_cond_i427_i_reg_3194[0]_i_25_n_0 ;
  wire \or_cond_i427_i_reg_3194[0]_i_26_n_0 ;
  wire \or_cond_i427_i_reg_3194[0]_i_27_n_0 ;
  wire \or_cond_i427_i_reg_3194[0]_i_6_n_0 ;
  wire \or_cond_i427_i_reg_3194[0]_i_7_n_0 ;
  wire \or_cond_i427_i_reg_3194[0]_i_8_n_0 ;
  wire \or_cond_i427_i_reg_3194[0]_i_9_n_0 ;
  wire or_cond_i427_i_reg_3194_pp0_iter1_reg;
  wire \or_cond_i427_i_reg_3194_reg[0]_i_11_n_0 ;
  wire \or_cond_i427_i_reg_3194_reg[0]_i_11_n_1 ;
  wire \or_cond_i427_i_reg_3194_reg[0]_i_11_n_2 ;
  wire \or_cond_i427_i_reg_3194_reg[0]_i_11_n_3 ;
  wire \or_cond_i427_i_reg_3194_reg[0]_i_4_n_1 ;
  wire \or_cond_i427_i_reg_3194_reg[0]_i_4_n_2 ;
  wire \or_cond_i427_i_reg_3194_reg[0]_i_4_n_3 ;
  wire \or_cond_i427_i_reg_3194_reg[0]_i_5_n_0 ;
  wire \or_cond_i427_i_reg_3194_reg[0]_i_5_n_1 ;
  wire \or_cond_i427_i_reg_3194_reg[0]_i_5_n_2 ;
  wire \or_cond_i427_i_reg_3194_reg[0]_i_5_n_3 ;
  wire or_cond_i_fu_1179_p2;
  wire or_cond_i_reg_3221;
  wire \or_cond_i_reg_3221[0]_i_2_n_0 ;
  wire \or_cond_i_reg_3221[0]_i_3_n_0 ;
  wire \or_cond_i_reg_3221[0]_i_4_n_0 ;
  wire \or_cond_i_reg_3221[0]_i_5_n_0 ;
  wire or_cond_i_reg_3221_pp0_iter1_reg;
  wire or_cond_i_reg_3221_pp0_iter2_reg;
  wire or_cond_i_reg_3221_pp0_iter3_reg;
  wire or_cond_i_reg_3221_pp0_iter4_reg;
  wire p_0_in;
  wire [17:0]p_0_in__0;
  wire p_1_in10_out;
  wire p_6_in;
  wire p_Val2_15_reg_34390;
  wire [6:0]p_Val2_16_reg_3444;
  wire \p_Val2_16_reg_3444[5]_i_10_n_0 ;
  wire \p_Val2_16_reg_3444[5]_i_11_n_0 ;
  wire \p_Val2_16_reg_3444[5]_i_12_n_0 ;
  wire \p_Val2_16_reg_3444[5]_i_13_n_0 ;
  wire \p_Val2_16_reg_3444[5]_i_14_n_0 ;
  wire \p_Val2_16_reg_3444[5]_i_2_n_0 ;
  wire \p_Val2_16_reg_3444[5]_i_3_n_0 ;
  wire \p_Val2_16_reg_3444[5]_i_4_n_0 ;
  wire \p_Val2_16_reg_3444[5]_i_5_n_0 ;
  wire \p_Val2_16_reg_3444[5]_i_7_n_0 ;
  wire \p_Val2_16_reg_3444[5]_i_8_n_0 ;
  wire \p_Val2_16_reg_3444[5]_i_9_n_0 ;
  wire \p_Val2_16_reg_3444_reg[5]_i_1_n_0 ;
  wire \p_Val2_16_reg_3444_reg[5]_i_1_n_1 ;
  wire \p_Val2_16_reg_3444_reg[5]_i_1_n_2 ;
  wire \p_Val2_16_reg_3444_reg[5]_i_1_n_3 ;
  wire \p_Val2_16_reg_3444_reg[5]_i_1_n_4 ;
  wire \p_Val2_16_reg_3444_reg[5]_i_1_n_5 ;
  wire \p_Val2_16_reg_3444_reg[5]_i_1_n_6 ;
  wire \p_Val2_16_reg_3444_reg[5]_i_1_n_7 ;
  wire \p_Val2_16_reg_3444_reg[5]_i_6_n_0 ;
  wire \p_Val2_16_reg_3444_reg[5]_i_6_n_1 ;
  wire \p_Val2_16_reg_3444_reg[5]_i_6_n_2 ;
  wire \p_Val2_16_reg_3444_reg[5]_i_6_n_3 ;
  wire [0:0]p_Val2_17_fu_2561_p2;
  wire [6:0]p_Val2_17_fu_2561_p2__0;
  wire [6:0]p_Val2_19_reg_3464;
  wire \p_Val2_19_reg_3464[5]_i_10_n_0 ;
  wire \p_Val2_19_reg_3464[5]_i_11_n_0 ;
  wire \p_Val2_19_reg_3464[5]_i_12_n_0 ;
  wire \p_Val2_19_reg_3464[5]_i_13_n_0 ;
  wire \p_Val2_19_reg_3464[5]_i_14_n_0 ;
  wire \p_Val2_19_reg_3464[5]_i_2_n_0 ;
  wire \p_Val2_19_reg_3464[5]_i_3_n_0 ;
  wire \p_Val2_19_reg_3464[5]_i_4_n_0 ;
  wire \p_Val2_19_reg_3464[5]_i_5_n_0 ;
  wire \p_Val2_19_reg_3464[5]_i_7_n_0 ;
  wire \p_Val2_19_reg_3464[5]_i_8_n_0 ;
  wire \p_Val2_19_reg_3464[5]_i_9_n_0 ;
  wire \p_Val2_19_reg_3464_reg[5]_i_1_n_0 ;
  wire \p_Val2_19_reg_3464_reg[5]_i_1_n_1 ;
  wire \p_Val2_19_reg_3464_reg[5]_i_1_n_2 ;
  wire \p_Val2_19_reg_3464_reg[5]_i_1_n_3 ;
  wire \p_Val2_19_reg_3464_reg[5]_i_1_n_4 ;
  wire \p_Val2_19_reg_3464_reg[5]_i_1_n_5 ;
  wire \p_Val2_19_reg_3464_reg[5]_i_1_n_6 ;
  wire \p_Val2_19_reg_3464_reg[5]_i_1_n_7 ;
  wire \p_Val2_19_reg_3464_reg[5]_i_6_n_0 ;
  wire \p_Val2_19_reg_3464_reg[5]_i_6_n_1 ;
  wire \p_Val2_19_reg_3464_reg[5]_i_6_n_2 ;
  wire \p_Val2_19_reg_3464_reg[5]_i_6_n_3 ;
  wire [0:0]p_Val2_20_fu_2616_p2;
  wire [6:0]p_Val2_20_fu_2616_p2__0;
  wire [6:0]p_Val2_23_reg_3484;
  wire \p_Val2_23_reg_3484[5]_i_10_n_0 ;
  wire \p_Val2_23_reg_3484[5]_i_11_n_0 ;
  wire \p_Val2_23_reg_3484[5]_i_12_n_0 ;
  wire \p_Val2_23_reg_3484[5]_i_13_n_0 ;
  wire \p_Val2_23_reg_3484[5]_i_14_n_0 ;
  wire \p_Val2_23_reg_3484[5]_i_2_n_0 ;
  wire \p_Val2_23_reg_3484[5]_i_3_n_0 ;
  wire \p_Val2_23_reg_3484[5]_i_4_n_0 ;
  wire \p_Val2_23_reg_3484[5]_i_5_n_0 ;
  wire \p_Val2_23_reg_3484[5]_i_7_n_0 ;
  wire \p_Val2_23_reg_3484[5]_i_8_n_0 ;
  wire \p_Val2_23_reg_3484[5]_i_9_n_0 ;
  wire \p_Val2_23_reg_3484_reg[5]_i_1_n_0 ;
  wire \p_Val2_23_reg_3484_reg[5]_i_1_n_1 ;
  wire \p_Val2_23_reg_3484_reg[5]_i_1_n_2 ;
  wire \p_Val2_23_reg_3484_reg[5]_i_1_n_3 ;
  wire \p_Val2_23_reg_3484_reg[5]_i_1_n_4 ;
  wire \p_Val2_23_reg_3484_reg[5]_i_1_n_5 ;
  wire \p_Val2_23_reg_3484_reg[5]_i_1_n_6 ;
  wire \p_Val2_23_reg_3484_reg[5]_i_1_n_7 ;
  wire \p_Val2_23_reg_3484_reg[5]_i_6_n_0 ;
  wire \p_Val2_23_reg_3484_reg[5]_i_6_n_1 ;
  wire \p_Val2_23_reg_3484_reg[5]_i_6_n_2 ;
  wire \p_Val2_23_reg_3484_reg[5]_i_6_n_3 ;
  wire [0:0]p_Val2_24_fu_2671_p2;
  wire [6:0]p_Val2_24_fu_2671_p2__0;
  wire p_Val2_89_0_0_2_reg_33820;
  wire p_Val2_89_0_0_2_reg_3382_reg_i_10_n_0;
  wire p_Val2_89_0_0_2_reg_3382_reg_i_11_n_0;
  wire p_Val2_89_0_0_2_reg_3382_reg_i_12_n_0;
  wire p_Val2_89_0_0_2_reg_3382_reg_i_13_n_0;
  wire p_Val2_89_0_0_2_reg_3382_reg_i_14_n_0;
  wire p_Val2_89_0_0_2_reg_3382_reg_i_15_n_0;
  wire p_Val2_89_0_0_2_reg_3382_reg_i_16_n_0;
  wire p_Val2_89_0_0_2_reg_3382_reg_i_17_n_0;
  wire p_Val2_89_0_0_2_reg_3382_reg_i_18_n_0;
  wire p_Val2_89_0_0_2_reg_3382_reg_i_19_n_0;
  wire p_Val2_89_0_0_2_reg_3382_reg_i_20_n_0;
  wire p_Val2_89_0_0_2_reg_3382_reg_i_21_n_0;
  wire p_Val2_89_0_0_2_reg_3382_reg_i_22_n_0;
  wire p_Val2_89_0_0_2_reg_3382_reg_i_2_n_2;
  wire p_Val2_89_0_0_2_reg_3382_reg_i_2_n_3;
  wire p_Val2_89_0_0_2_reg_3382_reg_i_2_n_6;
  wire p_Val2_89_0_0_2_reg_3382_reg_i_2_n_7;
  wire p_Val2_89_0_0_2_reg_3382_reg_i_3_n_0;
  wire p_Val2_89_0_0_2_reg_3382_reg_i_3_n_1;
  wire p_Val2_89_0_0_2_reg_3382_reg_i_3_n_2;
  wire p_Val2_89_0_0_2_reg_3382_reg_i_3_n_3;
  wire p_Val2_89_0_0_2_reg_3382_reg_i_3_n_4;
  wire p_Val2_89_0_0_2_reg_3382_reg_i_3_n_5;
  wire p_Val2_89_0_0_2_reg_3382_reg_i_3_n_6;
  wire p_Val2_89_0_0_2_reg_3382_reg_i_3_n_7;
  wire p_Val2_89_0_0_2_reg_3382_reg_i_4_n_0;
  wire p_Val2_89_0_0_2_reg_3382_reg_i_4_n_1;
  wire p_Val2_89_0_0_2_reg_3382_reg_i_4_n_2;
  wire p_Val2_89_0_0_2_reg_3382_reg_i_4_n_3;
  wire p_Val2_89_0_0_2_reg_3382_reg_i_4_n_4;
  wire p_Val2_89_0_0_2_reg_3382_reg_i_4_n_5;
  wire p_Val2_89_0_0_2_reg_3382_reg_i_4_n_6;
  wire p_Val2_89_0_0_2_reg_3382_reg_i_4_n_7;
  wire p_Val2_89_0_0_2_reg_3382_reg_i_5_n_0;
  wire p_Val2_89_0_0_2_reg_3382_reg_i_5_n_1;
  wire p_Val2_89_0_0_2_reg_3382_reg_i_5_n_2;
  wire p_Val2_89_0_0_2_reg_3382_reg_i_5_n_3;
  wire p_Val2_89_0_0_2_reg_3382_reg_i_5_n_4;
  wire p_Val2_89_0_0_2_reg_3382_reg_i_5_n_5;
  wire p_Val2_89_0_0_2_reg_3382_reg_i_5_n_6;
  wire p_Val2_89_0_0_2_reg_3382_reg_i_5_n_7;
  wire p_Val2_89_0_0_2_reg_3382_reg_i_6_n_0;
  wire p_Val2_89_0_0_2_reg_3382_reg_i_6_n_1;
  wire p_Val2_89_0_0_2_reg_3382_reg_i_6_n_2;
  wire p_Val2_89_0_0_2_reg_3382_reg_i_6_n_3;
  wire p_Val2_89_0_0_2_reg_3382_reg_i_6_n_4;
  wire p_Val2_89_0_0_2_reg_3382_reg_i_6_n_5;
  wire p_Val2_89_0_0_2_reg_3382_reg_i_6_n_6;
  wire p_Val2_89_0_0_2_reg_3382_reg_i_7_n_0;
  wire p_Val2_89_0_0_2_reg_3382_reg_i_8_n_0;
  wire p_Val2_89_0_0_2_reg_3382_reg_i_9_n_0;
  wire p_Val2_89_0_0_2_reg_3382_reg_n_100;
  wire p_Val2_89_0_0_2_reg_3382_reg_n_101;
  wire p_Val2_89_0_0_2_reg_3382_reg_n_102;
  wire p_Val2_89_0_0_2_reg_3382_reg_n_103;
  wire p_Val2_89_0_0_2_reg_3382_reg_n_104;
  wire p_Val2_89_0_0_2_reg_3382_reg_n_105;
  wire p_Val2_89_0_0_2_reg_3382_reg_n_81;
  wire p_Val2_89_0_0_2_reg_3382_reg_n_82;
  wire p_Val2_89_0_0_2_reg_3382_reg_n_83;
  wire p_Val2_89_0_0_2_reg_3382_reg_n_84;
  wire p_Val2_89_0_0_2_reg_3382_reg_n_85;
  wire p_Val2_89_0_0_2_reg_3382_reg_n_86;
  wire p_Val2_89_0_0_2_reg_3382_reg_n_87;
  wire p_Val2_89_0_0_2_reg_3382_reg_n_88;
  wire p_Val2_89_0_0_2_reg_3382_reg_n_89;
  wire p_Val2_89_0_0_2_reg_3382_reg_n_90;
  wire p_Val2_89_0_0_2_reg_3382_reg_n_91;
  wire p_Val2_89_0_0_2_reg_3382_reg_n_92;
  wire p_Val2_89_0_0_2_reg_3382_reg_n_93;
  wire p_Val2_89_0_0_2_reg_3382_reg_n_94;
  wire p_Val2_89_0_0_2_reg_3382_reg_n_95;
  wire p_Val2_89_0_0_2_reg_3382_reg_n_96;
  wire p_Val2_89_0_0_2_reg_3382_reg_n_97;
  wire p_Val2_89_0_0_2_reg_3382_reg_n_98;
  wire p_Val2_89_0_0_2_reg_3382_reg_n_99;
  wire [25:0]p_Val2_89_0_2_cast_fu_2261_p1;
  wire p_Val2_89_1_0_2_reg_3403_reg_i_10_n_0;
  wire p_Val2_89_1_0_2_reg_3403_reg_i_11_n_0;
  wire p_Val2_89_1_0_2_reg_3403_reg_i_12_n_0;
  wire p_Val2_89_1_0_2_reg_3403_reg_i_13_n_0;
  wire p_Val2_89_1_0_2_reg_3403_reg_i_14_n_0;
  wire p_Val2_89_1_0_2_reg_3403_reg_i_15_n_0;
  wire p_Val2_89_1_0_2_reg_3403_reg_i_16_n_0;
  wire p_Val2_89_1_0_2_reg_3403_reg_i_17_n_0;
  wire p_Val2_89_1_0_2_reg_3403_reg_i_18_n_0;
  wire p_Val2_89_1_0_2_reg_3403_reg_i_19_n_0;
  wire p_Val2_89_1_0_2_reg_3403_reg_i_1_n_2;
  wire p_Val2_89_1_0_2_reg_3403_reg_i_1_n_3;
  wire p_Val2_89_1_0_2_reg_3403_reg_i_20_n_0;
  wire p_Val2_89_1_0_2_reg_3403_reg_i_21_n_0;
  wire p_Val2_89_1_0_2_reg_3403_reg_i_2_n_0;
  wire p_Val2_89_1_0_2_reg_3403_reg_i_2_n_1;
  wire p_Val2_89_1_0_2_reg_3403_reg_i_2_n_2;
  wire p_Val2_89_1_0_2_reg_3403_reg_i_2_n_3;
  wire p_Val2_89_1_0_2_reg_3403_reg_i_3_n_0;
  wire p_Val2_89_1_0_2_reg_3403_reg_i_3_n_1;
  wire p_Val2_89_1_0_2_reg_3403_reg_i_3_n_2;
  wire p_Val2_89_1_0_2_reg_3403_reg_i_3_n_3;
  wire p_Val2_89_1_0_2_reg_3403_reg_i_4_n_0;
  wire p_Val2_89_1_0_2_reg_3403_reg_i_4_n_1;
  wire p_Val2_89_1_0_2_reg_3403_reg_i_4_n_2;
  wire p_Val2_89_1_0_2_reg_3403_reg_i_4_n_3;
  wire p_Val2_89_1_0_2_reg_3403_reg_i_5_n_0;
  wire p_Val2_89_1_0_2_reg_3403_reg_i_5_n_1;
  wire p_Val2_89_1_0_2_reg_3403_reg_i_5_n_2;
  wire p_Val2_89_1_0_2_reg_3403_reg_i_5_n_3;
  wire p_Val2_89_1_0_2_reg_3403_reg_i_6_n_0;
  wire p_Val2_89_1_0_2_reg_3403_reg_i_7_n_0;
  wire p_Val2_89_1_0_2_reg_3403_reg_i_8_n_0;
  wire p_Val2_89_1_0_2_reg_3403_reg_i_9_n_0;
  wire p_Val2_89_1_0_2_reg_3403_reg_n_100;
  wire p_Val2_89_1_0_2_reg_3403_reg_n_101;
  wire p_Val2_89_1_0_2_reg_3403_reg_n_102;
  wire p_Val2_89_1_0_2_reg_3403_reg_n_103;
  wire p_Val2_89_1_0_2_reg_3403_reg_n_104;
  wire p_Val2_89_1_0_2_reg_3403_reg_n_105;
  wire p_Val2_89_1_0_2_reg_3403_reg_n_81;
  wire p_Val2_89_1_0_2_reg_3403_reg_n_82;
  wire p_Val2_89_1_0_2_reg_3403_reg_n_83;
  wire p_Val2_89_1_0_2_reg_3403_reg_n_84;
  wire p_Val2_89_1_0_2_reg_3403_reg_n_85;
  wire p_Val2_89_1_0_2_reg_3403_reg_n_86;
  wire p_Val2_89_1_0_2_reg_3403_reg_n_87;
  wire p_Val2_89_1_0_2_reg_3403_reg_n_88;
  wire p_Val2_89_1_0_2_reg_3403_reg_n_89;
  wire p_Val2_89_1_0_2_reg_3403_reg_n_90;
  wire p_Val2_89_1_0_2_reg_3403_reg_n_91;
  wire p_Val2_89_1_0_2_reg_3403_reg_n_92;
  wire p_Val2_89_1_0_2_reg_3403_reg_n_93;
  wire p_Val2_89_1_0_2_reg_3403_reg_n_94;
  wire p_Val2_89_1_0_2_reg_3403_reg_n_95;
  wire p_Val2_89_1_0_2_reg_3403_reg_n_96;
  wire p_Val2_89_1_0_2_reg_3403_reg_n_97;
  wire p_Val2_89_1_0_2_reg_3403_reg_n_98;
  wire p_Val2_89_1_0_2_reg_3403_reg_n_99;
  wire [25:0]p_Val2_89_1_2_cast_fu_2366_p1;
  wire p_Val2_89_2_0_2_reg_3424_reg_i_10_n_0;
  wire p_Val2_89_2_0_2_reg_3424_reg_i_11_n_0;
  wire p_Val2_89_2_0_2_reg_3424_reg_i_12_n_0;
  wire p_Val2_89_2_0_2_reg_3424_reg_i_13_n_0;
  wire p_Val2_89_2_0_2_reg_3424_reg_i_14_n_0;
  wire p_Val2_89_2_0_2_reg_3424_reg_i_15_n_0;
  wire p_Val2_89_2_0_2_reg_3424_reg_i_16_n_0;
  wire p_Val2_89_2_0_2_reg_3424_reg_i_17_n_0;
  wire p_Val2_89_2_0_2_reg_3424_reg_i_18_n_0;
  wire p_Val2_89_2_0_2_reg_3424_reg_i_19_n_0;
  wire p_Val2_89_2_0_2_reg_3424_reg_i_1_n_2;
  wire p_Val2_89_2_0_2_reg_3424_reg_i_1_n_3;
  wire p_Val2_89_2_0_2_reg_3424_reg_i_20_n_0;
  wire p_Val2_89_2_0_2_reg_3424_reg_i_21_n_0;
  wire p_Val2_89_2_0_2_reg_3424_reg_i_2_n_0;
  wire p_Val2_89_2_0_2_reg_3424_reg_i_2_n_1;
  wire p_Val2_89_2_0_2_reg_3424_reg_i_2_n_2;
  wire p_Val2_89_2_0_2_reg_3424_reg_i_2_n_3;
  wire p_Val2_89_2_0_2_reg_3424_reg_i_3_n_0;
  wire p_Val2_89_2_0_2_reg_3424_reg_i_3_n_1;
  wire p_Val2_89_2_0_2_reg_3424_reg_i_3_n_2;
  wire p_Val2_89_2_0_2_reg_3424_reg_i_3_n_3;
  wire p_Val2_89_2_0_2_reg_3424_reg_i_4_n_0;
  wire p_Val2_89_2_0_2_reg_3424_reg_i_4_n_1;
  wire p_Val2_89_2_0_2_reg_3424_reg_i_4_n_2;
  wire p_Val2_89_2_0_2_reg_3424_reg_i_4_n_3;
  wire p_Val2_89_2_0_2_reg_3424_reg_i_5_n_0;
  wire p_Val2_89_2_0_2_reg_3424_reg_i_5_n_1;
  wire p_Val2_89_2_0_2_reg_3424_reg_i_5_n_2;
  wire p_Val2_89_2_0_2_reg_3424_reg_i_5_n_3;
  wire p_Val2_89_2_0_2_reg_3424_reg_i_6_n_0;
  wire p_Val2_89_2_0_2_reg_3424_reg_i_7_n_0;
  wire p_Val2_89_2_0_2_reg_3424_reg_i_8_n_0;
  wire p_Val2_89_2_0_2_reg_3424_reg_i_9_n_0;
  wire p_Val2_89_2_0_2_reg_3424_reg_n_100;
  wire p_Val2_89_2_0_2_reg_3424_reg_n_101;
  wire p_Val2_89_2_0_2_reg_3424_reg_n_102;
  wire p_Val2_89_2_0_2_reg_3424_reg_n_103;
  wire p_Val2_89_2_0_2_reg_3424_reg_n_104;
  wire p_Val2_89_2_0_2_reg_3424_reg_n_105;
  wire p_Val2_89_2_0_2_reg_3424_reg_n_81;
  wire p_Val2_89_2_0_2_reg_3424_reg_n_82;
  wire p_Val2_89_2_0_2_reg_3424_reg_n_83;
  wire p_Val2_89_2_0_2_reg_3424_reg_n_84;
  wire p_Val2_89_2_0_2_reg_3424_reg_n_85;
  wire p_Val2_89_2_0_2_reg_3424_reg_n_86;
  wire p_Val2_89_2_0_2_reg_3424_reg_n_87;
  wire p_Val2_89_2_0_2_reg_3424_reg_n_88;
  wire p_Val2_89_2_0_2_reg_3424_reg_n_89;
  wire p_Val2_89_2_0_2_reg_3424_reg_n_90;
  wire p_Val2_89_2_0_2_reg_3424_reg_n_91;
  wire p_Val2_89_2_0_2_reg_3424_reg_n_92;
  wire p_Val2_89_2_0_2_reg_3424_reg_n_93;
  wire p_Val2_89_2_0_2_reg_3424_reg_n_94;
  wire p_Val2_89_2_0_2_reg_3424_reg_n_95;
  wire p_Val2_89_2_0_2_reg_3424_reg_n_96;
  wire p_Val2_89_2_0_2_reg_3424_reg_n_97;
  wire p_Val2_89_2_0_2_reg_3424_reg_n_98;
  wire p_Val2_89_2_0_2_reg_3424_reg_n_99;
  wire [25:0]p_Val2_89_2_2_cast_fu_2471_p1;
  wire [16:0]p_assign_1_fu_1126_p2;
  wire [9:0]p_assign_2_fu_1149_p2;
  wire [16:1]p_assign_7_0_1_fu_881_p2;
  wire [16:1]p_assign_7_0_2_fu_943_p2;
  wire [16:0]p_assign_7_fu_819_p2;
  wire p_i_10__0_n_0;
  wire p_i_10__1_n_0;
  wire p_i_10_n_0;
  wire p_i_11__0_n_0;
  wire p_i_11__1_n_0;
  wire p_i_11_n_0;
  wire p_i_12__0_n_0;
  wire p_i_12__1_n_0;
  wire p_i_12_n_0;
  wire p_i_13__0_n_0;
  wire p_i_13__1_n_0;
  wire p_i_13_n_0;
  wire p_i_14__0_n_0;
  wire p_i_14__1_n_0;
  wire p_i_14_n_0;
  wire p_i_15__0_n_0;
  wire p_i_15__1_n_0;
  wire p_i_15_n_0;
  wire p_i_16__0_n_0;
  wire p_i_16__1_n_0;
  wire p_i_16_n_0;
  wire p_i_17__0_n_0;
  wire p_i_17__1_n_0;
  wire p_i_17_n_0;
  wire p_i_18__0_n_0;
  wire p_i_18__1_n_0;
  wire p_i_18_n_0;
  wire p_i_19__0_n_0;
  wire p_i_19__1_n_0;
  wire p_i_19_n_0;
  wire p_i_1__0_n_1;
  wire p_i_1__0_n_2;
  wire p_i_1__0_n_3;
  wire p_i_1__1_n_1;
  wire p_i_1__1_n_2;
  wire p_i_1__1_n_3;
  wire p_i_1_n_1;
  wire p_i_1_n_2;
  wire p_i_1_n_3;
  wire p_i_20__0_n_0;
  wire p_i_20__1_n_0;
  wire p_i_20_n_0;
  wire p_i_2__0_n_0;
  wire p_i_2__0_n_1;
  wire p_i_2__0_n_2;
  wire p_i_2__0_n_3;
  wire p_i_2__1_n_0;
  wire p_i_2__1_n_1;
  wire p_i_2__1_n_2;
  wire p_i_2__1_n_3;
  wire p_i_2_n_0;
  wire p_i_2_n_1;
  wire p_i_2_n_2;
  wire p_i_2_n_3;
  wire p_i_3__0_n_0;
  wire p_i_3__0_n_1;
  wire p_i_3__0_n_2;
  wire p_i_3__0_n_3;
  wire p_i_3__1_n_0;
  wire p_i_3__1_n_1;
  wire p_i_3__1_n_2;
  wire p_i_3__1_n_3;
  wire p_i_3_n_0;
  wire p_i_3_n_1;
  wire p_i_3_n_2;
  wire p_i_3_n_3;
  wire p_i_4__0_n_0;
  wire p_i_4__0_n_1;
  wire p_i_4__0_n_2;
  wire p_i_4__0_n_3;
  wire p_i_4__1_n_0;
  wire p_i_4__1_n_1;
  wire p_i_4__1_n_2;
  wire p_i_4__1_n_3;
  wire p_i_4_n_0;
  wire p_i_4_n_1;
  wire p_i_4_n_2;
  wire p_i_4_n_3;
  wire p_i_5__0_n_0;
  wire p_i_5__0_n_1;
  wire p_i_5__0_n_2;
  wire p_i_5__0_n_3;
  wire p_i_5__1_n_0;
  wire p_i_5__1_n_1;
  wire p_i_5__1_n_2;
  wire p_i_5__1_n_3;
  wire p_i_5_n_0;
  wire p_i_5_n_1;
  wire p_i_5_n_2;
  wire p_i_5_n_3;
  wire p_i_6__0_n_0;
  wire p_i_6__1_n_0;
  wire p_i_6_n_0;
  wire p_i_7__0_n_0;
  wire p_i_7__1_n_0;
  wire p_i_7_n_0;
  wire p_i_8__0_n_0;
  wire p_i_8__1_n_0;
  wire p_i_8_n_0;
  wire p_i_9__0_n_0;
  wire p_i_9__1_n_0;
  wire p_i_9_n_0;
  wire \p_src_cols_V_read_cas_reg_2827_reg_n_0_[0] ;
  wire \p_src_cols_V_read_cas_reg_2827_reg_n_0_[10] ;
  wire \p_src_cols_V_read_cas_reg_2827_reg_n_0_[11] ;
  wire \p_src_cols_V_read_cas_reg_2827_reg_n_0_[12] ;
  wire \p_src_cols_V_read_cas_reg_2827_reg_n_0_[13] ;
  wire \p_src_cols_V_read_cas_reg_2827_reg_n_0_[14] ;
  wire \p_src_cols_V_read_cas_reg_2827_reg_n_0_[15] ;
  wire \p_src_cols_V_read_cas_reg_2827_reg_n_0_[1] ;
  wire \p_src_cols_V_read_cas_reg_2827_reg_n_0_[2] ;
  wire \p_src_cols_V_read_cas_reg_2827_reg_n_0_[3] ;
  wire \p_src_cols_V_read_cas_reg_2827_reg_n_0_[4] ;
  wire \p_src_cols_V_read_cas_reg_2827_reg_n_0_[5] ;
  wire \p_src_cols_V_read_cas_reg_2827_reg_n_0_[6] ;
  wire \p_src_cols_V_read_cas_reg_2827_reg_n_0_[7] ;
  wire \p_src_cols_V_read_cas_reg_2827_reg_n_0_[8] ;
  wire \p_src_cols_V_read_cas_reg_2827_reg_n_0_[9] ;
  wire [15:0]\p_src_cols_V_read_reg_163_reg[15] ;
  wire [15:0]p_src_rows_V_read_cas_reg_2834;
  wire [15:0]\p_src_rows_V_read_reg_158_reg[15] ;
  wire r_V_6_0_1_1_reg_33100;
  wire r_V_6_0_1_1_reg_3310_reg_n_106;
  wire r_V_6_0_1_1_reg_3310_reg_n_107;
  wire r_V_6_0_1_1_reg_3310_reg_n_108;
  wire r_V_6_0_1_1_reg_3310_reg_n_109;
  wire r_V_6_0_1_1_reg_3310_reg_n_110;
  wire r_V_6_0_1_1_reg_3310_reg_n_111;
  wire r_V_6_0_1_1_reg_3310_reg_n_112;
  wire r_V_6_0_1_1_reg_3310_reg_n_113;
  wire r_V_6_0_1_1_reg_3310_reg_n_114;
  wire r_V_6_0_1_1_reg_3310_reg_n_115;
  wire r_V_6_0_1_1_reg_3310_reg_n_116;
  wire r_V_6_0_1_1_reg_3310_reg_n_117;
  wire r_V_6_0_1_1_reg_3310_reg_n_118;
  wire r_V_6_0_1_1_reg_3310_reg_n_119;
  wire r_V_6_0_1_1_reg_3310_reg_n_120;
  wire r_V_6_0_1_1_reg_3310_reg_n_121;
  wire r_V_6_0_1_1_reg_3310_reg_n_122;
  wire r_V_6_0_1_1_reg_3310_reg_n_123;
  wire r_V_6_0_1_1_reg_3310_reg_n_124;
  wire r_V_6_0_1_1_reg_3310_reg_n_125;
  wire r_V_6_0_1_1_reg_3310_reg_n_126;
  wire r_V_6_0_1_1_reg_3310_reg_n_127;
  wire r_V_6_0_1_1_reg_3310_reg_n_128;
  wire r_V_6_0_1_1_reg_3310_reg_n_129;
  wire r_V_6_0_1_1_reg_3310_reg_n_130;
  wire r_V_6_0_1_1_reg_3310_reg_n_131;
  wire r_V_6_0_1_1_reg_3310_reg_n_132;
  wire r_V_6_0_1_1_reg_3310_reg_n_133;
  wire r_V_6_0_1_1_reg_3310_reg_n_134;
  wire r_V_6_0_1_1_reg_3310_reg_n_135;
  wire r_V_6_0_1_1_reg_3310_reg_n_136;
  wire r_V_6_0_1_1_reg_3310_reg_n_137;
  wire r_V_6_0_1_1_reg_3310_reg_n_138;
  wire r_V_6_0_1_1_reg_3310_reg_n_139;
  wire r_V_6_0_1_1_reg_3310_reg_n_140;
  wire r_V_6_0_1_1_reg_3310_reg_n_141;
  wire r_V_6_0_1_1_reg_3310_reg_n_142;
  wire r_V_6_0_1_1_reg_3310_reg_n_143;
  wire r_V_6_0_1_1_reg_3310_reg_n_144;
  wire r_V_6_0_1_1_reg_3310_reg_n_145;
  wire r_V_6_0_1_1_reg_3310_reg_n_146;
  wire r_V_6_0_1_1_reg_3310_reg_n_147;
  wire r_V_6_0_1_1_reg_3310_reg_n_148;
  wire r_V_6_0_1_1_reg_3310_reg_n_149;
  wire r_V_6_0_1_1_reg_3310_reg_n_150;
  wire r_V_6_0_1_1_reg_3310_reg_n_151;
  wire r_V_6_0_1_1_reg_3310_reg_n_152;
  wire r_V_6_0_1_1_reg_3310_reg_n_153;
  wire [18:2]r_V_6_0_1_2_fu_1847_p2;
  wire \r_V_6_0_1_reg_3387[12]_i_2_n_0 ;
  wire \r_V_6_0_1_reg_3387[12]_i_3_n_0 ;
  wire \r_V_6_0_1_reg_3387[12]_i_4_n_0 ;
  wire \r_V_6_0_1_reg_3387[16]_i_2_n_0 ;
  wire \r_V_6_0_1_reg_3387[16]_i_3_n_0 ;
  wire \r_V_6_0_1_reg_3387[16]_i_4_n_0 ;
  wire \r_V_6_0_1_reg_3387[16]_i_5_n_0 ;
  wire \r_V_6_0_1_reg_3387[19]_i_3_n_0 ;
  wire \r_V_6_0_1_reg_3387[19]_i_4_n_0 ;
  wire \r_V_6_0_1_reg_3387[4]_i_2_n_0 ;
  wire \r_V_6_0_1_reg_3387[4]_i_3_n_0 ;
  wire \r_V_6_0_1_reg_3387[4]_i_4_n_0 ;
  wire \r_V_6_0_1_reg_3387[8]_i_2_n_0 ;
  wire \r_V_6_0_1_reg_3387[8]_i_3_n_0 ;
  wire \r_V_6_0_1_reg_3387[8]_i_4_n_0 ;
  wire \r_V_6_0_1_reg_3387[8]_i_5_n_0 ;
  wire \r_V_6_0_1_reg_3387_reg[12]_i_1_n_0 ;
  wire \r_V_6_0_1_reg_3387_reg[12]_i_1_n_1 ;
  wire \r_V_6_0_1_reg_3387_reg[12]_i_1_n_2 ;
  wire \r_V_6_0_1_reg_3387_reg[12]_i_1_n_3 ;
  wire \r_V_6_0_1_reg_3387_reg[16]_i_1_n_0 ;
  wire \r_V_6_0_1_reg_3387_reg[16]_i_1_n_1 ;
  wire \r_V_6_0_1_reg_3387_reg[16]_i_1_n_2 ;
  wire \r_V_6_0_1_reg_3387_reg[16]_i_1_n_3 ;
  wire \r_V_6_0_1_reg_3387_reg[19]_i_2_n_2 ;
  wire \r_V_6_0_1_reg_3387_reg[19]_i_2_n_3 ;
  wire \r_V_6_0_1_reg_3387_reg[4]_i_1_n_0 ;
  wire \r_V_6_0_1_reg_3387_reg[4]_i_1_n_1 ;
  wire \r_V_6_0_1_reg_3387_reg[4]_i_1_n_2 ;
  wire \r_V_6_0_1_reg_3387_reg[4]_i_1_n_3 ;
  wire \r_V_6_0_1_reg_3387_reg[8]_i_1_n_0 ;
  wire \r_V_6_0_1_reg_3387_reg[8]_i_1_n_1 ;
  wire \r_V_6_0_1_reg_3387_reg[8]_i_1_n_2 ;
  wire \r_V_6_0_1_reg_3387_reg[8]_i_1_n_3 ;
  wire \r_V_6_0_1_reg_3387_reg_n_0_[10] ;
  wire \r_V_6_0_1_reg_3387_reg_n_0_[11] ;
  wire \r_V_6_0_1_reg_3387_reg_n_0_[12] ;
  wire \r_V_6_0_1_reg_3387_reg_n_0_[13] ;
  wire \r_V_6_0_1_reg_3387_reg_n_0_[14] ;
  wire \r_V_6_0_1_reg_3387_reg_n_0_[15] ;
  wire \r_V_6_0_1_reg_3387_reg_n_0_[16] ;
  wire \r_V_6_0_1_reg_3387_reg_n_0_[17] ;
  wire \r_V_6_0_1_reg_3387_reg_n_0_[18] ;
  wire \r_V_6_0_1_reg_3387_reg_n_0_[2] ;
  wire \r_V_6_0_1_reg_3387_reg_n_0_[3] ;
  wire \r_V_6_0_1_reg_3387_reg_n_0_[4] ;
  wire \r_V_6_0_1_reg_3387_reg_n_0_[5] ;
  wire \r_V_6_0_1_reg_3387_reg_n_0_[6] ;
  wire \r_V_6_0_1_reg_3387_reg_n_0_[7] ;
  wire \r_V_6_0_1_reg_3387_reg_n_0_[8] ;
  wire \r_V_6_0_1_reg_3387_reg_n_0_[9] ;
  wire [19:2]r_V_6_0_2_1_fu_2287_p2;
  wire [19:2]r_V_6_1_0_1_fu_1917_p2;
  wire r_V_6_1_1_1_reg_3333_reg_n_106;
  wire r_V_6_1_1_1_reg_3333_reg_n_107;
  wire r_V_6_1_1_1_reg_3333_reg_n_108;
  wire r_V_6_1_1_1_reg_3333_reg_n_109;
  wire r_V_6_1_1_1_reg_3333_reg_n_110;
  wire r_V_6_1_1_1_reg_3333_reg_n_111;
  wire r_V_6_1_1_1_reg_3333_reg_n_112;
  wire r_V_6_1_1_1_reg_3333_reg_n_113;
  wire r_V_6_1_1_1_reg_3333_reg_n_114;
  wire r_V_6_1_1_1_reg_3333_reg_n_115;
  wire r_V_6_1_1_1_reg_3333_reg_n_116;
  wire r_V_6_1_1_1_reg_3333_reg_n_117;
  wire r_V_6_1_1_1_reg_3333_reg_n_118;
  wire r_V_6_1_1_1_reg_3333_reg_n_119;
  wire r_V_6_1_1_1_reg_3333_reg_n_120;
  wire r_V_6_1_1_1_reg_3333_reg_n_121;
  wire r_V_6_1_1_1_reg_3333_reg_n_122;
  wire r_V_6_1_1_1_reg_3333_reg_n_123;
  wire r_V_6_1_1_1_reg_3333_reg_n_124;
  wire r_V_6_1_1_1_reg_3333_reg_n_125;
  wire r_V_6_1_1_1_reg_3333_reg_n_126;
  wire r_V_6_1_1_1_reg_3333_reg_n_127;
  wire r_V_6_1_1_1_reg_3333_reg_n_128;
  wire r_V_6_1_1_1_reg_3333_reg_n_129;
  wire r_V_6_1_1_1_reg_3333_reg_n_130;
  wire r_V_6_1_1_1_reg_3333_reg_n_131;
  wire r_V_6_1_1_1_reg_3333_reg_n_132;
  wire r_V_6_1_1_1_reg_3333_reg_n_133;
  wire r_V_6_1_1_1_reg_3333_reg_n_134;
  wire r_V_6_1_1_1_reg_3333_reg_n_135;
  wire r_V_6_1_1_1_reg_3333_reg_n_136;
  wire r_V_6_1_1_1_reg_3333_reg_n_137;
  wire r_V_6_1_1_1_reg_3333_reg_n_138;
  wire r_V_6_1_1_1_reg_3333_reg_n_139;
  wire r_V_6_1_1_1_reg_3333_reg_n_140;
  wire r_V_6_1_1_1_reg_3333_reg_n_141;
  wire r_V_6_1_1_1_reg_3333_reg_n_142;
  wire r_V_6_1_1_1_reg_3333_reg_n_143;
  wire r_V_6_1_1_1_reg_3333_reg_n_144;
  wire r_V_6_1_1_1_reg_3333_reg_n_145;
  wire r_V_6_1_1_1_reg_3333_reg_n_146;
  wire r_V_6_1_1_1_reg_3333_reg_n_147;
  wire r_V_6_1_1_1_reg_3333_reg_n_148;
  wire r_V_6_1_1_1_reg_3333_reg_n_149;
  wire r_V_6_1_1_1_reg_3333_reg_n_150;
  wire r_V_6_1_1_1_reg_3333_reg_n_151;
  wire r_V_6_1_1_1_reg_3333_reg_n_152;
  wire r_V_6_1_1_1_reg_3333_reg_n_153;
  wire [18:2]r_V_6_1_1_2_fu_1986_p2;
  wire [19:2]r_V_6_1_1_fu_1958_p2;
  wire \r_V_6_1_1_reg_3408[12]_i_2_n_0 ;
  wire \r_V_6_1_1_reg_3408[12]_i_3_n_0 ;
  wire \r_V_6_1_1_reg_3408[12]_i_4_n_0 ;
  wire \r_V_6_1_1_reg_3408[16]_i_2_n_0 ;
  wire \r_V_6_1_1_reg_3408[16]_i_3_n_0 ;
  wire \r_V_6_1_1_reg_3408[16]_i_4_n_0 ;
  wire \r_V_6_1_1_reg_3408[16]_i_5_n_0 ;
  wire \r_V_6_1_1_reg_3408[19]_i_2_n_0 ;
  wire \r_V_6_1_1_reg_3408[19]_i_3_n_0 ;
  wire \r_V_6_1_1_reg_3408[4]_i_2_n_0 ;
  wire \r_V_6_1_1_reg_3408[4]_i_3_n_0 ;
  wire \r_V_6_1_1_reg_3408[4]_i_4_n_0 ;
  wire \r_V_6_1_1_reg_3408[8]_i_2_n_0 ;
  wire \r_V_6_1_1_reg_3408[8]_i_3_n_0 ;
  wire \r_V_6_1_1_reg_3408[8]_i_4_n_0 ;
  wire \r_V_6_1_1_reg_3408[8]_i_5_n_0 ;
  wire \r_V_6_1_1_reg_3408_reg[12]_i_1_n_0 ;
  wire \r_V_6_1_1_reg_3408_reg[12]_i_1_n_1 ;
  wire \r_V_6_1_1_reg_3408_reg[12]_i_1_n_2 ;
  wire \r_V_6_1_1_reg_3408_reg[12]_i_1_n_3 ;
  wire \r_V_6_1_1_reg_3408_reg[16]_i_1_n_0 ;
  wire \r_V_6_1_1_reg_3408_reg[16]_i_1_n_1 ;
  wire \r_V_6_1_1_reg_3408_reg[16]_i_1_n_2 ;
  wire \r_V_6_1_1_reg_3408_reg[16]_i_1_n_3 ;
  wire \r_V_6_1_1_reg_3408_reg[19]_i_1_n_2 ;
  wire \r_V_6_1_1_reg_3408_reg[19]_i_1_n_3 ;
  wire \r_V_6_1_1_reg_3408_reg[4]_i_1_n_0 ;
  wire \r_V_6_1_1_reg_3408_reg[4]_i_1_n_1 ;
  wire \r_V_6_1_1_reg_3408_reg[4]_i_1_n_2 ;
  wire \r_V_6_1_1_reg_3408_reg[4]_i_1_n_3 ;
  wire \r_V_6_1_1_reg_3408_reg[8]_i_1_n_0 ;
  wire \r_V_6_1_1_reg_3408_reg[8]_i_1_n_1 ;
  wire \r_V_6_1_1_reg_3408_reg[8]_i_1_n_2 ;
  wire \r_V_6_1_1_reg_3408_reg[8]_i_1_n_3 ;
  wire \r_V_6_1_1_reg_3408_reg_n_0_[10] ;
  wire \r_V_6_1_1_reg_3408_reg_n_0_[11] ;
  wire \r_V_6_1_1_reg_3408_reg_n_0_[12] ;
  wire \r_V_6_1_1_reg_3408_reg_n_0_[13] ;
  wire \r_V_6_1_1_reg_3408_reg_n_0_[14] ;
  wire \r_V_6_1_1_reg_3408_reg_n_0_[15] ;
  wire \r_V_6_1_1_reg_3408_reg_n_0_[16] ;
  wire \r_V_6_1_1_reg_3408_reg_n_0_[17] ;
  wire \r_V_6_1_1_reg_3408_reg_n_0_[18] ;
  wire \r_V_6_1_1_reg_3408_reg_n_0_[2] ;
  wire \r_V_6_1_1_reg_3408_reg_n_0_[3] ;
  wire \r_V_6_1_1_reg_3408_reg_n_0_[4] ;
  wire \r_V_6_1_1_reg_3408_reg_n_0_[5] ;
  wire \r_V_6_1_1_reg_3408_reg_n_0_[6] ;
  wire \r_V_6_1_1_reg_3408_reg_n_0_[7] ;
  wire \r_V_6_1_1_reg_3408_reg_n_0_[8] ;
  wire \r_V_6_1_1_reg_3408_reg_n_0_[9] ;
  wire [19:2]r_V_6_1_2_1_fu_2392_p2;
  wire [19:2]r_V_6_2_0_1_fu_2056_p2;
  wire r_V_6_2_1_1_reg_3356_reg_n_106;
  wire r_V_6_2_1_1_reg_3356_reg_n_107;
  wire r_V_6_2_1_1_reg_3356_reg_n_108;
  wire r_V_6_2_1_1_reg_3356_reg_n_109;
  wire r_V_6_2_1_1_reg_3356_reg_n_110;
  wire r_V_6_2_1_1_reg_3356_reg_n_111;
  wire r_V_6_2_1_1_reg_3356_reg_n_112;
  wire r_V_6_2_1_1_reg_3356_reg_n_113;
  wire r_V_6_2_1_1_reg_3356_reg_n_114;
  wire r_V_6_2_1_1_reg_3356_reg_n_115;
  wire r_V_6_2_1_1_reg_3356_reg_n_116;
  wire r_V_6_2_1_1_reg_3356_reg_n_117;
  wire r_V_6_2_1_1_reg_3356_reg_n_118;
  wire r_V_6_2_1_1_reg_3356_reg_n_119;
  wire r_V_6_2_1_1_reg_3356_reg_n_120;
  wire r_V_6_2_1_1_reg_3356_reg_n_121;
  wire r_V_6_2_1_1_reg_3356_reg_n_122;
  wire r_V_6_2_1_1_reg_3356_reg_n_123;
  wire r_V_6_2_1_1_reg_3356_reg_n_124;
  wire r_V_6_2_1_1_reg_3356_reg_n_125;
  wire r_V_6_2_1_1_reg_3356_reg_n_126;
  wire r_V_6_2_1_1_reg_3356_reg_n_127;
  wire r_V_6_2_1_1_reg_3356_reg_n_128;
  wire r_V_6_2_1_1_reg_3356_reg_n_129;
  wire r_V_6_2_1_1_reg_3356_reg_n_130;
  wire r_V_6_2_1_1_reg_3356_reg_n_131;
  wire r_V_6_2_1_1_reg_3356_reg_n_132;
  wire r_V_6_2_1_1_reg_3356_reg_n_133;
  wire r_V_6_2_1_1_reg_3356_reg_n_134;
  wire r_V_6_2_1_1_reg_3356_reg_n_135;
  wire r_V_6_2_1_1_reg_3356_reg_n_136;
  wire r_V_6_2_1_1_reg_3356_reg_n_137;
  wire r_V_6_2_1_1_reg_3356_reg_n_138;
  wire r_V_6_2_1_1_reg_3356_reg_n_139;
  wire r_V_6_2_1_1_reg_3356_reg_n_140;
  wire r_V_6_2_1_1_reg_3356_reg_n_141;
  wire r_V_6_2_1_1_reg_3356_reg_n_142;
  wire r_V_6_2_1_1_reg_3356_reg_n_143;
  wire r_V_6_2_1_1_reg_3356_reg_n_144;
  wire r_V_6_2_1_1_reg_3356_reg_n_145;
  wire r_V_6_2_1_1_reg_3356_reg_n_146;
  wire r_V_6_2_1_1_reg_3356_reg_n_147;
  wire r_V_6_2_1_1_reg_3356_reg_n_148;
  wire r_V_6_2_1_1_reg_3356_reg_n_149;
  wire r_V_6_2_1_1_reg_3356_reg_n_150;
  wire r_V_6_2_1_1_reg_3356_reg_n_151;
  wire r_V_6_2_1_1_reg_3356_reg_n_152;
  wire r_V_6_2_1_1_reg_3356_reg_n_153;
  wire [18:2]r_V_6_2_1_2_fu_2125_p2;
  wire [19:2]r_V_6_2_1_fu_2097_p2;
  wire \r_V_6_2_1_reg_3429[12]_i_2_n_0 ;
  wire \r_V_6_2_1_reg_3429[12]_i_3_n_0 ;
  wire \r_V_6_2_1_reg_3429[12]_i_4_n_0 ;
  wire \r_V_6_2_1_reg_3429[16]_i_2_n_0 ;
  wire \r_V_6_2_1_reg_3429[16]_i_3_n_0 ;
  wire \r_V_6_2_1_reg_3429[16]_i_4_n_0 ;
  wire \r_V_6_2_1_reg_3429[16]_i_5_n_0 ;
  wire \r_V_6_2_1_reg_3429[19]_i_2_n_0 ;
  wire \r_V_6_2_1_reg_3429[19]_i_3_n_0 ;
  wire \r_V_6_2_1_reg_3429[4]_i_2_n_0 ;
  wire \r_V_6_2_1_reg_3429[4]_i_3_n_0 ;
  wire \r_V_6_2_1_reg_3429[4]_i_4_n_0 ;
  wire \r_V_6_2_1_reg_3429[8]_i_2_n_0 ;
  wire \r_V_6_2_1_reg_3429[8]_i_3_n_0 ;
  wire \r_V_6_2_1_reg_3429[8]_i_4_n_0 ;
  wire \r_V_6_2_1_reg_3429[8]_i_5_n_0 ;
  wire \r_V_6_2_1_reg_3429_reg[12]_i_1_n_0 ;
  wire \r_V_6_2_1_reg_3429_reg[12]_i_1_n_1 ;
  wire \r_V_6_2_1_reg_3429_reg[12]_i_1_n_2 ;
  wire \r_V_6_2_1_reg_3429_reg[12]_i_1_n_3 ;
  wire \r_V_6_2_1_reg_3429_reg[16]_i_1_n_0 ;
  wire \r_V_6_2_1_reg_3429_reg[16]_i_1_n_1 ;
  wire \r_V_6_2_1_reg_3429_reg[16]_i_1_n_2 ;
  wire \r_V_6_2_1_reg_3429_reg[16]_i_1_n_3 ;
  wire \r_V_6_2_1_reg_3429_reg[19]_i_1_n_2 ;
  wire \r_V_6_2_1_reg_3429_reg[19]_i_1_n_3 ;
  wire \r_V_6_2_1_reg_3429_reg[4]_i_1_n_0 ;
  wire \r_V_6_2_1_reg_3429_reg[4]_i_1_n_1 ;
  wire \r_V_6_2_1_reg_3429_reg[4]_i_1_n_2 ;
  wire \r_V_6_2_1_reg_3429_reg[4]_i_1_n_3 ;
  wire \r_V_6_2_1_reg_3429_reg[8]_i_1_n_0 ;
  wire \r_V_6_2_1_reg_3429_reg[8]_i_1_n_1 ;
  wire \r_V_6_2_1_reg_3429_reg[8]_i_1_n_2 ;
  wire \r_V_6_2_1_reg_3429_reg[8]_i_1_n_3 ;
  wire \r_V_6_2_1_reg_3429_reg_n_0_[10] ;
  wire \r_V_6_2_1_reg_3429_reg_n_0_[11] ;
  wire \r_V_6_2_1_reg_3429_reg_n_0_[12] ;
  wire \r_V_6_2_1_reg_3429_reg_n_0_[13] ;
  wire \r_V_6_2_1_reg_3429_reg_n_0_[14] ;
  wire \r_V_6_2_1_reg_3429_reg_n_0_[15] ;
  wire \r_V_6_2_1_reg_3429_reg_n_0_[16] ;
  wire \r_V_6_2_1_reg_3429_reg_n_0_[17] ;
  wire \r_V_6_2_1_reg_3429_reg_n_0_[18] ;
  wire \r_V_6_2_1_reg_3429_reg_n_0_[2] ;
  wire \r_V_6_2_1_reg_3429_reg_n_0_[3] ;
  wire \r_V_6_2_1_reg_3429_reg_n_0_[4] ;
  wire \r_V_6_2_1_reg_3429_reg_n_0_[5] ;
  wire \r_V_6_2_1_reg_3429_reg_n_0_[6] ;
  wire \r_V_6_2_1_reg_3429_reg_n_0_[7] ;
  wire \r_V_6_2_1_reg_3429_reg_n_0_[8] ;
  wire \r_V_6_2_1_reg_3429_reg_n_0_[9] ;
  wire [19:2]r_V_6_2_2_1_fu_2497_p2;
  wire ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [7:0]ram_reg_3;
  wire [7:0]ram_reg_4;
  wire [7:0]ram_reg_5;
  wire [7:0]right_border_buf_0_1_fu_328;
  wire right_border_buf_0_1_fu_3280;
  wire [7:0]right_border_buf_0_2_fu_336;
  wire [7:0]\right_border_buf_0_2_fu_336_reg[7]_0 ;
  wire [7:0]right_border_buf_0_3_fu_340;
  wire [7:0]right_border_buf_0_4_fu_348;
  wire [7:0]right_border_buf_0_5_fu_352;
  wire [7:0]right_border_buf_0_s_fu_324;
  wire [7:0]right_border_buf_1_1_fu_364;
  wire [7:0]right_border_buf_1_2_fu_372;
  wire [7:0]\right_border_buf_1_2_fu_372_reg[7]_0 ;
  wire [7:0]right_border_buf_1_3_fu_376;
  wire [7:0]right_border_buf_1_4_fu_384;
  wire [7:0]right_border_buf_1_5_fu_388;
  wire [7:0]right_border_buf_1_s_fu_360;
  wire [7:0]\right_border_buf_1_s_fu_360_reg[7]_0 ;
  wire [7:0]right_border_buf_2_1_fu_344;
  wire [7:0]right_border_buf_2_2_fu_356;
  wire [7:0]right_border_buf_2_3_fu_368;
  wire [7:0]\right_border_buf_2_3_fu_368_reg[7]_0 ;
  wire [7:0]right_border_buf_2_4_fu_380;
  wire [7:0]right_border_buf_2_5_fu_392;
  wire [7:0]\right_border_buf_2_5_fu_392_reg[7]_0 ;
  wire [7:0]right_border_buf_2_s_fu_332;
  wire [1:0]row_assign_8_0_0_t_fu_991_p22_out;
  wire [1:0]row_assign_8_0_0_t_reg_3164;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_100_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_101_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_10_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_11_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_12_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_13_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_14_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_15_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_16_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_17_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_19_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_20_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_21_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_22_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_23_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_25_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_26_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_28_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_29_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_2_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_30_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_31_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_33_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_34_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_35_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_36_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_37_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_38_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_39_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_40_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_42_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_43_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_44_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_45_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_46_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_47_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_48_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_49_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_51_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_52_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_53_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_54_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_55_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_56_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_57_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_58_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_59_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_60_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_61_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_62_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_63_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_64_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_65_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_66_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_67_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_68_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_69_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_70_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_71_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_73_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_74_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_76_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_77_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_78_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_79_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_7_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_80_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_81_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_82_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_84_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_85_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_86_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_87_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_88_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_89_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_90_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_91_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_92_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_93_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_94_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_95_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_96_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_97_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_98_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164[1]_i_99_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_18_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_18_n_1 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_18_n_2 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_18_n_3 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_24_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_24_n_1 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_24_n_2 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_24_n_3 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_27_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_27_n_1 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_27_n_2 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_27_n_3 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_27_n_4 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_27_n_5 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_27_n_6 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_27_n_7 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_32_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_32_n_1 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_32_n_2 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_32_n_3 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_3_n_1 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_3_n_2 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_3_n_3 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_3_n_5 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_3_n_6 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_3_n_7 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_41_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_41_n_1 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_41_n_2 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_41_n_3 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_4_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_4_n_1 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_4_n_2 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_4_n_3 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_6_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_6_n_1 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_6_n_2 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_6_n_3 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_6_n_4 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_6_n_5 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_6_n_6 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_6_n_7 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_72_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_72_n_1 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_72_n_2 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_72_n_3 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_75_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_75_n_1 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_75_n_2 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_75_n_3 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_83_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_83_n_1 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_83_n_2 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_83_n_3 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_8_n_3 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_9_n_0 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_9_n_1 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_9_n_2 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_9_n_3 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_9_n_4 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_9_n_5 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_9_n_6 ;
  wire \row_assign_8_0_0_t_reg_3164_reg[1]_i_9_n_7 ;
  wire [1:0]row_assign_8_0_1_t_fu_1021_p21_out;
  wire [1:0]row_assign_8_0_1_t_reg_3171;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_100_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_10_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_11_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_13_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_15_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_16_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_17_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_18_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_19_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_21_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_22_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_24_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_25_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_26_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_27_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_29_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_2_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_30_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_31_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_32_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_33_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_34_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_35_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_36_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_38_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_39_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_40_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_41_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_42_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_43_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_44_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_45_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_48_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_49_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_50_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_51_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_52_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_53_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_54_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_55_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_56_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_57_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_58_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_59_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_60_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_61_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_62_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_63_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_64_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_65_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_66_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_67_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_68_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_69_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_71_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_72_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_74_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_75_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_76_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_77_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_78_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_79_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_7_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_80_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_81_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_82_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_83_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_84_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_85_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_86_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_87_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_88_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_89_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_90_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_91_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_92_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_93_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_94_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_95_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_96_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_97_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_98_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_99_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171[1]_i_9_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_12_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_12_n_1 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_12_n_2 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_12_n_3 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_12_n_4 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_12_n_5 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_12_n_6 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_12_n_7 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_14_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_14_n_1 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_14_n_2 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_14_n_3 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_20_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_20_n_1 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_20_n_2 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_20_n_3 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_23_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_23_n_1 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_23_n_2 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_23_n_3 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_23_n_4 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_23_n_5 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_23_n_6 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_23_n_7 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_28_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_28_n_1 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_28_n_2 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_28_n_3 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_37_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_37_n_1 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_37_n_2 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_37_n_3 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_3_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_3_n_1 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_3_n_2 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_3_n_3 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_3_n_4 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_3_n_5 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_3_n_6 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_3_n_7 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_46_n_1 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_46_n_2 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_46_n_3 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_47_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_47_n_1 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_47_n_2 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_47_n_3 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_47_n_4 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_47_n_5 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_47_n_6 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_47_n_7 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_4_n_7 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_6_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_6_n_1 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_6_n_2 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_6_n_3 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_70_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_70_n_1 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_70_n_2 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_70_n_3 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_73_n_0 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_73_n_1 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_73_n_2 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_73_n_3 ;
  wire \row_assign_8_0_1_t_reg_3171_reg[1]_i_8_n_3 ;
  wire [1:0]row_assign_8_0_2_t_fu_1051_p20_out;
  wire [1:0]row_assign_8_0_2_t_reg_3178;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_11_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_12_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_13_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_14_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_15_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_16_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_17_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_18_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_20_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_21_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_23_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_24_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_25_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_26_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_27_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_28_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_29_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_2_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_30_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_32_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_33_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_34_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_35_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_37_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_38_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_39_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_40_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_41_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_42_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_43_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_44_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_46_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_47_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_48_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_49_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_50_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_51_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_52_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_53_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_55_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_56_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_57_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_58_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_59_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_60_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_61_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_62_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_63_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_64_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_65_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_66_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_67_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_68_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_6_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_70_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_71_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_73_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_74_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_75_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_76_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_77_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_78_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_79_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_80_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_81_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_82_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_83_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_84_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_85_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_86_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_87_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_88_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_89_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_90_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_91_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_92_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_93_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_94_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_95_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_96_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_97_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178[1]_i_9_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_10_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_10_n_1 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_10_n_2 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_10_n_3 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_10_n_4 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_10_n_5 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_10_n_6 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_10_n_7 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_19_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_19_n_1 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_19_n_2 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_19_n_3 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_22_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_22_n_1 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_22_n_2 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_22_n_3 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_31_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_31_n_1 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_31_n_2 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_31_n_3 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_31_n_4 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_31_n_5 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_31_n_6 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_31_n_7 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_36_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_36_n_1 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_36_n_2 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_36_n_3 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_45_n_1 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_45_n_2 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_45_n_3 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_1 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_2 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_3 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_4 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_5 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_6 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_7 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_54_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_54_n_1 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_54_n_2 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_54_n_3 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_54_n_4 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_54_n_5 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_54_n_6 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_5_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_5_n_1 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_5_n_2 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_5_n_3 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_69_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_69_n_1 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_69_n_2 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_69_n_3 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_72_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_72_n_1 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_72_n_2 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_72_n_3 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_7_n_3 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_8_n_0 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_8_n_1 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_8_n_2 ;
  wire \row_assign_8_0_2_t_reg_3178_reg[1]_i_8_n_3 ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_1;
  wire [7:0]src_kernel_win_0_va_16_reg_3361;
  wire src_kernel_win_0_va_1_fu_2560;
  wire [7:0]src_kernel_win_0_va_2_fu_260;
  wire \src_kernel_win_0_va_2_fu_260[7]_i_1_n_0 ;
  wire [7:0]src_kernel_win_0_va_3_fu_264;
  wire [7:0]src_kernel_win_0_va_4_fu_268;
  wire [7:0]src_kernel_win_0_va_6_fu_1335_p3;
  wire [7:0]src_kernel_win_0_va_6_reg_3292;
  wire [7:0]src_kernel_win_0_va_7_fu_1353_p3;
  wire [7:0]src_kernel_win_0_va_7_reg_3298;
  wire [7:0]src_kernel_win_0_va_8_fu_1371_p3;
  wire [7:0]src_kernel_win_0_va_8_reg_3304;
  wire [7:0]src_kernel_win_0_va_9_reg_3376;
  wire [7:0]src_kernel_win_0_va_fu_252;
  wire [7:0]src_kernel_win_1_va_16_reg_3366;
  wire [7:0]src_kernel_win_1_va_2_fu_284;
  wire [7:0]src_kernel_win_1_va_3_fu_288;
  wire [7:0]src_kernel_win_1_va_4_fu_292;
  wire [7:0]src_kernel_win_1_va_6_fu_1507_p3;
  wire [7:0]src_kernel_win_1_va_6_reg_3315;
  wire [7:0]src_kernel_win_1_va_7_fu_1525_p3;
  wire [7:0]src_kernel_win_1_va_7_reg_3321;
  wire [7:0]src_kernel_win_1_va_8_fu_1543_p3;
  wire [7:0]src_kernel_win_1_va_8_reg_3327;
  wire [7:0]src_kernel_win_1_va_9_reg_3397;
  wire [7:0]src_kernel_win_1_va_fu_276;
  wire [7:0]src_kernel_win_2_va_10_fu_1679_p3;
  wire [7:0]src_kernel_win_2_va_10_reg_3344;
  wire [7:0]src_kernel_win_2_va_11_fu_1697_p3;
  wire [7:0]src_kernel_win_2_va_11_reg_3350;
  wire [7:0]src_kernel_win_2_va_12_reg_3418;
  wire [7:0]src_kernel_win_2_va_2_fu_308;
  wire [7:0]src_kernel_win_2_va_3_fu_312;
  wire [7:0]src_kernel_win_2_va_4_fu_316;
  wire [7:0]src_kernel_win_2_va_7_reg_3371;
  wire [7:0]src_kernel_win_2_va_9_fu_1661_p3;
  wire [7:0]src_kernel_win_2_va_9_reg_3338;
  wire [7:0]src_kernel_win_2_va_fu_300;
  wire t_V_4_reg_628;
  wire t_V_4_reg_6280;
  wire \t_V_4_reg_628[1]_i_2_n_0 ;
  wire [0:0]t_V_4_reg_628_reg;
  wire \t_V_4_reg_628_reg[12]_i_1_n_0 ;
  wire \t_V_4_reg_628_reg[12]_i_1_n_1 ;
  wire \t_V_4_reg_628_reg[12]_i_1_n_2 ;
  wire \t_V_4_reg_628_reg[12]_i_1_n_3 ;
  wire \t_V_4_reg_628_reg[12]_i_1_n_4 ;
  wire \t_V_4_reg_628_reg[12]_i_1_n_5 ;
  wire \t_V_4_reg_628_reg[12]_i_1_n_6 ;
  wire \t_V_4_reg_628_reg[12]_i_1_n_7 ;
  wire \t_V_4_reg_628_reg[16]_i_1_n_7 ;
  wire \t_V_4_reg_628_reg[1]_i_1_n_0 ;
  wire \t_V_4_reg_628_reg[1]_i_1_n_1 ;
  wire \t_V_4_reg_628_reg[1]_i_1_n_2 ;
  wire \t_V_4_reg_628_reg[1]_i_1_n_3 ;
  wire \t_V_4_reg_628_reg[1]_i_1_n_4 ;
  wire \t_V_4_reg_628_reg[1]_i_1_n_5 ;
  wire \t_V_4_reg_628_reg[1]_i_1_n_6 ;
  wire \t_V_4_reg_628_reg[4]_i_1_n_0 ;
  wire \t_V_4_reg_628_reg[4]_i_1_n_1 ;
  wire \t_V_4_reg_628_reg[4]_i_1_n_2 ;
  wire \t_V_4_reg_628_reg[4]_i_1_n_3 ;
  wire \t_V_4_reg_628_reg[4]_i_1_n_4 ;
  wire \t_V_4_reg_628_reg[4]_i_1_n_5 ;
  wire \t_V_4_reg_628_reg[4]_i_1_n_6 ;
  wire \t_V_4_reg_628_reg[4]_i_1_n_7 ;
  wire \t_V_4_reg_628_reg[8]_i_1_n_0 ;
  wire \t_V_4_reg_628_reg[8]_i_1_n_1 ;
  wire \t_V_4_reg_628_reg[8]_i_1_n_2 ;
  wire \t_V_4_reg_628_reg[8]_i_1_n_3 ;
  wire \t_V_4_reg_628_reg[8]_i_1_n_4 ;
  wire \t_V_4_reg_628_reg[8]_i_1_n_5 ;
  wire \t_V_4_reg_628_reg[8]_i_1_n_6 ;
  wire \t_V_4_reg_628_reg[8]_i_1_n_7 ;
  wire [16:1]t_V_4_reg_628_reg__0;
  wire t_V_reg_617;
  wire \t_V_reg_617_reg_n_0_[0] ;
  wire \t_V_reg_617_reg_n_0_[10] ;
  wire \t_V_reg_617_reg_n_0_[11] ;
  wire \t_V_reg_617_reg_n_0_[12] ;
  wire \t_V_reg_617_reg_n_0_[13] ;
  wire \t_V_reg_617_reg_n_0_[14] ;
  wire \t_V_reg_617_reg_n_0_[15] ;
  wire \t_V_reg_617_reg_n_0_[16] ;
  wire \t_V_reg_617_reg_n_0_[1] ;
  wire \t_V_reg_617_reg_n_0_[2] ;
  wire \t_V_reg_617_reg_n_0_[3] ;
  wire \t_V_reg_617_reg_n_0_[4] ;
  wire \t_V_reg_617_reg_n_0_[5] ;
  wire \t_V_reg_617_reg_n_0_[6] ;
  wire \t_V_reg_617_reg_n_0_[7] ;
  wire \t_V_reg_617_reg_n_0_[8] ;
  wire \t_V_reg_617_reg_n_0_[9] ;
  wire threshold2_mac_muncg_U69_n_22;
  wire threshold2_mac_muncg_U69_n_23;
  wire threshold2_mac_muncg_U71_n_22;
  wire threshold2_mac_muncg_U71_n_23;
  wire threshold2_mac_muncg_U73_n_22;
  wire threshold2_mac_muncg_U73_n_23;
  wire threshold2_mac_muocq_U74_n_0;
  wire threshold2_mac_muocq_U74_n_1;
  wire threshold2_mac_muocq_U74_n_10;
  wire threshold2_mac_muocq_U74_n_11;
  wire threshold2_mac_muocq_U74_n_12;
  wire threshold2_mac_muocq_U74_n_13;
  wire threshold2_mac_muocq_U74_n_14;
  wire threshold2_mac_muocq_U74_n_15;
  wire threshold2_mac_muocq_U74_n_16;
  wire threshold2_mac_muocq_U74_n_17;
  wire threshold2_mac_muocq_U74_n_18;
  wire threshold2_mac_muocq_U74_n_19;
  wire threshold2_mac_muocq_U74_n_2;
  wire threshold2_mac_muocq_U74_n_20;
  wire threshold2_mac_muocq_U74_n_21;
  wire threshold2_mac_muocq_U74_n_22;
  wire threshold2_mac_muocq_U74_n_23;
  wire threshold2_mac_muocq_U74_n_24;
  wire threshold2_mac_muocq_U74_n_25;
  wire threshold2_mac_muocq_U74_n_3;
  wire threshold2_mac_muocq_U74_n_4;
  wire threshold2_mac_muocq_U74_n_5;
  wire threshold2_mac_muocq_U74_n_6;
  wire threshold2_mac_muocq_U74_n_7;
  wire threshold2_mac_muocq_U74_n_8;
  wire threshold2_mac_muocq_U74_n_9;
  wire threshold2_mac_muocq_U75_n_0;
  wire threshold2_mac_muocq_U75_n_1;
  wire threshold2_mac_muocq_U75_n_10;
  wire threshold2_mac_muocq_U75_n_11;
  wire threshold2_mac_muocq_U75_n_12;
  wire threshold2_mac_muocq_U75_n_13;
  wire threshold2_mac_muocq_U75_n_14;
  wire threshold2_mac_muocq_U75_n_15;
  wire threshold2_mac_muocq_U75_n_16;
  wire threshold2_mac_muocq_U75_n_17;
  wire threshold2_mac_muocq_U75_n_18;
  wire threshold2_mac_muocq_U75_n_19;
  wire threshold2_mac_muocq_U75_n_2;
  wire threshold2_mac_muocq_U75_n_20;
  wire threshold2_mac_muocq_U75_n_21;
  wire threshold2_mac_muocq_U75_n_22;
  wire threshold2_mac_muocq_U75_n_23;
  wire threshold2_mac_muocq_U75_n_24;
  wire threshold2_mac_muocq_U75_n_3;
  wire threshold2_mac_muocq_U75_n_4;
  wire threshold2_mac_muocq_U75_n_5;
  wire threshold2_mac_muocq_U75_n_6;
  wire threshold2_mac_muocq_U75_n_7;
  wire threshold2_mac_muocq_U75_n_8;
  wire threshold2_mac_muocq_U75_n_9;
  wire threshold2_mac_muocq_U76_n_0;
  wire threshold2_mac_muocq_U76_n_1;
  wire threshold2_mac_muocq_U76_n_10;
  wire threshold2_mac_muocq_U76_n_11;
  wire threshold2_mac_muocq_U76_n_12;
  wire threshold2_mac_muocq_U76_n_13;
  wire threshold2_mac_muocq_U76_n_14;
  wire threshold2_mac_muocq_U76_n_15;
  wire threshold2_mac_muocq_U76_n_16;
  wire threshold2_mac_muocq_U76_n_17;
  wire threshold2_mac_muocq_U76_n_18;
  wire threshold2_mac_muocq_U76_n_19;
  wire threshold2_mac_muocq_U76_n_2;
  wire threshold2_mac_muocq_U76_n_20;
  wire threshold2_mac_muocq_U76_n_21;
  wire threshold2_mac_muocq_U76_n_22;
  wire threshold2_mac_muocq_U76_n_23;
  wire threshold2_mac_muocq_U76_n_24;
  wire threshold2_mac_muocq_U76_n_3;
  wire threshold2_mac_muocq_U76_n_4;
  wire threshold2_mac_muocq_U76_n_5;
  wire threshold2_mac_muocq_U76_n_6;
  wire threshold2_mac_muocq_U76_n_7;
  wire threshold2_mac_muocq_U76_n_8;
  wire threshold2_mac_muocq_U76_n_9;
  wire [24:2]tmp37_fu_1868_p2;
  wire [24:0]tmp37_reg_3392;
  wire \tmp37_reg_3392[13]_i_10_n_0 ;
  wire \tmp37_reg_3392[13]_i_11_n_0 ;
  wire \tmp37_reg_3392[13]_i_8_n_0 ;
  wire \tmp37_reg_3392[13]_i_9_n_0 ;
  wire \tmp37_reg_3392[24]_i_4_n_0 ;
  wire \tmp37_reg_3392[24]_i_5_n_0 ;
  wire \tmp37_reg_3392[24]_i_6_n_0 ;
  wire \tmp37_reg_3392[24]_i_7_n_0 ;
  wire \tmp37_reg_3392[24]_i_8_n_0 ;
  wire \tmp37_reg_3392[2]_i_3_n_0 ;
  wire \tmp37_reg_3392[2]_i_4_n_0 ;
  wire \tmp37_reg_3392[2]_i_5_n_0 ;
  wire \tmp37_reg_3392[9]_i_10_n_0 ;
  wire \tmp37_reg_3392[9]_i_7_n_0 ;
  wire \tmp37_reg_3392[9]_i_8_n_0 ;
  wire \tmp37_reg_3392[9]_i_9_n_0 ;
  wire \tmp37_reg_3392_reg[13]_i_6_n_0 ;
  wire \tmp37_reg_3392_reg[13]_i_6_n_1 ;
  wire \tmp37_reg_3392_reg[13]_i_6_n_2 ;
  wire \tmp37_reg_3392_reg[13]_i_6_n_3 ;
  wire \tmp37_reg_3392_reg[13]_i_7_n_2 ;
  wire \tmp37_reg_3392_reg[24]_i_2_n_2 ;
  wire \tmp37_reg_3392_reg[24]_i_3_n_0 ;
  wire \tmp37_reg_3392_reg[24]_i_3_n_1 ;
  wire \tmp37_reg_3392_reg[24]_i_3_n_2 ;
  wire \tmp37_reg_3392_reg[24]_i_3_n_3 ;
  wire \tmp37_reg_3392_reg[2]_i_2_n_0 ;
  wire \tmp37_reg_3392_reg[2]_i_2_n_1 ;
  wire \tmp37_reg_3392_reg[2]_i_2_n_2 ;
  wire \tmp37_reg_3392_reg[2]_i_2_n_3 ;
  wire \tmp37_reg_3392_reg[9]_i_6_n_0 ;
  wire \tmp37_reg_3392_reg[9]_i_6_n_1 ;
  wire \tmp37_reg_3392_reg[9]_i_6_n_2 ;
  wire \tmp37_reg_3392_reg[9]_i_6_n_3 ;
  wire [24:2]tmp60_fu_2007_p2;
  wire [24:0]tmp60_reg_3413;
  wire \tmp60_reg_3413[13]_i_10_n_0 ;
  wire \tmp60_reg_3413[13]_i_11_n_0 ;
  wire \tmp60_reg_3413[13]_i_8_n_0 ;
  wire \tmp60_reg_3413[13]_i_9_n_0 ;
  wire \tmp60_reg_3413[24]_i_4_n_0 ;
  wire \tmp60_reg_3413[24]_i_5_n_0 ;
  wire \tmp60_reg_3413[24]_i_6_n_0 ;
  wire \tmp60_reg_3413[24]_i_7_n_0 ;
  wire \tmp60_reg_3413[24]_i_8_n_0 ;
  wire \tmp60_reg_3413[2]_i_3_n_0 ;
  wire \tmp60_reg_3413[2]_i_4_n_0 ;
  wire \tmp60_reg_3413[2]_i_5_n_0 ;
  wire \tmp60_reg_3413[9]_i_10_n_0 ;
  wire \tmp60_reg_3413[9]_i_7_n_0 ;
  wire \tmp60_reg_3413[9]_i_8_n_0 ;
  wire \tmp60_reg_3413[9]_i_9_n_0 ;
  wire \tmp60_reg_3413_reg[13]_i_6_n_0 ;
  wire \tmp60_reg_3413_reg[13]_i_6_n_1 ;
  wire \tmp60_reg_3413_reg[13]_i_6_n_2 ;
  wire \tmp60_reg_3413_reg[13]_i_6_n_3 ;
  wire \tmp60_reg_3413_reg[13]_i_7_n_2 ;
  wire \tmp60_reg_3413_reg[24]_i_2_n_2 ;
  wire \tmp60_reg_3413_reg[24]_i_3_n_0 ;
  wire \tmp60_reg_3413_reg[24]_i_3_n_1 ;
  wire \tmp60_reg_3413_reg[24]_i_3_n_2 ;
  wire \tmp60_reg_3413_reg[24]_i_3_n_3 ;
  wire \tmp60_reg_3413_reg[2]_i_2_n_0 ;
  wire \tmp60_reg_3413_reg[2]_i_2_n_1 ;
  wire \tmp60_reg_3413_reg[2]_i_2_n_2 ;
  wire \tmp60_reg_3413_reg[2]_i_2_n_3 ;
  wire \tmp60_reg_3413_reg[9]_i_6_n_0 ;
  wire \tmp60_reg_3413_reg[9]_i_6_n_1 ;
  wire \tmp60_reg_3413_reg[9]_i_6_n_2 ;
  wire \tmp60_reg_3413_reg[9]_i_6_n_3 ;
  wire [24:2]tmp65_fu_2146_p2;
  wire [24:0]tmp65_reg_3434;
  wire \tmp65_reg_3434[13]_i_10_n_0 ;
  wire \tmp65_reg_3434[13]_i_11_n_0 ;
  wire \tmp65_reg_3434[13]_i_8_n_0 ;
  wire \tmp65_reg_3434[13]_i_9_n_0 ;
  wire \tmp65_reg_3434[24]_i_4_n_0 ;
  wire \tmp65_reg_3434[24]_i_5_n_0 ;
  wire \tmp65_reg_3434[24]_i_6_n_0 ;
  wire \tmp65_reg_3434[24]_i_7_n_0 ;
  wire \tmp65_reg_3434[24]_i_8_n_0 ;
  wire \tmp65_reg_3434[2]_i_3_n_0 ;
  wire \tmp65_reg_3434[2]_i_4_n_0 ;
  wire \tmp65_reg_3434[2]_i_5_n_0 ;
  wire \tmp65_reg_3434[9]_i_10_n_0 ;
  wire \tmp65_reg_3434[9]_i_7_n_0 ;
  wire \tmp65_reg_3434[9]_i_8_n_0 ;
  wire \tmp65_reg_3434[9]_i_9_n_0 ;
  wire \tmp65_reg_3434_reg[13]_i_6_n_0 ;
  wire \tmp65_reg_3434_reg[13]_i_6_n_1 ;
  wire \tmp65_reg_3434_reg[13]_i_6_n_2 ;
  wire \tmp65_reg_3434_reg[13]_i_6_n_3 ;
  wire \tmp65_reg_3434_reg[13]_i_7_n_2 ;
  wire \tmp65_reg_3434_reg[24]_i_2_n_2 ;
  wire \tmp65_reg_3434_reg[24]_i_3_n_0 ;
  wire \tmp65_reg_3434_reg[24]_i_3_n_1 ;
  wire \tmp65_reg_3434_reg[24]_i_3_n_2 ;
  wire \tmp65_reg_3434_reg[24]_i_3_n_3 ;
  wire \tmp65_reg_3434_reg[2]_i_2_n_0 ;
  wire \tmp65_reg_3434_reg[2]_i_2_n_1 ;
  wire \tmp65_reg_3434_reg[2]_i_2_n_2 ;
  wire \tmp65_reg_3434_reg[2]_i_2_n_3 ;
  wire \tmp65_reg_3434_reg[9]_i_6_n_0 ;
  wire \tmp65_reg_3434_reg[9]_i_6_n_1 ;
  wire \tmp65_reg_3434_reg[9]_i_6_n_2 ;
  wire \tmp65_reg_3434_reg[9]_i_6_n_3 ;
  wire tmp_104_reg_3489;
  wire \tmp_104_reg_3489[0]_i_10_n_0 ;
  wire \tmp_104_reg_3489[0]_i_11_n_0 ;
  wire \tmp_104_reg_3489[0]_i_14_n_0 ;
  wire \tmp_104_reg_3489[0]_i_15_n_0 ;
  wire \tmp_104_reg_3489[0]_i_16_n_0 ;
  wire \tmp_104_reg_3489[0]_i_17_n_0 ;
  wire \tmp_104_reg_3489[0]_i_19_n_0 ;
  wire \tmp_104_reg_3489[0]_i_20_n_0 ;
  wire \tmp_104_reg_3489[0]_i_21_n_0 ;
  wire \tmp_104_reg_3489[0]_i_22_n_0 ;
  wire \tmp_104_reg_3489[0]_i_23_n_0 ;
  wire \tmp_104_reg_3489[0]_i_24_n_0 ;
  wire \tmp_104_reg_3489[0]_i_25_n_0 ;
  wire \tmp_104_reg_3489[0]_i_26_n_0 ;
  wire \tmp_104_reg_3489[0]_i_27_n_0 ;
  wire \tmp_104_reg_3489[0]_i_28_n_0 ;
  wire \tmp_104_reg_3489[0]_i_29_n_0 ;
  wire \tmp_104_reg_3489[0]_i_30_n_0 ;
  wire \tmp_104_reg_3489[0]_i_32_n_0 ;
  wire \tmp_104_reg_3489[0]_i_33_n_0 ;
  wire \tmp_104_reg_3489[0]_i_34_n_0 ;
  wire \tmp_104_reg_3489[0]_i_35_n_0 ;
  wire \tmp_104_reg_3489[0]_i_36_n_0 ;
  wire \tmp_104_reg_3489[0]_i_37_n_0 ;
  wire \tmp_104_reg_3489[0]_i_38_n_0 ;
  wire \tmp_104_reg_3489[0]_i_39_n_0 ;
  wire \tmp_104_reg_3489[0]_i_3_n_0 ;
  wire \tmp_104_reg_3489[0]_i_41_n_0 ;
  wire \tmp_104_reg_3489[0]_i_42_n_0 ;
  wire \tmp_104_reg_3489[0]_i_43_n_0 ;
  wire \tmp_104_reg_3489[0]_i_44_n_0 ;
  wire \tmp_104_reg_3489[0]_i_45_n_0 ;
  wire \tmp_104_reg_3489[0]_i_46_n_0 ;
  wire \tmp_104_reg_3489[0]_i_47_n_0 ;
  wire \tmp_104_reg_3489[0]_i_48_n_0 ;
  wire \tmp_104_reg_3489[0]_i_49_n_0 ;
  wire \tmp_104_reg_3489[0]_i_4_n_0 ;
  wire \tmp_104_reg_3489[0]_i_50_n_0 ;
  wire \tmp_104_reg_3489[0]_i_51_n_0 ;
  wire \tmp_104_reg_3489[0]_i_52_n_0 ;
  wire \tmp_104_reg_3489[0]_i_53_n_0 ;
  wire \tmp_104_reg_3489[0]_i_5_n_0 ;
  wire \tmp_104_reg_3489[0]_i_6_n_0 ;
  wire \tmp_104_reg_3489[0]_i_8_n_0 ;
  wire \tmp_104_reg_3489[0]_i_9_n_0 ;
  wire \tmp_104_reg_3489_reg[0]_i_12_n_0 ;
  wire \tmp_104_reg_3489_reg[0]_i_12_n_1 ;
  wire \tmp_104_reg_3489_reg[0]_i_12_n_2 ;
  wire \tmp_104_reg_3489_reg[0]_i_12_n_3 ;
  wire \tmp_104_reg_3489_reg[0]_i_13_n_0 ;
  wire \tmp_104_reg_3489_reg[0]_i_13_n_1 ;
  wire \tmp_104_reg_3489_reg[0]_i_13_n_2 ;
  wire \tmp_104_reg_3489_reg[0]_i_13_n_3 ;
  wire \tmp_104_reg_3489_reg[0]_i_13_n_4 ;
  wire \tmp_104_reg_3489_reg[0]_i_13_n_5 ;
  wire \tmp_104_reg_3489_reg[0]_i_13_n_6 ;
  wire \tmp_104_reg_3489_reg[0]_i_13_n_7 ;
  wire \tmp_104_reg_3489_reg[0]_i_18_n_0 ;
  wire \tmp_104_reg_3489_reg[0]_i_18_n_1 ;
  wire \tmp_104_reg_3489_reg[0]_i_18_n_2 ;
  wire \tmp_104_reg_3489_reg[0]_i_18_n_3 ;
  wire \tmp_104_reg_3489_reg[0]_i_1_n_0 ;
  wire \tmp_104_reg_3489_reg[0]_i_1_n_1 ;
  wire \tmp_104_reg_3489_reg[0]_i_1_n_2 ;
  wire \tmp_104_reg_3489_reg[0]_i_1_n_3 ;
  wire \tmp_104_reg_3489_reg[0]_i_1_n_4 ;
  wire \tmp_104_reg_3489_reg[0]_i_1_n_5 ;
  wire \tmp_104_reg_3489_reg[0]_i_1_n_6 ;
  wire \tmp_104_reg_3489_reg[0]_i_1_n_7 ;
  wire \tmp_104_reg_3489_reg[0]_i_2_n_0 ;
  wire \tmp_104_reg_3489_reg[0]_i_2_n_1 ;
  wire \tmp_104_reg_3489_reg[0]_i_2_n_2 ;
  wire \tmp_104_reg_3489_reg[0]_i_2_n_3 ;
  wire \tmp_104_reg_3489_reg[0]_i_2_n_4 ;
  wire \tmp_104_reg_3489_reg[0]_i_2_n_5 ;
  wire \tmp_104_reg_3489_reg[0]_i_2_n_6 ;
  wire \tmp_104_reg_3489_reg[0]_i_2_n_7 ;
  wire \tmp_104_reg_3489_reg[0]_i_31_n_0 ;
  wire \tmp_104_reg_3489_reg[0]_i_31_n_1 ;
  wire \tmp_104_reg_3489_reg[0]_i_31_n_2 ;
  wire \tmp_104_reg_3489_reg[0]_i_31_n_3 ;
  wire \tmp_104_reg_3489_reg[0]_i_40_n_0 ;
  wire \tmp_104_reg_3489_reg[0]_i_40_n_1 ;
  wire \tmp_104_reg_3489_reg[0]_i_40_n_2 ;
  wire \tmp_104_reg_3489_reg[0]_i_40_n_3 ;
  wire \tmp_104_reg_3489_reg[0]_i_7_n_0 ;
  wire \tmp_104_reg_3489_reg[0]_i_7_n_1 ;
  wire \tmp_104_reg_3489_reg[0]_i_7_n_2 ;
  wire \tmp_104_reg_3489_reg[0]_i_7_n_3 ;
  wire \tmp_104_reg_3489_reg[0]_i_7_n_4 ;
  wire \tmp_104_reg_3489_reg[0]_i_7_n_5 ;
  wire \tmp_104_reg_3489_reg[0]_i_7_n_6 ;
  wire \tmp_104_reg_3489_reg[0]_i_7_n_7 ;
  wire tmp_105_fu_2664_p3;
  wire [16:0]tmp_20_fu_659_p2;
  wire [16:0]tmp_20_reg_3086;
  wire \tmp_20_reg_3086[3]_i_2_n_0 ;
  wire \tmp_20_reg_3086_reg[11]_i_1_n_0 ;
  wire \tmp_20_reg_3086_reg[11]_i_1_n_1 ;
  wire \tmp_20_reg_3086_reg[11]_i_1_n_2 ;
  wire \tmp_20_reg_3086_reg[11]_i_1_n_3 ;
  wire \tmp_20_reg_3086_reg[15]_i_1_n_0 ;
  wire \tmp_20_reg_3086_reg[15]_i_1_n_1 ;
  wire \tmp_20_reg_3086_reg[15]_i_1_n_2 ;
  wire \tmp_20_reg_3086_reg[15]_i_1_n_3 ;
  wire \tmp_20_reg_3086_reg[3]_i_1_n_0 ;
  wire \tmp_20_reg_3086_reg[3]_i_1_n_1 ;
  wire \tmp_20_reg_3086_reg[3]_i_1_n_2 ;
  wire \tmp_20_reg_3086_reg[3]_i_1_n_3 ;
  wire \tmp_20_reg_3086_reg[7]_i_1_n_0 ;
  wire \tmp_20_reg_3086_reg[7]_i_1_n_1 ;
  wire \tmp_20_reg_3086_reg[7]_i_1_n_2 ;
  wire \tmp_20_reg_3086_reg[7]_i_1_n_3 ;
  wire [16:0]tmp_21_fu_664_p2;
  wire [16:0]tmp_21_reg_3091;
  wire \tmp_21_reg_3091[3]_i_2_n_0 ;
  wire \tmp_21_reg_3091_reg[11]_i_1_n_0 ;
  wire \tmp_21_reg_3091_reg[11]_i_1_n_1 ;
  wire \tmp_21_reg_3091_reg[11]_i_1_n_2 ;
  wire \tmp_21_reg_3091_reg[11]_i_1_n_3 ;
  wire \tmp_21_reg_3091_reg[15]_i_1_n_0 ;
  wire \tmp_21_reg_3091_reg[15]_i_1_n_1 ;
  wire \tmp_21_reg_3091_reg[15]_i_1_n_2 ;
  wire \tmp_21_reg_3091_reg[15]_i_1_n_3 ;
  wire \tmp_21_reg_3091_reg[3]_i_1_n_0 ;
  wire \tmp_21_reg_3091_reg[3]_i_1_n_1 ;
  wire \tmp_21_reg_3091_reg[3]_i_1_n_2 ;
  wire \tmp_21_reg_3091_reg[3]_i_1_n_3 ;
  wire \tmp_21_reg_3091_reg[7]_i_1_n_0 ;
  wire \tmp_21_reg_3091_reg[7]_i_1_n_1 ;
  wire \tmp_21_reg_3091_reg[7]_i_1_n_2 ;
  wire \tmp_21_reg_3091_reg[7]_i_1_n_3 ;
  wire [0:0]tmp_22_fu_692_p2;
  wire [1:1]tmp_22_reg_3103;
  wire [0:0]tmp_25_fu_719_p2;
  wire \tmp_25_reg_3115[1]_i_1_n_0 ;
  wire tmp_26_fu_736_p2;
  wire tmp_26_reg_3129;
  wire \tmp_26_reg_3129[0]_i_10_n_0 ;
  wire \tmp_26_reg_3129[0]_i_11_n_0 ;
  wire \tmp_26_reg_3129[0]_i_12_n_0 ;
  wire \tmp_26_reg_3129[0]_i_13_n_0 ;
  wire \tmp_26_reg_3129[0]_i_14_n_0 ;
  wire \tmp_26_reg_3129[0]_i_15_n_0 ;
  wire \tmp_26_reg_3129[0]_i_16_n_0 ;
  wire \tmp_26_reg_3129[0]_i_17_n_0 ;
  wire \tmp_26_reg_3129[0]_i_18_n_0 ;
  wire \tmp_26_reg_3129[0]_i_19_n_0 ;
  wire \tmp_26_reg_3129[0]_i_20_n_0 ;
  wire \tmp_26_reg_3129[0]_i_3_n_0 ;
  wire \tmp_26_reg_3129[0]_i_5_n_0 ;
  wire \tmp_26_reg_3129[0]_i_6_n_0 ;
  wire \tmp_26_reg_3129[0]_i_7_n_0 ;
  wire \tmp_26_reg_3129[0]_i_8_n_0 ;
  wire \tmp_26_reg_3129[0]_i_9_n_0 ;
  wire \tmp_26_reg_3129_reg[0]_i_2_n_0 ;
  wire \tmp_26_reg_3129_reg[0]_i_2_n_1 ;
  wire \tmp_26_reg_3129_reg[0]_i_2_n_2 ;
  wire \tmp_26_reg_3129_reg[0]_i_2_n_3 ;
  wire \tmp_26_reg_3129_reg[0]_i_4_n_0 ;
  wire \tmp_26_reg_3129_reg[0]_i_4_n_1 ;
  wire \tmp_26_reg_3129_reg[0]_i_4_n_2 ;
  wire \tmp_26_reg_3129_reg[0]_i_4_n_3 ;
  wire \tmp_27_reg_3143[0]_i_1_n_0 ;
  wire \tmp_27_reg_3143_reg_n_0_[0] ;
  wire tmp_28_fu_775_p2;
  wire tmp_28_reg_3151;
  wire \tmp_28_reg_3151[0]_i_10_n_0 ;
  wire \tmp_28_reg_3151[0]_i_11_n_0 ;
  wire \tmp_28_reg_3151[0]_i_12_n_0 ;
  wire \tmp_28_reg_3151[0]_i_13_n_0 ;
  wire \tmp_28_reg_3151[0]_i_14_n_0 ;
  wire \tmp_28_reg_3151[0]_i_15_n_0 ;
  wire \tmp_28_reg_3151[0]_i_16_n_0 ;
  wire \tmp_28_reg_3151[0]_i_17_n_0 ;
  wire \tmp_28_reg_3151[0]_i_18_n_0 ;
  wire \tmp_28_reg_3151[0]_i_19_n_0 ;
  wire \tmp_28_reg_3151[0]_i_20_n_0 ;
  wire \tmp_28_reg_3151[0]_i_3_n_0 ;
  wire \tmp_28_reg_3151[0]_i_5_n_0 ;
  wire \tmp_28_reg_3151[0]_i_6_n_0 ;
  wire \tmp_28_reg_3151[0]_i_7_n_0 ;
  wire \tmp_28_reg_3151[0]_i_8_n_0 ;
  wire \tmp_28_reg_3151[0]_i_9_n_0 ;
  wire \tmp_28_reg_3151_reg[0]_i_2_n_0 ;
  wire \tmp_28_reg_3151_reg[0]_i_2_n_1 ;
  wire \tmp_28_reg_3151_reg[0]_i_2_n_2 ;
  wire \tmp_28_reg_3151_reg[0]_i_2_n_3 ;
  wire \tmp_28_reg_3151_reg[0]_i_4_n_0 ;
  wire \tmp_28_reg_3151_reg[0]_i_4_n_1 ;
  wire \tmp_28_reg_3151_reg[0]_i_4_n_2 ;
  wire \tmp_28_reg_3151_reg[0]_i_4_n_3 ;
  wire tmp_30_fu_800_p2;
  wire \tmp_354_2_cast_cast_s_reg_3110[3]_i_2_n_0 ;
  wire \tmp_354_2_cast_cast_s_reg_3110[3]_i_3_n_0 ;
  wire \tmp_354_2_cast_cast_s_reg_3110[3]_i_4_n_0 ;
  wire \tmp_354_2_cast_cast_s_reg_3110[7]_i_2_n_0 ;
  wire \tmp_354_2_cast_cast_s_reg_3110[7]_i_3_n_0 ;
  wire \tmp_354_2_cast_cast_s_reg_3110[7]_i_4_n_0 ;
  wire \tmp_354_2_cast_cast_s_reg_3110[7]_i_5_n_0 ;
  wire \tmp_354_2_cast_cast_s_reg_3110[9]_i_2_n_0 ;
  wire \tmp_354_2_cast_cast_s_reg_3110[9]_i_3_n_0 ;
  wire \tmp_354_2_cast_cast_s_reg_3110_reg[3]_i_1_n_0 ;
  wire \tmp_354_2_cast_cast_s_reg_3110_reg[3]_i_1_n_1 ;
  wire \tmp_354_2_cast_cast_s_reg_3110_reg[3]_i_1_n_2 ;
  wire \tmp_354_2_cast_cast_s_reg_3110_reg[3]_i_1_n_3 ;
  wire \tmp_354_2_cast_cast_s_reg_3110_reg[7]_i_1_n_0 ;
  wire \tmp_354_2_cast_cast_s_reg_3110_reg[7]_i_1_n_1 ;
  wire \tmp_354_2_cast_cast_s_reg_3110_reg[7]_i_1_n_2 ;
  wire \tmp_354_2_cast_cast_s_reg_3110_reg[7]_i_1_n_3 ;
  wire \tmp_354_2_cast_cast_s_reg_3110_reg[9]_i_1_n_3 ;
  wire [8:0]tmp_354_2_cast_cast_s_reg_3110_reg__0;
  wire [9:1]tmp_354_2_fu_709_p2;
  wire tmp_358_0_0_not_fu_741_p2;
  wire tmp_358_0_0_not_reg_3133;
  wire \tmp_402_0_1_reg_3147[0]_i_1_n_0 ;
  wire \tmp_402_0_1_reg_3147_reg_n_0_[0] ;
  wire tmp_428_0_1_fu_862_p2;
  wire tmp_428_0_2_fu_924_p2;
  wire tmp_446_0_1_cast_fu_2242_p10;
  wire tmp_446_1_1_cast_fu_2347_p10;
  wire tmp_446_2_1_cast_fu_2452_p10;
  wire tmp_45_fu_1107_p2;
  wire [4:0]tmp_60_reg_3454;
  wire \tmp_60_reg_3454[1]_i_2_n_0 ;
  wire \tmp_60_reg_3454[1]_i_3_n_0 ;
  wire \tmp_60_reg_3454[1]_i_4_n_0 ;
  wire \tmp_60_reg_3454[1]_i_5_n_0 ;
  wire \tmp_60_reg_3454[4]_i_10_n_0 ;
  wire \tmp_60_reg_3454[4]_i_11_n_0 ;
  wire \tmp_60_reg_3454[4]_i_12_n_0 ;
  wire \tmp_60_reg_3454[4]_i_13_n_0 ;
  wire \tmp_60_reg_3454[4]_i_14_n_0 ;
  wire \tmp_60_reg_3454[4]_i_15_n_0 ;
  wire \tmp_60_reg_3454[4]_i_3_n_0 ;
  wire \tmp_60_reg_3454[4]_i_5_n_0 ;
  wire \tmp_60_reg_3454[4]_i_6_n_0 ;
  wire \tmp_60_reg_3454[4]_i_7_n_0 ;
  wire \tmp_60_reg_3454[4]_i_8_n_0 ;
  wire \tmp_60_reg_3454[4]_i_9_n_0 ;
  wire \tmp_60_reg_3454_reg[1]_i_1_n_0 ;
  wire \tmp_60_reg_3454_reg[1]_i_1_n_1 ;
  wire \tmp_60_reg_3454_reg[1]_i_1_n_2 ;
  wire \tmp_60_reg_3454_reg[1]_i_1_n_3 ;
  wire \tmp_60_reg_3454_reg[1]_i_1_n_4 ;
  wire \tmp_60_reg_3454_reg[1]_i_1_n_5 ;
  wire \tmp_60_reg_3454_reg[1]_i_1_n_6 ;
  wire \tmp_60_reg_3454_reg[1]_i_1_n_7 ;
  wire \tmp_60_reg_3454_reg[4]_i_1_n_1 ;
  wire \tmp_60_reg_3454_reg[4]_i_1_n_3 ;
  wire \tmp_60_reg_3454_reg[4]_i_1_n_6 ;
  wire \tmp_60_reg_3454_reg[4]_i_1_n_7 ;
  wire \tmp_60_reg_3454_reg[4]_i_2_n_3 ;
  wire \tmp_60_reg_3454_reg[4]_i_4_n_0 ;
  wire \tmp_60_reg_3454_reg[4]_i_4_n_1 ;
  wire \tmp_60_reg_3454_reg[4]_i_4_n_2 ;
  wire \tmp_60_reg_3454_reg[4]_i_4_n_3 ;
  wire [4:0]tmp_69_reg_3474;
  wire \tmp_69_reg_3474[1]_i_2_n_0 ;
  wire \tmp_69_reg_3474[1]_i_3_n_0 ;
  wire \tmp_69_reg_3474[1]_i_4_n_0 ;
  wire \tmp_69_reg_3474[1]_i_5_n_0 ;
  wire \tmp_69_reg_3474[4]_i_10_n_0 ;
  wire \tmp_69_reg_3474[4]_i_11_n_0 ;
  wire \tmp_69_reg_3474[4]_i_12_n_0 ;
  wire \tmp_69_reg_3474[4]_i_13_n_0 ;
  wire \tmp_69_reg_3474[4]_i_14_n_0 ;
  wire \tmp_69_reg_3474[4]_i_15_n_0 ;
  wire \tmp_69_reg_3474[4]_i_3_n_0 ;
  wire \tmp_69_reg_3474[4]_i_5_n_0 ;
  wire \tmp_69_reg_3474[4]_i_6_n_0 ;
  wire \tmp_69_reg_3474[4]_i_7_n_0 ;
  wire \tmp_69_reg_3474[4]_i_8_n_0 ;
  wire \tmp_69_reg_3474[4]_i_9_n_0 ;
  wire \tmp_69_reg_3474_reg[1]_i_1_n_0 ;
  wire \tmp_69_reg_3474_reg[1]_i_1_n_1 ;
  wire \tmp_69_reg_3474_reg[1]_i_1_n_2 ;
  wire \tmp_69_reg_3474_reg[1]_i_1_n_3 ;
  wire \tmp_69_reg_3474_reg[1]_i_1_n_4 ;
  wire \tmp_69_reg_3474_reg[1]_i_1_n_5 ;
  wire \tmp_69_reg_3474_reg[1]_i_1_n_6 ;
  wire \tmp_69_reg_3474_reg[1]_i_1_n_7 ;
  wire \tmp_69_reg_3474_reg[4]_i_1_n_1 ;
  wire \tmp_69_reg_3474_reg[4]_i_1_n_3 ;
  wire \tmp_69_reg_3474_reg[4]_i_1_n_6 ;
  wire \tmp_69_reg_3474_reg[4]_i_1_n_7 ;
  wire \tmp_69_reg_3474_reg[4]_i_2_n_3 ;
  wire \tmp_69_reg_3474_reg[4]_i_4_n_0 ;
  wire \tmp_69_reg_3474_reg[4]_i_4_n_1 ;
  wire \tmp_69_reg_3474_reg[4]_i_4_n_2 ;
  wire \tmp_69_reg_3474_reg[4]_i_4_n_3 ;
  wire [4:0]tmp_77_reg_3494;
  wire \tmp_77_reg_3494[1]_i_2_n_0 ;
  wire \tmp_77_reg_3494[1]_i_3_n_0 ;
  wire \tmp_77_reg_3494[1]_i_4_n_0 ;
  wire \tmp_77_reg_3494[1]_i_5_n_0 ;
  wire \tmp_77_reg_3494[4]_i_10_n_0 ;
  wire \tmp_77_reg_3494[4]_i_11_n_0 ;
  wire \tmp_77_reg_3494[4]_i_12_n_0 ;
  wire \tmp_77_reg_3494[4]_i_13_n_0 ;
  wire \tmp_77_reg_3494[4]_i_14_n_0 ;
  wire \tmp_77_reg_3494[4]_i_15_n_0 ;
  wire \tmp_77_reg_3494[4]_i_3_n_0 ;
  wire \tmp_77_reg_3494[4]_i_5_n_0 ;
  wire \tmp_77_reg_3494[4]_i_6_n_0 ;
  wire \tmp_77_reg_3494[4]_i_7_n_0 ;
  wire \tmp_77_reg_3494[4]_i_8_n_0 ;
  wire \tmp_77_reg_3494[4]_i_9_n_0 ;
  wire \tmp_77_reg_3494_reg[1]_i_1_n_0 ;
  wire \tmp_77_reg_3494_reg[1]_i_1_n_1 ;
  wire \tmp_77_reg_3494_reg[1]_i_1_n_2 ;
  wire \tmp_77_reg_3494_reg[1]_i_1_n_3 ;
  wire \tmp_77_reg_3494_reg[1]_i_1_n_4 ;
  wire \tmp_77_reg_3494_reg[1]_i_1_n_5 ;
  wire \tmp_77_reg_3494_reg[1]_i_1_n_6 ;
  wire \tmp_77_reg_3494_reg[1]_i_1_n_7 ;
  wire \tmp_77_reg_3494_reg[4]_i_1_n_2 ;
  wire \tmp_77_reg_3494_reg[4]_i_1_n_3 ;
  wire \tmp_77_reg_3494_reg[4]_i_1_n_5 ;
  wire \tmp_77_reg_3494_reg[4]_i_1_n_6 ;
  wire \tmp_77_reg_3494_reg[4]_i_1_n_7 ;
  wire \tmp_77_reg_3494_reg[4]_i_2_n_3 ;
  wire \tmp_77_reg_3494_reg[4]_i_4_n_0 ;
  wire \tmp_77_reg_3494_reg[4]_i_4_n_1 ;
  wire \tmp_77_reg_3494_reg[4]_i_4_n_2 ;
  wire \tmp_77_reg_3494_reg[4]_i_4_n_3 ;
  wire [9:0]tmp_89_fu_1170_p1;
  wire [0:0]\tmp_89_reg_3203_reg[0]_0 ;
  wire tmp_92_reg_3449;
  wire \tmp_92_reg_3449[0]_i_10_n_0 ;
  wire \tmp_92_reg_3449[0]_i_11_n_0 ;
  wire \tmp_92_reg_3449[0]_i_12_n_0 ;
  wire \tmp_92_reg_3449[0]_i_15_n_0 ;
  wire \tmp_92_reg_3449[0]_i_16_n_0 ;
  wire \tmp_92_reg_3449[0]_i_17_n_0 ;
  wire \tmp_92_reg_3449[0]_i_18_n_0 ;
  wire \tmp_92_reg_3449[0]_i_20_n_0 ;
  wire \tmp_92_reg_3449[0]_i_21_n_0 ;
  wire \tmp_92_reg_3449[0]_i_22_n_0 ;
  wire \tmp_92_reg_3449[0]_i_23_n_0 ;
  wire \tmp_92_reg_3449[0]_i_24_n_0 ;
  wire \tmp_92_reg_3449[0]_i_25_n_0 ;
  wire \tmp_92_reg_3449[0]_i_26_n_0 ;
  wire \tmp_92_reg_3449[0]_i_27_n_0 ;
  wire \tmp_92_reg_3449[0]_i_28_n_0 ;
  wire \tmp_92_reg_3449[0]_i_29_n_0 ;
  wire \tmp_92_reg_3449[0]_i_30_n_0 ;
  wire \tmp_92_reg_3449[0]_i_31_n_0 ;
  wire \tmp_92_reg_3449[0]_i_33_n_0 ;
  wire \tmp_92_reg_3449[0]_i_34_n_0 ;
  wire \tmp_92_reg_3449[0]_i_35_n_0 ;
  wire \tmp_92_reg_3449[0]_i_36_n_0 ;
  wire \tmp_92_reg_3449[0]_i_37_n_0 ;
  wire \tmp_92_reg_3449[0]_i_38_n_0 ;
  wire \tmp_92_reg_3449[0]_i_39_n_0 ;
  wire \tmp_92_reg_3449[0]_i_40_n_0 ;
  wire \tmp_92_reg_3449[0]_i_42_n_0 ;
  wire \tmp_92_reg_3449[0]_i_43_n_0 ;
  wire \tmp_92_reg_3449[0]_i_44_n_0 ;
  wire \tmp_92_reg_3449[0]_i_45_n_0 ;
  wire \tmp_92_reg_3449[0]_i_46_n_0 ;
  wire \tmp_92_reg_3449[0]_i_47_n_0 ;
  wire \tmp_92_reg_3449[0]_i_48_n_0 ;
  wire \tmp_92_reg_3449[0]_i_49_n_0 ;
  wire \tmp_92_reg_3449[0]_i_4_n_0 ;
  wire \tmp_92_reg_3449[0]_i_50_n_0 ;
  wire \tmp_92_reg_3449[0]_i_51_n_0 ;
  wire \tmp_92_reg_3449[0]_i_52_n_0 ;
  wire \tmp_92_reg_3449[0]_i_53_n_0 ;
  wire \tmp_92_reg_3449[0]_i_54_n_0 ;
  wire \tmp_92_reg_3449[0]_i_55_n_0 ;
  wire \tmp_92_reg_3449[0]_i_56_n_0 ;
  wire \tmp_92_reg_3449[0]_i_5_n_0 ;
  wire \tmp_92_reg_3449[0]_i_6_n_0 ;
  wire \tmp_92_reg_3449[0]_i_7_n_0 ;
  wire \tmp_92_reg_3449[0]_i_9_n_0 ;
  wire \tmp_92_reg_3449_reg[0]_i_13_n_0 ;
  wire \tmp_92_reg_3449_reg[0]_i_13_n_1 ;
  wire \tmp_92_reg_3449_reg[0]_i_13_n_2 ;
  wire \tmp_92_reg_3449_reg[0]_i_13_n_3 ;
  wire \tmp_92_reg_3449_reg[0]_i_14_n_0 ;
  wire \tmp_92_reg_3449_reg[0]_i_14_n_1 ;
  wire \tmp_92_reg_3449_reg[0]_i_14_n_2 ;
  wire \tmp_92_reg_3449_reg[0]_i_14_n_3 ;
  wire \tmp_92_reg_3449_reg[0]_i_19_n_0 ;
  wire \tmp_92_reg_3449_reg[0]_i_19_n_1 ;
  wire \tmp_92_reg_3449_reg[0]_i_19_n_2 ;
  wire \tmp_92_reg_3449_reg[0]_i_19_n_3 ;
  wire \tmp_92_reg_3449_reg[0]_i_2_n_0 ;
  wire \tmp_92_reg_3449_reg[0]_i_2_n_1 ;
  wire \tmp_92_reg_3449_reg[0]_i_2_n_2 ;
  wire \tmp_92_reg_3449_reg[0]_i_2_n_3 ;
  wire \tmp_92_reg_3449_reg[0]_i_2_n_4 ;
  wire \tmp_92_reg_3449_reg[0]_i_2_n_5 ;
  wire \tmp_92_reg_3449_reg[0]_i_2_n_6 ;
  wire \tmp_92_reg_3449_reg[0]_i_32_n_0 ;
  wire \tmp_92_reg_3449_reg[0]_i_32_n_1 ;
  wire \tmp_92_reg_3449_reg[0]_i_32_n_2 ;
  wire \tmp_92_reg_3449_reg[0]_i_32_n_3 ;
  wire \tmp_92_reg_3449_reg[0]_i_3_n_0 ;
  wire \tmp_92_reg_3449_reg[0]_i_3_n_1 ;
  wire \tmp_92_reg_3449_reg[0]_i_3_n_2 ;
  wire \tmp_92_reg_3449_reg[0]_i_3_n_3 ;
  wire \tmp_92_reg_3449_reg[0]_i_41_n_0 ;
  wire \tmp_92_reg_3449_reg[0]_i_41_n_1 ;
  wire \tmp_92_reg_3449_reg[0]_i_41_n_2 ;
  wire \tmp_92_reg_3449_reg[0]_i_41_n_3 ;
  wire \tmp_92_reg_3449_reg[0]_i_8_n_0 ;
  wire \tmp_92_reg_3449_reg[0]_i_8_n_1 ;
  wire \tmp_92_reg_3449_reg[0]_i_8_n_2 ;
  wire \tmp_92_reg_3449_reg[0]_i_8_n_3 ;
  wire tmp_93_fu_2554_p3;
  wire tmp_98_reg_3469;
  wire \tmp_98_reg_3469[0]_i_10_n_0 ;
  wire \tmp_98_reg_3469[0]_i_11_n_0 ;
  wire \tmp_98_reg_3469[0]_i_14_n_0 ;
  wire \tmp_98_reg_3469[0]_i_15_n_0 ;
  wire \tmp_98_reg_3469[0]_i_16_n_0 ;
  wire \tmp_98_reg_3469[0]_i_17_n_0 ;
  wire \tmp_98_reg_3469[0]_i_19_n_0 ;
  wire \tmp_98_reg_3469[0]_i_20_n_0 ;
  wire \tmp_98_reg_3469[0]_i_21_n_0 ;
  wire \tmp_98_reg_3469[0]_i_22_n_0 ;
  wire \tmp_98_reg_3469[0]_i_23_n_0 ;
  wire \tmp_98_reg_3469[0]_i_24_n_0 ;
  wire \tmp_98_reg_3469[0]_i_25_n_0 ;
  wire \tmp_98_reg_3469[0]_i_26_n_0 ;
  wire \tmp_98_reg_3469[0]_i_27_n_0 ;
  wire \tmp_98_reg_3469[0]_i_28_n_0 ;
  wire \tmp_98_reg_3469[0]_i_29_n_0 ;
  wire \tmp_98_reg_3469[0]_i_30_n_0 ;
  wire \tmp_98_reg_3469[0]_i_32_n_0 ;
  wire \tmp_98_reg_3469[0]_i_33_n_0 ;
  wire \tmp_98_reg_3469[0]_i_34_n_0 ;
  wire \tmp_98_reg_3469[0]_i_35_n_0 ;
  wire \tmp_98_reg_3469[0]_i_36_n_0 ;
  wire \tmp_98_reg_3469[0]_i_37_n_0 ;
  wire \tmp_98_reg_3469[0]_i_38_n_0 ;
  wire \tmp_98_reg_3469[0]_i_39_n_0 ;
  wire \tmp_98_reg_3469[0]_i_3_n_0 ;
  wire \tmp_98_reg_3469[0]_i_41_n_0 ;
  wire \tmp_98_reg_3469[0]_i_42_n_0 ;
  wire \tmp_98_reg_3469[0]_i_43_n_0 ;
  wire \tmp_98_reg_3469[0]_i_44_n_0 ;
  wire \tmp_98_reg_3469[0]_i_45_n_0 ;
  wire \tmp_98_reg_3469[0]_i_46_n_0 ;
  wire \tmp_98_reg_3469[0]_i_47_n_0 ;
  wire \tmp_98_reg_3469[0]_i_48_n_0 ;
  wire \tmp_98_reg_3469[0]_i_49_n_0 ;
  wire \tmp_98_reg_3469[0]_i_4_n_0 ;
  wire \tmp_98_reg_3469[0]_i_50_n_0 ;
  wire \tmp_98_reg_3469[0]_i_51_n_0 ;
  wire \tmp_98_reg_3469[0]_i_52_n_0 ;
  wire \tmp_98_reg_3469[0]_i_53_n_0 ;
  wire \tmp_98_reg_3469[0]_i_54_n_0 ;
  wire \tmp_98_reg_3469[0]_i_55_n_0 ;
  wire \tmp_98_reg_3469[0]_i_5_n_0 ;
  wire \tmp_98_reg_3469[0]_i_6_n_0 ;
  wire \tmp_98_reg_3469[0]_i_8_n_0 ;
  wire \tmp_98_reg_3469[0]_i_9_n_0 ;
  wire \tmp_98_reg_3469_reg[0]_i_12_n_0 ;
  wire \tmp_98_reg_3469_reg[0]_i_12_n_1 ;
  wire \tmp_98_reg_3469_reg[0]_i_12_n_2 ;
  wire \tmp_98_reg_3469_reg[0]_i_12_n_3 ;
  wire \tmp_98_reg_3469_reg[0]_i_13_n_0 ;
  wire \tmp_98_reg_3469_reg[0]_i_13_n_1 ;
  wire \tmp_98_reg_3469_reg[0]_i_13_n_2 ;
  wire \tmp_98_reg_3469_reg[0]_i_13_n_3 ;
  wire \tmp_98_reg_3469_reg[0]_i_18_n_0 ;
  wire \tmp_98_reg_3469_reg[0]_i_18_n_1 ;
  wire \tmp_98_reg_3469_reg[0]_i_18_n_2 ;
  wire \tmp_98_reg_3469_reg[0]_i_18_n_3 ;
  wire \tmp_98_reg_3469_reg[0]_i_1_n_0 ;
  wire \tmp_98_reg_3469_reg[0]_i_1_n_1 ;
  wire \tmp_98_reg_3469_reg[0]_i_1_n_2 ;
  wire \tmp_98_reg_3469_reg[0]_i_1_n_3 ;
  wire \tmp_98_reg_3469_reg[0]_i_1_n_4 ;
  wire \tmp_98_reg_3469_reg[0]_i_1_n_5 ;
  wire \tmp_98_reg_3469_reg[0]_i_1_n_6 ;
  wire \tmp_98_reg_3469_reg[0]_i_2_n_0 ;
  wire \tmp_98_reg_3469_reg[0]_i_2_n_1 ;
  wire \tmp_98_reg_3469_reg[0]_i_2_n_2 ;
  wire \tmp_98_reg_3469_reg[0]_i_2_n_3 ;
  wire \tmp_98_reg_3469_reg[0]_i_31_n_0 ;
  wire \tmp_98_reg_3469_reg[0]_i_31_n_1 ;
  wire \tmp_98_reg_3469_reg[0]_i_31_n_2 ;
  wire \tmp_98_reg_3469_reg[0]_i_31_n_3 ;
  wire \tmp_98_reg_3469_reg[0]_i_40_n_0 ;
  wire \tmp_98_reg_3469_reg[0]_i_40_n_1 ;
  wire \tmp_98_reg_3469_reg[0]_i_40_n_2 ;
  wire \tmp_98_reg_3469_reg[0]_i_40_n_3 ;
  wire \tmp_98_reg_3469_reg[0]_i_7_n_0 ;
  wire \tmp_98_reg_3469_reg[0]_i_7_n_1 ;
  wire \tmp_98_reg_3469_reg[0]_i_7_n_2 ;
  wire \tmp_98_reg_3469_reg[0]_i_7_n_3 ;
  wire tmp_99_fu_2609_p3;
  wire [1:1]tmp_reg_3096;
  wire \tmp_reg_3096[1]_i_1_n_0 ;
  wire [1:0]tmp_s_reg_606;
  wire \tmp_s_reg_606[0]_i_1_n_0 ;
  wire \tmp_s_reg_606[1]_i_1_n_0 ;
  wire [9:2]x_reg_3198;
  wire \x_reg_3198[3]_i_10_n_0 ;
  wire \x_reg_3198[3]_i_11_n_0 ;
  wire \x_reg_3198[3]_i_4_n_0 ;
  wire \x_reg_3198[3]_i_5_n_0 ;
  wire \x_reg_3198[3]_i_6_n_0 ;
  wire \x_reg_3198[3]_i_7_n_0 ;
  wire \x_reg_3198[3]_i_8_n_0 ;
  wire \x_reg_3198[3]_i_9_n_0 ;
  wire \x_reg_3198[4]_i_3_n_0 ;
  wire \x_reg_3198[4]_i_4_n_0 ;
  wire \x_reg_3198[4]_i_5_n_0 ;
  wire \x_reg_3198[4]_i_6_n_0 ;
  wire \x_reg_3198[7]_i_10_n_0 ;
  wire \x_reg_3198[7]_i_11_n_0 ;
  wire \x_reg_3198[7]_i_4_n_0 ;
  wire \x_reg_3198[7]_i_5_n_0 ;
  wire \x_reg_3198[7]_i_6_n_0 ;
  wire \x_reg_3198[7]_i_7_n_0 ;
  wire \x_reg_3198[7]_i_8_n_0 ;
  wire \x_reg_3198[7]_i_9_n_0 ;
  wire \x_reg_3198[8]_i_3_n_0 ;
  wire \x_reg_3198[8]_i_4_n_0 ;
  wire \x_reg_3198[8]_i_5_n_0 ;
  wire \x_reg_3198[8]_i_6_n_0 ;
  wire \x_reg_3198[9]_i_10_n_0 ;
  wire \x_reg_3198[9]_i_11_n_0 ;
  wire \x_reg_3198[9]_i_12_n_0 ;
  wire \x_reg_3198[9]_i_13_n_0 ;
  wire \x_reg_3198[9]_i_14_n_0 ;
  wire \x_reg_3198[9]_i_15_n_0 ;
  wire \x_reg_3198[9]_i_16_n_0 ;
  wire \x_reg_3198[9]_i_17_n_0 ;
  wire \x_reg_3198[9]_i_18_n_0 ;
  wire \x_reg_3198[9]_i_20_n_0 ;
  wire \x_reg_3198[9]_i_21_n_0 ;
  wire \x_reg_3198[9]_i_22_n_0 ;
  wire \x_reg_3198[9]_i_23_n_0 ;
  wire \x_reg_3198[9]_i_24_n_0 ;
  wire \x_reg_3198[9]_i_25_n_0 ;
  wire \x_reg_3198[9]_i_26_n_0 ;
  wire \x_reg_3198[9]_i_27_n_0 ;
  wire \x_reg_3198[9]_i_29_n_0 ;
  wire \x_reg_3198[9]_i_30_n_0 ;
  wire \x_reg_3198[9]_i_31_n_0 ;
  wire \x_reg_3198[9]_i_32_n_0 ;
  wire \x_reg_3198[9]_i_33_n_0 ;
  wire \x_reg_3198[9]_i_34_n_0 ;
  wire \x_reg_3198[9]_i_35_n_0 ;
  wire \x_reg_3198[9]_i_36_n_0 ;
  wire \x_reg_3198[9]_i_37_n_0 ;
  wire \x_reg_3198[9]_i_39_n_0 ;
  wire \x_reg_3198[9]_i_40_n_0 ;
  wire \x_reg_3198[9]_i_41_n_0 ;
  wire \x_reg_3198[9]_i_42_n_0 ;
  wire \x_reg_3198[9]_i_43_n_0 ;
  wire \x_reg_3198[9]_i_44_n_0 ;
  wire \x_reg_3198[9]_i_45_n_0 ;
  wire \x_reg_3198[9]_i_46_n_0 ;
  wire \x_reg_3198[9]_i_47_n_0 ;
  wire \x_reg_3198[9]_i_48_n_0 ;
  wire \x_reg_3198[9]_i_49_n_0 ;
  wire \x_reg_3198[9]_i_50_n_0 ;
  wire \x_reg_3198[9]_i_51_n_0 ;
  wire \x_reg_3198[9]_i_52_n_0 ;
  wire \x_reg_3198[9]_i_53_n_0 ;
  wire \x_reg_3198[9]_i_54_n_0 ;
  wire \x_reg_3198[9]_i_55_n_0 ;
  wire \x_reg_3198[9]_i_56_n_0 ;
  wire \x_reg_3198[9]_i_57_n_0 ;
  wire \x_reg_3198[9]_i_58_n_0 ;
  wire \x_reg_3198[9]_i_6_n_0 ;
  wire \x_reg_3198[9]_i_7_n_0 ;
  wire \x_reg_3198[9]_i_9_n_0 ;
  wire \x_reg_3198_reg[3]_i_2_n_0 ;
  wire \x_reg_3198_reg[3]_i_2_n_1 ;
  wire \x_reg_3198_reg[3]_i_2_n_2 ;
  wire \x_reg_3198_reg[3]_i_2_n_3 ;
  wire \x_reg_3198_reg[3]_i_3_n_0 ;
  wire \x_reg_3198_reg[3]_i_3_n_1 ;
  wire \x_reg_3198_reg[3]_i_3_n_2 ;
  wire \x_reg_3198_reg[3]_i_3_n_3 ;
  wire \x_reg_3198_reg[4]_i_2_n_0 ;
  wire \x_reg_3198_reg[4]_i_2_n_1 ;
  wire \x_reg_3198_reg[4]_i_2_n_2 ;
  wire \x_reg_3198_reg[4]_i_2_n_3 ;
  wire \x_reg_3198_reg[7]_i_2_n_0 ;
  wire \x_reg_3198_reg[7]_i_2_n_1 ;
  wire \x_reg_3198_reg[7]_i_2_n_2 ;
  wire \x_reg_3198_reg[7]_i_2_n_3 ;
  wire \x_reg_3198_reg[7]_i_3_n_0 ;
  wire \x_reg_3198_reg[7]_i_3_n_1 ;
  wire \x_reg_3198_reg[7]_i_3_n_2 ;
  wire \x_reg_3198_reg[7]_i_3_n_3 ;
  wire \x_reg_3198_reg[8]_i_2_n_0 ;
  wire \x_reg_3198_reg[8]_i_2_n_1 ;
  wire \x_reg_3198_reg[8]_i_2_n_2 ;
  wire \x_reg_3198_reg[8]_i_2_n_3 ;
  wire \x_reg_3198_reg[9]_i_19_n_0 ;
  wire \x_reg_3198_reg[9]_i_19_n_1 ;
  wire \x_reg_3198_reg[9]_i_19_n_2 ;
  wire \x_reg_3198_reg[9]_i_19_n_3 ;
  wire \x_reg_3198_reg[9]_i_2_n_3 ;
  wire \x_reg_3198_reg[9]_i_38_n_0 ;
  wire \x_reg_3198_reg[9]_i_38_n_1 ;
  wire \x_reg_3198_reg[9]_i_38_n_2 ;
  wire \x_reg_3198_reg[9]_i_38_n_3 ;
  wire \x_reg_3198_reg[9]_i_3_n_3 ;
  wire \x_reg_3198_reg[9]_i_3_n_6 ;
  wire \x_reg_3198_reg[9]_i_4_n_0 ;
  wire \x_reg_3198_reg[9]_i_4_n_1 ;
  wire \x_reg_3198_reg[9]_i_4_n_2 ;
  wire \x_reg_3198_reg[9]_i_4_n_3 ;
  wire \x_reg_3198_reg[9]_i_5_n_0 ;
  wire \x_reg_3198_reg[9]_i_5_n_1 ;
  wire \x_reg_3198_reg[9]_i_5_n_2 ;
  wire \x_reg_3198_reg[9]_i_5_n_3 ;
  wire \x_reg_3198_reg[9]_i_8_n_0 ;
  wire \x_reg_3198_reg[9]_i_8_n_1 ;
  wire \x_reg_3198_reg[9]_i_8_n_2 ;
  wire \x_reg_3198_reg[9]_i_8_n_3 ;
  wire [3:2]\NLW_ap_CS_fsm_reg[3]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_exitcond389_i_reg_3185_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_exitcond389_i_reg_3185_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_exitcond389_i_reg_3185_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_i_V_reg_3124_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_or_cond_i427_i_reg_3194_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:1]\NLW_or_cond_i427_i_reg_3194_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_or_cond_i427_i_reg_3194_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_or_cond_i427_i_reg_3194_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_or_cond_i427_i_reg_3194_reg[0]_i_5_O_UNCONNECTED ;
  wire NLW_p_Val2_89_0_0_2_reg_3382_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_Val2_89_0_0_2_reg_3382_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_Val2_89_0_0_2_reg_3382_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_Val2_89_0_0_2_reg_3382_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_Val2_89_0_0_2_reg_3382_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_Val2_89_0_0_2_reg_3382_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_Val2_89_0_0_2_reg_3382_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_Val2_89_0_0_2_reg_3382_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_Val2_89_0_0_2_reg_3382_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_Val2_89_0_0_2_reg_3382_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_Val2_89_0_0_2_reg_3382_reg_PCOUT_UNCONNECTED;
  wire [3:2]NLW_p_Val2_89_0_0_2_reg_3382_reg_i_2_CO_UNCONNECTED;
  wire [3:3]NLW_p_Val2_89_0_0_2_reg_3382_reg_i_2_O_UNCONNECTED;
  wire [0:0]NLW_p_Val2_89_0_0_2_reg_3382_reg_i_6_O_UNCONNECTED;
  wire NLW_p_Val2_89_1_0_2_reg_3403_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_Val2_89_1_0_2_reg_3403_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_Val2_89_1_0_2_reg_3403_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_Val2_89_1_0_2_reg_3403_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_Val2_89_1_0_2_reg_3403_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_Val2_89_1_0_2_reg_3403_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_Val2_89_1_0_2_reg_3403_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_Val2_89_1_0_2_reg_3403_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_Val2_89_1_0_2_reg_3403_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_Val2_89_1_0_2_reg_3403_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_Val2_89_1_0_2_reg_3403_reg_PCOUT_UNCONNECTED;
  wire [3:2]NLW_p_Val2_89_1_0_2_reg_3403_reg_i_1_CO_UNCONNECTED;
  wire [3:3]NLW_p_Val2_89_1_0_2_reg_3403_reg_i_1_O_UNCONNECTED;
  wire [0:0]NLW_p_Val2_89_1_0_2_reg_3403_reg_i_5_O_UNCONNECTED;
  wire NLW_p_Val2_89_2_0_2_reg_3424_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_Val2_89_2_0_2_reg_3424_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_Val2_89_2_0_2_reg_3424_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_Val2_89_2_0_2_reg_3424_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_Val2_89_2_0_2_reg_3424_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_Val2_89_2_0_2_reg_3424_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_Val2_89_2_0_2_reg_3424_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_Val2_89_2_0_2_reg_3424_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_Val2_89_2_0_2_reg_3424_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_Val2_89_2_0_2_reg_3424_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_Val2_89_2_0_2_reg_3424_reg_PCOUT_UNCONNECTED;
  wire [3:2]NLW_p_Val2_89_2_0_2_reg_3424_reg_i_1_CO_UNCONNECTED;
  wire [3:3]NLW_p_Val2_89_2_0_2_reg_3424_reg_i_1_O_UNCONNECTED;
  wire [0:0]NLW_p_Val2_89_2_0_2_reg_3424_reg_i_5_O_UNCONNECTED;
  wire [3:3]NLW_p_i_1_CO_UNCONNECTED;
  wire [3:3]NLW_p_i_1__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_i_1__1_CO_UNCONNECTED;
  wire [1:0]NLW_p_i_5_O_UNCONNECTED;
  wire [1:0]NLW_p_i_5__0_O_UNCONNECTED;
  wire [1:0]NLW_p_i_5__1_O_UNCONNECTED;
  wire NLW_r_V_6_0_1_1_reg_3310_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_r_V_6_0_1_1_reg_3310_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_r_V_6_0_1_1_reg_3310_reg_OVERFLOW_UNCONNECTED;
  wire NLW_r_V_6_0_1_1_reg_3310_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_r_V_6_0_1_1_reg_3310_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_r_V_6_0_1_1_reg_3310_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_r_V_6_0_1_1_reg_3310_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_r_V_6_0_1_1_reg_3310_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_r_V_6_0_1_1_reg_3310_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_r_V_6_0_1_1_reg_3310_reg_P_UNCONNECTED;
  wire [3:2]\NLW_r_V_6_0_1_reg_3387_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_r_V_6_0_1_reg_3387_reg[19]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_r_V_6_0_1_reg_3387_reg[4]_i_1_O_UNCONNECTED ;
  wire NLW_r_V_6_1_1_1_reg_3333_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_r_V_6_1_1_1_reg_3333_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_r_V_6_1_1_1_reg_3333_reg_OVERFLOW_UNCONNECTED;
  wire NLW_r_V_6_1_1_1_reg_3333_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_r_V_6_1_1_1_reg_3333_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_r_V_6_1_1_1_reg_3333_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_r_V_6_1_1_1_reg_3333_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_r_V_6_1_1_1_reg_3333_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_r_V_6_1_1_1_reg_3333_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_r_V_6_1_1_1_reg_3333_reg_P_UNCONNECTED;
  wire [3:2]\NLW_r_V_6_1_1_reg_3408_reg[19]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_r_V_6_1_1_reg_3408_reg[19]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_r_V_6_1_1_reg_3408_reg[4]_i_1_O_UNCONNECTED ;
  wire NLW_r_V_6_2_1_1_reg_3356_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_r_V_6_2_1_1_reg_3356_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_r_V_6_2_1_1_reg_3356_reg_OVERFLOW_UNCONNECTED;
  wire NLW_r_V_6_2_1_1_reg_3356_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_r_V_6_2_1_1_reg_3356_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_r_V_6_2_1_1_reg_3356_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_r_V_6_2_1_1_reg_3356_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_r_V_6_2_1_1_reg_3356_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_r_V_6_2_1_1_reg_3356_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_r_V_6_2_1_1_reg_3356_reg_P_UNCONNECTED;
  wire [3:2]\NLW_r_V_6_2_1_reg_3429_reg[19]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_r_V_6_2_1_reg_3429_reg[19]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_r_V_6_2_1_reg_3429_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_8_0_0_t_reg_3164_reg[1]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_8_0_0_t_reg_3164_reg[1]_i_24_O_UNCONNECTED ;
  wire [3:3]\NLW_row_assign_8_0_0_t_reg_3164_reg[1]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_8_0_0_t_reg_3164_reg[1]_i_32_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_8_0_0_t_reg_3164_reg[1]_i_41_O_UNCONNECTED ;
  wire [3:1]\NLW_row_assign_8_0_0_t_reg_3164_reg[1]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_8_0_0_t_reg_3164_reg[1]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_8_0_0_t_reg_3164_reg[1]_i_50_CO_UNCONNECTED ;
  wire [3:1]\NLW_row_assign_8_0_0_t_reg_3164_reg[1]_i_50_O_UNCONNECTED ;
  wire [3:1]\NLW_row_assign_8_0_0_t_reg_3164_reg[1]_i_8_CO_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_8_0_0_t_reg_3164_reg[1]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_8_0_1_t_reg_3171_reg[1]_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_8_0_1_t_reg_3171_reg[1]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_8_0_1_t_reg_3171_reg[1]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_8_0_1_t_reg_3171_reg[1]_i_37_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_8_0_1_t_reg_3171_reg[1]_i_4_CO_UNCONNECTED ;
  wire [3:1]\NLW_row_assign_8_0_1_t_reg_3171_reg[1]_i_4_O_UNCONNECTED ;
  wire [3:3]\NLW_row_assign_8_0_1_t_reg_3171_reg[1]_i_46_CO_UNCONNECTED ;
  wire [3:1]\NLW_row_assign_8_0_1_t_reg_3171_reg[1]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_8_0_1_t_reg_3171_reg[1]_i_5_O_UNCONNECTED ;
  wire [3:1]\NLW_row_assign_8_0_1_t_reg_3171_reg[1]_i_8_CO_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_8_0_1_t_reg_3171_reg[1]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_8_0_2_t_reg_3178_reg[1]_i_19_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_8_0_2_t_reg_3178_reg[1]_i_22_O_UNCONNECTED ;
  wire [3:1]\NLW_row_assign_8_0_2_t_reg_3178_reg[1]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_8_0_2_t_reg_3178_reg[1]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_8_0_2_t_reg_3178_reg[1]_i_36_O_UNCONNECTED ;
  wire [3:3]\NLW_row_assign_8_0_2_t_reg_3178_reg[1]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_row_assign_8_0_2_t_reg_3178_reg[1]_i_45_CO_UNCONNECTED ;
  wire [0:0]\NLW_row_assign_8_0_2_t_reg_3178_reg[1]_i_54_O_UNCONNECTED ;
  wire [3:1]\NLW_row_assign_8_0_2_t_reg_3178_reg[1]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_8_0_2_t_reg_3178_reg[1]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_8_0_2_t_reg_3178_reg[1]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_t_V_4_reg_628_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_t_V_4_reg_628_reg[16]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp37_reg_3392_reg[13]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp37_reg_3392_reg[13]_i_7_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp37_reg_3392_reg[13]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp37_reg_3392_reg[24]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp37_reg_3392_reg[24]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp37_reg_3392_reg[2]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp60_reg_3413_reg[13]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp60_reg_3413_reg[13]_i_7_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp60_reg_3413_reg[13]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp60_reg_3413_reg[24]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp60_reg_3413_reg[24]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp60_reg_3413_reg[2]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp65_reg_3434_reg[13]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp65_reg_3434_reg[13]_i_7_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp65_reg_3434_reg[13]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp65_reg_3434_reg[24]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp65_reg_3434_reg[24]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp65_reg_3434_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_20_reg_3086_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_20_reg_3086_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_21_reg_3091_reg[16]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_21_reg_3091_reg[16]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_26_reg_3129_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_26_reg_3129_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_26_reg_3129_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_26_reg_3129_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_28_reg_3151_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_28_reg_3151_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_28_reg_3151_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_28_reg_3151_reg[0]_i_4_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_354_2_cast_cast_s_reg_3110_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_354_2_cast_cast_s_reg_3110_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_354_2_cast_cast_s_reg_3110_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_60_reg_3454_reg[4]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_60_reg_3454_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_60_reg_3454_reg[4]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_60_reg_3454_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_69_reg_3474_reg[4]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_69_reg_3474_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_69_reg_3474_reg[4]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_69_reg_3474_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_77_reg_3494_reg[4]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_77_reg_3494_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_77_reg_3494_reg[4]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_77_reg_3494_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_92_reg_3449_reg[0]_i_14_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_92_reg_3449_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_92_reg_3449_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_92_reg_3449_reg[0]_i_8_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_98_reg_3469_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_98_reg_3469_reg[0]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_98_reg_3469_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_98_reg_3469_reg[0]_i_7_O_UNCONNECTED ;
  wire [0:0]\NLW_x_reg_3198_reg[3]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_x_reg_3198_reg[9]_i_19_O_UNCONNECTED ;
  wire [3:1]\NLW_x_reg_3198_reg[9]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_x_reg_3198_reg[9]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_x_reg_3198_reg[9]_i_28_CO_UNCONNECTED ;
  wire [3:1]\NLW_x_reg_3198_reg[9]_i_28_O_UNCONNECTED ;
  wire [3:1]\NLW_x_reg_3198_reg[9]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_x_reg_3198_reg[9]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_x_reg_3198_reg[9]_i_8_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][0]_i_1__2 
       (.I0(p_Val2_16_reg_3444[0]),
        .I1(tmp_92_reg_3449),
        .O(p_Val2_17_fu_2561_p2__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][0]_i_1__3 
       (.I0(p_Val2_19_reg_3464[0]),
        .I1(tmp_98_reg_3469),
        .O(p_Val2_20_fu_2616_p2__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][0]_i_1__4 
       (.I0(p_Val2_23_reg_3484[0]),
        .I1(tmp_104_reg_3489),
        .O(p_Val2_24_fu_2671_p2__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \SRL_SIG[0][1]_i_1__2 
       (.I0(p_Val2_16_reg_3444[0]),
        .I1(tmp_92_reg_3449),
        .I2(p_Val2_16_reg_3444[1]),
        .O(p_Val2_17_fu_2561_p2__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \SRL_SIG[0][1]_i_1__3 
       (.I0(p_Val2_19_reg_3464[0]),
        .I1(tmp_98_reg_3469),
        .I2(p_Val2_19_reg_3464[1]),
        .O(p_Val2_20_fu_2616_p2__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \SRL_SIG[0][1]_i_1__4 
       (.I0(p_Val2_23_reg_3484[0]),
        .I1(tmp_104_reg_3489),
        .I2(p_Val2_23_reg_3484[1]),
        .O(p_Val2_24_fu_2671_p2__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \SRL_SIG[0][2]_i_1__2 
       (.I0(tmp_92_reg_3449),
        .I1(p_Val2_16_reg_3444[0]),
        .I2(p_Val2_16_reg_3444[1]),
        .I3(p_Val2_16_reg_3444[2]),
        .O(p_Val2_17_fu_2561_p2__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \SRL_SIG[0][2]_i_1__3 
       (.I0(tmp_98_reg_3469),
        .I1(p_Val2_19_reg_3464[0]),
        .I2(p_Val2_19_reg_3464[1]),
        .I3(p_Val2_19_reg_3464[2]),
        .O(p_Val2_20_fu_2616_p2__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \SRL_SIG[0][2]_i_1__4 
       (.I0(tmp_104_reg_3489),
        .I1(p_Val2_23_reg_3484[0]),
        .I2(p_Val2_23_reg_3484[1]),
        .I3(p_Val2_23_reg_3484[2]),
        .O(p_Val2_24_fu_2671_p2__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \SRL_SIG[0][3]_i_1__2 
       (.I0(p_Val2_16_reg_3444[1]),
        .I1(p_Val2_16_reg_3444[0]),
        .I2(tmp_92_reg_3449),
        .I3(p_Val2_16_reg_3444[2]),
        .I4(p_Val2_16_reg_3444[3]),
        .O(p_Val2_17_fu_2561_p2__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \SRL_SIG[0][3]_i_1__3 
       (.I0(p_Val2_19_reg_3464[1]),
        .I1(p_Val2_19_reg_3464[0]),
        .I2(tmp_98_reg_3469),
        .I3(p_Val2_19_reg_3464[2]),
        .I4(p_Val2_19_reg_3464[3]),
        .O(p_Val2_20_fu_2616_p2__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \SRL_SIG[0][3]_i_1__4 
       (.I0(p_Val2_23_reg_3484[1]),
        .I1(p_Val2_23_reg_3484[0]),
        .I2(tmp_104_reg_3489),
        .I3(p_Val2_23_reg_3484[2]),
        .I4(p_Val2_23_reg_3484[3]),
        .O(p_Val2_24_fu_2671_p2__0[3]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \SRL_SIG[0][4]_i_1__2 
       (.I0(p_Val2_16_reg_3444[2]),
        .I1(tmp_92_reg_3449),
        .I2(p_Val2_16_reg_3444[0]),
        .I3(p_Val2_16_reg_3444[1]),
        .I4(p_Val2_16_reg_3444[3]),
        .I5(p_Val2_16_reg_3444[4]),
        .O(p_Val2_17_fu_2561_p2__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \SRL_SIG[0][4]_i_1__3 
       (.I0(p_Val2_19_reg_3464[2]),
        .I1(tmp_98_reg_3469),
        .I2(p_Val2_19_reg_3464[0]),
        .I3(p_Val2_19_reg_3464[1]),
        .I4(p_Val2_19_reg_3464[3]),
        .I5(p_Val2_19_reg_3464[4]),
        .O(p_Val2_20_fu_2616_p2__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \SRL_SIG[0][4]_i_1__4 
       (.I0(p_Val2_23_reg_3484[2]),
        .I1(tmp_104_reg_3489),
        .I2(p_Val2_23_reg_3484[0]),
        .I3(p_Val2_23_reg_3484[1]),
        .I4(p_Val2_23_reg_3484[3]),
        .I5(p_Val2_23_reg_3484[4]),
        .O(p_Val2_24_fu_2671_p2__0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][5]_i_1__2 
       (.I0(\SRL_SIG[0][7]_i_4_n_0 ),
        .I1(p_Val2_16_reg_3444[5]),
        .O(p_Val2_17_fu_2561_p2__0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][5]_i_1__3 
       (.I0(\SRL_SIG[0][7]_i_4__0_n_0 ),
        .I1(p_Val2_19_reg_3464[5]),
        .O(p_Val2_20_fu_2616_p2__0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][5]_i_1__4 
       (.I0(\SRL_SIG[0][7]_i_4__1_n_0 ),
        .I1(p_Val2_23_reg_3484[5]),
        .O(p_Val2_24_fu_2671_p2__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \SRL_SIG[0][6]_i_1__2 
       (.I0(\SRL_SIG[0][7]_i_4_n_0 ),
        .I1(p_Val2_16_reg_3444[5]),
        .I2(p_Val2_16_reg_3444[6]),
        .O(p_Val2_17_fu_2561_p2__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \SRL_SIG[0][6]_i_1__3 
       (.I0(\SRL_SIG[0][7]_i_4__0_n_0 ),
        .I1(p_Val2_19_reg_3464[5]),
        .I2(p_Val2_19_reg_3464[6]),
        .O(p_Val2_20_fu_2616_p2__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \SRL_SIG[0][6]_i_1__4 
       (.I0(\SRL_SIG[0][7]_i_4__1_n_0 ),
        .I1(p_Val2_23_reg_3484[5]),
        .I2(p_Val2_23_reg_3484[6]),
        .O(p_Val2_24_fu_2671_p2__0[6]));
  LUT6 #(
    .INIT(64'h000000008000FFFF)) 
    \SRL_SIG[0][7]_i_1__14 
       (.I0(p_Val2_23_reg_3484[6]),
        .I1(\SRL_SIG[0][7]_i_4__1_n_0 ),
        .I2(p_Val2_23_reg_3484[5]),
        .I3(tmp_105_fu_2664_p3),
        .I4(Range1_all_zeros_3_fu_2696_p2),
        .I5(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[0][0]_2 ));
  LUT6 #(
    .INIT(64'h000000008000FFFF)) 
    \SRL_SIG[0][7]_i_1__15 
       (.I0(p_Val2_19_reg_3464[6]),
        .I1(\SRL_SIG[0][7]_i_4__0_n_0 ),
        .I2(p_Val2_19_reg_3464[5]),
        .I3(tmp_99_fu_2609_p3),
        .I4(Range1_all_zeros_2_fu_2641_p2),
        .I5(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[0][0]_3 ));
  LUT6 #(
    .INIT(64'h000000008000FFFF)) 
    \SRL_SIG[0][7]_i_1__16 
       (.I0(p_Val2_16_reg_3444[6]),
        .I1(\SRL_SIG[0][7]_i_4_n_0 ),
        .I2(p_Val2_16_reg_3444[5]),
        .I3(tmp_93_fu_2554_p3),
        .I4(Range1_all_zeros_fu_2586_p2),
        .I5(\SRL_SIG_reg[0][0] ),
        .O(\SRL_SIG_reg[0][0]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \SRL_SIG[0][7]_i_2__7 
       (.I0(img_2_data_stream_0_full_n),
        .I1(Q[1]),
        .I2(k_buf_2_val_5_U_n_3),
        .I3(ap_enable_reg_pp0_iter5_reg_n_0),
        .I4(or_cond_i_reg_3221_pp0_iter4_reg),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \SRL_SIG[0][7]_i_2__8 
       (.I0(img_2_data_stream_1_full_n),
        .I1(Q[1]),
        .I2(k_buf_2_val_5_U_n_3),
        .I3(ap_enable_reg_pp0_iter5_reg_n_0),
        .I4(or_cond_i_reg_3221_pp0_iter4_reg),
        .O(shiftReg_ce_0));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \SRL_SIG[0][7]_i_2__9 
       (.I0(img_2_data_stream_2_full_n),
        .I1(Q[1]),
        .I2(k_buf_2_val_5_U_n_3),
        .I3(ap_enable_reg_pp0_iter5_reg_n_0),
        .I4(or_cond_i_reg_3221_pp0_iter4_reg),
        .O(shiftReg_ce_1));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \SRL_SIG[0][7]_i_3 
       (.I0(p_Val2_16_reg_3444[5]),
        .I1(\SRL_SIG[0][7]_i_4_n_0 ),
        .I2(p_Val2_16_reg_3444[6]),
        .I3(tmp_93_fu_2554_p3),
        .O(p_Val2_17_fu_2561_p2));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \SRL_SIG[0][7]_i_3__0 
       (.I0(p_Val2_19_reg_3464[5]),
        .I1(\SRL_SIG[0][7]_i_4__0_n_0 ),
        .I2(p_Val2_19_reg_3464[6]),
        .I3(tmp_99_fu_2609_p3),
        .O(p_Val2_20_fu_2616_p2));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \SRL_SIG[0][7]_i_3__1 
       (.I0(p_Val2_23_reg_3484[5]),
        .I1(\SRL_SIG[0][7]_i_4__1_n_0 ),
        .I2(p_Val2_23_reg_3484[6]),
        .I3(tmp_105_fu_2664_p3),
        .O(p_Val2_24_fu_2671_p2));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG[0][7]_i_4 
       (.I0(p_Val2_16_reg_3444[4]),
        .I1(p_Val2_16_reg_3444[2]),
        .I2(tmp_92_reg_3449),
        .I3(p_Val2_16_reg_3444[0]),
        .I4(p_Val2_16_reg_3444[1]),
        .I5(p_Val2_16_reg_3444[3]),
        .O(\SRL_SIG[0][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG[0][7]_i_4__0 
       (.I0(p_Val2_19_reg_3464[4]),
        .I1(p_Val2_19_reg_3464[2]),
        .I2(tmp_98_reg_3469),
        .I3(p_Val2_19_reg_3464[0]),
        .I4(p_Val2_19_reg_3464[1]),
        .I5(p_Val2_19_reg_3464[3]),
        .O(\SRL_SIG[0][7]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG[0][7]_i_4__1 
       (.I0(p_Val2_23_reg_3484[4]),
        .I1(p_Val2_23_reg_3484[2]),
        .I2(tmp_104_reg_3489),
        .I3(p_Val2_23_reg_3484[0]),
        .I4(p_Val2_23_reg_3484[1]),
        .I5(p_Val2_23_reg_3484[3]),
        .O(\SRL_SIG[0][7]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \SRL_SIG[0][7]_i_5 
       (.I0(tmp_60_reg_3454[3]),
        .I1(tmp_60_reg_3454[1]),
        .I2(tmp_60_reg_3454[0]),
        .I3(tmp_60_reg_3454[4]),
        .I4(tmp_60_reg_3454[2]),
        .O(Range1_all_zeros_fu_2586_p2));
  LUT5 #(
    .INIT(32'h00000001)) 
    \SRL_SIG[0][7]_i_5__0 
       (.I0(tmp_69_reg_3474[3]),
        .I1(tmp_69_reg_3474[1]),
        .I2(tmp_69_reg_3474[0]),
        .I3(tmp_69_reg_3474[4]),
        .I4(tmp_69_reg_3474[2]),
        .O(Range1_all_zeros_2_fu_2641_p2));
  LUT5 #(
    .INIT(32'h00000001)) 
    \SRL_SIG[0][7]_i_5__1 
       (.I0(tmp_77_reg_3494[3]),
        .I1(tmp_77_reg_3494[1]),
        .I2(tmp_77_reg_3494[0]),
        .I3(tmp_77_reg_3494[4]),
        .I4(tmp_77_reg_3494[2]),
        .O(Range1_all_zeros_3_fu_2696_p2));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(ap_CS_fsm_state3),
        .I1(exitcond390_i_fu_725_p2),
        .I2(grp_Filter2D_fu_138_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .O(grp_Filter2D_fu_138_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT5 #(
    .INIT(32'h2EEEEEEE)) 
    \ap_CS_fsm[0]_i_1__10 
       (.I0(GaussianBlur_U0_ap_ready),
        .I1(Q[0]),
        .I2(GaussianBlur_U0_ap_start),
        .I3(img_0_rows_V_c65_empty_n),
        .I4(img_0_cols_V_c66_empty_n),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFF8F8888)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(grp_Filter2D_fu_138_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(tmp_s_reg_606[1]),
        .I3(tmp_s_reg_606[0]),
        .I4(ap_CS_fsm_state2),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT5 #(
    .INIT(32'hD1111111)) 
    \ap_CS_fsm[1]_i_1__10 
       (.I0(GaussianBlur_U0_ap_ready),
        .I1(Q[0]),
        .I2(GaussianBlur_U0_ap_start),
        .I3(img_0_rows_V_c65_empty_n),
        .I4(img_0_cols_V_c66_empty_n),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT5 #(
    .INIT(32'hF2220000)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_Filter2D_fu_138_ap_start_reg),
        .I2(exitcond390_i_fu_725_p2),
        .I3(ap_CS_fsm_state3),
        .I4(Q[1]),
        .O(GaussianBlur_U0_ap_ready));
  LUT4 #(
    .INIT(16'hAEAA)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(ap_CS_fsm_state10),
        .I1(tmp_s_reg_606[1]),
        .I2(tmp_s_reg_606[0]),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(exitcond390_i_fu_725_p2),
        .I1(ap_CS_fsm_state3),
        .I2(\ap_CS_fsm[4]_i_2_n_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_4 
       (.I0(tmp_21_reg_3091[16]),
        .I1(\t_V_reg_617_reg_n_0_[16] ),
        .I2(tmp_21_reg_3091[15]),
        .I3(\t_V_reg_617_reg_n_0_[15] ),
        .O(\ap_CS_fsm[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_5 
       (.I0(tmp_21_reg_3091[14]),
        .I1(\t_V_reg_617_reg_n_0_[14] ),
        .I2(\t_V_reg_617_reg_n_0_[13] ),
        .I3(tmp_21_reg_3091[13]),
        .I4(\t_V_reg_617_reg_n_0_[12] ),
        .I5(tmp_21_reg_3091[12]),
        .O(\ap_CS_fsm[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_6 
       (.I0(tmp_21_reg_3091[11]),
        .I1(\t_V_reg_617_reg_n_0_[11] ),
        .I2(\t_V_reg_617_reg_n_0_[9] ),
        .I3(tmp_21_reg_3091[9]),
        .I4(\t_V_reg_617_reg_n_0_[10] ),
        .I5(tmp_21_reg_3091[10]),
        .O(\ap_CS_fsm[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_7 
       (.I0(tmp_21_reg_3091[8]),
        .I1(\t_V_reg_617_reg_n_0_[8] ),
        .I2(\t_V_reg_617_reg_n_0_[6] ),
        .I3(tmp_21_reg_3091[6]),
        .I4(\t_V_reg_617_reg_n_0_[7] ),
        .I5(tmp_21_reg_3091[7]),
        .O(\ap_CS_fsm[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_8 
       (.I0(tmp_21_reg_3091[4]),
        .I1(\t_V_reg_617_reg_n_0_[4] ),
        .I2(\t_V_reg_617_reg_n_0_[5] ),
        .I3(tmp_21_reg_3091[5]),
        .I4(\t_V_reg_617_reg_n_0_[3] ),
        .I5(tmp_21_reg_3091[3]),
        .O(\ap_CS_fsm[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_9 
       (.I0(tmp_21_reg_3091[1]),
        .I1(\t_V_reg_617_reg_n_0_[1] ),
        .I2(\t_V_reg_617_reg_n_0_[2] ),
        .I3(tmp_21_reg_3091[2]),
        .I4(\t_V_reg_617_reg_n_0_[0] ),
        .I5(tmp_21_reg_3091[0]),
        .O(\ap_CS_fsm[3]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[4]_i_2_n_0 ),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'h0000000002FF0202)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(ap_enable_reg_pp0_iter5_reg_n_0),
        .I5(k_buf_2_val_5_U_n_3),
        .O(\ap_CS_fsm[4]_i_2_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Filter2D_fu_138_ap_done),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[3]_i_2 
       (.CI(\ap_CS_fsm_reg[3]_i_3_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[3]_i_2_CO_UNCONNECTED [3:2],exitcond390_i_fu_725_p2,\ap_CS_fsm_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[3]_i_4_n_0 ,\ap_CS_fsm[3]_i_5_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_3 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_3_n_0 ,\ap_CS_fsm_reg[3]_i_3_n_1 ,\ap_CS_fsm_reg[3]_i_3_n_2 ,\ap_CS_fsm_reg[3]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_6_n_0 ,\ap_CS_fsm[3]_i_7_n_0 ,\ap_CS_fsm[3]_i_8_n_0 ,\ap_CS_fsm[3]_i_9_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state10),
        .R(SS));
  LUT6 #(
    .INIT(64'hDDDD0D0000000000)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(exitcond389_i_fu_1056_p2),
        .I1(ap_enable_reg_pp0_iter0_i_2_n_0),
        .I2(exitcond390_i_fu_725_p2),
        .I3(ap_CS_fsm_state3),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    ap_enable_reg_pp0_iter0_i_2
       (.I0(k_buf_2_val_5_U_n_3),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter3_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_enable_reg_pp0_iter3_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(SS));
  LUT6 #(
    .INIT(64'hD0FFD00000000000)) 
    ap_enable_reg_pp0_iter5_i_1
       (.I0(ap_CS_fsm_state3),
        .I1(exitcond390_i_fu_725_p2),
        .I2(ap_enable_reg_pp0_iter5_reg_n_0),
        .I3(k_buf_2_val_5_U_n_3),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter5_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter5_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter5_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \brmerge_reg_3208[0]_i_1 
       (.I0(tmp_45_fu_1107_p2),
        .I1(tmp_358_0_0_not_reg_3133),
        .O(brmerge_fu_1174_p2));
  FDRE \brmerge_reg_3208_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_3208_pp0_iter1_reg0),
        .D(brmerge_reg_3208),
        .Q(brmerge_reg_3208_pp0_iter1_reg),
        .R(1'b0));
  FDRE \brmerge_reg_3208_reg[0] 
       (.C(ap_clk),
        .CE(\or_cond_i427_i_reg_3194[0]_i_1_n_0 ),
        .D(brmerge_fu_1174_p2),
        .Q(brmerge_reg_3208),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \col_assign_1_0_t_reg_3231[0]_i_1 
       (.I0(\col_assign_1_0_t_reg_3231_reg[1]_0 [0]),
        .I1(ADDRBWRADDR[0]),
        .O(\col_assign_1_0_t_reg_3231[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \col_assign_1_0_t_reg_3231[1]_i_1 
       (.I0(exitcond389_i_reg_3185),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(k_buf_2_val_5_U_n_3),
        .O(col_assign_1_0_t_reg_32310));
  FDRE \col_assign_1_0_t_reg_3231_reg[0] 
       (.C(ap_clk),
        .CE(col_assign_1_0_t_reg_32310),
        .D(\col_assign_1_0_t_reg_3231[0]_i_1_n_0 ),
        .Q(col_assign_1_0_t_reg_3231[0]),
        .R(1'b0));
  FDRE \col_assign_1_0_t_reg_3231_reg[1] 
       (.C(ap_clk),
        .CE(col_assign_1_0_t_reg_32310),
        .D(\tmp_89_reg_3203_reg[0]_0 ),
        .Q(col_assign_1_0_t_reg_3231[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \exitcond389_i_reg_3185[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(k_buf_2_val_5_U_n_3),
        .O(brmerge_reg_3208_pp0_iter1_reg0));
  LUT4 #(
    .INIT(16'h9009)) 
    \exitcond389_i_reg_3185[0]_i_4 
       (.I0(tmp_20_reg_3086[16]),
        .I1(t_V_4_reg_628_reg__0[16]),
        .I2(tmp_20_reg_3086[15]),
        .I3(t_V_4_reg_628_reg__0[15]),
        .O(\exitcond389_i_reg_3185[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond389_i_reg_3185[0]_i_5 
       (.I0(tmp_20_reg_3086[14]),
        .I1(t_V_4_reg_628_reg__0[14]),
        .I2(t_V_4_reg_628_reg__0[13]),
        .I3(tmp_20_reg_3086[13]),
        .I4(t_V_4_reg_628_reg__0[12]),
        .I5(tmp_20_reg_3086[12]),
        .O(\exitcond389_i_reg_3185[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond389_i_reg_3185[0]_i_6 
       (.I0(tmp_20_reg_3086[11]),
        .I1(t_V_4_reg_628_reg__0[11]),
        .I2(t_V_4_reg_628_reg__0[9]),
        .I3(tmp_20_reg_3086[9]),
        .I4(t_V_4_reg_628_reg__0[10]),
        .I5(tmp_20_reg_3086[10]),
        .O(\exitcond389_i_reg_3185[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond389_i_reg_3185[0]_i_7 
       (.I0(tmp_20_reg_3086[8]),
        .I1(t_V_4_reg_628_reg__0[8]),
        .I2(t_V_4_reg_628_reg__0[6]),
        .I3(tmp_20_reg_3086[6]),
        .I4(t_V_4_reg_628_reg__0[7]),
        .I5(tmp_20_reg_3086[7]),
        .O(\exitcond389_i_reg_3185[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond389_i_reg_3185[0]_i_8 
       (.I0(tmp_20_reg_3086[5]),
        .I1(t_V_4_reg_628_reg__0[5]),
        .I2(t_V_4_reg_628_reg__0[3]),
        .I3(tmp_20_reg_3086[3]),
        .I4(t_V_4_reg_628_reg__0[4]),
        .I5(tmp_20_reg_3086[4]),
        .O(\exitcond389_i_reg_3185[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond389_i_reg_3185[0]_i_9 
       (.I0(tmp_20_reg_3086[1]),
        .I1(t_V_4_reg_628_reg__0[1]),
        .I2(t_V_4_reg_628_reg__0[2]),
        .I3(tmp_20_reg_3086[2]),
        .I4(t_V_4_reg_628_reg),
        .I5(tmp_20_reg_3086[0]),
        .O(\exitcond389_i_reg_3185[0]_i_9_n_0 ));
  FDRE \exitcond389_i_reg_3185_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_3208_pp0_iter1_reg0),
        .D(exitcond389_i_reg_3185),
        .Q(\exitcond389_i_reg_3185_pp0_iter1_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \exitcond389_i_reg_3185_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(\exitcond389_i_reg_3185_pp0_iter1_reg_reg_n_0_[0] ),
        .Q(exitcond389_i_reg_3185_pp0_iter2_reg),
        .R(1'b0));
  FDRE \exitcond389_i_reg_3185_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_3208_pp0_iter1_reg0),
        .D(exitcond389_i_fu_1056_p2),
        .Q(exitcond389_i_reg_3185),
        .R(1'b0));
  CARRY4 \exitcond389_i_reg_3185_reg[0]_i_2 
       (.CI(\exitcond389_i_reg_3185_reg[0]_i_3_n_0 ),
        .CO({\NLW_exitcond389_i_reg_3185_reg[0]_i_2_CO_UNCONNECTED [3:2],exitcond389_i_fu_1056_p2,\exitcond389_i_reg_3185_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond389_i_reg_3185_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\exitcond389_i_reg_3185[0]_i_4_n_0 ,\exitcond389_i_reg_3185[0]_i_5_n_0 }));
  CARRY4 \exitcond389_i_reg_3185_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\exitcond389_i_reg_3185_reg[0]_i_3_n_0 ,\exitcond389_i_reg_3185_reg[0]_i_3_n_1 ,\exitcond389_i_reg_3185_reg[0]_i_3_n_2 ,\exitcond389_i_reg_3185_reg[0]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond389_i_reg_3185_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\exitcond389_i_reg_3185[0]_i_6_n_0 ,\exitcond389_i_reg_3185[0]_i_7_n_0 ,\exitcond389_i_reg_3185[0]_i_8_n_0 ,\exitcond389_i_reg_3185[0]_i_9_n_0 }));
  LUT4 #(
    .INIT(16'hBFAA)) 
    grp_Filter2D_fu_138_ap_start_reg_i_1
       (.I0(E),
        .I1(ap_CS_fsm_state3),
        .I2(exitcond390_i_fu_725_p2),
        .I3(grp_Filter2D_fu_138_ap_start_reg),
        .O(grp_Filter2D_fu_138_ap_start_reg_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_3124[0]_i_1 
       (.I0(\t_V_reg_617_reg_n_0_[0] ),
        .O(i_V_fu_730_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_3124[1]_i_1 
       (.I0(\t_V_reg_617_reg_n_0_[0] ),
        .I1(\t_V_reg_617_reg_n_0_[1] ),
        .O(i_V_fu_730_p2[1]));
  FDRE \i_V_reg_3124_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_730_p2[0]),
        .Q(i_V_reg_3124[0]),
        .R(1'b0));
  FDRE \i_V_reg_3124_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_730_p2[10]),
        .Q(i_V_reg_3124[10]),
        .R(1'b0));
  FDRE \i_V_reg_3124_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_730_p2[11]),
        .Q(i_V_reg_3124[11]),
        .R(1'b0));
  FDRE \i_V_reg_3124_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_730_p2[12]),
        .Q(i_V_reg_3124[12]),
        .R(1'b0));
  CARRY4 \i_V_reg_3124_reg[12]_i_1 
       (.CI(\i_V_reg_3124_reg[8]_i_1_n_0 ),
        .CO({\i_V_reg_3124_reg[12]_i_1_n_0 ,\i_V_reg_3124_reg[12]_i_1_n_1 ,\i_V_reg_3124_reg[12]_i_1_n_2 ,\i_V_reg_3124_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_730_p2[12:9]),
        .S({\t_V_reg_617_reg_n_0_[12] ,\t_V_reg_617_reg_n_0_[11] ,\t_V_reg_617_reg_n_0_[10] ,\t_V_reg_617_reg_n_0_[9] }));
  FDRE \i_V_reg_3124_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_730_p2[13]),
        .Q(i_V_reg_3124[13]),
        .R(1'b0));
  FDRE \i_V_reg_3124_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_730_p2[14]),
        .Q(i_V_reg_3124[14]),
        .R(1'b0));
  FDRE \i_V_reg_3124_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_730_p2[15]),
        .Q(i_V_reg_3124[15]),
        .R(1'b0));
  FDRE \i_V_reg_3124_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_730_p2[16]),
        .Q(i_V_reg_3124[16]),
        .R(1'b0));
  CARRY4 \i_V_reg_3124_reg[16]_i_1 
       (.CI(\i_V_reg_3124_reg[12]_i_1_n_0 ),
        .CO({\NLW_i_V_reg_3124_reg[16]_i_1_CO_UNCONNECTED [3],\i_V_reg_3124_reg[16]_i_1_n_1 ,\i_V_reg_3124_reg[16]_i_1_n_2 ,\i_V_reg_3124_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_730_p2[16:13]),
        .S({\t_V_reg_617_reg_n_0_[16] ,\t_V_reg_617_reg_n_0_[15] ,\t_V_reg_617_reg_n_0_[14] ,\t_V_reg_617_reg_n_0_[13] }));
  FDRE \i_V_reg_3124_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_730_p2[1]),
        .Q(i_V_reg_3124[1]),
        .R(1'b0));
  FDRE \i_V_reg_3124_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_730_p2[2]),
        .Q(i_V_reg_3124[2]),
        .R(1'b0));
  FDRE \i_V_reg_3124_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_730_p2[3]),
        .Q(i_V_reg_3124[3]),
        .R(1'b0));
  FDRE \i_V_reg_3124_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_730_p2[4]),
        .Q(i_V_reg_3124[4]),
        .R(1'b0));
  CARRY4 \i_V_reg_3124_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_V_reg_3124_reg[4]_i_1_n_0 ,\i_V_reg_3124_reg[4]_i_1_n_1 ,\i_V_reg_3124_reg[4]_i_1_n_2 ,\i_V_reg_3124_reg[4]_i_1_n_3 }),
        .CYINIT(\t_V_reg_617_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({i_V_fu_730_p2[4:2],\i_V_reg_3124_reg[4]_i_1_n_7 }),
        .S({\t_V_reg_617_reg_n_0_[4] ,\t_V_reg_617_reg_n_0_[3] ,\t_V_reg_617_reg_n_0_[2] ,\t_V_reg_617_reg_n_0_[1] }));
  FDRE \i_V_reg_3124_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_730_p2[5]),
        .Q(i_V_reg_3124[5]),
        .R(1'b0));
  FDRE \i_V_reg_3124_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_730_p2[6]),
        .Q(i_V_reg_3124[6]),
        .R(1'b0));
  FDRE \i_V_reg_3124_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_730_p2[7]),
        .Q(i_V_reg_3124[7]),
        .R(1'b0));
  FDRE \i_V_reg_3124_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_730_p2[8]),
        .Q(i_V_reg_3124[8]),
        .R(1'b0));
  CARRY4 \i_V_reg_3124_reg[8]_i_1 
       (.CI(\i_V_reg_3124_reg[4]_i_1_n_0 ),
        .CO({\i_V_reg_3124_reg[8]_i_1_n_0 ,\i_V_reg_3124_reg[8]_i_1_n_1 ,\i_V_reg_3124_reg[8]_i_1_n_2 ,\i_V_reg_3124_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_730_p2[8:5]),
        .S({\t_V_reg_617_reg_n_0_[8] ,\t_V_reg_617_reg_n_0_[7] ,\t_V_reg_617_reg_n_0_[6] ,\t_V_reg_617_reg_n_0_[5] }));
  FDRE \i_V_reg_3124_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_730_p2[9]),
        .Q(i_V_reg_3124[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_reg_3138[0]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(exitcond390_i_fu_725_p2),
        .O(\icmp_reg_3138[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_reg_3138[0]_i_2 
       (.I0(\icmp_reg_3138[0]_i_3_n_0 ),
        .I1(\t_V_reg_617_reg_n_0_[13] ),
        .I2(\t_V_reg_617_reg_n_0_[1] ),
        .I3(\t_V_reg_617_reg_n_0_[9] ),
        .I4(\t_V_reg_617_reg_n_0_[2] ),
        .I5(\icmp_reg_3138[0]_i_4_n_0 ),
        .O(icmp_fu_757_p2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_reg_3138[0]_i_3 
       (.I0(\t_V_reg_617_reg_n_0_[16] ),
        .I1(\t_V_reg_617_reg_n_0_[15] ),
        .I2(\t_V_reg_617_reg_n_0_[14] ),
        .I3(\t_V_reg_617_reg_n_0_[12] ),
        .O(\icmp_reg_3138[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_reg_3138[0]_i_4 
       (.I0(\t_V_reg_617_reg_n_0_[3] ),
        .I1(\t_V_reg_617_reg_n_0_[7] ),
        .I2(\t_V_reg_617_reg_n_0_[10] ),
        .I3(\t_V_reg_617_reg_n_0_[11] ),
        .I4(\icmp_reg_3138[0]_i_5_n_0 ),
        .O(\icmp_reg_3138[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_reg_3138[0]_i_5 
       (.I0(\t_V_reg_617_reg_n_0_[5] ),
        .I1(\t_V_reg_617_reg_n_0_[4] ),
        .I2(\t_V_reg_617_reg_n_0_[8] ),
        .I3(\t_V_reg_617_reg_n_0_[6] ),
        .O(\icmp_reg_3138[0]_i_5_n_0 ));
  FDRE \icmp_reg_3138_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_3138[0]_i_1_n_0 ),
        .D(icmp_fu_757_p2),
        .Q(\icmp_reg_3138_reg_n_0_[0] ),
        .R(1'b0));
  m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb k_buf_0_val_3_U
       (.ADDRBWRADDR({x_reg_3198,ADDRBWRADDR}),
        .D({src_kernel_win_0_va_8_fu_1371_p3[5:4],src_kernel_win_0_va_8_fu_1371_p3[2]}),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .Q(k_buf_2_val_5_addr_reg_3286),
        .WEA(k_buf_0_val_3_ce1),
        .ap_clk(ap_clk),
        .brmerge_reg_3208_pp0_iter1_reg(brmerge_reg_3208_pp0_iter1_reg),
        .\col_assign_1_0_t_reg_3231_reg[1] (col_assign_1_0_t_reg_3231),
        .col_buf_0_val_0_0_fu_1242_p3(col_buf_0_val_0_0_fu_1242_p3),
        .col_buf_0_val_1_0_fu_1260_p3({col_buf_0_val_1_0_fu_1260_p3[5:4],col_buf_0_val_1_0_fu_1260_p3[2]}),
        .col_buf_0_val_2_0_fu_1278_p3({col_buf_0_val_2_0_fu_1278_p3[5:4],col_buf_0_val_2_0_fu_1278_p3[2]}),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .\right_border_buf_0_1_fu_328_reg[7] (right_border_buf_0_1_fu_328),
        .\right_border_buf_0_s_fu_324_reg[7] (right_border_buf_0_s_fu_324),
        .\row_assign_8_0_2_t_reg_3178_reg[1] (row_assign_8_0_2_t_reg_3178),
        .tmp_28_reg_3151(tmp_28_reg_3151));
  FDRE \k_buf_0_val_3_addr_reg_3225_reg[0] 
       (.C(ap_clk),
        .CE(col_assign_1_0_t_reg_32310),
        .D(ADDRBWRADDR[0]),
        .Q(k_buf_2_val_5_addr_reg_3286[0]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_3225_reg[1] 
       (.C(ap_clk),
        .CE(col_assign_1_0_t_reg_32310),
        .D(ADDRBWRADDR[1]),
        .Q(k_buf_2_val_5_addr_reg_3286[1]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_3225_reg[2] 
       (.C(ap_clk),
        .CE(col_assign_1_0_t_reg_32310),
        .D(x_reg_3198[2]),
        .Q(k_buf_2_val_5_addr_reg_3286[2]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_3225_reg[3] 
       (.C(ap_clk),
        .CE(col_assign_1_0_t_reg_32310),
        .D(x_reg_3198[3]),
        .Q(k_buf_2_val_5_addr_reg_3286[3]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_3225_reg[4] 
       (.C(ap_clk),
        .CE(col_assign_1_0_t_reg_32310),
        .D(x_reg_3198[4]),
        .Q(k_buf_2_val_5_addr_reg_3286[4]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_3225_reg[5] 
       (.C(ap_clk),
        .CE(col_assign_1_0_t_reg_32310),
        .D(x_reg_3198[5]),
        .Q(k_buf_2_val_5_addr_reg_3286[5]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_3225_reg[6] 
       (.C(ap_clk),
        .CE(col_assign_1_0_t_reg_32310),
        .D(x_reg_3198[6]),
        .Q(k_buf_2_val_5_addr_reg_3286[6]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_3225_reg[7] 
       (.C(ap_clk),
        .CE(col_assign_1_0_t_reg_32310),
        .D(x_reg_3198[7]),
        .Q(k_buf_2_val_5_addr_reg_3286[7]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_3225_reg[8] 
       (.C(ap_clk),
        .CE(col_assign_1_0_t_reg_32310),
        .D(x_reg_3198[8]),
        .Q(k_buf_2_val_5_addr_reg_3286[8]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_3225_reg[9] 
       (.C(ap_clk),
        .CE(col_assign_1_0_t_reg_32310),
        .D(x_reg_3198[9]),
        .Q(k_buf_2_val_5_addr_reg_3286[9]),
        .R(1'b0));
  m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_74 k_buf_0_val_4_U
       (.ADDRBWRADDR({x_reg_3198,ADDRBWRADDR}),
        .D({src_kernel_win_0_va_8_fu_1371_p3[7:6],src_kernel_win_0_va_8_fu_1371_p3[3],src_kernel_win_0_va_8_fu_1371_p3[1:0]}),
        .Q(k_buf_2_val_5_addr_reg_3286),
        .WEA(k_buf_0_val_4_ce1),
        .ap_clk(ap_clk),
        .brmerge_reg_3208_pp0_iter1_reg(brmerge_reg_3208_pp0_iter1_reg),
        .\col_assign_1_0_t_reg_3231_reg[1] (col_assign_1_0_t_reg_3231),
        .col_buf_0_val_0_0_fu_1242_p3({col_buf_0_val_0_0_fu_1242_p3[7:6],col_buf_0_val_0_0_fu_1242_p3[3],col_buf_0_val_0_0_fu_1242_p3[1:0]}),
        .col_buf_0_val_1_0_fu_1260_p3(col_buf_0_val_1_0_fu_1260_p3),
        .col_buf_0_val_2_0_fu_1278_p3({col_buf_0_val_2_0_fu_1278_p3[7:6],col_buf_0_val_2_0_fu_1278_p3[3],col_buf_0_val_2_0_fu_1278_p3[1:0]}),
        .\exitcond389_i_reg_3185_pp0_iter1_reg_reg[0] (\exitcond389_i_reg_3185_pp0_iter1_reg_reg_n_0_[0] ),
        .\icmp_reg_3138_reg[0] (\icmp_reg_3138_reg_n_0_[0] ),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .or_cond_i427_i_reg_3194_pp0_iter1_reg(or_cond_i427_i_reg_3194_pp0_iter1_reg),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .\right_border_buf_0_2_fu_336_reg[7] (\right_border_buf_0_2_fu_336_reg[7]_0 ),
        .\right_border_buf_0_2_fu_336_reg[7]_0 (right_border_buf_0_2_fu_336),
        .\right_border_buf_0_3_fu_340_reg[7] (right_border_buf_0_3_fu_340),
        .\row_assign_8_0_2_t_reg_3178_reg[1] (row_assign_8_0_2_t_reg_3178),
        .tmp_26_reg_3129(tmp_26_reg_3129),
        .tmp_28_reg_3151(tmp_28_reg_3151));
  m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_75 k_buf_0_val_5_U
       (.ADDRBWRADDR({x_reg_3198,ADDRBWRADDR}),
        .D(src_kernel_win_0_va_7_fu_1353_p3),
        .Q(k_buf_2_val_5_addr_reg_3286),
        .WEA(k_buf_0_val_3_ce1),
        .ap_clk(ap_clk),
        .brmerge_reg_3208_pp0_iter1_reg(brmerge_reg_3208_pp0_iter1_reg),
        .\col_assign_1_0_t_reg_3231_reg[1] (col_assign_1_0_t_reg_3231),
        .col_buf_0_val_0_0_fu_1242_p3(col_buf_0_val_0_0_fu_1242_p3),
        .col_buf_0_val_2_0_fu_1278_p3(col_buf_0_val_2_0_fu_1278_p3),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .p(src_kernel_win_0_va_6_fu_1335_p3),
        .ram_reg(ram_reg_1),
        .ram_reg_0(col_buf_0_val_1_0_fu_1260_p3),
        .\right_border_buf_0_4_fu_348_reg[7] (right_border_buf_0_4_fu_348),
        .\right_border_buf_0_5_fu_352_reg[7] (right_border_buf_0_5_fu_352),
        .\row_assign_8_0_0_t_reg_3164_reg[1] (row_assign_8_0_0_t_reg_3164),
        .\row_assign_8_0_1_t_reg_3171_reg[1] (row_assign_8_0_1_t_reg_3171),
        .tmp_28_reg_3151(tmp_28_reg_3151));
  m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_76 k_buf_1_val_3_U
       (.ADDRBWRADDR({x_reg_3198,ADDRBWRADDR}),
        .D({src_kernel_win_1_va_8_fu_1543_p3[3],src_kernel_win_1_va_8_fu_1543_p3[1:0]}),
        .Q(k_buf_2_val_5_addr_reg_3286),
        .\SRL_SIG_reg[1][7] (\SRL_SIG_reg[1][7] ),
        .WEA(k_buf_0_val_3_ce1),
        .ap_clk(ap_clk),
        .brmerge_reg_3208_pp0_iter1_reg(brmerge_reg_3208_pp0_iter1_reg),
        .\col_assign_1_0_t_reg_3231_reg[1] (col_assign_1_0_t_reg_3231),
        .col_buf_1_val_0_0_fu_1414_p3(col_buf_1_val_0_0_fu_1414_p3),
        .col_buf_1_val_1_0_fu_1432_p3({col_buf_1_val_1_0_fu_1432_p3[3],col_buf_1_val_1_0_fu_1432_p3[1:0]}),
        .col_buf_1_val_2_0_fu_1450_p3({col_buf_1_val_2_0_fu_1450_p3[3],col_buf_1_val_2_0_fu_1450_p3[1:0]}),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .\right_border_buf_1_1_fu_364_reg[7] (right_border_buf_1_1_fu_364),
        .\right_border_buf_1_s_fu_360_reg[7] (\right_border_buf_1_s_fu_360_reg[7]_0 ),
        .\right_border_buf_1_s_fu_360_reg[7]_0 (right_border_buf_1_s_fu_360),
        .\row_assign_8_0_2_t_reg_3178_reg[1] (row_assign_8_0_2_t_reg_3178),
        .tmp_28_reg_3151(tmp_28_reg_3151));
  m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_77 k_buf_1_val_4_U
       (.ADDRBWRADDR({x_reg_3198,ADDRBWRADDR}),
        .D(src_kernel_win_1_va_7_fu_1525_p3[6]),
        .Q(k_buf_2_val_5_addr_reg_3286),
        .WEA(k_buf_0_val_4_ce1),
        .ap_clk(ap_clk),
        .brmerge_reg_3208_pp0_iter1_reg(brmerge_reg_3208_pp0_iter1_reg),
        .\col_assign_1_0_t_reg_3231_reg[1] (col_assign_1_0_t_reg_3231),
        .col_buf_1_val_0_0_fu_1414_p3({col_buf_1_val_0_0_fu_1414_p3[7:4],col_buf_1_val_0_0_fu_1414_p3[2]}),
        .col_buf_1_val_1_0_fu_1432_p3(col_buf_1_val_1_0_fu_1432_p3),
        .col_buf_1_val_2_0_fu_1450_p3({col_buf_1_val_2_0_fu_1450_p3[7:4],col_buf_1_val_2_0_fu_1450_p3[2]}),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .p_Val2_89_1_0_2_reg_3403_reg({src_kernel_win_1_va_8_fu_1543_p3[7:4],src_kernel_win_1_va_8_fu_1543_p3[2]}),
        .ram_reg(ram_reg_2),
        .\right_border_buf_1_2_fu_372_reg[7] (\right_border_buf_1_2_fu_372_reg[7]_0 ),
        .\right_border_buf_1_2_fu_372_reg[7]_0 (right_border_buf_1_2_fu_372),
        .\right_border_buf_1_3_fu_376_reg[7] (right_border_buf_1_3_fu_376),
        .\row_assign_8_0_1_t_reg_3171_reg[1] (row_assign_8_0_1_t_reg_3171),
        .\row_assign_8_0_2_t_reg_3178_reg[1] (row_assign_8_0_2_t_reg_3178),
        .tmp_28_reg_3151(tmp_28_reg_3151));
  m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_78 k_buf_1_val_5_U
       (.ADDRBWRADDR({x_reg_3198,ADDRBWRADDR}),
        .D({src_kernel_win_1_va_7_fu_1525_p3[7],src_kernel_win_1_va_7_fu_1525_p3[5:0]}),
        .Q(k_buf_2_val_5_addr_reg_3286),
        .WEA(k_buf_0_val_3_ce1),
        .ap_clk(ap_clk),
        .brmerge_reg_3208_pp0_iter1_reg(brmerge_reg_3208_pp0_iter1_reg),
        .\col_assign_1_0_t_reg_3231_reg[1] (col_assign_1_0_t_reg_3231),
        .col_buf_1_val_0_0_fu_1414_p3(col_buf_1_val_0_0_fu_1414_p3),
        .col_buf_1_val_2_0_fu_1450_p3(col_buf_1_val_2_0_fu_1450_p3),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .p(src_kernel_win_1_va_6_fu_1507_p3),
        .ram_reg(ram_reg_3),
        .ram_reg_0(col_buf_1_val_1_0_fu_1432_p3),
        .\right_border_buf_1_4_fu_384_reg[7] (right_border_buf_1_4_fu_384),
        .\right_border_buf_1_5_fu_388_reg[7] (right_border_buf_1_5_fu_388),
        .\row_assign_8_0_0_t_reg_3164_reg[1] (row_assign_8_0_0_t_reg_3164),
        .\row_assign_8_0_1_t_reg_3171_reg[1] (row_assign_8_0_1_t_reg_3171),
        .tmp_28_reg_3151(tmp_28_reg_3151));
  m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_79 k_buf_2_val_3_U
       (.ADDRBWRADDR({x_reg_3198,ADDRBWRADDR}),
        .D({src_kernel_win_2_va_11_fu_1697_p3[7],src_kernel_win_2_va_11_fu_1697_p3[5],src_kernel_win_2_va_11_fu_1697_p3[3],src_kernel_win_2_va_11_fu_1697_p3[1:0]}),
        .Q(k_buf_2_val_5_addr_reg_3286),
        .\SRL_SIG_reg[1][7] (\SRL_SIG_reg[1][7]_0 ),
        .WEA(k_buf_0_val_3_ce1),
        .ap_clk(ap_clk),
        .brmerge_reg_3208_pp0_iter1_reg(brmerge_reg_3208_pp0_iter1_reg),
        .\col_assign_1_0_t_reg_3231_reg[1] (col_assign_1_0_t_reg_3231),
        .col_buf_2_val_0_0_fu_1577_p3(col_buf_2_val_0_0_fu_1577_p3),
        .col_buf_2_val_1_0_fu_1595_p3({col_buf_2_val_1_0_fu_1595_p3[7],col_buf_2_val_1_0_fu_1595_p3[5],col_buf_2_val_1_0_fu_1595_p3[3],col_buf_2_val_1_0_fu_1595_p3[1:0]}),
        .col_buf_2_val_2_0_fu_1613_p3({col_buf_2_val_2_0_fu_1613_p3[5],col_buf_2_val_2_0_fu_1613_p3[1]}),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .ram_reg(k_buf_2_val_5_U_n_21),
        .ram_reg_0(k_buf_2_val_5_U_n_20),
        .ram_reg_1(k_buf_2_val_5_U_n_19),
        .\right_border_buf_2_4_fu_380_reg[7] (right_border_buf_2_4_fu_380),
        .\right_border_buf_2_5_fu_392_reg[7] (\right_border_buf_2_5_fu_392_reg[7]_0 ),
        .\right_border_buf_2_5_fu_392_reg[7]_0 (right_border_buf_2_5_fu_392),
        .\row_assign_8_0_2_t_reg_3178_reg[1] (row_assign_8_0_2_t_reg_3178),
        .tmp_28_reg_3151(tmp_28_reg_3151));
  m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_80 k_buf_2_val_4_U
       (.ADDRBWRADDR({x_reg_3198,ADDRBWRADDR}),
        .D(src_kernel_win_2_va_10_fu_1679_p3[6]),
        .Q(k_buf_2_val_5_addr_reg_3286),
        .WEA(k_buf_0_val_4_ce1),
        .ap_clk(ap_clk),
        .brmerge_reg_3208_pp0_iter1_reg(brmerge_reg_3208_pp0_iter1_reg),
        .\col_assign_1_0_t_reg_3231_reg[1] (col_assign_1_0_t_reg_3231),
        .col_buf_2_val_0_0_fu_1577_p3({col_buf_2_val_0_0_fu_1577_p3[6],col_buf_2_val_0_0_fu_1577_p3[4],col_buf_2_val_0_0_fu_1577_p3[2]}),
        .col_buf_2_val_1_0_fu_1595_p3(col_buf_2_val_1_0_fu_1595_p3),
        .col_buf_2_val_2_0_fu_1613_p3({col_buf_2_val_2_0_fu_1613_p3[6],col_buf_2_val_2_0_fu_1613_p3[4],col_buf_2_val_2_0_fu_1613_p3[2]}),
        .\exitcond389_i_reg_3185_pp0_iter1_reg_reg[0] (\exitcond389_i_reg_3185_pp0_iter1_reg_reg_n_0_[0] ),
        .grp_Filter2D_fu_138_p_src_data_stream_2_V_read(grp_Filter2D_fu_138_p_src_data_stream_2_V_read),
        .\icmp_reg_3138_reg[0] (\icmp_reg_3138_reg_n_0_[0] ),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .or_cond_i427_i_reg_3194_pp0_iter1_reg(or_cond_i427_i_reg_3194_pp0_iter1_reg),
        .p_Val2_89_2_0_2_reg_3424_reg({src_kernel_win_2_va_11_fu_1697_p3[6],src_kernel_win_2_va_11_fu_1697_p3[4],src_kernel_win_2_va_11_fu_1697_p3[2]}),
        .ram_reg(ram_reg_4),
        .\right_border_buf_2_2_fu_356_reg[7] (right_border_buf_2_2_fu_356),
        .\right_border_buf_2_3_fu_368_reg[7] (\right_border_buf_2_3_fu_368_reg[7]_0 ),
        .\right_border_buf_2_3_fu_368_reg[7]_0 (right_border_buf_2_3_fu_368),
        .\row_assign_8_0_1_t_reg_3171_reg[1] (row_assign_8_0_1_t_reg_3171),
        .\row_assign_8_0_2_t_reg_3178_reg[1] (row_assign_8_0_2_t_reg_3178),
        .tmp_26_reg_3129(tmp_26_reg_3129),
        .tmp_28_reg_3151(tmp_28_reg_3151),
        .\tmp_402_0_1_reg_3147_reg[0] (\tmp_402_0_1_reg_3147_reg_n_0_[0] ));
  m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_81 k_buf_2_val_5_U
       (.ADDRBWRADDR({x_reg_3198,ADDRBWRADDR}),
        .D({src_kernel_win_2_va_10_fu_1679_p3[7],src_kernel_win_2_va_10_fu_1679_p3[5:0]}),
        .Q(k_buf_2_val_5_addr_reg_3286),
        .WEA(k_buf_0_val_3_ce1),
        .\ap_CS_fsm_reg[3] (ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter5_reg(ap_enable_reg_pp0_iter5_reg_n_0),
        .brmerge_reg_3208_pp0_iter1_reg(brmerge_reg_3208_pp0_iter1_reg),
        .\col_assign_1_0_t_reg_3231_reg[1] (col_assign_1_0_t_reg_3231),
        .col_buf_2_val_1_0_fu_1595_p3(col_buf_2_val_1_0_fu_1595_p3),
        .col_buf_2_val_2_0_fu_1613_p3(col_buf_2_val_2_0_fu_1613_p3),
        .\exitcond389_i_reg_3185_pp0_iter1_reg_reg[0] (\exitcond389_i_reg_3185_pp0_iter1_reg_reg_n_0_[0] ),
        .grp_Filter2D_fu_138_p_src_data_stream_2_V_read(grp_Filter2D_fu_138_p_src_data_stream_2_V_read),
        .\icmp_reg_3138_reg[0] (\icmp_reg_3138_reg_n_0_[0] ),
        .img_0_data_stream_0_empty_n(img_0_data_stream_0_empty_n),
        .img_0_data_stream_1_empty_n(img_0_data_stream_1_empty_n),
        .img_0_data_stream_2_empty_n(img_0_data_stream_2_empty_n),
        .img_2_data_stream_0_full_n(img_2_data_stream_0_full_n),
        .img_2_data_stream_1_full_n(img_2_data_stream_1_full_n),
        .img_2_data_stream_2_full_n(img_2_data_stream_2_full_n),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .or_cond_i427_i_reg_3194_pp0_iter1_reg(or_cond_i427_i_reg_3194_pp0_iter1_reg),
        .or_cond_i_reg_3221_pp0_iter4_reg(or_cond_i_reg_3221_pp0_iter4_reg),
        .p(k_buf_2_val_5_U_n_19),
        .p_0(k_buf_2_val_5_U_n_20),
        .p_1(k_buf_2_val_5_U_n_21),
        .p_2(src_kernel_win_2_va_9_fu_1661_p3),
        .ram_reg(k_buf_2_val_5_U_n_3),
        .ram_reg_0(ram_reg_5),
        .ram_reg_1(col_buf_2_val_0_0_fu_1577_p3),
        .\right_border_buf_2_1_fu_344_reg[7] (right_border_buf_2_1_fu_344),
        .\right_border_buf_2_s_fu_332_reg[7] (right_border_buf_2_s_fu_332),
        .\row_assign_8_0_0_t_reg_3164_reg[1] (row_assign_8_0_0_t_reg_3164),
        .\row_assign_8_0_1_t_reg_3171_reg[1] (row_assign_8_0_1_t_reg_3171),
        .tmp_26_reg_3129(tmp_26_reg_3129),
        .\tmp_27_reg_3143_reg[0] (\tmp_27_reg_3143_reg_n_0_[0] ),
        .tmp_28_reg_3151(tmp_28_reg_3151));
  LUT2 #(
    .INIT(4'h8)) 
    \mOutPtr[1]_i_2__14 
       (.I0(Q[1]),
        .I1(grp_Filter2D_fu_138_p_src_data_stream_2_V_read),
        .O(GaussianBlur_U0_p_src_data_stream_2_V_read));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \mOutPtr[1]_i_2__3 
       (.I0(or_cond_i_reg_3221_pp0_iter4_reg),
        .I1(ap_enable_reg_pp0_iter5_reg_n_0),
        .I2(k_buf_2_val_5_U_n_3),
        .I3(Q[1]),
        .I4(img_2_data_stream_0_full_n),
        .O(\SRL_SIG_reg[0][0] ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \mOutPtr[1]_i_2__4 
       (.I0(or_cond_i_reg_3221_pp0_iter4_reg),
        .I1(ap_enable_reg_pp0_iter5_reg_n_0),
        .I2(k_buf_2_val_5_U_n_3),
        .I3(Q[1]),
        .I4(img_2_data_stream_1_full_n),
        .O(\SRL_SIG_reg[0][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \mOutPtr[1]_i_2__5 
       (.I0(or_cond_i_reg_3221_pp0_iter4_reg),
        .I1(ap_enable_reg_pp0_iter5_reg_n_0),
        .I2(k_buf_2_val_5_U_n_3),
        .I3(Q[1]),
        .I4(img_2_data_stream_2_full_n),
        .O(\SRL_SIG_reg[0][0]_1 ));
  LUT3 #(
    .INIT(8'h04)) 
    \or_cond_i427_i_reg_3194[0]_i_1 
       (.I0(exitcond389_i_fu_1056_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(k_buf_2_val_5_U_n_3),
        .O(\or_cond_i427_i_reg_3194[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i427_i_reg_3194[0]_i_10 
       (.I0(t_V_4_reg_628_reg__0[13]),
        .O(\or_cond_i427_i_reg_3194[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i427_i_reg_3194[0]_i_12 
       (.I0(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[15] ),
        .I1(ImagLoc_x_cast68_cas_fu_1089_p1__0[15]),
        .I2(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[14] ),
        .I3(ImagLoc_x_cast68_cas_fu_1089_p1__0[14]),
        .O(\or_cond_i427_i_reg_3194[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i427_i_reg_3194[0]_i_13 
       (.I0(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[13] ),
        .I1(ImagLoc_x_cast68_cas_fu_1089_p1__0[13]),
        .I2(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[12] ),
        .I3(ImagLoc_x_cast68_cas_fu_1089_p1__0[12]),
        .O(\or_cond_i427_i_reg_3194[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i427_i_reg_3194[0]_i_14 
       (.I0(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[11] ),
        .I1(ImagLoc_x_cast68_cas_fu_1089_p1__0[11]),
        .I2(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[10] ),
        .I3(ImagLoc_x_cast68_cas_fu_1089_p1__0[10]),
        .O(\or_cond_i427_i_reg_3194[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i427_i_reg_3194[0]_i_15 
       (.I0(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[9] ),
        .I1(ImagLoc_x_cast68_cas_fu_1089_p1__0[9]),
        .I2(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[8] ),
        .I3(ImagLoc_x_cast68_cas_fu_1089_p1__0[8]),
        .O(\or_cond_i427_i_reg_3194[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i427_i_reg_3194[0]_i_16 
       (.I0(ImagLoc_x_cast68_cas_fu_1089_p1__0[15]),
        .I1(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[15] ),
        .I2(ImagLoc_x_cast68_cas_fu_1089_p1__0[14]),
        .I3(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[14] ),
        .O(\or_cond_i427_i_reg_3194[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i427_i_reg_3194[0]_i_17 
       (.I0(ImagLoc_x_cast68_cas_fu_1089_p1__0[13]),
        .I1(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[13] ),
        .I2(ImagLoc_x_cast68_cas_fu_1089_p1__0[12]),
        .I3(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[12] ),
        .O(\or_cond_i427_i_reg_3194[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i427_i_reg_3194[0]_i_18 
       (.I0(ImagLoc_x_cast68_cas_fu_1089_p1__0[11]),
        .I1(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[11] ),
        .I2(ImagLoc_x_cast68_cas_fu_1089_p1__0[10]),
        .I3(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[10] ),
        .O(\or_cond_i427_i_reg_3194[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i427_i_reg_3194[0]_i_19 
       (.I0(ImagLoc_x_cast68_cas_fu_1089_p1__0[9]),
        .I1(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[9] ),
        .I2(ImagLoc_x_cast68_cas_fu_1089_p1__0[8]),
        .I3(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[8] ),
        .O(\or_cond_i427_i_reg_3194[0]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \or_cond_i427_i_reg_3194[0]_i_2 
       (.I0(tmp_45_fu_1107_p2),
        .I1(ImagLoc_x_cast68_cas_fu_1089_p1),
        .O(p_1_in10_out));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i427_i_reg_3194[0]_i_20 
       (.I0(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[7] ),
        .I1(ImagLoc_x_cast68_cas_fu_1089_p1__0[7]),
        .I2(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[6] ),
        .I3(ImagLoc_x_cast68_cas_fu_1089_p1__0[6]),
        .O(\or_cond_i427_i_reg_3194[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i427_i_reg_3194[0]_i_21 
       (.I0(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[5] ),
        .I1(ImagLoc_x_cast68_cas_fu_1089_p1__0[5]),
        .I2(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[4] ),
        .I3(ImagLoc_x_cast68_cas_fu_1089_p1__0[4]),
        .O(\or_cond_i427_i_reg_3194[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i427_i_reg_3194[0]_i_22 
       (.I0(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[3] ),
        .I1(ImagLoc_x_cast68_cas_fu_1089_p1__0[3]),
        .I2(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[2] ),
        .I3(ImagLoc_x_cast68_cas_fu_1089_p1__0[2]),
        .O(\or_cond_i427_i_reg_3194[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hB222)) 
    \or_cond_i427_i_reg_3194[0]_i_23 
       (.I0(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[1] ),
        .I1(ImagLoc_x_cast68_cas_fu_1089_p1__0[1]),
        .I2(t_V_4_reg_628_reg),
        .I3(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[0] ),
        .O(\or_cond_i427_i_reg_3194[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i427_i_reg_3194[0]_i_24 
       (.I0(ImagLoc_x_cast68_cas_fu_1089_p1__0[7]),
        .I1(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[7] ),
        .I2(ImagLoc_x_cast68_cas_fu_1089_p1__0[6]),
        .I3(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[6] ),
        .O(\or_cond_i427_i_reg_3194[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i427_i_reg_3194[0]_i_25 
       (.I0(ImagLoc_x_cast68_cas_fu_1089_p1__0[5]),
        .I1(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[5] ),
        .I2(ImagLoc_x_cast68_cas_fu_1089_p1__0[4]),
        .I3(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[4] ),
        .O(\or_cond_i427_i_reg_3194[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i427_i_reg_3194[0]_i_26 
       (.I0(ImagLoc_x_cast68_cas_fu_1089_p1__0[3]),
        .I1(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[3] ),
        .I2(ImagLoc_x_cast68_cas_fu_1089_p1__0[2]),
        .I3(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[2] ),
        .O(\or_cond_i427_i_reg_3194[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \or_cond_i427_i_reg_3194[0]_i_27 
       (.I0(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[0] ),
        .I1(t_V_4_reg_628_reg),
        .I2(ImagLoc_x_cast68_cas_fu_1089_p1__0[1]),
        .I3(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[1] ),
        .O(\or_cond_i427_i_reg_3194[0]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i427_i_reg_3194[0]_i_6 
       (.I0(ImagLoc_x_cast68_cas_fu_1089_p1),
        .O(\or_cond_i427_i_reg_3194[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i427_i_reg_3194[0]_i_7 
       (.I0(t_V_4_reg_628_reg__0[16]),
        .O(\or_cond_i427_i_reg_3194[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i427_i_reg_3194[0]_i_8 
       (.I0(t_V_4_reg_628_reg__0[15]),
        .O(\or_cond_i427_i_reg_3194[0]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i427_i_reg_3194[0]_i_9 
       (.I0(t_V_4_reg_628_reg__0[14]),
        .O(\or_cond_i427_i_reg_3194[0]_i_9_n_0 ));
  FDRE \or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_3208_pp0_iter1_reg0),
        .D(or_cond_i427_i_reg_3194),
        .Q(or_cond_i427_i_reg_3194_pp0_iter1_reg),
        .R(1'b0));
  FDRE \or_cond_i427_i_reg_3194_reg[0] 
       (.C(ap_clk),
        .CE(\or_cond_i427_i_reg_3194[0]_i_1_n_0 ),
        .D(p_1_in10_out),
        .Q(or_cond_i427_i_reg_3194),
        .R(1'b0));
  CARRY4 \or_cond_i427_i_reg_3194_reg[0]_i_11 
       (.CI(1'b0),
        .CO({\or_cond_i427_i_reg_3194_reg[0]_i_11_n_0 ,\or_cond_i427_i_reg_3194_reg[0]_i_11_n_1 ,\or_cond_i427_i_reg_3194_reg[0]_i_11_n_2 ,\or_cond_i427_i_reg_3194_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond_i427_i_reg_3194[0]_i_20_n_0 ,\or_cond_i427_i_reg_3194[0]_i_21_n_0 ,\or_cond_i427_i_reg_3194[0]_i_22_n_0 ,\or_cond_i427_i_reg_3194[0]_i_23_n_0 }),
        .O(\NLW_or_cond_i427_i_reg_3194_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\or_cond_i427_i_reg_3194[0]_i_24_n_0 ,\or_cond_i427_i_reg_3194[0]_i_25_n_0 ,\or_cond_i427_i_reg_3194[0]_i_26_n_0 ,\or_cond_i427_i_reg_3194[0]_i_27_n_0 }));
  CARRY4 \or_cond_i427_i_reg_3194_reg[0]_i_3 
       (.CI(\or_cond_i427_i_reg_3194_reg[0]_i_5_n_0 ),
        .CO({\NLW_or_cond_i427_i_reg_3194_reg[0]_i_3_CO_UNCONNECTED [3:1],tmp_45_fu_1107_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ImagLoc_x_cast68_cas_fu_1089_p1}),
        .O(\NLW_or_cond_i427_i_reg_3194_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\or_cond_i427_i_reg_3194[0]_i_6_n_0 }));
  CARRY4 \or_cond_i427_i_reg_3194_reg[0]_i_4 
       (.CI(\x_reg_3198_reg[9]_i_5_n_0 ),
        .CO({\NLW_or_cond_i427_i_reg_3194_reg[0]_i_4_CO_UNCONNECTED [3],\or_cond_i427_i_reg_3194_reg[0]_i_4_n_1 ,\or_cond_i427_i_reg_3194_reg[0]_i_4_n_2 ,\or_cond_i427_i_reg_3194_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,t_V_4_reg_628_reg__0[15:13]}),
        .O({ImagLoc_x_cast68_cas_fu_1089_p1,ImagLoc_x_cast68_cas_fu_1089_p1__0[15:13]}),
        .S({\or_cond_i427_i_reg_3194[0]_i_7_n_0 ,\or_cond_i427_i_reg_3194[0]_i_8_n_0 ,\or_cond_i427_i_reg_3194[0]_i_9_n_0 ,\or_cond_i427_i_reg_3194[0]_i_10_n_0 }));
  CARRY4 \or_cond_i427_i_reg_3194_reg[0]_i_5 
       (.CI(\or_cond_i427_i_reg_3194_reg[0]_i_11_n_0 ),
        .CO({\or_cond_i427_i_reg_3194_reg[0]_i_5_n_0 ,\or_cond_i427_i_reg_3194_reg[0]_i_5_n_1 ,\or_cond_i427_i_reg_3194_reg[0]_i_5_n_2 ,\or_cond_i427_i_reg_3194_reg[0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond_i427_i_reg_3194[0]_i_12_n_0 ,\or_cond_i427_i_reg_3194[0]_i_13_n_0 ,\or_cond_i427_i_reg_3194[0]_i_14_n_0 ,\or_cond_i427_i_reg_3194[0]_i_15_n_0 }),
        .O(\NLW_or_cond_i427_i_reg_3194_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\or_cond_i427_i_reg_3194[0]_i_16_n_0 ,\or_cond_i427_i_reg_3194[0]_i_17_n_0 ,\or_cond_i427_i_reg_3194[0]_i_18_n_0 ,\or_cond_i427_i_reg_3194[0]_i_19_n_0 }));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \or_cond_i_reg_3221[0]_i_1 
       (.I0(\icmp_reg_3138_reg_n_0_[0] ),
        .I1(\or_cond_i_reg_3221[0]_i_2_n_0 ),
        .I2(\or_cond_i_reg_3221[0]_i_3_n_0 ),
        .I3(\or_cond_i_reg_3221[0]_i_4_n_0 ),
        .I4(\or_cond_i_reg_3221[0]_i_5_n_0 ),
        .O(or_cond_i_fu_1179_p2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_i_reg_3221[0]_i_2 
       (.I0(t_V_4_reg_628_reg__0[4]),
        .I1(t_V_4_reg_628_reg__0[1]),
        .I2(t_V_4_reg_628_reg__0[12]),
        .I3(t_V_4_reg_628_reg__0[8]),
        .O(\or_cond_i_reg_3221[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_i_reg_3221[0]_i_3 
       (.I0(t_V_4_reg_628_reg__0[13]),
        .I1(t_V_4_reg_628_reg__0[11]),
        .I2(t_V_4_reg_628_reg__0[7]),
        .I3(t_V_4_reg_628_reg__0[3]),
        .O(\or_cond_i_reg_3221[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \or_cond_i_reg_3221[0]_i_4 
       (.I0(t_V_4_reg_628_reg__0[14]),
        .I1(t_V_4_reg_628_reg__0[9]),
        .I2(t_V_4_reg_628_reg__0[16]),
        .I3(t_V_4_reg_628_reg__0[6]),
        .O(\or_cond_i_reg_3221[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_i_reg_3221[0]_i_5 
       (.I0(t_V_4_reg_628_reg__0[5]),
        .I1(t_V_4_reg_628_reg__0[2]),
        .I2(t_V_4_reg_628_reg__0[15]),
        .I3(t_V_4_reg_628_reg__0[10]),
        .O(\or_cond_i_reg_3221[0]_i_5_n_0 ));
  FDRE \or_cond_i_reg_3221_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_3208_pp0_iter1_reg0),
        .D(or_cond_i_reg_3221),
        .Q(or_cond_i_reg_3221_pp0_iter1_reg),
        .R(1'b0));
  FDRE \or_cond_i_reg_3221_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(or_cond_i_reg_3221_pp0_iter1_reg),
        .Q(or_cond_i_reg_3221_pp0_iter2_reg),
        .R(1'b0));
  FDRE \or_cond_i_reg_3221_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(or_cond_i_reg_3221_pp0_iter2_reg),
        .Q(or_cond_i_reg_3221_pp0_iter3_reg),
        .R(1'b0));
  FDRE \or_cond_i_reg_3221_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(or_cond_i_reg_3221_pp0_iter3_reg),
        .Q(or_cond_i_reg_3221_pp0_iter4_reg),
        .R(1'b0));
  FDRE \or_cond_i_reg_3221_reg[0] 
       (.C(ap_clk),
        .CE(\or_cond_i427_i_reg_3194[0]_i_1_n_0 ),
        .D(or_cond_i_fu_1179_p2),
        .Q(or_cond_i_reg_3221),
        .R(1'b0));
  FDRE \p_Val2_15_reg_3439_reg[21] 
       (.C(ap_clk),
        .CE(p_Val2_15_reg_34390),
        .D(\tmp_60_reg_3454_reg[1]_i_1_n_6 ),
        .Q(tmp_93_fu_2554_p3),
        .R(1'b0));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_16_reg_3444[5]_i_10 
       (.I0(\r_V_6_0_1_reg_3387_reg_n_0_[15] ),
        .I1(p_Val2_89_0_0_2_reg_3382_reg_n_90),
        .I2(tmp37_reg_3392[15]),
        .O(\p_Val2_16_reg_3444[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \p_Val2_16_reg_3444[5]_i_11 
       (.I0(tmp37_reg_3392[19]),
        .I1(p_Val2_89_0_0_2_reg_3382_reg_n_86),
        .I2(tmp_446_0_1_cast_fu_2242_p10),
        .I3(tmp37_reg_3392[18]),
        .I4(p_Val2_89_0_0_2_reg_3382_reg_n_87),
        .I5(\r_V_6_0_1_reg_3387_reg_n_0_[18] ),
        .O(\p_Val2_16_reg_3444[5]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_16_reg_3444[5]_i_12 
       (.I0(\p_Val2_16_reg_3444[5]_i_8_n_0 ),
        .I1(p_Val2_89_0_0_2_reg_3382_reg_n_87),
        .I2(\r_V_6_0_1_reg_3387_reg_n_0_[18] ),
        .I3(tmp37_reg_3392[18]),
        .O(\p_Val2_16_reg_3444[5]_i_12_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_16_reg_3444[5]_i_13 
       (.I0(\r_V_6_0_1_reg_3387_reg_n_0_[17] ),
        .I1(p_Val2_89_0_0_2_reg_3382_reg_n_88),
        .I2(tmp37_reg_3392[17]),
        .I3(\p_Val2_16_reg_3444[5]_i_9_n_0 ),
        .O(\p_Val2_16_reg_3444[5]_i_13_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_16_reg_3444[5]_i_14 
       (.I0(\r_V_6_0_1_reg_3387_reg_n_0_[16] ),
        .I1(p_Val2_89_0_0_2_reg_3382_reg_n_89),
        .I2(tmp37_reg_3392[16]),
        .I3(\p_Val2_16_reg_3444[5]_i_10_n_0 ),
        .O(\p_Val2_16_reg_3444[5]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_16_reg_3444[5]_i_2 
       (.I0(threshold2_mac_muocq_U74_n_5),
        .I1(p_Val2_89_0_2_cast_fu_2261_p1[19]),
        .O(\p_Val2_16_reg_3444[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_16_reg_3444[5]_i_3 
       (.I0(threshold2_mac_muocq_U74_n_6),
        .I1(p_Val2_89_0_2_cast_fu_2261_p1[18]),
        .O(\p_Val2_16_reg_3444[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_16_reg_3444[5]_i_4 
       (.I0(threshold2_mac_muocq_U74_n_7),
        .I1(p_Val2_89_0_2_cast_fu_2261_p1[17]),
        .O(\p_Val2_16_reg_3444[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_16_reg_3444[5]_i_5 
       (.I0(threshold2_mac_muocq_U74_n_8),
        .I1(p_Val2_89_0_2_cast_fu_2261_p1[16]),
        .O(\p_Val2_16_reg_3444[5]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \p_Val2_16_reg_3444[5]_i_7 
       (.I0(tmp_446_0_1_cast_fu_2242_p10),
        .I1(p_Val2_89_0_0_2_reg_3382_reg_n_86),
        .I2(tmp37_reg_3392[19]),
        .O(\p_Val2_16_reg_3444[5]_i_7_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_16_reg_3444[5]_i_8 
       (.I0(\r_V_6_0_1_reg_3387_reg_n_0_[17] ),
        .I1(p_Val2_89_0_0_2_reg_3382_reg_n_88),
        .I2(tmp37_reg_3392[17]),
        .O(\p_Val2_16_reg_3444[5]_i_8_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_16_reg_3444[5]_i_9 
       (.I0(\r_V_6_0_1_reg_3387_reg_n_0_[16] ),
        .I1(p_Val2_89_0_0_2_reg_3382_reg_n_89),
        .I2(tmp37_reg_3392[16]),
        .O(\p_Val2_16_reg_3444[5]_i_9_n_0 ));
  FDRE \p_Val2_16_reg_3444_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_15_reg_34390),
        .D(\tmp_92_reg_3449_reg[0]_i_2_n_5 ),
        .Q(p_Val2_16_reg_3444[0]),
        .R(1'b0));
  FDRE \p_Val2_16_reg_3444_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_15_reg_34390),
        .D(\tmp_92_reg_3449_reg[0]_i_2_n_4 ),
        .Q(p_Val2_16_reg_3444[1]),
        .R(1'b0));
  FDRE \p_Val2_16_reg_3444_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_15_reg_34390),
        .D(\p_Val2_16_reg_3444_reg[5]_i_1_n_7 ),
        .Q(p_Val2_16_reg_3444[2]),
        .R(1'b0));
  FDRE \p_Val2_16_reg_3444_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_15_reg_34390),
        .D(\p_Val2_16_reg_3444_reg[5]_i_1_n_6 ),
        .Q(p_Val2_16_reg_3444[3]),
        .R(1'b0));
  FDRE \p_Val2_16_reg_3444_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_15_reg_34390),
        .D(\p_Val2_16_reg_3444_reg[5]_i_1_n_5 ),
        .Q(p_Val2_16_reg_3444[4]),
        .R(1'b0));
  FDRE \p_Val2_16_reg_3444_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_15_reg_34390),
        .D(\p_Val2_16_reg_3444_reg[5]_i_1_n_4 ),
        .Q(p_Val2_16_reg_3444[5]),
        .R(1'b0));
  CARRY4 \p_Val2_16_reg_3444_reg[5]_i_1 
       (.CI(\tmp_92_reg_3449_reg[0]_i_2_n_0 ),
        .CO({\p_Val2_16_reg_3444_reg[5]_i_1_n_0 ,\p_Val2_16_reg_3444_reg[5]_i_1_n_1 ,\p_Val2_16_reg_3444_reg[5]_i_1_n_2 ,\p_Val2_16_reg_3444_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({threshold2_mac_muocq_U74_n_5,threshold2_mac_muocq_U74_n_6,threshold2_mac_muocq_U74_n_7,threshold2_mac_muocq_U74_n_8}),
        .O({\p_Val2_16_reg_3444_reg[5]_i_1_n_4 ,\p_Val2_16_reg_3444_reg[5]_i_1_n_5 ,\p_Val2_16_reg_3444_reg[5]_i_1_n_6 ,\p_Val2_16_reg_3444_reg[5]_i_1_n_7 }),
        .S({\p_Val2_16_reg_3444[5]_i_2_n_0 ,\p_Val2_16_reg_3444[5]_i_3_n_0 ,\p_Val2_16_reg_3444[5]_i_4_n_0 ,\p_Val2_16_reg_3444[5]_i_5_n_0 }));
  CARRY4 \p_Val2_16_reg_3444_reg[5]_i_6 
       (.CI(\tmp_92_reg_3449_reg[0]_i_13_n_0 ),
        .CO({\p_Val2_16_reg_3444_reg[5]_i_6_n_0 ,\p_Val2_16_reg_3444_reg[5]_i_6_n_1 ,\p_Val2_16_reg_3444_reg[5]_i_6_n_2 ,\p_Val2_16_reg_3444_reg[5]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_16_reg_3444[5]_i_7_n_0 ,\p_Val2_16_reg_3444[5]_i_8_n_0 ,\p_Val2_16_reg_3444[5]_i_9_n_0 ,\p_Val2_16_reg_3444[5]_i_10_n_0 }),
        .O(p_Val2_89_0_2_cast_fu_2261_p1[19:16]),
        .S({\p_Val2_16_reg_3444[5]_i_11_n_0 ,\p_Val2_16_reg_3444[5]_i_12_n_0 ,\p_Val2_16_reg_3444[5]_i_13_n_0 ,\p_Val2_16_reg_3444[5]_i_14_n_0 }));
  FDRE \p_Val2_16_reg_3444_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_15_reg_34390),
        .D(\tmp_60_reg_3454_reg[1]_i_1_n_7 ),
        .Q(p_Val2_16_reg_3444[6]),
        .R(1'b0));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_19_reg_3464[5]_i_10 
       (.I0(\r_V_6_1_1_reg_3408_reg_n_0_[15] ),
        .I1(p_Val2_89_1_0_2_reg_3403_reg_n_90),
        .I2(tmp60_reg_3413[15]),
        .O(\p_Val2_19_reg_3464[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \p_Val2_19_reg_3464[5]_i_11 
       (.I0(tmp60_reg_3413[19]),
        .I1(p_Val2_89_1_0_2_reg_3403_reg_n_86),
        .I2(tmp_446_1_1_cast_fu_2347_p10),
        .I3(tmp60_reg_3413[18]),
        .I4(p_Val2_89_1_0_2_reg_3403_reg_n_87),
        .I5(\r_V_6_1_1_reg_3408_reg_n_0_[18] ),
        .O(\p_Val2_19_reg_3464[5]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_19_reg_3464[5]_i_12 
       (.I0(\p_Val2_19_reg_3464[5]_i_8_n_0 ),
        .I1(p_Val2_89_1_0_2_reg_3403_reg_n_87),
        .I2(\r_V_6_1_1_reg_3408_reg_n_0_[18] ),
        .I3(tmp60_reg_3413[18]),
        .O(\p_Val2_19_reg_3464[5]_i_12_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_19_reg_3464[5]_i_13 
       (.I0(\r_V_6_1_1_reg_3408_reg_n_0_[17] ),
        .I1(p_Val2_89_1_0_2_reg_3403_reg_n_88),
        .I2(tmp60_reg_3413[17]),
        .I3(\p_Val2_19_reg_3464[5]_i_9_n_0 ),
        .O(\p_Val2_19_reg_3464[5]_i_13_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_19_reg_3464[5]_i_14 
       (.I0(\r_V_6_1_1_reg_3408_reg_n_0_[16] ),
        .I1(p_Val2_89_1_0_2_reg_3403_reg_n_89),
        .I2(tmp60_reg_3413[16]),
        .I3(\p_Val2_19_reg_3464[5]_i_10_n_0 ),
        .O(\p_Val2_19_reg_3464[5]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_19_reg_3464[5]_i_2 
       (.I0(threshold2_mac_muocq_U75_n_5),
        .I1(p_Val2_89_1_2_cast_fu_2366_p1[19]),
        .O(\p_Val2_19_reg_3464[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_19_reg_3464[5]_i_3 
       (.I0(threshold2_mac_muocq_U75_n_6),
        .I1(p_Val2_89_1_2_cast_fu_2366_p1[18]),
        .O(\p_Val2_19_reg_3464[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_19_reg_3464[5]_i_4 
       (.I0(threshold2_mac_muocq_U75_n_7),
        .I1(p_Val2_89_1_2_cast_fu_2366_p1[17]),
        .O(\p_Val2_19_reg_3464[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_19_reg_3464[5]_i_5 
       (.I0(threshold2_mac_muocq_U75_n_8),
        .I1(p_Val2_89_1_2_cast_fu_2366_p1[16]),
        .O(\p_Val2_19_reg_3464[5]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \p_Val2_19_reg_3464[5]_i_7 
       (.I0(tmp_446_1_1_cast_fu_2347_p10),
        .I1(p_Val2_89_1_0_2_reg_3403_reg_n_86),
        .I2(tmp60_reg_3413[19]),
        .O(\p_Val2_19_reg_3464[5]_i_7_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_19_reg_3464[5]_i_8 
       (.I0(\r_V_6_1_1_reg_3408_reg_n_0_[17] ),
        .I1(p_Val2_89_1_0_2_reg_3403_reg_n_88),
        .I2(tmp60_reg_3413[17]),
        .O(\p_Val2_19_reg_3464[5]_i_8_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_19_reg_3464[5]_i_9 
       (.I0(\r_V_6_1_1_reg_3408_reg_n_0_[16] ),
        .I1(p_Val2_89_1_0_2_reg_3403_reg_n_89),
        .I2(tmp60_reg_3413[16]),
        .O(\p_Val2_19_reg_3464[5]_i_9_n_0 ));
  FDRE \p_Val2_19_reg_3464_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_15_reg_34390),
        .D(\tmp_98_reg_3469_reg[0]_i_1_n_5 ),
        .Q(p_Val2_19_reg_3464[0]),
        .R(1'b0));
  FDRE \p_Val2_19_reg_3464_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_15_reg_34390),
        .D(\tmp_98_reg_3469_reg[0]_i_1_n_4 ),
        .Q(p_Val2_19_reg_3464[1]),
        .R(1'b0));
  FDRE \p_Val2_19_reg_3464_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_15_reg_34390),
        .D(\p_Val2_19_reg_3464_reg[5]_i_1_n_7 ),
        .Q(p_Val2_19_reg_3464[2]),
        .R(1'b0));
  FDRE \p_Val2_19_reg_3464_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_15_reg_34390),
        .D(\p_Val2_19_reg_3464_reg[5]_i_1_n_6 ),
        .Q(p_Val2_19_reg_3464[3]),
        .R(1'b0));
  FDRE \p_Val2_19_reg_3464_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_15_reg_34390),
        .D(\p_Val2_19_reg_3464_reg[5]_i_1_n_5 ),
        .Q(p_Val2_19_reg_3464[4]),
        .R(1'b0));
  FDRE \p_Val2_19_reg_3464_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_15_reg_34390),
        .D(\p_Val2_19_reg_3464_reg[5]_i_1_n_4 ),
        .Q(p_Val2_19_reg_3464[5]),
        .R(1'b0));
  CARRY4 \p_Val2_19_reg_3464_reg[5]_i_1 
       (.CI(\tmp_98_reg_3469_reg[0]_i_1_n_0 ),
        .CO({\p_Val2_19_reg_3464_reg[5]_i_1_n_0 ,\p_Val2_19_reg_3464_reg[5]_i_1_n_1 ,\p_Val2_19_reg_3464_reg[5]_i_1_n_2 ,\p_Val2_19_reg_3464_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({threshold2_mac_muocq_U75_n_5,threshold2_mac_muocq_U75_n_6,threshold2_mac_muocq_U75_n_7,threshold2_mac_muocq_U75_n_8}),
        .O({\p_Val2_19_reg_3464_reg[5]_i_1_n_4 ,\p_Val2_19_reg_3464_reg[5]_i_1_n_5 ,\p_Val2_19_reg_3464_reg[5]_i_1_n_6 ,\p_Val2_19_reg_3464_reg[5]_i_1_n_7 }),
        .S({\p_Val2_19_reg_3464[5]_i_2_n_0 ,\p_Val2_19_reg_3464[5]_i_3_n_0 ,\p_Val2_19_reg_3464[5]_i_4_n_0 ,\p_Val2_19_reg_3464[5]_i_5_n_0 }));
  CARRY4 \p_Val2_19_reg_3464_reg[5]_i_6 
       (.CI(\tmp_98_reg_3469_reg[0]_i_12_n_0 ),
        .CO({\p_Val2_19_reg_3464_reg[5]_i_6_n_0 ,\p_Val2_19_reg_3464_reg[5]_i_6_n_1 ,\p_Val2_19_reg_3464_reg[5]_i_6_n_2 ,\p_Val2_19_reg_3464_reg[5]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_19_reg_3464[5]_i_7_n_0 ,\p_Val2_19_reg_3464[5]_i_8_n_0 ,\p_Val2_19_reg_3464[5]_i_9_n_0 ,\p_Val2_19_reg_3464[5]_i_10_n_0 }),
        .O(p_Val2_89_1_2_cast_fu_2366_p1[19:16]),
        .S({\p_Val2_19_reg_3464[5]_i_11_n_0 ,\p_Val2_19_reg_3464[5]_i_12_n_0 ,\p_Val2_19_reg_3464[5]_i_13_n_0 ,\p_Val2_19_reg_3464[5]_i_14_n_0 }));
  FDRE \p_Val2_19_reg_3464_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_15_reg_34390),
        .D(\tmp_69_reg_3474_reg[1]_i_1_n_7 ),
        .Q(p_Val2_19_reg_3464[6]),
        .R(1'b0));
  FDRE \p_Val2_22_reg_3479_reg[21] 
       (.C(ap_clk),
        .CE(p_Val2_15_reg_34390),
        .D(\tmp_77_reg_3494_reg[1]_i_1_n_6 ),
        .Q(tmp_105_fu_2664_p3),
        .R(1'b0));
  (* HLUTNM = "lutpair44" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_23_reg_3484[5]_i_10 
       (.I0(\r_V_6_2_1_reg_3429_reg_n_0_[15] ),
        .I1(tmp65_reg_3434[15]),
        .I2(p_Val2_89_2_0_2_reg_3424_reg_n_90),
        .O(\p_Val2_23_reg_3484[5]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_23_reg_3484[5]_i_11 
       (.I0(\p_Val2_23_reg_3484[5]_i_7_n_0 ),
        .I1(p_Val2_89_2_0_2_reg_3424_reg_n_86),
        .I2(tmp65_reg_3434[19]),
        .I3(tmp_446_2_1_cast_fu_2452_p10),
        .O(\p_Val2_23_reg_3484[5]_i_11_n_0 ));
  (* HLUTNM = "lutpair47" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_23_reg_3484[5]_i_12 
       (.I0(\r_V_6_2_1_reg_3429_reg_n_0_[18] ),
        .I1(tmp65_reg_3434[18]),
        .I2(p_Val2_89_2_0_2_reg_3424_reg_n_87),
        .I3(\p_Val2_23_reg_3484[5]_i_8_n_0 ),
        .O(\p_Val2_23_reg_3484[5]_i_12_n_0 ));
  (* HLUTNM = "lutpair46" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_23_reg_3484[5]_i_13 
       (.I0(\r_V_6_2_1_reg_3429_reg_n_0_[17] ),
        .I1(tmp65_reg_3434[17]),
        .I2(p_Val2_89_2_0_2_reg_3424_reg_n_88),
        .I3(\p_Val2_23_reg_3484[5]_i_9_n_0 ),
        .O(\p_Val2_23_reg_3484[5]_i_13_n_0 ));
  (* HLUTNM = "lutpair45" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_23_reg_3484[5]_i_14 
       (.I0(\r_V_6_2_1_reg_3429_reg_n_0_[16] ),
        .I1(tmp65_reg_3434[16]),
        .I2(p_Val2_89_2_0_2_reg_3424_reg_n_89),
        .I3(\p_Val2_23_reg_3484[5]_i_10_n_0 ),
        .O(\p_Val2_23_reg_3484[5]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_23_reg_3484[5]_i_2 
       (.I0(threshold2_mac_muocq_U76_n_5),
        .I1(p_Val2_89_2_2_cast_fu_2471_p1[19]),
        .O(\p_Val2_23_reg_3484[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_23_reg_3484[5]_i_3 
       (.I0(threshold2_mac_muocq_U76_n_6),
        .I1(p_Val2_89_2_2_cast_fu_2471_p1[18]),
        .O(\p_Val2_23_reg_3484[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_23_reg_3484[5]_i_4 
       (.I0(threshold2_mac_muocq_U76_n_7),
        .I1(p_Val2_89_2_2_cast_fu_2471_p1[17]),
        .O(\p_Val2_23_reg_3484[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_23_reg_3484[5]_i_5 
       (.I0(threshold2_mac_muocq_U76_n_8),
        .I1(p_Val2_89_2_2_cast_fu_2471_p1[16]),
        .O(\p_Val2_23_reg_3484[5]_i_5_n_0 ));
  (* HLUTNM = "lutpair47" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_23_reg_3484[5]_i_7 
       (.I0(\r_V_6_2_1_reg_3429_reg_n_0_[18] ),
        .I1(tmp65_reg_3434[18]),
        .I2(p_Val2_89_2_0_2_reg_3424_reg_n_87),
        .O(\p_Val2_23_reg_3484[5]_i_7_n_0 ));
  (* HLUTNM = "lutpair46" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_23_reg_3484[5]_i_8 
       (.I0(\r_V_6_2_1_reg_3429_reg_n_0_[17] ),
        .I1(tmp65_reg_3434[17]),
        .I2(p_Val2_89_2_0_2_reg_3424_reg_n_88),
        .O(\p_Val2_23_reg_3484[5]_i_8_n_0 ));
  (* HLUTNM = "lutpair45" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_23_reg_3484[5]_i_9 
       (.I0(\r_V_6_2_1_reg_3429_reg_n_0_[16] ),
        .I1(tmp65_reg_3434[16]),
        .I2(p_Val2_89_2_0_2_reg_3424_reg_n_89),
        .O(\p_Val2_23_reg_3484[5]_i_9_n_0 ));
  FDRE \p_Val2_23_reg_3484_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_15_reg_34390),
        .D(\tmp_104_reg_3489_reg[0]_i_1_n_5 ),
        .Q(p_Val2_23_reg_3484[0]),
        .R(1'b0));
  FDRE \p_Val2_23_reg_3484_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_15_reg_34390),
        .D(\tmp_104_reg_3489_reg[0]_i_1_n_4 ),
        .Q(p_Val2_23_reg_3484[1]),
        .R(1'b0));
  FDRE \p_Val2_23_reg_3484_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_15_reg_34390),
        .D(\p_Val2_23_reg_3484_reg[5]_i_1_n_7 ),
        .Q(p_Val2_23_reg_3484[2]),
        .R(1'b0));
  FDRE \p_Val2_23_reg_3484_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_15_reg_34390),
        .D(\p_Val2_23_reg_3484_reg[5]_i_1_n_6 ),
        .Q(p_Val2_23_reg_3484[3]),
        .R(1'b0));
  FDRE \p_Val2_23_reg_3484_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_15_reg_34390),
        .D(\p_Val2_23_reg_3484_reg[5]_i_1_n_5 ),
        .Q(p_Val2_23_reg_3484[4]),
        .R(1'b0));
  FDRE \p_Val2_23_reg_3484_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_15_reg_34390),
        .D(\p_Val2_23_reg_3484_reg[5]_i_1_n_4 ),
        .Q(p_Val2_23_reg_3484[5]),
        .R(1'b0));
  CARRY4 \p_Val2_23_reg_3484_reg[5]_i_1 
       (.CI(\tmp_104_reg_3489_reg[0]_i_1_n_0 ),
        .CO({\p_Val2_23_reg_3484_reg[5]_i_1_n_0 ,\p_Val2_23_reg_3484_reg[5]_i_1_n_1 ,\p_Val2_23_reg_3484_reg[5]_i_1_n_2 ,\p_Val2_23_reg_3484_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({threshold2_mac_muocq_U76_n_5,threshold2_mac_muocq_U76_n_6,threshold2_mac_muocq_U76_n_7,threshold2_mac_muocq_U76_n_8}),
        .O({\p_Val2_23_reg_3484_reg[5]_i_1_n_4 ,\p_Val2_23_reg_3484_reg[5]_i_1_n_5 ,\p_Val2_23_reg_3484_reg[5]_i_1_n_6 ,\p_Val2_23_reg_3484_reg[5]_i_1_n_7 }),
        .S({\p_Val2_23_reg_3484[5]_i_2_n_0 ,\p_Val2_23_reg_3484[5]_i_3_n_0 ,\p_Val2_23_reg_3484[5]_i_4_n_0 ,\p_Val2_23_reg_3484[5]_i_5_n_0 }));
  CARRY4 \p_Val2_23_reg_3484_reg[5]_i_6 
       (.CI(\tmp_104_reg_3489_reg[0]_i_12_n_0 ),
        .CO({\p_Val2_23_reg_3484_reg[5]_i_6_n_0 ,\p_Val2_23_reg_3484_reg[5]_i_6_n_1 ,\p_Val2_23_reg_3484_reg[5]_i_6_n_2 ,\p_Val2_23_reg_3484_reg[5]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_23_reg_3484[5]_i_7_n_0 ,\p_Val2_23_reg_3484[5]_i_8_n_0 ,\p_Val2_23_reg_3484[5]_i_9_n_0 ,\p_Val2_23_reg_3484[5]_i_10_n_0 }),
        .O(p_Val2_89_2_2_cast_fu_2471_p1[19:16]),
        .S({\p_Val2_23_reg_3484[5]_i_11_n_0 ,\p_Val2_23_reg_3484[5]_i_12_n_0 ,\p_Val2_23_reg_3484[5]_i_13_n_0 ,\p_Val2_23_reg_3484[5]_i_14_n_0 }));
  FDRE \p_Val2_23_reg_3484_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_15_reg_34390),
        .D(\tmp_77_reg_3494_reg[1]_i_1_n_7 ),
        .Q(p_Val2_23_reg_3484[6]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(0),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("TRUE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_Val2_89_0_0_2_reg_3382_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_8_reg_3304}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_Val2_89_0_0_2_reg_3382_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_Val2_89_0_0_2_reg_3382_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,C0,C0,C0,C0,C0,p_Val2_89_0_0_2_reg_3382_reg_i_2_n_6,p_Val2_89_0_0_2_reg_3382_reg_i_2_n_7,p_Val2_89_0_0_2_reg_3382_reg_i_3_n_4,p_Val2_89_0_0_2_reg_3382_reg_i_3_n_5,p_Val2_89_0_0_2_reg_3382_reg_i_3_n_6,p_Val2_89_0_0_2_reg_3382_reg_i_3_n_7,p_Val2_89_0_0_2_reg_3382_reg_i_4_n_4,p_Val2_89_0_0_2_reg_3382_reg_i_4_n_5,p_Val2_89_0_0_2_reg_3382_reg_i_4_n_6,p_Val2_89_0_0_2_reg_3382_reg_i_4_n_7,p_Val2_89_0_0_2_reg_3382_reg_i_5_n_4,p_Val2_89_0_0_2_reg_3382_reg_i_5_n_5,p_Val2_89_0_0_2_reg_3382_reg_i_5_n_6,p_Val2_89_0_0_2_reg_3382_reg_i_5_n_7,p_Val2_89_0_0_2_reg_3382_reg_i_6_n_4,p_Val2_89_0_0_2_reg_3382_reg_i_6_n_5,p_Val2_89_0_0_2_reg_3382_reg_i_6_n_6,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_Val2_89_0_0_2_reg_3382_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_Val2_89_0_0_2_reg_3382_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_1_fu_2560),
        .CEA2(src_kernel_win_0_va_1_fu_2560),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(threshold2_mac_muocq_U74_n_25),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_Val2_89_0_0_2_reg_33820),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_8_fu_1371_p3}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_Val2_89_0_0_2_reg_3382_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_Val2_89_0_0_2_reg_3382_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_Val2_89_0_0_2_reg_3382_reg_P_UNCONNECTED[47:25],p_Val2_89_0_0_2_reg_3382_reg_n_81,p_Val2_89_0_0_2_reg_3382_reg_n_82,p_Val2_89_0_0_2_reg_3382_reg_n_83,p_Val2_89_0_0_2_reg_3382_reg_n_84,p_Val2_89_0_0_2_reg_3382_reg_n_85,p_Val2_89_0_0_2_reg_3382_reg_n_86,p_Val2_89_0_0_2_reg_3382_reg_n_87,p_Val2_89_0_0_2_reg_3382_reg_n_88,p_Val2_89_0_0_2_reg_3382_reg_n_89,p_Val2_89_0_0_2_reg_3382_reg_n_90,p_Val2_89_0_0_2_reg_3382_reg_n_91,p_Val2_89_0_0_2_reg_3382_reg_n_92,p_Val2_89_0_0_2_reg_3382_reg_n_93,p_Val2_89_0_0_2_reg_3382_reg_n_94,p_Val2_89_0_0_2_reg_3382_reg_n_95,p_Val2_89_0_0_2_reg_3382_reg_n_96,p_Val2_89_0_0_2_reg_3382_reg_n_97,p_Val2_89_0_0_2_reg_3382_reg_n_98,p_Val2_89_0_0_2_reg_3382_reg_n_99,p_Val2_89_0_0_2_reg_3382_reg_n_100,p_Val2_89_0_0_2_reg_3382_reg_n_101,p_Val2_89_0_0_2_reg_3382_reg_n_102,p_Val2_89_0_0_2_reg_3382_reg_n_103,p_Val2_89_0_0_2_reg_3382_reg_n_104,p_Val2_89_0_0_2_reg_3382_reg_n_105}),
        .PATTERNBDETECT(NLW_p_Val2_89_0_0_2_reg_3382_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_Val2_89_0_0_2_reg_3382_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_Val2_89_0_0_2_reg_3382_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_Val2_89_0_0_2_reg_3382_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h08)) 
    p_Val2_89_0_0_2_reg_3382_reg_i_1
       (.I0(or_cond_i_reg_3221_pp0_iter2_reg),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(k_buf_2_val_5_U_n_3),
        .O(p_Val2_89_0_0_2_reg_33820));
  LUT1 #(
    .INIT(2'h1)) 
    p_Val2_89_0_0_2_reg_3382_reg_i_10
       (.I0(src_kernel_win_0_va_4_fu_268[4]),
        .O(p_Val2_89_0_0_2_reg_3382_reg_i_10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_Val2_89_0_0_2_reg_3382_reg_i_11
       (.I0(src_kernel_win_0_va_4_fu_268[3]),
        .O(p_Val2_89_0_0_2_reg_3382_reg_i_11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_Val2_89_0_0_2_reg_3382_reg_i_12
       (.I0(src_kernel_win_0_va_4_fu_268[2]),
        .O(p_Val2_89_0_0_2_reg_3382_reg_i_12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_Val2_89_0_0_2_reg_3382_reg_i_13
       (.I0(src_kernel_win_0_va_4_fu_268[1]),
        .O(p_Val2_89_0_0_2_reg_3382_reg_i_13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_Val2_89_0_0_2_reg_3382_reg_i_14
       (.I0(src_kernel_win_0_va_4_fu_268[0]),
        .O(p_Val2_89_0_0_2_reg_3382_reg_i_14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_Val2_89_0_0_2_reg_3382_reg_i_15
       (.I0(src_kernel_win_0_va_4_fu_268[7]),
        .O(p_Val2_89_0_0_2_reg_3382_reg_i_15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_Val2_89_0_0_2_reg_3382_reg_i_16
       (.I0(src_kernel_win_0_va_4_fu_268[6]),
        .O(p_Val2_89_0_0_2_reg_3382_reg_i_16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_Val2_89_0_0_2_reg_3382_reg_i_17
       (.I0(src_kernel_win_0_va_4_fu_268[5]),
        .O(p_Val2_89_0_0_2_reg_3382_reg_i_17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_Val2_89_0_0_2_reg_3382_reg_i_18
       (.I0(src_kernel_win_0_va_4_fu_268[4]),
        .O(p_Val2_89_0_0_2_reg_3382_reg_i_18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_Val2_89_0_0_2_reg_3382_reg_i_19
       (.I0(src_kernel_win_0_va_4_fu_268[3]),
        .O(p_Val2_89_0_0_2_reg_3382_reg_i_19_n_0));
  CARRY4 p_Val2_89_0_0_2_reg_3382_reg_i_2
       (.CI(p_Val2_89_0_0_2_reg_3382_reg_i_3_n_0),
        .CO({NLW_p_Val2_89_0_0_2_reg_3382_reg_i_2_CO_UNCONNECTED[3:2],p_Val2_89_0_0_2_reg_3382_reg_i_2_n_2,p_Val2_89_0_0_2_reg_3382_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,src_kernel_win_0_va_4_fu_268[7:6]}),
        .O({NLW_p_Val2_89_0_0_2_reg_3382_reg_i_2_O_UNCONNECTED[3],C0,p_Val2_89_0_0_2_reg_3382_reg_i_2_n_6,p_Val2_89_0_0_2_reg_3382_reg_i_2_n_7}),
        .S({1'b0,1'b1,p_Val2_89_0_0_2_reg_3382_reg_i_7_n_0,p_Val2_89_0_0_2_reg_3382_reg_i_8_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    p_Val2_89_0_0_2_reg_3382_reg_i_20
       (.I0(src_kernel_win_0_va_4_fu_268[0]),
        .O(p_Val2_89_0_0_2_reg_3382_reg_i_20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_Val2_89_0_0_2_reg_3382_reg_i_21
       (.I0(src_kernel_win_0_va_4_fu_268[2]),
        .O(p_Val2_89_0_0_2_reg_3382_reg_i_21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_Val2_89_0_0_2_reg_3382_reg_i_22
       (.I0(src_kernel_win_0_va_4_fu_268[1]),
        .O(p_Val2_89_0_0_2_reg_3382_reg_i_22_n_0));
  CARRY4 p_Val2_89_0_0_2_reg_3382_reg_i_3
       (.CI(p_Val2_89_0_0_2_reg_3382_reg_i_4_n_0),
        .CO({p_Val2_89_0_0_2_reg_3382_reg_i_3_n_0,p_Val2_89_0_0_2_reg_3382_reg_i_3_n_1,p_Val2_89_0_0_2_reg_3382_reg_i_3_n_2,p_Val2_89_0_0_2_reg_3382_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(src_kernel_win_0_va_4_fu_268[5:2]),
        .O({p_Val2_89_0_0_2_reg_3382_reg_i_3_n_4,p_Val2_89_0_0_2_reg_3382_reg_i_3_n_5,p_Val2_89_0_0_2_reg_3382_reg_i_3_n_6,p_Val2_89_0_0_2_reg_3382_reg_i_3_n_7}),
        .S({p_Val2_89_0_0_2_reg_3382_reg_i_9_n_0,p_Val2_89_0_0_2_reg_3382_reg_i_10_n_0,p_Val2_89_0_0_2_reg_3382_reg_i_11_n_0,p_Val2_89_0_0_2_reg_3382_reg_i_12_n_0}));
  CARRY4 p_Val2_89_0_0_2_reg_3382_reg_i_4
       (.CI(p_Val2_89_0_0_2_reg_3382_reg_i_5_n_0),
        .CO({p_Val2_89_0_0_2_reg_3382_reg_i_4_n_0,p_Val2_89_0_0_2_reg_3382_reg_i_4_n_1,p_Val2_89_0_0_2_reg_3382_reg_i_4_n_2,p_Val2_89_0_0_2_reg_3382_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({src_kernel_win_0_va_4_fu_268[1:0],1'b0,1'b0}),
        .O({p_Val2_89_0_0_2_reg_3382_reg_i_4_n_4,p_Val2_89_0_0_2_reg_3382_reg_i_4_n_5,p_Val2_89_0_0_2_reg_3382_reg_i_4_n_6,p_Val2_89_0_0_2_reg_3382_reg_i_4_n_7}),
        .S({p_Val2_89_0_0_2_reg_3382_reg_i_13_n_0,p_Val2_89_0_0_2_reg_3382_reg_i_14_n_0,1'b1,p_Val2_89_0_0_2_reg_3382_reg_i_15_n_0}));
  CARRY4 p_Val2_89_0_0_2_reg_3382_reg_i_5
       (.CI(p_Val2_89_0_0_2_reg_3382_reg_i_6_n_0),
        .CO({p_Val2_89_0_0_2_reg_3382_reg_i_5_n_0,p_Val2_89_0_0_2_reg_3382_reg_i_5_n_1,p_Val2_89_0_0_2_reg_3382_reg_i_5_n_2,p_Val2_89_0_0_2_reg_3382_reg_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({p_Val2_89_0_0_2_reg_3382_reg_i_5_n_4,p_Val2_89_0_0_2_reg_3382_reg_i_5_n_5,p_Val2_89_0_0_2_reg_3382_reg_i_5_n_6,p_Val2_89_0_0_2_reg_3382_reg_i_5_n_7}),
        .S({p_Val2_89_0_0_2_reg_3382_reg_i_16_n_0,p_Val2_89_0_0_2_reg_3382_reg_i_17_n_0,p_Val2_89_0_0_2_reg_3382_reg_i_18_n_0,p_Val2_89_0_0_2_reg_3382_reg_i_19_n_0}));
  CARRY4 p_Val2_89_0_0_2_reg_3382_reg_i_6
       (.CI(1'b0),
        .CO({p_Val2_89_0_0_2_reg_3382_reg_i_6_n_0,p_Val2_89_0_0_2_reg_3382_reg_i_6_n_1,p_Val2_89_0_0_2_reg_3382_reg_i_6_n_2,p_Val2_89_0_0_2_reg_3382_reg_i_6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_Val2_89_0_0_2_reg_3382_reg_i_20_n_0,1'b0}),
        .O({p_Val2_89_0_0_2_reg_3382_reg_i_6_n_4,p_Val2_89_0_0_2_reg_3382_reg_i_6_n_5,p_Val2_89_0_0_2_reg_3382_reg_i_6_n_6,NLW_p_Val2_89_0_0_2_reg_3382_reg_i_6_O_UNCONNECTED[0]}),
        .S({p_Val2_89_0_0_2_reg_3382_reg_i_21_n_0,p_Val2_89_0_0_2_reg_3382_reg_i_22_n_0,src_kernel_win_0_va_4_fu_268[0],1'b0}));
  LUT1 #(
    .INIT(2'h1)) 
    p_Val2_89_0_0_2_reg_3382_reg_i_7
       (.I0(src_kernel_win_0_va_4_fu_268[7]),
        .O(p_Val2_89_0_0_2_reg_3382_reg_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_Val2_89_0_0_2_reg_3382_reg_i_8
       (.I0(src_kernel_win_0_va_4_fu_268[6]),
        .O(p_Val2_89_0_0_2_reg_3382_reg_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_Val2_89_0_0_2_reg_3382_reg_i_9
       (.I0(src_kernel_win_0_va_4_fu_268[5]),
        .O(p_Val2_89_0_0_2_reg_3382_reg_i_9_n_0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(0),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("TRUE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_Val2_89_1_0_2_reg_3403_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_1_va_8_reg_3327}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_Val2_89_1_0_2_reg_3403_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_Val2_89_1_0_2_reg_3403_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,r_V_6_1_0_1_fu_1917_p2[19],r_V_6_1_0_1_fu_1917_p2[19],r_V_6_1_0_1_fu_1917_p2[19],r_V_6_1_0_1_fu_1917_p2[19],r_V_6_1_0_1_fu_1917_p2,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_Val2_89_1_0_2_reg_3403_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_Val2_89_1_0_2_reg_3403_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_1_fu_2560),
        .CEA2(src_kernel_win_0_va_1_fu_2560),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(threshold2_mac_muocq_U74_n_25),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_Val2_89_0_0_2_reg_33820),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_1_va_8_fu_1543_p3}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_Val2_89_1_0_2_reg_3403_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_Val2_89_1_0_2_reg_3403_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_Val2_89_1_0_2_reg_3403_reg_P_UNCONNECTED[47:25],p_Val2_89_1_0_2_reg_3403_reg_n_81,p_Val2_89_1_0_2_reg_3403_reg_n_82,p_Val2_89_1_0_2_reg_3403_reg_n_83,p_Val2_89_1_0_2_reg_3403_reg_n_84,p_Val2_89_1_0_2_reg_3403_reg_n_85,p_Val2_89_1_0_2_reg_3403_reg_n_86,p_Val2_89_1_0_2_reg_3403_reg_n_87,p_Val2_89_1_0_2_reg_3403_reg_n_88,p_Val2_89_1_0_2_reg_3403_reg_n_89,p_Val2_89_1_0_2_reg_3403_reg_n_90,p_Val2_89_1_0_2_reg_3403_reg_n_91,p_Val2_89_1_0_2_reg_3403_reg_n_92,p_Val2_89_1_0_2_reg_3403_reg_n_93,p_Val2_89_1_0_2_reg_3403_reg_n_94,p_Val2_89_1_0_2_reg_3403_reg_n_95,p_Val2_89_1_0_2_reg_3403_reg_n_96,p_Val2_89_1_0_2_reg_3403_reg_n_97,p_Val2_89_1_0_2_reg_3403_reg_n_98,p_Val2_89_1_0_2_reg_3403_reg_n_99,p_Val2_89_1_0_2_reg_3403_reg_n_100,p_Val2_89_1_0_2_reg_3403_reg_n_101,p_Val2_89_1_0_2_reg_3403_reg_n_102,p_Val2_89_1_0_2_reg_3403_reg_n_103,p_Val2_89_1_0_2_reg_3403_reg_n_104,p_Val2_89_1_0_2_reg_3403_reg_n_105}),
        .PATTERNBDETECT(NLW_p_Val2_89_1_0_2_reg_3403_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_Val2_89_1_0_2_reg_3403_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_Val2_89_1_0_2_reg_3403_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_Val2_89_1_0_2_reg_3403_reg_UNDERFLOW_UNCONNECTED));
  CARRY4 p_Val2_89_1_0_2_reg_3403_reg_i_1
       (.CI(p_Val2_89_1_0_2_reg_3403_reg_i_2_n_0),
        .CO({NLW_p_Val2_89_1_0_2_reg_3403_reg_i_1_CO_UNCONNECTED[3:2],p_Val2_89_1_0_2_reg_3403_reg_i_1_n_2,p_Val2_89_1_0_2_reg_3403_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,src_kernel_win_1_va_4_fu_292[7:6]}),
        .O({NLW_p_Val2_89_1_0_2_reg_3403_reg_i_1_O_UNCONNECTED[3],r_V_6_1_0_1_fu_1917_p2[19:17]}),
        .S({1'b0,1'b1,p_Val2_89_1_0_2_reg_3403_reg_i_6_n_0,p_Val2_89_1_0_2_reg_3403_reg_i_7_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    p_Val2_89_1_0_2_reg_3403_reg_i_10
       (.I0(src_kernel_win_1_va_4_fu_292[3]),
        .O(p_Val2_89_1_0_2_reg_3403_reg_i_10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_Val2_89_1_0_2_reg_3403_reg_i_11
       (.I0(src_kernel_win_1_va_4_fu_292[2]),
        .O(p_Val2_89_1_0_2_reg_3403_reg_i_11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_Val2_89_1_0_2_reg_3403_reg_i_12
       (.I0(src_kernel_win_1_va_4_fu_292[1]),
        .O(p_Val2_89_1_0_2_reg_3403_reg_i_12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_Val2_89_1_0_2_reg_3403_reg_i_13
       (.I0(src_kernel_win_1_va_4_fu_292[0]),
        .O(p_Val2_89_1_0_2_reg_3403_reg_i_13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_Val2_89_1_0_2_reg_3403_reg_i_14
       (.I0(src_kernel_win_1_va_4_fu_292[7]),
        .O(p_Val2_89_1_0_2_reg_3403_reg_i_14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_Val2_89_1_0_2_reg_3403_reg_i_15
       (.I0(src_kernel_win_1_va_4_fu_292[6]),
        .O(p_Val2_89_1_0_2_reg_3403_reg_i_15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_Val2_89_1_0_2_reg_3403_reg_i_16
       (.I0(src_kernel_win_1_va_4_fu_292[5]),
        .O(p_Val2_89_1_0_2_reg_3403_reg_i_16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_Val2_89_1_0_2_reg_3403_reg_i_17
       (.I0(src_kernel_win_1_va_4_fu_292[4]),
        .O(p_Val2_89_1_0_2_reg_3403_reg_i_17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_Val2_89_1_0_2_reg_3403_reg_i_18
       (.I0(src_kernel_win_1_va_4_fu_292[3]),
        .O(p_Val2_89_1_0_2_reg_3403_reg_i_18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_Val2_89_1_0_2_reg_3403_reg_i_19
       (.I0(src_kernel_win_1_va_4_fu_292[0]),
        .O(p_Val2_89_1_0_2_reg_3403_reg_i_19_n_0));
  CARRY4 p_Val2_89_1_0_2_reg_3403_reg_i_2
       (.CI(p_Val2_89_1_0_2_reg_3403_reg_i_3_n_0),
        .CO({p_Val2_89_1_0_2_reg_3403_reg_i_2_n_0,p_Val2_89_1_0_2_reg_3403_reg_i_2_n_1,p_Val2_89_1_0_2_reg_3403_reg_i_2_n_2,p_Val2_89_1_0_2_reg_3403_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI(src_kernel_win_1_va_4_fu_292[5:2]),
        .O(r_V_6_1_0_1_fu_1917_p2[16:13]),
        .S({p_Val2_89_1_0_2_reg_3403_reg_i_8_n_0,p_Val2_89_1_0_2_reg_3403_reg_i_9_n_0,p_Val2_89_1_0_2_reg_3403_reg_i_10_n_0,p_Val2_89_1_0_2_reg_3403_reg_i_11_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    p_Val2_89_1_0_2_reg_3403_reg_i_20
       (.I0(src_kernel_win_1_va_4_fu_292[2]),
        .O(p_Val2_89_1_0_2_reg_3403_reg_i_20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_Val2_89_1_0_2_reg_3403_reg_i_21
       (.I0(src_kernel_win_1_va_4_fu_292[1]),
        .O(p_Val2_89_1_0_2_reg_3403_reg_i_21_n_0));
  CARRY4 p_Val2_89_1_0_2_reg_3403_reg_i_3
       (.CI(p_Val2_89_1_0_2_reg_3403_reg_i_4_n_0),
        .CO({p_Val2_89_1_0_2_reg_3403_reg_i_3_n_0,p_Val2_89_1_0_2_reg_3403_reg_i_3_n_1,p_Val2_89_1_0_2_reg_3403_reg_i_3_n_2,p_Val2_89_1_0_2_reg_3403_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({src_kernel_win_1_va_4_fu_292[1:0],1'b0,1'b0}),
        .O(r_V_6_1_0_1_fu_1917_p2[12:9]),
        .S({p_Val2_89_1_0_2_reg_3403_reg_i_12_n_0,p_Val2_89_1_0_2_reg_3403_reg_i_13_n_0,1'b1,p_Val2_89_1_0_2_reg_3403_reg_i_14_n_0}));
  CARRY4 p_Val2_89_1_0_2_reg_3403_reg_i_4
       (.CI(p_Val2_89_1_0_2_reg_3403_reg_i_5_n_0),
        .CO({p_Val2_89_1_0_2_reg_3403_reg_i_4_n_0,p_Val2_89_1_0_2_reg_3403_reg_i_4_n_1,p_Val2_89_1_0_2_reg_3403_reg_i_4_n_2,p_Val2_89_1_0_2_reg_3403_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(r_V_6_1_0_1_fu_1917_p2[8:5]),
        .S({p_Val2_89_1_0_2_reg_3403_reg_i_15_n_0,p_Val2_89_1_0_2_reg_3403_reg_i_16_n_0,p_Val2_89_1_0_2_reg_3403_reg_i_17_n_0,p_Val2_89_1_0_2_reg_3403_reg_i_18_n_0}));
  CARRY4 p_Val2_89_1_0_2_reg_3403_reg_i_5
       (.CI(1'b0),
        .CO({p_Val2_89_1_0_2_reg_3403_reg_i_5_n_0,p_Val2_89_1_0_2_reg_3403_reg_i_5_n_1,p_Val2_89_1_0_2_reg_3403_reg_i_5_n_2,p_Val2_89_1_0_2_reg_3403_reg_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_Val2_89_1_0_2_reg_3403_reg_i_19_n_0,1'b0}),
        .O({r_V_6_1_0_1_fu_1917_p2[4:2],NLW_p_Val2_89_1_0_2_reg_3403_reg_i_5_O_UNCONNECTED[0]}),
        .S({p_Val2_89_1_0_2_reg_3403_reg_i_20_n_0,p_Val2_89_1_0_2_reg_3403_reg_i_21_n_0,src_kernel_win_1_va_4_fu_292[0],1'b0}));
  LUT1 #(
    .INIT(2'h1)) 
    p_Val2_89_1_0_2_reg_3403_reg_i_6
       (.I0(src_kernel_win_1_va_4_fu_292[7]),
        .O(p_Val2_89_1_0_2_reg_3403_reg_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_Val2_89_1_0_2_reg_3403_reg_i_7
       (.I0(src_kernel_win_1_va_4_fu_292[6]),
        .O(p_Val2_89_1_0_2_reg_3403_reg_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_Val2_89_1_0_2_reg_3403_reg_i_8
       (.I0(src_kernel_win_1_va_4_fu_292[5]),
        .O(p_Val2_89_1_0_2_reg_3403_reg_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_Val2_89_1_0_2_reg_3403_reg_i_9
       (.I0(src_kernel_win_1_va_4_fu_292[4]),
        .O(p_Val2_89_1_0_2_reg_3403_reg_i_9_n_0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(0),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("TRUE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_Val2_89_2_0_2_reg_3424_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_2_va_11_reg_3350}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_Val2_89_2_0_2_reg_3424_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_Val2_89_2_0_2_reg_3424_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,r_V_6_2_0_1_fu_2056_p2[19],r_V_6_2_0_1_fu_2056_p2[19],r_V_6_2_0_1_fu_2056_p2[19],r_V_6_2_0_1_fu_2056_p2[19],r_V_6_2_0_1_fu_2056_p2,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_Val2_89_2_0_2_reg_3424_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_Val2_89_2_0_2_reg_3424_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_1_fu_2560),
        .CEA2(src_kernel_win_0_va_1_fu_2560),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(threshold2_mac_muocq_U74_n_25),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_Val2_89_0_0_2_reg_33820),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_2_va_11_fu_1697_p3}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_Val2_89_2_0_2_reg_3424_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_Val2_89_2_0_2_reg_3424_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_Val2_89_2_0_2_reg_3424_reg_P_UNCONNECTED[47:25],p_Val2_89_2_0_2_reg_3424_reg_n_81,p_Val2_89_2_0_2_reg_3424_reg_n_82,p_Val2_89_2_0_2_reg_3424_reg_n_83,p_Val2_89_2_0_2_reg_3424_reg_n_84,p_Val2_89_2_0_2_reg_3424_reg_n_85,p_Val2_89_2_0_2_reg_3424_reg_n_86,p_Val2_89_2_0_2_reg_3424_reg_n_87,p_Val2_89_2_0_2_reg_3424_reg_n_88,p_Val2_89_2_0_2_reg_3424_reg_n_89,p_Val2_89_2_0_2_reg_3424_reg_n_90,p_Val2_89_2_0_2_reg_3424_reg_n_91,p_Val2_89_2_0_2_reg_3424_reg_n_92,p_Val2_89_2_0_2_reg_3424_reg_n_93,p_Val2_89_2_0_2_reg_3424_reg_n_94,p_Val2_89_2_0_2_reg_3424_reg_n_95,p_Val2_89_2_0_2_reg_3424_reg_n_96,p_Val2_89_2_0_2_reg_3424_reg_n_97,p_Val2_89_2_0_2_reg_3424_reg_n_98,p_Val2_89_2_0_2_reg_3424_reg_n_99,p_Val2_89_2_0_2_reg_3424_reg_n_100,p_Val2_89_2_0_2_reg_3424_reg_n_101,p_Val2_89_2_0_2_reg_3424_reg_n_102,p_Val2_89_2_0_2_reg_3424_reg_n_103,p_Val2_89_2_0_2_reg_3424_reg_n_104,p_Val2_89_2_0_2_reg_3424_reg_n_105}),
        .PATTERNBDETECT(NLW_p_Val2_89_2_0_2_reg_3424_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_Val2_89_2_0_2_reg_3424_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_Val2_89_2_0_2_reg_3424_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_Val2_89_2_0_2_reg_3424_reg_UNDERFLOW_UNCONNECTED));
  CARRY4 p_Val2_89_2_0_2_reg_3424_reg_i_1
       (.CI(p_Val2_89_2_0_2_reg_3424_reg_i_2_n_0),
        .CO({NLW_p_Val2_89_2_0_2_reg_3424_reg_i_1_CO_UNCONNECTED[3:2],p_Val2_89_2_0_2_reg_3424_reg_i_1_n_2,p_Val2_89_2_0_2_reg_3424_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,src_kernel_win_2_va_4_fu_316[7:6]}),
        .O({NLW_p_Val2_89_2_0_2_reg_3424_reg_i_1_O_UNCONNECTED[3],r_V_6_2_0_1_fu_2056_p2[19:17]}),
        .S({1'b0,1'b1,p_Val2_89_2_0_2_reg_3424_reg_i_6_n_0,p_Val2_89_2_0_2_reg_3424_reg_i_7_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    p_Val2_89_2_0_2_reg_3424_reg_i_10
       (.I0(src_kernel_win_2_va_4_fu_316[3]),
        .O(p_Val2_89_2_0_2_reg_3424_reg_i_10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_Val2_89_2_0_2_reg_3424_reg_i_11
       (.I0(src_kernel_win_2_va_4_fu_316[2]),
        .O(p_Val2_89_2_0_2_reg_3424_reg_i_11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_Val2_89_2_0_2_reg_3424_reg_i_12
       (.I0(src_kernel_win_2_va_4_fu_316[1]),
        .O(p_Val2_89_2_0_2_reg_3424_reg_i_12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_Val2_89_2_0_2_reg_3424_reg_i_13
       (.I0(src_kernel_win_2_va_4_fu_316[0]),
        .O(p_Val2_89_2_0_2_reg_3424_reg_i_13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_Val2_89_2_0_2_reg_3424_reg_i_14
       (.I0(src_kernel_win_2_va_4_fu_316[7]),
        .O(p_Val2_89_2_0_2_reg_3424_reg_i_14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_Val2_89_2_0_2_reg_3424_reg_i_15
       (.I0(src_kernel_win_2_va_4_fu_316[6]),
        .O(p_Val2_89_2_0_2_reg_3424_reg_i_15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_Val2_89_2_0_2_reg_3424_reg_i_16
       (.I0(src_kernel_win_2_va_4_fu_316[5]),
        .O(p_Val2_89_2_0_2_reg_3424_reg_i_16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_Val2_89_2_0_2_reg_3424_reg_i_17
       (.I0(src_kernel_win_2_va_4_fu_316[4]),
        .O(p_Val2_89_2_0_2_reg_3424_reg_i_17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_Val2_89_2_0_2_reg_3424_reg_i_18
       (.I0(src_kernel_win_2_va_4_fu_316[3]),
        .O(p_Val2_89_2_0_2_reg_3424_reg_i_18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_Val2_89_2_0_2_reg_3424_reg_i_19
       (.I0(src_kernel_win_2_va_4_fu_316[0]),
        .O(p_Val2_89_2_0_2_reg_3424_reg_i_19_n_0));
  CARRY4 p_Val2_89_2_0_2_reg_3424_reg_i_2
       (.CI(p_Val2_89_2_0_2_reg_3424_reg_i_3_n_0),
        .CO({p_Val2_89_2_0_2_reg_3424_reg_i_2_n_0,p_Val2_89_2_0_2_reg_3424_reg_i_2_n_1,p_Val2_89_2_0_2_reg_3424_reg_i_2_n_2,p_Val2_89_2_0_2_reg_3424_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI(src_kernel_win_2_va_4_fu_316[5:2]),
        .O(r_V_6_2_0_1_fu_2056_p2[16:13]),
        .S({p_Val2_89_2_0_2_reg_3424_reg_i_8_n_0,p_Val2_89_2_0_2_reg_3424_reg_i_9_n_0,p_Val2_89_2_0_2_reg_3424_reg_i_10_n_0,p_Val2_89_2_0_2_reg_3424_reg_i_11_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    p_Val2_89_2_0_2_reg_3424_reg_i_20
       (.I0(src_kernel_win_2_va_4_fu_316[2]),
        .O(p_Val2_89_2_0_2_reg_3424_reg_i_20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_Val2_89_2_0_2_reg_3424_reg_i_21
       (.I0(src_kernel_win_2_va_4_fu_316[1]),
        .O(p_Val2_89_2_0_2_reg_3424_reg_i_21_n_0));
  CARRY4 p_Val2_89_2_0_2_reg_3424_reg_i_3
       (.CI(p_Val2_89_2_0_2_reg_3424_reg_i_4_n_0),
        .CO({p_Val2_89_2_0_2_reg_3424_reg_i_3_n_0,p_Val2_89_2_0_2_reg_3424_reg_i_3_n_1,p_Val2_89_2_0_2_reg_3424_reg_i_3_n_2,p_Val2_89_2_0_2_reg_3424_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({src_kernel_win_2_va_4_fu_316[1:0],1'b0,1'b0}),
        .O(r_V_6_2_0_1_fu_2056_p2[12:9]),
        .S({p_Val2_89_2_0_2_reg_3424_reg_i_12_n_0,p_Val2_89_2_0_2_reg_3424_reg_i_13_n_0,1'b1,p_Val2_89_2_0_2_reg_3424_reg_i_14_n_0}));
  CARRY4 p_Val2_89_2_0_2_reg_3424_reg_i_4
       (.CI(p_Val2_89_2_0_2_reg_3424_reg_i_5_n_0),
        .CO({p_Val2_89_2_0_2_reg_3424_reg_i_4_n_0,p_Val2_89_2_0_2_reg_3424_reg_i_4_n_1,p_Val2_89_2_0_2_reg_3424_reg_i_4_n_2,p_Val2_89_2_0_2_reg_3424_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(r_V_6_2_0_1_fu_2056_p2[8:5]),
        .S({p_Val2_89_2_0_2_reg_3424_reg_i_15_n_0,p_Val2_89_2_0_2_reg_3424_reg_i_16_n_0,p_Val2_89_2_0_2_reg_3424_reg_i_17_n_0,p_Val2_89_2_0_2_reg_3424_reg_i_18_n_0}));
  CARRY4 p_Val2_89_2_0_2_reg_3424_reg_i_5
       (.CI(1'b0),
        .CO({p_Val2_89_2_0_2_reg_3424_reg_i_5_n_0,p_Val2_89_2_0_2_reg_3424_reg_i_5_n_1,p_Val2_89_2_0_2_reg_3424_reg_i_5_n_2,p_Val2_89_2_0_2_reg_3424_reg_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_Val2_89_2_0_2_reg_3424_reg_i_19_n_0,1'b0}),
        .O({r_V_6_2_0_1_fu_2056_p2[4:2],NLW_p_Val2_89_2_0_2_reg_3424_reg_i_5_O_UNCONNECTED[0]}),
        .S({p_Val2_89_2_0_2_reg_3424_reg_i_20_n_0,p_Val2_89_2_0_2_reg_3424_reg_i_21_n_0,src_kernel_win_2_va_4_fu_316[0],1'b0}));
  LUT1 #(
    .INIT(2'h1)) 
    p_Val2_89_2_0_2_reg_3424_reg_i_6
       (.I0(src_kernel_win_2_va_4_fu_316[7]),
        .O(p_Val2_89_2_0_2_reg_3424_reg_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_Val2_89_2_0_2_reg_3424_reg_i_7
       (.I0(src_kernel_win_2_va_4_fu_316[6]),
        .O(p_Val2_89_2_0_2_reg_3424_reg_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_Val2_89_2_0_2_reg_3424_reg_i_8
       (.I0(src_kernel_win_2_va_4_fu_316[5]),
        .O(p_Val2_89_2_0_2_reg_3424_reg_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_Val2_89_2_0_2_reg_3424_reg_i_9
       (.I0(src_kernel_win_2_va_4_fu_316[4]),
        .O(p_Val2_89_2_0_2_reg_3424_reg_i_9_n_0));
  FDRE \p_Val2_s_reg_3459_reg[21] 
       (.C(ap_clk),
        .CE(p_Val2_15_reg_34390),
        .D(\tmp_69_reg_3474_reg[1]_i_1_n_6 ),
        .Q(tmp_99_fu_2609_p3),
        .R(1'b0));
  CARRY4 p_i_1
       (.CI(p_i_2_n_0),
        .CO({NLW_p_i_1_CO_UNCONNECTED[3],p_i_1_n_1,p_i_1_n_2,p_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,src_kernel_win_0_va_9_reg_3376[7:5]}),
        .O(r_V_6_0_2_1_fu_2287_p2[19:16]),
        .S({1'b1,p_i_6_n_0,p_i_7_n_0,p_i_8_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_10
       (.I0(src_kernel_win_0_va_9_reg_3376[3]),
        .O(p_i_10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_10__0
       (.I0(src_kernel_win_1_va_9_reg_3397[3]),
        .O(p_i_10__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_10__1
       (.I0(src_kernel_win_2_va_12_reg_3418[3]),
        .O(p_i_10__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_11
       (.I0(src_kernel_win_0_va_9_reg_3376[2]),
        .O(p_i_11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_11__0
       (.I0(src_kernel_win_1_va_9_reg_3397[2]),
        .O(p_i_11__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_11__1
       (.I0(src_kernel_win_2_va_12_reg_3418[2]),
        .O(p_i_11__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_12
       (.I0(src_kernel_win_0_va_9_reg_3376[1]),
        .O(p_i_12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_12__0
       (.I0(src_kernel_win_1_va_9_reg_3397[1]),
        .O(p_i_12__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_12__1
       (.I0(src_kernel_win_2_va_12_reg_3418[1]),
        .O(p_i_12__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_13
       (.I0(src_kernel_win_0_va_9_reg_3376[0]),
        .O(p_i_13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_13__0
       (.I0(src_kernel_win_1_va_9_reg_3397[0]),
        .O(p_i_13__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_13__1
       (.I0(src_kernel_win_2_va_12_reg_3418[0]),
        .O(p_i_13__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_14
       (.I0(src_kernel_win_0_va_9_reg_3376[7]),
        .O(p_i_14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_14__0
       (.I0(src_kernel_win_1_va_9_reg_3397[7]),
        .O(p_i_14__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_14__1
       (.I0(src_kernel_win_2_va_12_reg_3418[7]),
        .O(p_i_14__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_15
       (.I0(src_kernel_win_0_va_9_reg_3376[6]),
        .O(p_i_15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_15__0
       (.I0(src_kernel_win_1_va_9_reg_3397[6]),
        .O(p_i_15__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_15__1
       (.I0(src_kernel_win_2_va_12_reg_3418[6]),
        .O(p_i_15__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_16
       (.I0(src_kernel_win_0_va_9_reg_3376[5]),
        .O(p_i_16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_16__0
       (.I0(src_kernel_win_1_va_9_reg_3397[5]),
        .O(p_i_16__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_16__1
       (.I0(src_kernel_win_2_va_12_reg_3418[5]),
        .O(p_i_16__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_17
       (.I0(src_kernel_win_0_va_9_reg_3376[4]),
        .O(p_i_17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_17__0
       (.I0(src_kernel_win_1_va_9_reg_3397[4]),
        .O(p_i_17__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_17__1
       (.I0(src_kernel_win_2_va_12_reg_3418[4]),
        .O(p_i_17__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_18
       (.I0(src_kernel_win_0_va_9_reg_3376[3]),
        .O(p_i_18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_18__0
       (.I0(src_kernel_win_1_va_9_reg_3397[3]),
        .O(p_i_18__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_18__1
       (.I0(src_kernel_win_2_va_12_reg_3418[3]),
        .O(p_i_18__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_19
       (.I0(src_kernel_win_0_va_9_reg_3376[2]),
        .O(p_i_19_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_19__0
       (.I0(src_kernel_win_1_va_9_reg_3397[2]),
        .O(p_i_19__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_19__1
       (.I0(src_kernel_win_2_va_12_reg_3418[2]),
        .O(p_i_19__1_n_0));
  CARRY4 p_i_1__0
       (.CI(p_i_2__0_n_0),
        .CO({NLW_p_i_1__0_CO_UNCONNECTED[3],p_i_1__0_n_1,p_i_1__0_n_2,p_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,src_kernel_win_1_va_9_reg_3397[7:5]}),
        .O(r_V_6_1_2_1_fu_2392_p2[19:16]),
        .S({1'b1,p_i_6__0_n_0,p_i_7__0_n_0,p_i_8__0_n_0}));
  CARRY4 p_i_1__1
       (.CI(p_i_2__1_n_0),
        .CO({NLW_p_i_1__1_CO_UNCONNECTED[3],p_i_1__1_n_1,p_i_1__1_n_2,p_i_1__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,src_kernel_win_2_va_12_reg_3418[7:5]}),
        .O(r_V_6_2_2_1_fu_2497_p2[19:16]),
        .S({1'b1,p_i_6__1_n_0,p_i_7__1_n_0,p_i_8__1_n_0}));
  CARRY4 p_i_2
       (.CI(p_i_3_n_0),
        .CO({p_i_2_n_0,p_i_2_n_1,p_i_2_n_2,p_i_2_n_3}),
        .CYINIT(1'b0),
        .DI(src_kernel_win_0_va_9_reg_3376[4:1]),
        .O(r_V_6_0_2_1_fu_2287_p2[15:12]),
        .S({p_i_9_n_0,p_i_10_n_0,p_i_11_n_0,p_i_12_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_20
       (.I0(src_kernel_win_0_va_9_reg_3376[1]),
        .O(p_i_20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_20__0
       (.I0(src_kernel_win_1_va_9_reg_3397[1]),
        .O(p_i_20__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_20__1
       (.I0(src_kernel_win_2_va_12_reg_3418[1]),
        .O(p_i_20__1_n_0));
  CARRY4 p_i_2__0
       (.CI(p_i_3__0_n_0),
        .CO({p_i_2__0_n_0,p_i_2__0_n_1,p_i_2__0_n_2,p_i_2__0_n_3}),
        .CYINIT(1'b0),
        .DI(src_kernel_win_1_va_9_reg_3397[4:1]),
        .O(r_V_6_1_2_1_fu_2392_p2[15:12]),
        .S({p_i_9__0_n_0,p_i_10__0_n_0,p_i_11__0_n_0,p_i_12__0_n_0}));
  CARRY4 p_i_2__1
       (.CI(p_i_3__1_n_0),
        .CO({p_i_2__1_n_0,p_i_2__1_n_1,p_i_2__1_n_2,p_i_2__1_n_3}),
        .CYINIT(1'b0),
        .DI(src_kernel_win_2_va_12_reg_3418[4:1]),
        .O(r_V_6_2_2_1_fu_2497_p2[15:12]),
        .S({p_i_9__1_n_0,p_i_10__1_n_0,p_i_11__1_n_0,p_i_12__1_n_0}));
  CARRY4 p_i_3
       (.CI(p_i_4_n_0),
        .CO({p_i_3_n_0,p_i_3_n_1,p_i_3_n_2,p_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({src_kernel_win_0_va_9_reg_3376[0],1'b0,1'b0,1'b0}),
        .O(r_V_6_0_2_1_fu_2287_p2[11:8]),
        .S({p_i_13_n_0,1'b1,p_i_14_n_0,p_i_15_n_0}));
  CARRY4 p_i_3__0
       (.CI(p_i_4__0_n_0),
        .CO({p_i_3__0_n_0,p_i_3__0_n_1,p_i_3__0_n_2,p_i_3__0_n_3}),
        .CYINIT(1'b0),
        .DI({src_kernel_win_1_va_9_reg_3397[0],1'b0,1'b0,1'b0}),
        .O(r_V_6_1_2_1_fu_2392_p2[11:8]),
        .S({p_i_13__0_n_0,1'b1,p_i_14__0_n_0,p_i_15__0_n_0}));
  CARRY4 p_i_3__1
       (.CI(p_i_4__1_n_0),
        .CO({p_i_3__1_n_0,p_i_3__1_n_1,p_i_3__1_n_2,p_i_3__1_n_3}),
        .CYINIT(1'b0),
        .DI({src_kernel_win_2_va_12_reg_3418[0],1'b0,1'b0,1'b0}),
        .O(r_V_6_2_2_1_fu_2497_p2[11:8]),
        .S({p_i_13__1_n_0,1'b1,p_i_14__1_n_0,p_i_15__1_n_0}));
  CARRY4 p_i_4
       (.CI(p_i_5_n_0),
        .CO({p_i_4_n_0,p_i_4_n_1,p_i_4_n_2,p_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(r_V_6_0_2_1_fu_2287_p2[7:4]),
        .S({p_i_16_n_0,p_i_17_n_0,p_i_18_n_0,p_i_19_n_0}));
  CARRY4 p_i_4__0
       (.CI(p_i_5__0_n_0),
        .CO({p_i_4__0_n_0,p_i_4__0_n_1,p_i_4__0_n_2,p_i_4__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(r_V_6_1_2_1_fu_2392_p2[7:4]),
        .S({p_i_16__0_n_0,p_i_17__0_n_0,p_i_18__0_n_0,p_i_19__0_n_0}));
  CARRY4 p_i_4__1
       (.CI(p_i_5__1_n_0),
        .CO({p_i_4__1_n_0,p_i_4__1_n_1,p_i_4__1_n_2,p_i_4__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(r_V_6_2_2_1_fu_2497_p2[7:4]),
        .S({p_i_16__1_n_0,p_i_17__1_n_0,p_i_18__1_n_0,p_i_19__1_n_0}));
  CARRY4 p_i_5
       (.CI(1'b0),
        .CO({p_i_5_n_0,p_i_5_n_1,p_i_5_n_2,p_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b0,1'b0}),
        .O({r_V_6_0_2_1_fu_2287_p2[3:2],NLW_p_i_5_O_UNCONNECTED[1:0]}),
        .S({p_i_20_n_0,src_kernel_win_0_va_9_reg_3376[0],1'b0,1'b0}));
  CARRY4 p_i_5__0
       (.CI(1'b0),
        .CO({p_i_5__0_n_0,p_i_5__0_n_1,p_i_5__0_n_2,p_i_5__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b0,1'b0}),
        .O({r_V_6_1_2_1_fu_2392_p2[3:2],NLW_p_i_5__0_O_UNCONNECTED[1:0]}),
        .S({p_i_20__0_n_0,src_kernel_win_1_va_9_reg_3397[0],1'b0,1'b0}));
  CARRY4 p_i_5__1
       (.CI(1'b0),
        .CO({p_i_5__1_n_0,p_i_5__1_n_1,p_i_5__1_n_2,p_i_5__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b0,1'b0}),
        .O({r_V_6_2_2_1_fu_2497_p2[3:2],NLW_p_i_5__1_O_UNCONNECTED[1:0]}),
        .S({p_i_20__1_n_0,src_kernel_win_2_va_12_reg_3418[0],1'b0,1'b0}));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_6
       (.I0(src_kernel_win_0_va_9_reg_3376[7]),
        .O(p_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_6__0
       (.I0(src_kernel_win_1_va_9_reg_3397[7]),
        .O(p_i_6__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_6__1
       (.I0(src_kernel_win_2_va_12_reg_3418[7]),
        .O(p_i_6__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_7
       (.I0(src_kernel_win_0_va_9_reg_3376[6]),
        .O(p_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_7__0
       (.I0(src_kernel_win_1_va_9_reg_3397[6]),
        .O(p_i_7__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_7__1
       (.I0(src_kernel_win_2_va_12_reg_3418[6]),
        .O(p_i_7__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_8
       (.I0(src_kernel_win_0_va_9_reg_3376[5]),
        .O(p_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_8__0
       (.I0(src_kernel_win_1_va_9_reg_3397[5]),
        .O(p_i_8__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_8__1
       (.I0(src_kernel_win_2_va_12_reg_3418[5]),
        .O(p_i_8__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_9
       (.I0(src_kernel_win_0_va_9_reg_3376[4]),
        .O(p_i_9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_9__0
       (.I0(src_kernel_win_1_va_9_reg_3397[4]),
        .O(p_i_9__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_9__1
       (.I0(src_kernel_win_2_va_12_reg_3418[4]),
        .O(p_i_9__1_n_0));
  FDRE \p_src_cols_V_read_cas_reg_2827_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\p_src_cols_V_read_reg_163_reg[15] [0]),
        .Q(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \p_src_cols_V_read_cas_reg_2827_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\p_src_cols_V_read_reg_163_reg[15] [10]),
        .Q(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \p_src_cols_V_read_cas_reg_2827_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\p_src_cols_V_read_reg_163_reg[15] [11]),
        .Q(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \p_src_cols_V_read_cas_reg_2827_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\p_src_cols_V_read_reg_163_reg[15] [12]),
        .Q(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \p_src_cols_V_read_cas_reg_2827_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\p_src_cols_V_read_reg_163_reg[15] [13]),
        .Q(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \p_src_cols_V_read_cas_reg_2827_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\p_src_cols_V_read_reg_163_reg[15] [14]),
        .Q(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \p_src_cols_V_read_cas_reg_2827_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\p_src_cols_V_read_reg_163_reg[15] [15]),
        .Q(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \p_src_cols_V_read_cas_reg_2827_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\p_src_cols_V_read_reg_163_reg[15] [1]),
        .Q(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \p_src_cols_V_read_cas_reg_2827_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\p_src_cols_V_read_reg_163_reg[15] [2]),
        .Q(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \p_src_cols_V_read_cas_reg_2827_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\p_src_cols_V_read_reg_163_reg[15] [3]),
        .Q(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \p_src_cols_V_read_cas_reg_2827_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\p_src_cols_V_read_reg_163_reg[15] [4]),
        .Q(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \p_src_cols_V_read_cas_reg_2827_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\p_src_cols_V_read_reg_163_reg[15] [5]),
        .Q(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \p_src_cols_V_read_cas_reg_2827_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\p_src_cols_V_read_reg_163_reg[15] [6]),
        .Q(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \p_src_cols_V_read_cas_reg_2827_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\p_src_cols_V_read_reg_163_reg[15] [7]),
        .Q(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \p_src_cols_V_read_cas_reg_2827_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\p_src_cols_V_read_reg_163_reg[15] [8]),
        .Q(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \p_src_cols_V_read_cas_reg_2827_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\p_src_cols_V_read_reg_163_reg[15] [9]),
        .Q(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \p_src_rows_V_read_cas_reg_2834[15]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_Filter2D_fu_138_ap_start_reg),
        .O(ap_NS_fsm116_out));
  FDRE \p_src_rows_V_read_cas_reg_2834_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\p_src_rows_V_read_reg_158_reg[15] [0]),
        .Q(p_src_rows_V_read_cas_reg_2834[0]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_cas_reg_2834_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\p_src_rows_V_read_reg_158_reg[15] [10]),
        .Q(p_src_rows_V_read_cas_reg_2834[10]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_cas_reg_2834_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\p_src_rows_V_read_reg_158_reg[15] [11]),
        .Q(p_src_rows_V_read_cas_reg_2834[11]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_cas_reg_2834_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\p_src_rows_V_read_reg_158_reg[15] [12]),
        .Q(p_src_rows_V_read_cas_reg_2834[12]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_cas_reg_2834_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\p_src_rows_V_read_reg_158_reg[15] [13]),
        .Q(p_src_rows_V_read_cas_reg_2834[13]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_cas_reg_2834_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\p_src_rows_V_read_reg_158_reg[15] [14]),
        .Q(p_src_rows_V_read_cas_reg_2834[14]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_cas_reg_2834_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\p_src_rows_V_read_reg_158_reg[15] [15]),
        .Q(p_src_rows_V_read_cas_reg_2834[15]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_cas_reg_2834_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\p_src_rows_V_read_reg_158_reg[15] [1]),
        .Q(p_src_rows_V_read_cas_reg_2834[1]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_cas_reg_2834_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\p_src_rows_V_read_reg_158_reg[15] [2]),
        .Q(p_src_rows_V_read_cas_reg_2834[2]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_cas_reg_2834_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\p_src_rows_V_read_reg_158_reg[15] [3]),
        .Q(p_src_rows_V_read_cas_reg_2834[3]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_cas_reg_2834_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\p_src_rows_V_read_reg_158_reg[15] [4]),
        .Q(p_src_rows_V_read_cas_reg_2834[4]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_cas_reg_2834_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\p_src_rows_V_read_reg_158_reg[15] [5]),
        .Q(p_src_rows_V_read_cas_reg_2834[5]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_cas_reg_2834_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\p_src_rows_V_read_reg_158_reg[15] [6]),
        .Q(p_src_rows_V_read_cas_reg_2834[6]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_cas_reg_2834_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\p_src_rows_V_read_reg_158_reg[15] [7]),
        .Q(p_src_rows_V_read_cas_reg_2834[7]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_cas_reg_2834_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\p_src_rows_V_read_reg_158_reg[15] [8]),
        .Q(p_src_rows_V_read_cas_reg_2834[8]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_cas_reg_2834_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\p_src_rows_V_read_reg_158_reg[15] [9]),
        .Q(p_src_rows_V_read_cas_reg_2834[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    r_V_6_0_1_1_reg_3310_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_7_fu_1353_p3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_r_V_6_0_1_1_reg_3310_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_r_V_6_0_1_1_reg_3310_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_r_V_6_0_1_1_reg_3310_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_r_V_6_0_1_1_reg_3310_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\src_kernel_win_0_va_2_fu_260[7]_i_1_n_0 ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(r_V_6_0_1_1_reg_33100),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_r_V_6_0_1_1_reg_3310_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_r_V_6_0_1_1_reg_3310_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_r_V_6_0_1_1_reg_3310_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_r_V_6_0_1_1_reg_3310_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_r_V_6_0_1_1_reg_3310_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({r_V_6_0_1_1_reg_3310_reg_n_106,r_V_6_0_1_1_reg_3310_reg_n_107,r_V_6_0_1_1_reg_3310_reg_n_108,r_V_6_0_1_1_reg_3310_reg_n_109,r_V_6_0_1_1_reg_3310_reg_n_110,r_V_6_0_1_1_reg_3310_reg_n_111,r_V_6_0_1_1_reg_3310_reg_n_112,r_V_6_0_1_1_reg_3310_reg_n_113,r_V_6_0_1_1_reg_3310_reg_n_114,r_V_6_0_1_1_reg_3310_reg_n_115,r_V_6_0_1_1_reg_3310_reg_n_116,r_V_6_0_1_1_reg_3310_reg_n_117,r_V_6_0_1_1_reg_3310_reg_n_118,r_V_6_0_1_1_reg_3310_reg_n_119,r_V_6_0_1_1_reg_3310_reg_n_120,r_V_6_0_1_1_reg_3310_reg_n_121,r_V_6_0_1_1_reg_3310_reg_n_122,r_V_6_0_1_1_reg_3310_reg_n_123,r_V_6_0_1_1_reg_3310_reg_n_124,r_V_6_0_1_1_reg_3310_reg_n_125,r_V_6_0_1_1_reg_3310_reg_n_126,r_V_6_0_1_1_reg_3310_reg_n_127,r_V_6_0_1_1_reg_3310_reg_n_128,r_V_6_0_1_1_reg_3310_reg_n_129,r_V_6_0_1_1_reg_3310_reg_n_130,r_V_6_0_1_1_reg_3310_reg_n_131,r_V_6_0_1_1_reg_3310_reg_n_132,r_V_6_0_1_1_reg_3310_reg_n_133,r_V_6_0_1_1_reg_3310_reg_n_134,r_V_6_0_1_1_reg_3310_reg_n_135,r_V_6_0_1_1_reg_3310_reg_n_136,r_V_6_0_1_1_reg_3310_reg_n_137,r_V_6_0_1_1_reg_3310_reg_n_138,r_V_6_0_1_1_reg_3310_reg_n_139,r_V_6_0_1_1_reg_3310_reg_n_140,r_V_6_0_1_1_reg_3310_reg_n_141,r_V_6_0_1_1_reg_3310_reg_n_142,r_V_6_0_1_1_reg_3310_reg_n_143,r_V_6_0_1_1_reg_3310_reg_n_144,r_V_6_0_1_1_reg_3310_reg_n_145,r_V_6_0_1_1_reg_3310_reg_n_146,r_V_6_0_1_1_reg_3310_reg_n_147,r_V_6_0_1_1_reg_3310_reg_n_148,r_V_6_0_1_1_reg_3310_reg_n_149,r_V_6_0_1_1_reg_3310_reg_n_150,r_V_6_0_1_1_reg_3310_reg_n_151,r_V_6_0_1_1_reg_3310_reg_n_152,r_V_6_0_1_1_reg_3310_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_r_V_6_0_1_1_reg_3310_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h10)) 
    r_V_6_0_1_1_reg_3310_reg_i_1
       (.I0(\exitcond389_i_reg_3185_pp0_iter1_reg_reg_n_0_[0] ),
        .I1(k_buf_2_val_5_U_n_3),
        .I2(or_cond_i_reg_3221_pp0_iter1_reg),
        .O(r_V_6_0_1_1_reg_33100));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_0_1_reg_3387[12]_i_2 
       (.I0(src_kernel_win_0_va_3_fu_264[1]),
        .O(\r_V_6_0_1_reg_3387[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_0_1_reg_3387[12]_i_3 
       (.I0(src_kernel_win_0_va_3_fu_264[0]),
        .O(\r_V_6_0_1_reg_3387[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_0_1_reg_3387[12]_i_4 
       (.I0(src_kernel_win_0_va_3_fu_264[7]),
        .O(\r_V_6_0_1_reg_3387[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_0_1_reg_3387[16]_i_2 
       (.I0(src_kernel_win_0_va_3_fu_264[5]),
        .O(\r_V_6_0_1_reg_3387[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_0_1_reg_3387[16]_i_3 
       (.I0(src_kernel_win_0_va_3_fu_264[4]),
        .O(\r_V_6_0_1_reg_3387[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_0_1_reg_3387[16]_i_4 
       (.I0(src_kernel_win_0_va_3_fu_264[3]),
        .O(\r_V_6_0_1_reg_3387[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_0_1_reg_3387[16]_i_5 
       (.I0(src_kernel_win_0_va_3_fu_264[2]),
        .O(\r_V_6_0_1_reg_3387[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \r_V_6_0_1_reg_3387[19]_i_1 
       (.I0(or_cond_i_reg_3221_pp0_iter2_reg),
        .I1(k_buf_2_val_5_U_n_3),
        .O(p_6_in));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_0_1_reg_3387[19]_i_3 
       (.I0(src_kernel_win_0_va_3_fu_264[7]),
        .O(\r_V_6_0_1_reg_3387[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_0_1_reg_3387[19]_i_4 
       (.I0(src_kernel_win_0_va_3_fu_264[6]),
        .O(\r_V_6_0_1_reg_3387[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_0_1_reg_3387[4]_i_2 
       (.I0(src_kernel_win_0_va_3_fu_264[0]),
        .O(\r_V_6_0_1_reg_3387[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_0_1_reg_3387[4]_i_3 
       (.I0(src_kernel_win_0_va_3_fu_264[2]),
        .O(\r_V_6_0_1_reg_3387[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_0_1_reg_3387[4]_i_4 
       (.I0(src_kernel_win_0_va_3_fu_264[1]),
        .O(\r_V_6_0_1_reg_3387[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_0_1_reg_3387[8]_i_2 
       (.I0(src_kernel_win_0_va_3_fu_264[6]),
        .O(\r_V_6_0_1_reg_3387[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_0_1_reg_3387[8]_i_3 
       (.I0(src_kernel_win_0_va_3_fu_264[5]),
        .O(\r_V_6_0_1_reg_3387[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_0_1_reg_3387[8]_i_4 
       (.I0(src_kernel_win_0_va_3_fu_264[4]),
        .O(\r_V_6_0_1_reg_3387[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_0_1_reg_3387[8]_i_5 
       (.I0(src_kernel_win_0_va_3_fu_264[3]),
        .O(\r_V_6_0_1_reg_3387[8]_i_5_n_0 ));
  FDRE \r_V_6_0_1_reg_3387_reg[10] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(p_0_in__0[8]),
        .Q(\r_V_6_0_1_reg_3387_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \r_V_6_0_1_reg_3387_reg[11] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(p_0_in__0[9]),
        .Q(\r_V_6_0_1_reg_3387_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \r_V_6_0_1_reg_3387_reg[12] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(p_0_in__0[10]),
        .Q(\r_V_6_0_1_reg_3387_reg_n_0_[12] ),
        .R(1'b0));
  CARRY4 \r_V_6_0_1_reg_3387_reg[12]_i_1 
       (.CI(\r_V_6_0_1_reg_3387_reg[8]_i_1_n_0 ),
        .CO({\r_V_6_0_1_reg_3387_reg[12]_i_1_n_0 ,\r_V_6_0_1_reg_3387_reg[12]_i_1_n_1 ,\r_V_6_0_1_reg_3387_reg[12]_i_1_n_2 ,\r_V_6_0_1_reg_3387_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({src_kernel_win_0_va_3_fu_264[1:0],1'b0,1'b0}),
        .O(p_0_in__0[10:7]),
        .S({\r_V_6_0_1_reg_3387[12]_i_2_n_0 ,\r_V_6_0_1_reg_3387[12]_i_3_n_0 ,1'b1,\r_V_6_0_1_reg_3387[12]_i_4_n_0 }));
  FDRE \r_V_6_0_1_reg_3387_reg[13] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(p_0_in__0[11]),
        .Q(\r_V_6_0_1_reg_3387_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \r_V_6_0_1_reg_3387_reg[14] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(p_0_in__0[12]),
        .Q(\r_V_6_0_1_reg_3387_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \r_V_6_0_1_reg_3387_reg[15] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(p_0_in__0[13]),
        .Q(\r_V_6_0_1_reg_3387_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \r_V_6_0_1_reg_3387_reg[16] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(p_0_in__0[14]),
        .Q(\r_V_6_0_1_reg_3387_reg_n_0_[16] ),
        .R(1'b0));
  CARRY4 \r_V_6_0_1_reg_3387_reg[16]_i_1 
       (.CI(\r_V_6_0_1_reg_3387_reg[12]_i_1_n_0 ),
        .CO({\r_V_6_0_1_reg_3387_reg[16]_i_1_n_0 ,\r_V_6_0_1_reg_3387_reg[16]_i_1_n_1 ,\r_V_6_0_1_reg_3387_reg[16]_i_1_n_2 ,\r_V_6_0_1_reg_3387_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(src_kernel_win_0_va_3_fu_264[5:2]),
        .O(p_0_in__0[14:11]),
        .S({\r_V_6_0_1_reg_3387[16]_i_2_n_0 ,\r_V_6_0_1_reg_3387[16]_i_3_n_0 ,\r_V_6_0_1_reg_3387[16]_i_4_n_0 ,\r_V_6_0_1_reg_3387[16]_i_5_n_0 }));
  FDRE \r_V_6_0_1_reg_3387_reg[17] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(p_0_in__0[15]),
        .Q(\r_V_6_0_1_reg_3387_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \r_V_6_0_1_reg_3387_reg[18] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(p_0_in__0[16]),
        .Q(\r_V_6_0_1_reg_3387_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \r_V_6_0_1_reg_3387_reg[19] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(p_0_in__0[17]),
        .Q(tmp_446_0_1_cast_fu_2242_p10),
        .R(1'b0));
  CARRY4 \r_V_6_0_1_reg_3387_reg[19]_i_2 
       (.CI(\r_V_6_0_1_reg_3387_reg[16]_i_1_n_0 ),
        .CO({\NLW_r_V_6_0_1_reg_3387_reg[19]_i_2_CO_UNCONNECTED [3:2],\r_V_6_0_1_reg_3387_reg[19]_i_2_n_2 ,\r_V_6_0_1_reg_3387_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,src_kernel_win_0_va_3_fu_264[7:6]}),
        .O({\NLW_r_V_6_0_1_reg_3387_reg[19]_i_2_O_UNCONNECTED [3],p_0_in__0[17:15]}),
        .S({1'b0,1'b1,\r_V_6_0_1_reg_3387[19]_i_3_n_0 ,\r_V_6_0_1_reg_3387[19]_i_4_n_0 }));
  FDRE \r_V_6_0_1_reg_3387_reg[2] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(p_0_in__0[0]),
        .Q(\r_V_6_0_1_reg_3387_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \r_V_6_0_1_reg_3387_reg[3] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(p_0_in__0[1]),
        .Q(\r_V_6_0_1_reg_3387_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \r_V_6_0_1_reg_3387_reg[4] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(p_0_in__0[2]),
        .Q(\r_V_6_0_1_reg_3387_reg_n_0_[4] ),
        .R(1'b0));
  CARRY4 \r_V_6_0_1_reg_3387_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\r_V_6_0_1_reg_3387_reg[4]_i_1_n_0 ,\r_V_6_0_1_reg_3387_reg[4]_i_1_n_1 ,\r_V_6_0_1_reg_3387_reg[4]_i_1_n_2 ,\r_V_6_0_1_reg_3387_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\r_V_6_0_1_reg_3387[4]_i_2_n_0 ,1'b0}),
        .O({p_0_in__0[2:0],\NLW_r_V_6_0_1_reg_3387_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\r_V_6_0_1_reg_3387[4]_i_3_n_0 ,\r_V_6_0_1_reg_3387[4]_i_4_n_0 ,src_kernel_win_0_va_3_fu_264[0],1'b0}));
  FDRE \r_V_6_0_1_reg_3387_reg[5] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(p_0_in__0[3]),
        .Q(\r_V_6_0_1_reg_3387_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \r_V_6_0_1_reg_3387_reg[6] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(p_0_in__0[4]),
        .Q(\r_V_6_0_1_reg_3387_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \r_V_6_0_1_reg_3387_reg[7] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(p_0_in__0[5]),
        .Q(\r_V_6_0_1_reg_3387_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \r_V_6_0_1_reg_3387_reg[8] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(p_0_in__0[6]),
        .Q(\r_V_6_0_1_reg_3387_reg_n_0_[8] ),
        .R(1'b0));
  CARRY4 \r_V_6_0_1_reg_3387_reg[8]_i_1 
       (.CI(\r_V_6_0_1_reg_3387_reg[4]_i_1_n_0 ),
        .CO({\r_V_6_0_1_reg_3387_reg[8]_i_1_n_0 ,\r_V_6_0_1_reg_3387_reg[8]_i_1_n_1 ,\r_V_6_0_1_reg_3387_reg[8]_i_1_n_2 ,\r_V_6_0_1_reg_3387_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in__0[6:3]),
        .S({\r_V_6_0_1_reg_3387[8]_i_2_n_0 ,\r_V_6_0_1_reg_3387[8]_i_3_n_0 ,\r_V_6_0_1_reg_3387[8]_i_4_n_0 ,\r_V_6_0_1_reg_3387[8]_i_5_n_0 }));
  FDRE \r_V_6_0_1_reg_3387_reg[9] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(p_0_in__0[7]),
        .Q(\r_V_6_0_1_reg_3387_reg_n_0_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    r_V_6_1_1_1_reg_3333_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_1_va_7_fu_1525_p3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_r_V_6_1_1_1_reg_3333_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_r_V_6_1_1_1_reg_3333_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_r_V_6_1_1_1_reg_3333_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_r_V_6_1_1_1_reg_3333_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\src_kernel_win_0_va_2_fu_260[7]_i_1_n_0 ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(r_V_6_0_1_1_reg_33100),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_r_V_6_1_1_1_reg_3333_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_r_V_6_1_1_1_reg_3333_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_r_V_6_1_1_1_reg_3333_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_r_V_6_1_1_1_reg_3333_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_r_V_6_1_1_1_reg_3333_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({r_V_6_1_1_1_reg_3333_reg_n_106,r_V_6_1_1_1_reg_3333_reg_n_107,r_V_6_1_1_1_reg_3333_reg_n_108,r_V_6_1_1_1_reg_3333_reg_n_109,r_V_6_1_1_1_reg_3333_reg_n_110,r_V_6_1_1_1_reg_3333_reg_n_111,r_V_6_1_1_1_reg_3333_reg_n_112,r_V_6_1_1_1_reg_3333_reg_n_113,r_V_6_1_1_1_reg_3333_reg_n_114,r_V_6_1_1_1_reg_3333_reg_n_115,r_V_6_1_1_1_reg_3333_reg_n_116,r_V_6_1_1_1_reg_3333_reg_n_117,r_V_6_1_1_1_reg_3333_reg_n_118,r_V_6_1_1_1_reg_3333_reg_n_119,r_V_6_1_1_1_reg_3333_reg_n_120,r_V_6_1_1_1_reg_3333_reg_n_121,r_V_6_1_1_1_reg_3333_reg_n_122,r_V_6_1_1_1_reg_3333_reg_n_123,r_V_6_1_1_1_reg_3333_reg_n_124,r_V_6_1_1_1_reg_3333_reg_n_125,r_V_6_1_1_1_reg_3333_reg_n_126,r_V_6_1_1_1_reg_3333_reg_n_127,r_V_6_1_1_1_reg_3333_reg_n_128,r_V_6_1_1_1_reg_3333_reg_n_129,r_V_6_1_1_1_reg_3333_reg_n_130,r_V_6_1_1_1_reg_3333_reg_n_131,r_V_6_1_1_1_reg_3333_reg_n_132,r_V_6_1_1_1_reg_3333_reg_n_133,r_V_6_1_1_1_reg_3333_reg_n_134,r_V_6_1_1_1_reg_3333_reg_n_135,r_V_6_1_1_1_reg_3333_reg_n_136,r_V_6_1_1_1_reg_3333_reg_n_137,r_V_6_1_1_1_reg_3333_reg_n_138,r_V_6_1_1_1_reg_3333_reg_n_139,r_V_6_1_1_1_reg_3333_reg_n_140,r_V_6_1_1_1_reg_3333_reg_n_141,r_V_6_1_1_1_reg_3333_reg_n_142,r_V_6_1_1_1_reg_3333_reg_n_143,r_V_6_1_1_1_reg_3333_reg_n_144,r_V_6_1_1_1_reg_3333_reg_n_145,r_V_6_1_1_1_reg_3333_reg_n_146,r_V_6_1_1_1_reg_3333_reg_n_147,r_V_6_1_1_1_reg_3333_reg_n_148,r_V_6_1_1_1_reg_3333_reg_n_149,r_V_6_1_1_1_reg_3333_reg_n_150,r_V_6_1_1_1_reg_3333_reg_n_151,r_V_6_1_1_1_reg_3333_reg_n_152,r_V_6_1_1_1_reg_3333_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_r_V_6_1_1_1_reg_3333_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_1_1_reg_3408[12]_i_2 
       (.I0(src_kernel_win_1_va_3_fu_288[1]),
        .O(\r_V_6_1_1_reg_3408[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_1_1_reg_3408[12]_i_3 
       (.I0(src_kernel_win_1_va_3_fu_288[0]),
        .O(\r_V_6_1_1_reg_3408[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_1_1_reg_3408[12]_i_4 
       (.I0(src_kernel_win_1_va_3_fu_288[7]),
        .O(\r_V_6_1_1_reg_3408[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_1_1_reg_3408[16]_i_2 
       (.I0(src_kernel_win_1_va_3_fu_288[5]),
        .O(\r_V_6_1_1_reg_3408[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_1_1_reg_3408[16]_i_3 
       (.I0(src_kernel_win_1_va_3_fu_288[4]),
        .O(\r_V_6_1_1_reg_3408[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_1_1_reg_3408[16]_i_4 
       (.I0(src_kernel_win_1_va_3_fu_288[3]),
        .O(\r_V_6_1_1_reg_3408[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_1_1_reg_3408[16]_i_5 
       (.I0(src_kernel_win_1_va_3_fu_288[2]),
        .O(\r_V_6_1_1_reg_3408[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_1_1_reg_3408[19]_i_2 
       (.I0(src_kernel_win_1_va_3_fu_288[7]),
        .O(\r_V_6_1_1_reg_3408[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_1_1_reg_3408[19]_i_3 
       (.I0(src_kernel_win_1_va_3_fu_288[6]),
        .O(\r_V_6_1_1_reg_3408[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_1_1_reg_3408[4]_i_2 
       (.I0(src_kernel_win_1_va_3_fu_288[0]),
        .O(\r_V_6_1_1_reg_3408[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_1_1_reg_3408[4]_i_3 
       (.I0(src_kernel_win_1_va_3_fu_288[2]),
        .O(\r_V_6_1_1_reg_3408[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_1_1_reg_3408[4]_i_4 
       (.I0(src_kernel_win_1_va_3_fu_288[1]),
        .O(\r_V_6_1_1_reg_3408[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_1_1_reg_3408[8]_i_2 
       (.I0(src_kernel_win_1_va_3_fu_288[6]),
        .O(\r_V_6_1_1_reg_3408[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_1_1_reg_3408[8]_i_3 
       (.I0(src_kernel_win_1_va_3_fu_288[5]),
        .O(\r_V_6_1_1_reg_3408[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_1_1_reg_3408[8]_i_4 
       (.I0(src_kernel_win_1_va_3_fu_288[4]),
        .O(\r_V_6_1_1_reg_3408[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_1_1_reg_3408[8]_i_5 
       (.I0(src_kernel_win_1_va_3_fu_288[3]),
        .O(\r_V_6_1_1_reg_3408[8]_i_5_n_0 ));
  FDRE \r_V_6_1_1_reg_3408_reg[10] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(r_V_6_1_1_fu_1958_p2[10]),
        .Q(\r_V_6_1_1_reg_3408_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \r_V_6_1_1_reg_3408_reg[11] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(r_V_6_1_1_fu_1958_p2[11]),
        .Q(\r_V_6_1_1_reg_3408_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \r_V_6_1_1_reg_3408_reg[12] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(r_V_6_1_1_fu_1958_p2[12]),
        .Q(\r_V_6_1_1_reg_3408_reg_n_0_[12] ),
        .R(1'b0));
  CARRY4 \r_V_6_1_1_reg_3408_reg[12]_i_1 
       (.CI(\r_V_6_1_1_reg_3408_reg[8]_i_1_n_0 ),
        .CO({\r_V_6_1_1_reg_3408_reg[12]_i_1_n_0 ,\r_V_6_1_1_reg_3408_reg[12]_i_1_n_1 ,\r_V_6_1_1_reg_3408_reg[12]_i_1_n_2 ,\r_V_6_1_1_reg_3408_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({src_kernel_win_1_va_3_fu_288[1:0],1'b0,1'b0}),
        .O(r_V_6_1_1_fu_1958_p2[12:9]),
        .S({\r_V_6_1_1_reg_3408[12]_i_2_n_0 ,\r_V_6_1_1_reg_3408[12]_i_3_n_0 ,1'b1,\r_V_6_1_1_reg_3408[12]_i_4_n_0 }));
  FDRE \r_V_6_1_1_reg_3408_reg[13] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(r_V_6_1_1_fu_1958_p2[13]),
        .Q(\r_V_6_1_1_reg_3408_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \r_V_6_1_1_reg_3408_reg[14] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(r_V_6_1_1_fu_1958_p2[14]),
        .Q(\r_V_6_1_1_reg_3408_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \r_V_6_1_1_reg_3408_reg[15] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(r_V_6_1_1_fu_1958_p2[15]),
        .Q(\r_V_6_1_1_reg_3408_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \r_V_6_1_1_reg_3408_reg[16] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(r_V_6_1_1_fu_1958_p2[16]),
        .Q(\r_V_6_1_1_reg_3408_reg_n_0_[16] ),
        .R(1'b0));
  CARRY4 \r_V_6_1_1_reg_3408_reg[16]_i_1 
       (.CI(\r_V_6_1_1_reg_3408_reg[12]_i_1_n_0 ),
        .CO({\r_V_6_1_1_reg_3408_reg[16]_i_1_n_0 ,\r_V_6_1_1_reg_3408_reg[16]_i_1_n_1 ,\r_V_6_1_1_reg_3408_reg[16]_i_1_n_2 ,\r_V_6_1_1_reg_3408_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(src_kernel_win_1_va_3_fu_288[5:2]),
        .O(r_V_6_1_1_fu_1958_p2[16:13]),
        .S({\r_V_6_1_1_reg_3408[16]_i_2_n_0 ,\r_V_6_1_1_reg_3408[16]_i_3_n_0 ,\r_V_6_1_1_reg_3408[16]_i_4_n_0 ,\r_V_6_1_1_reg_3408[16]_i_5_n_0 }));
  FDRE \r_V_6_1_1_reg_3408_reg[17] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(r_V_6_1_1_fu_1958_p2[17]),
        .Q(\r_V_6_1_1_reg_3408_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \r_V_6_1_1_reg_3408_reg[18] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(r_V_6_1_1_fu_1958_p2[18]),
        .Q(\r_V_6_1_1_reg_3408_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \r_V_6_1_1_reg_3408_reg[19] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(r_V_6_1_1_fu_1958_p2[19]),
        .Q(tmp_446_1_1_cast_fu_2347_p10),
        .R(1'b0));
  CARRY4 \r_V_6_1_1_reg_3408_reg[19]_i_1 
       (.CI(\r_V_6_1_1_reg_3408_reg[16]_i_1_n_0 ),
        .CO({\NLW_r_V_6_1_1_reg_3408_reg[19]_i_1_CO_UNCONNECTED [3:2],\r_V_6_1_1_reg_3408_reg[19]_i_1_n_2 ,\r_V_6_1_1_reg_3408_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,src_kernel_win_1_va_3_fu_288[7:6]}),
        .O({\NLW_r_V_6_1_1_reg_3408_reg[19]_i_1_O_UNCONNECTED [3],r_V_6_1_1_fu_1958_p2[19:17]}),
        .S({1'b0,1'b1,\r_V_6_1_1_reg_3408[19]_i_2_n_0 ,\r_V_6_1_1_reg_3408[19]_i_3_n_0 }));
  FDRE \r_V_6_1_1_reg_3408_reg[2] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(r_V_6_1_1_fu_1958_p2[2]),
        .Q(\r_V_6_1_1_reg_3408_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \r_V_6_1_1_reg_3408_reg[3] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(r_V_6_1_1_fu_1958_p2[3]),
        .Q(\r_V_6_1_1_reg_3408_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \r_V_6_1_1_reg_3408_reg[4] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(r_V_6_1_1_fu_1958_p2[4]),
        .Q(\r_V_6_1_1_reg_3408_reg_n_0_[4] ),
        .R(1'b0));
  CARRY4 \r_V_6_1_1_reg_3408_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\r_V_6_1_1_reg_3408_reg[4]_i_1_n_0 ,\r_V_6_1_1_reg_3408_reg[4]_i_1_n_1 ,\r_V_6_1_1_reg_3408_reg[4]_i_1_n_2 ,\r_V_6_1_1_reg_3408_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\r_V_6_1_1_reg_3408[4]_i_2_n_0 ,1'b0}),
        .O({r_V_6_1_1_fu_1958_p2[4:2],\NLW_r_V_6_1_1_reg_3408_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\r_V_6_1_1_reg_3408[4]_i_3_n_0 ,\r_V_6_1_1_reg_3408[4]_i_4_n_0 ,src_kernel_win_1_va_3_fu_288[0],1'b0}));
  FDRE \r_V_6_1_1_reg_3408_reg[5] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(r_V_6_1_1_fu_1958_p2[5]),
        .Q(\r_V_6_1_1_reg_3408_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \r_V_6_1_1_reg_3408_reg[6] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(r_V_6_1_1_fu_1958_p2[6]),
        .Q(\r_V_6_1_1_reg_3408_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \r_V_6_1_1_reg_3408_reg[7] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(r_V_6_1_1_fu_1958_p2[7]),
        .Q(\r_V_6_1_1_reg_3408_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \r_V_6_1_1_reg_3408_reg[8] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(r_V_6_1_1_fu_1958_p2[8]),
        .Q(\r_V_6_1_1_reg_3408_reg_n_0_[8] ),
        .R(1'b0));
  CARRY4 \r_V_6_1_1_reg_3408_reg[8]_i_1 
       (.CI(\r_V_6_1_1_reg_3408_reg[4]_i_1_n_0 ),
        .CO({\r_V_6_1_1_reg_3408_reg[8]_i_1_n_0 ,\r_V_6_1_1_reg_3408_reg[8]_i_1_n_1 ,\r_V_6_1_1_reg_3408_reg[8]_i_1_n_2 ,\r_V_6_1_1_reg_3408_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(r_V_6_1_1_fu_1958_p2[8:5]),
        .S({\r_V_6_1_1_reg_3408[8]_i_2_n_0 ,\r_V_6_1_1_reg_3408[8]_i_3_n_0 ,\r_V_6_1_1_reg_3408[8]_i_4_n_0 ,\r_V_6_1_1_reg_3408[8]_i_5_n_0 }));
  FDRE \r_V_6_1_1_reg_3408_reg[9] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(r_V_6_1_1_fu_1958_p2[9]),
        .Q(\r_V_6_1_1_reg_3408_reg_n_0_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    r_V_6_2_1_1_reg_3356_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_2_va_10_fu_1679_p3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_r_V_6_2_1_1_reg_3356_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_r_V_6_2_1_1_reg_3356_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_r_V_6_2_1_1_reg_3356_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_r_V_6_2_1_1_reg_3356_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\src_kernel_win_0_va_2_fu_260[7]_i_1_n_0 ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(r_V_6_0_1_1_reg_33100),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_r_V_6_2_1_1_reg_3356_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_r_V_6_2_1_1_reg_3356_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_r_V_6_2_1_1_reg_3356_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_r_V_6_2_1_1_reg_3356_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_r_V_6_2_1_1_reg_3356_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({r_V_6_2_1_1_reg_3356_reg_n_106,r_V_6_2_1_1_reg_3356_reg_n_107,r_V_6_2_1_1_reg_3356_reg_n_108,r_V_6_2_1_1_reg_3356_reg_n_109,r_V_6_2_1_1_reg_3356_reg_n_110,r_V_6_2_1_1_reg_3356_reg_n_111,r_V_6_2_1_1_reg_3356_reg_n_112,r_V_6_2_1_1_reg_3356_reg_n_113,r_V_6_2_1_1_reg_3356_reg_n_114,r_V_6_2_1_1_reg_3356_reg_n_115,r_V_6_2_1_1_reg_3356_reg_n_116,r_V_6_2_1_1_reg_3356_reg_n_117,r_V_6_2_1_1_reg_3356_reg_n_118,r_V_6_2_1_1_reg_3356_reg_n_119,r_V_6_2_1_1_reg_3356_reg_n_120,r_V_6_2_1_1_reg_3356_reg_n_121,r_V_6_2_1_1_reg_3356_reg_n_122,r_V_6_2_1_1_reg_3356_reg_n_123,r_V_6_2_1_1_reg_3356_reg_n_124,r_V_6_2_1_1_reg_3356_reg_n_125,r_V_6_2_1_1_reg_3356_reg_n_126,r_V_6_2_1_1_reg_3356_reg_n_127,r_V_6_2_1_1_reg_3356_reg_n_128,r_V_6_2_1_1_reg_3356_reg_n_129,r_V_6_2_1_1_reg_3356_reg_n_130,r_V_6_2_1_1_reg_3356_reg_n_131,r_V_6_2_1_1_reg_3356_reg_n_132,r_V_6_2_1_1_reg_3356_reg_n_133,r_V_6_2_1_1_reg_3356_reg_n_134,r_V_6_2_1_1_reg_3356_reg_n_135,r_V_6_2_1_1_reg_3356_reg_n_136,r_V_6_2_1_1_reg_3356_reg_n_137,r_V_6_2_1_1_reg_3356_reg_n_138,r_V_6_2_1_1_reg_3356_reg_n_139,r_V_6_2_1_1_reg_3356_reg_n_140,r_V_6_2_1_1_reg_3356_reg_n_141,r_V_6_2_1_1_reg_3356_reg_n_142,r_V_6_2_1_1_reg_3356_reg_n_143,r_V_6_2_1_1_reg_3356_reg_n_144,r_V_6_2_1_1_reg_3356_reg_n_145,r_V_6_2_1_1_reg_3356_reg_n_146,r_V_6_2_1_1_reg_3356_reg_n_147,r_V_6_2_1_1_reg_3356_reg_n_148,r_V_6_2_1_1_reg_3356_reg_n_149,r_V_6_2_1_1_reg_3356_reg_n_150,r_V_6_2_1_1_reg_3356_reg_n_151,r_V_6_2_1_1_reg_3356_reg_n_152,r_V_6_2_1_1_reg_3356_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_r_V_6_2_1_1_reg_3356_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_2_1_reg_3429[12]_i_2 
       (.I0(src_kernel_win_2_va_3_fu_312[1]),
        .O(\r_V_6_2_1_reg_3429[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_2_1_reg_3429[12]_i_3 
       (.I0(src_kernel_win_2_va_3_fu_312[0]),
        .O(\r_V_6_2_1_reg_3429[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_2_1_reg_3429[12]_i_4 
       (.I0(src_kernel_win_2_va_3_fu_312[7]),
        .O(\r_V_6_2_1_reg_3429[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_2_1_reg_3429[16]_i_2 
       (.I0(src_kernel_win_2_va_3_fu_312[5]),
        .O(\r_V_6_2_1_reg_3429[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_2_1_reg_3429[16]_i_3 
       (.I0(src_kernel_win_2_va_3_fu_312[4]),
        .O(\r_V_6_2_1_reg_3429[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_2_1_reg_3429[16]_i_4 
       (.I0(src_kernel_win_2_va_3_fu_312[3]),
        .O(\r_V_6_2_1_reg_3429[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_2_1_reg_3429[16]_i_5 
       (.I0(src_kernel_win_2_va_3_fu_312[2]),
        .O(\r_V_6_2_1_reg_3429[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_2_1_reg_3429[19]_i_2 
       (.I0(src_kernel_win_2_va_3_fu_312[7]),
        .O(\r_V_6_2_1_reg_3429[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_2_1_reg_3429[19]_i_3 
       (.I0(src_kernel_win_2_va_3_fu_312[6]),
        .O(\r_V_6_2_1_reg_3429[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_2_1_reg_3429[4]_i_2 
       (.I0(src_kernel_win_2_va_3_fu_312[0]),
        .O(\r_V_6_2_1_reg_3429[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_2_1_reg_3429[4]_i_3 
       (.I0(src_kernel_win_2_va_3_fu_312[2]),
        .O(\r_V_6_2_1_reg_3429[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_2_1_reg_3429[4]_i_4 
       (.I0(src_kernel_win_2_va_3_fu_312[1]),
        .O(\r_V_6_2_1_reg_3429[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_2_1_reg_3429[8]_i_2 
       (.I0(src_kernel_win_2_va_3_fu_312[6]),
        .O(\r_V_6_2_1_reg_3429[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_2_1_reg_3429[8]_i_3 
       (.I0(src_kernel_win_2_va_3_fu_312[5]),
        .O(\r_V_6_2_1_reg_3429[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_2_1_reg_3429[8]_i_4 
       (.I0(src_kernel_win_2_va_3_fu_312[4]),
        .O(\r_V_6_2_1_reg_3429[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_6_2_1_reg_3429[8]_i_5 
       (.I0(src_kernel_win_2_va_3_fu_312[3]),
        .O(\r_V_6_2_1_reg_3429[8]_i_5_n_0 ));
  FDRE \r_V_6_2_1_reg_3429_reg[10] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(r_V_6_2_1_fu_2097_p2[10]),
        .Q(\r_V_6_2_1_reg_3429_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \r_V_6_2_1_reg_3429_reg[11] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(r_V_6_2_1_fu_2097_p2[11]),
        .Q(\r_V_6_2_1_reg_3429_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \r_V_6_2_1_reg_3429_reg[12] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(r_V_6_2_1_fu_2097_p2[12]),
        .Q(\r_V_6_2_1_reg_3429_reg_n_0_[12] ),
        .R(1'b0));
  CARRY4 \r_V_6_2_1_reg_3429_reg[12]_i_1 
       (.CI(\r_V_6_2_1_reg_3429_reg[8]_i_1_n_0 ),
        .CO({\r_V_6_2_1_reg_3429_reg[12]_i_1_n_0 ,\r_V_6_2_1_reg_3429_reg[12]_i_1_n_1 ,\r_V_6_2_1_reg_3429_reg[12]_i_1_n_2 ,\r_V_6_2_1_reg_3429_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({src_kernel_win_2_va_3_fu_312[1:0],1'b0,1'b0}),
        .O(r_V_6_2_1_fu_2097_p2[12:9]),
        .S({\r_V_6_2_1_reg_3429[12]_i_2_n_0 ,\r_V_6_2_1_reg_3429[12]_i_3_n_0 ,1'b1,\r_V_6_2_1_reg_3429[12]_i_4_n_0 }));
  FDRE \r_V_6_2_1_reg_3429_reg[13] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(r_V_6_2_1_fu_2097_p2[13]),
        .Q(\r_V_6_2_1_reg_3429_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \r_V_6_2_1_reg_3429_reg[14] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(r_V_6_2_1_fu_2097_p2[14]),
        .Q(\r_V_6_2_1_reg_3429_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \r_V_6_2_1_reg_3429_reg[15] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(r_V_6_2_1_fu_2097_p2[15]),
        .Q(\r_V_6_2_1_reg_3429_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \r_V_6_2_1_reg_3429_reg[16] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(r_V_6_2_1_fu_2097_p2[16]),
        .Q(\r_V_6_2_1_reg_3429_reg_n_0_[16] ),
        .R(1'b0));
  CARRY4 \r_V_6_2_1_reg_3429_reg[16]_i_1 
       (.CI(\r_V_6_2_1_reg_3429_reg[12]_i_1_n_0 ),
        .CO({\r_V_6_2_1_reg_3429_reg[16]_i_1_n_0 ,\r_V_6_2_1_reg_3429_reg[16]_i_1_n_1 ,\r_V_6_2_1_reg_3429_reg[16]_i_1_n_2 ,\r_V_6_2_1_reg_3429_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(src_kernel_win_2_va_3_fu_312[5:2]),
        .O(r_V_6_2_1_fu_2097_p2[16:13]),
        .S({\r_V_6_2_1_reg_3429[16]_i_2_n_0 ,\r_V_6_2_1_reg_3429[16]_i_3_n_0 ,\r_V_6_2_1_reg_3429[16]_i_4_n_0 ,\r_V_6_2_1_reg_3429[16]_i_5_n_0 }));
  FDRE \r_V_6_2_1_reg_3429_reg[17] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(r_V_6_2_1_fu_2097_p2[17]),
        .Q(\r_V_6_2_1_reg_3429_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \r_V_6_2_1_reg_3429_reg[18] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(r_V_6_2_1_fu_2097_p2[18]),
        .Q(\r_V_6_2_1_reg_3429_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \r_V_6_2_1_reg_3429_reg[19] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(r_V_6_2_1_fu_2097_p2[19]),
        .Q(tmp_446_2_1_cast_fu_2452_p10),
        .R(1'b0));
  CARRY4 \r_V_6_2_1_reg_3429_reg[19]_i_1 
       (.CI(\r_V_6_2_1_reg_3429_reg[16]_i_1_n_0 ),
        .CO({\NLW_r_V_6_2_1_reg_3429_reg[19]_i_1_CO_UNCONNECTED [3:2],\r_V_6_2_1_reg_3429_reg[19]_i_1_n_2 ,\r_V_6_2_1_reg_3429_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,src_kernel_win_2_va_3_fu_312[7:6]}),
        .O({\NLW_r_V_6_2_1_reg_3429_reg[19]_i_1_O_UNCONNECTED [3],r_V_6_2_1_fu_2097_p2[19:17]}),
        .S({1'b0,1'b1,\r_V_6_2_1_reg_3429[19]_i_2_n_0 ,\r_V_6_2_1_reg_3429[19]_i_3_n_0 }));
  FDRE \r_V_6_2_1_reg_3429_reg[2] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(r_V_6_2_1_fu_2097_p2[2]),
        .Q(\r_V_6_2_1_reg_3429_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \r_V_6_2_1_reg_3429_reg[3] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(r_V_6_2_1_fu_2097_p2[3]),
        .Q(\r_V_6_2_1_reg_3429_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \r_V_6_2_1_reg_3429_reg[4] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(r_V_6_2_1_fu_2097_p2[4]),
        .Q(\r_V_6_2_1_reg_3429_reg_n_0_[4] ),
        .R(1'b0));
  CARRY4 \r_V_6_2_1_reg_3429_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\r_V_6_2_1_reg_3429_reg[4]_i_1_n_0 ,\r_V_6_2_1_reg_3429_reg[4]_i_1_n_1 ,\r_V_6_2_1_reg_3429_reg[4]_i_1_n_2 ,\r_V_6_2_1_reg_3429_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\r_V_6_2_1_reg_3429[4]_i_2_n_0 ,1'b0}),
        .O({r_V_6_2_1_fu_2097_p2[4:2],\NLW_r_V_6_2_1_reg_3429_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\r_V_6_2_1_reg_3429[4]_i_3_n_0 ,\r_V_6_2_1_reg_3429[4]_i_4_n_0 ,src_kernel_win_2_va_3_fu_312[0],1'b0}));
  FDRE \r_V_6_2_1_reg_3429_reg[5] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(r_V_6_2_1_fu_2097_p2[5]),
        .Q(\r_V_6_2_1_reg_3429_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \r_V_6_2_1_reg_3429_reg[6] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(r_V_6_2_1_fu_2097_p2[6]),
        .Q(\r_V_6_2_1_reg_3429_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \r_V_6_2_1_reg_3429_reg[7] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(r_V_6_2_1_fu_2097_p2[7]),
        .Q(\r_V_6_2_1_reg_3429_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \r_V_6_2_1_reg_3429_reg[8] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(r_V_6_2_1_fu_2097_p2[8]),
        .Q(\r_V_6_2_1_reg_3429_reg_n_0_[8] ),
        .R(1'b0));
  CARRY4 \r_V_6_2_1_reg_3429_reg[8]_i_1 
       (.CI(\r_V_6_2_1_reg_3429_reg[4]_i_1_n_0 ),
        .CO({\r_V_6_2_1_reg_3429_reg[8]_i_1_n_0 ,\r_V_6_2_1_reg_3429_reg[8]_i_1_n_1 ,\r_V_6_2_1_reg_3429_reg[8]_i_1_n_2 ,\r_V_6_2_1_reg_3429_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(r_V_6_2_1_fu_2097_p2[8:5]),
        .S({\r_V_6_2_1_reg_3429[8]_i_2_n_0 ,\r_V_6_2_1_reg_3429[8]_i_3_n_0 ,\r_V_6_2_1_reg_3429[8]_i_4_n_0 ,\r_V_6_2_1_reg_3429[8]_i_5_n_0 }));
  FDRE \r_V_6_2_1_reg_3429_reg[9] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(r_V_6_2_1_fu_2097_p2[9]),
        .Q(\r_V_6_2_1_reg_3429_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_328_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_0_s_fu_324[0]),
        .Q(right_border_buf_0_1_fu_328[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_328_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_0_s_fu_324[1]),
        .Q(right_border_buf_0_1_fu_328[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_328_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_0_s_fu_324[2]),
        .Q(right_border_buf_0_1_fu_328[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_328_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_0_s_fu_324[3]),
        .Q(right_border_buf_0_1_fu_328[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_328_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_0_s_fu_324[4]),
        .Q(right_border_buf_0_1_fu_328[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_328_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_0_s_fu_324[5]),
        .Q(right_border_buf_0_1_fu_328[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_328_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_0_s_fu_324[6]),
        .Q(right_border_buf_0_1_fu_328[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_328_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_0_s_fu_324[7]),
        .Q(right_border_buf_0_1_fu_328[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \right_border_buf_0_2_fu_336[7]_i_1 
       (.I0(\icmp_reg_3138_reg_n_0_[0] ),
        .I1(tmp_26_reg_3129),
        .I2(\exitcond389_i_reg_3185_pp0_iter1_reg_reg_n_0_[0] ),
        .I3(or_cond_i427_i_reg_3194_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(k_buf_2_val_5_U_n_3),
        .O(right_border_buf_0_1_fu_3280));
  FDRE \right_border_buf_0_2_fu_336_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_0_val_1_0_fu_1260_p3[0]),
        .Q(right_border_buf_0_2_fu_336[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_336_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_0_val_1_0_fu_1260_p3[1]),
        .Q(right_border_buf_0_2_fu_336[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_336_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_0_val_1_0_fu_1260_p3[2]),
        .Q(right_border_buf_0_2_fu_336[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_336_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_0_val_1_0_fu_1260_p3[3]),
        .Q(right_border_buf_0_2_fu_336[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_336_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_0_val_1_0_fu_1260_p3[4]),
        .Q(right_border_buf_0_2_fu_336[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_336_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_0_val_1_0_fu_1260_p3[5]),
        .Q(right_border_buf_0_2_fu_336[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_336_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_0_val_1_0_fu_1260_p3[6]),
        .Q(right_border_buf_0_2_fu_336[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_336_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_0_val_1_0_fu_1260_p3[7]),
        .Q(right_border_buf_0_2_fu_336[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_340_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_0_2_fu_336[0]),
        .Q(right_border_buf_0_3_fu_340[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_340_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_0_2_fu_336[1]),
        .Q(right_border_buf_0_3_fu_340[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_340_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_0_2_fu_336[2]),
        .Q(right_border_buf_0_3_fu_340[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_340_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_0_2_fu_336[3]),
        .Q(right_border_buf_0_3_fu_340[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_340_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_0_2_fu_336[4]),
        .Q(right_border_buf_0_3_fu_340[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_340_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_0_2_fu_336[5]),
        .Q(right_border_buf_0_3_fu_340[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_340_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_0_2_fu_336[6]),
        .Q(right_border_buf_0_3_fu_340[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_340_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_0_2_fu_336[7]),
        .Q(right_border_buf_0_3_fu_340[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_348_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_0_val_2_0_fu_1278_p3[0]),
        .Q(right_border_buf_0_4_fu_348[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_348_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_0_val_2_0_fu_1278_p3[1]),
        .Q(right_border_buf_0_4_fu_348[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_348_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_0_val_2_0_fu_1278_p3[2]),
        .Q(right_border_buf_0_4_fu_348[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_348_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_0_val_2_0_fu_1278_p3[3]),
        .Q(right_border_buf_0_4_fu_348[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_348_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_0_val_2_0_fu_1278_p3[4]),
        .Q(right_border_buf_0_4_fu_348[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_348_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_0_val_2_0_fu_1278_p3[5]),
        .Q(right_border_buf_0_4_fu_348[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_348_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_0_val_2_0_fu_1278_p3[6]),
        .Q(right_border_buf_0_4_fu_348[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_348_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_0_val_2_0_fu_1278_p3[7]),
        .Q(right_border_buf_0_4_fu_348[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_352_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_0_4_fu_348[0]),
        .Q(right_border_buf_0_5_fu_352[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_352_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_0_4_fu_348[1]),
        .Q(right_border_buf_0_5_fu_352[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_352_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_0_4_fu_348[2]),
        .Q(right_border_buf_0_5_fu_352[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_352_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_0_4_fu_348[3]),
        .Q(right_border_buf_0_5_fu_352[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_352_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_0_4_fu_348[4]),
        .Q(right_border_buf_0_5_fu_352[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_352_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_0_4_fu_348[5]),
        .Q(right_border_buf_0_5_fu_352[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_352_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_0_4_fu_348[6]),
        .Q(right_border_buf_0_5_fu_352[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_352_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_0_4_fu_348[7]),
        .Q(right_border_buf_0_5_fu_352[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_324_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_0_val_0_0_fu_1242_p3[0]),
        .Q(right_border_buf_0_s_fu_324[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_324_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_0_val_0_0_fu_1242_p3[1]),
        .Q(right_border_buf_0_s_fu_324[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_324_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_0_val_0_0_fu_1242_p3[2]),
        .Q(right_border_buf_0_s_fu_324[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_324_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_0_val_0_0_fu_1242_p3[3]),
        .Q(right_border_buf_0_s_fu_324[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_324_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_0_val_0_0_fu_1242_p3[4]),
        .Q(right_border_buf_0_s_fu_324[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_324_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_0_val_0_0_fu_1242_p3[5]),
        .Q(right_border_buf_0_s_fu_324[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_324_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_0_val_0_0_fu_1242_p3[6]),
        .Q(right_border_buf_0_s_fu_324[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_324_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_0_val_0_0_fu_1242_p3[7]),
        .Q(right_border_buf_0_s_fu_324[7]),
        .R(1'b0));
  FDRE \right_border_buf_1_1_fu_364_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_1_s_fu_360[0]),
        .Q(right_border_buf_1_1_fu_364[0]),
        .R(1'b0));
  FDRE \right_border_buf_1_1_fu_364_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_1_s_fu_360[1]),
        .Q(right_border_buf_1_1_fu_364[1]),
        .R(1'b0));
  FDRE \right_border_buf_1_1_fu_364_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_1_s_fu_360[2]),
        .Q(right_border_buf_1_1_fu_364[2]),
        .R(1'b0));
  FDRE \right_border_buf_1_1_fu_364_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_1_s_fu_360[3]),
        .Q(right_border_buf_1_1_fu_364[3]),
        .R(1'b0));
  FDRE \right_border_buf_1_1_fu_364_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_1_s_fu_360[4]),
        .Q(right_border_buf_1_1_fu_364[4]),
        .R(1'b0));
  FDRE \right_border_buf_1_1_fu_364_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_1_s_fu_360[5]),
        .Q(right_border_buf_1_1_fu_364[5]),
        .R(1'b0));
  FDRE \right_border_buf_1_1_fu_364_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_1_s_fu_360[6]),
        .Q(right_border_buf_1_1_fu_364[6]),
        .R(1'b0));
  FDRE \right_border_buf_1_1_fu_364_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_1_s_fu_360[7]),
        .Q(right_border_buf_1_1_fu_364[7]),
        .R(1'b0));
  FDRE \right_border_buf_1_2_fu_372_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_1_val_1_0_fu_1432_p3[0]),
        .Q(right_border_buf_1_2_fu_372[0]),
        .R(1'b0));
  FDRE \right_border_buf_1_2_fu_372_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_1_val_1_0_fu_1432_p3[1]),
        .Q(right_border_buf_1_2_fu_372[1]),
        .R(1'b0));
  FDRE \right_border_buf_1_2_fu_372_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_1_val_1_0_fu_1432_p3[2]),
        .Q(right_border_buf_1_2_fu_372[2]),
        .R(1'b0));
  FDRE \right_border_buf_1_2_fu_372_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_1_val_1_0_fu_1432_p3[3]),
        .Q(right_border_buf_1_2_fu_372[3]),
        .R(1'b0));
  FDRE \right_border_buf_1_2_fu_372_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_1_val_1_0_fu_1432_p3[4]),
        .Q(right_border_buf_1_2_fu_372[4]),
        .R(1'b0));
  FDRE \right_border_buf_1_2_fu_372_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_1_val_1_0_fu_1432_p3[5]),
        .Q(right_border_buf_1_2_fu_372[5]),
        .R(1'b0));
  FDRE \right_border_buf_1_2_fu_372_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_1_val_1_0_fu_1432_p3[6]),
        .Q(right_border_buf_1_2_fu_372[6]),
        .R(1'b0));
  FDRE \right_border_buf_1_2_fu_372_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_1_val_1_0_fu_1432_p3[7]),
        .Q(right_border_buf_1_2_fu_372[7]),
        .R(1'b0));
  FDRE \right_border_buf_1_3_fu_376_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_1_2_fu_372[0]),
        .Q(right_border_buf_1_3_fu_376[0]),
        .R(1'b0));
  FDRE \right_border_buf_1_3_fu_376_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_1_2_fu_372[1]),
        .Q(right_border_buf_1_3_fu_376[1]),
        .R(1'b0));
  FDRE \right_border_buf_1_3_fu_376_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_1_2_fu_372[2]),
        .Q(right_border_buf_1_3_fu_376[2]),
        .R(1'b0));
  FDRE \right_border_buf_1_3_fu_376_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_1_2_fu_372[3]),
        .Q(right_border_buf_1_3_fu_376[3]),
        .R(1'b0));
  FDRE \right_border_buf_1_3_fu_376_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_1_2_fu_372[4]),
        .Q(right_border_buf_1_3_fu_376[4]),
        .R(1'b0));
  FDRE \right_border_buf_1_3_fu_376_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_1_2_fu_372[5]),
        .Q(right_border_buf_1_3_fu_376[5]),
        .R(1'b0));
  FDRE \right_border_buf_1_3_fu_376_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_1_2_fu_372[6]),
        .Q(right_border_buf_1_3_fu_376[6]),
        .R(1'b0));
  FDRE \right_border_buf_1_3_fu_376_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_1_2_fu_372[7]),
        .Q(right_border_buf_1_3_fu_376[7]),
        .R(1'b0));
  FDRE \right_border_buf_1_4_fu_384_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_1_val_2_0_fu_1450_p3[0]),
        .Q(right_border_buf_1_4_fu_384[0]),
        .R(1'b0));
  FDRE \right_border_buf_1_4_fu_384_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_1_val_2_0_fu_1450_p3[1]),
        .Q(right_border_buf_1_4_fu_384[1]),
        .R(1'b0));
  FDRE \right_border_buf_1_4_fu_384_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_1_val_2_0_fu_1450_p3[2]),
        .Q(right_border_buf_1_4_fu_384[2]),
        .R(1'b0));
  FDRE \right_border_buf_1_4_fu_384_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_1_val_2_0_fu_1450_p3[3]),
        .Q(right_border_buf_1_4_fu_384[3]),
        .R(1'b0));
  FDRE \right_border_buf_1_4_fu_384_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_1_val_2_0_fu_1450_p3[4]),
        .Q(right_border_buf_1_4_fu_384[4]),
        .R(1'b0));
  FDRE \right_border_buf_1_4_fu_384_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_1_val_2_0_fu_1450_p3[5]),
        .Q(right_border_buf_1_4_fu_384[5]),
        .R(1'b0));
  FDRE \right_border_buf_1_4_fu_384_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_1_val_2_0_fu_1450_p3[6]),
        .Q(right_border_buf_1_4_fu_384[6]),
        .R(1'b0));
  FDRE \right_border_buf_1_4_fu_384_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_1_val_2_0_fu_1450_p3[7]),
        .Q(right_border_buf_1_4_fu_384[7]),
        .R(1'b0));
  FDRE \right_border_buf_1_5_fu_388_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_1_4_fu_384[0]),
        .Q(right_border_buf_1_5_fu_388[0]),
        .R(1'b0));
  FDRE \right_border_buf_1_5_fu_388_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_1_4_fu_384[1]),
        .Q(right_border_buf_1_5_fu_388[1]),
        .R(1'b0));
  FDRE \right_border_buf_1_5_fu_388_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_1_4_fu_384[2]),
        .Q(right_border_buf_1_5_fu_388[2]),
        .R(1'b0));
  FDRE \right_border_buf_1_5_fu_388_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_1_4_fu_384[3]),
        .Q(right_border_buf_1_5_fu_388[3]),
        .R(1'b0));
  FDRE \right_border_buf_1_5_fu_388_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_1_4_fu_384[4]),
        .Q(right_border_buf_1_5_fu_388[4]),
        .R(1'b0));
  FDRE \right_border_buf_1_5_fu_388_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_1_4_fu_384[5]),
        .Q(right_border_buf_1_5_fu_388[5]),
        .R(1'b0));
  FDRE \right_border_buf_1_5_fu_388_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_1_4_fu_384[6]),
        .Q(right_border_buf_1_5_fu_388[6]),
        .R(1'b0));
  FDRE \right_border_buf_1_5_fu_388_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_1_4_fu_384[7]),
        .Q(right_border_buf_1_5_fu_388[7]),
        .R(1'b0));
  FDRE \right_border_buf_1_s_fu_360_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_1_val_0_0_fu_1414_p3[0]),
        .Q(right_border_buf_1_s_fu_360[0]),
        .R(1'b0));
  FDRE \right_border_buf_1_s_fu_360_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_1_val_0_0_fu_1414_p3[1]),
        .Q(right_border_buf_1_s_fu_360[1]),
        .R(1'b0));
  FDRE \right_border_buf_1_s_fu_360_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_1_val_0_0_fu_1414_p3[2]),
        .Q(right_border_buf_1_s_fu_360[2]),
        .R(1'b0));
  FDRE \right_border_buf_1_s_fu_360_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_1_val_0_0_fu_1414_p3[3]),
        .Q(right_border_buf_1_s_fu_360[3]),
        .R(1'b0));
  FDRE \right_border_buf_1_s_fu_360_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_1_val_0_0_fu_1414_p3[4]),
        .Q(right_border_buf_1_s_fu_360[4]),
        .R(1'b0));
  FDRE \right_border_buf_1_s_fu_360_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_1_val_0_0_fu_1414_p3[5]),
        .Q(right_border_buf_1_s_fu_360[5]),
        .R(1'b0));
  FDRE \right_border_buf_1_s_fu_360_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_1_val_0_0_fu_1414_p3[6]),
        .Q(right_border_buf_1_s_fu_360[6]),
        .R(1'b0));
  FDRE \right_border_buf_1_s_fu_360_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_1_val_0_0_fu_1414_p3[7]),
        .Q(right_border_buf_1_s_fu_360[7]),
        .R(1'b0));
  FDRE \right_border_buf_2_1_fu_344_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_2_val_2_0_fu_1613_p3[0]),
        .Q(right_border_buf_2_1_fu_344[0]),
        .R(1'b0));
  FDRE \right_border_buf_2_1_fu_344_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_2_val_2_0_fu_1613_p3[1]),
        .Q(right_border_buf_2_1_fu_344[1]),
        .R(1'b0));
  FDRE \right_border_buf_2_1_fu_344_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_2_val_2_0_fu_1613_p3[2]),
        .Q(right_border_buf_2_1_fu_344[2]),
        .R(1'b0));
  FDRE \right_border_buf_2_1_fu_344_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_2_val_2_0_fu_1613_p3[3]),
        .Q(right_border_buf_2_1_fu_344[3]),
        .R(1'b0));
  FDRE \right_border_buf_2_1_fu_344_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_2_val_2_0_fu_1613_p3[4]),
        .Q(right_border_buf_2_1_fu_344[4]),
        .R(1'b0));
  FDRE \right_border_buf_2_1_fu_344_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_2_val_2_0_fu_1613_p3[5]),
        .Q(right_border_buf_2_1_fu_344[5]),
        .R(1'b0));
  FDRE \right_border_buf_2_1_fu_344_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_2_val_2_0_fu_1613_p3[6]),
        .Q(right_border_buf_2_1_fu_344[6]),
        .R(1'b0));
  FDRE \right_border_buf_2_1_fu_344_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_2_val_2_0_fu_1613_p3[7]),
        .Q(right_border_buf_2_1_fu_344[7]),
        .R(1'b0));
  FDRE \right_border_buf_2_2_fu_356_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_2_3_fu_368[0]),
        .Q(right_border_buf_2_2_fu_356[0]),
        .R(1'b0));
  FDRE \right_border_buf_2_2_fu_356_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_2_3_fu_368[1]),
        .Q(right_border_buf_2_2_fu_356[1]),
        .R(1'b0));
  FDRE \right_border_buf_2_2_fu_356_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_2_3_fu_368[2]),
        .Q(right_border_buf_2_2_fu_356[2]),
        .R(1'b0));
  FDRE \right_border_buf_2_2_fu_356_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_2_3_fu_368[3]),
        .Q(right_border_buf_2_2_fu_356[3]),
        .R(1'b0));
  FDRE \right_border_buf_2_2_fu_356_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_2_3_fu_368[4]),
        .Q(right_border_buf_2_2_fu_356[4]),
        .R(1'b0));
  FDRE \right_border_buf_2_2_fu_356_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_2_3_fu_368[5]),
        .Q(right_border_buf_2_2_fu_356[5]),
        .R(1'b0));
  FDRE \right_border_buf_2_2_fu_356_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_2_3_fu_368[6]),
        .Q(right_border_buf_2_2_fu_356[6]),
        .R(1'b0));
  FDRE \right_border_buf_2_2_fu_356_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_2_3_fu_368[7]),
        .Q(right_border_buf_2_2_fu_356[7]),
        .R(1'b0));
  FDRE \right_border_buf_2_3_fu_368_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_2_val_1_0_fu_1595_p3[0]),
        .Q(right_border_buf_2_3_fu_368[0]),
        .R(1'b0));
  FDRE \right_border_buf_2_3_fu_368_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_2_val_1_0_fu_1595_p3[1]),
        .Q(right_border_buf_2_3_fu_368[1]),
        .R(1'b0));
  FDRE \right_border_buf_2_3_fu_368_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_2_val_1_0_fu_1595_p3[2]),
        .Q(right_border_buf_2_3_fu_368[2]),
        .R(1'b0));
  FDRE \right_border_buf_2_3_fu_368_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_2_val_1_0_fu_1595_p3[3]),
        .Q(right_border_buf_2_3_fu_368[3]),
        .R(1'b0));
  FDRE \right_border_buf_2_3_fu_368_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_2_val_1_0_fu_1595_p3[4]),
        .Q(right_border_buf_2_3_fu_368[4]),
        .R(1'b0));
  FDRE \right_border_buf_2_3_fu_368_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_2_val_1_0_fu_1595_p3[5]),
        .Q(right_border_buf_2_3_fu_368[5]),
        .R(1'b0));
  FDRE \right_border_buf_2_3_fu_368_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_2_val_1_0_fu_1595_p3[6]),
        .Q(right_border_buf_2_3_fu_368[6]),
        .R(1'b0));
  FDRE \right_border_buf_2_3_fu_368_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_2_val_1_0_fu_1595_p3[7]),
        .Q(right_border_buf_2_3_fu_368[7]),
        .R(1'b0));
  FDRE \right_border_buf_2_4_fu_380_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_2_5_fu_392[0]),
        .Q(right_border_buf_2_4_fu_380[0]),
        .R(1'b0));
  FDRE \right_border_buf_2_4_fu_380_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_2_5_fu_392[1]),
        .Q(right_border_buf_2_4_fu_380[1]),
        .R(1'b0));
  FDRE \right_border_buf_2_4_fu_380_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_2_5_fu_392[2]),
        .Q(right_border_buf_2_4_fu_380[2]),
        .R(1'b0));
  FDRE \right_border_buf_2_4_fu_380_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_2_5_fu_392[3]),
        .Q(right_border_buf_2_4_fu_380[3]),
        .R(1'b0));
  FDRE \right_border_buf_2_4_fu_380_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_2_5_fu_392[4]),
        .Q(right_border_buf_2_4_fu_380[4]),
        .R(1'b0));
  FDRE \right_border_buf_2_4_fu_380_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_2_5_fu_392[5]),
        .Q(right_border_buf_2_4_fu_380[5]),
        .R(1'b0));
  FDRE \right_border_buf_2_4_fu_380_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_2_5_fu_392[6]),
        .Q(right_border_buf_2_4_fu_380[6]),
        .R(1'b0));
  FDRE \right_border_buf_2_4_fu_380_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_2_5_fu_392[7]),
        .Q(right_border_buf_2_4_fu_380[7]),
        .R(1'b0));
  FDRE \right_border_buf_2_5_fu_392_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_2_val_0_0_fu_1577_p3[0]),
        .Q(right_border_buf_2_5_fu_392[0]),
        .R(1'b0));
  FDRE \right_border_buf_2_5_fu_392_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_2_val_0_0_fu_1577_p3[1]),
        .Q(right_border_buf_2_5_fu_392[1]),
        .R(1'b0));
  FDRE \right_border_buf_2_5_fu_392_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_2_val_0_0_fu_1577_p3[2]),
        .Q(right_border_buf_2_5_fu_392[2]),
        .R(1'b0));
  FDRE \right_border_buf_2_5_fu_392_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_2_val_0_0_fu_1577_p3[3]),
        .Q(right_border_buf_2_5_fu_392[3]),
        .R(1'b0));
  FDRE \right_border_buf_2_5_fu_392_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_2_val_0_0_fu_1577_p3[4]),
        .Q(right_border_buf_2_5_fu_392[4]),
        .R(1'b0));
  FDRE \right_border_buf_2_5_fu_392_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_2_val_0_0_fu_1577_p3[5]),
        .Q(right_border_buf_2_5_fu_392[5]),
        .R(1'b0));
  FDRE \right_border_buf_2_5_fu_392_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_2_val_0_0_fu_1577_p3[6]),
        .Q(right_border_buf_2_5_fu_392[6]),
        .R(1'b0));
  FDRE \right_border_buf_2_5_fu_392_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(col_buf_2_val_0_0_fu_1577_p3[7]),
        .Q(right_border_buf_2_5_fu_392[7]),
        .R(1'b0));
  FDRE \right_border_buf_2_s_fu_332_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_2_1_fu_344[0]),
        .Q(right_border_buf_2_s_fu_332[0]),
        .R(1'b0));
  FDRE \right_border_buf_2_s_fu_332_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_2_1_fu_344[1]),
        .Q(right_border_buf_2_s_fu_332[1]),
        .R(1'b0));
  FDRE \right_border_buf_2_s_fu_332_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_2_1_fu_344[2]),
        .Q(right_border_buf_2_s_fu_332[2]),
        .R(1'b0));
  FDRE \right_border_buf_2_s_fu_332_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_2_1_fu_344[3]),
        .Q(right_border_buf_2_s_fu_332[3]),
        .R(1'b0));
  FDRE \right_border_buf_2_s_fu_332_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_2_1_fu_344[4]),
        .Q(right_border_buf_2_s_fu_332[4]),
        .R(1'b0));
  FDRE \right_border_buf_2_s_fu_332_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_2_1_fu_344[5]),
        .Q(right_border_buf_2_s_fu_332[5]),
        .R(1'b0));
  FDRE \right_border_buf_2_s_fu_332_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_2_1_fu_344[6]),
        .Q(right_border_buf_2_s_fu_332[6]),
        .R(1'b0));
  FDRE \right_border_buf_2_s_fu_332_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_3280),
        .D(right_border_buf_2_1_fu_344[7]),
        .Q(right_border_buf_2_s_fu_332[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT4 #(
    .INIT(16'h5CA3)) 
    \row_assign_8_0_0_t_reg_3164[0]_i_1 
       (.I0(p_assign_7_fu_819_p2[0]),
        .I1(\t_V_reg_617_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(tmp_22_reg_3103),
        .O(row_assign_8_0_0_t_fu_991_p22_out[0]));
  LUT6 #(
    .INIT(64'h9A99AAA965665556)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_1 
       (.I0(\row_assign_8_0_0_t_reg_3164[1]_i_2_n_0 ),
        .I1(tmp_22_reg_3103),
        .I2(p_0_in),
        .I3(\t_V_reg_617_reg_n_0_[0] ),
        .I4(p_assign_7_fu_819_p2[0]),
        .I5(tmp_reg_3096),
        .O(row_assign_8_0_0_t_fu_991_p22_out[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_10 
       (.I0(\t_V_reg_617_reg_n_0_[16] ),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_100 
       (.I0(\t_V_reg_617_reg_n_0_[5] ),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_100_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_101 
       (.I0(\t_V_reg_617_reg_n_0_[4] ),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_101_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_11 
       (.I0(\t_V_reg_617_reg_n_0_[15] ),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_12 
       (.I0(\t_V_reg_617_reg_n_0_[14] ),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_13 
       (.I0(\t_V_reg_617_reg_n_0_[13] ),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_14 
       (.I0(\t_V_reg_617_reg_n_0_[1] ),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_15 
       (.I0(\t_V_reg_617_reg_n_0_[3] ),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_16 
       (.I0(\t_V_reg_617_reg_n_0_[2] ),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_17 
       (.I0(\t_V_reg_617_reg_n_0_[0] ),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_19 
       (.I0(p_0_in),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h03CF03CF03CFDE12)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_2 
       (.I0(tmp_30_fu_800_p2),
        .I1(p_0_in),
        .I2(\row_assign_8_0_0_t_reg_3164_reg[1]_i_6_n_7 ),
        .I3(p_assign_7_fu_819_p2[1]),
        .I4(\row_assign_8_0_0_t_reg_3164[1]_i_7_n_0 ),
        .I5(\row_assign_8_0_0_t_reg_3164_reg[1]_i_8_n_3 ),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_20 
       (.I0(\t_V_reg_617_reg_n_0_[4] ),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_21 
       (.I0(\t_V_reg_617_reg_n_0_[3] ),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_22 
       (.I0(\t_V_reg_617_reg_n_0_[2] ),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_23 
       (.I0(\t_V_reg_617_reg_n_0_[1] ),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_25 
       (.I0(p_0_in),
        .I1(p_assign_7_fu_819_p2[16]),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_26 
       (.I0(p_assign_7_fu_819_p2[16]),
        .I1(p_0_in),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_28 
       (.I0(\t_V_reg_617_reg_n_0_[12] ),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_29 
       (.I0(\t_V_reg_617_reg_n_0_[11] ),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_29_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_30 
       (.I0(\t_V_reg_617_reg_n_0_[10] ),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_31 
       (.I0(\t_V_reg_617_reg_n_0_[9] ),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_33 
       (.I0(p_src_rows_V_read_cas_reg_2834[15]),
        .I1(\row_assign_8_0_0_t_reg_3164_reg[1]_i_3_n_5 ),
        .I2(p_src_rows_V_read_cas_reg_2834[14]),
        .I3(\row_assign_8_0_0_t_reg_3164_reg[1]_i_3_n_6 ),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_34 
       (.I0(p_src_rows_V_read_cas_reg_2834[13]),
        .I1(\row_assign_8_0_0_t_reg_3164_reg[1]_i_3_n_7 ),
        .I2(p_src_rows_V_read_cas_reg_2834[12]),
        .I3(\row_assign_8_0_0_t_reg_3164_reg[1]_i_9_n_4 ),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_35 
       (.I0(p_src_rows_V_read_cas_reg_2834[11]),
        .I1(\row_assign_8_0_0_t_reg_3164_reg[1]_i_9_n_5 ),
        .I2(p_src_rows_V_read_cas_reg_2834[10]),
        .I3(\row_assign_8_0_0_t_reg_3164_reg[1]_i_9_n_6 ),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_36 
       (.I0(p_src_rows_V_read_cas_reg_2834[9]),
        .I1(\row_assign_8_0_0_t_reg_3164_reg[1]_i_9_n_7 ),
        .I2(p_src_rows_V_read_cas_reg_2834[8]),
        .I3(\row_assign_8_0_0_t_reg_3164_reg[1]_i_27_n_4 ),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_37 
       (.I0(\row_assign_8_0_0_t_reg_3164_reg[1]_i_3_n_5 ),
        .I1(p_src_rows_V_read_cas_reg_2834[15]),
        .I2(\row_assign_8_0_0_t_reg_3164_reg[1]_i_3_n_6 ),
        .I3(p_src_rows_V_read_cas_reg_2834[14]),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_38 
       (.I0(\row_assign_8_0_0_t_reg_3164_reg[1]_i_3_n_7 ),
        .I1(p_src_rows_V_read_cas_reg_2834[13]),
        .I2(\row_assign_8_0_0_t_reg_3164_reg[1]_i_9_n_4 ),
        .I3(p_src_rows_V_read_cas_reg_2834[12]),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_39 
       (.I0(\row_assign_8_0_0_t_reg_3164_reg[1]_i_9_n_5 ),
        .I1(p_src_rows_V_read_cas_reg_2834[11]),
        .I2(\row_assign_8_0_0_t_reg_3164_reg[1]_i_9_n_6 ),
        .I3(p_src_rows_V_read_cas_reg_2834[10]),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_40 
       (.I0(\row_assign_8_0_0_t_reg_3164_reg[1]_i_9_n_7 ),
        .I1(p_src_rows_V_read_cas_reg_2834[9]),
        .I2(\row_assign_8_0_0_t_reg_3164_reg[1]_i_27_n_4 ),
        .I3(p_src_rows_V_read_cas_reg_2834[8]),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_42 
       (.I0(p_src_rows_V_read_cas_reg_2834[15]),
        .I1(\row_assign_8_0_0_t_reg_3164[1]_i_71_n_0 ),
        .I2(p_src_rows_V_read_cas_reg_2834[14]),
        .I3(\row_assign_8_0_0_t_reg_3164_reg[1]_i_3_n_6 ),
        .I4(p_0_in),
        .I5(p_assign_7_fu_819_p2[14]),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_43 
       (.I0(p_src_rows_V_read_cas_reg_2834[13]),
        .I1(\row_assign_8_0_0_t_reg_3164[1]_i_73_n_0 ),
        .I2(p_src_rows_V_read_cas_reg_2834[12]),
        .I3(\row_assign_8_0_0_t_reg_3164_reg[1]_i_9_n_4 ),
        .I4(p_0_in),
        .I5(p_assign_7_fu_819_p2[12]),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_44 
       (.I0(p_src_rows_V_read_cas_reg_2834[11]),
        .I1(\row_assign_8_0_0_t_reg_3164[1]_i_74_n_0 ),
        .I2(p_src_rows_V_read_cas_reg_2834[10]),
        .I3(\row_assign_8_0_0_t_reg_3164_reg[1]_i_9_n_6 ),
        .I4(p_0_in),
        .I5(p_assign_7_fu_819_p2[10]),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_45 
       (.I0(p_src_rows_V_read_cas_reg_2834[9]),
        .I1(\row_assign_8_0_0_t_reg_3164[1]_i_76_n_0 ),
        .I2(p_src_rows_V_read_cas_reg_2834[8]),
        .I3(\row_assign_8_0_0_t_reg_3164_reg[1]_i_27_n_4 ),
        .I4(p_0_in),
        .I5(p_assign_7_fu_819_p2[8]),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_45_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_46 
       (.I0(\row_assign_8_0_0_t_reg_3164[1]_i_77_n_0 ),
        .I1(p_assign_7_fu_819_p2[14]),
        .I2(p_0_in),
        .I3(\row_assign_8_0_0_t_reg_3164_reg[1]_i_3_n_6 ),
        .I4(p_src_rows_V_read_cas_reg_2834[14]),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_46_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_47 
       (.I0(\row_assign_8_0_0_t_reg_3164[1]_i_78_n_0 ),
        .I1(p_assign_7_fu_819_p2[12]),
        .I2(p_0_in),
        .I3(\row_assign_8_0_0_t_reg_3164_reg[1]_i_9_n_4 ),
        .I4(p_src_rows_V_read_cas_reg_2834[12]),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_47_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_48 
       (.I0(\row_assign_8_0_0_t_reg_3164[1]_i_79_n_0 ),
        .I1(p_assign_7_fu_819_p2[10]),
        .I2(p_0_in),
        .I3(\row_assign_8_0_0_t_reg_3164_reg[1]_i_9_n_6 ),
        .I4(p_src_rows_V_read_cas_reg_2834[10]),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_48_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_49 
       (.I0(\row_assign_8_0_0_t_reg_3164[1]_i_80_n_0 ),
        .I1(p_assign_7_fu_819_p2[8]),
        .I2(p_0_in),
        .I3(\row_assign_8_0_0_t_reg_3164_reg[1]_i_27_n_4 ),
        .I4(p_src_rows_V_read_cas_reg_2834[8]),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_49_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_51 
       (.I0(\t_V_reg_617_reg_n_0_[8] ),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_51_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_52 
       (.I0(\t_V_reg_617_reg_n_0_[7] ),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_52_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_53 
       (.I0(\t_V_reg_617_reg_n_0_[6] ),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_53_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_54 
       (.I0(\t_V_reg_617_reg_n_0_[5] ),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_55 
       (.I0(p_src_rows_V_read_cas_reg_2834[7]),
        .I1(\row_assign_8_0_0_t_reg_3164_reg[1]_i_27_n_5 ),
        .I2(p_src_rows_V_read_cas_reg_2834[6]),
        .I3(\row_assign_8_0_0_t_reg_3164_reg[1]_i_27_n_6 ),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_56 
       (.I0(p_src_rows_V_read_cas_reg_2834[5]),
        .I1(\row_assign_8_0_0_t_reg_3164_reg[1]_i_27_n_7 ),
        .I2(p_src_rows_V_read_cas_reg_2834[4]),
        .I3(\row_assign_8_0_0_t_reg_3164_reg[1]_i_6_n_4 ),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_57 
       (.I0(p_src_rows_V_read_cas_reg_2834[3]),
        .I1(\row_assign_8_0_0_t_reg_3164_reg[1]_i_6_n_5 ),
        .I2(p_src_rows_V_read_cas_reg_2834[2]),
        .I3(\row_assign_8_0_0_t_reg_3164_reg[1]_i_6_n_6 ),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_57_n_0 ));
  LUT4 #(
    .INIT(16'hB222)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_58 
       (.I0(p_src_rows_V_read_cas_reg_2834[1]),
        .I1(\row_assign_8_0_0_t_reg_3164_reg[1]_i_6_n_7 ),
        .I2(\t_V_reg_617_reg_n_0_[0] ),
        .I3(p_src_rows_V_read_cas_reg_2834[0]),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_58_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_59 
       (.I0(\row_assign_8_0_0_t_reg_3164_reg[1]_i_27_n_5 ),
        .I1(p_src_rows_V_read_cas_reg_2834[7]),
        .I2(\row_assign_8_0_0_t_reg_3164_reg[1]_i_27_n_6 ),
        .I3(p_src_rows_V_read_cas_reg_2834[6]),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_59_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_60 
       (.I0(\row_assign_8_0_0_t_reg_3164_reg[1]_i_27_n_7 ),
        .I1(p_src_rows_V_read_cas_reg_2834[5]),
        .I2(\row_assign_8_0_0_t_reg_3164_reg[1]_i_6_n_4 ),
        .I3(p_src_rows_V_read_cas_reg_2834[4]),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_60_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_61 
       (.I0(\row_assign_8_0_0_t_reg_3164_reg[1]_i_6_n_5 ),
        .I1(p_src_rows_V_read_cas_reg_2834[3]),
        .I2(\row_assign_8_0_0_t_reg_3164_reg[1]_i_6_n_6 ),
        .I3(p_src_rows_V_read_cas_reg_2834[2]),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_61_n_0 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_62 
       (.I0(p_src_rows_V_read_cas_reg_2834[0]),
        .I1(\t_V_reg_617_reg_n_0_[0] ),
        .I2(\row_assign_8_0_0_t_reg_3164_reg[1]_i_6_n_7 ),
        .I3(p_src_rows_V_read_cas_reg_2834[1]),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_63 
       (.I0(p_src_rows_V_read_cas_reg_2834[7]),
        .I1(\row_assign_8_0_0_t_reg_3164[1]_i_82_n_0 ),
        .I2(p_src_rows_V_read_cas_reg_2834[6]),
        .I3(\row_assign_8_0_0_t_reg_3164_reg[1]_i_27_n_6 ),
        .I4(p_0_in),
        .I5(p_assign_7_fu_819_p2[6]),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_64 
       (.I0(p_src_rows_V_read_cas_reg_2834[5]),
        .I1(\row_assign_8_0_0_t_reg_3164[1]_i_84_n_0 ),
        .I2(p_src_rows_V_read_cas_reg_2834[4]),
        .I3(\row_assign_8_0_0_t_reg_3164_reg[1]_i_6_n_4 ),
        .I4(p_0_in),
        .I5(p_assign_7_fu_819_p2[4]),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_65 
       (.I0(p_src_rows_V_read_cas_reg_2834[3]),
        .I1(\row_assign_8_0_0_t_reg_3164[1]_i_85_n_0 ),
        .I2(p_src_rows_V_read_cas_reg_2834[2]),
        .I3(\row_assign_8_0_0_t_reg_3164_reg[1]_i_6_n_6 ),
        .I4(p_0_in),
        .I5(p_assign_7_fu_819_p2[2]),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hABFB02A202A202A2)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_66 
       (.I0(p_src_rows_V_read_cas_reg_2834[1]),
        .I1(\row_assign_8_0_0_t_reg_3164_reg[1]_i_6_n_7 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_819_p2[1]),
        .I4(\row_assign_8_0_0_t_reg_3164[1]_i_86_n_0 ),
        .I5(p_src_rows_V_read_cas_reg_2834[0]),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_66_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_67 
       (.I0(\row_assign_8_0_0_t_reg_3164[1]_i_87_n_0 ),
        .I1(p_assign_7_fu_819_p2[6]),
        .I2(p_0_in),
        .I3(\row_assign_8_0_0_t_reg_3164_reg[1]_i_27_n_6 ),
        .I4(p_src_rows_V_read_cas_reg_2834[6]),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_67_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_68 
       (.I0(\row_assign_8_0_0_t_reg_3164[1]_i_88_n_0 ),
        .I1(p_assign_7_fu_819_p2[4]),
        .I2(p_0_in),
        .I3(\row_assign_8_0_0_t_reg_3164_reg[1]_i_6_n_4 ),
        .I4(p_src_rows_V_read_cas_reg_2834[4]),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_68_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_69 
       (.I0(\row_assign_8_0_0_t_reg_3164[1]_i_89_n_0 ),
        .I1(p_assign_7_fu_819_p2[2]),
        .I2(p_0_in),
        .I3(\row_assign_8_0_0_t_reg_3164_reg[1]_i_6_n_6 ),
        .I4(p_src_rows_V_read_cas_reg_2834[2]),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_69_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT4 #(
    .INIT(16'h9A56)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_7 
       (.I0(tmp_22_reg_3103),
        .I1(p_0_in),
        .I2(\t_V_reg_617_reg_n_0_[0] ),
        .I3(p_assign_7_fu_819_p2[0]),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000B847B8470000)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_70 
       (.I0(p_assign_7_fu_819_p2[1]),
        .I1(p_0_in),
        .I2(\row_assign_8_0_0_t_reg_3164_reg[1]_i_6_n_7 ),
        .I3(p_src_rows_V_read_cas_reg_2834[1]),
        .I4(\row_assign_8_0_0_t_reg_3164[1]_i_86_n_0 ),
        .I5(p_src_rows_V_read_cas_reg_2834[0]),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_70_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_71 
       (.I0(p_assign_7_fu_819_p2[15]),
        .I1(p_0_in),
        .I2(\row_assign_8_0_0_t_reg_3164_reg[1]_i_3_n_5 ),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_71_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_73 
       (.I0(p_assign_7_fu_819_p2[13]),
        .I1(p_0_in),
        .I2(\row_assign_8_0_0_t_reg_3164_reg[1]_i_3_n_7 ),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_73_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_74 
       (.I0(p_assign_7_fu_819_p2[11]),
        .I1(p_0_in),
        .I2(\row_assign_8_0_0_t_reg_3164_reg[1]_i_9_n_5 ),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_74_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_76 
       (.I0(p_assign_7_fu_819_p2[9]),
        .I1(p_0_in),
        .I2(\row_assign_8_0_0_t_reg_3164_reg[1]_i_9_n_7 ),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_76_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_77 
       (.I0(p_src_rows_V_read_cas_reg_2834[15]),
        .I1(\row_assign_8_0_0_t_reg_3164_reg[1]_i_3_n_5 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_819_p2[15]),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_77_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_78 
       (.I0(p_src_rows_V_read_cas_reg_2834[13]),
        .I1(\row_assign_8_0_0_t_reg_3164_reg[1]_i_3_n_7 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_819_p2[13]),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_78_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_79 
       (.I0(p_src_rows_V_read_cas_reg_2834[11]),
        .I1(\row_assign_8_0_0_t_reg_3164_reg[1]_i_9_n_5 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_819_p2[11]),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_79_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_80 
       (.I0(p_src_rows_V_read_cas_reg_2834[9]),
        .I1(\row_assign_8_0_0_t_reg_3164_reg[1]_i_9_n_7 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_819_p2[9]),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_80_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_81 
       (.I0(\t_V_reg_617_reg_n_0_[16] ),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_81_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_82 
       (.I0(p_assign_7_fu_819_p2[7]),
        .I1(p_0_in),
        .I2(\row_assign_8_0_0_t_reg_3164_reg[1]_i_27_n_5 ),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_82_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_84 
       (.I0(p_assign_7_fu_819_p2[5]),
        .I1(p_0_in),
        .I2(\row_assign_8_0_0_t_reg_3164_reg[1]_i_27_n_7 ),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_84_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_85 
       (.I0(p_assign_7_fu_819_p2[3]),
        .I1(p_0_in),
        .I2(\row_assign_8_0_0_t_reg_3164_reg[1]_i_6_n_5 ),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_85_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'h5C)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_86 
       (.I0(p_assign_7_fu_819_p2[0]),
        .I1(\t_V_reg_617_reg_n_0_[0] ),
        .I2(p_0_in),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_86_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_87 
       (.I0(p_src_rows_V_read_cas_reg_2834[7]),
        .I1(\row_assign_8_0_0_t_reg_3164_reg[1]_i_27_n_5 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_819_p2[7]),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_87_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_88 
       (.I0(p_src_rows_V_read_cas_reg_2834[5]),
        .I1(\row_assign_8_0_0_t_reg_3164_reg[1]_i_27_n_7 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_819_p2[5]),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_88_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_89 
       (.I0(p_src_rows_V_read_cas_reg_2834[3]),
        .I1(\row_assign_8_0_0_t_reg_3164_reg[1]_i_6_n_5 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_819_p2[3]),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_89_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_90 
       (.I0(\t_V_reg_617_reg_n_0_[15] ),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_90_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_91 
       (.I0(\t_V_reg_617_reg_n_0_[14] ),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_91_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_92 
       (.I0(\t_V_reg_617_reg_n_0_[13] ),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_92_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_93 
       (.I0(\t_V_reg_617_reg_n_0_[12] ),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_93_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_94 
       (.I0(\t_V_reg_617_reg_n_0_[11] ),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_94_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_95 
       (.I0(\t_V_reg_617_reg_n_0_[10] ),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_95_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_96 
       (.I0(\t_V_reg_617_reg_n_0_[9] ),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_96_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_97 
       (.I0(\t_V_reg_617_reg_n_0_[8] ),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_97_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_98 
       (.I0(\t_V_reg_617_reg_n_0_[7] ),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_98_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_0_t_reg_3164[1]_i_99 
       (.I0(\t_V_reg_617_reg_n_0_[6] ),
        .O(\row_assign_8_0_0_t_reg_3164[1]_i_99_n_0 ));
  FDRE \row_assign_8_0_0_t_reg_3164_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_3138[0]_i_1_n_0 ),
        .D(row_assign_8_0_0_t_fu_991_p22_out[0]),
        .Q(row_assign_8_0_0_t_reg_3164[0]),
        .R(1'b0));
  FDRE \row_assign_8_0_0_t_reg_3164_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_reg_3138[0]_i_1_n_0 ),
        .D(row_assign_8_0_0_t_fu_991_p22_out[1]),
        .Q(row_assign_8_0_0_t_reg_3164[1]),
        .R(1'b0));
  CARRY4 \row_assign_8_0_0_t_reg_3164_reg[1]_i_18 
       (.CI(\row_assign_8_0_0_t_reg_3164_reg[1]_i_32_n_0 ),
        .CO({\row_assign_8_0_0_t_reg_3164_reg[1]_i_18_n_0 ,\row_assign_8_0_0_t_reg_3164_reg[1]_i_18_n_1 ,\row_assign_8_0_0_t_reg_3164_reg[1]_i_18_n_2 ,\row_assign_8_0_0_t_reg_3164_reg[1]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({\row_assign_8_0_0_t_reg_3164[1]_i_33_n_0 ,\row_assign_8_0_0_t_reg_3164[1]_i_34_n_0 ,\row_assign_8_0_0_t_reg_3164[1]_i_35_n_0 ,\row_assign_8_0_0_t_reg_3164[1]_i_36_n_0 }),
        .O(\NLW_row_assign_8_0_0_t_reg_3164_reg[1]_i_18_O_UNCONNECTED [3:0]),
        .S({\row_assign_8_0_0_t_reg_3164[1]_i_37_n_0 ,\row_assign_8_0_0_t_reg_3164[1]_i_38_n_0 ,\row_assign_8_0_0_t_reg_3164[1]_i_39_n_0 ,\row_assign_8_0_0_t_reg_3164[1]_i_40_n_0 }));
  CARRY4 \row_assign_8_0_0_t_reg_3164_reg[1]_i_24 
       (.CI(\row_assign_8_0_0_t_reg_3164_reg[1]_i_41_n_0 ),
        .CO({\row_assign_8_0_0_t_reg_3164_reg[1]_i_24_n_0 ,\row_assign_8_0_0_t_reg_3164_reg[1]_i_24_n_1 ,\row_assign_8_0_0_t_reg_3164_reg[1]_i_24_n_2 ,\row_assign_8_0_0_t_reg_3164_reg[1]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({\row_assign_8_0_0_t_reg_3164[1]_i_42_n_0 ,\row_assign_8_0_0_t_reg_3164[1]_i_43_n_0 ,\row_assign_8_0_0_t_reg_3164[1]_i_44_n_0 ,\row_assign_8_0_0_t_reg_3164[1]_i_45_n_0 }),
        .O(\NLW_row_assign_8_0_0_t_reg_3164_reg[1]_i_24_O_UNCONNECTED [3:0]),
        .S({\row_assign_8_0_0_t_reg_3164[1]_i_46_n_0 ,\row_assign_8_0_0_t_reg_3164[1]_i_47_n_0 ,\row_assign_8_0_0_t_reg_3164[1]_i_48_n_0 ,\row_assign_8_0_0_t_reg_3164[1]_i_49_n_0 }));
  CARRY4 \row_assign_8_0_0_t_reg_3164_reg[1]_i_27 
       (.CI(\row_assign_8_0_0_t_reg_3164_reg[1]_i_6_n_0 ),
        .CO({\row_assign_8_0_0_t_reg_3164_reg[1]_i_27_n_0 ,\row_assign_8_0_0_t_reg_3164_reg[1]_i_27_n_1 ,\row_assign_8_0_0_t_reg_3164_reg[1]_i_27_n_2 ,\row_assign_8_0_0_t_reg_3164_reg[1]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_617_reg_n_0_[8] ,\t_V_reg_617_reg_n_0_[7] ,\t_V_reg_617_reg_n_0_[6] ,\t_V_reg_617_reg_n_0_[5] }),
        .O({\row_assign_8_0_0_t_reg_3164_reg[1]_i_27_n_4 ,\row_assign_8_0_0_t_reg_3164_reg[1]_i_27_n_5 ,\row_assign_8_0_0_t_reg_3164_reg[1]_i_27_n_6 ,\row_assign_8_0_0_t_reg_3164_reg[1]_i_27_n_7 }),
        .S({\row_assign_8_0_0_t_reg_3164[1]_i_51_n_0 ,\row_assign_8_0_0_t_reg_3164[1]_i_52_n_0 ,\row_assign_8_0_0_t_reg_3164[1]_i_53_n_0 ,\row_assign_8_0_0_t_reg_3164[1]_i_54_n_0 }));
  CARRY4 \row_assign_8_0_0_t_reg_3164_reg[1]_i_3 
       (.CI(\row_assign_8_0_0_t_reg_3164_reg[1]_i_9_n_0 ),
        .CO({\NLW_row_assign_8_0_0_t_reg_3164_reg[1]_i_3_CO_UNCONNECTED [3],\row_assign_8_0_0_t_reg_3164_reg[1]_i_3_n_1 ,\row_assign_8_0_0_t_reg_3164_reg[1]_i_3_n_2 ,\row_assign_8_0_0_t_reg_3164_reg[1]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\t_V_reg_617_reg_n_0_[15] ,\t_V_reg_617_reg_n_0_[14] ,\t_V_reg_617_reg_n_0_[13] }),
        .O({p_0_in,\row_assign_8_0_0_t_reg_3164_reg[1]_i_3_n_5 ,\row_assign_8_0_0_t_reg_3164_reg[1]_i_3_n_6 ,\row_assign_8_0_0_t_reg_3164_reg[1]_i_3_n_7 }),
        .S({\row_assign_8_0_0_t_reg_3164[1]_i_10_n_0 ,\row_assign_8_0_0_t_reg_3164[1]_i_11_n_0 ,\row_assign_8_0_0_t_reg_3164[1]_i_12_n_0 ,\row_assign_8_0_0_t_reg_3164[1]_i_13_n_0 }));
  CARRY4 \row_assign_8_0_0_t_reg_3164_reg[1]_i_32 
       (.CI(1'b0),
        .CO({\row_assign_8_0_0_t_reg_3164_reg[1]_i_32_n_0 ,\row_assign_8_0_0_t_reg_3164_reg[1]_i_32_n_1 ,\row_assign_8_0_0_t_reg_3164_reg[1]_i_32_n_2 ,\row_assign_8_0_0_t_reg_3164_reg[1]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({\row_assign_8_0_0_t_reg_3164[1]_i_55_n_0 ,\row_assign_8_0_0_t_reg_3164[1]_i_56_n_0 ,\row_assign_8_0_0_t_reg_3164[1]_i_57_n_0 ,\row_assign_8_0_0_t_reg_3164[1]_i_58_n_0 }),
        .O(\NLW_row_assign_8_0_0_t_reg_3164_reg[1]_i_32_O_UNCONNECTED [3:0]),
        .S({\row_assign_8_0_0_t_reg_3164[1]_i_59_n_0 ,\row_assign_8_0_0_t_reg_3164[1]_i_60_n_0 ,\row_assign_8_0_0_t_reg_3164[1]_i_61_n_0 ,\row_assign_8_0_0_t_reg_3164[1]_i_62_n_0 }));
  CARRY4 \row_assign_8_0_0_t_reg_3164_reg[1]_i_4 
       (.CI(1'b0),
        .CO({\row_assign_8_0_0_t_reg_3164_reg[1]_i_4_n_0 ,\row_assign_8_0_0_t_reg_3164_reg[1]_i_4_n_1 ,\row_assign_8_0_0_t_reg_3164_reg[1]_i_4_n_2 ,\row_assign_8_0_0_t_reg_3164_reg[1]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\row_assign_8_0_0_t_reg_3164[1]_i_14_n_0 ,1'b0}),
        .O(p_assign_7_fu_819_p2[3:0]),
        .S({\row_assign_8_0_0_t_reg_3164[1]_i_15_n_0 ,\row_assign_8_0_0_t_reg_3164[1]_i_16_n_0 ,\t_V_reg_617_reg_n_0_[1] ,\row_assign_8_0_0_t_reg_3164[1]_i_17_n_0 }));
  CARRY4 \row_assign_8_0_0_t_reg_3164_reg[1]_i_41 
       (.CI(1'b0),
        .CO({\row_assign_8_0_0_t_reg_3164_reg[1]_i_41_n_0 ,\row_assign_8_0_0_t_reg_3164_reg[1]_i_41_n_1 ,\row_assign_8_0_0_t_reg_3164_reg[1]_i_41_n_2 ,\row_assign_8_0_0_t_reg_3164_reg[1]_i_41_n_3 }),
        .CYINIT(1'b0),
        .DI({\row_assign_8_0_0_t_reg_3164[1]_i_63_n_0 ,\row_assign_8_0_0_t_reg_3164[1]_i_64_n_0 ,\row_assign_8_0_0_t_reg_3164[1]_i_65_n_0 ,\row_assign_8_0_0_t_reg_3164[1]_i_66_n_0 }),
        .O(\NLW_row_assign_8_0_0_t_reg_3164_reg[1]_i_41_O_UNCONNECTED [3:0]),
        .S({\row_assign_8_0_0_t_reg_3164[1]_i_67_n_0 ,\row_assign_8_0_0_t_reg_3164[1]_i_68_n_0 ,\row_assign_8_0_0_t_reg_3164[1]_i_69_n_0 ,\row_assign_8_0_0_t_reg_3164[1]_i_70_n_0 }));
  CARRY4 \row_assign_8_0_0_t_reg_3164_reg[1]_i_5 
       (.CI(\row_assign_8_0_0_t_reg_3164_reg[1]_i_18_n_0 ),
        .CO({\NLW_row_assign_8_0_0_t_reg_3164_reg[1]_i_5_CO_UNCONNECTED [3:1],tmp_30_fu_800_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_0_in}),
        .O(\NLW_row_assign_8_0_0_t_reg_3164_reg[1]_i_5_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\row_assign_8_0_0_t_reg_3164[1]_i_19_n_0 }));
  CARRY4 \row_assign_8_0_0_t_reg_3164_reg[1]_i_50 
       (.CI(\row_assign_8_0_0_t_reg_3164_reg[1]_i_72_n_0 ),
        .CO(\NLW_row_assign_8_0_0_t_reg_3164_reg[1]_i_50_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_row_assign_8_0_0_t_reg_3164_reg[1]_i_50_O_UNCONNECTED [3:1],p_assign_7_fu_819_p2[16]}),
        .S({1'b0,1'b0,1'b0,\row_assign_8_0_0_t_reg_3164[1]_i_81_n_0 }));
  CARRY4 \row_assign_8_0_0_t_reg_3164_reg[1]_i_6 
       (.CI(1'b0),
        .CO({\row_assign_8_0_0_t_reg_3164_reg[1]_i_6_n_0 ,\row_assign_8_0_0_t_reg_3164_reg[1]_i_6_n_1 ,\row_assign_8_0_0_t_reg_3164_reg[1]_i_6_n_2 ,\row_assign_8_0_0_t_reg_3164_reg[1]_i_6_n_3 }),
        .CYINIT(\t_V_reg_617_reg_n_0_[0] ),
        .DI({\t_V_reg_617_reg_n_0_[4] ,\t_V_reg_617_reg_n_0_[3] ,\t_V_reg_617_reg_n_0_[2] ,\t_V_reg_617_reg_n_0_[1] }),
        .O({\row_assign_8_0_0_t_reg_3164_reg[1]_i_6_n_4 ,\row_assign_8_0_0_t_reg_3164_reg[1]_i_6_n_5 ,\row_assign_8_0_0_t_reg_3164_reg[1]_i_6_n_6 ,\row_assign_8_0_0_t_reg_3164_reg[1]_i_6_n_7 }),
        .S({\row_assign_8_0_0_t_reg_3164[1]_i_20_n_0 ,\row_assign_8_0_0_t_reg_3164[1]_i_21_n_0 ,\row_assign_8_0_0_t_reg_3164[1]_i_22_n_0 ,\row_assign_8_0_0_t_reg_3164[1]_i_23_n_0 }));
  CARRY4 \row_assign_8_0_0_t_reg_3164_reg[1]_i_72 
       (.CI(\row_assign_8_0_0_t_reg_3164_reg[1]_i_75_n_0 ),
        .CO({\row_assign_8_0_0_t_reg_3164_reg[1]_i_72_n_0 ,\row_assign_8_0_0_t_reg_3164_reg[1]_i_72_n_1 ,\row_assign_8_0_0_t_reg_3164_reg[1]_i_72_n_2 ,\row_assign_8_0_0_t_reg_3164_reg[1]_i_72_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_fu_819_p2[15:12]),
        .S({\row_assign_8_0_0_t_reg_3164[1]_i_90_n_0 ,\row_assign_8_0_0_t_reg_3164[1]_i_91_n_0 ,\row_assign_8_0_0_t_reg_3164[1]_i_92_n_0 ,\row_assign_8_0_0_t_reg_3164[1]_i_93_n_0 }));
  CARRY4 \row_assign_8_0_0_t_reg_3164_reg[1]_i_75 
       (.CI(\row_assign_8_0_0_t_reg_3164_reg[1]_i_83_n_0 ),
        .CO({\row_assign_8_0_0_t_reg_3164_reg[1]_i_75_n_0 ,\row_assign_8_0_0_t_reg_3164_reg[1]_i_75_n_1 ,\row_assign_8_0_0_t_reg_3164_reg[1]_i_75_n_2 ,\row_assign_8_0_0_t_reg_3164_reg[1]_i_75_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_fu_819_p2[11:8]),
        .S({\row_assign_8_0_0_t_reg_3164[1]_i_94_n_0 ,\row_assign_8_0_0_t_reg_3164[1]_i_95_n_0 ,\row_assign_8_0_0_t_reg_3164[1]_i_96_n_0 ,\row_assign_8_0_0_t_reg_3164[1]_i_97_n_0 }));
  CARRY4 \row_assign_8_0_0_t_reg_3164_reg[1]_i_8 
       (.CI(\row_assign_8_0_0_t_reg_3164_reg[1]_i_24_n_0 ),
        .CO({\NLW_row_assign_8_0_0_t_reg_3164_reg[1]_i_8_CO_UNCONNECTED [3:1],\row_assign_8_0_0_t_reg_3164_reg[1]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\row_assign_8_0_0_t_reg_3164[1]_i_25_n_0 }),
        .O(\NLW_row_assign_8_0_0_t_reg_3164_reg[1]_i_8_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\row_assign_8_0_0_t_reg_3164[1]_i_26_n_0 }));
  CARRY4 \row_assign_8_0_0_t_reg_3164_reg[1]_i_83 
       (.CI(\row_assign_8_0_0_t_reg_3164_reg[1]_i_4_n_0 ),
        .CO({\row_assign_8_0_0_t_reg_3164_reg[1]_i_83_n_0 ,\row_assign_8_0_0_t_reg_3164_reg[1]_i_83_n_1 ,\row_assign_8_0_0_t_reg_3164_reg[1]_i_83_n_2 ,\row_assign_8_0_0_t_reg_3164_reg[1]_i_83_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_fu_819_p2[7:4]),
        .S({\row_assign_8_0_0_t_reg_3164[1]_i_98_n_0 ,\row_assign_8_0_0_t_reg_3164[1]_i_99_n_0 ,\row_assign_8_0_0_t_reg_3164[1]_i_100_n_0 ,\row_assign_8_0_0_t_reg_3164[1]_i_101_n_0 }));
  CARRY4 \row_assign_8_0_0_t_reg_3164_reg[1]_i_9 
       (.CI(\row_assign_8_0_0_t_reg_3164_reg[1]_i_27_n_0 ),
        .CO({\row_assign_8_0_0_t_reg_3164_reg[1]_i_9_n_0 ,\row_assign_8_0_0_t_reg_3164_reg[1]_i_9_n_1 ,\row_assign_8_0_0_t_reg_3164_reg[1]_i_9_n_2 ,\row_assign_8_0_0_t_reg_3164_reg[1]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_617_reg_n_0_[12] ,\t_V_reg_617_reg_n_0_[11] ,\t_V_reg_617_reg_n_0_[10] ,\t_V_reg_617_reg_n_0_[9] }),
        .O({\row_assign_8_0_0_t_reg_3164_reg[1]_i_9_n_4 ,\row_assign_8_0_0_t_reg_3164_reg[1]_i_9_n_5 ,\row_assign_8_0_0_t_reg_3164_reg[1]_i_9_n_6 ,\row_assign_8_0_0_t_reg_3164_reg[1]_i_9_n_7 }),
        .S({\row_assign_8_0_0_t_reg_3164[1]_i_28_n_0 ,\row_assign_8_0_0_t_reg_3164[1]_i_29_n_0 ,\row_assign_8_0_0_t_reg_3164[1]_i_30_n_0 ,\row_assign_8_0_0_t_reg_3164[1]_i_31_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT4 #(
    .INIT(16'h47B8)) 
    \row_assign_8_0_1_t_reg_3171[0]_i_1 
       (.I0(\t_V_reg_617_reg_n_0_[0] ),
        .I1(\row_assign_8_0_1_t_reg_3171_reg[1]_i_4_n_7 ),
        .I2(\row_assign_8_0_1_t_reg_3171_reg[1]_i_3_n_7 ),
        .I3(tmp_22_reg_3103),
        .O(row_assign_8_0_1_t_fu_1021_p21_out[0]));
  LUT6 #(
    .INIT(64'hAAAA56A65555A959)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_1 
       (.I0(\row_assign_8_0_1_t_reg_3171[1]_i_2_n_0 ),
        .I1(\row_assign_8_0_1_t_reg_3171_reg[1]_i_3_n_7 ),
        .I2(\row_assign_8_0_1_t_reg_3171_reg[1]_i_4_n_7 ),
        .I3(\t_V_reg_617_reg_n_0_[0] ),
        .I4(tmp_22_reg_3103),
        .I5(tmp_reg_3096),
        .O(row_assign_8_0_1_t_fu_1021_p21_out[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_10 
       (.I0(\t_V_reg_617_reg_n_0_[2] ),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_100 
       (.I0(\t_V_reg_617_reg_n_0_[5] ),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_100_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_11 
       (.I0(\t_V_reg_617_reg_n_0_[1] ),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_13 
       (.I0(\t_V_reg_617_reg_n_0_[16] ),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_15 
       (.I0(\row_assign_8_0_1_t_reg_3171_reg[1]_i_4_n_7 ),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_16 
       (.I0(\t_V_reg_617_reg_n_0_[1] ),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_17 
       (.I0(\t_V_reg_617_reg_n_0_[4] ),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_18 
       (.I0(\t_V_reg_617_reg_n_0_[3] ),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_19 
       (.I0(\t_V_reg_617_reg_n_0_[2] ),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h03CF03CF03CFDE12)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_2 
       (.I0(tmp_428_0_1_fu_862_p2),
        .I1(\row_assign_8_0_1_t_reg_3171_reg[1]_i_4_n_7 ),
        .I2(\row_assign_8_0_1_t_reg_3171_reg[1]_i_3_n_6 ),
        .I3(p_assign_7_0_1_fu_881_p2[1]),
        .I4(\row_assign_8_0_1_t_reg_3171[1]_i_7_n_0 ),
        .I5(\row_assign_8_0_1_t_reg_3171_reg[1]_i_8_n_3 ),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_21 
       (.I0(\row_assign_8_0_1_t_reg_3171_reg[1]_i_4_n_7 ),
        .I1(p_assign_7_0_1_fu_881_p2[16]),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_22 
       (.I0(p_assign_7_0_1_fu_881_p2[16]),
        .I1(\row_assign_8_0_1_t_reg_3171_reg[1]_i_4_n_7 ),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_24 
       (.I0(\t_V_reg_617_reg_n_0_[15] ),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_25 
       (.I0(\t_V_reg_617_reg_n_0_[14] ),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_26 
       (.I0(\t_V_reg_617_reg_n_0_[13] ),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_27 
       (.I0(\t_V_reg_617_reg_n_0_[12] ),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_29 
       (.I0(p_src_rows_V_read_cas_reg_2834[15]),
        .I1(\row_assign_8_0_1_t_reg_3171_reg[1]_i_12_n_4 ),
        .I2(p_src_rows_V_read_cas_reg_2834[14]),
        .I3(\row_assign_8_0_1_t_reg_3171_reg[1]_i_12_n_5 ),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_30 
       (.I0(p_src_rows_V_read_cas_reg_2834[13]),
        .I1(\row_assign_8_0_1_t_reg_3171_reg[1]_i_12_n_6 ),
        .I2(p_src_rows_V_read_cas_reg_2834[12]),
        .I3(\row_assign_8_0_1_t_reg_3171_reg[1]_i_12_n_7 ),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_31 
       (.I0(p_src_rows_V_read_cas_reg_2834[11]),
        .I1(\row_assign_8_0_1_t_reg_3171_reg[1]_i_23_n_4 ),
        .I2(p_src_rows_V_read_cas_reg_2834[10]),
        .I3(\row_assign_8_0_1_t_reg_3171_reg[1]_i_23_n_5 ),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_32 
       (.I0(p_src_rows_V_read_cas_reg_2834[9]),
        .I1(\row_assign_8_0_1_t_reg_3171_reg[1]_i_23_n_6 ),
        .I2(p_src_rows_V_read_cas_reg_2834[8]),
        .I3(\row_assign_8_0_1_t_reg_3171_reg[1]_i_23_n_7 ),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_33 
       (.I0(\row_assign_8_0_1_t_reg_3171_reg[1]_i_12_n_4 ),
        .I1(p_src_rows_V_read_cas_reg_2834[15]),
        .I2(\row_assign_8_0_1_t_reg_3171_reg[1]_i_12_n_5 ),
        .I3(p_src_rows_V_read_cas_reg_2834[14]),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_34 
       (.I0(\row_assign_8_0_1_t_reg_3171_reg[1]_i_12_n_6 ),
        .I1(p_src_rows_V_read_cas_reg_2834[13]),
        .I2(\row_assign_8_0_1_t_reg_3171_reg[1]_i_12_n_7 ),
        .I3(p_src_rows_V_read_cas_reg_2834[12]),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_35 
       (.I0(\row_assign_8_0_1_t_reg_3171_reg[1]_i_23_n_4 ),
        .I1(p_src_rows_V_read_cas_reg_2834[11]),
        .I2(\row_assign_8_0_1_t_reg_3171_reg[1]_i_23_n_5 ),
        .I3(p_src_rows_V_read_cas_reg_2834[10]),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_36 
       (.I0(\row_assign_8_0_1_t_reg_3171_reg[1]_i_23_n_6 ),
        .I1(p_src_rows_V_read_cas_reg_2834[9]),
        .I2(\row_assign_8_0_1_t_reg_3171_reg[1]_i_23_n_7 ),
        .I3(p_src_rows_V_read_cas_reg_2834[8]),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_38 
       (.I0(p_src_rows_V_read_cas_reg_2834[15]),
        .I1(\row_assign_8_0_1_t_reg_3171[1]_i_68_n_0 ),
        .I2(p_src_rows_V_read_cas_reg_2834[14]),
        .I3(\row_assign_8_0_1_t_reg_3171_reg[1]_i_12_n_5 ),
        .I4(\row_assign_8_0_1_t_reg_3171_reg[1]_i_4_n_7 ),
        .I5(p_assign_7_0_1_fu_881_p2[14]),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_39 
       (.I0(p_src_rows_V_read_cas_reg_2834[13]),
        .I1(\row_assign_8_0_1_t_reg_3171[1]_i_69_n_0 ),
        .I2(p_src_rows_V_read_cas_reg_2834[12]),
        .I3(\row_assign_8_0_1_t_reg_3171_reg[1]_i_12_n_7 ),
        .I4(\row_assign_8_0_1_t_reg_3171_reg[1]_i_4_n_7 ),
        .I5(p_assign_7_0_1_fu_881_p2[12]),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_40 
       (.I0(p_src_rows_V_read_cas_reg_2834[11]),
        .I1(\row_assign_8_0_1_t_reg_3171[1]_i_71_n_0 ),
        .I2(p_src_rows_V_read_cas_reg_2834[10]),
        .I3(\row_assign_8_0_1_t_reg_3171_reg[1]_i_23_n_5 ),
        .I4(\row_assign_8_0_1_t_reg_3171_reg[1]_i_4_n_7 ),
        .I5(p_assign_7_0_1_fu_881_p2[10]),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_41 
       (.I0(p_src_rows_V_read_cas_reg_2834[9]),
        .I1(\row_assign_8_0_1_t_reg_3171[1]_i_72_n_0 ),
        .I2(p_src_rows_V_read_cas_reg_2834[8]),
        .I3(\row_assign_8_0_1_t_reg_3171_reg[1]_i_23_n_7 ),
        .I4(\row_assign_8_0_1_t_reg_3171_reg[1]_i_4_n_7 ),
        .I5(p_assign_7_0_1_fu_881_p2[8]),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_41_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_42 
       (.I0(\row_assign_8_0_1_t_reg_3171[1]_i_74_n_0 ),
        .I1(p_assign_7_0_1_fu_881_p2[14]),
        .I2(\row_assign_8_0_1_t_reg_3171_reg[1]_i_4_n_7 ),
        .I3(\row_assign_8_0_1_t_reg_3171_reg[1]_i_12_n_5 ),
        .I4(p_src_rows_V_read_cas_reg_2834[14]),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_42_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_43 
       (.I0(\row_assign_8_0_1_t_reg_3171[1]_i_75_n_0 ),
        .I1(p_assign_7_0_1_fu_881_p2[12]),
        .I2(\row_assign_8_0_1_t_reg_3171_reg[1]_i_4_n_7 ),
        .I3(\row_assign_8_0_1_t_reg_3171_reg[1]_i_12_n_7 ),
        .I4(p_src_rows_V_read_cas_reg_2834[12]),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_44 
       (.I0(\row_assign_8_0_1_t_reg_3171[1]_i_76_n_0 ),
        .I1(p_assign_7_0_1_fu_881_p2[10]),
        .I2(\row_assign_8_0_1_t_reg_3171_reg[1]_i_4_n_7 ),
        .I3(\row_assign_8_0_1_t_reg_3171_reg[1]_i_23_n_5 ),
        .I4(p_src_rows_V_read_cas_reg_2834[10]),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_44_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_45 
       (.I0(\row_assign_8_0_1_t_reg_3171[1]_i_77_n_0 ),
        .I1(p_assign_7_0_1_fu_881_p2[8]),
        .I2(\row_assign_8_0_1_t_reg_3171_reg[1]_i_4_n_7 ),
        .I3(\row_assign_8_0_1_t_reg_3171_reg[1]_i_23_n_7 ),
        .I4(p_src_rows_V_read_cas_reg_2834[8]),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_45_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_48 
       (.I0(\t_V_reg_617_reg_n_0_[11] ),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_48_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_49 
       (.I0(\t_V_reg_617_reg_n_0_[10] ),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_49_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_50 
       (.I0(\t_V_reg_617_reg_n_0_[9] ),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_50_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_51 
       (.I0(\t_V_reg_617_reg_n_0_[8] ),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_52 
       (.I0(p_src_rows_V_read_cas_reg_2834[7]),
        .I1(\row_assign_8_0_1_t_reg_3171_reg[1]_i_47_n_4 ),
        .I2(p_src_rows_V_read_cas_reg_2834[6]),
        .I3(\row_assign_8_0_1_t_reg_3171_reg[1]_i_47_n_5 ),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_53 
       (.I0(p_src_rows_V_read_cas_reg_2834[5]),
        .I1(\row_assign_8_0_1_t_reg_3171_reg[1]_i_47_n_6 ),
        .I2(p_src_rows_V_read_cas_reg_2834[4]),
        .I3(\row_assign_8_0_1_t_reg_3171_reg[1]_i_47_n_7 ),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_54 
       (.I0(p_src_rows_V_read_cas_reg_2834[3]),
        .I1(\row_assign_8_0_1_t_reg_3171_reg[1]_i_3_n_4 ),
        .I2(p_src_rows_V_read_cas_reg_2834[2]),
        .I3(\row_assign_8_0_1_t_reg_3171_reg[1]_i_3_n_5 ),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_55 
       (.I0(p_src_rows_V_read_cas_reg_2834[1]),
        .I1(\row_assign_8_0_1_t_reg_3171_reg[1]_i_3_n_6 ),
        .I2(p_src_rows_V_read_cas_reg_2834[0]),
        .I3(\row_assign_8_0_1_t_reg_3171_reg[1]_i_3_n_7 ),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_56 
       (.I0(\row_assign_8_0_1_t_reg_3171_reg[1]_i_47_n_4 ),
        .I1(p_src_rows_V_read_cas_reg_2834[7]),
        .I2(\row_assign_8_0_1_t_reg_3171_reg[1]_i_47_n_5 ),
        .I3(p_src_rows_V_read_cas_reg_2834[6]),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_57 
       (.I0(\row_assign_8_0_1_t_reg_3171_reg[1]_i_47_n_6 ),
        .I1(p_src_rows_V_read_cas_reg_2834[5]),
        .I2(\row_assign_8_0_1_t_reg_3171_reg[1]_i_47_n_7 ),
        .I3(p_src_rows_V_read_cas_reg_2834[4]),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_57_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_58 
       (.I0(\row_assign_8_0_1_t_reg_3171_reg[1]_i_3_n_4 ),
        .I1(p_src_rows_V_read_cas_reg_2834[3]),
        .I2(\row_assign_8_0_1_t_reg_3171_reg[1]_i_3_n_5 ),
        .I3(p_src_rows_V_read_cas_reg_2834[2]),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_58_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_59 
       (.I0(\row_assign_8_0_1_t_reg_3171_reg[1]_i_3_n_6 ),
        .I1(p_src_rows_V_read_cas_reg_2834[1]),
        .I2(\row_assign_8_0_1_t_reg_3171_reg[1]_i_3_n_7 ),
        .I3(p_src_rows_V_read_cas_reg_2834[0]),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_60 
       (.I0(p_src_rows_V_read_cas_reg_2834[7]),
        .I1(\row_assign_8_0_1_t_reg_3171[1]_i_86_n_0 ),
        .I2(p_src_rows_V_read_cas_reg_2834[6]),
        .I3(\row_assign_8_0_1_t_reg_3171_reg[1]_i_47_n_5 ),
        .I4(\row_assign_8_0_1_t_reg_3171_reg[1]_i_4_n_7 ),
        .I5(p_assign_7_0_1_fu_881_p2[6]),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_61 
       (.I0(p_src_rows_V_read_cas_reg_2834[5]),
        .I1(\row_assign_8_0_1_t_reg_3171[1]_i_87_n_0 ),
        .I2(p_src_rows_V_read_cas_reg_2834[4]),
        .I3(\row_assign_8_0_1_t_reg_3171_reg[1]_i_47_n_7 ),
        .I4(\row_assign_8_0_1_t_reg_3171_reg[1]_i_4_n_7 ),
        .I5(p_assign_7_0_1_fu_881_p2[4]),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_62 
       (.I0(p_src_rows_V_read_cas_reg_2834[3]),
        .I1(\row_assign_8_0_1_t_reg_3171[1]_i_88_n_0 ),
        .I2(p_src_rows_V_read_cas_reg_2834[2]),
        .I3(\row_assign_8_0_1_t_reg_3171_reg[1]_i_3_n_5 ),
        .I4(\row_assign_8_0_1_t_reg_3171_reg[1]_i_4_n_7 ),
        .I5(p_assign_7_0_1_fu_881_p2[2]),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'h02A202A2ABFB02A2)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_63 
       (.I0(p_src_rows_V_read_cas_reg_2834[1]),
        .I1(\row_assign_8_0_1_t_reg_3171_reg[1]_i_3_n_6 ),
        .I2(\row_assign_8_0_1_t_reg_3171_reg[1]_i_4_n_7 ),
        .I3(p_assign_7_0_1_fu_881_p2[1]),
        .I4(p_src_rows_V_read_cas_reg_2834[0]),
        .I5(\row_assign_8_0_1_t_reg_3171[1]_i_89_n_0 ),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_63_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_64 
       (.I0(\row_assign_8_0_1_t_reg_3171[1]_i_90_n_0 ),
        .I1(p_assign_7_0_1_fu_881_p2[6]),
        .I2(\row_assign_8_0_1_t_reg_3171_reg[1]_i_4_n_7 ),
        .I3(\row_assign_8_0_1_t_reg_3171_reg[1]_i_47_n_5 ),
        .I4(p_src_rows_V_read_cas_reg_2834[6]),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_64_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_65 
       (.I0(\row_assign_8_0_1_t_reg_3171[1]_i_91_n_0 ),
        .I1(p_assign_7_0_1_fu_881_p2[4]),
        .I2(\row_assign_8_0_1_t_reg_3171_reg[1]_i_4_n_7 ),
        .I3(\row_assign_8_0_1_t_reg_3171_reg[1]_i_47_n_7 ),
        .I4(p_src_rows_V_read_cas_reg_2834[4]),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_65_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_66 
       (.I0(\row_assign_8_0_1_t_reg_3171[1]_i_92_n_0 ),
        .I1(p_assign_7_0_1_fu_881_p2[2]),
        .I2(\row_assign_8_0_1_t_reg_3171_reg[1]_i_4_n_7 ),
        .I3(\row_assign_8_0_1_t_reg_3171_reg[1]_i_3_n_5 ),
        .I4(p_src_rows_V_read_cas_reg_2834[2]),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_67 
       (.I0(p_assign_7_0_1_fu_881_p2[1]),
        .I1(\row_assign_8_0_1_t_reg_3171_reg[1]_i_4_n_7 ),
        .I2(\row_assign_8_0_1_t_reg_3171_reg[1]_i_3_n_6 ),
        .I3(p_src_rows_V_read_cas_reg_2834[1]),
        .I4(\row_assign_8_0_1_t_reg_3171[1]_i_89_n_0 ),
        .I5(p_src_rows_V_read_cas_reg_2834[0]),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_67_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_68 
       (.I0(p_assign_7_0_1_fu_881_p2[15]),
        .I1(\row_assign_8_0_1_t_reg_3171_reg[1]_i_4_n_7 ),
        .I2(\row_assign_8_0_1_t_reg_3171_reg[1]_i_12_n_4 ),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_68_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_69 
       (.I0(p_assign_7_0_1_fu_881_p2[13]),
        .I1(\row_assign_8_0_1_t_reg_3171_reg[1]_i_4_n_7 ),
        .I2(\row_assign_8_0_1_t_reg_3171_reg[1]_i_12_n_6 ),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_69_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_7 
       (.I0(tmp_22_reg_3103),
        .I1(\row_assign_8_0_1_t_reg_3171_reg[1]_i_3_n_7 ),
        .I2(\row_assign_8_0_1_t_reg_3171_reg[1]_i_4_n_7 ),
        .I3(\t_V_reg_617_reg_n_0_[0] ),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_71 
       (.I0(p_assign_7_0_1_fu_881_p2[11]),
        .I1(\row_assign_8_0_1_t_reg_3171_reg[1]_i_4_n_7 ),
        .I2(\row_assign_8_0_1_t_reg_3171_reg[1]_i_23_n_4 ),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_71_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_72 
       (.I0(p_assign_7_0_1_fu_881_p2[9]),
        .I1(\row_assign_8_0_1_t_reg_3171_reg[1]_i_4_n_7 ),
        .I2(\row_assign_8_0_1_t_reg_3171_reg[1]_i_23_n_6 ),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_72_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_74 
       (.I0(p_src_rows_V_read_cas_reg_2834[15]),
        .I1(\row_assign_8_0_1_t_reg_3171_reg[1]_i_12_n_4 ),
        .I2(\row_assign_8_0_1_t_reg_3171_reg[1]_i_4_n_7 ),
        .I3(p_assign_7_0_1_fu_881_p2[15]),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_74_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_75 
       (.I0(p_src_rows_V_read_cas_reg_2834[13]),
        .I1(\row_assign_8_0_1_t_reg_3171_reg[1]_i_12_n_6 ),
        .I2(\row_assign_8_0_1_t_reg_3171_reg[1]_i_4_n_7 ),
        .I3(p_assign_7_0_1_fu_881_p2[13]),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_75_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_76 
       (.I0(p_src_rows_V_read_cas_reg_2834[11]),
        .I1(\row_assign_8_0_1_t_reg_3171_reg[1]_i_23_n_4 ),
        .I2(\row_assign_8_0_1_t_reg_3171_reg[1]_i_4_n_7 ),
        .I3(p_assign_7_0_1_fu_881_p2[11]),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_76_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_77 
       (.I0(p_src_rows_V_read_cas_reg_2834[9]),
        .I1(\row_assign_8_0_1_t_reg_3171_reg[1]_i_23_n_6 ),
        .I2(\row_assign_8_0_1_t_reg_3171_reg[1]_i_4_n_7 ),
        .I3(p_assign_7_0_1_fu_881_p2[9]),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_77_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_78 
       (.I0(\t_V_reg_617_reg_n_0_[16] ),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_78_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_79 
       (.I0(\t_V_reg_617_reg_n_0_[15] ),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_79_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_80 
       (.I0(\t_V_reg_617_reg_n_0_[14] ),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_80_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_81 
       (.I0(\t_V_reg_617_reg_n_0_[13] ),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_81_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_82 
       (.I0(\t_V_reg_617_reg_n_0_[7] ),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_82_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_83 
       (.I0(\t_V_reg_617_reg_n_0_[6] ),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_83_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_84 
       (.I0(\t_V_reg_617_reg_n_0_[5] ),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_84_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_85 
       (.I0(\t_V_reg_617_reg_n_0_[4] ),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_85_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_86 
       (.I0(p_assign_7_0_1_fu_881_p2[7]),
        .I1(\row_assign_8_0_1_t_reg_3171_reg[1]_i_4_n_7 ),
        .I2(\row_assign_8_0_1_t_reg_3171_reg[1]_i_47_n_4 ),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_86_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_87 
       (.I0(p_assign_7_0_1_fu_881_p2[5]),
        .I1(\row_assign_8_0_1_t_reg_3171_reg[1]_i_4_n_7 ),
        .I2(\row_assign_8_0_1_t_reg_3171_reg[1]_i_47_n_6 ),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_87_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_88 
       (.I0(p_assign_7_0_1_fu_881_p2[3]),
        .I1(\row_assign_8_0_1_t_reg_3171_reg[1]_i_4_n_7 ),
        .I2(\row_assign_8_0_1_t_reg_3171_reg[1]_i_3_n_4 ),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_88_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_89 
       (.I0(\t_V_reg_617_reg_n_0_[0] ),
        .I1(\row_assign_8_0_1_t_reg_3171_reg[1]_i_4_n_7 ),
        .I2(\row_assign_8_0_1_t_reg_3171_reg[1]_i_3_n_7 ),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_89_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_9 
       (.I0(\t_V_reg_617_reg_n_0_[3] ),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_90 
       (.I0(p_src_rows_V_read_cas_reg_2834[7]),
        .I1(\row_assign_8_0_1_t_reg_3171_reg[1]_i_47_n_4 ),
        .I2(\row_assign_8_0_1_t_reg_3171_reg[1]_i_4_n_7 ),
        .I3(p_assign_7_0_1_fu_881_p2[7]),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_90_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_91 
       (.I0(p_src_rows_V_read_cas_reg_2834[5]),
        .I1(\row_assign_8_0_1_t_reg_3171_reg[1]_i_47_n_6 ),
        .I2(\row_assign_8_0_1_t_reg_3171_reg[1]_i_4_n_7 ),
        .I3(p_assign_7_0_1_fu_881_p2[5]),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_91_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_92 
       (.I0(p_src_rows_V_read_cas_reg_2834[3]),
        .I1(\row_assign_8_0_1_t_reg_3171_reg[1]_i_3_n_4 ),
        .I2(\row_assign_8_0_1_t_reg_3171_reg[1]_i_4_n_7 ),
        .I3(p_assign_7_0_1_fu_881_p2[3]),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_92_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_93 
       (.I0(\t_V_reg_617_reg_n_0_[12] ),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_93_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_94 
       (.I0(\t_V_reg_617_reg_n_0_[11] ),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_94_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_95 
       (.I0(\t_V_reg_617_reg_n_0_[10] ),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_95_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_96 
       (.I0(\t_V_reg_617_reg_n_0_[9] ),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_96_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_97 
       (.I0(\t_V_reg_617_reg_n_0_[8] ),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_97_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_98 
       (.I0(\t_V_reg_617_reg_n_0_[7] ),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_98_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_1_t_reg_3171[1]_i_99 
       (.I0(\t_V_reg_617_reg_n_0_[6] ),
        .O(\row_assign_8_0_1_t_reg_3171[1]_i_99_n_0 ));
  FDRE \row_assign_8_0_1_t_reg_3171_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_3138[0]_i_1_n_0 ),
        .D(row_assign_8_0_1_t_fu_1021_p21_out[0]),
        .Q(row_assign_8_0_1_t_reg_3171[0]),
        .R(1'b0));
  FDRE \row_assign_8_0_1_t_reg_3171_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_reg_3138[0]_i_1_n_0 ),
        .D(row_assign_8_0_1_t_fu_1021_p21_out[1]),
        .Q(row_assign_8_0_1_t_reg_3171[1]),
        .R(1'b0));
  CARRY4 \row_assign_8_0_1_t_reg_3171_reg[1]_i_12 
       (.CI(\row_assign_8_0_1_t_reg_3171_reg[1]_i_23_n_0 ),
        .CO({\row_assign_8_0_1_t_reg_3171_reg[1]_i_12_n_0 ,\row_assign_8_0_1_t_reg_3171_reg[1]_i_12_n_1 ,\row_assign_8_0_1_t_reg_3171_reg[1]_i_12_n_2 ,\row_assign_8_0_1_t_reg_3171_reg[1]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_617_reg_n_0_[15] ,\t_V_reg_617_reg_n_0_[14] ,\t_V_reg_617_reg_n_0_[13] ,\t_V_reg_617_reg_n_0_[12] }),
        .O({\row_assign_8_0_1_t_reg_3171_reg[1]_i_12_n_4 ,\row_assign_8_0_1_t_reg_3171_reg[1]_i_12_n_5 ,\row_assign_8_0_1_t_reg_3171_reg[1]_i_12_n_6 ,\row_assign_8_0_1_t_reg_3171_reg[1]_i_12_n_7 }),
        .S({\row_assign_8_0_1_t_reg_3171[1]_i_24_n_0 ,\row_assign_8_0_1_t_reg_3171[1]_i_25_n_0 ,\row_assign_8_0_1_t_reg_3171[1]_i_26_n_0 ,\row_assign_8_0_1_t_reg_3171[1]_i_27_n_0 }));
  CARRY4 \row_assign_8_0_1_t_reg_3171_reg[1]_i_14 
       (.CI(\row_assign_8_0_1_t_reg_3171_reg[1]_i_28_n_0 ),
        .CO({\row_assign_8_0_1_t_reg_3171_reg[1]_i_14_n_0 ,\row_assign_8_0_1_t_reg_3171_reg[1]_i_14_n_1 ,\row_assign_8_0_1_t_reg_3171_reg[1]_i_14_n_2 ,\row_assign_8_0_1_t_reg_3171_reg[1]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\row_assign_8_0_1_t_reg_3171[1]_i_29_n_0 ,\row_assign_8_0_1_t_reg_3171[1]_i_30_n_0 ,\row_assign_8_0_1_t_reg_3171[1]_i_31_n_0 ,\row_assign_8_0_1_t_reg_3171[1]_i_32_n_0 }),
        .O(\NLW_row_assign_8_0_1_t_reg_3171_reg[1]_i_14_O_UNCONNECTED [3:0]),
        .S({\row_assign_8_0_1_t_reg_3171[1]_i_33_n_0 ,\row_assign_8_0_1_t_reg_3171[1]_i_34_n_0 ,\row_assign_8_0_1_t_reg_3171[1]_i_35_n_0 ,\row_assign_8_0_1_t_reg_3171[1]_i_36_n_0 }));
  CARRY4 \row_assign_8_0_1_t_reg_3171_reg[1]_i_20 
       (.CI(\row_assign_8_0_1_t_reg_3171_reg[1]_i_37_n_0 ),
        .CO({\row_assign_8_0_1_t_reg_3171_reg[1]_i_20_n_0 ,\row_assign_8_0_1_t_reg_3171_reg[1]_i_20_n_1 ,\row_assign_8_0_1_t_reg_3171_reg[1]_i_20_n_2 ,\row_assign_8_0_1_t_reg_3171_reg[1]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\row_assign_8_0_1_t_reg_3171[1]_i_38_n_0 ,\row_assign_8_0_1_t_reg_3171[1]_i_39_n_0 ,\row_assign_8_0_1_t_reg_3171[1]_i_40_n_0 ,\row_assign_8_0_1_t_reg_3171[1]_i_41_n_0 }),
        .O(\NLW_row_assign_8_0_1_t_reg_3171_reg[1]_i_20_O_UNCONNECTED [3:0]),
        .S({\row_assign_8_0_1_t_reg_3171[1]_i_42_n_0 ,\row_assign_8_0_1_t_reg_3171[1]_i_43_n_0 ,\row_assign_8_0_1_t_reg_3171[1]_i_44_n_0 ,\row_assign_8_0_1_t_reg_3171[1]_i_45_n_0 }));
  CARRY4 \row_assign_8_0_1_t_reg_3171_reg[1]_i_23 
       (.CI(\row_assign_8_0_1_t_reg_3171_reg[1]_i_47_n_0 ),
        .CO({\row_assign_8_0_1_t_reg_3171_reg[1]_i_23_n_0 ,\row_assign_8_0_1_t_reg_3171_reg[1]_i_23_n_1 ,\row_assign_8_0_1_t_reg_3171_reg[1]_i_23_n_2 ,\row_assign_8_0_1_t_reg_3171_reg[1]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_617_reg_n_0_[11] ,\t_V_reg_617_reg_n_0_[10] ,\t_V_reg_617_reg_n_0_[9] ,\t_V_reg_617_reg_n_0_[8] }),
        .O({\row_assign_8_0_1_t_reg_3171_reg[1]_i_23_n_4 ,\row_assign_8_0_1_t_reg_3171_reg[1]_i_23_n_5 ,\row_assign_8_0_1_t_reg_3171_reg[1]_i_23_n_6 ,\row_assign_8_0_1_t_reg_3171_reg[1]_i_23_n_7 }),
        .S({\row_assign_8_0_1_t_reg_3171[1]_i_48_n_0 ,\row_assign_8_0_1_t_reg_3171[1]_i_49_n_0 ,\row_assign_8_0_1_t_reg_3171[1]_i_50_n_0 ,\row_assign_8_0_1_t_reg_3171[1]_i_51_n_0 }));
  CARRY4 \row_assign_8_0_1_t_reg_3171_reg[1]_i_28 
       (.CI(1'b0),
        .CO({\row_assign_8_0_1_t_reg_3171_reg[1]_i_28_n_0 ,\row_assign_8_0_1_t_reg_3171_reg[1]_i_28_n_1 ,\row_assign_8_0_1_t_reg_3171_reg[1]_i_28_n_2 ,\row_assign_8_0_1_t_reg_3171_reg[1]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({\row_assign_8_0_1_t_reg_3171[1]_i_52_n_0 ,\row_assign_8_0_1_t_reg_3171[1]_i_53_n_0 ,\row_assign_8_0_1_t_reg_3171[1]_i_54_n_0 ,\row_assign_8_0_1_t_reg_3171[1]_i_55_n_0 }),
        .O(\NLW_row_assign_8_0_1_t_reg_3171_reg[1]_i_28_O_UNCONNECTED [3:0]),
        .S({\row_assign_8_0_1_t_reg_3171[1]_i_56_n_0 ,\row_assign_8_0_1_t_reg_3171[1]_i_57_n_0 ,\row_assign_8_0_1_t_reg_3171[1]_i_58_n_0 ,\row_assign_8_0_1_t_reg_3171[1]_i_59_n_0 }));
  CARRY4 \row_assign_8_0_1_t_reg_3171_reg[1]_i_3 
       (.CI(1'b0),
        .CO({\row_assign_8_0_1_t_reg_3171_reg[1]_i_3_n_0 ,\row_assign_8_0_1_t_reg_3171_reg[1]_i_3_n_1 ,\row_assign_8_0_1_t_reg_3171_reg[1]_i_3_n_2 ,\row_assign_8_0_1_t_reg_3171_reg[1]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_617_reg_n_0_[3] ,\t_V_reg_617_reg_n_0_[2] ,\t_V_reg_617_reg_n_0_[1] ,1'b0}),
        .O({\row_assign_8_0_1_t_reg_3171_reg[1]_i_3_n_4 ,\row_assign_8_0_1_t_reg_3171_reg[1]_i_3_n_5 ,\row_assign_8_0_1_t_reg_3171_reg[1]_i_3_n_6 ,\row_assign_8_0_1_t_reg_3171_reg[1]_i_3_n_7 }),
        .S({\row_assign_8_0_1_t_reg_3171[1]_i_9_n_0 ,\row_assign_8_0_1_t_reg_3171[1]_i_10_n_0 ,\row_assign_8_0_1_t_reg_3171[1]_i_11_n_0 ,\t_V_reg_617_reg_n_0_[0] }));
  CARRY4 \row_assign_8_0_1_t_reg_3171_reg[1]_i_37 
       (.CI(1'b0),
        .CO({\row_assign_8_0_1_t_reg_3171_reg[1]_i_37_n_0 ,\row_assign_8_0_1_t_reg_3171_reg[1]_i_37_n_1 ,\row_assign_8_0_1_t_reg_3171_reg[1]_i_37_n_2 ,\row_assign_8_0_1_t_reg_3171_reg[1]_i_37_n_3 }),
        .CYINIT(1'b0),
        .DI({\row_assign_8_0_1_t_reg_3171[1]_i_60_n_0 ,\row_assign_8_0_1_t_reg_3171[1]_i_61_n_0 ,\row_assign_8_0_1_t_reg_3171[1]_i_62_n_0 ,\row_assign_8_0_1_t_reg_3171[1]_i_63_n_0 }),
        .O(\NLW_row_assign_8_0_1_t_reg_3171_reg[1]_i_37_O_UNCONNECTED [3:0]),
        .S({\row_assign_8_0_1_t_reg_3171[1]_i_64_n_0 ,\row_assign_8_0_1_t_reg_3171[1]_i_65_n_0 ,\row_assign_8_0_1_t_reg_3171[1]_i_66_n_0 ,\row_assign_8_0_1_t_reg_3171[1]_i_67_n_0 }));
  CARRY4 \row_assign_8_0_1_t_reg_3171_reg[1]_i_4 
       (.CI(\row_assign_8_0_1_t_reg_3171_reg[1]_i_12_n_0 ),
        .CO(\NLW_row_assign_8_0_1_t_reg_3171_reg[1]_i_4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_row_assign_8_0_1_t_reg_3171_reg[1]_i_4_O_UNCONNECTED [3:1],\row_assign_8_0_1_t_reg_3171_reg[1]_i_4_n_7 }),
        .S({1'b0,1'b0,1'b0,\row_assign_8_0_1_t_reg_3171[1]_i_13_n_0 }));
  CARRY4 \row_assign_8_0_1_t_reg_3171_reg[1]_i_46 
       (.CI(\row_assign_8_0_1_t_reg_3171_reg[1]_i_70_n_0 ),
        .CO({\NLW_row_assign_8_0_1_t_reg_3171_reg[1]_i_46_CO_UNCONNECTED [3],\row_assign_8_0_1_t_reg_3171_reg[1]_i_46_n_1 ,\row_assign_8_0_1_t_reg_3171_reg[1]_i_46_n_2 ,\row_assign_8_0_1_t_reg_3171_reg[1]_i_46_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_0_1_fu_881_p2[16:13]),
        .S({\row_assign_8_0_1_t_reg_3171[1]_i_78_n_0 ,\row_assign_8_0_1_t_reg_3171[1]_i_79_n_0 ,\row_assign_8_0_1_t_reg_3171[1]_i_80_n_0 ,\row_assign_8_0_1_t_reg_3171[1]_i_81_n_0 }));
  CARRY4 \row_assign_8_0_1_t_reg_3171_reg[1]_i_47 
       (.CI(\row_assign_8_0_1_t_reg_3171_reg[1]_i_3_n_0 ),
        .CO({\row_assign_8_0_1_t_reg_3171_reg[1]_i_47_n_0 ,\row_assign_8_0_1_t_reg_3171_reg[1]_i_47_n_1 ,\row_assign_8_0_1_t_reg_3171_reg[1]_i_47_n_2 ,\row_assign_8_0_1_t_reg_3171_reg[1]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_617_reg_n_0_[7] ,\t_V_reg_617_reg_n_0_[6] ,\t_V_reg_617_reg_n_0_[5] ,\t_V_reg_617_reg_n_0_[4] }),
        .O({\row_assign_8_0_1_t_reg_3171_reg[1]_i_47_n_4 ,\row_assign_8_0_1_t_reg_3171_reg[1]_i_47_n_5 ,\row_assign_8_0_1_t_reg_3171_reg[1]_i_47_n_6 ,\row_assign_8_0_1_t_reg_3171_reg[1]_i_47_n_7 }),
        .S({\row_assign_8_0_1_t_reg_3171[1]_i_82_n_0 ,\row_assign_8_0_1_t_reg_3171[1]_i_83_n_0 ,\row_assign_8_0_1_t_reg_3171[1]_i_84_n_0 ,\row_assign_8_0_1_t_reg_3171[1]_i_85_n_0 }));
  CARRY4 \row_assign_8_0_1_t_reg_3171_reg[1]_i_5 
       (.CI(\row_assign_8_0_1_t_reg_3171_reg[1]_i_14_n_0 ),
        .CO({\NLW_row_assign_8_0_1_t_reg_3171_reg[1]_i_5_CO_UNCONNECTED [3:1],tmp_428_0_1_fu_862_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\row_assign_8_0_1_t_reg_3171_reg[1]_i_4_n_7 }),
        .O(\NLW_row_assign_8_0_1_t_reg_3171_reg[1]_i_5_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\row_assign_8_0_1_t_reg_3171[1]_i_15_n_0 }));
  CARRY4 \row_assign_8_0_1_t_reg_3171_reg[1]_i_6 
       (.CI(1'b0),
        .CO({\row_assign_8_0_1_t_reg_3171_reg[1]_i_6_n_0 ,\row_assign_8_0_1_t_reg_3171_reg[1]_i_6_n_1 ,\row_assign_8_0_1_t_reg_3171_reg[1]_i_6_n_2 ,\row_assign_8_0_1_t_reg_3171_reg[1]_i_6_n_3 }),
        .CYINIT(i_V_fu_730_p2[0]),
        .DI({1'b0,1'b0,1'b0,\row_assign_8_0_1_t_reg_3171[1]_i_16_n_0 }),
        .O(p_assign_7_0_1_fu_881_p2[4:1]),
        .S({\row_assign_8_0_1_t_reg_3171[1]_i_17_n_0 ,\row_assign_8_0_1_t_reg_3171[1]_i_18_n_0 ,\row_assign_8_0_1_t_reg_3171[1]_i_19_n_0 ,\t_V_reg_617_reg_n_0_[1] }));
  CARRY4 \row_assign_8_0_1_t_reg_3171_reg[1]_i_70 
       (.CI(\row_assign_8_0_1_t_reg_3171_reg[1]_i_73_n_0 ),
        .CO({\row_assign_8_0_1_t_reg_3171_reg[1]_i_70_n_0 ,\row_assign_8_0_1_t_reg_3171_reg[1]_i_70_n_1 ,\row_assign_8_0_1_t_reg_3171_reg[1]_i_70_n_2 ,\row_assign_8_0_1_t_reg_3171_reg[1]_i_70_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_0_1_fu_881_p2[12:9]),
        .S({\row_assign_8_0_1_t_reg_3171[1]_i_93_n_0 ,\row_assign_8_0_1_t_reg_3171[1]_i_94_n_0 ,\row_assign_8_0_1_t_reg_3171[1]_i_95_n_0 ,\row_assign_8_0_1_t_reg_3171[1]_i_96_n_0 }));
  CARRY4 \row_assign_8_0_1_t_reg_3171_reg[1]_i_73 
       (.CI(\row_assign_8_0_1_t_reg_3171_reg[1]_i_6_n_0 ),
        .CO({\row_assign_8_0_1_t_reg_3171_reg[1]_i_73_n_0 ,\row_assign_8_0_1_t_reg_3171_reg[1]_i_73_n_1 ,\row_assign_8_0_1_t_reg_3171_reg[1]_i_73_n_2 ,\row_assign_8_0_1_t_reg_3171_reg[1]_i_73_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_0_1_fu_881_p2[8:5]),
        .S({\row_assign_8_0_1_t_reg_3171[1]_i_97_n_0 ,\row_assign_8_0_1_t_reg_3171[1]_i_98_n_0 ,\row_assign_8_0_1_t_reg_3171[1]_i_99_n_0 ,\row_assign_8_0_1_t_reg_3171[1]_i_100_n_0 }));
  CARRY4 \row_assign_8_0_1_t_reg_3171_reg[1]_i_8 
       (.CI(\row_assign_8_0_1_t_reg_3171_reg[1]_i_20_n_0 ),
        .CO({\NLW_row_assign_8_0_1_t_reg_3171_reg[1]_i_8_CO_UNCONNECTED [3:1],\row_assign_8_0_1_t_reg_3171_reg[1]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\row_assign_8_0_1_t_reg_3171[1]_i_21_n_0 }),
        .O(\NLW_row_assign_8_0_1_t_reg_3171_reg[1]_i_8_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\row_assign_8_0_1_t_reg_3171[1]_i_22_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \row_assign_8_0_2_t_reg_3178[0]_i_1 
       (.I0(tmp_22_reg_3103),
        .I1(\t_V_reg_617_reg_n_0_[0] ),
        .O(row_assign_8_0_2_t_fu_1051_p20_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT4 #(
    .INIT(16'hA956)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_1 
       (.I0(\row_assign_8_0_2_t_reg_3178[1]_i_2_n_0 ),
        .I1(\t_V_reg_617_reg_n_0_[0] ),
        .I2(tmp_22_reg_3103),
        .I3(tmp_reg_3096),
        .O(row_assign_8_0_2_t_fu_1051_p20_out[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_11 
       (.I0(\t_V_reg_617_reg_n_0_[16] ),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_12 
       (.I0(\t_V_reg_617_reg_n_0_[15] ),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_13 
       (.I0(\t_V_reg_617_reg_n_0_[14] ),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_14 
       (.I0(\t_V_reg_617_reg_n_0_[13] ),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_15 
       (.I0(\t_V_reg_617_reg_n_0_[2] ),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_16 
       (.I0(\t_V_reg_617_reg_n_0_[4] ),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_17 
       (.I0(\t_V_reg_617_reg_n_0_[3] ),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_18 
       (.I0(\t_V_reg_617_reg_n_0_[1] ),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h03CF03CF03CFDE12)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_2 
       (.I0(tmp_428_0_2_fu_924_p2),
        .I1(\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_4 ),
        .I2(\i_V_reg_3124_reg[4]_i_1_n_7 ),
        .I3(p_assign_7_0_2_fu_943_p2[1]),
        .I4(\row_assign_8_0_2_t_reg_3178[1]_i_6_n_0 ),
        .I5(\row_assign_8_0_2_t_reg_3178_reg[1]_i_7_n_3 ),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_20 
       (.I0(\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_4 ),
        .I1(p_assign_7_0_2_fu_943_p2[16]),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_21 
       (.I0(p_assign_7_0_2_fu_943_p2[16]),
        .I1(\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_4 ),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_23 
       (.I0(p_src_rows_V_read_cas_reg_2834[15]),
        .I1(\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_5 ),
        .I2(p_src_rows_V_read_cas_reg_2834[14]),
        .I3(\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_6 ),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_24 
       (.I0(p_src_rows_V_read_cas_reg_2834[13]),
        .I1(\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_7 ),
        .I2(p_src_rows_V_read_cas_reg_2834[12]),
        .I3(\row_assign_8_0_2_t_reg_3178_reg[1]_i_10_n_4 ),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_25 
       (.I0(p_src_rows_V_read_cas_reg_2834[11]),
        .I1(\row_assign_8_0_2_t_reg_3178_reg[1]_i_10_n_5 ),
        .I2(p_src_rows_V_read_cas_reg_2834[10]),
        .I3(\row_assign_8_0_2_t_reg_3178_reg[1]_i_10_n_6 ),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_26 
       (.I0(p_src_rows_V_read_cas_reg_2834[9]),
        .I1(\row_assign_8_0_2_t_reg_3178_reg[1]_i_10_n_7 ),
        .I2(p_src_rows_V_read_cas_reg_2834[8]),
        .I3(\row_assign_8_0_2_t_reg_3178_reg[1]_i_31_n_4 ),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_27 
       (.I0(\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_5 ),
        .I1(p_src_rows_V_read_cas_reg_2834[15]),
        .I2(\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_6 ),
        .I3(p_src_rows_V_read_cas_reg_2834[14]),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_28 
       (.I0(\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_7 ),
        .I1(p_src_rows_V_read_cas_reg_2834[13]),
        .I2(\row_assign_8_0_2_t_reg_3178_reg[1]_i_10_n_4 ),
        .I3(p_src_rows_V_read_cas_reg_2834[12]),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_29 
       (.I0(\row_assign_8_0_2_t_reg_3178_reg[1]_i_10_n_5 ),
        .I1(p_src_rows_V_read_cas_reg_2834[11]),
        .I2(\row_assign_8_0_2_t_reg_3178_reg[1]_i_10_n_6 ),
        .I3(p_src_rows_V_read_cas_reg_2834[10]),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_30 
       (.I0(\row_assign_8_0_2_t_reg_3178_reg[1]_i_10_n_7 ),
        .I1(p_src_rows_V_read_cas_reg_2834[9]),
        .I2(\row_assign_8_0_2_t_reg_3178_reg[1]_i_31_n_4 ),
        .I3(p_src_rows_V_read_cas_reg_2834[8]),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_32 
       (.I0(\t_V_reg_617_reg_n_0_[12] ),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_33 
       (.I0(\t_V_reg_617_reg_n_0_[11] ),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_34 
       (.I0(\t_V_reg_617_reg_n_0_[10] ),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_35 
       (.I0(\t_V_reg_617_reg_n_0_[9] ),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_37 
       (.I0(p_src_rows_V_read_cas_reg_2834[15]),
        .I1(\row_assign_8_0_2_t_reg_3178[1]_i_67_n_0 ),
        .I2(p_src_rows_V_read_cas_reg_2834[14]),
        .I3(\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_6 ),
        .I4(\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_4 ),
        .I5(p_assign_7_0_2_fu_943_p2[14]),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_38 
       (.I0(p_src_rows_V_read_cas_reg_2834[13]),
        .I1(\row_assign_8_0_2_t_reg_3178[1]_i_68_n_0 ),
        .I2(p_src_rows_V_read_cas_reg_2834[12]),
        .I3(\row_assign_8_0_2_t_reg_3178_reg[1]_i_10_n_4 ),
        .I4(\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_4 ),
        .I5(p_assign_7_0_2_fu_943_p2[12]),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_39 
       (.I0(p_src_rows_V_read_cas_reg_2834[11]),
        .I1(\row_assign_8_0_2_t_reg_3178[1]_i_70_n_0 ),
        .I2(p_src_rows_V_read_cas_reg_2834[10]),
        .I3(\row_assign_8_0_2_t_reg_3178_reg[1]_i_10_n_6 ),
        .I4(\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_4 ),
        .I5(p_assign_7_0_2_fu_943_p2[10]),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_40 
       (.I0(p_src_rows_V_read_cas_reg_2834[9]),
        .I1(\row_assign_8_0_2_t_reg_3178[1]_i_71_n_0 ),
        .I2(p_src_rows_V_read_cas_reg_2834[8]),
        .I3(\row_assign_8_0_2_t_reg_3178_reg[1]_i_31_n_4 ),
        .I4(\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_4 ),
        .I5(p_assign_7_0_2_fu_943_p2[8]),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_40_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_41 
       (.I0(\row_assign_8_0_2_t_reg_3178[1]_i_73_n_0 ),
        .I1(p_assign_7_0_2_fu_943_p2[14]),
        .I2(\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_4 ),
        .I3(\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_6 ),
        .I4(p_src_rows_V_read_cas_reg_2834[14]),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_41_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_42 
       (.I0(\row_assign_8_0_2_t_reg_3178[1]_i_74_n_0 ),
        .I1(p_assign_7_0_2_fu_943_p2[12]),
        .I2(\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_4 ),
        .I3(\row_assign_8_0_2_t_reg_3178_reg[1]_i_10_n_4 ),
        .I4(p_src_rows_V_read_cas_reg_2834[12]),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_42_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_43 
       (.I0(\row_assign_8_0_2_t_reg_3178[1]_i_75_n_0 ),
        .I1(p_assign_7_0_2_fu_943_p2[10]),
        .I2(\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_4 ),
        .I3(\row_assign_8_0_2_t_reg_3178_reg[1]_i_10_n_6 ),
        .I4(p_src_rows_V_read_cas_reg_2834[10]),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_44 
       (.I0(\row_assign_8_0_2_t_reg_3178[1]_i_76_n_0 ),
        .I1(p_assign_7_0_2_fu_943_p2[8]),
        .I2(\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_4 ),
        .I3(\row_assign_8_0_2_t_reg_3178_reg[1]_i_31_n_4 ),
        .I4(p_src_rows_V_read_cas_reg_2834[8]),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_46 
       (.I0(p_src_rows_V_read_cas_reg_2834[7]),
        .I1(\row_assign_8_0_2_t_reg_3178_reg[1]_i_31_n_5 ),
        .I2(p_src_rows_V_read_cas_reg_2834[6]),
        .I3(\row_assign_8_0_2_t_reg_3178_reg[1]_i_31_n_6 ),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_47 
       (.I0(p_src_rows_V_read_cas_reg_2834[5]),
        .I1(\row_assign_8_0_2_t_reg_3178_reg[1]_i_31_n_7 ),
        .I2(p_src_rows_V_read_cas_reg_2834[4]),
        .I3(\row_assign_8_0_2_t_reg_3178_reg[1]_i_54_n_4 ),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_48 
       (.I0(p_src_rows_V_read_cas_reg_2834[3]),
        .I1(\row_assign_8_0_2_t_reg_3178_reg[1]_i_54_n_5 ),
        .I2(p_src_rows_V_read_cas_reg_2834[2]),
        .I3(\row_assign_8_0_2_t_reg_3178_reg[1]_i_54_n_6 ),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'hB222)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_49 
       (.I0(p_src_rows_V_read_cas_reg_2834[1]),
        .I1(\i_V_reg_3124_reg[4]_i_1_n_7 ),
        .I2(\t_V_reg_617_reg_n_0_[0] ),
        .I3(p_src_rows_V_read_cas_reg_2834[0]),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_49_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_50 
       (.I0(\row_assign_8_0_2_t_reg_3178_reg[1]_i_31_n_5 ),
        .I1(p_src_rows_V_read_cas_reg_2834[7]),
        .I2(\row_assign_8_0_2_t_reg_3178_reg[1]_i_31_n_6 ),
        .I3(p_src_rows_V_read_cas_reg_2834[6]),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_51 
       (.I0(\row_assign_8_0_2_t_reg_3178_reg[1]_i_31_n_7 ),
        .I1(p_src_rows_V_read_cas_reg_2834[5]),
        .I2(\row_assign_8_0_2_t_reg_3178_reg[1]_i_54_n_4 ),
        .I3(p_src_rows_V_read_cas_reg_2834[4]),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_52 
       (.I0(\row_assign_8_0_2_t_reg_3178_reg[1]_i_54_n_5 ),
        .I1(p_src_rows_V_read_cas_reg_2834[3]),
        .I2(\row_assign_8_0_2_t_reg_3178_reg[1]_i_54_n_6 ),
        .I3(p_src_rows_V_read_cas_reg_2834[2]),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_53 
       (.I0(p_src_rows_V_read_cas_reg_2834[0]),
        .I1(\t_V_reg_617_reg_n_0_[0] ),
        .I2(\i_V_reg_3124_reg[4]_i_1_n_7 ),
        .I3(p_src_rows_V_read_cas_reg_2834[1]),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_53_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_55 
       (.I0(\t_V_reg_617_reg_n_0_[8] ),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_55_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_56 
       (.I0(\t_V_reg_617_reg_n_0_[7] ),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_56_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_57 
       (.I0(\t_V_reg_617_reg_n_0_[6] ),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_57_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_58 
       (.I0(\t_V_reg_617_reg_n_0_[5] ),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_59 
       (.I0(p_src_rows_V_read_cas_reg_2834[7]),
        .I1(\row_assign_8_0_2_t_reg_3178[1]_i_84_n_0 ),
        .I2(p_src_rows_V_read_cas_reg_2834[6]),
        .I3(\row_assign_8_0_2_t_reg_3178_reg[1]_i_31_n_6 ),
        .I4(\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_4 ),
        .I5(p_assign_7_0_2_fu_943_p2[6]),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_59_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_6 
       (.I0(\t_V_reg_617_reg_n_0_[0] ),
        .I1(tmp_22_reg_3103),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_60 
       (.I0(p_src_rows_V_read_cas_reg_2834[5]),
        .I1(\row_assign_8_0_2_t_reg_3178[1]_i_85_n_0 ),
        .I2(p_src_rows_V_read_cas_reg_2834[4]),
        .I3(\row_assign_8_0_2_t_reg_3178_reg[1]_i_54_n_4 ),
        .I4(\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_4 ),
        .I5(p_assign_7_0_2_fu_943_p2[4]),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_61 
       (.I0(p_src_rows_V_read_cas_reg_2834[3]),
        .I1(\row_assign_8_0_2_t_reg_3178[1]_i_86_n_0 ),
        .I2(p_src_rows_V_read_cas_reg_2834[2]),
        .I3(\row_assign_8_0_2_t_reg_3178_reg[1]_i_54_n_6 ),
        .I4(\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_4 ),
        .I5(p_assign_7_0_2_fu_943_p2[2]),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hABFB02A202A202A2)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_62 
       (.I0(p_src_rows_V_read_cas_reg_2834[1]),
        .I1(\i_V_reg_3124_reg[4]_i_1_n_7 ),
        .I2(\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_4 ),
        .I3(p_assign_7_0_2_fu_943_p2[1]),
        .I4(\t_V_reg_617_reg_n_0_[0] ),
        .I5(p_src_rows_V_read_cas_reg_2834[0]),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_62_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_63 
       (.I0(\row_assign_8_0_2_t_reg_3178[1]_i_87_n_0 ),
        .I1(p_assign_7_0_2_fu_943_p2[6]),
        .I2(\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_4 ),
        .I3(\row_assign_8_0_2_t_reg_3178_reg[1]_i_31_n_6 ),
        .I4(p_src_rows_V_read_cas_reg_2834[6]),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_63_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_64 
       (.I0(\row_assign_8_0_2_t_reg_3178[1]_i_88_n_0 ),
        .I1(p_assign_7_0_2_fu_943_p2[4]),
        .I2(\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_4 ),
        .I3(\row_assign_8_0_2_t_reg_3178_reg[1]_i_54_n_4 ),
        .I4(p_src_rows_V_read_cas_reg_2834[4]),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_64_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_65 
       (.I0(\row_assign_8_0_2_t_reg_3178[1]_i_89_n_0 ),
        .I1(p_assign_7_0_2_fu_943_p2[2]),
        .I2(\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_4 ),
        .I3(\row_assign_8_0_2_t_reg_3178_reg[1]_i_54_n_6 ),
        .I4(p_src_rows_V_read_cas_reg_2834[2]),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'h6066600006000666)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_66 
       (.I0(p_src_rows_V_read_cas_reg_2834[0]),
        .I1(\t_V_reg_617_reg_n_0_[0] ),
        .I2(p_assign_7_0_2_fu_943_p2[1]),
        .I3(\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_4 ),
        .I4(\i_V_reg_3124_reg[4]_i_1_n_7 ),
        .I5(p_src_rows_V_read_cas_reg_2834[1]),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_66_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_67 
       (.I0(p_assign_7_0_2_fu_943_p2[15]),
        .I1(\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_4 ),
        .I2(\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_5 ),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_67_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_68 
       (.I0(p_assign_7_0_2_fu_943_p2[13]),
        .I1(\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_4 ),
        .I2(\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_7 ),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_68_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_70 
       (.I0(p_assign_7_0_2_fu_943_p2[11]),
        .I1(\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_4 ),
        .I2(\row_assign_8_0_2_t_reg_3178_reg[1]_i_10_n_5 ),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_70_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_71 
       (.I0(p_assign_7_0_2_fu_943_p2[9]),
        .I1(\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_4 ),
        .I2(\row_assign_8_0_2_t_reg_3178_reg[1]_i_10_n_7 ),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_71_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_73 
       (.I0(p_src_rows_V_read_cas_reg_2834[15]),
        .I1(\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_5 ),
        .I2(\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_4 ),
        .I3(p_assign_7_0_2_fu_943_p2[15]),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_73_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_74 
       (.I0(p_src_rows_V_read_cas_reg_2834[13]),
        .I1(\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_7 ),
        .I2(\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_4 ),
        .I3(p_assign_7_0_2_fu_943_p2[13]),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_74_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_75 
       (.I0(p_src_rows_V_read_cas_reg_2834[11]),
        .I1(\row_assign_8_0_2_t_reg_3178_reg[1]_i_10_n_5 ),
        .I2(\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_4 ),
        .I3(p_assign_7_0_2_fu_943_p2[11]),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_75_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_76 
       (.I0(p_src_rows_V_read_cas_reg_2834[9]),
        .I1(\row_assign_8_0_2_t_reg_3178_reg[1]_i_10_n_7 ),
        .I2(\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_4 ),
        .I3(p_assign_7_0_2_fu_943_p2[9]),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_76_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_77 
       (.I0(\t_V_reg_617_reg_n_0_[16] ),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_77_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_78 
       (.I0(\t_V_reg_617_reg_n_0_[15] ),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_78_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_79 
       (.I0(\t_V_reg_617_reg_n_0_[14] ),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_79_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_80 
       (.I0(\t_V_reg_617_reg_n_0_[13] ),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_80_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_81 
       (.I0(\t_V_reg_617_reg_n_0_[4] ),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_81_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_82 
       (.I0(\t_V_reg_617_reg_n_0_[3] ),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_82_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_83 
       (.I0(\t_V_reg_617_reg_n_0_[2] ),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_83_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_84 
       (.I0(p_assign_7_0_2_fu_943_p2[7]),
        .I1(\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_4 ),
        .I2(\row_assign_8_0_2_t_reg_3178_reg[1]_i_31_n_5 ),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_84_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_85 
       (.I0(p_assign_7_0_2_fu_943_p2[5]),
        .I1(\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_4 ),
        .I2(\row_assign_8_0_2_t_reg_3178_reg[1]_i_31_n_7 ),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_85_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_86 
       (.I0(p_assign_7_0_2_fu_943_p2[3]),
        .I1(\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_4 ),
        .I2(\row_assign_8_0_2_t_reg_3178_reg[1]_i_54_n_5 ),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_86_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_87 
       (.I0(p_src_rows_V_read_cas_reg_2834[7]),
        .I1(\row_assign_8_0_2_t_reg_3178_reg[1]_i_31_n_5 ),
        .I2(\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_4 ),
        .I3(p_assign_7_0_2_fu_943_p2[7]),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_87_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_88 
       (.I0(p_src_rows_V_read_cas_reg_2834[5]),
        .I1(\row_assign_8_0_2_t_reg_3178_reg[1]_i_31_n_7 ),
        .I2(\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_4 ),
        .I3(p_assign_7_0_2_fu_943_p2[5]),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_88_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_89 
       (.I0(p_src_rows_V_read_cas_reg_2834[3]),
        .I1(\row_assign_8_0_2_t_reg_3178_reg[1]_i_54_n_5 ),
        .I2(\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_4 ),
        .I3(p_assign_7_0_2_fu_943_p2[3]),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_89_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_9 
       (.I0(\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_4 ),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_90 
       (.I0(\t_V_reg_617_reg_n_0_[12] ),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_90_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_91 
       (.I0(\t_V_reg_617_reg_n_0_[11] ),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_91_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_92 
       (.I0(\t_V_reg_617_reg_n_0_[10] ),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_92_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_93 
       (.I0(\t_V_reg_617_reg_n_0_[9] ),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_93_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_94 
       (.I0(\t_V_reg_617_reg_n_0_[8] ),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_94_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_95 
       (.I0(\t_V_reg_617_reg_n_0_[7] ),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_95_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_96 
       (.I0(\t_V_reg_617_reg_n_0_[6] ),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_96_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_8_0_2_t_reg_3178[1]_i_97 
       (.I0(\t_V_reg_617_reg_n_0_[5] ),
        .O(\row_assign_8_0_2_t_reg_3178[1]_i_97_n_0 ));
  FDRE \row_assign_8_0_2_t_reg_3178_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_3138[0]_i_1_n_0 ),
        .D(row_assign_8_0_2_t_fu_1051_p20_out[0]),
        .Q(row_assign_8_0_2_t_reg_3178[0]),
        .R(1'b0));
  FDRE \row_assign_8_0_2_t_reg_3178_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_reg_3138[0]_i_1_n_0 ),
        .D(row_assign_8_0_2_t_fu_1051_p20_out[1]),
        .Q(row_assign_8_0_2_t_reg_3178[1]),
        .R(1'b0));
  CARRY4 \row_assign_8_0_2_t_reg_3178_reg[1]_i_10 
       (.CI(\row_assign_8_0_2_t_reg_3178_reg[1]_i_31_n_0 ),
        .CO({\row_assign_8_0_2_t_reg_3178_reg[1]_i_10_n_0 ,\row_assign_8_0_2_t_reg_3178_reg[1]_i_10_n_1 ,\row_assign_8_0_2_t_reg_3178_reg[1]_i_10_n_2 ,\row_assign_8_0_2_t_reg_3178_reg[1]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_617_reg_n_0_[12] ,\t_V_reg_617_reg_n_0_[11] ,\t_V_reg_617_reg_n_0_[10] ,\t_V_reg_617_reg_n_0_[9] }),
        .O({\row_assign_8_0_2_t_reg_3178_reg[1]_i_10_n_4 ,\row_assign_8_0_2_t_reg_3178_reg[1]_i_10_n_5 ,\row_assign_8_0_2_t_reg_3178_reg[1]_i_10_n_6 ,\row_assign_8_0_2_t_reg_3178_reg[1]_i_10_n_7 }),
        .S({\row_assign_8_0_2_t_reg_3178[1]_i_32_n_0 ,\row_assign_8_0_2_t_reg_3178[1]_i_33_n_0 ,\row_assign_8_0_2_t_reg_3178[1]_i_34_n_0 ,\row_assign_8_0_2_t_reg_3178[1]_i_35_n_0 }));
  CARRY4 \row_assign_8_0_2_t_reg_3178_reg[1]_i_19 
       (.CI(\row_assign_8_0_2_t_reg_3178_reg[1]_i_36_n_0 ),
        .CO({\row_assign_8_0_2_t_reg_3178_reg[1]_i_19_n_0 ,\row_assign_8_0_2_t_reg_3178_reg[1]_i_19_n_1 ,\row_assign_8_0_2_t_reg_3178_reg[1]_i_19_n_2 ,\row_assign_8_0_2_t_reg_3178_reg[1]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({\row_assign_8_0_2_t_reg_3178[1]_i_37_n_0 ,\row_assign_8_0_2_t_reg_3178[1]_i_38_n_0 ,\row_assign_8_0_2_t_reg_3178[1]_i_39_n_0 ,\row_assign_8_0_2_t_reg_3178[1]_i_40_n_0 }),
        .O(\NLW_row_assign_8_0_2_t_reg_3178_reg[1]_i_19_O_UNCONNECTED [3:0]),
        .S({\row_assign_8_0_2_t_reg_3178[1]_i_41_n_0 ,\row_assign_8_0_2_t_reg_3178[1]_i_42_n_0 ,\row_assign_8_0_2_t_reg_3178[1]_i_43_n_0 ,\row_assign_8_0_2_t_reg_3178[1]_i_44_n_0 }));
  CARRY4 \row_assign_8_0_2_t_reg_3178_reg[1]_i_22 
       (.CI(1'b0),
        .CO({\row_assign_8_0_2_t_reg_3178_reg[1]_i_22_n_0 ,\row_assign_8_0_2_t_reg_3178_reg[1]_i_22_n_1 ,\row_assign_8_0_2_t_reg_3178_reg[1]_i_22_n_2 ,\row_assign_8_0_2_t_reg_3178_reg[1]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\row_assign_8_0_2_t_reg_3178[1]_i_46_n_0 ,\row_assign_8_0_2_t_reg_3178[1]_i_47_n_0 ,\row_assign_8_0_2_t_reg_3178[1]_i_48_n_0 ,\row_assign_8_0_2_t_reg_3178[1]_i_49_n_0 }),
        .O(\NLW_row_assign_8_0_2_t_reg_3178_reg[1]_i_22_O_UNCONNECTED [3:0]),
        .S({\row_assign_8_0_2_t_reg_3178[1]_i_50_n_0 ,\row_assign_8_0_2_t_reg_3178[1]_i_51_n_0 ,\row_assign_8_0_2_t_reg_3178[1]_i_52_n_0 ,\row_assign_8_0_2_t_reg_3178[1]_i_53_n_0 }));
  CARRY4 \row_assign_8_0_2_t_reg_3178_reg[1]_i_3 
       (.CI(\row_assign_8_0_2_t_reg_3178_reg[1]_i_8_n_0 ),
        .CO({\NLW_row_assign_8_0_2_t_reg_3178_reg[1]_i_3_CO_UNCONNECTED [3:1],tmp_428_0_2_fu_924_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_4 }),
        .O(\NLW_row_assign_8_0_2_t_reg_3178_reg[1]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\row_assign_8_0_2_t_reg_3178[1]_i_9_n_0 }));
  CARRY4 \row_assign_8_0_2_t_reg_3178_reg[1]_i_31 
       (.CI(\row_assign_8_0_2_t_reg_3178_reg[1]_i_54_n_0 ),
        .CO({\row_assign_8_0_2_t_reg_3178_reg[1]_i_31_n_0 ,\row_assign_8_0_2_t_reg_3178_reg[1]_i_31_n_1 ,\row_assign_8_0_2_t_reg_3178_reg[1]_i_31_n_2 ,\row_assign_8_0_2_t_reg_3178_reg[1]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_617_reg_n_0_[8] ,\t_V_reg_617_reg_n_0_[7] ,\t_V_reg_617_reg_n_0_[6] ,\t_V_reg_617_reg_n_0_[5] }),
        .O({\row_assign_8_0_2_t_reg_3178_reg[1]_i_31_n_4 ,\row_assign_8_0_2_t_reg_3178_reg[1]_i_31_n_5 ,\row_assign_8_0_2_t_reg_3178_reg[1]_i_31_n_6 ,\row_assign_8_0_2_t_reg_3178_reg[1]_i_31_n_7 }),
        .S({\row_assign_8_0_2_t_reg_3178[1]_i_55_n_0 ,\row_assign_8_0_2_t_reg_3178[1]_i_56_n_0 ,\row_assign_8_0_2_t_reg_3178[1]_i_57_n_0 ,\row_assign_8_0_2_t_reg_3178[1]_i_58_n_0 }));
  CARRY4 \row_assign_8_0_2_t_reg_3178_reg[1]_i_36 
       (.CI(1'b0),
        .CO({\row_assign_8_0_2_t_reg_3178_reg[1]_i_36_n_0 ,\row_assign_8_0_2_t_reg_3178_reg[1]_i_36_n_1 ,\row_assign_8_0_2_t_reg_3178_reg[1]_i_36_n_2 ,\row_assign_8_0_2_t_reg_3178_reg[1]_i_36_n_3 }),
        .CYINIT(1'b0),
        .DI({\row_assign_8_0_2_t_reg_3178[1]_i_59_n_0 ,\row_assign_8_0_2_t_reg_3178[1]_i_60_n_0 ,\row_assign_8_0_2_t_reg_3178[1]_i_61_n_0 ,\row_assign_8_0_2_t_reg_3178[1]_i_62_n_0 }),
        .O(\NLW_row_assign_8_0_2_t_reg_3178_reg[1]_i_36_O_UNCONNECTED [3:0]),
        .S({\row_assign_8_0_2_t_reg_3178[1]_i_63_n_0 ,\row_assign_8_0_2_t_reg_3178[1]_i_64_n_0 ,\row_assign_8_0_2_t_reg_3178[1]_i_65_n_0 ,\row_assign_8_0_2_t_reg_3178[1]_i_66_n_0 }));
  CARRY4 \row_assign_8_0_2_t_reg_3178_reg[1]_i_4 
       (.CI(\row_assign_8_0_2_t_reg_3178_reg[1]_i_10_n_0 ),
        .CO({\NLW_row_assign_8_0_2_t_reg_3178_reg[1]_i_4_CO_UNCONNECTED [3],\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_1 ,\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_2 ,\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\t_V_reg_617_reg_n_0_[15] ,\t_V_reg_617_reg_n_0_[14] ,\t_V_reg_617_reg_n_0_[13] }),
        .O({\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_4 ,\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_5 ,\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_6 ,\row_assign_8_0_2_t_reg_3178_reg[1]_i_4_n_7 }),
        .S({\row_assign_8_0_2_t_reg_3178[1]_i_11_n_0 ,\row_assign_8_0_2_t_reg_3178[1]_i_12_n_0 ,\row_assign_8_0_2_t_reg_3178[1]_i_13_n_0 ,\row_assign_8_0_2_t_reg_3178[1]_i_14_n_0 }));
  CARRY4 \row_assign_8_0_2_t_reg_3178_reg[1]_i_45 
       (.CI(\row_assign_8_0_2_t_reg_3178_reg[1]_i_69_n_0 ),
        .CO({\NLW_row_assign_8_0_2_t_reg_3178_reg[1]_i_45_CO_UNCONNECTED [3],\row_assign_8_0_2_t_reg_3178_reg[1]_i_45_n_1 ,\row_assign_8_0_2_t_reg_3178_reg[1]_i_45_n_2 ,\row_assign_8_0_2_t_reg_3178_reg[1]_i_45_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_0_2_fu_943_p2[16:13]),
        .S({\row_assign_8_0_2_t_reg_3178[1]_i_77_n_0 ,\row_assign_8_0_2_t_reg_3178[1]_i_78_n_0 ,\row_assign_8_0_2_t_reg_3178[1]_i_79_n_0 ,\row_assign_8_0_2_t_reg_3178[1]_i_80_n_0 }));
  CARRY4 \row_assign_8_0_2_t_reg_3178_reg[1]_i_5 
       (.CI(1'b0),
        .CO({\row_assign_8_0_2_t_reg_3178_reg[1]_i_5_n_0 ,\row_assign_8_0_2_t_reg_3178_reg[1]_i_5_n_1 ,\row_assign_8_0_2_t_reg_3178_reg[1]_i_5_n_2 ,\row_assign_8_0_2_t_reg_3178_reg[1]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\row_assign_8_0_2_t_reg_3178[1]_i_15_n_0 ,1'b0}),
        .O(p_assign_7_0_2_fu_943_p2[4:1]),
        .S({\row_assign_8_0_2_t_reg_3178[1]_i_16_n_0 ,\row_assign_8_0_2_t_reg_3178[1]_i_17_n_0 ,\t_V_reg_617_reg_n_0_[2] ,\row_assign_8_0_2_t_reg_3178[1]_i_18_n_0 }));
  CARRY4 \row_assign_8_0_2_t_reg_3178_reg[1]_i_54 
       (.CI(1'b0),
        .CO({\row_assign_8_0_2_t_reg_3178_reg[1]_i_54_n_0 ,\row_assign_8_0_2_t_reg_3178_reg[1]_i_54_n_1 ,\row_assign_8_0_2_t_reg_3178_reg[1]_i_54_n_2 ,\row_assign_8_0_2_t_reg_3178_reg[1]_i_54_n_3 }),
        .CYINIT(\t_V_reg_617_reg_n_0_[0] ),
        .DI({\t_V_reg_617_reg_n_0_[4] ,\t_V_reg_617_reg_n_0_[3] ,\t_V_reg_617_reg_n_0_[2] ,1'b0}),
        .O({\row_assign_8_0_2_t_reg_3178_reg[1]_i_54_n_4 ,\row_assign_8_0_2_t_reg_3178_reg[1]_i_54_n_5 ,\row_assign_8_0_2_t_reg_3178_reg[1]_i_54_n_6 ,\NLW_row_assign_8_0_2_t_reg_3178_reg[1]_i_54_O_UNCONNECTED [0]}),
        .S({\row_assign_8_0_2_t_reg_3178[1]_i_81_n_0 ,\row_assign_8_0_2_t_reg_3178[1]_i_82_n_0 ,\row_assign_8_0_2_t_reg_3178[1]_i_83_n_0 ,\t_V_reg_617_reg_n_0_[1] }));
  CARRY4 \row_assign_8_0_2_t_reg_3178_reg[1]_i_69 
       (.CI(\row_assign_8_0_2_t_reg_3178_reg[1]_i_72_n_0 ),
        .CO({\row_assign_8_0_2_t_reg_3178_reg[1]_i_69_n_0 ,\row_assign_8_0_2_t_reg_3178_reg[1]_i_69_n_1 ,\row_assign_8_0_2_t_reg_3178_reg[1]_i_69_n_2 ,\row_assign_8_0_2_t_reg_3178_reg[1]_i_69_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_0_2_fu_943_p2[12:9]),
        .S({\row_assign_8_0_2_t_reg_3178[1]_i_90_n_0 ,\row_assign_8_0_2_t_reg_3178[1]_i_91_n_0 ,\row_assign_8_0_2_t_reg_3178[1]_i_92_n_0 ,\row_assign_8_0_2_t_reg_3178[1]_i_93_n_0 }));
  CARRY4 \row_assign_8_0_2_t_reg_3178_reg[1]_i_7 
       (.CI(\row_assign_8_0_2_t_reg_3178_reg[1]_i_19_n_0 ),
        .CO({\NLW_row_assign_8_0_2_t_reg_3178_reg[1]_i_7_CO_UNCONNECTED [3:1],\row_assign_8_0_2_t_reg_3178_reg[1]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\row_assign_8_0_2_t_reg_3178[1]_i_20_n_0 }),
        .O(\NLW_row_assign_8_0_2_t_reg_3178_reg[1]_i_7_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\row_assign_8_0_2_t_reg_3178[1]_i_21_n_0 }));
  CARRY4 \row_assign_8_0_2_t_reg_3178_reg[1]_i_72 
       (.CI(\row_assign_8_0_2_t_reg_3178_reg[1]_i_5_n_0 ),
        .CO({\row_assign_8_0_2_t_reg_3178_reg[1]_i_72_n_0 ,\row_assign_8_0_2_t_reg_3178_reg[1]_i_72_n_1 ,\row_assign_8_0_2_t_reg_3178_reg[1]_i_72_n_2 ,\row_assign_8_0_2_t_reg_3178_reg[1]_i_72_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_0_2_fu_943_p2[8:5]),
        .S({\row_assign_8_0_2_t_reg_3178[1]_i_94_n_0 ,\row_assign_8_0_2_t_reg_3178[1]_i_95_n_0 ,\row_assign_8_0_2_t_reg_3178[1]_i_96_n_0 ,\row_assign_8_0_2_t_reg_3178[1]_i_97_n_0 }));
  CARRY4 \row_assign_8_0_2_t_reg_3178_reg[1]_i_8 
       (.CI(\row_assign_8_0_2_t_reg_3178_reg[1]_i_22_n_0 ),
        .CO({\row_assign_8_0_2_t_reg_3178_reg[1]_i_8_n_0 ,\row_assign_8_0_2_t_reg_3178_reg[1]_i_8_n_1 ,\row_assign_8_0_2_t_reg_3178_reg[1]_i_8_n_2 ,\row_assign_8_0_2_t_reg_3178_reg[1]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\row_assign_8_0_2_t_reg_3178[1]_i_23_n_0 ,\row_assign_8_0_2_t_reg_3178[1]_i_24_n_0 ,\row_assign_8_0_2_t_reg_3178[1]_i_25_n_0 ,\row_assign_8_0_2_t_reg_3178[1]_i_26_n_0 }),
        .O(\NLW_row_assign_8_0_2_t_reg_3178_reg[1]_i_8_O_UNCONNECTED [3:0]),
        .S({\row_assign_8_0_2_t_reg_3178[1]_i_27_n_0 ,\row_assign_8_0_2_t_reg_3178[1]_i_28_n_0 ,\row_assign_8_0_2_t_reg_3178[1]_i_29_n_0 ,\row_assign_8_0_2_t_reg_3178[1]_i_30_n_0 }));
  FDRE \src_kernel_win_0_va_16_reg_3361_reg[0] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_0_va_2_fu_260[0]),
        .Q(src_kernel_win_0_va_16_reg_3361[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_reg_3361_reg[1] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_0_va_2_fu_260[1]),
        .Q(src_kernel_win_0_va_16_reg_3361[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_reg_3361_reg[2] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_0_va_2_fu_260[2]),
        .Q(src_kernel_win_0_va_16_reg_3361[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_reg_3361_reg[3] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_0_va_2_fu_260[3]),
        .Q(src_kernel_win_0_va_16_reg_3361[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_reg_3361_reg[4] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_0_va_2_fu_260[4]),
        .Q(src_kernel_win_0_va_16_reg_3361[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_reg_3361_reg[5] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_0_va_2_fu_260[5]),
        .Q(src_kernel_win_0_va_16_reg_3361[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_reg_3361_reg[6] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_0_va_2_fu_260[6]),
        .Q(src_kernel_win_0_va_16_reg_3361[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_reg_3361_reg[7] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_0_va_2_fu_260[7]),
        .Q(src_kernel_win_0_va_16_reg_3361[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \src_kernel_win_0_va_2_fu_260[7]_i_1 
       (.I0(\exitcond389_i_reg_3185_pp0_iter1_reg_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(k_buf_2_val_5_U_n_3),
        .O(\src_kernel_win_0_va_2_fu_260[7]_i_1_n_0 ));
  FDRE \src_kernel_win_0_va_2_fu_260_reg[0] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_260[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_7_fu_1353_p3[0]),
        .Q(src_kernel_win_0_va_2_fu_260[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_260_reg[1] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_260[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_7_fu_1353_p3[1]),
        .Q(src_kernel_win_0_va_2_fu_260[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_260_reg[2] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_260[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_7_fu_1353_p3[2]),
        .Q(src_kernel_win_0_va_2_fu_260[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_260_reg[3] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_260[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_7_fu_1353_p3[3]),
        .Q(src_kernel_win_0_va_2_fu_260[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_260_reg[4] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_260[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_7_fu_1353_p3[4]),
        .Q(src_kernel_win_0_va_2_fu_260[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_260_reg[5] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_260[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_7_fu_1353_p3[5]),
        .Q(src_kernel_win_0_va_2_fu_260[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_260_reg[6] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_260[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_7_fu_1353_p3[6]),
        .Q(src_kernel_win_0_va_2_fu_260[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_260_reg[7] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_260[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_7_fu_1353_p3[7]),
        .Q(src_kernel_win_0_va_2_fu_260[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_264_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_0_va_16_reg_3361[0]),
        .Q(src_kernel_win_0_va_3_fu_264[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_264_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_0_va_16_reg_3361[1]),
        .Q(src_kernel_win_0_va_3_fu_264[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_264_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_0_va_16_reg_3361[2]),
        .Q(src_kernel_win_0_va_3_fu_264[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_264_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_0_va_16_reg_3361[3]),
        .Q(src_kernel_win_0_va_3_fu_264[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_264_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_0_va_16_reg_3361[4]),
        .Q(src_kernel_win_0_va_3_fu_264[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_264_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_0_va_16_reg_3361[5]),
        .Q(src_kernel_win_0_va_3_fu_264[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_264_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_0_va_16_reg_3361[6]),
        .Q(src_kernel_win_0_va_3_fu_264[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_264_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_0_va_16_reg_3361[7]),
        .Q(src_kernel_win_0_va_3_fu_264[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_268_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_0_va_8_reg_3304[0]),
        .Q(src_kernel_win_0_va_4_fu_268[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_268_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_0_va_8_reg_3304[1]),
        .Q(src_kernel_win_0_va_4_fu_268[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_268_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_0_va_8_reg_3304[2]),
        .Q(src_kernel_win_0_va_4_fu_268[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_268_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_0_va_8_reg_3304[3]),
        .Q(src_kernel_win_0_va_4_fu_268[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_268_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_0_va_8_reg_3304[4]),
        .Q(src_kernel_win_0_va_4_fu_268[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_268_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_0_va_8_reg_3304[5]),
        .Q(src_kernel_win_0_va_4_fu_268[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_268_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_0_va_8_reg_3304[6]),
        .Q(src_kernel_win_0_va_4_fu_268[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_268_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_0_va_8_reg_3304[7]),
        .Q(src_kernel_win_0_va_4_fu_268[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_3292_reg[0] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_0_va_6_fu_1335_p3[0]),
        .Q(src_kernel_win_0_va_6_reg_3292[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_3292_reg[1] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_0_va_6_fu_1335_p3[1]),
        .Q(src_kernel_win_0_va_6_reg_3292[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_3292_reg[2] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_0_va_6_fu_1335_p3[2]),
        .Q(src_kernel_win_0_va_6_reg_3292[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_3292_reg[3] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_0_va_6_fu_1335_p3[3]),
        .Q(src_kernel_win_0_va_6_reg_3292[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_3292_reg[4] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_0_va_6_fu_1335_p3[4]),
        .Q(src_kernel_win_0_va_6_reg_3292[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_3292_reg[5] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_0_va_6_fu_1335_p3[5]),
        .Q(src_kernel_win_0_va_6_reg_3292[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_3292_reg[6] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_0_va_6_fu_1335_p3[6]),
        .Q(src_kernel_win_0_va_6_reg_3292[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_3292_reg[7] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_0_va_6_fu_1335_p3[7]),
        .Q(src_kernel_win_0_va_6_reg_3292[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_3298_reg[0] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_0_va_7_fu_1353_p3[0]),
        .Q(src_kernel_win_0_va_7_reg_3298[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_3298_reg[1] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_0_va_7_fu_1353_p3[1]),
        .Q(src_kernel_win_0_va_7_reg_3298[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_3298_reg[2] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_0_va_7_fu_1353_p3[2]),
        .Q(src_kernel_win_0_va_7_reg_3298[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_3298_reg[3] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_0_va_7_fu_1353_p3[3]),
        .Q(src_kernel_win_0_va_7_reg_3298[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_3298_reg[4] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_0_va_7_fu_1353_p3[4]),
        .Q(src_kernel_win_0_va_7_reg_3298[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_3298_reg[5] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_0_va_7_fu_1353_p3[5]),
        .Q(src_kernel_win_0_va_7_reg_3298[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_3298_reg[6] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_0_va_7_fu_1353_p3[6]),
        .Q(src_kernel_win_0_va_7_reg_3298[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_3298_reg[7] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_0_va_7_fu_1353_p3[7]),
        .Q(src_kernel_win_0_va_7_reg_3298[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_reg_3304_reg[0] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_0_va_8_fu_1371_p3[0]),
        .Q(src_kernel_win_0_va_8_reg_3304[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_reg_3304_reg[1] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_0_va_8_fu_1371_p3[1]),
        .Q(src_kernel_win_0_va_8_reg_3304[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_reg_3304_reg[2] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_0_va_8_fu_1371_p3[2]),
        .Q(src_kernel_win_0_va_8_reg_3304[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_reg_3304_reg[3] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_0_va_8_fu_1371_p3[3]),
        .Q(src_kernel_win_0_va_8_reg_3304[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_reg_3304_reg[4] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_0_va_8_fu_1371_p3[4]),
        .Q(src_kernel_win_0_va_8_reg_3304[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_reg_3304_reg[5] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_0_va_8_fu_1371_p3[5]),
        .Q(src_kernel_win_0_va_8_reg_3304[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_reg_3304_reg[6] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_0_va_8_fu_1371_p3[6]),
        .Q(src_kernel_win_0_va_8_reg_3304[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_reg_3304_reg[7] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_0_va_8_fu_1371_p3[7]),
        .Q(src_kernel_win_0_va_8_reg_3304[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_reg_3376_reg[0] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(src_kernel_win_0_va_fu_252[0]),
        .Q(src_kernel_win_0_va_9_reg_3376[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_reg_3376_reg[1] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(src_kernel_win_0_va_fu_252[1]),
        .Q(src_kernel_win_0_va_9_reg_3376[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_reg_3376_reg[2] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(src_kernel_win_0_va_fu_252[2]),
        .Q(src_kernel_win_0_va_9_reg_3376[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_reg_3376_reg[3] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(src_kernel_win_0_va_fu_252[3]),
        .Q(src_kernel_win_0_va_9_reg_3376[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_reg_3376_reg[4] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(src_kernel_win_0_va_fu_252[4]),
        .Q(src_kernel_win_0_va_9_reg_3376[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_reg_3376_reg[5] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(src_kernel_win_0_va_fu_252[5]),
        .Q(src_kernel_win_0_va_9_reg_3376[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_reg_3376_reg[6] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(src_kernel_win_0_va_fu_252[6]),
        .Q(src_kernel_win_0_va_9_reg_3376[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_reg_3376_reg[7] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(src_kernel_win_0_va_fu_252[7]),
        .Q(src_kernel_win_0_va_9_reg_3376[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_252_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_0_va_6_reg_3292[0]),
        .Q(src_kernel_win_0_va_fu_252[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_252_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_0_va_6_reg_3292[1]),
        .Q(src_kernel_win_0_va_fu_252[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_252_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_0_va_6_reg_3292[2]),
        .Q(src_kernel_win_0_va_fu_252[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_252_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_0_va_6_reg_3292[3]),
        .Q(src_kernel_win_0_va_fu_252[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_252_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_0_va_6_reg_3292[4]),
        .Q(src_kernel_win_0_va_fu_252[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_252_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_0_va_6_reg_3292[5]),
        .Q(src_kernel_win_0_va_fu_252[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_252_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_0_va_6_reg_3292[6]),
        .Q(src_kernel_win_0_va_fu_252[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_252_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_0_va_6_reg_3292[7]),
        .Q(src_kernel_win_0_va_fu_252[7]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_16_reg_3366_reg[0] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_1_va_2_fu_284[0]),
        .Q(src_kernel_win_1_va_16_reg_3366[0]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_16_reg_3366_reg[1] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_1_va_2_fu_284[1]),
        .Q(src_kernel_win_1_va_16_reg_3366[1]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_16_reg_3366_reg[2] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_1_va_2_fu_284[2]),
        .Q(src_kernel_win_1_va_16_reg_3366[2]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_16_reg_3366_reg[3] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_1_va_2_fu_284[3]),
        .Q(src_kernel_win_1_va_16_reg_3366[3]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_16_reg_3366_reg[4] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_1_va_2_fu_284[4]),
        .Q(src_kernel_win_1_va_16_reg_3366[4]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_16_reg_3366_reg[5] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_1_va_2_fu_284[5]),
        .Q(src_kernel_win_1_va_16_reg_3366[5]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_16_reg_3366_reg[6] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_1_va_2_fu_284[6]),
        .Q(src_kernel_win_1_va_16_reg_3366[6]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_16_reg_3366_reg[7] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_1_va_2_fu_284[7]),
        .Q(src_kernel_win_1_va_16_reg_3366[7]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_2_fu_284_reg[0] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_260[7]_i_1_n_0 ),
        .D(src_kernel_win_1_va_7_fu_1525_p3[0]),
        .Q(src_kernel_win_1_va_2_fu_284[0]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_2_fu_284_reg[1] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_260[7]_i_1_n_0 ),
        .D(src_kernel_win_1_va_7_fu_1525_p3[1]),
        .Q(src_kernel_win_1_va_2_fu_284[1]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_2_fu_284_reg[2] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_260[7]_i_1_n_0 ),
        .D(src_kernel_win_1_va_7_fu_1525_p3[2]),
        .Q(src_kernel_win_1_va_2_fu_284[2]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_2_fu_284_reg[3] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_260[7]_i_1_n_0 ),
        .D(src_kernel_win_1_va_7_fu_1525_p3[3]),
        .Q(src_kernel_win_1_va_2_fu_284[3]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_2_fu_284_reg[4] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_260[7]_i_1_n_0 ),
        .D(src_kernel_win_1_va_7_fu_1525_p3[4]),
        .Q(src_kernel_win_1_va_2_fu_284[4]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_2_fu_284_reg[5] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_260[7]_i_1_n_0 ),
        .D(src_kernel_win_1_va_7_fu_1525_p3[5]),
        .Q(src_kernel_win_1_va_2_fu_284[5]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_2_fu_284_reg[6] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_260[7]_i_1_n_0 ),
        .D(src_kernel_win_1_va_7_fu_1525_p3[6]),
        .Q(src_kernel_win_1_va_2_fu_284[6]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_2_fu_284_reg[7] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_260[7]_i_1_n_0 ),
        .D(src_kernel_win_1_va_7_fu_1525_p3[7]),
        .Q(src_kernel_win_1_va_2_fu_284[7]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_3_fu_288_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_1_va_16_reg_3366[0]),
        .Q(src_kernel_win_1_va_3_fu_288[0]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_3_fu_288_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_1_va_16_reg_3366[1]),
        .Q(src_kernel_win_1_va_3_fu_288[1]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_3_fu_288_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_1_va_16_reg_3366[2]),
        .Q(src_kernel_win_1_va_3_fu_288[2]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_3_fu_288_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_1_va_16_reg_3366[3]),
        .Q(src_kernel_win_1_va_3_fu_288[3]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_3_fu_288_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_1_va_16_reg_3366[4]),
        .Q(src_kernel_win_1_va_3_fu_288[4]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_3_fu_288_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_1_va_16_reg_3366[5]),
        .Q(src_kernel_win_1_va_3_fu_288[5]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_3_fu_288_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_1_va_16_reg_3366[6]),
        .Q(src_kernel_win_1_va_3_fu_288[6]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_3_fu_288_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_1_va_16_reg_3366[7]),
        .Q(src_kernel_win_1_va_3_fu_288[7]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_4_fu_292_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_1_va_8_reg_3327[0]),
        .Q(src_kernel_win_1_va_4_fu_292[0]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_4_fu_292_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_1_va_8_reg_3327[1]),
        .Q(src_kernel_win_1_va_4_fu_292[1]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_4_fu_292_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_1_va_8_reg_3327[2]),
        .Q(src_kernel_win_1_va_4_fu_292[2]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_4_fu_292_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_1_va_8_reg_3327[3]),
        .Q(src_kernel_win_1_va_4_fu_292[3]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_4_fu_292_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_1_va_8_reg_3327[4]),
        .Q(src_kernel_win_1_va_4_fu_292[4]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_4_fu_292_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_1_va_8_reg_3327[5]),
        .Q(src_kernel_win_1_va_4_fu_292[5]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_4_fu_292_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_1_va_8_reg_3327[6]),
        .Q(src_kernel_win_1_va_4_fu_292[6]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_4_fu_292_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_1_va_8_reg_3327[7]),
        .Q(src_kernel_win_1_va_4_fu_292[7]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_6_reg_3315_reg[0] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_1_va_6_fu_1507_p3[0]),
        .Q(src_kernel_win_1_va_6_reg_3315[0]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_6_reg_3315_reg[1] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_1_va_6_fu_1507_p3[1]),
        .Q(src_kernel_win_1_va_6_reg_3315[1]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_6_reg_3315_reg[2] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_1_va_6_fu_1507_p3[2]),
        .Q(src_kernel_win_1_va_6_reg_3315[2]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_6_reg_3315_reg[3] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_1_va_6_fu_1507_p3[3]),
        .Q(src_kernel_win_1_va_6_reg_3315[3]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_6_reg_3315_reg[4] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_1_va_6_fu_1507_p3[4]),
        .Q(src_kernel_win_1_va_6_reg_3315[4]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_6_reg_3315_reg[5] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_1_va_6_fu_1507_p3[5]),
        .Q(src_kernel_win_1_va_6_reg_3315[5]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_6_reg_3315_reg[6] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_1_va_6_fu_1507_p3[6]),
        .Q(src_kernel_win_1_va_6_reg_3315[6]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_6_reg_3315_reg[7] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_1_va_6_fu_1507_p3[7]),
        .Q(src_kernel_win_1_va_6_reg_3315[7]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_7_reg_3321_reg[0] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_1_va_7_fu_1525_p3[0]),
        .Q(src_kernel_win_1_va_7_reg_3321[0]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_7_reg_3321_reg[1] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_1_va_7_fu_1525_p3[1]),
        .Q(src_kernel_win_1_va_7_reg_3321[1]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_7_reg_3321_reg[2] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_1_va_7_fu_1525_p3[2]),
        .Q(src_kernel_win_1_va_7_reg_3321[2]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_7_reg_3321_reg[3] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_1_va_7_fu_1525_p3[3]),
        .Q(src_kernel_win_1_va_7_reg_3321[3]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_7_reg_3321_reg[4] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_1_va_7_fu_1525_p3[4]),
        .Q(src_kernel_win_1_va_7_reg_3321[4]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_7_reg_3321_reg[5] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_1_va_7_fu_1525_p3[5]),
        .Q(src_kernel_win_1_va_7_reg_3321[5]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_7_reg_3321_reg[6] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_1_va_7_fu_1525_p3[6]),
        .Q(src_kernel_win_1_va_7_reg_3321[6]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_7_reg_3321_reg[7] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_1_va_7_fu_1525_p3[7]),
        .Q(src_kernel_win_1_va_7_reg_3321[7]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_8_reg_3327_reg[0] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_1_va_8_fu_1543_p3[0]),
        .Q(src_kernel_win_1_va_8_reg_3327[0]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_8_reg_3327_reg[1] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_1_va_8_fu_1543_p3[1]),
        .Q(src_kernel_win_1_va_8_reg_3327[1]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_8_reg_3327_reg[2] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_1_va_8_fu_1543_p3[2]),
        .Q(src_kernel_win_1_va_8_reg_3327[2]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_8_reg_3327_reg[3] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_1_va_8_fu_1543_p3[3]),
        .Q(src_kernel_win_1_va_8_reg_3327[3]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_8_reg_3327_reg[4] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_1_va_8_fu_1543_p3[4]),
        .Q(src_kernel_win_1_va_8_reg_3327[4]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_8_reg_3327_reg[5] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_1_va_8_fu_1543_p3[5]),
        .Q(src_kernel_win_1_va_8_reg_3327[5]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_8_reg_3327_reg[6] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_1_va_8_fu_1543_p3[6]),
        .Q(src_kernel_win_1_va_8_reg_3327[6]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_8_reg_3327_reg[7] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_1_va_8_fu_1543_p3[7]),
        .Q(src_kernel_win_1_va_8_reg_3327[7]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_9_reg_3397_reg[0] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(src_kernel_win_1_va_fu_276[0]),
        .Q(src_kernel_win_1_va_9_reg_3397[0]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_9_reg_3397_reg[1] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(src_kernel_win_1_va_fu_276[1]),
        .Q(src_kernel_win_1_va_9_reg_3397[1]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_9_reg_3397_reg[2] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(src_kernel_win_1_va_fu_276[2]),
        .Q(src_kernel_win_1_va_9_reg_3397[2]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_9_reg_3397_reg[3] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(src_kernel_win_1_va_fu_276[3]),
        .Q(src_kernel_win_1_va_9_reg_3397[3]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_9_reg_3397_reg[4] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(src_kernel_win_1_va_fu_276[4]),
        .Q(src_kernel_win_1_va_9_reg_3397[4]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_9_reg_3397_reg[5] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(src_kernel_win_1_va_fu_276[5]),
        .Q(src_kernel_win_1_va_9_reg_3397[5]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_9_reg_3397_reg[6] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(src_kernel_win_1_va_fu_276[6]),
        .Q(src_kernel_win_1_va_9_reg_3397[6]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_9_reg_3397_reg[7] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(src_kernel_win_1_va_fu_276[7]),
        .Q(src_kernel_win_1_va_9_reg_3397[7]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_fu_276_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_1_va_6_reg_3315[0]),
        .Q(src_kernel_win_1_va_fu_276[0]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_fu_276_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_1_va_6_reg_3315[1]),
        .Q(src_kernel_win_1_va_fu_276[1]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_fu_276_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_1_va_6_reg_3315[2]),
        .Q(src_kernel_win_1_va_fu_276[2]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_fu_276_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_1_va_6_reg_3315[3]),
        .Q(src_kernel_win_1_va_fu_276[3]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_fu_276_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_1_va_6_reg_3315[4]),
        .Q(src_kernel_win_1_va_fu_276[4]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_fu_276_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_1_va_6_reg_3315[5]),
        .Q(src_kernel_win_1_va_fu_276[5]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_fu_276_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_1_va_6_reg_3315[6]),
        .Q(src_kernel_win_1_va_fu_276[6]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_fu_276_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_1_va_6_reg_3315[7]),
        .Q(src_kernel_win_1_va_fu_276[7]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_10_reg_3344_reg[0] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_2_va_10_fu_1679_p3[0]),
        .Q(src_kernel_win_2_va_10_reg_3344[0]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_10_reg_3344_reg[1] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_2_va_10_fu_1679_p3[1]),
        .Q(src_kernel_win_2_va_10_reg_3344[1]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_10_reg_3344_reg[2] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_2_va_10_fu_1679_p3[2]),
        .Q(src_kernel_win_2_va_10_reg_3344[2]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_10_reg_3344_reg[3] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_2_va_10_fu_1679_p3[3]),
        .Q(src_kernel_win_2_va_10_reg_3344[3]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_10_reg_3344_reg[4] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_2_va_10_fu_1679_p3[4]),
        .Q(src_kernel_win_2_va_10_reg_3344[4]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_10_reg_3344_reg[5] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_2_va_10_fu_1679_p3[5]),
        .Q(src_kernel_win_2_va_10_reg_3344[5]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_10_reg_3344_reg[6] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_2_va_10_fu_1679_p3[6]),
        .Q(src_kernel_win_2_va_10_reg_3344[6]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_10_reg_3344_reg[7] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_2_va_10_fu_1679_p3[7]),
        .Q(src_kernel_win_2_va_10_reg_3344[7]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_11_reg_3350_reg[0] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_2_va_11_fu_1697_p3[0]),
        .Q(src_kernel_win_2_va_11_reg_3350[0]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_11_reg_3350_reg[1] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_2_va_11_fu_1697_p3[1]),
        .Q(src_kernel_win_2_va_11_reg_3350[1]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_11_reg_3350_reg[2] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_2_va_11_fu_1697_p3[2]),
        .Q(src_kernel_win_2_va_11_reg_3350[2]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_11_reg_3350_reg[3] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_2_va_11_fu_1697_p3[3]),
        .Q(src_kernel_win_2_va_11_reg_3350[3]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_11_reg_3350_reg[4] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_2_va_11_fu_1697_p3[4]),
        .Q(src_kernel_win_2_va_11_reg_3350[4]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_11_reg_3350_reg[5] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_2_va_11_fu_1697_p3[5]),
        .Q(src_kernel_win_2_va_11_reg_3350[5]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_11_reg_3350_reg[6] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_2_va_11_fu_1697_p3[6]),
        .Q(src_kernel_win_2_va_11_reg_3350[6]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_11_reg_3350_reg[7] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_2_va_11_fu_1697_p3[7]),
        .Q(src_kernel_win_2_va_11_reg_3350[7]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_12_reg_3418_reg[0] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(src_kernel_win_2_va_fu_300[0]),
        .Q(src_kernel_win_2_va_12_reg_3418[0]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_12_reg_3418_reg[1] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(src_kernel_win_2_va_fu_300[1]),
        .Q(src_kernel_win_2_va_12_reg_3418[1]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_12_reg_3418_reg[2] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(src_kernel_win_2_va_fu_300[2]),
        .Q(src_kernel_win_2_va_12_reg_3418[2]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_12_reg_3418_reg[3] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(src_kernel_win_2_va_fu_300[3]),
        .Q(src_kernel_win_2_va_12_reg_3418[3]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_12_reg_3418_reg[4] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(src_kernel_win_2_va_fu_300[4]),
        .Q(src_kernel_win_2_va_12_reg_3418[4]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_12_reg_3418_reg[5] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(src_kernel_win_2_va_fu_300[5]),
        .Q(src_kernel_win_2_va_12_reg_3418[5]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_12_reg_3418_reg[6] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(src_kernel_win_2_va_fu_300[6]),
        .Q(src_kernel_win_2_va_12_reg_3418[6]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_12_reg_3418_reg[7] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(src_kernel_win_2_va_fu_300[7]),
        .Q(src_kernel_win_2_va_12_reg_3418[7]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_2_fu_308_reg[0] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_260[7]_i_1_n_0 ),
        .D(src_kernel_win_2_va_10_fu_1679_p3[0]),
        .Q(src_kernel_win_2_va_2_fu_308[0]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_2_fu_308_reg[1] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_260[7]_i_1_n_0 ),
        .D(src_kernel_win_2_va_10_fu_1679_p3[1]),
        .Q(src_kernel_win_2_va_2_fu_308[1]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_2_fu_308_reg[2] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_260[7]_i_1_n_0 ),
        .D(src_kernel_win_2_va_10_fu_1679_p3[2]),
        .Q(src_kernel_win_2_va_2_fu_308[2]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_2_fu_308_reg[3] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_260[7]_i_1_n_0 ),
        .D(src_kernel_win_2_va_10_fu_1679_p3[3]),
        .Q(src_kernel_win_2_va_2_fu_308[3]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_2_fu_308_reg[4] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_260[7]_i_1_n_0 ),
        .D(src_kernel_win_2_va_10_fu_1679_p3[4]),
        .Q(src_kernel_win_2_va_2_fu_308[4]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_2_fu_308_reg[5] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_260[7]_i_1_n_0 ),
        .D(src_kernel_win_2_va_10_fu_1679_p3[5]),
        .Q(src_kernel_win_2_va_2_fu_308[5]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_2_fu_308_reg[6] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_260[7]_i_1_n_0 ),
        .D(src_kernel_win_2_va_10_fu_1679_p3[6]),
        .Q(src_kernel_win_2_va_2_fu_308[6]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_2_fu_308_reg[7] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_260[7]_i_1_n_0 ),
        .D(src_kernel_win_2_va_10_fu_1679_p3[7]),
        .Q(src_kernel_win_2_va_2_fu_308[7]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_3_fu_312_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_2_va_7_reg_3371[0]),
        .Q(src_kernel_win_2_va_3_fu_312[0]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_3_fu_312_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_2_va_7_reg_3371[1]),
        .Q(src_kernel_win_2_va_3_fu_312[1]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_3_fu_312_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_2_va_7_reg_3371[2]),
        .Q(src_kernel_win_2_va_3_fu_312[2]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_3_fu_312_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_2_va_7_reg_3371[3]),
        .Q(src_kernel_win_2_va_3_fu_312[3]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_3_fu_312_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_2_va_7_reg_3371[4]),
        .Q(src_kernel_win_2_va_3_fu_312[4]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_3_fu_312_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_2_va_7_reg_3371[5]),
        .Q(src_kernel_win_2_va_3_fu_312[5]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_3_fu_312_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_2_va_7_reg_3371[6]),
        .Q(src_kernel_win_2_va_3_fu_312[6]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_3_fu_312_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_2_va_7_reg_3371[7]),
        .Q(src_kernel_win_2_va_3_fu_312[7]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_4_fu_316_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_2_va_11_reg_3350[0]),
        .Q(src_kernel_win_2_va_4_fu_316[0]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_4_fu_316_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_2_va_11_reg_3350[1]),
        .Q(src_kernel_win_2_va_4_fu_316[1]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_4_fu_316_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_2_va_11_reg_3350[2]),
        .Q(src_kernel_win_2_va_4_fu_316[2]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_4_fu_316_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_2_va_11_reg_3350[3]),
        .Q(src_kernel_win_2_va_4_fu_316[3]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_4_fu_316_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_2_va_11_reg_3350[4]),
        .Q(src_kernel_win_2_va_4_fu_316[4]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_4_fu_316_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_2_va_11_reg_3350[5]),
        .Q(src_kernel_win_2_va_4_fu_316[5]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_4_fu_316_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_2_va_11_reg_3350[6]),
        .Q(src_kernel_win_2_va_4_fu_316[6]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_4_fu_316_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_2_va_11_reg_3350[7]),
        .Q(src_kernel_win_2_va_4_fu_316[7]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_7_reg_3371_reg[0] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_2_va_2_fu_308[0]),
        .Q(src_kernel_win_2_va_7_reg_3371[0]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_7_reg_3371_reg[1] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_2_va_2_fu_308[1]),
        .Q(src_kernel_win_2_va_7_reg_3371[1]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_7_reg_3371_reg[2] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_2_va_2_fu_308[2]),
        .Q(src_kernel_win_2_va_7_reg_3371[2]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_7_reg_3371_reg[3] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_2_va_2_fu_308[3]),
        .Q(src_kernel_win_2_va_7_reg_3371[3]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_7_reg_3371_reg[4] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_2_va_2_fu_308[4]),
        .Q(src_kernel_win_2_va_7_reg_3371[4]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_7_reg_3371_reg[5] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_2_va_2_fu_308[5]),
        .Q(src_kernel_win_2_va_7_reg_3371[5]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_7_reg_3371_reg[6] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_2_va_2_fu_308[6]),
        .Q(src_kernel_win_2_va_7_reg_3371[6]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_7_reg_3371_reg[7] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_2_va_2_fu_308[7]),
        .Q(src_kernel_win_2_va_7_reg_3371[7]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_9_reg_3338_reg[0] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_2_va_9_fu_1661_p3[0]),
        .Q(src_kernel_win_2_va_9_reg_3338[0]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_9_reg_3338_reg[1] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_2_va_9_fu_1661_p3[1]),
        .Q(src_kernel_win_2_va_9_reg_3338[1]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_9_reg_3338_reg[2] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_2_va_9_fu_1661_p3[2]),
        .Q(src_kernel_win_2_va_9_reg_3338[2]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_9_reg_3338_reg[3] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_2_va_9_fu_1661_p3[3]),
        .Q(src_kernel_win_2_va_9_reg_3338[3]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_9_reg_3338_reg[4] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_2_va_9_fu_1661_p3[4]),
        .Q(src_kernel_win_2_va_9_reg_3338[4]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_9_reg_3338_reg[5] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_2_va_9_fu_1661_p3[5]),
        .Q(src_kernel_win_2_va_9_reg_3338[5]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_9_reg_3338_reg[6] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_2_va_9_fu_1661_p3[6]),
        .Q(src_kernel_win_2_va_9_reg_3338[6]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_9_reg_3338_reg[7] 
       (.C(ap_clk),
        .CE(threshold2_mac_muocq_U74_n_25),
        .D(src_kernel_win_2_va_9_fu_1661_p3[7]),
        .Q(src_kernel_win_2_va_9_reg_3338[7]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_fu_300_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_2_va_9_reg_3338[0]),
        .Q(src_kernel_win_2_va_fu_300[0]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_fu_300_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_2_va_9_reg_3338[1]),
        .Q(src_kernel_win_2_va_fu_300[1]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_fu_300_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_2_va_9_reg_3338[2]),
        .Q(src_kernel_win_2_va_fu_300[2]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_fu_300_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_2_va_9_reg_3338[3]),
        .Q(src_kernel_win_2_va_fu_300[3]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_fu_300_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_2_va_9_reg_3338[4]),
        .Q(src_kernel_win_2_va_fu_300[4]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_fu_300_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_2_va_9_reg_3338[5]),
        .Q(src_kernel_win_2_va_fu_300[5]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_fu_300_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_2_va_9_reg_3338[6]),
        .Q(src_kernel_win_2_va_fu_300[6]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_fu_300_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2560),
        .D(src_kernel_win_2_va_9_reg_3338[7]),
        .Q(src_kernel_win_2_va_fu_300[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FBFF00000000)) 
    \t_V_4_reg_628[0]_i_1 
       (.I0(exitcond389_i_fu_1056_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(k_buf_2_val_5_U_n_3),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(exitcond390_i_fu_725_p2),
        .I5(ap_CS_fsm_state3),
        .O(t_V_4_reg_628));
  LUT4 #(
    .INIT(16'h0400)) 
    \t_V_4_reg_628[0]_i_2 
       (.I0(exitcond389_i_fu_1056_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(k_buf_2_val_5_U_n_3),
        .I3(ap_enable_reg_pp0_iter0),
        .O(t_V_4_reg_6280));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_4_reg_628[0]_i_3 
       (.I0(t_V_4_reg_628_reg),
        .O(ImagLoc_x_cast68_cas_fu_1089_p1__0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_4_reg_628[1]_i_2 
       (.I0(t_V_4_reg_628_reg),
        .O(\t_V_4_reg_628[1]_i_2_n_0 ));
  FDRE \t_V_4_reg_628_reg[0] 
       (.C(ap_clk),
        .CE(t_V_4_reg_6280),
        .D(ImagLoc_x_cast68_cas_fu_1089_p1__0[0]),
        .Q(t_V_4_reg_628_reg),
        .R(t_V_4_reg_628));
  FDRE \t_V_4_reg_628_reg[10] 
       (.C(ap_clk),
        .CE(t_V_4_reg_6280),
        .D(\t_V_4_reg_628_reg[8]_i_1_n_5 ),
        .Q(t_V_4_reg_628_reg__0[10]),
        .R(t_V_4_reg_628));
  FDRE \t_V_4_reg_628_reg[11] 
       (.C(ap_clk),
        .CE(t_V_4_reg_6280),
        .D(\t_V_4_reg_628_reg[8]_i_1_n_4 ),
        .Q(t_V_4_reg_628_reg__0[11]),
        .R(t_V_4_reg_628));
  FDRE \t_V_4_reg_628_reg[12] 
       (.C(ap_clk),
        .CE(t_V_4_reg_6280),
        .D(\t_V_4_reg_628_reg[12]_i_1_n_7 ),
        .Q(t_V_4_reg_628_reg__0[12]),
        .R(t_V_4_reg_628));
  CARRY4 \t_V_4_reg_628_reg[12]_i_1 
       (.CI(\t_V_4_reg_628_reg[8]_i_1_n_0 ),
        .CO({\t_V_4_reg_628_reg[12]_i_1_n_0 ,\t_V_4_reg_628_reg[12]_i_1_n_1 ,\t_V_4_reg_628_reg[12]_i_1_n_2 ,\t_V_4_reg_628_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_4_reg_628_reg[12]_i_1_n_4 ,\t_V_4_reg_628_reg[12]_i_1_n_5 ,\t_V_4_reg_628_reg[12]_i_1_n_6 ,\t_V_4_reg_628_reg[12]_i_1_n_7 }),
        .S(t_V_4_reg_628_reg__0[15:12]));
  FDRE \t_V_4_reg_628_reg[13] 
       (.C(ap_clk),
        .CE(t_V_4_reg_6280),
        .D(\t_V_4_reg_628_reg[12]_i_1_n_6 ),
        .Q(t_V_4_reg_628_reg__0[13]),
        .R(t_V_4_reg_628));
  FDRE \t_V_4_reg_628_reg[14] 
       (.C(ap_clk),
        .CE(t_V_4_reg_6280),
        .D(\t_V_4_reg_628_reg[12]_i_1_n_5 ),
        .Q(t_V_4_reg_628_reg__0[14]),
        .R(t_V_4_reg_628));
  FDRE \t_V_4_reg_628_reg[15] 
       (.C(ap_clk),
        .CE(t_V_4_reg_6280),
        .D(\t_V_4_reg_628_reg[12]_i_1_n_4 ),
        .Q(t_V_4_reg_628_reg__0[15]),
        .R(t_V_4_reg_628));
  FDRE \t_V_4_reg_628_reg[16] 
       (.C(ap_clk),
        .CE(t_V_4_reg_6280),
        .D(\t_V_4_reg_628_reg[16]_i_1_n_7 ),
        .Q(t_V_4_reg_628_reg__0[16]),
        .R(t_V_4_reg_628));
  CARRY4 \t_V_4_reg_628_reg[16]_i_1 
       (.CI(\t_V_4_reg_628_reg[12]_i_1_n_0 ),
        .CO(\NLW_t_V_4_reg_628_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_t_V_4_reg_628_reg[16]_i_1_O_UNCONNECTED [3:1],\t_V_4_reg_628_reg[16]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,t_V_4_reg_628_reg__0[16]}));
  FDRE \t_V_4_reg_628_reg[1] 
       (.C(ap_clk),
        .CE(t_V_4_reg_6280),
        .D(\t_V_4_reg_628_reg[1]_i_1_n_6 ),
        .Q(t_V_4_reg_628_reg__0[1]),
        .R(t_V_4_reg_628));
  CARRY4 \t_V_4_reg_628_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\t_V_4_reg_628_reg[1]_i_1_n_0 ,\t_V_4_reg_628_reg[1]_i_1_n_1 ,\t_V_4_reg_628_reg[1]_i_1_n_2 ,\t_V_4_reg_628_reg[1]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_V_4_reg_628_reg[1]_i_1_n_4 ,\t_V_4_reg_628_reg[1]_i_1_n_5 ,\t_V_4_reg_628_reg[1]_i_1_n_6 ,p_assign_1_fu_1126_p2[0]}),
        .S({t_V_4_reg_628_reg__0[3:1],\t_V_4_reg_628[1]_i_2_n_0 }));
  FDRE \t_V_4_reg_628_reg[2] 
       (.C(ap_clk),
        .CE(t_V_4_reg_6280),
        .D(\t_V_4_reg_628_reg[1]_i_1_n_5 ),
        .Q(t_V_4_reg_628_reg__0[2]),
        .R(t_V_4_reg_628));
  FDRE \t_V_4_reg_628_reg[3] 
       (.C(ap_clk),
        .CE(t_V_4_reg_6280),
        .D(\t_V_4_reg_628_reg[1]_i_1_n_4 ),
        .Q(t_V_4_reg_628_reg__0[3]),
        .R(t_V_4_reg_628));
  FDRE \t_V_4_reg_628_reg[4] 
       (.C(ap_clk),
        .CE(t_V_4_reg_6280),
        .D(\t_V_4_reg_628_reg[4]_i_1_n_7 ),
        .Q(t_V_4_reg_628_reg__0[4]),
        .R(t_V_4_reg_628));
  CARRY4 \t_V_4_reg_628_reg[4]_i_1 
       (.CI(\t_V_4_reg_628_reg[1]_i_1_n_0 ),
        .CO({\t_V_4_reg_628_reg[4]_i_1_n_0 ,\t_V_4_reg_628_reg[4]_i_1_n_1 ,\t_V_4_reg_628_reg[4]_i_1_n_2 ,\t_V_4_reg_628_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_4_reg_628_reg[4]_i_1_n_4 ,\t_V_4_reg_628_reg[4]_i_1_n_5 ,\t_V_4_reg_628_reg[4]_i_1_n_6 ,\t_V_4_reg_628_reg[4]_i_1_n_7 }),
        .S(t_V_4_reg_628_reg__0[7:4]));
  FDRE \t_V_4_reg_628_reg[5] 
       (.C(ap_clk),
        .CE(t_V_4_reg_6280),
        .D(\t_V_4_reg_628_reg[4]_i_1_n_6 ),
        .Q(t_V_4_reg_628_reg__0[5]),
        .R(t_V_4_reg_628));
  FDRE \t_V_4_reg_628_reg[6] 
       (.C(ap_clk),
        .CE(t_V_4_reg_6280),
        .D(\t_V_4_reg_628_reg[4]_i_1_n_5 ),
        .Q(t_V_4_reg_628_reg__0[6]),
        .R(t_V_4_reg_628));
  FDRE \t_V_4_reg_628_reg[7] 
       (.C(ap_clk),
        .CE(t_V_4_reg_6280),
        .D(\t_V_4_reg_628_reg[4]_i_1_n_4 ),
        .Q(t_V_4_reg_628_reg__0[7]),
        .R(t_V_4_reg_628));
  FDRE \t_V_4_reg_628_reg[8] 
       (.C(ap_clk),
        .CE(t_V_4_reg_6280),
        .D(\t_V_4_reg_628_reg[8]_i_1_n_7 ),
        .Q(t_V_4_reg_628_reg__0[8]),
        .R(t_V_4_reg_628));
  CARRY4 \t_V_4_reg_628_reg[8]_i_1 
       (.CI(\t_V_4_reg_628_reg[4]_i_1_n_0 ),
        .CO({\t_V_4_reg_628_reg[8]_i_1_n_0 ,\t_V_4_reg_628_reg[8]_i_1_n_1 ,\t_V_4_reg_628_reg[8]_i_1_n_2 ,\t_V_4_reg_628_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_4_reg_628_reg[8]_i_1_n_4 ,\t_V_4_reg_628_reg[8]_i_1_n_5 ,\t_V_4_reg_628_reg[8]_i_1_n_6 ,\t_V_4_reg_628_reg[8]_i_1_n_7 }),
        .S(t_V_4_reg_628_reg__0[11:8]));
  FDRE \t_V_4_reg_628_reg[9] 
       (.C(ap_clk),
        .CE(t_V_4_reg_6280),
        .D(\t_V_4_reg_628_reg[8]_i_1_n_6 ),
        .Q(t_V_4_reg_628_reg__0[9]),
        .R(t_V_4_reg_628));
  LUT4 #(
    .INIT(16'h0020)) 
    \t_V_reg_617[16]_i_1 
       (.I0(tmp_s_reg_606[1]),
        .I1(tmp_s_reg_606[0]),
        .I2(ap_CS_fsm_state2),
        .I3(ap_CS_fsm_state10),
        .O(t_V_reg_617));
  FDRE \t_V_reg_617_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_3124[0]),
        .Q(\t_V_reg_617_reg_n_0_[0] ),
        .R(t_V_reg_617));
  FDRE \t_V_reg_617_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_3124[10]),
        .Q(\t_V_reg_617_reg_n_0_[10] ),
        .R(t_V_reg_617));
  FDRE \t_V_reg_617_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_3124[11]),
        .Q(\t_V_reg_617_reg_n_0_[11] ),
        .R(t_V_reg_617));
  FDRE \t_V_reg_617_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_3124[12]),
        .Q(\t_V_reg_617_reg_n_0_[12] ),
        .R(t_V_reg_617));
  FDRE \t_V_reg_617_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_3124[13]),
        .Q(\t_V_reg_617_reg_n_0_[13] ),
        .R(t_V_reg_617));
  FDRE \t_V_reg_617_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_3124[14]),
        .Q(\t_V_reg_617_reg_n_0_[14] ),
        .R(t_V_reg_617));
  FDRE \t_V_reg_617_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_3124[15]),
        .Q(\t_V_reg_617_reg_n_0_[15] ),
        .R(t_V_reg_617));
  FDRE \t_V_reg_617_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_3124[16]),
        .Q(\t_V_reg_617_reg_n_0_[16] ),
        .R(t_V_reg_617));
  FDRE \t_V_reg_617_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_3124[1]),
        .Q(\t_V_reg_617_reg_n_0_[1] ),
        .R(t_V_reg_617));
  FDRE \t_V_reg_617_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_3124[2]),
        .Q(\t_V_reg_617_reg_n_0_[2] ),
        .R(t_V_reg_617));
  FDRE \t_V_reg_617_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_3124[3]),
        .Q(\t_V_reg_617_reg_n_0_[3] ),
        .R(t_V_reg_617));
  FDRE \t_V_reg_617_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_3124[4]),
        .Q(\t_V_reg_617_reg_n_0_[4] ),
        .R(t_V_reg_617));
  FDRE \t_V_reg_617_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_3124[5]),
        .Q(\t_V_reg_617_reg_n_0_[5] ),
        .R(t_V_reg_617));
  FDRE \t_V_reg_617_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_3124[6]),
        .Q(\t_V_reg_617_reg_n_0_[6] ),
        .R(t_V_reg_617));
  FDRE \t_V_reg_617_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_3124[7]),
        .Q(\t_V_reg_617_reg_n_0_[7] ),
        .R(t_V_reg_617));
  FDRE \t_V_reg_617_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_3124[8]),
        .Q(\t_V_reg_617_reg_n_0_[8] ),
        .R(t_V_reg_617));
  FDRE \t_V_reg_617_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_3124[9]),
        .Q(\t_V_reg_617_reg_n_0_[9] ),
        .R(t_V_reg_617));
  m3_for_arty_a7_threshold2_0_1_threshold2_mac_muncg threshold2_mac_muncg_U69
       (.CO(\tmp37_reg_3392_reg[24]_i_2_n_2 ),
        .D({tmp37_fu_1868_p2[24],tmp37_fu_1868_p2[22:2],threshold2_mac_muncg_U69_n_22,threshold2_mac_muncg_U69_n_23}),
        .PCOUT({r_V_6_0_1_1_reg_3310_reg_n_106,r_V_6_0_1_1_reg_3310_reg_n_107,r_V_6_0_1_1_reg_3310_reg_n_108,r_V_6_0_1_1_reg_3310_reg_n_109,r_V_6_0_1_1_reg_3310_reg_n_110,r_V_6_0_1_1_reg_3310_reg_n_111,r_V_6_0_1_1_reg_3310_reg_n_112,r_V_6_0_1_1_reg_3310_reg_n_113,r_V_6_0_1_1_reg_3310_reg_n_114,r_V_6_0_1_1_reg_3310_reg_n_115,r_V_6_0_1_1_reg_3310_reg_n_116,r_V_6_0_1_1_reg_3310_reg_n_117,r_V_6_0_1_1_reg_3310_reg_n_118,r_V_6_0_1_1_reg_3310_reg_n_119,r_V_6_0_1_1_reg_3310_reg_n_120,r_V_6_0_1_1_reg_3310_reg_n_121,r_V_6_0_1_1_reg_3310_reg_n_122,r_V_6_0_1_1_reg_3310_reg_n_123,r_V_6_0_1_1_reg_3310_reg_n_124,r_V_6_0_1_1_reg_3310_reg_n_125,r_V_6_0_1_1_reg_3310_reg_n_126,r_V_6_0_1_1_reg_3310_reg_n_127,r_V_6_0_1_1_reg_3310_reg_n_128,r_V_6_0_1_1_reg_3310_reg_n_129,r_V_6_0_1_1_reg_3310_reg_n_130,r_V_6_0_1_1_reg_3310_reg_n_131,r_V_6_0_1_1_reg_3310_reg_n_132,r_V_6_0_1_1_reg_3310_reg_n_133,r_V_6_0_1_1_reg_3310_reg_n_134,r_V_6_0_1_1_reg_3310_reg_n_135,r_V_6_0_1_1_reg_3310_reg_n_136,r_V_6_0_1_1_reg_3310_reg_n_137,r_V_6_0_1_1_reg_3310_reg_n_138,r_V_6_0_1_1_reg_3310_reg_n_139,r_V_6_0_1_1_reg_3310_reg_n_140,r_V_6_0_1_1_reg_3310_reg_n_141,r_V_6_0_1_1_reg_3310_reg_n_142,r_V_6_0_1_1_reg_3310_reg_n_143,r_V_6_0_1_1_reg_3310_reg_n_144,r_V_6_0_1_1_reg_3310_reg_n_145,r_V_6_0_1_1_reg_3310_reg_n_146,r_V_6_0_1_1_reg_3310_reg_n_147,r_V_6_0_1_1_reg_3310_reg_n_148,r_V_6_0_1_1_reg_3310_reg_n_149,r_V_6_0_1_1_reg_3310_reg_n_150,r_V_6_0_1_1_reg_3310_reg_n_151,r_V_6_0_1_1_reg_3310_reg_n_152,r_V_6_0_1_1_reg_3310_reg_n_153}),
        .Q(src_kernel_win_0_va_6_reg_3292),
        .ap_clk(ap_clk),
        .r_V_6_0_1_2_fu_1847_p2({r_V_6_0_1_2_fu_1847_p2[18:11],r_V_6_0_1_2_fu_1847_p2[9:2]}),
        .src_kernel_win_0_va_1_fu_2560(src_kernel_win_0_va_1_fu_2560),
        .\src_kernel_win_0_va_7_reg_3298_reg[7] (\tmp37_reg_3392_reg[13]_i_7_n_2 ));
  m3_for_arty_a7_threshold2_0_1_threshold2_mac_muncg_82 threshold2_mac_muncg_U71
       (.CO(\tmp60_reg_3413_reg[24]_i_2_n_2 ),
        .D({tmp60_fu_2007_p2[24],tmp60_fu_2007_p2[22:2],threshold2_mac_muncg_U71_n_22,threshold2_mac_muncg_U71_n_23}),
        .PCOUT({r_V_6_1_1_1_reg_3333_reg_n_106,r_V_6_1_1_1_reg_3333_reg_n_107,r_V_6_1_1_1_reg_3333_reg_n_108,r_V_6_1_1_1_reg_3333_reg_n_109,r_V_6_1_1_1_reg_3333_reg_n_110,r_V_6_1_1_1_reg_3333_reg_n_111,r_V_6_1_1_1_reg_3333_reg_n_112,r_V_6_1_1_1_reg_3333_reg_n_113,r_V_6_1_1_1_reg_3333_reg_n_114,r_V_6_1_1_1_reg_3333_reg_n_115,r_V_6_1_1_1_reg_3333_reg_n_116,r_V_6_1_1_1_reg_3333_reg_n_117,r_V_6_1_1_1_reg_3333_reg_n_118,r_V_6_1_1_1_reg_3333_reg_n_119,r_V_6_1_1_1_reg_3333_reg_n_120,r_V_6_1_1_1_reg_3333_reg_n_121,r_V_6_1_1_1_reg_3333_reg_n_122,r_V_6_1_1_1_reg_3333_reg_n_123,r_V_6_1_1_1_reg_3333_reg_n_124,r_V_6_1_1_1_reg_3333_reg_n_125,r_V_6_1_1_1_reg_3333_reg_n_126,r_V_6_1_1_1_reg_3333_reg_n_127,r_V_6_1_1_1_reg_3333_reg_n_128,r_V_6_1_1_1_reg_3333_reg_n_129,r_V_6_1_1_1_reg_3333_reg_n_130,r_V_6_1_1_1_reg_3333_reg_n_131,r_V_6_1_1_1_reg_3333_reg_n_132,r_V_6_1_1_1_reg_3333_reg_n_133,r_V_6_1_1_1_reg_3333_reg_n_134,r_V_6_1_1_1_reg_3333_reg_n_135,r_V_6_1_1_1_reg_3333_reg_n_136,r_V_6_1_1_1_reg_3333_reg_n_137,r_V_6_1_1_1_reg_3333_reg_n_138,r_V_6_1_1_1_reg_3333_reg_n_139,r_V_6_1_1_1_reg_3333_reg_n_140,r_V_6_1_1_1_reg_3333_reg_n_141,r_V_6_1_1_1_reg_3333_reg_n_142,r_V_6_1_1_1_reg_3333_reg_n_143,r_V_6_1_1_1_reg_3333_reg_n_144,r_V_6_1_1_1_reg_3333_reg_n_145,r_V_6_1_1_1_reg_3333_reg_n_146,r_V_6_1_1_1_reg_3333_reg_n_147,r_V_6_1_1_1_reg_3333_reg_n_148,r_V_6_1_1_1_reg_3333_reg_n_149,r_V_6_1_1_1_reg_3333_reg_n_150,r_V_6_1_1_1_reg_3333_reg_n_151,r_V_6_1_1_1_reg_3333_reg_n_152,r_V_6_1_1_1_reg_3333_reg_n_153}),
        .Q(src_kernel_win_1_va_6_reg_3315),
        .ap_clk(ap_clk),
        .r_V_6_1_1_2_fu_1986_p2({r_V_6_1_1_2_fu_1986_p2[18:11],r_V_6_1_1_2_fu_1986_p2[9:2]}),
        .src_kernel_win_0_va_1_fu_2560(src_kernel_win_0_va_1_fu_2560),
        .\src_kernel_win_1_va_7_reg_3321_reg[7] (\tmp60_reg_3413_reg[13]_i_7_n_2 ));
  m3_for_arty_a7_threshold2_0_1_threshold2_mac_muncg_83 threshold2_mac_muncg_U73
       (.CO(\tmp65_reg_3434_reg[24]_i_2_n_2 ),
        .D({tmp65_fu_2146_p2[24],tmp65_fu_2146_p2[22:2],threshold2_mac_muncg_U73_n_22,threshold2_mac_muncg_U73_n_23}),
        .PCOUT({r_V_6_2_1_1_reg_3356_reg_n_106,r_V_6_2_1_1_reg_3356_reg_n_107,r_V_6_2_1_1_reg_3356_reg_n_108,r_V_6_2_1_1_reg_3356_reg_n_109,r_V_6_2_1_1_reg_3356_reg_n_110,r_V_6_2_1_1_reg_3356_reg_n_111,r_V_6_2_1_1_reg_3356_reg_n_112,r_V_6_2_1_1_reg_3356_reg_n_113,r_V_6_2_1_1_reg_3356_reg_n_114,r_V_6_2_1_1_reg_3356_reg_n_115,r_V_6_2_1_1_reg_3356_reg_n_116,r_V_6_2_1_1_reg_3356_reg_n_117,r_V_6_2_1_1_reg_3356_reg_n_118,r_V_6_2_1_1_reg_3356_reg_n_119,r_V_6_2_1_1_reg_3356_reg_n_120,r_V_6_2_1_1_reg_3356_reg_n_121,r_V_6_2_1_1_reg_3356_reg_n_122,r_V_6_2_1_1_reg_3356_reg_n_123,r_V_6_2_1_1_reg_3356_reg_n_124,r_V_6_2_1_1_reg_3356_reg_n_125,r_V_6_2_1_1_reg_3356_reg_n_126,r_V_6_2_1_1_reg_3356_reg_n_127,r_V_6_2_1_1_reg_3356_reg_n_128,r_V_6_2_1_1_reg_3356_reg_n_129,r_V_6_2_1_1_reg_3356_reg_n_130,r_V_6_2_1_1_reg_3356_reg_n_131,r_V_6_2_1_1_reg_3356_reg_n_132,r_V_6_2_1_1_reg_3356_reg_n_133,r_V_6_2_1_1_reg_3356_reg_n_134,r_V_6_2_1_1_reg_3356_reg_n_135,r_V_6_2_1_1_reg_3356_reg_n_136,r_V_6_2_1_1_reg_3356_reg_n_137,r_V_6_2_1_1_reg_3356_reg_n_138,r_V_6_2_1_1_reg_3356_reg_n_139,r_V_6_2_1_1_reg_3356_reg_n_140,r_V_6_2_1_1_reg_3356_reg_n_141,r_V_6_2_1_1_reg_3356_reg_n_142,r_V_6_2_1_1_reg_3356_reg_n_143,r_V_6_2_1_1_reg_3356_reg_n_144,r_V_6_2_1_1_reg_3356_reg_n_145,r_V_6_2_1_1_reg_3356_reg_n_146,r_V_6_2_1_1_reg_3356_reg_n_147,r_V_6_2_1_1_reg_3356_reg_n_148,r_V_6_2_1_1_reg_3356_reg_n_149,r_V_6_2_1_1_reg_3356_reg_n_150,r_V_6_2_1_1_reg_3356_reg_n_151,r_V_6_2_1_1_reg_3356_reg_n_152,r_V_6_2_1_1_reg_3356_reg_n_153}),
        .Q(src_kernel_win_2_va_9_reg_3338),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .exitcond389_i_reg_3185_pp0_iter2_reg(exitcond389_i_reg_3185_pp0_iter2_reg),
        .internal_empty_n_reg(k_buf_2_val_5_U_n_3),
        .r_V_6_2_1_2_fu_2125_p2({r_V_6_2_1_2_fu_2125_p2[18:11],r_V_6_2_1_2_fu_2125_p2[9:2]}),
        .src_kernel_win_0_va_1_fu_2560(src_kernel_win_0_va_1_fu_2560),
        .\src_kernel_win_2_va_10_reg_3344_reg[7] (\tmp65_reg_3434_reg[13]_i_7_n_2 ));
  m3_for_arty_a7_threshold2_0_1_threshold2_mac_muocq threshold2_mac_muocq_U74
       (.D(src_kernel_win_0_va_6_fu_1335_p3),
        .E(threshold2_mac_muocq_U74_n_25),
        .ap_block_pp0_stage0_subdone2_in(ap_block_pp0_stage0_subdone2_in),
        .ap_clk(ap_clk),
        .\exitcond389_i_reg_3185_pp0_iter1_reg_reg[0] (\exitcond389_i_reg_3185_pp0_iter1_reg_reg_n_0_[0] ),
        .internal_empty_n_reg(k_buf_2_val_5_U_n_3),
        .p_1_in({threshold2_mac_muocq_U74_n_0,threshold2_mac_muocq_U74_n_1,threshold2_mac_muocq_U74_n_2,threshold2_mac_muocq_U74_n_3,threshold2_mac_muocq_U74_n_4,threshold2_mac_muocq_U74_n_5,threshold2_mac_muocq_U74_n_6,threshold2_mac_muocq_U74_n_7,threshold2_mac_muocq_U74_n_8,threshold2_mac_muocq_U74_n_9,threshold2_mac_muocq_U74_n_10,threshold2_mac_muocq_U74_n_11,threshold2_mac_muocq_U74_n_12,threshold2_mac_muocq_U74_n_13,threshold2_mac_muocq_U74_n_14,threshold2_mac_muocq_U74_n_15,threshold2_mac_muocq_U74_n_16,threshold2_mac_muocq_U74_n_17,threshold2_mac_muocq_U74_n_18,threshold2_mac_muocq_U74_n_19,threshold2_mac_muocq_U74_n_20,threshold2_mac_muocq_U74_n_21,threshold2_mac_muocq_U74_n_22,threshold2_mac_muocq_U74_n_23,threshold2_mac_muocq_U74_n_24}),
        .r_V_6_0_2_1_fu_2287_p2(r_V_6_0_2_1_fu_2287_p2));
  m3_for_arty_a7_threshold2_0_1_threshold2_mac_muocq_84 threshold2_mac_muocq_U75
       (.D(src_kernel_win_1_va_6_fu_1507_p3),
        .E(threshold2_mac_muocq_U74_n_25),
        .ap_block_pp0_stage0_subdone2_in(ap_block_pp0_stage0_subdone2_in),
        .ap_clk(ap_clk),
        .p_1_in({threshold2_mac_muocq_U75_n_0,threshold2_mac_muocq_U75_n_1,threshold2_mac_muocq_U75_n_2,threshold2_mac_muocq_U75_n_3,threshold2_mac_muocq_U75_n_4,threshold2_mac_muocq_U75_n_5,threshold2_mac_muocq_U75_n_6,threshold2_mac_muocq_U75_n_7,threshold2_mac_muocq_U75_n_8,threshold2_mac_muocq_U75_n_9,threshold2_mac_muocq_U75_n_10,threshold2_mac_muocq_U75_n_11,threshold2_mac_muocq_U75_n_12,threshold2_mac_muocq_U75_n_13,threshold2_mac_muocq_U75_n_14,threshold2_mac_muocq_U75_n_15,threshold2_mac_muocq_U75_n_16,threshold2_mac_muocq_U75_n_17,threshold2_mac_muocq_U75_n_18,threshold2_mac_muocq_U75_n_19,threshold2_mac_muocq_U75_n_20,threshold2_mac_muocq_U75_n_21,threshold2_mac_muocq_U75_n_22,threshold2_mac_muocq_U75_n_23,threshold2_mac_muocq_U75_n_24}),
        .r_V_6_1_2_1_fu_2392_p2(r_V_6_1_2_1_fu_2392_p2));
  m3_for_arty_a7_threshold2_0_1_threshold2_mac_muocq_85 threshold2_mac_muocq_U76
       (.D(src_kernel_win_2_va_9_fu_1661_p3),
        .E(threshold2_mac_muocq_U74_n_25),
        .ap_block_pp0_stage0_subdone2_in(ap_block_pp0_stage0_subdone2_in),
        .ap_clk(ap_clk),
        .internal_empty_n_reg(k_buf_2_val_5_U_n_3),
        .p_1_in({threshold2_mac_muocq_U76_n_0,threshold2_mac_muocq_U76_n_1,threshold2_mac_muocq_U76_n_2,threshold2_mac_muocq_U76_n_3,threshold2_mac_muocq_U76_n_4,threshold2_mac_muocq_U76_n_5,threshold2_mac_muocq_U76_n_6,threshold2_mac_muocq_U76_n_7,threshold2_mac_muocq_U76_n_8,threshold2_mac_muocq_U76_n_9,threshold2_mac_muocq_U76_n_10,threshold2_mac_muocq_U76_n_11,threshold2_mac_muocq_U76_n_12,threshold2_mac_muocq_U76_n_13,threshold2_mac_muocq_U76_n_14,threshold2_mac_muocq_U76_n_15,threshold2_mac_muocq_U76_n_16,threshold2_mac_muocq_U76_n_17,threshold2_mac_muocq_U76_n_18,threshold2_mac_muocq_U76_n_19,threshold2_mac_muocq_U76_n_20,threshold2_mac_muocq_U76_n_21,threshold2_mac_muocq_U76_n_22,threshold2_mac_muocq_U76_n_23,threshold2_mac_muocq_U76_n_24}),
        .r_V_6_2_2_1_fu_2497_p2(r_V_6_2_2_1_fu_2497_p2));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp37_reg_3392[13]_i_10 
       (.I0(src_kernel_win_0_va_7_reg_3298[0]),
        .O(\tmp37_reg_3392[13]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp37_reg_3392[13]_i_11 
       (.I0(src_kernel_win_0_va_7_reg_3298[7]),
        .O(\tmp37_reg_3392[13]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp37_reg_3392[13]_i_8 
       (.I0(src_kernel_win_0_va_7_reg_3298[2]),
        .O(\tmp37_reg_3392[13]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp37_reg_3392[13]_i_9 
       (.I0(src_kernel_win_0_va_7_reg_3298[1]),
        .O(\tmp37_reg_3392[13]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp37_reg_3392[24]_i_4 
       (.I0(src_kernel_win_0_va_7_reg_3298[7]),
        .O(\tmp37_reg_3392[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp37_reg_3392[24]_i_5 
       (.I0(src_kernel_win_0_va_7_reg_3298[6]),
        .O(\tmp37_reg_3392[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp37_reg_3392[24]_i_6 
       (.I0(src_kernel_win_0_va_7_reg_3298[5]),
        .O(\tmp37_reg_3392[24]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp37_reg_3392[24]_i_7 
       (.I0(src_kernel_win_0_va_7_reg_3298[4]),
        .O(\tmp37_reg_3392[24]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp37_reg_3392[24]_i_8 
       (.I0(src_kernel_win_0_va_7_reg_3298[3]),
        .O(\tmp37_reg_3392[24]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp37_reg_3392[2]_i_3 
       (.I0(src_kernel_win_0_va_7_reg_3298[0]),
        .O(\tmp37_reg_3392[2]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp37_reg_3392[2]_i_4 
       (.I0(src_kernel_win_0_va_7_reg_3298[2]),
        .O(\tmp37_reg_3392[2]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp37_reg_3392[2]_i_5 
       (.I0(src_kernel_win_0_va_7_reg_3298[1]),
        .O(\tmp37_reg_3392[2]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp37_reg_3392[9]_i_10 
       (.I0(src_kernel_win_0_va_7_reg_3298[3]),
        .O(\tmp37_reg_3392[9]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp37_reg_3392[9]_i_7 
       (.I0(src_kernel_win_0_va_7_reg_3298[6]),
        .O(\tmp37_reg_3392[9]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp37_reg_3392[9]_i_8 
       (.I0(src_kernel_win_0_va_7_reg_3298[5]),
        .O(\tmp37_reg_3392[9]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp37_reg_3392[9]_i_9 
       (.I0(src_kernel_win_0_va_7_reg_3298[4]),
        .O(\tmp37_reg_3392[9]_i_9_n_0 ));
  FDRE \tmp37_reg_3392_reg[0] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(threshold2_mac_muncg_U69_n_23),
        .Q(tmp37_reg_3392[0]),
        .R(1'b0));
  FDRE \tmp37_reg_3392_reg[10] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp37_fu_1868_p2[10]),
        .Q(tmp37_reg_3392[10]),
        .R(1'b0));
  FDRE \tmp37_reg_3392_reg[11] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp37_fu_1868_p2[11]),
        .Q(tmp37_reg_3392[11]),
        .R(1'b0));
  FDRE \tmp37_reg_3392_reg[12] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp37_fu_1868_p2[12]),
        .Q(tmp37_reg_3392[12]),
        .R(1'b0));
  FDRE \tmp37_reg_3392_reg[13] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp37_fu_1868_p2[13]),
        .Q(tmp37_reg_3392[13]),
        .R(1'b0));
  CARRY4 \tmp37_reg_3392_reg[13]_i_6 
       (.CI(1'b0),
        .CO({\tmp37_reg_3392_reg[13]_i_6_n_0 ,\tmp37_reg_3392_reg[13]_i_6_n_1 ,\tmp37_reg_3392_reg[13]_i_6_n_2 ,\tmp37_reg_3392_reg[13]_i_6_n_3 }),
        .CYINIT(\tmp37_reg_3392_reg[13]_i_7_n_2 ),
        .DI({src_kernel_win_0_va_7_reg_3298[2:0],1'b0}),
        .O(r_V_6_0_1_2_fu_1847_p2[13:10]),
        .S({\tmp37_reg_3392[13]_i_8_n_0 ,\tmp37_reg_3392[13]_i_9_n_0 ,\tmp37_reg_3392[13]_i_10_n_0 ,1'b1}));
  CARRY4 \tmp37_reg_3392_reg[13]_i_7 
       (.CI(\tmp37_reg_3392_reg[9]_i_6_n_0 ),
        .CO({\NLW_tmp37_reg_3392_reg[13]_i_7_CO_UNCONNECTED [3:2],\tmp37_reg_3392_reg[13]_i_7_n_2 ,\NLW_tmp37_reg_3392_reg[13]_i_7_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp37_reg_3392_reg[13]_i_7_O_UNCONNECTED [3:1],r_V_6_0_1_2_fu_1847_p2[9]}),
        .S({1'b0,1'b0,1'b1,\tmp37_reg_3392[13]_i_11_n_0 }));
  FDRE \tmp37_reg_3392_reg[14] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp37_fu_1868_p2[14]),
        .Q(tmp37_reg_3392[14]),
        .R(1'b0));
  FDRE \tmp37_reg_3392_reg[15] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp37_fu_1868_p2[15]),
        .Q(tmp37_reg_3392[15]),
        .R(1'b0));
  FDRE \tmp37_reg_3392_reg[16] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp37_fu_1868_p2[16]),
        .Q(tmp37_reg_3392[16]),
        .R(1'b0));
  FDRE \tmp37_reg_3392_reg[17] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp37_fu_1868_p2[17]),
        .Q(tmp37_reg_3392[17]),
        .R(1'b0));
  FDRE \tmp37_reg_3392_reg[18] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp37_fu_1868_p2[18]),
        .Q(tmp37_reg_3392[18]),
        .R(1'b0));
  FDRE \tmp37_reg_3392_reg[19] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp37_fu_1868_p2[19]),
        .Q(tmp37_reg_3392[19]),
        .R(1'b0));
  FDRE \tmp37_reg_3392_reg[1] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(threshold2_mac_muncg_U69_n_22),
        .Q(tmp37_reg_3392[1]),
        .R(1'b0));
  FDRE \tmp37_reg_3392_reg[20] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp37_fu_1868_p2[20]),
        .Q(tmp37_reg_3392[20]),
        .R(1'b0));
  FDRE \tmp37_reg_3392_reg[21] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp37_fu_1868_p2[21]),
        .Q(tmp37_reg_3392[21]),
        .R(1'b0));
  FDRE \tmp37_reg_3392_reg[22] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp37_fu_1868_p2[22]),
        .Q(tmp37_reg_3392[22]),
        .R(1'b0));
  FDRE \tmp37_reg_3392_reg[24] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp37_fu_1868_p2[24]),
        .Q(tmp37_reg_3392[24]),
        .R(1'b0));
  CARRY4 \tmp37_reg_3392_reg[24]_i_2 
       (.CI(\tmp37_reg_3392_reg[24]_i_3_n_0 ),
        .CO({\NLW_tmp37_reg_3392_reg[24]_i_2_CO_UNCONNECTED [3:2],\tmp37_reg_3392_reg[24]_i_2_n_2 ,\NLW_tmp37_reg_3392_reg[24]_i_2_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,src_kernel_win_0_va_7_reg_3298[7]}),
        .O({\NLW_tmp37_reg_3392_reg[24]_i_2_O_UNCONNECTED [3:1],r_V_6_0_1_2_fu_1847_p2[18]}),
        .S({1'b0,1'b0,1'b1,\tmp37_reg_3392[24]_i_4_n_0 }));
  CARRY4 \tmp37_reg_3392_reg[24]_i_3 
       (.CI(\tmp37_reg_3392_reg[13]_i_6_n_0 ),
        .CO({\tmp37_reg_3392_reg[24]_i_3_n_0 ,\tmp37_reg_3392_reg[24]_i_3_n_1 ,\tmp37_reg_3392_reg[24]_i_3_n_2 ,\tmp37_reg_3392_reg[24]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(src_kernel_win_0_va_7_reg_3298[6:3]),
        .O(r_V_6_0_1_2_fu_1847_p2[17:14]),
        .S({\tmp37_reg_3392[24]_i_5_n_0 ,\tmp37_reg_3392[24]_i_6_n_0 ,\tmp37_reg_3392[24]_i_7_n_0 ,\tmp37_reg_3392[24]_i_8_n_0 }));
  FDRE \tmp37_reg_3392_reg[2] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp37_fu_1868_p2[2]),
        .Q(tmp37_reg_3392[2]),
        .R(1'b0));
  CARRY4 \tmp37_reg_3392_reg[2]_i_2 
       (.CI(1'b0),
        .CO({\tmp37_reg_3392_reg[2]_i_2_n_0 ,\tmp37_reg_3392_reg[2]_i_2_n_1 ,\tmp37_reg_3392_reg[2]_i_2_n_2 ,\tmp37_reg_3392_reg[2]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp37_reg_3392[2]_i_3_n_0 ,1'b0}),
        .O({r_V_6_0_1_2_fu_1847_p2[4:2],\NLW_tmp37_reg_3392_reg[2]_i_2_O_UNCONNECTED [0]}),
        .S({\tmp37_reg_3392[2]_i_4_n_0 ,\tmp37_reg_3392[2]_i_5_n_0 ,src_kernel_win_0_va_7_reg_3298[0],1'b0}));
  FDRE \tmp37_reg_3392_reg[3] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp37_fu_1868_p2[3]),
        .Q(tmp37_reg_3392[3]),
        .R(1'b0));
  FDRE \tmp37_reg_3392_reg[4] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp37_fu_1868_p2[4]),
        .Q(tmp37_reg_3392[4]),
        .R(1'b0));
  FDRE \tmp37_reg_3392_reg[5] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp37_fu_1868_p2[5]),
        .Q(tmp37_reg_3392[5]),
        .R(1'b0));
  FDRE \tmp37_reg_3392_reg[6] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp37_fu_1868_p2[6]),
        .Q(tmp37_reg_3392[6]),
        .R(1'b0));
  FDRE \tmp37_reg_3392_reg[7] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp37_fu_1868_p2[7]),
        .Q(tmp37_reg_3392[7]),
        .R(1'b0));
  FDRE \tmp37_reg_3392_reg[8] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp37_fu_1868_p2[8]),
        .Q(tmp37_reg_3392[8]),
        .R(1'b0));
  FDRE \tmp37_reg_3392_reg[9] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp37_fu_1868_p2[9]),
        .Q(tmp37_reg_3392[9]),
        .R(1'b0));
  CARRY4 \tmp37_reg_3392_reg[9]_i_6 
       (.CI(\tmp37_reg_3392_reg[2]_i_2_n_0 ),
        .CO({\tmp37_reg_3392_reg[9]_i_6_n_0 ,\tmp37_reg_3392_reg[9]_i_6_n_1 ,\tmp37_reg_3392_reg[9]_i_6_n_2 ,\tmp37_reg_3392_reg[9]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(r_V_6_0_1_2_fu_1847_p2[8:5]),
        .S({\tmp37_reg_3392[9]_i_7_n_0 ,\tmp37_reg_3392[9]_i_8_n_0 ,\tmp37_reg_3392[9]_i_9_n_0 ,\tmp37_reg_3392[9]_i_10_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp60_reg_3413[13]_i_10 
       (.I0(src_kernel_win_1_va_7_reg_3321[0]),
        .O(\tmp60_reg_3413[13]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp60_reg_3413[13]_i_11 
       (.I0(src_kernel_win_1_va_7_reg_3321[7]),
        .O(\tmp60_reg_3413[13]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp60_reg_3413[13]_i_8 
       (.I0(src_kernel_win_1_va_7_reg_3321[2]),
        .O(\tmp60_reg_3413[13]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp60_reg_3413[13]_i_9 
       (.I0(src_kernel_win_1_va_7_reg_3321[1]),
        .O(\tmp60_reg_3413[13]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp60_reg_3413[24]_i_4 
       (.I0(src_kernel_win_1_va_7_reg_3321[7]),
        .O(\tmp60_reg_3413[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp60_reg_3413[24]_i_5 
       (.I0(src_kernel_win_1_va_7_reg_3321[6]),
        .O(\tmp60_reg_3413[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp60_reg_3413[24]_i_6 
       (.I0(src_kernel_win_1_va_7_reg_3321[5]),
        .O(\tmp60_reg_3413[24]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp60_reg_3413[24]_i_7 
       (.I0(src_kernel_win_1_va_7_reg_3321[4]),
        .O(\tmp60_reg_3413[24]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp60_reg_3413[24]_i_8 
       (.I0(src_kernel_win_1_va_7_reg_3321[3]),
        .O(\tmp60_reg_3413[24]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp60_reg_3413[2]_i_3 
       (.I0(src_kernel_win_1_va_7_reg_3321[0]),
        .O(\tmp60_reg_3413[2]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp60_reg_3413[2]_i_4 
       (.I0(src_kernel_win_1_va_7_reg_3321[2]),
        .O(\tmp60_reg_3413[2]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp60_reg_3413[2]_i_5 
       (.I0(src_kernel_win_1_va_7_reg_3321[1]),
        .O(\tmp60_reg_3413[2]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp60_reg_3413[9]_i_10 
       (.I0(src_kernel_win_1_va_7_reg_3321[3]),
        .O(\tmp60_reg_3413[9]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp60_reg_3413[9]_i_7 
       (.I0(src_kernel_win_1_va_7_reg_3321[6]),
        .O(\tmp60_reg_3413[9]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp60_reg_3413[9]_i_8 
       (.I0(src_kernel_win_1_va_7_reg_3321[5]),
        .O(\tmp60_reg_3413[9]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp60_reg_3413[9]_i_9 
       (.I0(src_kernel_win_1_va_7_reg_3321[4]),
        .O(\tmp60_reg_3413[9]_i_9_n_0 ));
  FDRE \tmp60_reg_3413_reg[0] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(threshold2_mac_muncg_U71_n_23),
        .Q(tmp60_reg_3413[0]),
        .R(1'b0));
  FDRE \tmp60_reg_3413_reg[10] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp60_fu_2007_p2[10]),
        .Q(tmp60_reg_3413[10]),
        .R(1'b0));
  FDRE \tmp60_reg_3413_reg[11] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp60_fu_2007_p2[11]),
        .Q(tmp60_reg_3413[11]),
        .R(1'b0));
  FDRE \tmp60_reg_3413_reg[12] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp60_fu_2007_p2[12]),
        .Q(tmp60_reg_3413[12]),
        .R(1'b0));
  FDRE \tmp60_reg_3413_reg[13] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp60_fu_2007_p2[13]),
        .Q(tmp60_reg_3413[13]),
        .R(1'b0));
  CARRY4 \tmp60_reg_3413_reg[13]_i_6 
       (.CI(1'b0),
        .CO({\tmp60_reg_3413_reg[13]_i_6_n_0 ,\tmp60_reg_3413_reg[13]_i_6_n_1 ,\tmp60_reg_3413_reg[13]_i_6_n_2 ,\tmp60_reg_3413_reg[13]_i_6_n_3 }),
        .CYINIT(\tmp60_reg_3413_reg[13]_i_7_n_2 ),
        .DI({src_kernel_win_1_va_7_reg_3321[2:0],1'b0}),
        .O(r_V_6_1_1_2_fu_1986_p2[13:10]),
        .S({\tmp60_reg_3413[13]_i_8_n_0 ,\tmp60_reg_3413[13]_i_9_n_0 ,\tmp60_reg_3413[13]_i_10_n_0 ,1'b1}));
  CARRY4 \tmp60_reg_3413_reg[13]_i_7 
       (.CI(\tmp60_reg_3413_reg[9]_i_6_n_0 ),
        .CO({\NLW_tmp60_reg_3413_reg[13]_i_7_CO_UNCONNECTED [3:2],\tmp60_reg_3413_reg[13]_i_7_n_2 ,\NLW_tmp60_reg_3413_reg[13]_i_7_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp60_reg_3413_reg[13]_i_7_O_UNCONNECTED [3:1],r_V_6_1_1_2_fu_1986_p2[9]}),
        .S({1'b0,1'b0,1'b1,\tmp60_reg_3413[13]_i_11_n_0 }));
  FDRE \tmp60_reg_3413_reg[14] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp60_fu_2007_p2[14]),
        .Q(tmp60_reg_3413[14]),
        .R(1'b0));
  FDRE \tmp60_reg_3413_reg[15] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp60_fu_2007_p2[15]),
        .Q(tmp60_reg_3413[15]),
        .R(1'b0));
  FDRE \tmp60_reg_3413_reg[16] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp60_fu_2007_p2[16]),
        .Q(tmp60_reg_3413[16]),
        .R(1'b0));
  FDRE \tmp60_reg_3413_reg[17] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp60_fu_2007_p2[17]),
        .Q(tmp60_reg_3413[17]),
        .R(1'b0));
  FDRE \tmp60_reg_3413_reg[18] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp60_fu_2007_p2[18]),
        .Q(tmp60_reg_3413[18]),
        .R(1'b0));
  FDRE \tmp60_reg_3413_reg[19] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp60_fu_2007_p2[19]),
        .Q(tmp60_reg_3413[19]),
        .R(1'b0));
  FDRE \tmp60_reg_3413_reg[1] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(threshold2_mac_muncg_U71_n_22),
        .Q(tmp60_reg_3413[1]),
        .R(1'b0));
  FDRE \tmp60_reg_3413_reg[20] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp60_fu_2007_p2[20]),
        .Q(tmp60_reg_3413[20]),
        .R(1'b0));
  FDRE \tmp60_reg_3413_reg[21] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp60_fu_2007_p2[21]),
        .Q(tmp60_reg_3413[21]),
        .R(1'b0));
  FDRE \tmp60_reg_3413_reg[22] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp60_fu_2007_p2[22]),
        .Q(tmp60_reg_3413[22]),
        .R(1'b0));
  FDRE \tmp60_reg_3413_reg[24] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp60_fu_2007_p2[24]),
        .Q(tmp60_reg_3413[24]),
        .R(1'b0));
  CARRY4 \tmp60_reg_3413_reg[24]_i_2 
       (.CI(\tmp60_reg_3413_reg[24]_i_3_n_0 ),
        .CO({\NLW_tmp60_reg_3413_reg[24]_i_2_CO_UNCONNECTED [3:2],\tmp60_reg_3413_reg[24]_i_2_n_2 ,\NLW_tmp60_reg_3413_reg[24]_i_2_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,src_kernel_win_1_va_7_reg_3321[7]}),
        .O({\NLW_tmp60_reg_3413_reg[24]_i_2_O_UNCONNECTED [3:1],r_V_6_1_1_2_fu_1986_p2[18]}),
        .S({1'b0,1'b0,1'b1,\tmp60_reg_3413[24]_i_4_n_0 }));
  CARRY4 \tmp60_reg_3413_reg[24]_i_3 
       (.CI(\tmp60_reg_3413_reg[13]_i_6_n_0 ),
        .CO({\tmp60_reg_3413_reg[24]_i_3_n_0 ,\tmp60_reg_3413_reg[24]_i_3_n_1 ,\tmp60_reg_3413_reg[24]_i_3_n_2 ,\tmp60_reg_3413_reg[24]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(src_kernel_win_1_va_7_reg_3321[6:3]),
        .O(r_V_6_1_1_2_fu_1986_p2[17:14]),
        .S({\tmp60_reg_3413[24]_i_5_n_0 ,\tmp60_reg_3413[24]_i_6_n_0 ,\tmp60_reg_3413[24]_i_7_n_0 ,\tmp60_reg_3413[24]_i_8_n_0 }));
  FDRE \tmp60_reg_3413_reg[2] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp60_fu_2007_p2[2]),
        .Q(tmp60_reg_3413[2]),
        .R(1'b0));
  CARRY4 \tmp60_reg_3413_reg[2]_i_2 
       (.CI(1'b0),
        .CO({\tmp60_reg_3413_reg[2]_i_2_n_0 ,\tmp60_reg_3413_reg[2]_i_2_n_1 ,\tmp60_reg_3413_reg[2]_i_2_n_2 ,\tmp60_reg_3413_reg[2]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp60_reg_3413[2]_i_3_n_0 ,1'b0}),
        .O({r_V_6_1_1_2_fu_1986_p2[4:2],\NLW_tmp60_reg_3413_reg[2]_i_2_O_UNCONNECTED [0]}),
        .S({\tmp60_reg_3413[2]_i_4_n_0 ,\tmp60_reg_3413[2]_i_5_n_0 ,src_kernel_win_1_va_7_reg_3321[0],1'b0}));
  FDRE \tmp60_reg_3413_reg[3] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp60_fu_2007_p2[3]),
        .Q(tmp60_reg_3413[3]),
        .R(1'b0));
  FDRE \tmp60_reg_3413_reg[4] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp60_fu_2007_p2[4]),
        .Q(tmp60_reg_3413[4]),
        .R(1'b0));
  FDRE \tmp60_reg_3413_reg[5] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp60_fu_2007_p2[5]),
        .Q(tmp60_reg_3413[5]),
        .R(1'b0));
  FDRE \tmp60_reg_3413_reg[6] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp60_fu_2007_p2[6]),
        .Q(tmp60_reg_3413[6]),
        .R(1'b0));
  FDRE \tmp60_reg_3413_reg[7] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp60_fu_2007_p2[7]),
        .Q(tmp60_reg_3413[7]),
        .R(1'b0));
  FDRE \tmp60_reg_3413_reg[8] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp60_fu_2007_p2[8]),
        .Q(tmp60_reg_3413[8]),
        .R(1'b0));
  FDRE \tmp60_reg_3413_reg[9] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp60_fu_2007_p2[9]),
        .Q(tmp60_reg_3413[9]),
        .R(1'b0));
  CARRY4 \tmp60_reg_3413_reg[9]_i_6 
       (.CI(\tmp60_reg_3413_reg[2]_i_2_n_0 ),
        .CO({\tmp60_reg_3413_reg[9]_i_6_n_0 ,\tmp60_reg_3413_reg[9]_i_6_n_1 ,\tmp60_reg_3413_reg[9]_i_6_n_2 ,\tmp60_reg_3413_reg[9]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(r_V_6_1_1_2_fu_1986_p2[8:5]),
        .S({\tmp60_reg_3413[9]_i_7_n_0 ,\tmp60_reg_3413[9]_i_8_n_0 ,\tmp60_reg_3413[9]_i_9_n_0 ,\tmp60_reg_3413[9]_i_10_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp65_reg_3434[13]_i_10 
       (.I0(src_kernel_win_2_va_10_reg_3344[0]),
        .O(\tmp65_reg_3434[13]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp65_reg_3434[13]_i_11 
       (.I0(src_kernel_win_2_va_10_reg_3344[7]),
        .O(\tmp65_reg_3434[13]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp65_reg_3434[13]_i_8 
       (.I0(src_kernel_win_2_va_10_reg_3344[2]),
        .O(\tmp65_reg_3434[13]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp65_reg_3434[13]_i_9 
       (.I0(src_kernel_win_2_va_10_reg_3344[1]),
        .O(\tmp65_reg_3434[13]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp65_reg_3434[24]_i_4 
       (.I0(src_kernel_win_2_va_10_reg_3344[7]),
        .O(\tmp65_reg_3434[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp65_reg_3434[24]_i_5 
       (.I0(src_kernel_win_2_va_10_reg_3344[6]),
        .O(\tmp65_reg_3434[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp65_reg_3434[24]_i_6 
       (.I0(src_kernel_win_2_va_10_reg_3344[5]),
        .O(\tmp65_reg_3434[24]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp65_reg_3434[24]_i_7 
       (.I0(src_kernel_win_2_va_10_reg_3344[4]),
        .O(\tmp65_reg_3434[24]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp65_reg_3434[24]_i_8 
       (.I0(src_kernel_win_2_va_10_reg_3344[3]),
        .O(\tmp65_reg_3434[24]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp65_reg_3434[2]_i_3 
       (.I0(src_kernel_win_2_va_10_reg_3344[0]),
        .O(\tmp65_reg_3434[2]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp65_reg_3434[2]_i_4 
       (.I0(src_kernel_win_2_va_10_reg_3344[2]),
        .O(\tmp65_reg_3434[2]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp65_reg_3434[2]_i_5 
       (.I0(src_kernel_win_2_va_10_reg_3344[1]),
        .O(\tmp65_reg_3434[2]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp65_reg_3434[9]_i_10 
       (.I0(src_kernel_win_2_va_10_reg_3344[3]),
        .O(\tmp65_reg_3434[9]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp65_reg_3434[9]_i_7 
       (.I0(src_kernel_win_2_va_10_reg_3344[6]),
        .O(\tmp65_reg_3434[9]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp65_reg_3434[9]_i_8 
       (.I0(src_kernel_win_2_va_10_reg_3344[5]),
        .O(\tmp65_reg_3434[9]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp65_reg_3434[9]_i_9 
       (.I0(src_kernel_win_2_va_10_reg_3344[4]),
        .O(\tmp65_reg_3434[9]_i_9_n_0 ));
  FDRE \tmp65_reg_3434_reg[0] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(threshold2_mac_muncg_U73_n_23),
        .Q(tmp65_reg_3434[0]),
        .R(1'b0));
  FDRE \tmp65_reg_3434_reg[10] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp65_fu_2146_p2[10]),
        .Q(tmp65_reg_3434[10]),
        .R(1'b0));
  FDRE \tmp65_reg_3434_reg[11] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp65_fu_2146_p2[11]),
        .Q(tmp65_reg_3434[11]),
        .R(1'b0));
  FDRE \tmp65_reg_3434_reg[12] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp65_fu_2146_p2[12]),
        .Q(tmp65_reg_3434[12]),
        .R(1'b0));
  FDRE \tmp65_reg_3434_reg[13] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp65_fu_2146_p2[13]),
        .Q(tmp65_reg_3434[13]),
        .R(1'b0));
  CARRY4 \tmp65_reg_3434_reg[13]_i_6 
       (.CI(1'b0),
        .CO({\tmp65_reg_3434_reg[13]_i_6_n_0 ,\tmp65_reg_3434_reg[13]_i_6_n_1 ,\tmp65_reg_3434_reg[13]_i_6_n_2 ,\tmp65_reg_3434_reg[13]_i_6_n_3 }),
        .CYINIT(\tmp65_reg_3434_reg[13]_i_7_n_2 ),
        .DI({src_kernel_win_2_va_10_reg_3344[2:0],1'b0}),
        .O(r_V_6_2_1_2_fu_2125_p2[13:10]),
        .S({\tmp65_reg_3434[13]_i_8_n_0 ,\tmp65_reg_3434[13]_i_9_n_0 ,\tmp65_reg_3434[13]_i_10_n_0 ,1'b1}));
  CARRY4 \tmp65_reg_3434_reg[13]_i_7 
       (.CI(\tmp65_reg_3434_reg[9]_i_6_n_0 ),
        .CO({\NLW_tmp65_reg_3434_reg[13]_i_7_CO_UNCONNECTED [3:2],\tmp65_reg_3434_reg[13]_i_7_n_2 ,\NLW_tmp65_reg_3434_reg[13]_i_7_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp65_reg_3434_reg[13]_i_7_O_UNCONNECTED [3:1],r_V_6_2_1_2_fu_2125_p2[9]}),
        .S({1'b0,1'b0,1'b1,\tmp65_reg_3434[13]_i_11_n_0 }));
  FDRE \tmp65_reg_3434_reg[14] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp65_fu_2146_p2[14]),
        .Q(tmp65_reg_3434[14]),
        .R(1'b0));
  FDRE \tmp65_reg_3434_reg[15] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp65_fu_2146_p2[15]),
        .Q(tmp65_reg_3434[15]),
        .R(1'b0));
  FDRE \tmp65_reg_3434_reg[16] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp65_fu_2146_p2[16]),
        .Q(tmp65_reg_3434[16]),
        .R(1'b0));
  FDRE \tmp65_reg_3434_reg[17] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp65_fu_2146_p2[17]),
        .Q(tmp65_reg_3434[17]),
        .R(1'b0));
  FDRE \tmp65_reg_3434_reg[18] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp65_fu_2146_p2[18]),
        .Q(tmp65_reg_3434[18]),
        .R(1'b0));
  FDRE \tmp65_reg_3434_reg[19] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp65_fu_2146_p2[19]),
        .Q(tmp65_reg_3434[19]),
        .R(1'b0));
  FDRE \tmp65_reg_3434_reg[1] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(threshold2_mac_muncg_U73_n_22),
        .Q(tmp65_reg_3434[1]),
        .R(1'b0));
  FDRE \tmp65_reg_3434_reg[20] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp65_fu_2146_p2[20]),
        .Q(tmp65_reg_3434[20]),
        .R(1'b0));
  FDRE \tmp65_reg_3434_reg[21] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp65_fu_2146_p2[21]),
        .Q(tmp65_reg_3434[21]),
        .R(1'b0));
  FDRE \tmp65_reg_3434_reg[22] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp65_fu_2146_p2[22]),
        .Q(tmp65_reg_3434[22]),
        .R(1'b0));
  FDRE \tmp65_reg_3434_reg[24] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp65_fu_2146_p2[24]),
        .Q(tmp65_reg_3434[24]),
        .R(1'b0));
  CARRY4 \tmp65_reg_3434_reg[24]_i_2 
       (.CI(\tmp65_reg_3434_reg[24]_i_3_n_0 ),
        .CO({\NLW_tmp65_reg_3434_reg[24]_i_2_CO_UNCONNECTED [3:2],\tmp65_reg_3434_reg[24]_i_2_n_2 ,\NLW_tmp65_reg_3434_reg[24]_i_2_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,src_kernel_win_2_va_10_reg_3344[7]}),
        .O({\NLW_tmp65_reg_3434_reg[24]_i_2_O_UNCONNECTED [3:1],r_V_6_2_1_2_fu_2125_p2[18]}),
        .S({1'b0,1'b0,1'b1,\tmp65_reg_3434[24]_i_4_n_0 }));
  CARRY4 \tmp65_reg_3434_reg[24]_i_3 
       (.CI(\tmp65_reg_3434_reg[13]_i_6_n_0 ),
        .CO({\tmp65_reg_3434_reg[24]_i_3_n_0 ,\tmp65_reg_3434_reg[24]_i_3_n_1 ,\tmp65_reg_3434_reg[24]_i_3_n_2 ,\tmp65_reg_3434_reg[24]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(src_kernel_win_2_va_10_reg_3344[6:3]),
        .O(r_V_6_2_1_2_fu_2125_p2[17:14]),
        .S({\tmp65_reg_3434[24]_i_5_n_0 ,\tmp65_reg_3434[24]_i_6_n_0 ,\tmp65_reg_3434[24]_i_7_n_0 ,\tmp65_reg_3434[24]_i_8_n_0 }));
  FDRE \tmp65_reg_3434_reg[2] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp65_fu_2146_p2[2]),
        .Q(tmp65_reg_3434[2]),
        .R(1'b0));
  CARRY4 \tmp65_reg_3434_reg[2]_i_2 
       (.CI(1'b0),
        .CO({\tmp65_reg_3434_reg[2]_i_2_n_0 ,\tmp65_reg_3434_reg[2]_i_2_n_1 ,\tmp65_reg_3434_reg[2]_i_2_n_2 ,\tmp65_reg_3434_reg[2]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp65_reg_3434[2]_i_3_n_0 ,1'b0}),
        .O({r_V_6_2_1_2_fu_2125_p2[4:2],\NLW_tmp65_reg_3434_reg[2]_i_2_O_UNCONNECTED [0]}),
        .S({\tmp65_reg_3434[2]_i_4_n_0 ,\tmp65_reg_3434[2]_i_5_n_0 ,src_kernel_win_2_va_10_reg_3344[0],1'b0}));
  FDRE \tmp65_reg_3434_reg[3] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp65_fu_2146_p2[3]),
        .Q(tmp65_reg_3434[3]),
        .R(1'b0));
  FDRE \tmp65_reg_3434_reg[4] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp65_fu_2146_p2[4]),
        .Q(tmp65_reg_3434[4]),
        .R(1'b0));
  FDRE \tmp65_reg_3434_reg[5] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp65_fu_2146_p2[5]),
        .Q(tmp65_reg_3434[5]),
        .R(1'b0));
  FDRE \tmp65_reg_3434_reg[6] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp65_fu_2146_p2[6]),
        .Q(tmp65_reg_3434[6]),
        .R(1'b0));
  FDRE \tmp65_reg_3434_reg[7] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp65_fu_2146_p2[7]),
        .Q(tmp65_reg_3434[7]),
        .R(1'b0));
  FDRE \tmp65_reg_3434_reg[8] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp65_fu_2146_p2[8]),
        .Q(tmp65_reg_3434[8]),
        .R(1'b0));
  FDRE \tmp65_reg_3434_reg[9] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp65_fu_2146_p2[9]),
        .Q(tmp65_reg_3434[9]),
        .R(1'b0));
  CARRY4 \tmp65_reg_3434_reg[9]_i_6 
       (.CI(\tmp65_reg_3434_reg[2]_i_2_n_0 ),
        .CO({\tmp65_reg_3434_reg[9]_i_6_n_0 ,\tmp65_reg_3434_reg[9]_i_6_n_1 ,\tmp65_reg_3434_reg[9]_i_6_n_2 ,\tmp65_reg_3434_reg[9]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(r_V_6_2_1_2_fu_2125_p2[8:5]),
        .S({\tmp65_reg_3434[9]_i_7_n_0 ,\tmp65_reg_3434[9]_i_8_n_0 ,\tmp65_reg_3434[9]_i_9_n_0 ,\tmp65_reg_3434[9]_i_10_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_104_reg_3489[0]_i_10 
       (.I0(threshold2_mac_muocq_U76_n_15),
        .I1(p_Val2_89_2_2_cast_fu_2471_p1[9]),
        .O(\tmp_104_reg_3489[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_104_reg_3489[0]_i_11 
       (.I0(threshold2_mac_muocq_U76_n_16),
        .I1(p_Val2_89_2_2_cast_fu_2471_p1[8]),
        .O(\tmp_104_reg_3489[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_104_reg_3489[0]_i_14 
       (.I0(threshold2_mac_muocq_U76_n_17),
        .I1(p_Val2_89_2_2_cast_fu_2471_p1[7]),
        .O(\tmp_104_reg_3489[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_104_reg_3489[0]_i_15 
       (.I0(threshold2_mac_muocq_U76_n_18),
        .I1(p_Val2_89_2_2_cast_fu_2471_p1[6]),
        .O(\tmp_104_reg_3489[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_104_reg_3489[0]_i_16 
       (.I0(threshold2_mac_muocq_U76_n_19),
        .I1(p_Val2_89_2_2_cast_fu_2471_p1[5]),
        .O(\tmp_104_reg_3489[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_104_reg_3489[0]_i_17 
       (.I0(threshold2_mac_muocq_U76_n_20),
        .I1(p_Val2_89_2_2_cast_fu_2471_p1[4]),
        .O(\tmp_104_reg_3489[0]_i_17_n_0 ));
  (* HLUTNM = "lutpair43" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_104_reg_3489[0]_i_19 
       (.I0(\r_V_6_2_1_reg_3429_reg_n_0_[14] ),
        .I1(tmp65_reg_3434[14]),
        .I2(p_Val2_89_2_0_2_reg_3424_reg_n_91),
        .O(\tmp_104_reg_3489[0]_i_19_n_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_104_reg_3489[0]_i_20 
       (.I0(\r_V_6_2_1_reg_3429_reg_n_0_[13] ),
        .I1(tmp65_reg_3434[13]),
        .I2(p_Val2_89_2_0_2_reg_3424_reg_n_92),
        .O(\tmp_104_reg_3489[0]_i_20_n_0 ));
  (* HLUTNM = "lutpair41" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_104_reg_3489[0]_i_21 
       (.I0(\r_V_6_2_1_reg_3429_reg_n_0_[12] ),
        .I1(tmp65_reg_3434[12]),
        .I2(p_Val2_89_2_0_2_reg_3424_reg_n_93),
        .O(\tmp_104_reg_3489[0]_i_21_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_104_reg_3489[0]_i_22 
       (.I0(\r_V_6_2_1_reg_3429_reg_n_0_[11] ),
        .I1(tmp65_reg_3434[11]),
        .I2(p_Val2_89_2_0_2_reg_3424_reg_n_94),
        .O(\tmp_104_reg_3489[0]_i_22_n_0 ));
  (* HLUTNM = "lutpair44" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_104_reg_3489[0]_i_23 
       (.I0(\r_V_6_2_1_reg_3429_reg_n_0_[15] ),
        .I1(tmp65_reg_3434[15]),
        .I2(p_Val2_89_2_0_2_reg_3424_reg_n_90),
        .I3(\tmp_104_reg_3489[0]_i_19_n_0 ),
        .O(\tmp_104_reg_3489[0]_i_23_n_0 ));
  (* HLUTNM = "lutpair43" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_104_reg_3489[0]_i_24 
       (.I0(\r_V_6_2_1_reg_3429_reg_n_0_[14] ),
        .I1(tmp65_reg_3434[14]),
        .I2(p_Val2_89_2_0_2_reg_3424_reg_n_91),
        .I3(\tmp_104_reg_3489[0]_i_20_n_0 ),
        .O(\tmp_104_reg_3489[0]_i_24_n_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_104_reg_3489[0]_i_25 
       (.I0(\r_V_6_2_1_reg_3429_reg_n_0_[13] ),
        .I1(tmp65_reg_3434[13]),
        .I2(p_Val2_89_2_0_2_reg_3424_reg_n_92),
        .I3(\tmp_104_reg_3489[0]_i_21_n_0 ),
        .O(\tmp_104_reg_3489[0]_i_25_n_0 ));
  (* HLUTNM = "lutpair41" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_104_reg_3489[0]_i_26 
       (.I0(\r_V_6_2_1_reg_3429_reg_n_0_[12] ),
        .I1(tmp65_reg_3434[12]),
        .I2(p_Val2_89_2_0_2_reg_3424_reg_n_93),
        .I3(\tmp_104_reg_3489[0]_i_22_n_0 ),
        .O(\tmp_104_reg_3489[0]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_104_reg_3489[0]_i_27 
       (.I0(threshold2_mac_muocq_U76_n_21),
        .I1(p_Val2_89_2_2_cast_fu_2471_p1[3]),
        .O(\tmp_104_reg_3489[0]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_104_reg_3489[0]_i_28 
       (.I0(threshold2_mac_muocq_U76_n_22),
        .I1(p_Val2_89_2_2_cast_fu_2471_p1[2]),
        .O(\tmp_104_reg_3489[0]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_104_reg_3489[0]_i_29 
       (.I0(threshold2_mac_muocq_U76_n_23),
        .I1(p_Val2_89_2_2_cast_fu_2471_p1[1]),
        .O(\tmp_104_reg_3489[0]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_104_reg_3489[0]_i_3 
       (.I0(threshold2_mac_muocq_U76_n_9),
        .I1(p_Val2_89_2_2_cast_fu_2471_p1[15]),
        .O(\tmp_104_reg_3489[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_104_reg_3489[0]_i_30 
       (.I0(threshold2_mac_muocq_U76_n_24),
        .I1(p_Val2_89_2_2_cast_fu_2471_p1[0]),
        .O(\tmp_104_reg_3489[0]_i_30_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_104_reg_3489[0]_i_32 
       (.I0(\r_V_6_2_1_reg_3429_reg_n_0_[10] ),
        .I1(tmp65_reg_3434[10]),
        .I2(p_Val2_89_2_0_2_reg_3424_reg_n_95),
        .O(\tmp_104_reg_3489[0]_i_32_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_104_reg_3489[0]_i_33 
       (.I0(\r_V_6_2_1_reg_3429_reg_n_0_[9] ),
        .I1(tmp65_reg_3434[9]),
        .I2(p_Val2_89_2_0_2_reg_3424_reg_n_96),
        .O(\tmp_104_reg_3489[0]_i_33_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_104_reg_3489[0]_i_34 
       (.I0(\r_V_6_2_1_reg_3429_reg_n_0_[8] ),
        .I1(tmp65_reg_3434[8]),
        .I2(p_Val2_89_2_0_2_reg_3424_reg_n_97),
        .O(\tmp_104_reg_3489[0]_i_34_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_104_reg_3489[0]_i_35 
       (.I0(\r_V_6_2_1_reg_3429_reg_n_0_[7] ),
        .I1(tmp65_reg_3434[7]),
        .I2(p_Val2_89_2_0_2_reg_3424_reg_n_98),
        .O(\tmp_104_reg_3489[0]_i_35_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_104_reg_3489[0]_i_36 
       (.I0(\r_V_6_2_1_reg_3429_reg_n_0_[11] ),
        .I1(tmp65_reg_3434[11]),
        .I2(p_Val2_89_2_0_2_reg_3424_reg_n_94),
        .I3(\tmp_104_reg_3489[0]_i_32_n_0 ),
        .O(\tmp_104_reg_3489[0]_i_36_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_104_reg_3489[0]_i_37 
       (.I0(\r_V_6_2_1_reg_3429_reg_n_0_[10] ),
        .I1(tmp65_reg_3434[10]),
        .I2(p_Val2_89_2_0_2_reg_3424_reg_n_95),
        .I3(\tmp_104_reg_3489[0]_i_33_n_0 ),
        .O(\tmp_104_reg_3489[0]_i_37_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_104_reg_3489[0]_i_38 
       (.I0(\r_V_6_2_1_reg_3429_reg_n_0_[9] ),
        .I1(tmp65_reg_3434[9]),
        .I2(p_Val2_89_2_0_2_reg_3424_reg_n_96),
        .I3(\tmp_104_reg_3489[0]_i_34_n_0 ),
        .O(\tmp_104_reg_3489[0]_i_38_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_104_reg_3489[0]_i_39 
       (.I0(\r_V_6_2_1_reg_3429_reg_n_0_[8] ),
        .I1(tmp65_reg_3434[8]),
        .I2(p_Val2_89_2_0_2_reg_3424_reg_n_97),
        .I3(\tmp_104_reg_3489[0]_i_35_n_0 ),
        .O(\tmp_104_reg_3489[0]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_104_reg_3489[0]_i_4 
       (.I0(threshold2_mac_muocq_U76_n_10),
        .I1(p_Val2_89_2_2_cast_fu_2471_p1[14]),
        .O(\tmp_104_reg_3489[0]_i_4_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_104_reg_3489[0]_i_41 
       (.I0(\r_V_6_2_1_reg_3429_reg_n_0_[6] ),
        .I1(tmp65_reg_3434[6]),
        .I2(p_Val2_89_2_0_2_reg_3424_reg_n_99),
        .O(\tmp_104_reg_3489[0]_i_41_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_104_reg_3489[0]_i_42 
       (.I0(\r_V_6_2_1_reg_3429_reg_n_0_[5] ),
        .I1(tmp65_reg_3434[5]),
        .I2(p_Val2_89_2_0_2_reg_3424_reg_n_100),
        .O(\tmp_104_reg_3489[0]_i_42_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_104_reg_3489[0]_i_43 
       (.I0(\r_V_6_2_1_reg_3429_reg_n_0_[4] ),
        .I1(tmp65_reg_3434[4]),
        .I2(p_Val2_89_2_0_2_reg_3424_reg_n_101),
        .O(\tmp_104_reg_3489[0]_i_43_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_104_reg_3489[0]_i_44 
       (.I0(\r_V_6_2_1_reg_3429_reg_n_0_[3] ),
        .I1(tmp65_reg_3434[3]),
        .I2(p_Val2_89_2_0_2_reg_3424_reg_n_102),
        .O(\tmp_104_reg_3489[0]_i_44_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_104_reg_3489[0]_i_45 
       (.I0(\r_V_6_2_1_reg_3429_reg_n_0_[7] ),
        .I1(tmp65_reg_3434[7]),
        .I2(p_Val2_89_2_0_2_reg_3424_reg_n_98),
        .I3(\tmp_104_reg_3489[0]_i_41_n_0 ),
        .O(\tmp_104_reg_3489[0]_i_45_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_104_reg_3489[0]_i_46 
       (.I0(\r_V_6_2_1_reg_3429_reg_n_0_[6] ),
        .I1(tmp65_reg_3434[6]),
        .I2(p_Val2_89_2_0_2_reg_3424_reg_n_99),
        .I3(\tmp_104_reg_3489[0]_i_42_n_0 ),
        .O(\tmp_104_reg_3489[0]_i_46_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_104_reg_3489[0]_i_47 
       (.I0(\r_V_6_2_1_reg_3429_reg_n_0_[5] ),
        .I1(tmp65_reg_3434[5]),
        .I2(p_Val2_89_2_0_2_reg_3424_reg_n_100),
        .I3(\tmp_104_reg_3489[0]_i_43_n_0 ),
        .O(\tmp_104_reg_3489[0]_i_47_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_104_reg_3489[0]_i_48 
       (.I0(\r_V_6_2_1_reg_3429_reg_n_0_[4] ),
        .I1(tmp65_reg_3434[4]),
        .I2(p_Val2_89_2_0_2_reg_3424_reg_n_101),
        .I3(\tmp_104_reg_3489[0]_i_44_n_0 ),
        .O(\tmp_104_reg_3489[0]_i_48_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_104_reg_3489[0]_i_49 
       (.I0(p_Val2_89_2_0_2_reg_3424_reg_n_102),
        .I1(\r_V_6_2_1_reg_3429_reg_n_0_[3] ),
        .I2(tmp65_reg_3434[3]),
        .O(\tmp_104_reg_3489[0]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_104_reg_3489[0]_i_5 
       (.I0(threshold2_mac_muocq_U76_n_11),
        .I1(p_Val2_89_2_2_cast_fu_2471_p1[13]),
        .O(\tmp_104_reg_3489[0]_i_5_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \tmp_104_reg_3489[0]_i_50 
       (.I0(\r_V_6_2_1_reg_3429_reg_n_0_[3] ),
        .I1(tmp65_reg_3434[3]),
        .I2(p_Val2_89_2_0_2_reg_3424_reg_n_102),
        .I3(tmp65_reg_3434[2]),
        .I4(\r_V_6_2_1_reg_3429_reg_n_0_[2] ),
        .O(\tmp_104_reg_3489[0]_i_50_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_104_reg_3489[0]_i_51 
       (.I0(\r_V_6_2_1_reg_3429_reg_n_0_[2] ),
        .I1(tmp65_reg_3434[2]),
        .I2(p_Val2_89_2_0_2_reg_3424_reg_n_103),
        .O(\tmp_104_reg_3489[0]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_104_reg_3489[0]_i_52 
       (.I0(p_Val2_89_2_0_2_reg_3424_reg_n_104),
        .I1(tmp65_reg_3434[1]),
        .O(\tmp_104_reg_3489[0]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_104_reg_3489[0]_i_53 
       (.I0(p_Val2_89_2_0_2_reg_3424_reg_n_105),
        .I1(tmp65_reg_3434[0]),
        .O(\tmp_104_reg_3489[0]_i_53_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_104_reg_3489[0]_i_6 
       (.I0(threshold2_mac_muocq_U76_n_12),
        .I1(p_Val2_89_2_2_cast_fu_2471_p1[12]),
        .O(\tmp_104_reg_3489[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_104_reg_3489[0]_i_8 
       (.I0(threshold2_mac_muocq_U76_n_13),
        .I1(p_Val2_89_2_2_cast_fu_2471_p1[11]),
        .O(\tmp_104_reg_3489[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_104_reg_3489[0]_i_9 
       (.I0(threshold2_mac_muocq_U76_n_14),
        .I1(p_Val2_89_2_2_cast_fu_2471_p1[10]),
        .O(\tmp_104_reg_3489[0]_i_9_n_0 ));
  FDRE \tmp_104_reg_3489_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_15_reg_34390),
        .D(\tmp_104_reg_3489_reg[0]_i_1_n_6 ),
        .Q(tmp_104_reg_3489),
        .R(1'b0));
  CARRY4 \tmp_104_reg_3489_reg[0]_i_1 
       (.CI(\tmp_104_reg_3489_reg[0]_i_2_n_0 ),
        .CO({\tmp_104_reg_3489_reg[0]_i_1_n_0 ,\tmp_104_reg_3489_reg[0]_i_1_n_1 ,\tmp_104_reg_3489_reg[0]_i_1_n_2 ,\tmp_104_reg_3489_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({threshold2_mac_muocq_U76_n_9,threshold2_mac_muocq_U76_n_10,threshold2_mac_muocq_U76_n_11,threshold2_mac_muocq_U76_n_12}),
        .O({\tmp_104_reg_3489_reg[0]_i_1_n_4 ,\tmp_104_reg_3489_reg[0]_i_1_n_5 ,\tmp_104_reg_3489_reg[0]_i_1_n_6 ,\tmp_104_reg_3489_reg[0]_i_1_n_7 }),
        .S({\tmp_104_reg_3489[0]_i_3_n_0 ,\tmp_104_reg_3489[0]_i_4_n_0 ,\tmp_104_reg_3489[0]_i_5_n_0 ,\tmp_104_reg_3489[0]_i_6_n_0 }));
  CARRY4 \tmp_104_reg_3489_reg[0]_i_12 
       (.CI(\tmp_104_reg_3489_reg[0]_i_18_n_0 ),
        .CO({\tmp_104_reg_3489_reg[0]_i_12_n_0 ,\tmp_104_reg_3489_reg[0]_i_12_n_1 ,\tmp_104_reg_3489_reg[0]_i_12_n_2 ,\tmp_104_reg_3489_reg[0]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_104_reg_3489[0]_i_19_n_0 ,\tmp_104_reg_3489[0]_i_20_n_0 ,\tmp_104_reg_3489[0]_i_21_n_0 ,\tmp_104_reg_3489[0]_i_22_n_0 }),
        .O(p_Val2_89_2_2_cast_fu_2471_p1[15:12]),
        .S({\tmp_104_reg_3489[0]_i_23_n_0 ,\tmp_104_reg_3489[0]_i_24_n_0 ,\tmp_104_reg_3489[0]_i_25_n_0 ,\tmp_104_reg_3489[0]_i_26_n_0 }));
  CARRY4 \tmp_104_reg_3489_reg[0]_i_13 
       (.CI(1'b0),
        .CO({\tmp_104_reg_3489_reg[0]_i_13_n_0 ,\tmp_104_reg_3489_reg[0]_i_13_n_1 ,\tmp_104_reg_3489_reg[0]_i_13_n_2 ,\tmp_104_reg_3489_reg[0]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({threshold2_mac_muocq_U76_n_21,threshold2_mac_muocq_U76_n_22,threshold2_mac_muocq_U76_n_23,threshold2_mac_muocq_U76_n_24}),
        .O({\tmp_104_reg_3489_reg[0]_i_13_n_4 ,\tmp_104_reg_3489_reg[0]_i_13_n_5 ,\tmp_104_reg_3489_reg[0]_i_13_n_6 ,\tmp_104_reg_3489_reg[0]_i_13_n_7 }),
        .S({\tmp_104_reg_3489[0]_i_27_n_0 ,\tmp_104_reg_3489[0]_i_28_n_0 ,\tmp_104_reg_3489[0]_i_29_n_0 ,\tmp_104_reg_3489[0]_i_30_n_0 }));
  CARRY4 \tmp_104_reg_3489_reg[0]_i_18 
       (.CI(\tmp_104_reg_3489_reg[0]_i_31_n_0 ),
        .CO({\tmp_104_reg_3489_reg[0]_i_18_n_0 ,\tmp_104_reg_3489_reg[0]_i_18_n_1 ,\tmp_104_reg_3489_reg[0]_i_18_n_2 ,\tmp_104_reg_3489_reg[0]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_104_reg_3489[0]_i_32_n_0 ,\tmp_104_reg_3489[0]_i_33_n_0 ,\tmp_104_reg_3489[0]_i_34_n_0 ,\tmp_104_reg_3489[0]_i_35_n_0 }),
        .O(p_Val2_89_2_2_cast_fu_2471_p1[11:8]),
        .S({\tmp_104_reg_3489[0]_i_36_n_0 ,\tmp_104_reg_3489[0]_i_37_n_0 ,\tmp_104_reg_3489[0]_i_38_n_0 ,\tmp_104_reg_3489[0]_i_39_n_0 }));
  CARRY4 \tmp_104_reg_3489_reg[0]_i_2 
       (.CI(\tmp_104_reg_3489_reg[0]_i_7_n_0 ),
        .CO({\tmp_104_reg_3489_reg[0]_i_2_n_0 ,\tmp_104_reg_3489_reg[0]_i_2_n_1 ,\tmp_104_reg_3489_reg[0]_i_2_n_2 ,\tmp_104_reg_3489_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({threshold2_mac_muocq_U76_n_13,threshold2_mac_muocq_U76_n_14,threshold2_mac_muocq_U76_n_15,threshold2_mac_muocq_U76_n_16}),
        .O({\tmp_104_reg_3489_reg[0]_i_2_n_4 ,\tmp_104_reg_3489_reg[0]_i_2_n_5 ,\tmp_104_reg_3489_reg[0]_i_2_n_6 ,\tmp_104_reg_3489_reg[0]_i_2_n_7 }),
        .S({\tmp_104_reg_3489[0]_i_8_n_0 ,\tmp_104_reg_3489[0]_i_9_n_0 ,\tmp_104_reg_3489[0]_i_10_n_0 ,\tmp_104_reg_3489[0]_i_11_n_0 }));
  CARRY4 \tmp_104_reg_3489_reg[0]_i_31 
       (.CI(\tmp_104_reg_3489_reg[0]_i_40_n_0 ),
        .CO({\tmp_104_reg_3489_reg[0]_i_31_n_0 ,\tmp_104_reg_3489_reg[0]_i_31_n_1 ,\tmp_104_reg_3489_reg[0]_i_31_n_2 ,\tmp_104_reg_3489_reg[0]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_104_reg_3489[0]_i_41_n_0 ,\tmp_104_reg_3489[0]_i_42_n_0 ,\tmp_104_reg_3489[0]_i_43_n_0 ,\tmp_104_reg_3489[0]_i_44_n_0 }),
        .O(p_Val2_89_2_2_cast_fu_2471_p1[7:4]),
        .S({\tmp_104_reg_3489[0]_i_45_n_0 ,\tmp_104_reg_3489[0]_i_46_n_0 ,\tmp_104_reg_3489[0]_i_47_n_0 ,\tmp_104_reg_3489[0]_i_48_n_0 }));
  CARRY4 \tmp_104_reg_3489_reg[0]_i_40 
       (.CI(1'b0),
        .CO({\tmp_104_reg_3489_reg[0]_i_40_n_0 ,\tmp_104_reg_3489_reg[0]_i_40_n_1 ,\tmp_104_reg_3489_reg[0]_i_40_n_2 ,\tmp_104_reg_3489_reg[0]_i_40_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_104_reg_3489[0]_i_49_n_0 ,p_Val2_89_2_0_2_reg_3424_reg_n_103,p_Val2_89_2_0_2_reg_3424_reg_n_104,p_Val2_89_2_0_2_reg_3424_reg_n_105}),
        .O(p_Val2_89_2_2_cast_fu_2471_p1[3:0]),
        .S({\tmp_104_reg_3489[0]_i_50_n_0 ,\tmp_104_reg_3489[0]_i_51_n_0 ,\tmp_104_reg_3489[0]_i_52_n_0 ,\tmp_104_reg_3489[0]_i_53_n_0 }));
  CARRY4 \tmp_104_reg_3489_reg[0]_i_7 
       (.CI(\tmp_104_reg_3489_reg[0]_i_13_n_0 ),
        .CO({\tmp_104_reg_3489_reg[0]_i_7_n_0 ,\tmp_104_reg_3489_reg[0]_i_7_n_1 ,\tmp_104_reg_3489_reg[0]_i_7_n_2 ,\tmp_104_reg_3489_reg[0]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({threshold2_mac_muocq_U76_n_17,threshold2_mac_muocq_U76_n_18,threshold2_mac_muocq_U76_n_19,threshold2_mac_muocq_U76_n_20}),
        .O({\tmp_104_reg_3489_reg[0]_i_7_n_4 ,\tmp_104_reg_3489_reg[0]_i_7_n_5 ,\tmp_104_reg_3489_reg[0]_i_7_n_6 ,\tmp_104_reg_3489_reg[0]_i_7_n_7 }),
        .S({\tmp_104_reg_3489[0]_i_14_n_0 ,\tmp_104_reg_3489[0]_i_15_n_0 ,\tmp_104_reg_3489[0]_i_16_n_0 ,\tmp_104_reg_3489[0]_i_17_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_20_reg_3086[3]_i_2 
       (.I0(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[1] ),
        .O(\tmp_20_reg_3086[3]_i_2_n_0 ));
  FDRE \tmp_20_reg_3086_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_20_fu_659_p2[0]),
        .Q(tmp_20_reg_3086[0]),
        .R(1'b0));
  FDRE \tmp_20_reg_3086_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_20_fu_659_p2[10]),
        .Q(tmp_20_reg_3086[10]),
        .R(1'b0));
  FDRE \tmp_20_reg_3086_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_20_fu_659_p2[11]),
        .Q(tmp_20_reg_3086[11]),
        .R(1'b0));
  CARRY4 \tmp_20_reg_3086_reg[11]_i_1 
       (.CI(\tmp_20_reg_3086_reg[7]_i_1_n_0 ),
        .CO({\tmp_20_reg_3086_reg[11]_i_1_n_0 ,\tmp_20_reg_3086_reg[11]_i_1_n_1 ,\tmp_20_reg_3086_reg[11]_i_1_n_2 ,\tmp_20_reg_3086_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_20_fu_659_p2[11:8]),
        .S({\p_src_cols_V_read_cas_reg_2827_reg_n_0_[11] ,\p_src_cols_V_read_cas_reg_2827_reg_n_0_[10] ,\p_src_cols_V_read_cas_reg_2827_reg_n_0_[9] ,\p_src_cols_V_read_cas_reg_2827_reg_n_0_[8] }));
  FDRE \tmp_20_reg_3086_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_20_fu_659_p2[12]),
        .Q(tmp_20_reg_3086[12]),
        .R(1'b0));
  FDRE \tmp_20_reg_3086_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_20_fu_659_p2[13]),
        .Q(tmp_20_reg_3086[13]),
        .R(1'b0));
  FDRE \tmp_20_reg_3086_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_20_fu_659_p2[14]),
        .Q(tmp_20_reg_3086[14]),
        .R(1'b0));
  FDRE \tmp_20_reg_3086_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_20_fu_659_p2[15]),
        .Q(tmp_20_reg_3086[15]),
        .R(1'b0));
  CARRY4 \tmp_20_reg_3086_reg[15]_i_1 
       (.CI(\tmp_20_reg_3086_reg[11]_i_1_n_0 ),
        .CO({\tmp_20_reg_3086_reg[15]_i_1_n_0 ,\tmp_20_reg_3086_reg[15]_i_1_n_1 ,\tmp_20_reg_3086_reg[15]_i_1_n_2 ,\tmp_20_reg_3086_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_20_fu_659_p2[15:12]),
        .S({\p_src_cols_V_read_cas_reg_2827_reg_n_0_[15] ,\p_src_cols_V_read_cas_reg_2827_reg_n_0_[14] ,\p_src_cols_V_read_cas_reg_2827_reg_n_0_[13] ,\p_src_cols_V_read_cas_reg_2827_reg_n_0_[12] }));
  FDRE \tmp_20_reg_3086_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_20_fu_659_p2[16]),
        .Q(tmp_20_reg_3086[16]),
        .R(1'b0));
  CARRY4 \tmp_20_reg_3086_reg[16]_i_1 
       (.CI(\tmp_20_reg_3086_reg[15]_i_1_n_0 ),
        .CO({\NLW_tmp_20_reg_3086_reg[16]_i_1_CO_UNCONNECTED [3:1],tmp_20_fu_659_p2[16]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_20_reg_3086_reg[16]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \tmp_20_reg_3086_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_20_fu_659_p2[1]),
        .Q(tmp_20_reg_3086[1]),
        .R(1'b0));
  FDRE \tmp_20_reg_3086_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_20_fu_659_p2[2]),
        .Q(tmp_20_reg_3086[2]),
        .R(1'b0));
  FDRE \tmp_20_reg_3086_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_20_fu_659_p2[3]),
        .Q(tmp_20_reg_3086[3]),
        .R(1'b0));
  CARRY4 \tmp_20_reg_3086_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_20_reg_3086_reg[3]_i_1_n_0 ,\tmp_20_reg_3086_reg[3]_i_1_n_1 ,\tmp_20_reg_3086_reg[3]_i_1_n_2 ,\tmp_20_reg_3086_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\p_src_cols_V_read_cas_reg_2827_reg_n_0_[1] ,1'b0}),
        .O(tmp_20_fu_659_p2[3:0]),
        .S({\p_src_cols_V_read_cas_reg_2827_reg_n_0_[3] ,\p_src_cols_V_read_cas_reg_2827_reg_n_0_[2] ,\tmp_20_reg_3086[3]_i_2_n_0 ,\p_src_cols_V_read_cas_reg_2827_reg_n_0_[0] }));
  FDRE \tmp_20_reg_3086_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_20_fu_659_p2[4]),
        .Q(tmp_20_reg_3086[4]),
        .R(1'b0));
  FDRE \tmp_20_reg_3086_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_20_fu_659_p2[5]),
        .Q(tmp_20_reg_3086[5]),
        .R(1'b0));
  FDRE \tmp_20_reg_3086_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_20_fu_659_p2[6]),
        .Q(tmp_20_reg_3086[6]),
        .R(1'b0));
  FDRE \tmp_20_reg_3086_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_20_fu_659_p2[7]),
        .Q(tmp_20_reg_3086[7]),
        .R(1'b0));
  CARRY4 \tmp_20_reg_3086_reg[7]_i_1 
       (.CI(\tmp_20_reg_3086_reg[3]_i_1_n_0 ),
        .CO({\tmp_20_reg_3086_reg[7]_i_1_n_0 ,\tmp_20_reg_3086_reg[7]_i_1_n_1 ,\tmp_20_reg_3086_reg[7]_i_1_n_2 ,\tmp_20_reg_3086_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_20_fu_659_p2[7:4]),
        .S({\p_src_cols_V_read_cas_reg_2827_reg_n_0_[7] ,\p_src_cols_V_read_cas_reg_2827_reg_n_0_[6] ,\p_src_cols_V_read_cas_reg_2827_reg_n_0_[5] ,\p_src_cols_V_read_cas_reg_2827_reg_n_0_[4] }));
  FDRE \tmp_20_reg_3086_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_20_fu_659_p2[8]),
        .Q(tmp_20_reg_3086[8]),
        .R(1'b0));
  FDRE \tmp_20_reg_3086_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_20_fu_659_p2[9]),
        .Q(tmp_20_reg_3086[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    \tmp_21_reg_3091[16]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(tmp_s_reg_606[0]),
        .I2(tmp_s_reg_606[1]),
        .O(ap_NS_fsm1));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_21_reg_3091[3]_i_2 
       (.I0(p_src_rows_V_read_cas_reg_2834[1]),
        .O(\tmp_21_reg_3091[3]_i_2_n_0 ));
  FDRE \tmp_21_reg_3091_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_21_fu_664_p2[0]),
        .Q(tmp_21_reg_3091[0]),
        .R(1'b0));
  FDRE \tmp_21_reg_3091_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_21_fu_664_p2[10]),
        .Q(tmp_21_reg_3091[10]),
        .R(1'b0));
  FDRE \tmp_21_reg_3091_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_21_fu_664_p2[11]),
        .Q(tmp_21_reg_3091[11]),
        .R(1'b0));
  CARRY4 \tmp_21_reg_3091_reg[11]_i_1 
       (.CI(\tmp_21_reg_3091_reg[7]_i_1_n_0 ),
        .CO({\tmp_21_reg_3091_reg[11]_i_1_n_0 ,\tmp_21_reg_3091_reg[11]_i_1_n_1 ,\tmp_21_reg_3091_reg[11]_i_1_n_2 ,\tmp_21_reg_3091_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_21_fu_664_p2[11:8]),
        .S(p_src_rows_V_read_cas_reg_2834[11:8]));
  FDRE \tmp_21_reg_3091_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_21_fu_664_p2[12]),
        .Q(tmp_21_reg_3091[12]),
        .R(1'b0));
  FDRE \tmp_21_reg_3091_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_21_fu_664_p2[13]),
        .Q(tmp_21_reg_3091[13]),
        .R(1'b0));
  FDRE \tmp_21_reg_3091_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_21_fu_664_p2[14]),
        .Q(tmp_21_reg_3091[14]),
        .R(1'b0));
  FDRE \tmp_21_reg_3091_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_21_fu_664_p2[15]),
        .Q(tmp_21_reg_3091[15]),
        .R(1'b0));
  CARRY4 \tmp_21_reg_3091_reg[15]_i_1 
       (.CI(\tmp_21_reg_3091_reg[11]_i_1_n_0 ),
        .CO({\tmp_21_reg_3091_reg[15]_i_1_n_0 ,\tmp_21_reg_3091_reg[15]_i_1_n_1 ,\tmp_21_reg_3091_reg[15]_i_1_n_2 ,\tmp_21_reg_3091_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_21_fu_664_p2[15:12]),
        .S(p_src_rows_V_read_cas_reg_2834[15:12]));
  FDRE \tmp_21_reg_3091_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_21_fu_664_p2[16]),
        .Q(tmp_21_reg_3091[16]),
        .R(1'b0));
  CARRY4 \tmp_21_reg_3091_reg[16]_i_2 
       (.CI(\tmp_21_reg_3091_reg[15]_i_1_n_0 ),
        .CO({\NLW_tmp_21_reg_3091_reg[16]_i_2_CO_UNCONNECTED [3:1],tmp_21_fu_664_p2[16]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_21_reg_3091_reg[16]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \tmp_21_reg_3091_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_21_fu_664_p2[1]),
        .Q(tmp_21_reg_3091[1]),
        .R(1'b0));
  FDRE \tmp_21_reg_3091_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_21_fu_664_p2[2]),
        .Q(tmp_21_reg_3091[2]),
        .R(1'b0));
  FDRE \tmp_21_reg_3091_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_21_fu_664_p2[3]),
        .Q(tmp_21_reg_3091[3]),
        .R(1'b0));
  CARRY4 \tmp_21_reg_3091_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_21_reg_3091_reg[3]_i_1_n_0 ,\tmp_21_reg_3091_reg[3]_i_1_n_1 ,\tmp_21_reg_3091_reg[3]_i_1_n_2 ,\tmp_21_reg_3091_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_src_rows_V_read_cas_reg_2834[1],1'b0}),
        .O(tmp_21_fu_664_p2[3:0]),
        .S({p_src_rows_V_read_cas_reg_2834[3:2],\tmp_21_reg_3091[3]_i_2_n_0 ,p_src_rows_V_read_cas_reg_2834[0]}));
  FDRE \tmp_21_reg_3091_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_21_fu_664_p2[4]),
        .Q(tmp_21_reg_3091[4]),
        .R(1'b0));
  FDRE \tmp_21_reg_3091_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_21_fu_664_p2[5]),
        .Q(tmp_21_reg_3091[5]),
        .R(1'b0));
  FDRE \tmp_21_reg_3091_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_21_fu_664_p2[6]),
        .Q(tmp_21_reg_3091[6]),
        .R(1'b0));
  FDRE \tmp_21_reg_3091_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_21_fu_664_p2[7]),
        .Q(tmp_21_reg_3091[7]),
        .R(1'b0));
  CARRY4 \tmp_21_reg_3091_reg[7]_i_1 
       (.CI(\tmp_21_reg_3091_reg[3]_i_1_n_0 ),
        .CO({\tmp_21_reg_3091_reg[7]_i_1_n_0 ,\tmp_21_reg_3091_reg[7]_i_1_n_1 ,\tmp_21_reg_3091_reg[7]_i_1_n_2 ,\tmp_21_reg_3091_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_21_fu_664_p2[7:4]),
        .S(p_src_rows_V_read_cas_reg_2834[7:4]));
  FDRE \tmp_21_reg_3091_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_21_fu_664_p2[8]),
        .Q(tmp_21_reg_3091[8]),
        .R(1'b0));
  FDRE \tmp_21_reg_3091_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_21_fu_664_p2[9]),
        .Q(tmp_21_reg_3091[9]),
        .R(1'b0));
  FDRE \tmp_22_reg_3103_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_22_fu_692_p2),
        .Q(tmp_22_reg_3103),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_25_reg_3115[0]_i_1 
       (.I0(\p_src_cols_V_read_reg_163_reg[15] [0]),
        .O(tmp_25_fu_719_p2));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_25_reg_3115[1]_i_1 
       (.I0(\p_src_cols_V_read_reg_163_reg[15] [0]),
        .I1(\p_src_cols_V_read_reg_163_reg[15] [1]),
        .O(\tmp_25_reg_3115[1]_i_1_n_0 ));
  FDRE \tmp_25_reg_3115_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_25_fu_719_p2),
        .Q(\col_assign_1_0_t_reg_3231_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \tmp_25_reg_3115_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\tmp_25_reg_3115[1]_i_1_n_0 ),
        .Q(\col_assign_1_0_t_reg_3231_reg[1]_0 [1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_26_reg_3129[0]_i_10 
       (.I0(\t_V_reg_617_reg_n_0_[12] ),
        .I1(p_src_rows_V_read_cas_reg_2834[12]),
        .I2(p_src_rows_V_read_cas_reg_2834[13]),
        .I3(\t_V_reg_617_reg_n_0_[13] ),
        .O(\tmp_26_reg_3129[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_26_reg_3129[0]_i_11 
       (.I0(\t_V_reg_617_reg_n_0_[10] ),
        .I1(p_src_rows_V_read_cas_reg_2834[10]),
        .I2(p_src_rows_V_read_cas_reg_2834[11]),
        .I3(\t_V_reg_617_reg_n_0_[11] ),
        .O(\tmp_26_reg_3129[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_26_reg_3129[0]_i_12 
       (.I0(\t_V_reg_617_reg_n_0_[8] ),
        .I1(p_src_rows_V_read_cas_reg_2834[8]),
        .I2(p_src_rows_V_read_cas_reg_2834[9]),
        .I3(\t_V_reg_617_reg_n_0_[9] ),
        .O(\tmp_26_reg_3129[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_26_reg_3129[0]_i_13 
       (.I0(p_src_rows_V_read_cas_reg_2834[6]),
        .I1(\t_V_reg_617_reg_n_0_[6] ),
        .I2(\t_V_reg_617_reg_n_0_[7] ),
        .I3(p_src_rows_V_read_cas_reg_2834[7]),
        .O(\tmp_26_reg_3129[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_26_reg_3129[0]_i_14 
       (.I0(p_src_rows_V_read_cas_reg_2834[4]),
        .I1(\t_V_reg_617_reg_n_0_[4] ),
        .I2(\t_V_reg_617_reg_n_0_[5] ),
        .I3(p_src_rows_V_read_cas_reg_2834[5]),
        .O(\tmp_26_reg_3129[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_26_reg_3129[0]_i_15 
       (.I0(p_src_rows_V_read_cas_reg_2834[2]),
        .I1(\t_V_reg_617_reg_n_0_[2] ),
        .I2(\t_V_reg_617_reg_n_0_[3] ),
        .I3(p_src_rows_V_read_cas_reg_2834[3]),
        .O(\tmp_26_reg_3129[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_26_reg_3129[0]_i_16 
       (.I0(p_src_rows_V_read_cas_reg_2834[0]),
        .I1(\t_V_reg_617_reg_n_0_[0] ),
        .I2(\t_V_reg_617_reg_n_0_[1] ),
        .I3(p_src_rows_V_read_cas_reg_2834[1]),
        .O(\tmp_26_reg_3129[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_26_reg_3129[0]_i_17 
       (.I0(\t_V_reg_617_reg_n_0_[6] ),
        .I1(p_src_rows_V_read_cas_reg_2834[6]),
        .I2(p_src_rows_V_read_cas_reg_2834[7]),
        .I3(\t_V_reg_617_reg_n_0_[7] ),
        .O(\tmp_26_reg_3129[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_26_reg_3129[0]_i_18 
       (.I0(\t_V_reg_617_reg_n_0_[4] ),
        .I1(p_src_rows_V_read_cas_reg_2834[4]),
        .I2(p_src_rows_V_read_cas_reg_2834[5]),
        .I3(\t_V_reg_617_reg_n_0_[5] ),
        .O(\tmp_26_reg_3129[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_26_reg_3129[0]_i_19 
       (.I0(\t_V_reg_617_reg_n_0_[2] ),
        .I1(p_src_rows_V_read_cas_reg_2834[2]),
        .I2(p_src_rows_V_read_cas_reg_2834[3]),
        .I3(\t_V_reg_617_reg_n_0_[3] ),
        .O(\tmp_26_reg_3129[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_26_reg_3129[0]_i_20 
       (.I0(\t_V_reg_617_reg_n_0_[0] ),
        .I1(p_src_rows_V_read_cas_reg_2834[0]),
        .I2(p_src_rows_V_read_cas_reg_2834[1]),
        .I3(\t_V_reg_617_reg_n_0_[1] ),
        .O(\tmp_26_reg_3129[0]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_26_reg_3129[0]_i_3 
       (.I0(\t_V_reg_617_reg_n_0_[16] ),
        .O(\tmp_26_reg_3129[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_26_reg_3129[0]_i_5 
       (.I0(p_src_rows_V_read_cas_reg_2834[14]),
        .I1(\t_V_reg_617_reg_n_0_[14] ),
        .I2(\t_V_reg_617_reg_n_0_[15] ),
        .I3(p_src_rows_V_read_cas_reg_2834[15]),
        .O(\tmp_26_reg_3129[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_26_reg_3129[0]_i_6 
       (.I0(p_src_rows_V_read_cas_reg_2834[12]),
        .I1(\t_V_reg_617_reg_n_0_[12] ),
        .I2(\t_V_reg_617_reg_n_0_[13] ),
        .I3(p_src_rows_V_read_cas_reg_2834[13]),
        .O(\tmp_26_reg_3129[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_26_reg_3129[0]_i_7 
       (.I0(p_src_rows_V_read_cas_reg_2834[10]),
        .I1(\t_V_reg_617_reg_n_0_[10] ),
        .I2(\t_V_reg_617_reg_n_0_[11] ),
        .I3(p_src_rows_V_read_cas_reg_2834[11]),
        .O(\tmp_26_reg_3129[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_26_reg_3129[0]_i_8 
       (.I0(p_src_rows_V_read_cas_reg_2834[8]),
        .I1(\t_V_reg_617_reg_n_0_[8] ),
        .I2(\t_V_reg_617_reg_n_0_[9] ),
        .I3(p_src_rows_V_read_cas_reg_2834[9]),
        .O(\tmp_26_reg_3129[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_26_reg_3129[0]_i_9 
       (.I0(\t_V_reg_617_reg_n_0_[14] ),
        .I1(p_src_rows_V_read_cas_reg_2834[14]),
        .I2(p_src_rows_V_read_cas_reg_2834[15]),
        .I3(\t_V_reg_617_reg_n_0_[15] ),
        .O(\tmp_26_reg_3129[0]_i_9_n_0 ));
  FDRE \tmp_26_reg_3129_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_3138[0]_i_1_n_0 ),
        .D(tmp_26_fu_736_p2),
        .Q(tmp_26_reg_3129),
        .R(1'b0));
  CARRY4 \tmp_26_reg_3129_reg[0]_i_1 
       (.CI(\tmp_26_reg_3129_reg[0]_i_2_n_0 ),
        .CO({\NLW_tmp_26_reg_3129_reg[0]_i_1_CO_UNCONNECTED [3:1],tmp_26_fu_736_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_26_reg_3129_reg[0]_i_1_O_UNCONNECTED [3:2],tmp_358_0_0_not_fu_741_p2,\NLW_tmp_26_reg_3129_reg[0]_i_1_O_UNCONNECTED [0]}),
        .S({1'b0,1'b0,1'b1,\tmp_26_reg_3129[0]_i_3_n_0 }));
  CARRY4 \tmp_26_reg_3129_reg[0]_i_2 
       (.CI(\tmp_26_reg_3129_reg[0]_i_4_n_0 ),
        .CO({\tmp_26_reg_3129_reg[0]_i_2_n_0 ,\tmp_26_reg_3129_reg[0]_i_2_n_1 ,\tmp_26_reg_3129_reg[0]_i_2_n_2 ,\tmp_26_reg_3129_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_26_reg_3129[0]_i_5_n_0 ,\tmp_26_reg_3129[0]_i_6_n_0 ,\tmp_26_reg_3129[0]_i_7_n_0 ,\tmp_26_reg_3129[0]_i_8_n_0 }),
        .O(\NLW_tmp_26_reg_3129_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_26_reg_3129[0]_i_9_n_0 ,\tmp_26_reg_3129[0]_i_10_n_0 ,\tmp_26_reg_3129[0]_i_11_n_0 ,\tmp_26_reg_3129[0]_i_12_n_0 }));
  CARRY4 \tmp_26_reg_3129_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\tmp_26_reg_3129_reg[0]_i_4_n_0 ,\tmp_26_reg_3129_reg[0]_i_4_n_1 ,\tmp_26_reg_3129_reg[0]_i_4_n_2 ,\tmp_26_reg_3129_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_26_reg_3129[0]_i_13_n_0 ,\tmp_26_reg_3129[0]_i_14_n_0 ,\tmp_26_reg_3129[0]_i_15_n_0 ,\tmp_26_reg_3129[0]_i_16_n_0 }),
        .O(\NLW_tmp_26_reg_3129_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\tmp_26_reg_3129[0]_i_17_n_0 ,\tmp_26_reg_3129[0]_i_18_n_0 ,\tmp_26_reg_3129[0]_i_19_n_0 ,\tmp_26_reg_3129[0]_i_20_n_0 }));
  LUT5 #(
    .INIT(32'hDF10CF00)) 
    \tmp_27_reg_3143[0]_i_1 
       (.I0(icmp_fu_757_p2),
        .I1(exitcond390_i_fu_725_p2),
        .I2(ap_CS_fsm_state3),
        .I3(\tmp_27_reg_3143_reg_n_0_[0] ),
        .I4(\t_V_reg_617_reg_n_0_[0] ),
        .O(\tmp_27_reg_3143[0]_i_1_n_0 ));
  FDRE \tmp_27_reg_3143_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_27_reg_3143[0]_i_1_n_0 ),
        .Q(\tmp_27_reg_3143_reg_n_0_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_28_reg_3151[0]_i_10 
       (.I0(\t_V_reg_617_reg_n_0_[12] ),
        .I1(p_src_rows_V_read_cas_reg_2834[12]),
        .I2(p_src_rows_V_read_cas_reg_2834[13]),
        .I3(\t_V_reg_617_reg_n_0_[13] ),
        .O(\tmp_28_reg_3151[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_28_reg_3151[0]_i_11 
       (.I0(\t_V_reg_617_reg_n_0_[10] ),
        .I1(p_src_rows_V_read_cas_reg_2834[10]),
        .I2(p_src_rows_V_read_cas_reg_2834[11]),
        .I3(\t_V_reg_617_reg_n_0_[11] ),
        .O(\tmp_28_reg_3151[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_28_reg_3151[0]_i_12 
       (.I0(\t_V_reg_617_reg_n_0_[8] ),
        .I1(p_src_rows_V_read_cas_reg_2834[8]),
        .I2(p_src_rows_V_read_cas_reg_2834[9]),
        .I3(\t_V_reg_617_reg_n_0_[9] ),
        .O(\tmp_28_reg_3151[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_28_reg_3151[0]_i_13 
       (.I0(\t_V_reg_617_reg_n_0_[6] ),
        .I1(p_src_rows_V_read_cas_reg_2834[6]),
        .I2(p_src_rows_V_read_cas_reg_2834[7]),
        .I3(\t_V_reg_617_reg_n_0_[7] ),
        .O(\tmp_28_reg_3151[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_28_reg_3151[0]_i_14 
       (.I0(\t_V_reg_617_reg_n_0_[4] ),
        .I1(p_src_rows_V_read_cas_reg_2834[4]),
        .I2(p_src_rows_V_read_cas_reg_2834[5]),
        .I3(\t_V_reg_617_reg_n_0_[5] ),
        .O(\tmp_28_reg_3151[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_28_reg_3151[0]_i_15 
       (.I0(\t_V_reg_617_reg_n_0_[2] ),
        .I1(p_src_rows_V_read_cas_reg_2834[2]),
        .I2(p_src_rows_V_read_cas_reg_2834[3]),
        .I3(\t_V_reg_617_reg_n_0_[3] ),
        .O(\tmp_28_reg_3151[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_28_reg_3151[0]_i_16 
       (.I0(\t_V_reg_617_reg_n_0_[0] ),
        .I1(p_src_rows_V_read_cas_reg_2834[0]),
        .I2(p_src_rows_V_read_cas_reg_2834[1]),
        .I3(\t_V_reg_617_reg_n_0_[1] ),
        .O(\tmp_28_reg_3151[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_28_reg_3151[0]_i_17 
       (.I0(\t_V_reg_617_reg_n_0_[6] ),
        .I1(p_src_rows_V_read_cas_reg_2834[6]),
        .I2(p_src_rows_V_read_cas_reg_2834[7]),
        .I3(\t_V_reg_617_reg_n_0_[7] ),
        .O(\tmp_28_reg_3151[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_28_reg_3151[0]_i_18 
       (.I0(\t_V_reg_617_reg_n_0_[4] ),
        .I1(p_src_rows_V_read_cas_reg_2834[4]),
        .I2(p_src_rows_V_read_cas_reg_2834[5]),
        .I3(\t_V_reg_617_reg_n_0_[5] ),
        .O(\tmp_28_reg_3151[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_28_reg_3151[0]_i_19 
       (.I0(\t_V_reg_617_reg_n_0_[2] ),
        .I1(p_src_rows_V_read_cas_reg_2834[2]),
        .I2(p_src_rows_V_read_cas_reg_2834[3]),
        .I3(\t_V_reg_617_reg_n_0_[3] ),
        .O(\tmp_28_reg_3151[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_28_reg_3151[0]_i_20 
       (.I0(\t_V_reg_617_reg_n_0_[0] ),
        .I1(p_src_rows_V_read_cas_reg_2834[0]),
        .I2(p_src_rows_V_read_cas_reg_2834[1]),
        .I3(\t_V_reg_617_reg_n_0_[1] ),
        .O(\tmp_28_reg_3151[0]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_28_reg_3151[0]_i_3 
       (.I0(\t_V_reg_617_reg_n_0_[16] ),
        .O(\tmp_28_reg_3151[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_28_reg_3151[0]_i_5 
       (.I0(\t_V_reg_617_reg_n_0_[14] ),
        .I1(p_src_rows_V_read_cas_reg_2834[14]),
        .I2(p_src_rows_V_read_cas_reg_2834[15]),
        .I3(\t_V_reg_617_reg_n_0_[15] ),
        .O(\tmp_28_reg_3151[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_28_reg_3151[0]_i_6 
       (.I0(\t_V_reg_617_reg_n_0_[12] ),
        .I1(p_src_rows_V_read_cas_reg_2834[12]),
        .I2(p_src_rows_V_read_cas_reg_2834[13]),
        .I3(\t_V_reg_617_reg_n_0_[13] ),
        .O(\tmp_28_reg_3151[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_28_reg_3151[0]_i_7 
       (.I0(\t_V_reg_617_reg_n_0_[10] ),
        .I1(p_src_rows_V_read_cas_reg_2834[10]),
        .I2(p_src_rows_V_read_cas_reg_2834[11]),
        .I3(\t_V_reg_617_reg_n_0_[11] ),
        .O(\tmp_28_reg_3151[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_28_reg_3151[0]_i_8 
       (.I0(\t_V_reg_617_reg_n_0_[8] ),
        .I1(p_src_rows_V_read_cas_reg_2834[8]),
        .I2(p_src_rows_V_read_cas_reg_2834[9]),
        .I3(\t_V_reg_617_reg_n_0_[9] ),
        .O(\tmp_28_reg_3151[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_28_reg_3151[0]_i_9 
       (.I0(\t_V_reg_617_reg_n_0_[14] ),
        .I1(p_src_rows_V_read_cas_reg_2834[14]),
        .I2(p_src_rows_V_read_cas_reg_2834[15]),
        .I3(\t_V_reg_617_reg_n_0_[15] ),
        .O(\tmp_28_reg_3151[0]_i_9_n_0 ));
  FDRE \tmp_28_reg_3151_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_3138[0]_i_1_n_0 ),
        .D(tmp_28_fu_775_p2),
        .Q(tmp_28_reg_3151),
        .R(1'b0));
  CARRY4 \tmp_28_reg_3151_reg[0]_i_1 
       (.CI(\tmp_28_reg_3151_reg[0]_i_2_n_0 ),
        .CO({\NLW_tmp_28_reg_3151_reg[0]_i_1_CO_UNCONNECTED [3:1],tmp_28_fu_775_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\t_V_reg_617_reg_n_0_[16] }),
        .O(\NLW_tmp_28_reg_3151_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\tmp_28_reg_3151[0]_i_3_n_0 }));
  CARRY4 \tmp_28_reg_3151_reg[0]_i_2 
       (.CI(\tmp_28_reg_3151_reg[0]_i_4_n_0 ),
        .CO({\tmp_28_reg_3151_reg[0]_i_2_n_0 ,\tmp_28_reg_3151_reg[0]_i_2_n_1 ,\tmp_28_reg_3151_reg[0]_i_2_n_2 ,\tmp_28_reg_3151_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_28_reg_3151[0]_i_5_n_0 ,\tmp_28_reg_3151[0]_i_6_n_0 ,\tmp_28_reg_3151[0]_i_7_n_0 ,\tmp_28_reg_3151[0]_i_8_n_0 }),
        .O(\NLW_tmp_28_reg_3151_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_28_reg_3151[0]_i_9_n_0 ,\tmp_28_reg_3151[0]_i_10_n_0 ,\tmp_28_reg_3151[0]_i_11_n_0 ,\tmp_28_reg_3151[0]_i_12_n_0 }));
  CARRY4 \tmp_28_reg_3151_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\tmp_28_reg_3151_reg[0]_i_4_n_0 ,\tmp_28_reg_3151_reg[0]_i_4_n_1 ,\tmp_28_reg_3151_reg[0]_i_4_n_2 ,\tmp_28_reg_3151_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_28_reg_3151[0]_i_13_n_0 ,\tmp_28_reg_3151[0]_i_14_n_0 ,\tmp_28_reg_3151[0]_i_15_n_0 ,\tmp_28_reg_3151[0]_i_16_n_0 }),
        .O(\NLW_tmp_28_reg_3151_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\tmp_28_reg_3151[0]_i_17_n_0 ,\tmp_28_reg_3151[0]_i_18_n_0 ,\tmp_28_reg_3151[0]_i_19_n_0 ,\tmp_28_reg_3151[0]_i_20_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_354_2_cast_cast_s_reg_3110[3]_i_2 
       (.I0(\p_src_cols_V_read_reg_163_reg[15] [2]),
        .O(\tmp_354_2_cast_cast_s_reg_3110[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_354_2_cast_cast_s_reg_3110[3]_i_3 
       (.I0(\p_src_cols_V_read_reg_163_reg[15] [1]),
        .O(\tmp_354_2_cast_cast_s_reg_3110[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_354_2_cast_cast_s_reg_3110[3]_i_4 
       (.I0(\p_src_cols_V_read_reg_163_reg[15] [0]),
        .O(\tmp_354_2_cast_cast_s_reg_3110[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_354_2_cast_cast_s_reg_3110[7]_i_2 
       (.I0(\p_src_cols_V_read_reg_163_reg[15] [6]),
        .O(\tmp_354_2_cast_cast_s_reg_3110[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_354_2_cast_cast_s_reg_3110[7]_i_3 
       (.I0(\p_src_cols_V_read_reg_163_reg[15] [5]),
        .O(\tmp_354_2_cast_cast_s_reg_3110[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_354_2_cast_cast_s_reg_3110[7]_i_4 
       (.I0(\p_src_cols_V_read_reg_163_reg[15] [4]),
        .O(\tmp_354_2_cast_cast_s_reg_3110[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_354_2_cast_cast_s_reg_3110[7]_i_5 
       (.I0(\p_src_cols_V_read_reg_163_reg[15] [3]),
        .O(\tmp_354_2_cast_cast_s_reg_3110[7]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_354_2_cast_cast_s_reg_3110[9]_i_2 
       (.I0(\p_src_cols_V_read_reg_163_reg[15] [8]),
        .O(\tmp_354_2_cast_cast_s_reg_3110[9]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_354_2_cast_cast_s_reg_3110[9]_i_3 
       (.I0(\p_src_cols_V_read_reg_163_reg[15] [7]),
        .O(\tmp_354_2_cast_cast_s_reg_3110[9]_i_3_n_0 ));
  FDRE \tmp_354_2_cast_cast_s_reg_3110_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_354_2_fu_709_p2[1]),
        .Q(tmp_354_2_cast_cast_s_reg_3110_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_354_2_cast_cast_s_reg_3110_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_354_2_fu_709_p2[2]),
        .Q(tmp_354_2_cast_cast_s_reg_3110_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_354_2_cast_cast_s_reg_3110_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_354_2_fu_709_p2[3]),
        .Q(tmp_354_2_cast_cast_s_reg_3110_reg__0[2]),
        .R(1'b0));
  CARRY4 \tmp_354_2_cast_cast_s_reg_3110_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_354_2_cast_cast_s_reg_3110_reg[3]_i_1_n_0 ,\tmp_354_2_cast_cast_s_reg_3110_reg[3]_i_1_n_1 ,\tmp_354_2_cast_cast_s_reg_3110_reg[3]_i_1_n_2 ,\tmp_354_2_cast_cast_s_reg_3110_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_src_cols_V_read_reg_163_reg[15] [2:0],1'b0}),
        .O({tmp_354_2_fu_709_p2[3:1],\NLW_tmp_354_2_cast_cast_s_reg_3110_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_354_2_cast_cast_s_reg_3110[3]_i_2_n_0 ,\tmp_354_2_cast_cast_s_reg_3110[3]_i_3_n_0 ,\tmp_354_2_cast_cast_s_reg_3110[3]_i_4_n_0 ,1'b0}));
  FDRE \tmp_354_2_cast_cast_s_reg_3110_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_354_2_fu_709_p2[4]),
        .Q(tmp_354_2_cast_cast_s_reg_3110_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_354_2_cast_cast_s_reg_3110_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_354_2_fu_709_p2[5]),
        .Q(tmp_354_2_cast_cast_s_reg_3110_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_354_2_cast_cast_s_reg_3110_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_354_2_fu_709_p2[6]),
        .Q(tmp_354_2_cast_cast_s_reg_3110_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_354_2_cast_cast_s_reg_3110_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_354_2_fu_709_p2[7]),
        .Q(tmp_354_2_cast_cast_s_reg_3110_reg__0[6]),
        .R(1'b0));
  CARRY4 \tmp_354_2_cast_cast_s_reg_3110_reg[7]_i_1 
       (.CI(\tmp_354_2_cast_cast_s_reg_3110_reg[3]_i_1_n_0 ),
        .CO({\tmp_354_2_cast_cast_s_reg_3110_reg[7]_i_1_n_0 ,\tmp_354_2_cast_cast_s_reg_3110_reg[7]_i_1_n_1 ,\tmp_354_2_cast_cast_s_reg_3110_reg[7]_i_1_n_2 ,\tmp_354_2_cast_cast_s_reg_3110_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\p_src_cols_V_read_reg_163_reg[15] [6:3]),
        .O(tmp_354_2_fu_709_p2[7:4]),
        .S({\tmp_354_2_cast_cast_s_reg_3110[7]_i_2_n_0 ,\tmp_354_2_cast_cast_s_reg_3110[7]_i_3_n_0 ,\tmp_354_2_cast_cast_s_reg_3110[7]_i_4_n_0 ,\tmp_354_2_cast_cast_s_reg_3110[7]_i_5_n_0 }));
  FDRE \tmp_354_2_cast_cast_s_reg_3110_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_354_2_fu_709_p2[8]),
        .Q(tmp_354_2_cast_cast_s_reg_3110_reg__0[7]),
        .R(1'b0));
  FDRE \tmp_354_2_cast_cast_s_reg_3110_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_354_2_fu_709_p2[9]),
        .Q(tmp_354_2_cast_cast_s_reg_3110_reg__0[8]),
        .R(1'b0));
  CARRY4 \tmp_354_2_cast_cast_s_reg_3110_reg[9]_i_1 
       (.CI(\tmp_354_2_cast_cast_s_reg_3110_reg[7]_i_1_n_0 ),
        .CO({\NLW_tmp_354_2_cast_cast_s_reg_3110_reg[9]_i_1_CO_UNCONNECTED [3:1],\tmp_354_2_cast_cast_s_reg_3110_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\p_src_cols_V_read_reg_163_reg[15] [7]}),
        .O({\NLW_tmp_354_2_cast_cast_s_reg_3110_reg[9]_i_1_O_UNCONNECTED [3:2],tmp_354_2_fu_709_p2[9:8]}),
        .S({1'b0,1'b0,\tmp_354_2_cast_cast_s_reg_3110[9]_i_2_n_0 ,\tmp_354_2_cast_cast_s_reg_3110[9]_i_3_n_0 }));
  FDRE \tmp_358_0_0_not_reg_3133_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_3138[0]_i_1_n_0 ),
        .D(tmp_358_0_0_not_fu_741_p2),
        .Q(tmp_358_0_0_not_reg_3133),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCF00DF10)) 
    \tmp_402_0_1_reg_3147[0]_i_1 
       (.I0(icmp_fu_757_p2),
        .I1(exitcond390_i_fu_725_p2),
        .I2(ap_CS_fsm_state3),
        .I3(\tmp_402_0_1_reg_3147_reg_n_0_[0] ),
        .I4(\t_V_reg_617_reg_n_0_[0] ),
        .O(\tmp_402_0_1_reg_3147[0]_i_1_n_0 ));
  FDRE \tmp_402_0_1_reg_3147_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_402_0_1_reg_3147[0]_i_1_n_0 ),
        .Q(\tmp_402_0_1_reg_3147_reg_n_0_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_60_reg_3454[1]_i_2 
       (.I0(threshold2_mac_muocq_U74_n_1),
        .I1(p_Val2_89_0_2_cast_fu_2261_p1[23]),
        .O(\tmp_60_reg_3454[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_60_reg_3454[1]_i_3 
       (.I0(threshold2_mac_muocq_U74_n_2),
        .I1(p_Val2_89_0_2_cast_fu_2261_p1[22]),
        .O(\tmp_60_reg_3454[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_60_reg_3454[1]_i_4 
       (.I0(threshold2_mac_muocq_U74_n_3),
        .I1(p_Val2_89_0_2_cast_fu_2261_p1[21]),
        .O(\tmp_60_reg_3454[1]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_60_reg_3454[1]_i_5 
       (.I0(threshold2_mac_muocq_U74_n_4),
        .I1(p_Val2_89_0_2_cast_fu_2261_p1[20]),
        .O(\tmp_60_reg_3454[1]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hD00D)) 
    \tmp_60_reg_3454[4]_i_10 
       (.I0(tmp_446_0_1_cast_fu_2242_p10),
        .I1(p_Val2_89_0_0_2_reg_3382_reg_n_86),
        .I2(p_Val2_89_0_0_2_reg_3382_reg_n_85),
        .I3(tmp37_reg_3392[20]),
        .O(\tmp_60_reg_3454[4]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h28)) 
    \tmp_60_reg_3454[4]_i_11 
       (.I0(tmp37_reg_3392[19]),
        .I1(tmp_446_0_1_cast_fu_2242_p10),
        .I2(p_Val2_89_0_0_2_reg_3382_reg_n_86),
        .O(\tmp_60_reg_3454[4]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hEF100EF1)) 
    \tmp_60_reg_3454[4]_i_12 
       (.I0(tmp37_reg_3392[21]),
        .I1(p_Val2_89_0_0_2_reg_3382_reg_n_84),
        .I2(tmp37_reg_3392[22]),
        .I3(p_Val2_89_0_0_2_reg_3382_reg_n_82),
        .I4(p_Val2_89_0_0_2_reg_3382_reg_n_83),
        .O(\tmp_60_reg_3454[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \tmp_60_reg_3454[4]_i_13 
       (.I0(tmp37_reg_3392[20]),
        .I1(p_Val2_89_0_0_2_reg_3382_reg_n_85),
        .I2(tmp37_reg_3392[22]),
        .I3(p_Val2_89_0_0_2_reg_3382_reg_n_83),
        .I4(tmp37_reg_3392[21]),
        .I5(p_Val2_89_0_0_2_reg_3382_reg_n_84),
        .O(\tmp_60_reg_3454[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB44B0FF00FF04BB4)) 
    \tmp_60_reg_3454[4]_i_14 
       (.I0(p_Val2_89_0_0_2_reg_3382_reg_n_86),
        .I1(tmp_446_0_1_cast_fu_2242_p10),
        .I2(tmp37_reg_3392[21]),
        .I3(p_Val2_89_0_0_2_reg_3382_reg_n_84),
        .I4(tmp37_reg_3392[20]),
        .I5(p_Val2_89_0_0_2_reg_3382_reg_n_85),
        .O(\tmp_60_reg_3454[4]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h3C69963C)) 
    \tmp_60_reg_3454[4]_i_15 
       (.I0(tmp37_reg_3392[19]),
        .I1(tmp37_reg_3392[20]),
        .I2(p_Val2_89_0_0_2_reg_3382_reg_n_85),
        .I3(p_Val2_89_0_0_2_reg_3382_reg_n_86),
        .I4(tmp_446_0_1_cast_fu_2242_p10),
        .O(\tmp_60_reg_3454[4]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_60_reg_3454[4]_i_3 
       (.I0(threshold2_mac_muocq_U74_n_0),
        .I1(p_Val2_89_0_2_cast_fu_2261_p1[24]),
        .O(\tmp_60_reg_3454[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hE11E1EE1)) 
    \tmp_60_reg_3454[4]_i_5 
       (.I0(p_Val2_89_0_0_2_reg_3382_reg_n_82),
        .I1(tmp37_reg_3392[22]),
        .I2(tmp37_reg_3392[24]),
        .I3(p_Val2_89_0_0_2_reg_3382_reg_n_81),
        .I4(tmp_446_0_1_cast_fu_2242_p10),
        .O(\tmp_60_reg_3454[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFEE0E001)) 
    \tmp_60_reg_3454[4]_i_6 
       (.I0(tmp37_reg_3392[22]),
        .I1(p_Val2_89_0_0_2_reg_3382_reg_n_82),
        .I2(tmp37_reg_3392[24]),
        .I3(tmp_446_0_1_cast_fu_2242_p10),
        .I4(p_Val2_89_0_0_2_reg_3382_reg_n_81),
        .O(\tmp_60_reg_3454[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996969669969669)) 
    \tmp_60_reg_3454[4]_i_7 
       (.I0(tmp_446_0_1_cast_fu_2242_p10),
        .I1(p_Val2_89_0_0_2_reg_3382_reg_n_81),
        .I2(tmp37_reg_3392[24]),
        .I3(tmp37_reg_3392[22]),
        .I4(p_Val2_89_0_0_2_reg_3382_reg_n_82),
        .I5(p_Val2_89_0_0_2_reg_3382_reg_n_83),
        .O(\tmp_60_reg_3454[4]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \tmp_60_reg_3454[4]_i_8 
       (.I0(p_Val2_89_0_0_2_reg_3382_reg_n_84),
        .I1(tmp37_reg_3392[21]),
        .I2(p_Val2_89_0_0_2_reg_3382_reg_n_83),
        .I3(tmp37_reg_3392[22]),
        .O(\tmp_60_reg_3454[4]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \tmp_60_reg_3454[4]_i_9 
       (.I0(p_Val2_89_0_0_2_reg_3382_reg_n_85),
        .I1(tmp37_reg_3392[20]),
        .I2(p_Val2_89_0_0_2_reg_3382_reg_n_84),
        .I3(tmp37_reg_3392[21]),
        .O(\tmp_60_reg_3454[4]_i_9_n_0 ));
  FDRE \tmp_60_reg_3454_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_15_reg_34390),
        .D(\tmp_60_reg_3454_reg[1]_i_1_n_5 ),
        .Q(tmp_60_reg_3454[0]),
        .R(1'b0));
  FDRE \tmp_60_reg_3454_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_15_reg_34390),
        .D(\tmp_60_reg_3454_reg[1]_i_1_n_4 ),
        .Q(tmp_60_reg_3454[1]),
        .R(1'b0));
  CARRY4 \tmp_60_reg_3454_reg[1]_i_1 
       (.CI(\p_Val2_16_reg_3444_reg[5]_i_1_n_0 ),
        .CO({\tmp_60_reg_3454_reg[1]_i_1_n_0 ,\tmp_60_reg_3454_reg[1]_i_1_n_1 ,\tmp_60_reg_3454_reg[1]_i_1_n_2 ,\tmp_60_reg_3454_reg[1]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({threshold2_mac_muocq_U74_n_1,threshold2_mac_muocq_U74_n_2,threshold2_mac_muocq_U74_n_3,threshold2_mac_muocq_U74_n_4}),
        .O({\tmp_60_reg_3454_reg[1]_i_1_n_4 ,\tmp_60_reg_3454_reg[1]_i_1_n_5 ,\tmp_60_reg_3454_reg[1]_i_1_n_6 ,\tmp_60_reg_3454_reg[1]_i_1_n_7 }),
        .S({\tmp_60_reg_3454[1]_i_2_n_0 ,\tmp_60_reg_3454[1]_i_3_n_0 ,\tmp_60_reg_3454[1]_i_4_n_0 ,\tmp_60_reg_3454[1]_i_5_n_0 }));
  FDRE \tmp_60_reg_3454_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_15_reg_34390),
        .D(\tmp_60_reg_3454_reg[4]_i_1_n_7 ),
        .Q(tmp_60_reg_3454[2]),
        .R(1'b0));
  FDRE \tmp_60_reg_3454_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_15_reg_34390),
        .D(\tmp_60_reg_3454_reg[4]_i_1_n_6 ),
        .Q(tmp_60_reg_3454[3]),
        .R(1'b0));
  FDRE \tmp_60_reg_3454_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_15_reg_34390),
        .D(\tmp_60_reg_3454_reg[4]_i_1_n_1 ),
        .Q(tmp_60_reg_3454[4]),
        .R(1'b0));
  CARRY4 \tmp_60_reg_3454_reg[4]_i_1 
       (.CI(\tmp_60_reg_3454_reg[1]_i_1_n_0 ),
        .CO({\NLW_tmp_60_reg_3454_reg[4]_i_1_CO_UNCONNECTED [3],\tmp_60_reg_3454_reg[4]_i_1_n_1 ,\NLW_tmp_60_reg_3454_reg[4]_i_1_CO_UNCONNECTED [1],\tmp_60_reg_3454_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,threshold2_mac_muocq_U74_n_0}),
        .O({\NLW_tmp_60_reg_3454_reg[4]_i_1_O_UNCONNECTED [3:2],\tmp_60_reg_3454_reg[4]_i_1_n_6 ,\tmp_60_reg_3454_reg[4]_i_1_n_7 }),
        .S({1'b0,1'b1,p_Val2_89_0_2_cast_fu_2261_p1[25],\tmp_60_reg_3454[4]_i_3_n_0 }));
  CARRY4 \tmp_60_reg_3454_reg[4]_i_2 
       (.CI(\tmp_60_reg_3454_reg[4]_i_4_n_0 ),
        .CO({\NLW_tmp_60_reg_3454_reg[4]_i_2_CO_UNCONNECTED [3:1],\tmp_60_reg_3454_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp_60_reg_3454[4]_i_5_n_0 }),
        .O({\NLW_tmp_60_reg_3454_reg[4]_i_2_O_UNCONNECTED [3:2],p_Val2_89_0_2_cast_fu_2261_p1[25:24]}),
        .S({1'b0,1'b0,\tmp_60_reg_3454[4]_i_6_n_0 ,\tmp_60_reg_3454[4]_i_7_n_0 }));
  CARRY4 \tmp_60_reg_3454_reg[4]_i_4 
       (.CI(\p_Val2_16_reg_3444_reg[5]_i_6_n_0 ),
        .CO({\tmp_60_reg_3454_reg[4]_i_4_n_0 ,\tmp_60_reg_3454_reg[4]_i_4_n_1 ,\tmp_60_reg_3454_reg[4]_i_4_n_2 ,\tmp_60_reg_3454_reg[4]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_60_reg_3454[4]_i_8_n_0 ,\tmp_60_reg_3454[4]_i_9_n_0 ,\tmp_60_reg_3454[4]_i_10_n_0 ,\tmp_60_reg_3454[4]_i_11_n_0 }),
        .O(p_Val2_89_0_2_cast_fu_2261_p1[23:20]),
        .S({\tmp_60_reg_3454[4]_i_12_n_0 ,\tmp_60_reg_3454[4]_i_13_n_0 ,\tmp_60_reg_3454[4]_i_14_n_0 ,\tmp_60_reg_3454[4]_i_15_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_69_reg_3474[1]_i_2 
       (.I0(threshold2_mac_muocq_U75_n_1),
        .I1(p_Val2_89_1_2_cast_fu_2366_p1[23]),
        .O(\tmp_69_reg_3474[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_69_reg_3474[1]_i_3 
       (.I0(threshold2_mac_muocq_U75_n_2),
        .I1(p_Val2_89_1_2_cast_fu_2366_p1[22]),
        .O(\tmp_69_reg_3474[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_69_reg_3474[1]_i_4 
       (.I0(threshold2_mac_muocq_U75_n_3),
        .I1(p_Val2_89_1_2_cast_fu_2366_p1[21]),
        .O(\tmp_69_reg_3474[1]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_69_reg_3474[1]_i_5 
       (.I0(threshold2_mac_muocq_U75_n_4),
        .I1(p_Val2_89_1_2_cast_fu_2366_p1[20]),
        .O(\tmp_69_reg_3474[1]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hD00D)) 
    \tmp_69_reg_3474[4]_i_10 
       (.I0(tmp_446_1_1_cast_fu_2347_p10),
        .I1(p_Val2_89_1_0_2_reg_3403_reg_n_86),
        .I2(p_Val2_89_1_0_2_reg_3403_reg_n_85),
        .I3(tmp60_reg_3413[20]),
        .O(\tmp_69_reg_3474[4]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h28)) 
    \tmp_69_reg_3474[4]_i_11 
       (.I0(tmp60_reg_3413[19]),
        .I1(tmp_446_1_1_cast_fu_2347_p10),
        .I2(p_Val2_89_1_0_2_reg_3403_reg_n_86),
        .O(\tmp_69_reg_3474[4]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hEF100EF1)) 
    \tmp_69_reg_3474[4]_i_12 
       (.I0(tmp60_reg_3413[21]),
        .I1(p_Val2_89_1_0_2_reg_3403_reg_n_84),
        .I2(tmp60_reg_3413[22]),
        .I3(p_Val2_89_1_0_2_reg_3403_reg_n_82),
        .I4(p_Val2_89_1_0_2_reg_3403_reg_n_83),
        .O(\tmp_69_reg_3474[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \tmp_69_reg_3474[4]_i_13 
       (.I0(tmp60_reg_3413[20]),
        .I1(p_Val2_89_1_0_2_reg_3403_reg_n_85),
        .I2(tmp60_reg_3413[22]),
        .I3(p_Val2_89_1_0_2_reg_3403_reg_n_83),
        .I4(tmp60_reg_3413[21]),
        .I5(p_Val2_89_1_0_2_reg_3403_reg_n_84),
        .O(\tmp_69_reg_3474[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB44B0FF00FF04BB4)) 
    \tmp_69_reg_3474[4]_i_14 
       (.I0(p_Val2_89_1_0_2_reg_3403_reg_n_86),
        .I1(tmp_446_1_1_cast_fu_2347_p10),
        .I2(tmp60_reg_3413[21]),
        .I3(p_Val2_89_1_0_2_reg_3403_reg_n_84),
        .I4(tmp60_reg_3413[20]),
        .I5(p_Val2_89_1_0_2_reg_3403_reg_n_85),
        .O(\tmp_69_reg_3474[4]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h3C69963C)) 
    \tmp_69_reg_3474[4]_i_15 
       (.I0(tmp60_reg_3413[19]),
        .I1(tmp60_reg_3413[20]),
        .I2(p_Val2_89_1_0_2_reg_3403_reg_n_85),
        .I3(p_Val2_89_1_0_2_reg_3403_reg_n_86),
        .I4(tmp_446_1_1_cast_fu_2347_p10),
        .O(\tmp_69_reg_3474[4]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_69_reg_3474[4]_i_3 
       (.I0(threshold2_mac_muocq_U75_n_0),
        .I1(p_Val2_89_1_2_cast_fu_2366_p1[24]),
        .O(\tmp_69_reg_3474[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hE11E1EE1)) 
    \tmp_69_reg_3474[4]_i_5 
       (.I0(p_Val2_89_1_0_2_reg_3403_reg_n_82),
        .I1(tmp60_reg_3413[22]),
        .I2(tmp60_reg_3413[24]),
        .I3(p_Val2_89_1_0_2_reg_3403_reg_n_81),
        .I4(tmp_446_1_1_cast_fu_2347_p10),
        .O(\tmp_69_reg_3474[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFEE0E001)) 
    \tmp_69_reg_3474[4]_i_6 
       (.I0(tmp60_reg_3413[22]),
        .I1(p_Val2_89_1_0_2_reg_3403_reg_n_82),
        .I2(tmp60_reg_3413[24]),
        .I3(tmp_446_1_1_cast_fu_2347_p10),
        .I4(p_Val2_89_1_0_2_reg_3403_reg_n_81),
        .O(\tmp_69_reg_3474[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996969669969669)) 
    \tmp_69_reg_3474[4]_i_7 
       (.I0(tmp_446_1_1_cast_fu_2347_p10),
        .I1(p_Val2_89_1_0_2_reg_3403_reg_n_81),
        .I2(tmp60_reg_3413[24]),
        .I3(tmp60_reg_3413[22]),
        .I4(p_Val2_89_1_0_2_reg_3403_reg_n_82),
        .I5(p_Val2_89_1_0_2_reg_3403_reg_n_83),
        .O(\tmp_69_reg_3474[4]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \tmp_69_reg_3474[4]_i_8 
       (.I0(p_Val2_89_1_0_2_reg_3403_reg_n_84),
        .I1(tmp60_reg_3413[21]),
        .I2(p_Val2_89_1_0_2_reg_3403_reg_n_83),
        .I3(tmp60_reg_3413[22]),
        .O(\tmp_69_reg_3474[4]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \tmp_69_reg_3474[4]_i_9 
       (.I0(p_Val2_89_1_0_2_reg_3403_reg_n_85),
        .I1(tmp60_reg_3413[20]),
        .I2(p_Val2_89_1_0_2_reg_3403_reg_n_84),
        .I3(tmp60_reg_3413[21]),
        .O(\tmp_69_reg_3474[4]_i_9_n_0 ));
  FDRE \tmp_69_reg_3474_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_15_reg_34390),
        .D(\tmp_69_reg_3474_reg[1]_i_1_n_5 ),
        .Q(tmp_69_reg_3474[0]),
        .R(1'b0));
  FDRE \tmp_69_reg_3474_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_15_reg_34390),
        .D(\tmp_69_reg_3474_reg[1]_i_1_n_4 ),
        .Q(tmp_69_reg_3474[1]),
        .R(1'b0));
  CARRY4 \tmp_69_reg_3474_reg[1]_i_1 
       (.CI(\p_Val2_19_reg_3464_reg[5]_i_1_n_0 ),
        .CO({\tmp_69_reg_3474_reg[1]_i_1_n_0 ,\tmp_69_reg_3474_reg[1]_i_1_n_1 ,\tmp_69_reg_3474_reg[1]_i_1_n_2 ,\tmp_69_reg_3474_reg[1]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({threshold2_mac_muocq_U75_n_1,threshold2_mac_muocq_U75_n_2,threshold2_mac_muocq_U75_n_3,threshold2_mac_muocq_U75_n_4}),
        .O({\tmp_69_reg_3474_reg[1]_i_1_n_4 ,\tmp_69_reg_3474_reg[1]_i_1_n_5 ,\tmp_69_reg_3474_reg[1]_i_1_n_6 ,\tmp_69_reg_3474_reg[1]_i_1_n_7 }),
        .S({\tmp_69_reg_3474[1]_i_2_n_0 ,\tmp_69_reg_3474[1]_i_3_n_0 ,\tmp_69_reg_3474[1]_i_4_n_0 ,\tmp_69_reg_3474[1]_i_5_n_0 }));
  FDRE \tmp_69_reg_3474_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_15_reg_34390),
        .D(\tmp_69_reg_3474_reg[4]_i_1_n_7 ),
        .Q(tmp_69_reg_3474[2]),
        .R(1'b0));
  FDRE \tmp_69_reg_3474_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_15_reg_34390),
        .D(\tmp_69_reg_3474_reg[4]_i_1_n_6 ),
        .Q(tmp_69_reg_3474[3]),
        .R(1'b0));
  FDRE \tmp_69_reg_3474_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_15_reg_34390),
        .D(\tmp_69_reg_3474_reg[4]_i_1_n_1 ),
        .Q(tmp_69_reg_3474[4]),
        .R(1'b0));
  CARRY4 \tmp_69_reg_3474_reg[4]_i_1 
       (.CI(\tmp_69_reg_3474_reg[1]_i_1_n_0 ),
        .CO({\NLW_tmp_69_reg_3474_reg[4]_i_1_CO_UNCONNECTED [3],\tmp_69_reg_3474_reg[4]_i_1_n_1 ,\NLW_tmp_69_reg_3474_reg[4]_i_1_CO_UNCONNECTED [1],\tmp_69_reg_3474_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,threshold2_mac_muocq_U75_n_0}),
        .O({\NLW_tmp_69_reg_3474_reg[4]_i_1_O_UNCONNECTED [3:2],\tmp_69_reg_3474_reg[4]_i_1_n_6 ,\tmp_69_reg_3474_reg[4]_i_1_n_7 }),
        .S({1'b0,1'b1,p_Val2_89_1_2_cast_fu_2366_p1[25],\tmp_69_reg_3474[4]_i_3_n_0 }));
  CARRY4 \tmp_69_reg_3474_reg[4]_i_2 
       (.CI(\tmp_69_reg_3474_reg[4]_i_4_n_0 ),
        .CO({\NLW_tmp_69_reg_3474_reg[4]_i_2_CO_UNCONNECTED [3:1],\tmp_69_reg_3474_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp_69_reg_3474[4]_i_5_n_0 }),
        .O({\NLW_tmp_69_reg_3474_reg[4]_i_2_O_UNCONNECTED [3:2],p_Val2_89_1_2_cast_fu_2366_p1[25:24]}),
        .S({1'b0,1'b0,\tmp_69_reg_3474[4]_i_6_n_0 ,\tmp_69_reg_3474[4]_i_7_n_0 }));
  CARRY4 \tmp_69_reg_3474_reg[4]_i_4 
       (.CI(\p_Val2_19_reg_3464_reg[5]_i_6_n_0 ),
        .CO({\tmp_69_reg_3474_reg[4]_i_4_n_0 ,\tmp_69_reg_3474_reg[4]_i_4_n_1 ,\tmp_69_reg_3474_reg[4]_i_4_n_2 ,\tmp_69_reg_3474_reg[4]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_69_reg_3474[4]_i_8_n_0 ,\tmp_69_reg_3474[4]_i_9_n_0 ,\tmp_69_reg_3474[4]_i_10_n_0 ,\tmp_69_reg_3474[4]_i_11_n_0 }),
        .O(p_Val2_89_1_2_cast_fu_2366_p1[23:20]),
        .S({\tmp_69_reg_3474[4]_i_12_n_0 ,\tmp_69_reg_3474[4]_i_13_n_0 ,\tmp_69_reg_3474[4]_i_14_n_0 ,\tmp_69_reg_3474[4]_i_15_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_77_reg_3494[1]_i_2 
       (.I0(threshold2_mac_muocq_U76_n_1),
        .I1(p_Val2_89_2_2_cast_fu_2471_p1[23]),
        .O(\tmp_77_reg_3494[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_77_reg_3494[1]_i_3 
       (.I0(threshold2_mac_muocq_U76_n_2),
        .I1(p_Val2_89_2_2_cast_fu_2471_p1[22]),
        .O(\tmp_77_reg_3494[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_77_reg_3494[1]_i_4 
       (.I0(threshold2_mac_muocq_U76_n_3),
        .I1(p_Val2_89_2_2_cast_fu_2471_p1[21]),
        .O(\tmp_77_reg_3494[1]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_77_reg_3494[1]_i_5 
       (.I0(threshold2_mac_muocq_U76_n_4),
        .I1(p_Val2_89_2_2_cast_fu_2471_p1[20]),
        .O(\tmp_77_reg_3494[1]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hDD4D)) 
    \tmp_77_reg_3494[4]_i_10 
       (.I0(tmp65_reg_3434[20]),
        .I1(p_Val2_89_2_0_2_reg_3424_reg_n_85),
        .I2(tmp_446_2_1_cast_fu_2452_p10),
        .I3(tmp65_reg_3434[19]),
        .O(\tmp_77_reg_3494[4]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \tmp_77_reg_3494[4]_i_11 
       (.I0(tmp_446_2_1_cast_fu_2452_p10),
        .I1(tmp65_reg_3434[19]),
        .I2(tmp65_reg_3434[20]),
        .I3(p_Val2_89_2_0_2_reg_3424_reg_n_85),
        .O(\tmp_77_reg_3494[4]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hE0FE1F01)) 
    \tmp_77_reg_3494[4]_i_12 
       (.I0(tmp65_reg_3434[21]),
        .I1(tmp65_reg_3434[20]),
        .I2(p_Val2_89_2_0_2_reg_3424_reg_n_83),
        .I3(tmp65_reg_3434[22]),
        .I4(p_Val2_89_2_0_2_reg_3424_reg_n_82),
        .O(\tmp_77_reg_3494[4]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h96666669)) 
    \tmp_77_reg_3494[4]_i_13 
       (.I0(p_Val2_89_2_0_2_reg_3424_reg_n_83),
        .I1(tmp65_reg_3434[22]),
        .I2(tmp65_reg_3434[21]),
        .I3(tmp65_reg_3434[20]),
        .I4(p_Val2_89_2_0_2_reg_3424_reg_n_84),
        .O(\tmp_77_reg_3494[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB04F4FB004FBFB04)) 
    \tmp_77_reg_3494[4]_i_14 
       (.I0(tmp65_reg_3434[19]),
        .I1(tmp_446_2_1_cast_fu_2452_p10),
        .I2(p_Val2_89_2_0_2_reg_3424_reg_n_85),
        .I3(p_Val2_89_2_0_2_reg_3424_reg_n_84),
        .I4(tmp65_reg_3434[21]),
        .I5(tmp65_reg_3434[20]),
        .O(\tmp_77_reg_3494[4]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h66966966)) 
    \tmp_77_reg_3494[4]_i_15 
       (.I0(p_Val2_89_2_0_2_reg_3424_reg_n_85),
        .I1(tmp65_reg_3434[20]),
        .I2(tmp65_reg_3434[19]),
        .I3(tmp_446_2_1_cast_fu_2452_p10),
        .I4(p_Val2_89_2_0_2_reg_3424_reg_n_86),
        .O(\tmp_77_reg_3494[4]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_77_reg_3494[4]_i_3 
       (.I0(threshold2_mac_muocq_U76_n_0),
        .I1(p_Val2_89_2_2_cast_fu_2471_p1[24]),
        .O(\tmp_77_reg_3494[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_77_reg_3494[4]_i_5 
       (.I0(p_Val2_89_2_0_2_reg_3424_reg_n_81),
        .I1(tmp65_reg_3434[22]),
        .I2(p_Val2_89_2_0_2_reg_3424_reg_n_82),
        .O(\tmp_77_reg_3494[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hE8E8E817)) 
    \tmp_77_reg_3494[4]_i_6 
       (.I0(p_Val2_89_2_0_2_reg_3424_reg_n_81),
        .I1(p_Val2_89_2_0_2_reg_3424_reg_n_82),
        .I2(tmp65_reg_3434[22]),
        .I3(tmp_446_2_1_cast_fu_2452_p10),
        .I4(tmp65_reg_3434[24]),
        .O(\tmp_77_reg_3494[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \tmp_77_reg_3494[4]_i_7 
       (.I0(p_Val2_89_2_0_2_reg_3424_reg_n_82),
        .I1(tmp65_reg_3434[22]),
        .I2(p_Val2_89_2_0_2_reg_3424_reg_n_81),
        .I3(tmp_446_2_1_cast_fu_2452_p10),
        .I4(tmp65_reg_3434[24]),
        .O(\tmp_77_reg_3494[4]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hDDD4)) 
    \tmp_77_reg_3494[4]_i_8 
       (.I0(tmp65_reg_3434[22]),
        .I1(p_Val2_89_2_0_2_reg_3424_reg_n_83),
        .I2(tmp65_reg_3434[20]),
        .I3(tmp65_reg_3434[21]),
        .O(\tmp_77_reg_3494[4]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6669)) 
    \tmp_77_reg_3494[4]_i_9 
       (.I0(p_Val2_89_2_0_2_reg_3424_reg_n_83),
        .I1(tmp65_reg_3434[22]),
        .I2(tmp65_reg_3434[21]),
        .I3(tmp65_reg_3434[20]),
        .O(\tmp_77_reg_3494[4]_i_9_n_0 ));
  FDRE \tmp_77_reg_3494_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_15_reg_34390),
        .D(\tmp_77_reg_3494_reg[1]_i_1_n_5 ),
        .Q(tmp_77_reg_3494[0]),
        .R(1'b0));
  FDRE \tmp_77_reg_3494_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_15_reg_34390),
        .D(\tmp_77_reg_3494_reg[1]_i_1_n_4 ),
        .Q(tmp_77_reg_3494[1]),
        .R(1'b0));
  CARRY4 \tmp_77_reg_3494_reg[1]_i_1 
       (.CI(\p_Val2_23_reg_3484_reg[5]_i_1_n_0 ),
        .CO({\tmp_77_reg_3494_reg[1]_i_1_n_0 ,\tmp_77_reg_3494_reg[1]_i_1_n_1 ,\tmp_77_reg_3494_reg[1]_i_1_n_2 ,\tmp_77_reg_3494_reg[1]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({threshold2_mac_muocq_U76_n_1,threshold2_mac_muocq_U76_n_2,threshold2_mac_muocq_U76_n_3,threshold2_mac_muocq_U76_n_4}),
        .O({\tmp_77_reg_3494_reg[1]_i_1_n_4 ,\tmp_77_reg_3494_reg[1]_i_1_n_5 ,\tmp_77_reg_3494_reg[1]_i_1_n_6 ,\tmp_77_reg_3494_reg[1]_i_1_n_7 }),
        .S({\tmp_77_reg_3494[1]_i_2_n_0 ,\tmp_77_reg_3494[1]_i_3_n_0 ,\tmp_77_reg_3494[1]_i_4_n_0 ,\tmp_77_reg_3494[1]_i_5_n_0 }));
  FDRE \tmp_77_reg_3494_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_15_reg_34390),
        .D(\tmp_77_reg_3494_reg[4]_i_1_n_7 ),
        .Q(tmp_77_reg_3494[2]),
        .R(1'b0));
  FDRE \tmp_77_reg_3494_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_15_reg_34390),
        .D(\tmp_77_reg_3494_reg[4]_i_1_n_6 ),
        .Q(tmp_77_reg_3494[3]),
        .R(1'b0));
  FDRE \tmp_77_reg_3494_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_15_reg_34390),
        .D(\tmp_77_reg_3494_reg[4]_i_1_n_5 ),
        .Q(tmp_77_reg_3494[4]),
        .R(1'b0));
  CARRY4 \tmp_77_reg_3494_reg[4]_i_1 
       (.CI(\tmp_77_reg_3494_reg[1]_i_1_n_0 ),
        .CO({\NLW_tmp_77_reg_3494_reg[4]_i_1_CO_UNCONNECTED [3:2],\tmp_77_reg_3494_reg[4]_i_1_n_2 ,\tmp_77_reg_3494_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,threshold2_mac_muocq_U76_n_0}),
        .O({\NLW_tmp_77_reg_3494_reg[4]_i_1_O_UNCONNECTED [3],\tmp_77_reg_3494_reg[4]_i_1_n_5 ,\tmp_77_reg_3494_reg[4]_i_1_n_6 ,\tmp_77_reg_3494_reg[4]_i_1_n_7 }),
        .S({1'b0,1'b0,p_Val2_89_2_2_cast_fu_2471_p1[25],\tmp_77_reg_3494[4]_i_3_n_0 }));
  CARRY4 \tmp_77_reg_3494_reg[4]_i_2 
       (.CI(\tmp_77_reg_3494_reg[4]_i_4_n_0 ),
        .CO({\NLW_tmp_77_reg_3494_reg[4]_i_2_CO_UNCONNECTED [3:1],\tmp_77_reg_3494_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp_77_reg_3494[4]_i_5_n_0 }),
        .O({\NLW_tmp_77_reg_3494_reg[4]_i_2_O_UNCONNECTED [3:2],p_Val2_89_2_2_cast_fu_2471_p1[25:24]}),
        .S({1'b0,1'b0,\tmp_77_reg_3494[4]_i_6_n_0 ,\tmp_77_reg_3494[4]_i_7_n_0 }));
  CARRY4 \tmp_77_reg_3494_reg[4]_i_4 
       (.CI(\p_Val2_23_reg_3484_reg[5]_i_6_n_0 ),
        .CO({\tmp_77_reg_3494_reg[4]_i_4_n_0 ,\tmp_77_reg_3494_reg[4]_i_4_n_1 ,\tmp_77_reg_3494_reg[4]_i_4_n_2 ,\tmp_77_reg_3494_reg[4]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_77_reg_3494[4]_i_8_n_0 ,\tmp_77_reg_3494[4]_i_9_n_0 ,\tmp_77_reg_3494[4]_i_10_n_0 ,\tmp_77_reg_3494[4]_i_11_n_0 }),
        .O(p_Val2_89_2_2_cast_fu_2471_p1[23:20]),
        .S({\tmp_77_reg_3494[4]_i_12_n_0 ,\tmp_77_reg_3494[4]_i_13_n_0 ,\tmp_77_reg_3494[4]_i_14_n_0 ,\tmp_77_reg_3494[4]_i_15_n_0 }));
  LUT6 #(
    .INIT(64'hD0CCD000F2FFF233)) 
    \tmp_89_reg_3203[0]_i_1 
       (.I0(tmp_45_fu_1107_p2),
        .I1(ImagLoc_x_cast68_cas_fu_1089_p1),
        .I2(p_assign_2_fu_1149_p2[0]),
        .I3(\x_reg_3198_reg[9]_i_3_n_6 ),
        .I4(p_assign_1_fu_1126_p2[0]),
        .I5(t_V_4_reg_628_reg),
        .O(tmp_89_fu_1170_p1[0]));
  LUT6 #(
    .INIT(64'hF2FFF233D0CCD000)) 
    \tmp_89_reg_3203[1]_i_1 
       (.I0(tmp_45_fu_1107_p2),
        .I1(ImagLoc_x_cast68_cas_fu_1089_p1),
        .I2(p_assign_2_fu_1149_p2[1]),
        .I3(\x_reg_3198_reg[9]_i_3_n_6 ),
        .I4(p_assign_1_fu_1126_p2[1]),
        .I5(ImagLoc_x_cast68_cas_fu_1089_p1__0[1]),
        .O(tmp_89_fu_1170_p1[1]));
  FDRE \tmp_89_reg_3203_reg[0] 
       (.C(ap_clk),
        .CE(\or_cond_i427_i_reg_3194[0]_i_1_n_0 ),
        .D(tmp_89_fu_1170_p1[0]),
        .Q(ADDRBWRADDR[0]),
        .R(1'b0));
  FDRE \tmp_89_reg_3203_reg[1] 
       (.C(ap_clk),
        .CE(\or_cond_i427_i_reg_3194[0]_i_1_n_0 ),
        .D(tmp_89_fu_1170_p1[1]),
        .Q(ADDRBWRADDR[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_92_reg_3449[0]_i_1 
       (.I0(or_cond_i_reg_3221_pp0_iter3_reg),
        .I1(k_buf_2_val_5_U_n_3),
        .O(p_Val2_15_reg_34390));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_92_reg_3449[0]_i_10 
       (.I0(threshold2_mac_muocq_U74_n_14),
        .I1(p_Val2_89_0_2_cast_fu_2261_p1[10]),
        .O(\tmp_92_reg_3449[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_92_reg_3449[0]_i_11 
       (.I0(threshold2_mac_muocq_U74_n_15),
        .I1(p_Val2_89_0_2_cast_fu_2261_p1[9]),
        .O(\tmp_92_reg_3449[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_92_reg_3449[0]_i_12 
       (.I0(threshold2_mac_muocq_U74_n_16),
        .I1(p_Val2_89_0_2_cast_fu_2261_p1[8]),
        .O(\tmp_92_reg_3449[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_92_reg_3449[0]_i_15 
       (.I0(threshold2_mac_muocq_U74_n_17),
        .I1(p_Val2_89_0_2_cast_fu_2261_p1[7]),
        .O(\tmp_92_reg_3449[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_92_reg_3449[0]_i_16 
       (.I0(threshold2_mac_muocq_U74_n_18),
        .I1(p_Val2_89_0_2_cast_fu_2261_p1[6]),
        .O(\tmp_92_reg_3449[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_92_reg_3449[0]_i_17 
       (.I0(threshold2_mac_muocq_U74_n_19),
        .I1(p_Val2_89_0_2_cast_fu_2261_p1[5]),
        .O(\tmp_92_reg_3449[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_92_reg_3449[0]_i_18 
       (.I0(threshold2_mac_muocq_U74_n_20),
        .I1(p_Val2_89_0_2_cast_fu_2261_p1[4]),
        .O(\tmp_92_reg_3449[0]_i_18_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_92_reg_3449[0]_i_20 
       (.I0(\r_V_6_0_1_reg_3387_reg_n_0_[14] ),
        .I1(p_Val2_89_0_0_2_reg_3382_reg_n_91),
        .I2(tmp37_reg_3392[14]),
        .O(\tmp_92_reg_3449[0]_i_20_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_92_reg_3449[0]_i_21 
       (.I0(\r_V_6_0_1_reg_3387_reg_n_0_[13] ),
        .I1(p_Val2_89_0_0_2_reg_3382_reg_n_92),
        .I2(tmp37_reg_3392[13]),
        .O(\tmp_92_reg_3449[0]_i_21_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_92_reg_3449[0]_i_22 
       (.I0(\r_V_6_0_1_reg_3387_reg_n_0_[12] ),
        .I1(p_Val2_89_0_0_2_reg_3382_reg_n_93),
        .I2(tmp37_reg_3392[12]),
        .O(\tmp_92_reg_3449[0]_i_22_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_92_reg_3449[0]_i_23 
       (.I0(\r_V_6_0_1_reg_3387_reg_n_0_[11] ),
        .I1(p_Val2_89_0_0_2_reg_3382_reg_n_94),
        .I2(tmp37_reg_3392[11]),
        .O(\tmp_92_reg_3449[0]_i_23_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_92_reg_3449[0]_i_24 
       (.I0(\r_V_6_0_1_reg_3387_reg_n_0_[15] ),
        .I1(p_Val2_89_0_0_2_reg_3382_reg_n_90),
        .I2(tmp37_reg_3392[15]),
        .I3(\tmp_92_reg_3449[0]_i_20_n_0 ),
        .O(\tmp_92_reg_3449[0]_i_24_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_92_reg_3449[0]_i_25 
       (.I0(\r_V_6_0_1_reg_3387_reg_n_0_[14] ),
        .I1(p_Val2_89_0_0_2_reg_3382_reg_n_91),
        .I2(tmp37_reg_3392[14]),
        .I3(\tmp_92_reg_3449[0]_i_21_n_0 ),
        .O(\tmp_92_reg_3449[0]_i_25_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_92_reg_3449[0]_i_26 
       (.I0(\r_V_6_0_1_reg_3387_reg_n_0_[13] ),
        .I1(p_Val2_89_0_0_2_reg_3382_reg_n_92),
        .I2(tmp37_reg_3392[13]),
        .I3(\tmp_92_reg_3449[0]_i_22_n_0 ),
        .O(\tmp_92_reg_3449[0]_i_26_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_92_reg_3449[0]_i_27 
       (.I0(\r_V_6_0_1_reg_3387_reg_n_0_[12] ),
        .I1(p_Val2_89_0_0_2_reg_3382_reg_n_93),
        .I2(tmp37_reg_3392[12]),
        .I3(\tmp_92_reg_3449[0]_i_23_n_0 ),
        .O(\tmp_92_reg_3449[0]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_92_reg_3449[0]_i_28 
       (.I0(threshold2_mac_muocq_U74_n_21),
        .I1(p_Val2_89_0_2_cast_fu_2261_p1[3]),
        .O(\tmp_92_reg_3449[0]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_92_reg_3449[0]_i_29 
       (.I0(threshold2_mac_muocq_U74_n_22),
        .I1(p_Val2_89_0_2_cast_fu_2261_p1[2]),
        .O(\tmp_92_reg_3449[0]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_92_reg_3449[0]_i_30 
       (.I0(threshold2_mac_muocq_U74_n_23),
        .I1(p_Val2_89_0_2_cast_fu_2261_p1[1]),
        .O(\tmp_92_reg_3449[0]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_92_reg_3449[0]_i_31 
       (.I0(threshold2_mac_muocq_U74_n_24),
        .I1(p_Val2_89_0_2_cast_fu_2261_p1[0]),
        .O(\tmp_92_reg_3449[0]_i_31_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_92_reg_3449[0]_i_33 
       (.I0(\r_V_6_0_1_reg_3387_reg_n_0_[10] ),
        .I1(p_Val2_89_0_0_2_reg_3382_reg_n_95),
        .I2(tmp37_reg_3392[10]),
        .O(\tmp_92_reg_3449[0]_i_33_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_92_reg_3449[0]_i_34 
       (.I0(\r_V_6_0_1_reg_3387_reg_n_0_[9] ),
        .I1(p_Val2_89_0_0_2_reg_3382_reg_n_96),
        .I2(tmp37_reg_3392[9]),
        .O(\tmp_92_reg_3449[0]_i_34_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_92_reg_3449[0]_i_35 
       (.I0(\r_V_6_0_1_reg_3387_reg_n_0_[8] ),
        .I1(p_Val2_89_0_0_2_reg_3382_reg_n_97),
        .I2(tmp37_reg_3392[8]),
        .O(\tmp_92_reg_3449[0]_i_35_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_92_reg_3449[0]_i_36 
       (.I0(\r_V_6_0_1_reg_3387_reg_n_0_[7] ),
        .I1(p_Val2_89_0_0_2_reg_3382_reg_n_98),
        .I2(tmp37_reg_3392[7]),
        .O(\tmp_92_reg_3449[0]_i_36_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_92_reg_3449[0]_i_37 
       (.I0(\r_V_6_0_1_reg_3387_reg_n_0_[11] ),
        .I1(p_Val2_89_0_0_2_reg_3382_reg_n_94),
        .I2(tmp37_reg_3392[11]),
        .I3(\tmp_92_reg_3449[0]_i_33_n_0 ),
        .O(\tmp_92_reg_3449[0]_i_37_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_92_reg_3449[0]_i_38 
       (.I0(\r_V_6_0_1_reg_3387_reg_n_0_[10] ),
        .I1(p_Val2_89_0_0_2_reg_3382_reg_n_95),
        .I2(tmp37_reg_3392[10]),
        .I3(\tmp_92_reg_3449[0]_i_34_n_0 ),
        .O(\tmp_92_reg_3449[0]_i_38_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_92_reg_3449[0]_i_39 
       (.I0(\r_V_6_0_1_reg_3387_reg_n_0_[9] ),
        .I1(p_Val2_89_0_0_2_reg_3382_reg_n_96),
        .I2(tmp37_reg_3392[9]),
        .I3(\tmp_92_reg_3449[0]_i_35_n_0 ),
        .O(\tmp_92_reg_3449[0]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_92_reg_3449[0]_i_4 
       (.I0(threshold2_mac_muocq_U74_n_9),
        .I1(p_Val2_89_0_2_cast_fu_2261_p1[15]),
        .O(\tmp_92_reg_3449[0]_i_4_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_92_reg_3449[0]_i_40 
       (.I0(\r_V_6_0_1_reg_3387_reg_n_0_[8] ),
        .I1(p_Val2_89_0_0_2_reg_3382_reg_n_97),
        .I2(tmp37_reg_3392[8]),
        .I3(\tmp_92_reg_3449[0]_i_36_n_0 ),
        .O(\tmp_92_reg_3449[0]_i_40_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_92_reg_3449[0]_i_42 
       (.I0(\r_V_6_0_1_reg_3387_reg_n_0_[6] ),
        .I1(p_Val2_89_0_0_2_reg_3382_reg_n_99),
        .I2(tmp37_reg_3392[6]),
        .O(\tmp_92_reg_3449[0]_i_42_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_92_reg_3449[0]_i_43 
       (.I0(\r_V_6_0_1_reg_3387_reg_n_0_[5] ),
        .I1(p_Val2_89_0_0_2_reg_3382_reg_n_100),
        .I2(tmp37_reg_3392[5]),
        .O(\tmp_92_reg_3449[0]_i_43_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_92_reg_3449[0]_i_44 
       (.I0(\r_V_6_0_1_reg_3387_reg_n_0_[4] ),
        .I1(p_Val2_89_0_0_2_reg_3382_reg_n_101),
        .I2(tmp37_reg_3392[4]),
        .O(\tmp_92_reg_3449[0]_i_44_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_92_reg_3449[0]_i_45 
       (.I0(\r_V_6_0_1_reg_3387_reg_n_0_[3] ),
        .I1(p_Val2_89_0_0_2_reg_3382_reg_n_102),
        .I2(tmp37_reg_3392[3]),
        .O(\tmp_92_reg_3449[0]_i_45_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_92_reg_3449[0]_i_46 
       (.I0(\r_V_6_0_1_reg_3387_reg_n_0_[7] ),
        .I1(p_Val2_89_0_0_2_reg_3382_reg_n_98),
        .I2(tmp37_reg_3392[7]),
        .I3(\tmp_92_reg_3449[0]_i_42_n_0 ),
        .O(\tmp_92_reg_3449[0]_i_46_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_92_reg_3449[0]_i_47 
       (.I0(\r_V_6_0_1_reg_3387_reg_n_0_[6] ),
        .I1(p_Val2_89_0_0_2_reg_3382_reg_n_99),
        .I2(tmp37_reg_3392[6]),
        .I3(\tmp_92_reg_3449[0]_i_43_n_0 ),
        .O(\tmp_92_reg_3449[0]_i_47_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_92_reg_3449[0]_i_48 
       (.I0(\r_V_6_0_1_reg_3387_reg_n_0_[5] ),
        .I1(p_Val2_89_0_0_2_reg_3382_reg_n_100),
        .I2(tmp37_reg_3392[5]),
        .I3(\tmp_92_reg_3449[0]_i_44_n_0 ),
        .O(\tmp_92_reg_3449[0]_i_48_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_92_reg_3449[0]_i_49 
       (.I0(\r_V_6_0_1_reg_3387_reg_n_0_[4] ),
        .I1(p_Val2_89_0_0_2_reg_3382_reg_n_101),
        .I2(tmp37_reg_3392[4]),
        .I3(\tmp_92_reg_3449[0]_i_45_n_0 ),
        .O(\tmp_92_reg_3449[0]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_92_reg_3449[0]_i_5 
       (.I0(threshold2_mac_muocq_U74_n_10),
        .I1(p_Val2_89_0_2_cast_fu_2261_p1[14]),
        .O(\tmp_92_reg_3449[0]_i_5_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_92_reg_3449[0]_i_50 
       (.I0(\r_V_6_0_1_reg_3387_reg_n_0_[2] ),
        .I1(p_Val2_89_0_0_2_reg_3382_reg_n_103),
        .I2(tmp37_reg_3392[2]),
        .O(\tmp_92_reg_3449[0]_i_50_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_92_reg_3449[0]_i_51 
       (.I0(p_Val2_89_0_0_2_reg_3382_reg_n_104),
        .I1(tmp37_reg_3392[1]),
        .O(\tmp_92_reg_3449[0]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_92_reg_3449[0]_i_52 
       (.I0(tmp37_reg_3392[0]),
        .I1(p_Val2_89_0_0_2_reg_3382_reg_n_105),
        .O(\tmp_92_reg_3449[0]_i_52_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_92_reg_3449[0]_i_53 
       (.I0(\r_V_6_0_1_reg_3387_reg_n_0_[3] ),
        .I1(p_Val2_89_0_0_2_reg_3382_reg_n_102),
        .I2(tmp37_reg_3392[3]),
        .I3(\tmp_92_reg_3449[0]_i_50_n_0 ),
        .O(\tmp_92_reg_3449[0]_i_53_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_92_reg_3449[0]_i_54 
       (.I0(\r_V_6_0_1_reg_3387_reg_n_0_[2] ),
        .I1(p_Val2_89_0_0_2_reg_3382_reg_n_103),
        .I2(tmp37_reg_3392[2]),
        .I3(\tmp_92_reg_3449[0]_i_51_n_0 ),
        .O(\tmp_92_reg_3449[0]_i_54_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT4 #(
    .INIT(16'h9666)) 
    \tmp_92_reg_3449[0]_i_55 
       (.I0(p_Val2_89_0_0_2_reg_3382_reg_n_104),
        .I1(tmp37_reg_3392[1]),
        .I2(tmp37_reg_3392[0]),
        .I3(p_Val2_89_0_0_2_reg_3382_reg_n_105),
        .O(\tmp_92_reg_3449[0]_i_55_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_92_reg_3449[0]_i_56 
       (.I0(tmp37_reg_3392[0]),
        .I1(p_Val2_89_0_0_2_reg_3382_reg_n_105),
        .O(\tmp_92_reg_3449[0]_i_56_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_92_reg_3449[0]_i_6 
       (.I0(threshold2_mac_muocq_U74_n_11),
        .I1(p_Val2_89_0_2_cast_fu_2261_p1[13]),
        .O(\tmp_92_reg_3449[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_92_reg_3449[0]_i_7 
       (.I0(threshold2_mac_muocq_U74_n_12),
        .I1(p_Val2_89_0_2_cast_fu_2261_p1[12]),
        .O(\tmp_92_reg_3449[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_92_reg_3449[0]_i_9 
       (.I0(threshold2_mac_muocq_U74_n_13),
        .I1(p_Val2_89_0_2_cast_fu_2261_p1[11]),
        .O(\tmp_92_reg_3449[0]_i_9_n_0 ));
  FDRE \tmp_92_reg_3449_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_15_reg_34390),
        .D(\tmp_92_reg_3449_reg[0]_i_2_n_6 ),
        .Q(tmp_92_reg_3449),
        .R(1'b0));
  CARRY4 \tmp_92_reg_3449_reg[0]_i_13 
       (.CI(\tmp_92_reg_3449_reg[0]_i_19_n_0 ),
        .CO({\tmp_92_reg_3449_reg[0]_i_13_n_0 ,\tmp_92_reg_3449_reg[0]_i_13_n_1 ,\tmp_92_reg_3449_reg[0]_i_13_n_2 ,\tmp_92_reg_3449_reg[0]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_92_reg_3449[0]_i_20_n_0 ,\tmp_92_reg_3449[0]_i_21_n_0 ,\tmp_92_reg_3449[0]_i_22_n_0 ,\tmp_92_reg_3449[0]_i_23_n_0 }),
        .O(p_Val2_89_0_2_cast_fu_2261_p1[15:12]),
        .S({\tmp_92_reg_3449[0]_i_24_n_0 ,\tmp_92_reg_3449[0]_i_25_n_0 ,\tmp_92_reg_3449[0]_i_26_n_0 ,\tmp_92_reg_3449[0]_i_27_n_0 }));
  CARRY4 \tmp_92_reg_3449_reg[0]_i_14 
       (.CI(1'b0),
        .CO({\tmp_92_reg_3449_reg[0]_i_14_n_0 ,\tmp_92_reg_3449_reg[0]_i_14_n_1 ,\tmp_92_reg_3449_reg[0]_i_14_n_2 ,\tmp_92_reg_3449_reg[0]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({threshold2_mac_muocq_U74_n_21,threshold2_mac_muocq_U74_n_22,threshold2_mac_muocq_U74_n_23,threshold2_mac_muocq_U74_n_24}),
        .O(\NLW_tmp_92_reg_3449_reg[0]_i_14_O_UNCONNECTED [3:0]),
        .S({\tmp_92_reg_3449[0]_i_28_n_0 ,\tmp_92_reg_3449[0]_i_29_n_0 ,\tmp_92_reg_3449[0]_i_30_n_0 ,\tmp_92_reg_3449[0]_i_31_n_0 }));
  CARRY4 \tmp_92_reg_3449_reg[0]_i_19 
       (.CI(\tmp_92_reg_3449_reg[0]_i_32_n_0 ),
        .CO({\tmp_92_reg_3449_reg[0]_i_19_n_0 ,\tmp_92_reg_3449_reg[0]_i_19_n_1 ,\tmp_92_reg_3449_reg[0]_i_19_n_2 ,\tmp_92_reg_3449_reg[0]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_92_reg_3449[0]_i_33_n_0 ,\tmp_92_reg_3449[0]_i_34_n_0 ,\tmp_92_reg_3449[0]_i_35_n_0 ,\tmp_92_reg_3449[0]_i_36_n_0 }),
        .O(p_Val2_89_0_2_cast_fu_2261_p1[11:8]),
        .S({\tmp_92_reg_3449[0]_i_37_n_0 ,\tmp_92_reg_3449[0]_i_38_n_0 ,\tmp_92_reg_3449[0]_i_39_n_0 ,\tmp_92_reg_3449[0]_i_40_n_0 }));
  CARRY4 \tmp_92_reg_3449_reg[0]_i_2 
       (.CI(\tmp_92_reg_3449_reg[0]_i_3_n_0 ),
        .CO({\tmp_92_reg_3449_reg[0]_i_2_n_0 ,\tmp_92_reg_3449_reg[0]_i_2_n_1 ,\tmp_92_reg_3449_reg[0]_i_2_n_2 ,\tmp_92_reg_3449_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({threshold2_mac_muocq_U74_n_9,threshold2_mac_muocq_U74_n_10,threshold2_mac_muocq_U74_n_11,threshold2_mac_muocq_U74_n_12}),
        .O({\tmp_92_reg_3449_reg[0]_i_2_n_4 ,\tmp_92_reg_3449_reg[0]_i_2_n_5 ,\tmp_92_reg_3449_reg[0]_i_2_n_6 ,\NLW_tmp_92_reg_3449_reg[0]_i_2_O_UNCONNECTED [0]}),
        .S({\tmp_92_reg_3449[0]_i_4_n_0 ,\tmp_92_reg_3449[0]_i_5_n_0 ,\tmp_92_reg_3449[0]_i_6_n_0 ,\tmp_92_reg_3449[0]_i_7_n_0 }));
  CARRY4 \tmp_92_reg_3449_reg[0]_i_3 
       (.CI(\tmp_92_reg_3449_reg[0]_i_8_n_0 ),
        .CO({\tmp_92_reg_3449_reg[0]_i_3_n_0 ,\tmp_92_reg_3449_reg[0]_i_3_n_1 ,\tmp_92_reg_3449_reg[0]_i_3_n_2 ,\tmp_92_reg_3449_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({threshold2_mac_muocq_U74_n_13,threshold2_mac_muocq_U74_n_14,threshold2_mac_muocq_U74_n_15,threshold2_mac_muocq_U74_n_16}),
        .O(\NLW_tmp_92_reg_3449_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_92_reg_3449[0]_i_9_n_0 ,\tmp_92_reg_3449[0]_i_10_n_0 ,\tmp_92_reg_3449[0]_i_11_n_0 ,\tmp_92_reg_3449[0]_i_12_n_0 }));
  CARRY4 \tmp_92_reg_3449_reg[0]_i_32 
       (.CI(\tmp_92_reg_3449_reg[0]_i_41_n_0 ),
        .CO({\tmp_92_reg_3449_reg[0]_i_32_n_0 ,\tmp_92_reg_3449_reg[0]_i_32_n_1 ,\tmp_92_reg_3449_reg[0]_i_32_n_2 ,\tmp_92_reg_3449_reg[0]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_92_reg_3449[0]_i_42_n_0 ,\tmp_92_reg_3449[0]_i_43_n_0 ,\tmp_92_reg_3449[0]_i_44_n_0 ,\tmp_92_reg_3449[0]_i_45_n_0 }),
        .O(p_Val2_89_0_2_cast_fu_2261_p1[7:4]),
        .S({\tmp_92_reg_3449[0]_i_46_n_0 ,\tmp_92_reg_3449[0]_i_47_n_0 ,\tmp_92_reg_3449[0]_i_48_n_0 ,\tmp_92_reg_3449[0]_i_49_n_0 }));
  CARRY4 \tmp_92_reg_3449_reg[0]_i_41 
       (.CI(1'b0),
        .CO({\tmp_92_reg_3449_reg[0]_i_41_n_0 ,\tmp_92_reg_3449_reg[0]_i_41_n_1 ,\tmp_92_reg_3449_reg[0]_i_41_n_2 ,\tmp_92_reg_3449_reg[0]_i_41_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_92_reg_3449[0]_i_50_n_0 ,\tmp_92_reg_3449[0]_i_51_n_0 ,\tmp_92_reg_3449[0]_i_52_n_0 ,1'b0}),
        .O(p_Val2_89_0_2_cast_fu_2261_p1[3:0]),
        .S({\tmp_92_reg_3449[0]_i_53_n_0 ,\tmp_92_reg_3449[0]_i_54_n_0 ,\tmp_92_reg_3449[0]_i_55_n_0 ,\tmp_92_reg_3449[0]_i_56_n_0 }));
  CARRY4 \tmp_92_reg_3449_reg[0]_i_8 
       (.CI(\tmp_92_reg_3449_reg[0]_i_14_n_0 ),
        .CO({\tmp_92_reg_3449_reg[0]_i_8_n_0 ,\tmp_92_reg_3449_reg[0]_i_8_n_1 ,\tmp_92_reg_3449_reg[0]_i_8_n_2 ,\tmp_92_reg_3449_reg[0]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({threshold2_mac_muocq_U74_n_17,threshold2_mac_muocq_U74_n_18,threshold2_mac_muocq_U74_n_19,threshold2_mac_muocq_U74_n_20}),
        .O(\NLW_tmp_92_reg_3449_reg[0]_i_8_O_UNCONNECTED [3:0]),
        .S({\tmp_92_reg_3449[0]_i_15_n_0 ,\tmp_92_reg_3449[0]_i_16_n_0 ,\tmp_92_reg_3449[0]_i_17_n_0 ,\tmp_92_reg_3449[0]_i_18_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_98_reg_3469[0]_i_10 
       (.I0(threshold2_mac_muocq_U75_n_15),
        .I1(p_Val2_89_1_2_cast_fu_2366_p1[9]),
        .O(\tmp_98_reg_3469[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_98_reg_3469[0]_i_11 
       (.I0(threshold2_mac_muocq_U75_n_16),
        .I1(p_Val2_89_1_2_cast_fu_2366_p1[8]),
        .O(\tmp_98_reg_3469[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_98_reg_3469[0]_i_14 
       (.I0(threshold2_mac_muocq_U75_n_17),
        .I1(p_Val2_89_1_2_cast_fu_2366_p1[7]),
        .O(\tmp_98_reg_3469[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_98_reg_3469[0]_i_15 
       (.I0(threshold2_mac_muocq_U75_n_18),
        .I1(p_Val2_89_1_2_cast_fu_2366_p1[6]),
        .O(\tmp_98_reg_3469[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_98_reg_3469[0]_i_16 
       (.I0(threshold2_mac_muocq_U75_n_19),
        .I1(p_Val2_89_1_2_cast_fu_2366_p1[5]),
        .O(\tmp_98_reg_3469[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_98_reg_3469[0]_i_17 
       (.I0(threshold2_mac_muocq_U75_n_20),
        .I1(p_Val2_89_1_2_cast_fu_2366_p1[4]),
        .O(\tmp_98_reg_3469[0]_i_17_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_98_reg_3469[0]_i_19 
       (.I0(\r_V_6_1_1_reg_3408_reg_n_0_[14] ),
        .I1(p_Val2_89_1_0_2_reg_3403_reg_n_91),
        .I2(tmp60_reg_3413[14]),
        .O(\tmp_98_reg_3469[0]_i_19_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_98_reg_3469[0]_i_20 
       (.I0(\r_V_6_1_1_reg_3408_reg_n_0_[13] ),
        .I1(p_Val2_89_1_0_2_reg_3403_reg_n_92),
        .I2(tmp60_reg_3413[13]),
        .O(\tmp_98_reg_3469[0]_i_20_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_98_reg_3469[0]_i_21 
       (.I0(\r_V_6_1_1_reg_3408_reg_n_0_[12] ),
        .I1(p_Val2_89_1_0_2_reg_3403_reg_n_93),
        .I2(tmp60_reg_3413[12]),
        .O(\tmp_98_reg_3469[0]_i_21_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_98_reg_3469[0]_i_22 
       (.I0(\r_V_6_1_1_reg_3408_reg_n_0_[11] ),
        .I1(p_Val2_89_1_0_2_reg_3403_reg_n_94),
        .I2(tmp60_reg_3413[11]),
        .O(\tmp_98_reg_3469[0]_i_22_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_98_reg_3469[0]_i_23 
       (.I0(\r_V_6_1_1_reg_3408_reg_n_0_[15] ),
        .I1(p_Val2_89_1_0_2_reg_3403_reg_n_90),
        .I2(tmp60_reg_3413[15]),
        .I3(\tmp_98_reg_3469[0]_i_19_n_0 ),
        .O(\tmp_98_reg_3469[0]_i_23_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_98_reg_3469[0]_i_24 
       (.I0(\r_V_6_1_1_reg_3408_reg_n_0_[14] ),
        .I1(p_Val2_89_1_0_2_reg_3403_reg_n_91),
        .I2(tmp60_reg_3413[14]),
        .I3(\tmp_98_reg_3469[0]_i_20_n_0 ),
        .O(\tmp_98_reg_3469[0]_i_24_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_98_reg_3469[0]_i_25 
       (.I0(\r_V_6_1_1_reg_3408_reg_n_0_[13] ),
        .I1(p_Val2_89_1_0_2_reg_3403_reg_n_92),
        .I2(tmp60_reg_3413[13]),
        .I3(\tmp_98_reg_3469[0]_i_21_n_0 ),
        .O(\tmp_98_reg_3469[0]_i_25_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_98_reg_3469[0]_i_26 
       (.I0(\r_V_6_1_1_reg_3408_reg_n_0_[12] ),
        .I1(p_Val2_89_1_0_2_reg_3403_reg_n_93),
        .I2(tmp60_reg_3413[12]),
        .I3(\tmp_98_reg_3469[0]_i_22_n_0 ),
        .O(\tmp_98_reg_3469[0]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_98_reg_3469[0]_i_27 
       (.I0(threshold2_mac_muocq_U75_n_21),
        .I1(p_Val2_89_1_2_cast_fu_2366_p1[3]),
        .O(\tmp_98_reg_3469[0]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_98_reg_3469[0]_i_28 
       (.I0(threshold2_mac_muocq_U75_n_22),
        .I1(p_Val2_89_1_2_cast_fu_2366_p1[2]),
        .O(\tmp_98_reg_3469[0]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_98_reg_3469[0]_i_29 
       (.I0(threshold2_mac_muocq_U75_n_23),
        .I1(p_Val2_89_1_2_cast_fu_2366_p1[1]),
        .O(\tmp_98_reg_3469[0]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_98_reg_3469[0]_i_3 
       (.I0(threshold2_mac_muocq_U75_n_9),
        .I1(p_Val2_89_1_2_cast_fu_2366_p1[15]),
        .O(\tmp_98_reg_3469[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_98_reg_3469[0]_i_30 
       (.I0(threshold2_mac_muocq_U75_n_24),
        .I1(p_Val2_89_1_2_cast_fu_2366_p1[0]),
        .O(\tmp_98_reg_3469[0]_i_30_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_98_reg_3469[0]_i_32 
       (.I0(\r_V_6_1_1_reg_3408_reg_n_0_[10] ),
        .I1(p_Val2_89_1_0_2_reg_3403_reg_n_95),
        .I2(tmp60_reg_3413[10]),
        .O(\tmp_98_reg_3469[0]_i_32_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_98_reg_3469[0]_i_33 
       (.I0(\r_V_6_1_1_reg_3408_reg_n_0_[9] ),
        .I1(p_Val2_89_1_0_2_reg_3403_reg_n_96),
        .I2(tmp60_reg_3413[9]),
        .O(\tmp_98_reg_3469[0]_i_33_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_98_reg_3469[0]_i_34 
       (.I0(\r_V_6_1_1_reg_3408_reg_n_0_[8] ),
        .I1(p_Val2_89_1_0_2_reg_3403_reg_n_97),
        .I2(tmp60_reg_3413[8]),
        .O(\tmp_98_reg_3469[0]_i_34_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_98_reg_3469[0]_i_35 
       (.I0(\r_V_6_1_1_reg_3408_reg_n_0_[7] ),
        .I1(p_Val2_89_1_0_2_reg_3403_reg_n_98),
        .I2(tmp60_reg_3413[7]),
        .O(\tmp_98_reg_3469[0]_i_35_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_98_reg_3469[0]_i_36 
       (.I0(\r_V_6_1_1_reg_3408_reg_n_0_[11] ),
        .I1(p_Val2_89_1_0_2_reg_3403_reg_n_94),
        .I2(tmp60_reg_3413[11]),
        .I3(\tmp_98_reg_3469[0]_i_32_n_0 ),
        .O(\tmp_98_reg_3469[0]_i_36_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_98_reg_3469[0]_i_37 
       (.I0(\r_V_6_1_1_reg_3408_reg_n_0_[10] ),
        .I1(p_Val2_89_1_0_2_reg_3403_reg_n_95),
        .I2(tmp60_reg_3413[10]),
        .I3(\tmp_98_reg_3469[0]_i_33_n_0 ),
        .O(\tmp_98_reg_3469[0]_i_37_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_98_reg_3469[0]_i_38 
       (.I0(\r_V_6_1_1_reg_3408_reg_n_0_[9] ),
        .I1(p_Val2_89_1_0_2_reg_3403_reg_n_96),
        .I2(tmp60_reg_3413[9]),
        .I3(\tmp_98_reg_3469[0]_i_34_n_0 ),
        .O(\tmp_98_reg_3469[0]_i_38_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_98_reg_3469[0]_i_39 
       (.I0(\r_V_6_1_1_reg_3408_reg_n_0_[8] ),
        .I1(p_Val2_89_1_0_2_reg_3403_reg_n_97),
        .I2(tmp60_reg_3413[8]),
        .I3(\tmp_98_reg_3469[0]_i_35_n_0 ),
        .O(\tmp_98_reg_3469[0]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_98_reg_3469[0]_i_4 
       (.I0(threshold2_mac_muocq_U75_n_10),
        .I1(p_Val2_89_1_2_cast_fu_2366_p1[14]),
        .O(\tmp_98_reg_3469[0]_i_4_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_98_reg_3469[0]_i_41 
       (.I0(\r_V_6_1_1_reg_3408_reg_n_0_[6] ),
        .I1(p_Val2_89_1_0_2_reg_3403_reg_n_99),
        .I2(tmp60_reg_3413[6]),
        .O(\tmp_98_reg_3469[0]_i_41_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_98_reg_3469[0]_i_42 
       (.I0(\r_V_6_1_1_reg_3408_reg_n_0_[5] ),
        .I1(p_Val2_89_1_0_2_reg_3403_reg_n_100),
        .I2(tmp60_reg_3413[5]),
        .O(\tmp_98_reg_3469[0]_i_42_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_98_reg_3469[0]_i_43 
       (.I0(\r_V_6_1_1_reg_3408_reg_n_0_[4] ),
        .I1(p_Val2_89_1_0_2_reg_3403_reg_n_101),
        .I2(tmp60_reg_3413[4]),
        .O(\tmp_98_reg_3469[0]_i_43_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_98_reg_3469[0]_i_44 
       (.I0(\r_V_6_1_1_reg_3408_reg_n_0_[3] ),
        .I1(p_Val2_89_1_0_2_reg_3403_reg_n_102),
        .I2(tmp60_reg_3413[3]),
        .O(\tmp_98_reg_3469[0]_i_44_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_98_reg_3469[0]_i_45 
       (.I0(\r_V_6_1_1_reg_3408_reg_n_0_[7] ),
        .I1(p_Val2_89_1_0_2_reg_3403_reg_n_98),
        .I2(tmp60_reg_3413[7]),
        .I3(\tmp_98_reg_3469[0]_i_41_n_0 ),
        .O(\tmp_98_reg_3469[0]_i_45_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_98_reg_3469[0]_i_46 
       (.I0(\r_V_6_1_1_reg_3408_reg_n_0_[6] ),
        .I1(p_Val2_89_1_0_2_reg_3403_reg_n_99),
        .I2(tmp60_reg_3413[6]),
        .I3(\tmp_98_reg_3469[0]_i_42_n_0 ),
        .O(\tmp_98_reg_3469[0]_i_46_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_98_reg_3469[0]_i_47 
       (.I0(\r_V_6_1_1_reg_3408_reg_n_0_[5] ),
        .I1(p_Val2_89_1_0_2_reg_3403_reg_n_100),
        .I2(tmp60_reg_3413[5]),
        .I3(\tmp_98_reg_3469[0]_i_43_n_0 ),
        .O(\tmp_98_reg_3469[0]_i_47_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_98_reg_3469[0]_i_48 
       (.I0(\r_V_6_1_1_reg_3408_reg_n_0_[4] ),
        .I1(p_Val2_89_1_0_2_reg_3403_reg_n_101),
        .I2(tmp60_reg_3413[4]),
        .I3(\tmp_98_reg_3469[0]_i_44_n_0 ),
        .O(\tmp_98_reg_3469[0]_i_48_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_98_reg_3469[0]_i_49 
       (.I0(\r_V_6_1_1_reg_3408_reg_n_0_[2] ),
        .I1(p_Val2_89_1_0_2_reg_3403_reg_n_103),
        .I2(tmp60_reg_3413[2]),
        .O(\tmp_98_reg_3469[0]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_98_reg_3469[0]_i_5 
       (.I0(threshold2_mac_muocq_U75_n_11),
        .I1(p_Val2_89_1_2_cast_fu_2366_p1[13]),
        .O(\tmp_98_reg_3469[0]_i_5_n_0 ));
  (* HLUTNM = "lutpair49" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_98_reg_3469[0]_i_50 
       (.I0(p_Val2_89_1_0_2_reg_3403_reg_n_104),
        .I1(tmp60_reg_3413[1]),
        .O(\tmp_98_reg_3469[0]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_98_reg_3469[0]_i_51 
       (.I0(tmp60_reg_3413[0]),
        .I1(p_Val2_89_1_0_2_reg_3403_reg_n_105),
        .O(\tmp_98_reg_3469[0]_i_51_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_98_reg_3469[0]_i_52 
       (.I0(\r_V_6_1_1_reg_3408_reg_n_0_[3] ),
        .I1(p_Val2_89_1_0_2_reg_3403_reg_n_102),
        .I2(tmp60_reg_3413[3]),
        .I3(\tmp_98_reg_3469[0]_i_49_n_0 ),
        .O(\tmp_98_reg_3469[0]_i_52_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_98_reg_3469[0]_i_53 
       (.I0(\r_V_6_1_1_reg_3408_reg_n_0_[2] ),
        .I1(p_Val2_89_1_0_2_reg_3403_reg_n_103),
        .I2(tmp60_reg_3413[2]),
        .I3(\tmp_98_reg_3469[0]_i_50_n_0 ),
        .O(\tmp_98_reg_3469[0]_i_53_n_0 ));
  (* HLUTNM = "lutpair49" *) 
  LUT4 #(
    .INIT(16'h9666)) 
    \tmp_98_reg_3469[0]_i_54 
       (.I0(p_Val2_89_1_0_2_reg_3403_reg_n_104),
        .I1(tmp60_reg_3413[1]),
        .I2(tmp60_reg_3413[0]),
        .I3(p_Val2_89_1_0_2_reg_3403_reg_n_105),
        .O(\tmp_98_reg_3469[0]_i_54_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_98_reg_3469[0]_i_55 
       (.I0(tmp60_reg_3413[0]),
        .I1(p_Val2_89_1_0_2_reg_3403_reg_n_105),
        .O(\tmp_98_reg_3469[0]_i_55_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_98_reg_3469[0]_i_6 
       (.I0(threshold2_mac_muocq_U75_n_12),
        .I1(p_Val2_89_1_2_cast_fu_2366_p1[12]),
        .O(\tmp_98_reg_3469[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_98_reg_3469[0]_i_8 
       (.I0(threshold2_mac_muocq_U75_n_13),
        .I1(p_Val2_89_1_2_cast_fu_2366_p1[11]),
        .O(\tmp_98_reg_3469[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_98_reg_3469[0]_i_9 
       (.I0(threshold2_mac_muocq_U75_n_14),
        .I1(p_Val2_89_1_2_cast_fu_2366_p1[10]),
        .O(\tmp_98_reg_3469[0]_i_9_n_0 ));
  FDRE \tmp_98_reg_3469_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_15_reg_34390),
        .D(\tmp_98_reg_3469_reg[0]_i_1_n_6 ),
        .Q(tmp_98_reg_3469),
        .R(1'b0));
  CARRY4 \tmp_98_reg_3469_reg[0]_i_1 
       (.CI(\tmp_98_reg_3469_reg[0]_i_2_n_0 ),
        .CO({\tmp_98_reg_3469_reg[0]_i_1_n_0 ,\tmp_98_reg_3469_reg[0]_i_1_n_1 ,\tmp_98_reg_3469_reg[0]_i_1_n_2 ,\tmp_98_reg_3469_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({threshold2_mac_muocq_U75_n_9,threshold2_mac_muocq_U75_n_10,threshold2_mac_muocq_U75_n_11,threshold2_mac_muocq_U75_n_12}),
        .O({\tmp_98_reg_3469_reg[0]_i_1_n_4 ,\tmp_98_reg_3469_reg[0]_i_1_n_5 ,\tmp_98_reg_3469_reg[0]_i_1_n_6 ,\NLW_tmp_98_reg_3469_reg[0]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_98_reg_3469[0]_i_3_n_0 ,\tmp_98_reg_3469[0]_i_4_n_0 ,\tmp_98_reg_3469[0]_i_5_n_0 ,\tmp_98_reg_3469[0]_i_6_n_0 }));
  CARRY4 \tmp_98_reg_3469_reg[0]_i_12 
       (.CI(\tmp_98_reg_3469_reg[0]_i_18_n_0 ),
        .CO({\tmp_98_reg_3469_reg[0]_i_12_n_0 ,\tmp_98_reg_3469_reg[0]_i_12_n_1 ,\tmp_98_reg_3469_reg[0]_i_12_n_2 ,\tmp_98_reg_3469_reg[0]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_98_reg_3469[0]_i_19_n_0 ,\tmp_98_reg_3469[0]_i_20_n_0 ,\tmp_98_reg_3469[0]_i_21_n_0 ,\tmp_98_reg_3469[0]_i_22_n_0 }),
        .O(p_Val2_89_1_2_cast_fu_2366_p1[15:12]),
        .S({\tmp_98_reg_3469[0]_i_23_n_0 ,\tmp_98_reg_3469[0]_i_24_n_0 ,\tmp_98_reg_3469[0]_i_25_n_0 ,\tmp_98_reg_3469[0]_i_26_n_0 }));
  CARRY4 \tmp_98_reg_3469_reg[0]_i_13 
       (.CI(1'b0),
        .CO({\tmp_98_reg_3469_reg[0]_i_13_n_0 ,\tmp_98_reg_3469_reg[0]_i_13_n_1 ,\tmp_98_reg_3469_reg[0]_i_13_n_2 ,\tmp_98_reg_3469_reg[0]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({threshold2_mac_muocq_U75_n_21,threshold2_mac_muocq_U75_n_22,threshold2_mac_muocq_U75_n_23,threshold2_mac_muocq_U75_n_24}),
        .O(\NLW_tmp_98_reg_3469_reg[0]_i_13_O_UNCONNECTED [3:0]),
        .S({\tmp_98_reg_3469[0]_i_27_n_0 ,\tmp_98_reg_3469[0]_i_28_n_0 ,\tmp_98_reg_3469[0]_i_29_n_0 ,\tmp_98_reg_3469[0]_i_30_n_0 }));
  CARRY4 \tmp_98_reg_3469_reg[0]_i_18 
       (.CI(\tmp_98_reg_3469_reg[0]_i_31_n_0 ),
        .CO({\tmp_98_reg_3469_reg[0]_i_18_n_0 ,\tmp_98_reg_3469_reg[0]_i_18_n_1 ,\tmp_98_reg_3469_reg[0]_i_18_n_2 ,\tmp_98_reg_3469_reg[0]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_98_reg_3469[0]_i_32_n_0 ,\tmp_98_reg_3469[0]_i_33_n_0 ,\tmp_98_reg_3469[0]_i_34_n_0 ,\tmp_98_reg_3469[0]_i_35_n_0 }),
        .O(p_Val2_89_1_2_cast_fu_2366_p1[11:8]),
        .S({\tmp_98_reg_3469[0]_i_36_n_0 ,\tmp_98_reg_3469[0]_i_37_n_0 ,\tmp_98_reg_3469[0]_i_38_n_0 ,\tmp_98_reg_3469[0]_i_39_n_0 }));
  CARRY4 \tmp_98_reg_3469_reg[0]_i_2 
       (.CI(\tmp_98_reg_3469_reg[0]_i_7_n_0 ),
        .CO({\tmp_98_reg_3469_reg[0]_i_2_n_0 ,\tmp_98_reg_3469_reg[0]_i_2_n_1 ,\tmp_98_reg_3469_reg[0]_i_2_n_2 ,\tmp_98_reg_3469_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({threshold2_mac_muocq_U75_n_13,threshold2_mac_muocq_U75_n_14,threshold2_mac_muocq_U75_n_15,threshold2_mac_muocq_U75_n_16}),
        .O(\NLW_tmp_98_reg_3469_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_98_reg_3469[0]_i_8_n_0 ,\tmp_98_reg_3469[0]_i_9_n_0 ,\tmp_98_reg_3469[0]_i_10_n_0 ,\tmp_98_reg_3469[0]_i_11_n_0 }));
  CARRY4 \tmp_98_reg_3469_reg[0]_i_31 
       (.CI(\tmp_98_reg_3469_reg[0]_i_40_n_0 ),
        .CO({\tmp_98_reg_3469_reg[0]_i_31_n_0 ,\tmp_98_reg_3469_reg[0]_i_31_n_1 ,\tmp_98_reg_3469_reg[0]_i_31_n_2 ,\tmp_98_reg_3469_reg[0]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_98_reg_3469[0]_i_41_n_0 ,\tmp_98_reg_3469[0]_i_42_n_0 ,\tmp_98_reg_3469[0]_i_43_n_0 ,\tmp_98_reg_3469[0]_i_44_n_0 }),
        .O(p_Val2_89_1_2_cast_fu_2366_p1[7:4]),
        .S({\tmp_98_reg_3469[0]_i_45_n_0 ,\tmp_98_reg_3469[0]_i_46_n_0 ,\tmp_98_reg_3469[0]_i_47_n_0 ,\tmp_98_reg_3469[0]_i_48_n_0 }));
  CARRY4 \tmp_98_reg_3469_reg[0]_i_40 
       (.CI(1'b0),
        .CO({\tmp_98_reg_3469_reg[0]_i_40_n_0 ,\tmp_98_reg_3469_reg[0]_i_40_n_1 ,\tmp_98_reg_3469_reg[0]_i_40_n_2 ,\tmp_98_reg_3469_reg[0]_i_40_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_98_reg_3469[0]_i_49_n_0 ,\tmp_98_reg_3469[0]_i_50_n_0 ,\tmp_98_reg_3469[0]_i_51_n_0 ,1'b0}),
        .O(p_Val2_89_1_2_cast_fu_2366_p1[3:0]),
        .S({\tmp_98_reg_3469[0]_i_52_n_0 ,\tmp_98_reg_3469[0]_i_53_n_0 ,\tmp_98_reg_3469[0]_i_54_n_0 ,\tmp_98_reg_3469[0]_i_55_n_0 }));
  CARRY4 \tmp_98_reg_3469_reg[0]_i_7 
       (.CI(\tmp_98_reg_3469_reg[0]_i_13_n_0 ),
        .CO({\tmp_98_reg_3469_reg[0]_i_7_n_0 ,\tmp_98_reg_3469_reg[0]_i_7_n_1 ,\tmp_98_reg_3469_reg[0]_i_7_n_2 ,\tmp_98_reg_3469_reg[0]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({threshold2_mac_muocq_U75_n_17,threshold2_mac_muocq_U75_n_18,threshold2_mac_muocq_U75_n_19,threshold2_mac_muocq_U75_n_20}),
        .O(\NLW_tmp_98_reg_3469_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\tmp_98_reg_3469[0]_i_14_n_0 ,\tmp_98_reg_3469[0]_i_15_n_0 ,\tmp_98_reg_3469[0]_i_16_n_0 ,\tmp_98_reg_3469[0]_i_17_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_reg_3096[1]_i_1 
       (.I0(\p_src_rows_V_read_reg_158_reg[15] [0]),
        .I1(\p_src_rows_V_read_reg_158_reg[15] [1]),
        .O(\tmp_reg_3096[1]_i_1_n_0 ));
  FDRE \tmp_reg_3096_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\tmp_reg_3096[1]_i_1_n_0 ),
        .Q(tmp_reg_3096),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT5 #(
    .INIT(32'h00464646)) 
    \tmp_s_reg_606[0]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(tmp_s_reg_606[0]),
        .I2(tmp_s_reg_606[1]),
        .I3(grp_Filter2D_fu_138_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .O(\tmp_s_reg_606[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT5 #(
    .INIT(32'h006A6A6A)) 
    \tmp_s_reg_606[1]_i_1 
       (.I0(tmp_s_reg_606[1]),
        .I1(tmp_s_reg_606[0]),
        .I2(ap_CS_fsm_state2),
        .I3(grp_Filter2D_fu_138_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .O(\tmp_s_reg_606[1]_i_1_n_0 ));
  FDRE \tmp_s_reg_606_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_s_reg_606[0]_i_1_n_0 ),
        .Q(tmp_s_reg_606[0]),
        .R(1'b0));
  FDRE \tmp_s_reg_606_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_s_reg_606[1]_i_1_n_0 ),
        .Q(tmp_s_reg_606[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF2FFF233D0CCD000)) 
    \x_reg_3198[2]_i_1 
       (.I0(tmp_45_fu_1107_p2),
        .I1(ImagLoc_x_cast68_cas_fu_1089_p1),
        .I2(p_assign_2_fu_1149_p2[2]),
        .I3(\x_reg_3198_reg[9]_i_3_n_6 ),
        .I4(p_assign_1_fu_1126_p2[2]),
        .I5(ImagLoc_x_cast68_cas_fu_1089_p1__0[2]),
        .O(tmp_89_fu_1170_p1[2]));
  LUT6 #(
    .INIT(64'hF2FFF233D0CCD000)) 
    \x_reg_3198[3]_i_1 
       (.I0(tmp_45_fu_1107_p2),
        .I1(ImagLoc_x_cast68_cas_fu_1089_p1),
        .I2(p_assign_2_fu_1149_p2[3]),
        .I3(\x_reg_3198_reg[9]_i_3_n_6 ),
        .I4(p_assign_1_fu_1126_p2[3]),
        .I5(ImagLoc_x_cast68_cas_fu_1089_p1__0[3]),
        .O(tmp_89_fu_1170_p1[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_3198[3]_i_10 
       (.I0(t_V_4_reg_628_reg__0[2]),
        .O(\x_reg_3198[3]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_3198[3]_i_11 
       (.I0(t_V_4_reg_628_reg),
        .O(\x_reg_3198[3]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_3198[3]_i_4 
       (.I0(tmp_354_2_cast_cast_s_reg_3110_reg__0[2]),
        .I1(ImagLoc_x_cast68_cas_fu_1089_p1__0[3]),
        .I2(ImagLoc_x_cast68_cas_fu_1089_p1),
        .I3(p_assign_1_fu_1126_p2[3]),
        .O(\x_reg_3198[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_3198[3]_i_5 
       (.I0(tmp_354_2_cast_cast_s_reg_3110_reg__0[1]),
        .I1(ImagLoc_x_cast68_cas_fu_1089_p1__0[2]),
        .I2(ImagLoc_x_cast68_cas_fu_1089_p1),
        .I3(p_assign_1_fu_1126_p2[2]),
        .O(\x_reg_3198[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_3198[3]_i_6 
       (.I0(tmp_354_2_cast_cast_s_reg_3110_reg__0[0]),
        .I1(ImagLoc_x_cast68_cas_fu_1089_p1__0[1]),
        .I2(ImagLoc_x_cast68_cas_fu_1089_p1),
        .I3(p_assign_1_fu_1126_p2[1]),
        .O(\x_reg_3198[3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h2E)) 
    \x_reg_3198[3]_i_7 
       (.I0(t_V_4_reg_628_reg),
        .I1(ImagLoc_x_cast68_cas_fu_1089_p1),
        .I2(p_assign_1_fu_1126_p2[0]),
        .O(\x_reg_3198[3]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_3198[3]_i_8 
       (.I0(t_V_4_reg_628_reg__0[1]),
        .O(\x_reg_3198[3]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_3198[3]_i_9 
       (.I0(t_V_4_reg_628_reg__0[3]),
        .O(\x_reg_3198[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF2FFF233D0CCD000)) 
    \x_reg_3198[4]_i_1 
       (.I0(tmp_45_fu_1107_p2),
        .I1(ImagLoc_x_cast68_cas_fu_1089_p1),
        .I2(p_assign_2_fu_1149_p2[4]),
        .I3(\x_reg_3198_reg[9]_i_3_n_6 ),
        .I4(p_assign_1_fu_1126_p2[4]),
        .I5(ImagLoc_x_cast68_cas_fu_1089_p1__0[4]),
        .O(tmp_89_fu_1170_p1[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_3198[4]_i_3 
       (.I0(t_V_4_reg_628_reg__0[4]),
        .O(\x_reg_3198[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_3198[4]_i_4 
       (.I0(t_V_4_reg_628_reg__0[3]),
        .O(\x_reg_3198[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_3198[4]_i_5 
       (.I0(t_V_4_reg_628_reg__0[2]),
        .O(\x_reg_3198[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_3198[4]_i_6 
       (.I0(t_V_4_reg_628_reg__0[1]),
        .O(\x_reg_3198[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF2FFF233D0CCD000)) 
    \x_reg_3198[5]_i_1 
       (.I0(tmp_45_fu_1107_p2),
        .I1(ImagLoc_x_cast68_cas_fu_1089_p1),
        .I2(p_assign_2_fu_1149_p2[5]),
        .I3(\x_reg_3198_reg[9]_i_3_n_6 ),
        .I4(p_assign_1_fu_1126_p2[5]),
        .I5(ImagLoc_x_cast68_cas_fu_1089_p1__0[5]),
        .O(tmp_89_fu_1170_p1[5]));
  LUT6 #(
    .INIT(64'hF2FFF233D0CCD000)) 
    \x_reg_3198[6]_i_1 
       (.I0(tmp_45_fu_1107_p2),
        .I1(ImagLoc_x_cast68_cas_fu_1089_p1),
        .I2(p_assign_2_fu_1149_p2[6]),
        .I3(\x_reg_3198_reg[9]_i_3_n_6 ),
        .I4(p_assign_1_fu_1126_p2[6]),
        .I5(ImagLoc_x_cast68_cas_fu_1089_p1__0[6]),
        .O(tmp_89_fu_1170_p1[6]));
  LUT6 #(
    .INIT(64'hF2FFF233D0CCD000)) 
    \x_reg_3198[7]_i_1 
       (.I0(tmp_45_fu_1107_p2),
        .I1(ImagLoc_x_cast68_cas_fu_1089_p1),
        .I2(p_assign_2_fu_1149_p2[7]),
        .I3(\x_reg_3198_reg[9]_i_3_n_6 ),
        .I4(p_assign_1_fu_1126_p2[7]),
        .I5(ImagLoc_x_cast68_cas_fu_1089_p1__0[7]),
        .O(tmp_89_fu_1170_p1[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_3198[7]_i_10 
       (.I0(t_V_4_reg_628_reg__0[5]),
        .O(\x_reg_3198[7]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_3198[7]_i_11 
       (.I0(t_V_4_reg_628_reg__0[4]),
        .O(\x_reg_3198[7]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_3198[7]_i_4 
       (.I0(tmp_354_2_cast_cast_s_reg_3110_reg__0[6]),
        .I1(ImagLoc_x_cast68_cas_fu_1089_p1__0[7]),
        .I2(ImagLoc_x_cast68_cas_fu_1089_p1),
        .I3(p_assign_1_fu_1126_p2[7]),
        .O(\x_reg_3198[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_3198[7]_i_5 
       (.I0(tmp_354_2_cast_cast_s_reg_3110_reg__0[5]),
        .I1(ImagLoc_x_cast68_cas_fu_1089_p1__0[6]),
        .I2(ImagLoc_x_cast68_cas_fu_1089_p1),
        .I3(p_assign_1_fu_1126_p2[6]),
        .O(\x_reg_3198[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_3198[7]_i_6 
       (.I0(tmp_354_2_cast_cast_s_reg_3110_reg__0[4]),
        .I1(ImagLoc_x_cast68_cas_fu_1089_p1__0[5]),
        .I2(ImagLoc_x_cast68_cas_fu_1089_p1),
        .I3(p_assign_1_fu_1126_p2[5]),
        .O(\x_reg_3198[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_3198[7]_i_7 
       (.I0(tmp_354_2_cast_cast_s_reg_3110_reg__0[3]),
        .I1(ImagLoc_x_cast68_cas_fu_1089_p1__0[4]),
        .I2(ImagLoc_x_cast68_cas_fu_1089_p1),
        .I3(p_assign_1_fu_1126_p2[4]),
        .O(\x_reg_3198[7]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_3198[7]_i_8 
       (.I0(t_V_4_reg_628_reg__0[7]),
        .O(\x_reg_3198[7]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_3198[7]_i_9 
       (.I0(t_V_4_reg_628_reg__0[6]),
        .O(\x_reg_3198[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF2FFF233D0CCD000)) 
    \x_reg_3198[8]_i_1 
       (.I0(tmp_45_fu_1107_p2),
        .I1(ImagLoc_x_cast68_cas_fu_1089_p1),
        .I2(p_assign_2_fu_1149_p2[8]),
        .I3(\x_reg_3198_reg[9]_i_3_n_6 ),
        .I4(p_assign_1_fu_1126_p2[8]),
        .I5(ImagLoc_x_cast68_cas_fu_1089_p1__0[8]),
        .O(tmp_89_fu_1170_p1[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_3198[8]_i_3 
       (.I0(t_V_4_reg_628_reg__0[8]),
        .O(\x_reg_3198[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_3198[8]_i_4 
       (.I0(t_V_4_reg_628_reg__0[7]),
        .O(\x_reg_3198[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_3198[8]_i_5 
       (.I0(t_V_4_reg_628_reg__0[6]),
        .O(\x_reg_3198[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_3198[8]_i_6 
       (.I0(t_V_4_reg_628_reg__0[5]),
        .O(\x_reg_3198[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF2FFF233D0CCD000)) 
    \x_reg_3198[9]_i_1 
       (.I0(tmp_45_fu_1107_p2),
        .I1(ImagLoc_x_cast68_cas_fu_1089_p1),
        .I2(p_assign_2_fu_1149_p2[9]),
        .I3(\x_reg_3198_reg[9]_i_3_n_6 ),
        .I4(p_assign_1_fu_1126_p2[9]),
        .I5(ImagLoc_x_cast68_cas_fu_1089_p1__0[9]),
        .O(tmp_89_fu_1170_p1[9]));
  LUT2 #(
    .INIT(4'h7)) 
    \x_reg_3198[9]_i_10 
       (.I0(p_assign_1_fu_1126_p2[16]),
        .I1(ImagLoc_x_cast68_cas_fu_1089_p1),
        .O(\x_reg_3198[9]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_3198[9]_i_11 
       (.I0(t_V_4_reg_628_reg__0[11]),
        .O(\x_reg_3198[9]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_3198[9]_i_12 
       (.I0(t_V_4_reg_628_reg__0[10]),
        .O(\x_reg_3198[9]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_3198[9]_i_13 
       (.I0(t_V_4_reg_628_reg__0[9]),
        .O(\x_reg_3198[9]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_3198[9]_i_14 
       (.I0(t_V_4_reg_628_reg__0[8]),
        .O(\x_reg_3198[9]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_3198[9]_i_15 
       (.I0(t_V_4_reg_628_reg__0[12]),
        .O(\x_reg_3198[9]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_3198[9]_i_16 
       (.I0(t_V_4_reg_628_reg__0[11]),
        .O(\x_reg_3198[9]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_3198[9]_i_17 
       (.I0(t_V_4_reg_628_reg__0[10]),
        .O(\x_reg_3198[9]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_3198[9]_i_18 
       (.I0(t_V_4_reg_628_reg__0[9]),
        .O(\x_reg_3198[9]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \x_reg_3198[9]_i_20 
       (.I0(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[15] ),
        .I1(\x_reg_3198[9]_i_37_n_0 ),
        .I2(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[14] ),
        .I3(ImagLoc_x_cast68_cas_fu_1089_p1__0[14]),
        .I4(ImagLoc_x_cast68_cas_fu_1089_p1),
        .I5(p_assign_1_fu_1126_p2[14]),
        .O(\x_reg_3198[9]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \x_reg_3198[9]_i_21 
       (.I0(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[13] ),
        .I1(\x_reg_3198[9]_i_39_n_0 ),
        .I2(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[12] ),
        .I3(ImagLoc_x_cast68_cas_fu_1089_p1__0[12]),
        .I4(ImagLoc_x_cast68_cas_fu_1089_p1),
        .I5(p_assign_1_fu_1126_p2[12]),
        .O(\x_reg_3198[9]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \x_reg_3198[9]_i_22 
       (.I0(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[11] ),
        .I1(\x_reg_3198[9]_i_40_n_0 ),
        .I2(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[10] ),
        .I3(ImagLoc_x_cast68_cas_fu_1089_p1__0[10]),
        .I4(ImagLoc_x_cast68_cas_fu_1089_p1),
        .I5(p_assign_1_fu_1126_p2[10]),
        .O(\x_reg_3198[9]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \x_reg_3198[9]_i_23 
       (.I0(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[9] ),
        .I1(\x_reg_3198[9]_i_41_n_0 ),
        .I2(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[8] ),
        .I3(ImagLoc_x_cast68_cas_fu_1089_p1__0[8]),
        .I4(ImagLoc_x_cast68_cas_fu_1089_p1),
        .I5(p_assign_1_fu_1126_p2[8]),
        .O(\x_reg_3198[9]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \x_reg_3198[9]_i_24 
       (.I0(\x_reg_3198[9]_i_42_n_0 ),
        .I1(p_assign_1_fu_1126_p2[14]),
        .I2(ImagLoc_x_cast68_cas_fu_1089_p1),
        .I3(ImagLoc_x_cast68_cas_fu_1089_p1__0[14]),
        .I4(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[14] ),
        .O(\x_reg_3198[9]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \x_reg_3198[9]_i_25 
       (.I0(\x_reg_3198[9]_i_43_n_0 ),
        .I1(p_assign_1_fu_1126_p2[12]),
        .I2(ImagLoc_x_cast68_cas_fu_1089_p1),
        .I3(ImagLoc_x_cast68_cas_fu_1089_p1__0[12]),
        .I4(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[12] ),
        .O(\x_reg_3198[9]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \x_reg_3198[9]_i_26 
       (.I0(\x_reg_3198[9]_i_44_n_0 ),
        .I1(p_assign_1_fu_1126_p2[10]),
        .I2(ImagLoc_x_cast68_cas_fu_1089_p1),
        .I3(ImagLoc_x_cast68_cas_fu_1089_p1__0[10]),
        .I4(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[10] ),
        .O(\x_reg_3198[9]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \x_reg_3198[9]_i_27 
       (.I0(p_assign_1_fu_1126_p2[9]),
        .I1(ImagLoc_x_cast68_cas_fu_1089_p1),
        .I2(ImagLoc_x_cast68_cas_fu_1089_p1__0[9]),
        .I3(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[9] ),
        .I4(\x_reg_3198[9]_i_45_n_0 ),
        .I5(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[8] ),
        .O(\x_reg_3198[9]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \x_reg_3198[9]_i_29 
       (.I0(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[7] ),
        .I1(\x_reg_3198[9]_i_47_n_0 ),
        .I2(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[6] ),
        .I3(ImagLoc_x_cast68_cas_fu_1089_p1__0[6]),
        .I4(ImagLoc_x_cast68_cas_fu_1089_p1),
        .I5(p_assign_1_fu_1126_p2[6]),
        .O(\x_reg_3198[9]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \x_reg_3198[9]_i_30 
       (.I0(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[5] ),
        .I1(\x_reg_3198[9]_i_48_n_0 ),
        .I2(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[4] ),
        .I3(ImagLoc_x_cast68_cas_fu_1089_p1__0[4]),
        .I4(ImagLoc_x_cast68_cas_fu_1089_p1),
        .I5(p_assign_1_fu_1126_p2[4]),
        .O(\x_reg_3198[9]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \x_reg_3198[9]_i_31 
       (.I0(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[3] ),
        .I1(\x_reg_3198[9]_i_49_n_0 ),
        .I2(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[2] ),
        .I3(ImagLoc_x_cast68_cas_fu_1089_p1__0[2]),
        .I4(ImagLoc_x_cast68_cas_fu_1089_p1),
        .I5(p_assign_1_fu_1126_p2[2]),
        .O(\x_reg_3198[9]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h2222B222B2B2B222)) 
    \x_reg_3198[9]_i_32 
       (.I0(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[1] ),
        .I1(\x_reg_3198[9]_i_50_n_0 ),
        .I2(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[0] ),
        .I3(t_V_4_reg_628_reg),
        .I4(ImagLoc_x_cast68_cas_fu_1089_p1),
        .I5(p_assign_1_fu_1126_p2[0]),
        .O(\x_reg_3198[9]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \x_reg_3198[9]_i_33 
       (.I0(p_assign_1_fu_1126_p2[7]),
        .I1(ImagLoc_x_cast68_cas_fu_1089_p1),
        .I2(ImagLoc_x_cast68_cas_fu_1089_p1__0[7]),
        .I3(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[7] ),
        .I4(\x_reg_3198[9]_i_51_n_0 ),
        .I5(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[6] ),
        .O(\x_reg_3198[9]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \x_reg_3198[9]_i_34 
       (.I0(p_assign_1_fu_1126_p2[5]),
        .I1(ImagLoc_x_cast68_cas_fu_1089_p1),
        .I2(ImagLoc_x_cast68_cas_fu_1089_p1__0[5]),
        .I3(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[5] ),
        .I4(\x_reg_3198[9]_i_52_n_0 ),
        .I5(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[4] ),
        .O(\x_reg_3198[9]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \x_reg_3198[9]_i_35 
       (.I0(p_assign_1_fu_1126_p2[3]),
        .I1(ImagLoc_x_cast68_cas_fu_1089_p1),
        .I2(ImagLoc_x_cast68_cas_fu_1089_p1__0[3]),
        .I3(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[3] ),
        .I4(\x_reg_3198[9]_i_53_n_0 ),
        .I5(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[2] ),
        .O(\x_reg_3198[9]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \x_reg_3198[9]_i_36 
       (.I0(p_assign_1_fu_1126_p2[1]),
        .I1(ImagLoc_x_cast68_cas_fu_1089_p1),
        .I2(ImagLoc_x_cast68_cas_fu_1089_p1__0[1]),
        .I3(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[1] ),
        .I4(\x_reg_3198[9]_i_54_n_0 ),
        .I5(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[0] ),
        .O(\x_reg_3198[9]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_3198[9]_i_37 
       (.I0(p_assign_1_fu_1126_p2[15]),
        .I1(ImagLoc_x_cast68_cas_fu_1089_p1),
        .I2(ImagLoc_x_cast68_cas_fu_1089_p1__0[15]),
        .O(\x_reg_3198[9]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_3198[9]_i_39 
       (.I0(p_assign_1_fu_1126_p2[13]),
        .I1(ImagLoc_x_cast68_cas_fu_1089_p1),
        .I2(ImagLoc_x_cast68_cas_fu_1089_p1__0[13]),
        .O(\x_reg_3198[9]_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_3198[9]_i_40 
       (.I0(p_assign_1_fu_1126_p2[11]),
        .I1(ImagLoc_x_cast68_cas_fu_1089_p1),
        .I2(ImagLoc_x_cast68_cas_fu_1089_p1__0[11]),
        .O(\x_reg_3198[9]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_3198[9]_i_41 
       (.I0(p_assign_1_fu_1126_p2[9]),
        .I1(ImagLoc_x_cast68_cas_fu_1089_p1),
        .I2(ImagLoc_x_cast68_cas_fu_1089_p1__0[9]),
        .O(\x_reg_3198[9]_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_3198[9]_i_42 
       (.I0(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[15] ),
        .I1(ImagLoc_x_cast68_cas_fu_1089_p1__0[15]),
        .I2(ImagLoc_x_cast68_cas_fu_1089_p1),
        .I3(p_assign_1_fu_1126_p2[15]),
        .O(\x_reg_3198[9]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_3198[9]_i_43 
       (.I0(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[13] ),
        .I1(ImagLoc_x_cast68_cas_fu_1089_p1__0[13]),
        .I2(ImagLoc_x_cast68_cas_fu_1089_p1),
        .I3(p_assign_1_fu_1126_p2[13]),
        .O(\x_reg_3198[9]_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_3198[9]_i_44 
       (.I0(\p_src_cols_V_read_cas_reg_2827_reg_n_0_[11] ),
        .I1(ImagLoc_x_cast68_cas_fu_1089_p1__0[11]),
        .I2(ImagLoc_x_cast68_cas_fu_1089_p1),
        .I3(p_assign_1_fu_1126_p2[11]),
        .O(\x_reg_3198[9]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_3198[9]_i_45 
       (.I0(p_assign_1_fu_1126_p2[8]),
        .I1(ImagLoc_x_cast68_cas_fu_1089_p1),
        .I2(ImagLoc_x_cast68_cas_fu_1089_p1__0[8]),
        .O(\x_reg_3198[9]_i_45_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_3198[9]_i_46 
       (.I0(t_V_4_reg_628_reg__0[16]),
        .O(\x_reg_3198[9]_i_46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_3198[9]_i_47 
       (.I0(p_assign_1_fu_1126_p2[7]),
        .I1(ImagLoc_x_cast68_cas_fu_1089_p1),
        .I2(ImagLoc_x_cast68_cas_fu_1089_p1__0[7]),
        .O(\x_reg_3198[9]_i_47_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_3198[9]_i_48 
       (.I0(p_assign_1_fu_1126_p2[5]),
        .I1(ImagLoc_x_cast68_cas_fu_1089_p1),
        .I2(ImagLoc_x_cast68_cas_fu_1089_p1__0[5]),
        .O(\x_reg_3198[9]_i_48_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_3198[9]_i_49 
       (.I0(p_assign_1_fu_1126_p2[3]),
        .I1(ImagLoc_x_cast68_cas_fu_1089_p1),
        .I2(ImagLoc_x_cast68_cas_fu_1089_p1__0[3]),
        .O(\x_reg_3198[9]_i_49_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_3198[9]_i_50 
       (.I0(p_assign_1_fu_1126_p2[1]),
        .I1(ImagLoc_x_cast68_cas_fu_1089_p1),
        .I2(ImagLoc_x_cast68_cas_fu_1089_p1__0[1]),
        .O(\x_reg_3198[9]_i_50_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_3198[9]_i_51 
       (.I0(p_assign_1_fu_1126_p2[6]),
        .I1(ImagLoc_x_cast68_cas_fu_1089_p1),
        .I2(ImagLoc_x_cast68_cas_fu_1089_p1__0[6]),
        .O(\x_reg_3198[9]_i_51_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_3198[9]_i_52 
       (.I0(p_assign_1_fu_1126_p2[4]),
        .I1(ImagLoc_x_cast68_cas_fu_1089_p1),
        .I2(ImagLoc_x_cast68_cas_fu_1089_p1__0[4]),
        .O(\x_reg_3198[9]_i_52_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_3198[9]_i_53 
       (.I0(p_assign_1_fu_1126_p2[2]),
        .I1(ImagLoc_x_cast68_cas_fu_1089_p1),
        .I2(ImagLoc_x_cast68_cas_fu_1089_p1__0[2]),
        .O(\x_reg_3198[9]_i_53_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \x_reg_3198[9]_i_54 
       (.I0(p_assign_1_fu_1126_p2[0]),
        .I1(ImagLoc_x_cast68_cas_fu_1089_p1),
        .I2(t_V_4_reg_628_reg),
        .O(\x_reg_3198[9]_i_54_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_3198[9]_i_55 
       (.I0(t_V_4_reg_628_reg__0[15]),
        .O(\x_reg_3198[9]_i_55_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_3198[9]_i_56 
       (.I0(t_V_4_reg_628_reg__0[14]),
        .O(\x_reg_3198[9]_i_56_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_3198[9]_i_57 
       (.I0(t_V_4_reg_628_reg__0[13]),
        .O(\x_reg_3198[9]_i_57_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_3198[9]_i_58 
       (.I0(t_V_4_reg_628_reg__0[12]),
        .O(\x_reg_3198[9]_i_58_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_3198[9]_i_6 
       (.I0(tmp_354_2_cast_cast_s_reg_3110_reg__0[8]),
        .I1(ImagLoc_x_cast68_cas_fu_1089_p1__0[9]),
        .I2(ImagLoc_x_cast68_cas_fu_1089_p1),
        .I3(p_assign_1_fu_1126_p2[9]),
        .O(\x_reg_3198[9]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_3198[9]_i_7 
       (.I0(tmp_354_2_cast_cast_s_reg_3110_reg__0[7]),
        .I1(ImagLoc_x_cast68_cas_fu_1089_p1__0[8]),
        .I2(ImagLoc_x_cast68_cas_fu_1089_p1),
        .I3(p_assign_1_fu_1126_p2[8]),
        .O(\x_reg_3198[9]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \x_reg_3198[9]_i_9 
       (.I0(ImagLoc_x_cast68_cas_fu_1089_p1),
        .I1(p_assign_1_fu_1126_p2[16]),
        .O(\x_reg_3198[9]_i_9_n_0 ));
  FDRE \x_reg_3198_reg[2] 
       (.C(ap_clk),
        .CE(\or_cond_i427_i_reg_3194[0]_i_1_n_0 ),
        .D(tmp_89_fu_1170_p1[2]),
        .Q(x_reg_3198[2]),
        .R(1'b0));
  FDRE \x_reg_3198_reg[3] 
       (.C(ap_clk),
        .CE(\or_cond_i427_i_reg_3194[0]_i_1_n_0 ),
        .D(tmp_89_fu_1170_p1[3]),
        .Q(x_reg_3198[3]),
        .R(1'b0));
  CARRY4 \x_reg_3198_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\x_reg_3198_reg[3]_i_2_n_0 ,\x_reg_3198_reg[3]_i_2_n_1 ,\x_reg_3198_reg[3]_i_2_n_2 ,\x_reg_3198_reg[3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({tmp_354_2_cast_cast_s_reg_3110_reg__0[2:0],1'b0}),
        .O(p_assign_2_fu_1149_p2[3:0]),
        .S({\x_reg_3198[3]_i_4_n_0 ,\x_reg_3198[3]_i_5_n_0 ,\x_reg_3198[3]_i_6_n_0 ,\x_reg_3198[3]_i_7_n_0 }));
  CARRY4 \x_reg_3198_reg[3]_i_3 
       (.CI(1'b0),
        .CO({\x_reg_3198_reg[3]_i_3_n_0 ,\x_reg_3198_reg[3]_i_3_n_1 ,\x_reg_3198_reg[3]_i_3_n_2 ,\x_reg_3198_reg[3]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\x_reg_3198[3]_i_8_n_0 ,1'b0}),
        .O({p_assign_1_fu_1126_p2[3:1],\NLW_x_reg_3198_reg[3]_i_3_O_UNCONNECTED [0]}),
        .S({\x_reg_3198[3]_i_9_n_0 ,\x_reg_3198[3]_i_10_n_0 ,t_V_4_reg_628_reg__0[1],\x_reg_3198[3]_i_11_n_0 }));
  FDRE \x_reg_3198_reg[4] 
       (.C(ap_clk),
        .CE(\or_cond_i427_i_reg_3194[0]_i_1_n_0 ),
        .D(tmp_89_fu_1170_p1[4]),
        .Q(x_reg_3198[4]),
        .R(1'b0));
  CARRY4 \x_reg_3198_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\x_reg_3198_reg[4]_i_2_n_0 ,\x_reg_3198_reg[4]_i_2_n_1 ,\x_reg_3198_reg[4]_i_2_n_2 ,\x_reg_3198_reg[4]_i_2_n_3 }),
        .CYINIT(t_V_4_reg_628_reg),
        .DI(t_V_4_reg_628_reg__0[4:1]),
        .O(ImagLoc_x_cast68_cas_fu_1089_p1__0[4:1]),
        .S({\x_reg_3198[4]_i_3_n_0 ,\x_reg_3198[4]_i_4_n_0 ,\x_reg_3198[4]_i_5_n_0 ,\x_reg_3198[4]_i_6_n_0 }));
  FDRE \x_reg_3198_reg[5] 
       (.C(ap_clk),
        .CE(\or_cond_i427_i_reg_3194[0]_i_1_n_0 ),
        .D(tmp_89_fu_1170_p1[5]),
        .Q(x_reg_3198[5]),
        .R(1'b0));
  FDRE \x_reg_3198_reg[6] 
       (.C(ap_clk),
        .CE(\or_cond_i427_i_reg_3194[0]_i_1_n_0 ),
        .D(tmp_89_fu_1170_p1[6]),
        .Q(x_reg_3198[6]),
        .R(1'b0));
  FDRE \x_reg_3198_reg[7] 
       (.C(ap_clk),
        .CE(\or_cond_i427_i_reg_3194[0]_i_1_n_0 ),
        .D(tmp_89_fu_1170_p1[7]),
        .Q(x_reg_3198[7]),
        .R(1'b0));
  CARRY4 \x_reg_3198_reg[7]_i_2 
       (.CI(\x_reg_3198_reg[3]_i_2_n_0 ),
        .CO({\x_reg_3198_reg[7]_i_2_n_0 ,\x_reg_3198_reg[7]_i_2_n_1 ,\x_reg_3198_reg[7]_i_2_n_2 ,\x_reg_3198_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_354_2_cast_cast_s_reg_3110_reg__0[6:3]),
        .O(p_assign_2_fu_1149_p2[7:4]),
        .S({\x_reg_3198[7]_i_4_n_0 ,\x_reg_3198[7]_i_5_n_0 ,\x_reg_3198[7]_i_6_n_0 ,\x_reg_3198[7]_i_7_n_0 }));
  CARRY4 \x_reg_3198_reg[7]_i_3 
       (.CI(\x_reg_3198_reg[3]_i_3_n_0 ),
        .CO({\x_reg_3198_reg[7]_i_3_n_0 ,\x_reg_3198_reg[7]_i_3_n_1 ,\x_reg_3198_reg[7]_i_3_n_2 ,\x_reg_3198_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_1_fu_1126_p2[7:4]),
        .S({\x_reg_3198[7]_i_8_n_0 ,\x_reg_3198[7]_i_9_n_0 ,\x_reg_3198[7]_i_10_n_0 ,\x_reg_3198[7]_i_11_n_0 }));
  FDRE \x_reg_3198_reg[8] 
       (.C(ap_clk),
        .CE(\or_cond_i427_i_reg_3194[0]_i_1_n_0 ),
        .D(tmp_89_fu_1170_p1[8]),
        .Q(x_reg_3198[8]),
        .R(1'b0));
  CARRY4 \x_reg_3198_reg[8]_i_2 
       (.CI(\x_reg_3198_reg[4]_i_2_n_0 ),
        .CO({\x_reg_3198_reg[8]_i_2_n_0 ,\x_reg_3198_reg[8]_i_2_n_1 ,\x_reg_3198_reg[8]_i_2_n_2 ,\x_reg_3198_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(t_V_4_reg_628_reg__0[8:5]),
        .O(ImagLoc_x_cast68_cas_fu_1089_p1__0[8:5]),
        .S({\x_reg_3198[8]_i_3_n_0 ,\x_reg_3198[8]_i_4_n_0 ,\x_reg_3198[8]_i_5_n_0 ,\x_reg_3198[8]_i_6_n_0 }));
  FDRE \x_reg_3198_reg[9] 
       (.C(ap_clk),
        .CE(\or_cond_i427_i_reg_3194[0]_i_1_n_0 ),
        .D(tmp_89_fu_1170_p1[9]),
        .Q(x_reg_3198[9]),
        .R(1'b0));
  CARRY4 \x_reg_3198_reg[9]_i_19 
       (.CI(1'b0),
        .CO({\x_reg_3198_reg[9]_i_19_n_0 ,\x_reg_3198_reg[9]_i_19_n_1 ,\x_reg_3198_reg[9]_i_19_n_2 ,\x_reg_3198_reg[9]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({\x_reg_3198[9]_i_29_n_0 ,\x_reg_3198[9]_i_30_n_0 ,\x_reg_3198[9]_i_31_n_0 ,\x_reg_3198[9]_i_32_n_0 }),
        .O(\NLW_x_reg_3198_reg[9]_i_19_O_UNCONNECTED [3:0]),
        .S({\x_reg_3198[9]_i_33_n_0 ,\x_reg_3198[9]_i_34_n_0 ,\x_reg_3198[9]_i_35_n_0 ,\x_reg_3198[9]_i_36_n_0 }));
  CARRY4 \x_reg_3198_reg[9]_i_2 
       (.CI(\x_reg_3198_reg[7]_i_2_n_0 ),
        .CO({\NLW_x_reg_3198_reg[9]_i_2_CO_UNCONNECTED [3:1],\x_reg_3198_reg[9]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_354_2_cast_cast_s_reg_3110_reg__0[7]}),
        .O({\NLW_x_reg_3198_reg[9]_i_2_O_UNCONNECTED [3:2],p_assign_2_fu_1149_p2[9:8]}),
        .S({1'b0,1'b0,\x_reg_3198[9]_i_6_n_0 ,\x_reg_3198[9]_i_7_n_0 }));
  CARRY4 \x_reg_3198_reg[9]_i_28 
       (.CI(\x_reg_3198_reg[9]_i_38_n_0 ),
        .CO(\NLW_x_reg_3198_reg[9]_i_28_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x_reg_3198_reg[9]_i_28_O_UNCONNECTED [3:1],p_assign_1_fu_1126_p2[16]}),
        .S({1'b0,1'b0,1'b0,\x_reg_3198[9]_i_46_n_0 }));
  CARRY4 \x_reg_3198_reg[9]_i_3 
       (.CI(\x_reg_3198_reg[9]_i_8_n_0 ),
        .CO({\NLW_x_reg_3198_reg[9]_i_3_CO_UNCONNECTED [3:1],\x_reg_3198_reg[9]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\x_reg_3198[9]_i_9_n_0 }),
        .O({\NLW_x_reg_3198_reg[9]_i_3_O_UNCONNECTED [3:2],\x_reg_3198_reg[9]_i_3_n_6 ,\NLW_x_reg_3198_reg[9]_i_3_O_UNCONNECTED [0]}),
        .S({1'b0,1'b0,1'b1,\x_reg_3198[9]_i_10_n_0 }));
  CARRY4 \x_reg_3198_reg[9]_i_38 
       (.CI(\x_reg_3198_reg[9]_i_4_n_0 ),
        .CO({\x_reg_3198_reg[9]_i_38_n_0 ,\x_reg_3198_reg[9]_i_38_n_1 ,\x_reg_3198_reg[9]_i_38_n_2 ,\x_reg_3198_reg[9]_i_38_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_1_fu_1126_p2[15:12]),
        .S({\x_reg_3198[9]_i_55_n_0 ,\x_reg_3198[9]_i_56_n_0 ,\x_reg_3198[9]_i_57_n_0 ,\x_reg_3198[9]_i_58_n_0 }));
  CARRY4 \x_reg_3198_reg[9]_i_4 
       (.CI(\x_reg_3198_reg[7]_i_3_n_0 ),
        .CO({\x_reg_3198_reg[9]_i_4_n_0 ,\x_reg_3198_reg[9]_i_4_n_1 ,\x_reg_3198_reg[9]_i_4_n_2 ,\x_reg_3198_reg[9]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_1_fu_1126_p2[11:8]),
        .S({\x_reg_3198[9]_i_11_n_0 ,\x_reg_3198[9]_i_12_n_0 ,\x_reg_3198[9]_i_13_n_0 ,\x_reg_3198[9]_i_14_n_0 }));
  CARRY4 \x_reg_3198_reg[9]_i_5 
       (.CI(\x_reg_3198_reg[8]_i_2_n_0 ),
        .CO({\x_reg_3198_reg[9]_i_5_n_0 ,\x_reg_3198_reg[9]_i_5_n_1 ,\x_reg_3198_reg[9]_i_5_n_2 ,\x_reg_3198_reg[9]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI(t_V_4_reg_628_reg__0[12:9]),
        .O(ImagLoc_x_cast68_cas_fu_1089_p1__0[12:9]),
        .S({\x_reg_3198[9]_i_15_n_0 ,\x_reg_3198[9]_i_16_n_0 ,\x_reg_3198[9]_i_17_n_0 ,\x_reg_3198[9]_i_18_n_0 }));
  CARRY4 \x_reg_3198_reg[9]_i_8 
       (.CI(\x_reg_3198_reg[9]_i_19_n_0 ),
        .CO({\x_reg_3198_reg[9]_i_8_n_0 ,\x_reg_3198_reg[9]_i_8_n_1 ,\x_reg_3198_reg[9]_i_8_n_2 ,\x_reg_3198_reg[9]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\x_reg_3198[9]_i_20_n_0 ,\x_reg_3198[9]_i_21_n_0 ,\x_reg_3198[9]_i_22_n_0 ,\x_reg_3198[9]_i_23_n_0 }),
        .O(\NLW_x_reg_3198_reg[9]_i_8_O_UNCONNECTED [3:0]),
        .S({\x_reg_3198[9]_i_24_n_0 ,\x_reg_3198[9]_i_25_n_0 ,\x_reg_3198[9]_i_26_n_0 ,\x_reg_3198[9]_i_27_n_0 }));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb" *) 
module m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb
   (DOBDO,
    D,
    col_buf_0_val_0_0_fu_1242_p3,
    ap_clk,
    WEA,
    k_buf_0_val_3_ce0,
    Q,
    ADDRBWRADDR,
    DIADI,
    \row_assign_8_0_2_t_reg_3178_reg[1] ,
    col_buf_0_val_1_0_fu_1260_p3,
    tmp_28_reg_3151,
    col_buf_0_val_2_0_fu_1278_p3,
    brmerge_reg_3208_pp0_iter1_reg,
    \right_border_buf_0_s_fu_324_reg[7] ,
    \col_assign_1_0_t_reg_3231_reg[1] ,
    \right_border_buf_0_1_fu_328_reg[7] );
  output [7:0]DOBDO;
  output [2:0]D;
  output [7:0]col_buf_0_val_0_0_fu_1242_p3;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_3_ce0;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [1:0]\row_assign_8_0_2_t_reg_3178_reg[1] ;
  input [2:0]col_buf_0_val_1_0_fu_1260_p3;
  input tmp_28_reg_3151;
  input [2:0]col_buf_0_val_2_0_fu_1278_p3;
  input brmerge_reg_3208_pp0_iter1_reg;
  input [7:0]\right_border_buf_0_s_fu_324_reg[7] ;
  input [1:0]\col_assign_1_0_t_reg_3231_reg[1] ;
  input [7:0]\right_border_buf_0_1_fu_328_reg[7] ;

  wire [9:0]ADDRBWRADDR;
  wire [2:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire brmerge_reg_3208_pp0_iter1_reg;
  wire [1:0]\col_assign_1_0_t_reg_3231_reg[1] ;
  wire [7:0]col_buf_0_val_0_0_fu_1242_p3;
  wire [2:0]col_buf_0_val_1_0_fu_1260_p3;
  wire [2:0]col_buf_0_val_2_0_fu_1278_p3;
  wire k_buf_0_val_3_ce0;
  wire [7:0]\right_border_buf_0_1_fu_328_reg[7] ;
  wire [7:0]\right_border_buf_0_s_fu_324_reg[7] ;
  wire [1:0]\row_assign_8_0_2_t_reg_3178_reg[1] ;
  wire tmp_28_reg_3151;

  m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_ram_97 Filter2D_k_buf_0_bkb_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .brmerge_reg_3208_pp0_iter1_reg(brmerge_reg_3208_pp0_iter1_reg),
        .\col_assign_1_0_t_reg_3231_reg[1] (\col_assign_1_0_t_reg_3231_reg[1] ),
        .col_buf_0_val_0_0_fu_1242_p3(col_buf_0_val_0_0_fu_1242_p3),
        .col_buf_0_val_1_0_fu_1260_p3(col_buf_0_val_1_0_fu_1260_p3),
        .col_buf_0_val_2_0_fu_1278_p3(col_buf_0_val_2_0_fu_1278_p3),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .\right_border_buf_0_1_fu_328_reg[7] (\right_border_buf_0_1_fu_328_reg[7] ),
        .\right_border_buf_0_s_fu_324_reg[7] (\right_border_buf_0_s_fu_324_reg[7] ),
        .\row_assign_8_0_2_t_reg_3178_reg[1] (\row_assign_8_0_2_t_reg_3178_reg[1] ),
        .tmp_28_reg_3151(tmp_28_reg_3151));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb" *) 
module m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_100
   (WEA,
    k_buf_0_val_3_ce0,
    ram_reg,
    ram_reg_0,
    D,
    col_buf_0_val_2_0_fu_745_p3,
    \src_kernel_win_0_va_23_reg_1186_reg[6] ,
    \src_kernel_win_0_va_24_reg_1193_reg[6] ,
    \src_kernel_win_0_va_24_reg_1193_reg[5] ,
    ap_clk,
    Q,
    \x_reg_1144_reg[9] ,
    ram_reg_1,
    ap_enable_reg_pp0_iter2,
    tmp_49_i_reg_1087,
    or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg,
    \icmp_reg_1096_reg[0] ,
    \tmp_509_i_reg_1101_reg[0] ,
    ap_enable_reg_pp0_iter1_reg,
    \ap_CS_fsm_reg[2] ,
    img_dilate_data_stre_empty_n,
    ap_enable_reg_pp0_iter5_reg,
    or_cond_i_i_i_reg_1157_pp0_iter4_reg,
    img_erode_data_strea_full_n,
    col_buf_0_val_0_0_fu_709_p3,
    tmp_531_i_reg_1109,
    \row_assign_13_1_t_i_reg_1121_reg[1] ,
    ram_reg_2,
    \tmp_117_reg_1116_reg[1] ,
    ram_reg_3,
    ram_reg_4,
    \tmp_121_reg_1167_reg[1] ,
    \right_border_buf_0_15_fu_166_reg[7] ,
    brmerge_i_reg_1150_pp0_iter1_reg,
    ram_reg_5);
  output [0:0]WEA;
  output k_buf_0_val_3_ce0;
  output ram_reg;
  output ram_reg_0;
  output [6:0]D;
  output [7:0]col_buf_0_val_2_0_fu_745_p3;
  output [6:0]\src_kernel_win_0_va_23_reg_1186_reg[6] ;
  output \src_kernel_win_0_va_24_reg_1193_reg[6] ;
  output \src_kernel_win_0_va_24_reg_1193_reg[5] ;
  input ap_clk;
  input [9:0]Q;
  input [9:0]\x_reg_1144_reg[9] ;
  input [7:0]ram_reg_1;
  input ap_enable_reg_pp0_iter2;
  input tmp_49_i_reg_1087;
  input or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg;
  input \icmp_reg_1096_reg[0] ;
  input \tmp_509_i_reg_1101_reg[0] ;
  input ap_enable_reg_pp0_iter1_reg;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input img_dilate_data_stre_empty_n;
  input ap_enable_reg_pp0_iter5_reg;
  input or_cond_i_i_i_reg_1157_pp0_iter4_reg;
  input img_erode_data_strea_full_n;
  input [5:0]col_buf_0_val_0_0_fu_709_p3;
  input tmp_531_i_reg_1109;
  input [1:0]\row_assign_13_1_t_i_reg_1121_reg[1] ;
  input [6:0]ram_reg_2;
  input [1:0]\tmp_117_reg_1116_reg[1] ;
  input ram_reg_3;
  input ram_reg_4;
  input [1:0]\tmp_121_reg_1167_reg[1] ;
  input [7:0]\right_border_buf_0_15_fu_166_reg[7] ;
  input brmerge_i_reg_1150_pp0_iter1_reg;
  input ram_reg_5;

  wire [6:0]D;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter5_reg;
  wire brmerge_i_reg_1150_pp0_iter1_reg;
  wire [5:0]col_buf_0_val_0_0_fu_709_p3;
  wire [7:0]col_buf_0_val_2_0_fu_745_p3;
  wire \icmp_reg_1096_reg[0] ;
  wire img_dilate_data_stre_empty_n;
  wire img_erode_data_strea_full_n;
  wire k_buf_0_val_3_ce0;
  wire or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg;
  wire or_cond_i_i_i_reg_1157_pp0_iter4_reg;
  wire ram_reg;
  wire ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [6:0]ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire [7:0]\right_border_buf_0_15_fu_166_reg[7] ;
  wire [1:0]\row_assign_13_1_t_i_reg_1121_reg[1] ;
  wire [6:0]\src_kernel_win_0_va_23_reg_1186_reg[6] ;
  wire \src_kernel_win_0_va_24_reg_1193_reg[5] ;
  wire \src_kernel_win_0_va_24_reg_1193_reg[6] ;
  wire [1:0]\tmp_117_reg_1116_reg[1] ;
  wire [1:0]\tmp_121_reg_1167_reg[1] ;
  wire tmp_49_i_reg_1087;
  wire \tmp_509_i_reg_1101_reg[0] ;
  wire tmp_531_i_reg_1109;
  wire [9:0]\x_reg_1144_reg[9] ;

  m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_ram_101 Filter2D_k_buf_0_bkb_ram_U
       (.D(D),
        .Q(Q),
        .WEA(WEA),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter5_reg(ap_enable_reg_pp0_iter5_reg),
        .brmerge_i_reg_1150_pp0_iter1_reg(brmerge_i_reg_1150_pp0_iter1_reg),
        .col_buf_0_val_0_0_fu_709_p3(col_buf_0_val_0_0_fu_709_p3),
        .col_buf_0_val_2_0_fu_745_p3(col_buf_0_val_2_0_fu_745_p3),
        .\icmp_reg_1096_reg[0] (\icmp_reg_1096_reg[0] ),
        .img_dilate_data_stre_empty_n(img_dilate_data_stre_empty_n),
        .img_erode_data_strea_full_n(img_erode_data_strea_full_n),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg(or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg),
        .or_cond_i_i_i_reg_1157_pp0_iter4_reg(or_cond_i_i_i_reg_1157_pp0_iter4_reg),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .\right_border_buf_0_15_fu_166_reg[7] (\right_border_buf_0_15_fu_166_reg[7] ),
        .\row_assign_13_1_t_i_reg_1121_reg[1] (\row_assign_13_1_t_i_reg_1121_reg[1] ),
        .\src_kernel_win_0_va_23_reg_1186_reg[6] (\src_kernel_win_0_va_23_reg_1186_reg[6] ),
        .\src_kernel_win_0_va_24_reg_1193_reg[5] (\src_kernel_win_0_va_24_reg_1193_reg[5] ),
        .\src_kernel_win_0_va_24_reg_1193_reg[6] (\src_kernel_win_0_va_24_reg_1193_reg[6] ),
        .\tmp_117_reg_1116_reg[1] (\tmp_117_reg_1116_reg[1] ),
        .\tmp_121_reg_1167_reg[1] (\tmp_121_reg_1167_reg[1] ),
        .tmp_49_i_reg_1087(tmp_49_i_reg_1087),
        .\tmp_509_i_reg_1101_reg[0] (\tmp_509_i_reg_1101_reg[0] ),
        .tmp_531_i_reg_1109(tmp_531_i_reg_1109),
        .\x_reg_1144_reg[9] (\x_reg_1144_reg[9] ));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb" *) 
module m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_104
   (DIADI,
    D,
    \src_kernel_win_0_va_42_reg_1200_reg[7] ,
    col_buf_0_val_0_0_fu_709_p3,
    \src_kernel_win_0_va_40_reg_1186_reg[3] ,
    \src_kernel_win_0_va_41_reg_1193_reg[2] ,
    ap_clk,
    k_buf_0_val_3_ce0,
    Q,
    \x_reg_1144_reg[9] ,
    img_hls_data_stream_s_dout,
    ap_enable_reg_pp0_iter2_reg,
    ap_enable_reg_pp0_iter2,
    \tmp_612_2_i_reg_1105_reg[0] ,
    or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg,
    \icmp_reg_1096_reg[0] ,
    tmp_58_i_reg_1087,
    \row_assign_18_2_t_i_reg_1126_reg[1] ,
    ram_reg,
    col_buf_0_val_2_0_fu_745_p3,
    tmp_634_i_reg_1109,
    col_buf_0_val_1_0_fu_727_p3,
    ram_reg_0,
    ram_reg_1,
    \tmp_138_reg_1167_reg[1] ,
    brmerge_i_reg_1150_pp0_iter1_reg,
    \right_border_buf_0_s_fu_162_reg[7] );
  output [7:0]DIADI;
  output [4:0]D;
  output \src_kernel_win_0_va_42_reg_1200_reg[7] ;
  output [7:0]col_buf_0_val_0_0_fu_709_p3;
  output \src_kernel_win_0_va_40_reg_1186_reg[3] ;
  output \src_kernel_win_0_va_41_reg_1193_reg[2] ;
  input ap_clk;
  input k_buf_0_val_3_ce0;
  input [9:0]Q;
  input [9:0]\x_reg_1144_reg[9] ;
  input [0:0]img_hls_data_stream_s_dout;
  input ap_enable_reg_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter2;
  input \tmp_612_2_i_reg_1105_reg[0] ;
  input or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg;
  input \icmp_reg_1096_reg[0] ;
  input tmp_58_i_reg_1087;
  input [1:0]\row_assign_18_2_t_i_reg_1126_reg[1] ;
  input ram_reg;
  input [2:0]col_buf_0_val_2_0_fu_745_p3;
  input tmp_634_i_reg_1109;
  input [3:0]col_buf_0_val_1_0_fu_727_p3;
  input ram_reg_0;
  input ram_reg_1;
  input [1:0]\tmp_138_reg_1167_reg[1] ;
  input brmerge_i_reg_1150_pp0_iter1_reg;
  input [7:0]\right_border_buf_0_s_fu_162_reg[7] ;

  wire [4:0]D;
  wire [7:0]DIADI;
  wire [9:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg;
  wire brmerge_i_reg_1150_pp0_iter1_reg;
  wire [7:0]col_buf_0_val_0_0_fu_709_p3;
  wire [3:0]col_buf_0_val_1_0_fu_727_p3;
  wire [2:0]col_buf_0_val_2_0_fu_745_p3;
  wire \icmp_reg_1096_reg[0] ;
  wire [0:0]img_hls_data_stream_s_dout;
  wire k_buf_0_val_3_ce0;
  wire or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]\right_border_buf_0_s_fu_162_reg[7] ;
  wire [1:0]\row_assign_18_2_t_i_reg_1126_reg[1] ;
  wire \src_kernel_win_0_va_40_reg_1186_reg[3] ;
  wire \src_kernel_win_0_va_41_reg_1193_reg[2] ;
  wire \src_kernel_win_0_va_42_reg_1200_reg[7] ;
  wire [1:0]\tmp_138_reg_1167_reg[1] ;
  wire tmp_58_i_reg_1087;
  wire \tmp_612_2_i_reg_1105_reg[0] ;
  wire tmp_634_i_reg_1109;
  wire [9:0]\x_reg_1144_reg[9] ;

  m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_ram_109 Filter2D_k_buf_0_bkb_ram_U
       (.D(D),
        .DIADI(DIADI),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg),
        .brmerge_i_reg_1150_pp0_iter1_reg(brmerge_i_reg_1150_pp0_iter1_reg),
        .col_buf_0_val_0_0_fu_709_p3(col_buf_0_val_0_0_fu_709_p3),
        .col_buf_0_val_1_0_fu_727_p3(col_buf_0_val_1_0_fu_727_p3),
        .col_buf_0_val_2_0_fu_745_p3(col_buf_0_val_2_0_fu_745_p3),
        .\icmp_reg_1096_reg[0] (\icmp_reg_1096_reg[0] ),
        .img_hls_data_stream_s_dout(img_hls_data_stream_s_dout),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg(or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .\right_border_buf_0_s_fu_162_reg[7] (\right_border_buf_0_s_fu_162_reg[7] ),
        .\row_assign_18_2_t_i_reg_1126_reg[1] (\row_assign_18_2_t_i_reg_1126_reg[1] ),
        .\src_kernel_win_0_va_40_reg_1186_reg[3] (\src_kernel_win_0_va_40_reg_1186_reg[3] ),
        .\src_kernel_win_0_va_41_reg_1193_reg[2] (\src_kernel_win_0_va_41_reg_1193_reg[2] ),
        .\src_kernel_win_0_va_42_reg_1200_reg[7] (\src_kernel_win_0_va_42_reg_1200_reg[7] ),
        .\tmp_138_reg_1167_reg[1] (\tmp_138_reg_1167_reg[1] ),
        .tmp_58_i_reg_1087(tmp_58_i_reg_1087),
        .\tmp_612_2_i_reg_1105_reg[0] (\tmp_612_2_i_reg_1105_reg[0] ),
        .tmp_634_i_reg_1109(tmp_634_i_reg_1109),
        .\x_reg_1144_reg[9] (\x_reg_1144_reg[9] ));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb" *) 
module m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_105
   (ram_reg,
    D,
    col_buf_0_val_1_0_fu_727_p3,
    \src_kernel_win_0_va_41_reg_1193_reg[6] ,
    \src_kernel_win_0_va_40_reg_1186_reg[7] ,
    \src_kernel_win_0_va_40_reg_1186_reg[7]_0 ,
    ap_clk,
    WEA,
    k_buf_0_val_3_ce0,
    Q,
    \x_reg_1144_reg[9] ,
    DIADI,
    img_hls_data_stream_s_dout,
    or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg,
    \icmp_reg_1096_reg[0] ,
    tmp_58_i_reg_1087,
    \row_assign_18_2_t_i_reg_1126_reg[1] ,
    col_buf_0_val_0_0_fu_709_p3,
    tmp_634_i_reg_1109,
    col_buf_0_val_2_0_fu_745_p3,
    \row_assign_18_1_t_i_reg_1121_reg[1] ,
    \tmp_138_reg_1167_reg[1] ,
    \right_border_buf_0_21_fu_170_reg[7] ,
    brmerge_i_reg_1150_pp0_iter1_reg,
    \tmp_134_reg_1116_reg[1] ,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2);
  output [7:0]ram_reg;
  output [2:0]D;
  output [7:0]col_buf_0_val_1_0_fu_727_p3;
  output [2:0]\src_kernel_win_0_va_41_reg_1193_reg[6] ;
  output [0:0]\src_kernel_win_0_va_40_reg_1186_reg[7] ;
  output \src_kernel_win_0_va_40_reg_1186_reg[7]_0 ;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_3_ce0;
  input [9:0]Q;
  input [9:0]\x_reg_1144_reg[9] ;
  input [7:0]DIADI;
  input [0:0]img_hls_data_stream_s_dout;
  input or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg;
  input \icmp_reg_1096_reg[0] ;
  input tmp_58_i_reg_1087;
  input [1:0]\row_assign_18_2_t_i_reg_1126_reg[1] ;
  input [1:0]col_buf_0_val_0_0_fu_709_p3;
  input tmp_634_i_reg_1109;
  input [4:0]col_buf_0_val_2_0_fu_745_p3;
  input [1:0]\row_assign_18_1_t_i_reg_1121_reg[1] ;
  input [1:0]\tmp_138_reg_1167_reg[1] ;
  input [7:0]\right_border_buf_0_21_fu_170_reg[7] ;
  input brmerge_i_reg_1150_pp0_iter1_reg;
  input [1:0]\tmp_134_reg_1116_reg[1] ;
  input ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;

  wire [2:0]D;
  wire [7:0]DIADI;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire brmerge_i_reg_1150_pp0_iter1_reg;
  wire [1:0]col_buf_0_val_0_0_fu_709_p3;
  wire [7:0]col_buf_0_val_1_0_fu_727_p3;
  wire [4:0]col_buf_0_val_2_0_fu_745_p3;
  wire \icmp_reg_1096_reg[0] ;
  wire [0:0]img_hls_data_stream_s_dout;
  wire k_buf_0_val_3_ce0;
  wire or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [7:0]\right_border_buf_0_21_fu_170_reg[7] ;
  wire [1:0]\row_assign_18_1_t_i_reg_1121_reg[1] ;
  wire [1:0]\row_assign_18_2_t_i_reg_1126_reg[1] ;
  wire [0:0]\src_kernel_win_0_va_40_reg_1186_reg[7] ;
  wire \src_kernel_win_0_va_40_reg_1186_reg[7]_0 ;
  wire [2:0]\src_kernel_win_0_va_41_reg_1193_reg[6] ;
  wire [1:0]\tmp_134_reg_1116_reg[1] ;
  wire [1:0]\tmp_138_reg_1167_reg[1] ;
  wire tmp_58_i_reg_1087;
  wire tmp_634_i_reg_1109;
  wire [9:0]\x_reg_1144_reg[9] ;

  m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_ram_108 Filter2D_k_buf_0_bkb_ram_U
       (.D(D),
        .DIADI(DIADI),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .brmerge_i_reg_1150_pp0_iter1_reg(brmerge_i_reg_1150_pp0_iter1_reg),
        .col_buf_0_val_0_0_fu_709_p3(col_buf_0_val_0_0_fu_709_p3),
        .col_buf_0_val_1_0_fu_727_p3(col_buf_0_val_1_0_fu_727_p3),
        .col_buf_0_val_2_0_fu_745_p3(col_buf_0_val_2_0_fu_745_p3),
        .\icmp_reg_1096_reg[0] (\icmp_reg_1096_reg[0] ),
        .img_hls_data_stream_s_dout(img_hls_data_stream_s_dout),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg(or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .\right_border_buf_0_21_fu_170_reg[7] (\right_border_buf_0_21_fu_170_reg[7] ),
        .\row_assign_18_1_t_i_reg_1121_reg[1] (\row_assign_18_1_t_i_reg_1121_reg[1] ),
        .\row_assign_18_2_t_i_reg_1126_reg[1] (\row_assign_18_2_t_i_reg_1126_reg[1] ),
        .\src_kernel_win_0_va_40_reg_1186_reg[7] (\src_kernel_win_0_va_40_reg_1186_reg[7] ),
        .\src_kernel_win_0_va_40_reg_1186_reg[7]_0 (\src_kernel_win_0_va_40_reg_1186_reg[7]_0 ),
        .\src_kernel_win_0_va_41_reg_1193_reg[6] (\src_kernel_win_0_va_41_reg_1193_reg[6] ),
        .\tmp_134_reg_1116_reg[1] (\tmp_134_reg_1116_reg[1] ),
        .\tmp_138_reg_1167_reg[1] (\tmp_138_reg_1167_reg[1] ),
        .tmp_58_i_reg_1087(tmp_58_i_reg_1087),
        .tmp_634_i_reg_1109(tmp_634_i_reg_1109),
        .\x_reg_1144_reg[9] (\x_reg_1144_reg[9] ));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb" *) 
module m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_106
   (WEA,
    k_buf_0_val_3_ce0,
    ram_reg,
    D,
    \right_border_buf_0_20_fu_166_reg[7] ,
    \src_kernel_win_0_va_41_reg_1193_reg[7] ,
    \src_kernel_win_0_va_40_reg_1186_reg[5] ,
    \src_kernel_win_0_va_41_reg_1193_reg[4] ,
    ap_clk,
    Q,
    \x_reg_1144_reg[9] ,
    \or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg_reg[0] ,
    ap_enable_reg_pp0_iter2,
    \tmp_612_i_reg_1101_reg[0] ,
    or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg,
    \icmp_reg_1096_reg[0] ,
    tmp_58_i_reg_1087,
    ap_enable_reg_pp0_iter1_reg,
    \ap_CS_fsm_reg[2] ,
    img_hls_data_stream_s_empty_n,
    ap_enable_reg_pp0_iter5_reg,
    or_cond_i_i_i_reg_1157_pp0_iter4_reg,
    img_dilate_data_stre_full_n,
    \tmp_134_reg_1116_reg[1] ,
    \tmp_138_reg_1167_reg[0] ,
    tmp_634_i_reg_1109,
    \tmp_138_reg_1167_reg[0]_0 ,
    ram_reg_0,
    \row_assign_18_1_t_i_reg_1121_reg[1] ,
    ram_reg_1,
    \tmp_138_reg_1167_reg[1] ,
    \right_border_buf_0_20_fu_166_reg[7]_0 ,
    brmerge_i_reg_1150_pp0_iter1_reg,
    ram_reg_2,
    ram_reg_3);
  output [0:0]WEA;
  output k_buf_0_val_3_ce0;
  output ram_reg;
  output [6:0]D;
  output [7:0]\right_border_buf_0_20_fu_166_reg[7] ;
  output [4:0]\src_kernel_win_0_va_41_reg_1193_reg[7] ;
  output \src_kernel_win_0_va_40_reg_1186_reg[5] ;
  output \src_kernel_win_0_va_41_reg_1193_reg[4] ;
  input ap_clk;
  input [9:0]Q;
  input [9:0]\x_reg_1144_reg[9] ;
  input [7:0]\or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg_reg[0] ;
  input ap_enable_reg_pp0_iter2;
  input \tmp_612_i_reg_1101_reg[0] ;
  input or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg;
  input \icmp_reg_1096_reg[0] ;
  input tmp_58_i_reg_1087;
  input ap_enable_reg_pp0_iter1_reg;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input img_hls_data_stream_s_empty_n;
  input ap_enable_reg_pp0_iter5_reg;
  input or_cond_i_i_i_reg_1157_pp0_iter4_reg;
  input img_dilate_data_stre_full_n;
  input [1:0]\tmp_134_reg_1116_reg[1] ;
  input [6:0]\tmp_138_reg_1167_reg[0] ;
  input tmp_634_i_reg_1109;
  input [4:0]\tmp_138_reg_1167_reg[0]_0 ;
  input ram_reg_0;
  input [1:0]\row_assign_18_1_t_i_reg_1121_reg[1] ;
  input ram_reg_1;
  input [1:0]\tmp_138_reg_1167_reg[1] ;
  input [7:0]\right_border_buf_0_20_fu_166_reg[7]_0 ;
  input brmerge_i_reg_1150_pp0_iter1_reg;
  input ram_reg_2;
  input ram_reg_3;

  wire [6:0]D;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter5_reg;
  wire brmerge_i_reg_1150_pp0_iter1_reg;
  wire \icmp_reg_1096_reg[0] ;
  wire img_dilate_data_stre_full_n;
  wire img_hls_data_stream_s_empty_n;
  wire k_buf_0_val_3_ce0;
  wire or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg;
  wire [7:0]\or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg_reg[0] ;
  wire or_cond_i_i_i_reg_1157_pp0_iter4_reg;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [7:0]\right_border_buf_0_20_fu_166_reg[7] ;
  wire [7:0]\right_border_buf_0_20_fu_166_reg[7]_0 ;
  wire [1:0]\row_assign_18_1_t_i_reg_1121_reg[1] ;
  wire \src_kernel_win_0_va_40_reg_1186_reg[5] ;
  wire \src_kernel_win_0_va_41_reg_1193_reg[4] ;
  wire [4:0]\src_kernel_win_0_va_41_reg_1193_reg[7] ;
  wire [1:0]\tmp_134_reg_1116_reg[1] ;
  wire [6:0]\tmp_138_reg_1167_reg[0] ;
  wire [4:0]\tmp_138_reg_1167_reg[0]_0 ;
  wire [1:0]\tmp_138_reg_1167_reg[1] ;
  wire tmp_58_i_reg_1087;
  wire \tmp_612_i_reg_1101_reg[0] ;
  wire tmp_634_i_reg_1109;
  wire [9:0]\x_reg_1144_reg[9] ;

  m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_ram_107 Filter2D_k_buf_0_bkb_ram_U
       (.D(D),
        .Q(Q),
        .WEA(WEA),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter5_reg(ap_enable_reg_pp0_iter5_reg),
        .brmerge_i_reg_1150_pp0_iter1_reg(brmerge_i_reg_1150_pp0_iter1_reg),
        .\icmp_reg_1096_reg[0] (\icmp_reg_1096_reg[0] ),
        .img_dilate_data_stre_full_n(img_dilate_data_stre_full_n),
        .img_hls_data_stream_s_empty_n(img_hls_data_stream_s_empty_n),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg(or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg),
        .\or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg_reg[0] (\or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg_reg[0] ),
        .or_cond_i_i_i_reg_1157_pp0_iter4_reg(or_cond_i_i_i_reg_1157_pp0_iter4_reg),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .\right_border_buf_0_20_fu_166_reg[7] (\right_border_buf_0_20_fu_166_reg[7] ),
        .\right_border_buf_0_20_fu_166_reg[7]_0 (\right_border_buf_0_20_fu_166_reg[7]_0 ),
        .\row_assign_18_1_t_i_reg_1121_reg[1] (\row_assign_18_1_t_i_reg_1121_reg[1] ),
        .\src_kernel_win_0_va_40_reg_1186_reg[5] (\src_kernel_win_0_va_40_reg_1186_reg[5] ),
        .\src_kernel_win_0_va_41_reg_1193_reg[4] (\src_kernel_win_0_va_41_reg_1193_reg[4] ),
        .\src_kernel_win_0_va_41_reg_1193_reg[7] (\src_kernel_win_0_va_41_reg_1193_reg[7] ),
        .\tmp_134_reg_1116_reg[1] (\tmp_134_reg_1116_reg[1] ),
        .\tmp_138_reg_1167_reg[0] (\tmp_138_reg_1167_reg[0] ),
        .\tmp_138_reg_1167_reg[0]_0 (\tmp_138_reg_1167_reg[0]_0 ),
        .\tmp_138_reg_1167_reg[1] (\tmp_138_reg_1167_reg[1] ),
        .tmp_58_i_reg_1087(tmp_58_i_reg_1087),
        .\tmp_612_i_reg_1101_reg[0] (\tmp_612_i_reg_1101_reg[0] ),
        .tmp_634_i_reg_1109(tmp_634_i_reg_1109),
        .\x_reg_1144_reg[9] (\x_reg_1144_reg[9] ));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb" *) 
module m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_74
   (\right_border_buf_0_2_fu_336_reg[7] ,
    ram_reg,
    D,
    col_buf_0_val_1_0_fu_1260_p3,
    ap_clk,
    WEA,
    k_buf_0_val_3_ce0,
    Q,
    ADDRBWRADDR,
    ram_reg_0,
    or_cond_i427_i_reg_3194_pp0_iter1_reg,
    \exitcond389_i_reg_3185_pp0_iter1_reg_reg[0] ,
    tmp_26_reg_3129,
    \icmp_reg_3138_reg[0] ,
    \row_assign_8_0_2_t_reg_3178_reg[1] ,
    col_buf_0_val_0_0_fu_1242_p3,
    tmp_28_reg_3151,
    col_buf_0_val_2_0_fu_1278_p3,
    brmerge_reg_3208_pp0_iter1_reg,
    \right_border_buf_0_2_fu_336_reg[7]_0 ,
    \col_assign_1_0_t_reg_3231_reg[1] ,
    \right_border_buf_0_3_fu_340_reg[7] );
  output [7:0]\right_border_buf_0_2_fu_336_reg[7] ;
  output ram_reg;
  output [4:0]D;
  output [7:0]col_buf_0_val_1_0_fu_1260_p3;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_3_ce0;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [7:0]ram_reg_0;
  input or_cond_i427_i_reg_3194_pp0_iter1_reg;
  input \exitcond389_i_reg_3185_pp0_iter1_reg_reg[0] ;
  input tmp_26_reg_3129;
  input \icmp_reg_3138_reg[0] ;
  input [1:0]\row_assign_8_0_2_t_reg_3178_reg[1] ;
  input [4:0]col_buf_0_val_0_0_fu_1242_p3;
  input tmp_28_reg_3151;
  input [4:0]col_buf_0_val_2_0_fu_1278_p3;
  input brmerge_reg_3208_pp0_iter1_reg;
  input [7:0]\right_border_buf_0_2_fu_336_reg[7]_0 ;
  input [1:0]\col_assign_1_0_t_reg_3231_reg[1] ;
  input [7:0]\right_border_buf_0_3_fu_340_reg[7] ;

  wire [9:0]ADDRBWRADDR;
  wire [4:0]D;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire brmerge_reg_3208_pp0_iter1_reg;
  wire [1:0]\col_assign_1_0_t_reg_3231_reg[1] ;
  wire [4:0]col_buf_0_val_0_0_fu_1242_p3;
  wire [7:0]col_buf_0_val_1_0_fu_1260_p3;
  wire [4:0]col_buf_0_val_2_0_fu_1278_p3;
  wire \exitcond389_i_reg_3185_pp0_iter1_reg_reg[0] ;
  wire \icmp_reg_3138_reg[0] ;
  wire k_buf_0_val_3_ce0;
  wire or_cond_i427_i_reg_3194_pp0_iter1_reg;
  wire ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]\right_border_buf_0_2_fu_336_reg[7] ;
  wire [7:0]\right_border_buf_0_2_fu_336_reg[7]_0 ;
  wire [7:0]\right_border_buf_0_3_fu_340_reg[7] ;
  wire [1:0]\row_assign_8_0_2_t_reg_3178_reg[1] ;
  wire tmp_26_reg_3129;
  wire tmp_28_reg_3151;

  m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_ram_96 Filter2D_k_buf_0_bkb_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .brmerge_reg_3208_pp0_iter1_reg(brmerge_reg_3208_pp0_iter1_reg),
        .\col_assign_1_0_t_reg_3231_reg[1] (\col_assign_1_0_t_reg_3231_reg[1] ),
        .col_buf_0_val_0_0_fu_1242_p3(col_buf_0_val_0_0_fu_1242_p3),
        .col_buf_0_val_1_0_fu_1260_p3(col_buf_0_val_1_0_fu_1260_p3),
        .col_buf_0_val_2_0_fu_1278_p3(col_buf_0_val_2_0_fu_1278_p3),
        .\exitcond389_i_reg_3185_pp0_iter1_reg_reg[0] (\exitcond389_i_reg_3185_pp0_iter1_reg_reg[0] ),
        .\icmp_reg_3138_reg[0] (\icmp_reg_3138_reg[0] ),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .or_cond_i427_i_reg_3194_pp0_iter1_reg(or_cond_i427_i_reg_3194_pp0_iter1_reg),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .\right_border_buf_0_2_fu_336_reg[7] (\right_border_buf_0_2_fu_336_reg[7] ),
        .\right_border_buf_0_2_fu_336_reg[7]_0 (\right_border_buf_0_2_fu_336_reg[7]_0 ),
        .\right_border_buf_0_3_fu_340_reg[7] (\right_border_buf_0_3_fu_340_reg[7] ),
        .\row_assign_8_0_2_t_reg_3178_reg[1] (\row_assign_8_0_2_t_reg_3178_reg[1] ),
        .tmp_26_reg_3129(tmp_26_reg_3129),
        .tmp_28_reg_3151(tmp_28_reg_3151));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb" *) 
module m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_75
   (D,
    col_buf_0_val_2_0_fu_1278_p3,
    p,
    ap_clk,
    WEA,
    k_buf_0_val_3_ce0,
    Q,
    ADDRBWRADDR,
    ram_reg,
    col_buf_0_val_0_0_fu_1242_p3,
    tmp_28_reg_3151,
    \row_assign_8_0_1_t_reg_3171_reg[1] ,
    ram_reg_0,
    \row_assign_8_0_0_t_reg_3164_reg[1] ,
    brmerge_reg_3208_pp0_iter1_reg,
    \right_border_buf_0_4_fu_348_reg[7] ,
    \col_assign_1_0_t_reg_3231_reg[1] ,
    \right_border_buf_0_5_fu_352_reg[7] );
  output [7:0]D;
  output [7:0]col_buf_0_val_2_0_fu_1278_p3;
  output [7:0]p;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_3_ce0;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [7:0]ram_reg;
  input [7:0]col_buf_0_val_0_0_fu_1242_p3;
  input tmp_28_reg_3151;
  input [1:0]\row_assign_8_0_1_t_reg_3171_reg[1] ;
  input [7:0]ram_reg_0;
  input [1:0]\row_assign_8_0_0_t_reg_3164_reg[1] ;
  input brmerge_reg_3208_pp0_iter1_reg;
  input [7:0]\right_border_buf_0_4_fu_348_reg[7] ;
  input [1:0]\col_assign_1_0_t_reg_3231_reg[1] ;
  input [7:0]\right_border_buf_0_5_fu_352_reg[7] ;

  wire [9:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire brmerge_reg_3208_pp0_iter1_reg;
  wire [1:0]\col_assign_1_0_t_reg_3231_reg[1] ;
  wire [7:0]col_buf_0_val_0_0_fu_1242_p3;
  wire [7:0]col_buf_0_val_2_0_fu_1278_p3;
  wire k_buf_0_val_3_ce0;
  wire [7:0]p;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]\right_border_buf_0_4_fu_348_reg[7] ;
  wire [7:0]\right_border_buf_0_5_fu_352_reg[7] ;
  wire [1:0]\row_assign_8_0_0_t_reg_3164_reg[1] ;
  wire [1:0]\row_assign_8_0_1_t_reg_3171_reg[1] ;
  wire tmp_28_reg_3151;

  m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_ram_95 Filter2D_k_buf_0_bkb_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .brmerge_reg_3208_pp0_iter1_reg(brmerge_reg_3208_pp0_iter1_reg),
        .\col_assign_1_0_t_reg_3231_reg[1] (\col_assign_1_0_t_reg_3231_reg[1] ),
        .col_buf_0_val_0_0_fu_1242_p3(col_buf_0_val_0_0_fu_1242_p3),
        .col_buf_0_val_2_0_fu_1278_p3(col_buf_0_val_2_0_fu_1278_p3),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .p(p),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .\right_border_buf_0_4_fu_348_reg[7] (\right_border_buf_0_4_fu_348_reg[7] ),
        .\right_border_buf_0_5_fu_352_reg[7] (\right_border_buf_0_5_fu_352_reg[7] ),
        .\row_assign_8_0_0_t_reg_3164_reg[1] (\row_assign_8_0_0_t_reg_3164_reg[1] ),
        .\row_assign_8_0_1_t_reg_3171_reg[1] (\row_assign_8_0_1_t_reg_3171_reg[1] ),
        .tmp_28_reg_3151(tmp_28_reg_3151));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb" *) 
module m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_76
   (\right_border_buf_1_s_fu_360_reg[7] ,
    D,
    col_buf_1_val_0_0_fu_1414_p3,
    ap_clk,
    WEA,
    k_buf_0_val_3_ce0,
    Q,
    ADDRBWRADDR,
    \SRL_SIG_reg[1][7] ,
    \row_assign_8_0_2_t_reg_3178_reg[1] ,
    col_buf_1_val_1_0_fu_1432_p3,
    tmp_28_reg_3151,
    col_buf_1_val_2_0_fu_1450_p3,
    brmerge_reg_3208_pp0_iter1_reg,
    \right_border_buf_1_s_fu_360_reg[7]_0 ,
    \col_assign_1_0_t_reg_3231_reg[1] ,
    \right_border_buf_1_1_fu_364_reg[7] );
  output [7:0]\right_border_buf_1_s_fu_360_reg[7] ;
  output [2:0]D;
  output [7:0]col_buf_1_val_0_0_fu_1414_p3;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_3_ce0;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [7:0]\SRL_SIG_reg[1][7] ;
  input [1:0]\row_assign_8_0_2_t_reg_3178_reg[1] ;
  input [2:0]col_buf_1_val_1_0_fu_1432_p3;
  input tmp_28_reg_3151;
  input [2:0]col_buf_1_val_2_0_fu_1450_p3;
  input brmerge_reg_3208_pp0_iter1_reg;
  input [7:0]\right_border_buf_1_s_fu_360_reg[7]_0 ;
  input [1:0]\col_assign_1_0_t_reg_3231_reg[1] ;
  input [7:0]\right_border_buf_1_1_fu_364_reg[7] ;

  wire [9:0]ADDRBWRADDR;
  wire [2:0]D;
  wire [9:0]Q;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire [0:0]WEA;
  wire ap_clk;
  wire brmerge_reg_3208_pp0_iter1_reg;
  wire [1:0]\col_assign_1_0_t_reg_3231_reg[1] ;
  wire [7:0]col_buf_1_val_0_0_fu_1414_p3;
  wire [2:0]col_buf_1_val_1_0_fu_1432_p3;
  wire [2:0]col_buf_1_val_2_0_fu_1450_p3;
  wire k_buf_0_val_3_ce0;
  wire [7:0]\right_border_buf_1_1_fu_364_reg[7] ;
  wire [7:0]\right_border_buf_1_s_fu_360_reg[7] ;
  wire [7:0]\right_border_buf_1_s_fu_360_reg[7]_0 ;
  wire [1:0]\row_assign_8_0_2_t_reg_3178_reg[1] ;
  wire tmp_28_reg_3151;

  m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_ram_94 Filter2D_k_buf_0_bkb_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .Q(Q),
        .\SRL_SIG_reg[1][7] (\SRL_SIG_reg[1][7] ),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .brmerge_reg_3208_pp0_iter1_reg(brmerge_reg_3208_pp0_iter1_reg),
        .\col_assign_1_0_t_reg_3231_reg[1] (\col_assign_1_0_t_reg_3231_reg[1] ),
        .col_buf_1_val_0_0_fu_1414_p3(col_buf_1_val_0_0_fu_1414_p3),
        .col_buf_1_val_1_0_fu_1432_p3(col_buf_1_val_1_0_fu_1432_p3),
        .col_buf_1_val_2_0_fu_1450_p3(col_buf_1_val_2_0_fu_1450_p3),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .\right_border_buf_1_1_fu_364_reg[7] (\right_border_buf_1_1_fu_364_reg[7] ),
        .\right_border_buf_1_s_fu_360_reg[7] (\right_border_buf_1_s_fu_360_reg[7] ),
        .\right_border_buf_1_s_fu_360_reg[7]_0 (\right_border_buf_1_s_fu_360_reg[7]_0 ),
        .\row_assign_8_0_2_t_reg_3178_reg[1] (\row_assign_8_0_2_t_reg_3178_reg[1] ),
        .tmp_28_reg_3151(tmp_28_reg_3151));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb" *) 
module m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_77
   (\right_border_buf_1_2_fu_372_reg[7] ,
    D,
    col_buf_1_val_1_0_fu_1432_p3,
    p_Val2_89_1_0_2_reg_3403_reg,
    ap_clk,
    WEA,
    k_buf_0_val_3_ce0,
    Q,
    ADDRBWRADDR,
    ram_reg,
    col_buf_1_val_2_0_fu_1450_p3,
    col_buf_1_val_0_0_fu_1414_p3,
    \row_assign_8_0_1_t_reg_3171_reg[1] ,
    tmp_28_reg_3151,
    \row_assign_8_0_2_t_reg_3178_reg[1] ,
    brmerge_reg_3208_pp0_iter1_reg,
    \right_border_buf_1_2_fu_372_reg[7]_0 ,
    \col_assign_1_0_t_reg_3231_reg[1] ,
    \right_border_buf_1_3_fu_376_reg[7] );
  output [7:0]\right_border_buf_1_2_fu_372_reg[7] ;
  output [0:0]D;
  output [7:0]col_buf_1_val_1_0_fu_1432_p3;
  output [4:0]p_Val2_89_1_0_2_reg_3403_reg;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_3_ce0;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [7:0]ram_reg;
  input [4:0]col_buf_1_val_2_0_fu_1450_p3;
  input [4:0]col_buf_1_val_0_0_fu_1414_p3;
  input [1:0]\row_assign_8_0_1_t_reg_3171_reg[1] ;
  input tmp_28_reg_3151;
  input [1:0]\row_assign_8_0_2_t_reg_3178_reg[1] ;
  input brmerge_reg_3208_pp0_iter1_reg;
  input [7:0]\right_border_buf_1_2_fu_372_reg[7]_0 ;
  input [1:0]\col_assign_1_0_t_reg_3231_reg[1] ;
  input [7:0]\right_border_buf_1_3_fu_376_reg[7] ;

  wire [9:0]ADDRBWRADDR;
  wire [0:0]D;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire brmerge_reg_3208_pp0_iter1_reg;
  wire [1:0]\col_assign_1_0_t_reg_3231_reg[1] ;
  wire [4:0]col_buf_1_val_0_0_fu_1414_p3;
  wire [7:0]col_buf_1_val_1_0_fu_1432_p3;
  wire [4:0]col_buf_1_val_2_0_fu_1450_p3;
  wire k_buf_0_val_3_ce0;
  wire [4:0]p_Val2_89_1_0_2_reg_3403_reg;
  wire [7:0]ram_reg;
  wire [7:0]\right_border_buf_1_2_fu_372_reg[7] ;
  wire [7:0]\right_border_buf_1_2_fu_372_reg[7]_0 ;
  wire [7:0]\right_border_buf_1_3_fu_376_reg[7] ;
  wire [1:0]\row_assign_8_0_1_t_reg_3171_reg[1] ;
  wire [1:0]\row_assign_8_0_2_t_reg_3178_reg[1] ;
  wire tmp_28_reg_3151;

  m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_ram_93 Filter2D_k_buf_0_bkb_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .brmerge_reg_3208_pp0_iter1_reg(brmerge_reg_3208_pp0_iter1_reg),
        .\col_assign_1_0_t_reg_3231_reg[1] (\col_assign_1_0_t_reg_3231_reg[1] ),
        .col_buf_1_val_0_0_fu_1414_p3(col_buf_1_val_0_0_fu_1414_p3),
        .col_buf_1_val_1_0_fu_1432_p3(col_buf_1_val_1_0_fu_1432_p3),
        .col_buf_1_val_2_0_fu_1450_p3(col_buf_1_val_2_0_fu_1450_p3),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .p_Val2_89_1_0_2_reg_3403_reg(p_Val2_89_1_0_2_reg_3403_reg),
        .ram_reg_0(ram_reg),
        .\right_border_buf_1_2_fu_372_reg[7] (\right_border_buf_1_2_fu_372_reg[7] ),
        .\right_border_buf_1_2_fu_372_reg[7]_0 (\right_border_buf_1_2_fu_372_reg[7]_0 ),
        .\right_border_buf_1_3_fu_376_reg[7] (\right_border_buf_1_3_fu_376_reg[7] ),
        .\row_assign_8_0_1_t_reg_3171_reg[1] (\row_assign_8_0_1_t_reg_3171_reg[1] ),
        .\row_assign_8_0_2_t_reg_3178_reg[1] (\row_assign_8_0_2_t_reg_3178_reg[1] ),
        .tmp_28_reg_3151(tmp_28_reg_3151));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb" *) 
module m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_78
   (D,
    col_buf_1_val_2_0_fu_1450_p3,
    p,
    ap_clk,
    WEA,
    k_buf_0_val_3_ce0,
    Q,
    ADDRBWRADDR,
    ram_reg,
    col_buf_1_val_0_0_fu_1414_p3,
    ram_reg_0,
    tmp_28_reg_3151,
    \row_assign_8_0_1_t_reg_3171_reg[1] ,
    \row_assign_8_0_0_t_reg_3164_reg[1] ,
    brmerge_reg_3208_pp0_iter1_reg,
    \right_border_buf_1_4_fu_384_reg[7] ,
    \col_assign_1_0_t_reg_3231_reg[1] ,
    \right_border_buf_1_5_fu_388_reg[7] );
  output [6:0]D;
  output [7:0]col_buf_1_val_2_0_fu_1450_p3;
  output [7:0]p;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_3_ce0;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [7:0]ram_reg;
  input [7:0]col_buf_1_val_0_0_fu_1414_p3;
  input [7:0]ram_reg_0;
  input tmp_28_reg_3151;
  input [1:0]\row_assign_8_0_1_t_reg_3171_reg[1] ;
  input [1:0]\row_assign_8_0_0_t_reg_3164_reg[1] ;
  input brmerge_reg_3208_pp0_iter1_reg;
  input [7:0]\right_border_buf_1_4_fu_384_reg[7] ;
  input [1:0]\col_assign_1_0_t_reg_3231_reg[1] ;
  input [7:0]\right_border_buf_1_5_fu_388_reg[7] ;

  wire [9:0]ADDRBWRADDR;
  wire [6:0]D;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire brmerge_reg_3208_pp0_iter1_reg;
  wire [1:0]\col_assign_1_0_t_reg_3231_reg[1] ;
  wire [7:0]col_buf_1_val_0_0_fu_1414_p3;
  wire [7:0]col_buf_1_val_2_0_fu_1450_p3;
  wire k_buf_0_val_3_ce0;
  wire [7:0]p;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]\right_border_buf_1_4_fu_384_reg[7] ;
  wire [7:0]\right_border_buf_1_5_fu_388_reg[7] ;
  wire [1:0]\row_assign_8_0_0_t_reg_3164_reg[1] ;
  wire [1:0]\row_assign_8_0_1_t_reg_3171_reg[1] ;
  wire tmp_28_reg_3151;

  m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_ram_92 Filter2D_k_buf_0_bkb_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .brmerge_reg_3208_pp0_iter1_reg(brmerge_reg_3208_pp0_iter1_reg),
        .\col_assign_1_0_t_reg_3231_reg[1] (\col_assign_1_0_t_reg_3231_reg[1] ),
        .col_buf_1_val_0_0_fu_1414_p3(col_buf_1_val_0_0_fu_1414_p3),
        .col_buf_1_val_2_0_fu_1450_p3(col_buf_1_val_2_0_fu_1450_p3),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .p(p),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .\right_border_buf_1_4_fu_384_reg[7] (\right_border_buf_1_4_fu_384_reg[7] ),
        .\right_border_buf_1_5_fu_388_reg[7] (\right_border_buf_1_5_fu_388_reg[7] ),
        .\row_assign_8_0_0_t_reg_3164_reg[1] (\row_assign_8_0_0_t_reg_3164_reg[1] ),
        .\row_assign_8_0_1_t_reg_3171_reg[1] (\row_assign_8_0_1_t_reg_3171_reg[1] ),
        .tmp_28_reg_3151(tmp_28_reg_3151));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb" *) 
module m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_79
   (\right_border_buf_2_5_fu_392_reg[7] ,
    D,
    col_buf_2_val_0_0_fu_1577_p3,
    ap_clk,
    WEA,
    k_buf_0_val_3_ce0,
    Q,
    ADDRBWRADDR,
    \SRL_SIG_reg[1][7] ,
    \row_assign_8_0_2_t_reg_3178_reg[1] ,
    col_buf_2_val_1_0_fu_1595_p3,
    ram_reg,
    tmp_28_reg_3151,
    col_buf_2_val_2_0_fu_1613_p3,
    ram_reg_0,
    ram_reg_1,
    brmerge_reg_3208_pp0_iter1_reg,
    \right_border_buf_2_5_fu_392_reg[7]_0 ,
    \col_assign_1_0_t_reg_3231_reg[1] ,
    \right_border_buf_2_4_fu_380_reg[7] );
  output [7:0]\right_border_buf_2_5_fu_392_reg[7] ;
  output [4:0]D;
  output [7:0]col_buf_2_val_0_0_fu_1577_p3;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_3_ce0;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [7:0]\SRL_SIG_reg[1][7] ;
  input [1:0]\row_assign_8_0_2_t_reg_3178_reg[1] ;
  input [4:0]col_buf_2_val_1_0_fu_1595_p3;
  input ram_reg;
  input tmp_28_reg_3151;
  input [1:0]col_buf_2_val_2_0_fu_1613_p3;
  input ram_reg_0;
  input ram_reg_1;
  input brmerge_reg_3208_pp0_iter1_reg;
  input [7:0]\right_border_buf_2_5_fu_392_reg[7]_0 ;
  input [1:0]\col_assign_1_0_t_reg_3231_reg[1] ;
  input [7:0]\right_border_buf_2_4_fu_380_reg[7] ;

  wire [9:0]ADDRBWRADDR;
  wire [4:0]D;
  wire [9:0]Q;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire [0:0]WEA;
  wire ap_clk;
  wire brmerge_reg_3208_pp0_iter1_reg;
  wire [1:0]\col_assign_1_0_t_reg_3231_reg[1] ;
  wire [7:0]col_buf_2_val_0_0_fu_1577_p3;
  wire [4:0]col_buf_2_val_1_0_fu_1595_p3;
  wire [1:0]col_buf_2_val_2_0_fu_1613_p3;
  wire k_buf_0_val_3_ce0;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]\right_border_buf_2_4_fu_380_reg[7] ;
  wire [7:0]\right_border_buf_2_5_fu_392_reg[7] ;
  wire [7:0]\right_border_buf_2_5_fu_392_reg[7]_0 ;
  wire [1:0]\row_assign_8_0_2_t_reg_3178_reg[1] ;
  wire tmp_28_reg_3151;

  m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_ram_91 Filter2D_k_buf_0_bkb_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .Q(Q),
        .\SRL_SIG_reg[1][7] (\SRL_SIG_reg[1][7] ),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .brmerge_reg_3208_pp0_iter1_reg(brmerge_reg_3208_pp0_iter1_reg),
        .\col_assign_1_0_t_reg_3231_reg[1] (\col_assign_1_0_t_reg_3231_reg[1] ),
        .col_buf_2_val_0_0_fu_1577_p3(col_buf_2_val_0_0_fu_1577_p3),
        .col_buf_2_val_1_0_fu_1595_p3(col_buf_2_val_1_0_fu_1595_p3),
        .col_buf_2_val_2_0_fu_1613_p3(col_buf_2_val_2_0_fu_1613_p3),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .\right_border_buf_2_4_fu_380_reg[7] (\right_border_buf_2_4_fu_380_reg[7] ),
        .\right_border_buf_2_5_fu_392_reg[7] (\right_border_buf_2_5_fu_392_reg[7] ),
        .\right_border_buf_2_5_fu_392_reg[7]_0 (\right_border_buf_2_5_fu_392_reg[7]_0 ),
        .\row_assign_8_0_2_t_reg_3178_reg[1] (\row_assign_8_0_2_t_reg_3178_reg[1] ),
        .tmp_28_reg_3151(tmp_28_reg_3151));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb" *) 
module m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_80
   (\right_border_buf_2_3_fu_368_reg[7] ,
    WEA,
    D,
    col_buf_2_val_1_0_fu_1595_p3,
    p_Val2_89_2_0_2_reg_3424_reg,
    ap_clk,
    k_buf_0_val_3_ce0,
    Q,
    ADDRBWRADDR,
    ram_reg,
    grp_Filter2D_fu_138_p_src_data_stream_2_V_read,
    or_cond_i427_i_reg_3194_pp0_iter1_reg,
    \exitcond389_i_reg_3185_pp0_iter1_reg_reg[0] ,
    tmp_26_reg_3129,
    \icmp_reg_3138_reg[0] ,
    \tmp_402_0_1_reg_3147_reg[0] ,
    col_buf_2_val_2_0_fu_1613_p3,
    col_buf_2_val_0_0_fu_1577_p3,
    \row_assign_8_0_1_t_reg_3171_reg[1] ,
    tmp_28_reg_3151,
    \row_assign_8_0_2_t_reg_3178_reg[1] ,
    brmerge_reg_3208_pp0_iter1_reg,
    \right_border_buf_2_3_fu_368_reg[7]_0 ,
    \col_assign_1_0_t_reg_3231_reg[1] ,
    \right_border_buf_2_2_fu_356_reg[7] );
  output [7:0]\right_border_buf_2_3_fu_368_reg[7] ;
  output [0:0]WEA;
  output [0:0]D;
  output [7:0]col_buf_2_val_1_0_fu_1595_p3;
  output [2:0]p_Val2_89_2_0_2_reg_3424_reg;
  input ap_clk;
  input k_buf_0_val_3_ce0;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [7:0]ram_reg;
  input grp_Filter2D_fu_138_p_src_data_stream_2_V_read;
  input or_cond_i427_i_reg_3194_pp0_iter1_reg;
  input \exitcond389_i_reg_3185_pp0_iter1_reg_reg[0] ;
  input tmp_26_reg_3129;
  input \icmp_reg_3138_reg[0] ;
  input \tmp_402_0_1_reg_3147_reg[0] ;
  input [2:0]col_buf_2_val_2_0_fu_1613_p3;
  input [2:0]col_buf_2_val_0_0_fu_1577_p3;
  input [1:0]\row_assign_8_0_1_t_reg_3171_reg[1] ;
  input tmp_28_reg_3151;
  input [1:0]\row_assign_8_0_2_t_reg_3178_reg[1] ;
  input brmerge_reg_3208_pp0_iter1_reg;
  input [7:0]\right_border_buf_2_3_fu_368_reg[7]_0 ;
  input [1:0]\col_assign_1_0_t_reg_3231_reg[1] ;
  input [7:0]\right_border_buf_2_2_fu_356_reg[7] ;

  wire [9:0]ADDRBWRADDR;
  wire [0:0]D;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire brmerge_reg_3208_pp0_iter1_reg;
  wire [1:0]\col_assign_1_0_t_reg_3231_reg[1] ;
  wire [2:0]col_buf_2_val_0_0_fu_1577_p3;
  wire [7:0]col_buf_2_val_1_0_fu_1595_p3;
  wire [2:0]col_buf_2_val_2_0_fu_1613_p3;
  wire \exitcond389_i_reg_3185_pp0_iter1_reg_reg[0] ;
  wire grp_Filter2D_fu_138_p_src_data_stream_2_V_read;
  wire \icmp_reg_3138_reg[0] ;
  wire k_buf_0_val_3_ce0;
  wire or_cond_i427_i_reg_3194_pp0_iter1_reg;
  wire [2:0]p_Val2_89_2_0_2_reg_3424_reg;
  wire [7:0]ram_reg;
  wire [7:0]\right_border_buf_2_2_fu_356_reg[7] ;
  wire [7:0]\right_border_buf_2_3_fu_368_reg[7] ;
  wire [7:0]\right_border_buf_2_3_fu_368_reg[7]_0 ;
  wire [1:0]\row_assign_8_0_1_t_reg_3171_reg[1] ;
  wire [1:0]\row_assign_8_0_2_t_reg_3178_reg[1] ;
  wire tmp_26_reg_3129;
  wire tmp_28_reg_3151;
  wire \tmp_402_0_1_reg_3147_reg[0] ;

  m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_ram_90 Filter2D_k_buf_0_bkb_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .brmerge_reg_3208_pp0_iter1_reg(brmerge_reg_3208_pp0_iter1_reg),
        .\col_assign_1_0_t_reg_3231_reg[1] (\col_assign_1_0_t_reg_3231_reg[1] ),
        .col_buf_2_val_0_0_fu_1577_p3(col_buf_2_val_0_0_fu_1577_p3),
        .col_buf_2_val_1_0_fu_1595_p3(col_buf_2_val_1_0_fu_1595_p3),
        .col_buf_2_val_2_0_fu_1613_p3(col_buf_2_val_2_0_fu_1613_p3),
        .\exitcond389_i_reg_3185_pp0_iter1_reg_reg[0] (\exitcond389_i_reg_3185_pp0_iter1_reg_reg[0] ),
        .grp_Filter2D_fu_138_p_src_data_stream_2_V_read(grp_Filter2D_fu_138_p_src_data_stream_2_V_read),
        .\icmp_reg_3138_reg[0] (\icmp_reg_3138_reg[0] ),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .or_cond_i427_i_reg_3194_pp0_iter1_reg(or_cond_i427_i_reg_3194_pp0_iter1_reg),
        .p_Val2_89_2_0_2_reg_3424_reg(p_Val2_89_2_0_2_reg_3424_reg),
        .ram_reg_0(ram_reg),
        .\right_border_buf_2_2_fu_356_reg[7] (\right_border_buf_2_2_fu_356_reg[7] ),
        .\right_border_buf_2_3_fu_368_reg[7] (\right_border_buf_2_3_fu_368_reg[7] ),
        .\right_border_buf_2_3_fu_368_reg[7]_0 (\right_border_buf_2_3_fu_368_reg[7]_0 ),
        .\row_assign_8_0_1_t_reg_3171_reg[1] (\row_assign_8_0_1_t_reg_3171_reg[1] ),
        .\row_assign_8_0_2_t_reg_3178_reg[1] (\row_assign_8_0_2_t_reg_3178_reg[1] ),
        .tmp_26_reg_3129(tmp_26_reg_3129),
        .tmp_28_reg_3151(tmp_28_reg_3151),
        .\tmp_402_0_1_reg_3147_reg[0] (\tmp_402_0_1_reg_3147_reg[0] ));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb" *) 
module m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_81
   (WEA,
    k_buf_0_val_3_ce0,
    grp_Filter2D_fu_138_p_src_data_stream_2_V_read,
    ram_reg,
    D,
    col_buf_2_val_2_0_fu_1613_p3,
    p,
    p_0,
    p_1,
    p_2,
    ap_clk,
    Q,
    ADDRBWRADDR,
    ram_reg_0,
    or_cond_i427_i_reg_3194_pp0_iter1_reg,
    \exitcond389_i_reg_3185_pp0_iter1_reg_reg[0] ,
    tmp_26_reg_3129,
    \icmp_reg_3138_reg[0] ,
    \tmp_27_reg_3143_reg[0] ,
    ap_enable_reg_pp0_iter2,
    ap_enable_reg_pp0_iter1,
    \ap_CS_fsm_reg[3] ,
    img_0_data_stream_1_empty_n,
    img_0_data_stream_0_empty_n,
    img_0_data_stream_2_empty_n,
    or_cond_i_reg_3221_pp0_iter4_reg,
    ap_enable_reg_pp0_iter5_reg,
    img_2_data_stream_0_full_n,
    img_2_data_stream_2_full_n,
    img_2_data_stream_1_full_n,
    ram_reg_1,
    col_buf_2_val_1_0_fu_1595_p3,
    tmp_28_reg_3151,
    \row_assign_8_0_1_t_reg_3171_reg[1] ,
    \row_assign_8_0_0_t_reg_3164_reg[1] ,
    brmerge_reg_3208_pp0_iter1_reg,
    \right_border_buf_2_s_fu_332_reg[7] ,
    \col_assign_1_0_t_reg_3231_reg[1] ,
    \right_border_buf_2_1_fu_344_reg[7] );
  output [0:0]WEA;
  output k_buf_0_val_3_ce0;
  output grp_Filter2D_fu_138_p_src_data_stream_2_V_read;
  output ram_reg;
  output [6:0]D;
  output [7:0]col_buf_2_val_2_0_fu_1613_p3;
  output p;
  output p_0;
  output p_1;
  output [7:0]p_2;
  input ap_clk;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [7:0]ram_reg_0;
  input or_cond_i427_i_reg_3194_pp0_iter1_reg;
  input \exitcond389_i_reg_3185_pp0_iter1_reg_reg[0] ;
  input tmp_26_reg_3129;
  input \icmp_reg_3138_reg[0] ;
  input \tmp_27_reg_3143_reg[0] ;
  input ap_enable_reg_pp0_iter2;
  input ap_enable_reg_pp0_iter1;
  input [0:0]\ap_CS_fsm_reg[3] ;
  input img_0_data_stream_1_empty_n;
  input img_0_data_stream_0_empty_n;
  input img_0_data_stream_2_empty_n;
  input or_cond_i_reg_3221_pp0_iter4_reg;
  input ap_enable_reg_pp0_iter5_reg;
  input img_2_data_stream_0_full_n;
  input img_2_data_stream_2_full_n;
  input img_2_data_stream_1_full_n;
  input [7:0]ram_reg_1;
  input [7:0]col_buf_2_val_1_0_fu_1595_p3;
  input tmp_28_reg_3151;
  input [1:0]\row_assign_8_0_1_t_reg_3171_reg[1] ;
  input [1:0]\row_assign_8_0_0_t_reg_3164_reg[1] ;
  input brmerge_reg_3208_pp0_iter1_reg;
  input [7:0]\right_border_buf_2_s_fu_332_reg[7] ;
  input [1:0]\col_assign_1_0_t_reg_3231_reg[1] ;
  input [7:0]\right_border_buf_2_1_fu_344_reg[7] ;

  wire [9:0]ADDRBWRADDR;
  wire [6:0]D;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter5_reg;
  wire brmerge_reg_3208_pp0_iter1_reg;
  wire [1:0]\col_assign_1_0_t_reg_3231_reg[1] ;
  wire [7:0]col_buf_2_val_1_0_fu_1595_p3;
  wire [7:0]col_buf_2_val_2_0_fu_1613_p3;
  wire \exitcond389_i_reg_3185_pp0_iter1_reg_reg[0] ;
  wire grp_Filter2D_fu_138_p_src_data_stream_2_V_read;
  wire \icmp_reg_3138_reg[0] ;
  wire img_0_data_stream_0_empty_n;
  wire img_0_data_stream_1_empty_n;
  wire img_0_data_stream_2_empty_n;
  wire img_2_data_stream_0_full_n;
  wire img_2_data_stream_1_full_n;
  wire img_2_data_stream_2_full_n;
  wire k_buf_0_val_3_ce0;
  wire or_cond_i427_i_reg_3194_pp0_iter1_reg;
  wire or_cond_i_reg_3221_pp0_iter4_reg;
  wire p;
  wire p_0;
  wire p_1;
  wire [7:0]p_2;
  wire ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]\right_border_buf_2_1_fu_344_reg[7] ;
  wire [7:0]\right_border_buf_2_s_fu_332_reg[7] ;
  wire [1:0]\row_assign_8_0_0_t_reg_3164_reg[1] ;
  wire [1:0]\row_assign_8_0_1_t_reg_3171_reg[1] ;
  wire tmp_26_reg_3129;
  wire \tmp_27_reg_3143_reg[0] ;
  wire tmp_28_reg_3151;

  m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_ram Filter2D_k_buf_0_bkb_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .Q(Q),
        .WEA(WEA),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter5_reg(ap_enable_reg_pp0_iter5_reg),
        .brmerge_reg_3208_pp0_iter1_reg(brmerge_reg_3208_pp0_iter1_reg),
        .\col_assign_1_0_t_reg_3231_reg[1] (\col_assign_1_0_t_reg_3231_reg[1] ),
        .col_buf_2_val_1_0_fu_1595_p3(col_buf_2_val_1_0_fu_1595_p3),
        .col_buf_2_val_2_0_fu_1613_p3(col_buf_2_val_2_0_fu_1613_p3),
        .\exitcond389_i_reg_3185_pp0_iter1_reg_reg[0] (\exitcond389_i_reg_3185_pp0_iter1_reg_reg[0] ),
        .grp_Filter2D_fu_138_p_src_data_stream_2_V_read(grp_Filter2D_fu_138_p_src_data_stream_2_V_read),
        .\icmp_reg_3138_reg[0] (\icmp_reg_3138_reg[0] ),
        .img_0_data_stream_0_empty_n(img_0_data_stream_0_empty_n),
        .img_0_data_stream_1_empty_n(img_0_data_stream_1_empty_n),
        .img_0_data_stream_2_empty_n(img_0_data_stream_2_empty_n),
        .img_2_data_stream_0_full_n(img_2_data_stream_0_full_n),
        .img_2_data_stream_1_full_n(img_2_data_stream_1_full_n),
        .img_2_data_stream_2_full_n(img_2_data_stream_2_full_n),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .or_cond_i427_i_reg_3194_pp0_iter1_reg(or_cond_i427_i_reg_3194_pp0_iter1_reg),
        .or_cond_i_reg_3221_pp0_iter4_reg(or_cond_i_reg_3221_pp0_iter4_reg),
        .p(p),
        .p_0(p_0),
        .p_1(p_1),
        .p_2(p_2),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .\right_border_buf_2_1_fu_344_reg[7] (\right_border_buf_2_1_fu_344_reg[7] ),
        .\right_border_buf_2_s_fu_332_reg[7] (\right_border_buf_2_s_fu_332_reg[7] ),
        .\row_assign_8_0_0_t_reg_3164_reg[1] (\row_assign_8_0_0_t_reg_3164_reg[1] ),
        .\row_assign_8_0_1_t_reg_3171_reg[1] (\row_assign_8_0_1_t_reg_3171_reg[1] ),
        .tmp_26_reg_3129(tmp_26_reg_3129),
        .\tmp_27_reg_3143_reg[0] (\tmp_27_reg_3143_reg[0] ),
        .tmp_28_reg_3151(tmp_28_reg_3151));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb" *) 
module m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_98
   (DOBDO,
    D,
    col_buf_0_val_0_0_fu_709_p3,
    \src_kernel_win_0_va_24_reg_1193_reg[7] ,
    \src_kernel_win_0_va_24_reg_1193_reg[2] ,
    ap_clk,
    k_buf_0_val_3_ce0,
    Q,
    \x_reg_1144_reg[9] ,
    DIADI,
    ap_enable_reg_pp0_iter2_reg,
    ap_enable_reg_pp0_iter2,
    tmp_49_i_reg_1087,
    or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg,
    \icmp_reg_1096_reg[0] ,
    \tmp_509_2_i_reg_1105_reg[0] ,
    \row_assign_13_2_t_i_reg_1126_reg[1] ,
    col_buf_0_val_1_0_fu_727_p3,
    ram_reg,
    tmp_531_i_reg_1109,
    ram_reg_0,
    col_buf_0_val_2_0_fu_745_p3,
    \tmp_121_reg_1167_reg[1] ,
    brmerge_i_reg_1150_pp0_iter1_reg,
    \right_border_buf_0_s_fu_162_reg[7] );
  output [7:0]DOBDO;
  output [3:0]D;
  output [7:0]col_buf_0_val_0_0_fu_709_p3;
  output \src_kernel_win_0_va_24_reg_1193_reg[7] ;
  output \src_kernel_win_0_va_24_reg_1193_reg[2] ;
  input ap_clk;
  input k_buf_0_val_3_ce0;
  input [9:0]Q;
  input [9:0]\x_reg_1144_reg[9] ;
  input [7:0]DIADI;
  input ap_enable_reg_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter2;
  input tmp_49_i_reg_1087;
  input or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg;
  input \icmp_reg_1096_reg[0] ;
  input \tmp_509_2_i_reg_1105_reg[0] ;
  input [1:0]\row_assign_13_2_t_i_reg_1126_reg[1] ;
  input [3:0]col_buf_0_val_1_0_fu_727_p3;
  input ram_reg;
  input tmp_531_i_reg_1109;
  input ram_reg_0;
  input [1:0]col_buf_0_val_2_0_fu_745_p3;
  input [1:0]\tmp_121_reg_1167_reg[1] ;
  input brmerge_i_reg_1150_pp0_iter1_reg;
  input [7:0]\right_border_buf_0_s_fu_162_reg[7] ;

  wire [3:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [9:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg;
  wire brmerge_i_reg_1150_pp0_iter1_reg;
  wire [7:0]col_buf_0_val_0_0_fu_709_p3;
  wire [3:0]col_buf_0_val_1_0_fu_727_p3;
  wire [1:0]col_buf_0_val_2_0_fu_745_p3;
  wire \icmp_reg_1096_reg[0] ;
  wire k_buf_0_val_3_ce0;
  wire or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg;
  wire ram_reg;
  wire ram_reg_0;
  wire [7:0]\right_border_buf_0_s_fu_162_reg[7] ;
  wire [1:0]\row_assign_13_2_t_i_reg_1126_reg[1] ;
  wire \src_kernel_win_0_va_24_reg_1193_reg[2] ;
  wire \src_kernel_win_0_va_24_reg_1193_reg[7] ;
  wire [1:0]\tmp_121_reg_1167_reg[1] ;
  wire tmp_49_i_reg_1087;
  wire \tmp_509_2_i_reg_1105_reg[0] ;
  wire tmp_531_i_reg_1109;
  wire [9:0]\x_reg_1144_reg[9] ;

  m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_ram_103 Filter2D_k_buf_0_bkb_ram_U
       (.D(D),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg),
        .brmerge_i_reg_1150_pp0_iter1_reg(brmerge_i_reg_1150_pp0_iter1_reg),
        .col_buf_0_val_0_0_fu_709_p3(col_buf_0_val_0_0_fu_709_p3),
        .col_buf_0_val_1_0_fu_727_p3(col_buf_0_val_1_0_fu_727_p3),
        .col_buf_0_val_2_0_fu_745_p3(col_buf_0_val_2_0_fu_745_p3),
        .\icmp_reg_1096_reg[0] (\icmp_reg_1096_reg[0] ),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg(or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .\right_border_buf_0_s_fu_162_reg[7] (\right_border_buf_0_s_fu_162_reg[7] ),
        .\row_assign_13_2_t_i_reg_1126_reg[1] (\row_assign_13_2_t_i_reg_1126_reg[1] ),
        .\src_kernel_win_0_va_24_reg_1193_reg[2] (\src_kernel_win_0_va_24_reg_1193_reg[2] ),
        .\src_kernel_win_0_va_24_reg_1193_reg[7] (\src_kernel_win_0_va_24_reg_1193_reg[7] ),
        .\tmp_121_reg_1167_reg[1] (\tmp_121_reg_1167_reg[1] ),
        .tmp_49_i_reg_1087(tmp_49_i_reg_1087),
        .\tmp_509_2_i_reg_1105_reg[0] (\tmp_509_2_i_reg_1105_reg[0] ),
        .tmp_531_i_reg_1109(tmp_531_i_reg_1109),
        .\x_reg_1144_reg[9] (\x_reg_1144_reg[9] ));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb" *) 
module m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_99
   (\right_border_buf_0_16_fu_170_reg[7] ,
    D,
    col_buf_0_val_1_0_fu_727_p3,
    \src_kernel_win_0_va_23_reg_1186_reg[7] ,
    \src_kernel_win_0_va_25_reg_1200_reg[7] ,
    \src_kernel_win_0_va_24_reg_1193_reg[4] ,
    ap_clk,
    WEA,
    k_buf_0_val_3_ce0,
    Q,
    \x_reg_1144_reg[9] ,
    ram_reg,
    \row_assign_13_2_t_i_reg_1126_reg[1] ,
    col_buf_0_val_0_0_fu_709_p3,
    tmp_531_i_reg_1109,
    col_buf_0_val_2_0_fu_745_p3,
    \tmp_121_reg_1167_reg[1] ,
    \right_border_buf_0_16_fu_170_reg[7]_0 ,
    brmerge_i_reg_1150_pp0_iter1_reg,
    \tmp_117_reg_1116_reg[1] ,
    ram_reg_0,
    \row_assign_13_1_t_i_reg_1121_reg[1] ,
    ram_reg_1);
  output [7:0]\right_border_buf_0_16_fu_170_reg[7] ;
  output [3:0]D;
  output [7:0]col_buf_0_val_1_0_fu_727_p3;
  output [0:0]\src_kernel_win_0_va_23_reg_1186_reg[7] ;
  output \src_kernel_win_0_va_25_reg_1200_reg[7] ;
  output [0:0]\src_kernel_win_0_va_24_reg_1193_reg[4] ;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_3_ce0;
  input [9:0]Q;
  input [9:0]\x_reg_1144_reg[9] ;
  input [7:0]ram_reg;
  input [1:0]\row_assign_13_2_t_i_reg_1126_reg[1] ;
  input [2:0]col_buf_0_val_0_0_fu_709_p3;
  input tmp_531_i_reg_1109;
  input [4:0]col_buf_0_val_2_0_fu_745_p3;
  input [1:0]\tmp_121_reg_1167_reg[1] ;
  input [7:0]\right_border_buf_0_16_fu_170_reg[7]_0 ;
  input brmerge_i_reg_1150_pp0_iter1_reg;
  input [1:0]\tmp_117_reg_1116_reg[1] ;
  input ram_reg_0;
  input [1:0]\row_assign_13_1_t_i_reg_1121_reg[1] ;
  input ram_reg_1;

  wire [3:0]D;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire brmerge_i_reg_1150_pp0_iter1_reg;
  wire [2:0]col_buf_0_val_0_0_fu_709_p3;
  wire [7:0]col_buf_0_val_1_0_fu_727_p3;
  wire [4:0]col_buf_0_val_2_0_fu_745_p3;
  wire k_buf_0_val_3_ce0;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]\right_border_buf_0_16_fu_170_reg[7] ;
  wire [7:0]\right_border_buf_0_16_fu_170_reg[7]_0 ;
  wire [1:0]\row_assign_13_1_t_i_reg_1121_reg[1] ;
  wire [1:0]\row_assign_13_2_t_i_reg_1126_reg[1] ;
  wire [0:0]\src_kernel_win_0_va_23_reg_1186_reg[7] ;
  wire [0:0]\src_kernel_win_0_va_24_reg_1193_reg[4] ;
  wire \src_kernel_win_0_va_25_reg_1200_reg[7] ;
  wire [1:0]\tmp_117_reg_1116_reg[1] ;
  wire [1:0]\tmp_121_reg_1167_reg[1] ;
  wire tmp_531_i_reg_1109;
  wire [9:0]\x_reg_1144_reg[9] ;

  m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_ram_102 Filter2D_k_buf_0_bkb_ram_U
       (.D(D),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .brmerge_i_reg_1150_pp0_iter1_reg(brmerge_i_reg_1150_pp0_iter1_reg),
        .col_buf_0_val_0_0_fu_709_p3(col_buf_0_val_0_0_fu_709_p3),
        .col_buf_0_val_1_0_fu_727_p3(col_buf_0_val_1_0_fu_727_p3),
        .col_buf_0_val_2_0_fu_745_p3(col_buf_0_val_2_0_fu_745_p3),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .\right_border_buf_0_16_fu_170_reg[7] (\right_border_buf_0_16_fu_170_reg[7] ),
        .\right_border_buf_0_16_fu_170_reg[7]_0 (\right_border_buf_0_16_fu_170_reg[7]_0 ),
        .\row_assign_13_1_t_i_reg_1121_reg[1] (\row_assign_13_1_t_i_reg_1121_reg[1] ),
        .\row_assign_13_2_t_i_reg_1126_reg[1] (\row_assign_13_2_t_i_reg_1126_reg[1] ),
        .\src_kernel_win_0_va_23_reg_1186_reg[7] (\src_kernel_win_0_va_23_reg_1186_reg[7] ),
        .\src_kernel_win_0_va_24_reg_1193_reg[4] (\src_kernel_win_0_va_24_reg_1193_reg[4] ),
        .\src_kernel_win_0_va_25_reg_1200_reg[7] (\src_kernel_win_0_va_25_reg_1200_reg[7] ),
        .\tmp_117_reg_1116_reg[1] (\tmp_117_reg_1116_reg[1] ),
        .\tmp_121_reg_1167_reg[1] (\tmp_121_reg_1167_reg[1] ),
        .tmp_531_i_reg_1109(tmp_531_i_reg_1109),
        .\x_reg_1144_reg[9] (\x_reg_1144_reg[9] ));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb_ram" *) 
module m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_ram
   (WEA,
    k_buf_0_val_3_ce0,
    grp_Filter2D_fu_138_p_src_data_stream_2_V_read,
    ram_reg_0,
    D,
    col_buf_2_val_2_0_fu_1613_p3,
    p,
    p_0,
    p_1,
    p_2,
    ap_clk,
    Q,
    ADDRBWRADDR,
    ram_reg_1,
    or_cond_i427_i_reg_3194_pp0_iter1_reg,
    \exitcond389_i_reg_3185_pp0_iter1_reg_reg[0] ,
    tmp_26_reg_3129,
    \icmp_reg_3138_reg[0] ,
    \tmp_27_reg_3143_reg[0] ,
    ap_enable_reg_pp0_iter2,
    ap_enable_reg_pp0_iter1,
    \ap_CS_fsm_reg[3] ,
    img_0_data_stream_1_empty_n,
    img_0_data_stream_0_empty_n,
    img_0_data_stream_2_empty_n,
    or_cond_i_reg_3221_pp0_iter4_reg,
    ap_enable_reg_pp0_iter5_reg,
    img_2_data_stream_0_full_n,
    img_2_data_stream_2_full_n,
    img_2_data_stream_1_full_n,
    ram_reg_2,
    col_buf_2_val_1_0_fu_1595_p3,
    tmp_28_reg_3151,
    \row_assign_8_0_1_t_reg_3171_reg[1] ,
    \row_assign_8_0_0_t_reg_3164_reg[1] ,
    brmerge_reg_3208_pp0_iter1_reg,
    \right_border_buf_2_s_fu_332_reg[7] ,
    \col_assign_1_0_t_reg_3231_reg[1] ,
    \right_border_buf_2_1_fu_344_reg[7] );
  output [0:0]WEA;
  output k_buf_0_val_3_ce0;
  output grp_Filter2D_fu_138_p_src_data_stream_2_V_read;
  output ram_reg_0;
  output [6:0]D;
  output [7:0]col_buf_2_val_2_0_fu_1613_p3;
  output p;
  output p_0;
  output p_1;
  output [7:0]p_2;
  input ap_clk;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [7:0]ram_reg_1;
  input or_cond_i427_i_reg_3194_pp0_iter1_reg;
  input \exitcond389_i_reg_3185_pp0_iter1_reg_reg[0] ;
  input tmp_26_reg_3129;
  input \icmp_reg_3138_reg[0] ;
  input \tmp_27_reg_3143_reg[0] ;
  input ap_enable_reg_pp0_iter2;
  input ap_enable_reg_pp0_iter1;
  input [0:0]\ap_CS_fsm_reg[3] ;
  input img_0_data_stream_1_empty_n;
  input img_0_data_stream_0_empty_n;
  input img_0_data_stream_2_empty_n;
  input or_cond_i_reg_3221_pp0_iter4_reg;
  input ap_enable_reg_pp0_iter5_reg;
  input img_2_data_stream_0_full_n;
  input img_2_data_stream_2_full_n;
  input img_2_data_stream_1_full_n;
  input [7:0]ram_reg_2;
  input [7:0]col_buf_2_val_1_0_fu_1595_p3;
  input tmp_28_reg_3151;
  input [1:0]\row_assign_8_0_1_t_reg_3171_reg[1] ;
  input [1:0]\row_assign_8_0_0_t_reg_3164_reg[1] ;
  input brmerge_reg_3208_pp0_iter1_reg;
  input [7:0]\right_border_buf_2_s_fu_332_reg[7] ;
  input [1:0]\col_assign_1_0_t_reg_3231_reg[1] ;
  input [7:0]\right_border_buf_2_1_fu_344_reg[7] ;

  wire [9:0]ADDRBWRADDR;
  wire [6:0]D;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter5_reg;
  wire brmerge_reg_3208_pp0_iter1_reg;
  wire [1:0]\col_assign_1_0_t_reg_3231_reg[1] ;
  wire [7:0]col_buf_2_val_1_0_fu_1595_p3;
  wire [7:0]col_buf_2_val_2_0_fu_1613_p3;
  wire \exitcond389_i_reg_3185_pp0_iter1_reg_reg[0] ;
  wire grp_Filter2D_fu_138_p_src_data_stream_2_V_read;
  wire \icmp_reg_3138_reg[0] ;
  wire img_0_data_stream_0_empty_n;
  wire img_0_data_stream_1_empty_n;
  wire img_0_data_stream_2_empty_n;
  wire img_2_data_stream_0_full_n;
  wire img_2_data_stream_1_full_n;
  wire img_2_data_stream_2_full_n;
  wire k_buf_0_val_3_ce0;
  wire [7:0]k_buf_2_val_5_q0;
  wire or_cond_i427_i_reg_3194_pp0_iter1_reg;
  wire or_cond_i_reg_3221_pp0_iter4_reg;
  wire p;
  wire p_0;
  wire p_1;
  wire [7:0]p_2;
  wire ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire ram_reg_i_13_n_0;
  wire ram_reg_i_14_n_0;
  wire [7:0]\right_border_buf_2_1_fu_344_reg[7] ;
  wire [7:0]\right_border_buf_2_s_fu_332_reg[7] ;
  wire [1:0]\row_assign_8_0_0_t_reg_3164_reg[1] ;
  wire [1:0]\row_assign_8_0_1_t_reg_3171_reg[1] ;
  wire tmp_26_reg_3129;
  wire \tmp_27_reg_3143_reg[0] ;
  wire tmp_28_reg_3151;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "6400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],k_buf_2_val_5_q0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(k_buf_0_val_3_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000000000B00000)) 
    ram_reg_i_11
       (.I0(tmp_26_reg_3129),
        .I1(\icmp_reg_3138_reg[0] ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\exitcond389_i_reg_3185_pp0_iter1_reg_reg[0] ),
        .I4(or_cond_i427_i_reg_3194_pp0_iter1_reg),
        .I5(ram_reg_0),
        .O(grp_Filter2D_fu_138_p_src_data_stream_2_V_read));
  LUT5 #(
    .INIT(32'hABBBBBBB)) 
    ram_reg_i_12
       (.I0(ram_reg_i_13_n_0),
        .I1(ram_reg_i_14_n_0),
        .I2(img_0_data_stream_1_empty_n),
        .I3(img_0_data_stream_0_empty_n),
        .I4(img_0_data_stream_2_empty_n),
        .O(ram_reg_0));
  LUT5 #(
    .INIT(32'h08888888)) 
    ram_reg_i_13
       (.I0(or_cond_i_reg_3221_pp0_iter4_reg),
        .I1(ap_enable_reg_pp0_iter5_reg),
        .I2(img_2_data_stream_0_full_n),
        .I3(img_2_data_stream_2_full_n),
        .I4(img_2_data_stream_1_full_n),
        .O(ram_reg_i_13_n_0));
  LUT5 #(
    .INIT(32'hDFDFFFDF)) 
    ram_reg_i_14
       (.I0(or_cond_i427_i_reg_3194_pp0_iter1_reg),
        .I1(\exitcond389_i_reg_3185_pp0_iter1_reg_reg[0] ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\icmp_reg_3138_reg[0] ),
        .I4(tmp_26_reg_3129),
        .O(ram_reg_i_14_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAA08000000)) 
    ram_reg_i_1__0
       (.I0(grp_Filter2D_fu_138_p_src_data_stream_2_V_read),
        .I1(or_cond_i427_i_reg_3194_pp0_iter1_reg),
        .I2(\exitcond389_i_reg_3185_pp0_iter1_reg_reg[0] ),
        .I3(tmp_26_reg_3129),
        .I4(\icmp_reg_3138_reg[0] ),
        .I5(\tmp_27_reg_3143_reg[0] ),
        .O(WEA));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_2
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(ram_reg_0),
        .O(k_buf_0_val_3_ce0));
  LUT6 #(
    .INIT(64'hAAAAEFEA00004540)) 
    \right_border_buf_2_1_fu_344[0]_i_1 
       (.I0(brmerge_reg_3208_pp0_iter1_reg),
        .I1(\right_border_buf_2_s_fu_332_reg[7] [0]),
        .I2(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I3(\right_border_buf_2_1_fu_344_reg[7] [0]),
        .I4(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .I5(k_buf_2_val_5_q0[0]),
        .O(col_buf_2_val_2_0_fu_1613_p3[0]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_2_1_fu_344[1]_i_1 
       (.I0(k_buf_2_val_5_q0[1]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_2_1_fu_344_reg[7] [1]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_2_s_fu_332_reg[7] [1]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_2_val_2_0_fu_1613_p3[1]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_2_1_fu_344[2]_i_1 
       (.I0(k_buf_2_val_5_q0[2]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_2_1_fu_344_reg[7] [2]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_2_s_fu_332_reg[7] [2]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_2_val_2_0_fu_1613_p3[2]));
  LUT6 #(
    .INIT(64'hAAAAEFEA00004540)) 
    \right_border_buf_2_1_fu_344[3]_i_1 
       (.I0(brmerge_reg_3208_pp0_iter1_reg),
        .I1(\right_border_buf_2_s_fu_332_reg[7] [3]),
        .I2(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I3(\right_border_buf_2_1_fu_344_reg[7] [3]),
        .I4(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .I5(k_buf_2_val_5_q0[3]),
        .O(col_buf_2_val_2_0_fu_1613_p3[3]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_2_1_fu_344[4]_i_1 
       (.I0(k_buf_2_val_5_q0[4]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_2_1_fu_344_reg[7] [4]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_2_s_fu_332_reg[7] [4]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_2_val_2_0_fu_1613_p3[4]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_2_1_fu_344[5]_i_1 
       (.I0(k_buf_2_val_5_q0[5]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_2_1_fu_344_reg[7] [5]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_2_s_fu_332_reg[7] [5]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_2_val_2_0_fu_1613_p3[5]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_2_1_fu_344[6]_i_1 
       (.I0(k_buf_2_val_5_q0[6]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_2_1_fu_344_reg[7] [6]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_2_s_fu_332_reg[7] [6]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_2_val_2_0_fu_1613_p3[6]));
  LUT6 #(
    .INIT(64'hAAAAEFEA00004540)) 
    \right_border_buf_2_1_fu_344[7]_i_1 
       (.I0(brmerge_reg_3208_pp0_iter1_reg),
        .I1(\right_border_buf_2_s_fu_332_reg[7] [7]),
        .I2(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I3(\right_border_buf_2_1_fu_344_reg[7] [7]),
        .I4(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .I5(k_buf_2_val_5_q0[7]),
        .O(col_buf_2_val_2_0_fu_1613_p3[7]));
  LUT6 #(
    .INIT(64'h5FFF5FCF500050C0)) 
    \src_kernel_win_2_va_2_fu_308[0]_i_1 
       (.I0(p),
        .I1(ram_reg_2[0]),
        .I2(tmp_28_reg_3151),
        .I3(\row_assign_8_0_1_t_reg_3171_reg[1] [1]),
        .I4(\row_assign_8_0_1_t_reg_3171_reg[1] [0]),
        .I5(col_buf_2_val_1_0_fu_1595_p3[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h55555555CCCFFFCF)) 
    \src_kernel_win_2_va_2_fu_308[0]_i_2 
       (.I0(k_buf_2_val_5_q0[0]),
        .I1(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .I2(\right_border_buf_2_1_fu_344_reg[7] [0]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_2_s_fu_332_reg[7] [0]),
        .I5(brmerge_reg_3208_pp0_iter1_reg),
        .O(p));
  LUT6 #(
    .INIT(64'hAFFFAFCFA000A0C0)) 
    \src_kernel_win_2_va_2_fu_308[1]_i_1 
       (.I0(col_buf_2_val_2_0_fu_1613_p3[1]),
        .I1(ram_reg_2[1]),
        .I2(tmp_28_reg_3151),
        .I3(\row_assign_8_0_1_t_reg_3171_reg[1] [1]),
        .I4(\row_assign_8_0_1_t_reg_3171_reg[1] [0]),
        .I5(col_buf_2_val_1_0_fu_1595_p3[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAAF0F0F0AAF0CCF0)) 
    \src_kernel_win_2_va_2_fu_308[2]_i_1 
       (.I0(col_buf_2_val_2_0_fu_1613_p3[2]),
        .I1(ram_reg_2[2]),
        .I2(col_buf_2_val_1_0_fu_1595_p3[2]),
        .I3(tmp_28_reg_3151),
        .I4(\row_assign_8_0_1_t_reg_3171_reg[1] [1]),
        .I5(\row_assign_8_0_1_t_reg_3171_reg[1] [0]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h5FFF5FCF500050C0)) 
    \src_kernel_win_2_va_2_fu_308[3]_i_1 
       (.I0(p_0),
        .I1(ram_reg_2[3]),
        .I2(tmp_28_reg_3151),
        .I3(\row_assign_8_0_1_t_reg_3171_reg[1] [1]),
        .I4(\row_assign_8_0_1_t_reg_3171_reg[1] [0]),
        .I5(col_buf_2_val_1_0_fu_1595_p3[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h55555555CCCFFFCF)) 
    \src_kernel_win_2_va_2_fu_308[3]_i_2 
       (.I0(k_buf_2_val_5_q0[3]),
        .I1(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .I2(\right_border_buf_2_1_fu_344_reg[7] [3]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_2_s_fu_332_reg[7] [3]),
        .I5(brmerge_reg_3208_pp0_iter1_reg),
        .O(p_0));
  LUT6 #(
    .INIT(64'hAAF0F0F0AAF0CCF0)) 
    \src_kernel_win_2_va_2_fu_308[4]_i_1 
       (.I0(col_buf_2_val_2_0_fu_1613_p3[4]),
        .I1(ram_reg_2[4]),
        .I2(col_buf_2_val_1_0_fu_1595_p3[4]),
        .I3(tmp_28_reg_3151),
        .I4(\row_assign_8_0_1_t_reg_3171_reg[1] [1]),
        .I5(\row_assign_8_0_1_t_reg_3171_reg[1] [0]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAAF0F0F0AAF0CCF0)) 
    \src_kernel_win_2_va_2_fu_308[5]_i_1 
       (.I0(col_buf_2_val_2_0_fu_1613_p3[5]),
        .I1(ram_reg_2[5]),
        .I2(col_buf_2_val_1_0_fu_1595_p3[5]),
        .I3(tmp_28_reg_3151),
        .I4(\row_assign_8_0_1_t_reg_3171_reg[1] [1]),
        .I5(\row_assign_8_0_1_t_reg_3171_reg[1] [0]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h5FFF5FCF500050C0)) 
    \src_kernel_win_2_va_2_fu_308[7]_i_1 
       (.I0(p_1),
        .I1(ram_reg_2[7]),
        .I2(tmp_28_reg_3151),
        .I3(\row_assign_8_0_1_t_reg_3171_reg[1] [1]),
        .I4(\row_assign_8_0_1_t_reg_3171_reg[1] [0]),
        .I5(col_buf_2_val_1_0_fu_1595_p3[7]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h55555555CCCFFFCF)) 
    \src_kernel_win_2_va_2_fu_308[7]_i_2 
       (.I0(k_buf_2_val_5_q0[7]),
        .I1(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .I2(\right_border_buf_2_1_fu_344_reg[7] [7]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_2_s_fu_332_reg[7] [7]),
        .I5(brmerge_reg_3208_pp0_iter1_reg),
        .O(p_1));
  LUT6 #(
    .INIT(64'h5FCF5FFF50C05000)) 
    \src_kernel_win_2_va_9_reg_3338[0]_i_1 
       (.I0(p),
        .I1(col_buf_2_val_1_0_fu_1595_p3[0]),
        .I2(tmp_28_reg_3151),
        .I3(\row_assign_8_0_0_t_reg_3164_reg[1] [1]),
        .I4(\row_assign_8_0_0_t_reg_3164_reg[1] [0]),
        .I5(ram_reg_2[0]),
        .O(p_2[0]));
  LUT6 #(
    .INIT(64'hAAF0CCF0AAF0F0F0)) 
    \src_kernel_win_2_va_9_reg_3338[1]_i_1 
       (.I0(col_buf_2_val_2_0_fu_1613_p3[1]),
        .I1(col_buf_2_val_1_0_fu_1595_p3[1]),
        .I2(ram_reg_2[1]),
        .I3(tmp_28_reg_3151),
        .I4(\row_assign_8_0_0_t_reg_3164_reg[1] [1]),
        .I5(\row_assign_8_0_0_t_reg_3164_reg[1] [0]),
        .O(p_2[1]));
  LUT6 #(
    .INIT(64'hAFCFAFFFA0C0A000)) 
    \src_kernel_win_2_va_9_reg_3338[2]_i_1 
       (.I0(col_buf_2_val_2_0_fu_1613_p3[2]),
        .I1(col_buf_2_val_1_0_fu_1595_p3[2]),
        .I2(tmp_28_reg_3151),
        .I3(\row_assign_8_0_0_t_reg_3164_reg[1] [1]),
        .I4(\row_assign_8_0_0_t_reg_3164_reg[1] [0]),
        .I5(ram_reg_2[2]),
        .O(p_2[2]));
  LUT6 #(
    .INIT(64'h5FCF5FFF50C05000)) 
    \src_kernel_win_2_va_9_reg_3338[3]_i_1 
       (.I0(p_0),
        .I1(col_buf_2_val_1_0_fu_1595_p3[3]),
        .I2(tmp_28_reg_3151),
        .I3(\row_assign_8_0_0_t_reg_3164_reg[1] [1]),
        .I4(\row_assign_8_0_0_t_reg_3164_reg[1] [0]),
        .I5(ram_reg_2[3]),
        .O(p_2[3]));
  LUT6 #(
    .INIT(64'hAAF0CCF0AAF0F0F0)) 
    \src_kernel_win_2_va_9_reg_3338[4]_i_1 
       (.I0(col_buf_2_val_2_0_fu_1613_p3[4]),
        .I1(col_buf_2_val_1_0_fu_1595_p3[4]),
        .I2(ram_reg_2[4]),
        .I3(tmp_28_reg_3151),
        .I4(\row_assign_8_0_0_t_reg_3164_reg[1] [1]),
        .I5(\row_assign_8_0_0_t_reg_3164_reg[1] [0]),
        .O(p_2[4]));
  LUT6 #(
    .INIT(64'hAAF0CCF0AAF0F0F0)) 
    \src_kernel_win_2_va_9_reg_3338[5]_i_1 
       (.I0(col_buf_2_val_2_0_fu_1613_p3[5]),
        .I1(col_buf_2_val_1_0_fu_1595_p3[5]),
        .I2(ram_reg_2[5]),
        .I3(tmp_28_reg_3151),
        .I4(\row_assign_8_0_0_t_reg_3164_reg[1] [1]),
        .I5(\row_assign_8_0_0_t_reg_3164_reg[1] [0]),
        .O(p_2[5]));
  LUT6 #(
    .INIT(64'hAFCFAFFFA0C0A000)) 
    \src_kernel_win_2_va_9_reg_3338[6]_i_1 
       (.I0(col_buf_2_val_2_0_fu_1613_p3[6]),
        .I1(col_buf_2_val_1_0_fu_1595_p3[6]),
        .I2(tmp_28_reg_3151),
        .I3(\row_assign_8_0_0_t_reg_3164_reg[1] [1]),
        .I4(\row_assign_8_0_0_t_reg_3164_reg[1] [0]),
        .I5(ram_reg_2[6]),
        .O(p_2[6]));
  LUT6 #(
    .INIT(64'h5FCF5FFF50C05000)) 
    \src_kernel_win_2_va_9_reg_3338[7]_i_1 
       (.I0(p_1),
        .I1(col_buf_2_val_1_0_fu_1595_p3[7]),
        .I2(tmp_28_reg_3151),
        .I3(\row_assign_8_0_0_t_reg_3164_reg[1] [1]),
        .I4(\row_assign_8_0_0_t_reg_3164_reg[1] [0]),
        .I5(ram_reg_2[7]),
        .O(p_2[7]));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb_ram" *) 
module m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_ram_101
   (WEA,
    k_buf_0_val_3_ce0,
    ram_reg_0,
    ram_reg_1,
    D,
    col_buf_0_val_2_0_fu_745_p3,
    \src_kernel_win_0_va_23_reg_1186_reg[6] ,
    \src_kernel_win_0_va_24_reg_1193_reg[6] ,
    \src_kernel_win_0_va_24_reg_1193_reg[5] ,
    ap_clk,
    Q,
    \x_reg_1144_reg[9] ,
    ram_reg_2,
    ap_enable_reg_pp0_iter2,
    tmp_49_i_reg_1087,
    or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg,
    \icmp_reg_1096_reg[0] ,
    \tmp_509_i_reg_1101_reg[0] ,
    ap_enable_reg_pp0_iter1_reg,
    \ap_CS_fsm_reg[2] ,
    img_dilate_data_stre_empty_n,
    ap_enable_reg_pp0_iter5_reg,
    or_cond_i_i_i_reg_1157_pp0_iter4_reg,
    img_erode_data_strea_full_n,
    col_buf_0_val_0_0_fu_709_p3,
    tmp_531_i_reg_1109,
    \row_assign_13_1_t_i_reg_1121_reg[1] ,
    ram_reg_3,
    \tmp_117_reg_1116_reg[1] ,
    ram_reg_4,
    ram_reg_5,
    \tmp_121_reg_1167_reg[1] ,
    \right_border_buf_0_15_fu_166_reg[7] ,
    brmerge_i_reg_1150_pp0_iter1_reg,
    ram_reg_6);
  output [0:0]WEA;
  output k_buf_0_val_3_ce0;
  output ram_reg_0;
  output ram_reg_1;
  output [6:0]D;
  output [7:0]col_buf_0_val_2_0_fu_745_p3;
  output [6:0]\src_kernel_win_0_va_23_reg_1186_reg[6] ;
  output \src_kernel_win_0_va_24_reg_1193_reg[6] ;
  output \src_kernel_win_0_va_24_reg_1193_reg[5] ;
  input ap_clk;
  input [9:0]Q;
  input [9:0]\x_reg_1144_reg[9] ;
  input [7:0]ram_reg_2;
  input ap_enable_reg_pp0_iter2;
  input tmp_49_i_reg_1087;
  input or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg;
  input \icmp_reg_1096_reg[0] ;
  input \tmp_509_i_reg_1101_reg[0] ;
  input ap_enable_reg_pp0_iter1_reg;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input img_dilate_data_stre_empty_n;
  input ap_enable_reg_pp0_iter5_reg;
  input or_cond_i_i_i_reg_1157_pp0_iter4_reg;
  input img_erode_data_strea_full_n;
  input [5:0]col_buf_0_val_0_0_fu_709_p3;
  input tmp_531_i_reg_1109;
  input [1:0]\row_assign_13_1_t_i_reg_1121_reg[1] ;
  input [6:0]ram_reg_3;
  input [1:0]\tmp_117_reg_1116_reg[1] ;
  input ram_reg_4;
  input ram_reg_5;
  input [1:0]\tmp_121_reg_1167_reg[1] ;
  input [7:0]\right_border_buf_0_15_fu_166_reg[7] ;
  input brmerge_i_reg_1150_pp0_iter1_reg;
  input ram_reg_6;

  wire [6:0]D;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter5_reg;
  wire brmerge_i_reg_1150_pp0_iter1_reg;
  wire [5:0]col_buf_0_val_0_0_fu_709_p3;
  wire [7:0]col_buf_0_val_2_0_fu_745_p3;
  wire \icmp_reg_1096_reg[0] ;
  wire img_dilate_data_stre_empty_n;
  wire img_erode_data_strea_full_n;
  wire k_buf_0_val_3_ce0;
  wire [7:0]k_buf_0_val_5_q0;
  wire or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg;
  wire or_cond_i_i_i_reg_1157_pp0_iter4_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [6:0]ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_i_12__0_n_0;
  wire [7:0]\right_border_buf_0_15_fu_166_reg[7] ;
  wire [1:0]\row_assign_13_1_t_i_reg_1121_reg[1] ;
  wire [6:0]\src_kernel_win_0_va_23_reg_1186_reg[6] ;
  wire \src_kernel_win_0_va_24_reg_1193_reg[5] ;
  wire \src_kernel_win_0_va_24_reg_1193_reg[6] ;
  wire [1:0]\tmp_117_reg_1116_reg[1] ;
  wire [1:0]\tmp_121_reg_1167_reg[1] ;
  wire tmp_49_i_reg_1087;
  wire \tmp_509_i_reg_1101_reg[0] ;
  wire tmp_531_i_reg_1109;
  wire [9:0]\x_reg_1144_reg[9] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "6400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({\x_reg_1144_reg[9] ,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],k_buf_0_val_5_q0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(k_buf_0_val_3_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_10__0
       (.I0(tmp_49_i_reg_1087),
        .I1(or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg),
        .I2(\icmp_reg_1096_reg[0] ),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'h04040404FF040404)) 
    ram_reg_i_11__0
       (.I0(ram_reg_i_12__0_n_0),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(img_dilate_data_stre_empty_n),
        .I3(ap_enable_reg_pp0_iter5_reg),
        .I4(or_cond_i_i_i_reg_1157_pp0_iter4_reg),
        .I5(img_erode_data_strea_full_n),
        .O(ram_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    ram_reg_i_12__0
       (.I0(tmp_49_i_reg_1087),
        .I1(\icmp_reg_1096_reg[0] ),
        .I2(or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg),
        .O(ram_reg_i_12__0_n_0));
  LUT6 #(
    .INIT(64'h4000440040000000)) 
    ram_reg_i_1__9
       (.I0(ram_reg_0),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(tmp_49_i_reg_1087),
        .I3(or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg),
        .I4(\icmp_reg_1096_reg[0] ),
        .I5(\tmp_509_i_reg_1101_reg[0] ),
        .O(WEA));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_2__9
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(ram_reg_0),
        .O(k_buf_0_val_3_ce0));
  LUT5 #(
    .INIT(32'hFF000404)) 
    \right_border_buf_0_15_fu_166[0]_i_1 
       (.I0(\tmp_121_reg_1167_reg[1] [0]),
        .I1(\right_border_buf_0_15_fu_166_reg[7] [0]),
        .I2(\tmp_121_reg_1167_reg[1] [1]),
        .I3(k_buf_0_val_5_q0[0]),
        .I4(brmerge_i_reg_1150_pp0_iter1_reg),
        .O(col_buf_0_val_2_0_fu_745_p3[0]));
  LUT5 #(
    .INIT(32'hFF000404)) 
    \right_border_buf_0_15_fu_166[1]_i_1 
       (.I0(\tmp_121_reg_1167_reg[1] [0]),
        .I1(\right_border_buf_0_15_fu_166_reg[7] [1]),
        .I2(\tmp_121_reg_1167_reg[1] [1]),
        .I3(k_buf_0_val_5_q0[1]),
        .I4(brmerge_i_reg_1150_pp0_iter1_reg),
        .O(col_buf_0_val_2_0_fu_745_p3[1]));
  LUT5 #(
    .INIT(32'hAA00AA30)) 
    \right_border_buf_0_15_fu_166[2]_i_1 
       (.I0(k_buf_0_val_5_q0[2]),
        .I1(\tmp_121_reg_1167_reg[1] [0]),
        .I2(\right_border_buf_0_15_fu_166_reg[7] [2]),
        .I3(brmerge_i_reg_1150_pp0_iter1_reg),
        .I4(\tmp_121_reg_1167_reg[1] [1]),
        .O(col_buf_0_val_2_0_fu_745_p3[2]));
  LUT5 #(
    .INIT(32'hFF000404)) 
    \right_border_buf_0_15_fu_166[3]_i_1 
       (.I0(\tmp_121_reg_1167_reg[1] [0]),
        .I1(\right_border_buf_0_15_fu_166_reg[7] [3]),
        .I2(\tmp_121_reg_1167_reg[1] [1]),
        .I3(k_buf_0_val_5_q0[3]),
        .I4(brmerge_i_reg_1150_pp0_iter1_reg),
        .O(col_buf_0_val_2_0_fu_745_p3[3]));
  LUT5 #(
    .INIT(32'hFF000404)) 
    \right_border_buf_0_15_fu_166[4]_i_1 
       (.I0(\tmp_121_reg_1167_reg[1] [0]),
        .I1(\right_border_buf_0_15_fu_166_reg[7] [4]),
        .I2(\tmp_121_reg_1167_reg[1] [1]),
        .I3(k_buf_0_val_5_q0[4]),
        .I4(brmerge_i_reg_1150_pp0_iter1_reg),
        .O(col_buf_0_val_2_0_fu_745_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT5 #(
    .INIT(32'hCCDC0010)) 
    \right_border_buf_0_15_fu_166[5]_i_1 
       (.I0(\tmp_121_reg_1167_reg[1] [1]),
        .I1(brmerge_i_reg_1150_pp0_iter1_reg),
        .I2(\right_border_buf_0_15_fu_166_reg[7] [5]),
        .I3(\tmp_121_reg_1167_reg[1] [0]),
        .I4(k_buf_0_val_5_q0[5]),
        .O(col_buf_0_val_2_0_fu_745_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT5 #(
    .INIT(32'hCCDC0010)) 
    \right_border_buf_0_15_fu_166[6]_i_1 
       (.I0(\tmp_121_reg_1167_reg[1] [1]),
        .I1(brmerge_i_reg_1150_pp0_iter1_reg),
        .I2(\right_border_buf_0_15_fu_166_reg[7] [6]),
        .I3(\tmp_121_reg_1167_reg[1] [0]),
        .I4(k_buf_0_val_5_q0[6]),
        .O(col_buf_0_val_2_0_fu_745_p3[6]));
  LUT5 #(
    .INIT(32'hFF000404)) 
    \right_border_buf_0_15_fu_166[7]_i_1 
       (.I0(\tmp_121_reg_1167_reg[1] [0]),
        .I1(\right_border_buf_0_15_fu_166_reg[7] [7]),
        .I2(\tmp_121_reg_1167_reg[1] [1]),
        .I3(k_buf_0_val_5_q0[7]),
        .I4(brmerge_i_reg_1150_pp0_iter1_reg),
        .O(col_buf_0_val_2_0_fu_745_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT5 #(
    .INIT(32'h55FF55CF)) 
    \src_kernel_win_0_va_21_fu_154[5]_i_2 
       (.I0(k_buf_0_val_5_q0[5]),
        .I1(\tmp_121_reg_1167_reg[1] [0]),
        .I2(\right_border_buf_0_15_fu_166_reg[7] [5]),
        .I3(brmerge_i_reg_1150_pp0_iter1_reg),
        .I4(\tmp_121_reg_1167_reg[1] [1]),
        .O(\src_kernel_win_0_va_24_reg_1193_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT5 #(
    .INIT(32'h55FF55CF)) 
    \src_kernel_win_0_va_21_fu_154[6]_i_2 
       (.I0(k_buf_0_val_5_q0[6]),
        .I1(\tmp_121_reg_1167_reg[1] [0]),
        .I2(\right_border_buf_0_15_fu_166_reg[7] [6]),
        .I3(brmerge_i_reg_1150_pp0_iter1_reg),
        .I4(\tmp_121_reg_1167_reg[1] [1]),
        .O(\src_kernel_win_0_va_24_reg_1193_reg[6] ));
  LUT6 #(
    .INIT(64'hAFCFAFFFA0C0A000)) 
    \src_kernel_win_0_va_23_reg_1186[0]_i_1 
       (.I0(col_buf_0_val_2_0_fu_745_p3[0]),
        .I1(ram_reg_3[0]),
        .I2(tmp_531_i_reg_1109),
        .I3(\tmp_117_reg_1116_reg[1] [1]),
        .I4(\tmp_117_reg_1116_reg[1] [0]),
        .I5(col_buf_0_val_0_0_fu_709_p3[0]),
        .O(\src_kernel_win_0_va_23_reg_1186_reg[6] [0]));
  LUT6 #(
    .INIT(64'hAFCFAFFFA0C0A000)) 
    \src_kernel_win_0_va_23_reg_1186[1]_i_1 
       (.I0(col_buf_0_val_2_0_fu_745_p3[1]),
        .I1(ram_reg_3[1]),
        .I2(tmp_531_i_reg_1109),
        .I3(\tmp_117_reg_1116_reg[1] [1]),
        .I4(\tmp_117_reg_1116_reg[1] [0]),
        .I5(col_buf_0_val_0_0_fu_709_p3[1]),
        .O(\src_kernel_win_0_va_23_reg_1186_reg[6] [1]));
  LUT6 #(
    .INIT(64'hA0C0A000AFCFAFFF)) 
    \src_kernel_win_0_va_23_reg_1186[2]_i_1 
       (.I0(col_buf_0_val_2_0_fu_745_p3[2]),
        .I1(ram_reg_3[2]),
        .I2(tmp_531_i_reg_1109),
        .I3(\tmp_117_reg_1116_reg[1] [1]),
        .I4(\tmp_117_reg_1116_reg[1] [0]),
        .I5(ram_reg_6),
        .O(\src_kernel_win_0_va_23_reg_1186_reg[6] [2]));
  LUT6 #(
    .INIT(64'hAFCFAFFFA0C0A000)) 
    \src_kernel_win_0_va_23_reg_1186[3]_i_1 
       (.I0(col_buf_0_val_2_0_fu_745_p3[3]),
        .I1(ram_reg_3[3]),
        .I2(tmp_531_i_reg_1109),
        .I3(\tmp_117_reg_1116_reg[1] [1]),
        .I4(\tmp_117_reg_1116_reg[1] [0]),
        .I5(col_buf_0_val_0_0_fu_709_p3[2]),
        .O(\src_kernel_win_0_va_23_reg_1186_reg[6] [3]));
  LUT6 #(
    .INIT(64'hAFCFAFFFA0C0A000)) 
    \src_kernel_win_0_va_23_reg_1186[4]_i_1 
       (.I0(col_buf_0_val_2_0_fu_745_p3[4]),
        .I1(ram_reg_3[4]),
        .I2(tmp_531_i_reg_1109),
        .I3(\tmp_117_reg_1116_reg[1] [1]),
        .I4(\tmp_117_reg_1116_reg[1] [0]),
        .I5(col_buf_0_val_0_0_fu_709_p3[3]),
        .O(\src_kernel_win_0_va_23_reg_1186_reg[6] [4]));
  LUT6 #(
    .INIT(64'h5FCF5FFF50C05000)) 
    \src_kernel_win_0_va_23_reg_1186[5]_i_1 
       (.I0(\src_kernel_win_0_va_24_reg_1193_reg[5] ),
        .I1(ram_reg_3[5]),
        .I2(tmp_531_i_reg_1109),
        .I3(\tmp_117_reg_1116_reg[1] [1]),
        .I4(\tmp_117_reg_1116_reg[1] [0]),
        .I5(col_buf_0_val_0_0_fu_709_p3[4]),
        .O(\src_kernel_win_0_va_23_reg_1186_reg[6] [5]));
  LUT6 #(
    .INIT(64'h5FCF5FFF50C05000)) 
    \src_kernel_win_0_va_23_reg_1186[6]_i_1 
       (.I0(\src_kernel_win_0_va_24_reg_1193_reg[6] ),
        .I1(ram_reg_3[6]),
        .I2(tmp_531_i_reg_1109),
        .I3(\tmp_117_reg_1116_reg[1] [1]),
        .I4(\tmp_117_reg_1116_reg[1] [0]),
        .I5(col_buf_0_val_0_0_fu_709_p3[5]),
        .O(\src_kernel_win_0_va_23_reg_1186_reg[6] [6]));
  LUT6 #(
    .INIT(64'hAFFFAFCFA000A0C0)) 
    \src_kernel_win_0_va_24_reg_1193[0]_i_1 
       (.I0(col_buf_0_val_2_0_fu_745_p3[0]),
        .I1(col_buf_0_val_0_0_fu_709_p3[0]),
        .I2(tmp_531_i_reg_1109),
        .I3(\row_assign_13_1_t_i_reg_1121_reg[1] [1]),
        .I4(\row_assign_13_1_t_i_reg_1121_reg[1] [0]),
        .I5(ram_reg_3[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFFFAFCFA000A0C0)) 
    \src_kernel_win_0_va_24_reg_1193[1]_i_1 
       (.I0(col_buf_0_val_2_0_fu_745_p3[1]),
        .I1(col_buf_0_val_0_0_fu_709_p3[1]),
        .I2(tmp_531_i_reg_1109),
        .I3(\row_assign_13_1_t_i_reg_1121_reg[1] [1]),
        .I4(\row_assign_13_1_t_i_reg_1121_reg[1] [0]),
        .I5(ram_reg_3[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFFFAF3FA000A030)) 
    \src_kernel_win_0_va_24_reg_1193[2]_i_1 
       (.I0(col_buf_0_val_2_0_fu_745_p3[2]),
        .I1(ram_reg_6),
        .I2(tmp_531_i_reg_1109),
        .I3(\row_assign_13_1_t_i_reg_1121_reg[1] [1]),
        .I4(\row_assign_13_1_t_i_reg_1121_reg[1] [0]),
        .I5(ram_reg_3[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFFFAFCFA000A0C0)) 
    \src_kernel_win_0_va_24_reg_1193[3]_i_1 
       (.I0(col_buf_0_val_2_0_fu_745_p3[3]),
        .I1(col_buf_0_val_0_0_fu_709_p3[2]),
        .I2(tmp_531_i_reg_1109),
        .I3(\row_assign_13_1_t_i_reg_1121_reg[1] [1]),
        .I4(\row_assign_13_1_t_i_reg_1121_reg[1] [0]),
        .I5(ram_reg_3[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h5FFF5FCF500050C0)) 
    \src_kernel_win_0_va_24_reg_1193[5]_i_1 
       (.I0(\src_kernel_win_0_va_24_reg_1193_reg[5] ),
        .I1(col_buf_0_val_0_0_fu_709_p3[4]),
        .I2(tmp_531_i_reg_1109),
        .I3(\row_assign_13_1_t_i_reg_1121_reg[1] [1]),
        .I4(\row_assign_13_1_t_i_reg_1121_reg[1] [0]),
        .I5(ram_reg_3[5]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h5FFF5FCF500050C0)) 
    \src_kernel_win_0_va_24_reg_1193[6]_i_1 
       (.I0(\src_kernel_win_0_va_24_reg_1193_reg[6] ),
        .I1(col_buf_0_val_0_0_fu_709_p3[5]),
        .I2(tmp_531_i_reg_1109),
        .I3(\row_assign_13_1_t_i_reg_1121_reg[1] [1]),
        .I4(\row_assign_13_1_t_i_reg_1121_reg[1] [0]),
        .I5(ram_reg_3[6]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hA000A030AFFFAF3F)) 
    \src_kernel_win_0_va_24_reg_1193[7]_i_1 
       (.I0(col_buf_0_val_2_0_fu_745_p3[7]),
        .I1(ram_reg_4),
        .I2(tmp_531_i_reg_1109),
        .I3(\row_assign_13_1_t_i_reg_1121_reg[1] [1]),
        .I4(\row_assign_13_1_t_i_reg_1121_reg[1] [0]),
        .I5(ram_reg_5),
        .O(D[6]));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb_ram" *) 
module m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_ram_102
   (\right_border_buf_0_16_fu_170_reg[7] ,
    D,
    col_buf_0_val_1_0_fu_727_p3,
    \src_kernel_win_0_va_23_reg_1186_reg[7] ,
    \src_kernel_win_0_va_25_reg_1200_reg[7] ,
    \src_kernel_win_0_va_24_reg_1193_reg[4] ,
    ap_clk,
    WEA,
    k_buf_0_val_3_ce0,
    Q,
    \x_reg_1144_reg[9] ,
    ram_reg_0,
    \row_assign_13_2_t_i_reg_1126_reg[1] ,
    col_buf_0_val_0_0_fu_709_p3,
    tmp_531_i_reg_1109,
    col_buf_0_val_2_0_fu_745_p3,
    \tmp_121_reg_1167_reg[1] ,
    \right_border_buf_0_16_fu_170_reg[7]_0 ,
    brmerge_i_reg_1150_pp0_iter1_reg,
    \tmp_117_reg_1116_reg[1] ,
    ram_reg_1,
    \row_assign_13_1_t_i_reg_1121_reg[1] ,
    ram_reg_2);
  output [7:0]\right_border_buf_0_16_fu_170_reg[7] ;
  output [3:0]D;
  output [7:0]col_buf_0_val_1_0_fu_727_p3;
  output [0:0]\src_kernel_win_0_va_23_reg_1186_reg[7] ;
  output \src_kernel_win_0_va_25_reg_1200_reg[7] ;
  output [0:0]\src_kernel_win_0_va_24_reg_1193_reg[4] ;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_3_ce0;
  input [9:0]Q;
  input [9:0]\x_reg_1144_reg[9] ;
  input [7:0]ram_reg_0;
  input [1:0]\row_assign_13_2_t_i_reg_1126_reg[1] ;
  input [2:0]col_buf_0_val_0_0_fu_709_p3;
  input tmp_531_i_reg_1109;
  input [4:0]col_buf_0_val_2_0_fu_745_p3;
  input [1:0]\tmp_121_reg_1167_reg[1] ;
  input [7:0]\right_border_buf_0_16_fu_170_reg[7]_0 ;
  input brmerge_i_reg_1150_pp0_iter1_reg;
  input [1:0]\tmp_117_reg_1116_reg[1] ;
  input ram_reg_1;
  input [1:0]\row_assign_13_1_t_i_reg_1121_reg[1] ;
  input ram_reg_2;

  wire [3:0]D;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire brmerge_i_reg_1150_pp0_iter1_reg;
  wire [2:0]col_buf_0_val_0_0_fu_709_p3;
  wire [7:0]col_buf_0_val_1_0_fu_727_p3;
  wire [4:0]col_buf_0_val_2_0_fu_745_p3;
  wire k_buf_0_val_3_ce0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [7:0]\right_border_buf_0_16_fu_170_reg[7] ;
  wire [7:0]\right_border_buf_0_16_fu_170_reg[7]_0 ;
  wire [1:0]\row_assign_13_1_t_i_reg_1121_reg[1] ;
  wire [1:0]\row_assign_13_2_t_i_reg_1126_reg[1] ;
  wire [0:0]\src_kernel_win_0_va_23_reg_1186_reg[7] ;
  wire [0:0]\src_kernel_win_0_va_24_reg_1193_reg[4] ;
  wire \src_kernel_win_0_va_25_reg_1200_reg[7] ;
  wire [1:0]\tmp_117_reg_1116_reg[1] ;
  wire [1:0]\tmp_121_reg_1167_reg[1] ;
  wire tmp_531_i_reg_1109;
  wire [9:0]\x_reg_1144_reg[9] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "6400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({\x_reg_1144_reg[9] ,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],\right_border_buf_0_16_fu_170_reg[7] }),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(k_buf_0_val_3_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hFF000404)) 
    \right_border_buf_0_16_fu_170[0]_i_1 
       (.I0(\tmp_121_reg_1167_reg[1] [0]),
        .I1(\right_border_buf_0_16_fu_170_reg[7]_0 [0]),
        .I2(\tmp_121_reg_1167_reg[1] [1]),
        .I3(\right_border_buf_0_16_fu_170_reg[7] [0]),
        .I4(brmerge_i_reg_1150_pp0_iter1_reg),
        .O(col_buf_0_val_1_0_fu_727_p3[0]));
  LUT5 #(
    .INIT(32'hFF000404)) 
    \right_border_buf_0_16_fu_170[1]_i_1 
       (.I0(\tmp_121_reg_1167_reg[1] [0]),
        .I1(\right_border_buf_0_16_fu_170_reg[7]_0 [1]),
        .I2(\tmp_121_reg_1167_reg[1] [1]),
        .I3(\right_border_buf_0_16_fu_170_reg[7] [1]),
        .I4(brmerge_i_reg_1150_pp0_iter1_reg),
        .O(col_buf_0_val_1_0_fu_727_p3[1]));
  LUT5 #(
    .INIT(32'hFF000404)) 
    \right_border_buf_0_16_fu_170[2]_i_1 
       (.I0(\tmp_121_reg_1167_reg[1] [0]),
        .I1(\right_border_buf_0_16_fu_170_reg[7]_0 [2]),
        .I2(\tmp_121_reg_1167_reg[1] [1]),
        .I3(\right_border_buf_0_16_fu_170_reg[7] [2]),
        .I4(brmerge_i_reg_1150_pp0_iter1_reg),
        .O(col_buf_0_val_1_0_fu_727_p3[2]));
  LUT5 #(
    .INIT(32'hFF000404)) 
    \right_border_buf_0_16_fu_170[3]_i_1 
       (.I0(\tmp_121_reg_1167_reg[1] [0]),
        .I1(\right_border_buf_0_16_fu_170_reg[7]_0 [3]),
        .I2(\tmp_121_reg_1167_reg[1] [1]),
        .I3(\right_border_buf_0_16_fu_170_reg[7] [3]),
        .I4(brmerge_i_reg_1150_pp0_iter1_reg),
        .O(col_buf_0_val_1_0_fu_727_p3[3]));
  LUT5 #(
    .INIT(32'hAA00AA30)) 
    \right_border_buf_0_16_fu_170[4]_i_1 
       (.I0(\right_border_buf_0_16_fu_170_reg[7] [4]),
        .I1(\tmp_121_reg_1167_reg[1] [0]),
        .I2(\right_border_buf_0_16_fu_170_reg[7]_0 [4]),
        .I3(brmerge_i_reg_1150_pp0_iter1_reg),
        .I4(\tmp_121_reg_1167_reg[1] [1]),
        .O(col_buf_0_val_1_0_fu_727_p3[4]));
  LUT5 #(
    .INIT(32'hAA00AA30)) 
    \right_border_buf_0_16_fu_170[5]_i_1 
       (.I0(\right_border_buf_0_16_fu_170_reg[7] [5]),
        .I1(\tmp_121_reg_1167_reg[1] [0]),
        .I2(\right_border_buf_0_16_fu_170_reg[7]_0 [5]),
        .I3(brmerge_i_reg_1150_pp0_iter1_reg),
        .I4(\tmp_121_reg_1167_reg[1] [1]),
        .O(col_buf_0_val_1_0_fu_727_p3[5]));
  LUT5 #(
    .INIT(32'hAA00AA30)) 
    \right_border_buf_0_16_fu_170[6]_i_1 
       (.I0(\right_border_buf_0_16_fu_170_reg[7] [6]),
        .I1(\tmp_121_reg_1167_reg[1] [0]),
        .I2(\right_border_buf_0_16_fu_170_reg[7]_0 [6]),
        .I3(brmerge_i_reg_1150_pp0_iter1_reg),
        .I4(\tmp_121_reg_1167_reg[1] [1]),
        .O(col_buf_0_val_1_0_fu_727_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT5 #(
    .INIT(32'hCCDC0010)) 
    \right_border_buf_0_16_fu_170[7]_i_2 
       (.I0(\tmp_121_reg_1167_reg[1] [1]),
        .I1(brmerge_i_reg_1150_pp0_iter1_reg),
        .I2(\right_border_buf_0_16_fu_170_reg[7]_0 [7]),
        .I3(\tmp_121_reg_1167_reg[1] [0]),
        .I4(\right_border_buf_0_16_fu_170_reg[7] [7]),
        .O(col_buf_0_val_1_0_fu_727_p3[7]));
  LUT6 #(
    .INIT(64'hFFB8FFFF00B80000)) 
    \src_kernel_win_0_va_21_fu_154[0]_i_1 
       (.I0(col_buf_0_val_1_0_fu_727_p3[0]),
        .I1(\row_assign_13_2_t_i_reg_1126_reg[1] [0]),
        .I2(col_buf_0_val_0_0_fu_709_p3[0]),
        .I3(\row_assign_13_2_t_i_reg_1126_reg[1] [1]),
        .I4(tmp_531_i_reg_1109),
        .I5(col_buf_0_val_2_0_fu_745_p3[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFB8FFFF00B80000)) 
    \src_kernel_win_0_va_21_fu_154[1]_i_1 
       (.I0(col_buf_0_val_1_0_fu_727_p3[1]),
        .I1(\row_assign_13_2_t_i_reg_1126_reg[1] [0]),
        .I2(col_buf_0_val_0_0_fu_709_p3[1]),
        .I3(\row_assign_13_2_t_i_reg_1126_reg[1] [1]),
        .I4(tmp_531_i_reg_1109),
        .I5(col_buf_0_val_2_0_fu_745_p3[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFF8BFFFF008B0000)) 
    \src_kernel_win_0_va_21_fu_154[2]_i_1 
       (.I0(col_buf_0_val_1_0_fu_727_p3[2]),
        .I1(\row_assign_13_2_t_i_reg_1126_reg[1] [0]),
        .I2(ram_reg_2),
        .I3(\row_assign_13_2_t_i_reg_1126_reg[1] [1]),
        .I4(tmp_531_i_reg_1109),
        .I5(col_buf_0_val_2_0_fu_745_p3[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFF004747FF00FF00)) 
    \src_kernel_win_0_va_21_fu_154[7]_i_2 
       (.I0(\src_kernel_win_0_va_25_reg_1200_reg[7] ),
        .I1(\row_assign_13_2_t_i_reg_1126_reg[1] [0]),
        .I2(ram_reg_1),
        .I3(col_buf_0_val_2_0_fu_745_p3[4]),
        .I4(\row_assign_13_2_t_i_reg_1126_reg[1] [1]),
        .I5(tmp_531_i_reg_1109),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT5 #(
    .INIT(32'h55FF55CF)) 
    \src_kernel_win_0_va_21_fu_154[7]_i_3 
       (.I0(\right_border_buf_0_16_fu_170_reg[7] [7]),
        .I1(\tmp_121_reg_1167_reg[1] [0]),
        .I2(\right_border_buf_0_16_fu_170_reg[7]_0 [7]),
        .I3(brmerge_i_reg_1150_pp0_iter1_reg),
        .I4(\tmp_121_reg_1167_reg[1] [1]),
        .O(\src_kernel_win_0_va_25_reg_1200_reg[7] ));
  LUT6 #(
    .INIT(64'hF4040000F707FFFF)) 
    \src_kernel_win_0_va_23_reg_1186[7]_i_1 
       (.I0(\src_kernel_win_0_va_25_reg_1200_reg[7] ),
        .I1(\tmp_117_reg_1116_reg[1] [0]),
        .I2(\tmp_117_reg_1116_reg[1] [1]),
        .I3(col_buf_0_val_2_0_fu_745_p3[4]),
        .I4(tmp_531_i_reg_1109),
        .I5(ram_reg_1),
        .O(\src_kernel_win_0_va_23_reg_1186_reg[7] ));
  LUT6 #(
    .INIT(64'hCCAFCCA0AAAAAAAA)) 
    \src_kernel_win_0_va_24_reg_1193[4]_i_1 
       (.I0(col_buf_0_val_1_0_fu_727_p3[4]),
        .I1(col_buf_0_val_2_0_fu_745_p3[3]),
        .I2(\row_assign_13_1_t_i_reg_1121_reg[1] [0]),
        .I3(\row_assign_13_1_t_i_reg_1121_reg[1] [1]),
        .I4(col_buf_0_val_0_0_fu_709_p3[2]),
        .I5(tmp_531_i_reg_1109),
        .O(\src_kernel_win_0_va_24_reg_1193_reg[4] ));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb_ram" *) 
module m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_ram_103
   (DOBDO,
    D,
    col_buf_0_val_0_0_fu_709_p3,
    \src_kernel_win_0_va_24_reg_1193_reg[7] ,
    \src_kernel_win_0_va_24_reg_1193_reg[2] ,
    ap_clk,
    k_buf_0_val_3_ce0,
    Q,
    \x_reg_1144_reg[9] ,
    DIADI,
    ap_enable_reg_pp0_iter2_reg,
    ap_enable_reg_pp0_iter2,
    tmp_49_i_reg_1087,
    or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg,
    \icmp_reg_1096_reg[0] ,
    \tmp_509_2_i_reg_1105_reg[0] ,
    \row_assign_13_2_t_i_reg_1126_reg[1] ,
    col_buf_0_val_1_0_fu_727_p3,
    ram_reg_0,
    tmp_531_i_reg_1109,
    ram_reg_1,
    col_buf_0_val_2_0_fu_745_p3,
    \tmp_121_reg_1167_reg[1] ,
    brmerge_i_reg_1150_pp0_iter1_reg,
    \right_border_buf_0_s_fu_162_reg[7] );
  output [7:0]DOBDO;
  output [3:0]D;
  output [7:0]col_buf_0_val_0_0_fu_709_p3;
  output \src_kernel_win_0_va_24_reg_1193_reg[7] ;
  output \src_kernel_win_0_va_24_reg_1193_reg[2] ;
  input ap_clk;
  input k_buf_0_val_3_ce0;
  input [9:0]Q;
  input [9:0]\x_reg_1144_reg[9] ;
  input [7:0]DIADI;
  input ap_enable_reg_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter2;
  input tmp_49_i_reg_1087;
  input or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg;
  input \icmp_reg_1096_reg[0] ;
  input \tmp_509_2_i_reg_1105_reg[0] ;
  input [1:0]\row_assign_13_2_t_i_reg_1126_reg[1] ;
  input [3:0]col_buf_0_val_1_0_fu_727_p3;
  input ram_reg_0;
  input tmp_531_i_reg_1109;
  input ram_reg_1;
  input [1:0]col_buf_0_val_2_0_fu_745_p3;
  input [1:0]\tmp_121_reg_1167_reg[1] ;
  input brmerge_i_reg_1150_pp0_iter1_reg;
  input [7:0]\right_border_buf_0_s_fu_162_reg[7] ;

  wire [3:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [9:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg;
  wire brmerge_i_reg_1150_pp0_iter1_reg;
  wire [7:0]col_buf_0_val_0_0_fu_709_p3;
  wire [3:0]col_buf_0_val_1_0_fu_727_p3;
  wire [1:0]col_buf_0_val_2_0_fu_745_p3;
  wire \icmp_reg_1096_reg[0] ;
  wire k_buf_0_val_3_ce0;
  wire k_buf_0_val_3_ce1;
  wire or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]\right_border_buf_0_s_fu_162_reg[7] ;
  wire [1:0]\row_assign_13_2_t_i_reg_1126_reg[1] ;
  wire \src_kernel_win_0_va_24_reg_1193_reg[2] ;
  wire \src_kernel_win_0_va_24_reg_1193_reg[7] ;
  wire [1:0]\tmp_121_reg_1167_reg[1] ;
  wire tmp_49_i_reg_1087;
  wire \tmp_509_2_i_reg_1105_reg[0] ;
  wire tmp_531_i_reg_1109;
  wire [9:0]\x_reg_1144_reg[9] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "6400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({\x_reg_1144_reg[9] ,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(k_buf_0_val_3_ce1),
        .ENBWREN(k_buf_0_val_3_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({k_buf_0_val_3_ce1,k_buf_0_val_3_ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h4000440040000000)) 
    ram_reg_i_1__10
       (.I0(ap_enable_reg_pp0_iter2_reg),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(tmp_49_i_reg_1087),
        .I3(or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg),
        .I4(\icmp_reg_1096_reg[0] ),
        .I5(\tmp_509_2_i_reg_1105_reg[0] ),
        .O(k_buf_0_val_3_ce1));
  LUT5 #(
    .INIT(32'hFF000404)) 
    \right_border_buf_0_s_fu_162[0]_i_1__0 
       (.I0(\tmp_121_reg_1167_reg[1] [0]),
        .I1(\right_border_buf_0_s_fu_162_reg[7] [0]),
        .I2(\tmp_121_reg_1167_reg[1] [1]),
        .I3(DOBDO[0]),
        .I4(brmerge_i_reg_1150_pp0_iter1_reg),
        .O(col_buf_0_val_0_0_fu_709_p3[0]));
  LUT5 #(
    .INIT(32'hFF000404)) 
    \right_border_buf_0_s_fu_162[1]_i_1__0 
       (.I0(\tmp_121_reg_1167_reg[1] [0]),
        .I1(\right_border_buf_0_s_fu_162_reg[7] [1]),
        .I2(\tmp_121_reg_1167_reg[1] [1]),
        .I3(DOBDO[1]),
        .I4(brmerge_i_reg_1150_pp0_iter1_reg),
        .O(col_buf_0_val_0_0_fu_709_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT5 #(
    .INIT(32'hCCDC0010)) 
    \right_border_buf_0_s_fu_162[2]_i_1__0 
       (.I0(\tmp_121_reg_1167_reg[1] [1]),
        .I1(brmerge_i_reg_1150_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_162_reg[7] [2]),
        .I3(\tmp_121_reg_1167_reg[1] [0]),
        .I4(DOBDO[2]),
        .O(col_buf_0_val_0_0_fu_709_p3[2]));
  LUT5 #(
    .INIT(32'hFF000404)) 
    \right_border_buf_0_s_fu_162[3]_i_1__0 
       (.I0(\tmp_121_reg_1167_reg[1] [0]),
        .I1(\right_border_buf_0_s_fu_162_reg[7] [3]),
        .I2(\tmp_121_reg_1167_reg[1] [1]),
        .I3(DOBDO[3]),
        .I4(brmerge_i_reg_1150_pp0_iter1_reg),
        .O(col_buf_0_val_0_0_fu_709_p3[3]));
  LUT5 #(
    .INIT(32'hFF000404)) 
    \right_border_buf_0_s_fu_162[4]_i_1__0 
       (.I0(\tmp_121_reg_1167_reg[1] [0]),
        .I1(\right_border_buf_0_s_fu_162_reg[7] [4]),
        .I2(\tmp_121_reg_1167_reg[1] [1]),
        .I3(DOBDO[4]),
        .I4(brmerge_i_reg_1150_pp0_iter1_reg),
        .O(col_buf_0_val_0_0_fu_709_p3[4]));
  LUT5 #(
    .INIT(32'hAA00AA30)) 
    \right_border_buf_0_s_fu_162[5]_i_1__0 
       (.I0(DOBDO[5]),
        .I1(\tmp_121_reg_1167_reg[1] [0]),
        .I2(\right_border_buf_0_s_fu_162_reg[7] [5]),
        .I3(brmerge_i_reg_1150_pp0_iter1_reg),
        .I4(\tmp_121_reg_1167_reg[1] [1]),
        .O(col_buf_0_val_0_0_fu_709_p3[5]));
  LUT5 #(
    .INIT(32'hAA00AA30)) 
    \right_border_buf_0_s_fu_162[6]_i_1__0 
       (.I0(DOBDO[6]),
        .I1(\tmp_121_reg_1167_reg[1] [0]),
        .I2(\right_border_buf_0_s_fu_162_reg[7] [6]),
        .I3(brmerge_i_reg_1150_pp0_iter1_reg),
        .I4(\tmp_121_reg_1167_reg[1] [1]),
        .O(col_buf_0_val_0_0_fu_709_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT5 #(
    .INIT(32'hCCDC0010)) 
    \right_border_buf_0_s_fu_162[7]_i_1__0 
       (.I0(\tmp_121_reg_1167_reg[1] [1]),
        .I1(brmerge_i_reg_1150_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_162_reg[7] [7]),
        .I3(\tmp_121_reg_1167_reg[1] [0]),
        .I4(DOBDO[7]),
        .O(col_buf_0_val_0_0_fu_709_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT5 #(
    .INIT(32'h55FF55CF)) 
    \src_kernel_win_0_va_21_fu_154[2]_i_2 
       (.I0(DOBDO[2]),
        .I1(\tmp_121_reg_1167_reg[1] [0]),
        .I2(\right_border_buf_0_s_fu_162_reg[7] [2]),
        .I3(brmerge_i_reg_1150_pp0_iter1_reg),
        .I4(\tmp_121_reg_1167_reg[1] [1]),
        .O(\src_kernel_win_0_va_24_reg_1193_reg[2] ));
  LUT6 #(
    .INIT(64'hFFE2FFFF00E20000)) 
    \src_kernel_win_0_va_21_fu_154[3]_i_1 
       (.I0(col_buf_0_val_0_0_fu_709_p3[3]),
        .I1(\row_assign_13_2_t_i_reg_1126_reg[1] [0]),
        .I2(col_buf_0_val_1_0_fu_727_p3[0]),
        .I3(\row_assign_13_2_t_i_reg_1126_reg[1] [1]),
        .I4(tmp_531_i_reg_1109),
        .I5(col_buf_0_val_2_0_fu_745_p3[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFE2FFFF00E20000)) 
    \src_kernel_win_0_va_21_fu_154[4]_i_1 
       (.I0(col_buf_0_val_0_0_fu_709_p3[4]),
        .I1(\row_assign_13_2_t_i_reg_1126_reg[1] [0]),
        .I2(col_buf_0_val_1_0_fu_727_p3[1]),
        .I3(\row_assign_13_2_t_i_reg_1126_reg[1] [1]),
        .I4(tmp_531_i_reg_1109),
        .I5(col_buf_0_val_2_0_fu_745_p3[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h00FFE2E200FF00FF)) 
    \src_kernel_win_0_va_21_fu_154[5]_i_1 
       (.I0(col_buf_0_val_0_0_fu_709_p3[5]),
        .I1(\row_assign_13_2_t_i_reg_1126_reg[1] [0]),
        .I2(col_buf_0_val_1_0_fu_727_p3[2]),
        .I3(ram_reg_1),
        .I4(\row_assign_13_2_t_i_reg_1126_reg[1] [1]),
        .I5(tmp_531_i_reg_1109),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h00FFE2E200FF00FF)) 
    \src_kernel_win_0_va_21_fu_154[6]_i_1 
       (.I0(col_buf_0_val_0_0_fu_709_p3[6]),
        .I1(\row_assign_13_2_t_i_reg_1126_reg[1] [0]),
        .I2(col_buf_0_val_1_0_fu_727_p3[3]),
        .I3(ram_reg_0),
        .I4(\row_assign_13_2_t_i_reg_1126_reg[1] [1]),
        .I5(tmp_531_i_reg_1109),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT5 #(
    .INIT(32'h55FF55CF)) 
    \src_kernel_win_0_va_21_fu_154[7]_i_4 
       (.I0(DOBDO[7]),
        .I1(\tmp_121_reg_1167_reg[1] [0]),
        .I2(\right_border_buf_0_s_fu_162_reg[7] [7]),
        .I3(brmerge_i_reg_1150_pp0_iter1_reg),
        .I4(\tmp_121_reg_1167_reg[1] [1]),
        .O(\src_kernel_win_0_va_24_reg_1193_reg[7] ));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb_ram" *) 
module m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_ram_107
   (WEA,
    k_buf_0_val_3_ce0,
    ram_reg_0,
    D,
    \right_border_buf_0_20_fu_166_reg[7] ,
    \src_kernel_win_0_va_41_reg_1193_reg[7] ,
    \src_kernel_win_0_va_40_reg_1186_reg[5] ,
    \src_kernel_win_0_va_41_reg_1193_reg[4] ,
    ap_clk,
    Q,
    \x_reg_1144_reg[9] ,
    \or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg_reg[0] ,
    ap_enable_reg_pp0_iter2,
    \tmp_612_i_reg_1101_reg[0] ,
    or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg,
    \icmp_reg_1096_reg[0] ,
    tmp_58_i_reg_1087,
    ap_enable_reg_pp0_iter1_reg,
    \ap_CS_fsm_reg[2] ,
    img_hls_data_stream_s_empty_n,
    ap_enable_reg_pp0_iter5_reg,
    or_cond_i_i_i_reg_1157_pp0_iter4_reg,
    img_dilate_data_stre_full_n,
    \tmp_134_reg_1116_reg[1] ,
    \tmp_138_reg_1167_reg[0] ,
    tmp_634_i_reg_1109,
    \tmp_138_reg_1167_reg[0]_0 ,
    ram_reg_1,
    \row_assign_18_1_t_i_reg_1121_reg[1] ,
    ram_reg_2,
    \tmp_138_reg_1167_reg[1] ,
    \right_border_buf_0_20_fu_166_reg[7]_0 ,
    brmerge_i_reg_1150_pp0_iter1_reg,
    ram_reg_3,
    ram_reg_4);
  output [0:0]WEA;
  output k_buf_0_val_3_ce0;
  output ram_reg_0;
  output [6:0]D;
  output [7:0]\right_border_buf_0_20_fu_166_reg[7] ;
  output [4:0]\src_kernel_win_0_va_41_reg_1193_reg[7] ;
  output \src_kernel_win_0_va_40_reg_1186_reg[5] ;
  output \src_kernel_win_0_va_41_reg_1193_reg[4] ;
  input ap_clk;
  input [9:0]Q;
  input [9:0]\x_reg_1144_reg[9] ;
  input [7:0]\or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg_reg[0] ;
  input ap_enable_reg_pp0_iter2;
  input \tmp_612_i_reg_1101_reg[0] ;
  input or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg;
  input \icmp_reg_1096_reg[0] ;
  input tmp_58_i_reg_1087;
  input ap_enable_reg_pp0_iter1_reg;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input img_hls_data_stream_s_empty_n;
  input ap_enable_reg_pp0_iter5_reg;
  input or_cond_i_i_i_reg_1157_pp0_iter4_reg;
  input img_dilate_data_stre_full_n;
  input [1:0]\tmp_134_reg_1116_reg[1] ;
  input [6:0]\tmp_138_reg_1167_reg[0] ;
  input tmp_634_i_reg_1109;
  input [4:0]\tmp_138_reg_1167_reg[0]_0 ;
  input ram_reg_1;
  input [1:0]\row_assign_18_1_t_i_reg_1121_reg[1] ;
  input ram_reg_2;
  input [1:0]\tmp_138_reg_1167_reg[1] ;
  input [7:0]\right_border_buf_0_20_fu_166_reg[7]_0 ;
  input brmerge_i_reg_1150_pp0_iter1_reg;
  input ram_reg_3;
  input ram_reg_4;

  wire [6:0]D;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter5_reg;
  wire brmerge_i_reg_1150_pp0_iter1_reg;
  wire \icmp_reg_1096_reg[0] ;
  wire img_dilate_data_stre_full_n;
  wire img_hls_data_stream_s_empty_n;
  wire k_buf_0_val_3_ce0;
  wire [7:0]k_buf_0_val_5_q0;
  wire or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg;
  wire [7:0]\or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg_reg[0] ;
  wire or_cond_i_i_i_reg_1157_pp0_iter4_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_i_5__5_n_0;
  wire [7:0]\right_border_buf_0_20_fu_166_reg[7] ;
  wire [7:0]\right_border_buf_0_20_fu_166_reg[7]_0 ;
  wire [1:0]\row_assign_18_1_t_i_reg_1121_reg[1] ;
  wire \src_kernel_win_0_va_40_reg_1186_reg[5] ;
  wire \src_kernel_win_0_va_41_reg_1193_reg[4] ;
  wire [4:0]\src_kernel_win_0_va_41_reg_1193_reg[7] ;
  wire [1:0]\tmp_134_reg_1116_reg[1] ;
  wire [6:0]\tmp_138_reg_1167_reg[0] ;
  wire [4:0]\tmp_138_reg_1167_reg[0]_0 ;
  wire [1:0]\tmp_138_reg_1167_reg[1] ;
  wire tmp_58_i_reg_1087;
  wire \tmp_612_i_reg_1101_reg[0] ;
  wire tmp_634_i_reg_1109;
  wire [9:0]\x_reg_1144_reg[9] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "6400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({\x_reg_1144_reg[9] ,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg_reg[0] }),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],k_buf_0_val_5_q0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(k_buf_0_val_3_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h4400400000004000)) 
    ram_reg_i_1__6
       (.I0(ram_reg_0),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\tmp_612_i_reg_1101_reg[0] ),
        .I3(or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg),
        .I4(\icmp_reg_1096_reg[0] ),
        .I5(tmp_58_i_reg_1087),
        .O(WEA));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_2__6
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(ram_reg_0),
        .O(k_buf_0_val_3_ce0));
  LUT6 #(
    .INIT(64'h04040404FF040404)) 
    ram_reg_i_4__5
       (.I0(ram_reg_i_5__5_n_0),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(img_hls_data_stream_s_empty_n),
        .I3(ap_enable_reg_pp0_iter5_reg),
        .I4(or_cond_i_i_i_reg_1157_pp0_iter4_reg),
        .I5(img_dilate_data_stre_full_n),
        .O(ram_reg_0));
  LUT3 #(
    .INIT(8'h4F)) 
    ram_reg_i_5__5
       (.I0(tmp_58_i_reg_1087),
        .I1(\icmp_reg_1096_reg[0] ),
        .I2(or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg),
        .O(ram_reg_i_5__5_n_0));
  LUT5 #(
    .INIT(32'hFF000404)) 
    \right_border_buf_0_20_fu_166[0]_i_1 
       (.I0(\tmp_138_reg_1167_reg[1] [0]),
        .I1(\right_border_buf_0_20_fu_166_reg[7]_0 [0]),
        .I2(\tmp_138_reg_1167_reg[1] [1]),
        .I3(k_buf_0_val_5_q0[0]),
        .I4(brmerge_i_reg_1150_pp0_iter1_reg),
        .O(\right_border_buf_0_20_fu_166_reg[7] [0]));
  LUT5 #(
    .INIT(32'hFF000404)) 
    \right_border_buf_0_20_fu_166[1]_i_1 
       (.I0(\tmp_138_reg_1167_reg[1] [0]),
        .I1(\right_border_buf_0_20_fu_166_reg[7]_0 [1]),
        .I2(\tmp_138_reg_1167_reg[1] [1]),
        .I3(k_buf_0_val_5_q0[1]),
        .I4(brmerge_i_reg_1150_pp0_iter1_reg),
        .O(\right_border_buf_0_20_fu_166_reg[7] [1]));
  LUT5 #(
    .INIT(32'hAA00AA30)) 
    \right_border_buf_0_20_fu_166[2]_i_1 
       (.I0(k_buf_0_val_5_q0[2]),
        .I1(\tmp_138_reg_1167_reg[1] [0]),
        .I2(\right_border_buf_0_20_fu_166_reg[7]_0 [2]),
        .I3(brmerge_i_reg_1150_pp0_iter1_reg),
        .I4(\tmp_138_reg_1167_reg[1] [1]),
        .O(\right_border_buf_0_20_fu_166_reg[7] [2]));
  LUT5 #(
    .INIT(32'hAA00AA30)) 
    \right_border_buf_0_20_fu_166[3]_i_1 
       (.I0(k_buf_0_val_5_q0[3]),
        .I1(\tmp_138_reg_1167_reg[1] [0]),
        .I2(\right_border_buf_0_20_fu_166_reg[7]_0 [3]),
        .I3(brmerge_i_reg_1150_pp0_iter1_reg),
        .I4(\tmp_138_reg_1167_reg[1] [1]),
        .O(\right_border_buf_0_20_fu_166_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT5 #(
    .INIT(32'hCCDC0010)) 
    \right_border_buf_0_20_fu_166[4]_i_1 
       (.I0(\tmp_138_reg_1167_reg[1] [1]),
        .I1(brmerge_i_reg_1150_pp0_iter1_reg),
        .I2(\right_border_buf_0_20_fu_166_reg[7]_0 [4]),
        .I3(\tmp_138_reg_1167_reg[1] [0]),
        .I4(k_buf_0_val_5_q0[4]),
        .O(\right_border_buf_0_20_fu_166_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT5 #(
    .INIT(32'hCCDC0010)) 
    \right_border_buf_0_20_fu_166[5]_i_1 
       (.I0(\tmp_138_reg_1167_reg[1] [1]),
        .I1(brmerge_i_reg_1150_pp0_iter1_reg),
        .I2(\right_border_buf_0_20_fu_166_reg[7]_0 [5]),
        .I3(\tmp_138_reg_1167_reg[1] [0]),
        .I4(k_buf_0_val_5_q0[5]),
        .O(\right_border_buf_0_20_fu_166_reg[7] [5]));
  LUT5 #(
    .INIT(32'hFF000404)) 
    \right_border_buf_0_20_fu_166[6]_i_1 
       (.I0(\tmp_138_reg_1167_reg[1] [0]),
        .I1(\right_border_buf_0_20_fu_166_reg[7]_0 [6]),
        .I2(\tmp_138_reg_1167_reg[1] [1]),
        .I3(k_buf_0_val_5_q0[6]),
        .I4(brmerge_i_reg_1150_pp0_iter1_reg),
        .O(\right_border_buf_0_20_fu_166_reg[7] [6]));
  LUT5 #(
    .INIT(32'hFF000404)) 
    \right_border_buf_0_20_fu_166[7]_i_1 
       (.I0(\tmp_138_reg_1167_reg[1] [0]),
        .I1(\right_border_buf_0_20_fu_166_reg[7]_0 [7]),
        .I2(\tmp_138_reg_1167_reg[1] [1]),
        .I3(k_buf_0_val_5_q0[7]),
        .I4(brmerge_i_reg_1150_pp0_iter1_reg),
        .O(\right_border_buf_0_20_fu_166_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT5 #(
    .INIT(32'h55FF55CF)) 
    \src_kernel_win_0_va_38_fu_154[4]_i_2 
       (.I0(k_buf_0_val_5_q0[4]),
        .I1(\tmp_138_reg_1167_reg[1] [0]),
        .I2(\right_border_buf_0_20_fu_166_reg[7]_0 [4]),
        .I3(brmerge_i_reg_1150_pp0_iter1_reg),
        .I4(\tmp_138_reg_1167_reg[1] [1]),
        .O(\src_kernel_win_0_va_41_reg_1193_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT5 #(
    .INIT(32'h55FF55CF)) 
    \src_kernel_win_0_va_38_fu_154[5]_i_2 
       (.I0(k_buf_0_val_5_q0[5]),
        .I1(\tmp_138_reg_1167_reg[1] [0]),
        .I2(\right_border_buf_0_20_fu_166_reg[7]_0 [5]),
        .I3(brmerge_i_reg_1150_pp0_iter1_reg),
        .I4(\tmp_138_reg_1167_reg[1] [1]),
        .O(\src_kernel_win_0_va_40_reg_1186_reg[5] ));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_40_reg_1186[0]_i_1 
       (.I0(\right_border_buf_0_20_fu_166_reg[7] [0]),
        .I1(\tmp_134_reg_1116_reg[1] [1]),
        .I2(\tmp_138_reg_1167_reg[0] [0]),
        .I3(\tmp_134_reg_1116_reg[1] [0]),
        .I4(tmp_634_i_reg_1109),
        .I5(\tmp_138_reg_1167_reg[0]_0 [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFCFAFFFA0C0A000)) 
    \src_kernel_win_0_va_40_reg_1186[1]_i_1 
       (.I0(\right_border_buf_0_20_fu_166_reg[7] [1]),
        .I1(\tmp_138_reg_1167_reg[0] [1]),
        .I2(tmp_634_i_reg_1109),
        .I3(\tmp_134_reg_1116_reg[1] [1]),
        .I4(\tmp_134_reg_1116_reg[1] [0]),
        .I5(\tmp_138_reg_1167_reg[0]_0 [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hA0C0A000AFCFAFFF)) 
    \src_kernel_win_0_va_40_reg_1186[2]_i_1 
       (.I0(\right_border_buf_0_20_fu_166_reg[7] [2]),
        .I1(\tmp_138_reg_1167_reg[0] [2]),
        .I2(tmp_634_i_reg_1109),
        .I3(\tmp_134_reg_1116_reg[1] [1]),
        .I4(\tmp_134_reg_1116_reg[1] [0]),
        .I5(ram_reg_4),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hA0C0A000AFCFAFFF)) 
    \src_kernel_win_0_va_40_reg_1186[3]_i_1 
       (.I0(\right_border_buf_0_20_fu_166_reg[7] [3]),
        .I1(\tmp_138_reg_1167_reg[0] [3]),
        .I2(tmp_634_i_reg_1109),
        .I3(\tmp_134_reg_1116_reg[1] [1]),
        .I4(\tmp_134_reg_1116_reg[1] [0]),
        .I5(ram_reg_3),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h5FCF5FFF50C05000)) 
    \src_kernel_win_0_va_40_reg_1186[4]_i_1 
       (.I0(\src_kernel_win_0_va_41_reg_1193_reg[4] ),
        .I1(\tmp_138_reg_1167_reg[0] [4]),
        .I2(tmp_634_i_reg_1109),
        .I3(\tmp_134_reg_1116_reg[1] [1]),
        .I4(\tmp_134_reg_1116_reg[1] [0]),
        .I5(\tmp_138_reg_1167_reg[0]_0 [2]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h7477FFFF74440000)) 
    \src_kernel_win_0_va_40_reg_1186[5]_i_1 
       (.I0(\src_kernel_win_0_va_40_reg_1186_reg[5] ),
        .I1(\tmp_134_reg_1116_reg[1] [1]),
        .I2(\tmp_138_reg_1167_reg[0] [5]),
        .I3(\tmp_134_reg_1116_reg[1] [0]),
        .I4(tmp_634_i_reg_1109),
        .I5(\tmp_138_reg_1167_reg[0]_0 [3]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_40_reg_1186[6]_i_1 
       (.I0(\right_border_buf_0_20_fu_166_reg[7] [6]),
        .I1(\tmp_134_reg_1116_reg[1] [1]),
        .I2(\tmp_138_reg_1167_reg[0] [6]),
        .I3(\tmp_134_reg_1116_reg[1] [0]),
        .I4(tmp_634_i_reg_1109),
        .I5(\tmp_138_reg_1167_reg[0]_0 [4]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAFFFAFCFA000A0C0)) 
    \src_kernel_win_0_va_41_reg_1193[1]_i_1 
       (.I0(\right_border_buf_0_20_fu_166_reg[7] [1]),
        .I1(\tmp_138_reg_1167_reg[0]_0 [1]),
        .I2(tmp_634_i_reg_1109),
        .I3(\row_assign_18_1_t_i_reg_1121_reg[1] [1]),
        .I4(\row_assign_18_1_t_i_reg_1121_reg[1] [0]),
        .I5(\tmp_138_reg_1167_reg[0] [1]),
        .O(\src_kernel_win_0_va_41_reg_1193_reg[7] [0]));
  LUT6 #(
    .INIT(64'hAFFFAF3FA000A030)) 
    \src_kernel_win_0_va_41_reg_1193[2]_i_1 
       (.I0(\right_border_buf_0_20_fu_166_reg[7] [2]),
        .I1(ram_reg_4),
        .I2(tmp_634_i_reg_1109),
        .I3(\row_assign_18_1_t_i_reg_1121_reg[1] [1]),
        .I4(\row_assign_18_1_t_i_reg_1121_reg[1] [0]),
        .I5(\tmp_138_reg_1167_reg[0] [2]),
        .O(\src_kernel_win_0_va_41_reg_1193_reg[7] [1]));
  LUT6 #(
    .INIT(64'h5FFF5FCF500050C0)) 
    \src_kernel_win_0_va_41_reg_1193[4]_i_1 
       (.I0(\src_kernel_win_0_va_41_reg_1193_reg[4] ),
        .I1(\tmp_138_reg_1167_reg[0]_0 [2]),
        .I2(tmp_634_i_reg_1109),
        .I3(\row_assign_18_1_t_i_reg_1121_reg[1] [1]),
        .I4(\row_assign_18_1_t_i_reg_1121_reg[1] [0]),
        .I5(\tmp_138_reg_1167_reg[0] [4]),
        .O(\src_kernel_win_0_va_41_reg_1193_reg[7] [2]));
  LUT6 #(
    .INIT(64'h5FFF5FCF500050C0)) 
    \src_kernel_win_0_va_41_reg_1193[5]_i_1 
       (.I0(\src_kernel_win_0_va_40_reg_1186_reg[5] ),
        .I1(\tmp_138_reg_1167_reg[0]_0 [3]),
        .I2(tmp_634_i_reg_1109),
        .I3(\row_assign_18_1_t_i_reg_1121_reg[1] [1]),
        .I4(\row_assign_18_1_t_i_reg_1121_reg[1] [0]),
        .I5(\tmp_138_reg_1167_reg[0] [5]),
        .O(\src_kernel_win_0_va_41_reg_1193_reg[7] [3]));
  LUT6 #(
    .INIT(64'hA000A030AFFFAF3F)) 
    \src_kernel_win_0_va_41_reg_1193[7]_i_1 
       (.I0(\right_border_buf_0_20_fu_166_reg[7] [7]),
        .I1(ram_reg_1),
        .I2(tmp_634_i_reg_1109),
        .I3(\row_assign_18_1_t_i_reg_1121_reg[1] [1]),
        .I4(\row_assign_18_1_t_i_reg_1121_reg[1] [0]),
        .I5(ram_reg_2),
        .O(\src_kernel_win_0_va_41_reg_1193_reg[7] [4]));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb_ram" *) 
module m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_ram_108
   (ram_reg_0,
    D,
    col_buf_0_val_1_0_fu_727_p3,
    \src_kernel_win_0_va_41_reg_1193_reg[6] ,
    \src_kernel_win_0_va_40_reg_1186_reg[7] ,
    \src_kernel_win_0_va_40_reg_1186_reg[7]_0 ,
    ap_clk,
    WEA,
    k_buf_0_val_3_ce0,
    Q,
    \x_reg_1144_reg[9] ,
    DIADI,
    img_hls_data_stream_s_dout,
    or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg,
    \icmp_reg_1096_reg[0] ,
    tmp_58_i_reg_1087,
    \row_assign_18_2_t_i_reg_1126_reg[1] ,
    col_buf_0_val_0_0_fu_709_p3,
    tmp_634_i_reg_1109,
    col_buf_0_val_2_0_fu_745_p3,
    \row_assign_18_1_t_i_reg_1121_reg[1] ,
    \tmp_138_reg_1167_reg[1] ,
    \right_border_buf_0_21_fu_170_reg[7] ,
    brmerge_i_reg_1150_pp0_iter1_reg,
    \tmp_134_reg_1116_reg[1] ,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3);
  output [7:0]ram_reg_0;
  output [2:0]D;
  output [7:0]col_buf_0_val_1_0_fu_727_p3;
  output [2:0]\src_kernel_win_0_va_41_reg_1193_reg[6] ;
  output [0:0]\src_kernel_win_0_va_40_reg_1186_reg[7] ;
  output \src_kernel_win_0_va_40_reg_1186_reg[7]_0 ;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_3_ce0;
  input [9:0]Q;
  input [9:0]\x_reg_1144_reg[9] ;
  input [7:0]DIADI;
  input [0:0]img_hls_data_stream_s_dout;
  input or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg;
  input \icmp_reg_1096_reg[0] ;
  input tmp_58_i_reg_1087;
  input [1:0]\row_assign_18_2_t_i_reg_1126_reg[1] ;
  input [1:0]col_buf_0_val_0_0_fu_709_p3;
  input tmp_634_i_reg_1109;
  input [4:0]col_buf_0_val_2_0_fu_745_p3;
  input [1:0]\row_assign_18_1_t_i_reg_1121_reg[1] ;
  input [1:0]\tmp_138_reg_1167_reg[1] ;
  input [7:0]\right_border_buf_0_21_fu_170_reg[7] ;
  input brmerge_i_reg_1150_pp0_iter1_reg;
  input [1:0]\tmp_134_reg_1116_reg[1] ;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;

  wire [2:0]D;
  wire [7:0]DIADI;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire brmerge_i_reg_1150_pp0_iter1_reg;
  wire [1:0]col_buf_0_val_0_0_fu_709_p3;
  wire [7:0]col_buf_0_val_1_0_fu_727_p3;
  wire [4:0]col_buf_0_val_2_0_fu_745_p3;
  wire \icmp_reg_1096_reg[0] ;
  wire [0:0]img_hls_data_stream_s_dout;
  wire k_buf_0_val_3_ce0;
  wire [7:0]k_buf_0_val_4_q0;
  wire or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [7:0]\right_border_buf_0_21_fu_170_reg[7] ;
  wire [1:0]\row_assign_18_1_t_i_reg_1121_reg[1] ;
  wire [1:0]\row_assign_18_2_t_i_reg_1126_reg[1] ;
  wire [0:0]\src_kernel_win_0_va_40_reg_1186_reg[7] ;
  wire \src_kernel_win_0_va_40_reg_1186_reg[7]_0 ;
  wire [2:0]\src_kernel_win_0_va_41_reg_1193_reg[6] ;
  wire [1:0]\tmp_134_reg_1116_reg[1] ;
  wire [1:0]\tmp_138_reg_1167_reg[1] ;
  wire tmp_58_i_reg_1087;
  wire tmp_634_i_reg_1109;
  wire [9:0]\x_reg_1144_reg[9] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "6400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({\x_reg_1144_reg[9] ,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],k_buf_0_val_4_q0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(k_buf_0_val_3_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    ram_reg_i_1__8
       (.I0(img_hls_data_stream_s_dout),
        .I1(or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg),
        .I2(\icmp_reg_1096_reg[0] ),
        .I3(tmp_58_i_reg_1087),
        .I4(k_buf_0_val_4_q0[7]),
        .O(ram_reg_0[7]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    ram_reg_i_2__8
       (.I0(img_hls_data_stream_s_dout),
        .I1(or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg),
        .I2(\icmp_reg_1096_reg[0] ),
        .I3(tmp_58_i_reg_1087),
        .I4(k_buf_0_val_4_q0[6]),
        .O(ram_reg_0[6]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    ram_reg_i_3__6
       (.I0(img_hls_data_stream_s_dout),
        .I1(or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg),
        .I2(\icmp_reg_1096_reg[0] ),
        .I3(tmp_58_i_reg_1087),
        .I4(k_buf_0_val_4_q0[5]),
        .O(ram_reg_0[5]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    ram_reg_i_4__7
       (.I0(img_hls_data_stream_s_dout),
        .I1(or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg),
        .I2(\icmp_reg_1096_reg[0] ),
        .I3(tmp_58_i_reg_1087),
        .I4(k_buf_0_val_4_q0[4]),
        .O(ram_reg_0[4]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    ram_reg_i_5__7
       (.I0(img_hls_data_stream_s_dout),
        .I1(or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg),
        .I2(\icmp_reg_1096_reg[0] ),
        .I3(tmp_58_i_reg_1087),
        .I4(k_buf_0_val_4_q0[3]),
        .O(ram_reg_0[3]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    ram_reg_i_6__6
       (.I0(img_hls_data_stream_s_dout),
        .I1(or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg),
        .I2(\icmp_reg_1096_reg[0] ),
        .I3(tmp_58_i_reg_1087),
        .I4(k_buf_0_val_4_q0[2]),
        .O(ram_reg_0[2]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    ram_reg_i_7__6
       (.I0(img_hls_data_stream_s_dout),
        .I1(or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg),
        .I2(\icmp_reg_1096_reg[0] ),
        .I3(tmp_58_i_reg_1087),
        .I4(k_buf_0_val_4_q0[1]),
        .O(ram_reg_0[1]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    ram_reg_i_8__6
       (.I0(img_hls_data_stream_s_dout),
        .I1(or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg),
        .I2(\icmp_reg_1096_reg[0] ),
        .I3(tmp_58_i_reg_1087),
        .I4(k_buf_0_val_4_q0[0]),
        .O(ram_reg_0[0]));
  LUT5 #(
    .INIT(32'hFF000404)) 
    \right_border_buf_0_21_fu_170[0]_i_1 
       (.I0(\tmp_138_reg_1167_reg[1] [0]),
        .I1(\right_border_buf_0_21_fu_170_reg[7] [0]),
        .I2(\tmp_138_reg_1167_reg[1] [1]),
        .I3(k_buf_0_val_4_q0[0]),
        .I4(brmerge_i_reg_1150_pp0_iter1_reg),
        .O(col_buf_0_val_1_0_fu_727_p3[0]));
  LUT5 #(
    .INIT(32'hFF000404)) 
    \right_border_buf_0_21_fu_170[1]_i_1 
       (.I0(\tmp_138_reg_1167_reg[1] [0]),
        .I1(\right_border_buf_0_21_fu_170_reg[7] [1]),
        .I2(\tmp_138_reg_1167_reg[1] [1]),
        .I3(k_buf_0_val_4_q0[1]),
        .I4(brmerge_i_reg_1150_pp0_iter1_reg),
        .O(col_buf_0_val_1_0_fu_727_p3[1]));
  LUT5 #(
    .INIT(32'hFF000404)) 
    \right_border_buf_0_21_fu_170[2]_i_1 
       (.I0(\tmp_138_reg_1167_reg[1] [0]),
        .I1(\right_border_buf_0_21_fu_170_reg[7] [2]),
        .I2(\tmp_138_reg_1167_reg[1] [1]),
        .I3(k_buf_0_val_4_q0[2]),
        .I4(brmerge_i_reg_1150_pp0_iter1_reg),
        .O(col_buf_0_val_1_0_fu_727_p3[2]));
  LUT5 #(
    .INIT(32'hFF000404)) 
    \right_border_buf_0_21_fu_170[3]_i_1 
       (.I0(\tmp_138_reg_1167_reg[1] [0]),
        .I1(\right_border_buf_0_21_fu_170_reg[7] [3]),
        .I2(\tmp_138_reg_1167_reg[1] [1]),
        .I3(k_buf_0_val_4_q0[3]),
        .I4(brmerge_i_reg_1150_pp0_iter1_reg),
        .O(col_buf_0_val_1_0_fu_727_p3[3]));
  LUT5 #(
    .INIT(32'hAA00AA30)) 
    \right_border_buf_0_21_fu_170[4]_i_1 
       (.I0(k_buf_0_val_4_q0[4]),
        .I1(\tmp_138_reg_1167_reg[1] [0]),
        .I2(\right_border_buf_0_21_fu_170_reg[7] [4]),
        .I3(brmerge_i_reg_1150_pp0_iter1_reg),
        .I4(\tmp_138_reg_1167_reg[1] [1]),
        .O(col_buf_0_val_1_0_fu_727_p3[4]));
  LUT5 #(
    .INIT(32'hFF000404)) 
    \right_border_buf_0_21_fu_170[5]_i_1 
       (.I0(\tmp_138_reg_1167_reg[1] [0]),
        .I1(\right_border_buf_0_21_fu_170_reg[7] [5]),
        .I2(\tmp_138_reg_1167_reg[1] [1]),
        .I3(k_buf_0_val_4_q0[5]),
        .I4(brmerge_i_reg_1150_pp0_iter1_reg),
        .O(col_buf_0_val_1_0_fu_727_p3[5]));
  LUT5 #(
    .INIT(32'hFF000404)) 
    \right_border_buf_0_21_fu_170[6]_i_1 
       (.I0(\tmp_138_reg_1167_reg[1] [0]),
        .I1(\right_border_buf_0_21_fu_170_reg[7] [6]),
        .I2(\tmp_138_reg_1167_reg[1] [1]),
        .I3(k_buf_0_val_4_q0[6]),
        .I4(brmerge_i_reg_1150_pp0_iter1_reg),
        .O(col_buf_0_val_1_0_fu_727_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT5 #(
    .INIT(32'hCCDC0010)) 
    \right_border_buf_0_21_fu_170[7]_i_2 
       (.I0(\tmp_138_reg_1167_reg[1] [1]),
        .I1(brmerge_i_reg_1150_pp0_iter1_reg),
        .I2(\right_border_buf_0_21_fu_170_reg[7] [7]),
        .I3(\tmp_138_reg_1167_reg[1] [0]),
        .I4(k_buf_0_val_4_q0[7]),
        .O(col_buf_0_val_1_0_fu_727_p3[7]));
  LUT6 #(
    .INIT(64'hFFB8FFFF00B80000)) 
    \src_kernel_win_0_va_38_fu_154[0]_i_1 
       (.I0(col_buf_0_val_1_0_fu_727_p3[0]),
        .I1(\row_assign_18_2_t_i_reg_1126_reg[1] [0]),
        .I2(col_buf_0_val_0_0_fu_709_p3[0]),
        .I3(\row_assign_18_2_t_i_reg_1126_reg[1] [1]),
        .I4(tmp_634_i_reg_1109),
        .I5(col_buf_0_val_2_0_fu_745_p3[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFF8BFFFF008B0000)) 
    \src_kernel_win_0_va_38_fu_154[2]_i_1 
       (.I0(col_buf_0_val_1_0_fu_727_p3[2]),
        .I1(\row_assign_18_2_t_i_reg_1126_reg[1] [0]),
        .I2(ram_reg_3),
        .I3(\row_assign_18_2_t_i_reg_1126_reg[1] [1]),
        .I4(tmp_634_i_reg_1109),
        .I5(col_buf_0_val_2_0_fu_745_p3[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFF8BFFFF008B0000)) 
    \src_kernel_win_0_va_38_fu_154[3]_i_1 
       (.I0(col_buf_0_val_1_0_fu_727_p3[3]),
        .I1(\row_assign_18_2_t_i_reg_1126_reg[1] [0]),
        .I2(ram_reg_2),
        .I3(\row_assign_18_2_t_i_reg_1126_reg[1] [1]),
        .I4(tmp_634_i_reg_1109),
        .I5(col_buf_0_val_2_0_fu_745_p3[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT5 #(
    .INIT(32'h55FF55CF)) 
    \src_kernel_win_0_va_38_fu_154[7]_i_4 
       (.I0(k_buf_0_val_4_q0[7]),
        .I1(\tmp_138_reg_1167_reg[1] [0]),
        .I2(\right_border_buf_0_21_fu_170_reg[7] [7]),
        .I3(brmerge_i_reg_1150_pp0_iter1_reg),
        .I4(\tmp_138_reg_1167_reg[1] [1]),
        .O(\src_kernel_win_0_va_40_reg_1186_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hF4040000F707FFFF)) 
    \src_kernel_win_0_va_40_reg_1186[7]_i_1 
       (.I0(\src_kernel_win_0_va_40_reg_1186_reg[7]_0 ),
        .I1(\tmp_134_reg_1116_reg[1] [0]),
        .I2(\tmp_134_reg_1116_reg[1] [1]),
        .I3(col_buf_0_val_2_0_fu_745_p3[4]),
        .I4(tmp_634_i_reg_1109),
        .I5(ram_reg_1),
        .O(\src_kernel_win_0_va_40_reg_1186_reg[7] ));
  LUT6 #(
    .INIT(64'hCCAFCCA0AAAAAAAA)) 
    \src_kernel_win_0_va_41_reg_1193[0]_i_1 
       (.I0(col_buf_0_val_1_0_fu_727_p3[0]),
        .I1(col_buf_0_val_2_0_fu_745_p3[0]),
        .I2(\row_assign_18_1_t_i_reg_1121_reg[1] [0]),
        .I3(\row_assign_18_1_t_i_reg_1121_reg[1] [1]),
        .I4(col_buf_0_val_0_0_fu_709_p3[0]),
        .I5(tmp_634_i_reg_1109),
        .O(\src_kernel_win_0_va_41_reg_1193_reg[6] [0]));
  LUT6 #(
    .INIT(64'hCCA0CCAFAAAAAAAA)) 
    \src_kernel_win_0_va_41_reg_1193[3]_i_1 
       (.I0(col_buf_0_val_1_0_fu_727_p3[3]),
        .I1(col_buf_0_val_2_0_fu_745_p3[2]),
        .I2(\row_assign_18_1_t_i_reg_1121_reg[1] [0]),
        .I3(\row_assign_18_1_t_i_reg_1121_reg[1] [1]),
        .I4(ram_reg_2),
        .I5(tmp_634_i_reg_1109),
        .O(\src_kernel_win_0_va_41_reg_1193_reg[6] [1]));
  LUT6 #(
    .INIT(64'hCCAFCCA0AAAAAAAA)) 
    \src_kernel_win_0_va_41_reg_1193[6]_i_1 
       (.I0(col_buf_0_val_1_0_fu_727_p3[6]),
        .I1(col_buf_0_val_2_0_fu_745_p3[3]),
        .I2(\row_assign_18_1_t_i_reg_1121_reg[1] [0]),
        .I3(\row_assign_18_1_t_i_reg_1121_reg[1] [1]),
        .I4(col_buf_0_val_0_0_fu_709_p3[1]),
        .I5(tmp_634_i_reg_1109),
        .O(\src_kernel_win_0_va_41_reg_1193_reg[6] [2]));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb_ram" *) 
module m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_ram_109
   (DIADI,
    D,
    \src_kernel_win_0_va_42_reg_1200_reg[7] ,
    col_buf_0_val_0_0_fu_709_p3,
    \src_kernel_win_0_va_40_reg_1186_reg[3] ,
    \src_kernel_win_0_va_41_reg_1193_reg[2] ,
    ap_clk,
    k_buf_0_val_3_ce0,
    Q,
    \x_reg_1144_reg[9] ,
    img_hls_data_stream_s_dout,
    ap_enable_reg_pp0_iter2_reg,
    ap_enable_reg_pp0_iter2,
    \tmp_612_2_i_reg_1105_reg[0] ,
    or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg,
    \icmp_reg_1096_reg[0] ,
    tmp_58_i_reg_1087,
    \row_assign_18_2_t_i_reg_1126_reg[1] ,
    ram_reg_0,
    col_buf_0_val_2_0_fu_745_p3,
    tmp_634_i_reg_1109,
    col_buf_0_val_1_0_fu_727_p3,
    ram_reg_1,
    ram_reg_2,
    \tmp_138_reg_1167_reg[1] ,
    brmerge_i_reg_1150_pp0_iter1_reg,
    \right_border_buf_0_s_fu_162_reg[7] );
  output [7:0]DIADI;
  output [4:0]D;
  output \src_kernel_win_0_va_42_reg_1200_reg[7] ;
  output [7:0]col_buf_0_val_0_0_fu_709_p3;
  output \src_kernel_win_0_va_40_reg_1186_reg[3] ;
  output \src_kernel_win_0_va_41_reg_1193_reg[2] ;
  input ap_clk;
  input k_buf_0_val_3_ce0;
  input [9:0]Q;
  input [9:0]\x_reg_1144_reg[9] ;
  input [0:0]img_hls_data_stream_s_dout;
  input ap_enable_reg_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter2;
  input \tmp_612_2_i_reg_1105_reg[0] ;
  input or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg;
  input \icmp_reg_1096_reg[0] ;
  input tmp_58_i_reg_1087;
  input [1:0]\row_assign_18_2_t_i_reg_1126_reg[1] ;
  input ram_reg_0;
  input [2:0]col_buf_0_val_2_0_fu_745_p3;
  input tmp_634_i_reg_1109;
  input [3:0]col_buf_0_val_1_0_fu_727_p3;
  input ram_reg_1;
  input ram_reg_2;
  input [1:0]\tmp_138_reg_1167_reg[1] ;
  input brmerge_i_reg_1150_pp0_iter1_reg;
  input [7:0]\right_border_buf_0_s_fu_162_reg[7] ;

  wire [4:0]D;
  wire [7:0]DIADI;
  wire [9:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg;
  wire brmerge_i_reg_1150_pp0_iter1_reg;
  wire [7:0]col_buf_0_val_0_0_fu_709_p3;
  wire [3:0]col_buf_0_val_1_0_fu_727_p3;
  wire [2:0]col_buf_0_val_2_0_fu_745_p3;
  wire \icmp_reg_1096_reg[0] ;
  wire [0:0]img_hls_data_stream_s_dout;
  wire k_buf_0_val_3_ce0;
  wire k_buf_0_val_3_ce1;
  wire [7:0]k_buf_0_val_3_q0;
  wire or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [7:0]\right_border_buf_0_s_fu_162_reg[7] ;
  wire [1:0]\row_assign_18_2_t_i_reg_1126_reg[1] ;
  wire \src_kernel_win_0_va_40_reg_1186_reg[3] ;
  wire \src_kernel_win_0_va_41_reg_1193_reg[2] ;
  wire \src_kernel_win_0_va_42_reg_1200_reg[7] ;
  wire [1:0]\tmp_138_reg_1167_reg[1] ;
  wire tmp_58_i_reg_1087;
  wire \tmp_612_2_i_reg_1105_reg[0] ;
  wire tmp_634_i_reg_1109;
  wire [9:0]\x_reg_1144_reg[9] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "6400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({\x_reg_1144_reg[9] ,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,img_hls_data_stream_s_dout,img_hls_data_stream_s_dout,img_hls_data_stream_s_dout,img_hls_data_stream_s_dout,img_hls_data_stream_s_dout,img_hls_data_stream_s_dout,img_hls_data_stream_s_dout,img_hls_data_stream_s_dout}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],k_buf_0_val_3_q0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(k_buf_0_val_3_ce1),
        .ENBWREN(k_buf_0_val_3_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({k_buf_0_val_3_ce1,k_buf_0_val_3_ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h4400400000004000)) 
    ram_reg_i_1__7
       (.I0(ap_enable_reg_pp0_iter2_reg),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\tmp_612_2_i_reg_1105_reg[0] ),
        .I3(or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg),
        .I4(\icmp_reg_1096_reg[0] ),
        .I5(tmp_58_i_reg_1087),
        .O(k_buf_0_val_3_ce1));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    ram_reg_i_2__7
       (.I0(img_hls_data_stream_s_dout),
        .I1(or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg),
        .I2(\icmp_reg_1096_reg[0] ),
        .I3(tmp_58_i_reg_1087),
        .I4(k_buf_0_val_3_q0[7]),
        .O(DIADI[7]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    ram_reg_i_3__5
       (.I0(img_hls_data_stream_s_dout),
        .I1(or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg),
        .I2(\icmp_reg_1096_reg[0] ),
        .I3(tmp_58_i_reg_1087),
        .I4(k_buf_0_val_3_q0[6]),
        .O(DIADI[6]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    ram_reg_i_4__6
       (.I0(img_hls_data_stream_s_dout),
        .I1(or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg),
        .I2(\icmp_reg_1096_reg[0] ),
        .I3(tmp_58_i_reg_1087),
        .I4(k_buf_0_val_3_q0[5]),
        .O(DIADI[5]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    ram_reg_i_5__6
       (.I0(img_hls_data_stream_s_dout),
        .I1(or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg),
        .I2(\icmp_reg_1096_reg[0] ),
        .I3(tmp_58_i_reg_1087),
        .I4(k_buf_0_val_3_q0[4]),
        .O(DIADI[4]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    ram_reg_i_6__5
       (.I0(img_hls_data_stream_s_dout),
        .I1(or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg),
        .I2(\icmp_reg_1096_reg[0] ),
        .I3(tmp_58_i_reg_1087),
        .I4(k_buf_0_val_3_q0[3]),
        .O(DIADI[3]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    ram_reg_i_7__5
       (.I0(img_hls_data_stream_s_dout),
        .I1(or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg),
        .I2(\icmp_reg_1096_reg[0] ),
        .I3(tmp_58_i_reg_1087),
        .I4(k_buf_0_val_3_q0[2]),
        .O(DIADI[2]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    ram_reg_i_8__5
       (.I0(img_hls_data_stream_s_dout),
        .I1(or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg),
        .I2(\icmp_reg_1096_reg[0] ),
        .I3(tmp_58_i_reg_1087),
        .I4(k_buf_0_val_3_q0[1]),
        .O(DIADI[1]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    ram_reg_i_9__0
       (.I0(img_hls_data_stream_s_dout),
        .I1(or_cond_i425_i_i_i_reg_1140_pp0_iter1_reg),
        .I2(\icmp_reg_1096_reg[0] ),
        .I3(tmp_58_i_reg_1087),
        .I4(k_buf_0_val_3_q0[0]),
        .O(DIADI[0]));
  LUT5 #(
    .INIT(32'hFF000404)) 
    \right_border_buf_0_s_fu_162[0]_i_1 
       (.I0(\tmp_138_reg_1167_reg[1] [0]),
        .I1(\right_border_buf_0_s_fu_162_reg[7] [0]),
        .I2(\tmp_138_reg_1167_reg[1] [1]),
        .I3(k_buf_0_val_3_q0[0]),
        .I4(brmerge_i_reg_1150_pp0_iter1_reg),
        .O(col_buf_0_val_0_0_fu_709_p3[0]));
  LUT5 #(
    .INIT(32'hFF000404)) 
    \right_border_buf_0_s_fu_162[1]_i_1 
       (.I0(\tmp_138_reg_1167_reg[1] [0]),
        .I1(\right_border_buf_0_s_fu_162_reg[7] [1]),
        .I2(\tmp_138_reg_1167_reg[1] [1]),
        .I3(k_buf_0_val_3_q0[1]),
        .I4(brmerge_i_reg_1150_pp0_iter1_reg),
        .O(col_buf_0_val_0_0_fu_709_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT5 #(
    .INIT(32'hCCDC0010)) 
    \right_border_buf_0_s_fu_162[2]_i_1 
       (.I0(\tmp_138_reg_1167_reg[1] [1]),
        .I1(brmerge_i_reg_1150_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_162_reg[7] [2]),
        .I3(\tmp_138_reg_1167_reg[1] [0]),
        .I4(k_buf_0_val_3_q0[2]),
        .O(col_buf_0_val_0_0_fu_709_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT5 #(
    .INIT(32'hCCDC0010)) 
    \right_border_buf_0_s_fu_162[3]_i_1 
       (.I0(\tmp_138_reg_1167_reg[1] [1]),
        .I1(brmerge_i_reg_1150_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_162_reg[7] [3]),
        .I3(\tmp_138_reg_1167_reg[1] [0]),
        .I4(k_buf_0_val_3_q0[3]),
        .O(col_buf_0_val_0_0_fu_709_p3[3]));
  LUT5 #(
    .INIT(32'hAA00AA30)) 
    \right_border_buf_0_s_fu_162[4]_i_1 
       (.I0(k_buf_0_val_3_q0[4]),
        .I1(\tmp_138_reg_1167_reg[1] [0]),
        .I2(\right_border_buf_0_s_fu_162_reg[7] [4]),
        .I3(brmerge_i_reg_1150_pp0_iter1_reg),
        .I4(\tmp_138_reg_1167_reg[1] [1]),
        .O(col_buf_0_val_0_0_fu_709_p3[4]));
  LUT5 #(
    .INIT(32'hFF000404)) 
    \right_border_buf_0_s_fu_162[5]_i_1 
       (.I0(\tmp_138_reg_1167_reg[1] [0]),
        .I1(\right_border_buf_0_s_fu_162_reg[7] [5]),
        .I2(\tmp_138_reg_1167_reg[1] [1]),
        .I3(k_buf_0_val_3_q0[5]),
        .I4(brmerge_i_reg_1150_pp0_iter1_reg),
        .O(col_buf_0_val_0_0_fu_709_p3[5]));
  LUT5 #(
    .INIT(32'hFF000404)) 
    \right_border_buf_0_s_fu_162[6]_i_1 
       (.I0(\tmp_138_reg_1167_reg[1] [0]),
        .I1(\right_border_buf_0_s_fu_162_reg[7] [6]),
        .I2(\tmp_138_reg_1167_reg[1] [1]),
        .I3(k_buf_0_val_3_q0[6]),
        .I4(brmerge_i_reg_1150_pp0_iter1_reg),
        .O(col_buf_0_val_0_0_fu_709_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT5 #(
    .INIT(32'hCCDC0010)) 
    \right_border_buf_0_s_fu_162[7]_i_1 
       (.I0(\tmp_138_reg_1167_reg[1] [1]),
        .I1(brmerge_i_reg_1150_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_162_reg[7] [7]),
        .I3(\tmp_138_reg_1167_reg[1] [0]),
        .I4(k_buf_0_val_3_q0[7]),
        .O(col_buf_0_val_0_0_fu_709_p3[7]));
  LUT6 #(
    .INIT(64'hFFE2FFFF00E20000)) 
    \src_kernel_win_0_va_38_fu_154[1]_i_1 
       (.I0(col_buf_0_val_0_0_fu_709_p3[1]),
        .I1(\row_assign_18_2_t_i_reg_1126_reg[1] [0]),
        .I2(col_buf_0_val_1_0_fu_727_p3[0]),
        .I3(\row_assign_18_2_t_i_reg_1126_reg[1] [1]),
        .I4(tmp_634_i_reg_1109),
        .I5(col_buf_0_val_2_0_fu_745_p3[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT5 #(
    .INIT(32'h55FF55CF)) 
    \src_kernel_win_0_va_38_fu_154[2]_i_2 
       (.I0(k_buf_0_val_3_q0[2]),
        .I1(\tmp_138_reg_1167_reg[1] [0]),
        .I2(\right_border_buf_0_s_fu_162_reg[7] [2]),
        .I3(brmerge_i_reg_1150_pp0_iter1_reg),
        .I4(\tmp_138_reg_1167_reg[1] [1]),
        .O(\src_kernel_win_0_va_41_reg_1193_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT5 #(
    .INIT(32'h55FF55CF)) 
    \src_kernel_win_0_va_38_fu_154[3]_i_2 
       (.I0(k_buf_0_val_3_q0[3]),
        .I1(\tmp_138_reg_1167_reg[1] [0]),
        .I2(\right_border_buf_0_s_fu_162_reg[7] [3]),
        .I3(brmerge_i_reg_1150_pp0_iter1_reg),
        .I4(\tmp_138_reg_1167_reg[1] [1]),
        .O(\src_kernel_win_0_va_40_reg_1186_reg[3] ));
  LUT6 #(
    .INIT(64'h00FFE2E200FF00FF)) 
    \src_kernel_win_0_va_38_fu_154[4]_i_1 
       (.I0(col_buf_0_val_0_0_fu_709_p3[4]),
        .I1(\row_assign_18_2_t_i_reg_1126_reg[1] [0]),
        .I2(col_buf_0_val_1_0_fu_727_p3[1]),
        .I3(ram_reg_2),
        .I4(\row_assign_18_2_t_i_reg_1126_reg[1] [1]),
        .I5(tmp_634_i_reg_1109),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h00FFE2E200FF00FF)) 
    \src_kernel_win_0_va_38_fu_154[5]_i_1 
       (.I0(col_buf_0_val_0_0_fu_709_p3[5]),
        .I1(\row_assign_18_2_t_i_reg_1126_reg[1] [0]),
        .I2(col_buf_0_val_1_0_fu_727_p3[2]),
        .I3(ram_reg_1),
        .I4(\row_assign_18_2_t_i_reg_1126_reg[1] [1]),
        .I5(tmp_634_i_reg_1109),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFE2FFFF00E20000)) 
    \src_kernel_win_0_va_38_fu_154[6]_i_1 
       (.I0(col_buf_0_val_0_0_fu_709_p3[6]),
        .I1(\row_assign_18_2_t_i_reg_1126_reg[1] [0]),
        .I2(col_buf_0_val_1_0_fu_727_p3[3]),
        .I3(\row_assign_18_2_t_i_reg_1126_reg[1] [1]),
        .I4(tmp_634_i_reg_1109),
        .I5(col_buf_0_val_2_0_fu_745_p3[1]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFF001D1DFF00FF00)) 
    \src_kernel_win_0_va_38_fu_154[7]_i_2 
       (.I0(\src_kernel_win_0_va_42_reg_1200_reg[7] ),
        .I1(\row_assign_18_2_t_i_reg_1126_reg[1] [0]),
        .I2(ram_reg_0),
        .I3(col_buf_0_val_2_0_fu_745_p3[2]),
        .I4(\row_assign_18_2_t_i_reg_1126_reg[1] [1]),
        .I5(tmp_634_i_reg_1109),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT5 #(
    .INIT(32'h55FF55CF)) 
    \src_kernel_win_0_va_38_fu_154[7]_i_3 
       (.I0(k_buf_0_val_3_q0[7]),
        .I1(\tmp_138_reg_1167_reg[1] [0]),
        .I2(\right_border_buf_0_s_fu_162_reg[7] [7]),
        .I3(brmerge_i_reg_1150_pp0_iter1_reg),
        .I4(\tmp_138_reg_1167_reg[1] [1]),
        .O(\src_kernel_win_0_va_42_reg_1200_reg[7] ));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb_ram" *) 
module m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_ram_90
   (\right_border_buf_2_3_fu_368_reg[7] ,
    WEA,
    D,
    col_buf_2_val_1_0_fu_1595_p3,
    p_Val2_89_2_0_2_reg_3424_reg,
    ap_clk,
    k_buf_0_val_3_ce0,
    Q,
    ADDRBWRADDR,
    ram_reg_0,
    grp_Filter2D_fu_138_p_src_data_stream_2_V_read,
    or_cond_i427_i_reg_3194_pp0_iter1_reg,
    \exitcond389_i_reg_3185_pp0_iter1_reg_reg[0] ,
    tmp_26_reg_3129,
    \icmp_reg_3138_reg[0] ,
    \tmp_402_0_1_reg_3147_reg[0] ,
    col_buf_2_val_2_0_fu_1613_p3,
    col_buf_2_val_0_0_fu_1577_p3,
    \row_assign_8_0_1_t_reg_3171_reg[1] ,
    tmp_28_reg_3151,
    \row_assign_8_0_2_t_reg_3178_reg[1] ,
    brmerge_reg_3208_pp0_iter1_reg,
    \right_border_buf_2_3_fu_368_reg[7]_0 ,
    \col_assign_1_0_t_reg_3231_reg[1] ,
    \right_border_buf_2_2_fu_356_reg[7] );
  output [7:0]\right_border_buf_2_3_fu_368_reg[7] ;
  output [0:0]WEA;
  output [0:0]D;
  output [7:0]col_buf_2_val_1_0_fu_1595_p3;
  output [2:0]p_Val2_89_2_0_2_reg_3424_reg;
  input ap_clk;
  input k_buf_0_val_3_ce0;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [7:0]ram_reg_0;
  input grp_Filter2D_fu_138_p_src_data_stream_2_V_read;
  input or_cond_i427_i_reg_3194_pp0_iter1_reg;
  input \exitcond389_i_reg_3185_pp0_iter1_reg_reg[0] ;
  input tmp_26_reg_3129;
  input \icmp_reg_3138_reg[0] ;
  input \tmp_402_0_1_reg_3147_reg[0] ;
  input [2:0]col_buf_2_val_2_0_fu_1613_p3;
  input [2:0]col_buf_2_val_0_0_fu_1577_p3;
  input [1:0]\row_assign_8_0_1_t_reg_3171_reg[1] ;
  input tmp_28_reg_3151;
  input [1:0]\row_assign_8_0_2_t_reg_3178_reg[1] ;
  input brmerge_reg_3208_pp0_iter1_reg;
  input [7:0]\right_border_buf_2_3_fu_368_reg[7]_0 ;
  input [1:0]\col_assign_1_0_t_reg_3231_reg[1] ;
  input [7:0]\right_border_buf_2_2_fu_356_reg[7] ;

  wire [9:0]ADDRBWRADDR;
  wire [0:0]D;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire brmerge_reg_3208_pp0_iter1_reg;
  wire [1:0]\col_assign_1_0_t_reg_3231_reg[1] ;
  wire [2:0]col_buf_2_val_0_0_fu_1577_p3;
  wire [7:0]col_buf_2_val_1_0_fu_1595_p3;
  wire [2:0]col_buf_2_val_2_0_fu_1613_p3;
  wire \exitcond389_i_reg_3185_pp0_iter1_reg_reg[0] ;
  wire grp_Filter2D_fu_138_p_src_data_stream_2_V_read;
  wire \icmp_reg_3138_reg[0] ;
  wire k_buf_0_val_3_ce0;
  wire or_cond_i427_i_reg_3194_pp0_iter1_reg;
  wire [2:0]p_Val2_89_2_0_2_reg_3424_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]\right_border_buf_2_2_fu_356_reg[7] ;
  wire [7:0]\right_border_buf_2_3_fu_368_reg[7] ;
  wire [7:0]\right_border_buf_2_3_fu_368_reg[7]_0 ;
  wire [1:0]\row_assign_8_0_1_t_reg_3171_reg[1] ;
  wire [1:0]\row_assign_8_0_2_t_reg_3178_reg[1] ;
  wire tmp_26_reg_3129;
  wire tmp_28_reg_3151;
  wire \tmp_402_0_1_reg_3147_reg[0] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "6400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],\right_border_buf_2_3_fu_368_reg[7] }),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(k_buf_0_val_3_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hAAAAAAAA08000000)) 
    ram_reg_i_1
       (.I0(grp_Filter2D_fu_138_p_src_data_stream_2_V_read),
        .I1(or_cond_i427_i_reg_3194_pp0_iter1_reg),
        .I2(\exitcond389_i_reg_3185_pp0_iter1_reg_reg[0] ),
        .I3(tmp_26_reg_3129),
        .I4(\icmp_reg_3138_reg[0] ),
        .I5(\tmp_402_0_1_reg_3147_reg[0] ),
        .O(WEA));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_2_3_fu_368[0]_i_1 
       (.I0(\right_border_buf_2_3_fu_368_reg[7] [0]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_2_3_fu_368_reg[7]_0 [0]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_2_2_fu_356_reg[7] [0]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_2_val_1_0_fu_1595_p3[0]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_2_3_fu_368[1]_i_1 
       (.I0(\right_border_buf_2_3_fu_368_reg[7] [1]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_2_3_fu_368_reg[7]_0 [1]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_2_2_fu_356_reg[7] [1]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_2_val_1_0_fu_1595_p3[1]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_2_3_fu_368[2]_i_1 
       (.I0(\right_border_buf_2_3_fu_368_reg[7] [2]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_2_3_fu_368_reg[7]_0 [2]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_2_2_fu_356_reg[7] [2]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_2_val_1_0_fu_1595_p3[2]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_2_3_fu_368[3]_i_1 
       (.I0(\right_border_buf_2_3_fu_368_reg[7] [3]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_2_3_fu_368_reg[7]_0 [3]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_2_2_fu_356_reg[7] [3]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_2_val_1_0_fu_1595_p3[3]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_2_3_fu_368[4]_i_1 
       (.I0(\right_border_buf_2_3_fu_368_reg[7] [4]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_2_3_fu_368_reg[7]_0 [4]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_2_2_fu_356_reg[7] [4]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_2_val_1_0_fu_1595_p3[4]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_2_3_fu_368[5]_i_1 
       (.I0(\right_border_buf_2_3_fu_368_reg[7] [5]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_2_3_fu_368_reg[7]_0 [5]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_2_2_fu_356_reg[7] [5]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_2_val_1_0_fu_1595_p3[5]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_2_3_fu_368[6]_i_1 
       (.I0(\right_border_buf_2_3_fu_368_reg[7] [6]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_2_3_fu_368_reg[7]_0 [6]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_2_2_fu_356_reg[7] [6]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_2_val_1_0_fu_1595_p3[6]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_2_3_fu_368[7]_i_1 
       (.I0(\right_border_buf_2_3_fu_368_reg[7] [7]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_2_3_fu_368_reg[7]_0 [7]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_2_2_fu_356_reg[7] [7]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_2_val_1_0_fu_1595_p3[7]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \src_kernel_win_2_va_11_reg_3350[2]_i_1 
       (.I0(col_buf_2_val_1_0_fu_1595_p3[2]),
        .I1(\row_assign_8_0_2_t_reg_3178_reg[1] [0]),
        .I2(col_buf_2_val_0_0_fu_1577_p3[0]),
        .I3(tmp_28_reg_3151),
        .I4(\row_assign_8_0_2_t_reg_3178_reg[1] [1]),
        .I5(col_buf_2_val_2_0_fu_1613_p3[0]),
        .O(p_Val2_89_2_0_2_reg_3424_reg[0]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \src_kernel_win_2_va_11_reg_3350[4]_i_1 
       (.I0(col_buf_2_val_1_0_fu_1595_p3[4]),
        .I1(\row_assign_8_0_2_t_reg_3178_reg[1] [0]),
        .I2(col_buf_2_val_0_0_fu_1577_p3[1]),
        .I3(tmp_28_reg_3151),
        .I4(\row_assign_8_0_2_t_reg_3178_reg[1] [1]),
        .I5(col_buf_2_val_2_0_fu_1613_p3[1]),
        .O(p_Val2_89_2_0_2_reg_3424_reg[1]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \src_kernel_win_2_va_11_reg_3350[6]_i_1 
       (.I0(col_buf_2_val_1_0_fu_1595_p3[6]),
        .I1(\row_assign_8_0_2_t_reg_3178_reg[1] [0]),
        .I2(col_buf_2_val_0_0_fu_1577_p3[2]),
        .I3(tmp_28_reg_3151),
        .I4(\row_assign_8_0_2_t_reg_3178_reg[1] [1]),
        .I5(col_buf_2_val_2_0_fu_1613_p3[2]),
        .O(p_Val2_89_2_0_2_reg_3424_reg[2]));
  LUT6 #(
    .INIT(64'hCCCCAAF0AAAAAAAA)) 
    \src_kernel_win_2_va_2_fu_308[6]_i_1 
       (.I0(col_buf_2_val_1_0_fu_1595_p3[6]),
        .I1(col_buf_2_val_2_0_fu_1613_p3[2]),
        .I2(col_buf_2_val_0_0_fu_1577_p3[2]),
        .I3(\row_assign_8_0_1_t_reg_3171_reg[1] [0]),
        .I4(\row_assign_8_0_1_t_reg_3171_reg[1] [1]),
        .I5(tmp_28_reg_3151),
        .O(D));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb_ram" *) 
module m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_ram_91
   (\right_border_buf_2_5_fu_392_reg[7] ,
    D,
    col_buf_2_val_0_0_fu_1577_p3,
    ap_clk,
    WEA,
    k_buf_0_val_3_ce0,
    Q,
    ADDRBWRADDR,
    \SRL_SIG_reg[1][7] ,
    \row_assign_8_0_2_t_reg_3178_reg[1] ,
    col_buf_2_val_1_0_fu_1595_p3,
    ram_reg_0,
    tmp_28_reg_3151,
    col_buf_2_val_2_0_fu_1613_p3,
    ram_reg_1,
    ram_reg_2,
    brmerge_reg_3208_pp0_iter1_reg,
    \right_border_buf_2_5_fu_392_reg[7]_0 ,
    \col_assign_1_0_t_reg_3231_reg[1] ,
    \right_border_buf_2_4_fu_380_reg[7] );
  output [7:0]\right_border_buf_2_5_fu_392_reg[7] ;
  output [4:0]D;
  output [7:0]col_buf_2_val_0_0_fu_1577_p3;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_3_ce0;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [7:0]\SRL_SIG_reg[1][7] ;
  input [1:0]\row_assign_8_0_2_t_reg_3178_reg[1] ;
  input [4:0]col_buf_2_val_1_0_fu_1595_p3;
  input ram_reg_0;
  input tmp_28_reg_3151;
  input [1:0]col_buf_2_val_2_0_fu_1613_p3;
  input ram_reg_1;
  input ram_reg_2;
  input brmerge_reg_3208_pp0_iter1_reg;
  input [7:0]\right_border_buf_2_5_fu_392_reg[7]_0 ;
  input [1:0]\col_assign_1_0_t_reg_3231_reg[1] ;
  input [7:0]\right_border_buf_2_4_fu_380_reg[7] ;

  wire [9:0]ADDRBWRADDR;
  wire [4:0]D;
  wire [9:0]Q;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire [0:0]WEA;
  wire ap_clk;
  wire brmerge_reg_3208_pp0_iter1_reg;
  wire [1:0]\col_assign_1_0_t_reg_3231_reg[1] ;
  wire [7:0]col_buf_2_val_0_0_fu_1577_p3;
  wire [4:0]col_buf_2_val_1_0_fu_1595_p3;
  wire [1:0]col_buf_2_val_2_0_fu_1613_p3;
  wire k_buf_0_val_3_ce0;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [7:0]\right_border_buf_2_4_fu_380_reg[7] ;
  wire [7:0]\right_border_buf_2_5_fu_392_reg[7] ;
  wire [7:0]\right_border_buf_2_5_fu_392_reg[7]_0 ;
  wire [1:0]\row_assign_8_0_2_t_reg_3178_reg[1] ;
  wire tmp_28_reg_3151;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "6400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\SRL_SIG_reg[1][7] }),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],\right_border_buf_2_5_fu_392_reg[7] }),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(k_buf_0_val_3_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_2_5_fu_392[0]_i_1 
       (.I0(\right_border_buf_2_5_fu_392_reg[7] [0]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_2_5_fu_392_reg[7]_0 [0]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_2_4_fu_380_reg[7] [0]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_2_val_0_0_fu_1577_p3[0]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_2_5_fu_392[1]_i_1 
       (.I0(\right_border_buf_2_5_fu_392_reg[7] [1]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_2_5_fu_392_reg[7]_0 [1]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_2_4_fu_380_reg[7] [1]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_2_val_0_0_fu_1577_p3[1]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_2_5_fu_392[2]_i_1 
       (.I0(\right_border_buf_2_5_fu_392_reg[7] [2]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_2_5_fu_392_reg[7]_0 [2]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_2_4_fu_380_reg[7] [2]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_2_val_0_0_fu_1577_p3[2]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_2_5_fu_392[3]_i_1 
       (.I0(\right_border_buf_2_5_fu_392_reg[7] [3]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_2_5_fu_392_reg[7]_0 [3]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_2_4_fu_380_reg[7] [3]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_2_val_0_0_fu_1577_p3[3]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_2_5_fu_392[4]_i_1 
       (.I0(\right_border_buf_2_5_fu_392_reg[7] [4]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_2_5_fu_392_reg[7]_0 [4]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_2_4_fu_380_reg[7] [4]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_2_val_0_0_fu_1577_p3[4]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_2_5_fu_392[5]_i_1 
       (.I0(\right_border_buf_2_5_fu_392_reg[7] [5]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_2_5_fu_392_reg[7]_0 [5]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_2_4_fu_380_reg[7] [5]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_2_val_0_0_fu_1577_p3[5]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_2_5_fu_392[6]_i_1 
       (.I0(\right_border_buf_2_5_fu_392_reg[7] [6]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_2_5_fu_392_reg[7]_0 [6]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_2_4_fu_380_reg[7] [6]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_2_val_0_0_fu_1577_p3[6]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_2_5_fu_392[7]_i_1 
       (.I0(\right_border_buf_2_5_fu_392_reg[7] [7]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_2_5_fu_392_reg[7]_0 [7]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_2_4_fu_380_reg[7] [7]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_2_val_0_0_fu_1577_p3[7]));
  LUT6 #(
    .INIT(64'h00FF00FFE2E200FF)) 
    \src_kernel_win_2_va_11_reg_3350[0]_i_1 
       (.I0(col_buf_2_val_0_0_fu_1577_p3[0]),
        .I1(\row_assign_8_0_2_t_reg_3178_reg[1] [0]),
        .I2(col_buf_2_val_1_0_fu_1595_p3[0]),
        .I3(ram_reg_2),
        .I4(tmp_28_reg_3151),
        .I5(\row_assign_8_0_2_t_reg_3178_reg[1] [1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFE2FF0000E200)) 
    \src_kernel_win_2_va_11_reg_3350[1]_i_1 
       (.I0(col_buf_2_val_0_0_fu_1577_p3[1]),
        .I1(\row_assign_8_0_2_t_reg_3178_reg[1] [0]),
        .I2(col_buf_2_val_1_0_fu_1595_p3[1]),
        .I3(tmp_28_reg_3151),
        .I4(\row_assign_8_0_2_t_reg_3178_reg[1] [1]),
        .I5(col_buf_2_val_2_0_fu_1613_p3[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h00FF00FFE2E200FF)) 
    \src_kernel_win_2_va_11_reg_3350[3]_i_1 
       (.I0(col_buf_2_val_0_0_fu_1577_p3[3]),
        .I1(\row_assign_8_0_2_t_reg_3178_reg[1] [0]),
        .I2(col_buf_2_val_1_0_fu_1595_p3[2]),
        .I3(ram_reg_1),
        .I4(tmp_28_reg_3151),
        .I5(\row_assign_8_0_2_t_reg_3178_reg[1] [1]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFE2FF0000E200)) 
    \src_kernel_win_2_va_11_reg_3350[5]_i_1 
       (.I0(col_buf_2_val_0_0_fu_1577_p3[5]),
        .I1(\row_assign_8_0_2_t_reg_3178_reg[1] [0]),
        .I2(col_buf_2_val_1_0_fu_1595_p3[3]),
        .I3(tmp_28_reg_3151),
        .I4(\row_assign_8_0_2_t_reg_3178_reg[1] [1]),
        .I5(col_buf_2_val_2_0_fu_1613_p3[1]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h00FF00FFE2E200FF)) 
    \src_kernel_win_2_va_11_reg_3350[7]_i_1 
       (.I0(col_buf_2_val_0_0_fu_1577_p3[7]),
        .I1(\row_assign_8_0_2_t_reg_3178_reg[1] [0]),
        .I2(col_buf_2_val_1_0_fu_1595_p3[4]),
        .I3(ram_reg_0),
        .I4(tmp_28_reg_3151),
        .I5(\row_assign_8_0_2_t_reg_3178_reg[1] [1]),
        .O(D[4]));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb_ram" *) 
module m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_ram_92
   (D,
    col_buf_1_val_2_0_fu_1450_p3,
    p,
    ap_clk,
    WEA,
    k_buf_0_val_3_ce0,
    Q,
    ADDRBWRADDR,
    ram_reg_0,
    col_buf_1_val_0_0_fu_1414_p3,
    ram_reg_1,
    tmp_28_reg_3151,
    \row_assign_8_0_1_t_reg_3171_reg[1] ,
    \row_assign_8_0_0_t_reg_3164_reg[1] ,
    brmerge_reg_3208_pp0_iter1_reg,
    \right_border_buf_1_4_fu_384_reg[7] ,
    \col_assign_1_0_t_reg_3231_reg[1] ,
    \right_border_buf_1_5_fu_388_reg[7] );
  output [6:0]D;
  output [7:0]col_buf_1_val_2_0_fu_1450_p3;
  output [7:0]p;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_3_ce0;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [7:0]ram_reg_0;
  input [7:0]col_buf_1_val_0_0_fu_1414_p3;
  input [7:0]ram_reg_1;
  input tmp_28_reg_3151;
  input [1:0]\row_assign_8_0_1_t_reg_3171_reg[1] ;
  input [1:0]\row_assign_8_0_0_t_reg_3164_reg[1] ;
  input brmerge_reg_3208_pp0_iter1_reg;
  input [7:0]\right_border_buf_1_4_fu_384_reg[7] ;
  input [1:0]\col_assign_1_0_t_reg_3231_reg[1] ;
  input [7:0]\right_border_buf_1_5_fu_388_reg[7] ;

  wire [9:0]ADDRBWRADDR;
  wire [6:0]D;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire brmerge_reg_3208_pp0_iter1_reg;
  wire [1:0]\col_assign_1_0_t_reg_3231_reg[1] ;
  wire [7:0]col_buf_1_val_0_0_fu_1414_p3;
  wire [7:0]col_buf_1_val_2_0_fu_1450_p3;
  wire k_buf_0_val_3_ce0;
  wire [7:0]k_buf_1_val_5_q0;
  wire [7:0]p;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]\right_border_buf_1_4_fu_384_reg[7] ;
  wire [7:0]\right_border_buf_1_5_fu_388_reg[7] ;
  wire [1:0]\row_assign_8_0_0_t_reg_3164_reg[1] ;
  wire [1:0]\row_assign_8_0_1_t_reg_3171_reg[1] ;
  wire tmp_28_reg_3151;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "6400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],k_buf_1_val_5_q0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(k_buf_0_val_3_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_1_4_fu_384[0]_i_1 
       (.I0(k_buf_1_val_5_q0[0]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_1_4_fu_384_reg[7] [0]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_1_5_fu_388_reg[7] [0]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_1_val_2_0_fu_1450_p3[0]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_1_4_fu_384[1]_i_1 
       (.I0(k_buf_1_val_5_q0[1]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_1_4_fu_384_reg[7] [1]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_1_5_fu_388_reg[7] [1]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_1_val_2_0_fu_1450_p3[1]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_1_4_fu_384[2]_i_1 
       (.I0(k_buf_1_val_5_q0[2]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_1_4_fu_384_reg[7] [2]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_1_5_fu_388_reg[7] [2]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_1_val_2_0_fu_1450_p3[2]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_1_4_fu_384[3]_i_1 
       (.I0(k_buf_1_val_5_q0[3]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_1_4_fu_384_reg[7] [3]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_1_5_fu_388_reg[7] [3]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_1_val_2_0_fu_1450_p3[3]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_1_4_fu_384[4]_i_1 
       (.I0(k_buf_1_val_5_q0[4]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_1_4_fu_384_reg[7] [4]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_1_5_fu_388_reg[7] [4]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_1_val_2_0_fu_1450_p3[4]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_1_4_fu_384[5]_i_1 
       (.I0(k_buf_1_val_5_q0[5]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_1_4_fu_384_reg[7] [5]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_1_5_fu_388_reg[7] [5]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_1_val_2_0_fu_1450_p3[5]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_1_4_fu_384[6]_i_1 
       (.I0(k_buf_1_val_5_q0[6]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_1_4_fu_384_reg[7] [6]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_1_5_fu_388_reg[7] [6]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_1_val_2_0_fu_1450_p3[6]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_1_4_fu_384[7]_i_1 
       (.I0(k_buf_1_val_5_q0[7]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_1_4_fu_384_reg[7] [7]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_1_5_fu_388_reg[7] [7]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_1_val_2_0_fu_1450_p3[7]));
  LUT6 #(
    .INIT(64'hAFFFAFCFA000A0C0)) 
    \src_kernel_win_1_va_2_fu_284[0]_i_1 
       (.I0(col_buf_1_val_2_0_fu_1450_p3[0]),
        .I1(col_buf_1_val_0_0_fu_1414_p3[0]),
        .I2(tmp_28_reg_3151),
        .I3(\row_assign_8_0_1_t_reg_3171_reg[1] [1]),
        .I4(\row_assign_8_0_1_t_reg_3171_reg[1] [0]),
        .I5(ram_reg_1[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFFFAFCFA000A0C0)) 
    \src_kernel_win_1_va_2_fu_284[1]_i_1 
       (.I0(col_buf_1_val_2_0_fu_1450_p3[1]),
        .I1(col_buf_1_val_0_0_fu_1414_p3[1]),
        .I2(tmp_28_reg_3151),
        .I3(\row_assign_8_0_1_t_reg_3171_reg[1] [1]),
        .I4(\row_assign_8_0_1_t_reg_3171_reg[1] [0]),
        .I5(ram_reg_1[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAAF0F0F0AAF0CCF0)) 
    \src_kernel_win_1_va_2_fu_284[2]_i_1 
       (.I0(col_buf_1_val_2_0_fu_1450_p3[2]),
        .I1(col_buf_1_val_0_0_fu_1414_p3[2]),
        .I2(ram_reg_1[2]),
        .I3(tmp_28_reg_3151),
        .I4(\row_assign_8_0_1_t_reg_3171_reg[1] [1]),
        .I5(\row_assign_8_0_1_t_reg_3171_reg[1] [0]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAAF0F0F0AAF0CCF0)) 
    \src_kernel_win_1_va_2_fu_284[3]_i_1 
       (.I0(col_buf_1_val_2_0_fu_1450_p3[3]),
        .I1(col_buf_1_val_0_0_fu_1414_p3[3]),
        .I2(ram_reg_1[3]),
        .I3(tmp_28_reg_3151),
        .I4(\row_assign_8_0_1_t_reg_3171_reg[1] [1]),
        .I5(\row_assign_8_0_1_t_reg_3171_reg[1] [0]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAAF0F0F0AAF0CCF0)) 
    \src_kernel_win_1_va_2_fu_284[4]_i_1 
       (.I0(col_buf_1_val_2_0_fu_1450_p3[4]),
        .I1(col_buf_1_val_0_0_fu_1414_p3[4]),
        .I2(ram_reg_1[4]),
        .I3(tmp_28_reg_3151),
        .I4(\row_assign_8_0_1_t_reg_3171_reg[1] [1]),
        .I5(\row_assign_8_0_1_t_reg_3171_reg[1] [0]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAAF0F0F0AAF0CCF0)) 
    \src_kernel_win_1_va_2_fu_284[5]_i_1 
       (.I0(col_buf_1_val_2_0_fu_1450_p3[5]),
        .I1(col_buf_1_val_0_0_fu_1414_p3[5]),
        .I2(ram_reg_1[5]),
        .I3(tmp_28_reg_3151),
        .I4(\row_assign_8_0_1_t_reg_3171_reg[1] [1]),
        .I5(\row_assign_8_0_1_t_reg_3171_reg[1] [0]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAAF0F0F0AAF0CCF0)) 
    \src_kernel_win_1_va_2_fu_284[7]_i_1 
       (.I0(col_buf_1_val_2_0_fu_1450_p3[7]),
        .I1(col_buf_1_val_0_0_fu_1414_p3[7]),
        .I2(ram_reg_1[7]),
        .I3(tmp_28_reg_3151),
        .I4(\row_assign_8_0_1_t_reg_3171_reg[1] [1]),
        .I5(\row_assign_8_0_1_t_reg_3171_reg[1] [0]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAAF0CCF0AAF0F0F0)) 
    \src_kernel_win_1_va_6_reg_3315[0]_i_1 
       (.I0(col_buf_1_val_2_0_fu_1450_p3[0]),
        .I1(ram_reg_1[0]),
        .I2(col_buf_1_val_0_0_fu_1414_p3[0]),
        .I3(tmp_28_reg_3151),
        .I4(\row_assign_8_0_0_t_reg_3164_reg[1] [1]),
        .I5(\row_assign_8_0_0_t_reg_3164_reg[1] [0]),
        .O(p[0]));
  LUT6 #(
    .INIT(64'hAAF0CCF0AAF0F0F0)) 
    \src_kernel_win_1_va_6_reg_3315[1]_i_1 
       (.I0(col_buf_1_val_2_0_fu_1450_p3[1]),
        .I1(ram_reg_1[1]),
        .I2(col_buf_1_val_0_0_fu_1414_p3[1]),
        .I3(tmp_28_reg_3151),
        .I4(\row_assign_8_0_0_t_reg_3164_reg[1] [1]),
        .I5(\row_assign_8_0_0_t_reg_3164_reg[1] [0]),
        .O(p[1]));
  LUT6 #(
    .INIT(64'hAFCFAFFFA0C0A000)) 
    \src_kernel_win_1_va_6_reg_3315[2]_i_1 
       (.I0(col_buf_1_val_2_0_fu_1450_p3[2]),
        .I1(ram_reg_1[2]),
        .I2(tmp_28_reg_3151),
        .I3(\row_assign_8_0_0_t_reg_3164_reg[1] [1]),
        .I4(\row_assign_8_0_0_t_reg_3164_reg[1] [0]),
        .I5(col_buf_1_val_0_0_fu_1414_p3[2]),
        .O(p[2]));
  LUT6 #(
    .INIT(64'hAAF0CCF0AAF0F0F0)) 
    \src_kernel_win_1_va_6_reg_3315[3]_i_1 
       (.I0(col_buf_1_val_2_0_fu_1450_p3[3]),
        .I1(ram_reg_1[3]),
        .I2(col_buf_1_val_0_0_fu_1414_p3[3]),
        .I3(tmp_28_reg_3151),
        .I4(\row_assign_8_0_0_t_reg_3164_reg[1] [1]),
        .I5(\row_assign_8_0_0_t_reg_3164_reg[1] [0]),
        .O(p[3]));
  LUT6 #(
    .INIT(64'hAAF0CCF0AAF0F0F0)) 
    \src_kernel_win_1_va_6_reg_3315[4]_i_1 
       (.I0(col_buf_1_val_2_0_fu_1450_p3[4]),
        .I1(ram_reg_1[4]),
        .I2(col_buf_1_val_0_0_fu_1414_p3[4]),
        .I3(tmp_28_reg_3151),
        .I4(\row_assign_8_0_0_t_reg_3164_reg[1] [1]),
        .I5(\row_assign_8_0_0_t_reg_3164_reg[1] [0]),
        .O(p[4]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_1_va_6_reg_3315[5]_i_1 
       (.I0(col_buf_1_val_2_0_fu_1450_p3[5]),
        .I1(\row_assign_8_0_0_t_reg_3164_reg[1] [1]),
        .I2(ram_reg_1[5]),
        .I3(\row_assign_8_0_0_t_reg_3164_reg[1] [0]),
        .I4(tmp_28_reg_3151),
        .I5(col_buf_1_val_0_0_fu_1414_p3[5]),
        .O(p[5]));
  LUT6 #(
    .INIT(64'hAFCFAFFFA0C0A000)) 
    \src_kernel_win_1_va_6_reg_3315[6]_i_1 
       (.I0(col_buf_1_val_2_0_fu_1450_p3[6]),
        .I1(ram_reg_1[6]),
        .I2(tmp_28_reg_3151),
        .I3(\row_assign_8_0_0_t_reg_3164_reg[1] [1]),
        .I4(\row_assign_8_0_0_t_reg_3164_reg[1] [0]),
        .I5(col_buf_1_val_0_0_fu_1414_p3[6]),
        .O(p[6]));
  LUT6 #(
    .INIT(64'hAAF0CCF0AAF0F0F0)) 
    \src_kernel_win_1_va_6_reg_3315[7]_i_1 
       (.I0(col_buf_1_val_2_0_fu_1450_p3[7]),
        .I1(ram_reg_1[7]),
        .I2(col_buf_1_val_0_0_fu_1414_p3[7]),
        .I3(tmp_28_reg_3151),
        .I4(\row_assign_8_0_0_t_reg_3164_reg[1] [1]),
        .I5(\row_assign_8_0_0_t_reg_3164_reg[1] [0]),
        .O(p[7]));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb_ram" *) 
module m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_ram_93
   (\right_border_buf_1_2_fu_372_reg[7] ,
    D,
    col_buf_1_val_1_0_fu_1432_p3,
    p_Val2_89_1_0_2_reg_3403_reg,
    ap_clk,
    WEA,
    k_buf_0_val_3_ce0,
    Q,
    ADDRBWRADDR,
    ram_reg_0,
    col_buf_1_val_2_0_fu_1450_p3,
    col_buf_1_val_0_0_fu_1414_p3,
    \row_assign_8_0_1_t_reg_3171_reg[1] ,
    tmp_28_reg_3151,
    \row_assign_8_0_2_t_reg_3178_reg[1] ,
    brmerge_reg_3208_pp0_iter1_reg,
    \right_border_buf_1_2_fu_372_reg[7]_0 ,
    \col_assign_1_0_t_reg_3231_reg[1] ,
    \right_border_buf_1_3_fu_376_reg[7] );
  output [7:0]\right_border_buf_1_2_fu_372_reg[7] ;
  output [0:0]D;
  output [7:0]col_buf_1_val_1_0_fu_1432_p3;
  output [4:0]p_Val2_89_1_0_2_reg_3403_reg;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_3_ce0;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [7:0]ram_reg_0;
  input [4:0]col_buf_1_val_2_0_fu_1450_p3;
  input [4:0]col_buf_1_val_0_0_fu_1414_p3;
  input [1:0]\row_assign_8_0_1_t_reg_3171_reg[1] ;
  input tmp_28_reg_3151;
  input [1:0]\row_assign_8_0_2_t_reg_3178_reg[1] ;
  input brmerge_reg_3208_pp0_iter1_reg;
  input [7:0]\right_border_buf_1_2_fu_372_reg[7]_0 ;
  input [1:0]\col_assign_1_0_t_reg_3231_reg[1] ;
  input [7:0]\right_border_buf_1_3_fu_376_reg[7] ;

  wire [9:0]ADDRBWRADDR;
  wire [0:0]D;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire brmerge_reg_3208_pp0_iter1_reg;
  wire [1:0]\col_assign_1_0_t_reg_3231_reg[1] ;
  wire [4:0]col_buf_1_val_0_0_fu_1414_p3;
  wire [7:0]col_buf_1_val_1_0_fu_1432_p3;
  wire [4:0]col_buf_1_val_2_0_fu_1450_p3;
  wire k_buf_0_val_3_ce0;
  wire [4:0]p_Val2_89_1_0_2_reg_3403_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]\right_border_buf_1_2_fu_372_reg[7] ;
  wire [7:0]\right_border_buf_1_2_fu_372_reg[7]_0 ;
  wire [7:0]\right_border_buf_1_3_fu_376_reg[7] ;
  wire [1:0]\row_assign_8_0_1_t_reg_3171_reg[1] ;
  wire [1:0]\row_assign_8_0_2_t_reg_3178_reg[1] ;
  wire tmp_28_reg_3151;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "6400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],\right_border_buf_1_2_fu_372_reg[7] }),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(k_buf_0_val_3_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_1_2_fu_372[0]_i_1 
       (.I0(\right_border_buf_1_2_fu_372_reg[7] [0]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_1_2_fu_372_reg[7]_0 [0]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_1_3_fu_376_reg[7] [0]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_1_val_1_0_fu_1432_p3[0]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_1_2_fu_372[1]_i_1 
       (.I0(\right_border_buf_1_2_fu_372_reg[7] [1]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_1_2_fu_372_reg[7]_0 [1]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_1_3_fu_376_reg[7] [1]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_1_val_1_0_fu_1432_p3[1]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_1_2_fu_372[2]_i_1 
       (.I0(\right_border_buf_1_2_fu_372_reg[7] [2]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_1_2_fu_372_reg[7]_0 [2]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_1_3_fu_376_reg[7] [2]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_1_val_1_0_fu_1432_p3[2]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_1_2_fu_372[3]_i_1 
       (.I0(\right_border_buf_1_2_fu_372_reg[7] [3]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_1_2_fu_372_reg[7]_0 [3]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_1_3_fu_376_reg[7] [3]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_1_val_1_0_fu_1432_p3[3]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_1_2_fu_372[4]_i_1 
       (.I0(\right_border_buf_1_2_fu_372_reg[7] [4]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_1_2_fu_372_reg[7]_0 [4]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_1_3_fu_376_reg[7] [4]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_1_val_1_0_fu_1432_p3[4]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_1_2_fu_372[5]_i_1 
       (.I0(\right_border_buf_1_2_fu_372_reg[7] [5]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_1_2_fu_372_reg[7]_0 [5]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_1_3_fu_376_reg[7] [5]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_1_val_1_0_fu_1432_p3[5]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_1_2_fu_372[6]_i_1 
       (.I0(\right_border_buf_1_2_fu_372_reg[7] [6]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_1_2_fu_372_reg[7]_0 [6]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_1_3_fu_376_reg[7] [6]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_1_val_1_0_fu_1432_p3[6]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_1_2_fu_372[7]_i_1 
       (.I0(\right_border_buf_1_2_fu_372_reg[7] [7]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_1_2_fu_372_reg[7]_0 [7]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_1_3_fu_376_reg[7] [7]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_1_val_1_0_fu_1432_p3[7]));
  LUT6 #(
    .INIT(64'hCCCCAAF0AAAAAAAA)) 
    \src_kernel_win_1_va_2_fu_284[6]_i_1 
       (.I0(col_buf_1_val_1_0_fu_1432_p3[6]),
        .I1(col_buf_1_val_2_0_fu_1450_p3[3]),
        .I2(col_buf_1_val_0_0_fu_1414_p3[3]),
        .I3(\row_assign_8_0_1_t_reg_3171_reg[1] [0]),
        .I4(\row_assign_8_0_1_t_reg_3171_reg[1] [1]),
        .I5(tmp_28_reg_3151),
        .O(D));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \src_kernel_win_1_va_8_reg_3327[2]_i_1 
       (.I0(col_buf_1_val_1_0_fu_1432_p3[2]),
        .I1(\row_assign_8_0_2_t_reg_3178_reg[1] [0]),
        .I2(col_buf_1_val_0_0_fu_1414_p3[0]),
        .I3(tmp_28_reg_3151),
        .I4(\row_assign_8_0_2_t_reg_3178_reg[1] [1]),
        .I5(col_buf_1_val_2_0_fu_1450_p3[0]),
        .O(p_Val2_89_1_0_2_reg_3403_reg[0]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \src_kernel_win_1_va_8_reg_3327[4]_i_1 
       (.I0(col_buf_1_val_1_0_fu_1432_p3[4]),
        .I1(\row_assign_8_0_2_t_reg_3178_reg[1] [0]),
        .I2(col_buf_1_val_0_0_fu_1414_p3[1]),
        .I3(tmp_28_reg_3151),
        .I4(\row_assign_8_0_2_t_reg_3178_reg[1] [1]),
        .I5(col_buf_1_val_2_0_fu_1450_p3[1]),
        .O(p_Val2_89_1_0_2_reg_3403_reg[1]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \src_kernel_win_1_va_8_reg_3327[5]_i_1 
       (.I0(col_buf_1_val_1_0_fu_1432_p3[5]),
        .I1(\row_assign_8_0_2_t_reg_3178_reg[1] [0]),
        .I2(col_buf_1_val_0_0_fu_1414_p3[2]),
        .I3(tmp_28_reg_3151),
        .I4(\row_assign_8_0_2_t_reg_3178_reg[1] [1]),
        .I5(col_buf_1_val_2_0_fu_1450_p3[2]),
        .O(p_Val2_89_1_0_2_reg_3403_reg[2]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \src_kernel_win_1_va_8_reg_3327[6]_i_1 
       (.I0(col_buf_1_val_1_0_fu_1432_p3[6]),
        .I1(\row_assign_8_0_2_t_reg_3178_reg[1] [0]),
        .I2(col_buf_1_val_0_0_fu_1414_p3[3]),
        .I3(tmp_28_reg_3151),
        .I4(\row_assign_8_0_2_t_reg_3178_reg[1] [1]),
        .I5(col_buf_1_val_2_0_fu_1450_p3[3]),
        .O(p_Val2_89_1_0_2_reg_3403_reg[3]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \src_kernel_win_1_va_8_reg_3327[7]_i_1 
       (.I0(col_buf_1_val_1_0_fu_1432_p3[7]),
        .I1(\row_assign_8_0_2_t_reg_3178_reg[1] [0]),
        .I2(col_buf_1_val_0_0_fu_1414_p3[4]),
        .I3(tmp_28_reg_3151),
        .I4(\row_assign_8_0_2_t_reg_3178_reg[1] [1]),
        .I5(col_buf_1_val_2_0_fu_1450_p3[4]),
        .O(p_Val2_89_1_0_2_reg_3403_reg[4]));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb_ram" *) 
module m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_ram_94
   (\right_border_buf_1_s_fu_360_reg[7] ,
    D,
    col_buf_1_val_0_0_fu_1414_p3,
    ap_clk,
    WEA,
    k_buf_0_val_3_ce0,
    Q,
    ADDRBWRADDR,
    \SRL_SIG_reg[1][7] ,
    \row_assign_8_0_2_t_reg_3178_reg[1] ,
    col_buf_1_val_1_0_fu_1432_p3,
    tmp_28_reg_3151,
    col_buf_1_val_2_0_fu_1450_p3,
    brmerge_reg_3208_pp0_iter1_reg,
    \right_border_buf_1_s_fu_360_reg[7]_0 ,
    \col_assign_1_0_t_reg_3231_reg[1] ,
    \right_border_buf_1_1_fu_364_reg[7] );
  output [7:0]\right_border_buf_1_s_fu_360_reg[7] ;
  output [2:0]D;
  output [7:0]col_buf_1_val_0_0_fu_1414_p3;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_3_ce0;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [7:0]\SRL_SIG_reg[1][7] ;
  input [1:0]\row_assign_8_0_2_t_reg_3178_reg[1] ;
  input [2:0]col_buf_1_val_1_0_fu_1432_p3;
  input tmp_28_reg_3151;
  input [2:0]col_buf_1_val_2_0_fu_1450_p3;
  input brmerge_reg_3208_pp0_iter1_reg;
  input [7:0]\right_border_buf_1_s_fu_360_reg[7]_0 ;
  input [1:0]\col_assign_1_0_t_reg_3231_reg[1] ;
  input [7:0]\right_border_buf_1_1_fu_364_reg[7] ;

  wire [9:0]ADDRBWRADDR;
  wire [2:0]D;
  wire [9:0]Q;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire [0:0]WEA;
  wire ap_clk;
  wire brmerge_reg_3208_pp0_iter1_reg;
  wire [1:0]\col_assign_1_0_t_reg_3231_reg[1] ;
  wire [7:0]col_buf_1_val_0_0_fu_1414_p3;
  wire [2:0]col_buf_1_val_1_0_fu_1432_p3;
  wire [2:0]col_buf_1_val_2_0_fu_1450_p3;
  wire k_buf_0_val_3_ce0;
  wire [7:0]\right_border_buf_1_1_fu_364_reg[7] ;
  wire [7:0]\right_border_buf_1_s_fu_360_reg[7] ;
  wire [7:0]\right_border_buf_1_s_fu_360_reg[7]_0 ;
  wire [1:0]\row_assign_8_0_2_t_reg_3178_reg[1] ;
  wire tmp_28_reg_3151;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "6400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\SRL_SIG_reg[1][7] }),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],\right_border_buf_1_s_fu_360_reg[7] }),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(k_buf_0_val_3_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_1_s_fu_360[0]_i_1 
       (.I0(\right_border_buf_1_s_fu_360_reg[7] [0]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_1_s_fu_360_reg[7]_0 [0]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_1_1_fu_364_reg[7] [0]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_1_val_0_0_fu_1414_p3[0]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_1_s_fu_360[1]_i_1 
       (.I0(\right_border_buf_1_s_fu_360_reg[7] [1]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_1_s_fu_360_reg[7]_0 [1]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_1_1_fu_364_reg[7] [1]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_1_val_0_0_fu_1414_p3[1]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_1_s_fu_360[2]_i_1 
       (.I0(\right_border_buf_1_s_fu_360_reg[7] [2]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_1_s_fu_360_reg[7]_0 [2]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_1_1_fu_364_reg[7] [2]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_1_val_0_0_fu_1414_p3[2]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_1_s_fu_360[3]_i_1 
       (.I0(\right_border_buf_1_s_fu_360_reg[7] [3]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_1_s_fu_360_reg[7]_0 [3]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_1_1_fu_364_reg[7] [3]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_1_val_0_0_fu_1414_p3[3]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_1_s_fu_360[4]_i_1 
       (.I0(\right_border_buf_1_s_fu_360_reg[7] [4]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_1_s_fu_360_reg[7]_0 [4]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_1_1_fu_364_reg[7] [4]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_1_val_0_0_fu_1414_p3[4]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_1_s_fu_360[5]_i_1 
       (.I0(\right_border_buf_1_s_fu_360_reg[7] [5]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_1_s_fu_360_reg[7]_0 [5]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_1_1_fu_364_reg[7] [5]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_1_val_0_0_fu_1414_p3[5]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_1_s_fu_360[6]_i_1 
       (.I0(\right_border_buf_1_s_fu_360_reg[7] [6]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_1_s_fu_360_reg[7]_0 [6]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_1_1_fu_364_reg[7] [6]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_1_val_0_0_fu_1414_p3[6]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_1_s_fu_360[7]_i_1 
       (.I0(\right_border_buf_1_s_fu_360_reg[7] [7]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_1_s_fu_360_reg[7]_0 [7]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_1_1_fu_364_reg[7] [7]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_1_val_0_0_fu_1414_p3[7]));
  LUT6 #(
    .INIT(64'hFFFFE2FF0000E200)) 
    \src_kernel_win_1_va_8_reg_3327[0]_i_1 
       (.I0(col_buf_1_val_0_0_fu_1414_p3[0]),
        .I1(\row_assign_8_0_2_t_reg_3178_reg[1] [0]),
        .I2(col_buf_1_val_1_0_fu_1432_p3[0]),
        .I3(tmp_28_reg_3151),
        .I4(\row_assign_8_0_2_t_reg_3178_reg[1] [1]),
        .I5(col_buf_1_val_2_0_fu_1450_p3[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFE2FF0000E200)) 
    \src_kernel_win_1_va_8_reg_3327[1]_i_1 
       (.I0(col_buf_1_val_0_0_fu_1414_p3[1]),
        .I1(\row_assign_8_0_2_t_reg_3178_reg[1] [0]),
        .I2(col_buf_1_val_1_0_fu_1432_p3[1]),
        .I3(tmp_28_reg_3151),
        .I4(\row_assign_8_0_2_t_reg_3178_reg[1] [1]),
        .I5(col_buf_1_val_2_0_fu_1450_p3[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFE2FF0000E200)) 
    \src_kernel_win_1_va_8_reg_3327[3]_i_1 
       (.I0(col_buf_1_val_0_0_fu_1414_p3[3]),
        .I1(\row_assign_8_0_2_t_reg_3178_reg[1] [0]),
        .I2(col_buf_1_val_1_0_fu_1432_p3[2]),
        .I3(tmp_28_reg_3151),
        .I4(\row_assign_8_0_2_t_reg_3178_reg[1] [1]),
        .I5(col_buf_1_val_2_0_fu_1450_p3[2]),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb_ram" *) 
module m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_ram_95
   (D,
    col_buf_0_val_2_0_fu_1278_p3,
    p,
    ap_clk,
    WEA,
    k_buf_0_val_3_ce0,
    Q,
    ADDRBWRADDR,
    ram_reg_0,
    col_buf_0_val_0_0_fu_1242_p3,
    tmp_28_reg_3151,
    \row_assign_8_0_1_t_reg_3171_reg[1] ,
    ram_reg_1,
    \row_assign_8_0_0_t_reg_3164_reg[1] ,
    brmerge_reg_3208_pp0_iter1_reg,
    \right_border_buf_0_4_fu_348_reg[7] ,
    \col_assign_1_0_t_reg_3231_reg[1] ,
    \right_border_buf_0_5_fu_352_reg[7] );
  output [7:0]D;
  output [7:0]col_buf_0_val_2_0_fu_1278_p3;
  output [7:0]p;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_3_ce0;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [7:0]ram_reg_0;
  input [7:0]col_buf_0_val_0_0_fu_1242_p3;
  input tmp_28_reg_3151;
  input [1:0]\row_assign_8_0_1_t_reg_3171_reg[1] ;
  input [7:0]ram_reg_1;
  input [1:0]\row_assign_8_0_0_t_reg_3164_reg[1] ;
  input brmerge_reg_3208_pp0_iter1_reg;
  input [7:0]\right_border_buf_0_4_fu_348_reg[7] ;
  input [1:0]\col_assign_1_0_t_reg_3231_reg[1] ;
  input [7:0]\right_border_buf_0_5_fu_352_reg[7] ;

  wire [9:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire brmerge_reg_3208_pp0_iter1_reg;
  wire [1:0]\col_assign_1_0_t_reg_3231_reg[1] ;
  wire [7:0]col_buf_0_val_0_0_fu_1242_p3;
  wire [7:0]col_buf_0_val_2_0_fu_1278_p3;
  wire k_buf_0_val_3_ce0;
  wire [7:0]k_buf_0_val_5_q0;
  wire [7:0]p;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]\right_border_buf_0_4_fu_348_reg[7] ;
  wire [7:0]\right_border_buf_0_5_fu_352_reg[7] ;
  wire [1:0]\row_assign_8_0_0_t_reg_3164_reg[1] ;
  wire [1:0]\row_assign_8_0_1_t_reg_3171_reg[1] ;
  wire tmp_28_reg_3151;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "6400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],k_buf_0_val_5_q0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(k_buf_0_val_3_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_4_fu_348[0]_i_1 
       (.I0(k_buf_0_val_5_q0[0]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_0_4_fu_348_reg[7] [0]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_0_5_fu_352_reg[7] [0]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_0_val_2_0_fu_1278_p3[0]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_4_fu_348[1]_i_1 
       (.I0(k_buf_0_val_5_q0[1]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_0_4_fu_348_reg[7] [1]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_0_5_fu_352_reg[7] [1]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_0_val_2_0_fu_1278_p3[1]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_4_fu_348[2]_i_1 
       (.I0(k_buf_0_val_5_q0[2]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_0_4_fu_348_reg[7] [2]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_0_5_fu_352_reg[7] [2]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_0_val_2_0_fu_1278_p3[2]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_4_fu_348[3]_i_1 
       (.I0(k_buf_0_val_5_q0[3]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_0_4_fu_348_reg[7] [3]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_0_5_fu_352_reg[7] [3]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_0_val_2_0_fu_1278_p3[3]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_4_fu_348[4]_i_1 
       (.I0(k_buf_0_val_5_q0[4]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_0_4_fu_348_reg[7] [4]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_0_5_fu_352_reg[7] [4]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_0_val_2_0_fu_1278_p3[4]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_4_fu_348[5]_i_1 
       (.I0(k_buf_0_val_5_q0[5]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_0_4_fu_348_reg[7] [5]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_0_5_fu_352_reg[7] [5]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_0_val_2_0_fu_1278_p3[5]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_4_fu_348[6]_i_1 
       (.I0(k_buf_0_val_5_q0[6]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_0_4_fu_348_reg[7] [6]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_0_5_fu_352_reg[7] [6]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_0_val_2_0_fu_1278_p3[6]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_4_fu_348[7]_i_1 
       (.I0(k_buf_0_val_5_q0[7]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_0_4_fu_348_reg[7] [7]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_0_5_fu_352_reg[7] [7]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_0_val_2_0_fu_1278_p3[7]));
  LUT6 #(
    .INIT(64'hAFFFAFCFA000A0C0)) 
    \src_kernel_win_0_va_2_fu_260[0]_i_1 
       (.I0(col_buf_0_val_2_0_fu_1278_p3[0]),
        .I1(col_buf_0_val_0_0_fu_1242_p3[0]),
        .I2(tmp_28_reg_3151),
        .I3(\row_assign_8_0_1_t_reg_3171_reg[1] [1]),
        .I4(\row_assign_8_0_1_t_reg_3171_reg[1] [0]),
        .I5(ram_reg_1[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFFFAFCFA000A0C0)) 
    \src_kernel_win_0_va_2_fu_260[1]_i_1 
       (.I0(col_buf_0_val_2_0_fu_1278_p3[1]),
        .I1(col_buf_0_val_0_0_fu_1242_p3[1]),
        .I2(tmp_28_reg_3151),
        .I3(\row_assign_8_0_1_t_reg_3171_reg[1] [1]),
        .I4(\row_assign_8_0_1_t_reg_3171_reg[1] [0]),
        .I5(ram_reg_1[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFFFAFCFA000A0C0)) 
    \src_kernel_win_0_va_2_fu_260[2]_i_1 
       (.I0(col_buf_0_val_2_0_fu_1278_p3[2]),
        .I1(col_buf_0_val_0_0_fu_1242_p3[2]),
        .I2(tmp_28_reg_3151),
        .I3(\row_assign_8_0_1_t_reg_3171_reg[1] [1]),
        .I4(\row_assign_8_0_1_t_reg_3171_reg[1] [0]),
        .I5(ram_reg_1[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAAF0F0F0AAF0CCF0)) 
    \src_kernel_win_0_va_2_fu_260[3]_i_1 
       (.I0(col_buf_0_val_2_0_fu_1278_p3[3]),
        .I1(col_buf_0_val_0_0_fu_1242_p3[3]),
        .I2(ram_reg_1[3]),
        .I3(tmp_28_reg_3151),
        .I4(\row_assign_8_0_1_t_reg_3171_reg[1] [1]),
        .I5(\row_assign_8_0_1_t_reg_3171_reg[1] [0]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAAF0F0F0AAF0CCF0)) 
    \src_kernel_win_0_va_2_fu_260[4]_i_1 
       (.I0(col_buf_0_val_2_0_fu_1278_p3[4]),
        .I1(col_buf_0_val_0_0_fu_1242_p3[4]),
        .I2(ram_reg_1[4]),
        .I3(tmp_28_reg_3151),
        .I4(\row_assign_8_0_1_t_reg_3171_reg[1] [1]),
        .I5(\row_assign_8_0_1_t_reg_3171_reg[1] [0]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAAF0F0F0AAF0CCF0)) 
    \src_kernel_win_0_va_2_fu_260[5]_i_1 
       (.I0(col_buf_0_val_2_0_fu_1278_p3[5]),
        .I1(col_buf_0_val_0_0_fu_1242_p3[5]),
        .I2(ram_reg_1[5]),
        .I3(tmp_28_reg_3151),
        .I4(\row_assign_8_0_1_t_reg_3171_reg[1] [1]),
        .I5(\row_assign_8_0_1_t_reg_3171_reg[1] [0]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAFFFAFCFA000A0C0)) 
    \src_kernel_win_0_va_2_fu_260[6]_i_1 
       (.I0(col_buf_0_val_2_0_fu_1278_p3[6]),
        .I1(col_buf_0_val_0_0_fu_1242_p3[6]),
        .I2(tmp_28_reg_3151),
        .I3(\row_assign_8_0_1_t_reg_3171_reg[1] [1]),
        .I4(\row_assign_8_0_1_t_reg_3171_reg[1] [0]),
        .I5(ram_reg_1[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAAF0F0F0AAF0CCF0)) 
    \src_kernel_win_0_va_2_fu_260[7]_i_2 
       (.I0(col_buf_0_val_2_0_fu_1278_p3[7]),
        .I1(col_buf_0_val_0_0_fu_1242_p3[7]),
        .I2(ram_reg_1[7]),
        .I3(tmp_28_reg_3151),
        .I4(\row_assign_8_0_1_t_reg_3171_reg[1] [1]),
        .I5(\row_assign_8_0_1_t_reg_3171_reg[1] [0]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAAF0CCF0AAF0F0F0)) 
    \src_kernel_win_0_va_6_reg_3292[0]_i_1 
       (.I0(col_buf_0_val_2_0_fu_1278_p3[0]),
        .I1(ram_reg_1[0]),
        .I2(col_buf_0_val_0_0_fu_1242_p3[0]),
        .I3(tmp_28_reg_3151),
        .I4(\row_assign_8_0_0_t_reg_3164_reg[1] [1]),
        .I5(\row_assign_8_0_0_t_reg_3164_reg[1] [0]),
        .O(p[0]));
  LUT6 #(
    .INIT(64'hAFCFAFFFA0C0A000)) 
    \src_kernel_win_0_va_6_reg_3292[1]_i_1 
       (.I0(col_buf_0_val_2_0_fu_1278_p3[1]),
        .I1(ram_reg_1[1]),
        .I2(tmp_28_reg_3151),
        .I3(\row_assign_8_0_0_t_reg_3164_reg[1] [1]),
        .I4(\row_assign_8_0_0_t_reg_3164_reg[1] [0]),
        .I5(col_buf_0_val_0_0_fu_1242_p3[1]),
        .O(p[1]));
  LUT6 #(
    .INIT(64'hAAF0CCF0AAF0F0F0)) 
    \src_kernel_win_0_va_6_reg_3292[2]_i_1 
       (.I0(col_buf_0_val_2_0_fu_1278_p3[2]),
        .I1(ram_reg_1[2]),
        .I2(col_buf_0_val_0_0_fu_1242_p3[2]),
        .I3(tmp_28_reg_3151),
        .I4(\row_assign_8_0_0_t_reg_3164_reg[1] [1]),
        .I5(\row_assign_8_0_0_t_reg_3164_reg[1] [0]),
        .O(p[2]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_6_reg_3292[3]_i_1 
       (.I0(col_buf_0_val_2_0_fu_1278_p3[3]),
        .I1(\row_assign_8_0_0_t_reg_3164_reg[1] [1]),
        .I2(ram_reg_1[3]),
        .I3(\row_assign_8_0_0_t_reg_3164_reg[1] [0]),
        .I4(tmp_28_reg_3151),
        .I5(col_buf_0_val_0_0_fu_1242_p3[3]),
        .O(p[3]));
  LUT6 #(
    .INIT(64'hAAF0CCF0AAF0F0F0)) 
    \src_kernel_win_0_va_6_reg_3292[4]_i_1 
       (.I0(col_buf_0_val_2_0_fu_1278_p3[4]),
        .I1(ram_reg_1[4]),
        .I2(col_buf_0_val_0_0_fu_1242_p3[4]),
        .I3(tmp_28_reg_3151),
        .I4(\row_assign_8_0_0_t_reg_3164_reg[1] [1]),
        .I5(\row_assign_8_0_0_t_reg_3164_reg[1] [0]),
        .O(p[4]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_6_reg_3292[5]_i_1 
       (.I0(col_buf_0_val_2_0_fu_1278_p3[5]),
        .I1(\row_assign_8_0_0_t_reg_3164_reg[1] [1]),
        .I2(ram_reg_1[5]),
        .I3(\row_assign_8_0_0_t_reg_3164_reg[1] [0]),
        .I4(tmp_28_reg_3151),
        .I5(col_buf_0_val_0_0_fu_1242_p3[5]),
        .O(p[5]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_6_reg_3292[6]_i_1 
       (.I0(col_buf_0_val_2_0_fu_1278_p3[6]),
        .I1(\row_assign_8_0_0_t_reg_3164_reg[1] [1]),
        .I2(ram_reg_1[6]),
        .I3(\row_assign_8_0_0_t_reg_3164_reg[1] [0]),
        .I4(tmp_28_reg_3151),
        .I5(col_buf_0_val_0_0_fu_1242_p3[6]),
        .O(p[6]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_6_reg_3292[7]_i_1 
       (.I0(col_buf_0_val_2_0_fu_1278_p3[7]),
        .I1(\row_assign_8_0_0_t_reg_3164_reg[1] [1]),
        .I2(ram_reg_1[7]),
        .I3(\row_assign_8_0_0_t_reg_3164_reg[1] [0]),
        .I4(tmp_28_reg_3151),
        .I5(col_buf_0_val_0_0_fu_1242_p3[7]),
        .O(p[7]));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb_ram" *) 
module m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_ram_96
   (\right_border_buf_0_2_fu_336_reg[7] ,
    ram_reg_0,
    D,
    col_buf_0_val_1_0_fu_1260_p3,
    ap_clk,
    WEA,
    k_buf_0_val_3_ce0,
    Q,
    ADDRBWRADDR,
    ram_reg_1,
    or_cond_i427_i_reg_3194_pp0_iter1_reg,
    \exitcond389_i_reg_3185_pp0_iter1_reg_reg[0] ,
    tmp_26_reg_3129,
    \icmp_reg_3138_reg[0] ,
    \row_assign_8_0_2_t_reg_3178_reg[1] ,
    col_buf_0_val_0_0_fu_1242_p3,
    tmp_28_reg_3151,
    col_buf_0_val_2_0_fu_1278_p3,
    brmerge_reg_3208_pp0_iter1_reg,
    \right_border_buf_0_2_fu_336_reg[7]_0 ,
    \col_assign_1_0_t_reg_3231_reg[1] ,
    \right_border_buf_0_3_fu_340_reg[7] );
  output [7:0]\right_border_buf_0_2_fu_336_reg[7] ;
  output ram_reg_0;
  output [4:0]D;
  output [7:0]col_buf_0_val_1_0_fu_1260_p3;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_3_ce0;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [7:0]ram_reg_1;
  input or_cond_i427_i_reg_3194_pp0_iter1_reg;
  input \exitcond389_i_reg_3185_pp0_iter1_reg_reg[0] ;
  input tmp_26_reg_3129;
  input \icmp_reg_3138_reg[0] ;
  input [1:0]\row_assign_8_0_2_t_reg_3178_reg[1] ;
  input [4:0]col_buf_0_val_0_0_fu_1242_p3;
  input tmp_28_reg_3151;
  input [4:0]col_buf_0_val_2_0_fu_1278_p3;
  input brmerge_reg_3208_pp0_iter1_reg;
  input [7:0]\right_border_buf_0_2_fu_336_reg[7]_0 ;
  input [1:0]\col_assign_1_0_t_reg_3231_reg[1] ;
  input [7:0]\right_border_buf_0_3_fu_340_reg[7] ;

  wire [9:0]ADDRBWRADDR;
  wire [4:0]D;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire brmerge_reg_3208_pp0_iter1_reg;
  wire [1:0]\col_assign_1_0_t_reg_3231_reg[1] ;
  wire [4:0]col_buf_0_val_0_0_fu_1242_p3;
  wire [7:0]col_buf_0_val_1_0_fu_1260_p3;
  wire [4:0]col_buf_0_val_2_0_fu_1278_p3;
  wire \exitcond389_i_reg_3185_pp0_iter1_reg_reg[0] ;
  wire \icmp_reg_3138_reg[0] ;
  wire k_buf_0_val_3_ce0;
  wire or_cond_i427_i_reg_3194_pp0_iter1_reg;
  wire ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]\right_border_buf_0_2_fu_336_reg[7] ;
  wire [7:0]\right_border_buf_0_2_fu_336_reg[7]_0 ;
  wire [7:0]\right_border_buf_0_3_fu_340_reg[7] ;
  wire [1:0]\row_assign_8_0_2_t_reg_3178_reg[1] ;
  wire tmp_26_reg_3129;
  wire tmp_28_reg_3151;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "6400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],\right_border_buf_0_2_fu_336_reg[7] }),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(k_buf_0_val_3_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h2000)) 
    ram_reg_i_10
       (.I0(or_cond_i427_i_reg_3194_pp0_iter1_reg),
        .I1(\exitcond389_i_reg_3185_pp0_iter1_reg_reg[0] ),
        .I2(tmp_26_reg_3129),
        .I3(\icmp_reg_3138_reg[0] ),
        .O(ram_reg_0));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_2_fu_336[0]_i_1 
       (.I0(\right_border_buf_0_2_fu_336_reg[7] [0]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_0_2_fu_336_reg[7]_0 [0]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_0_3_fu_340_reg[7] [0]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_0_val_1_0_fu_1260_p3[0]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_2_fu_336[1]_i_1 
       (.I0(\right_border_buf_0_2_fu_336_reg[7] [1]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_0_2_fu_336_reg[7]_0 [1]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_0_3_fu_340_reg[7] [1]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_0_val_1_0_fu_1260_p3[1]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_2_fu_336[2]_i_1 
       (.I0(\right_border_buf_0_2_fu_336_reg[7] [2]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_0_2_fu_336_reg[7]_0 [2]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_0_3_fu_340_reg[7] [2]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_0_val_1_0_fu_1260_p3[2]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_2_fu_336[3]_i_1 
       (.I0(\right_border_buf_0_2_fu_336_reg[7] [3]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_0_2_fu_336_reg[7]_0 [3]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_0_3_fu_340_reg[7] [3]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_0_val_1_0_fu_1260_p3[3]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_2_fu_336[4]_i_1 
       (.I0(\right_border_buf_0_2_fu_336_reg[7] [4]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_0_2_fu_336_reg[7]_0 [4]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_0_3_fu_340_reg[7] [4]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_0_val_1_0_fu_1260_p3[4]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_2_fu_336[5]_i_1 
       (.I0(\right_border_buf_0_2_fu_336_reg[7] [5]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_0_2_fu_336_reg[7]_0 [5]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_0_3_fu_340_reg[7] [5]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_0_val_1_0_fu_1260_p3[5]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_2_fu_336[6]_i_1 
       (.I0(\right_border_buf_0_2_fu_336_reg[7] [6]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_0_2_fu_336_reg[7]_0 [6]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_0_3_fu_340_reg[7] [6]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_0_val_1_0_fu_1260_p3[6]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_2_fu_336[7]_i_2 
       (.I0(\right_border_buf_0_2_fu_336_reg[7] [7]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_0_2_fu_336_reg[7]_0 [7]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_0_3_fu_340_reg[7] [7]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_0_val_1_0_fu_1260_p3[7]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \src_kernel_win_0_va_8_reg_3304[0]_i_1 
       (.I0(col_buf_0_val_1_0_fu_1260_p3[0]),
        .I1(\row_assign_8_0_2_t_reg_3178_reg[1] [0]),
        .I2(col_buf_0_val_0_0_fu_1242_p3[0]),
        .I3(tmp_28_reg_3151),
        .I4(\row_assign_8_0_2_t_reg_3178_reg[1] [1]),
        .I5(col_buf_0_val_2_0_fu_1278_p3[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \src_kernel_win_0_va_8_reg_3304[1]_i_1 
       (.I0(col_buf_0_val_1_0_fu_1260_p3[1]),
        .I1(\row_assign_8_0_2_t_reg_3178_reg[1] [0]),
        .I2(col_buf_0_val_0_0_fu_1242_p3[1]),
        .I3(tmp_28_reg_3151),
        .I4(\row_assign_8_0_2_t_reg_3178_reg[1] [1]),
        .I5(col_buf_0_val_2_0_fu_1278_p3[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \src_kernel_win_0_va_8_reg_3304[3]_i_1 
       (.I0(col_buf_0_val_1_0_fu_1260_p3[3]),
        .I1(\row_assign_8_0_2_t_reg_3178_reg[1] [0]),
        .I2(col_buf_0_val_0_0_fu_1242_p3[2]),
        .I3(tmp_28_reg_3151),
        .I4(\row_assign_8_0_2_t_reg_3178_reg[1] [1]),
        .I5(col_buf_0_val_2_0_fu_1278_p3[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \src_kernel_win_0_va_8_reg_3304[6]_i_1 
       (.I0(col_buf_0_val_1_0_fu_1260_p3[6]),
        .I1(\row_assign_8_0_2_t_reg_3178_reg[1] [0]),
        .I2(col_buf_0_val_0_0_fu_1242_p3[3]),
        .I3(tmp_28_reg_3151),
        .I4(\row_assign_8_0_2_t_reg_3178_reg[1] [1]),
        .I5(col_buf_0_val_2_0_fu_1278_p3[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFF00FF00D8D8FF00)) 
    \src_kernel_win_0_va_8_reg_3304[7]_i_1 
       (.I0(\row_assign_8_0_2_t_reg_3178_reg[1] [0]),
        .I1(col_buf_0_val_1_0_fu_1260_p3[7]),
        .I2(col_buf_0_val_0_0_fu_1242_p3[4]),
        .I3(col_buf_0_val_2_0_fu_1278_p3[4]),
        .I4(tmp_28_reg_3151),
        .I5(\row_assign_8_0_2_t_reg_3178_reg[1] [1]),
        .O(D[4]));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb_ram" *) 
module m3_for_arty_a7_threshold2_0_1_Filter2D_k_buf_0_bkb_ram_97
   (DOBDO,
    D,
    col_buf_0_val_0_0_fu_1242_p3,
    ap_clk,
    WEA,
    k_buf_0_val_3_ce0,
    Q,
    ADDRBWRADDR,
    DIADI,
    \row_assign_8_0_2_t_reg_3178_reg[1] ,
    col_buf_0_val_1_0_fu_1260_p3,
    tmp_28_reg_3151,
    col_buf_0_val_2_0_fu_1278_p3,
    brmerge_reg_3208_pp0_iter1_reg,
    \right_border_buf_0_s_fu_324_reg[7] ,
    \col_assign_1_0_t_reg_3231_reg[1] ,
    \right_border_buf_0_1_fu_328_reg[7] );
  output [7:0]DOBDO;
  output [2:0]D;
  output [7:0]col_buf_0_val_0_0_fu_1242_p3;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_3_ce0;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [1:0]\row_assign_8_0_2_t_reg_3178_reg[1] ;
  input [2:0]col_buf_0_val_1_0_fu_1260_p3;
  input tmp_28_reg_3151;
  input [2:0]col_buf_0_val_2_0_fu_1278_p3;
  input brmerge_reg_3208_pp0_iter1_reg;
  input [7:0]\right_border_buf_0_s_fu_324_reg[7] ;
  input [1:0]\col_assign_1_0_t_reg_3231_reg[1] ;
  input [7:0]\right_border_buf_0_1_fu_328_reg[7] ;

  wire [9:0]ADDRBWRADDR;
  wire [2:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire brmerge_reg_3208_pp0_iter1_reg;
  wire [1:0]\col_assign_1_0_t_reg_3231_reg[1] ;
  wire [7:0]col_buf_0_val_0_0_fu_1242_p3;
  wire [2:0]col_buf_0_val_1_0_fu_1260_p3;
  wire [2:0]col_buf_0_val_2_0_fu_1278_p3;
  wire k_buf_0_val_3_ce0;
  wire [7:0]\right_border_buf_0_1_fu_328_reg[7] ;
  wire [7:0]\right_border_buf_0_s_fu_324_reg[7] ;
  wire [1:0]\row_assign_8_0_2_t_reg_3178_reg[1] ;
  wire tmp_28_reg_3151;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "6400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(k_buf_0_val_3_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_324[0]_i_1 
       (.I0(DOBDO[0]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_324_reg[7] [0]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_0_1_fu_328_reg[7] [0]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_0_val_0_0_fu_1242_p3[0]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_324[1]_i_1 
       (.I0(DOBDO[1]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_324_reg[7] [1]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_0_1_fu_328_reg[7] [1]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_0_val_0_0_fu_1242_p3[1]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_324[2]_i_1 
       (.I0(DOBDO[2]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_324_reg[7] [2]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_0_1_fu_328_reg[7] [2]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_0_val_0_0_fu_1242_p3[2]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_324[3]_i_1 
       (.I0(DOBDO[3]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_324_reg[7] [3]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_0_1_fu_328_reg[7] [3]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_0_val_0_0_fu_1242_p3[3]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_324[4]_i_1 
       (.I0(DOBDO[4]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_324_reg[7] [4]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_0_1_fu_328_reg[7] [4]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_0_val_0_0_fu_1242_p3[4]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_324[5]_i_1 
       (.I0(DOBDO[5]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_324_reg[7] [5]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_0_1_fu_328_reg[7] [5]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_0_val_0_0_fu_1242_p3[5]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_324[6]_i_1 
       (.I0(DOBDO[6]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_324_reg[7] [6]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_0_1_fu_328_reg[7] [6]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_0_val_0_0_fu_1242_p3[6]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_324[7]_i_1 
       (.I0(DOBDO[7]),
        .I1(brmerge_reg_3208_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_324_reg[7] [7]),
        .I3(\col_assign_1_0_t_reg_3231_reg[1] [0]),
        .I4(\right_border_buf_0_1_fu_328_reg[7] [7]),
        .I5(\col_assign_1_0_t_reg_3231_reg[1] [1]),
        .O(col_buf_0_val_0_0_fu_1242_p3[7]));
  LUT6 #(
    .INIT(64'hFFFFE2FF0000E200)) 
    \src_kernel_win_0_va_8_reg_3304[2]_i_1 
       (.I0(col_buf_0_val_0_0_fu_1242_p3[2]),
        .I1(\row_assign_8_0_2_t_reg_3178_reg[1] [0]),
        .I2(col_buf_0_val_1_0_fu_1260_p3[0]),
        .I3(tmp_28_reg_3151),
        .I4(\row_assign_8_0_2_t_reg_3178_reg[1] [1]),
        .I5(col_buf_0_val_2_0_fu_1278_p3[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFE2FF0000E200)) 
    \src_kernel_win_0_va_8_reg_3304[4]_i_1 
       (.I0(col_buf_0_val_0_0_fu_1242_p3[4]),
        .I1(\row_assign_8_0_2_t_reg_3178_reg[1] [0]),
        .I2(col_buf_0_val_1_0_fu_1260_p3[1]),
        .I3(tmp_28_reg_3151),
        .I4(\row_assign_8_0_2_t_reg_3178_reg[1] [1]),
        .I5(col_buf_0_val_2_0_fu_1278_p3[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFE2FF0000E200)) 
    \src_kernel_win_0_va_8_reg_3304[5]_i_1 
       (.I0(col_buf_0_val_0_0_fu_1242_p3[5]),
        .I1(\row_assign_8_0_2_t_reg_3178_reg[1] [0]),
        .I2(col_buf_0_val_1_0_fu_1260_p3[2]),
        .I3(tmp_28_reg_3151),
        .I4(\row_assign_8_0_2_t_reg_3178_reg[1] [1]),
        .I5(col_buf_0_val_2_0_fu_1278_p3[2]),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "GaussianBlur" *) 
module m3_for_arty_a7_threshold2_0_1_GaussianBlur
   (DOBDO,
    \right_border_buf_0_2_fu_336_reg[7] ,
    \right_border_buf_1_s_fu_360_reg[7] ,
    \right_border_buf_1_2_fu_372_reg[7] ,
    \right_border_buf_2_5_fu_392_reg[7] ,
    \right_border_buf_2_3_fu_368_reg[7] ,
    ram_reg,
    shiftReg_ce,
    \SRL_SIG_reg[0][0] ,
    shiftReg_ce_0,
    \SRL_SIG_reg[0][0]_0 ,
    shiftReg_ce_1,
    \SRL_SIG_reg[0][0]_1 ,
    GaussianBlur_U0_ap_ready,
    Q,
    GaussianBlur_U0_p_src_data_stream_2_V_read,
    GaussianBlur_U0_p_src_cols_V_read,
    \SRL_SIG_reg[0][0]_2 ,
    \SRL_SIG_reg[0][0]_3 ,
    \SRL_SIG_reg[0][0]_4 ,
    p_Val2_17_fu_2561_p2__0,
    p_Val2_17_fu_2561_p2,
    p_Val2_20_fu_2616_p2__0,
    p_Val2_20_fu_2616_p2,
    p_Val2_24_fu_2671_p2__0,
    p_Val2_24_fu_2671_p2,
    ap_clk,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    \SRL_SIG_reg[1][7] ,
    ram_reg_2,
    ram_reg_3,
    \SRL_SIG_reg[1][7]_0 ,
    ram_reg_4,
    ram_reg_5,
    SS,
    ap_rst_n,
    img_0_data_stream_1_empty_n,
    img_0_data_stream_0_empty_n,
    img_0_data_stream_2_empty_n,
    img_2_data_stream_0_full_n,
    img_2_data_stream_2_full_n,
    img_2_data_stream_1_full_n,
    GaussianBlur_U0_ap_start,
    img_0_rows_V_c65_empty_n,
    img_0_cols_V_c66_empty_n,
    D,
    \SRL_SIG_reg[1][15] );
  output [7:0]DOBDO;
  output [7:0]\right_border_buf_0_2_fu_336_reg[7] ;
  output [7:0]\right_border_buf_1_s_fu_360_reg[7] ;
  output [7:0]\right_border_buf_1_2_fu_372_reg[7] ;
  output [7:0]\right_border_buf_2_5_fu_392_reg[7] ;
  output [7:0]\right_border_buf_2_3_fu_368_reg[7] ;
  output ram_reg;
  output shiftReg_ce;
  output \SRL_SIG_reg[0][0] ;
  output shiftReg_ce_0;
  output \SRL_SIG_reg[0][0]_0 ;
  output shiftReg_ce_1;
  output \SRL_SIG_reg[0][0]_1 ;
  output GaussianBlur_U0_ap_ready;
  output [0:0]Q;
  output GaussianBlur_U0_p_src_data_stream_2_V_read;
  output GaussianBlur_U0_p_src_cols_V_read;
  output \SRL_SIG_reg[0][0]_2 ;
  output \SRL_SIG_reg[0][0]_3 ;
  output \SRL_SIG_reg[0][0]_4 ;
  output [6:0]p_Val2_17_fu_2561_p2__0;
  output [0:0]p_Val2_17_fu_2561_p2;
  output [6:0]p_Val2_20_fu_2616_p2__0;
  output [0:0]p_Val2_20_fu_2616_p2;
  output [6:0]p_Val2_24_fu_2671_p2__0;
  output [0:0]p_Val2_24_fu_2671_p2;
  input ap_clk;
  input [7:0]DIADI;
  input [7:0]ram_reg_0;
  input [7:0]ram_reg_1;
  input [7:0]\SRL_SIG_reg[1][7] ;
  input [7:0]ram_reg_2;
  input [7:0]ram_reg_3;
  input [7:0]\SRL_SIG_reg[1][7]_0 ;
  input [7:0]ram_reg_4;
  input [7:0]ram_reg_5;
  input [0:0]SS;
  input ap_rst_n;
  input img_0_data_stream_1_empty_n;
  input img_0_data_stream_0_empty_n;
  input img_0_data_stream_2_empty_n;
  input img_2_data_stream_0_full_n;
  input img_2_data_stream_2_full_n;
  input img_2_data_stream_1_full_n;
  input GaussianBlur_U0_ap_start;
  input img_0_rows_V_c65_empty_n;
  input img_0_cols_V_c66_empty_n;
  input [15:0]D;
  input [15:0]\SRL_SIG_reg[1][15] ;

  wire [15:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire GaussianBlur_U0_ap_ready;
  wire GaussianBlur_U0_ap_start;
  wire GaussianBlur_U0_p_src_cols_V_read;
  wire GaussianBlur_U0_p_src_data_stream_2_V_read;
  wire [0:0]Q;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg[0][0]_2 ;
  wire \SRL_SIG_reg[0][0]_3 ;
  wire \SRL_SIG_reg[0][0]_4 ;
  wire [15:0]\SRL_SIG_reg[1][15] ;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire [7:0]\SRL_SIG_reg[1][7]_0 ;
  wire [0:0]SS;
  wire ap_CS_fsm_state2;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire [1:1]col_assign_1_0_t_fu_1200_p23_out;
  wire grp_Filter2D_fu_138_ap_start_reg;
  wire grp_Filter2D_fu_138_n_61;
  wire img_0_cols_V_c66_empty_n;
  wire img_0_data_stream_0_empty_n;
  wire img_0_data_stream_1_empty_n;
  wire img_0_data_stream_2_empty_n;
  wire img_0_rows_V_c65_empty_n;
  wire img_2_data_stream_0_full_n;
  wire img_2_data_stream_1_full_n;
  wire img_2_data_stream_2_full_n;
  wire [0:0]p_Val2_17_fu_2561_p2;
  wire [6:0]p_Val2_17_fu_2561_p2__0;
  wire [0:0]p_Val2_20_fu_2616_p2;
  wire [6:0]p_Val2_20_fu_2616_p2__0;
  wire [0:0]p_Val2_24_fu_2671_p2;
  wire [6:0]p_Val2_24_fu_2671_p2__0;
  wire [15:0]p_src_cols_V_read_reg_163;
  wire [15:0]p_src_rows_V_read_reg_158;
  wire ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [7:0]ram_reg_3;
  wire [7:0]ram_reg_4;
  wire [7:0]ram_reg_5;
  wire [7:0]\right_border_buf_0_2_fu_336_reg[7] ;
  wire [7:0]\right_border_buf_1_2_fu_372_reg[7] ;
  wire [7:0]\right_border_buf_1_s_fu_360_reg[7] ;
  wire [7:0]\right_border_buf_2_3_fu_368_reg[7] ;
  wire [7:0]\right_border_buf_2_5_fu_392_reg[7] ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_1;
  wire [1:1]tmp_22_fu_692_p2;
  wire [1:0]tmp_25_reg_3115;
  wire [1:0]tmp_89_reg_3203;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \col_assign_1_0_t_reg_3231[1]_i_2 
       (.I0(tmp_89_reg_3203[0]),
        .I1(tmp_25_reg_3115[0]),
        .I2(tmp_89_reg_3203[1]),
        .I3(tmp_25_reg_3115[1]),
        .O(col_assign_1_0_t_fu_1200_p23_out));
  m3_for_arty_a7_threshold2_0_1_Filter2D grp_Filter2D_fu_138
       (.ADDRBWRADDR(tmp_89_reg_3203),
        .D(ap_NS_fsm),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .E(GaussianBlur_U0_p_src_cols_V_read),
        .GaussianBlur_U0_ap_ready(GaussianBlur_U0_ap_ready),
        .GaussianBlur_U0_ap_start(GaussianBlur_U0_ap_start),
        .GaussianBlur_U0_p_src_data_stream_2_V_read(GaussianBlur_U0_p_src_data_stream_2_V_read),
        .Q({ap_CS_fsm_state2,Q}),
        .\SRL_SIG_reg[0][0] (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0]_0 ),
        .\SRL_SIG_reg[0][0]_1 (\SRL_SIG_reg[0][0]_1 ),
        .\SRL_SIG_reg[0][0]_2 (\SRL_SIG_reg[0][0]_2 ),
        .\SRL_SIG_reg[0][0]_3 (\SRL_SIG_reg[0][0]_3 ),
        .\SRL_SIG_reg[0][0]_4 (\SRL_SIG_reg[0][0]_4 ),
        .\SRL_SIG_reg[1][7] (\SRL_SIG_reg[1][7] ),
        .\SRL_SIG_reg[1][7]_0 (\SRL_SIG_reg[1][7]_0 ),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\col_assign_1_0_t_reg_3231_reg[1]_0 (tmp_25_reg_3115),
        .grp_Filter2D_fu_138_ap_start_reg(grp_Filter2D_fu_138_ap_start_reg),
        .grp_Filter2D_fu_138_ap_start_reg_reg(grp_Filter2D_fu_138_n_61),
        .img_0_cols_V_c66_empty_n(img_0_cols_V_c66_empty_n),
        .img_0_data_stream_0_empty_n(img_0_data_stream_0_empty_n),
        .img_0_data_stream_1_empty_n(img_0_data_stream_1_empty_n),
        .img_0_data_stream_2_empty_n(img_0_data_stream_2_empty_n),
        .img_0_rows_V_c65_empty_n(img_0_rows_V_c65_empty_n),
        .img_2_data_stream_0_full_n(img_2_data_stream_0_full_n),
        .img_2_data_stream_1_full_n(img_2_data_stream_1_full_n),
        .img_2_data_stream_2_full_n(img_2_data_stream_2_full_n),
        .p_Val2_17_fu_2561_p2(p_Val2_17_fu_2561_p2),
        .p_Val2_17_fu_2561_p2__0(p_Val2_17_fu_2561_p2__0),
        .p_Val2_20_fu_2616_p2(p_Val2_20_fu_2616_p2),
        .p_Val2_20_fu_2616_p2__0(p_Val2_20_fu_2616_p2__0),
        .p_Val2_24_fu_2671_p2(p_Val2_24_fu_2671_p2),
        .p_Val2_24_fu_2671_p2__0(p_Val2_24_fu_2671_p2__0),
        .\p_src_cols_V_read_reg_163_reg[15] (p_src_cols_V_read_reg_163),
        .\p_src_rows_V_read_reg_158_reg[15] (p_src_rows_V_read_reg_158),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_2(ram_reg_2),
        .ram_reg_3(ram_reg_3),
        .ram_reg_4(ram_reg_4),
        .ram_reg_5(ram_reg_5),
        .\right_border_buf_0_2_fu_336_reg[7]_0 (\right_border_buf_0_2_fu_336_reg[7] ),
        .\right_border_buf_1_2_fu_372_reg[7]_0 (\right_border_buf_1_2_fu_372_reg[7] ),
        .\right_border_buf_1_s_fu_360_reg[7]_0 (\right_border_buf_1_s_fu_360_reg[7] ),
        .\right_border_buf_2_3_fu_368_reg[7]_0 (\right_border_buf_2_3_fu_368_reg[7] ),
        .\right_border_buf_2_5_fu_392_reg[7]_0 (\right_border_buf_2_5_fu_392_reg[7] ),
        .shiftReg_ce(shiftReg_ce),
        .shiftReg_ce_0(shiftReg_ce_0),
        .shiftReg_ce_1(shiftReg_ce_1),
        .tmp_22_fu_692_p2(tmp_22_fu_692_p2),
        .\tmp_89_reg_3203_reg[0]_0 (col_assign_1_0_t_fu_1200_p23_out));
  FDRE #(
    .INIT(1'b0)) 
    grp_Filter2D_fu_138_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Filter2D_fu_138_n_61),
        .Q(grp_Filter2D_fu_138_ap_start_reg),
        .R(SS));
  FDRE \p_src_cols_V_read_reg_163_reg[0] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(\SRL_SIG_reg[1][15] [0]),
        .Q(p_src_cols_V_read_reg_163[0]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_163_reg[10] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(\SRL_SIG_reg[1][15] [10]),
        .Q(p_src_cols_V_read_reg_163[10]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_163_reg[11] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(\SRL_SIG_reg[1][15] [11]),
        .Q(p_src_cols_V_read_reg_163[11]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_163_reg[12] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(\SRL_SIG_reg[1][15] [12]),
        .Q(p_src_cols_V_read_reg_163[12]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_163_reg[13] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(\SRL_SIG_reg[1][15] [13]),
        .Q(p_src_cols_V_read_reg_163[13]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_163_reg[14] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(\SRL_SIG_reg[1][15] [14]),
        .Q(p_src_cols_V_read_reg_163[14]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_163_reg[15] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(\SRL_SIG_reg[1][15] [15]),
        .Q(p_src_cols_V_read_reg_163[15]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_163_reg[1] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(\SRL_SIG_reg[1][15] [1]),
        .Q(p_src_cols_V_read_reg_163[1]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_163_reg[2] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(\SRL_SIG_reg[1][15] [2]),
        .Q(p_src_cols_V_read_reg_163[2]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_163_reg[3] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(\SRL_SIG_reg[1][15] [3]),
        .Q(p_src_cols_V_read_reg_163[3]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_163_reg[4] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(\SRL_SIG_reg[1][15] [4]),
        .Q(p_src_cols_V_read_reg_163[4]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_163_reg[5] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(\SRL_SIG_reg[1][15] [5]),
        .Q(p_src_cols_V_read_reg_163[5]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_163_reg[6] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(\SRL_SIG_reg[1][15] [6]),
        .Q(p_src_cols_V_read_reg_163[6]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_163_reg[7] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(\SRL_SIG_reg[1][15] [7]),
        .Q(p_src_cols_V_read_reg_163[7]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_163_reg[8] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(\SRL_SIG_reg[1][15] [8]),
        .Q(p_src_cols_V_read_reg_163[8]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_163_reg[9] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(\SRL_SIG_reg[1][15] [9]),
        .Q(p_src_cols_V_read_reg_163[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \p_src_rows_V_read_reg_158[15]_i_1 
       (.I0(Q),
        .I1(GaussianBlur_U0_ap_start),
        .I2(img_0_rows_V_c65_empty_n),
        .I3(img_0_cols_V_c66_empty_n),
        .O(GaussianBlur_U0_p_src_cols_V_read));
  FDRE \p_src_rows_V_read_reg_158_reg[0] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(D[0]),
        .Q(p_src_rows_V_read_reg_158[0]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_158_reg[10] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(D[10]),
        .Q(p_src_rows_V_read_reg_158[10]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_158_reg[11] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(D[11]),
        .Q(p_src_rows_V_read_reg_158[11]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_158_reg[12] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(D[12]),
        .Q(p_src_rows_V_read_reg_158[12]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_158_reg[13] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(D[13]),
        .Q(p_src_rows_V_read_reg_158[13]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_158_reg[14] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(D[14]),
        .Q(p_src_rows_V_read_reg_158[14]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_158_reg[15] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(D[15]),
        .Q(p_src_rows_V_read_reg_158[15]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_158_reg[1] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(D[1]),
        .Q(p_src_rows_V_read_reg_158[1]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_158_reg[2] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(D[2]),
        .Q(p_src_rows_V_read_reg_158[2]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_158_reg[3] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(D[3]),
        .Q(p_src_rows_V_read_reg_158[3]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_158_reg[4] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(D[4]),
        .Q(p_src_rows_V_read_reg_158[4]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_158_reg[5] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(D[5]),
        .Q(p_src_rows_V_read_reg_158[5]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_158_reg[6] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(D[6]),
        .Q(p_src_rows_V_read_reg_158[6]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_158_reg[7] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(D[7]),
        .Q(p_src_rows_V_read_reg_158[7]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_158_reg[8] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(D[8]),
        .Q(p_src_rows_V_read_reg_158[8]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_158_reg[9] 
       (.C(ap_clk),
        .CE(GaussianBlur_U0_p_src_cols_V_read),
        .D(D[9]),
        .Q(p_src_rows_V_read_reg_158[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_22_reg_3103[1]_i_1 
       (.I0(p_src_rows_V_read_reg_158[0]),
        .O(tmp_22_fu_692_p2));
endmodule

(* ORIG_REF_NAME = "Mat2AXIvideo" *) 
module m3_for_arty_a7_threshold2_0_1_Mat2AXIvideo
   (output_r_TVALID,
    int_ap_done_reg,
    CO,
    i_V_reg_2730,
    Q,
    Mat2AXIvideo_U0_img_cols_V_read,
    Mat2AXIvideo_U0_img_data_stream_V_read,
    Mat2AXIvideo_U0_ap_done,
    output_r_TUSER,
    output_r_TLAST,
    mOutPtr110_out,
    internal_full_n_reg,
    output_r_TDATA,
    SS,
    ap_clk,
    out,
    s_axi_AXILiteS_ARVALID,
    \s_axi_AXILiteS_ARADDR[0] ,
    int_ap_done,
    ap_rst_n,
    internal_empty_n_reg,
    img_erode_cols_V_c_empty_n,
    img_erode_rows_V_c_empty_n,
    Mat2AXIvideo_U0_ap_start,
    output_r_TREADY,
    img_erode_data_strea_empty_n,
    shiftReg_ce,
    if_dout,
    \int_rows_reg[15] ,
    D);
  output output_r_TVALID;
  output int_ap_done_reg;
  output [0:0]CO;
  output i_V_reg_2730;
  output [0:0]Q;
  output Mat2AXIvideo_U0_img_cols_V_read;
  output Mat2AXIvideo_U0_img_data_stream_V_read;
  output Mat2AXIvideo_U0_ap_done;
  output [0:0]output_r_TUSER;
  output [0:0]output_r_TLAST;
  output mOutPtr110_out;
  output internal_full_n_reg;
  output [7:0]output_r_TDATA;
  input [0:0]SS;
  input ap_clk;
  input [0:0]out;
  input s_axi_AXILiteS_ARVALID;
  input \s_axi_AXILiteS_ARADDR[0] ;
  input int_ap_done;
  input ap_rst_n;
  input internal_empty_n_reg;
  input img_erode_cols_V_c_empty_n;
  input img_erode_rows_V_c_empty_n;
  input Mat2AXIvideo_U0_ap_start;
  input output_r_TREADY;
  input img_erode_data_strea_empty_n;
  input shiftReg_ce;
  input [15:0]if_dout;
  input [15:0]\int_rows_reg[15] ;
  input [7:0]D;

  wire AXI_video_strm_V_data_V_1_ack_in;
  wire AXI_video_strm_V_data_V_1_load_A;
  wire AXI_video_strm_V_data_V_1_load_B;
  wire [7:0]AXI_video_strm_V_data_V_1_payload_A;
  wire [7:0]AXI_video_strm_V_data_V_1_payload_B;
  wire AXI_video_strm_V_data_V_1_sel;
  wire AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_data_V_1_sel_wr;
  wire AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_data_V_1_state;
  wire \AXI_video_strm_V_data_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ;
  wire [1:1]AXI_video_strm_V_dest_V_1_state;
  wire \AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ;
  wire [1:1]AXI_video_strm_V_id_V_1_state;
  wire \AXI_video_strm_V_id_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ;
  wire \AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ;
  wire [1:1]AXI_video_strm_V_keep_V_1_state;
  wire \AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ;
  wire \AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ;
  wire AXI_video_strm_V_last_V_1_ack_in;
  wire AXI_video_strm_V_last_V_1_payload_A;
  wire \AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0 ;
  wire AXI_video_strm_V_last_V_1_payload_B;
  wire \AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0 ;
  wire AXI_video_strm_V_last_V_1_sel;
  wire AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_last_V_1_sel_wr;
  wire AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_last_V_1_state;
  wire \AXI_video_strm_V_last_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ;
  wire [1:1]AXI_video_strm_V_strb_V_1_state;
  wire \AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ;
  wire \AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ;
  wire AXI_video_strm_V_user_V_1_ack_in;
  wire AXI_video_strm_V_user_V_1_payload_A;
  wire \AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0 ;
  wire AXI_video_strm_V_user_V_1_payload_B;
  wire \AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0 ;
  wire AXI_video_strm_V_user_V_1_sel;
  wire AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_user_V_1_sel_wr;
  wire AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_user_V_1_state;
  wire \AXI_video_strm_V_user_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ;
  wire [0:0]CO;
  wire [7:0]D;
  wire Mat2AXIvideo_U0_ap_done;
  wire Mat2AXIvideo_U0_ap_start;
  wire Mat2AXIvideo_U0_img_cols_V_read;
  wire Mat2AXIvideo_U0_img_data_stream_V_read;
  wire [0:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm[2]_i_2__3_n_0 ;
  wire \ap_CS_fsm[3]_i_10__4_n_0 ;
  wire \ap_CS_fsm[3]_i_5__4_n_0 ;
  wire \ap_CS_fsm[3]_i_6__4_n_0 ;
  wire \ap_CS_fsm[3]_i_7__5_n_0 ;
  wire \ap_CS_fsm[3]_i_8__5_n_0 ;
  wire \ap_CS_fsm[3]_i_9__5_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[3]_i_2__1_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_4__3_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_4__3_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_4__3_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_4__3_n_3 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state6;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__8_n_0;
  wire ap_enable_reg_pp0_iter0_i_2__7_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__8_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2_i_1__4_n_0;
  wire ap_enable_reg_pp0_iter2_reg_n_0;
  wire ap_rst_n;
  wire axi_last_V_fu_233_p2;
  wire axi_last_V_reg_287;
  wire \axi_last_V_reg_287[0]_i_1_n_0 ;
  wire \axi_last_V_reg_287[0]_i_4_n_0 ;
  wire \axi_last_V_reg_287[0]_i_5_n_0 ;
  wire \axi_last_V_reg_287[0]_i_6_n_0 ;
  wire \axi_last_V_reg_287[0]_i_7_n_0 ;
  wire \axi_last_V_reg_287[0]_i_8_n_0 ;
  wire \axi_last_V_reg_287[0]_i_9_n_0 ;
  wire \axi_last_V_reg_287_reg[0]_i_2_n_3 ;
  wire \axi_last_V_reg_287_reg[0]_i_3_n_0 ;
  wire \axi_last_V_reg_287_reg[0]_i_3_n_1 ;
  wire \axi_last_V_reg_287_reg[0]_i_3_n_2 ;
  wire \axi_last_V_reg_287_reg[0]_i_3_n_3 ;
  wire \exitcond_i_reg_278[0]_i_1_n_0 ;
  wire exitcond_i_reg_278_pp0_iter1_reg;
  wire \exitcond_i_reg_278_pp0_iter1_reg[0]_i_1_n_0 ;
  wire \exitcond_i_reg_278_reg_n_0_[0] ;
  wire [15:0]i_V_fu_212_p2;
  wire [15:0]i_V_reg_273;
  wire i_V_reg_2730;
  wire \i_V_reg_273[15]_i_3_n_0 ;
  wire \i_V_reg_273_reg[12]_i_1_n_0 ;
  wire \i_V_reg_273_reg[12]_i_1_n_1 ;
  wire \i_V_reg_273_reg[12]_i_1_n_2 ;
  wire \i_V_reg_273_reg[12]_i_1_n_3 ;
  wire \i_V_reg_273_reg[15]_i_2_n_2 ;
  wire \i_V_reg_273_reg[15]_i_2_n_3 ;
  wire \i_V_reg_273_reg[4]_i_1_n_0 ;
  wire \i_V_reg_273_reg[4]_i_1_n_1 ;
  wire \i_V_reg_273_reg[4]_i_1_n_2 ;
  wire \i_V_reg_273_reg[4]_i_1_n_3 ;
  wire \i_V_reg_273_reg[8]_i_1_n_0 ;
  wire \i_V_reg_273_reg[8]_i_1_n_1 ;
  wire \i_V_reg_273_reg[8]_i_1_n_2 ;
  wire \i_V_reg_273_reg[8]_i_1_n_3 ;
  wire [15:0]if_dout;
  wire [15:0]img_cols_V_read_reg_259;
  wire img_erode_cols_V_c_empty_n;
  wire img_erode_data_strea_empty_n;
  wire img_erode_rows_V_c_empty_n;
  wire [15:0]img_rows_V_read_reg_254;
  wire int_ap_done;
  wire int_ap_done_reg;
  wire \int_isr[0]_i_10_n_0 ;
  wire \int_isr[0]_i_11_n_0 ;
  wire \int_isr[0]_i_6_n_0 ;
  wire \int_isr[0]_i_7_n_0 ;
  wire \int_isr[0]_i_8_n_0 ;
  wire \int_isr[0]_i_9_n_0 ;
  wire \int_isr_reg[0]_i_3_n_3 ;
  wire \int_isr_reg[0]_i_5_n_0 ;
  wire \int_isr_reg[0]_i_5_n_1 ;
  wire \int_isr_reg[0]_i_5_n_2 ;
  wire \int_isr_reg[0]_i_5_n_3 ;
  wire [15:0]\int_rows_reg[15] ;
  wire internal_empty_n_reg;
  wire internal_full_n_reg;
  wire mOutPtr110_out;
  wire [0:0]out;
  wire [7:0]output_r_TDATA;
  wire [0:0]output_r_TLAST;
  wire output_r_TREADY;
  wire [0:0]output_r_TUSER;
  wire output_r_TVALID;
  wire [16:0]r_V_fu_196_p2;
  wire [16:0]r_V_reg_264;
  wire \r_V_reg_264[12]_i_2_n_0 ;
  wire \r_V_reg_264[12]_i_3_n_0 ;
  wire \r_V_reg_264[12]_i_4_n_0 ;
  wire \r_V_reg_264[12]_i_5_n_0 ;
  wire \r_V_reg_264[16]_i_2_n_0 ;
  wire \r_V_reg_264[16]_i_3_n_0 ;
  wire \r_V_reg_264[16]_i_4_n_0 ;
  wire \r_V_reg_264[4]_i_2_n_0 ;
  wire \r_V_reg_264[4]_i_3_n_0 ;
  wire \r_V_reg_264[4]_i_4_n_0 ;
  wire \r_V_reg_264[4]_i_5_n_0 ;
  wire \r_V_reg_264[8]_i_2_n_0 ;
  wire \r_V_reg_264[8]_i_3_n_0 ;
  wire \r_V_reg_264[8]_i_4_n_0 ;
  wire \r_V_reg_264[8]_i_5_n_0 ;
  wire \r_V_reg_264_reg[12]_i_1_n_0 ;
  wire \r_V_reg_264_reg[12]_i_1_n_1 ;
  wire \r_V_reg_264_reg[12]_i_1_n_2 ;
  wire \r_V_reg_264_reg[12]_i_1_n_3 ;
  wire \r_V_reg_264_reg[16]_i_1_n_1 ;
  wire \r_V_reg_264_reg[16]_i_1_n_2 ;
  wire \r_V_reg_264_reg[16]_i_1_n_3 ;
  wire \r_V_reg_264_reg[4]_i_1_n_0 ;
  wire \r_V_reg_264_reg[4]_i_1_n_1 ;
  wire \r_V_reg_264_reg[4]_i_1_n_2 ;
  wire \r_V_reg_264_reg[4]_i_1_n_3 ;
  wire \r_V_reg_264_reg[8]_i_1_n_0 ;
  wire \r_V_reg_264_reg[8]_i_1_n_1 ;
  wire \r_V_reg_264_reg[8]_i_1_n_2 ;
  wire \r_V_reg_264_reg[8]_i_1_n_3 ;
  wire \s_axi_AXILiteS_ARADDR[0] ;
  wire s_axi_AXILiteS_ARVALID;
  wire shiftReg_ce;
  wire t_V_5_reg_181;
  wire t_V_5_reg_1810;
  wire \t_V_5_reg_181[0]_i_4_n_0 ;
  wire [15:0]t_V_5_reg_181_reg;
  wire \t_V_5_reg_181_reg[0]_i_3_n_0 ;
  wire \t_V_5_reg_181_reg[0]_i_3_n_1 ;
  wire \t_V_5_reg_181_reg[0]_i_3_n_2 ;
  wire \t_V_5_reg_181_reg[0]_i_3_n_3 ;
  wire \t_V_5_reg_181_reg[0]_i_3_n_4 ;
  wire \t_V_5_reg_181_reg[0]_i_3_n_5 ;
  wire \t_V_5_reg_181_reg[0]_i_3_n_6 ;
  wire \t_V_5_reg_181_reg[0]_i_3_n_7 ;
  wire \t_V_5_reg_181_reg[12]_i_1_n_1 ;
  wire \t_V_5_reg_181_reg[12]_i_1_n_2 ;
  wire \t_V_5_reg_181_reg[12]_i_1_n_3 ;
  wire \t_V_5_reg_181_reg[12]_i_1_n_4 ;
  wire \t_V_5_reg_181_reg[12]_i_1_n_5 ;
  wire \t_V_5_reg_181_reg[12]_i_1_n_6 ;
  wire \t_V_5_reg_181_reg[12]_i_1_n_7 ;
  wire \t_V_5_reg_181_reg[4]_i_1_n_0 ;
  wire \t_V_5_reg_181_reg[4]_i_1_n_1 ;
  wire \t_V_5_reg_181_reg[4]_i_1_n_2 ;
  wire \t_V_5_reg_181_reg[4]_i_1_n_3 ;
  wire \t_V_5_reg_181_reg[4]_i_1_n_4 ;
  wire \t_V_5_reg_181_reg[4]_i_1_n_5 ;
  wire \t_V_5_reg_181_reg[4]_i_1_n_6 ;
  wire \t_V_5_reg_181_reg[4]_i_1_n_7 ;
  wire \t_V_5_reg_181_reg[8]_i_1_n_0 ;
  wire \t_V_5_reg_181_reg[8]_i_1_n_1 ;
  wire \t_V_5_reg_181_reg[8]_i_1_n_2 ;
  wire \t_V_5_reg_181_reg[8]_i_1_n_3 ;
  wire \t_V_5_reg_181_reg[8]_i_1_n_4 ;
  wire \t_V_5_reg_181_reg[8]_i_1_n_5 ;
  wire \t_V_5_reg_181_reg[8]_i_1_n_6 ;
  wire \t_V_5_reg_181_reg[8]_i_1_n_7 ;
  wire t_V_reg_170;
  wire \t_V_reg_170_reg_n_0_[0] ;
  wire \t_V_reg_170_reg_n_0_[10] ;
  wire \t_V_reg_170_reg_n_0_[11] ;
  wire \t_V_reg_170_reg_n_0_[12] ;
  wire \t_V_reg_170_reg_n_0_[13] ;
  wire \t_V_reg_170_reg_n_0_[14] ;
  wire \t_V_reg_170_reg_n_0_[15] ;
  wire \t_V_reg_170_reg_n_0_[1] ;
  wire \t_V_reg_170_reg_n_0_[2] ;
  wire \t_V_reg_170_reg_n_0_[3] ;
  wire \t_V_reg_170_reg_n_0_[4] ;
  wire \t_V_reg_170_reg_n_0_[5] ;
  wire \t_V_reg_170_reg_n_0_[6] ;
  wire \t_V_reg_170_reg_n_0_[7] ;
  wire \t_V_reg_170_reg_n_0_[8] ;
  wire \t_V_reg_170_reg_n_0_[9] ;
  wire tmp_user_V_fu_118;
  wire \tmp_user_V_fu_118[0]_i_1_n_0 ;
  wire [3:2]\NLW_ap_CS_fsm_reg[3]_i_2__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_2__1_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_4__3_O_UNCONNECTED ;
  wire [3:2]\NLW_axi_last_V_reg_287_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_axi_last_V_reg_287_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_axi_last_V_reg_287_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_i_V_reg_273_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_V_reg_273_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_int_isr_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_int_isr_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_int_isr_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:3]\NLW_r_V_reg_264_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_t_V_5_reg_181_reg[12]_i_1_CO_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h0D)) 
    \AXI_video_strm_V_data_V_1_payload_A[7]_i_1 
       (.I0(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I1(AXI_video_strm_V_data_V_1_ack_in),
        .I2(AXI_video_strm_V_data_V_1_sel_wr),
        .O(AXI_video_strm_V_data_V_1_load_A));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[0]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[1]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[2]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[3]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[4]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[5]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[6]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[7]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \AXI_video_strm_V_data_V_1_payload_B[7]_i_1 
       (.I0(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I1(AXI_video_strm_V_data_V_1_ack_in),
        .I2(AXI_video_strm_V_data_V_1_sel_wr),
        .O(AXI_video_strm_V_data_V_1_load_B));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[0]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[1]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[2]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[3]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[4]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[5]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[6]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[7]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_data_V_1_sel_rd_i_1
       (.I0(output_r_TREADY),
        .I1(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_data_V_1_sel),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_data_V_1_sel_wr_i_1
       (.I0(AXI_video_strm_V_data_V_1_ack_in),
        .I1(Mat2AXIvideo_U0_img_data_stream_V_read),
        .I2(AXI_video_strm_V_data_V_1_sel_wr),
        .O(AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_data_V_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hDFC00000)) 
    \AXI_video_strm_V_data_V_1_state[0]_i_1 
       (.I0(output_r_TREADY),
        .I1(Mat2AXIvideo_U0_img_data_stream_V_read),
        .I2(AXI_video_strm_V_data_V_1_ack_in),
        .I3(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I4(ap_rst_n),
        .O(\AXI_video_strm_V_data_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \AXI_video_strm_V_data_V_1_state[1]_i_1 
       (.I0(Mat2AXIvideo_U0_img_data_stream_V_read),
        .I1(AXI_video_strm_V_data_V_1_ack_in),
        .I2(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I3(output_r_TREADY),
        .O(AXI_video_strm_V_data_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_data_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_1_state),
        .Q(AXI_video_strm_V_data_V_1_ack_in),
        .R(SS));
  LUT5 #(
    .INIT(32'hDF880000)) 
    \AXI_video_strm_V_dest_V_1_state[0]_i_1 
       (.I0(\AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ),
        .I1(Mat2AXIvideo_U0_img_data_stream_V_read),
        .I2(output_r_TREADY),
        .I3(output_r_TVALID),
        .I4(ap_rst_n),
        .O(\AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \AXI_video_strm_V_dest_V_1_state[0]_i_2 
       (.I0(\exitcond_i_reg_278_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_block_pp0_stage0_subdone),
        .O(Mat2AXIvideo_U0_img_data_stream_V_read));
  LUT4 #(
    .INIT(16'hBFBB)) 
    \AXI_video_strm_V_dest_V_1_state[1]_i_1 
       (.I0(output_r_TREADY),
        .I1(output_r_TVALID),
        .I2(Mat2AXIvideo_U0_img_data_stream_V_read),
        .I3(\AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ),
        .O(AXI_video_strm_V_dest_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0 ),
        .Q(output_r_TVALID),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_dest_V_1_state),
        .Q(\AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ),
        .R(SS));
  LUT5 #(
    .INIT(32'hDF880000)) 
    \AXI_video_strm_V_id_V_1_state[0]_i_1 
       (.I0(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .I1(Mat2AXIvideo_U0_img_data_stream_V_read),
        .I2(output_r_TREADY),
        .I3(\AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ),
        .I4(ap_rst_n),
        .O(\AXI_video_strm_V_id_V_1_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBFBB)) 
    \AXI_video_strm_V_id_V_1_state[1]_i_1 
       (.I0(output_r_TREADY),
        .I1(\AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ),
        .I2(Mat2AXIvideo_U0_img_data_stream_V_read),
        .I3(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .O(AXI_video_strm_V_id_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_id_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_id_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_id_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_id_V_1_state),
        .Q(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .R(SS));
  LUT5 #(
    .INIT(32'hDF880000)) 
    \AXI_video_strm_V_keep_V_1_state[0]_i_1 
       (.I0(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .I1(Mat2AXIvideo_U0_img_data_stream_V_read),
        .I2(output_r_TREADY),
        .I3(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ),
        .I4(ap_rst_n),
        .O(\AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBFBB)) 
    \AXI_video_strm_V_keep_V_1_state[1]_i_1 
       (.I0(output_r_TREADY),
        .I1(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ),
        .I2(Mat2AXIvideo_U0_img_data_stream_V_read),
        .I3(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .O(AXI_video_strm_V_keep_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_keep_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_keep_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_keep_V_1_state),
        .Q(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \AXI_video_strm_V_last_V_1_payload_A[0]_i_1 
       (.I0(axi_last_V_reg_287),
        .I1(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(AXI_video_strm_V_last_V_1_sel_wr),
        .I4(AXI_video_strm_V_last_V_1_payload_A),
        .O(\AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_last_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \AXI_video_strm_V_last_V_1_payload_B[0]_i_1 
       (.I0(axi_last_V_reg_287),
        .I1(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(AXI_video_strm_V_last_V_1_sel_wr),
        .I4(AXI_video_strm_V_last_V_1_payload_B),
        .O(\AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_last_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_last_V_1_sel_rd_i_1
       (.I0(output_r_TREADY),
        .I1(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_1_sel),
        .O(AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_last_V_1_sel),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_last_V_1_sel_wr_i_1
       (.I0(AXI_video_strm_V_last_V_1_ack_in),
        .I1(Mat2AXIvideo_U0_img_data_stream_V_read),
        .I2(AXI_video_strm_V_last_V_1_sel_wr),
        .O(AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_last_V_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hDFC00000)) 
    \AXI_video_strm_V_last_V_1_state[0]_i_1 
       (.I0(output_r_TREADY),
        .I1(Mat2AXIvideo_U0_img_data_stream_V_read),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I4(ap_rst_n),
        .O(\AXI_video_strm_V_last_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \AXI_video_strm_V_last_V_1_state[1]_i_1 
       (.I0(Mat2AXIvideo_U0_img_data_stream_V_read),
        .I1(AXI_video_strm_V_last_V_1_ack_in),
        .I2(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I3(output_r_TREADY),
        .O(AXI_video_strm_V_last_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_1_state),
        .Q(AXI_video_strm_V_last_V_1_ack_in),
        .R(SS));
  LUT5 #(
    .INIT(32'hDF880000)) 
    \AXI_video_strm_V_strb_V_1_state[0]_i_1 
       (.I0(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ),
        .I1(Mat2AXIvideo_U0_img_data_stream_V_read),
        .I2(output_r_TREADY),
        .I3(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ),
        .I4(ap_rst_n),
        .O(\AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBFBB)) 
    \AXI_video_strm_V_strb_V_1_state[1]_i_1 
       (.I0(output_r_TREADY),
        .I1(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ),
        .I2(Mat2AXIvideo_U0_img_data_stream_V_read),
        .I3(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ),
        .O(AXI_video_strm_V_strb_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_strb_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_strb_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_strb_V_1_state),
        .Q(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \AXI_video_strm_V_user_V_1_payload_A[0]_i_1 
       (.I0(tmp_user_V_fu_118),
        .I1(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_1_ack_in),
        .I3(AXI_video_strm_V_user_V_1_sel_wr),
        .I4(AXI_video_strm_V_user_V_1_payload_A),
        .O(\AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_user_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \AXI_video_strm_V_user_V_1_payload_B[0]_i_1 
       (.I0(tmp_user_V_fu_118),
        .I1(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_1_ack_in),
        .I3(AXI_video_strm_V_user_V_1_sel_wr),
        .I4(AXI_video_strm_V_user_V_1_payload_B),
        .O(\AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_user_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_user_V_1_sel_rd_i_1
       (.I0(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I1(output_r_TREADY),
        .I2(AXI_video_strm_V_user_V_1_sel),
        .O(AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_user_V_1_sel),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_user_V_1_sel_wr_i_1
       (.I0(AXI_video_strm_V_user_V_1_ack_in),
        .I1(Mat2AXIvideo_U0_img_data_stream_V_read),
        .I2(AXI_video_strm_V_user_V_1_sel_wr),
        .O(AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_user_V_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hDFC00000)) 
    \AXI_video_strm_V_user_V_1_state[0]_i_1 
       (.I0(output_r_TREADY),
        .I1(Mat2AXIvideo_U0_img_data_stream_V_read),
        .I2(AXI_video_strm_V_user_V_1_ack_in),
        .I3(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I4(ap_rst_n),
        .O(\AXI_video_strm_V_user_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \AXI_video_strm_V_user_V_1_state[1]_i_1 
       (.I0(Mat2AXIvideo_U0_img_data_stream_V_read),
        .I1(AXI_video_strm_V_user_V_1_ack_in),
        .I2(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I3(output_r_TREADY),
        .O(AXI_video_strm_V_user_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_1_state),
        .Q(AXI_video_strm_V_user_V_1_ack_in),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT5 #(
    .INIT(32'hFF808080)) 
    \ap_CS_fsm[0]_i_1__9 
       (.I0(i_V_reg_2730),
        .I1(ap_CS_fsm_state2),
        .I2(CO),
        .I3(Q),
        .I4(internal_empty_n_reg),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \ap_CS_fsm[1]_i_1__9 
       (.I0(ap_CS_fsm_state6),
        .I1(Mat2AXIvideo_U0_img_cols_V_read),
        .I2(i_V_reg_2730),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hA8FFA8A8A8A8A8A8)) 
    \ap_CS_fsm[2]_i_1__7 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(\ap_CS_fsm[2]_i_2__3_n_0 ),
        .I3(CO),
        .I4(i_V_reg_2730),
        .I5(ap_CS_fsm_state2),
        .O(ap_NS_fsm[2]));
  LUT4 #(
    .INIT(16'hAABF)) 
    \ap_CS_fsm[2]_i_2__3 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .O(\ap_CS_fsm[2]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_10__4 
       (.I0(t_V_5_reg_181_reg[0]),
        .I1(img_cols_V_read_reg_259[0]),
        .I2(t_V_5_reg_181_reg[1]),
        .I3(img_cols_V_read_reg_259[1]),
        .I4(img_cols_V_read_reg_259[2]),
        .I5(t_V_5_reg_181_reg[2]),
        .O(\ap_CS_fsm[3]_i_10__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000EA0000)) 
    \ap_CS_fsm[3]_i_1__9 
       (.I0(ap_enable_reg_pp0_iter2_reg_n_0),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_block_pp0_stage0_subdone),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h040404040CFF0C0C)) 
    \ap_CS_fsm[3]_i_3__0 
       (.I0(img_erode_data_strea_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_i_reg_278_reg_n_0_[0] ),
        .I3(exitcond_i_reg_278_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2_reg_n_0),
        .I5(AXI_video_strm_V_data_V_1_ack_in),
        .O(ap_block_pp0_stage0_subdone));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[3]_i_5__4 
       (.I0(img_cols_V_read_reg_259[15]),
        .I1(t_V_5_reg_181_reg[15]),
        .O(\ap_CS_fsm[3]_i_5__4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_6__4 
       (.I0(t_V_5_reg_181_reg[12]),
        .I1(img_cols_V_read_reg_259[12]),
        .I2(t_V_5_reg_181_reg[13]),
        .I3(img_cols_V_read_reg_259[13]),
        .I4(img_cols_V_read_reg_259[14]),
        .I5(t_V_5_reg_181_reg[14]),
        .O(\ap_CS_fsm[3]_i_6__4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_7__5 
       (.I0(t_V_5_reg_181_reg[9]),
        .I1(img_cols_V_read_reg_259[9]),
        .I2(t_V_5_reg_181_reg[10]),
        .I3(img_cols_V_read_reg_259[10]),
        .I4(img_cols_V_read_reg_259[11]),
        .I5(t_V_5_reg_181_reg[11]),
        .O(\ap_CS_fsm[3]_i_7__5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_8__5 
       (.I0(t_V_5_reg_181_reg[6]),
        .I1(img_cols_V_read_reg_259[6]),
        .I2(t_V_5_reg_181_reg[7]),
        .I3(img_cols_V_read_reg_259[7]),
        .I4(img_cols_V_read_reg_259[8]),
        .I5(t_V_5_reg_181_reg[8]),
        .O(\ap_CS_fsm[3]_i_8__5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_9__5 
       (.I0(t_V_5_reg_181_reg[3]),
        .I1(img_cols_V_read_reg_259[3]),
        .I2(t_V_5_reg_181_reg[4]),
        .I3(img_cols_V_read_reg_259[4]),
        .I4(img_cols_V_read_reg_259[5]),
        .I5(t_V_5_reg_181_reg[5]),
        .O(\ap_CS_fsm[3]_i_9__5_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state6),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[3]_i_2__1 
       (.CI(\ap_CS_fsm_reg[3]_i_4__3_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[3]_i_2__1_CO_UNCONNECTED [3:2],ap_condition_pp0_exit_iter0_state3,\ap_CS_fsm_reg[3]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_2__1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[3]_i_5__4_n_0 ,\ap_CS_fsm[3]_i_6__4_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_4__3 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_4__3_n_0 ,\ap_CS_fsm_reg[3]_i_4__3_n_1 ,\ap_CS_fsm_reg[3]_i_4__3_n_2 ,\ap_CS_fsm_reg[3]_i_4__3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_4__3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_7__5_n_0 ,\ap_CS_fsm[3]_i_8__5_n_0 ,\ap_CS_fsm[3]_i_9__5_n_0 ,\ap_CS_fsm[3]_i_10__4_n_0 }));
  LUT6 #(
    .INIT(64'h88A888A8000088A8)) 
    ap_enable_reg_pp0_iter0_i_1__8
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(i_V_reg_2730),
        .I3(CO),
        .I4(ap_condition_pp0_exit_iter0_state3),
        .I5(ap_enable_reg_pp0_iter0_i_2__7_n_0),
        .O(ap_enable_reg_pp0_iter0_i_1__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ap_enable_reg_pp0_iter0_i_2__7
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_i_2__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__8_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h888800A0)) 
    ap_enable_reg_pp0_iter1_i_1__8
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(ap_block_pp0_stage0_subdone),
        .O(ap_enable_reg_pp0_iter1_i_1__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__8_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h88A000A088A088A0)) 
    ap_enable_reg_pp0_iter2_i_1__4
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(CO),
        .I5(i_V_reg_2730),
        .O(ap_enable_reg_pp0_iter2_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__4_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    \axi_last_V_reg_287[0]_i_1 
       (.I0(axi_last_V_reg_287),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(axi_last_V_fu_233_p2),
        .O(\axi_last_V_reg_287[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h21)) 
    \axi_last_V_reg_287[0]_i_4 
       (.I0(r_V_reg_264[15]),
        .I1(r_V_reg_264[16]),
        .I2(t_V_5_reg_181_reg[15]),
        .O(\axi_last_V_reg_287[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_287[0]_i_5 
       (.I0(t_V_5_reg_181_reg[12]),
        .I1(r_V_reg_264[12]),
        .I2(r_V_reg_264[13]),
        .I3(t_V_5_reg_181_reg[13]),
        .I4(t_V_5_reg_181_reg[14]),
        .I5(r_V_reg_264[14]),
        .O(\axi_last_V_reg_287[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_287[0]_i_6 
       (.I0(t_V_5_reg_181_reg[9]),
        .I1(r_V_reg_264[9]),
        .I2(r_V_reg_264[10]),
        .I3(t_V_5_reg_181_reg[10]),
        .I4(t_V_5_reg_181_reg[11]),
        .I5(r_V_reg_264[11]),
        .O(\axi_last_V_reg_287[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_287[0]_i_7 
       (.I0(t_V_5_reg_181_reg[6]),
        .I1(r_V_reg_264[6]),
        .I2(r_V_reg_264[7]),
        .I3(t_V_5_reg_181_reg[7]),
        .I4(t_V_5_reg_181_reg[8]),
        .I5(r_V_reg_264[8]),
        .O(\axi_last_V_reg_287[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_287[0]_i_8 
       (.I0(t_V_5_reg_181_reg[3]),
        .I1(r_V_reg_264[3]),
        .I2(r_V_reg_264[4]),
        .I3(t_V_5_reg_181_reg[4]),
        .I4(t_V_5_reg_181_reg[5]),
        .I5(r_V_reg_264[5]),
        .O(\axi_last_V_reg_287[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_287[0]_i_9 
       (.I0(t_V_5_reg_181_reg[0]),
        .I1(r_V_reg_264[0]),
        .I2(r_V_reg_264[1]),
        .I3(t_V_5_reg_181_reg[1]),
        .I4(t_V_5_reg_181_reg[2]),
        .I5(r_V_reg_264[2]),
        .O(\axi_last_V_reg_287[0]_i_9_n_0 ));
  FDRE \axi_last_V_reg_287_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\axi_last_V_reg_287[0]_i_1_n_0 ),
        .Q(axi_last_V_reg_287),
        .R(1'b0));
  CARRY4 \axi_last_V_reg_287_reg[0]_i_2 
       (.CI(\axi_last_V_reg_287_reg[0]_i_3_n_0 ),
        .CO({\NLW_axi_last_V_reg_287_reg[0]_i_2_CO_UNCONNECTED [3:2],axi_last_V_fu_233_p2,\axi_last_V_reg_287_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_axi_last_V_reg_287_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\axi_last_V_reg_287[0]_i_4_n_0 ,\axi_last_V_reg_287[0]_i_5_n_0 }));
  CARRY4 \axi_last_V_reg_287_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\axi_last_V_reg_287_reg[0]_i_3_n_0 ,\axi_last_V_reg_287_reg[0]_i_3_n_1 ,\axi_last_V_reg_287_reg[0]_i_3_n_2 ,\axi_last_V_reg_287_reg[0]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_axi_last_V_reg_287_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\axi_last_V_reg_287[0]_i_6_n_0 ,\axi_last_V_reg_287[0]_i_7_n_0 ,\axi_last_V_reg_287[0]_i_8_n_0 ,\axi_last_V_reg_287[0]_i_9_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_i_reg_278[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(\exitcond_i_reg_278_reg_n_0_[0] ),
        .O(\exitcond_i_reg_278[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_i_reg_278_pp0_iter1_reg[0]_i_1 
       (.I0(\exitcond_i_reg_278_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(exitcond_i_reg_278_pp0_iter1_reg),
        .O(\exitcond_i_reg_278_pp0_iter1_reg[0]_i_1_n_0 ));
  FDRE \exitcond_i_reg_278_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_reg_278_pp0_iter1_reg[0]_i_1_n_0 ),
        .Q(exitcond_i_reg_278_pp0_iter1_reg),
        .R(1'b0));
  FDRE \exitcond_i_reg_278_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_reg_278[0]_i_1_n_0 ),
        .Q(\exitcond_i_reg_278_reg_n_0_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_273[0]_i_1 
       (.I0(\t_V_reg_170_reg_n_0_[0] ),
        .O(i_V_fu_212_p2[0]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \i_V_reg_273[15]_i_1 
       (.I0(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .I1(\AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ),
        .I2(AXI_video_strm_V_data_V_1_ack_in),
        .I3(ap_CS_fsm_state2),
        .I4(\i_V_reg_273[15]_i_3_n_0 ),
        .O(i_V_reg_2730));
  LUT4 #(
    .INIT(16'h8000)) 
    \i_V_reg_273[15]_i_3 
       (.I0(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ),
        .I1(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(AXI_video_strm_V_user_V_1_ack_in),
        .O(\i_V_reg_273[15]_i_3_n_0 ));
  FDRE \i_V_reg_273_reg[0] 
       (.C(ap_clk),
        .CE(i_V_reg_2730),
        .D(i_V_fu_212_p2[0]),
        .Q(i_V_reg_273[0]),
        .R(1'b0));
  FDRE \i_V_reg_273_reg[10] 
       (.C(ap_clk),
        .CE(i_V_reg_2730),
        .D(i_V_fu_212_p2[10]),
        .Q(i_V_reg_273[10]),
        .R(1'b0));
  FDRE \i_V_reg_273_reg[11] 
       (.C(ap_clk),
        .CE(i_V_reg_2730),
        .D(i_V_fu_212_p2[11]),
        .Q(i_V_reg_273[11]),
        .R(1'b0));
  FDRE \i_V_reg_273_reg[12] 
       (.C(ap_clk),
        .CE(i_V_reg_2730),
        .D(i_V_fu_212_p2[12]),
        .Q(i_V_reg_273[12]),
        .R(1'b0));
  CARRY4 \i_V_reg_273_reg[12]_i_1 
       (.CI(\i_V_reg_273_reg[8]_i_1_n_0 ),
        .CO({\i_V_reg_273_reg[12]_i_1_n_0 ,\i_V_reg_273_reg[12]_i_1_n_1 ,\i_V_reg_273_reg[12]_i_1_n_2 ,\i_V_reg_273_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_212_p2[12:9]),
        .S({\t_V_reg_170_reg_n_0_[12] ,\t_V_reg_170_reg_n_0_[11] ,\t_V_reg_170_reg_n_0_[10] ,\t_V_reg_170_reg_n_0_[9] }));
  FDRE \i_V_reg_273_reg[13] 
       (.C(ap_clk),
        .CE(i_V_reg_2730),
        .D(i_V_fu_212_p2[13]),
        .Q(i_V_reg_273[13]),
        .R(1'b0));
  FDRE \i_V_reg_273_reg[14] 
       (.C(ap_clk),
        .CE(i_V_reg_2730),
        .D(i_V_fu_212_p2[14]),
        .Q(i_V_reg_273[14]),
        .R(1'b0));
  FDRE \i_V_reg_273_reg[15] 
       (.C(ap_clk),
        .CE(i_V_reg_2730),
        .D(i_V_fu_212_p2[15]),
        .Q(i_V_reg_273[15]),
        .R(1'b0));
  CARRY4 \i_V_reg_273_reg[15]_i_2 
       (.CI(\i_V_reg_273_reg[12]_i_1_n_0 ),
        .CO({\NLW_i_V_reg_273_reg[15]_i_2_CO_UNCONNECTED [3:2],\i_V_reg_273_reg[15]_i_2_n_2 ,\i_V_reg_273_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_V_reg_273_reg[15]_i_2_O_UNCONNECTED [3],i_V_fu_212_p2[15:13]}),
        .S({1'b0,\t_V_reg_170_reg_n_0_[15] ,\t_V_reg_170_reg_n_0_[14] ,\t_V_reg_170_reg_n_0_[13] }));
  FDRE \i_V_reg_273_reg[1] 
       (.C(ap_clk),
        .CE(i_V_reg_2730),
        .D(i_V_fu_212_p2[1]),
        .Q(i_V_reg_273[1]),
        .R(1'b0));
  FDRE \i_V_reg_273_reg[2] 
       (.C(ap_clk),
        .CE(i_V_reg_2730),
        .D(i_V_fu_212_p2[2]),
        .Q(i_V_reg_273[2]),
        .R(1'b0));
  FDRE \i_V_reg_273_reg[3] 
       (.C(ap_clk),
        .CE(i_V_reg_2730),
        .D(i_V_fu_212_p2[3]),
        .Q(i_V_reg_273[3]),
        .R(1'b0));
  FDRE \i_V_reg_273_reg[4] 
       (.C(ap_clk),
        .CE(i_V_reg_2730),
        .D(i_V_fu_212_p2[4]),
        .Q(i_V_reg_273[4]),
        .R(1'b0));
  CARRY4 \i_V_reg_273_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_V_reg_273_reg[4]_i_1_n_0 ,\i_V_reg_273_reg[4]_i_1_n_1 ,\i_V_reg_273_reg[4]_i_1_n_2 ,\i_V_reg_273_reg[4]_i_1_n_3 }),
        .CYINIT(\t_V_reg_170_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_212_p2[4:1]),
        .S({\t_V_reg_170_reg_n_0_[4] ,\t_V_reg_170_reg_n_0_[3] ,\t_V_reg_170_reg_n_0_[2] ,\t_V_reg_170_reg_n_0_[1] }));
  FDRE \i_V_reg_273_reg[5] 
       (.C(ap_clk),
        .CE(i_V_reg_2730),
        .D(i_V_fu_212_p2[5]),
        .Q(i_V_reg_273[5]),
        .R(1'b0));
  FDRE \i_V_reg_273_reg[6] 
       (.C(ap_clk),
        .CE(i_V_reg_2730),
        .D(i_V_fu_212_p2[6]),
        .Q(i_V_reg_273[6]),
        .R(1'b0));
  FDRE \i_V_reg_273_reg[7] 
       (.C(ap_clk),
        .CE(i_V_reg_2730),
        .D(i_V_fu_212_p2[7]),
        .Q(i_V_reg_273[7]),
        .R(1'b0));
  FDRE \i_V_reg_273_reg[8] 
       (.C(ap_clk),
        .CE(i_V_reg_2730),
        .D(i_V_fu_212_p2[8]),
        .Q(i_V_reg_273[8]),
        .R(1'b0));
  CARRY4 \i_V_reg_273_reg[8]_i_1 
       (.CI(\i_V_reg_273_reg[4]_i_1_n_0 ),
        .CO({\i_V_reg_273_reg[8]_i_1_n_0 ,\i_V_reg_273_reg[8]_i_1_n_1 ,\i_V_reg_273_reg[8]_i_1_n_2 ,\i_V_reg_273_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_212_p2[8:5]),
        .S({\t_V_reg_170_reg_n_0_[8] ,\t_V_reg_170_reg_n_0_[7] ,\t_V_reg_170_reg_n_0_[6] ,\t_V_reg_170_reg_n_0_[5] }));
  FDRE \i_V_reg_273_reg[9] 
       (.C(ap_clk),
        .CE(i_V_reg_2730),
        .D(i_V_fu_212_p2[9]),
        .Q(i_V_reg_273[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \img_cols_V_read_reg_259[15]_i_1 
       (.I0(Q),
        .I1(img_erode_cols_V_c_empty_n),
        .I2(img_erode_rows_V_c_empty_n),
        .I3(Mat2AXIvideo_U0_ap_start),
        .O(Mat2AXIvideo_U0_img_cols_V_read));
  FDRE \img_cols_V_read_reg_259_reg[0] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[0]),
        .Q(img_cols_V_read_reg_259[0]),
        .R(1'b0));
  FDRE \img_cols_V_read_reg_259_reg[10] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[10]),
        .Q(img_cols_V_read_reg_259[10]),
        .R(1'b0));
  FDRE \img_cols_V_read_reg_259_reg[11] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[11]),
        .Q(img_cols_V_read_reg_259[11]),
        .R(1'b0));
  FDRE \img_cols_V_read_reg_259_reg[12] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[12]),
        .Q(img_cols_V_read_reg_259[12]),
        .R(1'b0));
  FDRE \img_cols_V_read_reg_259_reg[13] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[13]),
        .Q(img_cols_V_read_reg_259[13]),
        .R(1'b0));
  FDRE \img_cols_V_read_reg_259_reg[14] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[14]),
        .Q(img_cols_V_read_reg_259[14]),
        .R(1'b0));
  FDRE \img_cols_V_read_reg_259_reg[15] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[15]),
        .Q(img_cols_V_read_reg_259[15]),
        .R(1'b0));
  FDRE \img_cols_V_read_reg_259_reg[1] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[1]),
        .Q(img_cols_V_read_reg_259[1]),
        .R(1'b0));
  FDRE \img_cols_V_read_reg_259_reg[2] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[2]),
        .Q(img_cols_V_read_reg_259[2]),
        .R(1'b0));
  FDRE \img_cols_V_read_reg_259_reg[3] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[3]),
        .Q(img_cols_V_read_reg_259[3]),
        .R(1'b0));
  FDRE \img_cols_V_read_reg_259_reg[4] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[4]),
        .Q(img_cols_V_read_reg_259[4]),
        .R(1'b0));
  FDRE \img_cols_V_read_reg_259_reg[5] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[5]),
        .Q(img_cols_V_read_reg_259[5]),
        .R(1'b0));
  FDRE \img_cols_V_read_reg_259_reg[6] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[6]),
        .Q(img_cols_V_read_reg_259[6]),
        .R(1'b0));
  FDRE \img_cols_V_read_reg_259_reg[7] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[7]),
        .Q(img_cols_V_read_reg_259[7]),
        .R(1'b0));
  FDRE \img_cols_V_read_reg_259_reg[8] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[8]),
        .Q(img_cols_V_read_reg_259[8]),
        .R(1'b0));
  FDRE \img_cols_V_read_reg_259_reg[9] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[9]),
        .Q(img_cols_V_read_reg_259[9]),
        .R(1'b0));
  FDRE \img_rows_V_read_reg_254_reg[0] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[15] [0]),
        .Q(img_rows_V_read_reg_254[0]),
        .R(1'b0));
  FDRE \img_rows_V_read_reg_254_reg[10] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[15] [10]),
        .Q(img_rows_V_read_reg_254[10]),
        .R(1'b0));
  FDRE \img_rows_V_read_reg_254_reg[11] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[15] [11]),
        .Q(img_rows_V_read_reg_254[11]),
        .R(1'b0));
  FDRE \img_rows_V_read_reg_254_reg[12] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[15] [12]),
        .Q(img_rows_V_read_reg_254[12]),
        .R(1'b0));
  FDRE \img_rows_V_read_reg_254_reg[13] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[15] [13]),
        .Q(img_rows_V_read_reg_254[13]),
        .R(1'b0));
  FDRE \img_rows_V_read_reg_254_reg[14] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[15] [14]),
        .Q(img_rows_V_read_reg_254[14]),
        .R(1'b0));
  FDRE \img_rows_V_read_reg_254_reg[15] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[15] [15]),
        .Q(img_rows_V_read_reg_254[15]),
        .R(1'b0));
  FDRE \img_rows_V_read_reg_254_reg[1] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[15] [1]),
        .Q(img_rows_V_read_reg_254[1]),
        .R(1'b0));
  FDRE \img_rows_V_read_reg_254_reg[2] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[15] [2]),
        .Q(img_rows_V_read_reg_254[2]),
        .R(1'b0));
  FDRE \img_rows_V_read_reg_254_reg[3] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[15] [3]),
        .Q(img_rows_V_read_reg_254[3]),
        .R(1'b0));
  FDRE \img_rows_V_read_reg_254_reg[4] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[15] [4]),
        .Q(img_rows_V_read_reg_254[4]),
        .R(1'b0));
  FDRE \img_rows_V_read_reg_254_reg[5] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[15] [5]),
        .Q(img_rows_V_read_reg_254[5]),
        .R(1'b0));
  FDRE \img_rows_V_read_reg_254_reg[6] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[15] [6]),
        .Q(img_rows_V_read_reg_254[6]),
        .R(1'b0));
  FDRE \img_rows_V_read_reg_254_reg[7] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[15] [7]),
        .Q(img_rows_V_read_reg_254[7]),
        .R(1'b0));
  FDRE \img_rows_V_read_reg_254_reg[8] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[15] [8]),
        .Q(img_rows_V_read_reg_254[8]),
        .R(1'b0));
  FDRE \img_rows_V_read_reg_254_reg[9] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_rows_reg[15] [9]),
        .Q(img_rows_V_read_reg_254[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8FFFFFFF88888888)) 
    int_ap_done_i_1
       (.I0(CO),
        .I1(i_V_reg_2730),
        .I2(out),
        .I3(s_axi_AXILiteS_ARVALID),
        .I4(\s_axi_AXILiteS_ARADDR[0] ),
        .I5(int_ap_done),
        .O(int_ap_done_reg));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \int_isr[0]_i_10 
       (.I0(\t_V_reg_170_reg_n_0_[3] ),
        .I1(img_rows_V_read_reg_254[3]),
        .I2(\t_V_reg_170_reg_n_0_[4] ),
        .I3(img_rows_V_read_reg_254[4]),
        .I4(img_rows_V_read_reg_254[5]),
        .I5(\t_V_reg_170_reg_n_0_[5] ),
        .O(\int_isr[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \int_isr[0]_i_11 
       (.I0(\t_V_reg_170_reg_n_0_[0] ),
        .I1(img_rows_V_read_reg_254[0]),
        .I2(\t_V_reg_170_reg_n_0_[1] ),
        .I3(img_rows_V_read_reg_254[1]),
        .I4(img_rows_V_read_reg_254[2]),
        .I5(\t_V_reg_170_reg_n_0_[2] ),
        .O(\int_isr[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \int_isr[0]_i_6 
       (.I0(img_rows_V_read_reg_254[15]),
        .I1(\t_V_reg_170_reg_n_0_[15] ),
        .O(\int_isr[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \int_isr[0]_i_7 
       (.I0(\t_V_reg_170_reg_n_0_[12] ),
        .I1(img_rows_V_read_reg_254[12]),
        .I2(\t_V_reg_170_reg_n_0_[13] ),
        .I3(img_rows_V_read_reg_254[13]),
        .I4(img_rows_V_read_reg_254[14]),
        .I5(\t_V_reg_170_reg_n_0_[14] ),
        .O(\int_isr[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \int_isr[0]_i_8 
       (.I0(\t_V_reg_170_reg_n_0_[9] ),
        .I1(img_rows_V_read_reg_254[9]),
        .I2(\t_V_reg_170_reg_n_0_[10] ),
        .I3(img_rows_V_read_reg_254[10]),
        .I4(img_rows_V_read_reg_254[11]),
        .I5(\t_V_reg_170_reg_n_0_[11] ),
        .O(\int_isr[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \int_isr[0]_i_9 
       (.I0(\t_V_reg_170_reg_n_0_[6] ),
        .I1(img_rows_V_read_reg_254[6]),
        .I2(\t_V_reg_170_reg_n_0_[7] ),
        .I3(img_rows_V_read_reg_254[7]),
        .I4(img_rows_V_read_reg_254[8]),
        .I5(\t_V_reg_170_reg_n_0_[8] ),
        .O(\int_isr[0]_i_9_n_0 ));
  CARRY4 \int_isr_reg[0]_i_3 
       (.CI(\int_isr_reg[0]_i_5_n_0 ),
        .CO({\NLW_int_isr_reg[0]_i_3_CO_UNCONNECTED [3:2],CO,\int_isr_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_int_isr_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\int_isr[0]_i_6_n_0 ,\int_isr[0]_i_7_n_0 }));
  CARRY4 \int_isr_reg[0]_i_5 
       (.CI(1'b0),
        .CO({\int_isr_reg[0]_i_5_n_0 ,\int_isr_reg[0]_i_5_n_1 ,\int_isr_reg[0]_i_5_n_2 ,\int_isr_reg[0]_i_5_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_int_isr_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\int_isr[0]_i_8_n_0 ,\int_isr[0]_i_9_n_0 ,\int_isr[0]_i_10_n_0 ,\int_isr[0]_i_11_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_empty_n_i_2
       (.I0(i_V_reg_2730),
        .I1(CO),
        .O(Mat2AXIvideo_U0_ap_done));
  LUT3 #(
    .INIT(8'h20)) 
    internal_full_n_i_3__26
       (.I0(Mat2AXIvideo_U0_img_data_stream_V_read),
        .I1(shiftReg_ce),
        .I2(img_erode_data_strea_empty_n),
        .O(mOutPtr110_out));
  LUT3 #(
    .INIT(8'h7F)) 
    internal_full_n_i_3__27
       (.I0(Mat2AXIvideo_U0_ap_start),
        .I1(CO),
        .I2(i_V_reg_2730),
        .O(internal_full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[0]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[0]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[0]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(output_r_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[1]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[1]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[1]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(output_r_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[2]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[2]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[2]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(output_r_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[3]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[3]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[3]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(output_r_TDATA[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[4]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[4]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[4]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(output_r_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[5]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[5]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[5]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(output_r_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[6]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[6]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[6]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(output_r_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[7]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[7]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[7]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(output_r_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \output_r_TLAST[0]_INST_0 
       (.I0(AXI_video_strm_V_last_V_1_payload_B),
        .I1(AXI_video_strm_V_last_V_1_sel),
        .I2(AXI_video_strm_V_last_V_1_payload_A),
        .O(output_r_TLAST));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \output_r_TUSER[0]_INST_0 
       (.I0(AXI_video_strm_V_user_V_1_payload_B),
        .I1(AXI_video_strm_V_user_V_1_sel),
        .I2(AXI_video_strm_V_user_V_1_payload_A),
        .O(output_r_TUSER));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_264[0]_i_1 
       (.I0(if_dout[0]),
        .O(r_V_fu_196_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_264[12]_i_2 
       (.I0(if_dout[12]),
        .O(\r_V_reg_264[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_264[12]_i_3 
       (.I0(if_dout[11]),
        .O(\r_V_reg_264[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_264[12]_i_4 
       (.I0(if_dout[10]),
        .O(\r_V_reg_264[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_264[12]_i_5 
       (.I0(if_dout[9]),
        .O(\r_V_reg_264[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_264[16]_i_2 
       (.I0(if_dout[15]),
        .O(\r_V_reg_264[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_264[16]_i_3 
       (.I0(if_dout[14]),
        .O(\r_V_reg_264[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_264[16]_i_4 
       (.I0(if_dout[13]),
        .O(\r_V_reg_264[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_264[4]_i_2 
       (.I0(if_dout[4]),
        .O(\r_V_reg_264[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_264[4]_i_3 
       (.I0(if_dout[3]),
        .O(\r_V_reg_264[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_264[4]_i_4 
       (.I0(if_dout[2]),
        .O(\r_V_reg_264[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_264[4]_i_5 
       (.I0(if_dout[1]),
        .O(\r_V_reg_264[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_264[8]_i_2 
       (.I0(if_dout[8]),
        .O(\r_V_reg_264[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_264[8]_i_3 
       (.I0(if_dout[7]),
        .O(\r_V_reg_264[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_264[8]_i_4 
       (.I0(if_dout[6]),
        .O(\r_V_reg_264[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_264[8]_i_5 
       (.I0(if_dout[5]),
        .O(\r_V_reg_264[8]_i_5_n_0 ));
  FDRE \r_V_reg_264_reg[0] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_196_p2[0]),
        .Q(r_V_reg_264[0]),
        .R(1'b0));
  FDRE \r_V_reg_264_reg[10] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_196_p2[10]),
        .Q(r_V_reg_264[10]),
        .R(1'b0));
  FDRE \r_V_reg_264_reg[11] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_196_p2[11]),
        .Q(r_V_reg_264[11]),
        .R(1'b0));
  FDRE \r_V_reg_264_reg[12] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_196_p2[12]),
        .Q(r_V_reg_264[12]),
        .R(1'b0));
  CARRY4 \r_V_reg_264_reg[12]_i_1 
       (.CI(\r_V_reg_264_reg[8]_i_1_n_0 ),
        .CO({\r_V_reg_264_reg[12]_i_1_n_0 ,\r_V_reg_264_reg[12]_i_1_n_1 ,\r_V_reg_264_reg[12]_i_1_n_2 ,\r_V_reg_264_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(if_dout[12:9]),
        .O(r_V_fu_196_p2[12:9]),
        .S({\r_V_reg_264[12]_i_2_n_0 ,\r_V_reg_264[12]_i_3_n_0 ,\r_V_reg_264[12]_i_4_n_0 ,\r_V_reg_264[12]_i_5_n_0 }));
  FDRE \r_V_reg_264_reg[13] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_196_p2[13]),
        .Q(r_V_reg_264[13]),
        .R(1'b0));
  FDRE \r_V_reg_264_reg[14] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_196_p2[14]),
        .Q(r_V_reg_264[14]),
        .R(1'b0));
  FDRE \r_V_reg_264_reg[15] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_196_p2[15]),
        .Q(r_V_reg_264[15]),
        .R(1'b0));
  FDRE \r_V_reg_264_reg[16] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_196_p2[16]),
        .Q(r_V_reg_264[16]),
        .R(1'b0));
  CARRY4 \r_V_reg_264_reg[16]_i_1 
       (.CI(\r_V_reg_264_reg[12]_i_1_n_0 ),
        .CO({\NLW_r_V_reg_264_reg[16]_i_1_CO_UNCONNECTED [3],\r_V_reg_264_reg[16]_i_1_n_1 ,\r_V_reg_264_reg[16]_i_1_n_2 ,\r_V_reg_264_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,if_dout[15:13]}),
        .O(r_V_fu_196_p2[16:13]),
        .S({1'b1,\r_V_reg_264[16]_i_2_n_0 ,\r_V_reg_264[16]_i_3_n_0 ,\r_V_reg_264[16]_i_4_n_0 }));
  FDRE \r_V_reg_264_reg[1] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_196_p2[1]),
        .Q(r_V_reg_264[1]),
        .R(1'b0));
  FDRE \r_V_reg_264_reg[2] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_196_p2[2]),
        .Q(r_V_reg_264[2]),
        .R(1'b0));
  FDRE \r_V_reg_264_reg[3] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_196_p2[3]),
        .Q(r_V_reg_264[3]),
        .R(1'b0));
  FDRE \r_V_reg_264_reg[4] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_196_p2[4]),
        .Q(r_V_reg_264[4]),
        .R(1'b0));
  CARRY4 \r_V_reg_264_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\r_V_reg_264_reg[4]_i_1_n_0 ,\r_V_reg_264_reg[4]_i_1_n_1 ,\r_V_reg_264_reg[4]_i_1_n_2 ,\r_V_reg_264_reg[4]_i_1_n_3 }),
        .CYINIT(if_dout[0]),
        .DI(if_dout[4:1]),
        .O(r_V_fu_196_p2[4:1]),
        .S({\r_V_reg_264[4]_i_2_n_0 ,\r_V_reg_264[4]_i_3_n_0 ,\r_V_reg_264[4]_i_4_n_0 ,\r_V_reg_264[4]_i_5_n_0 }));
  FDRE \r_V_reg_264_reg[5] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_196_p2[5]),
        .Q(r_V_reg_264[5]),
        .R(1'b0));
  FDRE \r_V_reg_264_reg[6] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_196_p2[6]),
        .Q(r_V_reg_264[6]),
        .R(1'b0));
  FDRE \r_V_reg_264_reg[7] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_196_p2[7]),
        .Q(r_V_reg_264[7]),
        .R(1'b0));
  FDRE \r_V_reg_264_reg[8] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_196_p2[8]),
        .Q(r_V_reg_264[8]),
        .R(1'b0));
  CARRY4 \r_V_reg_264_reg[8]_i_1 
       (.CI(\r_V_reg_264_reg[4]_i_1_n_0 ),
        .CO({\r_V_reg_264_reg[8]_i_1_n_0 ,\r_V_reg_264_reg[8]_i_1_n_1 ,\r_V_reg_264_reg[8]_i_1_n_2 ,\r_V_reg_264_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(if_dout[8:5]),
        .O(r_V_fu_196_p2[8:5]),
        .S({\r_V_reg_264[8]_i_2_n_0 ,\r_V_reg_264[8]_i_3_n_0 ,\r_V_reg_264[8]_i_4_n_0 ,\r_V_reg_264[8]_i_5_n_0 }));
  FDRE \r_V_reg_264_reg[9] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_196_p2[9]),
        .Q(r_V_reg_264[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFF70000)) 
    \t_V_5_reg_181[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(i_V_reg_2730),
        .I5(CO),
        .O(t_V_5_reg_181));
  LUT4 #(
    .INIT(16'h0008)) 
    \t_V_5_reg_181[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .O(t_V_5_reg_1810));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_5_reg_181[0]_i_4 
       (.I0(t_V_5_reg_181_reg[0]),
        .O(\t_V_5_reg_181[0]_i_4_n_0 ));
  FDRE \t_V_5_reg_181_reg[0] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1810),
        .D(\t_V_5_reg_181_reg[0]_i_3_n_7 ),
        .Q(t_V_5_reg_181_reg[0]),
        .R(t_V_5_reg_181));
  CARRY4 \t_V_5_reg_181_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\t_V_5_reg_181_reg[0]_i_3_n_0 ,\t_V_5_reg_181_reg[0]_i_3_n_1 ,\t_V_5_reg_181_reg[0]_i_3_n_2 ,\t_V_5_reg_181_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_V_5_reg_181_reg[0]_i_3_n_4 ,\t_V_5_reg_181_reg[0]_i_3_n_5 ,\t_V_5_reg_181_reg[0]_i_3_n_6 ,\t_V_5_reg_181_reg[0]_i_3_n_7 }),
        .S({t_V_5_reg_181_reg[3:1],\t_V_5_reg_181[0]_i_4_n_0 }));
  FDRE \t_V_5_reg_181_reg[10] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1810),
        .D(\t_V_5_reg_181_reg[8]_i_1_n_5 ),
        .Q(t_V_5_reg_181_reg[10]),
        .R(t_V_5_reg_181));
  FDRE \t_V_5_reg_181_reg[11] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1810),
        .D(\t_V_5_reg_181_reg[8]_i_1_n_4 ),
        .Q(t_V_5_reg_181_reg[11]),
        .R(t_V_5_reg_181));
  FDRE \t_V_5_reg_181_reg[12] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1810),
        .D(\t_V_5_reg_181_reg[12]_i_1_n_7 ),
        .Q(t_V_5_reg_181_reg[12]),
        .R(t_V_5_reg_181));
  CARRY4 \t_V_5_reg_181_reg[12]_i_1 
       (.CI(\t_V_5_reg_181_reg[8]_i_1_n_0 ),
        .CO({\NLW_t_V_5_reg_181_reg[12]_i_1_CO_UNCONNECTED [3],\t_V_5_reg_181_reg[12]_i_1_n_1 ,\t_V_5_reg_181_reg[12]_i_1_n_2 ,\t_V_5_reg_181_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_5_reg_181_reg[12]_i_1_n_4 ,\t_V_5_reg_181_reg[12]_i_1_n_5 ,\t_V_5_reg_181_reg[12]_i_1_n_6 ,\t_V_5_reg_181_reg[12]_i_1_n_7 }),
        .S(t_V_5_reg_181_reg[15:12]));
  FDRE \t_V_5_reg_181_reg[13] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1810),
        .D(\t_V_5_reg_181_reg[12]_i_1_n_6 ),
        .Q(t_V_5_reg_181_reg[13]),
        .R(t_V_5_reg_181));
  FDRE \t_V_5_reg_181_reg[14] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1810),
        .D(\t_V_5_reg_181_reg[12]_i_1_n_5 ),
        .Q(t_V_5_reg_181_reg[14]),
        .R(t_V_5_reg_181));
  FDRE \t_V_5_reg_181_reg[15] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1810),
        .D(\t_V_5_reg_181_reg[12]_i_1_n_4 ),
        .Q(t_V_5_reg_181_reg[15]),
        .R(t_V_5_reg_181));
  FDRE \t_V_5_reg_181_reg[1] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1810),
        .D(\t_V_5_reg_181_reg[0]_i_3_n_6 ),
        .Q(t_V_5_reg_181_reg[1]),
        .R(t_V_5_reg_181));
  FDRE \t_V_5_reg_181_reg[2] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1810),
        .D(\t_V_5_reg_181_reg[0]_i_3_n_5 ),
        .Q(t_V_5_reg_181_reg[2]),
        .R(t_V_5_reg_181));
  FDRE \t_V_5_reg_181_reg[3] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1810),
        .D(\t_V_5_reg_181_reg[0]_i_3_n_4 ),
        .Q(t_V_5_reg_181_reg[3]),
        .R(t_V_5_reg_181));
  FDRE \t_V_5_reg_181_reg[4] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1810),
        .D(\t_V_5_reg_181_reg[4]_i_1_n_7 ),
        .Q(t_V_5_reg_181_reg[4]),
        .R(t_V_5_reg_181));
  CARRY4 \t_V_5_reg_181_reg[4]_i_1 
       (.CI(\t_V_5_reg_181_reg[0]_i_3_n_0 ),
        .CO({\t_V_5_reg_181_reg[4]_i_1_n_0 ,\t_V_5_reg_181_reg[4]_i_1_n_1 ,\t_V_5_reg_181_reg[4]_i_1_n_2 ,\t_V_5_reg_181_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_5_reg_181_reg[4]_i_1_n_4 ,\t_V_5_reg_181_reg[4]_i_1_n_5 ,\t_V_5_reg_181_reg[4]_i_1_n_6 ,\t_V_5_reg_181_reg[4]_i_1_n_7 }),
        .S(t_V_5_reg_181_reg[7:4]));
  FDRE \t_V_5_reg_181_reg[5] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1810),
        .D(\t_V_5_reg_181_reg[4]_i_1_n_6 ),
        .Q(t_V_5_reg_181_reg[5]),
        .R(t_V_5_reg_181));
  FDRE \t_V_5_reg_181_reg[6] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1810),
        .D(\t_V_5_reg_181_reg[4]_i_1_n_5 ),
        .Q(t_V_5_reg_181_reg[6]),
        .R(t_V_5_reg_181));
  FDRE \t_V_5_reg_181_reg[7] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1810),
        .D(\t_V_5_reg_181_reg[4]_i_1_n_4 ),
        .Q(t_V_5_reg_181_reg[7]),
        .R(t_V_5_reg_181));
  FDRE \t_V_5_reg_181_reg[8] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1810),
        .D(\t_V_5_reg_181_reg[8]_i_1_n_7 ),
        .Q(t_V_5_reg_181_reg[8]),
        .R(t_V_5_reg_181));
  CARRY4 \t_V_5_reg_181_reg[8]_i_1 
       (.CI(\t_V_5_reg_181_reg[4]_i_1_n_0 ),
        .CO({\t_V_5_reg_181_reg[8]_i_1_n_0 ,\t_V_5_reg_181_reg[8]_i_1_n_1 ,\t_V_5_reg_181_reg[8]_i_1_n_2 ,\t_V_5_reg_181_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_5_reg_181_reg[8]_i_1_n_4 ,\t_V_5_reg_181_reg[8]_i_1_n_5 ,\t_V_5_reg_181_reg[8]_i_1_n_6 ,\t_V_5_reg_181_reg[8]_i_1_n_7 }),
        .S(t_V_5_reg_181_reg[11:8]));
  FDRE \t_V_5_reg_181_reg[9] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1810),
        .D(\t_V_5_reg_181_reg[8]_i_1_n_6 ),
        .Q(t_V_5_reg_181_reg[9]),
        .R(t_V_5_reg_181));
  LUT5 #(
    .INIT(32'h40000000)) 
    \t_V_reg_170[15]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(Q),
        .I2(img_erode_cols_V_c_empty_n),
        .I3(img_erode_rows_V_c_empty_n),
        .I4(Mat2AXIvideo_U0_ap_start),
        .O(t_V_reg_170));
  FDRE \t_V_reg_170_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_273[0]),
        .Q(\t_V_reg_170_reg_n_0_[0] ),
        .R(t_V_reg_170));
  FDRE \t_V_reg_170_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_273[10]),
        .Q(\t_V_reg_170_reg_n_0_[10] ),
        .R(t_V_reg_170));
  FDRE \t_V_reg_170_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_273[11]),
        .Q(\t_V_reg_170_reg_n_0_[11] ),
        .R(t_V_reg_170));
  FDRE \t_V_reg_170_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_273[12]),
        .Q(\t_V_reg_170_reg_n_0_[12] ),
        .R(t_V_reg_170));
  FDRE \t_V_reg_170_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_273[13]),
        .Q(\t_V_reg_170_reg_n_0_[13] ),
        .R(t_V_reg_170));
  FDRE \t_V_reg_170_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_273[14]),
        .Q(\t_V_reg_170_reg_n_0_[14] ),
        .R(t_V_reg_170));
  FDRE \t_V_reg_170_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_273[15]),
        .Q(\t_V_reg_170_reg_n_0_[15] ),
        .R(t_V_reg_170));
  FDRE \t_V_reg_170_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_273[1]),
        .Q(\t_V_reg_170_reg_n_0_[1] ),
        .R(t_V_reg_170));
  FDRE \t_V_reg_170_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_273[2]),
        .Q(\t_V_reg_170_reg_n_0_[2] ),
        .R(t_V_reg_170));
  FDRE \t_V_reg_170_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_273[3]),
        .Q(\t_V_reg_170_reg_n_0_[3] ),
        .R(t_V_reg_170));
  FDRE \t_V_reg_170_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_273[4]),
        .Q(\t_V_reg_170_reg_n_0_[4] ),
        .R(t_V_reg_170));
  FDRE \t_V_reg_170_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_273[5]),
        .Q(\t_V_reg_170_reg_n_0_[5] ),
        .R(t_V_reg_170));
  FDRE \t_V_reg_170_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_273[6]),
        .Q(\t_V_reg_170_reg_n_0_[6] ),
        .R(t_V_reg_170));
  FDRE \t_V_reg_170_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_273[7]),
        .Q(\t_V_reg_170_reg_n_0_[7] ),
        .R(t_V_reg_170));
  FDRE \t_V_reg_170_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_273[8]),
        .Q(\t_V_reg_170_reg_n_0_[8] ),
        .R(t_V_reg_170));
  FDRE \t_V_reg_170_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_273[9]),
        .Q(\t_V_reg_170_reg_n_0_[9] ),
        .R(t_V_reg_170));
  LUT6 #(
    .INIT(64'h00000000EAAAAAAA)) 
    \tmp_user_V_fu_118[0]_i_1 
       (.I0(tmp_user_V_fu_118),
        .I1(Q),
        .I2(img_erode_cols_V_c_empty_n),
        .I3(img_erode_rows_V_c_empty_n),
        .I4(Mat2AXIvideo_U0_ap_start),
        .I5(Mat2AXIvideo_U0_img_data_stream_V_read),
        .O(\tmp_user_V_fu_118[0]_i_1_n_0 ));
  FDRE \tmp_user_V_fu_118_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_user_V_fu_118[0]_i_1_n_0 ),
        .Q(tmp_user_V_fu_118),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Split" *) 
module m3_for_arty_a7_threshold2_0_1_Split
   (Q,
    CO,
    Split_U0_src_cols_V_read,
    Split_U0_ap_ready,
    Split_U0_src_data_stream_1_V_read,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    mOutPtr110_out,
    int_ap_idle_reg,
    ap_clk,
    ap_rst_n,
    Split_U0_ap_start,
    img_3_rows_V_c_empty_n,
    img_3_cols_V_c_empty_n,
    internal_empty_n_reg,
    img_h_data_stream_0_full_n,
    img_s_data_stream_0_full_n,
    img_v_data_stream_0_full_n,
    start_once_reg_reg,
    start_for_Split_U0_full_n,
    \ap_CS_fsm_reg[0]_0 ,
    Mat2AXIvideo_U0_ap_start,
    internal_empty_n_reg_0,
    SS,
    if_dout,
    \int_cols_reg[15] );
  output [1:0]Q;
  output [0:0]CO;
  output Split_U0_src_cols_V_read;
  output Split_U0_ap_ready;
  output Split_U0_src_data_stream_1_V_read;
  output \mOutPtr_reg[0] ;
  output \mOutPtr_reg[0]_0 ;
  output \mOutPtr_reg[0]_1 ;
  output mOutPtr110_out;
  output int_ap_idle_reg;
  input ap_clk;
  input ap_rst_n;
  input Split_U0_ap_start;
  input img_3_rows_V_c_empty_n;
  input img_3_cols_V_c_empty_n;
  input internal_empty_n_reg;
  input img_h_data_stream_0_full_n;
  input img_s_data_stream_0_full_n;
  input img_v_data_stream_0_full_n;
  input start_once_reg_reg;
  input start_for_Split_U0_full_n;
  input [0:0]\ap_CS_fsm_reg[0]_0 ;
  input Mat2AXIvideo_U0_ap_start;
  input internal_empty_n_reg_0;
  input [0:0]SS;
  input [15:0]if_dout;
  input [15:0]\int_cols_reg[15] ;

  wire [0:0]CO;
  wire Mat2AXIvideo_U0_ap_start;
  wire [1:0]Q;
  wire [0:0]SS;
  wire Split_U0_ap_ready;
  wire Split_U0_ap_start;
  wire Split_U0_src_cols_V_read;
  wire Split_U0_src_data_stream_1_V_read;
  wire \ap_CS_fsm[2]_i_10__0_n_0 ;
  wire \ap_CS_fsm[2]_i_11_n_0 ;
  wire \ap_CS_fsm[2]_i_3__0_n_0 ;
  wire \ap_CS_fsm[2]_i_5__2_n_0 ;
  wire \ap_CS_fsm[2]_i_6__0_n_0 ;
  wire \ap_CS_fsm[2]_i_8__0_n_0 ;
  wire \ap_CS_fsm[2]_i_9__0_n_0 ;
  wire \ap_CS_fsm[3]_i_10_n_0 ;
  wire \ap_CS_fsm[3]_i_3_n_0 ;
  wire \ap_CS_fsm[3]_i_5__0_n_0 ;
  wire \ap_CS_fsm[3]_i_6__0_n_0 ;
  wire \ap_CS_fsm[3]_i_7__0_n_0 ;
  wire \ap_CS_fsm[3]_i_8__0_n_0 ;
  wire \ap_CS_fsm[3]_i_9__0_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[2]_i_2__0_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_4__0_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_4__0_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_4__0_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_4__0_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_2__0_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_4_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_4_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_4_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_4_n_3 ;
  wire ap_CS_fsm_state5;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_rst_n;
  wire \exitcond_i_reg_279[0]_i_1_n_0 ;
  wire \exitcond_i_reg_279_reg_n_0_[0] ;
  wire [15:0]i_V_fu_243_p2;
  wire [15:0]i_V_reg_274;
  wire \i_V_reg_274_reg[12]_i_1_n_0 ;
  wire \i_V_reg_274_reg[12]_i_1_n_1 ;
  wire \i_V_reg_274_reg[12]_i_1_n_2 ;
  wire \i_V_reg_274_reg[12]_i_1_n_3 ;
  wire \i_V_reg_274_reg[15]_i_1_n_2 ;
  wire \i_V_reg_274_reg[15]_i_1_n_3 ;
  wire \i_V_reg_274_reg[4]_i_1_n_0 ;
  wire \i_V_reg_274_reg[4]_i_1_n_1 ;
  wire \i_V_reg_274_reg[4]_i_1_n_2 ;
  wire \i_V_reg_274_reg[4]_i_1_n_3 ;
  wire \i_V_reg_274_reg[8]_i_1_n_0 ;
  wire \i_V_reg_274_reg[8]_i_1_n_1 ;
  wire \i_V_reg_274_reg[8]_i_1_n_2 ;
  wire \i_V_reg_274_reg[8]_i_1_n_3 ;
  wire [15:0]if_dout;
  wire img_3_cols_V_c_empty_n;
  wire img_3_rows_V_c_empty_n;
  wire img_h_data_stream_0_full_n;
  wire img_s_data_stream_0_full_n;
  wire img_v_data_stream_0_full_n;
  wire int_ap_idle_reg;
  wire [15:0]\int_cols_reg[15] ;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire [15:0]src_cols_V_read_reg_265;
  wire [15:0]src_rows_V_read_reg_260;
  wire start_for_Split_U0_full_n;
  wire start_once_reg_reg;
  wire t_V_4_reg_227;
  wire \t_V_4_reg_227[0]_i_2_n_0 ;
  wire \t_V_4_reg_227[0]_i_4_n_0 ;
  wire [15:0]t_V_4_reg_227_reg;
  wire \t_V_4_reg_227_reg[0]_i_3_n_0 ;
  wire \t_V_4_reg_227_reg[0]_i_3_n_1 ;
  wire \t_V_4_reg_227_reg[0]_i_3_n_2 ;
  wire \t_V_4_reg_227_reg[0]_i_3_n_3 ;
  wire \t_V_4_reg_227_reg[0]_i_3_n_4 ;
  wire \t_V_4_reg_227_reg[0]_i_3_n_5 ;
  wire \t_V_4_reg_227_reg[0]_i_3_n_6 ;
  wire \t_V_4_reg_227_reg[0]_i_3_n_7 ;
  wire \t_V_4_reg_227_reg[12]_i_1_n_1 ;
  wire \t_V_4_reg_227_reg[12]_i_1_n_2 ;
  wire \t_V_4_reg_227_reg[12]_i_1_n_3 ;
  wire \t_V_4_reg_227_reg[12]_i_1_n_4 ;
  wire \t_V_4_reg_227_reg[12]_i_1_n_5 ;
  wire \t_V_4_reg_227_reg[12]_i_1_n_6 ;
  wire \t_V_4_reg_227_reg[12]_i_1_n_7 ;
  wire \t_V_4_reg_227_reg[4]_i_1_n_0 ;
  wire \t_V_4_reg_227_reg[4]_i_1_n_1 ;
  wire \t_V_4_reg_227_reg[4]_i_1_n_2 ;
  wire \t_V_4_reg_227_reg[4]_i_1_n_3 ;
  wire \t_V_4_reg_227_reg[4]_i_1_n_4 ;
  wire \t_V_4_reg_227_reg[4]_i_1_n_5 ;
  wire \t_V_4_reg_227_reg[4]_i_1_n_6 ;
  wire \t_V_4_reg_227_reg[4]_i_1_n_7 ;
  wire \t_V_4_reg_227_reg[8]_i_1_n_0 ;
  wire \t_V_4_reg_227_reg[8]_i_1_n_1 ;
  wire \t_V_4_reg_227_reg[8]_i_1_n_2 ;
  wire \t_V_4_reg_227_reg[8]_i_1_n_3 ;
  wire \t_V_4_reg_227_reg[8]_i_1_n_4 ;
  wire \t_V_4_reg_227_reg[8]_i_1_n_5 ;
  wire \t_V_4_reg_227_reg[8]_i_1_n_6 ;
  wire \t_V_4_reg_227_reg[8]_i_1_n_7 ;
  wire t_V_reg_216;
  wire \t_V_reg_216_reg_n_0_[0] ;
  wire \t_V_reg_216_reg_n_0_[10] ;
  wire \t_V_reg_216_reg_n_0_[11] ;
  wire \t_V_reg_216_reg_n_0_[12] ;
  wire \t_V_reg_216_reg_n_0_[13] ;
  wire \t_V_reg_216_reg_n_0_[14] ;
  wire \t_V_reg_216_reg_n_0_[15] ;
  wire \t_V_reg_216_reg_n_0_[1] ;
  wire \t_V_reg_216_reg_n_0_[2] ;
  wire \t_V_reg_216_reg_n_0_[3] ;
  wire \t_V_reg_216_reg_n_0_[4] ;
  wire \t_V_reg_216_reg_n_0_[5] ;
  wire \t_V_reg_216_reg_n_0_[6] ;
  wire \t_V_reg_216_reg_n_0_[7] ;
  wire \t_V_reg_216_reg_n_0_[8] ;
  wire \t_V_reg_216_reg_n_0_[9] ;
  wire [3:2]\NLW_ap_CS_fsm_reg[2]_i_2__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_4__0_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[3]_i_2__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_4_O_UNCONNECTED ;
  wire [3:2]\NLW_i_V_reg_274_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_V_reg_274_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_t_V_4_reg_227_reg[12]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8FFFFFFF88888888)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(Q[1]),
        .I1(CO),
        .I2(Split_U0_ap_start),
        .I3(img_3_rows_V_c_empty_n),
        .I4(img_3_cols_V_c_empty_n),
        .I5(Q[0]),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(ap_CS_fsm_state5),
        .I1(Split_U0_ap_start),
        .I2(img_3_rows_V_c_empty_n),
        .I3(img_3_cols_V_c_empty_n),
        .I4(Q[0]),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_10__0 
       (.I0(\t_V_reg_216_reg_n_0_[3] ),
        .I1(src_rows_V_read_reg_260[3]),
        .I2(\t_V_reg_216_reg_n_0_[4] ),
        .I3(src_rows_V_read_reg_260[4]),
        .I4(src_rows_V_read_reg_260[5]),
        .I5(\t_V_reg_216_reg_n_0_[5] ),
        .O(\ap_CS_fsm[2]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_11 
       (.I0(\t_V_reg_216_reg_n_0_[2] ),
        .I1(src_rows_V_read_reg_260[2]),
        .I2(\t_V_reg_216_reg_n_0_[0] ),
        .I3(src_rows_V_read_reg_260[0]),
        .I4(src_rows_V_read_reg_260[1]),
        .I5(\t_V_reg_216_reg_n_0_[1] ),
        .O(\ap_CS_fsm[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h4FFFFFFF44444444)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(CO),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\ap_CS_fsm[2]_i_3__0_n_0 ),
        .I4(ap_condition_pp0_exit_iter0_state3),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \ap_CS_fsm[2]_i_3__0 
       (.I0(internal_empty_n_reg),
        .I1(\exitcond_i_reg_279_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\ap_CS_fsm[2]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[2]_i_5__2 
       (.I0(src_rows_V_read_reg_260[15]),
        .I1(\t_V_reg_216_reg_n_0_[15] ),
        .O(\ap_CS_fsm[2]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6__0 
       (.I0(\t_V_reg_216_reg_n_0_[12] ),
        .I1(src_rows_V_read_reg_260[12]),
        .I2(\t_V_reg_216_reg_n_0_[13] ),
        .I3(src_rows_V_read_reg_260[13]),
        .I4(src_rows_V_read_reg_260[14]),
        .I5(\t_V_reg_216_reg_n_0_[14] ),
        .O(\ap_CS_fsm[2]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_8__0 
       (.I0(\t_V_reg_216_reg_n_0_[9] ),
        .I1(src_rows_V_read_reg_260[9]),
        .I2(\t_V_reg_216_reg_n_0_[10] ),
        .I3(src_rows_V_read_reg_260[10]),
        .I4(src_rows_V_read_reg_260[11]),
        .I5(\t_V_reg_216_reg_n_0_[11] ),
        .O(\ap_CS_fsm[2]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_9__0 
       (.I0(\t_V_reg_216_reg_n_0_[6] ),
        .I1(src_rows_V_read_reg_260[6]),
        .I2(\t_V_reg_216_reg_n_0_[7] ),
        .I3(src_rows_V_read_reg_260[7]),
        .I4(src_rows_V_read_reg_260[8]),
        .I5(\t_V_reg_216_reg_n_0_[8] ),
        .O(\ap_CS_fsm[2]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_10 
       (.I0(t_V_4_reg_227_reg[1]),
        .I1(src_cols_V_read_reg_265[1]),
        .I2(t_V_4_reg_227_reg[0]),
        .I3(src_cols_V_read_reg_265[0]),
        .I4(src_cols_V_read_reg_265[2]),
        .I5(t_V_4_reg_227_reg[2]),
        .O(\ap_CS_fsm[3]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[3]_i_3_n_0 ),
        .O(ap_NS_fsm[3]));
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[2]_i_3__0_n_0 ),
        .O(\ap_CS_fsm[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[3]_i_5__0 
       (.I0(src_cols_V_read_reg_265[15]),
        .I1(t_V_4_reg_227_reg[15]),
        .O(\ap_CS_fsm[3]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_6__0 
       (.I0(t_V_4_reg_227_reg[14]),
        .I1(src_cols_V_read_reg_265[14]),
        .I2(t_V_4_reg_227_reg[12]),
        .I3(src_cols_V_read_reg_265[12]),
        .I4(src_cols_V_read_reg_265[13]),
        .I5(t_V_4_reg_227_reg[13]),
        .O(\ap_CS_fsm[3]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_7__0 
       (.I0(t_V_4_reg_227_reg[9]),
        .I1(src_cols_V_read_reg_265[9]),
        .I2(t_V_4_reg_227_reg[10]),
        .I3(src_cols_V_read_reg_265[10]),
        .I4(src_cols_V_read_reg_265[11]),
        .I5(t_V_4_reg_227_reg[11]),
        .O(\ap_CS_fsm[3]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_8__0 
       (.I0(t_V_4_reg_227_reg[6]),
        .I1(src_cols_V_read_reg_265[6]),
        .I2(t_V_4_reg_227_reg[7]),
        .I3(src_cols_V_read_reg_265[7]),
        .I4(src_cols_V_read_reg_265[8]),
        .I5(t_V_4_reg_227_reg[8]),
        .O(\ap_CS_fsm[3]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_9__0 
       (.I0(t_V_4_reg_227_reg[3]),
        .I1(src_cols_V_read_reg_265[3]),
        .I2(t_V_4_reg_227_reg[4]),
        .I3(src_cols_V_read_reg_265[4]),
        .I4(src_cols_V_read_reg_265[5]),
        .I5(t_V_4_reg_227_reg[5]),
        .O(\ap_CS_fsm[3]_i_9__0_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__0 
       (.CI(\ap_CS_fsm_reg[2]_i_4__0_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_2__0_CO_UNCONNECTED [3:2],CO,\ap_CS_fsm_reg[2]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[2]_i_5__2_n_0 ,\ap_CS_fsm[2]_i_6__0_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_4__0 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_4__0_n_0 ,\ap_CS_fsm_reg[2]_i_4__0_n_1 ,\ap_CS_fsm_reg[2]_i_4__0_n_2 ,\ap_CS_fsm_reg[2]_i_4__0_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_4__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_8__0_n_0 ,\ap_CS_fsm[2]_i_9__0_n_0 ,\ap_CS_fsm[2]_i_10__0_n_0 ,\ap_CS_fsm[2]_i_11_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state5),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[3]_i_2__0 
       (.CI(\ap_CS_fsm_reg[3]_i_4_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[3]_i_2__0_CO_UNCONNECTED [3:2],ap_condition_pp0_exit_iter0_state3,\ap_CS_fsm_reg[3]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_2__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[3]_i_5__0_n_0 ,\ap_CS_fsm[3]_i_6__0_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_4 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_4_n_0 ,\ap_CS_fsm_reg[3]_i_4_n_1 ,\ap_CS_fsm_reg[3]_i_4_n_2 ,\ap_CS_fsm_reg[3]_i_4_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_7__0_n_0 ,\ap_CS_fsm[3]_i_8__0_n_0 ,\ap_CS_fsm[3]_i_9__0_n_0 ,\ap_CS_fsm[3]_i_10_n_0 }));
  LUT6 #(
    .INIT(64'hDDDD0D0000000000)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(\ap_CS_fsm[3]_i_3_n_0 ),
        .I2(CO),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h3055300000000000)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_enable_reg_pp0_iter00),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\ap_CS_fsm[2]_i_3__0_n_0 ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(Q[1]),
        .I1(CO),
        .O(ap_enable_reg_pp0_iter00));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \exitcond_i_reg_279[0]_i_1 
       (.I0(\exitcond_i_reg_279_reg_n_0_[0] ),
        .I1(\ap_CS_fsm[3]_i_3_n_0 ),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .O(\exitcond_i_reg_279[0]_i_1_n_0 ));
  FDRE \exitcond_i_reg_279_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_reg_279[0]_i_1_n_0 ),
        .Q(\exitcond_i_reg_279_reg_n_0_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_274[0]_i_1 
       (.I0(\t_V_reg_216_reg_n_0_[0] ),
        .O(i_V_fu_243_p2[0]));
  FDRE \i_V_reg_274_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_243_p2[0]),
        .Q(i_V_reg_274[0]),
        .R(1'b0));
  FDRE \i_V_reg_274_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_243_p2[10]),
        .Q(i_V_reg_274[10]),
        .R(1'b0));
  FDRE \i_V_reg_274_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_243_p2[11]),
        .Q(i_V_reg_274[11]),
        .R(1'b0));
  FDRE \i_V_reg_274_reg[12] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_243_p2[12]),
        .Q(i_V_reg_274[12]),
        .R(1'b0));
  CARRY4 \i_V_reg_274_reg[12]_i_1 
       (.CI(\i_V_reg_274_reg[8]_i_1_n_0 ),
        .CO({\i_V_reg_274_reg[12]_i_1_n_0 ,\i_V_reg_274_reg[12]_i_1_n_1 ,\i_V_reg_274_reg[12]_i_1_n_2 ,\i_V_reg_274_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_243_p2[12:9]),
        .S({\t_V_reg_216_reg_n_0_[12] ,\t_V_reg_216_reg_n_0_[11] ,\t_V_reg_216_reg_n_0_[10] ,\t_V_reg_216_reg_n_0_[9] }));
  FDRE \i_V_reg_274_reg[13] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_243_p2[13]),
        .Q(i_V_reg_274[13]),
        .R(1'b0));
  FDRE \i_V_reg_274_reg[14] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_243_p2[14]),
        .Q(i_V_reg_274[14]),
        .R(1'b0));
  FDRE \i_V_reg_274_reg[15] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_243_p2[15]),
        .Q(i_V_reg_274[15]),
        .R(1'b0));
  CARRY4 \i_V_reg_274_reg[15]_i_1 
       (.CI(\i_V_reg_274_reg[12]_i_1_n_0 ),
        .CO({\NLW_i_V_reg_274_reg[15]_i_1_CO_UNCONNECTED [3:2],\i_V_reg_274_reg[15]_i_1_n_2 ,\i_V_reg_274_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_V_reg_274_reg[15]_i_1_O_UNCONNECTED [3],i_V_fu_243_p2[15:13]}),
        .S({1'b0,\t_V_reg_216_reg_n_0_[15] ,\t_V_reg_216_reg_n_0_[14] ,\t_V_reg_216_reg_n_0_[13] }));
  FDRE \i_V_reg_274_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_243_p2[1]),
        .Q(i_V_reg_274[1]),
        .R(1'b0));
  FDRE \i_V_reg_274_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_243_p2[2]),
        .Q(i_V_reg_274[2]),
        .R(1'b0));
  FDRE \i_V_reg_274_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_243_p2[3]),
        .Q(i_V_reg_274[3]),
        .R(1'b0));
  FDRE \i_V_reg_274_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_243_p2[4]),
        .Q(i_V_reg_274[4]),
        .R(1'b0));
  CARRY4 \i_V_reg_274_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_V_reg_274_reg[4]_i_1_n_0 ,\i_V_reg_274_reg[4]_i_1_n_1 ,\i_V_reg_274_reg[4]_i_1_n_2 ,\i_V_reg_274_reg[4]_i_1_n_3 }),
        .CYINIT(\t_V_reg_216_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_243_p2[4:1]),
        .S({\t_V_reg_216_reg_n_0_[4] ,\t_V_reg_216_reg_n_0_[3] ,\t_V_reg_216_reg_n_0_[2] ,\t_V_reg_216_reg_n_0_[1] }));
  FDRE \i_V_reg_274_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_243_p2[5]),
        .Q(i_V_reg_274[5]),
        .R(1'b0));
  FDRE \i_V_reg_274_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_243_p2[6]),
        .Q(i_V_reg_274[6]),
        .R(1'b0));
  FDRE \i_V_reg_274_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_243_p2[7]),
        .Q(i_V_reg_274[7]),
        .R(1'b0));
  FDRE \i_V_reg_274_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_243_p2[8]),
        .Q(i_V_reg_274[8]),
        .R(1'b0));
  CARRY4 \i_V_reg_274_reg[8]_i_1 
       (.CI(\i_V_reg_274_reg[4]_i_1_n_0 ),
        .CO({\i_V_reg_274_reg[8]_i_1_n_0 ,\i_V_reg_274_reg[8]_i_1_n_1 ,\i_V_reg_274_reg[8]_i_1_n_2 ,\i_V_reg_274_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_243_p2[8:5]),
        .S({\t_V_reg_216_reg_n_0_[8] ,\t_V_reg_216_reg_n_0_[7] ,\t_V_reg_216_reg_n_0_[6] ,\t_V_reg_216_reg_n_0_[5] }));
  FDRE \i_V_reg_274_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_243_p2[9]),
        .Q(i_V_reg_274[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFDF)) 
    int_ap_idle_i_6
       (.I0(Q[0]),
        .I1(Split_U0_ap_start),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(Mat2AXIvideo_U0_ap_start),
        .I4(internal_empty_n_reg_0),
        .O(int_ap_idle_reg));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_3
       (.I0(CO),
        .I1(Q[1]),
        .O(Split_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mOutPtr[0]_i_2 
       (.I0(Split_U0_src_data_stream_1_V_read),
        .I1(img_h_data_stream_0_full_n),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mOutPtr[0]_i_2__0 
       (.I0(Split_U0_src_data_stream_1_V_read),
        .I1(img_s_data_stream_0_full_n),
        .O(\mOutPtr_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \mOutPtr[0]_i_2__1 
       (.I0(Split_U0_src_data_stream_1_V_read),
        .I1(img_v_data_stream_0_full_n),
        .O(\mOutPtr_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \mOutPtr[1]_i_3__0 
       (.I0(\exitcond_i_reg_279_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\ap_CS_fsm[3]_i_3_n_0 ),
        .O(Split_U0_src_data_stream_1_V_read));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT5 #(
    .INIT(32'h00808080)) 
    \mOutPtr[3]_i_4 
       (.I0(Q[1]),
        .I1(CO),
        .I2(Split_U0_ap_start),
        .I3(start_once_reg_reg),
        .I4(start_for_Split_U0_full_n),
        .O(mOutPtr110_out));
  FDRE \src_cols_V_read_reg_265_reg[0] 
       (.C(ap_clk),
        .CE(Split_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [0]),
        .Q(src_cols_V_read_reg_265[0]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_265_reg[10] 
       (.C(ap_clk),
        .CE(Split_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [10]),
        .Q(src_cols_V_read_reg_265[10]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_265_reg[11] 
       (.C(ap_clk),
        .CE(Split_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [11]),
        .Q(src_cols_V_read_reg_265[11]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_265_reg[12] 
       (.C(ap_clk),
        .CE(Split_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [12]),
        .Q(src_cols_V_read_reg_265[12]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_265_reg[13] 
       (.C(ap_clk),
        .CE(Split_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [13]),
        .Q(src_cols_V_read_reg_265[13]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_265_reg[14] 
       (.C(ap_clk),
        .CE(Split_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [14]),
        .Q(src_cols_V_read_reg_265[14]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_265_reg[15] 
       (.C(ap_clk),
        .CE(Split_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [15]),
        .Q(src_cols_V_read_reg_265[15]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_265_reg[1] 
       (.C(ap_clk),
        .CE(Split_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [1]),
        .Q(src_cols_V_read_reg_265[1]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_265_reg[2] 
       (.C(ap_clk),
        .CE(Split_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [2]),
        .Q(src_cols_V_read_reg_265[2]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_265_reg[3] 
       (.C(ap_clk),
        .CE(Split_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [3]),
        .Q(src_cols_V_read_reg_265[3]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_265_reg[4] 
       (.C(ap_clk),
        .CE(Split_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [4]),
        .Q(src_cols_V_read_reg_265[4]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_265_reg[5] 
       (.C(ap_clk),
        .CE(Split_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [5]),
        .Q(src_cols_V_read_reg_265[5]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_265_reg[6] 
       (.C(ap_clk),
        .CE(Split_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [6]),
        .Q(src_cols_V_read_reg_265[6]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_265_reg[7] 
       (.C(ap_clk),
        .CE(Split_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [7]),
        .Q(src_cols_V_read_reg_265[7]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_265_reg[8] 
       (.C(ap_clk),
        .CE(Split_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [8]),
        .Q(src_cols_V_read_reg_265[8]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_265_reg[9] 
       (.C(ap_clk),
        .CE(Split_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [9]),
        .Q(src_cols_V_read_reg_265[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \src_rows_V_read_reg_260[15]_i_1 
       (.I0(Q[0]),
        .I1(img_3_cols_V_c_empty_n),
        .I2(img_3_rows_V_c_empty_n),
        .I3(Split_U0_ap_start),
        .O(Split_U0_src_cols_V_read));
  FDRE \src_rows_V_read_reg_260_reg[0] 
       (.C(ap_clk),
        .CE(Split_U0_src_cols_V_read),
        .D(if_dout[0]),
        .Q(src_rows_V_read_reg_260[0]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_260_reg[10] 
       (.C(ap_clk),
        .CE(Split_U0_src_cols_V_read),
        .D(if_dout[10]),
        .Q(src_rows_V_read_reg_260[10]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_260_reg[11] 
       (.C(ap_clk),
        .CE(Split_U0_src_cols_V_read),
        .D(if_dout[11]),
        .Q(src_rows_V_read_reg_260[11]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_260_reg[12] 
       (.C(ap_clk),
        .CE(Split_U0_src_cols_V_read),
        .D(if_dout[12]),
        .Q(src_rows_V_read_reg_260[12]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_260_reg[13] 
       (.C(ap_clk),
        .CE(Split_U0_src_cols_V_read),
        .D(if_dout[13]),
        .Q(src_rows_V_read_reg_260[13]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_260_reg[14] 
       (.C(ap_clk),
        .CE(Split_U0_src_cols_V_read),
        .D(if_dout[14]),
        .Q(src_rows_V_read_reg_260[14]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_260_reg[15] 
       (.C(ap_clk),
        .CE(Split_U0_src_cols_V_read),
        .D(if_dout[15]),
        .Q(src_rows_V_read_reg_260[15]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_260_reg[1] 
       (.C(ap_clk),
        .CE(Split_U0_src_cols_V_read),
        .D(if_dout[1]),
        .Q(src_rows_V_read_reg_260[1]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_260_reg[2] 
       (.C(ap_clk),
        .CE(Split_U0_src_cols_V_read),
        .D(if_dout[2]),
        .Q(src_rows_V_read_reg_260[2]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_260_reg[3] 
       (.C(ap_clk),
        .CE(Split_U0_src_cols_V_read),
        .D(if_dout[3]),
        .Q(src_rows_V_read_reg_260[3]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_260_reg[4] 
       (.C(ap_clk),
        .CE(Split_U0_src_cols_V_read),
        .D(if_dout[4]),
        .Q(src_rows_V_read_reg_260[4]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_260_reg[5] 
       (.C(ap_clk),
        .CE(Split_U0_src_cols_V_read),
        .D(if_dout[5]),
        .Q(src_rows_V_read_reg_260[5]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_260_reg[6] 
       (.C(ap_clk),
        .CE(Split_U0_src_cols_V_read),
        .D(if_dout[6]),
        .Q(src_rows_V_read_reg_260[6]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_260_reg[7] 
       (.C(ap_clk),
        .CE(Split_U0_src_cols_V_read),
        .D(if_dout[7]),
        .Q(src_rows_V_read_reg_260[7]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_260_reg[8] 
       (.C(ap_clk),
        .CE(Split_U0_src_cols_V_read),
        .D(if_dout[8]),
        .Q(src_rows_V_read_reg_260[8]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_260_reg[9] 
       (.C(ap_clk),
        .CE(Split_U0_src_cols_V_read),
        .D(if_dout[9]),
        .Q(src_rows_V_read_reg_260[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00FB0000)) 
    \t_V_4_reg_227[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[3]_i_3_n_0 ),
        .I3(CO),
        .I4(Q[1]),
        .O(t_V_4_reg_227));
  LUT3 #(
    .INIT(8'h04)) 
    \t_V_4_reg_227[0]_i_2 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[3]_i_3_n_0 ),
        .O(\t_V_4_reg_227[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_4_reg_227[0]_i_4 
       (.I0(t_V_4_reg_227_reg[0]),
        .O(\t_V_4_reg_227[0]_i_4_n_0 ));
  FDRE \t_V_4_reg_227_reg[0] 
       (.C(ap_clk),
        .CE(\t_V_4_reg_227[0]_i_2_n_0 ),
        .D(\t_V_4_reg_227_reg[0]_i_3_n_7 ),
        .Q(t_V_4_reg_227_reg[0]),
        .R(t_V_4_reg_227));
  CARRY4 \t_V_4_reg_227_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\t_V_4_reg_227_reg[0]_i_3_n_0 ,\t_V_4_reg_227_reg[0]_i_3_n_1 ,\t_V_4_reg_227_reg[0]_i_3_n_2 ,\t_V_4_reg_227_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_V_4_reg_227_reg[0]_i_3_n_4 ,\t_V_4_reg_227_reg[0]_i_3_n_5 ,\t_V_4_reg_227_reg[0]_i_3_n_6 ,\t_V_4_reg_227_reg[0]_i_3_n_7 }),
        .S({t_V_4_reg_227_reg[3:1],\t_V_4_reg_227[0]_i_4_n_0 }));
  FDRE \t_V_4_reg_227_reg[10] 
       (.C(ap_clk),
        .CE(\t_V_4_reg_227[0]_i_2_n_0 ),
        .D(\t_V_4_reg_227_reg[8]_i_1_n_5 ),
        .Q(t_V_4_reg_227_reg[10]),
        .R(t_V_4_reg_227));
  FDRE \t_V_4_reg_227_reg[11] 
       (.C(ap_clk),
        .CE(\t_V_4_reg_227[0]_i_2_n_0 ),
        .D(\t_V_4_reg_227_reg[8]_i_1_n_4 ),
        .Q(t_V_4_reg_227_reg[11]),
        .R(t_V_4_reg_227));
  FDRE \t_V_4_reg_227_reg[12] 
       (.C(ap_clk),
        .CE(\t_V_4_reg_227[0]_i_2_n_0 ),
        .D(\t_V_4_reg_227_reg[12]_i_1_n_7 ),
        .Q(t_V_4_reg_227_reg[12]),
        .R(t_V_4_reg_227));
  CARRY4 \t_V_4_reg_227_reg[12]_i_1 
       (.CI(\t_V_4_reg_227_reg[8]_i_1_n_0 ),
        .CO({\NLW_t_V_4_reg_227_reg[12]_i_1_CO_UNCONNECTED [3],\t_V_4_reg_227_reg[12]_i_1_n_1 ,\t_V_4_reg_227_reg[12]_i_1_n_2 ,\t_V_4_reg_227_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_4_reg_227_reg[12]_i_1_n_4 ,\t_V_4_reg_227_reg[12]_i_1_n_5 ,\t_V_4_reg_227_reg[12]_i_1_n_6 ,\t_V_4_reg_227_reg[12]_i_1_n_7 }),
        .S(t_V_4_reg_227_reg[15:12]));
  FDRE \t_V_4_reg_227_reg[13] 
       (.C(ap_clk),
        .CE(\t_V_4_reg_227[0]_i_2_n_0 ),
        .D(\t_V_4_reg_227_reg[12]_i_1_n_6 ),
        .Q(t_V_4_reg_227_reg[13]),
        .R(t_V_4_reg_227));
  FDRE \t_V_4_reg_227_reg[14] 
       (.C(ap_clk),
        .CE(\t_V_4_reg_227[0]_i_2_n_0 ),
        .D(\t_V_4_reg_227_reg[12]_i_1_n_5 ),
        .Q(t_V_4_reg_227_reg[14]),
        .R(t_V_4_reg_227));
  FDRE \t_V_4_reg_227_reg[15] 
       (.C(ap_clk),
        .CE(\t_V_4_reg_227[0]_i_2_n_0 ),
        .D(\t_V_4_reg_227_reg[12]_i_1_n_4 ),
        .Q(t_V_4_reg_227_reg[15]),
        .R(t_V_4_reg_227));
  FDRE \t_V_4_reg_227_reg[1] 
       (.C(ap_clk),
        .CE(\t_V_4_reg_227[0]_i_2_n_0 ),
        .D(\t_V_4_reg_227_reg[0]_i_3_n_6 ),
        .Q(t_V_4_reg_227_reg[1]),
        .R(t_V_4_reg_227));
  FDRE \t_V_4_reg_227_reg[2] 
       (.C(ap_clk),
        .CE(\t_V_4_reg_227[0]_i_2_n_0 ),
        .D(\t_V_4_reg_227_reg[0]_i_3_n_5 ),
        .Q(t_V_4_reg_227_reg[2]),
        .R(t_V_4_reg_227));
  FDRE \t_V_4_reg_227_reg[3] 
       (.C(ap_clk),
        .CE(\t_V_4_reg_227[0]_i_2_n_0 ),
        .D(\t_V_4_reg_227_reg[0]_i_3_n_4 ),
        .Q(t_V_4_reg_227_reg[3]),
        .R(t_V_4_reg_227));
  FDRE \t_V_4_reg_227_reg[4] 
       (.C(ap_clk),
        .CE(\t_V_4_reg_227[0]_i_2_n_0 ),
        .D(\t_V_4_reg_227_reg[4]_i_1_n_7 ),
        .Q(t_V_4_reg_227_reg[4]),
        .R(t_V_4_reg_227));
  CARRY4 \t_V_4_reg_227_reg[4]_i_1 
       (.CI(\t_V_4_reg_227_reg[0]_i_3_n_0 ),
        .CO({\t_V_4_reg_227_reg[4]_i_1_n_0 ,\t_V_4_reg_227_reg[4]_i_1_n_1 ,\t_V_4_reg_227_reg[4]_i_1_n_2 ,\t_V_4_reg_227_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_4_reg_227_reg[4]_i_1_n_4 ,\t_V_4_reg_227_reg[4]_i_1_n_5 ,\t_V_4_reg_227_reg[4]_i_1_n_6 ,\t_V_4_reg_227_reg[4]_i_1_n_7 }),
        .S(t_V_4_reg_227_reg[7:4]));
  FDRE \t_V_4_reg_227_reg[5] 
       (.C(ap_clk),
        .CE(\t_V_4_reg_227[0]_i_2_n_0 ),
        .D(\t_V_4_reg_227_reg[4]_i_1_n_6 ),
        .Q(t_V_4_reg_227_reg[5]),
        .R(t_V_4_reg_227));
  FDRE \t_V_4_reg_227_reg[6] 
       (.C(ap_clk),
        .CE(\t_V_4_reg_227[0]_i_2_n_0 ),
        .D(\t_V_4_reg_227_reg[4]_i_1_n_5 ),
        .Q(t_V_4_reg_227_reg[6]),
        .R(t_V_4_reg_227));
  FDRE \t_V_4_reg_227_reg[7] 
       (.C(ap_clk),
        .CE(\t_V_4_reg_227[0]_i_2_n_0 ),
        .D(\t_V_4_reg_227_reg[4]_i_1_n_4 ),
        .Q(t_V_4_reg_227_reg[7]),
        .R(t_V_4_reg_227));
  FDRE \t_V_4_reg_227_reg[8] 
       (.C(ap_clk),
        .CE(\t_V_4_reg_227[0]_i_2_n_0 ),
        .D(\t_V_4_reg_227_reg[8]_i_1_n_7 ),
        .Q(t_V_4_reg_227_reg[8]),
        .R(t_V_4_reg_227));
  CARRY4 \t_V_4_reg_227_reg[8]_i_1 
       (.CI(\t_V_4_reg_227_reg[4]_i_1_n_0 ),
        .CO({\t_V_4_reg_227_reg[8]_i_1_n_0 ,\t_V_4_reg_227_reg[8]_i_1_n_1 ,\t_V_4_reg_227_reg[8]_i_1_n_2 ,\t_V_4_reg_227_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_4_reg_227_reg[8]_i_1_n_4 ,\t_V_4_reg_227_reg[8]_i_1_n_5 ,\t_V_4_reg_227_reg[8]_i_1_n_6 ,\t_V_4_reg_227_reg[8]_i_1_n_7 }),
        .S(t_V_4_reg_227_reg[11:8]));
  FDRE \t_V_4_reg_227_reg[9] 
       (.C(ap_clk),
        .CE(\t_V_4_reg_227[0]_i_2_n_0 ),
        .D(\t_V_4_reg_227_reg[8]_i_1_n_6 ),
        .Q(t_V_4_reg_227_reg[9]),
        .R(t_V_4_reg_227));
  LUT5 #(
    .INIT(32'h00008000)) 
    \t_V_reg_216[15]_i_1 
       (.I0(Split_U0_ap_start),
        .I1(img_3_rows_V_c_empty_n),
        .I2(img_3_cols_V_c_empty_n),
        .I3(Q[0]),
        .I4(ap_CS_fsm_state5),
        .O(t_V_reg_216));
  FDRE \t_V_reg_216_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_274[0]),
        .Q(\t_V_reg_216_reg_n_0_[0] ),
        .R(t_V_reg_216));
  FDRE \t_V_reg_216_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_274[10]),
        .Q(\t_V_reg_216_reg_n_0_[10] ),
        .R(t_V_reg_216));
  FDRE \t_V_reg_216_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_274[11]),
        .Q(\t_V_reg_216_reg_n_0_[11] ),
        .R(t_V_reg_216));
  FDRE \t_V_reg_216_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_274[12]),
        .Q(\t_V_reg_216_reg_n_0_[12] ),
        .R(t_V_reg_216));
  FDRE \t_V_reg_216_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_274[13]),
        .Q(\t_V_reg_216_reg_n_0_[13] ),
        .R(t_V_reg_216));
  FDRE \t_V_reg_216_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_274[14]),
        .Q(\t_V_reg_216_reg_n_0_[14] ),
        .R(t_V_reg_216));
  FDRE \t_V_reg_216_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_274[15]),
        .Q(\t_V_reg_216_reg_n_0_[15] ),
        .R(t_V_reg_216));
  FDRE \t_V_reg_216_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_274[1]),
        .Q(\t_V_reg_216_reg_n_0_[1] ),
        .R(t_V_reg_216));
  FDRE \t_V_reg_216_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_274[2]),
        .Q(\t_V_reg_216_reg_n_0_[2] ),
        .R(t_V_reg_216));
  FDRE \t_V_reg_216_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_274[3]),
        .Q(\t_V_reg_216_reg_n_0_[3] ),
        .R(t_V_reg_216));
  FDRE \t_V_reg_216_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_274[4]),
        .Q(\t_V_reg_216_reg_n_0_[4] ),
        .R(t_V_reg_216));
  FDRE \t_V_reg_216_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_274[5]),
        .Q(\t_V_reg_216_reg_n_0_[5] ),
        .R(t_V_reg_216));
  FDRE \t_V_reg_216_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_274[6]),
        .Q(\t_V_reg_216_reg_n_0_[6] ),
        .R(t_V_reg_216));
  FDRE \t_V_reg_216_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_274[7]),
        .Q(\t_V_reg_216_reg_n_0_[7] ),
        .R(t_V_reg_216));
  FDRE \t_V_reg_216_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_274[8]),
        .Q(\t_V_reg_216_reg_n_0_[8] ),
        .R(t_V_reg_216));
  FDRE \t_V_reg_216_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_274[9]),
        .Q(\t_V_reg_216_reg_n_0_[9] ),
        .R(t_V_reg_216));
endmodule

(* ORIG_REF_NAME = "Threshold_l" *) 
module m3_for_arty_a7_threshold2_0_1_Threshold_l
   (exitcond_i_reg_287_pp0_iter1_reg,
    ap_enable_reg_pp0_iter2_reg_0,
    ap_block_pp0_stage0_subdone,
    CO,
    Q,
    Threshold_l_U0_ap_ready,
    Threshold_l_U0_src_data_stream_V_read,
    \mOutPtr_reg[0] ,
    mOutPtr110_out,
    mOutPtr110_out_0,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][7]_0 ,
    mOutPtr110_out_1,
    internal_full_n_reg,
    internal_full_n_reg_0,
    \ult_reg_296_reg[0]_0 ,
    \ult4_reg_301_reg[0]_0 ,
    ap_clk,
    ap_rst_n,
    Threshold_l_U0_src_cols_V_read,
    img_v_data_stream_0_empty_n,
    img_v_1_data_stream_s_full_n,
    ult4_fu_228_p2,
    ult_fu_223_p2,
    internal_full_n_reg_1,
    \mOutPtr_reg[0]_0 ,
    Split_U0_src_data_stream_1_V_read,
    img_v_data_stream_0_full_n,
    And_3_U0_src_2_data_stream_V_read,
    img_v_1_data_stream_s_empty_n,
    \SRL_SIG_reg[0]_2 ,
    Threshold_l_U0_ap_start,
    start_once_reg_reg,
    start_for_Threshold_l_U0_full_n,
    SS,
    if_dout,
    SR,
    \int_cols_reg[15] ,
    \int_max_v_reg[7] ,
    \int_min_v_reg[7] );
  output exitcond_i_reg_287_pp0_iter1_reg;
  output ap_enable_reg_pp0_iter2_reg_0;
  output ap_block_pp0_stage0_subdone;
  output [0:0]CO;
  output [2:0]Q;
  output Threshold_l_U0_ap_ready;
  output Threshold_l_U0_src_data_stream_V_read;
  output \mOutPtr_reg[0] ;
  output mOutPtr110_out;
  output mOutPtr110_out_0;
  output \SRL_SIG_reg[0][7] ;
  output \SRL_SIG_reg[0][7]_0 ;
  output mOutPtr110_out_1;
  output internal_full_n_reg;
  output internal_full_n_reg_0;
  output [7:0]\ult_reg_296_reg[0]_0 ;
  output [7:0]\ult4_reg_301_reg[0]_0 ;
  input ap_clk;
  input ap_rst_n;
  input Threshold_l_U0_src_cols_V_read;
  input img_v_data_stream_0_empty_n;
  input img_v_1_data_stream_s_full_n;
  input [0:0]ult4_fu_228_p2;
  input [0:0]ult_fu_223_p2;
  input internal_full_n_reg_1;
  input \mOutPtr_reg[0]_0 ;
  input Split_U0_src_data_stream_1_V_read;
  input img_v_data_stream_0_full_n;
  input And_3_U0_src_2_data_stream_V_read;
  input img_v_1_data_stream_s_empty_n;
  input [0:0]\SRL_SIG_reg[0]_2 ;
  input Threshold_l_U0_ap_start;
  input start_once_reg_reg;
  input start_for_Threshold_l_U0_full_n;
  input [0:0]SS;
  input [15:0]if_dout;
  input [0:0]SR;
  input [15:0]\int_cols_reg[15] ;
  input [7:0]\int_max_v_reg[7] ;
  input [7:0]\int_min_v_reg[7] ;

  wire And_3_U0_src_2_data_stream_V_read;
  wire [0:0]CO;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire [0:0]\SRL_SIG_reg[0]_2 ;
  wire [0:0]SS;
  wire Split_U0_src_data_stream_1_V_read;
  wire Threshold_l_U0_ap_ready;
  wire Threshold_l_U0_ap_start;
  wire Threshold_l_U0_src_cols_V_read;
  wire Threshold_l_U0_src_data_stream_V_read;
  wire \ap_CS_fsm[2]_i_10__3_n_0 ;
  wire \ap_CS_fsm[2]_i_2__1_n_0 ;
  wire \ap_CS_fsm[2]_i_5__5_n_0 ;
  wire \ap_CS_fsm[2]_i_6__3_n_0 ;
  wire \ap_CS_fsm[2]_i_7__3_n_0 ;
  wire \ap_CS_fsm[2]_i_8__3_n_0 ;
  wire \ap_CS_fsm[2]_i_9__3_n_0 ;
  wire \ap_CS_fsm[3]_i_10__2_n_0 ;
  wire \ap_CS_fsm[3]_i_5__3_n_0 ;
  wire \ap_CS_fsm[3]_i_6__3_n_0 ;
  wire \ap_CS_fsm[3]_i_7__3_n_0 ;
  wire \ap_CS_fsm[3]_i_8__3_n_0 ;
  wire \ap_CS_fsm[3]_i_9__3_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[2]_i_3__1_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_4__3_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_4__3_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_4__3_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_4__3_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_3__2_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_4__2_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_4__2_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_4__2_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_4__2_n_3 ;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__4_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__4_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2_i_1__2_n_0;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_rst_n;
  wire exitcond_i_reg_2870;
  wire \exitcond_i_reg_287[0]_i_1__1_n_0 ;
  wire exitcond_i_reg_287_pp0_iter1_reg;
  wire \exitcond_i_reg_287_pp0_iter1_reg[0]_i_1__1_n_0 ;
  wire \exitcond_i_reg_287_reg_n_0_[0] ;
  wire [15:0]i_V_fu_206_p2;
  wire [15:0]i_V_reg_282;
  wire \i_V_reg_282_reg[12]_i_1__1_n_0 ;
  wire \i_V_reg_282_reg[12]_i_1__1_n_1 ;
  wire \i_V_reg_282_reg[12]_i_1__1_n_2 ;
  wire \i_V_reg_282_reg[12]_i_1__1_n_3 ;
  wire \i_V_reg_282_reg[15]_i_1__1_n_2 ;
  wire \i_V_reg_282_reg[15]_i_1__1_n_3 ;
  wire \i_V_reg_282_reg[4]_i_1__1_n_0 ;
  wire \i_V_reg_282_reg[4]_i_1__1_n_1 ;
  wire \i_V_reg_282_reg[4]_i_1__1_n_2 ;
  wire \i_V_reg_282_reg[4]_i_1__1_n_3 ;
  wire \i_V_reg_282_reg[8]_i_1__1_n_0 ;
  wire \i_V_reg_282_reg[8]_i_1__1_n_1 ;
  wire \i_V_reg_282_reg[8]_i_1__1_n_2 ;
  wire \i_V_reg_282_reg[8]_i_1__1_n_3 ;
  wire [15:0]if_dout;
  wire img_v_1_data_stream_s_empty_n;
  wire img_v_1_data_stream_s_full_n;
  wire img_v_data_stream_0_empty_n;
  wire img_v_data_stream_0_full_n;
  wire [15:0]\int_cols_reg[15] ;
  wire [7:0]\int_max_v_reg[7] ;
  wire [7:0]\int_min_v_reg[7] ;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire mOutPtr110_out_1;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [15:0]src_cols_V_read_reg_273;
  wire [15:0]src_rows_V_read_reg_268;
  wire start_for_Threshold_l_U0_full_n;
  wire start_once_reg_reg;
  wire t_V_3_reg_190;
  wire t_V_3_reg_1900;
  wire \t_V_3_reg_190[0]_i_4_n_0 ;
  wire [15:0]t_V_3_reg_190_reg;
  wire \t_V_3_reg_190_reg[0]_i_3_n_0 ;
  wire \t_V_3_reg_190_reg[0]_i_3_n_1 ;
  wire \t_V_3_reg_190_reg[0]_i_3_n_2 ;
  wire \t_V_3_reg_190_reg[0]_i_3_n_3 ;
  wire \t_V_3_reg_190_reg[0]_i_3_n_4 ;
  wire \t_V_3_reg_190_reg[0]_i_3_n_5 ;
  wire \t_V_3_reg_190_reg[0]_i_3_n_6 ;
  wire \t_V_3_reg_190_reg[0]_i_3_n_7 ;
  wire \t_V_3_reg_190_reg[12]_i_1_n_1 ;
  wire \t_V_3_reg_190_reg[12]_i_1_n_2 ;
  wire \t_V_3_reg_190_reg[12]_i_1_n_3 ;
  wire \t_V_3_reg_190_reg[12]_i_1_n_4 ;
  wire \t_V_3_reg_190_reg[12]_i_1_n_5 ;
  wire \t_V_3_reg_190_reg[12]_i_1_n_6 ;
  wire \t_V_3_reg_190_reg[12]_i_1_n_7 ;
  wire \t_V_3_reg_190_reg[4]_i_1_n_0 ;
  wire \t_V_3_reg_190_reg[4]_i_1_n_1 ;
  wire \t_V_3_reg_190_reg[4]_i_1_n_2 ;
  wire \t_V_3_reg_190_reg[4]_i_1_n_3 ;
  wire \t_V_3_reg_190_reg[4]_i_1_n_4 ;
  wire \t_V_3_reg_190_reg[4]_i_1_n_5 ;
  wire \t_V_3_reg_190_reg[4]_i_1_n_6 ;
  wire \t_V_3_reg_190_reg[4]_i_1_n_7 ;
  wire \t_V_3_reg_190_reg[8]_i_1_n_0 ;
  wire \t_V_3_reg_190_reg[8]_i_1_n_1 ;
  wire \t_V_3_reg_190_reg[8]_i_1_n_2 ;
  wire \t_V_3_reg_190_reg[8]_i_1_n_3 ;
  wire \t_V_3_reg_190_reg[8]_i_1_n_4 ;
  wire \t_V_3_reg_190_reg[8]_i_1_n_5 ;
  wire \t_V_3_reg_190_reg[8]_i_1_n_6 ;
  wire \t_V_3_reg_190_reg[8]_i_1_n_7 ;
  wire \t_V_reg_179_reg_n_0_[0] ;
  wire \t_V_reg_179_reg_n_0_[10] ;
  wire \t_V_reg_179_reg_n_0_[11] ;
  wire \t_V_reg_179_reg_n_0_[12] ;
  wire \t_V_reg_179_reg_n_0_[13] ;
  wire \t_V_reg_179_reg_n_0_[14] ;
  wire \t_V_reg_179_reg_n_0_[15] ;
  wire \t_V_reg_179_reg_n_0_[1] ;
  wire \t_V_reg_179_reg_n_0_[2] ;
  wire \t_V_reg_179_reg_n_0_[3] ;
  wire \t_V_reg_179_reg_n_0_[4] ;
  wire \t_V_reg_179_reg_n_0_[5] ;
  wire \t_V_reg_179_reg_n_0_[6] ;
  wire \t_V_reg_179_reg_n_0_[7] ;
  wire \t_V_reg_179_reg_n_0_[8] ;
  wire \t_V_reg_179_reg_n_0_[9] ;
  wire [0:0]ult4_fu_228_p2;
  wire ult4_reg_301;
  wire \ult4_reg_301[0]_i_1__1_n_0 ;
  wire [7:0]\ult4_reg_301_reg[0]_0 ;
  wire [0:0]ult_fu_223_p2;
  wire ult_reg_296;
  wire \ult_reg_296[0]_i_1__1_n_0 ;
  wire [7:0]\ult_reg_296_reg[0]_0 ;
  wire [3:2]\NLW_ap_CS_fsm_reg[2]_i_3__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3__1_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_4__3_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[3]_i_3__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_3__2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_4__2_O_UNCONNECTED ;
  wire [3:2]\NLW_i_V_reg_282_reg[15]_i_1__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_V_reg_282_reg[15]_i_1__1_O_UNCONNECTED ;
  wire [3:3]\NLW_t_V_3_reg_190_reg[12]_i_1_CO_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hF101)) 
    \SRL_SIG[0][7]_i_1__10 
       (.I0(ult4_reg_301),
        .I1(ult_reg_296),
        .I2(\SRL_SIG_reg[0][7] ),
        .I3(\SRL_SIG_reg[0]_2 ),
        .O(\SRL_SIG_reg[0][7]_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1__5 
       (.I0(CO),
        .I1(Q[1]),
        .I2(Threshold_l_U0_src_cols_V_read),
        .I3(Q[0]),
        .O(ap_NS_fsm[0]));
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[1]_i_1__5 
       (.I0(Threshold_l_U0_src_cols_V_read),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_10__3 
       (.I0(\t_V_reg_179_reg_n_0_[1] ),
        .I1(src_rows_V_read_reg_268[1]),
        .I2(\t_V_reg_179_reg_n_0_[0] ),
        .I3(src_rows_V_read_reg_268[0]),
        .I4(src_rows_V_read_reg_268[2]),
        .I5(\t_V_reg_179_reg_n_0_[2] ),
        .O(\ap_CS_fsm[2]_i_10__3_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_CS_fsm[2]_i_1__5 
       (.I0(\ap_CS_fsm[2]_i_2__1_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(CO),
        .I3(Q[1]),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'h00005540)) 
    \ap_CS_fsm[2]_i_2__1 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(ap_block_pp0_stage0_subdone),
        .O(\ap_CS_fsm[2]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[2]_i_5__5 
       (.I0(src_rows_V_read_reg_268[15]),
        .I1(\t_V_reg_179_reg_n_0_[15] ),
        .O(\ap_CS_fsm[2]_i_5__5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6__3 
       (.I0(\t_V_reg_179_reg_n_0_[13] ),
        .I1(src_rows_V_read_reg_268[13]),
        .I2(\t_V_reg_179_reg_n_0_[12] ),
        .I3(src_rows_V_read_reg_268[12]),
        .I4(src_rows_V_read_reg_268[14]),
        .I5(\t_V_reg_179_reg_n_0_[14] ),
        .O(\ap_CS_fsm[2]_i_6__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_7__3 
       (.I0(\t_V_reg_179_reg_n_0_[10] ),
        .I1(src_rows_V_read_reg_268[10]),
        .I2(\t_V_reg_179_reg_n_0_[9] ),
        .I3(src_rows_V_read_reg_268[9]),
        .I4(src_rows_V_read_reg_268[11]),
        .I5(\t_V_reg_179_reg_n_0_[11] ),
        .O(\ap_CS_fsm[2]_i_7__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_8__3 
       (.I0(\t_V_reg_179_reg_n_0_[7] ),
        .I1(src_rows_V_read_reg_268[7]),
        .I2(\t_V_reg_179_reg_n_0_[6] ),
        .I3(src_rows_V_read_reg_268[6]),
        .I4(src_rows_V_read_reg_268[8]),
        .I5(\t_V_reg_179_reg_n_0_[8] ),
        .O(\ap_CS_fsm[2]_i_8__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_9__3 
       (.I0(\t_V_reg_179_reg_n_0_[4] ),
        .I1(src_rows_V_read_reg_268[4]),
        .I2(\t_V_reg_179_reg_n_0_[3] ),
        .I3(src_rows_V_read_reg_268[3]),
        .I4(src_rows_V_read_reg_268[5]),
        .I5(\t_V_reg_179_reg_n_0_[5] ),
        .O(\ap_CS_fsm[2]_i_9__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_10__2 
       (.I0(t_V_3_reg_190_reg[1]),
        .I1(src_cols_V_read_reg_273[1]),
        .I2(t_V_3_reg_190_reg[0]),
        .I3(src_cols_V_read_reg_273[0]),
        .I4(src_cols_V_read_reg_273[2]),
        .I5(t_V_3_reg_190_reg[2]),
        .O(\ap_CS_fsm[3]_i_10__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000022202020)) 
    \ap_CS_fsm[3]_i_1__5 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \ap_CS_fsm[3]_i_2__1 
       (.I0(img_v_data_stream_0_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_i_reg_287_reg_n_0_[0] ),
        .I3(img_v_1_data_stream_s_full_n),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(exitcond_i_reg_287_pp0_iter1_reg),
        .O(ap_block_pp0_stage0_subdone));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[3]_i_5__3 
       (.I0(src_cols_V_read_reg_273[15]),
        .I1(t_V_3_reg_190_reg[15]),
        .O(\ap_CS_fsm[3]_i_5__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_6__3 
       (.I0(t_V_3_reg_190_reg[13]),
        .I1(src_cols_V_read_reg_273[13]),
        .I2(t_V_3_reg_190_reg[12]),
        .I3(src_cols_V_read_reg_273[12]),
        .I4(src_cols_V_read_reg_273[14]),
        .I5(t_V_3_reg_190_reg[14]),
        .O(\ap_CS_fsm[3]_i_6__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_7__3 
       (.I0(t_V_3_reg_190_reg[10]),
        .I1(src_cols_V_read_reg_273[10]),
        .I2(t_V_3_reg_190_reg[9]),
        .I3(src_cols_V_read_reg_273[9]),
        .I4(src_cols_V_read_reg_273[11]),
        .I5(t_V_3_reg_190_reg[11]),
        .O(\ap_CS_fsm[3]_i_7__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_8__3 
       (.I0(t_V_3_reg_190_reg[7]),
        .I1(src_cols_V_read_reg_273[7]),
        .I2(t_V_3_reg_190_reg[6]),
        .I3(src_cols_V_read_reg_273[6]),
        .I4(src_cols_V_read_reg_273[8]),
        .I5(t_V_3_reg_190_reg[8]),
        .O(\ap_CS_fsm[3]_i_8__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_9__3 
       (.I0(t_V_3_reg_190_reg[4]),
        .I1(src_cols_V_read_reg_273[4]),
        .I2(t_V_3_reg_190_reg[3]),
        .I3(src_cols_V_read_reg_273[3]),
        .I4(src_cols_V_read_reg_273[5]),
        .I5(t_V_3_reg_190_reg[5]),
        .O(\ap_CS_fsm[3]_i_9__3_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[2]_i_3__1 
       (.CI(\ap_CS_fsm_reg[2]_i_4__3_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_3__1_CO_UNCONNECTED [3:2],CO,\ap_CS_fsm_reg[2]_i_3__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3__1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[2]_i_5__5_n_0 ,\ap_CS_fsm[2]_i_6__3_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_4__3 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_4__3_n_0 ,\ap_CS_fsm_reg[2]_i_4__3_n_1 ,\ap_CS_fsm_reg[2]_i_4__3_n_2 ,\ap_CS_fsm_reg[2]_i_4__3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_4__3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_7__3_n_0 ,\ap_CS_fsm[2]_i_8__3_n_0 ,\ap_CS_fsm[2]_i_9__3_n_0 ,\ap_CS_fsm[2]_i_10__3_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(Q[2]),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[3]_i_3__2 
       (.CI(\ap_CS_fsm_reg[3]_i_4__2_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[3]_i_3__2_CO_UNCONNECTED [3:2],ap_condition_pp0_exit_iter0_state3,\ap_CS_fsm_reg[3]_i_3__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_3__2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[3]_i_5__3_n_0 ,\ap_CS_fsm[3]_i_6__3_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_4__2 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_4__2_n_0 ,\ap_CS_fsm_reg[3]_i_4__2_n_1 ,\ap_CS_fsm_reg[3]_i_4__2_n_2 ,\ap_CS_fsm_reg[3]_i_4__2_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_4__2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_7__3_n_0 ,\ap_CS_fsm[3]_i_8__3_n_0 ,\ap_CS_fsm[3]_i_9__3_n_0 ,\ap_CS_fsm[3]_i_10__2_n_0 }));
  LUT6 #(
    .INIT(64'h0000AE00AE00AE00)) 
    ap_enable_reg_pp0_iter0_i_1__4
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(Q[1]),
        .I2(CO),
        .I3(ap_rst_n),
        .I4(exitcond_i_reg_2870),
        .I5(ap_condition_pp0_exit_iter0_state3),
        .O(ap_enable_reg_pp0_iter0_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter0_i_2__3
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone),
        .O(exitcond_i_reg_2870));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__4_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    ap_enable_reg_pp0_iter1_i_1__4
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_rst_n),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(ap_block_pp0_stage0_subdone),
        .O(ap_enable_reg_pp0_iter1_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__4_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC0A000A0C0A0C0A0)) 
    ap_enable_reg_pp0_iter2_i_1__2
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(CO),
        .I5(Q[1]),
        .O(ap_enable_reg_pp0_iter2_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__2_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_i_reg_287[0]_i_1__1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(\exitcond_i_reg_287_reg_n_0_[0] ),
        .O(\exitcond_i_reg_287[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_i_reg_287_pp0_iter1_reg[0]_i_1__1 
       (.I0(\exitcond_i_reg_287_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(exitcond_i_reg_287_pp0_iter1_reg),
        .O(\exitcond_i_reg_287_pp0_iter1_reg[0]_i_1__1_n_0 ));
  FDRE \exitcond_i_reg_287_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_reg_287_pp0_iter1_reg[0]_i_1__1_n_0 ),
        .Q(exitcond_i_reg_287_pp0_iter1_reg),
        .R(1'b0));
  FDRE \exitcond_i_reg_287_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_reg_287[0]_i_1__1_n_0 ),
        .Q(\exitcond_i_reg_287_reg_n_0_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_282[0]_i_1__1 
       (.I0(\t_V_reg_179_reg_n_0_[0] ),
        .O(i_V_fu_206_p2[0]));
  FDRE \i_V_reg_282_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_206_p2[0]),
        .Q(i_V_reg_282[0]),
        .R(1'b0));
  FDRE \i_V_reg_282_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_206_p2[10]),
        .Q(i_V_reg_282[10]),
        .R(1'b0));
  FDRE \i_V_reg_282_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_206_p2[11]),
        .Q(i_V_reg_282[11]),
        .R(1'b0));
  FDRE \i_V_reg_282_reg[12] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_206_p2[12]),
        .Q(i_V_reg_282[12]),
        .R(1'b0));
  CARRY4 \i_V_reg_282_reg[12]_i_1__1 
       (.CI(\i_V_reg_282_reg[8]_i_1__1_n_0 ),
        .CO({\i_V_reg_282_reg[12]_i_1__1_n_0 ,\i_V_reg_282_reg[12]_i_1__1_n_1 ,\i_V_reg_282_reg[12]_i_1__1_n_2 ,\i_V_reg_282_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_206_p2[12:9]),
        .S({\t_V_reg_179_reg_n_0_[12] ,\t_V_reg_179_reg_n_0_[11] ,\t_V_reg_179_reg_n_0_[10] ,\t_V_reg_179_reg_n_0_[9] }));
  FDRE \i_V_reg_282_reg[13] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_206_p2[13]),
        .Q(i_V_reg_282[13]),
        .R(1'b0));
  FDRE \i_V_reg_282_reg[14] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_206_p2[14]),
        .Q(i_V_reg_282[14]),
        .R(1'b0));
  FDRE \i_V_reg_282_reg[15] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_206_p2[15]),
        .Q(i_V_reg_282[15]),
        .R(1'b0));
  CARRY4 \i_V_reg_282_reg[15]_i_1__1 
       (.CI(\i_V_reg_282_reg[12]_i_1__1_n_0 ),
        .CO({\NLW_i_V_reg_282_reg[15]_i_1__1_CO_UNCONNECTED [3:2],\i_V_reg_282_reg[15]_i_1__1_n_2 ,\i_V_reg_282_reg[15]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_V_reg_282_reg[15]_i_1__1_O_UNCONNECTED [3],i_V_fu_206_p2[15:13]}),
        .S({1'b0,\t_V_reg_179_reg_n_0_[15] ,\t_V_reg_179_reg_n_0_[14] ,\t_V_reg_179_reg_n_0_[13] }));
  FDRE \i_V_reg_282_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_206_p2[1]),
        .Q(i_V_reg_282[1]),
        .R(1'b0));
  FDRE \i_V_reg_282_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_206_p2[2]),
        .Q(i_V_reg_282[2]),
        .R(1'b0));
  FDRE \i_V_reg_282_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_206_p2[3]),
        .Q(i_V_reg_282[3]),
        .R(1'b0));
  FDRE \i_V_reg_282_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_206_p2[4]),
        .Q(i_V_reg_282[4]),
        .R(1'b0));
  CARRY4 \i_V_reg_282_reg[4]_i_1__1 
       (.CI(1'b0),
        .CO({\i_V_reg_282_reg[4]_i_1__1_n_0 ,\i_V_reg_282_reg[4]_i_1__1_n_1 ,\i_V_reg_282_reg[4]_i_1__1_n_2 ,\i_V_reg_282_reg[4]_i_1__1_n_3 }),
        .CYINIT(\t_V_reg_179_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_206_p2[4:1]),
        .S({\t_V_reg_179_reg_n_0_[4] ,\t_V_reg_179_reg_n_0_[3] ,\t_V_reg_179_reg_n_0_[2] ,\t_V_reg_179_reg_n_0_[1] }));
  FDRE \i_V_reg_282_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_206_p2[5]),
        .Q(i_V_reg_282[5]),
        .R(1'b0));
  FDRE \i_V_reg_282_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_206_p2[6]),
        .Q(i_V_reg_282[6]),
        .R(1'b0));
  FDRE \i_V_reg_282_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_206_p2[7]),
        .Q(i_V_reg_282[7]),
        .R(1'b0));
  FDRE \i_V_reg_282_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_206_p2[8]),
        .Q(i_V_reg_282[8]),
        .R(1'b0));
  CARRY4 \i_V_reg_282_reg[8]_i_1__1 
       (.CI(\i_V_reg_282_reg[4]_i_1__1_n_0 ),
        .CO({\i_V_reg_282_reg[8]_i_1__1_n_0 ,\i_V_reg_282_reg[8]_i_1__1_n_1 ,\i_V_reg_282_reg[8]_i_1__1_n_2 ,\i_V_reg_282_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_206_p2[8:5]),
        .S({\t_V_reg_179_reg_n_0_[8] ,\t_V_reg_179_reg_n_0_[7] ,\t_V_reg_179_reg_n_0_[6] ,\t_V_reg_179_reg_n_0_[5] }));
  FDRE \i_V_reg_282_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_206_p2[9]),
        .Q(i_V_reg_282[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDFFF000000000000)) 
    internal_full_n_i_2__46
       (.I0(img_v_data_stream_0_empty_n),
        .I1(\exitcond_i_reg_287_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(exitcond_i_reg_2870),
        .I4(img_v_data_stream_0_full_n),
        .I5(Split_U0_src_data_stream_1_V_read),
        .O(internal_full_n_reg));
  LUT6 #(
    .INIT(64'h0000000000700000)) 
    internal_full_n_i_2__51
       (.I0(img_v_1_data_stream_s_empty_n),
        .I1(And_3_U0_src_2_data_stream_V_read),
        .I2(img_v_1_data_stream_s_full_n),
        .I3(exitcond_i_reg_287_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(ap_block_pp0_stage0_subdone),
        .O(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_3__2
       (.I0(CO),
        .I1(Q[1]),
        .O(Threshold_l_U0_ap_ready));
  LUT6 #(
    .INIT(64'h0000080008000800)) 
    internal_full_n_i_3__20
       (.I0(exitcond_i_reg_2870),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_i_reg_287_reg_n_0_[0] ),
        .I3(img_v_data_stream_0_empty_n),
        .I4(Split_U0_src_data_stream_1_V_read),
        .I5(img_v_data_stream_0_full_n),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'h8888808888888888)) 
    internal_full_n_i_3__23
       (.I0(And_3_U0_src_2_data_stream_V_read),
        .I1(img_v_1_data_stream_s_empty_n),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(exitcond_i_reg_287_pp0_iter1_reg),
        .I5(img_v_1_data_stream_s_full_n),
        .O(mOutPtr110_out_0));
  LUT6 #(
    .INIT(64'hDFFF20002000DFFF)) 
    \mOutPtr[0]_i_1__34 
       (.I0(img_v_data_stream_0_empty_n),
        .I1(\exitcond_i_reg_287_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(exitcond_i_reg_2870),
        .I4(internal_full_n_reg_1),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFF04FFFFFFFFFF)) 
    \mOutPtr[1]_i_2__11 
       (.I0(img_v_data_stream_0_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_i_reg_287_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(exitcond_i_reg_287_pp0_iter1_reg),
        .I5(img_v_1_data_stream_s_full_n),
        .O(\SRL_SIG_reg[0][7] ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \mOutPtr[1]_i_2__2 
       (.I0(\exitcond_i_reg_287_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(Threshold_l_U0_src_data_stream_V_read));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT5 #(
    .INIT(32'h00808080)) 
    \mOutPtr[3]_i_3__17 
       (.I0(Q[1]),
        .I1(CO),
        .I2(Threshold_l_U0_ap_start),
        .I3(start_once_reg_reg),
        .I4(start_for_Threshold_l_U0_full_n),
        .O(mOutPtr110_out_1));
  FDRE \p_thresh_max_reg_258_reg[0] 
       (.C(ap_clk),
        .CE(Threshold_l_U0_src_cols_V_read),
        .D(\int_max_v_reg[7] [0]),
        .Q(\ult_reg_296_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \p_thresh_max_reg_258_reg[1] 
       (.C(ap_clk),
        .CE(Threshold_l_U0_src_cols_V_read),
        .D(\int_max_v_reg[7] [1]),
        .Q(\ult_reg_296_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \p_thresh_max_reg_258_reg[2] 
       (.C(ap_clk),
        .CE(Threshold_l_U0_src_cols_V_read),
        .D(\int_max_v_reg[7] [2]),
        .Q(\ult_reg_296_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \p_thresh_max_reg_258_reg[3] 
       (.C(ap_clk),
        .CE(Threshold_l_U0_src_cols_V_read),
        .D(\int_max_v_reg[7] [3]),
        .Q(\ult_reg_296_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \p_thresh_max_reg_258_reg[4] 
       (.C(ap_clk),
        .CE(Threshold_l_U0_src_cols_V_read),
        .D(\int_max_v_reg[7] [4]),
        .Q(\ult_reg_296_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \p_thresh_max_reg_258_reg[5] 
       (.C(ap_clk),
        .CE(Threshold_l_U0_src_cols_V_read),
        .D(\int_max_v_reg[7] [5]),
        .Q(\ult_reg_296_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \p_thresh_max_reg_258_reg[6] 
       (.C(ap_clk),
        .CE(Threshold_l_U0_src_cols_V_read),
        .D(\int_max_v_reg[7] [6]),
        .Q(\ult_reg_296_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \p_thresh_max_reg_258_reg[7] 
       (.C(ap_clk),
        .CE(Threshold_l_U0_src_cols_V_read),
        .D(\int_max_v_reg[7] [7]),
        .Q(\ult_reg_296_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \p_thresh_min_reg_263_reg[0] 
       (.C(ap_clk),
        .CE(Threshold_l_U0_src_cols_V_read),
        .D(\int_min_v_reg[7] [0]),
        .Q(\ult4_reg_301_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \p_thresh_min_reg_263_reg[1] 
       (.C(ap_clk),
        .CE(Threshold_l_U0_src_cols_V_read),
        .D(\int_min_v_reg[7] [1]),
        .Q(\ult4_reg_301_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \p_thresh_min_reg_263_reg[2] 
       (.C(ap_clk),
        .CE(Threshold_l_U0_src_cols_V_read),
        .D(\int_min_v_reg[7] [2]),
        .Q(\ult4_reg_301_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \p_thresh_min_reg_263_reg[3] 
       (.C(ap_clk),
        .CE(Threshold_l_U0_src_cols_V_read),
        .D(\int_min_v_reg[7] [3]),
        .Q(\ult4_reg_301_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \p_thresh_min_reg_263_reg[4] 
       (.C(ap_clk),
        .CE(Threshold_l_U0_src_cols_V_read),
        .D(\int_min_v_reg[7] [4]),
        .Q(\ult4_reg_301_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \p_thresh_min_reg_263_reg[5] 
       (.C(ap_clk),
        .CE(Threshold_l_U0_src_cols_V_read),
        .D(\int_min_v_reg[7] [5]),
        .Q(\ult4_reg_301_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \p_thresh_min_reg_263_reg[6] 
       (.C(ap_clk),
        .CE(Threshold_l_U0_src_cols_V_read),
        .D(\int_min_v_reg[7] [6]),
        .Q(\ult4_reg_301_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \p_thresh_min_reg_263_reg[7] 
       (.C(ap_clk),
        .CE(Threshold_l_U0_src_cols_V_read),
        .D(\int_min_v_reg[7] [7]),
        .Q(\ult4_reg_301_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_273_reg[0] 
       (.C(ap_clk),
        .CE(Threshold_l_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [0]),
        .Q(src_cols_V_read_reg_273[0]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_273_reg[10] 
       (.C(ap_clk),
        .CE(Threshold_l_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [10]),
        .Q(src_cols_V_read_reg_273[10]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_273_reg[11] 
       (.C(ap_clk),
        .CE(Threshold_l_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [11]),
        .Q(src_cols_V_read_reg_273[11]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_273_reg[12] 
       (.C(ap_clk),
        .CE(Threshold_l_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [12]),
        .Q(src_cols_V_read_reg_273[12]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_273_reg[13] 
       (.C(ap_clk),
        .CE(Threshold_l_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [13]),
        .Q(src_cols_V_read_reg_273[13]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_273_reg[14] 
       (.C(ap_clk),
        .CE(Threshold_l_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [14]),
        .Q(src_cols_V_read_reg_273[14]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_273_reg[15] 
       (.C(ap_clk),
        .CE(Threshold_l_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [15]),
        .Q(src_cols_V_read_reg_273[15]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_273_reg[1] 
       (.C(ap_clk),
        .CE(Threshold_l_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [1]),
        .Q(src_cols_V_read_reg_273[1]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_273_reg[2] 
       (.C(ap_clk),
        .CE(Threshold_l_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [2]),
        .Q(src_cols_V_read_reg_273[2]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_273_reg[3] 
       (.C(ap_clk),
        .CE(Threshold_l_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [3]),
        .Q(src_cols_V_read_reg_273[3]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_273_reg[4] 
       (.C(ap_clk),
        .CE(Threshold_l_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [4]),
        .Q(src_cols_V_read_reg_273[4]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_273_reg[5] 
       (.C(ap_clk),
        .CE(Threshold_l_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [5]),
        .Q(src_cols_V_read_reg_273[5]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_273_reg[6] 
       (.C(ap_clk),
        .CE(Threshold_l_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [6]),
        .Q(src_cols_V_read_reg_273[6]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_273_reg[7] 
       (.C(ap_clk),
        .CE(Threshold_l_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [7]),
        .Q(src_cols_V_read_reg_273[7]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_273_reg[8] 
       (.C(ap_clk),
        .CE(Threshold_l_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [8]),
        .Q(src_cols_V_read_reg_273[8]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_273_reg[9] 
       (.C(ap_clk),
        .CE(Threshold_l_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [9]),
        .Q(src_cols_V_read_reg_273[9]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_268_reg[0] 
       (.C(ap_clk),
        .CE(Threshold_l_U0_src_cols_V_read),
        .D(if_dout[0]),
        .Q(src_rows_V_read_reg_268[0]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_268_reg[10] 
       (.C(ap_clk),
        .CE(Threshold_l_U0_src_cols_V_read),
        .D(if_dout[10]),
        .Q(src_rows_V_read_reg_268[10]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_268_reg[11] 
       (.C(ap_clk),
        .CE(Threshold_l_U0_src_cols_V_read),
        .D(if_dout[11]),
        .Q(src_rows_V_read_reg_268[11]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_268_reg[12] 
       (.C(ap_clk),
        .CE(Threshold_l_U0_src_cols_V_read),
        .D(if_dout[12]),
        .Q(src_rows_V_read_reg_268[12]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_268_reg[13] 
       (.C(ap_clk),
        .CE(Threshold_l_U0_src_cols_V_read),
        .D(if_dout[13]),
        .Q(src_rows_V_read_reg_268[13]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_268_reg[14] 
       (.C(ap_clk),
        .CE(Threshold_l_U0_src_cols_V_read),
        .D(if_dout[14]),
        .Q(src_rows_V_read_reg_268[14]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_268_reg[15] 
       (.C(ap_clk),
        .CE(Threshold_l_U0_src_cols_V_read),
        .D(if_dout[15]),
        .Q(src_rows_V_read_reg_268[15]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_268_reg[1] 
       (.C(ap_clk),
        .CE(Threshold_l_U0_src_cols_V_read),
        .D(if_dout[1]),
        .Q(src_rows_V_read_reg_268[1]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_268_reg[2] 
       (.C(ap_clk),
        .CE(Threshold_l_U0_src_cols_V_read),
        .D(if_dout[2]),
        .Q(src_rows_V_read_reg_268[2]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_268_reg[3] 
       (.C(ap_clk),
        .CE(Threshold_l_U0_src_cols_V_read),
        .D(if_dout[3]),
        .Q(src_rows_V_read_reg_268[3]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_268_reg[4] 
       (.C(ap_clk),
        .CE(Threshold_l_U0_src_cols_V_read),
        .D(if_dout[4]),
        .Q(src_rows_V_read_reg_268[4]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_268_reg[5] 
       (.C(ap_clk),
        .CE(Threshold_l_U0_src_cols_V_read),
        .D(if_dout[5]),
        .Q(src_rows_V_read_reg_268[5]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_268_reg[6] 
       (.C(ap_clk),
        .CE(Threshold_l_U0_src_cols_V_read),
        .D(if_dout[6]),
        .Q(src_rows_V_read_reg_268[6]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_268_reg[7] 
       (.C(ap_clk),
        .CE(Threshold_l_U0_src_cols_V_read),
        .D(if_dout[7]),
        .Q(src_rows_V_read_reg_268[7]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_268_reg[8] 
       (.C(ap_clk),
        .CE(Threshold_l_U0_src_cols_V_read),
        .D(if_dout[8]),
        .Q(src_rows_V_read_reg_268[8]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_268_reg[9] 
       (.C(ap_clk),
        .CE(Threshold_l_U0_src_cols_V_read),
        .D(if_dout[9]),
        .Q(src_rows_V_read_reg_268[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FFF700000000)) 
    \t_V_3_reg_190[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(CO),
        .I5(Q[1]),
        .O(t_V_3_reg_190));
  LUT4 #(
    .INIT(16'h0008)) 
    \t_V_3_reg_190[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(ap_block_pp0_stage0_subdone),
        .O(t_V_3_reg_1900));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_3_reg_190[0]_i_4 
       (.I0(t_V_3_reg_190_reg[0]),
        .O(\t_V_3_reg_190[0]_i_4_n_0 ));
  FDRE \t_V_3_reg_190_reg[0] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1900),
        .D(\t_V_3_reg_190_reg[0]_i_3_n_7 ),
        .Q(t_V_3_reg_190_reg[0]),
        .R(t_V_3_reg_190));
  CARRY4 \t_V_3_reg_190_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\t_V_3_reg_190_reg[0]_i_3_n_0 ,\t_V_3_reg_190_reg[0]_i_3_n_1 ,\t_V_3_reg_190_reg[0]_i_3_n_2 ,\t_V_3_reg_190_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_V_3_reg_190_reg[0]_i_3_n_4 ,\t_V_3_reg_190_reg[0]_i_3_n_5 ,\t_V_3_reg_190_reg[0]_i_3_n_6 ,\t_V_3_reg_190_reg[0]_i_3_n_7 }),
        .S({t_V_3_reg_190_reg[3:1],\t_V_3_reg_190[0]_i_4_n_0 }));
  FDRE \t_V_3_reg_190_reg[10] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1900),
        .D(\t_V_3_reg_190_reg[8]_i_1_n_5 ),
        .Q(t_V_3_reg_190_reg[10]),
        .R(t_V_3_reg_190));
  FDRE \t_V_3_reg_190_reg[11] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1900),
        .D(\t_V_3_reg_190_reg[8]_i_1_n_4 ),
        .Q(t_V_3_reg_190_reg[11]),
        .R(t_V_3_reg_190));
  FDRE \t_V_3_reg_190_reg[12] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1900),
        .D(\t_V_3_reg_190_reg[12]_i_1_n_7 ),
        .Q(t_V_3_reg_190_reg[12]),
        .R(t_V_3_reg_190));
  CARRY4 \t_V_3_reg_190_reg[12]_i_1 
       (.CI(\t_V_3_reg_190_reg[8]_i_1_n_0 ),
        .CO({\NLW_t_V_3_reg_190_reg[12]_i_1_CO_UNCONNECTED [3],\t_V_3_reg_190_reg[12]_i_1_n_1 ,\t_V_3_reg_190_reg[12]_i_1_n_2 ,\t_V_3_reg_190_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_190_reg[12]_i_1_n_4 ,\t_V_3_reg_190_reg[12]_i_1_n_5 ,\t_V_3_reg_190_reg[12]_i_1_n_6 ,\t_V_3_reg_190_reg[12]_i_1_n_7 }),
        .S(t_V_3_reg_190_reg[15:12]));
  FDRE \t_V_3_reg_190_reg[13] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1900),
        .D(\t_V_3_reg_190_reg[12]_i_1_n_6 ),
        .Q(t_V_3_reg_190_reg[13]),
        .R(t_V_3_reg_190));
  FDRE \t_V_3_reg_190_reg[14] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1900),
        .D(\t_V_3_reg_190_reg[12]_i_1_n_5 ),
        .Q(t_V_3_reg_190_reg[14]),
        .R(t_V_3_reg_190));
  FDRE \t_V_3_reg_190_reg[15] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1900),
        .D(\t_V_3_reg_190_reg[12]_i_1_n_4 ),
        .Q(t_V_3_reg_190_reg[15]),
        .R(t_V_3_reg_190));
  FDRE \t_V_3_reg_190_reg[1] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1900),
        .D(\t_V_3_reg_190_reg[0]_i_3_n_6 ),
        .Q(t_V_3_reg_190_reg[1]),
        .R(t_V_3_reg_190));
  FDRE \t_V_3_reg_190_reg[2] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1900),
        .D(\t_V_3_reg_190_reg[0]_i_3_n_5 ),
        .Q(t_V_3_reg_190_reg[2]),
        .R(t_V_3_reg_190));
  FDRE \t_V_3_reg_190_reg[3] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1900),
        .D(\t_V_3_reg_190_reg[0]_i_3_n_4 ),
        .Q(t_V_3_reg_190_reg[3]),
        .R(t_V_3_reg_190));
  FDRE \t_V_3_reg_190_reg[4] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1900),
        .D(\t_V_3_reg_190_reg[4]_i_1_n_7 ),
        .Q(t_V_3_reg_190_reg[4]),
        .R(t_V_3_reg_190));
  CARRY4 \t_V_3_reg_190_reg[4]_i_1 
       (.CI(\t_V_3_reg_190_reg[0]_i_3_n_0 ),
        .CO({\t_V_3_reg_190_reg[4]_i_1_n_0 ,\t_V_3_reg_190_reg[4]_i_1_n_1 ,\t_V_3_reg_190_reg[4]_i_1_n_2 ,\t_V_3_reg_190_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_190_reg[4]_i_1_n_4 ,\t_V_3_reg_190_reg[4]_i_1_n_5 ,\t_V_3_reg_190_reg[4]_i_1_n_6 ,\t_V_3_reg_190_reg[4]_i_1_n_7 }),
        .S(t_V_3_reg_190_reg[7:4]));
  FDRE \t_V_3_reg_190_reg[5] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1900),
        .D(\t_V_3_reg_190_reg[4]_i_1_n_6 ),
        .Q(t_V_3_reg_190_reg[5]),
        .R(t_V_3_reg_190));
  FDRE \t_V_3_reg_190_reg[6] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1900),
        .D(\t_V_3_reg_190_reg[4]_i_1_n_5 ),
        .Q(t_V_3_reg_190_reg[6]),
        .R(t_V_3_reg_190));
  FDRE \t_V_3_reg_190_reg[7] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1900),
        .D(\t_V_3_reg_190_reg[4]_i_1_n_4 ),
        .Q(t_V_3_reg_190_reg[7]),
        .R(t_V_3_reg_190));
  FDRE \t_V_3_reg_190_reg[8] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1900),
        .D(\t_V_3_reg_190_reg[8]_i_1_n_7 ),
        .Q(t_V_3_reg_190_reg[8]),
        .R(t_V_3_reg_190));
  CARRY4 \t_V_3_reg_190_reg[8]_i_1 
       (.CI(\t_V_3_reg_190_reg[4]_i_1_n_0 ),
        .CO({\t_V_3_reg_190_reg[8]_i_1_n_0 ,\t_V_3_reg_190_reg[8]_i_1_n_1 ,\t_V_3_reg_190_reg[8]_i_1_n_2 ,\t_V_3_reg_190_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_190_reg[8]_i_1_n_4 ,\t_V_3_reg_190_reg[8]_i_1_n_5 ,\t_V_3_reg_190_reg[8]_i_1_n_6 ,\t_V_3_reg_190_reg[8]_i_1_n_7 }),
        .S(t_V_3_reg_190_reg[11:8]));
  FDRE \t_V_3_reg_190_reg[9] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1900),
        .D(\t_V_3_reg_190_reg[8]_i_1_n_6 ),
        .Q(t_V_3_reg_190_reg[9]),
        .R(t_V_3_reg_190));
  FDRE \t_V_reg_179_reg[0] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_282[0]),
        .Q(\t_V_reg_179_reg_n_0_[0] ),
        .R(SR));
  FDRE \t_V_reg_179_reg[10] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_282[10]),
        .Q(\t_V_reg_179_reg_n_0_[10] ),
        .R(SR));
  FDRE \t_V_reg_179_reg[11] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_282[11]),
        .Q(\t_V_reg_179_reg_n_0_[11] ),
        .R(SR));
  FDRE \t_V_reg_179_reg[12] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_282[12]),
        .Q(\t_V_reg_179_reg_n_0_[12] ),
        .R(SR));
  FDRE \t_V_reg_179_reg[13] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_282[13]),
        .Q(\t_V_reg_179_reg_n_0_[13] ),
        .R(SR));
  FDRE \t_V_reg_179_reg[14] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_282[14]),
        .Q(\t_V_reg_179_reg_n_0_[14] ),
        .R(SR));
  FDRE \t_V_reg_179_reg[15] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_282[15]),
        .Q(\t_V_reg_179_reg_n_0_[15] ),
        .R(SR));
  FDRE \t_V_reg_179_reg[1] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_282[1]),
        .Q(\t_V_reg_179_reg_n_0_[1] ),
        .R(SR));
  FDRE \t_V_reg_179_reg[2] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_282[2]),
        .Q(\t_V_reg_179_reg_n_0_[2] ),
        .R(SR));
  FDRE \t_V_reg_179_reg[3] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_282[3]),
        .Q(\t_V_reg_179_reg_n_0_[3] ),
        .R(SR));
  FDRE \t_V_reg_179_reg[4] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_282[4]),
        .Q(\t_V_reg_179_reg_n_0_[4] ),
        .R(SR));
  FDRE \t_V_reg_179_reg[5] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_282[5]),
        .Q(\t_V_reg_179_reg_n_0_[5] ),
        .R(SR));
  FDRE \t_V_reg_179_reg[6] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_282[6]),
        .Q(\t_V_reg_179_reg_n_0_[6] ),
        .R(SR));
  FDRE \t_V_reg_179_reg[7] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_282[7]),
        .Q(\t_V_reg_179_reg_n_0_[7] ),
        .R(SR));
  FDRE \t_V_reg_179_reg[8] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_282[8]),
        .Q(\t_V_reg_179_reg_n_0_[8] ),
        .R(SR));
  FDRE \t_V_reg_179_reg[9] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_282[9]),
        .Q(\t_V_reg_179_reg_n_0_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \ult4_reg_301[0]_i_1__1 
       (.I0(ult4_fu_228_p2),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_i_reg_287_reg_n_0_[0] ),
        .I4(ult4_reg_301),
        .O(\ult4_reg_301[0]_i_1__1_n_0 ));
  FDRE \ult4_reg_301_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ult4_reg_301[0]_i_1__1_n_0 ),
        .Q(ult4_reg_301),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \ult_reg_296[0]_i_1__1 
       (.I0(ult_fu_223_p2),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_i_reg_287_reg_n_0_[0] ),
        .I4(ult_reg_296),
        .O(\ult_reg_296[0]_i_1__1_n_0 ));
  FDRE \ult_reg_296_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ult_reg_296[0]_i_1__1_n_0 ),
        .Q(ult_reg_296),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Threshold_l223" *) 
module m3_for_arty_a7_threshold2_0_1_Threshold_l223
   (exitcond_i_reg_287_pp0_iter1_reg,
    ap_enable_reg_pp0_iter2_reg_0,
    ap_block_pp0_stage0_subdone,
    CO,
    Q,
    Threshold_l223_U0_ap_ready,
    Threshold_l223_U0_src_data_stream_V_read,
    \mOutPtr_reg[0] ,
    mOutPtr110_out,
    mOutPtr110_out_0,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][7]_0 ,
    mOutPtr110_out_1,
    internal_full_n_reg,
    internal_full_n_reg_0,
    \ult_reg_296_reg[0]_0 ,
    \ult4_reg_301_reg[0]_0 ,
    ap_clk,
    ap_rst_n,
    Threshold_l223_U0_src_cols_V_read,
    img_h_data_stream_0_empty_n,
    img_h_1_data_stream_s_full_n,
    ult4_fu_228_p2,
    ult_fu_223_p2,
    internal_full_n_reg_1,
    \mOutPtr_reg[0]_0 ,
    Split_U0_src_data_stream_1_V_read,
    img_h_data_stream_0_full_n,
    And_3_U0_src_2_data_stream_V_read,
    img_h_1_data_stream_s_empty_n,
    \SRL_SIG_reg[0]_2 ,
    Threshold_l223_U0_ap_start,
    start_once_reg_reg,
    start_for_Threshold_l223_U0_full_n,
    SS,
    if_dout,
    SR,
    \int_cols_reg[15] ,
    \int_max_h_reg[7] ,
    \int_min_h_reg[7] );
  output exitcond_i_reg_287_pp0_iter1_reg;
  output ap_enable_reg_pp0_iter2_reg_0;
  output ap_block_pp0_stage0_subdone;
  output [0:0]CO;
  output [2:0]Q;
  output Threshold_l223_U0_ap_ready;
  output Threshold_l223_U0_src_data_stream_V_read;
  output \mOutPtr_reg[0] ;
  output mOutPtr110_out;
  output mOutPtr110_out_0;
  output \SRL_SIG_reg[0][7] ;
  output \SRL_SIG_reg[0][7]_0 ;
  output mOutPtr110_out_1;
  output internal_full_n_reg;
  output internal_full_n_reg_0;
  output [7:0]\ult_reg_296_reg[0]_0 ;
  output [7:0]\ult4_reg_301_reg[0]_0 ;
  input ap_clk;
  input ap_rst_n;
  input Threshold_l223_U0_src_cols_V_read;
  input img_h_data_stream_0_empty_n;
  input img_h_1_data_stream_s_full_n;
  input [0:0]ult4_fu_228_p2;
  input [0:0]ult_fu_223_p2;
  input internal_full_n_reg_1;
  input \mOutPtr_reg[0]_0 ;
  input Split_U0_src_data_stream_1_V_read;
  input img_h_data_stream_0_full_n;
  input And_3_U0_src_2_data_stream_V_read;
  input img_h_1_data_stream_s_empty_n;
  input [0:0]\SRL_SIG_reg[0]_2 ;
  input Threshold_l223_U0_ap_start;
  input start_once_reg_reg;
  input start_for_Threshold_l223_U0_full_n;
  input [0:0]SS;
  input [15:0]if_dout;
  input [0:0]SR;
  input [15:0]\int_cols_reg[15] ;
  input [7:0]\int_max_h_reg[7] ;
  input [7:0]\int_min_h_reg[7] ;

  wire And_3_U0_src_2_data_stream_V_read;
  wire [0:0]CO;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire [0:0]\SRL_SIG_reg[0]_2 ;
  wire [0:0]SS;
  wire Split_U0_src_data_stream_1_V_read;
  wire Threshold_l223_U0_ap_ready;
  wire Threshold_l223_U0_ap_start;
  wire Threshold_l223_U0_src_cols_V_read;
  wire Threshold_l223_U0_src_data_stream_V_read;
  wire \ap_CS_fsm[2]_i_10__1_n_0 ;
  wire \ap_CS_fsm[2]_i_2_n_0 ;
  wire \ap_CS_fsm[2]_i_5__3_n_0 ;
  wire \ap_CS_fsm[2]_i_6__1_n_0 ;
  wire \ap_CS_fsm[2]_i_7__1_n_0 ;
  wire \ap_CS_fsm[2]_i_8__1_n_0 ;
  wire \ap_CS_fsm[2]_i_9__1_n_0 ;
  wire \ap_CS_fsm[3]_i_10__0_n_0 ;
  wire \ap_CS_fsm[3]_i_5__1_n_0 ;
  wire \ap_CS_fsm[3]_i_6__1_n_0 ;
  wire \ap_CS_fsm[3]_i_7__1_n_0 ;
  wire \ap_CS_fsm[3]_i_8__1_n_0 ;
  wire \ap_CS_fsm[3]_i_9__1_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[2]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_4__1_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_4__1_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_4__1_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_4__1_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_3__0_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_4__0_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_4__0_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_4__0_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_4__0_n_3 ;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__2_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_rst_n;
  wire exitcond_i_reg_2870;
  wire \exitcond_i_reg_287[0]_i_1_n_0 ;
  wire exitcond_i_reg_287_pp0_iter1_reg;
  wire \exitcond_i_reg_287_pp0_iter1_reg[0]_i_1_n_0 ;
  wire \exitcond_i_reg_287_reg_n_0_[0] ;
  wire [15:0]i_V_fu_206_p2;
  wire [15:0]i_V_reg_282;
  wire \i_V_reg_282_reg[12]_i_1_n_0 ;
  wire \i_V_reg_282_reg[12]_i_1_n_1 ;
  wire \i_V_reg_282_reg[12]_i_1_n_2 ;
  wire \i_V_reg_282_reg[12]_i_1_n_3 ;
  wire \i_V_reg_282_reg[15]_i_1_n_2 ;
  wire \i_V_reg_282_reg[15]_i_1_n_3 ;
  wire \i_V_reg_282_reg[4]_i_1_n_0 ;
  wire \i_V_reg_282_reg[4]_i_1_n_1 ;
  wire \i_V_reg_282_reg[4]_i_1_n_2 ;
  wire \i_V_reg_282_reg[4]_i_1_n_3 ;
  wire \i_V_reg_282_reg[8]_i_1_n_0 ;
  wire \i_V_reg_282_reg[8]_i_1_n_1 ;
  wire \i_V_reg_282_reg[8]_i_1_n_2 ;
  wire \i_V_reg_282_reg[8]_i_1_n_3 ;
  wire [15:0]if_dout;
  wire img_h_1_data_stream_s_empty_n;
  wire img_h_1_data_stream_s_full_n;
  wire img_h_data_stream_0_empty_n;
  wire img_h_data_stream_0_full_n;
  wire [15:0]\int_cols_reg[15] ;
  wire [7:0]\int_max_h_reg[7] ;
  wire [7:0]\int_min_h_reg[7] ;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire mOutPtr110_out_1;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [15:0]src_cols_V_read_reg_273;
  wire [15:0]src_rows_V_read_reg_268;
  wire start_for_Threshold_l223_U0_full_n;
  wire start_once_reg_reg;
  wire t_V_2_reg_190;
  wire t_V_2_reg_1900;
  wire \t_V_2_reg_190[0]_i_4_n_0 ;
  wire [15:0]t_V_2_reg_190_reg;
  wire \t_V_2_reg_190_reg[0]_i_3_n_0 ;
  wire \t_V_2_reg_190_reg[0]_i_3_n_1 ;
  wire \t_V_2_reg_190_reg[0]_i_3_n_2 ;
  wire \t_V_2_reg_190_reg[0]_i_3_n_3 ;
  wire \t_V_2_reg_190_reg[0]_i_3_n_4 ;
  wire \t_V_2_reg_190_reg[0]_i_3_n_5 ;
  wire \t_V_2_reg_190_reg[0]_i_3_n_6 ;
  wire \t_V_2_reg_190_reg[0]_i_3_n_7 ;
  wire \t_V_2_reg_190_reg[12]_i_1_n_1 ;
  wire \t_V_2_reg_190_reg[12]_i_1_n_2 ;
  wire \t_V_2_reg_190_reg[12]_i_1_n_3 ;
  wire \t_V_2_reg_190_reg[12]_i_1_n_4 ;
  wire \t_V_2_reg_190_reg[12]_i_1_n_5 ;
  wire \t_V_2_reg_190_reg[12]_i_1_n_6 ;
  wire \t_V_2_reg_190_reg[12]_i_1_n_7 ;
  wire \t_V_2_reg_190_reg[4]_i_1_n_0 ;
  wire \t_V_2_reg_190_reg[4]_i_1_n_1 ;
  wire \t_V_2_reg_190_reg[4]_i_1_n_2 ;
  wire \t_V_2_reg_190_reg[4]_i_1_n_3 ;
  wire \t_V_2_reg_190_reg[4]_i_1_n_4 ;
  wire \t_V_2_reg_190_reg[4]_i_1_n_5 ;
  wire \t_V_2_reg_190_reg[4]_i_1_n_6 ;
  wire \t_V_2_reg_190_reg[4]_i_1_n_7 ;
  wire \t_V_2_reg_190_reg[8]_i_1_n_0 ;
  wire \t_V_2_reg_190_reg[8]_i_1_n_1 ;
  wire \t_V_2_reg_190_reg[8]_i_1_n_2 ;
  wire \t_V_2_reg_190_reg[8]_i_1_n_3 ;
  wire \t_V_2_reg_190_reg[8]_i_1_n_4 ;
  wire \t_V_2_reg_190_reg[8]_i_1_n_5 ;
  wire \t_V_2_reg_190_reg[8]_i_1_n_6 ;
  wire \t_V_2_reg_190_reg[8]_i_1_n_7 ;
  wire \t_V_reg_179_reg_n_0_[0] ;
  wire \t_V_reg_179_reg_n_0_[10] ;
  wire \t_V_reg_179_reg_n_0_[11] ;
  wire \t_V_reg_179_reg_n_0_[12] ;
  wire \t_V_reg_179_reg_n_0_[13] ;
  wire \t_V_reg_179_reg_n_0_[14] ;
  wire \t_V_reg_179_reg_n_0_[15] ;
  wire \t_V_reg_179_reg_n_0_[1] ;
  wire \t_V_reg_179_reg_n_0_[2] ;
  wire \t_V_reg_179_reg_n_0_[3] ;
  wire \t_V_reg_179_reg_n_0_[4] ;
  wire \t_V_reg_179_reg_n_0_[5] ;
  wire \t_V_reg_179_reg_n_0_[6] ;
  wire \t_V_reg_179_reg_n_0_[7] ;
  wire \t_V_reg_179_reg_n_0_[8] ;
  wire \t_V_reg_179_reg_n_0_[9] ;
  wire [0:0]ult4_fu_228_p2;
  wire ult4_reg_301;
  wire \ult4_reg_301[0]_i_1_n_0 ;
  wire [7:0]\ult4_reg_301_reg[0]_0 ;
  wire [0:0]ult_fu_223_p2;
  wire ult_reg_296;
  wire \ult_reg_296[0]_i_1_n_0 ;
  wire [7:0]\ult_reg_296_reg[0]_0 ;
  wire [3:2]\NLW_ap_CS_fsm_reg[2]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_4__1_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[3]_i_3__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_3__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_4__0_O_UNCONNECTED ;
  wire [3:2]\NLW_i_V_reg_282_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_V_reg_282_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_t_V_2_reg_190_reg[12]_i_1_CO_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hF101)) 
    \SRL_SIG[0][7]_i_1__8 
       (.I0(ult4_reg_301),
        .I1(ult_reg_296),
        .I2(\SRL_SIG_reg[0][7] ),
        .I3(\SRL_SIG_reg[0]_2 ),
        .O(\SRL_SIG_reg[0][7]_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(CO),
        .I1(Q[1]),
        .I2(Threshold_l223_U0_src_cols_V_read),
        .I3(Q[0]),
        .O(ap_NS_fsm[0]));
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(Threshold_l223_U0_src_cols_V_read),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_10__1 
       (.I0(\t_V_reg_179_reg_n_0_[1] ),
        .I1(src_rows_V_read_reg_268[1]),
        .I2(\t_V_reg_179_reg_n_0_[0] ),
        .I3(src_rows_V_read_reg_268[0]),
        .I4(src_rows_V_read_reg_268[2]),
        .I5(\t_V_reg_179_reg_n_0_[2] ),
        .O(\ap_CS_fsm[2]_i_10__1_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(\ap_CS_fsm[2]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(CO),
        .I3(Q[1]),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'h00005540)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(ap_block_pp0_stage0_subdone),
        .O(\ap_CS_fsm[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[2]_i_5__3 
       (.I0(src_rows_V_read_reg_268[15]),
        .I1(\t_V_reg_179_reg_n_0_[15] ),
        .O(\ap_CS_fsm[2]_i_5__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6__1 
       (.I0(\t_V_reg_179_reg_n_0_[13] ),
        .I1(src_rows_V_read_reg_268[13]),
        .I2(\t_V_reg_179_reg_n_0_[12] ),
        .I3(src_rows_V_read_reg_268[12]),
        .I4(src_rows_V_read_reg_268[14]),
        .I5(\t_V_reg_179_reg_n_0_[14] ),
        .O(\ap_CS_fsm[2]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_7__1 
       (.I0(\t_V_reg_179_reg_n_0_[10] ),
        .I1(src_rows_V_read_reg_268[10]),
        .I2(\t_V_reg_179_reg_n_0_[9] ),
        .I3(src_rows_V_read_reg_268[9]),
        .I4(src_rows_V_read_reg_268[11]),
        .I5(\t_V_reg_179_reg_n_0_[11] ),
        .O(\ap_CS_fsm[2]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_8__1 
       (.I0(\t_V_reg_179_reg_n_0_[7] ),
        .I1(src_rows_V_read_reg_268[7]),
        .I2(\t_V_reg_179_reg_n_0_[6] ),
        .I3(src_rows_V_read_reg_268[6]),
        .I4(src_rows_V_read_reg_268[8]),
        .I5(\t_V_reg_179_reg_n_0_[8] ),
        .O(\ap_CS_fsm[2]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_9__1 
       (.I0(\t_V_reg_179_reg_n_0_[4] ),
        .I1(src_rows_V_read_reg_268[4]),
        .I2(\t_V_reg_179_reg_n_0_[3] ),
        .I3(src_rows_V_read_reg_268[3]),
        .I4(src_rows_V_read_reg_268[5]),
        .I5(\t_V_reg_179_reg_n_0_[5] ),
        .O(\ap_CS_fsm[2]_i_9__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_10__0 
       (.I0(t_V_2_reg_190_reg[1]),
        .I1(src_cols_V_read_reg_273[1]),
        .I2(t_V_2_reg_190_reg[0]),
        .I3(src_cols_V_read_reg_273[0]),
        .I4(src_cols_V_read_reg_273[2]),
        .I5(t_V_2_reg_190_reg[2]),
        .O(\ap_CS_fsm[3]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000022202020)) 
    \ap_CS_fsm[3]_i_1__3 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(img_h_data_stream_0_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_i_reg_287_reg_n_0_[0] ),
        .I3(img_h_1_data_stream_s_full_n),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(exitcond_i_reg_287_pp0_iter1_reg),
        .O(ap_block_pp0_stage0_subdone));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[3]_i_5__1 
       (.I0(src_cols_V_read_reg_273[15]),
        .I1(t_V_2_reg_190_reg[15]),
        .O(\ap_CS_fsm[3]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_6__1 
       (.I0(t_V_2_reg_190_reg[13]),
        .I1(src_cols_V_read_reg_273[13]),
        .I2(t_V_2_reg_190_reg[12]),
        .I3(src_cols_V_read_reg_273[12]),
        .I4(src_cols_V_read_reg_273[14]),
        .I5(t_V_2_reg_190_reg[14]),
        .O(\ap_CS_fsm[3]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_7__1 
       (.I0(t_V_2_reg_190_reg[10]),
        .I1(src_cols_V_read_reg_273[10]),
        .I2(t_V_2_reg_190_reg[9]),
        .I3(src_cols_V_read_reg_273[9]),
        .I4(src_cols_V_read_reg_273[11]),
        .I5(t_V_2_reg_190_reg[11]),
        .O(\ap_CS_fsm[3]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_8__1 
       (.I0(t_V_2_reg_190_reg[7]),
        .I1(src_cols_V_read_reg_273[7]),
        .I2(t_V_2_reg_190_reg[6]),
        .I3(src_cols_V_read_reg_273[6]),
        .I4(src_cols_V_read_reg_273[8]),
        .I5(t_V_2_reg_190_reg[8]),
        .O(\ap_CS_fsm[3]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_9__1 
       (.I0(t_V_2_reg_190_reg[4]),
        .I1(src_cols_V_read_reg_273[4]),
        .I2(t_V_2_reg_190_reg[3]),
        .I3(src_cols_V_read_reg_273[3]),
        .I4(src_cols_V_read_reg_273[5]),
        .I5(t_V_2_reg_190_reg[5]),
        .O(\ap_CS_fsm[3]_i_9__1_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[2]_i_3 
       (.CI(\ap_CS_fsm_reg[2]_i_4__1_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_3_CO_UNCONNECTED [3:2],CO,\ap_CS_fsm_reg[2]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[2]_i_5__3_n_0 ,\ap_CS_fsm[2]_i_6__1_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_4__1 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_4__1_n_0 ,\ap_CS_fsm_reg[2]_i_4__1_n_1 ,\ap_CS_fsm_reg[2]_i_4__1_n_2 ,\ap_CS_fsm_reg[2]_i_4__1_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_4__1_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_7__1_n_0 ,\ap_CS_fsm[2]_i_8__1_n_0 ,\ap_CS_fsm[2]_i_9__1_n_0 ,\ap_CS_fsm[2]_i_10__1_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(Q[2]),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[3]_i_3__0 
       (.CI(\ap_CS_fsm_reg[3]_i_4__0_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[3]_i_3__0_CO_UNCONNECTED [3:2],ap_condition_pp0_exit_iter0_state3,\ap_CS_fsm_reg[3]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_3__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[3]_i_5__1_n_0 ,\ap_CS_fsm[3]_i_6__1_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_4__0 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_4__0_n_0 ,\ap_CS_fsm_reg[3]_i_4__0_n_1 ,\ap_CS_fsm_reg[3]_i_4__0_n_2 ,\ap_CS_fsm_reg[3]_i_4__0_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_4__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_7__1_n_0 ,\ap_CS_fsm[3]_i_8__1_n_0 ,\ap_CS_fsm[3]_i_9__1_n_0 ,\ap_CS_fsm[3]_i_10__0_n_0 }));
  LUT6 #(
    .INIT(64'h0000AE00AE00AE00)) 
    ap_enable_reg_pp0_iter0_i_1__2
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(Q[1]),
        .I2(CO),
        .I3(ap_rst_n),
        .I4(exitcond_i_reg_2870),
        .I5(ap_condition_pp0_exit_iter0_state3),
        .O(ap_enable_reg_pp0_iter0_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter0_i_2__1
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone),
        .O(exitcond_i_reg_2870));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__2_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_rst_n),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(ap_block_pp0_stage0_subdone),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC0A000A0C0A0C0A0)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(CO),
        .I5(Q[1]),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_i_reg_287[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(\exitcond_i_reg_287_reg_n_0_[0] ),
        .O(\exitcond_i_reg_287[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_i_reg_287_pp0_iter1_reg[0]_i_1 
       (.I0(\exitcond_i_reg_287_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(exitcond_i_reg_287_pp0_iter1_reg),
        .O(\exitcond_i_reg_287_pp0_iter1_reg[0]_i_1_n_0 ));
  FDRE \exitcond_i_reg_287_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_reg_287_pp0_iter1_reg[0]_i_1_n_0 ),
        .Q(exitcond_i_reg_287_pp0_iter1_reg),
        .R(1'b0));
  FDRE \exitcond_i_reg_287_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_reg_287[0]_i_1_n_0 ),
        .Q(\exitcond_i_reg_287_reg_n_0_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_282[0]_i_1 
       (.I0(\t_V_reg_179_reg_n_0_[0] ),
        .O(i_V_fu_206_p2[0]));
  FDRE \i_V_reg_282_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_206_p2[0]),
        .Q(i_V_reg_282[0]),
        .R(1'b0));
  FDRE \i_V_reg_282_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_206_p2[10]),
        .Q(i_V_reg_282[10]),
        .R(1'b0));
  FDRE \i_V_reg_282_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_206_p2[11]),
        .Q(i_V_reg_282[11]),
        .R(1'b0));
  FDRE \i_V_reg_282_reg[12] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_206_p2[12]),
        .Q(i_V_reg_282[12]),
        .R(1'b0));
  CARRY4 \i_V_reg_282_reg[12]_i_1 
       (.CI(\i_V_reg_282_reg[8]_i_1_n_0 ),
        .CO({\i_V_reg_282_reg[12]_i_1_n_0 ,\i_V_reg_282_reg[12]_i_1_n_1 ,\i_V_reg_282_reg[12]_i_1_n_2 ,\i_V_reg_282_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_206_p2[12:9]),
        .S({\t_V_reg_179_reg_n_0_[12] ,\t_V_reg_179_reg_n_0_[11] ,\t_V_reg_179_reg_n_0_[10] ,\t_V_reg_179_reg_n_0_[9] }));
  FDRE \i_V_reg_282_reg[13] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_206_p2[13]),
        .Q(i_V_reg_282[13]),
        .R(1'b0));
  FDRE \i_V_reg_282_reg[14] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_206_p2[14]),
        .Q(i_V_reg_282[14]),
        .R(1'b0));
  FDRE \i_V_reg_282_reg[15] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_206_p2[15]),
        .Q(i_V_reg_282[15]),
        .R(1'b0));
  CARRY4 \i_V_reg_282_reg[15]_i_1 
       (.CI(\i_V_reg_282_reg[12]_i_1_n_0 ),
        .CO({\NLW_i_V_reg_282_reg[15]_i_1_CO_UNCONNECTED [3:2],\i_V_reg_282_reg[15]_i_1_n_2 ,\i_V_reg_282_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_V_reg_282_reg[15]_i_1_O_UNCONNECTED [3],i_V_fu_206_p2[15:13]}),
        .S({1'b0,\t_V_reg_179_reg_n_0_[15] ,\t_V_reg_179_reg_n_0_[14] ,\t_V_reg_179_reg_n_0_[13] }));
  FDRE \i_V_reg_282_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_206_p2[1]),
        .Q(i_V_reg_282[1]),
        .R(1'b0));
  FDRE \i_V_reg_282_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_206_p2[2]),
        .Q(i_V_reg_282[2]),
        .R(1'b0));
  FDRE \i_V_reg_282_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_206_p2[3]),
        .Q(i_V_reg_282[3]),
        .R(1'b0));
  FDRE \i_V_reg_282_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_206_p2[4]),
        .Q(i_V_reg_282[4]),
        .R(1'b0));
  CARRY4 \i_V_reg_282_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_V_reg_282_reg[4]_i_1_n_0 ,\i_V_reg_282_reg[4]_i_1_n_1 ,\i_V_reg_282_reg[4]_i_1_n_2 ,\i_V_reg_282_reg[4]_i_1_n_3 }),
        .CYINIT(\t_V_reg_179_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_206_p2[4:1]),
        .S({\t_V_reg_179_reg_n_0_[4] ,\t_V_reg_179_reg_n_0_[3] ,\t_V_reg_179_reg_n_0_[2] ,\t_V_reg_179_reg_n_0_[1] }));
  FDRE \i_V_reg_282_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_206_p2[5]),
        .Q(i_V_reg_282[5]),
        .R(1'b0));
  FDRE \i_V_reg_282_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_206_p2[6]),
        .Q(i_V_reg_282[6]),
        .R(1'b0));
  FDRE \i_V_reg_282_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_206_p2[7]),
        .Q(i_V_reg_282[7]),
        .R(1'b0));
  FDRE \i_V_reg_282_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_206_p2[8]),
        .Q(i_V_reg_282[8]),
        .R(1'b0));
  CARRY4 \i_V_reg_282_reg[8]_i_1 
       (.CI(\i_V_reg_282_reg[4]_i_1_n_0 ),
        .CO({\i_V_reg_282_reg[8]_i_1_n_0 ,\i_V_reg_282_reg[8]_i_1_n_1 ,\i_V_reg_282_reg[8]_i_1_n_2 ,\i_V_reg_282_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_206_p2[8:5]),
        .S({\t_V_reg_179_reg_n_0_[8] ,\t_V_reg_179_reg_n_0_[7] ,\t_V_reg_179_reg_n_0_[6] ,\t_V_reg_179_reg_n_0_[5] }));
  FDRE \i_V_reg_282_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_206_p2[9]),
        .Q(i_V_reg_282[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDFFF000000000000)) 
    internal_full_n_i_2__48
       (.I0(img_h_data_stream_0_empty_n),
        .I1(\exitcond_i_reg_287_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(exitcond_i_reg_2870),
        .I4(img_h_data_stream_0_full_n),
        .I5(Split_U0_src_data_stream_1_V_read),
        .O(internal_full_n_reg));
  LUT6 #(
    .INIT(64'h0000000000700000)) 
    internal_full_n_i_2__49
       (.I0(img_h_1_data_stream_s_empty_n),
        .I1(And_3_U0_src_2_data_stream_V_read),
        .I2(img_h_1_data_stream_s_full_n),
        .I3(exitcond_i_reg_287_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(ap_block_pp0_stage0_subdone),
        .O(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_3__0
       (.I0(CO),
        .I1(Q[1]),
        .O(Threshold_l223_U0_ap_ready));
  LUT6 #(
    .INIT(64'h0000080008000800)) 
    internal_full_n_i_3__18
       (.I0(exitcond_i_reg_2870),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_i_reg_287_reg_n_0_[0] ),
        .I3(img_h_data_stream_0_empty_n),
        .I4(Split_U0_src_data_stream_1_V_read),
        .I5(img_h_data_stream_0_full_n),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'h8888808888888888)) 
    internal_full_n_i_3__21
       (.I0(And_3_U0_src_2_data_stream_V_read),
        .I1(img_h_1_data_stream_s_empty_n),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(exitcond_i_reg_287_pp0_iter1_reg),
        .I5(img_h_1_data_stream_s_full_n),
        .O(mOutPtr110_out_0));
  LUT6 #(
    .INIT(64'hDFFF20002000DFFF)) 
    \mOutPtr[0]_i_1__32 
       (.I0(img_h_data_stream_0_empty_n),
        .I1(\exitcond_i_reg_287_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(exitcond_i_reg_2870),
        .I4(internal_full_n_reg_1),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \mOutPtr[1]_i_2__0 
       (.I0(\exitcond_i_reg_287_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(Threshold_l223_U0_src_data_stream_V_read));
  LUT6 #(
    .INIT(64'hFFFF04FFFFFFFFFF)) 
    \mOutPtr[1]_i_2__9 
       (.I0(img_h_data_stream_0_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_i_reg_287_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(exitcond_i_reg_287_pp0_iter1_reg),
        .I5(img_h_1_data_stream_s_full_n),
        .O(\SRL_SIG_reg[0][7] ));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT5 #(
    .INIT(32'h00808080)) 
    \mOutPtr[3]_i_3__15 
       (.I0(Q[1]),
        .I1(CO),
        .I2(Threshold_l223_U0_ap_start),
        .I3(start_once_reg_reg),
        .I4(start_for_Threshold_l223_U0_full_n),
        .O(mOutPtr110_out_1));
  FDRE \p_thresh_max_reg_258_reg[0] 
       (.C(ap_clk),
        .CE(Threshold_l223_U0_src_cols_V_read),
        .D(\int_max_h_reg[7] [0]),
        .Q(\ult_reg_296_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \p_thresh_max_reg_258_reg[1] 
       (.C(ap_clk),
        .CE(Threshold_l223_U0_src_cols_V_read),
        .D(\int_max_h_reg[7] [1]),
        .Q(\ult_reg_296_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \p_thresh_max_reg_258_reg[2] 
       (.C(ap_clk),
        .CE(Threshold_l223_U0_src_cols_V_read),
        .D(\int_max_h_reg[7] [2]),
        .Q(\ult_reg_296_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \p_thresh_max_reg_258_reg[3] 
       (.C(ap_clk),
        .CE(Threshold_l223_U0_src_cols_V_read),
        .D(\int_max_h_reg[7] [3]),
        .Q(\ult_reg_296_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \p_thresh_max_reg_258_reg[4] 
       (.C(ap_clk),
        .CE(Threshold_l223_U0_src_cols_V_read),
        .D(\int_max_h_reg[7] [4]),
        .Q(\ult_reg_296_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \p_thresh_max_reg_258_reg[5] 
       (.C(ap_clk),
        .CE(Threshold_l223_U0_src_cols_V_read),
        .D(\int_max_h_reg[7] [5]),
        .Q(\ult_reg_296_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \p_thresh_max_reg_258_reg[6] 
       (.C(ap_clk),
        .CE(Threshold_l223_U0_src_cols_V_read),
        .D(\int_max_h_reg[7] [6]),
        .Q(\ult_reg_296_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \p_thresh_max_reg_258_reg[7] 
       (.C(ap_clk),
        .CE(Threshold_l223_U0_src_cols_V_read),
        .D(\int_max_h_reg[7] [7]),
        .Q(\ult_reg_296_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \p_thresh_min_reg_263_reg[0] 
       (.C(ap_clk),
        .CE(Threshold_l223_U0_src_cols_V_read),
        .D(\int_min_h_reg[7] [0]),
        .Q(\ult4_reg_301_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \p_thresh_min_reg_263_reg[1] 
       (.C(ap_clk),
        .CE(Threshold_l223_U0_src_cols_V_read),
        .D(\int_min_h_reg[7] [1]),
        .Q(\ult4_reg_301_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \p_thresh_min_reg_263_reg[2] 
       (.C(ap_clk),
        .CE(Threshold_l223_U0_src_cols_V_read),
        .D(\int_min_h_reg[7] [2]),
        .Q(\ult4_reg_301_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \p_thresh_min_reg_263_reg[3] 
       (.C(ap_clk),
        .CE(Threshold_l223_U0_src_cols_V_read),
        .D(\int_min_h_reg[7] [3]),
        .Q(\ult4_reg_301_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \p_thresh_min_reg_263_reg[4] 
       (.C(ap_clk),
        .CE(Threshold_l223_U0_src_cols_V_read),
        .D(\int_min_h_reg[7] [4]),
        .Q(\ult4_reg_301_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \p_thresh_min_reg_263_reg[5] 
       (.C(ap_clk),
        .CE(Threshold_l223_U0_src_cols_V_read),
        .D(\int_min_h_reg[7] [5]),
        .Q(\ult4_reg_301_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \p_thresh_min_reg_263_reg[6] 
       (.C(ap_clk),
        .CE(Threshold_l223_U0_src_cols_V_read),
        .D(\int_min_h_reg[7] [6]),
        .Q(\ult4_reg_301_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \p_thresh_min_reg_263_reg[7] 
       (.C(ap_clk),
        .CE(Threshold_l223_U0_src_cols_V_read),
        .D(\int_min_h_reg[7] [7]),
        .Q(\ult4_reg_301_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_273_reg[0] 
       (.C(ap_clk),
        .CE(Threshold_l223_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [0]),
        .Q(src_cols_V_read_reg_273[0]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_273_reg[10] 
       (.C(ap_clk),
        .CE(Threshold_l223_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [10]),
        .Q(src_cols_V_read_reg_273[10]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_273_reg[11] 
       (.C(ap_clk),
        .CE(Threshold_l223_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [11]),
        .Q(src_cols_V_read_reg_273[11]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_273_reg[12] 
       (.C(ap_clk),
        .CE(Threshold_l223_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [12]),
        .Q(src_cols_V_read_reg_273[12]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_273_reg[13] 
       (.C(ap_clk),
        .CE(Threshold_l223_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [13]),
        .Q(src_cols_V_read_reg_273[13]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_273_reg[14] 
       (.C(ap_clk),
        .CE(Threshold_l223_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [14]),
        .Q(src_cols_V_read_reg_273[14]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_273_reg[15] 
       (.C(ap_clk),
        .CE(Threshold_l223_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [15]),
        .Q(src_cols_V_read_reg_273[15]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_273_reg[1] 
       (.C(ap_clk),
        .CE(Threshold_l223_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [1]),
        .Q(src_cols_V_read_reg_273[1]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_273_reg[2] 
       (.C(ap_clk),
        .CE(Threshold_l223_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [2]),
        .Q(src_cols_V_read_reg_273[2]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_273_reg[3] 
       (.C(ap_clk),
        .CE(Threshold_l223_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [3]),
        .Q(src_cols_V_read_reg_273[3]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_273_reg[4] 
       (.C(ap_clk),
        .CE(Threshold_l223_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [4]),
        .Q(src_cols_V_read_reg_273[4]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_273_reg[5] 
       (.C(ap_clk),
        .CE(Threshold_l223_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [5]),
        .Q(src_cols_V_read_reg_273[5]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_273_reg[6] 
       (.C(ap_clk),
        .CE(Threshold_l223_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [6]),
        .Q(src_cols_V_read_reg_273[6]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_273_reg[7] 
       (.C(ap_clk),
        .CE(Threshold_l223_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [7]),
        .Q(src_cols_V_read_reg_273[7]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_273_reg[8] 
       (.C(ap_clk),
        .CE(Threshold_l223_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [8]),
        .Q(src_cols_V_read_reg_273[8]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_273_reg[9] 
       (.C(ap_clk),
        .CE(Threshold_l223_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [9]),
        .Q(src_cols_V_read_reg_273[9]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_268_reg[0] 
       (.C(ap_clk),
        .CE(Threshold_l223_U0_src_cols_V_read),
        .D(if_dout[0]),
        .Q(src_rows_V_read_reg_268[0]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_268_reg[10] 
       (.C(ap_clk),
        .CE(Threshold_l223_U0_src_cols_V_read),
        .D(if_dout[10]),
        .Q(src_rows_V_read_reg_268[10]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_268_reg[11] 
       (.C(ap_clk),
        .CE(Threshold_l223_U0_src_cols_V_read),
        .D(if_dout[11]),
        .Q(src_rows_V_read_reg_268[11]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_268_reg[12] 
       (.C(ap_clk),
        .CE(Threshold_l223_U0_src_cols_V_read),
        .D(if_dout[12]),
        .Q(src_rows_V_read_reg_268[12]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_268_reg[13] 
       (.C(ap_clk),
        .CE(Threshold_l223_U0_src_cols_V_read),
        .D(if_dout[13]),
        .Q(src_rows_V_read_reg_268[13]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_268_reg[14] 
       (.C(ap_clk),
        .CE(Threshold_l223_U0_src_cols_V_read),
        .D(if_dout[14]),
        .Q(src_rows_V_read_reg_268[14]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_268_reg[15] 
       (.C(ap_clk),
        .CE(Threshold_l223_U0_src_cols_V_read),
        .D(if_dout[15]),
        .Q(src_rows_V_read_reg_268[15]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_268_reg[1] 
       (.C(ap_clk),
        .CE(Threshold_l223_U0_src_cols_V_read),
        .D(if_dout[1]),
        .Q(src_rows_V_read_reg_268[1]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_268_reg[2] 
       (.C(ap_clk),
        .CE(Threshold_l223_U0_src_cols_V_read),
        .D(if_dout[2]),
        .Q(src_rows_V_read_reg_268[2]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_268_reg[3] 
       (.C(ap_clk),
        .CE(Threshold_l223_U0_src_cols_V_read),
        .D(if_dout[3]),
        .Q(src_rows_V_read_reg_268[3]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_268_reg[4] 
       (.C(ap_clk),
        .CE(Threshold_l223_U0_src_cols_V_read),
        .D(if_dout[4]),
        .Q(src_rows_V_read_reg_268[4]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_268_reg[5] 
       (.C(ap_clk),
        .CE(Threshold_l223_U0_src_cols_V_read),
        .D(if_dout[5]),
        .Q(src_rows_V_read_reg_268[5]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_268_reg[6] 
       (.C(ap_clk),
        .CE(Threshold_l223_U0_src_cols_V_read),
        .D(if_dout[6]),
        .Q(src_rows_V_read_reg_268[6]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_268_reg[7] 
       (.C(ap_clk),
        .CE(Threshold_l223_U0_src_cols_V_read),
        .D(if_dout[7]),
        .Q(src_rows_V_read_reg_268[7]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_268_reg[8] 
       (.C(ap_clk),
        .CE(Threshold_l223_U0_src_cols_V_read),
        .D(if_dout[8]),
        .Q(src_rows_V_read_reg_268[8]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_268_reg[9] 
       (.C(ap_clk),
        .CE(Threshold_l223_U0_src_cols_V_read),
        .D(if_dout[9]),
        .Q(src_rows_V_read_reg_268[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FFF700000000)) 
    \t_V_2_reg_190[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(CO),
        .I5(Q[1]),
        .O(t_V_2_reg_190));
  LUT4 #(
    .INIT(16'h0008)) 
    \t_V_2_reg_190[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(ap_block_pp0_stage0_subdone),
        .O(t_V_2_reg_1900));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_2_reg_190[0]_i_4 
       (.I0(t_V_2_reg_190_reg[0]),
        .O(\t_V_2_reg_190[0]_i_4_n_0 ));
  FDRE \t_V_2_reg_190_reg[0] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1900),
        .D(\t_V_2_reg_190_reg[0]_i_3_n_7 ),
        .Q(t_V_2_reg_190_reg[0]),
        .R(t_V_2_reg_190));
  CARRY4 \t_V_2_reg_190_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\t_V_2_reg_190_reg[0]_i_3_n_0 ,\t_V_2_reg_190_reg[0]_i_3_n_1 ,\t_V_2_reg_190_reg[0]_i_3_n_2 ,\t_V_2_reg_190_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_V_2_reg_190_reg[0]_i_3_n_4 ,\t_V_2_reg_190_reg[0]_i_3_n_5 ,\t_V_2_reg_190_reg[0]_i_3_n_6 ,\t_V_2_reg_190_reg[0]_i_3_n_7 }),
        .S({t_V_2_reg_190_reg[3:1],\t_V_2_reg_190[0]_i_4_n_0 }));
  FDRE \t_V_2_reg_190_reg[10] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1900),
        .D(\t_V_2_reg_190_reg[8]_i_1_n_5 ),
        .Q(t_V_2_reg_190_reg[10]),
        .R(t_V_2_reg_190));
  FDRE \t_V_2_reg_190_reg[11] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1900),
        .D(\t_V_2_reg_190_reg[8]_i_1_n_4 ),
        .Q(t_V_2_reg_190_reg[11]),
        .R(t_V_2_reg_190));
  FDRE \t_V_2_reg_190_reg[12] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1900),
        .D(\t_V_2_reg_190_reg[12]_i_1_n_7 ),
        .Q(t_V_2_reg_190_reg[12]),
        .R(t_V_2_reg_190));
  CARRY4 \t_V_2_reg_190_reg[12]_i_1 
       (.CI(\t_V_2_reg_190_reg[8]_i_1_n_0 ),
        .CO({\NLW_t_V_2_reg_190_reg[12]_i_1_CO_UNCONNECTED [3],\t_V_2_reg_190_reg[12]_i_1_n_1 ,\t_V_2_reg_190_reg[12]_i_1_n_2 ,\t_V_2_reg_190_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_190_reg[12]_i_1_n_4 ,\t_V_2_reg_190_reg[12]_i_1_n_5 ,\t_V_2_reg_190_reg[12]_i_1_n_6 ,\t_V_2_reg_190_reg[12]_i_1_n_7 }),
        .S(t_V_2_reg_190_reg[15:12]));
  FDRE \t_V_2_reg_190_reg[13] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1900),
        .D(\t_V_2_reg_190_reg[12]_i_1_n_6 ),
        .Q(t_V_2_reg_190_reg[13]),
        .R(t_V_2_reg_190));
  FDRE \t_V_2_reg_190_reg[14] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1900),
        .D(\t_V_2_reg_190_reg[12]_i_1_n_5 ),
        .Q(t_V_2_reg_190_reg[14]),
        .R(t_V_2_reg_190));
  FDRE \t_V_2_reg_190_reg[15] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1900),
        .D(\t_V_2_reg_190_reg[12]_i_1_n_4 ),
        .Q(t_V_2_reg_190_reg[15]),
        .R(t_V_2_reg_190));
  FDRE \t_V_2_reg_190_reg[1] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1900),
        .D(\t_V_2_reg_190_reg[0]_i_3_n_6 ),
        .Q(t_V_2_reg_190_reg[1]),
        .R(t_V_2_reg_190));
  FDRE \t_V_2_reg_190_reg[2] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1900),
        .D(\t_V_2_reg_190_reg[0]_i_3_n_5 ),
        .Q(t_V_2_reg_190_reg[2]),
        .R(t_V_2_reg_190));
  FDRE \t_V_2_reg_190_reg[3] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1900),
        .D(\t_V_2_reg_190_reg[0]_i_3_n_4 ),
        .Q(t_V_2_reg_190_reg[3]),
        .R(t_V_2_reg_190));
  FDRE \t_V_2_reg_190_reg[4] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1900),
        .D(\t_V_2_reg_190_reg[4]_i_1_n_7 ),
        .Q(t_V_2_reg_190_reg[4]),
        .R(t_V_2_reg_190));
  CARRY4 \t_V_2_reg_190_reg[4]_i_1 
       (.CI(\t_V_2_reg_190_reg[0]_i_3_n_0 ),
        .CO({\t_V_2_reg_190_reg[4]_i_1_n_0 ,\t_V_2_reg_190_reg[4]_i_1_n_1 ,\t_V_2_reg_190_reg[4]_i_1_n_2 ,\t_V_2_reg_190_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_190_reg[4]_i_1_n_4 ,\t_V_2_reg_190_reg[4]_i_1_n_5 ,\t_V_2_reg_190_reg[4]_i_1_n_6 ,\t_V_2_reg_190_reg[4]_i_1_n_7 }),
        .S(t_V_2_reg_190_reg[7:4]));
  FDRE \t_V_2_reg_190_reg[5] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1900),
        .D(\t_V_2_reg_190_reg[4]_i_1_n_6 ),
        .Q(t_V_2_reg_190_reg[5]),
        .R(t_V_2_reg_190));
  FDRE \t_V_2_reg_190_reg[6] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1900),
        .D(\t_V_2_reg_190_reg[4]_i_1_n_5 ),
        .Q(t_V_2_reg_190_reg[6]),
        .R(t_V_2_reg_190));
  FDRE \t_V_2_reg_190_reg[7] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1900),
        .D(\t_V_2_reg_190_reg[4]_i_1_n_4 ),
        .Q(t_V_2_reg_190_reg[7]),
        .R(t_V_2_reg_190));
  FDRE \t_V_2_reg_190_reg[8] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1900),
        .D(\t_V_2_reg_190_reg[8]_i_1_n_7 ),
        .Q(t_V_2_reg_190_reg[8]),
        .R(t_V_2_reg_190));
  CARRY4 \t_V_2_reg_190_reg[8]_i_1 
       (.CI(\t_V_2_reg_190_reg[4]_i_1_n_0 ),
        .CO({\t_V_2_reg_190_reg[8]_i_1_n_0 ,\t_V_2_reg_190_reg[8]_i_1_n_1 ,\t_V_2_reg_190_reg[8]_i_1_n_2 ,\t_V_2_reg_190_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_190_reg[8]_i_1_n_4 ,\t_V_2_reg_190_reg[8]_i_1_n_5 ,\t_V_2_reg_190_reg[8]_i_1_n_6 ,\t_V_2_reg_190_reg[8]_i_1_n_7 }),
        .S(t_V_2_reg_190_reg[11:8]));
  FDRE \t_V_2_reg_190_reg[9] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1900),
        .D(\t_V_2_reg_190_reg[8]_i_1_n_6 ),
        .Q(t_V_2_reg_190_reg[9]),
        .R(t_V_2_reg_190));
  FDRE \t_V_reg_179_reg[0] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_282[0]),
        .Q(\t_V_reg_179_reg_n_0_[0] ),
        .R(SR));
  FDRE \t_V_reg_179_reg[10] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_282[10]),
        .Q(\t_V_reg_179_reg_n_0_[10] ),
        .R(SR));
  FDRE \t_V_reg_179_reg[11] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_282[11]),
        .Q(\t_V_reg_179_reg_n_0_[11] ),
        .R(SR));
  FDRE \t_V_reg_179_reg[12] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_282[12]),
        .Q(\t_V_reg_179_reg_n_0_[12] ),
        .R(SR));
  FDRE \t_V_reg_179_reg[13] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_282[13]),
        .Q(\t_V_reg_179_reg_n_0_[13] ),
        .R(SR));
  FDRE \t_V_reg_179_reg[14] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_282[14]),
        .Q(\t_V_reg_179_reg_n_0_[14] ),
        .R(SR));
  FDRE \t_V_reg_179_reg[15] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_282[15]),
        .Q(\t_V_reg_179_reg_n_0_[15] ),
        .R(SR));
  FDRE \t_V_reg_179_reg[1] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_282[1]),
        .Q(\t_V_reg_179_reg_n_0_[1] ),
        .R(SR));
  FDRE \t_V_reg_179_reg[2] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_282[2]),
        .Q(\t_V_reg_179_reg_n_0_[2] ),
        .R(SR));
  FDRE \t_V_reg_179_reg[3] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_282[3]),
        .Q(\t_V_reg_179_reg_n_0_[3] ),
        .R(SR));
  FDRE \t_V_reg_179_reg[4] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_282[4]),
        .Q(\t_V_reg_179_reg_n_0_[4] ),
        .R(SR));
  FDRE \t_V_reg_179_reg[5] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_282[5]),
        .Q(\t_V_reg_179_reg_n_0_[5] ),
        .R(SR));
  FDRE \t_V_reg_179_reg[6] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_282[6]),
        .Q(\t_V_reg_179_reg_n_0_[6] ),
        .R(SR));
  FDRE \t_V_reg_179_reg[7] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_282[7]),
        .Q(\t_V_reg_179_reg_n_0_[7] ),
        .R(SR));
  FDRE \t_V_reg_179_reg[8] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_282[8]),
        .Q(\t_V_reg_179_reg_n_0_[8] ),
        .R(SR));
  FDRE \t_V_reg_179_reg[9] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_282[9]),
        .Q(\t_V_reg_179_reg_n_0_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \ult4_reg_301[0]_i_1 
       (.I0(ult4_fu_228_p2),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_i_reg_287_reg_n_0_[0] ),
        .I4(ult4_reg_301),
        .O(\ult4_reg_301[0]_i_1_n_0 ));
  FDRE \ult4_reg_301_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ult4_reg_301[0]_i_1_n_0 ),
        .Q(ult4_reg_301),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \ult_reg_296[0]_i_1 
       (.I0(ult_fu_223_p2),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_i_reg_287_reg_n_0_[0] ),
        .I4(ult_reg_296),
        .O(\ult_reg_296[0]_i_1_n_0 ));
  FDRE \ult_reg_296_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ult_reg_296[0]_i_1_n_0 ),
        .Q(ult_reg_296),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Threshold_l224" *) 
module m3_for_arty_a7_threshold2_0_1_Threshold_l224
   (exitcond_i_reg_287_pp0_iter1_reg,
    ap_enable_reg_pp0_iter2_reg_0,
    ap_block_pp0_stage0_subdone,
    CO,
    Q,
    Threshold_l224_U0_ap_ready,
    Threshold_l224_U0_src_data_stream_V_read,
    \mOutPtr_reg[0] ,
    mOutPtr110_out,
    mOutPtr110_out_0,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][7]_0 ,
    mOutPtr110_out_1,
    internal_full_n_reg,
    internal_full_n_reg_0,
    \ult_reg_296_reg[0]_0 ,
    \ult4_reg_301_reg[0]_0 ,
    ap_clk,
    ap_rst_n,
    Threshold_l224_U0_src_cols_V_read,
    img_s_data_stream_0_empty_n,
    img_s_1_data_stream_s_full_n,
    ult4_fu_228_p2,
    ult_fu_223_p2,
    internal_full_n_reg_1,
    \mOutPtr_reg[0]_0 ,
    Split_U0_src_data_stream_1_V_read,
    img_s_data_stream_0_full_n,
    And_3_U0_src_2_data_stream_V_read,
    img_s_1_data_stream_s_empty_n,
    \SRL_SIG_reg[0]_2 ,
    Threshold_l224_U0_ap_start,
    start_once_reg_reg,
    start_for_Threshold_l224_U0_full_n,
    SS,
    if_dout,
    SR,
    \int_cols_reg[15] ,
    \int_max_s_reg[7] ,
    \int_min_s_reg[7] );
  output exitcond_i_reg_287_pp0_iter1_reg;
  output ap_enable_reg_pp0_iter2_reg_0;
  output ap_block_pp0_stage0_subdone;
  output [0:0]CO;
  output [2:0]Q;
  output Threshold_l224_U0_ap_ready;
  output Threshold_l224_U0_src_data_stream_V_read;
  output \mOutPtr_reg[0] ;
  output mOutPtr110_out;
  output mOutPtr110_out_0;
  output \SRL_SIG_reg[0][7] ;
  output \SRL_SIG_reg[0][7]_0 ;
  output mOutPtr110_out_1;
  output internal_full_n_reg;
  output internal_full_n_reg_0;
  output [7:0]\ult_reg_296_reg[0]_0 ;
  output [7:0]\ult4_reg_301_reg[0]_0 ;
  input ap_clk;
  input ap_rst_n;
  input Threshold_l224_U0_src_cols_V_read;
  input img_s_data_stream_0_empty_n;
  input img_s_1_data_stream_s_full_n;
  input [0:0]ult4_fu_228_p2;
  input [0:0]ult_fu_223_p2;
  input internal_full_n_reg_1;
  input \mOutPtr_reg[0]_0 ;
  input Split_U0_src_data_stream_1_V_read;
  input img_s_data_stream_0_full_n;
  input And_3_U0_src_2_data_stream_V_read;
  input img_s_1_data_stream_s_empty_n;
  input [0:0]\SRL_SIG_reg[0]_2 ;
  input Threshold_l224_U0_ap_start;
  input start_once_reg_reg;
  input start_for_Threshold_l224_U0_full_n;
  input [0:0]SS;
  input [15:0]if_dout;
  input [0:0]SR;
  input [15:0]\int_cols_reg[15] ;
  input [7:0]\int_max_s_reg[7] ;
  input [7:0]\int_min_s_reg[7] ;

  wire And_3_U0_src_2_data_stream_V_read;
  wire [0:0]CO;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire [0:0]\SRL_SIG_reg[0]_2 ;
  wire [0:0]SS;
  wire Split_U0_src_data_stream_1_V_read;
  wire Threshold_l224_U0_ap_ready;
  wire Threshold_l224_U0_ap_start;
  wire Threshold_l224_U0_src_cols_V_read;
  wire Threshold_l224_U0_src_data_stream_V_read;
  wire \ap_CS_fsm[2]_i_10__2_n_0 ;
  wire \ap_CS_fsm[2]_i_2__0_n_0 ;
  wire \ap_CS_fsm[2]_i_5__4_n_0 ;
  wire \ap_CS_fsm[2]_i_6__2_n_0 ;
  wire \ap_CS_fsm[2]_i_7__2_n_0 ;
  wire \ap_CS_fsm[2]_i_8__2_n_0 ;
  wire \ap_CS_fsm[2]_i_9__2_n_0 ;
  wire \ap_CS_fsm[3]_i_10__1_n_0 ;
  wire \ap_CS_fsm[3]_i_5__2_n_0 ;
  wire \ap_CS_fsm[3]_i_6__2_n_0 ;
  wire \ap_CS_fsm[3]_i_7__2_n_0 ;
  wire \ap_CS_fsm[3]_i_8__2_n_0 ;
  wire \ap_CS_fsm[3]_i_9__2_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[2]_i_3__0_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_4__2_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_4__2_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_4__2_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_4__2_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_3__1_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_4__1_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_4__1_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_4__1_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_4__1_n_3 ;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__3_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__3_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_rst_n;
  wire exitcond_i_reg_2870;
  wire \exitcond_i_reg_287[0]_i_1__0_n_0 ;
  wire exitcond_i_reg_287_pp0_iter1_reg;
  wire \exitcond_i_reg_287_pp0_iter1_reg[0]_i_1__0_n_0 ;
  wire \exitcond_i_reg_287_reg_n_0_[0] ;
  wire [15:0]i_V_fu_206_p2;
  wire [15:0]i_V_reg_282;
  wire \i_V_reg_282_reg[12]_i_1__0_n_0 ;
  wire \i_V_reg_282_reg[12]_i_1__0_n_1 ;
  wire \i_V_reg_282_reg[12]_i_1__0_n_2 ;
  wire \i_V_reg_282_reg[12]_i_1__0_n_3 ;
  wire \i_V_reg_282_reg[15]_i_1__0_n_2 ;
  wire \i_V_reg_282_reg[15]_i_1__0_n_3 ;
  wire \i_V_reg_282_reg[4]_i_1__0_n_0 ;
  wire \i_V_reg_282_reg[4]_i_1__0_n_1 ;
  wire \i_V_reg_282_reg[4]_i_1__0_n_2 ;
  wire \i_V_reg_282_reg[4]_i_1__0_n_3 ;
  wire \i_V_reg_282_reg[8]_i_1__0_n_0 ;
  wire \i_V_reg_282_reg[8]_i_1__0_n_1 ;
  wire \i_V_reg_282_reg[8]_i_1__0_n_2 ;
  wire \i_V_reg_282_reg[8]_i_1__0_n_3 ;
  wire [15:0]if_dout;
  wire img_s_1_data_stream_s_empty_n;
  wire img_s_1_data_stream_s_full_n;
  wire img_s_data_stream_0_empty_n;
  wire img_s_data_stream_0_full_n;
  wire [15:0]\int_cols_reg[15] ;
  wire [7:0]\int_max_s_reg[7] ;
  wire [7:0]\int_min_s_reg[7] ;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire mOutPtr110_out_1;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [15:0]src_cols_V_read_reg_273;
  wire [15:0]src_rows_V_read_reg_268;
  wire start_for_Threshold_l224_U0_full_n;
  wire start_once_reg_reg;
  wire t_V_1_reg_190;
  wire t_V_1_reg_1900;
  wire \t_V_1_reg_190[0]_i_4_n_0 ;
  wire [15:0]t_V_1_reg_190_reg;
  wire \t_V_1_reg_190_reg[0]_i_3_n_0 ;
  wire \t_V_1_reg_190_reg[0]_i_3_n_1 ;
  wire \t_V_1_reg_190_reg[0]_i_3_n_2 ;
  wire \t_V_1_reg_190_reg[0]_i_3_n_3 ;
  wire \t_V_1_reg_190_reg[0]_i_3_n_4 ;
  wire \t_V_1_reg_190_reg[0]_i_3_n_5 ;
  wire \t_V_1_reg_190_reg[0]_i_3_n_6 ;
  wire \t_V_1_reg_190_reg[0]_i_3_n_7 ;
  wire \t_V_1_reg_190_reg[12]_i_1_n_1 ;
  wire \t_V_1_reg_190_reg[12]_i_1_n_2 ;
  wire \t_V_1_reg_190_reg[12]_i_1_n_3 ;
  wire \t_V_1_reg_190_reg[12]_i_1_n_4 ;
  wire \t_V_1_reg_190_reg[12]_i_1_n_5 ;
  wire \t_V_1_reg_190_reg[12]_i_1_n_6 ;
  wire \t_V_1_reg_190_reg[12]_i_1_n_7 ;
  wire \t_V_1_reg_190_reg[4]_i_1_n_0 ;
  wire \t_V_1_reg_190_reg[4]_i_1_n_1 ;
  wire \t_V_1_reg_190_reg[4]_i_1_n_2 ;
  wire \t_V_1_reg_190_reg[4]_i_1_n_3 ;
  wire \t_V_1_reg_190_reg[4]_i_1_n_4 ;
  wire \t_V_1_reg_190_reg[4]_i_1_n_5 ;
  wire \t_V_1_reg_190_reg[4]_i_1_n_6 ;
  wire \t_V_1_reg_190_reg[4]_i_1_n_7 ;
  wire \t_V_1_reg_190_reg[8]_i_1_n_0 ;
  wire \t_V_1_reg_190_reg[8]_i_1_n_1 ;
  wire \t_V_1_reg_190_reg[8]_i_1_n_2 ;
  wire \t_V_1_reg_190_reg[8]_i_1_n_3 ;
  wire \t_V_1_reg_190_reg[8]_i_1_n_4 ;
  wire \t_V_1_reg_190_reg[8]_i_1_n_5 ;
  wire \t_V_1_reg_190_reg[8]_i_1_n_6 ;
  wire \t_V_1_reg_190_reg[8]_i_1_n_7 ;
  wire \t_V_reg_179_reg_n_0_[0] ;
  wire \t_V_reg_179_reg_n_0_[10] ;
  wire \t_V_reg_179_reg_n_0_[11] ;
  wire \t_V_reg_179_reg_n_0_[12] ;
  wire \t_V_reg_179_reg_n_0_[13] ;
  wire \t_V_reg_179_reg_n_0_[14] ;
  wire \t_V_reg_179_reg_n_0_[15] ;
  wire \t_V_reg_179_reg_n_0_[1] ;
  wire \t_V_reg_179_reg_n_0_[2] ;
  wire \t_V_reg_179_reg_n_0_[3] ;
  wire \t_V_reg_179_reg_n_0_[4] ;
  wire \t_V_reg_179_reg_n_0_[5] ;
  wire \t_V_reg_179_reg_n_0_[6] ;
  wire \t_V_reg_179_reg_n_0_[7] ;
  wire \t_V_reg_179_reg_n_0_[8] ;
  wire \t_V_reg_179_reg_n_0_[9] ;
  wire [0:0]ult4_fu_228_p2;
  wire ult4_reg_301;
  wire \ult4_reg_301[0]_i_1__0_n_0 ;
  wire [7:0]\ult4_reg_301_reg[0]_0 ;
  wire [0:0]ult_fu_223_p2;
  wire ult_reg_296;
  wire \ult_reg_296[0]_i_1__0_n_0 ;
  wire [7:0]\ult_reg_296_reg[0]_0 ;
  wire [3:2]\NLW_ap_CS_fsm_reg[2]_i_3__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_4__2_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[3]_i_3__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_3__1_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_4__1_O_UNCONNECTED ;
  wire [3:2]\NLW_i_V_reg_282_reg[15]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_V_reg_282_reg[15]_i_1__0_O_UNCONNECTED ;
  wire [3:3]\NLW_t_V_1_reg_190_reg[12]_i_1_CO_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hF101)) 
    \SRL_SIG[0][7]_i_1__9 
       (.I0(ult4_reg_301),
        .I1(ult_reg_296),
        .I2(\SRL_SIG_reg[0][7] ),
        .I3(\SRL_SIG_reg[0]_2 ),
        .O(\SRL_SIG_reg[0][7]_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(CO),
        .I1(Q[1]),
        .I2(Threshold_l224_U0_src_cols_V_read),
        .I3(Q[0]),
        .O(ap_NS_fsm[0]));
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(Threshold_l224_U0_src_cols_V_read),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_10__2 
       (.I0(\t_V_reg_179_reg_n_0_[1] ),
        .I1(src_rows_V_read_reg_268[1]),
        .I2(\t_V_reg_179_reg_n_0_[0] ),
        .I3(src_rows_V_read_reg_268[0]),
        .I4(src_rows_V_read_reg_268[2]),
        .I5(\t_V_reg_179_reg_n_0_[2] ),
        .O(\ap_CS_fsm[2]_i_10__2_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_CS_fsm[2]_i_1__4 
       (.I0(\ap_CS_fsm[2]_i_2__0_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(CO),
        .I3(Q[1]),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'h00005540)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(ap_block_pp0_stage0_subdone),
        .O(\ap_CS_fsm[2]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[2]_i_5__4 
       (.I0(src_rows_V_read_reg_268[15]),
        .I1(\t_V_reg_179_reg_n_0_[15] ),
        .O(\ap_CS_fsm[2]_i_5__4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6__2 
       (.I0(\t_V_reg_179_reg_n_0_[13] ),
        .I1(src_rows_V_read_reg_268[13]),
        .I2(\t_V_reg_179_reg_n_0_[12] ),
        .I3(src_rows_V_read_reg_268[12]),
        .I4(src_rows_V_read_reg_268[14]),
        .I5(\t_V_reg_179_reg_n_0_[14] ),
        .O(\ap_CS_fsm[2]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_7__2 
       (.I0(\t_V_reg_179_reg_n_0_[10] ),
        .I1(src_rows_V_read_reg_268[10]),
        .I2(\t_V_reg_179_reg_n_0_[9] ),
        .I3(src_rows_V_read_reg_268[9]),
        .I4(src_rows_V_read_reg_268[11]),
        .I5(\t_V_reg_179_reg_n_0_[11] ),
        .O(\ap_CS_fsm[2]_i_7__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_8__2 
       (.I0(\t_V_reg_179_reg_n_0_[7] ),
        .I1(src_rows_V_read_reg_268[7]),
        .I2(\t_V_reg_179_reg_n_0_[6] ),
        .I3(src_rows_V_read_reg_268[6]),
        .I4(src_rows_V_read_reg_268[8]),
        .I5(\t_V_reg_179_reg_n_0_[8] ),
        .O(\ap_CS_fsm[2]_i_8__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_9__2 
       (.I0(\t_V_reg_179_reg_n_0_[4] ),
        .I1(src_rows_V_read_reg_268[4]),
        .I2(\t_V_reg_179_reg_n_0_[3] ),
        .I3(src_rows_V_read_reg_268[3]),
        .I4(src_rows_V_read_reg_268[5]),
        .I5(\t_V_reg_179_reg_n_0_[5] ),
        .O(\ap_CS_fsm[2]_i_9__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_10__1 
       (.I0(t_V_1_reg_190_reg[1]),
        .I1(src_cols_V_read_reg_273[1]),
        .I2(t_V_1_reg_190_reg[0]),
        .I3(src_cols_V_read_reg_273[0]),
        .I4(src_cols_V_read_reg_273[2]),
        .I5(t_V_1_reg_190_reg[2]),
        .O(\ap_CS_fsm[3]_i_10__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000022202020)) 
    \ap_CS_fsm[3]_i_1__4 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \ap_CS_fsm[3]_i_2__0 
       (.I0(img_s_data_stream_0_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_i_reg_287_reg_n_0_[0] ),
        .I3(img_s_1_data_stream_s_full_n),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(exitcond_i_reg_287_pp0_iter1_reg),
        .O(ap_block_pp0_stage0_subdone));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[3]_i_5__2 
       (.I0(src_cols_V_read_reg_273[15]),
        .I1(t_V_1_reg_190_reg[15]),
        .O(\ap_CS_fsm[3]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_6__2 
       (.I0(t_V_1_reg_190_reg[13]),
        .I1(src_cols_V_read_reg_273[13]),
        .I2(t_V_1_reg_190_reg[12]),
        .I3(src_cols_V_read_reg_273[12]),
        .I4(src_cols_V_read_reg_273[14]),
        .I5(t_V_1_reg_190_reg[14]),
        .O(\ap_CS_fsm[3]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_7__2 
       (.I0(t_V_1_reg_190_reg[10]),
        .I1(src_cols_V_read_reg_273[10]),
        .I2(t_V_1_reg_190_reg[9]),
        .I3(src_cols_V_read_reg_273[9]),
        .I4(src_cols_V_read_reg_273[11]),
        .I5(t_V_1_reg_190_reg[11]),
        .O(\ap_CS_fsm[3]_i_7__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_8__2 
       (.I0(t_V_1_reg_190_reg[7]),
        .I1(src_cols_V_read_reg_273[7]),
        .I2(t_V_1_reg_190_reg[6]),
        .I3(src_cols_V_read_reg_273[6]),
        .I4(src_cols_V_read_reg_273[8]),
        .I5(t_V_1_reg_190_reg[8]),
        .O(\ap_CS_fsm[3]_i_8__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_9__2 
       (.I0(t_V_1_reg_190_reg[4]),
        .I1(src_cols_V_read_reg_273[4]),
        .I2(t_V_1_reg_190_reg[3]),
        .I3(src_cols_V_read_reg_273[3]),
        .I4(src_cols_V_read_reg_273[5]),
        .I5(t_V_1_reg_190_reg[5]),
        .O(\ap_CS_fsm[3]_i_9__2_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[2]_i_3__0 
       (.CI(\ap_CS_fsm_reg[2]_i_4__2_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_3__0_CO_UNCONNECTED [3:2],CO,\ap_CS_fsm_reg[2]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[2]_i_5__4_n_0 ,\ap_CS_fsm[2]_i_6__2_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_4__2 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_4__2_n_0 ,\ap_CS_fsm_reg[2]_i_4__2_n_1 ,\ap_CS_fsm_reg[2]_i_4__2_n_2 ,\ap_CS_fsm_reg[2]_i_4__2_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_4__2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_7__2_n_0 ,\ap_CS_fsm[2]_i_8__2_n_0 ,\ap_CS_fsm[2]_i_9__2_n_0 ,\ap_CS_fsm[2]_i_10__2_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(Q[2]),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[3]_i_3__1 
       (.CI(\ap_CS_fsm_reg[3]_i_4__1_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[3]_i_3__1_CO_UNCONNECTED [3:2],ap_condition_pp0_exit_iter0_state3,\ap_CS_fsm_reg[3]_i_3__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_3__1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[3]_i_5__2_n_0 ,\ap_CS_fsm[3]_i_6__2_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_4__1 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_4__1_n_0 ,\ap_CS_fsm_reg[3]_i_4__1_n_1 ,\ap_CS_fsm_reg[3]_i_4__1_n_2 ,\ap_CS_fsm_reg[3]_i_4__1_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_4__1_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_7__2_n_0 ,\ap_CS_fsm[3]_i_8__2_n_0 ,\ap_CS_fsm[3]_i_9__2_n_0 ,\ap_CS_fsm[3]_i_10__1_n_0 }));
  LUT6 #(
    .INIT(64'h0000AE00AE00AE00)) 
    ap_enable_reg_pp0_iter0_i_1__3
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(Q[1]),
        .I2(CO),
        .I3(ap_rst_n),
        .I4(exitcond_i_reg_2870),
        .I5(ap_condition_pp0_exit_iter0_state3),
        .O(ap_enable_reg_pp0_iter0_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter0_i_2__2
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone),
        .O(exitcond_i_reg_2870));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__3_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_rst_n),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(ap_block_pp0_stage0_subdone),
        .O(ap_enable_reg_pp0_iter1_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__3_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC0A000A0C0A0C0A0)) 
    ap_enable_reg_pp0_iter2_i_1__1
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(CO),
        .I5(Q[1]),
        .O(ap_enable_reg_pp0_iter2_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_i_reg_287[0]_i_1__0 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(\exitcond_i_reg_287_reg_n_0_[0] ),
        .O(\exitcond_i_reg_287[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_i_reg_287_pp0_iter1_reg[0]_i_1__0 
       (.I0(\exitcond_i_reg_287_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(exitcond_i_reg_287_pp0_iter1_reg),
        .O(\exitcond_i_reg_287_pp0_iter1_reg[0]_i_1__0_n_0 ));
  FDRE \exitcond_i_reg_287_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_reg_287_pp0_iter1_reg[0]_i_1__0_n_0 ),
        .Q(exitcond_i_reg_287_pp0_iter1_reg),
        .R(1'b0));
  FDRE \exitcond_i_reg_287_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_reg_287[0]_i_1__0_n_0 ),
        .Q(\exitcond_i_reg_287_reg_n_0_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_282[0]_i_1__0 
       (.I0(\t_V_reg_179_reg_n_0_[0] ),
        .O(i_V_fu_206_p2[0]));
  FDRE \i_V_reg_282_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_206_p2[0]),
        .Q(i_V_reg_282[0]),
        .R(1'b0));
  FDRE \i_V_reg_282_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_206_p2[10]),
        .Q(i_V_reg_282[10]),
        .R(1'b0));
  FDRE \i_V_reg_282_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_206_p2[11]),
        .Q(i_V_reg_282[11]),
        .R(1'b0));
  FDRE \i_V_reg_282_reg[12] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_206_p2[12]),
        .Q(i_V_reg_282[12]),
        .R(1'b0));
  CARRY4 \i_V_reg_282_reg[12]_i_1__0 
       (.CI(\i_V_reg_282_reg[8]_i_1__0_n_0 ),
        .CO({\i_V_reg_282_reg[12]_i_1__0_n_0 ,\i_V_reg_282_reg[12]_i_1__0_n_1 ,\i_V_reg_282_reg[12]_i_1__0_n_2 ,\i_V_reg_282_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_206_p2[12:9]),
        .S({\t_V_reg_179_reg_n_0_[12] ,\t_V_reg_179_reg_n_0_[11] ,\t_V_reg_179_reg_n_0_[10] ,\t_V_reg_179_reg_n_0_[9] }));
  FDRE \i_V_reg_282_reg[13] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_206_p2[13]),
        .Q(i_V_reg_282[13]),
        .R(1'b0));
  FDRE \i_V_reg_282_reg[14] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_206_p2[14]),
        .Q(i_V_reg_282[14]),
        .R(1'b0));
  FDRE \i_V_reg_282_reg[15] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_206_p2[15]),
        .Q(i_V_reg_282[15]),
        .R(1'b0));
  CARRY4 \i_V_reg_282_reg[15]_i_1__0 
       (.CI(\i_V_reg_282_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_i_V_reg_282_reg[15]_i_1__0_CO_UNCONNECTED [3:2],\i_V_reg_282_reg[15]_i_1__0_n_2 ,\i_V_reg_282_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_V_reg_282_reg[15]_i_1__0_O_UNCONNECTED [3],i_V_fu_206_p2[15:13]}),
        .S({1'b0,\t_V_reg_179_reg_n_0_[15] ,\t_V_reg_179_reg_n_0_[14] ,\t_V_reg_179_reg_n_0_[13] }));
  FDRE \i_V_reg_282_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_206_p2[1]),
        .Q(i_V_reg_282[1]),
        .R(1'b0));
  FDRE \i_V_reg_282_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_206_p2[2]),
        .Q(i_V_reg_282[2]),
        .R(1'b0));
  FDRE \i_V_reg_282_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_206_p2[3]),
        .Q(i_V_reg_282[3]),
        .R(1'b0));
  FDRE \i_V_reg_282_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_206_p2[4]),
        .Q(i_V_reg_282[4]),
        .R(1'b0));
  CARRY4 \i_V_reg_282_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\i_V_reg_282_reg[4]_i_1__0_n_0 ,\i_V_reg_282_reg[4]_i_1__0_n_1 ,\i_V_reg_282_reg[4]_i_1__0_n_2 ,\i_V_reg_282_reg[4]_i_1__0_n_3 }),
        .CYINIT(\t_V_reg_179_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_206_p2[4:1]),
        .S({\t_V_reg_179_reg_n_0_[4] ,\t_V_reg_179_reg_n_0_[3] ,\t_V_reg_179_reg_n_0_[2] ,\t_V_reg_179_reg_n_0_[1] }));
  FDRE \i_V_reg_282_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_206_p2[5]),
        .Q(i_V_reg_282[5]),
        .R(1'b0));
  FDRE \i_V_reg_282_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_206_p2[6]),
        .Q(i_V_reg_282[6]),
        .R(1'b0));
  FDRE \i_V_reg_282_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_206_p2[7]),
        .Q(i_V_reg_282[7]),
        .R(1'b0));
  FDRE \i_V_reg_282_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_206_p2[8]),
        .Q(i_V_reg_282[8]),
        .R(1'b0));
  CARRY4 \i_V_reg_282_reg[8]_i_1__0 
       (.CI(\i_V_reg_282_reg[4]_i_1__0_n_0 ),
        .CO({\i_V_reg_282_reg[8]_i_1__0_n_0 ,\i_V_reg_282_reg[8]_i_1__0_n_1 ,\i_V_reg_282_reg[8]_i_1__0_n_2 ,\i_V_reg_282_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_206_p2[8:5]),
        .S({\t_V_reg_179_reg_n_0_[8] ,\t_V_reg_179_reg_n_0_[7] ,\t_V_reg_179_reg_n_0_[6] ,\t_V_reg_179_reg_n_0_[5] }));
  FDRE \i_V_reg_282_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_206_p2[9]),
        .Q(i_V_reg_282[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDFFF000000000000)) 
    internal_full_n_i_2__47
       (.I0(img_s_data_stream_0_empty_n),
        .I1(\exitcond_i_reg_287_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(exitcond_i_reg_2870),
        .I4(img_s_data_stream_0_full_n),
        .I5(Split_U0_src_data_stream_1_V_read),
        .O(internal_full_n_reg));
  LUT6 #(
    .INIT(64'h0000000000700000)) 
    internal_full_n_i_2__50
       (.I0(img_s_1_data_stream_s_empty_n),
        .I1(And_3_U0_src_2_data_stream_V_read),
        .I2(img_s_1_data_stream_s_full_n),
        .I3(exitcond_i_reg_287_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(ap_block_pp0_stage0_subdone),
        .O(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_3__1
       (.I0(CO),
        .I1(Q[1]),
        .O(Threshold_l224_U0_ap_ready));
  LUT6 #(
    .INIT(64'h0000080008000800)) 
    internal_full_n_i_3__19
       (.I0(exitcond_i_reg_2870),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_i_reg_287_reg_n_0_[0] ),
        .I3(img_s_data_stream_0_empty_n),
        .I4(Split_U0_src_data_stream_1_V_read),
        .I5(img_s_data_stream_0_full_n),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'h8888808888888888)) 
    internal_full_n_i_3__22
       (.I0(And_3_U0_src_2_data_stream_V_read),
        .I1(img_s_1_data_stream_s_empty_n),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(exitcond_i_reg_287_pp0_iter1_reg),
        .I5(img_s_1_data_stream_s_full_n),
        .O(mOutPtr110_out_0));
  LUT6 #(
    .INIT(64'hDFFF20002000DFFF)) 
    \mOutPtr[0]_i_1__33 
       (.I0(img_s_data_stream_0_empty_n),
        .I1(\exitcond_i_reg_287_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(exitcond_i_reg_2870),
        .I4(internal_full_n_reg_1),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \mOutPtr[1]_i_2__1 
       (.I0(\exitcond_i_reg_287_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(Threshold_l224_U0_src_data_stream_V_read));
  LUT6 #(
    .INIT(64'hFFFF04FFFFFFFFFF)) 
    \mOutPtr[1]_i_2__10 
       (.I0(img_s_data_stream_0_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_i_reg_287_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(exitcond_i_reg_287_pp0_iter1_reg),
        .I5(img_s_1_data_stream_s_full_n),
        .O(\SRL_SIG_reg[0][7] ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT5 #(
    .INIT(32'h00808080)) 
    \mOutPtr[3]_i_3__16 
       (.I0(Q[1]),
        .I1(CO),
        .I2(Threshold_l224_U0_ap_start),
        .I3(start_once_reg_reg),
        .I4(start_for_Threshold_l224_U0_full_n),
        .O(mOutPtr110_out_1));
  FDRE \p_thresh_max_reg_258_reg[0] 
       (.C(ap_clk),
        .CE(Threshold_l224_U0_src_cols_V_read),
        .D(\int_max_s_reg[7] [0]),
        .Q(\ult_reg_296_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \p_thresh_max_reg_258_reg[1] 
       (.C(ap_clk),
        .CE(Threshold_l224_U0_src_cols_V_read),
        .D(\int_max_s_reg[7] [1]),
        .Q(\ult_reg_296_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \p_thresh_max_reg_258_reg[2] 
       (.C(ap_clk),
        .CE(Threshold_l224_U0_src_cols_V_read),
        .D(\int_max_s_reg[7] [2]),
        .Q(\ult_reg_296_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \p_thresh_max_reg_258_reg[3] 
       (.C(ap_clk),
        .CE(Threshold_l224_U0_src_cols_V_read),
        .D(\int_max_s_reg[7] [3]),
        .Q(\ult_reg_296_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \p_thresh_max_reg_258_reg[4] 
       (.C(ap_clk),
        .CE(Threshold_l224_U0_src_cols_V_read),
        .D(\int_max_s_reg[7] [4]),
        .Q(\ult_reg_296_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \p_thresh_max_reg_258_reg[5] 
       (.C(ap_clk),
        .CE(Threshold_l224_U0_src_cols_V_read),
        .D(\int_max_s_reg[7] [5]),
        .Q(\ult_reg_296_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \p_thresh_max_reg_258_reg[6] 
       (.C(ap_clk),
        .CE(Threshold_l224_U0_src_cols_V_read),
        .D(\int_max_s_reg[7] [6]),
        .Q(\ult_reg_296_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \p_thresh_max_reg_258_reg[7] 
       (.C(ap_clk),
        .CE(Threshold_l224_U0_src_cols_V_read),
        .D(\int_max_s_reg[7] [7]),
        .Q(\ult_reg_296_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \p_thresh_min_reg_263_reg[0] 
       (.C(ap_clk),
        .CE(Threshold_l224_U0_src_cols_V_read),
        .D(\int_min_s_reg[7] [0]),
        .Q(\ult4_reg_301_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \p_thresh_min_reg_263_reg[1] 
       (.C(ap_clk),
        .CE(Threshold_l224_U0_src_cols_V_read),
        .D(\int_min_s_reg[7] [1]),
        .Q(\ult4_reg_301_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \p_thresh_min_reg_263_reg[2] 
       (.C(ap_clk),
        .CE(Threshold_l224_U0_src_cols_V_read),
        .D(\int_min_s_reg[7] [2]),
        .Q(\ult4_reg_301_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \p_thresh_min_reg_263_reg[3] 
       (.C(ap_clk),
        .CE(Threshold_l224_U0_src_cols_V_read),
        .D(\int_min_s_reg[7] [3]),
        .Q(\ult4_reg_301_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \p_thresh_min_reg_263_reg[4] 
       (.C(ap_clk),
        .CE(Threshold_l224_U0_src_cols_V_read),
        .D(\int_min_s_reg[7] [4]),
        .Q(\ult4_reg_301_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \p_thresh_min_reg_263_reg[5] 
       (.C(ap_clk),
        .CE(Threshold_l224_U0_src_cols_V_read),
        .D(\int_min_s_reg[7] [5]),
        .Q(\ult4_reg_301_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \p_thresh_min_reg_263_reg[6] 
       (.C(ap_clk),
        .CE(Threshold_l224_U0_src_cols_V_read),
        .D(\int_min_s_reg[7] [6]),
        .Q(\ult4_reg_301_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \p_thresh_min_reg_263_reg[7] 
       (.C(ap_clk),
        .CE(Threshold_l224_U0_src_cols_V_read),
        .D(\int_min_s_reg[7] [7]),
        .Q(\ult4_reg_301_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_273_reg[0] 
       (.C(ap_clk),
        .CE(Threshold_l224_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [0]),
        .Q(src_cols_V_read_reg_273[0]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_273_reg[10] 
       (.C(ap_clk),
        .CE(Threshold_l224_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [10]),
        .Q(src_cols_V_read_reg_273[10]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_273_reg[11] 
       (.C(ap_clk),
        .CE(Threshold_l224_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [11]),
        .Q(src_cols_V_read_reg_273[11]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_273_reg[12] 
       (.C(ap_clk),
        .CE(Threshold_l224_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [12]),
        .Q(src_cols_V_read_reg_273[12]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_273_reg[13] 
       (.C(ap_clk),
        .CE(Threshold_l224_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [13]),
        .Q(src_cols_V_read_reg_273[13]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_273_reg[14] 
       (.C(ap_clk),
        .CE(Threshold_l224_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [14]),
        .Q(src_cols_V_read_reg_273[14]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_273_reg[15] 
       (.C(ap_clk),
        .CE(Threshold_l224_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [15]),
        .Q(src_cols_V_read_reg_273[15]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_273_reg[1] 
       (.C(ap_clk),
        .CE(Threshold_l224_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [1]),
        .Q(src_cols_V_read_reg_273[1]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_273_reg[2] 
       (.C(ap_clk),
        .CE(Threshold_l224_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [2]),
        .Q(src_cols_V_read_reg_273[2]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_273_reg[3] 
       (.C(ap_clk),
        .CE(Threshold_l224_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [3]),
        .Q(src_cols_V_read_reg_273[3]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_273_reg[4] 
       (.C(ap_clk),
        .CE(Threshold_l224_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [4]),
        .Q(src_cols_V_read_reg_273[4]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_273_reg[5] 
       (.C(ap_clk),
        .CE(Threshold_l224_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [5]),
        .Q(src_cols_V_read_reg_273[5]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_273_reg[6] 
       (.C(ap_clk),
        .CE(Threshold_l224_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [6]),
        .Q(src_cols_V_read_reg_273[6]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_273_reg[7] 
       (.C(ap_clk),
        .CE(Threshold_l224_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [7]),
        .Q(src_cols_V_read_reg_273[7]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_273_reg[8] 
       (.C(ap_clk),
        .CE(Threshold_l224_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [8]),
        .Q(src_cols_V_read_reg_273[8]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_273_reg[9] 
       (.C(ap_clk),
        .CE(Threshold_l224_U0_src_cols_V_read),
        .D(\int_cols_reg[15] [9]),
        .Q(src_cols_V_read_reg_273[9]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_268_reg[0] 
       (.C(ap_clk),
        .CE(Threshold_l224_U0_src_cols_V_read),
        .D(if_dout[0]),
        .Q(src_rows_V_read_reg_268[0]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_268_reg[10] 
       (.C(ap_clk),
        .CE(Threshold_l224_U0_src_cols_V_read),
        .D(if_dout[10]),
        .Q(src_rows_V_read_reg_268[10]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_268_reg[11] 
       (.C(ap_clk),
        .CE(Threshold_l224_U0_src_cols_V_read),
        .D(if_dout[11]),
        .Q(src_rows_V_read_reg_268[11]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_268_reg[12] 
       (.C(ap_clk),
        .CE(Threshold_l224_U0_src_cols_V_read),
        .D(if_dout[12]),
        .Q(src_rows_V_read_reg_268[12]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_268_reg[13] 
       (.C(ap_clk),
        .CE(Threshold_l224_U0_src_cols_V_read),
        .D(if_dout[13]),
        .Q(src_rows_V_read_reg_268[13]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_268_reg[14] 
       (.C(ap_clk),
        .CE(Threshold_l224_U0_src_cols_V_read),
        .D(if_dout[14]),
        .Q(src_rows_V_read_reg_268[14]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_268_reg[15] 
       (.C(ap_clk),
        .CE(Threshold_l224_U0_src_cols_V_read),
        .D(if_dout[15]),
        .Q(src_rows_V_read_reg_268[15]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_268_reg[1] 
       (.C(ap_clk),
        .CE(Threshold_l224_U0_src_cols_V_read),
        .D(if_dout[1]),
        .Q(src_rows_V_read_reg_268[1]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_268_reg[2] 
       (.C(ap_clk),
        .CE(Threshold_l224_U0_src_cols_V_read),
        .D(if_dout[2]),
        .Q(src_rows_V_read_reg_268[2]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_268_reg[3] 
       (.C(ap_clk),
        .CE(Threshold_l224_U0_src_cols_V_read),
        .D(if_dout[3]),
        .Q(src_rows_V_read_reg_268[3]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_268_reg[4] 
       (.C(ap_clk),
        .CE(Threshold_l224_U0_src_cols_V_read),
        .D(if_dout[4]),
        .Q(src_rows_V_read_reg_268[4]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_268_reg[5] 
       (.C(ap_clk),
        .CE(Threshold_l224_U0_src_cols_V_read),
        .D(if_dout[5]),
        .Q(src_rows_V_read_reg_268[5]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_268_reg[6] 
       (.C(ap_clk),
        .CE(Threshold_l224_U0_src_cols_V_read),
        .D(if_dout[6]),
        .Q(src_rows_V_read_reg_268[6]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_268_reg[7] 
       (.C(ap_clk),
        .CE(Threshold_l224_U0_src_cols_V_read),
        .D(if_dout[7]),
        .Q(src_rows_V_read_reg_268[7]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_268_reg[8] 
       (.C(ap_clk),
        .CE(Threshold_l224_U0_src_cols_V_read),
        .D(if_dout[8]),
        .Q(src_rows_V_read_reg_268[8]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_268_reg[9] 
       (.C(ap_clk),
        .CE(Threshold_l224_U0_src_cols_V_read),
        .D(if_dout[9]),
        .Q(src_rows_V_read_reg_268[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FFF700000000)) 
    \t_V_1_reg_190[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(CO),
        .I5(Q[1]),
        .O(t_V_1_reg_190));
  LUT4 #(
    .INIT(16'h0008)) 
    \t_V_1_reg_190[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(ap_block_pp0_stage0_subdone),
        .O(t_V_1_reg_1900));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_1_reg_190[0]_i_4 
       (.I0(t_V_1_reg_190_reg[0]),
        .O(\t_V_1_reg_190[0]_i_4_n_0 ));
  FDRE \t_V_1_reg_190_reg[0] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1900),
        .D(\t_V_1_reg_190_reg[0]_i_3_n_7 ),
        .Q(t_V_1_reg_190_reg[0]),
        .R(t_V_1_reg_190));
  CARRY4 \t_V_1_reg_190_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\t_V_1_reg_190_reg[0]_i_3_n_0 ,\t_V_1_reg_190_reg[0]_i_3_n_1 ,\t_V_1_reg_190_reg[0]_i_3_n_2 ,\t_V_1_reg_190_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_V_1_reg_190_reg[0]_i_3_n_4 ,\t_V_1_reg_190_reg[0]_i_3_n_5 ,\t_V_1_reg_190_reg[0]_i_3_n_6 ,\t_V_1_reg_190_reg[0]_i_3_n_7 }),
        .S({t_V_1_reg_190_reg[3:1],\t_V_1_reg_190[0]_i_4_n_0 }));
  FDRE \t_V_1_reg_190_reg[10] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1900),
        .D(\t_V_1_reg_190_reg[8]_i_1_n_5 ),
        .Q(t_V_1_reg_190_reg[10]),
        .R(t_V_1_reg_190));
  FDRE \t_V_1_reg_190_reg[11] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1900),
        .D(\t_V_1_reg_190_reg[8]_i_1_n_4 ),
        .Q(t_V_1_reg_190_reg[11]),
        .R(t_V_1_reg_190));
  FDRE \t_V_1_reg_190_reg[12] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1900),
        .D(\t_V_1_reg_190_reg[12]_i_1_n_7 ),
        .Q(t_V_1_reg_190_reg[12]),
        .R(t_V_1_reg_190));
  CARRY4 \t_V_1_reg_190_reg[12]_i_1 
       (.CI(\t_V_1_reg_190_reg[8]_i_1_n_0 ),
        .CO({\NLW_t_V_1_reg_190_reg[12]_i_1_CO_UNCONNECTED [3],\t_V_1_reg_190_reg[12]_i_1_n_1 ,\t_V_1_reg_190_reg[12]_i_1_n_2 ,\t_V_1_reg_190_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_190_reg[12]_i_1_n_4 ,\t_V_1_reg_190_reg[12]_i_1_n_5 ,\t_V_1_reg_190_reg[12]_i_1_n_6 ,\t_V_1_reg_190_reg[12]_i_1_n_7 }),
        .S(t_V_1_reg_190_reg[15:12]));
  FDRE \t_V_1_reg_190_reg[13] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1900),
        .D(\t_V_1_reg_190_reg[12]_i_1_n_6 ),
        .Q(t_V_1_reg_190_reg[13]),
        .R(t_V_1_reg_190));
  FDRE \t_V_1_reg_190_reg[14] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1900),
        .D(\t_V_1_reg_190_reg[12]_i_1_n_5 ),
        .Q(t_V_1_reg_190_reg[14]),
        .R(t_V_1_reg_190));
  FDRE \t_V_1_reg_190_reg[15] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1900),
        .D(\t_V_1_reg_190_reg[12]_i_1_n_4 ),
        .Q(t_V_1_reg_190_reg[15]),
        .R(t_V_1_reg_190));
  FDRE \t_V_1_reg_190_reg[1] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1900),
        .D(\t_V_1_reg_190_reg[0]_i_3_n_6 ),
        .Q(t_V_1_reg_190_reg[1]),
        .R(t_V_1_reg_190));
  FDRE \t_V_1_reg_190_reg[2] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1900),
        .D(\t_V_1_reg_190_reg[0]_i_3_n_5 ),
        .Q(t_V_1_reg_190_reg[2]),
        .R(t_V_1_reg_190));
  FDRE \t_V_1_reg_190_reg[3] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1900),
        .D(\t_V_1_reg_190_reg[0]_i_3_n_4 ),
        .Q(t_V_1_reg_190_reg[3]),
        .R(t_V_1_reg_190));
  FDRE \t_V_1_reg_190_reg[4] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1900),
        .D(\t_V_1_reg_190_reg[4]_i_1_n_7 ),
        .Q(t_V_1_reg_190_reg[4]),
        .R(t_V_1_reg_190));
  CARRY4 \t_V_1_reg_190_reg[4]_i_1 
       (.CI(\t_V_1_reg_190_reg[0]_i_3_n_0 ),
        .CO({\t_V_1_reg_190_reg[4]_i_1_n_0 ,\t_V_1_reg_190_reg[4]_i_1_n_1 ,\t_V_1_reg_190_reg[4]_i_1_n_2 ,\t_V_1_reg_190_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_190_reg[4]_i_1_n_4 ,\t_V_1_reg_190_reg[4]_i_1_n_5 ,\t_V_1_reg_190_reg[4]_i_1_n_6 ,\t_V_1_reg_190_reg[4]_i_1_n_7 }),
        .S(t_V_1_reg_190_reg[7:4]));
  FDRE \t_V_1_reg_190_reg[5] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1900),
        .D(\t_V_1_reg_190_reg[4]_i_1_n_6 ),
        .Q(t_V_1_reg_190_reg[5]),
        .R(t_V_1_reg_190));
  FDRE \t_V_1_reg_190_reg[6] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1900),
        .D(\t_V_1_reg_190_reg[4]_i_1_n_5 ),
        .Q(t_V_1_reg_190_reg[6]),
        .R(t_V_1_reg_190));
  FDRE \t_V_1_reg_190_reg[7] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1900),
        .D(\t_V_1_reg_190_reg[4]_i_1_n_4 ),
        .Q(t_V_1_reg_190_reg[7]),
        .R(t_V_1_reg_190));
  FDRE \t_V_1_reg_190_reg[8] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1900),
        .D(\t_V_1_reg_190_reg[8]_i_1_n_7 ),
        .Q(t_V_1_reg_190_reg[8]),
        .R(t_V_1_reg_190));
  CARRY4 \t_V_1_reg_190_reg[8]_i_1 
       (.CI(\t_V_1_reg_190_reg[4]_i_1_n_0 ),
        .CO({\t_V_1_reg_190_reg[8]_i_1_n_0 ,\t_V_1_reg_190_reg[8]_i_1_n_1 ,\t_V_1_reg_190_reg[8]_i_1_n_2 ,\t_V_1_reg_190_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_190_reg[8]_i_1_n_4 ,\t_V_1_reg_190_reg[8]_i_1_n_5 ,\t_V_1_reg_190_reg[8]_i_1_n_6 ,\t_V_1_reg_190_reg[8]_i_1_n_7 }),
        .S(t_V_1_reg_190_reg[11:8]));
  FDRE \t_V_1_reg_190_reg[9] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1900),
        .D(\t_V_1_reg_190_reg[8]_i_1_n_6 ),
        .Q(t_V_1_reg_190_reg[9]),
        .R(t_V_1_reg_190));
  FDRE \t_V_reg_179_reg[0] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_282[0]),
        .Q(\t_V_reg_179_reg_n_0_[0] ),
        .R(SR));
  FDRE \t_V_reg_179_reg[10] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_282[10]),
        .Q(\t_V_reg_179_reg_n_0_[10] ),
        .R(SR));
  FDRE \t_V_reg_179_reg[11] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_282[11]),
        .Q(\t_V_reg_179_reg_n_0_[11] ),
        .R(SR));
  FDRE \t_V_reg_179_reg[12] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_282[12]),
        .Q(\t_V_reg_179_reg_n_0_[12] ),
        .R(SR));
  FDRE \t_V_reg_179_reg[13] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_282[13]),
        .Q(\t_V_reg_179_reg_n_0_[13] ),
        .R(SR));
  FDRE \t_V_reg_179_reg[14] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_282[14]),
        .Q(\t_V_reg_179_reg_n_0_[14] ),
        .R(SR));
  FDRE \t_V_reg_179_reg[15] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_282[15]),
        .Q(\t_V_reg_179_reg_n_0_[15] ),
        .R(SR));
  FDRE \t_V_reg_179_reg[1] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_282[1]),
        .Q(\t_V_reg_179_reg_n_0_[1] ),
        .R(SR));
  FDRE \t_V_reg_179_reg[2] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_282[2]),
        .Q(\t_V_reg_179_reg_n_0_[2] ),
        .R(SR));
  FDRE \t_V_reg_179_reg[3] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_282[3]),
        .Q(\t_V_reg_179_reg_n_0_[3] ),
        .R(SR));
  FDRE \t_V_reg_179_reg[4] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_282[4]),
        .Q(\t_V_reg_179_reg_n_0_[4] ),
        .R(SR));
  FDRE \t_V_reg_179_reg[5] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_282[5]),
        .Q(\t_V_reg_179_reg_n_0_[5] ),
        .R(SR));
  FDRE \t_V_reg_179_reg[6] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_282[6]),
        .Q(\t_V_reg_179_reg_n_0_[6] ),
        .R(SR));
  FDRE \t_V_reg_179_reg[7] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_282[7]),
        .Q(\t_V_reg_179_reg_n_0_[7] ),
        .R(SR));
  FDRE \t_V_reg_179_reg[8] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_282[8]),
        .Q(\t_V_reg_179_reg_n_0_[8] ),
        .R(SR));
  FDRE \t_V_reg_179_reg[9] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_reg_282[9]),
        .Q(\t_V_reg_179_reg_n_0_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \ult4_reg_301[0]_i_1__0 
       (.I0(ult4_fu_228_p2),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_i_reg_287_reg_n_0_[0] ),
        .I4(ult4_reg_301),
        .O(\ult4_reg_301[0]_i_1__0_n_0 ));
  FDRE \ult4_reg_301_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ult4_reg_301[0]_i_1__0_n_0 ),
        .Q(ult4_reg_301),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \ult_reg_296[0]_i_1__0 
       (.I0(ult_fu_223_p2),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_i_reg_287_reg_n_0_[0] ),
        .I4(ult_reg_296),
        .O(\ult_reg_296[0]_i_1__0_n_0 ));
  FDRE \ult_reg_296_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ult_reg_296[0]_i_1__0_n_0 ),
        .Q(ult_reg_296),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "apply_3_3_s" *) 
module m3_for_arty_a7_threshold2_0_1_apply_3_3_s
   (ap_ce_reg_reg_0,
    ap_block_pp0_stage0_subdone2_in,
    D,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk,
    Q,
    ap_enable_reg_pp0_iter1_reg,
    \exitcond_reg_302_reg[0] ,
    img_2_data_stream_1_empty_n,
    img_2_data_stream_2_empty_n,
    img_2_data_stream_0_empty_n,
    \exitcond_reg_302_pp0_iter30_reg_reg[0]__0 ,
    ap_enable_reg_pp0_iter31_reg,
    img_3_data_stream_0_full_n,
    img_3_data_stream_2_full_n,
    img_3_data_stream_1_full_n,
    \tmp_146_reg_321_reg[7] ,
    \tmp_144_reg_311_reg[7] ,
    \tmp_145_reg_316_reg[7] );
  output ap_ce_reg_reg_0;
  output ap_block_pp0_stage0_subdone2_in;
  output [7:0]D;
  output [7:0]\SRL_SIG_reg[0][7] ;
  output [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1_reg;
  input \exitcond_reg_302_reg[0] ;
  input img_2_data_stream_1_empty_n;
  input img_2_data_stream_2_empty_n;
  input img_2_data_stream_0_empty_n;
  input \exitcond_reg_302_pp0_iter30_reg_reg[0]__0 ;
  input ap_enable_reg_pp0_iter31_reg;
  input img_3_data_stream_0_full_n;
  input img_3_data_stream_2_full_n;
  input img_3_data_stream_1_full_n;
  input [7:0]\tmp_146_reg_321_reg[7] ;
  input [7:0]\tmp_144_reg_311_reg[7] ;
  input [7:0]\tmp_145_reg_316_reg[7] ;

  wire [26:22]C;
  wire [7:0]D;
  wire [7:0]G_fu_138_p3;
  wire [7:0]G_min_1_fu_166_p3;
  wire [7:0]G_min_1_reg_856;
  wire [7:0]G_reg_850;
  wire [0:0]Q;
  wire \Range1_all_ones_reg_969[0]_i_1_n_0 ;
  wire \Range1_all_ones_reg_969[0]_i_2_n_0 ;
  wire \Range1_all_ones_reg_969[0]_i_3_n_0 ;
  wire \Range1_all_ones_reg_969_reg_n_0_[0] ;
  wire \Range1_all_zeros_reg_975[0]_i_1_n_0 ;
  wire \Range1_all_zeros_reg_975[0]_i_2_n_0 ;
  wire \Range1_all_zeros_reg_975[0]_i_3_n_0 ;
  wire \Range1_all_zeros_reg_975_reg_n_0_[0] ;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire ap_block_pp0_stage0_subdone2_in;
  wire ap_ce_reg;
  wire ap_ce_reg_reg_0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2_i_2_n_0;
  wire ap_enable_reg_pp0_iter31_reg;
  wire [7:0]ap_return_0_int_reg;
  wire [7:0]ap_return_1_int_reg;
  wire [7:0]ap_return_2_int_reg;
  wire carry_fu_507_p2;
  wire carry_reg_963;
  wire \carry_reg_963[0]_i_2_n_0 ;
  wire [7:0]diff_fu_194_p2;
  wire diff_fu_194_p2_carry__0_i_1_n_0;
  wire diff_fu_194_p2_carry__0_i_2_n_0;
  wire diff_fu_194_p2_carry__0_i_3_n_0;
  wire diff_fu_194_p2_carry__0_i_4_n_0;
  wire diff_fu_194_p2_carry__0_i_5_n_0;
  wire diff_fu_194_p2_carry__0_i_6_n_0;
  wire diff_fu_194_p2_carry__0_i_7_n_0;
  wire diff_fu_194_p2_carry__0_n_1;
  wire diff_fu_194_p2_carry__0_n_2;
  wire diff_fu_194_p2_carry__0_n_3;
  wire diff_fu_194_p2_carry_i_1_n_0;
  wire diff_fu_194_p2_carry_i_2_n_0;
  wire diff_fu_194_p2_carry_i_3_n_0;
  wire diff_fu_194_p2_carry_i_4_n_0;
  wire diff_fu_194_p2_carry_i_5_n_0;
  wire diff_fu_194_p2_carry_i_6_n_0;
  wire diff_fu_194_p2_carry_i_7_n_0;
  wire diff_fu_194_p2_carry_i_8_n_0;
  wire diff_fu_194_p2_carry_n_0;
  wire diff_fu_194_p2_carry_n_1;
  wire diff_fu_194_p2_carry_n_2;
  wire diff_fu_194_p2_carry_n_3;
  wire [7:0]diff_reg_869;
  wire [7:0]diff_reg_869_pp0_iter10_reg;
  wire [7:0]diff_reg_869_pp0_iter11_reg;
  wire [7:0]diff_reg_869_pp0_iter12_reg;
  wire [7:0]diff_reg_869_pp0_iter13_reg;
  wire [7:0]diff_reg_869_pp0_iter14_reg;
  wire [7:0]diff_reg_869_pp0_iter15_reg;
  wire [7:0]diff_reg_869_pp0_iter16_reg;
  wire [7:0]diff_reg_869_pp0_iter17_reg;
  wire [7:0]diff_reg_869_pp0_iter18_reg;
  wire [7:0]diff_reg_869_pp0_iter19_reg;
  wire [7:0]diff_reg_869_pp0_iter20_reg;
  wire [7:0]diff_reg_869_pp0_iter21_reg;
  wire [7:0]diff_reg_869_pp0_iter22_reg;
  wire [7:0]diff_reg_869_pp0_iter23_reg;
  wire [7:0]diff_reg_869_pp0_iter2_reg;
  wire [7:0]diff_reg_869_pp0_iter3_reg;
  wire [7:0]diff_reg_869_pp0_iter4_reg;
  wire [7:0]diff_reg_869_pp0_iter5_reg;
  wire [7:0]diff_reg_869_pp0_iter6_reg;
  wire [7:0]diff_reg_869_pp0_iter7_reg;
  wire [7:0]diff_reg_869_pp0_iter8_reg;
  wire [7:0]diff_reg_869_pp0_iter9_reg;
  wire \exitcond_reg_302_pp0_iter30_reg_reg[0]__0 ;
  wire \exitcond_reg_302_reg[0] ;
  wire i__carry_i_1__0_n_0;
  wire i__carry_i_1__1_n_0;
  wire i__carry_i_1_n_0;
  wire i__carry_i_2__0_n_0;
  wire i__carry_i_2__1_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3__0_n_0;
  wire i__carry_i_3__1_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4__0_n_0;
  wire i__carry_i_4__1_n_0;
  wire i__carry_i_4_n_0;
  wire i__carry_i_5__0_n_0;
  wire i__carry_i_5__1_n_0;
  wire i__carry_i_5_n_0;
  wire i__carry_i_6__0_n_0;
  wire i__carry_i_6__1_n_0;
  wire i__carry_i_6_n_0;
  wire i__carry_i_7__0_n_0;
  wire i__carry_i_7__1_n_0;
  wire i__carry_i_7_n_0;
  wire i__carry_i_8__0_n_0;
  wire i__carry_i_8__1_n_0;
  wire i__carry_i_8_n_0;
  wire img_2_data_stream_0_empty_n;
  wire img_2_data_stream_1_empty_n;
  wire img_2_data_stream_2_empty_n;
  wire img_3_data_stream_0_full_n;
  wire img_3_data_stream_1_full_n;
  wire img_3_data_stream_2_full_n;
  wire [7:0]\loop[18].divisor_tmp_reg[19]_23 ;
  wire [7:2]min_fu_188_p3__23;
  wire neg_src_not_i_i_fu_691_p2__0;
  wire p_0_in;
  wire p_0_in2_in;
  wire [5:2]p_0_out;
  wire p_0_out_carry_i_1_n_0;
  wire p_0_out_carry_i_2_n_0;
  wire p_0_out_carry_i_3_n_0;
  wire p_0_out_carry_i_4_n_0;
  wire p_0_out_carry_i_5_n_0;
  wire p_0_out_carry_i_6_n_0;
  wire p_0_out_carry_i_7_n_0;
  wire p_0_out_carry_i_8_n_0;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire \p_0_out_inferred__0/i__carry_n_0 ;
  wire \p_0_out_inferred__0/i__carry_n_1 ;
  wire \p_0_out_inferred__0/i__carry_n_2 ;
  wire \p_0_out_inferred__0/i__carry_n_3 ;
  wire \p_0_out_inferred__4/i__carry_n_0 ;
  wire \p_0_out_inferred__4/i__carry_n_1 ;
  wire \p_0_out_inferred__4/i__carry_n_2 ;
  wire \p_0_out_inferred__4/i__carry_n_3 ;
  wire \p_0_out_inferred__5/i__carry_n_0 ;
  wire \p_0_out_inferred__5/i__carry_n_1 ;
  wire \p_0_out_inferred__5/i__carry_n_2 ;
  wire \p_0_out_inferred__5/i__carry_n_3 ;
  wire p_1_in5_out;
  wire p_1_in__15;
  wire p_2_in2_out;
  wire p_38_i_i_i1_fu_649_p2;
  wire p_38_i_i_i1_reg_992;
  wire \p_38_i_i_i1_reg_992[0]_i_2_n_0 ;
  wire \p_38_i_i_i1_reg_992[0]_i_3_n_0 ;
  wire p_39_demorgan_i_i_i1_fu_655_p2;
  wire p_39_demorgan_i_i_i1_reg_998;
  wire \p_39_demorgan_i_i_i1_reg_998[0]_i_2_n_0 ;
  wire [7:0]p_Val2_13_fu_729_p3;
  wire [7:0]p_Val2_14_fu_787_p3;
  wire p_Val2_3_fu_443_p2_carry__0_i_1_n_0;
  wire p_Val2_3_fu_443_p2_carry__0_i_2_n_0;
  wire p_Val2_3_fu_443_p2_carry__0_i_3_n_0;
  wire p_Val2_3_fu_443_p2_carry__0_i_4_n_0;
  wire p_Val2_3_fu_443_p2_carry__0_i_5_n_0;
  wire p_Val2_3_fu_443_p2_carry__0_n_0;
  wire p_Val2_3_fu_443_p2_carry__0_n_1;
  wire p_Val2_3_fu_443_p2_carry__0_n_2;
  wire p_Val2_3_fu_443_p2_carry__0_n_3;
  wire p_Val2_3_fu_443_p2_carry__0_n_4;
  wire p_Val2_3_fu_443_p2_carry__1_i_1_n_0;
  wire p_Val2_3_fu_443_p2_carry__1_i_2_n_0;
  wire p_Val2_3_fu_443_p2_carry__1_i_3_n_0;
  wire p_Val2_3_fu_443_p2_carry__1_i_4_n_0;
  wire p_Val2_3_fu_443_p2_carry__1_i_5_n_0;
  wire p_Val2_3_fu_443_p2_carry__1_n_0;
  wire p_Val2_3_fu_443_p2_carry__1_n_1;
  wire p_Val2_3_fu_443_p2_carry__1_n_2;
  wire p_Val2_3_fu_443_p2_carry__1_n_3;
  wire p_Val2_3_fu_443_p2_carry__1_n_4;
  wire p_Val2_3_fu_443_p2_carry__1_n_5;
  wire p_Val2_3_fu_443_p2_carry__1_n_6;
  wire p_Val2_3_fu_443_p2_carry__1_n_7;
  wire p_Val2_3_fu_443_p2_carry__2_i_1_n_0;
  wire p_Val2_3_fu_443_p2_carry__2_i_2_n_0;
  wire p_Val2_3_fu_443_p2_carry__2_i_3_n_0;
  wire p_Val2_3_fu_443_p2_carry__2_i_4_n_0;
  wire p_Val2_3_fu_443_p2_carry__2_n_0;
  wire p_Val2_3_fu_443_p2_carry__2_n_1;
  wire p_Val2_3_fu_443_p2_carry__2_n_2;
  wire p_Val2_3_fu_443_p2_carry__2_n_3;
  wire p_Val2_3_fu_443_p2_carry__2_n_4;
  wire p_Val2_3_fu_443_p2_carry__2_n_5;
  wire p_Val2_3_fu_443_p2_carry__2_n_6;
  wire p_Val2_3_fu_443_p2_carry__2_n_7;
  wire p_Val2_3_fu_443_p2_carry__3_n_7;
  wire p_Val2_3_fu_443_p2_carry_i_1_n_0;
  wire p_Val2_3_fu_443_p2_carry_i_2_n_0;
  wire p_Val2_3_fu_443_p2_carry_n_0;
  wire p_Val2_3_fu_443_p2_carry_n_1;
  wire p_Val2_3_fu_443_p2_carry_n_2;
  wire p_Val2_3_fu_443_p2_carry_n_3;
  wire [7:7]p_Val2_4_fu_457_p4;
  wire [6:1]p_Val2_4_fu_457_p4__0;
  wire [7:7]p_Val2_5_fu_487_p2;
  wire [6:0]p_Val2_5_fu_487_p2__0;
  wire [7:0]p_Val2_5_reg_957;
  wire \p_Val2_5_reg_957[5]_i_2_n_0 ;
  wire [6:0]p_Val2_8_fu_563_p4;
  wire [7:7]p_Val2_8_fu_563_p4__0;
  wire [7:7]p_Val2_9_fu_593_p2;
  wire [6:0]p_Val2_9_fu_593_p2__0;
  wire [7:0]p_Val2_9_reg_986;
  wire \p_Val2_9_reg_986[7]_i_2_n_0 ;
  wire [7:0]p_dst_val_2_write_as_fu_178_p3;
  wire [7:0]p_dst_val_2_write_as_reg_862;
  wire \p_dst_val_2_write_as_reg_862_pp0_iter26_reg_reg[0]_srl4_n_0 ;
  wire \p_dst_val_2_write_as_reg_862_pp0_iter26_reg_reg[1]_srl4_n_0 ;
  wire \p_dst_val_2_write_as_reg_862_pp0_iter26_reg_reg[2]_srl4_n_0 ;
  wire \p_dst_val_2_write_as_reg_862_pp0_iter26_reg_reg[3]_srl4_n_0 ;
  wire \p_dst_val_2_write_as_reg_862_pp0_iter26_reg_reg[4]_srl4_n_0 ;
  wire \p_dst_val_2_write_as_reg_862_pp0_iter26_reg_reg[5]_srl4_n_0 ;
  wire \p_dst_val_2_write_as_reg_862_pp0_iter26_reg_reg[6]_srl4_n_0 ;
  wire \p_dst_val_2_write_as_reg_862_pp0_iter26_reg_reg[7]_srl4_n_0 ;
  wire [7:0]p_dst_val_2_write_as_reg_862_pp0_iter27_reg;
  wire [33:17]p_lshr_f_reg_934;
  wire [34:0]p_lshr_reg_929;
  wire \p_lshr_reg_929[10]_i_2_n_0 ;
  wire \p_lshr_reg_929[10]_i_3_n_0 ;
  wire \p_lshr_reg_929[10]_i_4_n_0 ;
  wire \p_lshr_reg_929[10]_i_5_n_0 ;
  wire \p_lshr_reg_929[14]_i_2_n_0 ;
  wire \p_lshr_reg_929[14]_i_3_n_0 ;
  wire \p_lshr_reg_929[14]_i_4_n_0 ;
  wire \p_lshr_reg_929[14]_i_5_n_0 ;
  wire \p_lshr_reg_929[18]_i_2_n_0 ;
  wire \p_lshr_reg_929[18]_i_3_n_0 ;
  wire \p_lshr_reg_929[18]_i_4_n_0 ;
  wire \p_lshr_reg_929[18]_i_5_n_0 ;
  wire \p_lshr_reg_929[22]_i_2_n_0 ;
  wire \p_lshr_reg_929[22]_i_3_n_0 ;
  wire \p_lshr_reg_929[22]_i_4_n_0 ;
  wire \p_lshr_reg_929[22]_i_5_n_0 ;
  wire \p_lshr_reg_929[26]_i_2_n_0 ;
  wire \p_lshr_reg_929[26]_i_3_n_0 ;
  wire \p_lshr_reg_929[26]_i_4_n_0 ;
  wire \p_lshr_reg_929[26]_i_5_n_0 ;
  wire \p_lshr_reg_929[2]_i_2_n_0 ;
  wire \p_lshr_reg_929[2]_i_3_n_0 ;
  wire \p_lshr_reg_929[2]_i_4_n_0 ;
  wire \p_lshr_reg_929[30]_i_2_n_0 ;
  wire \p_lshr_reg_929[30]_i_3_n_0 ;
  wire \p_lshr_reg_929[30]_i_4_n_0 ;
  wire \p_lshr_reg_929[30]_i_5_n_0 ;
  wire \p_lshr_reg_929[34]_i_2_n_0 ;
  wire \p_lshr_reg_929[34]_i_3_n_0 ;
  wire \p_lshr_reg_929[34]_i_4_n_0 ;
  wire \p_lshr_reg_929[34]_i_5_n_0 ;
  wire \p_lshr_reg_929[6]_i_2_n_0 ;
  wire \p_lshr_reg_929[6]_i_3_n_0 ;
  wire \p_lshr_reg_929[6]_i_4_n_0 ;
  wire \p_lshr_reg_929[6]_i_5_n_0 ;
  wire \p_lshr_reg_929_reg[10]_i_1_n_0 ;
  wire \p_lshr_reg_929_reg[10]_i_1_n_1 ;
  wire \p_lshr_reg_929_reg[10]_i_1_n_2 ;
  wire \p_lshr_reg_929_reg[10]_i_1_n_3 ;
  wire \p_lshr_reg_929_reg[14]_i_1_n_0 ;
  wire \p_lshr_reg_929_reg[14]_i_1_n_1 ;
  wire \p_lshr_reg_929_reg[14]_i_1_n_2 ;
  wire \p_lshr_reg_929_reg[14]_i_1_n_3 ;
  wire \p_lshr_reg_929_reg[18]_i_1_n_0 ;
  wire \p_lshr_reg_929_reg[18]_i_1_n_1 ;
  wire \p_lshr_reg_929_reg[18]_i_1_n_2 ;
  wire \p_lshr_reg_929_reg[18]_i_1_n_3 ;
  wire \p_lshr_reg_929_reg[22]_i_1_n_0 ;
  wire \p_lshr_reg_929_reg[22]_i_1_n_1 ;
  wire \p_lshr_reg_929_reg[22]_i_1_n_2 ;
  wire \p_lshr_reg_929_reg[22]_i_1_n_3 ;
  wire \p_lshr_reg_929_reg[26]_i_1_n_0 ;
  wire \p_lshr_reg_929_reg[26]_i_1_n_1 ;
  wire \p_lshr_reg_929_reg[26]_i_1_n_2 ;
  wire \p_lshr_reg_929_reg[26]_i_1_n_3 ;
  wire \p_lshr_reg_929_reg[2]_i_1_n_0 ;
  wire \p_lshr_reg_929_reg[2]_i_1_n_1 ;
  wire \p_lshr_reg_929_reg[2]_i_1_n_2 ;
  wire \p_lshr_reg_929_reg[2]_i_1_n_3 ;
  wire \p_lshr_reg_929_reg[30]_i_1_n_0 ;
  wire \p_lshr_reg_929_reg[30]_i_1_n_1 ;
  wire \p_lshr_reg_929_reg[30]_i_1_n_2 ;
  wire \p_lshr_reg_929_reg[30]_i_1_n_3 ;
  wire \p_lshr_reg_929_reg[34]_i_1_n_1 ;
  wire \p_lshr_reg_929_reg[34]_i_1_n_2 ;
  wire \p_lshr_reg_929_reg[34]_i_1_n_3 ;
  wire \p_lshr_reg_929_reg[6]_i_1_n_0 ;
  wire \p_lshr_reg_929_reg[6]_i_1_n_1 ;
  wire \p_lshr_reg_929_reg[6]_i_1_n_2 ;
  wire \p_lshr_reg_929_reg[6]_i_1_n_3 ;
  wire [35:1]p_neg_fu_368_p2;
  wire [34:17]p_neg_t_fu_402_p2;
  wire [35:8]p_shl7_cast_fu_545_p1;
  wire [7:0]p_src_val_0_read_1_reg_841;
  wire [7:0]p_src_val_0_read_int_reg;
  wire [7:0]p_src_val_1_read_1_reg_835;
  wire [7:0]p_src_val_1_read_int_reg;
  wire [7:0]p_src_val_2_read_1_reg_829;
  wire [7:0]p_src_val_2_read_int_reg;
  wire r_V_2_fu_421_p2_carry__0_n_0;
  wire r_V_2_fu_421_p2_carry__0_n_1;
  wire r_V_2_fu_421_p2_carry__0_n_2;
  wire r_V_2_fu_421_p2_carry__0_n_3;
  wire r_V_2_fu_421_p2_carry__1_n_0;
  wire r_V_2_fu_421_p2_carry__1_n_1;
  wire r_V_2_fu_421_p2_carry__1_n_2;
  wire r_V_2_fu_421_p2_carry__1_n_3;
  wire r_V_2_fu_421_p2_carry__2_n_0;
  wire r_V_2_fu_421_p2_carry__2_n_1;
  wire r_V_2_fu_421_p2_carry__2_n_2;
  wire r_V_2_fu_421_p2_carry__2_n_3;
  wire r_V_2_fu_421_p2_carry__3_n_1;
  wire r_V_2_fu_421_p2_carry__3_n_2;
  wire r_V_2_fu_421_p2_carry__3_n_3;
  wire r_V_2_fu_421_p2_carry_i_1_n_0;
  wire r_V_2_fu_421_p2_carry_n_0;
  wire r_V_2_fu_421_p2_carry_n_1;
  wire r_V_2_fu_421_p2_carry_n_2;
  wire r_V_2_fu_421_p2_carry_n_3;
  wire r_V_5_fu_549_p2_carry__0_i_1_n_0;
  wire r_V_5_fu_549_p2_carry__0_i_2_n_0;
  wire r_V_5_fu_549_p2_carry__0_i_3_n_0;
  wire r_V_5_fu_549_p2_carry__0_i_4_n_0;
  wire r_V_5_fu_549_p2_carry__0_n_0;
  wire r_V_5_fu_549_p2_carry__0_n_1;
  wire r_V_5_fu_549_p2_carry__0_n_2;
  wire r_V_5_fu_549_p2_carry__0_n_3;
  wire r_V_5_fu_549_p2_carry__1_i_1_n_0;
  wire r_V_5_fu_549_p2_carry__1_i_2_n_0;
  wire r_V_5_fu_549_p2_carry__1_i_3_n_0;
  wire r_V_5_fu_549_p2_carry__1_i_4_n_0;
  wire r_V_5_fu_549_p2_carry__1_n_0;
  wire r_V_5_fu_549_p2_carry__1_n_1;
  wire r_V_5_fu_549_p2_carry__1_n_2;
  wire r_V_5_fu_549_p2_carry__1_n_3;
  wire r_V_5_fu_549_p2_carry__2_i_1_n_0;
  wire r_V_5_fu_549_p2_carry__2_i_2_n_0;
  wire r_V_5_fu_549_p2_carry__2_i_3_n_0;
  wire r_V_5_fu_549_p2_carry__2_i_4_n_0;
  wire r_V_5_fu_549_p2_carry__2_n_0;
  wire r_V_5_fu_549_p2_carry__2_n_1;
  wire r_V_5_fu_549_p2_carry__2_n_2;
  wire r_V_5_fu_549_p2_carry__2_n_3;
  wire r_V_5_fu_549_p2_carry__3_i_1_n_0;
  wire r_V_5_fu_549_p2_carry__3_i_2_n_0;
  wire r_V_5_fu_549_p2_carry__3_i_3_n_0;
  wire r_V_5_fu_549_p2_carry__3_i_4_n_0;
  wire r_V_5_fu_549_p2_carry__3_n_0;
  wire r_V_5_fu_549_p2_carry__3_n_1;
  wire r_V_5_fu_549_p2_carry__3_n_2;
  wire r_V_5_fu_549_p2_carry__3_n_3;
  wire r_V_5_fu_549_p2_carry__4_i_1_n_0;
  wire r_V_5_fu_549_p2_carry__4_i_2_n_0;
  wire r_V_5_fu_549_p2_carry__4_i_3_n_0;
  wire r_V_5_fu_549_p2_carry__4_i_4_n_0;
  wire r_V_5_fu_549_p2_carry__4_n_0;
  wire r_V_5_fu_549_p2_carry__4_n_1;
  wire r_V_5_fu_549_p2_carry__4_n_2;
  wire r_V_5_fu_549_p2_carry__4_n_3;
  wire r_V_5_fu_549_p2_carry__5_i_1_n_0;
  wire r_V_5_fu_549_p2_carry__5_i_2_n_0;
  wire r_V_5_fu_549_p2_carry__5_i_3_n_0;
  wire r_V_5_fu_549_p2_carry__5_i_4_n_0;
  wire r_V_5_fu_549_p2_carry__5_n_0;
  wire r_V_5_fu_549_p2_carry__5_n_1;
  wire r_V_5_fu_549_p2_carry__5_n_2;
  wire r_V_5_fu_549_p2_carry__5_n_3;
  wire r_V_5_fu_549_p2_carry__5_n_4;
  wire r_V_5_fu_549_p2_carry__5_n_5;
  wire r_V_5_fu_549_p2_carry__6_i_1_n_0;
  wire r_V_5_fu_549_p2_carry__6_i_2_n_0;
  wire r_V_5_fu_549_p2_carry__6_i_3_n_0;
  wire r_V_5_fu_549_p2_carry__6_i_4_n_0;
  wire r_V_5_fu_549_p2_carry__6_n_0;
  wire r_V_5_fu_549_p2_carry__6_n_1;
  wire r_V_5_fu_549_p2_carry__6_n_2;
  wire r_V_5_fu_549_p2_carry__6_n_3;
  wire r_V_5_fu_549_p2_carry__6_n_4;
  wire r_V_5_fu_549_p2_carry__6_n_5;
  wire r_V_5_fu_549_p2_carry__6_n_6;
  wire r_V_5_fu_549_p2_carry__6_n_7;
  wire r_V_5_fu_549_p2_carry__7_i_1_n_0;
  wire r_V_5_fu_549_p2_carry__7_i_2_n_0;
  wire r_V_5_fu_549_p2_carry__7_i_3_n_0;
  wire r_V_5_fu_549_p2_carry__7_n_0;
  wire r_V_5_fu_549_p2_carry__7_n_2;
  wire r_V_5_fu_549_p2_carry__7_n_3;
  wire r_V_5_fu_549_p2_carry__7_n_5;
  wire r_V_5_fu_549_p2_carry__7_n_6;
  wire r_V_5_fu_549_p2_carry__7_n_7;
  wire r_V_5_fu_549_p2_carry_i_1_n_0;
  wire r_V_5_fu_549_p2_carry_i_2_n_0;
  wire r_V_5_fu_549_p2_carry_i_3_n_0;
  wire r_V_5_fu_549_p2_carry_i_4_n_0;
  wire r_V_5_fu_549_p2_carry_i_5_n_0;
  wire r_V_5_fu_549_p2_carry_n_0;
  wire r_V_5_fu_549_p2_carry_n_1;
  wire r_V_5_fu_549_p2_carry_n_2;
  wire r_V_5_fu_549_p2_carry_n_3;
  wire [15:2]r_V_fu_317_p2;
  wire r_V_fu_317_p2_carry__0_n_0;
  wire r_V_fu_317_p2_carry__0_n_1;
  wire r_V_fu_317_p2_carry__0_n_2;
  wire r_V_fu_317_p2_carry__0_n_3;
  wire r_V_fu_317_p2_carry__1_n_0;
  wire r_V_fu_317_p2_carry__1_n_1;
  wire r_V_fu_317_p2_carry__1_n_2;
  wire r_V_fu_317_p2_carry__1_n_3;
  wire r_V_fu_317_p2_carry__2_n_2;
  wire r_V_fu_317_p2_carry__2_n_3;
  wire r_V_fu_317_p2_carry_n_0;
  wire r_V_fu_317_p2_carry_n_1;
  wire r_V_fu_317_p2_carry_n_2;
  wire r_V_fu_317_p2_carry_n_3;
  wire signbit_1_fu_555_p3;
  wire signbit_1_reg_980;
  wire signbit_reg_950;
  wire [8:0]sub_V_fu_273_p3;
  wire sub_V_reg_8940__0_carry__0_i_1_n_0;
  wire sub_V_reg_8940__0_carry__0_i_2_n_0;
  wire sub_V_reg_8940__0_carry__0_i_3_n_0;
  wire sub_V_reg_8940__0_carry__0_i_4_n_0;
  wire sub_V_reg_8940__0_carry__0_i_5_n_0;
  wire sub_V_reg_8940__0_carry__0_i_6_n_0;
  wire sub_V_reg_8940__0_carry__0_i_7_n_0;
  wire sub_V_reg_8940__0_carry__0_i_8_n_0;
  wire sub_V_reg_8940__0_carry__0_n_0;
  wire sub_V_reg_8940__0_carry__0_n_1;
  wire sub_V_reg_8940__0_carry__0_n_2;
  wire sub_V_reg_8940__0_carry__0_n_3;
  wire sub_V_reg_8940__0_carry__1_i_1_n_0;
  wire sub_V_reg_8940__0_carry_i_10_n_0;
  wire sub_V_reg_8940__0_carry_i_1_n_0;
  wire sub_V_reg_8940__0_carry_i_2_n_0;
  wire sub_V_reg_8940__0_carry_i_3_n_0;
  wire sub_V_reg_8940__0_carry_i_4_n_0;
  wire sub_V_reg_8940__0_carry_i_5_n_0;
  wire sub_V_reg_8940__0_carry_i_6_n_0;
  wire sub_V_reg_8940__0_carry_i_7_n_0;
  wire sub_V_reg_8940__0_carry_i_9_n_0;
  wire sub_V_reg_8940__0_carry_n_0;
  wire sub_V_reg_8940__0_carry_n_1;
  wire sub_V_reg_8940__0_carry_n_2;
  wire sub_V_reg_8940__0_carry_n_3;
  wire \sub_V_reg_894_pp0_iter22_reg_reg[0]_srl21_n_0 ;
  wire \sub_V_reg_894_pp0_iter22_reg_reg[1]_srl21_n_0 ;
  wire \sub_V_reg_894_pp0_iter22_reg_reg[2]_srl21_n_0 ;
  wire \sub_V_reg_894_pp0_iter22_reg_reg[3]_srl21_n_0 ;
  wire \sub_V_reg_894_pp0_iter22_reg_reg[4]_srl21_n_0 ;
  wire \sub_V_reg_894_pp0_iter22_reg_reg[5]_srl21_n_0 ;
  wire \sub_V_reg_894_pp0_iter22_reg_reg[6]_srl21_n_0 ;
  wire \sub_V_reg_894_pp0_iter22_reg_reg[7]_srl21_n_0 ;
  wire \sub_V_reg_894_pp0_iter22_reg_reg[8]_srl21_n_0 ;
  wire [8:0]sub_V_reg_894_pp0_iter23_reg;
  wire \sub_V_reg_894_reg[0]__0_n_0 ;
  wire \sub_V_reg_894_reg[1]__0_n_0 ;
  wire \sub_V_reg_894_reg[2]__0_n_0 ;
  wire \sub_V_reg_894_reg[3]__0_n_0 ;
  wire \sub_V_reg_894_reg[4]__0_n_0 ;
  wire \sub_V_reg_894_reg[5]__0_n_0 ;
  wire \sub_V_reg_894_reg[6]__0_n_0 ;
  wire \sub_V_reg_894_reg[7]__0_n_0 ;
  wire \sub_V_reg_894_reg[8]__0_n_0 ;
  wire threshold2_mac_muqcK_U101_n_1;
  wire threshold2_mac_muqcK_U101_n_10;
  wire threshold2_mac_muqcK_U101_n_11;
  wire threshold2_mac_muqcK_U101_n_12;
  wire threshold2_mac_muqcK_U101_n_13;
  wire threshold2_mac_muqcK_U101_n_14;
  wire threshold2_mac_muqcK_U101_n_15;
  wire threshold2_mac_muqcK_U101_n_16;
  wire threshold2_mac_muqcK_U101_n_17;
  wire threshold2_mac_muqcK_U101_n_18;
  wire threshold2_mac_muqcK_U101_n_19;
  wire threshold2_mac_muqcK_U101_n_2;
  wire threshold2_mac_muqcK_U101_n_20;
  wire threshold2_mac_muqcK_U101_n_21;
  wire threshold2_mac_muqcK_U101_n_22;
  wire threshold2_mac_muqcK_U101_n_23;
  wire threshold2_mac_muqcK_U101_n_24;
  wire threshold2_mac_muqcK_U101_n_25;
  wire threshold2_mac_muqcK_U101_n_26;
  wire threshold2_mac_muqcK_U101_n_27;
  wire threshold2_mac_muqcK_U101_n_28;
  wire threshold2_mac_muqcK_U101_n_29;
  wire threshold2_mac_muqcK_U101_n_3;
  wire threshold2_mac_muqcK_U101_n_30;
  wire threshold2_mac_muqcK_U101_n_31;
  wire threshold2_mac_muqcK_U101_n_32;
  wire threshold2_mac_muqcK_U101_n_33;
  wire threshold2_mac_muqcK_U101_n_34;
  wire threshold2_mac_muqcK_U101_n_35;
  wire threshold2_mac_muqcK_U101_n_36;
  wire threshold2_mac_muqcK_U101_n_37;
  wire threshold2_mac_muqcK_U101_n_38;
  wire threshold2_mac_muqcK_U101_n_39;
  wire threshold2_mac_muqcK_U101_n_4;
  wire threshold2_mac_muqcK_U101_n_40;
  wire threshold2_mac_muqcK_U101_n_41;
  wire threshold2_mac_muqcK_U101_n_42;
  wire threshold2_mac_muqcK_U101_n_43;
  wire threshold2_mac_muqcK_U101_n_44;
  wire threshold2_mac_muqcK_U101_n_5;
  wire threshold2_mac_muqcK_U101_n_6;
  wire threshold2_mac_muqcK_U101_n_7;
  wire threshold2_mac_muqcK_U101_n_8;
  wire threshold2_mac_muqcK_U101_n_9;
  wire threshold2_udiv_2pcA_U100_n_10;
  wire threshold2_udiv_2pcA_U100_n_11;
  wire threshold2_udiv_2pcA_U100_n_12;
  wire threshold2_udiv_2pcA_U100_n_13;
  wire threshold2_udiv_2pcA_U100_n_14;
  wire threshold2_udiv_2pcA_U100_n_15;
  wire threshold2_udiv_2pcA_U100_n_16;
  wire threshold2_udiv_2pcA_U100_n_17;
  wire threshold2_udiv_2pcA_U100_n_18;
  wire threshold2_udiv_2pcA_U100_n_19;
  wire threshold2_udiv_2pcA_U100_n_20;
  wire threshold2_udiv_2pcA_U100_n_21;
  wire threshold2_udiv_2pcA_U100_n_22;
  wire threshold2_udiv_2pcA_U100_n_23;
  wire threshold2_udiv_2pcA_U100_n_24;
  wire threshold2_udiv_2pcA_U100_n_25;
  wire threshold2_udiv_2pcA_U100_n_26;
  wire threshold2_udiv_2pcA_U100_n_27;
  wire threshold2_udiv_2pcA_U100_n_8;
  wire threshold2_udiv_2pcA_U100_n_9;
  wire threshold2_udiv_2pcA_U99_n_0;
  wire threshold2_udiv_2pcA_U99_n_1;
  wire threshold2_udiv_2pcA_U99_n_10;
  wire threshold2_udiv_2pcA_U99_n_11;
  wire threshold2_udiv_2pcA_U99_n_12;
  wire threshold2_udiv_2pcA_U99_n_13;
  wire threshold2_udiv_2pcA_U99_n_14;
  wire threshold2_udiv_2pcA_U99_n_15;
  wire threshold2_udiv_2pcA_U99_n_16;
  wire threshold2_udiv_2pcA_U99_n_17;
  wire threshold2_udiv_2pcA_U99_n_18;
  wire threshold2_udiv_2pcA_U99_n_19;
  wire threshold2_udiv_2pcA_U99_n_2;
  wire threshold2_udiv_2pcA_U99_n_3;
  wire threshold2_udiv_2pcA_U99_n_4;
  wire threshold2_udiv_2pcA_U99_n_5;
  wire threshold2_udiv_2pcA_U99_n_6;
  wire threshold2_udiv_2pcA_U99_n_7;
  wire threshold2_udiv_2pcA_U99_n_8;
  wire threshold2_udiv_2pcA_U99_n_9;
  wire tmp_10_fu_233_p2;
  wire \tmp_10_reg_889_pp0_iter23_reg_reg[0]_srl23_i_2_n_0 ;
  wire \tmp_10_reg_889_pp0_iter23_reg_reg[0]_srl23_i_3_n_0 ;
  wire \tmp_10_reg_889_pp0_iter23_reg_reg[0]_srl23_n_0 ;
  wire tmp_10_reg_889_pp0_iter24_reg;
  wire [7:0]\tmp_144_reg_311_reg[7] ;
  wire [7:0]\tmp_145_reg_316_reg[7] ;
  wire [7:0]\tmp_146_reg_321_reg[7] ;
  wire tmp_16_reg_924;
  wire tmp_1_60_fu_146_p2_carry_i_1_n_0;
  wire tmp_1_60_fu_146_p2_carry_i_2_n_0;
  wire tmp_1_60_fu_146_p2_carry_i_3_n_0;
  wire tmp_1_60_fu_146_p2_carry_i_4_n_0;
  wire tmp_1_60_fu_146_p2_carry_i_5_n_0;
  wire tmp_1_60_fu_146_p2_carry_i_6_n_0;
  wire tmp_1_60_fu_146_p2_carry_i_7_n_0;
  wire tmp_1_60_fu_146_p2_carry_i_8_n_0;
  wire tmp_1_60_fu_146_p2_carry_n_0;
  wire tmp_1_60_fu_146_p2_carry_n_1;
  wire tmp_1_60_fu_146_p2_carry_n_2;
  wire tmp_1_60_fu_146_p2_carry_n_3;
  wire tmp_1_i_i_fu_581_p1;
  wire tmp_224_2_fu_184_p2_carry_i_1_n_0;
  wire tmp_224_2_fu_184_p2_carry_i_2_n_0;
  wire tmp_224_2_fu_184_p2_carry_i_3_n_0;
  wire tmp_224_2_fu_184_p2_carry_i_4_n_0;
  wire tmp_224_2_fu_184_p2_carry_i_5_n_0;
  wire tmp_224_2_fu_184_p2_carry_i_6_n_0;
  wire tmp_224_2_fu_184_p2_carry_i_7_n_0;
  wire tmp_224_2_fu_184_p2_carry_i_8_n_0;
  wire tmp_224_2_fu_184_p2_carry_n_0;
  wire tmp_224_2_fu_184_p2_carry_n_1;
  wire tmp_224_2_fu_184_p2_carry_n_2;
  wire tmp_224_2_fu_184_p2_carry_n_3;
  wire tmp_2_61_fu_281_p2;
  wire \tmp_2_61_reg_900_pp0_iter23_reg_reg[0]_srl22_i_2_n_0 ;
  wire \tmp_2_61_reg_900_pp0_iter23_reg_reg[0]_srl22_n_0 ;
  wire tmp_2_61_reg_900_pp0_iter24_reg;
  wire tmp_2_fu_174_p2_carry_i_1_n_0;
  wire tmp_2_fu_174_p2_carry_i_2_n_0;
  wire tmp_2_fu_174_p2_carry_i_3_n_0;
  wire tmp_2_fu_174_p2_carry_i_4_n_0;
  wire tmp_2_fu_174_p2_carry_i_5_n_0;
  wire tmp_2_fu_174_p2_carry_i_6_n_0;
  wire tmp_2_fu_174_p2_carry_i_7_n_0;
  wire tmp_2_fu_174_p2_carry_i_8_n_0;
  wire tmp_2_fu_174_p2_carry_n_0;
  wire tmp_2_fu_174_p2_carry_n_1;
  wire tmp_2_fu_174_p2_carry_n_2;
  wire tmp_2_fu_174_p2_carry_n_3;
  wire tmp_4_fu_200_p2;
  wire \tmp_4_reg_874_pp0_iter22_reg_reg[0]_srl22_i_4_n_0 ;
  wire \tmp_4_reg_874_pp0_iter22_reg_reg[0]_srl22_i_5_n_0 ;
  wire \tmp_4_reg_874_pp0_iter22_reg_reg[0]_srl22_i_6_n_0 ;
  wire \tmp_4_reg_874_pp0_iter22_reg_reg[0]_srl22_i_7_n_0 ;
  wire \tmp_4_reg_874_pp0_iter22_reg_reg[0]_srl22_n_0 ;
  wire tmp_4_reg_874_pp0_iter23_reg;
  wire \tmp_6_reg_883_pp0_iter23_reg_reg[0]_srl23_i_1_n_0 ;
  wire \tmp_6_reg_883_pp0_iter23_reg_reg[0]_srl23_i_2_n_0 ;
  wire \tmp_6_reg_883_pp0_iter23_reg_reg[0]_srl23_i_3_n_0 ;
  wire \tmp_6_reg_883_pp0_iter23_reg_reg[0]_srl23_n_0 ;
  wire tmp_6_reg_883_pp0_iter24_reg;
  wire [33:17]tmp_fu_411_p3;
  wire \tmp_reg_945[20]_i_10_n_0 ;
  wire \tmp_reg_945[20]_i_11_n_0 ;
  wire \tmp_reg_945[20]_i_12_n_0 ;
  wire \tmp_reg_945[20]_i_14_n_0 ;
  wire \tmp_reg_945[20]_i_15_n_0 ;
  wire \tmp_reg_945[20]_i_16_n_0 ;
  wire \tmp_reg_945[20]_i_17_n_0 ;
  wire \tmp_reg_945[20]_i_19_n_0 ;
  wire \tmp_reg_945[20]_i_20_n_0 ;
  wire \tmp_reg_945[20]_i_21_n_0 ;
  wire \tmp_reg_945[20]_i_22_n_0 ;
  wire \tmp_reg_945[20]_i_23_n_0 ;
  wire \tmp_reg_945[20]_i_24_n_0 ;
  wire \tmp_reg_945[20]_i_25_n_0 ;
  wire \tmp_reg_945[20]_i_26_n_0 ;
  wire \tmp_reg_945[20]_i_27_n_0 ;
  wire \tmp_reg_945[20]_i_4_n_0 ;
  wire \tmp_reg_945[20]_i_5_n_0 ;
  wire \tmp_reg_945[20]_i_6_n_0 ;
  wire \tmp_reg_945[20]_i_7_n_0 ;
  wire \tmp_reg_945[20]_i_9_n_0 ;
  wire \tmp_reg_945[24]_i_3_n_0 ;
  wire \tmp_reg_945[24]_i_4_n_0 ;
  wire \tmp_reg_945[24]_i_5_n_0 ;
  wire \tmp_reg_945[24]_i_6_n_0 ;
  wire \tmp_reg_945[28]_i_3_n_0 ;
  wire \tmp_reg_945[28]_i_4_n_0 ;
  wire \tmp_reg_945[28]_i_5_n_0 ;
  wire \tmp_reg_945[28]_i_6_n_0 ;
  wire \tmp_reg_945[32]_i_3_n_0 ;
  wire \tmp_reg_945[32]_i_4_n_0 ;
  wire \tmp_reg_945[32]_i_5_n_0 ;
  wire \tmp_reg_945[32]_i_6_n_0 ;
  wire \tmp_reg_945[34]_i_1_n_0 ;
  wire \tmp_reg_945[34]_i_3_n_0 ;
  wire \tmp_reg_945[34]_i_4_n_0 ;
  wire \tmp_reg_945[35]_i_1_n_0 ;
  wire \tmp_reg_945_reg[20]_i_13_n_0 ;
  wire \tmp_reg_945_reg[20]_i_13_n_1 ;
  wire \tmp_reg_945_reg[20]_i_13_n_2 ;
  wire \tmp_reg_945_reg[20]_i_13_n_3 ;
  wire \tmp_reg_945_reg[20]_i_18_n_0 ;
  wire \tmp_reg_945_reg[20]_i_18_n_1 ;
  wire \tmp_reg_945_reg[20]_i_18_n_2 ;
  wire \tmp_reg_945_reg[20]_i_18_n_3 ;
  wire \tmp_reg_945_reg[20]_i_2_n_0 ;
  wire \tmp_reg_945_reg[20]_i_2_n_1 ;
  wire \tmp_reg_945_reg[20]_i_2_n_2 ;
  wire \tmp_reg_945_reg[20]_i_2_n_3 ;
  wire \tmp_reg_945_reg[20]_i_3_n_0 ;
  wire \tmp_reg_945_reg[20]_i_3_n_1 ;
  wire \tmp_reg_945_reg[20]_i_3_n_2 ;
  wire \tmp_reg_945_reg[20]_i_3_n_3 ;
  wire \tmp_reg_945_reg[20]_i_8_n_0 ;
  wire \tmp_reg_945_reg[20]_i_8_n_1 ;
  wire \tmp_reg_945_reg[20]_i_8_n_2 ;
  wire \tmp_reg_945_reg[20]_i_8_n_3 ;
  wire \tmp_reg_945_reg[24]_i_2_n_0 ;
  wire \tmp_reg_945_reg[24]_i_2_n_1 ;
  wire \tmp_reg_945_reg[24]_i_2_n_2 ;
  wire \tmp_reg_945_reg[24]_i_2_n_3 ;
  wire \tmp_reg_945_reg[28]_i_2_n_0 ;
  wire \tmp_reg_945_reg[28]_i_2_n_1 ;
  wire \tmp_reg_945_reg[28]_i_2_n_2 ;
  wire \tmp_reg_945_reg[28]_i_2_n_3 ;
  wire \tmp_reg_945_reg[32]_i_2_n_0 ;
  wire \tmp_reg_945_reg[32]_i_2_n_1 ;
  wire \tmp_reg_945_reg[32]_i_2_n_2 ;
  wire \tmp_reg_945_reg[32]_i_2_n_3 ;
  wire \tmp_reg_945_reg[34]_i_2_n_1 ;
  wire \tmp_reg_945_reg[34]_i_2_n_3 ;
  wire \tmp_reg_945_reg_n_0_[17] ;
  wire \tmp_reg_945_reg_n_0_[18] ;
  wire \tmp_reg_945_reg_n_0_[19] ;
  wire \tmp_reg_945_reg_n_0_[20] ;
  wire \tmp_reg_945_reg_n_0_[21] ;
  wire \tmp_reg_945_reg_n_0_[22] ;
  wire \tmp_reg_945_reg_n_0_[23] ;
  wire \tmp_reg_945_reg_n_0_[24] ;
  wire \tmp_reg_945_reg_n_0_[25] ;
  wire \tmp_reg_945_reg_n_0_[26] ;
  wire \tmp_reg_945_reg_n_0_[27] ;
  wire \tmp_reg_945_reg_n_0_[28] ;
  wire \tmp_reg_945_reg_n_0_[29] ;
  wire \tmp_reg_945_reg_n_0_[30] ;
  wire \tmp_reg_945_reg_n_0_[31] ;
  wire \tmp_reg_945_reg_n_0_[32] ;
  wire \tmp_reg_945_reg_n_0_[33] ;
  wire \tmp_reg_945_reg_n_0_[34] ;
  wire \tmp_reg_945_reg_n_0_[35] ;
  wire tmp_s_fu_118_p2_carry_i_1_n_0;
  wire tmp_s_fu_118_p2_carry_i_2_n_0;
  wire tmp_s_fu_118_p2_carry_i_3_n_0;
  wire tmp_s_fu_118_p2_carry_i_4_n_0;
  wire tmp_s_fu_118_p2_carry_i_5_n_0;
  wire tmp_s_fu_118_p2_carry_i_6_n_0;
  wire tmp_s_fu_118_p2_carry_i_7_n_0;
  wire tmp_s_fu_118_p2_carry_i_8_n_0;
  wire tmp_s_fu_118_p2_carry_n_1;
  wire tmp_s_fu_118_p2_carry_n_2;
  wire tmp_s_fu_118_p2_carry_n_3;
  wire [3:3]NLW_diff_fu_194_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_p_0_out_carry_O_UNCONNECTED;
  wire [3:0]\NLW_p_0_out_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_p_0_out_inferred__4/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_p_0_out_inferred__5/i__carry_O_UNCONNECTED ;
  wire [3:0]NLW_p_Val2_3_fu_443_p2_carry__3_CO_UNCONNECTED;
  wire [3:1]NLW_p_Val2_3_fu_443_p2_carry__3_O_UNCONNECTED;
  wire [0:0]\NLW_p_lshr_reg_929_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_p_lshr_reg_929_reg[34]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_r_V_2_fu_421_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_r_V_2_fu_421_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_r_V_2_fu_421_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_r_V_2_fu_421_p2_carry__2_O_UNCONNECTED;
  wire [3:3]NLW_r_V_2_fu_421_p2_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_r_V_2_fu_421_p2_carry__3_O_UNCONNECTED;
  wire NLW_r_V_4_reg_939_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_r_V_4_reg_939_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_r_V_4_reg_939_reg_OVERFLOW_UNCONNECTED;
  wire NLW_r_V_4_reg_939_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_r_V_4_reg_939_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_r_V_4_reg_939_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_r_V_4_reg_939_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_r_V_4_reg_939_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_r_V_4_reg_939_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_r_V_4_reg_939_reg_P_UNCONNECTED;
  wire [47:0]NLW_r_V_4_reg_939_reg_PCOUT_UNCONNECTED;
  wire [3:0]NLW_r_V_5_fu_549_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_r_V_5_fu_549_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_r_V_5_fu_549_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_r_V_5_fu_549_p2_carry__2_O_UNCONNECTED;
  wire [0:0]NLW_r_V_5_fu_549_p2_carry__3_O_UNCONNECTED;
  wire [2:2]NLW_r_V_5_fu_549_p2_carry__7_CO_UNCONNECTED;
  wire [3:3]NLW_r_V_5_fu_549_p2_carry__7_O_UNCONNECTED;
  wire [0:0]NLW_r_V_fu_317_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_r_V_fu_317_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_r_V_fu_317_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_sub_V_reg_8940__0_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_sub_V_reg_8940__0_carry__1_O_UNCONNECTED;
  wire \NLW_sub_V_reg_894_pp0_iter22_reg_reg[0]_srl21_Q31_UNCONNECTED ;
  wire \NLW_sub_V_reg_894_pp0_iter22_reg_reg[1]_srl21_Q31_UNCONNECTED ;
  wire \NLW_sub_V_reg_894_pp0_iter22_reg_reg[2]_srl21_Q31_UNCONNECTED ;
  wire \NLW_sub_V_reg_894_pp0_iter22_reg_reg[3]_srl21_Q31_UNCONNECTED ;
  wire \NLW_sub_V_reg_894_pp0_iter22_reg_reg[4]_srl21_Q31_UNCONNECTED ;
  wire \NLW_sub_V_reg_894_pp0_iter22_reg_reg[5]_srl21_Q31_UNCONNECTED ;
  wire \NLW_sub_V_reg_894_pp0_iter22_reg_reg[6]_srl21_Q31_UNCONNECTED ;
  wire \NLW_sub_V_reg_894_pp0_iter22_reg_reg[7]_srl21_Q31_UNCONNECTED ;
  wire \NLW_sub_V_reg_894_pp0_iter22_reg_reg[8]_srl21_Q31_UNCONNECTED ;
  wire \NLW_tmp_10_reg_889_pp0_iter23_reg_reg[0]_srl23_Q31_UNCONNECTED ;
  wire [3:0]NLW_tmp_1_60_fu_146_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_224_2_fu_184_p2_carry_O_UNCONNECTED;
  wire \NLW_tmp_2_61_reg_900_pp0_iter23_reg_reg[0]_srl22_Q31_UNCONNECTED ;
  wire [3:0]NLW_tmp_2_fu_174_p2_carry_O_UNCONNECTED;
  wire \NLW_tmp_4_reg_874_pp0_iter22_reg_reg[0]_srl22_Q31_UNCONNECTED ;
  wire \NLW_tmp_6_reg_883_pp0_iter23_reg_reg[0]_srl23_Q31_UNCONNECTED ;
  wire [3:0]\NLW_tmp_reg_945_reg[20]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_reg_945_reg[20]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_reg_945_reg[20]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_reg_945_reg[20]_i_8_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_reg_945_reg[34]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_reg_945_reg[34]_i_2_O_UNCONNECTED ;
  wire [3:0]NLW_tmp_s_fu_118_p2_carry_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \G_min_1_reg_856[0]_i_1 
       (.I0(\p_0_out_inferred__5/i__carry_n_0 ),
        .I1(p_src_val_2_read_int_reg[0]),
        .I2(tmp_1_60_fu_146_p2_carry_n_0),
        .I3(p_src_val_1_read_int_reg[0]),
        .I4(\p_0_out_inferred__4/i__carry_n_0 ),
        .I5(p_src_val_0_read_int_reg[0]),
        .O(G_min_1_fu_166_p3[0]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \G_min_1_reg_856[1]_i_1 
       (.I0(\p_0_out_inferred__5/i__carry_n_0 ),
        .I1(p_src_val_2_read_int_reg[1]),
        .I2(tmp_1_60_fu_146_p2_carry_n_0),
        .I3(p_src_val_1_read_int_reg[1]),
        .I4(\p_0_out_inferred__4/i__carry_n_0 ),
        .I5(p_src_val_0_read_int_reg[1]),
        .O(G_min_1_fu_166_p3[1]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \G_min_1_reg_856[2]_i_1 
       (.I0(\p_0_out_inferred__5/i__carry_n_0 ),
        .I1(p_src_val_2_read_int_reg[2]),
        .I2(tmp_1_60_fu_146_p2_carry_n_0),
        .I3(p_src_val_1_read_int_reg[2]),
        .I4(\p_0_out_inferred__4/i__carry_n_0 ),
        .I5(p_src_val_0_read_int_reg[2]),
        .O(G_min_1_fu_166_p3[2]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \G_min_1_reg_856[3]_i_1 
       (.I0(\p_0_out_inferred__5/i__carry_n_0 ),
        .I1(p_src_val_2_read_int_reg[3]),
        .I2(tmp_1_60_fu_146_p2_carry_n_0),
        .I3(p_src_val_1_read_int_reg[3]),
        .I4(\p_0_out_inferred__4/i__carry_n_0 ),
        .I5(p_src_val_0_read_int_reg[3]),
        .O(G_min_1_fu_166_p3[3]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \G_min_1_reg_856[4]_i_1 
       (.I0(\p_0_out_inferred__5/i__carry_n_0 ),
        .I1(p_src_val_2_read_int_reg[4]),
        .I2(tmp_1_60_fu_146_p2_carry_n_0),
        .I3(p_src_val_1_read_int_reg[4]),
        .I4(\p_0_out_inferred__4/i__carry_n_0 ),
        .I5(p_src_val_0_read_int_reg[4]),
        .O(G_min_1_fu_166_p3[4]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \G_min_1_reg_856[5]_i_1 
       (.I0(\p_0_out_inferred__5/i__carry_n_0 ),
        .I1(p_src_val_2_read_int_reg[5]),
        .I2(tmp_1_60_fu_146_p2_carry_n_0),
        .I3(p_src_val_1_read_int_reg[5]),
        .I4(\p_0_out_inferred__4/i__carry_n_0 ),
        .I5(p_src_val_0_read_int_reg[5]),
        .O(G_min_1_fu_166_p3[5]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \G_min_1_reg_856[6]_i_1 
       (.I0(\p_0_out_inferred__5/i__carry_n_0 ),
        .I1(p_src_val_2_read_int_reg[6]),
        .I2(tmp_1_60_fu_146_p2_carry_n_0),
        .I3(p_src_val_1_read_int_reg[6]),
        .I4(\p_0_out_inferred__4/i__carry_n_0 ),
        .I5(p_src_val_0_read_int_reg[6]),
        .O(G_min_1_fu_166_p3[6]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \G_min_1_reg_856[7]_i_1 
       (.I0(\p_0_out_inferred__5/i__carry_n_0 ),
        .I1(p_src_val_2_read_int_reg[7]),
        .I2(tmp_1_60_fu_146_p2_carry_n_0),
        .I3(p_src_val_1_read_int_reg[7]),
        .I4(\p_0_out_inferred__4/i__carry_n_0 ),
        .I5(p_src_val_0_read_int_reg[7]),
        .O(G_min_1_fu_166_p3[7]));
  FDRE \G_min_1_reg_856_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(G_min_1_fu_166_p3[0]),
        .Q(G_min_1_reg_856[0]),
        .R(1'b0));
  FDRE \G_min_1_reg_856_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(G_min_1_fu_166_p3[1]),
        .Q(G_min_1_reg_856[1]),
        .R(1'b0));
  FDRE \G_min_1_reg_856_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(G_min_1_fu_166_p3[2]),
        .Q(G_min_1_reg_856[2]),
        .R(1'b0));
  FDRE \G_min_1_reg_856_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(G_min_1_fu_166_p3[3]),
        .Q(G_min_1_reg_856[3]),
        .R(1'b0));
  FDRE \G_min_1_reg_856_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(G_min_1_fu_166_p3[4]),
        .Q(G_min_1_reg_856[4]),
        .R(1'b0));
  FDRE \G_min_1_reg_856_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(G_min_1_fu_166_p3[5]),
        .Q(G_min_1_reg_856[5]),
        .R(1'b0));
  FDRE \G_min_1_reg_856_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(G_min_1_fu_166_p3[6]),
        .Q(G_min_1_reg_856[6]),
        .R(1'b0));
  FDRE \G_min_1_reg_856_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(G_min_1_fu_166_p3[7]),
        .Q(G_min_1_reg_856[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \G_reg_850[0]_i_1 
       (.I0(\p_0_out_inferred__0/i__carry_n_0 ),
        .I1(p_src_val_2_read_int_reg[0]),
        .I2(p_0_in2_in),
        .I3(p_src_val_1_read_int_reg[0]),
        .I4(p_0_out_carry_n_0),
        .I5(p_src_val_0_read_int_reg[0]),
        .O(G_fu_138_p3[0]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \G_reg_850[1]_i_1 
       (.I0(\p_0_out_inferred__0/i__carry_n_0 ),
        .I1(p_src_val_2_read_int_reg[1]),
        .I2(p_0_in2_in),
        .I3(p_src_val_1_read_int_reg[1]),
        .I4(p_0_out_carry_n_0),
        .I5(p_src_val_0_read_int_reg[1]),
        .O(G_fu_138_p3[1]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \G_reg_850[2]_i_1 
       (.I0(\p_0_out_inferred__0/i__carry_n_0 ),
        .I1(p_src_val_2_read_int_reg[2]),
        .I2(p_0_in2_in),
        .I3(p_src_val_1_read_int_reg[2]),
        .I4(p_0_out_carry_n_0),
        .I5(p_src_val_0_read_int_reg[2]),
        .O(G_fu_138_p3[2]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \G_reg_850[3]_i_1 
       (.I0(\p_0_out_inferred__0/i__carry_n_0 ),
        .I1(p_src_val_2_read_int_reg[3]),
        .I2(p_0_in2_in),
        .I3(p_src_val_1_read_int_reg[3]),
        .I4(p_0_out_carry_n_0),
        .I5(p_src_val_0_read_int_reg[3]),
        .O(G_fu_138_p3[3]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \G_reg_850[4]_i_1 
       (.I0(\p_0_out_inferred__0/i__carry_n_0 ),
        .I1(p_src_val_2_read_int_reg[4]),
        .I2(p_0_in2_in),
        .I3(p_src_val_1_read_int_reg[4]),
        .I4(p_0_out_carry_n_0),
        .I5(p_src_val_0_read_int_reg[4]),
        .O(G_fu_138_p3[4]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \G_reg_850[5]_i_1 
       (.I0(\p_0_out_inferred__0/i__carry_n_0 ),
        .I1(p_src_val_2_read_int_reg[5]),
        .I2(p_0_in2_in),
        .I3(p_src_val_1_read_int_reg[5]),
        .I4(p_0_out_carry_n_0),
        .I5(p_src_val_0_read_int_reg[5]),
        .O(G_fu_138_p3[5]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \G_reg_850[6]_i_1 
       (.I0(\p_0_out_inferred__0/i__carry_n_0 ),
        .I1(p_src_val_2_read_int_reg[6]),
        .I2(p_0_in2_in),
        .I3(p_src_val_1_read_int_reg[6]),
        .I4(p_0_out_carry_n_0),
        .I5(p_src_val_0_read_int_reg[6]),
        .O(G_fu_138_p3[6]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \G_reg_850[7]_i_1 
       (.I0(\p_0_out_inferred__0/i__carry_n_0 ),
        .I1(p_src_val_2_read_int_reg[7]),
        .I2(p_0_in2_in),
        .I3(p_src_val_1_read_int_reg[7]),
        .I4(p_0_out_carry_n_0),
        .I5(p_src_val_0_read_int_reg[7]),
        .O(G_fu_138_p3[7]));
  FDRE \G_reg_850_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(G_fu_138_p3[0]),
        .Q(G_reg_850[0]),
        .R(1'b0));
  FDRE \G_reg_850_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(G_fu_138_p3[1]),
        .Q(G_reg_850[1]),
        .R(1'b0));
  FDRE \G_reg_850_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(G_fu_138_p3[2]),
        .Q(G_reg_850[2]),
        .R(1'b0));
  FDRE \G_reg_850_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(G_fu_138_p3[3]),
        .Q(G_reg_850[3]),
        .R(1'b0));
  FDRE \G_reg_850_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(G_fu_138_p3[4]),
        .Q(G_reg_850[4]),
        .R(1'b0));
  FDRE \G_reg_850_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(G_fu_138_p3[5]),
        .Q(G_reg_850[5]),
        .R(1'b0));
  FDRE \G_reg_850_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(G_fu_138_p3[6]),
        .Q(G_reg_850[6]),
        .R(1'b0));
  FDRE \G_reg_850_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(G_fu_138_p3[7]),
        .Q(G_reg_850[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000C0AAAAAAAA)) 
    \Range1_all_ones_reg_969[0]_i_1 
       (.I0(\Range1_all_ones_reg_969_reg_n_0_[0] ),
        .I1(p_Val2_3_fu_443_p2_carry__3_n_7),
        .I2(p_Val2_3_fu_443_p2_carry__2_n_4),
        .I3(\Range1_all_ones_reg_969[0]_i_2_n_0 ),
        .I4(\Range1_all_ones_reg_969[0]_i_3_n_0 ),
        .I5(ap_ce_reg),
        .O(\Range1_all_ones_reg_969[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \Range1_all_ones_reg_969[0]_i_2 
       (.I0(p_Val2_3_fu_443_p2_carry__1_n_6),
        .I1(p_Val2_3_fu_443_p2_carry__1_n_5),
        .I2(p_Val2_3_fu_443_p2_carry__0_n_4),
        .I3(p_Val2_3_fu_443_p2_carry__1_n_7),
        .O(\Range1_all_ones_reg_969[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \Range1_all_ones_reg_969[0]_i_3 
       (.I0(p_Val2_3_fu_443_p2_carry__2_n_6),
        .I1(p_Val2_3_fu_443_p2_carry__2_n_5),
        .I2(p_Val2_3_fu_443_p2_carry__1_n_4),
        .I3(p_Val2_3_fu_443_p2_carry__2_n_7),
        .O(\Range1_all_ones_reg_969[0]_i_3_n_0 ));
  FDRE \Range1_all_ones_reg_969_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\Range1_all_ones_reg_969[0]_i_1_n_0 ),
        .Q(\Range1_all_ones_reg_969_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000003AAAAAAAA)) 
    \Range1_all_zeros_reg_975[0]_i_1 
       (.I0(\Range1_all_zeros_reg_975_reg_n_0_[0] ),
        .I1(p_Val2_3_fu_443_p2_carry__3_n_7),
        .I2(p_Val2_3_fu_443_p2_carry__2_n_4),
        .I3(\Range1_all_zeros_reg_975[0]_i_2_n_0 ),
        .I4(\Range1_all_zeros_reg_975[0]_i_3_n_0 ),
        .I5(ap_ce_reg),
        .O(\Range1_all_zeros_reg_975[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \Range1_all_zeros_reg_975[0]_i_2 
       (.I0(p_Val2_3_fu_443_p2_carry__1_n_6),
        .I1(p_Val2_3_fu_443_p2_carry__1_n_5),
        .I2(p_Val2_3_fu_443_p2_carry__0_n_4),
        .I3(p_Val2_3_fu_443_p2_carry__1_n_7),
        .O(\Range1_all_zeros_reg_975[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \Range1_all_zeros_reg_975[0]_i_3 
       (.I0(p_Val2_3_fu_443_p2_carry__2_n_6),
        .I1(p_Val2_3_fu_443_p2_carry__2_n_5),
        .I2(p_Val2_3_fu_443_p2_carry__1_n_4),
        .I3(p_Val2_3_fu_443_p2_carry__2_n_7),
        .O(\Range1_all_zeros_reg_975[0]_i_3_n_0 ));
  FDRE \Range1_all_zeros_reg_975_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\Range1_all_zeros_reg_975[0]_i_1_n_0 ),
        .Q(\Range1_all_zeros_reg_975_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF4C4F4C4FFFF0000)) 
    \SRL_SIG[0][0]_i_1__5 
       (.I0(p_1_in5_out),
        .I1(p_2_in2_out),
        .I2(p_Val2_5_reg_957[0]),
        .I3(neg_src_not_i_i_fu_691_p2__0),
        .I4(ap_return_0_int_reg[0]),
        .I5(ap_ce_reg),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hDF0FDF0FFFFF0000)) 
    \SRL_SIG[0][0]_i_1__6 
       (.I0(signbit_1_reg_980),
        .I1(p_38_i_i_i1_reg_992),
        .I2(p_39_demorgan_i_i_i1_reg_998),
        .I3(p_Val2_9_reg_986[0]),
        .I4(ap_return_1_int_reg[0]),
        .I5(ap_ce_reg),
        .O(\SRL_SIG_reg[0][7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][0]_i_1__7 
       (.I0(p_dst_val_2_write_as_reg_862_pp0_iter27_reg[0]),
        .I1(ap_return_2_int_reg[0]),
        .I2(ap_ce_reg),
        .O(\SRL_SIG_reg[0][7]_0 [0]));
  LUT6 #(
    .INIT(64'hF4C4F4C4FFFF0000)) 
    \SRL_SIG[0][1]_i_1__5 
       (.I0(p_1_in5_out),
        .I1(p_2_in2_out),
        .I2(p_Val2_5_reg_957[1]),
        .I3(neg_src_not_i_i_fu_691_p2__0),
        .I4(ap_return_0_int_reg[1]),
        .I5(ap_ce_reg),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hDF0FDF0FFFFF0000)) 
    \SRL_SIG[0][1]_i_1__6 
       (.I0(signbit_1_reg_980),
        .I1(p_38_i_i_i1_reg_992),
        .I2(p_39_demorgan_i_i_i1_reg_998),
        .I3(p_Val2_9_reg_986[1]),
        .I4(ap_return_1_int_reg[1]),
        .I5(ap_ce_reg),
        .O(\SRL_SIG_reg[0][7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][1]_i_1__7 
       (.I0(p_dst_val_2_write_as_reg_862_pp0_iter27_reg[1]),
        .I1(ap_return_2_int_reg[1]),
        .I2(ap_ce_reg),
        .O(\SRL_SIG_reg[0][7]_0 [1]));
  LUT6 #(
    .INIT(64'hF4C4F4C4FFFF0000)) 
    \SRL_SIG[0][2]_i_1__5 
       (.I0(p_1_in5_out),
        .I1(p_2_in2_out),
        .I2(p_Val2_5_reg_957[2]),
        .I3(neg_src_not_i_i_fu_691_p2__0),
        .I4(ap_return_0_int_reg[2]),
        .I5(ap_ce_reg),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hDF0FDF0FFFFF0000)) 
    \SRL_SIG[0][2]_i_1__6 
       (.I0(signbit_1_reg_980),
        .I1(p_38_i_i_i1_reg_992),
        .I2(p_39_demorgan_i_i_i1_reg_998),
        .I3(p_Val2_9_reg_986[2]),
        .I4(ap_return_1_int_reg[2]),
        .I5(ap_ce_reg),
        .O(\SRL_SIG_reg[0][7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][2]_i_1__7 
       (.I0(p_dst_val_2_write_as_reg_862_pp0_iter27_reg[2]),
        .I1(ap_return_2_int_reg[2]),
        .I2(ap_ce_reg),
        .O(\SRL_SIG_reg[0][7]_0 [2]));
  LUT6 #(
    .INIT(64'hF4C4F4C4FFFF0000)) 
    \SRL_SIG[0][3]_i_1__5 
       (.I0(p_1_in5_out),
        .I1(p_2_in2_out),
        .I2(p_Val2_5_reg_957[3]),
        .I3(neg_src_not_i_i_fu_691_p2__0),
        .I4(ap_return_0_int_reg[3]),
        .I5(ap_ce_reg),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hDF0FDF0FFFFF0000)) 
    \SRL_SIG[0][3]_i_1__6 
       (.I0(signbit_1_reg_980),
        .I1(p_38_i_i_i1_reg_992),
        .I2(p_39_demorgan_i_i_i1_reg_998),
        .I3(p_Val2_9_reg_986[3]),
        .I4(ap_return_1_int_reg[3]),
        .I5(ap_ce_reg),
        .O(\SRL_SIG_reg[0][7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][3]_i_1__7 
       (.I0(p_dst_val_2_write_as_reg_862_pp0_iter27_reg[3]),
        .I1(ap_return_2_int_reg[3]),
        .I2(ap_ce_reg),
        .O(\SRL_SIG_reg[0][7]_0 [3]));
  LUT6 #(
    .INIT(64'hF4C4F4C4FFFF0000)) 
    \SRL_SIG[0][4]_i_1__5 
       (.I0(p_1_in5_out),
        .I1(p_2_in2_out),
        .I2(p_Val2_5_reg_957[4]),
        .I3(neg_src_not_i_i_fu_691_p2__0),
        .I4(ap_return_0_int_reg[4]),
        .I5(ap_ce_reg),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hDF0FDF0FFFFF0000)) 
    \SRL_SIG[0][4]_i_1__6 
       (.I0(signbit_1_reg_980),
        .I1(p_38_i_i_i1_reg_992),
        .I2(p_39_demorgan_i_i_i1_reg_998),
        .I3(p_Val2_9_reg_986[4]),
        .I4(ap_return_1_int_reg[4]),
        .I5(ap_ce_reg),
        .O(\SRL_SIG_reg[0][7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][4]_i_1__7 
       (.I0(p_dst_val_2_write_as_reg_862_pp0_iter27_reg[4]),
        .I1(ap_return_2_int_reg[4]),
        .I2(ap_ce_reg),
        .O(\SRL_SIG_reg[0][7]_0 [4]));
  LUT6 #(
    .INIT(64'hF4C4F4C4FFFF0000)) 
    \SRL_SIG[0][5]_i_1__5 
       (.I0(p_1_in5_out),
        .I1(p_2_in2_out),
        .I2(p_Val2_5_reg_957[5]),
        .I3(neg_src_not_i_i_fu_691_p2__0),
        .I4(ap_return_0_int_reg[5]),
        .I5(ap_ce_reg),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hDF0FDF0FFFFF0000)) 
    \SRL_SIG[0][5]_i_1__6 
       (.I0(signbit_1_reg_980),
        .I1(p_38_i_i_i1_reg_992),
        .I2(p_39_demorgan_i_i_i1_reg_998),
        .I3(p_Val2_9_reg_986[5]),
        .I4(ap_return_1_int_reg[5]),
        .I5(ap_ce_reg),
        .O(\SRL_SIG_reg[0][7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][5]_i_1__7 
       (.I0(p_dst_val_2_write_as_reg_862_pp0_iter27_reg[5]),
        .I1(ap_return_2_int_reg[5]),
        .I2(ap_ce_reg),
        .O(\SRL_SIG_reg[0][7]_0 [5]));
  LUT6 #(
    .INIT(64'hF4C4F4C4FFFF0000)) 
    \SRL_SIG[0][6]_i_1__5 
       (.I0(p_1_in5_out),
        .I1(p_2_in2_out),
        .I2(p_Val2_5_reg_957[6]),
        .I3(neg_src_not_i_i_fu_691_p2__0),
        .I4(ap_return_0_int_reg[6]),
        .I5(ap_ce_reg),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hDF0FDF0FFFFF0000)) 
    \SRL_SIG[0][6]_i_1__6 
       (.I0(signbit_1_reg_980),
        .I1(p_38_i_i_i1_reg_992),
        .I2(p_39_demorgan_i_i_i1_reg_998),
        .I3(p_Val2_9_reg_986[6]),
        .I4(ap_return_1_int_reg[6]),
        .I5(ap_ce_reg),
        .O(\SRL_SIG_reg[0][7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][6]_i_1__7 
       (.I0(p_dst_val_2_write_as_reg_862_pp0_iter27_reg[6]),
        .I1(ap_return_2_int_reg[6]),
        .I2(ap_ce_reg),
        .O(\SRL_SIG_reg[0][7]_0 [6]));
  LUT6 #(
    .INIT(64'hF4C4F4C4FFFF0000)) 
    \SRL_SIG[0][7]_i_2__2 
       (.I0(p_1_in5_out),
        .I1(p_2_in2_out),
        .I2(p_Val2_5_reg_957[7]),
        .I3(neg_src_not_i_i_fu_691_p2__0),
        .I4(ap_return_0_int_reg[7]),
        .I5(ap_ce_reg),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hDF0FDF0FFFFF0000)) 
    \SRL_SIG[0][7]_i_2__3 
       (.I0(signbit_1_reg_980),
        .I1(p_38_i_i_i1_reg_992),
        .I2(p_39_demorgan_i_i_i1_reg_998),
        .I3(p_Val2_9_reg_986[7]),
        .I4(ap_return_1_int_reg[7]),
        .I5(ap_ce_reg),
        .O(\SRL_SIG_reg[0][7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][7]_i_2__4 
       (.I0(p_dst_val_2_write_as_reg_862_pp0_iter27_reg[7]),
        .I1(ap_return_2_int_reg[7]),
        .I2(ap_ce_reg),
        .O(\SRL_SIG_reg[0][7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'hF202)) 
    \SRL_SIG[0][7]_i_3__2 
       (.I0(\Range1_all_zeros_reg_975_reg_n_0_[0] ),
        .I1(signbit_reg_950),
        .I2(carry_reg_963),
        .I3(\Range1_all_ones_reg_969_reg_n_0_[0] ),
        .O(p_1_in5_out));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \SRL_SIG[0][7]_i_4__2 
       (.I0(\Range1_all_ones_reg_969_reg_n_0_[0] ),
        .I1(carry_reg_963),
        .I2(signbit_reg_950),
        .O(p_2_in2_out));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \SRL_SIG[0][7]_i_5__2 
       (.I0(\Range1_all_ones_reg_969_reg_n_0_[0] ),
        .I1(carry_reg_963),
        .I2(signbit_reg_950),
        .O(neg_src_not_i_i_fu_691_p2__0));
  LUT2 #(
    .INIT(4'h8)) 
    ap_ce_reg_i_1
       (.I0(ap_block_pp0_stage0_subdone2_in),
        .I1(Q),
        .O(ap_ce_reg_reg_0));
  FDRE ap_ce_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_ce_reg_reg_0),
        .Q(ap_ce_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FDDDDDDD)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(\exitcond_reg_302_reg[0] ),
        .I2(img_2_data_stream_1_empty_n),
        .I3(img_2_data_stream_2_empty_n),
        .I4(img_2_data_stream_0_empty_n),
        .I5(ap_enable_reg_pp0_iter2_i_2_n_0),
        .O(ap_block_pp0_stage0_subdone2_in));
  LUT5 #(
    .INIT(32'h04444444)) 
    ap_enable_reg_pp0_iter2_i_2
       (.I0(\exitcond_reg_302_pp0_iter30_reg_reg[0]__0 ),
        .I1(ap_enable_reg_pp0_iter31_reg),
        .I2(img_3_data_stream_0_full_n),
        .I3(img_3_data_stream_2_full_n),
        .I4(img_3_data_stream_1_full_n),
        .O(ap_enable_reg_pp0_iter2_i_2_n_0));
  LUT5 #(
    .INIT(32'h88FF0047)) 
    \ap_return_0_int_reg[0]_i_1 
       (.I0(\Range1_all_ones_reg_969_reg_n_0_[0] ),
        .I1(carry_reg_963),
        .I2(\Range1_all_zeros_reg_975_reg_n_0_[0] ),
        .I3(signbit_reg_950),
        .I4(p_Val2_5_reg_957[0]),
        .O(p_Val2_13_fu_729_p3[0]));
  LUT5 #(
    .INIT(32'h88FF0047)) 
    \ap_return_0_int_reg[1]_i_1 
       (.I0(\Range1_all_ones_reg_969_reg_n_0_[0] ),
        .I1(carry_reg_963),
        .I2(\Range1_all_zeros_reg_975_reg_n_0_[0] ),
        .I3(signbit_reg_950),
        .I4(p_Val2_5_reg_957[1]),
        .O(p_Val2_13_fu_729_p3[1]));
  LUT5 #(
    .INIT(32'h88FF0047)) 
    \ap_return_0_int_reg[2]_i_1 
       (.I0(\Range1_all_ones_reg_969_reg_n_0_[0] ),
        .I1(carry_reg_963),
        .I2(\Range1_all_zeros_reg_975_reg_n_0_[0] ),
        .I3(signbit_reg_950),
        .I4(p_Val2_5_reg_957[2]),
        .O(p_Val2_13_fu_729_p3[2]));
  LUT5 #(
    .INIT(32'h88FF0047)) 
    \ap_return_0_int_reg[3]_i_1 
       (.I0(\Range1_all_ones_reg_969_reg_n_0_[0] ),
        .I1(carry_reg_963),
        .I2(\Range1_all_zeros_reg_975_reg_n_0_[0] ),
        .I3(signbit_reg_950),
        .I4(p_Val2_5_reg_957[3]),
        .O(p_Val2_13_fu_729_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT5 #(
    .INIT(32'h88FF0047)) 
    \ap_return_0_int_reg[4]_i_1 
       (.I0(\Range1_all_ones_reg_969_reg_n_0_[0] ),
        .I1(carry_reg_963),
        .I2(\Range1_all_zeros_reg_975_reg_n_0_[0] ),
        .I3(signbit_reg_950),
        .I4(p_Val2_5_reg_957[4]),
        .O(p_Val2_13_fu_729_p3[4]));
  LUT5 #(
    .INIT(32'h88FF0047)) 
    \ap_return_0_int_reg[5]_i_1 
       (.I0(\Range1_all_ones_reg_969_reg_n_0_[0] ),
        .I1(carry_reg_963),
        .I2(\Range1_all_zeros_reg_975_reg_n_0_[0] ),
        .I3(signbit_reg_950),
        .I4(p_Val2_5_reg_957[5]),
        .O(p_Val2_13_fu_729_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT5 #(
    .INIT(32'h88FF0047)) 
    \ap_return_0_int_reg[6]_i_1 
       (.I0(\Range1_all_ones_reg_969_reg_n_0_[0] ),
        .I1(carry_reg_963),
        .I2(\Range1_all_zeros_reg_975_reg_n_0_[0] ),
        .I3(signbit_reg_950),
        .I4(p_Val2_5_reg_957[6]),
        .O(p_Val2_13_fu_729_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'h88FF0047)) 
    \ap_return_0_int_reg[7]_i_1 
       (.I0(\Range1_all_ones_reg_969_reg_n_0_[0] ),
        .I1(carry_reg_963),
        .I2(\Range1_all_zeros_reg_975_reg_n_0_[0] ),
        .I3(signbit_reg_950),
        .I4(p_Val2_5_reg_957[7]),
        .O(p_Val2_13_fu_729_p3[7]));
  FDRE \ap_return_0_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_Val2_13_fu_729_p3[0]),
        .Q(ap_return_0_int_reg[0]),
        .R(1'b0));
  FDRE \ap_return_0_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_Val2_13_fu_729_p3[1]),
        .Q(ap_return_0_int_reg[1]),
        .R(1'b0));
  FDRE \ap_return_0_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_Val2_13_fu_729_p3[2]),
        .Q(ap_return_0_int_reg[2]),
        .R(1'b0));
  FDRE \ap_return_0_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_Val2_13_fu_729_p3[3]),
        .Q(ap_return_0_int_reg[3]),
        .R(1'b0));
  FDRE \ap_return_0_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_Val2_13_fu_729_p3[4]),
        .Q(ap_return_0_int_reg[4]),
        .R(1'b0));
  FDRE \ap_return_0_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_Val2_13_fu_729_p3[5]),
        .Q(ap_return_0_int_reg[5]),
        .R(1'b0));
  FDRE \ap_return_0_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_Val2_13_fu_729_p3[6]),
        .Q(ap_return_0_int_reg[6]),
        .R(1'b0));
  FDRE \ap_return_0_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_Val2_13_fu_729_p3[7]),
        .Q(ap_return_0_int_reg[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'hDF0F)) 
    \ap_return_1_int_reg[0]_i_1 
       (.I0(signbit_1_reg_980),
        .I1(p_38_i_i_i1_reg_992),
        .I2(p_39_demorgan_i_i_i1_reg_998),
        .I3(p_Val2_9_reg_986[0]),
        .O(p_Val2_14_fu_787_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'hDF0F)) 
    \ap_return_1_int_reg[1]_i_1 
       (.I0(signbit_1_reg_980),
        .I1(p_38_i_i_i1_reg_992),
        .I2(p_39_demorgan_i_i_i1_reg_998),
        .I3(p_Val2_9_reg_986[1]),
        .O(p_Val2_14_fu_787_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT4 #(
    .INIT(16'hDF0F)) 
    \ap_return_1_int_reg[2]_i_1 
       (.I0(signbit_1_reg_980),
        .I1(p_38_i_i_i1_reg_992),
        .I2(p_39_demorgan_i_i_i1_reg_998),
        .I3(p_Val2_9_reg_986[2]),
        .O(p_Val2_14_fu_787_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT4 #(
    .INIT(16'hDF0F)) 
    \ap_return_1_int_reg[3]_i_1 
       (.I0(signbit_1_reg_980),
        .I1(p_38_i_i_i1_reg_992),
        .I2(p_39_demorgan_i_i_i1_reg_998),
        .I3(p_Val2_9_reg_986[3]),
        .O(p_Val2_14_fu_787_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT4 #(
    .INIT(16'hDF0F)) 
    \ap_return_1_int_reg[4]_i_1 
       (.I0(signbit_1_reg_980),
        .I1(p_38_i_i_i1_reg_992),
        .I2(p_39_demorgan_i_i_i1_reg_998),
        .I3(p_Val2_9_reg_986[4]),
        .O(p_Val2_14_fu_787_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT4 #(
    .INIT(16'hDF0F)) 
    \ap_return_1_int_reg[5]_i_1 
       (.I0(signbit_1_reg_980),
        .I1(p_38_i_i_i1_reg_992),
        .I2(p_39_demorgan_i_i_i1_reg_998),
        .I3(p_Val2_9_reg_986[5]),
        .O(p_Val2_14_fu_787_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'hDF0F)) 
    \ap_return_1_int_reg[6]_i_1 
       (.I0(signbit_1_reg_980),
        .I1(p_38_i_i_i1_reg_992),
        .I2(p_39_demorgan_i_i_i1_reg_998),
        .I3(p_Val2_9_reg_986[6]),
        .O(p_Val2_14_fu_787_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'hDF0F)) 
    \ap_return_1_int_reg[7]_i_1 
       (.I0(signbit_1_reg_980),
        .I1(p_38_i_i_i1_reg_992),
        .I2(p_39_demorgan_i_i_i1_reg_998),
        .I3(p_Val2_9_reg_986[7]),
        .O(p_Val2_14_fu_787_p3[7]));
  FDRE \ap_return_1_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_Val2_14_fu_787_p3[0]),
        .Q(ap_return_1_int_reg[0]),
        .R(1'b0));
  FDRE \ap_return_1_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_Val2_14_fu_787_p3[1]),
        .Q(ap_return_1_int_reg[1]),
        .R(1'b0));
  FDRE \ap_return_1_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_Val2_14_fu_787_p3[2]),
        .Q(ap_return_1_int_reg[2]),
        .R(1'b0));
  FDRE \ap_return_1_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_Val2_14_fu_787_p3[3]),
        .Q(ap_return_1_int_reg[3]),
        .R(1'b0));
  FDRE \ap_return_1_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_Val2_14_fu_787_p3[4]),
        .Q(ap_return_1_int_reg[4]),
        .R(1'b0));
  FDRE \ap_return_1_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_Val2_14_fu_787_p3[5]),
        .Q(ap_return_1_int_reg[5]),
        .R(1'b0));
  FDRE \ap_return_1_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_Val2_14_fu_787_p3[6]),
        .Q(ap_return_1_int_reg[6]),
        .R(1'b0));
  FDRE \ap_return_1_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_Val2_14_fu_787_p3[7]),
        .Q(ap_return_1_int_reg[7]),
        .R(1'b0));
  FDRE \ap_return_2_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_dst_val_2_write_as_reg_862_pp0_iter27_reg[0]),
        .Q(ap_return_2_int_reg[0]),
        .R(1'b0));
  FDRE \ap_return_2_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_dst_val_2_write_as_reg_862_pp0_iter27_reg[1]),
        .Q(ap_return_2_int_reg[1]),
        .R(1'b0));
  FDRE \ap_return_2_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_dst_val_2_write_as_reg_862_pp0_iter27_reg[2]),
        .Q(ap_return_2_int_reg[2]),
        .R(1'b0));
  FDRE \ap_return_2_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_dst_val_2_write_as_reg_862_pp0_iter27_reg[3]),
        .Q(ap_return_2_int_reg[3]),
        .R(1'b0));
  FDRE \ap_return_2_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_dst_val_2_write_as_reg_862_pp0_iter27_reg[4]),
        .Q(ap_return_2_int_reg[4]),
        .R(1'b0));
  FDRE \ap_return_2_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_dst_val_2_write_as_reg_862_pp0_iter27_reg[5]),
        .Q(ap_return_2_int_reg[5]),
        .R(1'b0));
  FDRE \ap_return_2_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_dst_val_2_write_as_reg_862_pp0_iter27_reg[6]),
        .Q(ap_return_2_int_reg[6]),
        .R(1'b0));
  FDRE \ap_return_2_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_dst_val_2_write_as_reg_862_pp0_iter27_reg[7]),
        .Q(ap_return_2_int_reg[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \carry_reg_963[0]_i_1 
       (.I0(p_Val2_4_fu_457_p4),
        .I1(p_Val2_4_fu_457_p4__0[6]),
        .I2(\carry_reg_963[0]_i_2_n_0 ),
        .I3(p_Val2_4_fu_457_p4__0[5]),
        .O(carry_fu_507_p2));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \carry_reg_963[0]_i_2 
       (.I0(p_Val2_4_fu_457_p4__0[4]),
        .I1(p_Val2_4_fu_457_p4__0[2]),
        .I2(\tmp_reg_945_reg_n_0_[18] ),
        .I3(\tmp_reg_945_reg_n_0_[19] ),
        .I4(p_Val2_4_fu_457_p4__0[1]),
        .I5(p_Val2_4_fu_457_p4__0[3]),
        .O(\carry_reg_963[0]_i_2_n_0 ));
  FDRE \carry_reg_963_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(carry_fu_507_p2),
        .Q(carry_reg_963),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 diff_fu_194_p2_carry
       (.CI(1'b0),
        .CO({diff_fu_194_p2_carry_n_0,diff_fu_194_p2_carry_n_1,diff_fu_194_p2_carry_n_2,diff_fu_194_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({diff_fu_194_p2_carry_i_1_n_0,diff_fu_194_p2_carry_i_2_n_0,diff_fu_194_p2_carry_i_3_n_0,diff_fu_194_p2_carry_i_4_n_0}),
        .O(diff_fu_194_p2[3:0]),
        .S({diff_fu_194_p2_carry_i_5_n_0,diff_fu_194_p2_carry_i_6_n_0,diff_fu_194_p2_carry_i_7_n_0,diff_fu_194_p2_carry_i_8_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 diff_fu_194_p2_carry__0
       (.CI(diff_fu_194_p2_carry_n_0),
        .CO({NLW_diff_fu_194_p2_carry__0_CO_UNCONNECTED[3],diff_fu_194_p2_carry__0_n_1,diff_fu_194_p2_carry__0_n_2,diff_fu_194_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,diff_fu_194_p2_carry__0_i_1_n_0,diff_fu_194_p2_carry__0_i_2_n_0,diff_fu_194_p2_carry__0_i_3_n_0}),
        .O(diff_fu_194_p2[7:4]),
        .S({diff_fu_194_p2_carry__0_i_4_n_0,diff_fu_194_p2_carry__0_i_5_n_0,diff_fu_194_p2_carry__0_i_6_n_0,diff_fu_194_p2_carry__0_i_7_n_0}));
  LUT3 #(
    .INIT(8'hAC)) 
    diff_fu_194_p2_carry__0_i_1
       (.I0(p_src_val_0_read_1_reg_841[6]),
        .I1(G_reg_850[6]),
        .I2(tmp_2_fu_174_p2_carry_n_0),
        .O(diff_fu_194_p2_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    diff_fu_194_p2_carry__0_i_2
       (.I0(p_src_val_0_read_1_reg_841[5]),
        .I1(G_reg_850[5]),
        .I2(tmp_2_fu_174_p2_carry_n_0),
        .O(diff_fu_194_p2_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    diff_fu_194_p2_carry__0_i_3
       (.I0(p_src_val_0_read_1_reg_841[4]),
        .I1(G_reg_850[4]),
        .I2(tmp_2_fu_174_p2_carry_n_0),
        .O(diff_fu_194_p2_carry__0_i_3_n_0));
  LUT5 #(
    .INIT(32'hEEE1B4BB)) 
    diff_fu_194_p2_carry__0_i_4
       (.I0(tmp_2_fu_174_p2_carry_n_0),
        .I1(G_reg_850[7]),
        .I2(tmp_224_2_fu_184_p2_carry_n_0),
        .I3(G_min_1_reg_856[7]),
        .I4(p_src_val_0_read_1_reg_841[7]),
        .O(diff_fu_194_p2_carry__0_i_4_n_0));
  LUT5 #(
    .INIT(32'hEEE1B4BB)) 
    diff_fu_194_p2_carry__0_i_5
       (.I0(tmp_2_fu_174_p2_carry_n_0),
        .I1(G_reg_850[6]),
        .I2(tmp_224_2_fu_184_p2_carry_n_0),
        .I3(G_min_1_reg_856[6]),
        .I4(p_src_val_0_read_1_reg_841[6]),
        .O(diff_fu_194_p2_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'hEEE1B4BB)) 
    diff_fu_194_p2_carry__0_i_6
       (.I0(tmp_2_fu_174_p2_carry_n_0),
        .I1(G_reg_850[5]),
        .I2(tmp_224_2_fu_184_p2_carry_n_0),
        .I3(G_min_1_reg_856[5]),
        .I4(p_src_val_0_read_1_reg_841[5]),
        .O(diff_fu_194_p2_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'hEEE1B4BB)) 
    diff_fu_194_p2_carry__0_i_7
       (.I0(tmp_2_fu_174_p2_carry_n_0),
        .I1(G_reg_850[4]),
        .I2(tmp_224_2_fu_184_p2_carry_n_0),
        .I3(G_min_1_reg_856[4]),
        .I4(p_src_val_0_read_1_reg_841[4]),
        .O(diff_fu_194_p2_carry__0_i_7_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    diff_fu_194_p2_carry_i_1
       (.I0(p_src_val_0_read_1_reg_841[3]),
        .I1(G_reg_850[3]),
        .I2(tmp_2_fu_174_p2_carry_n_0),
        .O(diff_fu_194_p2_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    diff_fu_194_p2_carry_i_2
       (.I0(p_src_val_0_read_1_reg_841[2]),
        .I1(G_reg_850[2]),
        .I2(tmp_2_fu_174_p2_carry_n_0),
        .O(diff_fu_194_p2_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    diff_fu_194_p2_carry_i_3
       (.I0(p_src_val_0_read_1_reg_841[1]),
        .I1(G_reg_850[1]),
        .I2(tmp_2_fu_174_p2_carry_n_0),
        .O(diff_fu_194_p2_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    diff_fu_194_p2_carry_i_4
       (.I0(p_src_val_0_read_1_reg_841[0]),
        .I1(G_reg_850[0]),
        .I2(tmp_2_fu_174_p2_carry_n_0),
        .O(diff_fu_194_p2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'hEEE1B4BB)) 
    diff_fu_194_p2_carry_i_5
       (.I0(tmp_2_fu_174_p2_carry_n_0),
        .I1(G_reg_850[3]),
        .I2(tmp_224_2_fu_184_p2_carry_n_0),
        .I3(G_min_1_reg_856[3]),
        .I4(p_src_val_0_read_1_reg_841[3]),
        .O(diff_fu_194_p2_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'hEEE1B4BB)) 
    diff_fu_194_p2_carry_i_6
       (.I0(tmp_2_fu_174_p2_carry_n_0),
        .I1(G_reg_850[2]),
        .I2(tmp_224_2_fu_184_p2_carry_n_0),
        .I3(G_min_1_reg_856[2]),
        .I4(p_src_val_0_read_1_reg_841[2]),
        .O(diff_fu_194_p2_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'hEEE1B4BB)) 
    diff_fu_194_p2_carry_i_7
       (.I0(tmp_2_fu_174_p2_carry_n_0),
        .I1(G_reg_850[1]),
        .I2(tmp_224_2_fu_184_p2_carry_n_0),
        .I3(G_min_1_reg_856[1]),
        .I4(p_src_val_0_read_1_reg_841[1]),
        .O(diff_fu_194_p2_carry_i_7_n_0));
  LUT5 #(
    .INIT(32'hEEE1B4BB)) 
    diff_fu_194_p2_carry_i_8
       (.I0(tmp_2_fu_174_p2_carry_n_0),
        .I1(G_reg_850[0]),
        .I2(tmp_224_2_fu_184_p2_carry_n_0),
        .I3(G_min_1_reg_856[0]),
        .I4(p_src_val_0_read_1_reg_841[0]),
        .O(diff_fu_194_p2_carry_i_8_n_0));
  FDRE \diff_reg_869_pp0_iter10_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter9_reg[0]),
        .Q(diff_reg_869_pp0_iter10_reg[0]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter10_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter9_reg[1]),
        .Q(diff_reg_869_pp0_iter10_reg[1]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter10_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter9_reg[2]),
        .Q(diff_reg_869_pp0_iter10_reg[2]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter10_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter9_reg[3]),
        .Q(diff_reg_869_pp0_iter10_reg[3]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter10_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter9_reg[4]),
        .Q(diff_reg_869_pp0_iter10_reg[4]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter10_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter9_reg[5]),
        .Q(diff_reg_869_pp0_iter10_reg[5]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter10_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter9_reg[6]),
        .Q(diff_reg_869_pp0_iter10_reg[6]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter10_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter9_reg[7]),
        .Q(diff_reg_869_pp0_iter10_reg[7]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter11_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter10_reg[0]),
        .Q(diff_reg_869_pp0_iter11_reg[0]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter11_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter10_reg[1]),
        .Q(diff_reg_869_pp0_iter11_reg[1]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter11_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter10_reg[2]),
        .Q(diff_reg_869_pp0_iter11_reg[2]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter11_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter10_reg[3]),
        .Q(diff_reg_869_pp0_iter11_reg[3]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter11_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter10_reg[4]),
        .Q(diff_reg_869_pp0_iter11_reg[4]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter11_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter10_reg[5]),
        .Q(diff_reg_869_pp0_iter11_reg[5]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter11_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter10_reg[6]),
        .Q(diff_reg_869_pp0_iter11_reg[6]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter11_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter10_reg[7]),
        .Q(diff_reg_869_pp0_iter11_reg[7]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter12_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter11_reg[0]),
        .Q(diff_reg_869_pp0_iter12_reg[0]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter12_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter11_reg[1]),
        .Q(diff_reg_869_pp0_iter12_reg[1]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter12_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter11_reg[2]),
        .Q(diff_reg_869_pp0_iter12_reg[2]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter12_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter11_reg[3]),
        .Q(diff_reg_869_pp0_iter12_reg[3]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter12_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter11_reg[4]),
        .Q(diff_reg_869_pp0_iter12_reg[4]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter12_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter11_reg[5]),
        .Q(diff_reg_869_pp0_iter12_reg[5]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter12_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter11_reg[6]),
        .Q(diff_reg_869_pp0_iter12_reg[6]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter12_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter11_reg[7]),
        .Q(diff_reg_869_pp0_iter12_reg[7]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter13_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter12_reg[0]),
        .Q(diff_reg_869_pp0_iter13_reg[0]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter13_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter12_reg[1]),
        .Q(diff_reg_869_pp0_iter13_reg[1]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter13_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter12_reg[2]),
        .Q(diff_reg_869_pp0_iter13_reg[2]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter13_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter12_reg[3]),
        .Q(diff_reg_869_pp0_iter13_reg[3]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter13_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter12_reg[4]),
        .Q(diff_reg_869_pp0_iter13_reg[4]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter13_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter12_reg[5]),
        .Q(diff_reg_869_pp0_iter13_reg[5]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter13_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter12_reg[6]),
        .Q(diff_reg_869_pp0_iter13_reg[6]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter13_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter12_reg[7]),
        .Q(diff_reg_869_pp0_iter13_reg[7]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter14_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter13_reg[0]),
        .Q(diff_reg_869_pp0_iter14_reg[0]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter14_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter13_reg[1]),
        .Q(diff_reg_869_pp0_iter14_reg[1]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter14_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter13_reg[2]),
        .Q(diff_reg_869_pp0_iter14_reg[2]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter14_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter13_reg[3]),
        .Q(diff_reg_869_pp0_iter14_reg[3]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter14_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter13_reg[4]),
        .Q(diff_reg_869_pp0_iter14_reg[4]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter14_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter13_reg[5]),
        .Q(diff_reg_869_pp0_iter14_reg[5]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter14_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter13_reg[6]),
        .Q(diff_reg_869_pp0_iter14_reg[6]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter14_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter13_reg[7]),
        .Q(diff_reg_869_pp0_iter14_reg[7]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter15_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter14_reg[0]),
        .Q(diff_reg_869_pp0_iter15_reg[0]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter15_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter14_reg[1]),
        .Q(diff_reg_869_pp0_iter15_reg[1]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter15_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter14_reg[2]),
        .Q(diff_reg_869_pp0_iter15_reg[2]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter15_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter14_reg[3]),
        .Q(diff_reg_869_pp0_iter15_reg[3]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter15_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter14_reg[4]),
        .Q(diff_reg_869_pp0_iter15_reg[4]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter15_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter14_reg[5]),
        .Q(diff_reg_869_pp0_iter15_reg[5]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter15_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter14_reg[6]),
        .Q(diff_reg_869_pp0_iter15_reg[6]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter15_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter14_reg[7]),
        .Q(diff_reg_869_pp0_iter15_reg[7]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter16_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter15_reg[0]),
        .Q(diff_reg_869_pp0_iter16_reg[0]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter16_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter15_reg[1]),
        .Q(diff_reg_869_pp0_iter16_reg[1]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter16_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter15_reg[2]),
        .Q(diff_reg_869_pp0_iter16_reg[2]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter16_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter15_reg[3]),
        .Q(diff_reg_869_pp0_iter16_reg[3]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter16_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter15_reg[4]),
        .Q(diff_reg_869_pp0_iter16_reg[4]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter16_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter15_reg[5]),
        .Q(diff_reg_869_pp0_iter16_reg[5]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter16_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter15_reg[6]),
        .Q(diff_reg_869_pp0_iter16_reg[6]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter16_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter15_reg[7]),
        .Q(diff_reg_869_pp0_iter16_reg[7]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter17_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter16_reg[0]),
        .Q(diff_reg_869_pp0_iter17_reg[0]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter17_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter16_reg[1]),
        .Q(diff_reg_869_pp0_iter17_reg[1]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter17_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter16_reg[2]),
        .Q(diff_reg_869_pp0_iter17_reg[2]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter17_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter16_reg[3]),
        .Q(diff_reg_869_pp0_iter17_reg[3]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter17_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter16_reg[4]),
        .Q(diff_reg_869_pp0_iter17_reg[4]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter17_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter16_reg[5]),
        .Q(diff_reg_869_pp0_iter17_reg[5]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter17_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter16_reg[6]),
        .Q(diff_reg_869_pp0_iter17_reg[6]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter17_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter16_reg[7]),
        .Q(diff_reg_869_pp0_iter17_reg[7]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter18_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter17_reg[0]),
        .Q(diff_reg_869_pp0_iter18_reg[0]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter18_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter17_reg[1]),
        .Q(diff_reg_869_pp0_iter18_reg[1]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter18_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter17_reg[2]),
        .Q(diff_reg_869_pp0_iter18_reg[2]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter18_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter17_reg[3]),
        .Q(diff_reg_869_pp0_iter18_reg[3]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter18_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter17_reg[4]),
        .Q(diff_reg_869_pp0_iter18_reg[4]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter18_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter17_reg[5]),
        .Q(diff_reg_869_pp0_iter18_reg[5]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter18_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter17_reg[6]),
        .Q(diff_reg_869_pp0_iter18_reg[6]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter18_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter17_reg[7]),
        .Q(diff_reg_869_pp0_iter18_reg[7]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter19_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter18_reg[0]),
        .Q(diff_reg_869_pp0_iter19_reg[0]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter19_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter18_reg[1]),
        .Q(diff_reg_869_pp0_iter19_reg[1]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter19_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter18_reg[2]),
        .Q(diff_reg_869_pp0_iter19_reg[2]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter19_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter18_reg[3]),
        .Q(diff_reg_869_pp0_iter19_reg[3]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter19_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter18_reg[4]),
        .Q(diff_reg_869_pp0_iter19_reg[4]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter19_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter18_reg[5]),
        .Q(diff_reg_869_pp0_iter19_reg[5]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter19_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter18_reg[6]),
        .Q(diff_reg_869_pp0_iter19_reg[6]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter19_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter18_reg[7]),
        .Q(diff_reg_869_pp0_iter19_reg[7]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter20_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter19_reg[0]),
        .Q(diff_reg_869_pp0_iter20_reg[0]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter20_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter19_reg[1]),
        .Q(diff_reg_869_pp0_iter20_reg[1]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter20_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter19_reg[2]),
        .Q(diff_reg_869_pp0_iter20_reg[2]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter20_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter19_reg[3]),
        .Q(diff_reg_869_pp0_iter20_reg[3]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter20_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter19_reg[4]),
        .Q(diff_reg_869_pp0_iter20_reg[4]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter20_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter19_reg[5]),
        .Q(diff_reg_869_pp0_iter20_reg[5]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter20_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter19_reg[6]),
        .Q(diff_reg_869_pp0_iter20_reg[6]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter20_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter19_reg[7]),
        .Q(diff_reg_869_pp0_iter20_reg[7]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter21_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter20_reg[0]),
        .Q(diff_reg_869_pp0_iter21_reg[0]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter21_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter20_reg[1]),
        .Q(diff_reg_869_pp0_iter21_reg[1]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter21_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter20_reg[2]),
        .Q(diff_reg_869_pp0_iter21_reg[2]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter21_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter20_reg[3]),
        .Q(diff_reg_869_pp0_iter21_reg[3]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter21_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter20_reg[4]),
        .Q(diff_reg_869_pp0_iter21_reg[4]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter21_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter20_reg[5]),
        .Q(diff_reg_869_pp0_iter21_reg[5]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter21_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter20_reg[6]),
        .Q(diff_reg_869_pp0_iter21_reg[6]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter21_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter20_reg[7]),
        .Q(diff_reg_869_pp0_iter21_reg[7]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter22_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter21_reg[0]),
        .Q(diff_reg_869_pp0_iter22_reg[0]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter22_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter21_reg[1]),
        .Q(diff_reg_869_pp0_iter22_reg[1]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter22_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter21_reg[2]),
        .Q(diff_reg_869_pp0_iter22_reg[2]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter22_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter21_reg[3]),
        .Q(diff_reg_869_pp0_iter22_reg[3]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter22_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter21_reg[4]),
        .Q(diff_reg_869_pp0_iter22_reg[4]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter22_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter21_reg[5]),
        .Q(diff_reg_869_pp0_iter22_reg[5]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter22_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter21_reg[6]),
        .Q(diff_reg_869_pp0_iter22_reg[6]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter22_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter21_reg[7]),
        .Q(diff_reg_869_pp0_iter22_reg[7]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter23_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter22_reg[0]),
        .Q(diff_reg_869_pp0_iter23_reg[0]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter23_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter22_reg[1]),
        .Q(diff_reg_869_pp0_iter23_reg[1]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter23_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter22_reg[2]),
        .Q(diff_reg_869_pp0_iter23_reg[2]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter23_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter22_reg[3]),
        .Q(diff_reg_869_pp0_iter23_reg[3]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter23_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter22_reg[4]),
        .Q(diff_reg_869_pp0_iter23_reg[4]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter23_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter22_reg[5]),
        .Q(diff_reg_869_pp0_iter23_reg[5]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter23_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter22_reg[6]),
        .Q(diff_reg_869_pp0_iter23_reg[6]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter23_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter22_reg[7]),
        .Q(diff_reg_869_pp0_iter23_reg[7]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869[0]),
        .Q(diff_reg_869_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869[1]),
        .Q(diff_reg_869_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869[2]),
        .Q(diff_reg_869_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869[3]),
        .Q(diff_reg_869_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869[4]),
        .Q(diff_reg_869_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869[5]),
        .Q(diff_reg_869_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869[6]),
        .Q(diff_reg_869_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869[7]),
        .Q(diff_reg_869_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter2_reg[0]),
        .Q(diff_reg_869_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter2_reg[1]),
        .Q(diff_reg_869_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter2_reg[2]),
        .Q(diff_reg_869_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter2_reg[3]),
        .Q(diff_reg_869_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter2_reg[4]),
        .Q(diff_reg_869_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter2_reg[5]),
        .Q(diff_reg_869_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter2_reg[6]),
        .Q(diff_reg_869_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter2_reg[7]),
        .Q(diff_reg_869_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter3_reg[0]),
        .Q(diff_reg_869_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter3_reg[1]),
        .Q(diff_reg_869_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter3_reg[2]),
        .Q(diff_reg_869_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter3_reg[3]),
        .Q(diff_reg_869_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter3_reg[4]),
        .Q(diff_reg_869_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter3_reg[5]),
        .Q(diff_reg_869_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter3_reg[6]),
        .Q(diff_reg_869_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter3_reg[7]),
        .Q(diff_reg_869_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter4_reg[0]),
        .Q(diff_reg_869_pp0_iter5_reg[0]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter4_reg[1]),
        .Q(diff_reg_869_pp0_iter5_reg[1]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter4_reg[2]),
        .Q(diff_reg_869_pp0_iter5_reg[2]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter4_reg[3]),
        .Q(diff_reg_869_pp0_iter5_reg[3]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter4_reg[4]),
        .Q(diff_reg_869_pp0_iter5_reg[4]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter4_reg[5]),
        .Q(diff_reg_869_pp0_iter5_reg[5]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter5_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter4_reg[6]),
        .Q(diff_reg_869_pp0_iter5_reg[6]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter5_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter4_reg[7]),
        .Q(diff_reg_869_pp0_iter5_reg[7]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter5_reg[0]),
        .Q(diff_reg_869_pp0_iter6_reg[0]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter6_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter5_reg[1]),
        .Q(diff_reg_869_pp0_iter6_reg[1]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter6_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter5_reg[2]),
        .Q(diff_reg_869_pp0_iter6_reg[2]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter6_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter5_reg[3]),
        .Q(diff_reg_869_pp0_iter6_reg[3]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter6_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter5_reg[4]),
        .Q(diff_reg_869_pp0_iter6_reg[4]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter6_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter5_reg[5]),
        .Q(diff_reg_869_pp0_iter6_reg[5]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter6_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter5_reg[6]),
        .Q(diff_reg_869_pp0_iter6_reg[6]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter6_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter5_reg[7]),
        .Q(diff_reg_869_pp0_iter6_reg[7]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter6_reg[0]),
        .Q(diff_reg_869_pp0_iter7_reg[0]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter7_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter6_reg[1]),
        .Q(diff_reg_869_pp0_iter7_reg[1]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter7_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter6_reg[2]),
        .Q(diff_reg_869_pp0_iter7_reg[2]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter7_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter6_reg[3]),
        .Q(diff_reg_869_pp0_iter7_reg[3]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter7_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter6_reg[4]),
        .Q(diff_reg_869_pp0_iter7_reg[4]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter7_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter6_reg[5]),
        .Q(diff_reg_869_pp0_iter7_reg[5]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter7_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter6_reg[6]),
        .Q(diff_reg_869_pp0_iter7_reg[6]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter7_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter6_reg[7]),
        .Q(diff_reg_869_pp0_iter7_reg[7]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter8_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter7_reg[0]),
        .Q(diff_reg_869_pp0_iter8_reg[0]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter8_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter7_reg[1]),
        .Q(diff_reg_869_pp0_iter8_reg[1]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter8_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter7_reg[2]),
        .Q(diff_reg_869_pp0_iter8_reg[2]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter8_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter7_reg[3]),
        .Q(diff_reg_869_pp0_iter8_reg[3]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter8_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter7_reg[4]),
        .Q(diff_reg_869_pp0_iter8_reg[4]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter8_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter7_reg[5]),
        .Q(diff_reg_869_pp0_iter8_reg[5]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter8_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter7_reg[6]),
        .Q(diff_reg_869_pp0_iter8_reg[6]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter8_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter7_reg[7]),
        .Q(diff_reg_869_pp0_iter8_reg[7]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter9_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter8_reg[0]),
        .Q(diff_reg_869_pp0_iter9_reg[0]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter9_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter8_reg[1]),
        .Q(diff_reg_869_pp0_iter9_reg[1]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter9_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter8_reg[2]),
        .Q(diff_reg_869_pp0_iter9_reg[2]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter9_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter8_reg[3]),
        .Q(diff_reg_869_pp0_iter9_reg[3]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter9_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter8_reg[4]),
        .Q(diff_reg_869_pp0_iter9_reg[4]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter9_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter8_reg[5]),
        .Q(diff_reg_869_pp0_iter9_reg[5]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter9_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter8_reg[6]),
        .Q(diff_reg_869_pp0_iter9_reg[6]),
        .R(1'b0));
  FDRE \diff_reg_869_pp0_iter9_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_reg_869_pp0_iter8_reg[7]),
        .Q(diff_reg_869_pp0_iter9_reg[7]),
        .R(1'b0));
  FDRE \diff_reg_869_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_fu_194_p2[0]),
        .Q(diff_reg_869[0]),
        .R(1'b0));
  FDRE \diff_reg_869_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_fu_194_p2[1]),
        .Q(diff_reg_869[1]),
        .R(1'b0));
  FDRE \diff_reg_869_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_fu_194_p2[2]),
        .Q(diff_reg_869[2]),
        .R(1'b0));
  FDRE \diff_reg_869_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_fu_194_p2[3]),
        .Q(diff_reg_869[3]),
        .R(1'b0));
  FDRE \diff_reg_869_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_fu_194_p2[4]),
        .Q(diff_reg_869[4]),
        .R(1'b0));
  FDRE \diff_reg_869_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_fu_194_p2[5]),
        .Q(diff_reg_869[5]),
        .R(1'b0));
  FDRE \diff_reg_869_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_fu_194_p2[6]),
        .Q(diff_reg_869[6]),
        .R(1'b0));
  FDRE \diff_reg_869_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(diff_fu_194_p2[7]),
        .Q(diff_reg_869[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_1
       (.I0(p_src_val_1_read_int_reg[6]),
        .I1(p_src_val_2_read_int_reg[6]),
        .I2(p_src_val_2_read_int_reg[7]),
        .I3(p_src_val_1_read_int_reg[7]),
        .O(i__carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_1__0
       (.I0(p_src_val_0_read_int_reg[6]),
        .I1(p_src_val_1_read_int_reg[6]),
        .I2(p_src_val_1_read_int_reg[7]),
        .I3(p_src_val_0_read_int_reg[7]),
        .O(i__carry_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_1__1
       (.I0(p_src_val_2_read_int_reg[6]),
        .I1(p_src_val_1_read_int_reg[6]),
        .I2(p_src_val_1_read_int_reg[7]),
        .I3(p_src_val_2_read_int_reg[7]),
        .O(i__carry_i_1__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_2
       (.I0(p_src_val_1_read_int_reg[4]),
        .I1(p_src_val_2_read_int_reg[4]),
        .I2(p_src_val_2_read_int_reg[5]),
        .I3(p_src_val_1_read_int_reg[5]),
        .O(i__carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_2__0
       (.I0(p_src_val_0_read_int_reg[4]),
        .I1(p_src_val_1_read_int_reg[4]),
        .I2(p_src_val_1_read_int_reg[5]),
        .I3(p_src_val_0_read_int_reg[5]),
        .O(i__carry_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_2__1
       (.I0(p_src_val_2_read_int_reg[4]),
        .I1(p_src_val_1_read_int_reg[4]),
        .I2(p_src_val_1_read_int_reg[5]),
        .I3(p_src_val_2_read_int_reg[5]),
        .O(i__carry_i_2__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_3
       (.I0(p_src_val_1_read_int_reg[2]),
        .I1(p_src_val_2_read_int_reg[2]),
        .I2(p_src_val_2_read_int_reg[3]),
        .I3(p_src_val_1_read_int_reg[3]),
        .O(i__carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_3__0
       (.I0(p_src_val_0_read_int_reg[2]),
        .I1(p_src_val_1_read_int_reg[2]),
        .I2(p_src_val_1_read_int_reg[3]),
        .I3(p_src_val_0_read_int_reg[3]),
        .O(i__carry_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_3__1
       (.I0(p_src_val_2_read_int_reg[2]),
        .I1(p_src_val_1_read_int_reg[2]),
        .I2(p_src_val_1_read_int_reg[3]),
        .I3(p_src_val_2_read_int_reg[3]),
        .O(i__carry_i_3__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_4
       (.I0(p_src_val_1_read_int_reg[0]),
        .I1(p_src_val_2_read_int_reg[0]),
        .I2(p_src_val_2_read_int_reg[1]),
        .I3(p_src_val_1_read_int_reg[1]),
        .O(i__carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_4__0
       (.I0(p_src_val_0_read_int_reg[0]),
        .I1(p_src_val_1_read_int_reg[0]),
        .I2(p_src_val_1_read_int_reg[1]),
        .I3(p_src_val_0_read_int_reg[1]),
        .O(i__carry_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_4__1
       (.I0(p_src_val_2_read_int_reg[0]),
        .I1(p_src_val_1_read_int_reg[0]),
        .I2(p_src_val_1_read_int_reg[1]),
        .I3(p_src_val_2_read_int_reg[1]),
        .O(i__carry_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5
       (.I0(p_src_val_1_read_int_reg[6]),
        .I1(p_src_val_2_read_int_reg[6]),
        .I2(p_src_val_1_read_int_reg[7]),
        .I3(p_src_val_2_read_int_reg[7]),
        .O(i__carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5__0
       (.I0(p_src_val_0_read_int_reg[6]),
        .I1(p_src_val_1_read_int_reg[6]),
        .I2(p_src_val_0_read_int_reg[7]),
        .I3(p_src_val_1_read_int_reg[7]),
        .O(i__carry_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5__1
       (.I0(p_src_val_2_read_int_reg[6]),
        .I1(p_src_val_1_read_int_reg[6]),
        .I2(p_src_val_2_read_int_reg[7]),
        .I3(p_src_val_1_read_int_reg[7]),
        .O(i__carry_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6
       (.I0(p_src_val_1_read_int_reg[4]),
        .I1(p_src_val_2_read_int_reg[4]),
        .I2(p_src_val_1_read_int_reg[5]),
        .I3(p_src_val_2_read_int_reg[5]),
        .O(i__carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6__0
       (.I0(p_src_val_0_read_int_reg[4]),
        .I1(p_src_val_1_read_int_reg[4]),
        .I2(p_src_val_0_read_int_reg[5]),
        .I3(p_src_val_1_read_int_reg[5]),
        .O(i__carry_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6__1
       (.I0(p_src_val_2_read_int_reg[4]),
        .I1(p_src_val_1_read_int_reg[4]),
        .I2(p_src_val_2_read_int_reg[5]),
        .I3(p_src_val_1_read_int_reg[5]),
        .O(i__carry_i_6__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7
       (.I0(p_src_val_1_read_int_reg[2]),
        .I1(p_src_val_2_read_int_reg[2]),
        .I2(p_src_val_1_read_int_reg[3]),
        .I3(p_src_val_2_read_int_reg[3]),
        .O(i__carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7__0
       (.I0(p_src_val_0_read_int_reg[2]),
        .I1(p_src_val_1_read_int_reg[2]),
        .I2(p_src_val_0_read_int_reg[3]),
        .I3(p_src_val_1_read_int_reg[3]),
        .O(i__carry_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7__1
       (.I0(p_src_val_2_read_int_reg[2]),
        .I1(p_src_val_1_read_int_reg[2]),
        .I2(p_src_val_2_read_int_reg[3]),
        .I3(p_src_val_1_read_int_reg[3]),
        .O(i__carry_i_7__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8
       (.I0(p_src_val_1_read_int_reg[0]),
        .I1(p_src_val_2_read_int_reg[0]),
        .I2(p_src_val_1_read_int_reg[1]),
        .I3(p_src_val_2_read_int_reg[1]),
        .O(i__carry_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8__0
       (.I0(p_src_val_0_read_int_reg[0]),
        .I1(p_src_val_1_read_int_reg[0]),
        .I2(p_src_val_0_read_int_reg[1]),
        .I3(p_src_val_1_read_int_reg[1]),
        .O(i__carry_i_8__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8__1
       (.I0(p_src_val_2_read_int_reg[0]),
        .I1(p_src_val_1_read_int_reg[0]),
        .I2(p_src_val_2_read_int_reg[1]),
        .I3(p_src_val_1_read_int_reg[1]),
        .O(i__carry_i_8__1_n_0));
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(1'b0),
        .DI({p_0_out_carry_i_1_n_0,p_0_out_carry_i_2_n_0,p_0_out_carry_i_3_n_0,p_0_out_carry_i_4_n_0}),
        .O(NLW_p_0_out_carry_O_UNCONNECTED[3:0]),
        .S({p_0_out_carry_i_5_n_0,p_0_out_carry_i_6_n_0,p_0_out_carry_i_7_n_0,p_0_out_carry_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    p_0_out_carry_i_1
       (.I0(p_src_val_1_read_int_reg[6]),
        .I1(p_src_val_0_read_int_reg[6]),
        .I2(p_src_val_0_read_int_reg[7]),
        .I3(p_src_val_1_read_int_reg[7]),
        .O(p_0_out_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    p_0_out_carry_i_2
       (.I0(p_src_val_1_read_int_reg[4]),
        .I1(p_src_val_0_read_int_reg[4]),
        .I2(p_src_val_0_read_int_reg[5]),
        .I3(p_src_val_1_read_int_reg[5]),
        .O(p_0_out_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    p_0_out_carry_i_3
       (.I0(p_src_val_1_read_int_reg[2]),
        .I1(p_src_val_0_read_int_reg[2]),
        .I2(p_src_val_0_read_int_reg[3]),
        .I3(p_src_val_1_read_int_reg[3]),
        .O(p_0_out_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    p_0_out_carry_i_4
       (.I0(p_src_val_1_read_int_reg[0]),
        .I1(p_src_val_0_read_int_reg[0]),
        .I2(p_src_val_0_read_int_reg[1]),
        .I3(p_src_val_1_read_int_reg[1]),
        .O(p_0_out_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    p_0_out_carry_i_5
       (.I0(p_src_val_1_read_int_reg[6]),
        .I1(p_src_val_0_read_int_reg[6]),
        .I2(p_src_val_1_read_int_reg[7]),
        .I3(p_src_val_0_read_int_reg[7]),
        .O(p_0_out_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    p_0_out_carry_i_6
       (.I0(p_src_val_1_read_int_reg[4]),
        .I1(p_src_val_0_read_int_reg[4]),
        .I2(p_src_val_1_read_int_reg[5]),
        .I3(p_src_val_0_read_int_reg[5]),
        .O(p_0_out_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    p_0_out_carry_i_7
       (.I0(p_src_val_1_read_int_reg[2]),
        .I1(p_src_val_0_read_int_reg[2]),
        .I2(p_src_val_1_read_int_reg[3]),
        .I3(p_src_val_0_read_int_reg[3]),
        .O(p_0_out_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    p_0_out_carry_i_8
       (.I0(p_src_val_1_read_int_reg[0]),
        .I1(p_src_val_0_read_int_reg[0]),
        .I2(p_src_val_1_read_int_reg[1]),
        .I3(p_src_val_0_read_int_reg[1]),
        .O(p_0_out_carry_i_8_n_0));
  CARRY4 \p_0_out_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\p_0_out_inferred__0/i__carry_n_0 ,\p_0_out_inferred__0/i__carry_n_1 ,\p_0_out_inferred__0/i__carry_n_2 ,\p_0_out_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1_n_0,i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0}),
        .O(\NLW_p_0_out_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5_n_0,i__carry_i_6_n_0,i__carry_i_7_n_0,i__carry_i_8_n_0}));
  CARRY4 \p_0_out_inferred__4/i__carry 
       (.CI(1'b0),
        .CO({\p_0_out_inferred__4/i__carry_n_0 ,\p_0_out_inferred__4/i__carry_n_1 ,\p_0_out_inferred__4/i__carry_n_2 ,\p_0_out_inferred__4/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__0_n_0,i__carry_i_2__0_n_0,i__carry_i_3__0_n_0,i__carry_i_4__0_n_0}),
        .O(\NLW_p_0_out_inferred__4/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__0_n_0,i__carry_i_6__0_n_0,i__carry_i_7__0_n_0,i__carry_i_8__0_n_0}));
  CARRY4 \p_0_out_inferred__5/i__carry 
       (.CI(1'b0),
        .CO({\p_0_out_inferred__5/i__carry_n_0 ,\p_0_out_inferred__5/i__carry_n_1 ,\p_0_out_inferred__5/i__carry_n_2 ,\p_0_out_inferred__5/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__1_n_0,i__carry_i_2__1_n_0,i__carry_i_3__1_n_0,i__carry_i_4__1_n_0}),
        .O(\NLW_p_0_out_inferred__5/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__1_n_0,i__carry_i_6__1_n_0,i__carry_i_7__1_n_0,i__carry_i_8__1_n_0}));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \p_38_i_i_i1_reg_992[0]_i_1 
       (.I0(\p_38_i_i_i1_reg_992[0]_i_2_n_0 ),
        .I1(r_V_5_fu_549_p2_carry__5_n_4),
        .I2(r_V_5_fu_549_p2_carry__5_n_5),
        .I3(r_V_5_fu_549_p2_carry__6_n_6),
        .I4(r_V_5_fu_549_p2_carry__6_n_7),
        .I5(\p_38_i_i_i1_reg_992[0]_i_3_n_0 ),
        .O(p_38_i_i_i1_fu_649_p2));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \p_38_i_i_i1_reg_992[0]_i_2 
       (.I0(p_Val2_8_fu_563_p4[4]),
        .I1(p_Val2_8_fu_563_p4[5]),
        .I2(p_Val2_8_fu_563_p4[6]),
        .I3(\p_Val2_9_reg_986[7]_i_2_n_0 ),
        .I4(p_Val2_8_fu_563_p4__0),
        .O(\p_38_i_i_i1_reg_992[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \p_38_i_i_i1_reg_992[0]_i_3 
       (.I0(r_V_5_fu_549_p2_carry__7_n_7),
        .I1(r_V_5_fu_549_p2_carry__7_n_6),
        .I2(r_V_5_fu_549_p2_carry__6_n_5),
        .I3(r_V_5_fu_549_p2_carry__6_n_4),
        .I4(r_V_5_fu_549_p2_carry__7_n_0),
        .I5(r_V_5_fu_549_p2_carry__7_n_5),
        .O(\p_38_i_i_i1_reg_992[0]_i_3_n_0 ));
  FDRE \p_38_i_i_i1_reg_992_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_38_i_i_i1_fu_649_p2),
        .Q(p_38_i_i_i1_reg_992),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00020000FFFFFFFF)) 
    \p_39_demorgan_i_i_i1_reg_998[0]_i_1 
       (.I0(\p_39_demorgan_i_i_i1_reg_998[0]_i_2_n_0 ),
        .I1(r_V_5_fu_549_p2_carry__5_n_5),
        .I2(r_V_5_fu_549_p2_carry__5_n_4),
        .I3(r_V_5_fu_549_p2_carry__6_n_7),
        .I4(\p_38_i_i_i1_reg_992[0]_i_2_n_0 ),
        .I5(r_V_5_fu_549_p2_carry__7_n_0),
        .O(p_39_demorgan_i_i_i1_fu_655_p2));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \p_39_demorgan_i_i_i1_reg_998[0]_i_2 
       (.I0(r_V_5_fu_549_p2_carry__6_n_4),
        .I1(r_V_5_fu_549_p2_carry__7_n_7),
        .I2(r_V_5_fu_549_p2_carry__6_n_6),
        .I3(r_V_5_fu_549_p2_carry__6_n_5),
        .I4(r_V_5_fu_549_p2_carry__7_n_5),
        .I5(r_V_5_fu_549_p2_carry__7_n_6),
        .O(\p_39_demorgan_i_i_i1_reg_998[0]_i_2_n_0 ));
  FDRE \p_39_demorgan_i_i_i1_reg_998_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_39_demorgan_i_i_i1_fu_655_p2),
        .Q(p_39_demorgan_i_i_i1_reg_998),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_Val2_3_fu_443_p2_carry
       (.CI(1'b0),
        .CO({p_Val2_3_fu_443_p2_carry_n_0,p_Val2_3_fu_443_p2_carry_n_1,p_Val2_3_fu_443_p2_carry_n_2,p_Val2_3_fu_443_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({r_V_2_fu_421_p2_carry__3_n_1,1'b0,\tmp_reg_945_reg_n_0_[21] ,1'b0}),
        .O(p_Val2_4_fu_457_p4__0[4:1]),
        .S({p_Val2_3_fu_443_p2_carry_i_1_n_0,\tmp_reg_945_reg_n_0_[22] ,p_Val2_3_fu_443_p2_carry_i_2_n_0,\tmp_reg_945_reg_n_0_[20] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_Val2_3_fu_443_p2_carry__0
       (.CI(p_Val2_3_fu_443_p2_carry_n_0),
        .CO({p_Val2_3_fu_443_p2_carry__0_n_0,p_Val2_3_fu_443_p2_carry__0_n_1,p_Val2_3_fu_443_p2_carry__0_n_2,p_Val2_3_fu_443_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\tmp_reg_945_reg_n_0_[26] ,p_Val2_3_fu_443_p2_carry__0_i_1_n_0,\tmp_reg_945_reg_n_0_[24] ,\tmp_reg_945_reg_n_0_[23] }),
        .O({p_Val2_3_fu_443_p2_carry__0_n_4,p_Val2_4_fu_457_p4,p_Val2_4_fu_457_p4__0[6:5]}),
        .S({p_Val2_3_fu_443_p2_carry__0_i_2_n_0,p_Val2_3_fu_443_p2_carry__0_i_3_n_0,p_Val2_3_fu_443_p2_carry__0_i_4_n_0,p_Val2_3_fu_443_p2_carry__0_i_5_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    p_Val2_3_fu_443_p2_carry__0_i_1
       (.I0(\tmp_reg_945_reg_n_0_[25] ),
        .I1(r_V_2_fu_421_p2_carry__3_n_1),
        .O(p_Val2_3_fu_443_p2_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    p_Val2_3_fu_443_p2_carry__0_i_2
       (.I0(\tmp_reg_945_reg_n_0_[27] ),
        .I1(r_V_2_fu_421_p2_carry__3_n_1),
        .I2(\tmp_reg_945_reg_n_0_[26] ),
        .O(p_Val2_3_fu_443_p2_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    p_Val2_3_fu_443_p2_carry__0_i_3
       (.I0(r_V_2_fu_421_p2_carry__3_n_1),
        .I1(\tmp_reg_945_reg_n_0_[25] ),
        .I2(\tmp_reg_945_reg_n_0_[26] ),
        .O(p_Val2_3_fu_443_p2_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    p_Val2_3_fu_443_p2_carry__0_i_4
       (.I0(\tmp_reg_945_reg_n_0_[24] ),
        .I1(\tmp_reg_945_reg_n_0_[25] ),
        .I2(r_V_2_fu_421_p2_carry__3_n_1),
        .O(p_Val2_3_fu_443_p2_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_Val2_3_fu_443_p2_carry__0_i_5
       (.I0(\tmp_reg_945_reg_n_0_[23] ),
        .I1(\tmp_reg_945_reg_n_0_[24] ),
        .O(p_Val2_3_fu_443_p2_carry__0_i_5_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_Val2_3_fu_443_p2_carry__1
       (.CI(p_Val2_3_fu_443_p2_carry__0_n_0),
        .CO({p_Val2_3_fu_443_p2_carry__1_n_0,p_Val2_3_fu_443_p2_carry__1_n_1,p_Val2_3_fu_443_p2_carry__1_n_2,p_Val2_3_fu_443_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\tmp_reg_945_reg_n_0_[30] ,\tmp_reg_945_reg_n_0_[29] ,\tmp_reg_945_reg_n_0_[28] ,p_Val2_3_fu_443_p2_carry__1_i_1_n_0}),
        .O({p_Val2_3_fu_443_p2_carry__1_n_4,p_Val2_3_fu_443_p2_carry__1_n_5,p_Val2_3_fu_443_p2_carry__1_n_6,p_Val2_3_fu_443_p2_carry__1_n_7}),
        .S({p_Val2_3_fu_443_p2_carry__1_i_2_n_0,p_Val2_3_fu_443_p2_carry__1_i_3_n_0,p_Val2_3_fu_443_p2_carry__1_i_4_n_0,p_Val2_3_fu_443_p2_carry__1_i_5_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    p_Val2_3_fu_443_p2_carry__1_i_1
       (.I0(\tmp_reg_945_reg_n_0_[27] ),
        .I1(r_V_2_fu_421_p2_carry__3_n_1),
        .O(p_Val2_3_fu_443_p2_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_Val2_3_fu_443_p2_carry__1_i_2
       (.I0(\tmp_reg_945_reg_n_0_[30] ),
        .I1(\tmp_reg_945_reg_n_0_[31] ),
        .O(p_Val2_3_fu_443_p2_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_Val2_3_fu_443_p2_carry__1_i_3
       (.I0(\tmp_reg_945_reg_n_0_[29] ),
        .I1(\tmp_reg_945_reg_n_0_[30] ),
        .O(p_Val2_3_fu_443_p2_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_Val2_3_fu_443_p2_carry__1_i_4
       (.I0(\tmp_reg_945_reg_n_0_[28] ),
        .I1(\tmp_reg_945_reg_n_0_[29] ),
        .O(p_Val2_3_fu_443_p2_carry__1_i_4_n_0));
  LUT3 #(
    .INIT(8'hD2)) 
    p_Val2_3_fu_443_p2_carry__1_i_5
       (.I0(r_V_2_fu_421_p2_carry__3_n_1),
        .I1(\tmp_reg_945_reg_n_0_[27] ),
        .I2(\tmp_reg_945_reg_n_0_[28] ),
        .O(p_Val2_3_fu_443_p2_carry__1_i_5_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_Val2_3_fu_443_p2_carry__2
       (.CI(p_Val2_3_fu_443_p2_carry__1_n_0),
        .CO({p_Val2_3_fu_443_p2_carry__2_n_0,p_Val2_3_fu_443_p2_carry__2_n_1,p_Val2_3_fu_443_p2_carry__2_n_2,p_Val2_3_fu_443_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\tmp_reg_945_reg_n_0_[34] ,\tmp_reg_945_reg_n_0_[33] ,\tmp_reg_945_reg_n_0_[32] ,\tmp_reg_945_reg_n_0_[31] }),
        .O({p_Val2_3_fu_443_p2_carry__2_n_4,p_Val2_3_fu_443_p2_carry__2_n_5,p_Val2_3_fu_443_p2_carry__2_n_6,p_Val2_3_fu_443_p2_carry__2_n_7}),
        .S({p_Val2_3_fu_443_p2_carry__2_i_1_n_0,p_Val2_3_fu_443_p2_carry__2_i_2_n_0,p_Val2_3_fu_443_p2_carry__2_i_3_n_0,p_Val2_3_fu_443_p2_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_Val2_3_fu_443_p2_carry__2_i_1
       (.I0(\tmp_reg_945_reg_n_0_[34] ),
        .I1(\tmp_reg_945_reg_n_0_[35] ),
        .O(p_Val2_3_fu_443_p2_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_Val2_3_fu_443_p2_carry__2_i_2
       (.I0(\tmp_reg_945_reg_n_0_[33] ),
        .I1(\tmp_reg_945_reg_n_0_[34] ),
        .O(p_Val2_3_fu_443_p2_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_Val2_3_fu_443_p2_carry__2_i_3
       (.I0(\tmp_reg_945_reg_n_0_[32] ),
        .I1(\tmp_reg_945_reg_n_0_[33] ),
        .O(p_Val2_3_fu_443_p2_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_Val2_3_fu_443_p2_carry__2_i_4
       (.I0(\tmp_reg_945_reg_n_0_[31] ),
        .I1(\tmp_reg_945_reg_n_0_[32] ),
        .O(p_Val2_3_fu_443_p2_carry__2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_Val2_3_fu_443_p2_carry__3
       (.CI(p_Val2_3_fu_443_p2_carry__2_n_0),
        .CO(NLW_p_Val2_3_fu_443_p2_carry__3_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p_Val2_3_fu_443_p2_carry__3_O_UNCONNECTED[3:1],p_Val2_3_fu_443_p2_carry__3_n_7}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    p_Val2_3_fu_443_p2_carry_i_1
       (.I0(\tmp_reg_945_reg_n_0_[23] ),
        .I1(r_V_2_fu_421_p2_carry__3_n_1),
        .O(p_Val2_3_fu_443_p2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_Val2_3_fu_443_p2_carry_i_2
       (.I0(r_V_2_fu_421_p2_carry__3_n_1),
        .I1(\tmp_reg_945_reg_n_0_[21] ),
        .O(p_Val2_3_fu_443_p2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_5_reg_957[0]_i_1 
       (.I0(\tmp_reg_945_reg_n_0_[19] ),
        .I1(\tmp_reg_945_reg_n_0_[18] ),
        .O(p_Val2_5_fu_487_p2__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \p_Val2_5_reg_957[1]_i_1 
       (.I0(\tmp_reg_945_reg_n_0_[19] ),
        .I1(\tmp_reg_945_reg_n_0_[18] ),
        .I2(p_Val2_4_fu_457_p4__0[1]),
        .O(p_Val2_5_fu_487_p2__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \p_Val2_5_reg_957[2]_i_1 
       (.I0(\tmp_reg_945_reg_n_0_[18] ),
        .I1(\tmp_reg_945_reg_n_0_[19] ),
        .I2(p_Val2_4_fu_457_p4__0[1]),
        .I3(p_Val2_4_fu_457_p4__0[2]),
        .O(p_Val2_5_fu_487_p2__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \p_Val2_5_reg_957[3]_i_1 
       (.I0(p_Val2_4_fu_457_p4__0[1]),
        .I1(\tmp_reg_945_reg_n_0_[19] ),
        .I2(\tmp_reg_945_reg_n_0_[18] ),
        .I3(p_Val2_4_fu_457_p4__0[2]),
        .I4(p_Val2_4_fu_457_p4__0[3]),
        .O(p_Val2_5_fu_487_p2__0[3]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \p_Val2_5_reg_957[4]_i_1 
       (.I0(p_Val2_4_fu_457_p4__0[2]),
        .I1(\tmp_reg_945_reg_n_0_[18] ),
        .I2(\tmp_reg_945_reg_n_0_[19] ),
        .I3(p_Val2_4_fu_457_p4__0[1]),
        .I4(p_Val2_4_fu_457_p4__0[3]),
        .I5(p_Val2_4_fu_457_p4__0[4]),
        .O(p_Val2_5_fu_487_p2__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \p_Val2_5_reg_957[5]_i_1 
       (.I0(p_Val2_4_fu_457_p4__0[3]),
        .I1(p_Val2_4_fu_457_p4__0[1]),
        .I2(\p_Val2_5_reg_957[5]_i_2_n_0 ),
        .I3(p_Val2_4_fu_457_p4__0[2]),
        .I4(p_Val2_4_fu_457_p4__0[4]),
        .I5(p_Val2_4_fu_457_p4__0[5]),
        .O(p_Val2_5_fu_487_p2__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_5_reg_957[5]_i_2 
       (.I0(\tmp_reg_945_reg_n_0_[18] ),
        .I1(\tmp_reg_945_reg_n_0_[19] ),
        .O(\p_Val2_5_reg_957[5]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \p_Val2_5_reg_957[6]_i_1 
       (.I0(\carry_reg_963[0]_i_2_n_0 ),
        .I1(p_Val2_4_fu_457_p4__0[5]),
        .I2(p_Val2_4_fu_457_p4__0[6]),
        .O(p_Val2_5_fu_487_p2__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \p_Val2_5_reg_957[7]_i_1 
       (.I0(p_Val2_4_fu_457_p4__0[5]),
        .I1(\carry_reg_963[0]_i_2_n_0 ),
        .I2(p_Val2_4_fu_457_p4__0[6]),
        .I3(p_Val2_4_fu_457_p4),
        .O(p_Val2_5_fu_487_p2));
  FDRE \p_Val2_5_reg_957_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_Val2_5_fu_487_p2__0[0]),
        .Q(p_Val2_5_reg_957[0]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_957_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_Val2_5_fu_487_p2__0[1]),
        .Q(p_Val2_5_reg_957[1]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_957_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_Val2_5_fu_487_p2__0[2]),
        .Q(p_Val2_5_reg_957[2]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_957_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_Val2_5_fu_487_p2__0[3]),
        .Q(p_Val2_5_reg_957[3]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_957_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_Val2_5_fu_487_p2__0[4]),
        .Q(p_Val2_5_reg_957[4]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_957_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_Val2_5_fu_487_p2__0[5]),
        .Q(p_Val2_5_reg_957[5]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_957_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_Val2_5_fu_487_p2__0[6]),
        .Q(p_Val2_5_reg_957[6]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_957_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_Val2_5_fu_487_p2),
        .Q(p_Val2_5_reg_957[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_9_reg_986[0]_i_1 
       (.I0(p_Val2_8_fu_563_p4[0]),
        .I1(tmp_1_i_i_fu_581_p1),
        .O(p_Val2_9_fu_593_p2__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \p_Val2_9_reg_986[1]_i_1 
       (.I0(p_Val2_8_fu_563_p4[0]),
        .I1(tmp_1_i_i_fu_581_p1),
        .I2(p_Val2_8_fu_563_p4[1]),
        .O(p_Val2_9_fu_593_p2__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \p_Val2_9_reg_986[2]_i_1 
       (.I0(p_Val2_8_fu_563_p4[1]),
        .I1(tmp_1_i_i_fu_581_p1),
        .I2(p_Val2_8_fu_563_p4[0]),
        .I3(p_Val2_8_fu_563_p4[2]),
        .O(p_Val2_9_fu_593_p2__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \p_Val2_9_reg_986[3]_i_1 
       (.I0(p_Val2_8_fu_563_p4[2]),
        .I1(p_Val2_8_fu_563_p4[0]),
        .I2(tmp_1_i_i_fu_581_p1),
        .I3(p_Val2_8_fu_563_p4[1]),
        .I4(p_Val2_8_fu_563_p4[3]),
        .O(p_Val2_9_fu_593_p2__0[3]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \p_Val2_9_reg_986[4]_i_1 
       (.I0(p_Val2_8_fu_563_p4[3]),
        .I1(p_Val2_8_fu_563_p4[1]),
        .I2(tmp_1_i_i_fu_581_p1),
        .I3(p_Val2_8_fu_563_p4[0]),
        .I4(p_Val2_8_fu_563_p4[2]),
        .I5(p_Val2_8_fu_563_p4[4]),
        .O(p_Val2_9_fu_593_p2__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \p_Val2_9_reg_986[5]_i_1 
       (.I0(p_Val2_8_fu_563_p4[4]),
        .I1(\p_Val2_9_reg_986[7]_i_2_n_0 ),
        .I2(p_Val2_8_fu_563_p4[5]),
        .O(p_Val2_9_fu_593_p2__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \p_Val2_9_reg_986[6]_i_1 
       (.I0(\p_Val2_9_reg_986[7]_i_2_n_0 ),
        .I1(p_Val2_8_fu_563_p4[4]),
        .I2(p_Val2_8_fu_563_p4[5]),
        .I3(p_Val2_8_fu_563_p4[6]),
        .O(p_Val2_9_fu_593_p2__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \p_Val2_9_reg_986[7]_i_1 
       (.I0(\p_Val2_9_reg_986[7]_i_2_n_0 ),
        .I1(p_Val2_8_fu_563_p4[6]),
        .I2(p_Val2_8_fu_563_p4[5]),
        .I3(p_Val2_8_fu_563_p4[4]),
        .I4(p_Val2_8_fu_563_p4__0),
        .O(p_Val2_9_fu_593_p2));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \p_Val2_9_reg_986[7]_i_2 
       (.I0(p_Val2_8_fu_563_p4[2]),
        .I1(p_Val2_8_fu_563_p4[0]),
        .I2(tmp_1_i_i_fu_581_p1),
        .I3(p_Val2_8_fu_563_p4[1]),
        .I4(p_Val2_8_fu_563_p4[3]),
        .O(\p_Val2_9_reg_986[7]_i_2_n_0 ));
  FDRE \p_Val2_9_reg_986_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_Val2_9_fu_593_p2__0[0]),
        .Q(p_Val2_9_reg_986[0]),
        .R(1'b0));
  FDRE \p_Val2_9_reg_986_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_Val2_9_fu_593_p2__0[1]),
        .Q(p_Val2_9_reg_986[1]),
        .R(1'b0));
  FDRE \p_Val2_9_reg_986_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_Val2_9_fu_593_p2__0[2]),
        .Q(p_Val2_9_reg_986[2]),
        .R(1'b0));
  FDRE \p_Val2_9_reg_986_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_Val2_9_fu_593_p2__0[3]),
        .Q(p_Val2_9_reg_986[3]),
        .R(1'b0));
  FDRE \p_Val2_9_reg_986_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_Val2_9_fu_593_p2__0[4]),
        .Q(p_Val2_9_reg_986[4]),
        .R(1'b0));
  FDRE \p_Val2_9_reg_986_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_Val2_9_fu_593_p2__0[5]),
        .Q(p_Val2_9_reg_986[5]),
        .R(1'b0));
  FDRE \p_Val2_9_reg_986_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_Val2_9_fu_593_p2__0[6]),
        .Q(p_Val2_9_reg_986[6]),
        .R(1'b0));
  FDRE \p_Val2_9_reg_986_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_Val2_9_fu_593_p2),
        .Q(p_Val2_9_reg_986[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_dst_val_2_write_as_reg_862[0]_i_1 
       (.I0(p_src_val_0_read_1_reg_841[0]),
        .I1(G_reg_850[0]),
        .I2(tmp_2_fu_174_p2_carry_n_0),
        .O(p_dst_val_2_write_as_fu_178_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_dst_val_2_write_as_reg_862[1]_i_1 
       (.I0(p_src_val_0_read_1_reg_841[1]),
        .I1(G_reg_850[1]),
        .I2(tmp_2_fu_174_p2_carry_n_0),
        .O(p_dst_val_2_write_as_fu_178_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_dst_val_2_write_as_reg_862[2]_i_1 
       (.I0(p_src_val_0_read_1_reg_841[2]),
        .I1(G_reg_850[2]),
        .I2(tmp_2_fu_174_p2_carry_n_0),
        .O(p_dst_val_2_write_as_fu_178_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_dst_val_2_write_as_reg_862[3]_i_1 
       (.I0(p_src_val_0_read_1_reg_841[3]),
        .I1(G_reg_850[3]),
        .I2(tmp_2_fu_174_p2_carry_n_0),
        .O(p_dst_val_2_write_as_fu_178_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_dst_val_2_write_as_reg_862[4]_i_1 
       (.I0(p_src_val_0_read_1_reg_841[4]),
        .I1(G_reg_850[4]),
        .I2(tmp_2_fu_174_p2_carry_n_0),
        .O(p_dst_val_2_write_as_fu_178_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_dst_val_2_write_as_reg_862[5]_i_1 
       (.I0(p_src_val_0_read_1_reg_841[5]),
        .I1(G_reg_850[5]),
        .I2(tmp_2_fu_174_p2_carry_n_0),
        .O(p_dst_val_2_write_as_fu_178_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_dst_val_2_write_as_reg_862[6]_i_1 
       (.I0(p_src_val_0_read_1_reg_841[6]),
        .I1(G_reg_850[6]),
        .I2(tmp_2_fu_174_p2_carry_n_0),
        .O(p_dst_val_2_write_as_fu_178_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_dst_val_2_write_as_reg_862[7]_i_1 
       (.I0(p_src_val_0_read_1_reg_841[7]),
        .I1(G_reg_850[7]),
        .I2(tmp_2_fu_174_p2_carry_n_0),
        .O(p_dst_val_2_write_as_fu_178_p3[7]));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/p_dst_val_2_write_as_reg_862_pp0_iter26_reg_reg " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/p_dst_val_2_write_as_reg_862_pp0_iter26_reg_reg[0]_srl4 " *) 
  SRL16E \p_dst_val_2_write_as_reg_862_pp0_iter26_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\loop[18].divisor_tmp_reg[19]_23 [0]),
        .Q(\p_dst_val_2_write_as_reg_862_pp0_iter26_reg_reg[0]_srl4_n_0 ));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/p_dst_val_2_write_as_reg_862_pp0_iter26_reg_reg " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/p_dst_val_2_write_as_reg_862_pp0_iter26_reg_reg[1]_srl4 " *) 
  SRL16E \p_dst_val_2_write_as_reg_862_pp0_iter26_reg_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\loop[18].divisor_tmp_reg[19]_23 [1]),
        .Q(\p_dst_val_2_write_as_reg_862_pp0_iter26_reg_reg[1]_srl4_n_0 ));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/p_dst_val_2_write_as_reg_862_pp0_iter26_reg_reg " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/p_dst_val_2_write_as_reg_862_pp0_iter26_reg_reg[2]_srl4 " *) 
  SRL16E \p_dst_val_2_write_as_reg_862_pp0_iter26_reg_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\loop[18].divisor_tmp_reg[19]_23 [2]),
        .Q(\p_dst_val_2_write_as_reg_862_pp0_iter26_reg_reg[2]_srl4_n_0 ));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/p_dst_val_2_write_as_reg_862_pp0_iter26_reg_reg " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/p_dst_val_2_write_as_reg_862_pp0_iter26_reg_reg[3]_srl4 " *) 
  SRL16E \p_dst_val_2_write_as_reg_862_pp0_iter26_reg_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\loop[18].divisor_tmp_reg[19]_23 [3]),
        .Q(\p_dst_val_2_write_as_reg_862_pp0_iter26_reg_reg[3]_srl4_n_0 ));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/p_dst_val_2_write_as_reg_862_pp0_iter26_reg_reg " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/p_dst_val_2_write_as_reg_862_pp0_iter26_reg_reg[4]_srl4 " *) 
  SRL16E \p_dst_val_2_write_as_reg_862_pp0_iter26_reg_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\loop[18].divisor_tmp_reg[19]_23 [4]),
        .Q(\p_dst_val_2_write_as_reg_862_pp0_iter26_reg_reg[4]_srl4_n_0 ));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/p_dst_val_2_write_as_reg_862_pp0_iter26_reg_reg " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/p_dst_val_2_write_as_reg_862_pp0_iter26_reg_reg[5]_srl4 " *) 
  SRL16E \p_dst_val_2_write_as_reg_862_pp0_iter26_reg_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\loop[18].divisor_tmp_reg[19]_23 [5]),
        .Q(\p_dst_val_2_write_as_reg_862_pp0_iter26_reg_reg[5]_srl4_n_0 ));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/p_dst_val_2_write_as_reg_862_pp0_iter26_reg_reg " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/p_dst_val_2_write_as_reg_862_pp0_iter26_reg_reg[6]_srl4 " *) 
  SRL16E \p_dst_val_2_write_as_reg_862_pp0_iter26_reg_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\loop[18].divisor_tmp_reg[19]_23 [6]),
        .Q(\p_dst_val_2_write_as_reg_862_pp0_iter26_reg_reg[6]_srl4_n_0 ));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/p_dst_val_2_write_as_reg_862_pp0_iter26_reg_reg " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/p_dst_val_2_write_as_reg_862_pp0_iter26_reg_reg[7]_srl4 " *) 
  SRL16E \p_dst_val_2_write_as_reg_862_pp0_iter26_reg_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\loop[18].divisor_tmp_reg[19]_23 [7]),
        .Q(\p_dst_val_2_write_as_reg_862_pp0_iter26_reg_reg[7]_srl4_n_0 ));
  FDRE \p_dst_val_2_write_as_reg_862_pp0_iter27_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_dst_val_2_write_as_reg_862_pp0_iter26_reg_reg[0]_srl4_n_0 ),
        .Q(p_dst_val_2_write_as_reg_862_pp0_iter27_reg[0]),
        .R(1'b0));
  FDRE \p_dst_val_2_write_as_reg_862_pp0_iter27_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_dst_val_2_write_as_reg_862_pp0_iter26_reg_reg[1]_srl4_n_0 ),
        .Q(p_dst_val_2_write_as_reg_862_pp0_iter27_reg[1]),
        .R(1'b0));
  FDRE \p_dst_val_2_write_as_reg_862_pp0_iter27_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_dst_val_2_write_as_reg_862_pp0_iter26_reg_reg[2]_srl4_n_0 ),
        .Q(p_dst_val_2_write_as_reg_862_pp0_iter27_reg[2]),
        .R(1'b0));
  FDRE \p_dst_val_2_write_as_reg_862_pp0_iter27_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_dst_val_2_write_as_reg_862_pp0_iter26_reg_reg[3]_srl4_n_0 ),
        .Q(p_dst_val_2_write_as_reg_862_pp0_iter27_reg[3]),
        .R(1'b0));
  FDRE \p_dst_val_2_write_as_reg_862_pp0_iter27_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_dst_val_2_write_as_reg_862_pp0_iter26_reg_reg[4]_srl4_n_0 ),
        .Q(p_dst_val_2_write_as_reg_862_pp0_iter27_reg[4]),
        .R(1'b0));
  FDRE \p_dst_val_2_write_as_reg_862_pp0_iter27_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_dst_val_2_write_as_reg_862_pp0_iter26_reg_reg[5]_srl4_n_0 ),
        .Q(p_dst_val_2_write_as_reg_862_pp0_iter27_reg[5]),
        .R(1'b0));
  FDRE \p_dst_val_2_write_as_reg_862_pp0_iter27_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_dst_val_2_write_as_reg_862_pp0_iter26_reg_reg[6]_srl4_n_0 ),
        .Q(p_dst_val_2_write_as_reg_862_pp0_iter27_reg[6]),
        .R(1'b0));
  FDRE \p_dst_val_2_write_as_reg_862_pp0_iter27_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_dst_val_2_write_as_reg_862_pp0_iter26_reg_reg[7]_srl4_n_0 ),
        .Q(p_dst_val_2_write_as_reg_862_pp0_iter27_reg[7]),
        .R(1'b0));
  FDRE \p_dst_val_2_write_as_reg_862_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_dst_val_2_write_as_fu_178_p3[0]),
        .Q(p_dst_val_2_write_as_reg_862[0]),
        .R(1'b0));
  FDRE \p_dst_val_2_write_as_reg_862_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_dst_val_2_write_as_fu_178_p3[1]),
        .Q(p_dst_val_2_write_as_reg_862[1]),
        .R(1'b0));
  FDRE \p_dst_val_2_write_as_reg_862_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_dst_val_2_write_as_fu_178_p3[2]),
        .Q(p_dst_val_2_write_as_reg_862[2]),
        .R(1'b0));
  FDRE \p_dst_val_2_write_as_reg_862_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_dst_val_2_write_as_fu_178_p3[3]),
        .Q(p_dst_val_2_write_as_reg_862[3]),
        .R(1'b0));
  FDRE \p_dst_val_2_write_as_reg_862_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_dst_val_2_write_as_fu_178_p3[4]),
        .Q(p_dst_val_2_write_as_reg_862[4]),
        .R(1'b0));
  FDRE \p_dst_val_2_write_as_reg_862_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_dst_val_2_write_as_fu_178_p3[5]),
        .Q(p_dst_val_2_write_as_reg_862[5]),
        .R(1'b0));
  FDRE \p_dst_val_2_write_as_reg_862_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_dst_val_2_write_as_fu_178_p3[6]),
        .Q(p_dst_val_2_write_as_reg_862[6]),
        .R(1'b0));
  FDRE \p_dst_val_2_write_as_reg_862_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_dst_val_2_write_as_fu_178_p3[7]),
        .Q(p_dst_val_2_write_as_reg_862[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    p_i_21
       (.I0(tmp_10_reg_889_pp0_iter24_reg),
        .I1(tmp_6_reg_883_pp0_iter24_reg),
        .O(C[26]));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_22
       (.I0(tmp_6_reg_883_pp0_iter24_reg),
        .O(C[25]));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_23
       (.I0(tmp_10_reg_889_pp0_iter24_reg),
        .I1(tmp_6_reg_883_pp0_iter24_reg),
        .O(C[22]));
  FDRE \p_lshr_f_reg_934_reg[17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_mac_muqcK_U101_n_17),
        .Q(p_lshr_f_reg_934[17]),
        .R(1'b0));
  FDRE \p_lshr_f_reg_934_reg[18] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_mac_muqcK_U101_n_16),
        .Q(p_lshr_f_reg_934[18]),
        .R(1'b0));
  FDRE \p_lshr_f_reg_934_reg[19] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_mac_muqcK_U101_n_15),
        .Q(p_lshr_f_reg_934[19]),
        .R(1'b0));
  FDRE \p_lshr_f_reg_934_reg[20] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_mac_muqcK_U101_n_14),
        .Q(p_lshr_f_reg_934[20]),
        .R(1'b0));
  FDRE \p_lshr_f_reg_934_reg[21] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_mac_muqcK_U101_n_13),
        .Q(p_lshr_f_reg_934[21]),
        .R(1'b0));
  FDRE \p_lshr_f_reg_934_reg[22] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_mac_muqcK_U101_n_12),
        .Q(p_lshr_f_reg_934[22]),
        .R(1'b0));
  FDRE \p_lshr_f_reg_934_reg[23] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_mac_muqcK_U101_n_11),
        .Q(p_lshr_f_reg_934[23]),
        .R(1'b0));
  FDRE \p_lshr_f_reg_934_reg[24] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_mac_muqcK_U101_n_10),
        .Q(p_lshr_f_reg_934[24]),
        .R(1'b0));
  FDRE \p_lshr_f_reg_934_reg[25] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_mac_muqcK_U101_n_9),
        .Q(p_lshr_f_reg_934[25]),
        .R(1'b0));
  FDRE \p_lshr_f_reg_934_reg[26] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_mac_muqcK_U101_n_8),
        .Q(p_lshr_f_reg_934[26]),
        .R(1'b0));
  FDRE \p_lshr_f_reg_934_reg[27] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_mac_muqcK_U101_n_7),
        .Q(p_lshr_f_reg_934[27]),
        .R(1'b0));
  FDRE \p_lshr_f_reg_934_reg[28] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_mac_muqcK_U101_n_6),
        .Q(p_lshr_f_reg_934[28]),
        .R(1'b0));
  FDRE \p_lshr_f_reg_934_reg[29] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_mac_muqcK_U101_n_5),
        .Q(p_lshr_f_reg_934[29]),
        .R(1'b0));
  FDRE \p_lshr_f_reg_934_reg[30] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_mac_muqcK_U101_n_4),
        .Q(p_lshr_f_reg_934[30]),
        .R(1'b0));
  FDRE \p_lshr_f_reg_934_reg[31] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_mac_muqcK_U101_n_3),
        .Q(p_lshr_f_reg_934[31]),
        .R(1'b0));
  FDRE \p_lshr_f_reg_934_reg[32] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_mac_muqcK_U101_n_2),
        .Q(p_lshr_f_reg_934[32]),
        .R(1'b0));
  FDRE \p_lshr_f_reg_934_reg[33] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_mac_muqcK_U101_n_1),
        .Q(p_lshr_f_reg_934[33]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \p_lshr_reg_929[10]_i_2 
       (.I0(threshold2_mac_muqcK_U101_n_24),
        .O(\p_lshr_reg_929[10]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_lshr_reg_929[10]_i_3 
       (.I0(threshold2_mac_muqcK_U101_n_25),
        .O(\p_lshr_reg_929[10]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_lshr_reg_929[10]_i_4 
       (.I0(threshold2_mac_muqcK_U101_n_26),
        .O(\p_lshr_reg_929[10]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_lshr_reg_929[10]_i_5 
       (.I0(threshold2_mac_muqcK_U101_n_27),
        .O(\p_lshr_reg_929[10]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_lshr_reg_929[14]_i_2 
       (.I0(threshold2_mac_muqcK_U101_n_20),
        .O(\p_lshr_reg_929[14]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_lshr_reg_929[14]_i_3 
       (.I0(threshold2_mac_muqcK_U101_n_21),
        .O(\p_lshr_reg_929[14]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_lshr_reg_929[14]_i_4 
       (.I0(threshold2_mac_muqcK_U101_n_22),
        .O(\p_lshr_reg_929[14]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_lshr_reg_929[14]_i_5 
       (.I0(threshold2_mac_muqcK_U101_n_23),
        .O(\p_lshr_reg_929[14]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_lshr_reg_929[18]_i_2 
       (.I0(threshold2_mac_muqcK_U101_n_16),
        .O(\p_lshr_reg_929[18]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_lshr_reg_929[18]_i_3 
       (.I0(threshold2_mac_muqcK_U101_n_17),
        .O(\p_lshr_reg_929[18]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_lshr_reg_929[18]_i_4 
       (.I0(threshold2_mac_muqcK_U101_n_18),
        .O(\p_lshr_reg_929[18]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_lshr_reg_929[18]_i_5 
       (.I0(threshold2_mac_muqcK_U101_n_19),
        .O(\p_lshr_reg_929[18]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_lshr_reg_929[22]_i_2 
       (.I0(threshold2_mac_muqcK_U101_n_12),
        .O(\p_lshr_reg_929[22]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_lshr_reg_929[22]_i_3 
       (.I0(threshold2_mac_muqcK_U101_n_13),
        .O(\p_lshr_reg_929[22]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_lshr_reg_929[22]_i_4 
       (.I0(threshold2_mac_muqcK_U101_n_14),
        .O(\p_lshr_reg_929[22]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_lshr_reg_929[22]_i_5 
       (.I0(threshold2_mac_muqcK_U101_n_15),
        .O(\p_lshr_reg_929[22]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_lshr_reg_929[26]_i_2 
       (.I0(threshold2_mac_muqcK_U101_n_8),
        .O(\p_lshr_reg_929[26]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_lshr_reg_929[26]_i_3 
       (.I0(threshold2_mac_muqcK_U101_n_9),
        .O(\p_lshr_reg_929[26]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_lshr_reg_929[26]_i_4 
       (.I0(threshold2_mac_muqcK_U101_n_10),
        .O(\p_lshr_reg_929[26]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_lshr_reg_929[26]_i_5 
       (.I0(threshold2_mac_muqcK_U101_n_11),
        .O(\p_lshr_reg_929[26]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_lshr_reg_929[2]_i_2 
       (.I0(threshold2_mac_muqcK_U101_n_32),
        .O(\p_lshr_reg_929[2]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_lshr_reg_929[2]_i_3 
       (.I0(threshold2_mac_muqcK_U101_n_33),
        .O(\p_lshr_reg_929[2]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_lshr_reg_929[2]_i_4 
       (.I0(threshold2_mac_muqcK_U101_n_34),
        .O(\p_lshr_reg_929[2]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_lshr_reg_929[30]_i_2 
       (.I0(threshold2_mac_muqcK_U101_n_4),
        .O(\p_lshr_reg_929[30]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_lshr_reg_929[30]_i_3 
       (.I0(threshold2_mac_muqcK_U101_n_5),
        .O(\p_lshr_reg_929[30]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_lshr_reg_929[30]_i_4 
       (.I0(threshold2_mac_muqcK_U101_n_6),
        .O(\p_lshr_reg_929[30]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_lshr_reg_929[30]_i_5 
       (.I0(threshold2_mac_muqcK_U101_n_7),
        .O(\p_lshr_reg_929[30]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_lshr_reg_929[34]_i_2 
       (.I0(p_0_in),
        .O(\p_lshr_reg_929[34]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_lshr_reg_929[34]_i_3 
       (.I0(threshold2_mac_muqcK_U101_n_1),
        .O(\p_lshr_reg_929[34]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_lshr_reg_929[34]_i_4 
       (.I0(threshold2_mac_muqcK_U101_n_2),
        .O(\p_lshr_reg_929[34]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_lshr_reg_929[34]_i_5 
       (.I0(threshold2_mac_muqcK_U101_n_3),
        .O(\p_lshr_reg_929[34]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_lshr_reg_929[6]_i_2 
       (.I0(threshold2_mac_muqcK_U101_n_28),
        .O(\p_lshr_reg_929[6]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_lshr_reg_929[6]_i_3 
       (.I0(threshold2_mac_muqcK_U101_n_29),
        .O(\p_lshr_reg_929[6]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_lshr_reg_929[6]_i_4 
       (.I0(threshold2_mac_muqcK_U101_n_30),
        .O(\p_lshr_reg_929[6]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_lshr_reg_929[6]_i_5 
       (.I0(threshold2_mac_muqcK_U101_n_31),
        .O(\p_lshr_reg_929[6]_i_5_n_0 ));
  FDRE \p_lshr_reg_929_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_neg_fu_368_p2[1]),
        .Q(p_lshr_reg_929[0]),
        .R(1'b0));
  FDRE \p_lshr_reg_929_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_neg_fu_368_p2[11]),
        .Q(p_lshr_reg_929[10]),
        .R(1'b0));
  CARRY4 \p_lshr_reg_929_reg[10]_i_1 
       (.CI(\p_lshr_reg_929_reg[6]_i_1_n_0 ),
        .CO({\p_lshr_reg_929_reg[10]_i_1_n_0 ,\p_lshr_reg_929_reg[10]_i_1_n_1 ,\p_lshr_reg_929_reg[10]_i_1_n_2 ,\p_lshr_reg_929_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_neg_fu_368_p2[11:8]),
        .S({\p_lshr_reg_929[10]_i_2_n_0 ,\p_lshr_reg_929[10]_i_3_n_0 ,\p_lshr_reg_929[10]_i_4_n_0 ,\p_lshr_reg_929[10]_i_5_n_0 }));
  FDRE \p_lshr_reg_929_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_neg_fu_368_p2[12]),
        .Q(p_lshr_reg_929[11]),
        .R(1'b0));
  FDRE \p_lshr_reg_929_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_neg_fu_368_p2[13]),
        .Q(p_lshr_reg_929[12]),
        .R(1'b0));
  FDRE \p_lshr_reg_929_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_neg_fu_368_p2[14]),
        .Q(p_lshr_reg_929[13]),
        .R(1'b0));
  FDRE \p_lshr_reg_929_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_neg_fu_368_p2[15]),
        .Q(p_lshr_reg_929[14]),
        .R(1'b0));
  CARRY4 \p_lshr_reg_929_reg[14]_i_1 
       (.CI(\p_lshr_reg_929_reg[10]_i_1_n_0 ),
        .CO({\p_lshr_reg_929_reg[14]_i_1_n_0 ,\p_lshr_reg_929_reg[14]_i_1_n_1 ,\p_lshr_reg_929_reg[14]_i_1_n_2 ,\p_lshr_reg_929_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_neg_fu_368_p2[15:12]),
        .S({\p_lshr_reg_929[14]_i_2_n_0 ,\p_lshr_reg_929[14]_i_3_n_0 ,\p_lshr_reg_929[14]_i_4_n_0 ,\p_lshr_reg_929[14]_i_5_n_0 }));
  FDRE \p_lshr_reg_929_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_neg_fu_368_p2[16]),
        .Q(p_lshr_reg_929[15]),
        .R(1'b0));
  FDRE \p_lshr_reg_929_reg[16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_neg_fu_368_p2[17]),
        .Q(p_lshr_reg_929[16]),
        .R(1'b0));
  FDRE \p_lshr_reg_929_reg[17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_neg_fu_368_p2[18]),
        .Q(p_lshr_reg_929[17]),
        .R(1'b0));
  FDRE \p_lshr_reg_929_reg[18] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_neg_fu_368_p2[19]),
        .Q(p_lshr_reg_929[18]),
        .R(1'b0));
  CARRY4 \p_lshr_reg_929_reg[18]_i_1 
       (.CI(\p_lshr_reg_929_reg[14]_i_1_n_0 ),
        .CO({\p_lshr_reg_929_reg[18]_i_1_n_0 ,\p_lshr_reg_929_reg[18]_i_1_n_1 ,\p_lshr_reg_929_reg[18]_i_1_n_2 ,\p_lshr_reg_929_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_neg_fu_368_p2[19:16]),
        .S({\p_lshr_reg_929[18]_i_2_n_0 ,\p_lshr_reg_929[18]_i_3_n_0 ,\p_lshr_reg_929[18]_i_4_n_0 ,\p_lshr_reg_929[18]_i_5_n_0 }));
  FDRE \p_lshr_reg_929_reg[19] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_neg_fu_368_p2[20]),
        .Q(p_lshr_reg_929[19]),
        .R(1'b0));
  FDRE \p_lshr_reg_929_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_neg_fu_368_p2[2]),
        .Q(p_lshr_reg_929[1]),
        .R(1'b0));
  FDRE \p_lshr_reg_929_reg[20] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_neg_fu_368_p2[21]),
        .Q(p_lshr_reg_929[20]),
        .R(1'b0));
  FDRE \p_lshr_reg_929_reg[21] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_neg_fu_368_p2[22]),
        .Q(p_lshr_reg_929[21]),
        .R(1'b0));
  FDRE \p_lshr_reg_929_reg[22] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_neg_fu_368_p2[23]),
        .Q(p_lshr_reg_929[22]),
        .R(1'b0));
  CARRY4 \p_lshr_reg_929_reg[22]_i_1 
       (.CI(\p_lshr_reg_929_reg[18]_i_1_n_0 ),
        .CO({\p_lshr_reg_929_reg[22]_i_1_n_0 ,\p_lshr_reg_929_reg[22]_i_1_n_1 ,\p_lshr_reg_929_reg[22]_i_1_n_2 ,\p_lshr_reg_929_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_neg_fu_368_p2[23:20]),
        .S({\p_lshr_reg_929[22]_i_2_n_0 ,\p_lshr_reg_929[22]_i_3_n_0 ,\p_lshr_reg_929[22]_i_4_n_0 ,\p_lshr_reg_929[22]_i_5_n_0 }));
  FDRE \p_lshr_reg_929_reg[23] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_neg_fu_368_p2[24]),
        .Q(p_lshr_reg_929[23]),
        .R(1'b0));
  FDRE \p_lshr_reg_929_reg[24] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_neg_fu_368_p2[25]),
        .Q(p_lshr_reg_929[24]),
        .R(1'b0));
  FDRE \p_lshr_reg_929_reg[25] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_neg_fu_368_p2[26]),
        .Q(p_lshr_reg_929[25]),
        .R(1'b0));
  FDRE \p_lshr_reg_929_reg[26] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_neg_fu_368_p2[27]),
        .Q(p_lshr_reg_929[26]),
        .R(1'b0));
  CARRY4 \p_lshr_reg_929_reg[26]_i_1 
       (.CI(\p_lshr_reg_929_reg[22]_i_1_n_0 ),
        .CO({\p_lshr_reg_929_reg[26]_i_1_n_0 ,\p_lshr_reg_929_reg[26]_i_1_n_1 ,\p_lshr_reg_929_reg[26]_i_1_n_2 ,\p_lshr_reg_929_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_neg_fu_368_p2[27:24]),
        .S({\p_lshr_reg_929[26]_i_2_n_0 ,\p_lshr_reg_929[26]_i_3_n_0 ,\p_lshr_reg_929[26]_i_4_n_0 ,\p_lshr_reg_929[26]_i_5_n_0 }));
  FDRE \p_lshr_reg_929_reg[27] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_neg_fu_368_p2[28]),
        .Q(p_lshr_reg_929[27]),
        .R(1'b0));
  FDRE \p_lshr_reg_929_reg[28] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_neg_fu_368_p2[29]),
        .Q(p_lshr_reg_929[28]),
        .R(1'b0));
  FDRE \p_lshr_reg_929_reg[29] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_neg_fu_368_p2[30]),
        .Q(p_lshr_reg_929[29]),
        .R(1'b0));
  FDRE \p_lshr_reg_929_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_neg_fu_368_p2[3]),
        .Q(p_lshr_reg_929[2]),
        .R(1'b0));
  CARRY4 \p_lshr_reg_929_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\p_lshr_reg_929_reg[2]_i_1_n_0 ,\p_lshr_reg_929_reg[2]_i_1_n_1 ,\p_lshr_reg_929_reg[2]_i_1_n_2 ,\p_lshr_reg_929_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({p_neg_fu_368_p2[3:1],\NLW_p_lshr_reg_929_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\p_lshr_reg_929[2]_i_2_n_0 ,\p_lshr_reg_929[2]_i_3_n_0 ,\p_lshr_reg_929[2]_i_4_n_0 ,threshold2_mac_muqcK_U101_n_35}));
  FDRE \p_lshr_reg_929_reg[30] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_neg_fu_368_p2[31]),
        .Q(p_lshr_reg_929[30]),
        .R(1'b0));
  CARRY4 \p_lshr_reg_929_reg[30]_i_1 
       (.CI(\p_lshr_reg_929_reg[26]_i_1_n_0 ),
        .CO({\p_lshr_reg_929_reg[30]_i_1_n_0 ,\p_lshr_reg_929_reg[30]_i_1_n_1 ,\p_lshr_reg_929_reg[30]_i_1_n_2 ,\p_lshr_reg_929_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_neg_fu_368_p2[31:28]),
        .S({\p_lshr_reg_929[30]_i_2_n_0 ,\p_lshr_reg_929[30]_i_3_n_0 ,\p_lshr_reg_929[30]_i_4_n_0 ,\p_lshr_reg_929[30]_i_5_n_0 }));
  FDRE \p_lshr_reg_929_reg[31] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_neg_fu_368_p2[32]),
        .Q(p_lshr_reg_929[31]),
        .R(1'b0));
  FDRE \p_lshr_reg_929_reg[32] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_neg_fu_368_p2[33]),
        .Q(p_lshr_reg_929[32]),
        .R(1'b0));
  FDRE \p_lshr_reg_929_reg[33] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_neg_fu_368_p2[34]),
        .Q(p_lshr_reg_929[33]),
        .R(1'b0));
  FDRE \p_lshr_reg_929_reg[34] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_neg_fu_368_p2[35]),
        .Q(p_lshr_reg_929[34]),
        .R(1'b0));
  CARRY4 \p_lshr_reg_929_reg[34]_i_1 
       (.CI(\p_lshr_reg_929_reg[30]_i_1_n_0 ),
        .CO({\NLW_p_lshr_reg_929_reg[34]_i_1_CO_UNCONNECTED [3],\p_lshr_reg_929_reg[34]_i_1_n_1 ,\p_lshr_reg_929_reg[34]_i_1_n_2 ,\p_lshr_reg_929_reg[34]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_neg_fu_368_p2[35:32]),
        .S({\p_lshr_reg_929[34]_i_2_n_0 ,\p_lshr_reg_929[34]_i_3_n_0 ,\p_lshr_reg_929[34]_i_4_n_0 ,\p_lshr_reg_929[34]_i_5_n_0 }));
  FDRE \p_lshr_reg_929_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_neg_fu_368_p2[4]),
        .Q(p_lshr_reg_929[3]),
        .R(1'b0));
  FDRE \p_lshr_reg_929_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_neg_fu_368_p2[5]),
        .Q(p_lshr_reg_929[4]),
        .R(1'b0));
  FDRE \p_lshr_reg_929_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_neg_fu_368_p2[6]),
        .Q(p_lshr_reg_929[5]),
        .R(1'b0));
  FDRE \p_lshr_reg_929_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_neg_fu_368_p2[7]),
        .Q(p_lshr_reg_929[6]),
        .R(1'b0));
  CARRY4 \p_lshr_reg_929_reg[6]_i_1 
       (.CI(\p_lshr_reg_929_reg[2]_i_1_n_0 ),
        .CO({\p_lshr_reg_929_reg[6]_i_1_n_0 ,\p_lshr_reg_929_reg[6]_i_1_n_1 ,\p_lshr_reg_929_reg[6]_i_1_n_2 ,\p_lshr_reg_929_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_neg_fu_368_p2[7:4]),
        .S({\p_lshr_reg_929[6]_i_2_n_0 ,\p_lshr_reg_929[6]_i_3_n_0 ,\p_lshr_reg_929[6]_i_4_n_0 ,\p_lshr_reg_929[6]_i_5_n_0 }));
  FDRE \p_lshr_reg_929_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_neg_fu_368_p2[8]),
        .Q(p_lshr_reg_929[7]),
        .R(1'b0));
  FDRE \p_lshr_reg_929_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_neg_fu_368_p2[9]),
        .Q(p_lshr_reg_929[8]),
        .R(1'b0));
  FDRE \p_lshr_reg_929_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_neg_fu_368_p2[10]),
        .Q(p_lshr_reg_929[9]),
        .R(1'b0));
  FDRE \p_src_val_0_read_1_reg_841_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_src_val_0_read_int_reg[0]),
        .Q(p_src_val_0_read_1_reg_841[0]),
        .R(1'b0));
  FDRE \p_src_val_0_read_1_reg_841_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_src_val_0_read_int_reg[1]),
        .Q(p_src_val_0_read_1_reg_841[1]),
        .R(1'b0));
  FDRE \p_src_val_0_read_1_reg_841_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_src_val_0_read_int_reg[2]),
        .Q(p_src_val_0_read_1_reg_841[2]),
        .R(1'b0));
  FDRE \p_src_val_0_read_1_reg_841_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_src_val_0_read_int_reg[3]),
        .Q(p_src_val_0_read_1_reg_841[3]),
        .R(1'b0));
  FDRE \p_src_val_0_read_1_reg_841_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_src_val_0_read_int_reg[4]),
        .Q(p_src_val_0_read_1_reg_841[4]),
        .R(1'b0));
  FDRE \p_src_val_0_read_1_reg_841_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_src_val_0_read_int_reg[5]),
        .Q(p_src_val_0_read_1_reg_841[5]),
        .R(1'b0));
  FDRE \p_src_val_0_read_1_reg_841_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_src_val_0_read_int_reg[6]),
        .Q(p_src_val_0_read_1_reg_841[6]),
        .R(1'b0));
  FDRE \p_src_val_0_read_1_reg_841_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_src_val_0_read_int_reg[7]),
        .Q(p_src_val_0_read_1_reg_841[7]),
        .R(1'b0));
  FDRE \p_src_val_0_read_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\tmp_144_reg_311_reg[7] [0]),
        .Q(p_src_val_0_read_int_reg[0]),
        .R(1'b0));
  FDRE \p_src_val_0_read_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\tmp_144_reg_311_reg[7] [1]),
        .Q(p_src_val_0_read_int_reg[1]),
        .R(1'b0));
  FDRE \p_src_val_0_read_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\tmp_144_reg_311_reg[7] [2]),
        .Q(p_src_val_0_read_int_reg[2]),
        .R(1'b0));
  FDRE \p_src_val_0_read_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\tmp_144_reg_311_reg[7] [3]),
        .Q(p_src_val_0_read_int_reg[3]),
        .R(1'b0));
  FDRE \p_src_val_0_read_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\tmp_144_reg_311_reg[7] [4]),
        .Q(p_src_val_0_read_int_reg[4]),
        .R(1'b0));
  FDRE \p_src_val_0_read_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\tmp_144_reg_311_reg[7] [5]),
        .Q(p_src_val_0_read_int_reg[5]),
        .R(1'b0));
  FDRE \p_src_val_0_read_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\tmp_144_reg_311_reg[7] [6]),
        .Q(p_src_val_0_read_int_reg[6]),
        .R(1'b0));
  FDRE \p_src_val_0_read_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\tmp_144_reg_311_reg[7] [7]),
        .Q(p_src_val_0_read_int_reg[7]),
        .R(1'b0));
  FDRE \p_src_val_1_read_1_reg_835_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_src_val_1_read_int_reg[0]),
        .Q(p_src_val_1_read_1_reg_835[0]),
        .R(1'b0));
  FDRE \p_src_val_1_read_1_reg_835_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_src_val_1_read_int_reg[1]),
        .Q(p_src_val_1_read_1_reg_835[1]),
        .R(1'b0));
  FDRE \p_src_val_1_read_1_reg_835_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_src_val_1_read_int_reg[2]),
        .Q(p_src_val_1_read_1_reg_835[2]),
        .R(1'b0));
  FDRE \p_src_val_1_read_1_reg_835_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_src_val_1_read_int_reg[3]),
        .Q(p_src_val_1_read_1_reg_835[3]),
        .R(1'b0));
  FDRE \p_src_val_1_read_1_reg_835_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_src_val_1_read_int_reg[4]),
        .Q(p_src_val_1_read_1_reg_835[4]),
        .R(1'b0));
  FDRE \p_src_val_1_read_1_reg_835_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_src_val_1_read_int_reg[5]),
        .Q(p_src_val_1_read_1_reg_835[5]),
        .R(1'b0));
  FDRE \p_src_val_1_read_1_reg_835_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_src_val_1_read_int_reg[6]),
        .Q(p_src_val_1_read_1_reg_835[6]),
        .R(1'b0));
  FDRE \p_src_val_1_read_1_reg_835_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_src_val_1_read_int_reg[7]),
        .Q(p_src_val_1_read_1_reg_835[7]),
        .R(1'b0));
  FDRE \p_src_val_1_read_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\tmp_145_reg_316_reg[7] [0]),
        .Q(p_src_val_1_read_int_reg[0]),
        .R(1'b0));
  FDRE \p_src_val_1_read_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\tmp_145_reg_316_reg[7] [1]),
        .Q(p_src_val_1_read_int_reg[1]),
        .R(1'b0));
  FDRE \p_src_val_1_read_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\tmp_145_reg_316_reg[7] [2]),
        .Q(p_src_val_1_read_int_reg[2]),
        .R(1'b0));
  FDRE \p_src_val_1_read_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\tmp_145_reg_316_reg[7] [3]),
        .Q(p_src_val_1_read_int_reg[3]),
        .R(1'b0));
  FDRE \p_src_val_1_read_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\tmp_145_reg_316_reg[7] [4]),
        .Q(p_src_val_1_read_int_reg[4]),
        .R(1'b0));
  FDRE \p_src_val_1_read_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\tmp_145_reg_316_reg[7] [5]),
        .Q(p_src_val_1_read_int_reg[5]),
        .R(1'b0));
  FDRE \p_src_val_1_read_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\tmp_145_reg_316_reg[7] [6]),
        .Q(p_src_val_1_read_int_reg[6]),
        .R(1'b0));
  FDRE \p_src_val_1_read_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\tmp_145_reg_316_reg[7] [7]),
        .Q(p_src_val_1_read_int_reg[7]),
        .R(1'b0));
  FDRE \p_src_val_2_read_1_reg_829_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_src_val_2_read_int_reg[0]),
        .Q(p_src_val_2_read_1_reg_829[0]),
        .R(1'b0));
  FDRE \p_src_val_2_read_1_reg_829_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_src_val_2_read_int_reg[1]),
        .Q(p_src_val_2_read_1_reg_829[1]),
        .R(1'b0));
  FDRE \p_src_val_2_read_1_reg_829_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_src_val_2_read_int_reg[2]),
        .Q(p_src_val_2_read_1_reg_829[2]),
        .R(1'b0));
  FDRE \p_src_val_2_read_1_reg_829_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_src_val_2_read_int_reg[3]),
        .Q(p_src_val_2_read_1_reg_829[3]),
        .R(1'b0));
  FDRE \p_src_val_2_read_1_reg_829_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_src_val_2_read_int_reg[4]),
        .Q(p_src_val_2_read_1_reg_829[4]),
        .R(1'b0));
  FDRE \p_src_val_2_read_1_reg_829_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_src_val_2_read_int_reg[5]),
        .Q(p_src_val_2_read_1_reg_829[5]),
        .R(1'b0));
  FDRE \p_src_val_2_read_1_reg_829_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_src_val_2_read_int_reg[6]),
        .Q(p_src_val_2_read_1_reg_829[6]),
        .R(1'b0));
  FDRE \p_src_val_2_read_1_reg_829_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_src_val_2_read_int_reg[7]),
        .Q(p_src_val_2_read_1_reg_829[7]),
        .R(1'b0));
  FDRE \p_src_val_2_read_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\tmp_146_reg_321_reg[7] [0]),
        .Q(p_src_val_2_read_int_reg[0]),
        .R(1'b0));
  FDRE \p_src_val_2_read_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\tmp_146_reg_321_reg[7] [1]),
        .Q(p_src_val_2_read_int_reg[1]),
        .R(1'b0));
  FDRE \p_src_val_2_read_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\tmp_146_reg_321_reg[7] [2]),
        .Q(p_src_val_2_read_int_reg[2]),
        .R(1'b0));
  FDRE \p_src_val_2_read_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\tmp_146_reg_321_reg[7] [3]),
        .Q(p_src_val_2_read_int_reg[3]),
        .R(1'b0));
  FDRE \p_src_val_2_read_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\tmp_146_reg_321_reg[7] [4]),
        .Q(p_src_val_2_read_int_reg[4]),
        .R(1'b0));
  FDRE \p_src_val_2_read_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\tmp_146_reg_321_reg[7] [5]),
        .Q(p_src_val_2_read_int_reg[5]),
        .R(1'b0));
  FDRE \p_src_val_2_read_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\tmp_146_reg_321_reg[7] [6]),
        .Q(p_src_val_2_read_int_reg[6]),
        .R(1'b0));
  FDRE \p_src_val_2_read_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\tmp_146_reg_321_reg[7] [7]),
        .Q(p_src_val_2_read_int_reg[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 r_V_2_fu_421_p2_carry
       (.CI(1'b0),
        .CO({r_V_2_fu_421_p2_carry_n_0,r_V_2_fu_421_p2_carry_n_1,r_V_2_fu_421_p2_carry_n_2,r_V_2_fu_421_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_reg_945_reg_n_0_[18] ,1'b0}),
        .O(NLW_r_V_2_fu_421_p2_carry_O_UNCONNECTED[3:0]),
        .S({\tmp_reg_945_reg_n_0_[20] ,\tmp_reg_945_reg_n_0_[19] ,r_V_2_fu_421_p2_carry_i_1_n_0,\tmp_reg_945_reg_n_0_[17] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 r_V_2_fu_421_p2_carry__0
       (.CI(r_V_2_fu_421_p2_carry_n_0),
        .CO({r_V_2_fu_421_p2_carry__0_n_0,r_V_2_fu_421_p2_carry__0_n_1,r_V_2_fu_421_p2_carry__0_n_2,r_V_2_fu_421_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_r_V_2_fu_421_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({\tmp_reg_945_reg_n_0_[24] ,\tmp_reg_945_reg_n_0_[23] ,\tmp_reg_945_reg_n_0_[22] ,\tmp_reg_945_reg_n_0_[21] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 r_V_2_fu_421_p2_carry__1
       (.CI(r_V_2_fu_421_p2_carry__0_n_0),
        .CO({r_V_2_fu_421_p2_carry__1_n_0,r_V_2_fu_421_p2_carry__1_n_1,r_V_2_fu_421_p2_carry__1_n_2,r_V_2_fu_421_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_r_V_2_fu_421_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({\tmp_reg_945_reg_n_0_[28] ,\tmp_reg_945_reg_n_0_[27] ,\tmp_reg_945_reg_n_0_[26] ,\tmp_reg_945_reg_n_0_[25] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 r_V_2_fu_421_p2_carry__2
       (.CI(r_V_2_fu_421_p2_carry__1_n_0),
        .CO({r_V_2_fu_421_p2_carry__2_n_0,r_V_2_fu_421_p2_carry__2_n_1,r_V_2_fu_421_p2_carry__2_n_2,r_V_2_fu_421_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_r_V_2_fu_421_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({\tmp_reg_945_reg_n_0_[32] ,\tmp_reg_945_reg_n_0_[31] ,\tmp_reg_945_reg_n_0_[30] ,\tmp_reg_945_reg_n_0_[29] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 r_V_2_fu_421_p2_carry__3
       (.CI(r_V_2_fu_421_p2_carry__2_n_0),
        .CO({NLW_r_V_2_fu_421_p2_carry__3_CO_UNCONNECTED[3],r_V_2_fu_421_p2_carry__3_n_1,r_V_2_fu_421_p2_carry__3_n_2,r_V_2_fu_421_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b0,1'b0}),
        .O(NLW_r_V_2_fu_421_p2_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,\tmp_reg_945_reg_n_0_[35] ,\tmp_reg_945_reg_n_0_[34] ,\tmp_reg_945_reg_n_0_[33] }));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_2_fu_421_p2_carry_i_1
       (.I0(\tmp_reg_945_reg_n_0_[18] ),
        .O(r_V_2_fu_421_p2_carry_i_1_n_0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    r_V_4_reg_939_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,threshold2_udiv_2pcA_U100_n_8,threshold2_udiv_2pcA_U100_n_9,threshold2_udiv_2pcA_U100_n_10,threshold2_udiv_2pcA_U100_n_11,threshold2_udiv_2pcA_U100_n_12,threshold2_udiv_2pcA_U100_n_13,threshold2_udiv_2pcA_U100_n_14,threshold2_udiv_2pcA_U100_n_15,threshold2_udiv_2pcA_U100_n_16,threshold2_udiv_2pcA_U100_n_17,threshold2_udiv_2pcA_U100_n_18,threshold2_udiv_2pcA_U100_n_19,threshold2_udiv_2pcA_U100_n_20,threshold2_udiv_2pcA_U100_n_21,threshold2_udiv_2pcA_U100_n_22,threshold2_udiv_2pcA_U100_n_23,threshold2_udiv_2pcA_U100_n_24,threshold2_udiv_2pcA_U100_n_25,threshold2_udiv_2pcA_U100_n_26,threshold2_udiv_2pcA_U100_n_27}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_r_V_4_reg_939_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,diff_reg_869_pp0_iter23_reg}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_r_V_4_reg_939_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_r_V_4_reg_939_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_r_V_4_reg_939_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_ce_reg),
        .CEB2(ap_ce_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_ce_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_r_V_4_reg_939_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_r_V_4_reg_939_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_r_V_4_reg_939_reg_P_UNCONNECTED[47:28],p_shl7_cast_fu_545_p1}),
        .PATTERNBDETECT(NLW_r_V_4_reg_939_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_r_V_4_reg_939_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_r_V_4_reg_939_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_r_V_4_reg_939_reg_UNDERFLOW_UNCONNECTED));
  CARRY4 r_V_5_fu_549_p2_carry
       (.CI(1'b0),
        .CO({r_V_5_fu_549_p2_carry_n_0,r_V_5_fu_549_p2_carry_n_1,r_V_5_fu_549_p2_carry_n_2,r_V_5_fu_549_p2_carry_n_3}),
        .CYINIT(r_V_5_fu_549_p2_carry_i_1_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_r_V_5_fu_549_p2_carry_O_UNCONNECTED[3:0]),
        .S({r_V_5_fu_549_p2_carry_i_2_n_0,r_V_5_fu_549_p2_carry_i_3_n_0,r_V_5_fu_549_p2_carry_i_4_n_0,r_V_5_fu_549_p2_carry_i_5_n_0}));
  CARRY4 r_V_5_fu_549_p2_carry__0
       (.CI(r_V_5_fu_549_p2_carry_n_0),
        .CO({r_V_5_fu_549_p2_carry__0_n_0,r_V_5_fu_549_p2_carry__0_n_1,r_V_5_fu_549_p2_carry__0_n_2,r_V_5_fu_549_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({p_shl7_cast_fu_545_p1[8],1'b0,1'b0,1'b0}),
        .O(NLW_r_V_5_fu_549_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({r_V_5_fu_549_p2_carry__0_i_1_n_0,r_V_5_fu_549_p2_carry__0_i_2_n_0,r_V_5_fu_549_p2_carry__0_i_3_n_0,r_V_5_fu_549_p2_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_5_fu_549_p2_carry__0_i_1
       (.I0(p_shl7_cast_fu_545_p1[8]),
        .I1(p_shl7_cast_fu_545_p1[16]),
        .O(r_V_5_fu_549_p2_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_5_fu_549_p2_carry__0_i_2
       (.I0(p_shl7_cast_fu_545_p1[15]),
        .O(r_V_5_fu_549_p2_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_5_fu_549_p2_carry__0_i_3
       (.I0(p_shl7_cast_fu_545_p1[14]),
        .O(r_V_5_fu_549_p2_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_5_fu_549_p2_carry__0_i_4
       (.I0(p_shl7_cast_fu_545_p1[13]),
        .O(r_V_5_fu_549_p2_carry__0_i_4_n_0));
  CARRY4 r_V_5_fu_549_p2_carry__1
       (.CI(r_V_5_fu_549_p2_carry__0_n_0),
        .CO({r_V_5_fu_549_p2_carry__1_n_0,r_V_5_fu_549_p2_carry__1_n_1,r_V_5_fu_549_p2_carry__1_n_2,r_V_5_fu_549_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(p_shl7_cast_fu_545_p1[12:9]),
        .O(NLW_r_V_5_fu_549_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({r_V_5_fu_549_p2_carry__1_i_1_n_0,r_V_5_fu_549_p2_carry__1_i_2_n_0,r_V_5_fu_549_p2_carry__1_i_3_n_0,r_V_5_fu_549_p2_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_5_fu_549_p2_carry__1_i_1
       (.I0(p_shl7_cast_fu_545_p1[12]),
        .I1(p_shl7_cast_fu_545_p1[20]),
        .O(r_V_5_fu_549_p2_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_5_fu_549_p2_carry__1_i_2
       (.I0(p_shl7_cast_fu_545_p1[11]),
        .I1(p_shl7_cast_fu_545_p1[19]),
        .O(r_V_5_fu_549_p2_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_5_fu_549_p2_carry__1_i_3
       (.I0(p_shl7_cast_fu_545_p1[10]),
        .I1(p_shl7_cast_fu_545_p1[18]),
        .O(r_V_5_fu_549_p2_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_5_fu_549_p2_carry__1_i_4
       (.I0(p_shl7_cast_fu_545_p1[9]),
        .I1(p_shl7_cast_fu_545_p1[17]),
        .O(r_V_5_fu_549_p2_carry__1_i_4_n_0));
  CARRY4 r_V_5_fu_549_p2_carry__2
       (.CI(r_V_5_fu_549_p2_carry__1_n_0),
        .CO({r_V_5_fu_549_p2_carry__2_n_0,r_V_5_fu_549_p2_carry__2_n_1,r_V_5_fu_549_p2_carry__2_n_2,r_V_5_fu_549_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(p_shl7_cast_fu_545_p1[16:13]),
        .O(NLW_r_V_5_fu_549_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({r_V_5_fu_549_p2_carry__2_i_1_n_0,r_V_5_fu_549_p2_carry__2_i_2_n_0,r_V_5_fu_549_p2_carry__2_i_3_n_0,r_V_5_fu_549_p2_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_5_fu_549_p2_carry__2_i_1
       (.I0(p_shl7_cast_fu_545_p1[16]),
        .I1(p_shl7_cast_fu_545_p1[24]),
        .O(r_V_5_fu_549_p2_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_5_fu_549_p2_carry__2_i_2
       (.I0(p_shl7_cast_fu_545_p1[15]),
        .I1(p_shl7_cast_fu_545_p1[23]),
        .O(r_V_5_fu_549_p2_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_5_fu_549_p2_carry__2_i_3
       (.I0(p_shl7_cast_fu_545_p1[14]),
        .I1(p_shl7_cast_fu_545_p1[22]),
        .O(r_V_5_fu_549_p2_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_5_fu_549_p2_carry__2_i_4
       (.I0(p_shl7_cast_fu_545_p1[13]),
        .I1(p_shl7_cast_fu_545_p1[21]),
        .O(r_V_5_fu_549_p2_carry__2_i_4_n_0));
  CARRY4 r_V_5_fu_549_p2_carry__3
       (.CI(r_V_5_fu_549_p2_carry__2_n_0),
        .CO({r_V_5_fu_549_p2_carry__3_n_0,r_V_5_fu_549_p2_carry__3_n_1,r_V_5_fu_549_p2_carry__3_n_2,r_V_5_fu_549_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(p_shl7_cast_fu_545_p1[20:17]),
        .O({p_Val2_8_fu_563_p4[1:0],tmp_1_i_i_fu_581_p1,NLW_r_V_5_fu_549_p2_carry__3_O_UNCONNECTED[0]}),
        .S({r_V_5_fu_549_p2_carry__3_i_1_n_0,r_V_5_fu_549_p2_carry__3_i_2_n_0,r_V_5_fu_549_p2_carry__3_i_3_n_0,r_V_5_fu_549_p2_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_5_fu_549_p2_carry__3_i_1
       (.I0(p_shl7_cast_fu_545_p1[20]),
        .I1(p_shl7_cast_fu_545_p1[28]),
        .O(r_V_5_fu_549_p2_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_5_fu_549_p2_carry__3_i_2
       (.I0(p_shl7_cast_fu_545_p1[19]),
        .I1(p_shl7_cast_fu_545_p1[27]),
        .O(r_V_5_fu_549_p2_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_5_fu_549_p2_carry__3_i_3
       (.I0(p_shl7_cast_fu_545_p1[18]),
        .I1(p_shl7_cast_fu_545_p1[26]),
        .O(r_V_5_fu_549_p2_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_5_fu_549_p2_carry__3_i_4
       (.I0(p_shl7_cast_fu_545_p1[17]),
        .I1(p_shl7_cast_fu_545_p1[25]),
        .O(r_V_5_fu_549_p2_carry__3_i_4_n_0));
  CARRY4 r_V_5_fu_549_p2_carry__4
       (.CI(r_V_5_fu_549_p2_carry__3_n_0),
        .CO({r_V_5_fu_549_p2_carry__4_n_0,r_V_5_fu_549_p2_carry__4_n_1,r_V_5_fu_549_p2_carry__4_n_2,r_V_5_fu_549_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(p_shl7_cast_fu_545_p1[24:21]),
        .O(p_Val2_8_fu_563_p4[5:2]),
        .S({r_V_5_fu_549_p2_carry__4_i_1_n_0,r_V_5_fu_549_p2_carry__4_i_2_n_0,r_V_5_fu_549_p2_carry__4_i_3_n_0,r_V_5_fu_549_p2_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_5_fu_549_p2_carry__4_i_1
       (.I0(p_shl7_cast_fu_545_p1[24]),
        .I1(p_shl7_cast_fu_545_p1[32]),
        .O(r_V_5_fu_549_p2_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_5_fu_549_p2_carry__4_i_2
       (.I0(p_shl7_cast_fu_545_p1[23]),
        .I1(p_shl7_cast_fu_545_p1[31]),
        .O(r_V_5_fu_549_p2_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_5_fu_549_p2_carry__4_i_3
       (.I0(p_shl7_cast_fu_545_p1[22]),
        .I1(p_shl7_cast_fu_545_p1[30]),
        .O(r_V_5_fu_549_p2_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_5_fu_549_p2_carry__4_i_4
       (.I0(p_shl7_cast_fu_545_p1[21]),
        .I1(p_shl7_cast_fu_545_p1[29]),
        .O(r_V_5_fu_549_p2_carry__4_i_4_n_0));
  CARRY4 r_V_5_fu_549_p2_carry__5
       (.CI(r_V_5_fu_549_p2_carry__4_n_0),
        .CO({r_V_5_fu_549_p2_carry__5_n_0,r_V_5_fu_549_p2_carry__5_n_1,r_V_5_fu_549_p2_carry__5_n_2,r_V_5_fu_549_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(p_shl7_cast_fu_545_p1[28:25]),
        .O({r_V_5_fu_549_p2_carry__5_n_4,r_V_5_fu_549_p2_carry__5_n_5,p_Val2_8_fu_563_p4__0,p_Val2_8_fu_563_p4[6]}),
        .S({r_V_5_fu_549_p2_carry__5_i_1_n_0,r_V_5_fu_549_p2_carry__5_i_2_n_0,r_V_5_fu_549_p2_carry__5_i_3_n_0,r_V_5_fu_549_p2_carry__5_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_5_fu_549_p2_carry__5_i_1
       (.I0(p_shl7_cast_fu_545_p1[28]),
        .O(r_V_5_fu_549_p2_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_5_fu_549_p2_carry__5_i_2
       (.I0(p_shl7_cast_fu_545_p1[27]),
        .I1(p_shl7_cast_fu_545_p1[35]),
        .O(r_V_5_fu_549_p2_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_5_fu_549_p2_carry__5_i_3
       (.I0(p_shl7_cast_fu_545_p1[26]),
        .I1(p_shl7_cast_fu_545_p1[34]),
        .O(r_V_5_fu_549_p2_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_5_fu_549_p2_carry__5_i_4
       (.I0(p_shl7_cast_fu_545_p1[25]),
        .I1(p_shl7_cast_fu_545_p1[33]),
        .O(r_V_5_fu_549_p2_carry__5_i_4_n_0));
  CARRY4 r_V_5_fu_549_p2_carry__6
       (.CI(r_V_5_fu_549_p2_carry__5_n_0),
        .CO({r_V_5_fu_549_p2_carry__6_n_0,r_V_5_fu_549_p2_carry__6_n_1,r_V_5_fu_549_p2_carry__6_n_2,r_V_5_fu_549_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(p_shl7_cast_fu_545_p1[32:29]),
        .O({r_V_5_fu_549_p2_carry__6_n_4,r_V_5_fu_549_p2_carry__6_n_5,r_V_5_fu_549_p2_carry__6_n_6,r_V_5_fu_549_p2_carry__6_n_7}),
        .S({r_V_5_fu_549_p2_carry__6_i_1_n_0,r_V_5_fu_549_p2_carry__6_i_2_n_0,r_V_5_fu_549_p2_carry__6_i_3_n_0,r_V_5_fu_549_p2_carry__6_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_5_fu_549_p2_carry__6_i_1
       (.I0(p_shl7_cast_fu_545_p1[32]),
        .O(r_V_5_fu_549_p2_carry__6_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_5_fu_549_p2_carry__6_i_2
       (.I0(p_shl7_cast_fu_545_p1[31]),
        .O(r_V_5_fu_549_p2_carry__6_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_5_fu_549_p2_carry__6_i_3
       (.I0(p_shl7_cast_fu_545_p1[30]),
        .O(r_V_5_fu_549_p2_carry__6_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_5_fu_549_p2_carry__6_i_4
       (.I0(p_shl7_cast_fu_545_p1[29]),
        .O(r_V_5_fu_549_p2_carry__6_i_4_n_0));
  CARRY4 r_V_5_fu_549_p2_carry__7
       (.CI(r_V_5_fu_549_p2_carry__6_n_0),
        .CO({r_V_5_fu_549_p2_carry__7_n_0,NLW_r_V_5_fu_549_p2_carry__7_CO_UNCONNECTED[2],r_V_5_fu_549_p2_carry__7_n_2,r_V_5_fu_549_p2_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,p_shl7_cast_fu_545_p1[35:33]}),
        .O({NLW_r_V_5_fu_549_p2_carry__7_O_UNCONNECTED[3],r_V_5_fu_549_p2_carry__7_n_5,r_V_5_fu_549_p2_carry__7_n_6,r_V_5_fu_549_p2_carry__7_n_7}),
        .S({1'b1,r_V_5_fu_549_p2_carry__7_i_1_n_0,r_V_5_fu_549_p2_carry__7_i_2_n_0,r_V_5_fu_549_p2_carry__7_i_3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_5_fu_549_p2_carry__7_i_1
       (.I0(p_shl7_cast_fu_545_p1[35]),
        .O(r_V_5_fu_549_p2_carry__7_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_5_fu_549_p2_carry__7_i_2
       (.I0(p_shl7_cast_fu_545_p1[34]),
        .O(r_V_5_fu_549_p2_carry__7_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_5_fu_549_p2_carry__7_i_3
       (.I0(p_shl7_cast_fu_545_p1[33]),
        .O(r_V_5_fu_549_p2_carry__7_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_5_fu_549_p2_carry_i_1
       (.I0(p_shl7_cast_fu_545_p1[8]),
        .O(r_V_5_fu_549_p2_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_5_fu_549_p2_carry_i_2
       (.I0(p_shl7_cast_fu_545_p1[12]),
        .O(r_V_5_fu_549_p2_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_5_fu_549_p2_carry_i_3
       (.I0(p_shl7_cast_fu_545_p1[11]),
        .O(r_V_5_fu_549_p2_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_5_fu_549_p2_carry_i_4
       (.I0(p_shl7_cast_fu_545_p1[10]),
        .O(r_V_5_fu_549_p2_carry_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_5_fu_549_p2_carry_i_5
       (.I0(p_shl7_cast_fu_545_p1[9]),
        .O(r_V_5_fu_549_p2_carry_i_5_n_0));
  CARRY4 r_V_fu_317_p2_carry
       (.CI(1'b0),
        .CO({r_V_fu_317_p2_carry_n_0,r_V_fu_317_p2_carry_n_1,r_V_fu_317_p2_carry_n_2,r_V_fu_317_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_0_out[2],1'b0}),
        .O({r_V_fu_317_p2[4:2],NLW_r_V_fu_317_p2_carry_O_UNCONNECTED[0]}),
        .S({p_0_out[4:3],sub_V_reg_894_pp0_iter23_reg[0],1'b0}));
  CARRY4 r_V_fu_317_p2_carry__0
       (.CI(r_V_fu_317_p2_carry_n_0),
        .CO({r_V_fu_317_p2_carry__0_n_0,r_V_fu_317_p2_carry__0_n_1,r_V_fu_317_p2_carry__0_n_2,r_V_fu_317_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({sub_V_reg_894_pp0_iter23_reg[2:0],1'b0}),
        .O(r_V_fu_317_p2[8:5]),
        .S({threshold2_mac_muqcK_U101_n_40,threshold2_mac_muqcK_U101_n_41,threshold2_mac_muqcK_U101_n_42,p_0_out[5]}));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_fu_317_p2_carry__0_i_4
       (.I0(sub_V_reg_894_pp0_iter23_reg[3]),
        .O(p_0_out[5]));
  CARRY4 r_V_fu_317_p2_carry__1
       (.CI(r_V_fu_317_p2_carry__0_n_0),
        .CO({r_V_fu_317_p2_carry__1_n_0,r_V_fu_317_p2_carry__1_n_1,r_V_fu_317_p2_carry__1_n_2,r_V_fu_317_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({sub_V_reg_894_pp0_iter23_reg[5],sub_V_reg_894_pp0_iter23_reg[8],sub_V_reg_894_pp0_iter23_reg[4:3]}),
        .O(r_V_fu_317_p2[12:9]),
        .S({threshold2_mac_muqcK_U101_n_36,threshold2_mac_muqcK_U101_n_37,threshold2_mac_muqcK_U101_n_38,threshold2_mac_muqcK_U101_n_39}));
  CARRY4 r_V_fu_317_p2_carry__2
       (.CI(r_V_fu_317_p2_carry__1_n_0),
        .CO({NLW_r_V_fu_317_p2_carry__2_CO_UNCONNECTED[3:2],r_V_fu_317_p2_carry__2_n_2,r_V_fu_317_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sub_V_reg_894_pp0_iter23_reg[7:6]}),
        .O({NLW_r_V_fu_317_p2_carry__2_O_UNCONNECTED[3],r_V_fu_317_p2[15:13]}),
        .S({1'b0,1'b1,threshold2_mac_muqcK_U101_n_43,threshold2_mac_muqcK_U101_n_44}));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_fu_317_p2_carry_i_1
       (.I0(sub_V_reg_894_pp0_iter23_reg[0]),
        .O(p_0_out[2]));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_fu_317_p2_carry_i_2
       (.I0(sub_V_reg_894_pp0_iter23_reg[2]),
        .O(p_0_out[4]));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_fu_317_p2_carry_i_3
       (.I0(sub_V_reg_894_pp0_iter23_reg[1]),
        .O(p_0_out[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \signbit_1_reg_980[0]_i_1 
       (.I0(r_V_5_fu_549_p2_carry__7_n_0),
        .O(signbit_1_fu_555_p3));
  FDRE \signbit_1_reg_980_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(signbit_1_fu_555_p3),
        .Q(signbit_1_reg_980),
        .R(1'b0));
  FDRE \signbit_reg_950_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_Val2_3_fu_443_p2_carry__3_n_7),
        .Q(signbit_reg_950),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sub_V_reg_8940__0_carry
       (.CI(1'b0),
        .CO({sub_V_reg_8940__0_carry_n_0,sub_V_reg_8940__0_carry_n_1,sub_V_reg_8940__0_carry_n_2,sub_V_reg_8940__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sub_V_reg_8940__0_carry_i_1_n_0,sub_V_reg_8940__0_carry_i_2_n_0,sub_V_reg_8940__0_carry_i_3_n_0,1'b0}),
        .O(sub_V_fu_273_p3[3:0]),
        .S({sub_V_reg_8940__0_carry_i_4_n_0,sub_V_reg_8940__0_carry_i_5_n_0,sub_V_reg_8940__0_carry_i_6_n_0,sub_V_reg_8940__0_carry_i_7_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sub_V_reg_8940__0_carry__0
       (.CI(sub_V_reg_8940__0_carry_n_0),
        .CO({sub_V_reg_8940__0_carry__0_n_0,sub_V_reg_8940__0_carry__0_n_1,sub_V_reg_8940__0_carry__0_n_2,sub_V_reg_8940__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({sub_V_reg_8940__0_carry__0_i_1_n_0,sub_V_reg_8940__0_carry__0_i_2_n_0,sub_V_reg_8940__0_carry__0_i_3_n_0,sub_V_reg_8940__0_carry__0_i_4_n_0}),
        .O(sub_V_fu_273_p3[7:4]),
        .S({sub_V_reg_8940__0_carry__0_i_5_n_0,sub_V_reg_8940__0_carry__0_i_6_n_0,sub_V_reg_8940__0_carry__0_i_7_n_0,sub_V_reg_8940__0_carry__0_i_8_n_0}));
  LUT5 #(
    .INIT(32'h0019F008)) 
    sub_V_reg_8940__0_carry__0_i_1
       (.I0(p_src_val_1_read_1_reg_835[6]),
        .I1(\tmp_6_reg_883_pp0_iter23_reg_reg[0]_srl23_i_1_n_0 ),
        .I2(p_src_val_0_read_1_reg_841[6]),
        .I3(p_1_in__15),
        .I4(p_src_val_2_read_1_reg_829[6]),
        .O(sub_V_reg_8940__0_carry__0_i_1_n_0));
  LUT5 #(
    .INIT(32'h0019F008)) 
    sub_V_reg_8940__0_carry__0_i_2
       (.I0(p_src_val_1_read_1_reg_835[5]),
        .I1(\tmp_6_reg_883_pp0_iter23_reg_reg[0]_srl23_i_1_n_0 ),
        .I2(p_src_val_0_read_1_reg_841[5]),
        .I3(p_1_in__15),
        .I4(p_src_val_2_read_1_reg_829[5]),
        .O(sub_V_reg_8940__0_carry__0_i_2_n_0));
  LUT5 #(
    .INIT(32'h0019F008)) 
    sub_V_reg_8940__0_carry__0_i_3
       (.I0(p_src_val_1_read_1_reg_835[4]),
        .I1(\tmp_6_reg_883_pp0_iter23_reg_reg[0]_srl23_i_1_n_0 ),
        .I2(p_src_val_0_read_1_reg_841[4]),
        .I3(p_1_in__15),
        .I4(p_src_val_2_read_1_reg_829[4]),
        .O(sub_V_reg_8940__0_carry__0_i_3_n_0));
  LUT5 #(
    .INIT(32'h0019F008)) 
    sub_V_reg_8940__0_carry__0_i_4
       (.I0(p_src_val_1_read_1_reg_835[3]),
        .I1(\tmp_6_reg_883_pp0_iter23_reg_reg[0]_srl23_i_1_n_0 ),
        .I2(p_src_val_0_read_1_reg_841[3]),
        .I3(p_1_in__15),
        .I4(p_src_val_2_read_1_reg_829[3]),
        .O(sub_V_reg_8940__0_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h55AAAA5566699699)) 
    sub_V_reg_8940__0_carry__0_i_5
       (.I0(sub_V_reg_8940__0_carry__0_i_1_n_0),
        .I1(p_src_val_1_read_1_reg_835[7]),
        .I2(\tmp_6_reg_883_pp0_iter23_reg_reg[0]_srl23_i_1_n_0 ),
        .I3(p_src_val_2_read_1_reg_829[7]),
        .I4(p_src_val_0_read_1_reg_841[7]),
        .I5(p_1_in__15),
        .O(sub_V_reg_8940__0_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'h55AAAA5566699699)) 
    sub_V_reg_8940__0_carry__0_i_6
       (.I0(sub_V_reg_8940__0_carry__0_i_2_n_0),
        .I1(p_src_val_1_read_1_reg_835[6]),
        .I2(\tmp_6_reg_883_pp0_iter23_reg_reg[0]_srl23_i_1_n_0 ),
        .I3(p_src_val_2_read_1_reg_829[6]),
        .I4(p_src_val_0_read_1_reg_841[6]),
        .I5(p_1_in__15),
        .O(sub_V_reg_8940__0_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h55AAAA5566699699)) 
    sub_V_reg_8940__0_carry__0_i_7
       (.I0(sub_V_reg_8940__0_carry__0_i_3_n_0),
        .I1(p_src_val_1_read_1_reg_835[5]),
        .I2(\tmp_6_reg_883_pp0_iter23_reg_reg[0]_srl23_i_1_n_0 ),
        .I3(p_src_val_2_read_1_reg_829[5]),
        .I4(p_src_val_0_read_1_reg_841[5]),
        .I5(p_1_in__15),
        .O(sub_V_reg_8940__0_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'h55AAAA5566699699)) 
    sub_V_reg_8940__0_carry__0_i_8
       (.I0(sub_V_reg_8940__0_carry__0_i_4_n_0),
        .I1(p_src_val_1_read_1_reg_835[4]),
        .I2(\tmp_6_reg_883_pp0_iter23_reg_reg[0]_srl23_i_1_n_0 ),
        .I3(p_src_val_2_read_1_reg_829[4]),
        .I4(p_src_val_0_read_1_reg_841[4]),
        .I5(p_1_in__15),
        .O(sub_V_reg_8940__0_carry__0_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sub_V_reg_8940__0_carry__1
       (.CI(sub_V_reg_8940__0_carry__0_n_0),
        .CO(NLW_sub_V_reg_8940__0_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sub_V_reg_8940__0_carry__1_O_UNCONNECTED[3:1],sub_V_fu_273_p3[8]}),
        .S({1'b0,1'b0,1'b0,sub_V_reg_8940__0_carry__1_i_1_n_0}));
  LUT5 #(
    .INIT(32'hFFE60FF7)) 
    sub_V_reg_8940__0_carry__1_i_1
       (.I0(p_src_val_1_read_1_reg_835[7]),
        .I1(\tmp_6_reg_883_pp0_iter23_reg_reg[0]_srl23_i_1_n_0 ),
        .I2(p_src_val_0_read_1_reg_841[7]),
        .I3(p_1_in__15),
        .I4(p_src_val_2_read_1_reg_829[7]),
        .O(sub_V_reg_8940__0_carry__1_i_1_n_0));
  LUT5 #(
    .INIT(32'h0019F008)) 
    sub_V_reg_8940__0_carry_i_1
       (.I0(p_src_val_1_read_1_reg_835[2]),
        .I1(\tmp_6_reg_883_pp0_iter23_reg_reg[0]_srl23_i_1_n_0 ),
        .I2(p_src_val_0_read_1_reg_841[2]),
        .I3(p_1_in__15),
        .I4(p_src_val_2_read_1_reg_829[2]),
        .O(sub_V_reg_8940__0_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h6F6F66FFF6F6FF66)) 
    sub_V_reg_8940__0_carry_i_10
       (.I0(p_dst_val_2_write_as_fu_178_p3[6]),
        .I1(p_src_val_2_read_1_reg_829[6]),
        .I2(p_src_val_0_read_1_reg_841[7]),
        .I3(G_reg_850[7]),
        .I4(tmp_2_fu_174_p2_carry_n_0),
        .I5(p_src_val_2_read_1_reg_829[7]),
        .O(sub_V_reg_8940__0_carry_i_10_n_0));
  LUT5 #(
    .INIT(32'h0019F008)) 
    sub_V_reg_8940__0_carry_i_2
       (.I0(p_src_val_1_read_1_reg_835[1]),
        .I1(\tmp_6_reg_883_pp0_iter23_reg_reg[0]_srl23_i_1_n_0 ),
        .I2(p_src_val_0_read_1_reg_841[1]),
        .I3(p_1_in__15),
        .I4(p_src_val_2_read_1_reg_829[1]),
        .O(sub_V_reg_8940__0_carry_i_2_n_0));
  LUT5 #(
    .INIT(32'hF0BFFF9D)) 
    sub_V_reg_8940__0_carry_i_3
       (.I0(p_src_val_1_read_1_reg_835[0]),
        .I1(\tmp_6_reg_883_pp0_iter23_reg_reg[0]_srl23_i_1_n_0 ),
        .I2(p_src_val_0_read_1_reg_841[0]),
        .I3(p_1_in__15),
        .I4(p_src_val_2_read_1_reg_829[0]),
        .O(sub_V_reg_8940__0_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h55AAAA5566699699)) 
    sub_V_reg_8940__0_carry_i_4
       (.I0(sub_V_reg_8940__0_carry_i_1_n_0),
        .I1(p_src_val_1_read_1_reg_835[3]),
        .I2(\tmp_6_reg_883_pp0_iter23_reg_reg[0]_srl23_i_1_n_0 ),
        .I3(p_src_val_2_read_1_reg_829[3]),
        .I4(p_src_val_0_read_1_reg_841[3]),
        .I5(p_1_in__15),
        .O(sub_V_reg_8940__0_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h55AAAA5566699699)) 
    sub_V_reg_8940__0_carry_i_5
       (.I0(sub_V_reg_8940__0_carry_i_2_n_0),
        .I1(p_src_val_1_read_1_reg_835[2]),
        .I2(\tmp_6_reg_883_pp0_iter23_reg_reg[0]_srl23_i_1_n_0 ),
        .I3(p_src_val_2_read_1_reg_829[2]),
        .I4(p_src_val_0_read_1_reg_841[2]),
        .I5(p_1_in__15),
        .O(sub_V_reg_8940__0_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h55AAAA5566699699)) 
    sub_V_reg_8940__0_carry_i_6
       (.I0(sub_V_reg_8940__0_carry_i_3_n_0),
        .I1(p_src_val_1_read_1_reg_835[1]),
        .I2(\tmp_6_reg_883_pp0_iter23_reg_reg[0]_srl23_i_1_n_0 ),
        .I3(p_src_val_2_read_1_reg_829[1]),
        .I4(p_src_val_0_read_1_reg_841[1]),
        .I5(p_1_in__15),
        .O(sub_V_reg_8940__0_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'h0F59F06A)) 
    sub_V_reg_8940__0_carry_i_7
       (.I0(p_src_val_1_read_1_reg_835[0]),
        .I1(\tmp_6_reg_883_pp0_iter23_reg_reg[0]_srl23_i_1_n_0 ),
        .I2(p_src_val_0_read_1_reg_841[0]),
        .I3(p_1_in__15),
        .I4(p_src_val_2_read_1_reg_829[0]),
        .O(sub_V_reg_8940__0_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h0808080800080808)) 
    sub_V_reg_8940__0_carry_i_8
       (.I0(\tmp_10_reg_889_pp0_iter23_reg_reg[0]_srl23_i_3_n_0 ),
        .I1(\tmp_10_reg_889_pp0_iter23_reg_reg[0]_srl23_i_2_n_0 ),
        .I2(sub_V_reg_8940__0_carry_i_9_n_0),
        .I3(\tmp_6_reg_883_pp0_iter23_reg_reg[0]_srl23_i_3_n_0 ),
        .I4(\tmp_6_reg_883_pp0_iter23_reg_reg[0]_srl23_i_2_n_0 ),
        .I5(sub_V_reg_8940__0_carry_i_10_n_0),
        .O(p_1_in__15));
  LUT6 #(
    .INIT(64'h6F6F66FFF6F6FF66)) 
    sub_V_reg_8940__0_carry_i_9
       (.I0(p_dst_val_2_write_as_fu_178_p3[6]),
        .I1(p_src_val_1_read_1_reg_835[6]),
        .I2(p_src_val_0_read_1_reg_841[7]),
        .I3(G_reg_850[7]),
        .I4(tmp_2_fu_174_p2_carry_n_0),
        .I5(p_src_val_1_read_1_reg_835[7]),
        .O(sub_V_reg_8940__0_carry_i_9_n_0));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/sub_V_reg_894_pp0_iter22_reg_reg " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/sub_V_reg_894_pp0_iter22_reg_reg[0]_srl21 " *) 
  SRLC32E \sub_V_reg_894_pp0_iter22_reg_reg[0]_srl21 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b0}),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\sub_V_reg_894_reg[0]__0_n_0 ),
        .Q(\sub_V_reg_894_pp0_iter22_reg_reg[0]_srl21_n_0 ),
        .Q31(\NLW_sub_V_reg_894_pp0_iter22_reg_reg[0]_srl21_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/sub_V_reg_894_pp0_iter22_reg_reg " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/sub_V_reg_894_pp0_iter22_reg_reg[1]_srl21 " *) 
  SRLC32E \sub_V_reg_894_pp0_iter22_reg_reg[1]_srl21 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b0}),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\sub_V_reg_894_reg[1]__0_n_0 ),
        .Q(\sub_V_reg_894_pp0_iter22_reg_reg[1]_srl21_n_0 ),
        .Q31(\NLW_sub_V_reg_894_pp0_iter22_reg_reg[1]_srl21_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/sub_V_reg_894_pp0_iter22_reg_reg " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/sub_V_reg_894_pp0_iter22_reg_reg[2]_srl21 " *) 
  SRLC32E \sub_V_reg_894_pp0_iter22_reg_reg[2]_srl21 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b0}),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\sub_V_reg_894_reg[2]__0_n_0 ),
        .Q(\sub_V_reg_894_pp0_iter22_reg_reg[2]_srl21_n_0 ),
        .Q31(\NLW_sub_V_reg_894_pp0_iter22_reg_reg[2]_srl21_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/sub_V_reg_894_pp0_iter22_reg_reg " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/sub_V_reg_894_pp0_iter22_reg_reg[3]_srl21 " *) 
  SRLC32E \sub_V_reg_894_pp0_iter22_reg_reg[3]_srl21 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b0}),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\sub_V_reg_894_reg[3]__0_n_0 ),
        .Q(\sub_V_reg_894_pp0_iter22_reg_reg[3]_srl21_n_0 ),
        .Q31(\NLW_sub_V_reg_894_pp0_iter22_reg_reg[3]_srl21_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/sub_V_reg_894_pp0_iter22_reg_reg " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/sub_V_reg_894_pp0_iter22_reg_reg[4]_srl21 " *) 
  SRLC32E \sub_V_reg_894_pp0_iter22_reg_reg[4]_srl21 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b0}),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\sub_V_reg_894_reg[4]__0_n_0 ),
        .Q(\sub_V_reg_894_pp0_iter22_reg_reg[4]_srl21_n_0 ),
        .Q31(\NLW_sub_V_reg_894_pp0_iter22_reg_reg[4]_srl21_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/sub_V_reg_894_pp0_iter22_reg_reg " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/sub_V_reg_894_pp0_iter22_reg_reg[5]_srl21 " *) 
  SRLC32E \sub_V_reg_894_pp0_iter22_reg_reg[5]_srl21 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b0}),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\sub_V_reg_894_reg[5]__0_n_0 ),
        .Q(\sub_V_reg_894_pp0_iter22_reg_reg[5]_srl21_n_0 ),
        .Q31(\NLW_sub_V_reg_894_pp0_iter22_reg_reg[5]_srl21_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/sub_V_reg_894_pp0_iter22_reg_reg " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/sub_V_reg_894_pp0_iter22_reg_reg[6]_srl21 " *) 
  SRLC32E \sub_V_reg_894_pp0_iter22_reg_reg[6]_srl21 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b0}),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\sub_V_reg_894_reg[6]__0_n_0 ),
        .Q(\sub_V_reg_894_pp0_iter22_reg_reg[6]_srl21_n_0 ),
        .Q31(\NLW_sub_V_reg_894_pp0_iter22_reg_reg[6]_srl21_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/sub_V_reg_894_pp0_iter22_reg_reg " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/sub_V_reg_894_pp0_iter22_reg_reg[7]_srl21 " *) 
  SRLC32E \sub_V_reg_894_pp0_iter22_reg_reg[7]_srl21 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b0}),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\sub_V_reg_894_reg[7]__0_n_0 ),
        .Q(\sub_V_reg_894_pp0_iter22_reg_reg[7]_srl21_n_0 ),
        .Q31(\NLW_sub_V_reg_894_pp0_iter22_reg_reg[7]_srl21_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/sub_V_reg_894_pp0_iter22_reg_reg " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/sub_V_reg_894_pp0_iter22_reg_reg[8]_srl21 " *) 
  SRLC32E \sub_V_reg_894_pp0_iter22_reg_reg[8]_srl21 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b0}),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\sub_V_reg_894_reg[8]__0_n_0 ),
        .Q(\sub_V_reg_894_pp0_iter22_reg_reg[8]_srl21_n_0 ),
        .Q31(\NLW_sub_V_reg_894_pp0_iter22_reg_reg[8]_srl21_Q31_UNCONNECTED ));
  FDRE \sub_V_reg_894_pp0_iter23_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\sub_V_reg_894_pp0_iter22_reg_reg[0]_srl21_n_0 ),
        .Q(sub_V_reg_894_pp0_iter23_reg[0]),
        .R(1'b0));
  FDRE \sub_V_reg_894_pp0_iter23_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\sub_V_reg_894_pp0_iter22_reg_reg[1]_srl21_n_0 ),
        .Q(sub_V_reg_894_pp0_iter23_reg[1]),
        .R(1'b0));
  FDRE \sub_V_reg_894_pp0_iter23_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\sub_V_reg_894_pp0_iter22_reg_reg[2]_srl21_n_0 ),
        .Q(sub_V_reg_894_pp0_iter23_reg[2]),
        .R(1'b0));
  FDRE \sub_V_reg_894_pp0_iter23_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\sub_V_reg_894_pp0_iter22_reg_reg[3]_srl21_n_0 ),
        .Q(sub_V_reg_894_pp0_iter23_reg[3]),
        .R(1'b0));
  FDRE \sub_V_reg_894_pp0_iter23_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\sub_V_reg_894_pp0_iter22_reg_reg[4]_srl21_n_0 ),
        .Q(sub_V_reg_894_pp0_iter23_reg[4]),
        .R(1'b0));
  FDRE \sub_V_reg_894_pp0_iter23_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\sub_V_reg_894_pp0_iter22_reg_reg[5]_srl21_n_0 ),
        .Q(sub_V_reg_894_pp0_iter23_reg[5]),
        .R(1'b0));
  FDRE \sub_V_reg_894_pp0_iter23_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\sub_V_reg_894_pp0_iter22_reg_reg[6]_srl21_n_0 ),
        .Q(sub_V_reg_894_pp0_iter23_reg[6]),
        .R(1'b0));
  FDRE \sub_V_reg_894_pp0_iter23_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\sub_V_reg_894_pp0_iter22_reg_reg[7]_srl21_n_0 ),
        .Q(sub_V_reg_894_pp0_iter23_reg[7]),
        .R(1'b0));
  FDRE \sub_V_reg_894_pp0_iter23_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\sub_V_reg_894_pp0_iter22_reg_reg[8]_srl21_n_0 ),
        .Q(sub_V_reg_894_pp0_iter23_reg[8]),
        .R(1'b0));
  FDRE \sub_V_reg_894_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(sub_V_fu_273_p3[0]),
        .Q(\sub_V_reg_894_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \sub_V_reg_894_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(sub_V_fu_273_p3[1]),
        .Q(\sub_V_reg_894_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \sub_V_reg_894_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(sub_V_fu_273_p3[2]),
        .Q(\sub_V_reg_894_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \sub_V_reg_894_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(sub_V_fu_273_p3[3]),
        .Q(\sub_V_reg_894_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \sub_V_reg_894_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(sub_V_fu_273_p3[4]),
        .Q(\sub_V_reg_894_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \sub_V_reg_894_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(sub_V_fu_273_p3[5]),
        .Q(\sub_V_reg_894_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \sub_V_reg_894_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(sub_V_fu_273_p3[6]),
        .Q(\sub_V_reg_894_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \sub_V_reg_894_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(sub_V_fu_273_p3[7]),
        .Q(\sub_V_reg_894_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \sub_V_reg_894_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(sub_V_fu_273_p3[8]),
        .Q(\sub_V_reg_894_reg[8]__0_n_0 ),
        .R(1'b0));
  m3_for_arty_a7_threshold2_0_1_threshold2_mac_muqcK threshold2_mac_muqcK_U101
       (.A({threshold2_udiv_2pcA_U99_n_0,threshold2_udiv_2pcA_U99_n_1,threshold2_udiv_2pcA_U99_n_2,threshold2_udiv_2pcA_U99_n_3,threshold2_udiv_2pcA_U99_n_4,threshold2_udiv_2pcA_U99_n_5,threshold2_udiv_2pcA_U99_n_6,threshold2_udiv_2pcA_U99_n_7,threshold2_udiv_2pcA_U99_n_8,threshold2_udiv_2pcA_U99_n_9,threshold2_udiv_2pcA_U99_n_10,threshold2_udiv_2pcA_U99_n_11,threshold2_udiv_2pcA_U99_n_12,threshold2_udiv_2pcA_U99_n_13,threshold2_udiv_2pcA_U99_n_14,threshold2_udiv_2pcA_U99_n_15,threshold2_udiv_2pcA_U99_n_16,threshold2_udiv_2pcA_U99_n_17,threshold2_udiv_2pcA_U99_n_18,threshold2_udiv_2pcA_U99_n_19}),
        .C({C[26:25],C[22]}),
        .D(r_V_fu_317_p2),
        .P({p_0_in,threshold2_mac_muqcK_U101_n_1,threshold2_mac_muqcK_U101_n_2,threshold2_mac_muqcK_U101_n_3,threshold2_mac_muqcK_U101_n_4,threshold2_mac_muqcK_U101_n_5,threshold2_mac_muqcK_U101_n_6,threshold2_mac_muqcK_U101_n_7,threshold2_mac_muqcK_U101_n_8,threshold2_mac_muqcK_U101_n_9,threshold2_mac_muqcK_U101_n_10,threshold2_mac_muqcK_U101_n_11,threshold2_mac_muqcK_U101_n_12,threshold2_mac_muqcK_U101_n_13,threshold2_mac_muqcK_U101_n_14,threshold2_mac_muqcK_U101_n_15,threshold2_mac_muqcK_U101_n_16,threshold2_mac_muqcK_U101_n_17,threshold2_mac_muqcK_U101_n_18,threshold2_mac_muqcK_U101_n_19,threshold2_mac_muqcK_U101_n_20,threshold2_mac_muqcK_U101_n_21,threshold2_mac_muqcK_U101_n_22,threshold2_mac_muqcK_U101_n_23,threshold2_mac_muqcK_U101_n_24,threshold2_mac_muqcK_U101_n_25,threshold2_mac_muqcK_U101_n_26,threshold2_mac_muqcK_U101_n_27,threshold2_mac_muqcK_U101_n_28,threshold2_mac_muqcK_U101_n_29,threshold2_mac_muqcK_U101_n_30,threshold2_mac_muqcK_U101_n_31,threshold2_mac_muqcK_U101_n_32,threshold2_mac_muqcK_U101_n_33,threshold2_mac_muqcK_U101_n_34,threshold2_mac_muqcK_U101_n_35}),
        .S({threshold2_mac_muqcK_U101_n_36,threshold2_mac_muqcK_U101_n_37,threshold2_mac_muqcK_U101_n_38,threshold2_mac_muqcK_U101_n_39}),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .p({threshold2_mac_muqcK_U101_n_40,threshold2_mac_muqcK_U101_n_41,threshold2_mac_muqcK_U101_n_42}),
        .p_0({threshold2_mac_muqcK_U101_n_43,threshold2_mac_muqcK_U101_n_44}),
        .sub_V_reg_894_pp0_iter23_reg(sub_V_reg_894_pp0_iter23_reg));
  m3_for_arty_a7_threshold2_0_1_threshold2_udiv_2pcA threshold2_udiv_2pcA_U100
       (.A({threshold2_udiv_2pcA_U100_n_8,threshold2_udiv_2pcA_U100_n_9,threshold2_udiv_2pcA_U100_n_10,threshold2_udiv_2pcA_U100_n_11,threshold2_udiv_2pcA_U100_n_12,threshold2_udiv_2pcA_U100_n_13,threshold2_udiv_2pcA_U100_n_14,threshold2_udiv_2pcA_U100_n_15,threshold2_udiv_2pcA_U100_n_16,threshold2_udiv_2pcA_U100_n_17,threshold2_udiv_2pcA_U100_n_18,threshold2_udiv_2pcA_U100_n_19,threshold2_udiv_2pcA_U100_n_20,threshold2_udiv_2pcA_U100_n_21,threshold2_udiv_2pcA_U100_n_22,threshold2_udiv_2pcA_U100_n_23,threshold2_udiv_2pcA_U100_n_24,threshold2_udiv_2pcA_U100_n_25,threshold2_udiv_2pcA_U100_n_26,threshold2_udiv_2pcA_U100_n_27}),
        .Q(p_dst_val_2_write_as_reg_862),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .\loop[18].divisor_tmp_reg[19]_23 (\loop[18].divisor_tmp_reg[19]_23 ),
        .tmp_2_61_reg_900_pp0_iter24_reg(tmp_2_61_reg_900_pp0_iter24_reg));
  m3_for_arty_a7_threshold2_0_1_threshold2_udiv_2pcA_110 threshold2_udiv_2pcA_U99
       (.A({threshold2_udiv_2pcA_U99_n_0,threshold2_udiv_2pcA_U99_n_1,threshold2_udiv_2pcA_U99_n_2,threshold2_udiv_2pcA_U99_n_3,threshold2_udiv_2pcA_U99_n_4,threshold2_udiv_2pcA_U99_n_5,threshold2_udiv_2pcA_U99_n_6,threshold2_udiv_2pcA_U99_n_7,threshold2_udiv_2pcA_U99_n_8,threshold2_udiv_2pcA_U99_n_9,threshold2_udiv_2pcA_U99_n_10,threshold2_udiv_2pcA_U99_n_11,threshold2_udiv_2pcA_U99_n_12,threshold2_udiv_2pcA_U99_n_13,threshold2_udiv_2pcA_U99_n_14,threshold2_udiv_2pcA_U99_n_15,threshold2_udiv_2pcA_U99_n_16,threshold2_udiv_2pcA_U99_n_17,threshold2_udiv_2pcA_U99_n_18,threshold2_udiv_2pcA_U99_n_19}),
        .D(diff_reg_869_pp0_iter21_reg),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .diff_reg_869_pp0_iter10_reg(diff_reg_869_pp0_iter10_reg),
        .diff_reg_869_pp0_iter11_reg(diff_reg_869_pp0_iter11_reg),
        .diff_reg_869_pp0_iter12_reg(diff_reg_869_pp0_iter12_reg),
        .diff_reg_869_pp0_iter13_reg(diff_reg_869_pp0_iter13_reg),
        .diff_reg_869_pp0_iter14_reg(diff_reg_869_pp0_iter14_reg),
        .diff_reg_869_pp0_iter15_reg(diff_reg_869_pp0_iter15_reg),
        .diff_reg_869_pp0_iter16_reg(diff_reg_869_pp0_iter16_reg),
        .diff_reg_869_pp0_iter17_reg(diff_reg_869_pp0_iter17_reg),
        .diff_reg_869_pp0_iter18_reg(diff_reg_869_pp0_iter18_reg),
        .diff_reg_869_pp0_iter19_reg(diff_reg_869_pp0_iter19_reg),
        .diff_reg_869_pp0_iter20_reg(diff_reg_869_pp0_iter20_reg),
        .diff_reg_869_pp0_iter2_reg(diff_reg_869_pp0_iter2_reg),
        .diff_reg_869_pp0_iter3_reg(diff_reg_869_pp0_iter3_reg),
        .diff_reg_869_pp0_iter4_reg(diff_reg_869_pp0_iter4_reg),
        .diff_reg_869_pp0_iter5_reg(diff_reg_869_pp0_iter5_reg),
        .diff_reg_869_pp0_iter6_reg(diff_reg_869_pp0_iter6_reg),
        .diff_reg_869_pp0_iter7_reg(diff_reg_869_pp0_iter7_reg),
        .diff_reg_869_pp0_iter8_reg(diff_reg_869_pp0_iter8_reg),
        .diff_reg_869_pp0_iter9_reg(diff_reg_869_pp0_iter9_reg),
        .tmp_4_reg_874_pp0_iter23_reg(tmp_4_reg_874_pp0_iter23_reg));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/tmp_10_reg_889_pp0_iter23_reg_reg " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/tmp_10_reg_889_pp0_iter23_reg_reg[0]_srl23 " *) 
  SRLC32E \tmp_10_reg_889_pp0_iter23_reg_reg[0]_srl23 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b0}),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_10_fu_233_p2),
        .Q(\tmp_10_reg_889_pp0_iter23_reg_reg[0]_srl23_n_0 ),
        .Q31(\NLW_tmp_10_reg_889_pp0_iter23_reg_reg[0]_srl23_Q31_UNCONNECTED ));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \tmp_10_reg_889_pp0_iter23_reg_reg[0]_srl23_i_1 
       (.I0(p_src_val_1_read_1_reg_835[7]),
        .I1(p_dst_val_2_write_as_fu_178_p3[7]),
        .I2(p_src_val_1_read_1_reg_835[6]),
        .I3(p_dst_val_2_write_as_fu_178_p3[6]),
        .I4(\tmp_10_reg_889_pp0_iter23_reg_reg[0]_srl23_i_2_n_0 ),
        .I5(\tmp_10_reg_889_pp0_iter23_reg_reg[0]_srl23_i_3_n_0 ),
        .O(tmp_10_fu_233_p2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \tmp_10_reg_889_pp0_iter23_reg_reg[0]_srl23_i_2 
       (.I0(p_dst_val_2_write_as_fu_178_p3[3]),
        .I1(p_src_val_1_read_1_reg_835[3]),
        .I2(p_src_val_1_read_1_reg_835[5]),
        .I3(p_dst_val_2_write_as_fu_178_p3[5]),
        .I4(p_src_val_1_read_1_reg_835[4]),
        .I5(p_dst_val_2_write_as_fu_178_p3[4]),
        .O(\tmp_10_reg_889_pp0_iter23_reg_reg[0]_srl23_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \tmp_10_reg_889_pp0_iter23_reg_reg[0]_srl23_i_3 
       (.I0(p_dst_val_2_write_as_fu_178_p3[0]),
        .I1(p_src_val_1_read_1_reg_835[0]),
        .I2(p_src_val_1_read_1_reg_835[2]),
        .I3(p_dst_val_2_write_as_fu_178_p3[2]),
        .I4(p_src_val_1_read_1_reg_835[1]),
        .I5(p_dst_val_2_write_as_fu_178_p3[1]),
        .O(\tmp_10_reg_889_pp0_iter23_reg_reg[0]_srl23_i_3_n_0 ));
  FDRE \tmp_10_reg_889_pp0_iter24_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_10_reg_889_pp0_iter23_reg_reg[0]_srl23_n_0 ),
        .Q(tmp_10_reg_889_pp0_iter24_reg),
        .R(1'b0));
  FDRE \tmp_16_reg_924_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in),
        .Q(tmp_16_reg_924),
        .R(1'b0));
  CARRY4 tmp_1_60_fu_146_p2_carry
       (.CI(1'b0),
        .CO({tmp_1_60_fu_146_p2_carry_n_0,tmp_1_60_fu_146_p2_carry_n_1,tmp_1_60_fu_146_p2_carry_n_2,tmp_1_60_fu_146_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_1_60_fu_146_p2_carry_i_1_n_0,tmp_1_60_fu_146_p2_carry_i_2_n_0,tmp_1_60_fu_146_p2_carry_i_3_n_0,tmp_1_60_fu_146_p2_carry_i_4_n_0}),
        .O(NLW_tmp_1_60_fu_146_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_1_60_fu_146_p2_carry_i_5_n_0,tmp_1_60_fu_146_p2_carry_i_6_n_0,tmp_1_60_fu_146_p2_carry_i_7_n_0,tmp_1_60_fu_146_p2_carry_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_1_60_fu_146_p2_carry_i_1
       (.I0(p_src_val_0_read_int_reg[6]),
        .I1(p_src_val_2_read_int_reg[6]),
        .I2(p_src_val_2_read_int_reg[7]),
        .I3(p_src_val_0_read_int_reg[7]),
        .O(tmp_1_60_fu_146_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_1_60_fu_146_p2_carry_i_2
       (.I0(p_src_val_0_read_int_reg[4]),
        .I1(p_src_val_2_read_int_reg[4]),
        .I2(p_src_val_2_read_int_reg[5]),
        .I3(p_src_val_0_read_int_reg[5]),
        .O(tmp_1_60_fu_146_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_1_60_fu_146_p2_carry_i_3
       (.I0(p_src_val_0_read_int_reg[2]),
        .I1(p_src_val_2_read_int_reg[2]),
        .I2(p_src_val_2_read_int_reg[3]),
        .I3(p_src_val_0_read_int_reg[3]),
        .O(tmp_1_60_fu_146_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_1_60_fu_146_p2_carry_i_4
       (.I0(p_src_val_0_read_int_reg[0]),
        .I1(p_src_val_2_read_int_reg[0]),
        .I2(p_src_val_2_read_int_reg[1]),
        .I3(p_src_val_0_read_int_reg[1]),
        .O(tmp_1_60_fu_146_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_1_60_fu_146_p2_carry_i_5
       (.I0(p_src_val_0_read_int_reg[6]),
        .I1(p_src_val_2_read_int_reg[6]),
        .I2(p_src_val_0_read_int_reg[7]),
        .I3(p_src_val_2_read_int_reg[7]),
        .O(tmp_1_60_fu_146_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_1_60_fu_146_p2_carry_i_6
       (.I0(p_src_val_0_read_int_reg[4]),
        .I1(p_src_val_2_read_int_reg[4]),
        .I2(p_src_val_0_read_int_reg[5]),
        .I3(p_src_val_2_read_int_reg[5]),
        .O(tmp_1_60_fu_146_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_1_60_fu_146_p2_carry_i_7
       (.I0(p_src_val_0_read_int_reg[2]),
        .I1(p_src_val_2_read_int_reg[2]),
        .I2(p_src_val_0_read_int_reg[3]),
        .I3(p_src_val_2_read_int_reg[3]),
        .O(tmp_1_60_fu_146_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_1_60_fu_146_p2_carry_i_8
       (.I0(p_src_val_0_read_int_reg[0]),
        .I1(p_src_val_2_read_int_reg[0]),
        .I2(p_src_val_0_read_int_reg[1]),
        .I3(p_src_val_2_read_int_reg[1]),
        .O(tmp_1_60_fu_146_p2_carry_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_224_2_fu_184_p2_carry
       (.CI(1'b0),
        .CO({tmp_224_2_fu_184_p2_carry_n_0,tmp_224_2_fu_184_p2_carry_n_1,tmp_224_2_fu_184_p2_carry_n_2,tmp_224_2_fu_184_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_224_2_fu_184_p2_carry_i_1_n_0,tmp_224_2_fu_184_p2_carry_i_2_n_0,tmp_224_2_fu_184_p2_carry_i_3_n_0,tmp_224_2_fu_184_p2_carry_i_4_n_0}),
        .O(NLW_tmp_224_2_fu_184_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_224_2_fu_184_p2_carry_i_5_n_0,tmp_224_2_fu_184_p2_carry_i_6_n_0,tmp_224_2_fu_184_p2_carry_i_7_n_0,tmp_224_2_fu_184_p2_carry_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_224_2_fu_184_p2_carry_i_1
       (.I0(G_min_1_reg_856[6]),
        .I1(p_src_val_0_read_1_reg_841[6]),
        .I2(p_src_val_0_read_1_reg_841[7]),
        .I3(G_min_1_reg_856[7]),
        .O(tmp_224_2_fu_184_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_224_2_fu_184_p2_carry_i_2
       (.I0(G_min_1_reg_856[4]),
        .I1(p_src_val_0_read_1_reg_841[4]),
        .I2(p_src_val_0_read_1_reg_841[5]),
        .I3(G_min_1_reg_856[5]),
        .O(tmp_224_2_fu_184_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_224_2_fu_184_p2_carry_i_3
       (.I0(G_min_1_reg_856[2]),
        .I1(p_src_val_0_read_1_reg_841[2]),
        .I2(p_src_val_0_read_1_reg_841[3]),
        .I3(G_min_1_reg_856[3]),
        .O(tmp_224_2_fu_184_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_224_2_fu_184_p2_carry_i_4
       (.I0(G_min_1_reg_856[0]),
        .I1(p_src_val_0_read_1_reg_841[0]),
        .I2(p_src_val_0_read_1_reg_841[1]),
        .I3(G_min_1_reg_856[1]),
        .O(tmp_224_2_fu_184_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_224_2_fu_184_p2_carry_i_5
       (.I0(G_min_1_reg_856[6]),
        .I1(p_src_val_0_read_1_reg_841[6]),
        .I2(G_min_1_reg_856[7]),
        .I3(p_src_val_0_read_1_reg_841[7]),
        .O(tmp_224_2_fu_184_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_224_2_fu_184_p2_carry_i_6
       (.I0(G_min_1_reg_856[4]),
        .I1(p_src_val_0_read_1_reg_841[4]),
        .I2(G_min_1_reg_856[5]),
        .I3(p_src_val_0_read_1_reg_841[5]),
        .O(tmp_224_2_fu_184_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_224_2_fu_184_p2_carry_i_7
       (.I0(G_min_1_reg_856[2]),
        .I1(p_src_val_0_read_1_reg_841[2]),
        .I2(G_min_1_reg_856[3]),
        .I3(p_src_val_0_read_1_reg_841[3]),
        .O(tmp_224_2_fu_184_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_224_2_fu_184_p2_carry_i_8
       (.I0(G_min_1_reg_856[0]),
        .I1(p_src_val_0_read_1_reg_841[0]),
        .I2(G_min_1_reg_856[1]),
        .I3(p_src_val_0_read_1_reg_841[1]),
        .O(tmp_224_2_fu_184_p2_carry_i_8_n_0));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/tmp_2_61_reg_900_pp0_iter23_reg_reg " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/tmp_2_61_reg_900_pp0_iter23_reg_reg[0]_srl22 " *) 
  SRLC32E \tmp_2_61_reg_900_pp0_iter23_reg_reg[0]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_2_61_fu_281_p2),
        .Q(\tmp_2_61_reg_900_pp0_iter23_reg_reg[0]_srl22_n_0 ),
        .Q31(\NLW_tmp_2_61_reg_900_pp0_iter23_reg_reg[0]_srl22_Q31_UNCONNECTED ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \tmp_2_61_reg_900_pp0_iter23_reg_reg[0]_srl22_i_1 
       (.I0(p_dst_val_2_write_as_reg_862[5]),
        .I1(p_dst_val_2_write_as_reg_862[4]),
        .I2(p_dst_val_2_write_as_reg_862[6]),
        .I3(p_dst_val_2_write_as_reg_862[7]),
        .I4(\tmp_2_61_reg_900_pp0_iter23_reg_reg[0]_srl22_i_2_n_0 ),
        .O(tmp_2_61_fu_281_p2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_2_61_reg_900_pp0_iter23_reg_reg[0]_srl22_i_2 
       (.I0(p_dst_val_2_write_as_reg_862[2]),
        .I1(p_dst_val_2_write_as_reg_862[3]),
        .I2(p_dst_val_2_write_as_reg_862[0]),
        .I3(p_dst_val_2_write_as_reg_862[1]),
        .O(\tmp_2_61_reg_900_pp0_iter23_reg_reg[0]_srl22_i_2_n_0 ));
  FDRE \tmp_2_61_reg_900_pp0_iter24_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_2_61_reg_900_pp0_iter23_reg_reg[0]_srl22_n_0 ),
        .Q(tmp_2_61_reg_900_pp0_iter24_reg),
        .R(1'b0));
  CARRY4 tmp_2_fu_174_p2_carry
       (.CI(1'b0),
        .CO({tmp_2_fu_174_p2_carry_n_0,tmp_2_fu_174_p2_carry_n_1,tmp_2_fu_174_p2_carry_n_2,tmp_2_fu_174_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_2_fu_174_p2_carry_i_1_n_0,tmp_2_fu_174_p2_carry_i_2_n_0,tmp_2_fu_174_p2_carry_i_3_n_0,tmp_2_fu_174_p2_carry_i_4_n_0}),
        .O(NLW_tmp_2_fu_174_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_2_fu_174_p2_carry_i_5_n_0,tmp_2_fu_174_p2_carry_i_6_n_0,tmp_2_fu_174_p2_carry_i_7_n_0,tmp_2_fu_174_p2_carry_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_2_fu_174_p2_carry_i_1
       (.I0(p_src_val_0_read_1_reg_841[6]),
        .I1(G_reg_850[6]),
        .I2(G_reg_850[7]),
        .I3(p_src_val_0_read_1_reg_841[7]),
        .O(tmp_2_fu_174_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_2_fu_174_p2_carry_i_2
       (.I0(p_src_val_0_read_1_reg_841[4]),
        .I1(G_reg_850[4]),
        .I2(G_reg_850[5]),
        .I3(p_src_val_0_read_1_reg_841[5]),
        .O(tmp_2_fu_174_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_2_fu_174_p2_carry_i_3
       (.I0(p_src_val_0_read_1_reg_841[2]),
        .I1(G_reg_850[2]),
        .I2(G_reg_850[3]),
        .I3(p_src_val_0_read_1_reg_841[3]),
        .O(tmp_2_fu_174_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_2_fu_174_p2_carry_i_4
       (.I0(p_src_val_0_read_1_reg_841[0]),
        .I1(G_reg_850[0]),
        .I2(G_reg_850[1]),
        .I3(p_src_val_0_read_1_reg_841[1]),
        .O(tmp_2_fu_174_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_2_fu_174_p2_carry_i_5
       (.I0(p_src_val_0_read_1_reg_841[6]),
        .I1(G_reg_850[6]),
        .I2(p_src_val_0_read_1_reg_841[7]),
        .I3(G_reg_850[7]),
        .O(tmp_2_fu_174_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_2_fu_174_p2_carry_i_6
       (.I0(p_src_val_0_read_1_reg_841[4]),
        .I1(G_reg_850[4]),
        .I2(p_src_val_0_read_1_reg_841[5]),
        .I3(G_reg_850[5]),
        .O(tmp_2_fu_174_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_2_fu_174_p2_carry_i_7
       (.I0(p_src_val_0_read_1_reg_841[2]),
        .I1(G_reg_850[2]),
        .I2(p_src_val_0_read_1_reg_841[3]),
        .I3(G_reg_850[3]),
        .O(tmp_2_fu_174_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_2_fu_174_p2_carry_i_8
       (.I0(p_src_val_0_read_1_reg_841[0]),
        .I1(G_reg_850[0]),
        .I2(p_src_val_0_read_1_reg_841[1]),
        .I3(G_reg_850[1]),
        .O(tmp_2_fu_174_p2_carry_i_8_n_0));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/tmp_4_reg_874_pp0_iter22_reg_reg " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/tmp_4_reg_874_pp0_iter22_reg_reg[0]_srl22 " *) 
  SRLC32E \tmp_4_reg_874_pp0_iter22_reg_reg[0]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_4_fu_200_p2),
        .Q(\tmp_4_reg_874_pp0_iter22_reg_reg[0]_srl22_n_0 ),
        .Q31(\NLW_tmp_4_reg_874_pp0_iter22_reg_reg[0]_srl22_Q31_UNCONNECTED ));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \tmp_4_reg_874_pp0_iter22_reg_reg[0]_srl22_i_1 
       (.I0(min_fu_188_p3__23[7]),
        .I1(p_dst_val_2_write_as_fu_178_p3[7]),
        .I2(min_fu_188_p3__23[6]),
        .I3(p_dst_val_2_write_as_fu_178_p3[6]),
        .I4(\tmp_4_reg_874_pp0_iter22_reg_reg[0]_srl22_i_4_n_0 ),
        .I5(\tmp_4_reg_874_pp0_iter22_reg_reg[0]_srl22_i_5_n_0 ),
        .O(tmp_4_fu_200_p2));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_4_reg_874_pp0_iter22_reg_reg[0]_srl22_i_2 
       (.I0(p_src_val_0_read_1_reg_841[7]),
        .I1(G_min_1_reg_856[7]),
        .I2(tmp_224_2_fu_184_p2_carry_n_0),
        .O(min_fu_188_p3__23[7]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_4_reg_874_pp0_iter22_reg_reg[0]_srl22_i_3 
       (.I0(p_src_val_0_read_1_reg_841[6]),
        .I1(G_min_1_reg_856[6]),
        .I2(tmp_224_2_fu_184_p2_carry_n_0),
        .O(min_fu_188_p3__23[6]));
  LUT6 #(
    .INIT(64'hF9F9AC5300000000)) 
    \tmp_4_reg_874_pp0_iter22_reg_reg[0]_srl22_i_4 
       (.I0(p_src_val_0_read_1_reg_841[3]),
        .I1(G_reg_850[3]),
        .I2(tmp_2_fu_174_p2_carry_n_0),
        .I3(G_min_1_reg_856[3]),
        .I4(tmp_224_2_fu_184_p2_carry_n_0),
        .I5(\tmp_4_reg_874_pp0_iter22_reg_reg[0]_srl22_i_6_n_0 ),
        .O(\tmp_4_reg_874_pp0_iter22_reg_reg[0]_srl22_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9AC5300000000)) 
    \tmp_4_reg_874_pp0_iter22_reg_reg[0]_srl22_i_5 
       (.I0(p_src_val_0_read_1_reg_841[0]),
        .I1(G_reg_850[0]),
        .I2(tmp_2_fu_174_p2_carry_n_0),
        .I3(G_min_1_reg_856[0]),
        .I4(tmp_224_2_fu_184_p2_carry_n_0),
        .I5(\tmp_4_reg_874_pp0_iter22_reg_reg[0]_srl22_i_7_n_0 ),
        .O(\tmp_4_reg_874_pp0_iter22_reg_reg[0]_srl22_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    \tmp_4_reg_874_pp0_iter22_reg_reg[0]_srl22_i_6 
       (.I0(p_dst_val_2_write_as_fu_178_p3[4]),
        .I1(p_src_val_0_read_1_reg_841[4]),
        .I2(G_min_1_reg_856[4]),
        .I3(tmp_224_2_fu_184_p2_carry_n_0),
        .I4(p_dst_val_2_write_as_fu_178_p3[5]),
        .I5(min_fu_188_p3__23[5]),
        .O(\tmp_4_reg_874_pp0_iter22_reg_reg[0]_srl22_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    \tmp_4_reg_874_pp0_iter22_reg_reg[0]_srl22_i_7 
       (.I0(p_dst_val_2_write_as_fu_178_p3[1]),
        .I1(p_src_val_0_read_1_reg_841[1]),
        .I2(G_min_1_reg_856[1]),
        .I3(tmp_224_2_fu_184_p2_carry_n_0),
        .I4(p_dst_val_2_write_as_fu_178_p3[2]),
        .I5(min_fu_188_p3__23[2]),
        .O(\tmp_4_reg_874_pp0_iter22_reg_reg[0]_srl22_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_4_reg_874_pp0_iter22_reg_reg[0]_srl22_i_8 
       (.I0(p_src_val_0_read_1_reg_841[5]),
        .I1(G_min_1_reg_856[5]),
        .I2(tmp_224_2_fu_184_p2_carry_n_0),
        .O(min_fu_188_p3__23[5]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_4_reg_874_pp0_iter22_reg_reg[0]_srl22_i_9 
       (.I0(p_src_val_0_read_1_reg_841[2]),
        .I1(G_min_1_reg_856[2]),
        .I2(tmp_224_2_fu_184_p2_carry_n_0),
        .O(min_fu_188_p3__23[2]));
  FDRE \tmp_4_reg_874_pp0_iter23_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_4_reg_874_pp0_iter22_reg_reg[0]_srl22_n_0 ),
        .Q(tmp_4_reg_874_pp0_iter23_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/tmp_6_reg_883_pp0_iter23_reg_reg " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/tmp_6_reg_883_pp0_iter23_reg_reg[0]_srl23 " *) 
  SRLC32E \tmp_6_reg_883_pp0_iter23_reg_reg[0]_srl23 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b0}),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\tmp_6_reg_883_pp0_iter23_reg_reg[0]_srl23_i_1_n_0 ),
        .Q(\tmp_6_reg_883_pp0_iter23_reg_reg[0]_srl23_n_0 ),
        .Q31(\NLW_tmp_6_reg_883_pp0_iter23_reg_reg[0]_srl23_Q31_UNCONNECTED ));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \tmp_6_reg_883_pp0_iter23_reg_reg[0]_srl23_i_1 
       (.I0(p_src_val_2_read_1_reg_829[7]),
        .I1(p_dst_val_2_write_as_fu_178_p3[7]),
        .I2(p_src_val_2_read_1_reg_829[6]),
        .I3(p_dst_val_2_write_as_fu_178_p3[6]),
        .I4(\tmp_6_reg_883_pp0_iter23_reg_reg[0]_srl23_i_2_n_0 ),
        .I5(\tmp_6_reg_883_pp0_iter23_reg_reg[0]_srl23_i_3_n_0 ),
        .O(\tmp_6_reg_883_pp0_iter23_reg_reg[0]_srl23_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \tmp_6_reg_883_pp0_iter23_reg_reg[0]_srl23_i_2 
       (.I0(p_dst_val_2_write_as_fu_178_p3[3]),
        .I1(p_src_val_2_read_1_reg_829[3]),
        .I2(p_src_val_2_read_1_reg_829[5]),
        .I3(p_dst_val_2_write_as_fu_178_p3[5]),
        .I4(p_src_val_2_read_1_reg_829[4]),
        .I5(p_dst_val_2_write_as_fu_178_p3[4]),
        .O(\tmp_6_reg_883_pp0_iter23_reg_reg[0]_srl23_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \tmp_6_reg_883_pp0_iter23_reg_reg[0]_srl23_i_3 
       (.I0(p_dst_val_2_write_as_fu_178_p3[0]),
        .I1(p_src_val_2_read_1_reg_829[0]),
        .I2(p_src_val_2_read_1_reg_829[2]),
        .I3(p_dst_val_2_write_as_fu_178_p3[2]),
        .I4(p_src_val_2_read_1_reg_829[1]),
        .I5(p_dst_val_2_write_as_fu_178_p3[1]),
        .O(\tmp_6_reg_883_pp0_iter23_reg_reg[0]_srl23_i_3_n_0 ));
  FDRE \tmp_6_reg_883_pp0_iter24_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_6_reg_883_pp0_iter23_reg_reg[0]_srl23_n_0 ),
        .Q(tmp_6_reg_883_pp0_iter24_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_reg_945[17]_i_1 
       (.I0(p_neg_t_fu_402_p2[17]),
        .I1(p_lshr_f_reg_934[17]),
        .I2(tmp_16_reg_924),
        .O(tmp_fu_411_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_reg_945[18]_i_1 
       (.I0(p_neg_t_fu_402_p2[18]),
        .I1(p_lshr_f_reg_934[18]),
        .I2(tmp_16_reg_924),
        .O(tmp_fu_411_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_reg_945[19]_i_1 
       (.I0(p_neg_t_fu_402_p2[19]),
        .I1(p_lshr_f_reg_934[19]),
        .I2(tmp_16_reg_924),
        .O(tmp_fu_411_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_reg_945[20]_i_1 
       (.I0(p_neg_t_fu_402_p2[20]),
        .I1(p_lshr_f_reg_934[20]),
        .I2(tmp_16_reg_924),
        .O(tmp_fu_411_p3[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_945[20]_i_10 
       (.I0(p_lshr_reg_929[15]),
        .O(\tmp_reg_945[20]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_945[20]_i_11 
       (.I0(p_lshr_reg_929[14]),
        .O(\tmp_reg_945[20]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_945[20]_i_12 
       (.I0(p_lshr_reg_929[13]),
        .O(\tmp_reg_945[20]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_945[20]_i_14 
       (.I0(p_lshr_reg_929[12]),
        .O(\tmp_reg_945[20]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_945[20]_i_15 
       (.I0(p_lshr_reg_929[11]),
        .O(\tmp_reg_945[20]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_945[20]_i_16 
       (.I0(p_lshr_reg_929[10]),
        .O(\tmp_reg_945[20]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_945[20]_i_17 
       (.I0(p_lshr_reg_929[9]),
        .O(\tmp_reg_945[20]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_945[20]_i_19 
       (.I0(p_lshr_reg_929[8]),
        .O(\tmp_reg_945[20]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_945[20]_i_20 
       (.I0(p_lshr_reg_929[7]),
        .O(\tmp_reg_945[20]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_945[20]_i_21 
       (.I0(p_lshr_reg_929[6]),
        .O(\tmp_reg_945[20]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_945[20]_i_22 
       (.I0(p_lshr_reg_929[5]),
        .O(\tmp_reg_945[20]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_945[20]_i_23 
       (.I0(p_lshr_reg_929[0]),
        .O(\tmp_reg_945[20]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_945[20]_i_24 
       (.I0(p_lshr_reg_929[4]),
        .O(\tmp_reg_945[20]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_945[20]_i_25 
       (.I0(p_lshr_reg_929[3]),
        .O(\tmp_reg_945[20]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_945[20]_i_26 
       (.I0(p_lshr_reg_929[2]),
        .O(\tmp_reg_945[20]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_945[20]_i_27 
       (.I0(p_lshr_reg_929[1]),
        .O(\tmp_reg_945[20]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_945[20]_i_4 
       (.I0(p_lshr_reg_929[20]),
        .O(\tmp_reg_945[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_945[20]_i_5 
       (.I0(p_lshr_reg_929[19]),
        .O(\tmp_reg_945[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_945[20]_i_6 
       (.I0(p_lshr_reg_929[18]),
        .O(\tmp_reg_945[20]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_945[20]_i_7 
       (.I0(p_lshr_reg_929[17]),
        .O(\tmp_reg_945[20]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_945[20]_i_9 
       (.I0(p_lshr_reg_929[16]),
        .O(\tmp_reg_945[20]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_reg_945[21]_i_1 
       (.I0(p_neg_t_fu_402_p2[21]),
        .I1(p_lshr_f_reg_934[21]),
        .I2(tmp_16_reg_924),
        .O(tmp_fu_411_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_reg_945[22]_i_1 
       (.I0(p_neg_t_fu_402_p2[22]),
        .I1(p_lshr_f_reg_934[22]),
        .I2(tmp_16_reg_924),
        .O(tmp_fu_411_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_reg_945[23]_i_1 
       (.I0(p_neg_t_fu_402_p2[23]),
        .I1(p_lshr_f_reg_934[23]),
        .I2(tmp_16_reg_924),
        .O(tmp_fu_411_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_reg_945[24]_i_1 
       (.I0(p_neg_t_fu_402_p2[24]),
        .I1(p_lshr_f_reg_934[24]),
        .I2(tmp_16_reg_924),
        .O(tmp_fu_411_p3[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_945[24]_i_3 
       (.I0(p_lshr_reg_929[24]),
        .O(\tmp_reg_945[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_945[24]_i_4 
       (.I0(p_lshr_reg_929[23]),
        .O(\tmp_reg_945[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_945[24]_i_5 
       (.I0(p_lshr_reg_929[22]),
        .O(\tmp_reg_945[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_945[24]_i_6 
       (.I0(p_lshr_reg_929[21]),
        .O(\tmp_reg_945[24]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_reg_945[25]_i_1 
       (.I0(p_neg_t_fu_402_p2[25]),
        .I1(p_lshr_f_reg_934[25]),
        .I2(tmp_16_reg_924),
        .O(tmp_fu_411_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_reg_945[26]_i_1 
       (.I0(p_neg_t_fu_402_p2[26]),
        .I1(p_lshr_f_reg_934[26]),
        .I2(tmp_16_reg_924),
        .O(tmp_fu_411_p3[26]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_reg_945[27]_i_1 
       (.I0(p_neg_t_fu_402_p2[27]),
        .I1(p_lshr_f_reg_934[27]),
        .I2(tmp_16_reg_924),
        .O(tmp_fu_411_p3[27]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_reg_945[28]_i_1 
       (.I0(p_neg_t_fu_402_p2[28]),
        .I1(p_lshr_f_reg_934[28]),
        .I2(tmp_16_reg_924),
        .O(tmp_fu_411_p3[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_945[28]_i_3 
       (.I0(p_lshr_reg_929[28]),
        .O(\tmp_reg_945[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_945[28]_i_4 
       (.I0(p_lshr_reg_929[27]),
        .O(\tmp_reg_945[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_945[28]_i_5 
       (.I0(p_lshr_reg_929[26]),
        .O(\tmp_reg_945[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_945[28]_i_6 
       (.I0(p_lshr_reg_929[25]),
        .O(\tmp_reg_945[28]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_reg_945[29]_i_1 
       (.I0(p_neg_t_fu_402_p2[29]),
        .I1(p_lshr_f_reg_934[29]),
        .I2(tmp_16_reg_924),
        .O(tmp_fu_411_p3[29]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_reg_945[30]_i_1 
       (.I0(p_neg_t_fu_402_p2[30]),
        .I1(p_lshr_f_reg_934[30]),
        .I2(tmp_16_reg_924),
        .O(tmp_fu_411_p3[30]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_reg_945[31]_i_1 
       (.I0(p_neg_t_fu_402_p2[31]),
        .I1(p_lshr_f_reg_934[31]),
        .I2(tmp_16_reg_924),
        .O(tmp_fu_411_p3[31]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_reg_945[32]_i_1 
       (.I0(p_neg_t_fu_402_p2[32]),
        .I1(p_lshr_f_reg_934[32]),
        .I2(tmp_16_reg_924),
        .O(tmp_fu_411_p3[32]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_945[32]_i_3 
       (.I0(p_lshr_reg_929[32]),
        .O(\tmp_reg_945[32]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_945[32]_i_4 
       (.I0(p_lshr_reg_929[31]),
        .O(\tmp_reg_945[32]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_945[32]_i_5 
       (.I0(p_lshr_reg_929[30]),
        .O(\tmp_reg_945[32]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_945[32]_i_6 
       (.I0(p_lshr_reg_929[29]),
        .O(\tmp_reg_945[32]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_reg_945[33]_i_1 
       (.I0(p_neg_t_fu_402_p2[33]),
        .I1(p_lshr_f_reg_934[33]),
        .I2(tmp_16_reg_924),
        .O(tmp_fu_411_p3[33]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_reg_945[34]_i_1 
       (.I0(p_neg_t_fu_402_p2[34]),
        .I1(tmp_16_reg_924),
        .O(\tmp_reg_945[34]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_945[34]_i_3 
       (.I0(p_lshr_reg_929[34]),
        .O(\tmp_reg_945[34]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_945[34]_i_4 
       (.I0(p_lshr_reg_929[33]),
        .O(\tmp_reg_945[34]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h30AA)) 
    \tmp_reg_945[35]_i_1 
       (.I0(\tmp_reg_945_reg_n_0_[35] ),
        .I1(\tmp_reg_945_reg[34]_i_2_n_1 ),
        .I2(tmp_16_reg_924),
        .I3(ap_ce_reg),
        .O(\tmp_reg_945[35]_i_1_n_0 ));
  FDRE \tmp_reg_945_reg[17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_fu_411_p3[17]),
        .Q(\tmp_reg_945_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \tmp_reg_945_reg[18] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_fu_411_p3[18]),
        .Q(\tmp_reg_945_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \tmp_reg_945_reg[19] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_fu_411_p3[19]),
        .Q(\tmp_reg_945_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \tmp_reg_945_reg[20] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_fu_411_p3[20]),
        .Q(\tmp_reg_945_reg_n_0_[20] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_reg_945_reg[20]_i_13 
       (.CI(\tmp_reg_945_reg[20]_i_18_n_0 ),
        .CO({\tmp_reg_945_reg[20]_i_13_n_0 ,\tmp_reg_945_reg[20]_i_13_n_1 ,\tmp_reg_945_reg[20]_i_13_n_2 ,\tmp_reg_945_reg[20]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_reg_945_reg[20]_i_13_O_UNCONNECTED [3:0]),
        .S({\tmp_reg_945[20]_i_19_n_0 ,\tmp_reg_945[20]_i_20_n_0 ,\tmp_reg_945[20]_i_21_n_0 ,\tmp_reg_945[20]_i_22_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_reg_945_reg[20]_i_18 
       (.CI(1'b0),
        .CO({\tmp_reg_945_reg[20]_i_18_n_0 ,\tmp_reg_945_reg[20]_i_18_n_1 ,\tmp_reg_945_reg[20]_i_18_n_2 ,\tmp_reg_945_reg[20]_i_18_n_3 }),
        .CYINIT(\tmp_reg_945[20]_i_23_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_reg_945_reg[20]_i_18_O_UNCONNECTED [3:0]),
        .S({\tmp_reg_945[20]_i_24_n_0 ,\tmp_reg_945[20]_i_25_n_0 ,\tmp_reg_945[20]_i_26_n_0 ,\tmp_reg_945[20]_i_27_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_reg_945_reg[20]_i_2 
       (.CI(\tmp_reg_945_reg[20]_i_3_n_0 ),
        .CO({\tmp_reg_945_reg[20]_i_2_n_0 ,\tmp_reg_945_reg[20]_i_2_n_1 ,\tmp_reg_945_reg[20]_i_2_n_2 ,\tmp_reg_945_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_neg_t_fu_402_p2[20:17]),
        .S({\tmp_reg_945[20]_i_4_n_0 ,\tmp_reg_945[20]_i_5_n_0 ,\tmp_reg_945[20]_i_6_n_0 ,\tmp_reg_945[20]_i_7_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_reg_945_reg[20]_i_3 
       (.CI(\tmp_reg_945_reg[20]_i_8_n_0 ),
        .CO({\tmp_reg_945_reg[20]_i_3_n_0 ,\tmp_reg_945_reg[20]_i_3_n_1 ,\tmp_reg_945_reg[20]_i_3_n_2 ,\tmp_reg_945_reg[20]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_reg_945_reg[20]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_reg_945[20]_i_9_n_0 ,\tmp_reg_945[20]_i_10_n_0 ,\tmp_reg_945[20]_i_11_n_0 ,\tmp_reg_945[20]_i_12_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_reg_945_reg[20]_i_8 
       (.CI(\tmp_reg_945_reg[20]_i_13_n_0 ),
        .CO({\tmp_reg_945_reg[20]_i_8_n_0 ,\tmp_reg_945_reg[20]_i_8_n_1 ,\tmp_reg_945_reg[20]_i_8_n_2 ,\tmp_reg_945_reg[20]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_reg_945_reg[20]_i_8_O_UNCONNECTED [3:0]),
        .S({\tmp_reg_945[20]_i_14_n_0 ,\tmp_reg_945[20]_i_15_n_0 ,\tmp_reg_945[20]_i_16_n_0 ,\tmp_reg_945[20]_i_17_n_0 }));
  FDRE \tmp_reg_945_reg[21] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_fu_411_p3[21]),
        .Q(\tmp_reg_945_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \tmp_reg_945_reg[22] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_fu_411_p3[22]),
        .Q(\tmp_reg_945_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \tmp_reg_945_reg[23] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_fu_411_p3[23]),
        .Q(\tmp_reg_945_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \tmp_reg_945_reg[24] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_fu_411_p3[24]),
        .Q(\tmp_reg_945_reg_n_0_[24] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_reg_945_reg[24]_i_2 
       (.CI(\tmp_reg_945_reg[20]_i_2_n_0 ),
        .CO({\tmp_reg_945_reg[24]_i_2_n_0 ,\tmp_reg_945_reg[24]_i_2_n_1 ,\tmp_reg_945_reg[24]_i_2_n_2 ,\tmp_reg_945_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_neg_t_fu_402_p2[24:21]),
        .S({\tmp_reg_945[24]_i_3_n_0 ,\tmp_reg_945[24]_i_4_n_0 ,\tmp_reg_945[24]_i_5_n_0 ,\tmp_reg_945[24]_i_6_n_0 }));
  FDRE \tmp_reg_945_reg[25] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_fu_411_p3[25]),
        .Q(\tmp_reg_945_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \tmp_reg_945_reg[26] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_fu_411_p3[26]),
        .Q(\tmp_reg_945_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \tmp_reg_945_reg[27] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_fu_411_p3[27]),
        .Q(\tmp_reg_945_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \tmp_reg_945_reg[28] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_fu_411_p3[28]),
        .Q(\tmp_reg_945_reg_n_0_[28] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_reg_945_reg[28]_i_2 
       (.CI(\tmp_reg_945_reg[24]_i_2_n_0 ),
        .CO({\tmp_reg_945_reg[28]_i_2_n_0 ,\tmp_reg_945_reg[28]_i_2_n_1 ,\tmp_reg_945_reg[28]_i_2_n_2 ,\tmp_reg_945_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_neg_t_fu_402_p2[28:25]),
        .S({\tmp_reg_945[28]_i_3_n_0 ,\tmp_reg_945[28]_i_4_n_0 ,\tmp_reg_945[28]_i_5_n_0 ,\tmp_reg_945[28]_i_6_n_0 }));
  FDRE \tmp_reg_945_reg[29] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_fu_411_p3[29]),
        .Q(\tmp_reg_945_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \tmp_reg_945_reg[30] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_fu_411_p3[30]),
        .Q(\tmp_reg_945_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \tmp_reg_945_reg[31] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_fu_411_p3[31]),
        .Q(\tmp_reg_945_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \tmp_reg_945_reg[32] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_fu_411_p3[32]),
        .Q(\tmp_reg_945_reg_n_0_[32] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_reg_945_reg[32]_i_2 
       (.CI(\tmp_reg_945_reg[28]_i_2_n_0 ),
        .CO({\tmp_reg_945_reg[32]_i_2_n_0 ,\tmp_reg_945_reg[32]_i_2_n_1 ,\tmp_reg_945_reg[32]_i_2_n_2 ,\tmp_reg_945_reg[32]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_neg_t_fu_402_p2[32:29]),
        .S({\tmp_reg_945[32]_i_3_n_0 ,\tmp_reg_945[32]_i_4_n_0 ,\tmp_reg_945[32]_i_5_n_0 ,\tmp_reg_945[32]_i_6_n_0 }));
  FDRE \tmp_reg_945_reg[33] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_fu_411_p3[33]),
        .Q(\tmp_reg_945_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \tmp_reg_945_reg[34] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_reg_945[34]_i_1_n_0 ),
        .Q(\tmp_reg_945_reg_n_0_[34] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_reg_945_reg[34]_i_2 
       (.CI(\tmp_reg_945_reg[32]_i_2_n_0 ),
        .CO({\NLW_tmp_reg_945_reg[34]_i_2_CO_UNCONNECTED [3],\tmp_reg_945_reg[34]_i_2_n_1 ,\NLW_tmp_reg_945_reg[34]_i_2_CO_UNCONNECTED [1],\tmp_reg_945_reg[34]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_reg_945_reg[34]_i_2_O_UNCONNECTED [3:2],p_neg_t_fu_402_p2[34:33]}),
        .S({1'b0,1'b1,\tmp_reg_945[34]_i_3_n_0 ,\tmp_reg_945[34]_i_4_n_0 }));
  FDRE \tmp_reg_945_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_reg_945[35]_i_1_n_0 ),
        .Q(\tmp_reg_945_reg_n_0_[35] ),
        .R(1'b0));
  CARRY4 tmp_s_fu_118_p2_carry
       (.CI(1'b0),
        .CO({p_0_in2_in,tmp_s_fu_118_p2_carry_n_1,tmp_s_fu_118_p2_carry_n_2,tmp_s_fu_118_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_s_fu_118_p2_carry_i_1_n_0,tmp_s_fu_118_p2_carry_i_2_n_0,tmp_s_fu_118_p2_carry_i_3_n_0,tmp_s_fu_118_p2_carry_i_4_n_0}),
        .O(NLW_tmp_s_fu_118_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_s_fu_118_p2_carry_i_5_n_0,tmp_s_fu_118_p2_carry_i_6_n_0,tmp_s_fu_118_p2_carry_i_7_n_0,tmp_s_fu_118_p2_carry_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_s_fu_118_p2_carry_i_1
       (.I0(p_src_val_2_read_int_reg[6]),
        .I1(p_src_val_0_read_int_reg[6]),
        .I2(p_src_val_0_read_int_reg[7]),
        .I3(p_src_val_2_read_int_reg[7]),
        .O(tmp_s_fu_118_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_s_fu_118_p2_carry_i_2
       (.I0(p_src_val_2_read_int_reg[4]),
        .I1(p_src_val_0_read_int_reg[4]),
        .I2(p_src_val_0_read_int_reg[5]),
        .I3(p_src_val_2_read_int_reg[5]),
        .O(tmp_s_fu_118_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_s_fu_118_p2_carry_i_3
       (.I0(p_src_val_2_read_int_reg[2]),
        .I1(p_src_val_0_read_int_reg[2]),
        .I2(p_src_val_0_read_int_reg[3]),
        .I3(p_src_val_2_read_int_reg[3]),
        .O(tmp_s_fu_118_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_s_fu_118_p2_carry_i_4
       (.I0(p_src_val_2_read_int_reg[0]),
        .I1(p_src_val_0_read_int_reg[0]),
        .I2(p_src_val_0_read_int_reg[1]),
        .I3(p_src_val_2_read_int_reg[1]),
        .O(tmp_s_fu_118_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_s_fu_118_p2_carry_i_5
       (.I0(p_src_val_2_read_int_reg[6]),
        .I1(p_src_val_0_read_int_reg[6]),
        .I2(p_src_val_2_read_int_reg[7]),
        .I3(p_src_val_0_read_int_reg[7]),
        .O(tmp_s_fu_118_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_s_fu_118_p2_carry_i_6
       (.I0(p_src_val_2_read_int_reg[4]),
        .I1(p_src_val_0_read_int_reg[4]),
        .I2(p_src_val_2_read_int_reg[5]),
        .I3(p_src_val_0_read_int_reg[5]),
        .O(tmp_s_fu_118_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_s_fu_118_p2_carry_i_7
       (.I0(p_src_val_2_read_int_reg[2]),
        .I1(p_src_val_0_read_int_reg[2]),
        .I2(p_src_val_2_read_int_reg[3]),
        .I3(p_src_val_0_read_int_reg[3]),
        .O(tmp_s_fu_118_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_s_fu_118_p2_carry_i_8
       (.I0(p_src_val_2_read_int_reg[0]),
        .I1(p_src_val_0_read_int_reg[0]),
        .I2(p_src_val_2_read_int_reg[1]),
        .I3(p_src_val_0_read_int_reg[1]),
        .O(tmp_s_fu_118_p2_carry_i_8_n_0));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d10_A" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w16_d10_A
   (img_erode_cols_V_c_empty_n,
    img_erode_cols_V_c_full_n,
    out,
    Mat2AXIvideo_U0_img_cols_V_read,
    internal_full_n_reg_0,
    Q,
    ap_clk,
    SS,
    ap_rst_n,
    internal_empty_n_reg_0,
    \ap_CS_fsm_reg[0] ,
    img_erode_rows_V_c_empty_n,
    Mat2AXIvideo_U0_ap_start);
  output img_erode_cols_V_c_empty_n;
  output img_erode_cols_V_c_full_n;
  output [15:0]out;
  input Mat2AXIvideo_U0_img_cols_V_read;
  input internal_full_n_reg_0;
  input [15:0]Q;
  input ap_clk;
  input [0:0]SS;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input [0:0]\ap_CS_fsm_reg[0] ;
  input img_erode_rows_V_c_empty_n;
  input Mat2AXIvideo_U0_ap_start;

  wire Mat2AXIvideo_U0_ap_start;
  wire Mat2AXIvideo_U0_img_cols_V_read;
  wire [15:0]Q;
  wire [0:0]SS;
  wire U_fifo_w16_d10_A_ram_n_0;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire img_erode_cols_V_c_empty_n;
  wire img_erode_cols_V_c_full_n;
  wire img_erode_rows_V_c_empty_n;
  wire internal_empty_n_i_1__14_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__14_n_0;
  wire internal_full_n_i_2__12_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__14_n_0 ;
  wire \mOutPtr[1]_i_1__2_n_0 ;
  wire \mOutPtr[2]_i_1__26_n_0 ;
  wire \mOutPtr[3]_i_1__12_n_0 ;
  wire \mOutPtr[4]_i_1__2_n_0 ;
  wire \mOutPtr[4]_i_2__4_n_0 ;
  wire \mOutPtr[4]_i_3__2_n_0 ;
  wire [4:0]mOutPtr_reg__0;
  wire [15:0]out;

  m3_for_arty_a7_threshold2_0_1_fifo_w16_d10_A_shiftReg_56 U_fifo_w16_d10_A_ram
       (.Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .\img_cols_V_read_reg_259_reg[0] (U_fifo_w16_d10_A_ram_n_0),
        .img_erode_cols_V_c_full_n(img_erode_cols_V_c_full_n),
        .\int_cols_reg[15] (Q),
        .internal_full_n_reg(internal_full_n_reg_0),
        .out(out));
  LUT6 #(
    .INIT(64'hA8A0AAA0AAA0AAA0)) 
    internal_empty_n_i_1__14
       (.I0(ap_rst_n),
        .I1(mOutPtr_reg__0[3]),
        .I2(U_fifo_w16_d10_A_ram_n_0),
        .I3(img_erode_cols_V_c_empty_n),
        .I4(Mat2AXIvideo_U0_img_cols_V_read),
        .I5(internal_full_n_i_2__12_n_0),
        .O(internal_empty_n_i_1__14_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__14_n_0),
        .Q(img_erode_cols_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFF5DDDDDDD)) 
    internal_full_n_i_1__14
       (.I0(ap_rst_n),
        .I1(img_erode_cols_V_c_full_n),
        .I2(mOutPtr_reg__0[3]),
        .I3(internal_full_n_i_2__12_n_0),
        .I4(U_fifo_w16_d10_A_ram_n_0),
        .I5(internal_empty_n_reg_0),
        .O(internal_full_n_i_1__14_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    internal_full_n_i_2__12
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr_reg__0[1]),
        .I2(mOutPtr_reg__0[4]),
        .I3(mOutPtr_reg__0[2]),
        .O(internal_full_n_i_2__12_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__14_n_0),
        .Q(img_erode_cols_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__14 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__14_n_0 ));
  LUT5 #(
    .INIT(32'h40BFBF40)) 
    \mOutPtr[1]_i_1__2 
       (.I0(U_fifo_w16_d10_A_ram_n_0),
        .I1(img_erode_cols_V_c_empty_n),
        .I2(Mat2AXIvideo_U0_img_cols_V_read),
        .I3(mOutPtr_reg__0[0]),
        .I4(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h6555AAAAAAAA9AAA)) 
    \mOutPtr[2]_i_1__26 
       (.I0(mOutPtr_reg__0[2]),
        .I1(U_fifo_w16_d10_A_ram_n_0),
        .I2(img_erode_cols_V_c_empty_n),
        .I3(Mat2AXIvideo_U0_img_cols_V_read),
        .I4(mOutPtr_reg__0[0]),
        .I5(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT5 #(
    .INIT(32'hF708EF10)) 
    \mOutPtr[3]_i_1__12 
       (.I0(mOutPtr_reg__0[1]),
        .I1(mOutPtr_reg__0[0]),
        .I2(\mOutPtr[4]_i_3__2_n_0 ),
        .I3(mOutPtr_reg__0[3]),
        .I4(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_1__12_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \mOutPtr[4]_i_1__2 
       (.I0(U_fifo_w16_d10_A_ram_n_0),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(img_erode_cols_V_c_empty_n),
        .I3(img_erode_rows_V_c_empty_n),
        .I4(Mat2AXIvideo_U0_ap_start),
        .O(\mOutPtr[4]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA96AAAAAAA)) 
    \mOutPtr[4]_i_2__4 
       (.I0(mOutPtr_reg__0[4]),
        .I1(mOutPtr_reg__0[3]),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .I4(mOutPtr_reg__0[0]),
        .I5(\mOutPtr[4]_i_3__2_n_0 ),
        .O(\mOutPtr[4]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \mOutPtr[4]_i_3__2 
       (.I0(\ap_CS_fsm_reg[0] ),
        .I1(img_erode_cols_V_c_empty_n),
        .I2(img_erode_rows_V_c_empty_n),
        .I3(Mat2AXIvideo_U0_ap_start),
        .I4(U_fifo_w16_d10_A_ram_n_0),
        .O(\mOutPtr[4]_i_3__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__2_n_0 ),
        .D(\mOutPtr[0]_i_1__14_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__2_n_0 ),
        .D(\mOutPtr[1]_i_1__2_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__2_n_0 ),
        .D(\mOutPtr[2]_i_1__26_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__2_n_0 ),
        .D(\mOutPtr[3]_i_1__12_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__2_n_0 ),
        .D(\mOutPtr[4]_i_2__4_n_0 ),
        .Q(mOutPtr_reg__0[4]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d10_A" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w16_d10_A_16
   (img_erode_rows_V_c_empty_n,
    img_erode_rows_V_c_full_n,
    out,
    Mat2AXIvideo_U0_img_cols_V_read,
    internal_full_n_reg_0,
    Q,
    ap_clk,
    SS,
    ap_rst_n,
    internal_empty_n_reg_0,
    \ap_CS_fsm_reg[0] ,
    img_erode_cols_V_c_empty_n,
    Mat2AXIvideo_U0_ap_start);
  output img_erode_rows_V_c_empty_n;
  output img_erode_rows_V_c_full_n;
  output [15:0]out;
  input Mat2AXIvideo_U0_img_cols_V_read;
  input internal_full_n_reg_0;
  input [15:0]Q;
  input ap_clk;
  input [0:0]SS;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input [0:0]\ap_CS_fsm_reg[0] ;
  input img_erode_cols_V_c_empty_n;
  input Mat2AXIvideo_U0_ap_start;

  wire Mat2AXIvideo_U0_ap_start;
  wire Mat2AXIvideo_U0_img_cols_V_read;
  wire [15:0]Q;
  wire [0:0]SS;
  wire U_fifo_w16_d10_A_ram_n_0;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire img_erode_cols_V_c_empty_n;
  wire img_erode_rows_V_c_empty_n;
  wire img_erode_rows_V_c_full_n;
  wire internal_empty_n_i_1__13_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__13_n_0;
  wire internal_full_n_i_2__11_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__13_n_0 ;
  wire \mOutPtr[1]_i_1__1_n_0 ;
  wire \mOutPtr[2]_i_1__25_n_0 ;
  wire \mOutPtr[3]_i_1__11_n_0 ;
  wire \mOutPtr[4]_i_1__1_n_0 ;
  wire \mOutPtr[4]_i_2__3_n_0 ;
  wire \mOutPtr[4]_i_3__1_n_0 ;
  wire [4:0]mOutPtr_reg__0;
  wire [15:0]out;

  m3_for_arty_a7_threshold2_0_1_fifo_w16_d10_A_shiftReg U_fifo_w16_d10_A_ram
       (.Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .img_erode_rows_V_c_full_n(img_erode_rows_V_c_full_n),
        .\img_rows_V_read_reg_254_reg[0] (U_fifo_w16_d10_A_ram_n_0),
        .\int_rows_reg[15] (Q),
        .internal_full_n_reg(internal_full_n_reg_0),
        .out(out));
  LUT6 #(
    .INIT(64'hA8A0AAA0AAA0AAA0)) 
    internal_empty_n_i_1__13
       (.I0(ap_rst_n),
        .I1(mOutPtr_reg__0[3]),
        .I2(U_fifo_w16_d10_A_ram_n_0),
        .I3(img_erode_rows_V_c_empty_n),
        .I4(Mat2AXIvideo_U0_img_cols_V_read),
        .I5(internal_full_n_i_2__11_n_0),
        .O(internal_empty_n_i_1__13_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__13_n_0),
        .Q(img_erode_rows_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFF5DDDDDDD)) 
    internal_full_n_i_1__13
       (.I0(ap_rst_n),
        .I1(img_erode_rows_V_c_full_n),
        .I2(mOutPtr_reg__0[3]),
        .I3(internal_full_n_i_2__11_n_0),
        .I4(U_fifo_w16_d10_A_ram_n_0),
        .I5(internal_empty_n_reg_0),
        .O(internal_full_n_i_1__13_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    internal_full_n_i_2__11
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr_reg__0[1]),
        .I2(mOutPtr_reg__0[4]),
        .I3(mOutPtr_reg__0[2]),
        .O(internal_full_n_i_2__11_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__13_n_0),
        .Q(img_erode_rows_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__13 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__13_n_0 ));
  LUT5 #(
    .INIT(32'h40BFBF40)) 
    \mOutPtr[1]_i_1__1 
       (.I0(U_fifo_w16_d10_A_ram_n_0),
        .I1(img_erode_rows_V_c_empty_n),
        .I2(Mat2AXIvideo_U0_img_cols_V_read),
        .I3(mOutPtr_reg__0[0]),
        .I4(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h6555AAAAAAAA9AAA)) 
    \mOutPtr[2]_i_1__25 
       (.I0(mOutPtr_reg__0[2]),
        .I1(U_fifo_w16_d10_A_ram_n_0),
        .I2(img_erode_rows_V_c_empty_n),
        .I3(Mat2AXIvideo_U0_img_cols_V_read),
        .I4(mOutPtr_reg__0[0]),
        .I5(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT5 #(
    .INIT(32'hF708EF10)) 
    \mOutPtr[3]_i_1__11 
       (.I0(mOutPtr_reg__0[1]),
        .I1(mOutPtr_reg__0[0]),
        .I2(\mOutPtr[4]_i_3__1_n_0 ),
        .I3(mOutPtr_reg__0[3]),
        .I4(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_1__11_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \mOutPtr[4]_i_1__1 
       (.I0(U_fifo_w16_d10_A_ram_n_0),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(img_erode_cols_V_c_empty_n),
        .I3(img_erode_rows_V_c_empty_n),
        .I4(Mat2AXIvideo_U0_ap_start),
        .O(\mOutPtr[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA96AAAAAAA)) 
    \mOutPtr[4]_i_2__3 
       (.I0(mOutPtr_reg__0[4]),
        .I1(mOutPtr_reg__0[3]),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .I4(mOutPtr_reg__0[0]),
        .I5(\mOutPtr[4]_i_3__1_n_0 ),
        .O(\mOutPtr[4]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \mOutPtr[4]_i_3__1 
       (.I0(\ap_CS_fsm_reg[0] ),
        .I1(img_erode_cols_V_c_empty_n),
        .I2(img_erode_rows_V_c_empty_n),
        .I3(Mat2AXIvideo_U0_ap_start),
        .I4(U_fifo_w16_d10_A_ram_n_0),
        .O(\mOutPtr[4]_i_3__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_0 ),
        .D(\mOutPtr[0]_i_1__13_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_0 ),
        .D(\mOutPtr[1]_i_1__1_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_0 ),
        .D(\mOutPtr[2]_i_1__25_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_0 ),
        .D(\mOutPtr[3]_i_1__11_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_0 ),
        .D(\mOutPtr[4]_i_2__3_n_0 ),
        .Q(mOutPtr_reg__0[4]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d10_A_shiftReg" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w16_d10_A_shiftReg
   (\img_rows_V_read_reg_254_reg[0] ,
    out,
    img_erode_rows_V_c_full_n,
    internal_full_n_reg,
    Q,
    \int_rows_reg[15] ,
    ap_clk);
  output \img_rows_V_read_reg_254_reg[0] ;
  output [15:0]out;
  input img_erode_rows_V_c_full_n;
  input internal_full_n_reg;
  input [4:0]Q;
  input [15:0]\int_rows_reg[15] ;
  input ap_clk;

  wire [4:0]Q;
  wire ap_clk;
  wire img_erode_rows_V_c_full_n;
  wire \img_rows_V_read_reg_254_reg[0] ;
  wire [15:0]\int_rows_reg[15] ;
  wire internal_full_n_reg;
  wire [15:0]out;
  wire [3:0]shiftReg_addr;

  (* srl_bus_name = "inst/\img_erode_rows_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\img_erode_rows_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9][0]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][0]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(\img_rows_V_read_reg_254_reg[0] ),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[9][0]_srl10_i_1 
       (.I0(img_erode_rows_V_c_full_n),
        .I1(internal_full_n_reg),
        .O(\img_rows_V_read_reg_254_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[9][0]_srl10_i_2 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[9][0]_srl10_i_3 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[9][0]_srl10_i_4 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(shiftReg_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[9][0]_srl10_i_5 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(shiftReg_addr[3]));
  (* srl_bus_name = "inst/\img_erode_rows_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\img_erode_rows_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9][10]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][10]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(\img_rows_V_read_reg_254_reg[0] ),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img_erode_rows_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\img_erode_rows_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9][11]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][11]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(\img_rows_V_read_reg_254_reg[0] ),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img_erode_rows_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\img_erode_rows_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9][12]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][12]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(\img_rows_V_read_reg_254_reg[0] ),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\img_erode_rows_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\img_erode_rows_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9][13]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][13]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(\img_rows_V_read_reg_254_reg[0] ),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\img_erode_rows_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\img_erode_rows_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9][14]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][14]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(\img_rows_V_read_reg_254_reg[0] ),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\img_erode_rows_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\img_erode_rows_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9][15]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][15]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(\img_rows_V_read_reg_254_reg[0] ),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\img_erode_rows_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\img_erode_rows_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9][1]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][1]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(\img_rows_V_read_reg_254_reg[0] ),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_erode_rows_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\img_erode_rows_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9][2]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][2]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(\img_rows_V_read_reg_254_reg[0] ),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img_erode_rows_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\img_erode_rows_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9][3]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][3]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(\img_rows_V_read_reg_254_reg[0] ),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_erode_rows_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\img_erode_rows_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9][4]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][4]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(\img_rows_V_read_reg_254_reg[0] ),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img_erode_rows_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\img_erode_rows_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9][5]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][5]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(\img_rows_V_read_reg_254_reg[0] ),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img_erode_rows_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\img_erode_rows_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9][6]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][6]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(\img_rows_V_read_reg_254_reg[0] ),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img_erode_rows_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\img_erode_rows_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9][7]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][7]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(\img_rows_V_read_reg_254_reg[0] ),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\img_erode_rows_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\img_erode_rows_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9][8]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][8]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(\img_rows_V_read_reg_254_reg[0] ),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img_erode_rows_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\img_erode_rows_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9][9]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][9]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(\img_rows_V_read_reg_254_reg[0] ),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d10_A_shiftReg" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w16_d10_A_shiftReg_56
   (\img_cols_V_read_reg_259_reg[0] ,
    out,
    img_erode_cols_V_c_full_n,
    internal_full_n_reg,
    Q,
    \int_cols_reg[15] ,
    ap_clk);
  output \img_cols_V_read_reg_259_reg[0] ;
  output [15:0]out;
  input img_erode_cols_V_c_full_n;
  input internal_full_n_reg;
  input [4:0]Q;
  input [15:0]\int_cols_reg[15] ;
  input ap_clk;

  wire [4:0]Q;
  wire ap_clk;
  wire \img_cols_V_read_reg_259_reg[0] ;
  wire img_erode_cols_V_c_full_n;
  wire [15:0]\int_cols_reg[15] ;
  wire internal_full_n_reg;
  wire [15:0]out;
  wire [3:0]shiftReg_addr;

  (* srl_bus_name = "inst/\img_erode_cols_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\img_erode_cols_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9][0]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][0]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(\img_cols_V_read_reg_259_reg[0] ),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[9][0]_srl10_i_1__0 
       (.I0(img_erode_cols_V_c_full_n),
        .I1(internal_full_n_reg),
        .O(\img_cols_V_read_reg_259_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[9][0]_srl10_i_2__0 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[9][0]_srl10_i_3__0 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[9][0]_srl10_i_4__0 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(shiftReg_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[9][0]_srl10_i_5__0 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(shiftReg_addr[3]));
  (* srl_bus_name = "inst/\img_erode_cols_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\img_erode_cols_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9][10]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][10]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(\img_cols_V_read_reg_259_reg[0] ),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img_erode_cols_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\img_erode_cols_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9][11]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][11]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(\img_cols_V_read_reg_259_reg[0] ),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img_erode_cols_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\img_erode_cols_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9][12]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][12]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(\img_cols_V_read_reg_259_reg[0] ),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\img_erode_cols_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\img_erode_cols_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9][13]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][13]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(\img_cols_V_read_reg_259_reg[0] ),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\img_erode_cols_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\img_erode_cols_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9][14]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][14]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(\img_cols_V_read_reg_259_reg[0] ),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\img_erode_cols_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\img_erode_cols_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9][15]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][15]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(\img_cols_V_read_reg_259_reg[0] ),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\img_erode_cols_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\img_erode_cols_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9][1]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][1]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(\img_cols_V_read_reg_259_reg[0] ),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_erode_cols_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\img_erode_cols_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9][2]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][2]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(\img_cols_V_read_reg_259_reg[0] ),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img_erode_cols_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\img_erode_cols_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9][3]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][3]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(\img_cols_V_read_reg_259_reg[0] ),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_erode_cols_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\img_erode_cols_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9][4]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][4]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(\img_cols_V_read_reg_259_reg[0] ),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img_erode_cols_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\img_erode_cols_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9][5]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][5]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(\img_cols_V_read_reg_259_reg[0] ),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img_erode_cols_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\img_erode_cols_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9][6]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][6]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(\img_cols_V_read_reg_259_reg[0] ),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img_erode_cols_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\img_erode_cols_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9][7]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][7]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(\img_cols_V_read_reg_259_reg[0] ),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\img_erode_cols_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\img_erode_cols_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9][8]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][8]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(\img_cols_V_read_reg_259_reg[0] ),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img_erode_cols_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\img_erode_cols_V_c_U/U_fifo_w16_d10_A_ram/SRL_SIG_reg[9][9]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][9]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(\img_cols_V_read_reg_259_reg[0] ),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d2_A" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w16_d2_A
   (img_0_cols_V_c66_full_n,
    img_0_cols_V_c66_empty_n,
    \p_src_cols_V_read_reg_163_reg[15] ,
    ap_clk,
    ap_rst_n,
    internal_full_n_reg_0,
    GaussianBlur_U0_p_src_cols_V_read,
    AXIvideo2Mat_U0_img_cols_V_read,
    img_0_rows_V_c65_empty_n,
    GaussianBlur_U0_ap_start,
    Q,
    SS,
    D);
  output img_0_cols_V_c66_full_n;
  output img_0_cols_V_c66_empty_n;
  output [15:0]\p_src_cols_V_read_reg_163_reg[15] ;
  input ap_clk;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input GaussianBlur_U0_p_src_cols_V_read;
  input AXIvideo2Mat_U0_img_cols_V_read;
  input img_0_rows_V_c65_empty_n;
  input GaussianBlur_U0_ap_start;
  input [0:0]Q;
  input [0:0]SS;
  input [15:0]D;

  wire AXIvideo2Mat_U0_img_cols_V_read;
  wire [15:0]D;
  wire GaussianBlur_U0_ap_start;
  wire GaussianBlur_U0_p_src_cols_V_read;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire img_0_cols_V_c66_empty_n;
  wire img_0_cols_V_c66_full_n;
  wire img_0_rows_V_c65_empty_n;
  wire internal_empty_n_i_1__25_n_0;
  wire internal_full_n_i_1__25_n_0;
  wire internal_full_n_i_2__38_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__25_n_0 ;
  wire \mOutPtr[1]_i_1__7_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [15:0]\p_src_cols_V_read_reg_163_reg[15] ;

  m3_for_arty_a7_threshold2_0_1_fifo_w16_d2_A_shiftReg_73 U_fifo_w16_d2_A_ram
       (.AXIvideo2Mat_U0_img_cols_V_read(AXIvideo2Mat_U0_img_cols_V_read),
        .D(D),
        .ap_clk(ap_clk),
        .internal_full_n_reg(img_0_cols_V_c66_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .\p_src_cols_V_read_reg_163_reg[15] (\p_src_cols_V_read_reg_163_reg[15] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__25
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(img_0_cols_V_c66_empty_n),
        .I3(GaussianBlur_U0_p_src_cols_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__25_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__25_n_0),
        .Q(img_0_cols_V_c66_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__25
       (.I0(internal_full_n_i_2__38_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(img_0_cols_V_c66_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__25_n_0));
  LUT6 #(
    .INIT(64'h7FFF000000000000)) 
    internal_full_n_i_2__38
       (.I0(img_0_cols_V_c66_empty_n),
        .I1(Q),
        .I2(GaussianBlur_U0_ap_start),
        .I3(img_0_rows_V_c65_empty_n),
        .I4(img_0_cols_V_c66_full_n),
        .I5(AXIvideo2Mat_U0_img_cols_V_read),
        .O(internal_full_n_i_2__38_n_0));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    internal_full_n_i_3__11
       (.I0(img_0_rows_V_c65_empty_n),
        .I1(GaussianBlur_U0_ap_start),
        .I2(Q),
        .I3(img_0_cols_V_c66_empty_n),
        .I4(AXIvideo2Mat_U0_img_cols_V_read),
        .I5(img_0_cols_V_c66_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__25_n_0),
        .Q(img_0_cols_V_c66_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__25 
       (.I0(img_0_cols_V_c66_empty_n),
        .I1(GaussianBlur_U0_p_src_cols_V_read),
        .I2(img_0_cols_V_c66_full_n),
        .I3(AXIvideo2Mat_U0_img_cols_V_read),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__25_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__7 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(AXIvideo2Mat_U0_img_cols_V_read),
        .I2(img_0_cols_V_c66_full_n),
        .I3(GaussianBlur_U0_p_src_cols_V_read),
        .I4(img_0_cols_V_c66_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__7_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__25_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d2_A" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w16_d2_A_0
   (img_0_cols_V_c_empty_n,
    img_0_cols_V_c_full_n,
    D,
    AXIvideo2Mat_U0_img_cols_V_read,
    internal_full_n_reg_0,
    SS,
    ap_clk,
    Q,
    ap_rst_n,
    internal_full_n_reg_1);
  output img_0_cols_V_c_empty_n;
  output img_0_cols_V_c_full_n;
  output [15:0]D;
  input AXIvideo2Mat_U0_img_cols_V_read;
  input internal_full_n_reg_0;
  input [0:0]SS;
  input ap_clk;
  input [15:0]Q;
  input ap_rst_n;
  input internal_full_n_reg_1;

  wire AXIvideo2Mat_U0_img_cols_V_read;
  wire [15:0]D;
  wire [15:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire img_0_cols_V_c_empty_n;
  wire img_0_cols_V_c_full_n;
  wire internal_empty_n_i_1__0_n_0;
  wire internal_full_n_i_1__0_n_0;
  wire internal_full_n_i_2__31_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__0_n_0 ;
  wire \mOutPtr[1]_i_1__0_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;

  m3_for_arty_a7_threshold2_0_1_fifo_w16_d2_A_shiftReg_72 U_fifo_w16_d2_A_ram
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .internal_full_n_reg(img_0_cols_V_c_full_n),
        .internal_full_n_reg_0(internal_full_n_reg_0),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__0
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_1),
        .I2(img_0_cols_V_c_empty_n),
        .I3(AXIvideo2Mat_U0_img_cols_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_0),
        .Q(img_0_cols_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__0
       (.I0(internal_full_n_i_2__31_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(img_0_cols_V_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    internal_full_n_i_2__31
       (.I0(img_0_cols_V_c_empty_n),
        .I1(AXIvideo2Mat_U0_img_cols_V_read),
        .I2(img_0_cols_V_c_full_n),
        .I3(internal_full_n_reg_0),
        .O(internal_full_n_i_2__31_n_0));
  LUT4 #(
    .INIT(16'h8088)) 
    internal_full_n_i_3__6
       (.I0(AXIvideo2Mat_U0_img_cols_V_read),
        .I1(img_0_cols_V_c_empty_n),
        .I2(internal_full_n_reg_0),
        .I3(img_0_cols_V_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_0),
        .Q(img_0_cols_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1__0 
       (.I0(img_0_cols_V_c_empty_n),
        .I1(AXIvideo2Mat_U0_img_cols_V_read),
        .I2(img_0_cols_V_c_full_n),
        .I3(internal_full_n_reg_0),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(internal_full_n_reg_0),
        .I2(img_0_cols_V_c_full_n),
        .I3(AXIvideo2Mat_U0_img_cols_V_read),
        .I4(img_0_cols_V_c_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d2_A" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w16_d2_A_20
   (img_hls_cols_V_c68_full_n,
    img_hls_cols_V_c68_empty_n,
    \extLd20_cast30_i_reg_1043_reg[15] ,
    D,
    \tmp_57_i_reg_1058_reg[9] ,
    ap_clk,
    ap_rst_n,
    Dilate_U0_p_src_rows_V_read,
    And_3_U0_dst_rows_V_read,
    internal_full_n_reg_0,
    SS,
    if_dout);
  output img_hls_cols_V_c68_full_n;
  output img_hls_cols_V_c68_empty_n;
  output [15:0]\extLd20_cast30_i_reg_1043_reg[15] ;
  output [16:0]D;
  output [9:0]\tmp_57_i_reg_1058_reg[9] ;
  input ap_clk;
  input ap_rst_n;
  input Dilate_U0_p_src_rows_V_read;
  input And_3_U0_dst_rows_V_read;
  input internal_full_n_reg_0;
  input [0:0]SS;
  input [15:0]if_dout;

  wire And_3_U0_dst_rows_V_read;
  wire [16:0]D;
  wire Dilate_U0_p_src_rows_V_read;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [15:0]\extLd20_cast30_i_reg_1043_reg[15] ;
  wire [15:0]if_dout;
  wire img_hls_cols_V_c68_empty_n;
  wire img_hls_cols_V_c68_full_n;
  wire internal_empty_n_i_1__40_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__40_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__40_n_0 ;
  wire \mOutPtr[1]_i_1__22_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [9:0]\tmp_57_i_reg_1058_reg[9] ;

  m3_for_arty_a7_threshold2_0_1_fifo_w16_d2_A_shiftReg_50 U_fifo_w16_d2_A_ram
       (.And_3_U0_dst_rows_V_read(And_3_U0_dst_rows_V_read),
        .D(D),
        .ap_clk(ap_clk),
        .\extLd20_cast30_i_reg_1043_reg[15] (\extLd20_cast30_i_reg_1043_reg[15] ),
        .if_dout(if_dout),
        .internal_full_n_reg(img_hls_cols_V_c68_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .\tmp_57_i_reg_1058_reg[9] (\tmp_57_i_reg_1058_reg[9] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__40
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(img_hls_cols_V_c68_empty_n),
        .I3(Dilate_U0_p_src_rows_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__40_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__40_n_0),
        .Q(img_hls_cols_V_c68_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__40
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Dilate_U0_p_src_rows_V_read),
        .I3(img_hls_cols_V_c68_empty_n),
        .I4(And_3_U0_dst_rows_V_read),
        .I5(img_hls_cols_V_c68_full_n),
        .O(internal_full_n_i_1__40_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__20
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__40_n_0),
        .Q(img_hls_cols_V_c68_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__40 
       (.I0(img_hls_cols_V_c68_empty_n),
        .I1(Dilate_U0_p_src_rows_V_read),
        .I2(img_hls_cols_V_c68_full_n),
        .I3(And_3_U0_dst_rows_V_read),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__40_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__22 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(And_3_U0_dst_rows_V_read),
        .I2(img_hls_cols_V_c68_full_n),
        .I3(Dilate_U0_p_src_rows_V_read),
        .I4(img_hls_cols_V_c68_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__22_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__40_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__22_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d2_A" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w16_d2_A_22
   (img_hls_rows_V_c67_full_n,
    img_hls_rows_V_c67_empty_n,
    \extLd_cast31_i_reg_1034_reg[15] ,
    \tmp_reg_1070_reg[1] ,
    D,
    ap_clk,
    ap_rst_n,
    Dilate_U0_p_src_rows_V_read,
    And_3_U0_dst_rows_V_read,
    internal_full_n_reg_0,
    SS,
    if_dout);
  output img_hls_rows_V_c67_full_n;
  output img_hls_rows_V_c67_empty_n;
  output [15:0]\extLd_cast31_i_reg_1034_reg[15] ;
  output [1:0]\tmp_reg_1070_reg[1] ;
  output [16:0]D;
  input ap_clk;
  input ap_rst_n;
  input Dilate_U0_p_src_rows_V_read;
  input And_3_U0_dst_rows_V_read;
  input internal_full_n_reg_0;
  input [0:0]SS;
  input [15:0]if_dout;

  wire And_3_U0_dst_rows_V_read;
  wire [16:0]D;
  wire Dilate_U0_p_src_rows_V_read;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [15:0]\extLd_cast31_i_reg_1034_reg[15] ;
  wire [15:0]if_dout;
  wire img_hls_rows_V_c67_empty_n;
  wire img_hls_rows_V_c67_full_n;
  wire internal_empty_n_i_1__39_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__39_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__39_n_0 ;
  wire \mOutPtr[1]_i_1__21_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [1:0]\tmp_reg_1070_reg[1] ;

  m3_for_arty_a7_threshold2_0_1_fifo_w16_d2_A_shiftReg U_fifo_w16_d2_A_ram
       (.And_3_U0_dst_rows_V_read(And_3_U0_dst_rows_V_read),
        .D(D),
        .ap_clk(ap_clk),
        .\extLd_cast31_i_reg_1034_reg[15] (\extLd_cast31_i_reg_1034_reg[15] ),
        .if_dout(if_dout),
        .internal_full_n_reg(img_hls_rows_V_c67_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .\tmp_reg_1070_reg[1] (\tmp_reg_1070_reg[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__39
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(img_hls_rows_V_c67_empty_n),
        .I3(Dilate_U0_p_src_rows_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__39_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__39_n_0),
        .Q(img_hls_rows_V_c67_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__39
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Dilate_U0_p_src_rows_V_read),
        .I3(img_hls_rows_V_c67_empty_n),
        .I4(And_3_U0_dst_rows_V_read),
        .I5(img_hls_rows_V_c67_full_n),
        .O(internal_full_n_i_1__39_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__19
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__39_n_0),
        .Q(img_hls_rows_V_c67_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__39 
       (.I0(img_hls_rows_V_c67_empty_n),
        .I1(Dilate_U0_p_src_rows_V_read),
        .I2(img_hls_rows_V_c67_full_n),
        .I3(And_3_U0_dst_rows_V_read),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__39_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__21 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(And_3_U0_dst_rows_V_read),
        .I2(img_hls_rows_V_c67_full_n),
        .I3(Dilate_U0_p_src_rows_V_read),
        .I4(img_hls_rows_V_c67_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__21_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__39_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__21_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d2_A" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w16_d2_A_3
   (img_0_rows_V_c65_full_n,
    img_0_rows_V_c65_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    internal_full_n_reg_0,
    GaussianBlur_U0_p_src_cols_V_read,
    AXIvideo2Mat_U0_img_cols_V_read,
    img_0_cols_V_c66_empty_n,
    GaussianBlur_U0_ap_start,
    Q,
    SS,
    \SRL_SIG_reg[1][15] );
  output img_0_rows_V_c65_full_n;
  output img_0_rows_V_c65_empty_n;
  output [15:0]D;
  input ap_clk;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input GaussianBlur_U0_p_src_cols_V_read;
  input AXIvideo2Mat_U0_img_cols_V_read;
  input img_0_cols_V_c66_empty_n;
  input GaussianBlur_U0_ap_start;
  input [0:0]Q;
  input [0:0]SS;
  input [15:0]\SRL_SIG_reg[1][15] ;

  wire AXIvideo2Mat_U0_img_cols_V_read;
  wire [15:0]D;
  wire GaussianBlur_U0_ap_start;
  wire GaussianBlur_U0_p_src_cols_V_read;
  wire [0:0]Q;
  wire [15:0]\SRL_SIG_reg[1][15] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire img_0_cols_V_c66_empty_n;
  wire img_0_rows_V_c65_empty_n;
  wire img_0_rows_V_c65_full_n;
  wire internal_empty_n_i_1__24_n_0;
  wire internal_full_n_i_1__24_n_0;
  wire internal_full_n_i_2__39_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__24_n_0 ;
  wire \mOutPtr[1]_i_1__6_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;

  m3_for_arty_a7_threshold2_0_1_fifo_w16_d2_A_shiftReg_68 U_fifo_w16_d2_A_ram
       (.AXIvideo2Mat_U0_img_cols_V_read(AXIvideo2Mat_U0_img_cols_V_read),
        .D(D),
        .\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .ap_clk(ap_clk),
        .internal_full_n_reg(img_0_rows_V_c65_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__24
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(img_0_rows_V_c65_empty_n),
        .I3(GaussianBlur_U0_p_src_cols_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__24_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__24_n_0),
        .Q(img_0_rows_V_c65_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__24
       (.I0(internal_full_n_i_2__39_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(img_0_rows_V_c65_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__24_n_0));
  LUT6 #(
    .INIT(64'h7FFF000000000000)) 
    internal_full_n_i_2__39
       (.I0(img_0_rows_V_c65_empty_n),
        .I1(Q),
        .I2(GaussianBlur_U0_ap_start),
        .I3(img_0_cols_V_c66_empty_n),
        .I4(img_0_rows_V_c65_full_n),
        .I5(AXIvideo2Mat_U0_img_cols_V_read),
        .O(internal_full_n_i_2__39_n_0));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    internal_full_n_i_3__10
       (.I0(img_0_cols_V_c66_empty_n),
        .I1(GaussianBlur_U0_ap_start),
        .I2(Q),
        .I3(img_0_rows_V_c65_empty_n),
        .I4(AXIvideo2Mat_U0_img_cols_V_read),
        .I5(img_0_rows_V_c65_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__24_n_0),
        .Q(img_0_rows_V_c65_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__24 
       (.I0(img_0_rows_V_c65_empty_n),
        .I1(GaussianBlur_U0_p_src_cols_V_read),
        .I2(img_0_rows_V_c65_full_n),
        .I3(AXIvideo2Mat_U0_img_cols_V_read),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__24_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__6 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(AXIvideo2Mat_U0_img_cols_V_read),
        .I2(img_0_rows_V_c65_full_n),
        .I3(GaussianBlur_U0_p_src_cols_V_read),
        .I4(img_0_rows_V_c65_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__6_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__24_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d2_A" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w16_d2_A_4
   (\mOutPtr_reg[0]_0 ,
    img_0_rows_V_c_full_n,
    img_0_rows_V_c_empty_n,
    \SRL_SIG_reg[0][15] ,
    img_0_cols_V_c_full_n,
    max_v_c_full_n,
    min_v_c_full_n,
    internal_full_n_reg_0,
    AXIvideo2Mat_U0_img_cols_V_read,
    internal_full_n_reg_1,
    SS,
    ap_clk,
    Q,
    ap_rst_n,
    internal_full_n_reg_2);
  output \mOutPtr_reg[0]_0 ;
  output img_0_rows_V_c_full_n;
  output img_0_rows_V_c_empty_n;
  output [15:0]\SRL_SIG_reg[0][15] ;
  input img_0_cols_V_c_full_n;
  input max_v_c_full_n;
  input min_v_c_full_n;
  input internal_full_n_reg_0;
  input AXIvideo2Mat_U0_img_cols_V_read;
  input internal_full_n_reg_1;
  input [0:0]SS;
  input ap_clk;
  input [15:0]Q;
  input ap_rst_n;
  input internal_full_n_reg_2;

  wire AXIvideo2Mat_U0_img_cols_V_read;
  wire [15:0]Q;
  wire [15:0]\SRL_SIG_reg[0][15] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire img_0_cols_V_c_full_n;
  wire img_0_rows_V_c_empty_n;
  wire img_0_rows_V_c_full_n;
  wire internal_empty_n_i_1_n_0;
  wire internal_full_n_i_1_n_0;
  wire internal_full_n_i_2__30_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire max_v_c_full_n;
  wire min_v_c_full_n;

  m3_for_arty_a7_threshold2_0_1_fifo_w16_d2_A_shiftReg_67 U_fifo_w16_d2_A_ram
       (.Q(Q),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .ap_clk(ap_clk),
        .internal_full_n_reg(img_0_rows_V_c_full_n),
        .internal_full_n_reg_0(internal_full_n_reg_1),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    int_ap_ready_i_7
       (.I0(img_0_rows_V_c_full_n),
        .I1(img_0_cols_V_c_full_n),
        .I2(max_v_c_full_n),
        .I3(min_v_c_full_n),
        .I4(internal_full_n_reg_0),
        .O(\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_2),
        .I2(img_0_rows_V_c_empty_n),
        .I3(AXIvideo2Mat_U0_img_cols_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_0),
        .Q(img_0_rows_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1
       (.I0(internal_full_n_i_2__30_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(img_0_rows_V_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    internal_full_n_i_2__30
       (.I0(img_0_rows_V_c_empty_n),
        .I1(AXIvideo2Mat_U0_img_cols_V_read),
        .I2(img_0_rows_V_c_full_n),
        .I3(internal_full_n_reg_1),
        .O(internal_full_n_i_2__30_n_0));
  LUT4 #(
    .INIT(16'h8088)) 
    internal_full_n_i_3__5
       (.I0(AXIvideo2Mat_U0_img_cols_V_read),
        .I1(img_0_rows_V_c_empty_n),
        .I2(internal_full_n_reg_1),
        .I3(img_0_rows_V_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_0),
        .Q(img_0_rows_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1 
       (.I0(img_0_rows_V_c_empty_n),
        .I1(AXIvideo2Mat_U0_img_cols_V_read),
        .I2(img_0_rows_V_c_full_n),
        .I3(internal_full_n_reg_1),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(internal_full_n_reg_1),
        .I2(img_0_rows_V_c_full_n),
        .I3(AXIvideo2Mat_U0_img_cols_V_read),
        .I4(img_0_rows_V_c_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d2_A_shiftReg" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w16_d2_A_shiftReg
   (\extLd_cast31_i_reg_1034_reg[15] ,
    \tmp_reg_1070_reg[1] ,
    D,
    internal_full_n_reg,
    And_3_U0_dst_rows_V_read,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    if_dout,
    ap_clk);
  output [15:0]\extLd_cast31_i_reg_1034_reg[15] ;
  output [1:0]\tmp_reg_1070_reg[1] ;
  output [16:0]D;
  input internal_full_n_reg;
  input And_3_U0_dst_rows_V_read;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [15:0]if_dout;
  input ap_clk;

  wire And_3_U0_dst_rows_V_read;
  wire [16:0]D;
  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [15:0]\extLd_cast31_i_reg_1034_reg[15] ;
  wire [15:0]if_dout;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;
  wire \tmp_56_i_reg_1053[11]_i_2_n_0 ;
  wire \tmp_56_i_reg_1053[11]_i_3_n_0 ;
  wire \tmp_56_i_reg_1053[11]_i_4_n_0 ;
  wire \tmp_56_i_reg_1053[11]_i_5_n_0 ;
  wire \tmp_56_i_reg_1053[15]_i_2_n_0 ;
  wire \tmp_56_i_reg_1053[15]_i_3_n_0 ;
  wire \tmp_56_i_reg_1053[15]_i_4_n_0 ;
  wire \tmp_56_i_reg_1053[15]_i_5_n_0 ;
  wire \tmp_56_i_reg_1053[3]_i_2_n_0 ;
  wire \tmp_56_i_reg_1053[3]_i_3_n_0 ;
  wire \tmp_56_i_reg_1053[3]_i_4_n_0 ;
  wire \tmp_56_i_reg_1053[3]_i_5_n_0 ;
  wire \tmp_56_i_reg_1053[3]_i_6_n_0 ;
  wire \tmp_56_i_reg_1053[7]_i_2_n_0 ;
  wire \tmp_56_i_reg_1053[7]_i_3_n_0 ;
  wire \tmp_56_i_reg_1053[7]_i_4_n_0 ;
  wire \tmp_56_i_reg_1053[7]_i_5_n_0 ;
  wire \tmp_56_i_reg_1053_reg[11]_i_1_n_0 ;
  wire \tmp_56_i_reg_1053_reg[11]_i_1_n_1 ;
  wire \tmp_56_i_reg_1053_reg[11]_i_1_n_2 ;
  wire \tmp_56_i_reg_1053_reg[11]_i_1_n_3 ;
  wire \tmp_56_i_reg_1053_reg[15]_i_1_n_0 ;
  wire \tmp_56_i_reg_1053_reg[15]_i_1_n_1 ;
  wire \tmp_56_i_reg_1053_reg[15]_i_1_n_2 ;
  wire \tmp_56_i_reg_1053_reg[15]_i_1_n_3 ;
  wire \tmp_56_i_reg_1053_reg[3]_i_1_n_0 ;
  wire \tmp_56_i_reg_1053_reg[3]_i_1_n_1 ;
  wire \tmp_56_i_reg_1053_reg[3]_i_1_n_2 ;
  wire \tmp_56_i_reg_1053_reg[3]_i_1_n_3 ;
  wire \tmp_56_i_reg_1053_reg[7]_i_1_n_0 ;
  wire \tmp_56_i_reg_1053_reg[7]_i_1_n_1 ;
  wire \tmp_56_i_reg_1053_reg[7]_i_1_n_2 ;
  wire \tmp_56_i_reg_1053_reg[7]_i_1_n_3 ;
  wire [1:0]\tmp_reg_1070_reg[1] ;
  wire [3:1]\NLW_tmp_56_i_reg_1053_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_56_i_reg_1053_reg[16]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][15]_i_1__3 
       (.I0(internal_full_n_reg),
        .I1(And_3_U0_dst_rows_V_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_dout[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_dout[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_dout[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_dout[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_dout[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_dout[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_dout[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_dout[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_dout[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_dout[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_dout[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_dout[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_dout[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_dout[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_dout[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_dout[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \extLd_cast31_i_reg_1034[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\extLd_cast31_i_reg_1034_reg[15] [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \extLd_cast31_i_reg_1034[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\extLd_cast31_i_reg_1034_reg[15] [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \extLd_cast31_i_reg_1034[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\extLd_cast31_i_reg_1034_reg[15] [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \extLd_cast31_i_reg_1034[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\extLd_cast31_i_reg_1034_reg[15] [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \extLd_cast31_i_reg_1034[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\extLd_cast31_i_reg_1034_reg[15] [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \extLd_cast31_i_reg_1034[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\extLd_cast31_i_reg_1034_reg[15] [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \extLd_cast31_i_reg_1034[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\extLd_cast31_i_reg_1034_reg[15] [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \extLd_cast31_i_reg_1034[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\extLd_cast31_i_reg_1034_reg[15] [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \extLd_cast31_i_reg_1034[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\extLd_cast31_i_reg_1034_reg[15] [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \extLd_cast31_i_reg_1034[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\extLd_cast31_i_reg_1034_reg[15] [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \extLd_cast31_i_reg_1034[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\extLd_cast31_i_reg_1034_reg[15] [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \extLd_cast31_i_reg_1034[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\extLd_cast31_i_reg_1034_reg[15] [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \extLd_cast31_i_reg_1034[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\extLd_cast31_i_reg_1034_reg[15] [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \extLd_cast31_i_reg_1034[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\extLd_cast31_i_reg_1034_reg[15] [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \extLd_cast31_i_reg_1034[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\extLd_cast31_i_reg_1034_reg[15] [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \extLd_cast31_i_reg_1034[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\extLd_cast31_i_reg_1034_reg[15] [9]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_56_i_reg_1053[11]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_56_i_reg_1053[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_56_i_reg_1053[11]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_56_i_reg_1053[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_56_i_reg_1053[11]_i_4 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_56_i_reg_1053[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_56_i_reg_1053[11]_i_5 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_56_i_reg_1053[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_56_i_reg_1053[15]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_56_i_reg_1053[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_56_i_reg_1053[15]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_56_i_reg_1053[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_56_i_reg_1053[15]_i_4 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_56_i_reg_1053[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_56_i_reg_1053[15]_i_5 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_56_i_reg_1053[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_56_i_reg_1053[3]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_56_i_reg_1053[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_56_i_reg_1053[3]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_56_i_reg_1053[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_56_i_reg_1053[3]_i_4 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_56_i_reg_1053[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_56_i_reg_1053[3]_i_5 
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0]_0 [1]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(\tmp_56_i_reg_1053[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_56_i_reg_1053[3]_i_6 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_56_i_reg_1053[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_56_i_reg_1053[7]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_56_i_reg_1053[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_56_i_reg_1053[7]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_56_i_reg_1053[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_56_i_reg_1053[7]_i_4 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_56_i_reg_1053[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_56_i_reg_1053[7]_i_5 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_56_i_reg_1053[7]_i_5_n_0 ));
  CARRY4 \tmp_56_i_reg_1053_reg[11]_i_1 
       (.CI(\tmp_56_i_reg_1053_reg[7]_i_1_n_0 ),
        .CO({\tmp_56_i_reg_1053_reg[11]_i_1_n_0 ,\tmp_56_i_reg_1053_reg[11]_i_1_n_1 ,\tmp_56_i_reg_1053_reg[11]_i_1_n_2 ,\tmp_56_i_reg_1053_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[11:8]),
        .S({\tmp_56_i_reg_1053[11]_i_2_n_0 ,\tmp_56_i_reg_1053[11]_i_3_n_0 ,\tmp_56_i_reg_1053[11]_i_4_n_0 ,\tmp_56_i_reg_1053[11]_i_5_n_0 }));
  CARRY4 \tmp_56_i_reg_1053_reg[15]_i_1 
       (.CI(\tmp_56_i_reg_1053_reg[11]_i_1_n_0 ),
        .CO({\tmp_56_i_reg_1053_reg[15]_i_1_n_0 ,\tmp_56_i_reg_1053_reg[15]_i_1_n_1 ,\tmp_56_i_reg_1053_reg[15]_i_1_n_2 ,\tmp_56_i_reg_1053_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[15:12]),
        .S({\tmp_56_i_reg_1053[15]_i_2_n_0 ,\tmp_56_i_reg_1053[15]_i_3_n_0 ,\tmp_56_i_reg_1053[15]_i_4_n_0 ,\tmp_56_i_reg_1053[15]_i_5_n_0 }));
  CARRY4 \tmp_56_i_reg_1053_reg[16]_i_1 
       (.CI(\tmp_56_i_reg_1053_reg[15]_i_1_n_0 ),
        .CO({\NLW_tmp_56_i_reg_1053_reg[16]_i_1_CO_UNCONNECTED [3:1],D[16]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_56_i_reg_1053_reg[16]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \tmp_56_i_reg_1053_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_56_i_reg_1053_reg[3]_i_1_n_0 ,\tmp_56_i_reg_1053_reg[3]_i_1_n_1 ,\tmp_56_i_reg_1053_reg[3]_i_1_n_2 ,\tmp_56_i_reg_1053_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_56_i_reg_1053[3]_i_2_n_0 ,1'b0}),
        .O(D[3:0]),
        .S({\tmp_56_i_reg_1053[3]_i_3_n_0 ,\tmp_56_i_reg_1053[3]_i_4_n_0 ,\tmp_56_i_reg_1053[3]_i_5_n_0 ,\tmp_56_i_reg_1053[3]_i_6_n_0 }));
  CARRY4 \tmp_56_i_reg_1053_reg[7]_i_1 
       (.CI(\tmp_56_i_reg_1053_reg[3]_i_1_n_0 ),
        .CO({\tmp_56_i_reg_1053_reg[7]_i_1_n_0 ,\tmp_56_i_reg_1053_reg[7]_i_1_n_1 ,\tmp_56_i_reg_1053_reg[7]_i_1_n_2 ,\tmp_56_i_reg_1053_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[7:4]),
        .S({\tmp_56_i_reg_1053[7]_i_2_n_0 ,\tmp_56_i_reg_1053[7]_i_3_n_0 ,\tmp_56_i_reg_1053[7]_i_4_n_0 ,\tmp_56_i_reg_1053[7]_i_5_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_reg_1070[0]_i_1 
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0]_0 [0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(\tmp_reg_1070_reg[1] [0]));
  LUT6 #(
    .INIT(64'hACAA5C55A3AA5355)) 
    \tmp_reg_1070[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(\SRL_SIG_reg[1]_1 [0]),
        .I2(\mOutPtr_reg[1] ),
        .I3(\mOutPtr_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [1]),
        .I5(\SRL_SIG_reg[1]_1 [1]),
        .O(\tmp_reg_1070_reg[1] [1]));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d2_A_shiftReg" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w16_d2_A_shiftReg_50
   (\extLd20_cast30_i_reg_1043_reg[15] ,
    D,
    \tmp_57_i_reg_1058_reg[9] ,
    internal_full_n_reg,
    And_3_U0_dst_rows_V_read,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    if_dout,
    ap_clk);
  output [15:0]\extLd20_cast30_i_reg_1043_reg[15] ;
  output [16:0]D;
  output [9:0]\tmp_57_i_reg_1058_reg[9] ;
  input internal_full_n_reg;
  input And_3_U0_dst_rows_V_read;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [15:0]if_dout;
  input ap_clk;

  wire And_3_U0_dst_rows_V_read;
  wire [16:0]D;
  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [15:0]\extLd20_cast30_i_reg_1043_reg[15] ;
  wire [15:0]if_dout;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;
  wire \tmp_57_i_reg_1058[4]_i_2_n_0 ;
  wire \tmp_57_i_reg_1058[4]_i_3_n_0 ;
  wire \tmp_57_i_reg_1058[4]_i_4_n_0 ;
  wire \tmp_57_i_reg_1058[4]_i_5_n_0 ;
  wire \tmp_57_i_reg_1058[4]_i_6_n_0 ;
  wire \tmp_57_i_reg_1058[4]_i_7_n_0 ;
  wire \tmp_57_i_reg_1058[4]_i_8_n_0 ;
  wire \tmp_57_i_reg_1058[4]_i_9_n_0 ;
  wire \tmp_57_i_reg_1058[8]_i_2_n_0 ;
  wire \tmp_57_i_reg_1058[8]_i_3_n_0 ;
  wire \tmp_57_i_reg_1058[8]_i_4_n_0 ;
  wire \tmp_57_i_reg_1058[8]_i_5_n_0 ;
  wire \tmp_57_i_reg_1058[8]_i_6_n_0 ;
  wire \tmp_57_i_reg_1058[8]_i_7_n_0 ;
  wire \tmp_57_i_reg_1058[8]_i_8_n_0 ;
  wire \tmp_57_i_reg_1058[8]_i_9_n_0 ;
  wire \tmp_57_i_reg_1058[9]_i_2_n_0 ;
  wire \tmp_57_i_reg_1058_reg[4]_i_1_n_0 ;
  wire \tmp_57_i_reg_1058_reg[4]_i_1_n_1 ;
  wire \tmp_57_i_reg_1058_reg[4]_i_1_n_2 ;
  wire \tmp_57_i_reg_1058_reg[4]_i_1_n_3 ;
  wire \tmp_57_i_reg_1058_reg[8]_i_1_n_0 ;
  wire \tmp_57_i_reg_1058_reg[8]_i_1_n_1 ;
  wire \tmp_57_i_reg_1058_reg[8]_i_1_n_2 ;
  wire \tmp_57_i_reg_1058_reg[8]_i_1_n_3 ;
  wire [9:0]\tmp_57_i_reg_1058_reg[9] ;
  wire \tmp_i_reg_1048[11]_i_2_n_0 ;
  wire \tmp_i_reg_1048[11]_i_3_n_0 ;
  wire \tmp_i_reg_1048[11]_i_4_n_0 ;
  wire \tmp_i_reg_1048[11]_i_5_n_0 ;
  wire \tmp_i_reg_1048[15]_i_2_n_0 ;
  wire \tmp_i_reg_1048[15]_i_3_n_0 ;
  wire \tmp_i_reg_1048[15]_i_4_n_0 ;
  wire \tmp_i_reg_1048[15]_i_5_n_0 ;
  wire \tmp_i_reg_1048[3]_i_2__0_n_0 ;
  wire \tmp_i_reg_1048[3]_i_3_n_0 ;
  wire \tmp_i_reg_1048[3]_i_4_n_0 ;
  wire \tmp_i_reg_1048[3]_i_5_n_0 ;
  wire \tmp_i_reg_1048[3]_i_6_n_0 ;
  wire \tmp_i_reg_1048[7]_i_2_n_0 ;
  wire \tmp_i_reg_1048[7]_i_3_n_0 ;
  wire \tmp_i_reg_1048[7]_i_4_n_0 ;
  wire \tmp_i_reg_1048[7]_i_5_n_0 ;
  wire \tmp_i_reg_1048_reg[11]_i_1_n_0 ;
  wire \tmp_i_reg_1048_reg[11]_i_1_n_1 ;
  wire \tmp_i_reg_1048_reg[11]_i_1_n_2 ;
  wire \tmp_i_reg_1048_reg[11]_i_1_n_3 ;
  wire \tmp_i_reg_1048_reg[15]_i_1_n_0 ;
  wire \tmp_i_reg_1048_reg[15]_i_1_n_1 ;
  wire \tmp_i_reg_1048_reg[15]_i_1_n_2 ;
  wire \tmp_i_reg_1048_reg[15]_i_1_n_3 ;
  wire \tmp_i_reg_1048_reg[3]_i_1_n_0 ;
  wire \tmp_i_reg_1048_reg[3]_i_1_n_1 ;
  wire \tmp_i_reg_1048_reg[3]_i_1_n_2 ;
  wire \tmp_i_reg_1048_reg[3]_i_1_n_3 ;
  wire \tmp_i_reg_1048_reg[7]_i_1_n_0 ;
  wire \tmp_i_reg_1048_reg[7]_i_1_n_1 ;
  wire \tmp_i_reg_1048_reg[7]_i_1_n_2 ;
  wire \tmp_i_reg_1048_reg[7]_i_1_n_3 ;
  wire [3:0]\NLW_tmp_57_i_reg_1058_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_57_i_reg_1058_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_i_reg_1048_reg[16]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_i_reg_1048_reg[16]_i_2_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][15]_i_1__4 
       (.I0(internal_full_n_reg),
        .I1(And_3_U0_dst_rows_V_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_dout[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_dout[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_dout[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_dout[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_dout[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_dout[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_dout[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_dout[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_dout[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_dout[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_dout[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_dout[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_dout[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_dout[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_dout[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_dout[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \extLd20_cast30_i_reg_1043[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\extLd20_cast30_i_reg_1043_reg[15] [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \extLd20_cast30_i_reg_1043[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\extLd20_cast30_i_reg_1043_reg[15] [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \extLd20_cast30_i_reg_1043[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\extLd20_cast30_i_reg_1043_reg[15] [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \extLd20_cast30_i_reg_1043[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\extLd20_cast30_i_reg_1043_reg[15] [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \extLd20_cast30_i_reg_1043[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\extLd20_cast30_i_reg_1043_reg[15] [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \extLd20_cast30_i_reg_1043[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\extLd20_cast30_i_reg_1043_reg[15] [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \extLd20_cast30_i_reg_1043[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\extLd20_cast30_i_reg_1043_reg[15] [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \extLd20_cast30_i_reg_1043[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\extLd20_cast30_i_reg_1043_reg[15] [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \extLd20_cast30_i_reg_1043[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\extLd20_cast30_i_reg_1043_reg[15] [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \extLd20_cast30_i_reg_1043[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\extLd20_cast30_i_reg_1043_reg[15] [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \extLd20_cast30_i_reg_1043[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\extLd20_cast30_i_reg_1043_reg[15] [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \extLd20_cast30_i_reg_1043[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\extLd20_cast30_i_reg_1043_reg[15] [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \extLd20_cast30_i_reg_1043[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\extLd20_cast30_i_reg_1043_reg[15] [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \extLd20_cast30_i_reg_1043[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\extLd20_cast30_i_reg_1043_reg[15] [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \extLd20_cast30_i_reg_1043[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\extLd20_cast30_i_reg_1043_reg[15] [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \extLd20_cast30_i_reg_1043[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\extLd20_cast30_i_reg_1043_reg[15] [9]));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_57_i_reg_1058[0]_i_1 
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0]_0 [0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(\tmp_57_i_reg_1058_reg[9] [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_57_i_reg_1058[4]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_57_i_reg_1058[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_57_i_reg_1058[4]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_57_i_reg_1058[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_57_i_reg_1058[4]_i_4 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_57_i_reg_1058[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_57_i_reg_1058[4]_i_5 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_57_i_reg_1058[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_57_i_reg_1058[4]_i_6 
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0]_0 [4]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(\tmp_57_i_reg_1058[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_57_i_reg_1058[4]_i_7 
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0]_0 [3]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(\tmp_57_i_reg_1058[4]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_57_i_reg_1058[4]_i_8 
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0]_0 [2]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(\tmp_57_i_reg_1058[4]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_57_i_reg_1058[4]_i_9 
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0]_0 [1]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(\tmp_57_i_reg_1058[4]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_57_i_reg_1058[8]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_57_i_reg_1058[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_57_i_reg_1058[8]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_57_i_reg_1058[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_57_i_reg_1058[8]_i_4 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_57_i_reg_1058[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_57_i_reg_1058[8]_i_5 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_57_i_reg_1058[8]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_57_i_reg_1058[8]_i_6 
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0]_0 [8]),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .O(\tmp_57_i_reg_1058[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_57_i_reg_1058[8]_i_7 
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0]_0 [7]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(\tmp_57_i_reg_1058[8]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_57_i_reg_1058[8]_i_8 
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0]_0 [6]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(\tmp_57_i_reg_1058[8]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_57_i_reg_1058[8]_i_9 
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0]_0 [5]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(\tmp_57_i_reg_1058[8]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_57_i_reg_1058[9]_i_2 
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0]_0 [9]),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .O(\tmp_57_i_reg_1058[9]_i_2_n_0 ));
  CARRY4 \tmp_57_i_reg_1058_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\tmp_57_i_reg_1058_reg[4]_i_1_n_0 ,\tmp_57_i_reg_1058_reg[4]_i_1_n_1 ,\tmp_57_i_reg_1058_reg[4]_i_1_n_2 ,\tmp_57_i_reg_1058_reg[4]_i_1_n_3 }),
        .CYINIT(\extLd20_cast30_i_reg_1043_reg[15] [0]),
        .DI({\tmp_57_i_reg_1058[4]_i_2_n_0 ,\tmp_57_i_reg_1058[4]_i_3_n_0 ,\tmp_57_i_reg_1058[4]_i_4_n_0 ,\tmp_57_i_reg_1058[4]_i_5_n_0 }),
        .O(\tmp_57_i_reg_1058_reg[9] [4:1]),
        .S({\tmp_57_i_reg_1058[4]_i_6_n_0 ,\tmp_57_i_reg_1058[4]_i_7_n_0 ,\tmp_57_i_reg_1058[4]_i_8_n_0 ,\tmp_57_i_reg_1058[4]_i_9_n_0 }));
  CARRY4 \tmp_57_i_reg_1058_reg[8]_i_1 
       (.CI(\tmp_57_i_reg_1058_reg[4]_i_1_n_0 ),
        .CO({\tmp_57_i_reg_1058_reg[8]_i_1_n_0 ,\tmp_57_i_reg_1058_reg[8]_i_1_n_1 ,\tmp_57_i_reg_1058_reg[8]_i_1_n_2 ,\tmp_57_i_reg_1058_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_57_i_reg_1058[8]_i_2_n_0 ,\tmp_57_i_reg_1058[8]_i_3_n_0 ,\tmp_57_i_reg_1058[8]_i_4_n_0 ,\tmp_57_i_reg_1058[8]_i_5_n_0 }),
        .O(\tmp_57_i_reg_1058_reg[9] [8:5]),
        .S({\tmp_57_i_reg_1058[8]_i_6_n_0 ,\tmp_57_i_reg_1058[8]_i_7_n_0 ,\tmp_57_i_reg_1058[8]_i_8_n_0 ,\tmp_57_i_reg_1058[8]_i_9_n_0 }));
  CARRY4 \tmp_57_i_reg_1058_reg[9]_i_1 
       (.CI(\tmp_57_i_reg_1058_reg[8]_i_1_n_0 ),
        .CO(\NLW_tmp_57_i_reg_1058_reg[9]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_57_i_reg_1058_reg[9]_i_1_O_UNCONNECTED [3:1],\tmp_57_i_reg_1058_reg[9] [9]}),
        .S({1'b0,1'b0,1'b0,\tmp_57_i_reg_1058[9]_i_2_n_0 }));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_i_reg_1048[11]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_i_reg_1048[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_i_reg_1048[11]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_i_reg_1048[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_i_reg_1048[11]_i_4 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_i_reg_1048[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_i_reg_1048[11]_i_5 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_i_reg_1048[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_i_reg_1048[15]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_i_reg_1048[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_i_reg_1048[15]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_i_reg_1048[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_i_reg_1048[15]_i_4 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_i_reg_1048[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_i_reg_1048[15]_i_5 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_i_reg_1048[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_i_reg_1048[3]_i_2__0 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_i_reg_1048[3]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_i_reg_1048[3]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_i_reg_1048[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_i_reg_1048[3]_i_4 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_i_reg_1048[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_i_reg_1048[3]_i_5 
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0]_0 [1]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(\tmp_i_reg_1048[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_i_reg_1048[3]_i_6 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_i_reg_1048[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_i_reg_1048[7]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_i_reg_1048[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_i_reg_1048[7]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_i_reg_1048[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_i_reg_1048[7]_i_4 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_i_reg_1048[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_i_reg_1048[7]_i_5 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_i_reg_1048[7]_i_5_n_0 ));
  CARRY4 \tmp_i_reg_1048_reg[11]_i_1 
       (.CI(\tmp_i_reg_1048_reg[7]_i_1_n_0 ),
        .CO({\tmp_i_reg_1048_reg[11]_i_1_n_0 ,\tmp_i_reg_1048_reg[11]_i_1_n_1 ,\tmp_i_reg_1048_reg[11]_i_1_n_2 ,\tmp_i_reg_1048_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[11:8]),
        .S({\tmp_i_reg_1048[11]_i_2_n_0 ,\tmp_i_reg_1048[11]_i_3_n_0 ,\tmp_i_reg_1048[11]_i_4_n_0 ,\tmp_i_reg_1048[11]_i_5_n_0 }));
  CARRY4 \tmp_i_reg_1048_reg[15]_i_1 
       (.CI(\tmp_i_reg_1048_reg[11]_i_1_n_0 ),
        .CO({\tmp_i_reg_1048_reg[15]_i_1_n_0 ,\tmp_i_reg_1048_reg[15]_i_1_n_1 ,\tmp_i_reg_1048_reg[15]_i_1_n_2 ,\tmp_i_reg_1048_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[15:12]),
        .S({\tmp_i_reg_1048[15]_i_2_n_0 ,\tmp_i_reg_1048[15]_i_3_n_0 ,\tmp_i_reg_1048[15]_i_4_n_0 ,\tmp_i_reg_1048[15]_i_5_n_0 }));
  CARRY4 \tmp_i_reg_1048_reg[16]_i_2 
       (.CI(\tmp_i_reg_1048_reg[15]_i_1_n_0 ),
        .CO({\NLW_tmp_i_reg_1048_reg[16]_i_2_CO_UNCONNECTED [3:1],D[16]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_i_reg_1048_reg[16]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \tmp_i_reg_1048_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_i_reg_1048_reg[3]_i_1_n_0 ,\tmp_i_reg_1048_reg[3]_i_1_n_1 ,\tmp_i_reg_1048_reg[3]_i_1_n_2 ,\tmp_i_reg_1048_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_i_reg_1048[3]_i_2__0_n_0 ,1'b0}),
        .O(D[3:0]),
        .S({\tmp_i_reg_1048[3]_i_3_n_0 ,\tmp_i_reg_1048[3]_i_4_n_0 ,\tmp_i_reg_1048[3]_i_5_n_0 ,\tmp_i_reg_1048[3]_i_6_n_0 }));
  CARRY4 \tmp_i_reg_1048_reg[7]_i_1 
       (.CI(\tmp_i_reg_1048_reg[3]_i_1_n_0 ),
        .CO({\tmp_i_reg_1048_reg[7]_i_1_n_0 ,\tmp_i_reg_1048_reg[7]_i_1_n_1 ,\tmp_i_reg_1048_reg[7]_i_1_n_2 ,\tmp_i_reg_1048_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[7:4]),
        .S({\tmp_i_reg_1048[7]_i_2_n_0 ,\tmp_i_reg_1048[7]_i_3_n_0 ,\tmp_i_reg_1048[7]_i_4_n_0 ,\tmp_i_reg_1048[7]_i_5_n_0 }));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d2_A_shiftReg" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w16_d2_A_shiftReg_67
   (\SRL_SIG_reg[0][15]_0 ,
    internal_full_n_reg,
    internal_full_n_reg_0,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    Q,
    ap_clk);
  output [15:0]\SRL_SIG_reg[0][15]_0 ;
  input internal_full_n_reg;
  input internal_full_n_reg_0;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [15:0]Q;
  input ap_clk;

  wire [15:0]Q;
  wire [15:0]\SRL_SIG_reg[0][15]_0 ;
  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG[0][15]_i_1 
       (.I0(internal_full_n_reg),
        .I1(internal_full_n_reg_0),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_rows_V_read_reg_471[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][15]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_rows_V_read_reg_471[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][15]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_rows_V_read_reg_471[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][15]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_rows_V_read_reg_471[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][15]_0 [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_rows_V_read_reg_471[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][15]_0 [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_rows_V_read_reg_471[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][15]_0 [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_rows_V_read_reg_471[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][15]_0 [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_rows_V_read_reg_471[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][15]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_rows_V_read_reg_471[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][15]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_rows_V_read_reg_471[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][15]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_rows_V_read_reg_471[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][15]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_rows_V_read_reg_471[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][15]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_rows_V_read_reg_471[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][15]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_rows_V_read_reg_471[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][15]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_rows_V_read_reg_471[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][15]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_rows_V_read_reg_471[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][15]_0 [9]));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d2_A_shiftReg" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w16_d2_A_shiftReg_68
   (D,
    internal_full_n_reg,
    AXIvideo2Mat_U0_img_cols_V_read,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    \SRL_SIG_reg[1][15]_0 ,
    ap_clk);
  output [15:0]D;
  input internal_full_n_reg;
  input AXIvideo2Mat_U0_img_cols_V_read;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [15:0]\SRL_SIG_reg[1][15]_0 ;
  input ap_clk;

  wire AXIvideo2Mat_U0_img_cols_V_read;
  wire [15:0]D;
  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire [15:0]\SRL_SIG_reg[1][15]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][15]_i_1__1 
       (.I0(internal_full_n_reg),
        .I1(AXIvideo2Mat_U0_img_cols_V_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][15]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][15]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][15]_0 [11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][15]_0 [12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][15]_0 [13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][15]_0 [14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][15]_0 [15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][15]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][15]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][15]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][15]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][15]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][15]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][15]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][15]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][15]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_V_read_reg_158[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_V_read_reg_158[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_V_read_reg_158[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_V_read_reg_158[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_V_read_reg_158[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_V_read_reg_158[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_V_read_reg_158[15]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_V_read_reg_158[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_V_read_reg_158[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_V_read_reg_158[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_V_read_reg_158[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_V_read_reg_158[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_V_read_reg_158[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_V_read_reg_158[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_V_read_reg_158[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_V_read_reg_158[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d2_A_shiftReg" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w16_d2_A_shiftReg_72
   (D,
    internal_full_n_reg,
    internal_full_n_reg_0,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    Q,
    ap_clk);
  output [15:0]D;
  input internal_full_n_reg;
  input internal_full_n_reg_0;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [15:0]Q;
  input ap_clk;

  wire [15:0]D;
  wire [15:0]Q;
  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG[0][15]_i_1__0 
       (.I0(internal_full_n_reg),
        .I1(internal_full_n_reg_0),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_cols_V_read_reg_476[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_cols_V_read_reg_476[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_cols_V_read_reg_476[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_cols_V_read_reg_476[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_cols_V_read_reg_476[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_cols_V_read_reg_476[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_cols_V_read_reg_476[15]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_cols_V_read_reg_476[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_cols_V_read_reg_476[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_cols_V_read_reg_476[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_cols_V_read_reg_476[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_cols_V_read_reg_476[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_cols_V_read_reg_476[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_cols_V_read_reg_476[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_cols_V_read_reg_476[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_cols_V_read_reg_476[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d2_A_shiftReg" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w16_d2_A_shiftReg_73
   (\p_src_cols_V_read_reg_163_reg[15] ,
    internal_full_n_reg,
    AXIvideo2Mat_U0_img_cols_V_read,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    D,
    ap_clk);
  output [15:0]\p_src_cols_V_read_reg_163_reg[15] ;
  input internal_full_n_reg;
  input AXIvideo2Mat_U0_img_cols_V_read;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [15:0]D;
  input ap_clk;

  wire AXIvideo2Mat_U0_img_cols_V_read;
  wire [15:0]D;
  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire [15:0]\p_src_cols_V_read_reg_163_reg[15] ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][15]_i_1__2 
       (.I0(internal_full_n_reg),
        .I1(AXIvideo2Mat_U0_img_cols_V_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_V_read_reg_163[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\p_src_cols_V_read_reg_163_reg[15] [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_V_read_reg_163[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\p_src_cols_V_read_reg_163_reg[15] [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_V_read_reg_163[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\p_src_cols_V_read_reg_163_reg[15] [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_V_read_reg_163[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\p_src_cols_V_read_reg_163_reg[15] [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_V_read_reg_163[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\p_src_cols_V_read_reg_163_reg[15] [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_V_read_reg_163[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\p_src_cols_V_read_reg_163_reg[15] [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_V_read_reg_163[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\p_src_cols_V_read_reg_163_reg[15] [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_V_read_reg_163[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\p_src_cols_V_read_reg_163_reg[15] [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_V_read_reg_163[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\p_src_cols_V_read_reg_163_reg[15] [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_V_read_reg_163[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\p_src_cols_V_read_reg_163_reg[15] [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_V_read_reg_163[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\p_src_cols_V_read_reg_163_reg[15] [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_V_read_reg_163[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\p_src_cols_V_read_reg_163_reg[15] [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_V_read_reg_163[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\p_src_cols_V_read_reg_163_reg[15] [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_V_read_reg_163[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\p_src_cols_V_read_reg_163_reg[15] [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_V_read_reg_163[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\p_src_cols_V_read_reg_163_reg[15] [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_V_read_reg_163[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\p_src_cols_V_read_reg_163_reg[15] [9]));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d4_A" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w16_d4_A
   (img_2_cols_V_c_full_n,
    img_2_cols_V_c_empty_n,
    \mOutPtr_reg[0]_0 ,
    out,
    ap_clk,
    img_2_rows_V_c_full_n,
    img_3_cols_V_c_full_n,
    img_3_rows_V_c_full_n,
    ap_rst_n,
    internal_full_n_reg_0,
    CvtColor_U0_p_src_cols_V_read,
    CvtColor_U0_ap_start,
    img_2_rows_V_c_empty_n,
    Q,
    internal_full_n_reg_1,
    \int_cols_reg[15] ,
    SS);
  output img_2_cols_V_c_full_n;
  output img_2_cols_V_c_empty_n;
  output \mOutPtr_reg[0]_0 ;
  output [15:0]out;
  input ap_clk;
  input img_2_rows_V_c_full_n;
  input img_3_cols_V_c_full_n;
  input img_3_rows_V_c_full_n;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input CvtColor_U0_p_src_cols_V_read;
  input CvtColor_U0_ap_start;
  input img_2_rows_V_c_empty_n;
  input [0:0]Q;
  input internal_full_n_reg_1;
  input [15:0]\int_cols_reg[15] ;
  input [0:0]SS;

  wire CvtColor_U0_ap_start;
  wire CvtColor_U0_p_src_cols_V_read;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire img_2_cols_V_c_empty_n;
  wire img_2_cols_V_c_full_n;
  wire img_2_rows_V_c_empty_n;
  wire img_2_rows_V_c_full_n;
  wire img_3_cols_V_c_full_n;
  wire img_3_rows_V_c_full_n;
  wire [15:0]\int_cols_reg[15] ;
  wire internal_empty_n_i_1__53_n_0;
  wire internal_full_n_i_1__53_n_0;
  wire internal_full_n_i_2__33_n_0;
  wire internal_full_n_i_3__30_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [15:0]out;

  m3_for_arty_a7_threshold2_0_1_fifo_w16_d4_A_shiftReg_66 U_fifo_w16_d4_A_ram
       (.ap_clk(ap_clk),
        .img_2_rows_V_c_full_n(img_2_rows_V_c_full_n),
        .img_3_cols_V_c_full_n(img_3_cols_V_c_full_n),
        .img_3_rows_V_c_full_n(img_3_rows_V_c_full_n),
        .\int_cols_reg[15] (\int_cols_reg[15] ),
        .internal_full_n_reg(img_2_cols_V_c_full_n),
        .internal_full_n_reg_0(internal_full_n_reg_1),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0]_0 ),
        .out(out));
  LUT6 #(
    .INIT(64'hA2A222A2A2A2A2A2)) 
    internal_empty_n_i_1__53
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(img_2_cols_V_c_empty_n),
        .I3(CvtColor_U0_p_src_cols_V_read),
        .I4(mOutPtr[1]),
        .I5(internal_full_n_i_3__30_n_0),
        .O(internal_empty_n_i_1__53_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__53_n_0),
        .Q(img_2_cols_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    internal_full_n_i_1__53
       (.I0(internal_full_n_i_2__33_n_0),
        .I1(internal_full_n_i_3__30_n_0),
        .I2(mOutPtr[1]),
        .I3(img_2_cols_V_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__53_n_0));
  LUT6 #(
    .INIT(64'h000000007FFF0000)) 
    internal_full_n_i_2__33
       (.I0(img_2_cols_V_c_empty_n),
        .I1(Q),
        .I2(img_2_rows_V_c_empty_n),
        .I3(CvtColor_U0_ap_start),
        .I4(img_2_cols_V_c_full_n),
        .I5(internal_full_n_reg_1),
        .O(internal_full_n_i_2__33_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_3__30
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_3__30_n_0));
  LUT6 #(
    .INIT(64'h8000000080008000)) 
    internal_full_n_i_4__0
       (.I0(CvtColor_U0_ap_start),
        .I1(img_2_rows_V_c_empty_n),
        .I2(Q),
        .I3(img_2_cols_V_c_empty_n),
        .I4(internal_full_n_reg_1),
        .I5(img_2_cols_V_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__53_n_0),
        .Q(img_2_cols_V_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1 
       (.I0(img_2_cols_V_c_empty_n),
        .I1(CvtColor_U0_p_src_cols_V_read),
        .I2(img_2_cols_V_c_full_n),
        .I3(internal_full_n_reg_1),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(internal_full_n_reg_1),
        .I2(img_2_cols_V_c_full_n),
        .I3(CvtColor_U0_p_src_cols_V_read),
        .I4(img_2_cols_V_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(internal_full_n_reg_0),
        .I3(CvtColor_U0_p_src_cols_V_read),
        .I4(img_2_cols_V_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d4_A" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w16_d4_A_8
   (img_2_rows_V_c_full_n,
    img_2_rows_V_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    internal_full_n_reg_0,
    CvtColor_U0_p_src_cols_V_read,
    CvtColor_U0_ap_start,
    img_2_cols_V_c_empty_n,
    Q,
    internal_full_n_reg_1,
    \int_rows_reg[15] ,
    SS);
  output img_2_rows_V_c_full_n;
  output img_2_rows_V_c_empty_n;
  output [15:0]out;
  input ap_clk;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input CvtColor_U0_p_src_cols_V_read;
  input CvtColor_U0_ap_start;
  input img_2_cols_V_c_empty_n;
  input [0:0]Q;
  input internal_full_n_reg_1;
  input [15:0]\int_rows_reg[15] ;
  input [0:0]SS;

  wire CvtColor_U0_ap_start;
  wire CvtColor_U0_p_src_cols_V_read;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire img_2_cols_V_c_empty_n;
  wire img_2_rows_V_c_empty_n;
  wire img_2_rows_V_c_full_n;
  wire [15:0]\int_rows_reg[15] ;
  wire internal_empty_n_i_1__52_n_0;
  wire internal_full_n_i_1__52_n_0;
  wire internal_full_n_i_2__32_n_0;
  wire internal_full_n_i_3__29_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire [15:0]out;

  m3_for_arty_a7_threshold2_0_1_fifo_w16_d4_A_shiftReg U_fifo_w16_d4_A_ram
       (.ap_clk(ap_clk),
        .\int_rows_reg[15] (\int_rows_reg[15] ),
        .internal_full_n_reg(img_2_rows_V_c_full_n),
        .internal_full_n_reg_0(internal_full_n_reg_1),
        .mOutPtr(mOutPtr),
        .out(out));
  LUT6 #(
    .INIT(64'hA2A222A2A2A2A2A2)) 
    internal_empty_n_i_1__52
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(img_2_rows_V_c_empty_n),
        .I3(CvtColor_U0_p_src_cols_V_read),
        .I4(mOutPtr[1]),
        .I5(internal_full_n_i_3__29_n_0),
        .O(internal_empty_n_i_1__52_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__52_n_0),
        .Q(img_2_rows_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    internal_full_n_i_1__52
       (.I0(internal_full_n_i_2__32_n_0),
        .I1(internal_full_n_i_3__29_n_0),
        .I2(mOutPtr[1]),
        .I3(img_2_rows_V_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__52_n_0));
  LUT6 #(
    .INIT(64'h000000007FFF0000)) 
    internal_full_n_i_2__32
       (.I0(img_2_rows_V_c_empty_n),
        .I1(Q),
        .I2(img_2_cols_V_c_empty_n),
        .I3(CvtColor_U0_ap_start),
        .I4(img_2_rows_V_c_full_n),
        .I5(internal_full_n_reg_1),
        .O(internal_full_n_i_2__32_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_3__29
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_3__29_n_0));
  LUT6 #(
    .INIT(64'h8000000080008000)) 
    internal_full_n_i_4
       (.I0(CvtColor_U0_ap_start),
        .I1(img_2_cols_V_c_empty_n),
        .I2(Q),
        .I3(img_2_rows_V_c_empty_n),
        .I4(internal_full_n_reg_1),
        .I5(img_2_rows_V_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__52_n_0),
        .Q(img_2_rows_V_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1 
       (.I0(img_2_rows_V_c_empty_n),
        .I1(CvtColor_U0_p_src_cols_V_read),
        .I2(img_2_rows_V_c_full_n),
        .I3(internal_full_n_reg_1),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(internal_full_n_reg_1),
        .I2(img_2_rows_V_c_full_n),
        .I3(CvtColor_U0_p_src_cols_V_read),
        .I4(img_2_rows_V_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(internal_full_n_reg_0),
        .I3(CvtColor_U0_p_src_cols_V_read),
        .I4(img_2_rows_V_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d4_A_shiftReg" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w16_d4_A_shiftReg
   (out,
    internal_full_n_reg,
    internal_full_n_reg_0,
    mOutPtr,
    \int_rows_reg[15] ,
    ap_clk);
  output [15:0]out;
  input internal_full_n_reg;
  input internal_full_n_reg_0;
  input [2:0]mOutPtr;
  input [15:0]\int_rows_reg[15] ;
  input ap_clk;

  wire ap_clk;
  wire [15:0]\int_rows_reg[15] ;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire [15:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1 
       (.I0(internal_full_n_reg),
        .I1(internal_full_n_reg_0),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d4_A_shiftReg" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w16_d4_A_shiftReg_66
   (\mOutPtr_reg[0] ,
    out,
    internal_full_n_reg,
    img_2_rows_V_c_full_n,
    img_3_cols_V_c_full_n,
    img_3_rows_V_c_full_n,
    internal_full_n_reg_0,
    mOutPtr,
    \int_cols_reg[15] ,
    ap_clk);
  output \mOutPtr_reg[0] ;
  output [15:0]out;
  input internal_full_n_reg;
  input img_2_rows_V_c_full_n;
  input img_3_cols_V_c_full_n;
  input img_3_rows_V_c_full_n;
  input internal_full_n_reg_0;
  input [2:0]mOutPtr;
  input [15:0]\int_cols_reg[15] ;
  input ap_clk;

  wire ap_clk;
  wire img_2_rows_V_c_full_n;
  wire img_3_cols_V_c_full_n;
  wire img_3_rows_V_c_full_n;
  wire [15:0]\int_cols_reg[15] ;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr_reg[0] ;
  wire [15:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__0 
       (.I0(internal_full_n_reg),
        .I1(internal_full_n_reg_0),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__0 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [9]),
        .Q(out[9]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    int_ap_ready_i_12
       (.I0(internal_full_n_reg),
        .I1(img_2_rows_V_c_full_n),
        .I2(img_3_cols_V_c_full_n),
        .I3(img_3_rows_V_c_full_n),
        .O(\mOutPtr_reg[0] ));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d5_A" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w16_d5_A
   (out,
    img_3_cols_V_c_full_n,
    img_3_cols_V_c_empty_n,
    Q,
    ap_clk,
    SS,
    internal_full_n_reg_0,
    Split_U0_ap_start,
    img_3_rows_V_c_empty_n,
    \ap_CS_fsm_reg[0] ,
    ap_rst_n,
    Split_U0_src_cols_V_read);
  output [15:0]out;
  output img_3_cols_V_c_full_n;
  output img_3_cols_V_c_empty_n;
  input [15:0]Q;
  input ap_clk;
  input [0:0]SS;
  input internal_full_n_reg_0;
  input Split_U0_ap_start;
  input img_3_rows_V_c_empty_n;
  input [0:0]\ap_CS_fsm_reg[0] ;
  input ap_rst_n;
  input Split_U0_src_cols_V_read;

  wire [15:0]Q;
  wire [0:0]SS;
  wire Split_U0_ap_start;
  wire Split_U0_src_cols_V_read;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire img_3_cols_V_c_empty_n;
  wire img_3_cols_V_c_full_n;
  wire img_3_rows_V_c_empty_n;
  wire internal_empty_n;
  wire internal_empty_n_i_1__2_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__2_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__2_n_0 ;
  wire \mOutPtr[1]_i_1__33_n_0 ;
  wire \mOutPtr[2]_i_1__0_n_0 ;
  wire \mOutPtr[3]_i_1__0_n_0 ;
  wire \mOutPtr[3]_i_2__0_n_0 ;
  wire [3:0]mOutPtr_reg__0;
  wire [15:0]out;

  m3_for_arty_a7_threshold2_0_1_fifo_w16_d5_A_shiftReg_62 U_fifo_w16_d5_A_ram
       (.Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .\int_cols_reg[15] (Q),
        .internal_full_n_reg(img_3_cols_V_c_full_n),
        .internal_full_n_reg_0(internal_full_n_reg_0),
        .out(out));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__2
       (.I0(ap_rst_n),
        .I1(img_3_cols_V_c_full_n),
        .I2(internal_full_n_reg_0),
        .I3(img_3_cols_V_c_empty_n),
        .I4(Split_U0_src_cols_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__1
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_0),
        .Q(img_3_cols_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__2
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Split_U0_src_cols_V_read),
        .I3(img_3_cols_V_c_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(img_3_cols_V_c_full_n),
        .O(internal_full_n_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__0
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_0),
        .Q(img_3_cols_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__33 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__0 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hB444444444444444)) 
    \mOutPtr[3]_i_1__0 
       (.I0(internal_full_n_reg_0),
        .I1(img_3_cols_V_c_full_n),
        .I2(Split_U0_ap_start),
        .I3(img_3_rows_V_c_empty_n),
        .I4(\ap_CS_fsm_reg[0] ),
        .I5(img_3_cols_V_c_empty_n),
        .O(\mOutPtr[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__0 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[1]),
        .I3(mOutPtr_reg__0[3]),
        .I4(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000080008000)) 
    \mOutPtr[3]_i_3__0 
       (.I0(Split_U0_ap_start),
        .I1(img_3_rows_V_c_empty_n),
        .I2(\ap_CS_fsm_reg[0] ),
        .I3(img_3_cols_V_c_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(img_3_cols_V_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_0 ),
        .D(\mOutPtr[0]_i_1__2_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_0 ),
        .D(\mOutPtr[1]_i_1__33_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_0 ),
        .D(\mOutPtr[2]_i_1__0_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_0 ),
        .D(\mOutPtr[3]_i_2__0_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d5_A" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w16_d5_A_12
   (out,
    img_3_rows_V_c_full_n,
    img_3_rows_V_c_empty_n,
    Q,
    ap_clk,
    SS,
    internal_full_n_reg_0,
    Split_U0_ap_start,
    img_3_cols_V_c_empty_n,
    \ap_CS_fsm_reg[0] ,
    ap_rst_n,
    Split_U0_src_cols_V_read);
  output [15:0]out;
  output img_3_rows_V_c_full_n;
  output img_3_rows_V_c_empty_n;
  input [15:0]Q;
  input ap_clk;
  input [0:0]SS;
  input internal_full_n_reg_0;
  input Split_U0_ap_start;
  input img_3_cols_V_c_empty_n;
  input [0:0]\ap_CS_fsm_reg[0] ;
  input ap_rst_n;
  input Split_U0_src_cols_V_read;

  wire [15:0]Q;
  wire [0:0]SS;
  wire Split_U0_ap_start;
  wire Split_U0_src_cols_V_read;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire img_3_cols_V_c_empty_n;
  wire img_3_rows_V_c_empty_n;
  wire img_3_rows_V_c_full_n;
  wire internal_empty_n;
  wire internal_empty_n_i_1__1_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__1_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__1_n_0 ;
  wire \mOutPtr[1]_i_1__32_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr[3]_i_1_n_0 ;
  wire \mOutPtr[3]_i_2_n_0 ;
  wire [3:0]mOutPtr_reg__0;
  wire [15:0]out;

  m3_for_arty_a7_threshold2_0_1_fifo_w16_d5_A_shiftReg U_fifo_w16_d5_A_ram
       (.Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .\int_rows_reg[15] (Q),
        .internal_full_n_reg(img_3_rows_V_c_full_n),
        .internal_full_n_reg_0(internal_full_n_reg_0),
        .out(out));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__1
       (.I0(ap_rst_n),
        .I1(img_3_rows_V_c_full_n),
        .I2(internal_full_n_reg_0),
        .I3(img_3_rows_V_c_empty_n),
        .I4(Split_U0_src_cols_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__0
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_0),
        .Q(img_3_rows_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__1
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Split_U0_src_cols_V_read),
        .I3(img_3_rows_V_c_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(img_3_rows_V_c_full_n),
        .O(internal_full_n_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_0),
        .Q(img_3_rows_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__32 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB444444444444444)) 
    \mOutPtr[3]_i_1 
       (.I0(internal_full_n_reg_0),
        .I1(img_3_rows_V_c_full_n),
        .I2(Split_U0_ap_start),
        .I3(img_3_cols_V_c_empty_n),
        .I4(\ap_CS_fsm_reg[0] ),
        .I5(img_3_rows_V_c_empty_n),
        .O(\mOutPtr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[1]),
        .I3(mOutPtr_reg__0[3]),
        .I4(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000080008000)) 
    \mOutPtr[3]_i_3 
       (.I0(Split_U0_ap_start),
        .I1(img_3_cols_V_c_empty_n),
        .I2(\ap_CS_fsm_reg[0] ),
        .I3(img_3_rows_V_c_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(img_3_rows_V_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1__1_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[1]_i_1__32_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[3]_i_2_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d5_A_shiftReg" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w16_d5_A_shiftReg
   (out,
    internal_full_n_reg,
    internal_full_n_reg_0,
    Q,
    \int_rows_reg[15] ,
    ap_clk);
  output [15:0]out;
  input internal_full_n_reg;
  input internal_full_n_reg_0;
  input [3:0]Q;
  input [15:0]\int_rows_reg[15] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [15:0]\int_rows_reg[15] ;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire [15:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\img_3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_1 
       (.I0(internal_full_n_reg),
        .I1(internal_full_n_reg_0),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\img_3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img_3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img_3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\img_3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\img_3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\img_3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\img_3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img_3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img_3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img_3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img_3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\img_3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img_3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d5_A_shiftReg" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w16_d5_A_shiftReg_62
   (out,
    internal_full_n_reg,
    internal_full_n_reg_0,
    Q,
    \int_cols_reg[15] ,
    ap_clk);
  output [15:0]out;
  input internal_full_n_reg;
  input internal_full_n_reg_0;
  input [3:0]Q;
  input [15:0]\int_cols_reg[15] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [15:0]\int_cols_reg[15] ;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire [15:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\img_3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__0 
       (.I0(internal_full_n_reg),
        .I1(internal_full_n_reg_0),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__0 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__0 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\img_3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img_3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img_3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\img_3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\img_3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\img_3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\img_3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img_3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img_3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img_3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img_3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\img_3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img_3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d6_A" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w16_d6_A
   (\mOutPtr_reg[0]_0 ,
    out,
    img_h_cols_V_c_empty_n,
    img_s_rows_V_c_full_n,
    Q,
    ap_clk,
    SS,
    internal_full_n_reg_0,
    Threshold_l223_U0_src_cols_V_read,
    ap_rst_n);
  output \mOutPtr_reg[0]_0 ;
  output [15:0]out;
  output img_h_cols_V_c_empty_n;
  input img_s_rows_V_c_full_n;
  input [15:0]Q;
  input ap_clk;
  input [0:0]SS;
  input internal_full_n_reg_0;
  input Threshold_l223_U0_src_cols_V_read;
  input ap_rst_n;

  wire [15:0]Q;
  wire [0:0]SS;
  wire Threshold_l223_U0_src_cols_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire img_h_cols_V_c_empty_n;
  wire img_h_cols_V_c_full_n;
  wire img_s_rows_V_c_full_n;
  wire internal_empty_n;
  wire internal_empty_n_i_1__4_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__4_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__4_n_0 ;
  wire \mOutPtr[1]_i_1__35_n_0 ;
  wire \mOutPtr[2]_i_1__2_n_0 ;
  wire \mOutPtr[3]_i_1__2_n_0 ;
  wire \mOutPtr[3]_i_2__2_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [3:0]mOutPtr_reg__0;
  wire [15:0]out;

  m3_for_arty_a7_threshold2_0_1_fifo_w16_d6_A_shiftReg_53 U_fifo_w16_d6_A_ram
       (.Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .img_h_cols_V_c_full_n(img_h_cols_V_c_full_n),
        .\int_cols_reg[15] (Q),
        .internal_full_n_reg(internal_full_n_reg_0),
        .out(out));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT2 #(
    .INIT(4'h7)) 
    int_ap_ready_i_5
       (.I0(img_h_cols_V_c_full_n),
        .I1(img_s_rows_V_c_full_n),
        .O(\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__4
       (.I0(ap_rst_n),
        .I1(img_h_cols_V_c_full_n),
        .I2(internal_full_n_reg_0),
        .I3(img_h_cols_V_c_empty_n),
        .I4(Threshold_l223_U0_src_cols_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__3
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_0),
        .Q(img_h_cols_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__4
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Threshold_l223_U0_src_cols_V_read),
        .I3(img_h_cols_V_c_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(img_h_cols_V_c_full_n),
        .O(internal_full_n_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    internal_full_n_i_2__2
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_0),
        .Q(img_h_cols_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__35 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__2 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hB444)) 
    \mOutPtr[3]_i_1__2 
       (.I0(internal_full_n_reg_0),
        .I1(img_h_cols_V_c_full_n),
        .I2(Threshold_l223_U0_src_cols_V_read),
        .I3(img_h_cols_V_c_empty_n),
        .O(\mOutPtr[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__2 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[1]),
        .I3(mOutPtr_reg__0[3]),
        .I4(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \mOutPtr[3]_i_3__2 
       (.I0(Threshold_l223_U0_src_cols_V_read),
        .I1(img_h_cols_V_c_empty_n),
        .I2(internal_full_n_reg_0),
        .I3(img_h_cols_V_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_0 ),
        .D(\mOutPtr[0]_i_1__4_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_0 ),
        .D(\mOutPtr[1]_i_1__35_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_0 ),
        .D(\mOutPtr[2]_i_1__2_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_0 ),
        .D(\mOutPtr[3]_i_2__2_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d6_A" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w16_d6_A_19
   (SR,
    Threshold_l223_U0_src_cols_V_read,
    out,
    img_h_rows_V_c_full_n,
    Q,
    img_h_cols_V_c_empty_n,
    Threshold_l223_U0_ap_start,
    min_h_c_empty_n,
    max_h_c_empty_n,
    \int_rows_reg[15] ,
    ap_clk,
    SS,
    internal_full_n_reg_0,
    ap_rst_n);
  output [0:0]SR;
  output Threshold_l223_U0_src_cols_V_read;
  output [15:0]out;
  output img_h_rows_V_c_full_n;
  input [1:0]Q;
  input img_h_cols_V_c_empty_n;
  input Threshold_l223_U0_ap_start;
  input min_h_c_empty_n;
  input max_h_c_empty_n;
  input [15:0]\int_rows_reg[15] ;
  input ap_clk;
  input [0:0]SS;
  input internal_full_n_reg_0;
  input ap_rst_n;

  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire Threshold_l223_U0_ap_start;
  wire Threshold_l223_U0_src_cols_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire img_h_cols_V_c_empty_n;
  wire img_h_rows_V_c_empty_n;
  wire img_h_rows_V_c_full_n;
  wire [15:0]\int_rows_reg[15] ;
  wire internal_empty_n;
  wire internal_empty_n_i_1__3_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__3_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__3_n_0 ;
  wire \mOutPtr[1]_i_1__34_n_0 ;
  wire \mOutPtr[2]_i_1__1_n_0 ;
  wire \mOutPtr[3]_i_1__1_n_0 ;
  wire \mOutPtr[3]_i_2__1_n_0 ;
  wire [3:0]mOutPtr_reg__0;
  wire max_h_c_empty_n;
  wire min_h_c_empty_n;
  wire [15:0]out;

  m3_for_arty_a7_threshold2_0_1_fifo_w16_d6_A_shiftReg_51 U_fifo_w16_d6_A_ram
       (.Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .\int_rows_reg[15] (\int_rows_reg[15] ),
        .internal_full_n_reg(img_h_rows_V_c_full_n),
        .internal_full_n_reg_0(internal_full_n_reg_0),
        .out(out));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__3
       (.I0(ap_rst_n),
        .I1(img_h_rows_V_c_full_n),
        .I2(internal_full_n_reg_0),
        .I3(img_h_rows_V_c_empty_n),
        .I4(Threshold_l223_U0_src_cols_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__2
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_0),
        .Q(img_h_rows_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__3
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Threshold_l223_U0_src_cols_V_read),
        .I3(img_h_rows_V_c_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(img_h_rows_V_c_full_n),
        .O(internal_full_n_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    internal_full_n_i_2__1
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_0),
        .Q(img_h_rows_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__34 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__1 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hB444)) 
    \mOutPtr[3]_i_1__1 
       (.I0(internal_full_n_reg_0),
        .I1(img_h_rows_V_c_full_n),
        .I2(Threshold_l223_U0_src_cols_V_read),
        .I3(img_h_rows_V_c_empty_n),
        .O(\mOutPtr[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__1 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[1]),
        .I3(mOutPtr_reg__0[3]),
        .I4(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \mOutPtr[3]_i_3__1 
       (.I0(Threshold_l223_U0_src_cols_V_read),
        .I1(img_h_rows_V_c_empty_n),
        .I2(internal_full_n_reg_0),
        .I3(img_h_rows_V_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[0]_i_1__3_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[1]_i_1__34_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[2]_i_1__1_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[3]_i_2__1_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \src_rows_V_read_reg_268[15]_i_1 
       (.I0(img_h_rows_V_c_empty_n),
        .I1(img_h_cols_V_c_empty_n),
        .I2(Q[0]),
        .I3(Threshold_l223_U0_ap_start),
        .I4(min_h_c_empty_n),
        .I5(max_h_c_empty_n),
        .O(Threshold_l223_U0_src_cols_V_read));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \t_V_reg_179[15]_i_1 
       (.I0(Threshold_l223_U0_src_cols_V_read),
        .I1(Q[1]),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d6_A" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w16_d6_A_25
   (out,
    img_s_cols_V_c_full_n,
    img_s_cols_V_c_empty_n,
    Q,
    ap_clk,
    SS,
    internal_full_n_reg_0,
    Threshold_l224_U0_src_cols_V_read,
    ap_rst_n);
  output [15:0]out;
  output img_s_cols_V_c_full_n;
  output img_s_cols_V_c_empty_n;
  input [15:0]Q;
  input ap_clk;
  input [0:0]SS;
  input internal_full_n_reg_0;
  input Threshold_l224_U0_src_cols_V_read;
  input ap_rst_n;

  wire [15:0]Q;
  wire [0:0]SS;
  wire Threshold_l224_U0_src_cols_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire img_s_cols_V_c_empty_n;
  wire img_s_cols_V_c_full_n;
  wire internal_empty_n;
  wire internal_empty_n_i_1__6_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__6_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__6_n_0 ;
  wire \mOutPtr[1]_i_1__37_n_0 ;
  wire \mOutPtr[2]_i_1__4_n_0 ;
  wire \mOutPtr[3]_i_1__4_n_0 ;
  wire \mOutPtr[3]_i_2__4_n_0 ;
  wire [3:0]mOutPtr_reg__0;
  wire [15:0]out;

  m3_for_arty_a7_threshold2_0_1_fifo_w16_d6_A_shiftReg_46 U_fifo_w16_d6_A_ram
       (.Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .\int_cols_reg[15] (Q),
        .internal_full_n_reg(img_s_cols_V_c_full_n),
        .internal_full_n_reg_0(internal_full_n_reg_0),
        .out(out));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__6
       (.I0(ap_rst_n),
        .I1(img_s_cols_V_c_full_n),
        .I2(internal_full_n_reg_0),
        .I3(img_s_cols_V_c_empty_n),
        .I4(Threshold_l224_U0_src_cols_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__5
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_0),
        .Q(img_s_cols_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__6
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Threshold_l224_U0_src_cols_V_read),
        .I3(img_s_cols_V_c_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(img_s_cols_V_c_full_n),
        .O(internal_full_n_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    internal_full_n_i_2__4
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_0),
        .Q(img_s_cols_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__37 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__4 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hB444)) 
    \mOutPtr[3]_i_1__4 
       (.I0(internal_full_n_reg_0),
        .I1(img_s_cols_V_c_full_n),
        .I2(Threshold_l224_U0_src_cols_V_read),
        .I3(img_s_cols_V_c_empty_n),
        .O(\mOutPtr[3]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__4 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[1]),
        .I3(mOutPtr_reg__0[3]),
        .I4(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_2__4_n_0 ));
  LUT4 #(
    .INIT(16'h8088)) 
    \mOutPtr[3]_i_3__4 
       (.I0(Threshold_l224_U0_src_cols_V_read),
        .I1(img_s_cols_V_c_empty_n),
        .I2(internal_full_n_reg_0),
        .I3(img_s_cols_V_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_0 ),
        .D(\mOutPtr[0]_i_1__6_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_0 ),
        .D(\mOutPtr[1]_i_1__37_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_0 ),
        .D(\mOutPtr[2]_i_1__4_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_0 ),
        .D(\mOutPtr[3]_i_2__4_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d6_A" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w16_d6_A_27
   (SR,
    Threshold_l224_U0_src_cols_V_read,
    out,
    img_s_rows_V_c_full_n,
    Q,
    img_s_cols_V_c_empty_n,
    Threshold_l224_U0_ap_start,
    min_s_c_empty_n,
    max_s_c_empty_n,
    \int_rows_reg[15] ,
    ap_clk,
    SS,
    internal_full_n_reg_0,
    ap_rst_n);
  output [0:0]SR;
  output Threshold_l224_U0_src_cols_V_read;
  output [15:0]out;
  output img_s_rows_V_c_full_n;
  input [1:0]Q;
  input img_s_cols_V_c_empty_n;
  input Threshold_l224_U0_ap_start;
  input min_s_c_empty_n;
  input max_s_c_empty_n;
  input [15:0]\int_rows_reg[15] ;
  input ap_clk;
  input [0:0]SS;
  input internal_full_n_reg_0;
  input ap_rst_n;

  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire Threshold_l224_U0_ap_start;
  wire Threshold_l224_U0_src_cols_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire img_s_cols_V_c_empty_n;
  wire img_s_rows_V_c_empty_n;
  wire img_s_rows_V_c_full_n;
  wire [15:0]\int_rows_reg[15] ;
  wire internal_empty_n;
  wire internal_empty_n_i_1__5_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__5_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__5_n_0 ;
  wire \mOutPtr[1]_i_1__36_n_0 ;
  wire \mOutPtr[2]_i_1__3_n_0 ;
  wire \mOutPtr[3]_i_1__3_n_0 ;
  wire \mOutPtr[3]_i_2__3_n_0 ;
  wire [3:0]mOutPtr_reg__0;
  wire max_s_c_empty_n;
  wire min_s_c_empty_n;
  wire [15:0]out;

  m3_for_arty_a7_threshold2_0_1_fifo_w16_d6_A_shiftReg_44 U_fifo_w16_d6_A_ram
       (.Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .\int_rows_reg[15] (\int_rows_reg[15] ),
        .internal_full_n_reg(img_s_rows_V_c_full_n),
        .internal_full_n_reg_0(internal_full_n_reg_0),
        .out(out));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__5
       (.I0(ap_rst_n),
        .I1(img_s_rows_V_c_full_n),
        .I2(internal_full_n_reg_0),
        .I3(img_s_rows_V_c_empty_n),
        .I4(Threshold_l224_U0_src_cols_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__4
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_0),
        .Q(img_s_rows_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__5
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Threshold_l224_U0_src_cols_V_read),
        .I3(img_s_rows_V_c_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(img_s_rows_V_c_full_n),
        .O(internal_full_n_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    internal_full_n_i_2__3
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_0),
        .Q(img_s_rows_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__36 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__3 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hB444)) 
    \mOutPtr[3]_i_1__3 
       (.I0(internal_full_n_reg_0),
        .I1(img_s_rows_V_c_full_n),
        .I2(Threshold_l224_U0_src_cols_V_read),
        .I3(img_s_rows_V_c_empty_n),
        .O(\mOutPtr[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__3 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[1]),
        .I3(mOutPtr_reg__0[3]),
        .I4(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \mOutPtr[3]_i_3__3 
       (.I0(Threshold_l224_U0_src_cols_V_read),
        .I1(img_s_rows_V_c_empty_n),
        .I2(internal_full_n_reg_0),
        .I3(img_s_rows_V_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_0 ),
        .D(\mOutPtr[0]_i_1__5_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_0 ),
        .D(\mOutPtr[1]_i_1__36_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_0 ),
        .D(\mOutPtr[2]_i_1__3_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_0 ),
        .D(\mOutPtr[3]_i_2__3_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \src_rows_V_read_reg_268[15]_i_1__0 
       (.I0(img_s_rows_V_c_empty_n),
        .I1(img_s_cols_V_c_empty_n),
        .I2(Q[0]),
        .I3(Threshold_l224_U0_ap_start),
        .I4(min_s_c_empty_n),
        .I5(max_s_c_empty_n),
        .O(Threshold_l224_U0_src_cols_V_read));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \t_V_reg_179[15]_i_1__0 
       (.I0(Threshold_l224_U0_src_cols_V_read),
        .I1(Q[1]),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d6_A" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w16_d6_A_29
   (out,
    img_v_cols_V_c_full_n,
    img_v_cols_V_c_empty_n,
    Q,
    ap_clk,
    SS,
    internal_full_n_reg_0,
    Threshold_l_U0_src_cols_V_read,
    ap_rst_n);
  output [15:0]out;
  output img_v_cols_V_c_full_n;
  output img_v_cols_V_c_empty_n;
  input [15:0]Q;
  input ap_clk;
  input [0:0]SS;
  input internal_full_n_reg_0;
  input Threshold_l_U0_src_cols_V_read;
  input ap_rst_n;

  wire [15:0]Q;
  wire [0:0]SS;
  wire Threshold_l_U0_src_cols_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire img_v_cols_V_c_empty_n;
  wire img_v_cols_V_c_full_n;
  wire internal_empty_n;
  wire internal_empty_n_i_1__8_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__8_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__8_n_0 ;
  wire \mOutPtr[1]_i_1__39_n_0 ;
  wire \mOutPtr[2]_i_1__6_n_0 ;
  wire \mOutPtr[3]_i_1__6_n_0 ;
  wire \mOutPtr[3]_i_2__6_n_0 ;
  wire [3:0]mOutPtr_reg__0;
  wire [15:0]out;

  m3_for_arty_a7_threshold2_0_1_fifo_w16_d6_A_shiftReg_42 U_fifo_w16_d6_A_ram
       (.Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .\int_cols_reg[15] (Q),
        .internal_full_n_reg(img_v_cols_V_c_full_n),
        .internal_full_n_reg_0(internal_full_n_reg_0),
        .out(out));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__8
       (.I0(ap_rst_n),
        .I1(img_v_cols_V_c_full_n),
        .I2(internal_full_n_reg_0),
        .I3(img_v_cols_V_c_empty_n),
        .I4(Threshold_l_U0_src_cols_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__7
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_0),
        .Q(img_v_cols_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__8
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Threshold_l_U0_src_cols_V_read),
        .I3(img_v_cols_V_c_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(img_v_cols_V_c_full_n),
        .O(internal_full_n_i_1__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    internal_full_n_i_2__6
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_0),
        .Q(img_v_cols_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__39 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__6 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'hB444)) 
    \mOutPtr[3]_i_1__6 
       (.I0(internal_full_n_reg_0),
        .I1(img_v_cols_V_c_full_n),
        .I2(Threshold_l_U0_src_cols_V_read),
        .I3(img_v_cols_V_c_empty_n),
        .O(\mOutPtr[3]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__6 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[1]),
        .I3(mOutPtr_reg__0[3]),
        .I4(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_2__6_n_0 ));
  LUT4 #(
    .INIT(16'h8088)) 
    \mOutPtr[3]_i_3__6 
       (.I0(Threshold_l_U0_src_cols_V_read),
        .I1(img_v_cols_V_c_empty_n),
        .I2(internal_full_n_reg_0),
        .I3(img_v_cols_V_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_0 ),
        .D(\mOutPtr[0]_i_1__8_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_0 ),
        .D(\mOutPtr[1]_i_1__39_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_0 ),
        .D(\mOutPtr[2]_i_1__6_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_0 ),
        .D(\mOutPtr[3]_i_2__6_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d6_A" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w16_d6_A_31
   (\mOutPtr_reg[0]_0 ,
    SR,
    Threshold_l_U0_src_cols_V_read,
    out,
    img_s_cols_V_c_full_n,
    img_hls_rows_V_c_full_n,
    img_v_cols_V_c_full_n,
    Q,
    img_v_cols_V_c_empty_n,
    Threshold_l_U0_ap_start,
    min_v_c_empty_n,
    max_v_c_empty_n,
    \int_rows_reg[15] ,
    ap_clk,
    SS,
    internal_full_n_reg_0,
    ap_rst_n);
  output \mOutPtr_reg[0]_0 ;
  output [0:0]SR;
  output Threshold_l_U0_src_cols_V_read;
  output [15:0]out;
  input img_s_cols_V_c_full_n;
  input img_hls_rows_V_c_full_n;
  input img_v_cols_V_c_full_n;
  input [1:0]Q;
  input img_v_cols_V_c_empty_n;
  input Threshold_l_U0_ap_start;
  input min_v_c_empty_n;
  input max_v_c_empty_n;
  input [15:0]\int_rows_reg[15] ;
  input ap_clk;
  input [0:0]SS;
  input internal_full_n_reg_0;
  input ap_rst_n;

  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire Threshold_l_U0_ap_start;
  wire Threshold_l_U0_src_cols_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire img_hls_rows_V_c_full_n;
  wire img_s_cols_V_c_full_n;
  wire img_v_cols_V_c_empty_n;
  wire img_v_cols_V_c_full_n;
  wire img_v_rows_V_c_empty_n;
  wire img_v_rows_V_c_full_n;
  wire [15:0]\int_rows_reg[15] ;
  wire internal_empty_n;
  wire internal_empty_n_i_1__7_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__7_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__7_n_0 ;
  wire \mOutPtr[1]_i_1__38_n_0 ;
  wire \mOutPtr[2]_i_1__5_n_0 ;
  wire \mOutPtr[3]_i_1__5_n_0 ;
  wire \mOutPtr[3]_i_2__5_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [3:0]mOutPtr_reg__0;
  wire max_v_c_empty_n;
  wire min_v_c_empty_n;
  wire [15:0]out;

  m3_for_arty_a7_threshold2_0_1_fifo_w16_d6_A_shiftReg U_fifo_w16_d6_A_ram
       (.Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .img_v_rows_V_c_full_n(img_v_rows_V_c_full_n),
        .\int_rows_reg[15] (\int_rows_reg[15] ),
        .internal_full_n_reg(internal_full_n_reg_0),
        .out(out));
  LUT4 #(
    .INIT(16'h7FFF)) 
    int_ap_ready_i_6
       (.I0(img_v_rows_V_c_full_n),
        .I1(img_s_cols_V_c_full_n),
        .I2(img_hls_rows_V_c_full_n),
        .I3(img_v_cols_V_c_full_n),
        .O(\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__7
       (.I0(ap_rst_n),
        .I1(img_v_rows_V_c_full_n),
        .I2(internal_full_n_reg_0),
        .I3(img_v_rows_V_c_empty_n),
        .I4(Threshold_l_U0_src_cols_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__6
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_0),
        .Q(img_v_rows_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__7
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Threshold_l_U0_src_cols_V_read),
        .I3(img_v_rows_V_c_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(img_v_rows_V_c_full_n),
        .O(internal_full_n_i_1__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    internal_full_n_i_2__5
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_0),
        .Q(img_v_rows_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__38 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__5 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hB444)) 
    \mOutPtr[3]_i_1__5 
       (.I0(internal_full_n_reg_0),
        .I1(img_v_rows_V_c_full_n),
        .I2(Threshold_l_U0_src_cols_V_read),
        .I3(img_v_rows_V_c_empty_n),
        .O(\mOutPtr[3]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__5 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[1]),
        .I3(mOutPtr_reg__0[3]),
        .I4(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_2__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \mOutPtr[3]_i_3__5 
       (.I0(Threshold_l_U0_src_cols_V_read),
        .I1(img_v_rows_V_c_empty_n),
        .I2(internal_full_n_reg_0),
        .I3(img_v_rows_V_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_0 ),
        .D(\mOutPtr[0]_i_1__7_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_0 ),
        .D(\mOutPtr[1]_i_1__38_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_0 ),
        .D(\mOutPtr[2]_i_1__5_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_0 ),
        .D(\mOutPtr[3]_i_2__5_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \src_rows_V_read_reg_268[15]_i_1__1 
       (.I0(img_v_rows_V_c_empty_n),
        .I1(img_v_cols_V_c_empty_n),
        .I2(Q[0]),
        .I3(Threshold_l_U0_ap_start),
        .I4(min_v_c_empty_n),
        .I5(max_v_c_empty_n),
        .O(Threshold_l_U0_src_cols_V_read));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \t_V_reg_179[15]_i_1__1 
       (.I0(Threshold_l_U0_src_cols_V_read),
        .I1(Q[1]),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d6_A_shiftReg" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w16_d6_A_shiftReg
   (out,
    img_v_rows_V_c_full_n,
    internal_full_n_reg,
    Q,
    \int_rows_reg[15] ,
    ap_clk);
  output [15:0]out;
  input img_v_rows_V_c_full_n;
  input internal_full_n_reg;
  input [3:0]Q;
  input [15:0]\int_rows_reg[15] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire img_v_rows_V_c_full_n;
  wire [15:0]\int_rows_reg[15] ;
  wire internal_full_n_reg;
  wire [15:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\img_v_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_v_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][0]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_1__3 
       (.I0(img_v_rows_V_c_full_n),
        .I1(internal_full_n_reg),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_2__3 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_3__3 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_4__3 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\img_v_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_v_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][10]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img_v_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_v_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][11]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img_v_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_v_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][12]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\img_v_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_v_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][13]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\img_v_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_v_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][14]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\img_v_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_v_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][15]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\img_v_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_v_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][1]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_v_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_v_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][2]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img_v_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_v_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][3]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_v_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_v_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][4]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img_v_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_v_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][5]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img_v_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_v_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][6]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img_v_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_v_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][7]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\img_v_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_v_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][8]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img_v_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_v_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][9]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d6_A_shiftReg" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w16_d6_A_shiftReg_42
   (out,
    internal_full_n_reg,
    internal_full_n_reg_0,
    Q,
    \int_cols_reg[15] ,
    ap_clk);
  output [15:0]out;
  input internal_full_n_reg;
  input internal_full_n_reg_0;
  input [3:0]Q;
  input [15:0]\int_cols_reg[15] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [15:0]\int_cols_reg[15] ;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire [15:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\img_v_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_v_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][0]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_1__4 
       (.I0(internal_full_n_reg),
        .I1(internal_full_n_reg_0),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_2__4 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_3__4 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_4__4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\img_v_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_v_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][10]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img_v_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_v_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][11]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img_v_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_v_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][12]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\img_v_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_v_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][13]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\img_v_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_v_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][14]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\img_v_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_v_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][15]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\img_v_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_v_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][1]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_v_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_v_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][2]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img_v_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_v_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][3]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_v_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_v_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][4]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img_v_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_v_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][5]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img_v_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_v_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][6]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img_v_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_v_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][7]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\img_v_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_v_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][8]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img_v_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_v_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][9]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d6_A_shiftReg" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w16_d6_A_shiftReg_44
   (out,
    internal_full_n_reg,
    internal_full_n_reg_0,
    Q,
    \int_rows_reg[15] ,
    ap_clk);
  output [15:0]out;
  input internal_full_n_reg;
  input internal_full_n_reg_0;
  input [3:0]Q;
  input [15:0]\int_rows_reg[15] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [15:0]\int_rows_reg[15] ;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire [15:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\img_s_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_s_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][0]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_1__1 
       (.I0(internal_full_n_reg),
        .I1(internal_full_n_reg_0),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_2__1 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_3__1 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_4__1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\img_s_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_s_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][10]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img_s_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_s_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][11]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img_s_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_s_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][12]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\img_s_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_s_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][13]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\img_s_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_s_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][14]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\img_s_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_s_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][15]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\img_s_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_s_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][1]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_s_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_s_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][2]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img_s_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_s_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][3]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_s_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_s_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][4]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img_s_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_s_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][5]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img_s_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_s_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][6]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img_s_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_s_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][7]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\img_s_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_s_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][8]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img_s_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_s_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][9]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d6_A_shiftReg" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w16_d6_A_shiftReg_46
   (out,
    internal_full_n_reg,
    internal_full_n_reg_0,
    Q,
    \int_cols_reg[15] ,
    ap_clk);
  output [15:0]out;
  input internal_full_n_reg;
  input internal_full_n_reg_0;
  input [3:0]Q;
  input [15:0]\int_cols_reg[15] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [15:0]\int_cols_reg[15] ;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire [15:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\img_s_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_s_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][0]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_1__2 
       (.I0(internal_full_n_reg),
        .I1(internal_full_n_reg_0),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_2__2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_3__2 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_4__2 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\img_s_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_s_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][10]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img_s_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_s_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][11]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img_s_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_s_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][12]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\img_s_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_s_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][13]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\img_s_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_s_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][14]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\img_s_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_s_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][15]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\img_s_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_s_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][1]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_s_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_s_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][2]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img_s_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_s_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][3]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_s_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_s_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][4]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img_s_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_s_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][5]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img_s_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_s_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][6]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img_s_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_s_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][7]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\img_s_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_s_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][8]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img_s_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_s_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][9]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d6_A_shiftReg" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w16_d6_A_shiftReg_51
   (out,
    internal_full_n_reg,
    internal_full_n_reg_0,
    Q,
    \int_rows_reg[15] ,
    ap_clk);
  output [15:0]out;
  input internal_full_n_reg;
  input internal_full_n_reg_0;
  input [3:0]Q;
  input [15:0]\int_rows_reg[15] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [15:0]\int_rows_reg[15] ;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire [15:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\img_h_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_h_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][0]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_1 
       (.I0(internal_full_n_reg),
        .I1(internal_full_n_reg_0),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_3 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\img_h_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_h_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][10]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img_h_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_h_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][11]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img_h_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_h_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][12]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\img_h_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_h_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][13]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\img_h_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_h_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][14]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\img_h_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_h_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][15]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\img_h_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_h_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][1]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_h_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_h_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][2]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img_h_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_h_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][3]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_h_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_h_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][4]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img_h_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_h_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][5]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img_h_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_h_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][6]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img_h_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_h_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][7]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\img_h_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_h_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][8]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img_h_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_h_rows_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][9]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d6_A_shiftReg" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w16_d6_A_shiftReg_53
   (out,
    img_h_cols_V_c_full_n,
    internal_full_n_reg,
    Q,
    \int_cols_reg[15] ,
    ap_clk);
  output [15:0]out;
  input img_h_cols_V_c_full_n;
  input internal_full_n_reg;
  input [3:0]Q;
  input [15:0]\int_cols_reg[15] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire img_h_cols_V_c_full_n;
  wire [15:0]\int_cols_reg[15] ;
  wire internal_full_n_reg;
  wire [15:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\img_h_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_h_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][0]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_1__0 
       (.I0(img_h_cols_V_c_full_n),
        .I1(internal_full_n_reg),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_2__0 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_3__0 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_4__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\img_h_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_h_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][10]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img_h_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_h_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][11]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img_h_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_h_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][12]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\img_h_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_h_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][13]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\img_h_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_h_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][14]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\img_h_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_h_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][15]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\img_h_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_h_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][1]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_h_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_h_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][2]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img_h_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_h_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][3]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_h_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_h_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][4]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img_h_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_h_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][5]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img_h_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_h_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][6]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img_h_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_h_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][7]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\img_h_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_h_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][8]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img_h_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img_h_cols_V_c_U/U_fifo_w16_d6_A_ram/SRL_SIG_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][9]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d7_A" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w16_d7_A
   (SR,
    And_3_U0_dst_rows_V_read,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    out,
    img_hls_cols_V_c_full_n,
    Q,
    img_hls_rows_V_c67_full_n,
    img_hls_rows_V_c_empty_n,
    img_hls_cols_V_c68_full_n,
    internal_full_n_reg_0,
    \int_cols_reg[15] ,
    ap_clk,
    SS,
    internal_full_n_reg_1,
    ap_rst_n);
  output [0:0]SR;
  output And_3_U0_dst_rows_V_read;
  output internal_empty_n_reg_0;
  output internal_empty_n_reg_1;
  output [15:0]out;
  output img_hls_cols_V_c_full_n;
  input [1:0]Q;
  input img_hls_rows_V_c67_full_n;
  input img_hls_rows_V_c_empty_n;
  input img_hls_cols_V_c68_full_n;
  input internal_full_n_reg_0;
  input [15:0]\int_cols_reg[15] ;
  input ap_clk;
  input [0:0]SS;
  input internal_full_n_reg_1;
  input ap_rst_n;

  wire And_3_U0_dst_rows_V_read;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire img_hls_cols_V_c68_full_n;
  wire img_hls_cols_V_c_empty_n;
  wire img_hls_cols_V_c_full_n;
  wire img_hls_rows_V_c67_full_n;
  wire img_hls_rows_V_c_empty_n;
  wire [15:0]\int_cols_reg[15] ;
  wire internal_empty_n;
  wire internal_empty_n_i_1__10_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n;
  wire internal_full_n_i_1__10_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__10_n_0 ;
  wire \mOutPtr[1]_i_1__41_n_0 ;
  wire \mOutPtr[2]_i_1__8_n_0 ;
  wire \mOutPtr[3]_i_1__8_n_0 ;
  wire \mOutPtr[3]_i_2__8_n_0 ;
  wire [3:0]mOutPtr_reg__0;
  wire [15:0]out;

  m3_for_arty_a7_threshold2_0_1_fifo_w16_d7_A_shiftReg_49 U_fifo_w16_d7_A_ram
       (.Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .\int_cols_reg[15] (\int_cols_reg[15] ),
        .internal_full_n_reg(img_hls_cols_V_c_full_n),
        .internal_full_n_reg_0(internal_full_n_reg_1),
        .out(out));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \dst_cols_V_read_reg_270[15]_i_1 
       (.I0(img_hls_cols_V_c_empty_n),
        .I1(img_hls_rows_V_c67_full_n),
        .I2(img_hls_rows_V_c_empty_n),
        .I3(img_hls_cols_V_c68_full_n),
        .I4(Q[0]),
        .I5(internal_full_n_reg_0),
        .O(And_3_U0_dst_rows_V_read));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__10
       (.I0(ap_rst_n),
        .I1(img_hls_cols_V_c_full_n),
        .I2(internal_full_n_reg_1),
        .I3(img_hls_cols_V_c_empty_n),
        .I4(And_3_U0_dst_rows_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__23
       (.I0(And_3_U0_dst_rows_V_read),
        .I1(img_hls_rows_V_c67_full_n),
        .O(internal_empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__24
       (.I0(And_3_U0_dst_rows_V_read),
        .I1(img_hls_cols_V_c68_full_n),
        .O(internal_empty_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__9
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__10_n_0),
        .Q(img_hls_cols_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__10
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(And_3_U0_dst_rows_V_read),
        .I3(img_hls_cols_V_c_empty_n),
        .I4(internal_full_n_reg_1),
        .I5(img_hls_cols_V_c_full_n),
        .O(internal_full_n_i_1__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__8
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[1]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__10_n_0),
        .Q(img_hls_cols_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__10 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__41 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__8 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__8_n_0 ));
  LUT4 #(
    .INIT(16'hB444)) 
    \mOutPtr[3]_i_1__8 
       (.I0(internal_full_n_reg_1),
        .I1(img_hls_cols_V_c_full_n),
        .I2(And_3_U0_dst_rows_V_read),
        .I3(img_hls_cols_V_c_empty_n),
        .O(\mOutPtr[3]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__8 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[1]),
        .I3(mOutPtr_reg__0[3]),
        .I4(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_2__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \mOutPtr[3]_i_3__8 
       (.I0(And_3_U0_dst_rows_V_read),
        .I1(img_hls_cols_V_c_empty_n),
        .I2(internal_full_n_reg_1),
        .I3(img_hls_cols_V_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__8_n_0 ),
        .D(\mOutPtr[0]_i_1__10_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__8_n_0 ),
        .D(\mOutPtr[1]_i_1__41_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__8_n_0 ),
        .D(\mOutPtr[2]_i_1__8_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__8_n_0 ),
        .D(\mOutPtr[3]_i_2__8_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \t_V_reg_209[15]_i_1 
       (.I0(And_3_U0_dst_rows_V_read),
        .I1(Q[1]),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d7_A" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w16_d7_A_23
   (out,
    img_hls_rows_V_c_full_n,
    img_hls_rows_V_c_empty_n,
    Q,
    ap_clk,
    SS,
    internal_full_n_reg_0,
    And_3_U0_dst_rows_V_read,
    ap_rst_n);
  output [15:0]out;
  output img_hls_rows_V_c_full_n;
  output img_hls_rows_V_c_empty_n;
  input [15:0]Q;
  input ap_clk;
  input [0:0]SS;
  input internal_full_n_reg_0;
  input And_3_U0_dst_rows_V_read;
  input ap_rst_n;

  wire And_3_U0_dst_rows_V_read;
  wire [15:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire img_hls_rows_V_c_empty_n;
  wire img_hls_rows_V_c_full_n;
  wire internal_empty_n;
  wire internal_empty_n_i_1__9_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__9_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__9_n_0 ;
  wire \mOutPtr[1]_i_1__40_n_0 ;
  wire \mOutPtr[2]_i_1__7_n_0 ;
  wire \mOutPtr[3]_i_1__7_n_0 ;
  wire \mOutPtr[3]_i_2__7_n_0 ;
  wire [3:0]mOutPtr_reg__0;
  wire [15:0]out;

  m3_for_arty_a7_threshold2_0_1_fifo_w16_d7_A_shiftReg U_fifo_w16_d7_A_ram
       (.Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .\int_rows_reg[15] (Q),
        .internal_full_n_reg(img_hls_rows_V_c_full_n),
        .internal_full_n_reg_0(internal_full_n_reg_0),
        .out(out));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__9
       (.I0(ap_rst_n),
        .I1(img_hls_rows_V_c_full_n),
        .I2(internal_full_n_reg_0),
        .I3(img_hls_rows_V_c_empty_n),
        .I4(And_3_U0_dst_rows_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__8
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__9_n_0),
        .Q(img_hls_rows_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__9
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(And_3_U0_dst_rows_V_read),
        .I3(img_hls_rows_V_c_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(img_hls_rows_V_c_full_n),
        .O(internal_full_n_i_1__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__7
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[1]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__9_n_0),
        .Q(img_hls_rows_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__40 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__7 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__7_n_0 ));
  LUT4 #(
    .INIT(16'hB444)) 
    \mOutPtr[3]_i_1__7 
       (.I0(internal_full_n_reg_0),
        .I1(img_hls_rows_V_c_full_n),
        .I2(And_3_U0_dst_rows_V_read),
        .I3(img_hls_rows_V_c_empty_n),
        .O(\mOutPtr[3]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__7 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[1]),
        .I3(mOutPtr_reg__0[3]),
        .I4(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_2__7_n_0 ));
  LUT4 #(
    .INIT(16'h8088)) 
    \mOutPtr[3]_i_3__7 
       (.I0(And_3_U0_dst_rows_V_read),
        .I1(img_hls_rows_V_c_empty_n),
        .I2(internal_full_n_reg_0),
        .I3(img_hls_rows_V_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__7_n_0 ),
        .D(\mOutPtr[0]_i_1__9_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__7_n_0 ),
        .D(\mOutPtr[1]_i_1__40_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__7_n_0 ),
        .D(\mOutPtr[2]_i_1__7_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__7_n_0 ),
        .D(\mOutPtr[3]_i_2__7_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d7_A_shiftReg" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w16_d7_A_shiftReg
   (out,
    internal_full_n_reg,
    internal_full_n_reg_0,
    Q,
    \int_rows_reg[15] ,
    ap_clk);
  output [15:0]out;
  input internal_full_n_reg;
  input internal_full_n_reg_0;
  input [3:0]Q;
  input [15:0]\int_rows_reg[15] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [15:0]\int_rows_reg[15] ;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire [15:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\img_hls_rows_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\img_hls_rows_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][0]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_1 
       (.I0(internal_full_n_reg),
        .I1(internal_full_n_reg_0),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_3 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\img_hls_rows_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\img_hls_rows_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6][10]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][10]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img_hls_rows_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\img_hls_rows_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6][11]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][11]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img_hls_rows_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\img_hls_rows_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6][12]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][12]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\img_hls_rows_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\img_hls_rows_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6][13]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][13]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\img_hls_rows_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\img_hls_rows_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6][14]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][14]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\img_hls_rows_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\img_hls_rows_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6][15]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][15]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\img_hls_rows_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\img_hls_rows_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6][1]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][1]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_hls_rows_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\img_hls_rows_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6][2]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][2]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img_hls_rows_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\img_hls_rows_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6][3]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][3]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_hls_rows_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\img_hls_rows_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6][4]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][4]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img_hls_rows_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\img_hls_rows_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6][5]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][5]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img_hls_rows_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\img_hls_rows_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6][6]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][6]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img_hls_rows_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\img_hls_rows_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6][7]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][7]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\img_hls_rows_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\img_hls_rows_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6][8]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][8]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img_hls_rows_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\img_hls_rows_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6][9]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][9]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d7_A_shiftReg" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w16_d7_A_shiftReg_49
   (out,
    internal_full_n_reg,
    internal_full_n_reg_0,
    Q,
    \int_cols_reg[15] ,
    ap_clk);
  output [15:0]out;
  input internal_full_n_reg;
  input internal_full_n_reg_0;
  input [3:0]Q;
  input [15:0]\int_cols_reg[15] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [15:0]\int_cols_reg[15] ;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire [15:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\img_hls_cols_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\img_hls_cols_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][0]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_1__0 
       (.I0(internal_full_n_reg),
        .I1(internal_full_n_reg_0),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_2__0 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_3__0 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_4__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\img_hls_cols_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\img_hls_cols_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6][10]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][10]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img_hls_cols_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\img_hls_cols_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6][11]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][11]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img_hls_cols_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\img_hls_cols_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6][12]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][12]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\img_hls_cols_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\img_hls_cols_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6][13]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][13]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\img_hls_cols_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\img_hls_cols_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6][14]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][14]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\img_hls_cols_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\img_hls_cols_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6][15]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][15]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\img_hls_cols_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\img_hls_cols_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6][1]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][1]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_hls_cols_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\img_hls_cols_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6][2]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][2]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img_hls_cols_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\img_hls_cols_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6][3]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][3]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_hls_cols_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\img_hls_cols_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6][4]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][4]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img_hls_cols_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\img_hls_cols_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6][5]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][5]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img_hls_cols_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\img_hls_cols_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6][6]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][6]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img_hls_cols_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\img_hls_cols_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6][7]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][7]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\img_hls_cols_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\img_hls_cols_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6][8]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][8]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img_hls_cols_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\img_hls_cols_V_c_U/U_fifo_w16_d7_A_ram/SRL_SIG_reg[6][9]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][9]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d9_A" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w16_d9_A
   (D,
    out,
    \tmp_48_i_reg_1058_reg[9] ,
    img_dilate_cols_V_c_full_n,
    img_dilate_cols_V_c_empty_n,
    Q,
    ap_clk,
    SS,
    internal_full_n_reg_0,
    Erode_U0_ap_start,
    img_dilate_rows_V_c_empty_n,
    \ap_CS_fsm_reg[0] ,
    ap_rst_n,
    Erode_U0_p_src_cols_V_read);
  output [16:0]D;
  output [15:0]out;
  output [9:0]\tmp_48_i_reg_1058_reg[9] ;
  output img_dilate_cols_V_c_full_n;
  output img_dilate_cols_V_c_empty_n;
  input [15:0]Q;
  input ap_clk;
  input [0:0]SS;
  input internal_full_n_reg_0;
  input Erode_U0_ap_start;
  input img_dilate_rows_V_c_empty_n;
  input [0:0]\ap_CS_fsm_reg[0] ;
  input ap_rst_n;
  input Erode_U0_p_src_cols_V_read;

  wire [16:0]D;
  wire Erode_U0_ap_start;
  wire Erode_U0_p_src_cols_V_read;
  wire [15:0]Q;
  wire [0:0]SS;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire img_dilate_cols_V_c_empty_n;
  wire img_dilate_cols_V_c_full_n;
  wire img_dilate_rows_V_c_empty_n;
  wire internal_empty_n;
  wire internal_empty_n_i_1__12_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__12_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__12_n_0 ;
  wire \mOutPtr[1]_i_1__43_n_0 ;
  wire \mOutPtr[2]_i_1__10_n_0 ;
  wire \mOutPtr[3]_i_1__10_n_0 ;
  wire \mOutPtr[4]_i_1__0_n_0 ;
  wire \mOutPtr[4]_i_2__0_n_0 ;
  wire [4:0]mOutPtr_reg__0;
  wire [15:0]out;
  wire [9:0]\tmp_48_i_reg_1058_reg[9] ;

  m3_for_arty_a7_threshold2_0_1_fifo_w16_d9_A_shiftReg_58 U_fifo_w16_d9_A_ram
       (.D(D),
        .Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .\int_cols_reg[15] (Q),
        .internal_full_n_reg(img_dilate_cols_V_c_full_n),
        .internal_full_n_reg_0(internal_full_n_reg_0),
        .out(out),
        .\tmp_48_i_reg_1058_reg[9] (\tmp_48_i_reg_1058_reg[9] ));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__12
       (.I0(ap_rst_n),
        .I1(img_dilate_cols_V_c_full_n),
        .I2(internal_full_n_reg_0),
        .I3(img_dilate_cols_V_c_empty_n),
        .I4(Erode_U0_p_src_cols_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    internal_empty_n_i_2__11
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[1]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[4]),
        .I4(mOutPtr_reg__0[2]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__12_n_0),
        .Q(img_dilate_cols_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__12
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Erode_U0_p_src_cols_V_read),
        .I3(img_dilate_cols_V_c_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(img_dilate_cols_V_c_full_n),
        .O(internal_full_n_i_1__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    internal_full_n_i_2__10
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[1]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[4]),
        .I4(mOutPtr_reg__0[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__12_n_0),
        .Q(img_dilate_cols_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__12 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__43 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__10 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_1__10 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[1]),
        .I3(mOutPtr_reg__0[3]),
        .I4(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hB444444444444444)) 
    \mOutPtr[4]_i_1__0 
       (.I0(internal_full_n_reg_0),
        .I1(img_dilate_cols_V_c_full_n),
        .I2(Erode_U0_ap_start),
        .I3(img_dilate_rows_V_c_empty_n),
        .I4(\ap_CS_fsm_reg[0] ),
        .I5(img_dilate_cols_V_c_empty_n),
        .O(\mOutPtr[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \mOutPtr[4]_i_2__0 
       (.I0(mOutPtr_reg__0[1]),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr110_out),
        .I3(mOutPtr_reg__0[2]),
        .I4(mOutPtr_reg__0[4]),
        .I5(mOutPtr_reg__0[3]),
        .O(\mOutPtr[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000080008000)) 
    \mOutPtr[4]_i_3__0 
       (.I0(Erode_U0_ap_start),
        .I1(img_dilate_rows_V_c_empty_n),
        .I2(\ap_CS_fsm_reg[0] ),
        .I3(img_dilate_cols_V_c_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(img_dilate_cols_V_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__0_n_0 ),
        .D(\mOutPtr[0]_i_1__12_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__0_n_0 ),
        .D(\mOutPtr[1]_i_1__43_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__0_n_0 ),
        .D(\mOutPtr[2]_i_1__10_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__0_n_0 ),
        .D(\mOutPtr[3]_i_1__10_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__0_n_0 ),
        .D(\mOutPtr[4]_i_2__0_n_0 ),
        .Q(mOutPtr_reg__0[4]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d9_A" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w16_d9_A_14
   (\tmp_reg_1070_reg[1] ,
    out,
    D,
    img_dilate_rows_V_c_full_n,
    img_dilate_rows_V_c_empty_n,
    Q,
    ap_clk,
    SS,
    internal_full_n_reg_0,
    Erode_U0_ap_start,
    img_dilate_cols_V_c_empty_n,
    \ap_CS_fsm_reg[0] ,
    ap_rst_n,
    Erode_U0_p_src_cols_V_read);
  output [1:0]\tmp_reg_1070_reg[1] ;
  output [15:0]out;
  output [16:0]D;
  output img_dilate_rows_V_c_full_n;
  output img_dilate_rows_V_c_empty_n;
  input [15:0]Q;
  input ap_clk;
  input [0:0]SS;
  input internal_full_n_reg_0;
  input Erode_U0_ap_start;
  input img_dilate_cols_V_c_empty_n;
  input [0:0]\ap_CS_fsm_reg[0] ;
  input ap_rst_n;
  input Erode_U0_p_src_cols_V_read;

  wire [16:0]D;
  wire Erode_U0_ap_start;
  wire Erode_U0_p_src_cols_V_read;
  wire [15:0]Q;
  wire [0:0]SS;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire img_dilate_cols_V_c_empty_n;
  wire img_dilate_rows_V_c_empty_n;
  wire img_dilate_rows_V_c_full_n;
  wire internal_empty_n;
  wire internal_empty_n_i_1__11_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__11_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__11_n_0 ;
  wire \mOutPtr[1]_i_1__42_n_0 ;
  wire \mOutPtr[2]_i_1__9_n_0 ;
  wire \mOutPtr[3]_i_1__9_n_0 ;
  wire \mOutPtr[4]_i_1_n_0 ;
  wire \mOutPtr[4]_i_2_n_0 ;
  wire [4:0]mOutPtr_reg__0;
  wire [15:0]out;
  wire [1:0]\tmp_reg_1070_reg[1] ;

  m3_for_arty_a7_threshold2_0_1_fifo_w16_d9_A_shiftReg U_fifo_w16_d9_A_ram
       (.D(D),
        .Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .\int_rows_reg[15] (Q),
        .internal_full_n_reg(img_dilate_rows_V_c_full_n),
        .internal_full_n_reg_0(internal_full_n_reg_0),
        .out(out),
        .\tmp_reg_1070_reg[1] (\tmp_reg_1070_reg[1] ));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__11
       (.I0(ap_rst_n),
        .I1(img_dilate_rows_V_c_full_n),
        .I2(internal_full_n_reg_0),
        .I3(img_dilate_rows_V_c_empty_n),
        .I4(Erode_U0_p_src_cols_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    internal_empty_n_i_2__10
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[1]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[4]),
        .I4(mOutPtr_reg__0[2]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__11_n_0),
        .Q(img_dilate_rows_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__11
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Erode_U0_p_src_cols_V_read),
        .I3(img_dilate_rows_V_c_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(img_dilate_rows_V_c_full_n),
        .O(internal_full_n_i_1__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    internal_full_n_i_2__9
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[1]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[4]),
        .I4(mOutPtr_reg__0[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__11_n_0),
        .Q(img_dilate_rows_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__11 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__42 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__9 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_1__9 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[1]),
        .I3(mOutPtr_reg__0[3]),
        .I4(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hB444444444444444)) 
    \mOutPtr[4]_i_1 
       (.I0(internal_full_n_reg_0),
        .I1(img_dilate_rows_V_c_full_n),
        .I2(Erode_U0_ap_start),
        .I3(img_dilate_cols_V_c_empty_n),
        .I4(\ap_CS_fsm_reg[0] ),
        .I5(img_dilate_rows_V_c_empty_n),
        .O(\mOutPtr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \mOutPtr[4]_i_2 
       (.I0(mOutPtr_reg__0[1]),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr110_out),
        .I3(mOutPtr_reg__0[2]),
        .I4(mOutPtr_reg__0[4]),
        .I5(mOutPtr_reg__0[3]),
        .O(\mOutPtr[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000080008000)) 
    \mOutPtr[4]_i_3 
       (.I0(Erode_U0_ap_start),
        .I1(img_dilate_cols_V_c_empty_n),
        .I2(\ap_CS_fsm_reg[0] ),
        .I3(img_dilate_rows_V_c_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(img_dilate_rows_V_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1__11_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_0 ),
        .D(\mOutPtr[1]_i_1__42_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_0 ),
        .D(\mOutPtr[2]_i_1__9_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_0 ),
        .D(\mOutPtr[3]_i_1__9_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_0 ),
        .D(\mOutPtr[4]_i_2_n_0 ),
        .Q(mOutPtr_reg__0[4]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d9_A_shiftReg" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w16_d9_A_shiftReg
   (\tmp_reg_1070_reg[1] ,
    out,
    D,
    Q,
    internal_full_n_reg,
    internal_full_n_reg_0,
    \int_rows_reg[15] ,
    ap_clk);
  output [1:0]\tmp_reg_1070_reg[1] ;
  output [15:0]out;
  output [16:0]D;
  input [4:0]Q;
  input internal_full_n_reg;
  input internal_full_n_reg_0;
  input [15:0]\int_rows_reg[15] ;
  input ap_clk;

  wire [16:0]D;
  wire [4:0]Q;
  wire \SRL_SIG_reg[8][0]_srl9_i_4_n_0 ;
  wire ap_clk;
  wire [15:0]\int_rows_reg[15] ;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire [15:0]out;
  wire [3:0]shiftReg_addr;
  wire shiftReg_ce;
  wire \tmp_47_i_reg_1053[3]_i_2_n_0 ;
  wire \tmp_47_i_reg_1053_reg[11]_i_1_n_0 ;
  wire \tmp_47_i_reg_1053_reg[11]_i_1_n_1 ;
  wire \tmp_47_i_reg_1053_reg[11]_i_1_n_2 ;
  wire \tmp_47_i_reg_1053_reg[11]_i_1_n_3 ;
  wire \tmp_47_i_reg_1053_reg[15]_i_1_n_0 ;
  wire \tmp_47_i_reg_1053_reg[15]_i_1_n_1 ;
  wire \tmp_47_i_reg_1053_reg[15]_i_1_n_2 ;
  wire \tmp_47_i_reg_1053_reg[15]_i_1_n_3 ;
  wire \tmp_47_i_reg_1053_reg[3]_i_1_n_0 ;
  wire \tmp_47_i_reg_1053_reg[3]_i_1_n_1 ;
  wire \tmp_47_i_reg_1053_reg[3]_i_1_n_2 ;
  wire \tmp_47_i_reg_1053_reg[3]_i_1_n_3 ;
  wire \tmp_47_i_reg_1053_reg[7]_i_1_n_0 ;
  wire \tmp_47_i_reg_1053_reg[7]_i_1_n_1 ;
  wire \tmp_47_i_reg_1053_reg[7]_i_1_n_2 ;
  wire \tmp_47_i_reg_1053_reg[7]_i_1_n_3 ;
  wire [1:0]\tmp_reg_1070_reg[1] ;
  wire [3:1]\NLW_tmp_47_i_reg_1053_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_47_i_reg_1053_reg[16]_i_1_O_UNCONNECTED ;

  (* srl_bus_name = "inst/\img_dilate_rows_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\img_dilate_rows_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8][0]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][0]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[8][0]_srl9_i_1 
       (.I0(internal_full_n_reg),
        .I1(internal_full_n_reg_0),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[8][0]_srl9_i_2 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[8][0]_srl9_i_3 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[8][0]_srl9_i_4 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(\SRL_SIG_reg[8][0]_srl9_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[8][0]_srl9_i_5 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(shiftReg_addr[3]));
  (* srl_bus_name = "inst/\img_dilate_rows_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\img_dilate_rows_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8][10]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][10]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img_dilate_rows_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\img_dilate_rows_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8][11]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][11]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img_dilate_rows_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\img_dilate_rows_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8][12]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][12]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\img_dilate_rows_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\img_dilate_rows_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8][13]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][13]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\img_dilate_rows_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\img_dilate_rows_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8][14]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][14]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\img_dilate_rows_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\img_dilate_rows_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8][15]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][15]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\img_dilate_rows_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\img_dilate_rows_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8][1]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][1]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_dilate_rows_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\img_dilate_rows_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8][2]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][2]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img_dilate_rows_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\img_dilate_rows_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8][3]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][3]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_dilate_rows_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\img_dilate_rows_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8][4]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][4]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img_dilate_rows_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\img_dilate_rows_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8][5]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][5]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img_dilate_rows_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\img_dilate_rows_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8][6]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][6]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img_dilate_rows_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\img_dilate_rows_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8][7]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][7]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\img_dilate_rows_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\img_dilate_rows_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8][8]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][8]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img_dilate_rows_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\img_dilate_rows_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8][9]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][9]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_rows_reg[15] [9]),
        .Q(out[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_47_i_reg_1053[3]_i_2 
       (.I0(out[1]),
        .O(\tmp_47_i_reg_1053[3]_i_2_n_0 ));
  CARRY4 \tmp_47_i_reg_1053_reg[11]_i_1 
       (.CI(\tmp_47_i_reg_1053_reg[7]_i_1_n_0 ),
        .CO({\tmp_47_i_reg_1053_reg[11]_i_1_n_0 ,\tmp_47_i_reg_1053_reg[11]_i_1_n_1 ,\tmp_47_i_reg_1053_reg[11]_i_1_n_2 ,\tmp_47_i_reg_1053_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[11:8]),
        .S(out[11:8]));
  CARRY4 \tmp_47_i_reg_1053_reg[15]_i_1 
       (.CI(\tmp_47_i_reg_1053_reg[11]_i_1_n_0 ),
        .CO({\tmp_47_i_reg_1053_reg[15]_i_1_n_0 ,\tmp_47_i_reg_1053_reg[15]_i_1_n_1 ,\tmp_47_i_reg_1053_reg[15]_i_1_n_2 ,\tmp_47_i_reg_1053_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[15:12]),
        .S(out[15:12]));
  CARRY4 \tmp_47_i_reg_1053_reg[16]_i_1 
       (.CI(\tmp_47_i_reg_1053_reg[15]_i_1_n_0 ),
        .CO({\NLW_tmp_47_i_reg_1053_reg[16]_i_1_CO_UNCONNECTED [3:1],D[16]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_47_i_reg_1053_reg[16]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \tmp_47_i_reg_1053_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_47_i_reg_1053_reg[3]_i_1_n_0 ,\tmp_47_i_reg_1053_reg[3]_i_1_n_1 ,\tmp_47_i_reg_1053_reg[3]_i_1_n_2 ,\tmp_47_i_reg_1053_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,out[1],1'b0}),
        .O(D[3:0]),
        .S({out[3:2],\tmp_47_i_reg_1053[3]_i_2_n_0 ,out[0]}));
  CARRY4 \tmp_47_i_reg_1053_reg[7]_i_1 
       (.CI(\tmp_47_i_reg_1053_reg[3]_i_1_n_0 ),
        .CO({\tmp_47_i_reg_1053_reg[7]_i_1_n_0 ,\tmp_47_i_reg_1053_reg[7]_i_1_n_1 ,\tmp_47_i_reg_1053_reg[7]_i_1_n_2 ,\tmp_47_i_reg_1053_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[7:4]),
        .S(out[7:4]));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_1070[0]_i_1__0 
       (.I0(out[0]),
        .O(\tmp_reg_1070_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_reg_1070[1]_i_1__0 
       (.I0(out[0]),
        .I1(out[1]),
        .O(\tmp_reg_1070_reg[1] [1]));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d9_A_shiftReg" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w16_d9_A_shiftReg_58
   (out,
    D,
    \tmp_48_i_reg_1058_reg[9] ,
    Q,
    internal_full_n_reg,
    internal_full_n_reg_0,
    \int_cols_reg[15] ,
    ap_clk);
  output [15:0]out;
  output [16:0]D;
  output [9:0]\tmp_48_i_reg_1058_reg[9] ;
  input [4:0]Q;
  input internal_full_n_reg;
  input internal_full_n_reg_0;
  input [15:0]\int_cols_reg[15] ;
  input ap_clk;

  wire [16:0]D;
  wire [4:0]Q;
  wire \SRL_SIG_reg[8][0]_srl9_i_4__0_n_0 ;
  wire ap_clk;
  wire [15:0]\int_cols_reg[15] ;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire [15:0]out;
  wire [3:0]shiftReg_addr;
  wire shiftReg_ce;
  wire \tmp_48_i_reg_1058[4]_i_2_n_0 ;
  wire \tmp_48_i_reg_1058[4]_i_3_n_0 ;
  wire \tmp_48_i_reg_1058[4]_i_4_n_0 ;
  wire \tmp_48_i_reg_1058[4]_i_5_n_0 ;
  wire \tmp_48_i_reg_1058[8]_i_2_n_0 ;
  wire \tmp_48_i_reg_1058[8]_i_3_n_0 ;
  wire \tmp_48_i_reg_1058[8]_i_4_n_0 ;
  wire \tmp_48_i_reg_1058[8]_i_5_n_0 ;
  wire \tmp_48_i_reg_1058[9]_i_2_n_0 ;
  wire \tmp_48_i_reg_1058_reg[4]_i_1_n_0 ;
  wire \tmp_48_i_reg_1058_reg[4]_i_1_n_1 ;
  wire \tmp_48_i_reg_1058_reg[4]_i_1_n_2 ;
  wire \tmp_48_i_reg_1058_reg[4]_i_1_n_3 ;
  wire \tmp_48_i_reg_1058_reg[8]_i_1_n_0 ;
  wire \tmp_48_i_reg_1058_reg[8]_i_1_n_1 ;
  wire \tmp_48_i_reg_1058_reg[8]_i_1_n_2 ;
  wire \tmp_48_i_reg_1058_reg[8]_i_1_n_3 ;
  wire [9:0]\tmp_48_i_reg_1058_reg[9] ;
  wire \tmp_i_reg_1048[3]_i_2_n_0 ;
  wire \tmp_i_reg_1048_reg[11]_i_1__0_n_0 ;
  wire \tmp_i_reg_1048_reg[11]_i_1__0_n_1 ;
  wire \tmp_i_reg_1048_reg[11]_i_1__0_n_2 ;
  wire \tmp_i_reg_1048_reg[11]_i_1__0_n_3 ;
  wire \tmp_i_reg_1048_reg[15]_i_1__0_n_0 ;
  wire \tmp_i_reg_1048_reg[15]_i_1__0_n_1 ;
  wire \tmp_i_reg_1048_reg[15]_i_1__0_n_2 ;
  wire \tmp_i_reg_1048_reg[15]_i_1__0_n_3 ;
  wire \tmp_i_reg_1048_reg[3]_i_1__0_n_0 ;
  wire \tmp_i_reg_1048_reg[3]_i_1__0_n_1 ;
  wire \tmp_i_reg_1048_reg[3]_i_1__0_n_2 ;
  wire \tmp_i_reg_1048_reg[3]_i_1__0_n_3 ;
  wire \tmp_i_reg_1048_reg[7]_i_1__0_n_0 ;
  wire \tmp_i_reg_1048_reg[7]_i_1__0_n_1 ;
  wire \tmp_i_reg_1048_reg[7]_i_1__0_n_2 ;
  wire \tmp_i_reg_1048_reg[7]_i_1__0_n_3 ;
  wire [3:0]\NLW_tmp_48_i_reg_1058_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_48_i_reg_1058_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_i_reg_1048_reg[16]_i_2__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_i_reg_1048_reg[16]_i_2__0_O_UNCONNECTED ;

  (* srl_bus_name = "inst/\img_dilate_cols_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\img_dilate_cols_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8][0]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][0]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[8][0]_srl9_i_1__0 
       (.I0(internal_full_n_reg),
        .I1(internal_full_n_reg_0),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[8][0]_srl9_i_2__0 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[8][0]_srl9_i_3__0 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[8][0]_srl9_i_4__0 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[8][0]_srl9_i_5__0 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(shiftReg_addr[3]));
  (* srl_bus_name = "inst/\img_dilate_cols_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\img_dilate_cols_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8][10]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][10]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img_dilate_cols_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\img_dilate_cols_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8][11]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][11]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img_dilate_cols_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\img_dilate_cols_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8][12]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][12]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\img_dilate_cols_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\img_dilate_cols_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8][13]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][13]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\img_dilate_cols_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\img_dilate_cols_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8][14]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][14]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\img_dilate_cols_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\img_dilate_cols_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8][15]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][15]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\img_dilate_cols_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\img_dilate_cols_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8][1]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][1]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_dilate_cols_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\img_dilate_cols_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8][2]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][2]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img_dilate_cols_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\img_dilate_cols_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8][3]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][3]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_dilate_cols_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\img_dilate_cols_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8][4]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][4]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img_dilate_cols_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\img_dilate_cols_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8][5]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][5]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img_dilate_cols_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\img_dilate_cols_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8][6]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][6]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img_dilate_cols_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\img_dilate_cols_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8][7]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][7]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\img_dilate_cols_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\img_dilate_cols_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8][8]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][8]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img_dilate_cols_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\img_dilate_cols_V_c_U/U_fifo_w16_d9_A_ram/SRL_SIG_reg[8][9]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][9]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_cols_reg[15] [9]),
        .Q(out[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_48_i_reg_1058[0]_i_1 
       (.I0(out[0]),
        .O(\tmp_48_i_reg_1058_reg[9] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_48_i_reg_1058[4]_i_2 
       (.I0(out[4]),
        .O(\tmp_48_i_reg_1058[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_48_i_reg_1058[4]_i_3 
       (.I0(out[3]),
        .O(\tmp_48_i_reg_1058[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_48_i_reg_1058[4]_i_4 
       (.I0(out[2]),
        .O(\tmp_48_i_reg_1058[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_48_i_reg_1058[4]_i_5 
       (.I0(out[1]),
        .O(\tmp_48_i_reg_1058[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_48_i_reg_1058[8]_i_2 
       (.I0(out[8]),
        .O(\tmp_48_i_reg_1058[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_48_i_reg_1058[8]_i_3 
       (.I0(out[7]),
        .O(\tmp_48_i_reg_1058[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_48_i_reg_1058[8]_i_4 
       (.I0(out[6]),
        .O(\tmp_48_i_reg_1058[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_48_i_reg_1058[8]_i_5 
       (.I0(out[5]),
        .O(\tmp_48_i_reg_1058[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_48_i_reg_1058[9]_i_2 
       (.I0(out[9]),
        .O(\tmp_48_i_reg_1058[9]_i_2_n_0 ));
  CARRY4 \tmp_48_i_reg_1058_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\tmp_48_i_reg_1058_reg[4]_i_1_n_0 ,\tmp_48_i_reg_1058_reg[4]_i_1_n_1 ,\tmp_48_i_reg_1058_reg[4]_i_1_n_2 ,\tmp_48_i_reg_1058_reg[4]_i_1_n_3 }),
        .CYINIT(out[0]),
        .DI(out[4:1]),
        .O(\tmp_48_i_reg_1058_reg[9] [4:1]),
        .S({\tmp_48_i_reg_1058[4]_i_2_n_0 ,\tmp_48_i_reg_1058[4]_i_3_n_0 ,\tmp_48_i_reg_1058[4]_i_4_n_0 ,\tmp_48_i_reg_1058[4]_i_5_n_0 }));
  CARRY4 \tmp_48_i_reg_1058_reg[8]_i_1 
       (.CI(\tmp_48_i_reg_1058_reg[4]_i_1_n_0 ),
        .CO({\tmp_48_i_reg_1058_reg[8]_i_1_n_0 ,\tmp_48_i_reg_1058_reg[8]_i_1_n_1 ,\tmp_48_i_reg_1058_reg[8]_i_1_n_2 ,\tmp_48_i_reg_1058_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out[8:5]),
        .O(\tmp_48_i_reg_1058_reg[9] [8:5]),
        .S({\tmp_48_i_reg_1058[8]_i_2_n_0 ,\tmp_48_i_reg_1058[8]_i_3_n_0 ,\tmp_48_i_reg_1058[8]_i_4_n_0 ,\tmp_48_i_reg_1058[8]_i_5_n_0 }));
  CARRY4 \tmp_48_i_reg_1058_reg[9]_i_1 
       (.CI(\tmp_48_i_reg_1058_reg[8]_i_1_n_0 ),
        .CO(\NLW_tmp_48_i_reg_1058_reg[9]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_48_i_reg_1058_reg[9]_i_1_O_UNCONNECTED [3:1],\tmp_48_i_reg_1058_reg[9] [9]}),
        .S({1'b0,1'b0,1'b0,\tmp_48_i_reg_1058[9]_i_2_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_i_reg_1048[3]_i_2 
       (.I0(out[1]),
        .O(\tmp_i_reg_1048[3]_i_2_n_0 ));
  CARRY4 \tmp_i_reg_1048_reg[11]_i_1__0 
       (.CI(\tmp_i_reg_1048_reg[7]_i_1__0_n_0 ),
        .CO({\tmp_i_reg_1048_reg[11]_i_1__0_n_0 ,\tmp_i_reg_1048_reg[11]_i_1__0_n_1 ,\tmp_i_reg_1048_reg[11]_i_1__0_n_2 ,\tmp_i_reg_1048_reg[11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[11:8]),
        .S(out[11:8]));
  CARRY4 \tmp_i_reg_1048_reg[15]_i_1__0 
       (.CI(\tmp_i_reg_1048_reg[11]_i_1__0_n_0 ),
        .CO({\tmp_i_reg_1048_reg[15]_i_1__0_n_0 ,\tmp_i_reg_1048_reg[15]_i_1__0_n_1 ,\tmp_i_reg_1048_reg[15]_i_1__0_n_2 ,\tmp_i_reg_1048_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[15:12]),
        .S(out[15:12]));
  CARRY4 \tmp_i_reg_1048_reg[16]_i_2__0 
       (.CI(\tmp_i_reg_1048_reg[15]_i_1__0_n_0 ),
        .CO({\NLW_tmp_i_reg_1048_reg[16]_i_2__0_CO_UNCONNECTED [3:1],D[16]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_i_reg_1048_reg[16]_i_2__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \tmp_i_reg_1048_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\tmp_i_reg_1048_reg[3]_i_1__0_n_0 ,\tmp_i_reg_1048_reg[3]_i_1__0_n_1 ,\tmp_i_reg_1048_reg[3]_i_1__0_n_2 ,\tmp_i_reg_1048_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,out[1],1'b0}),
        .O(D[3:0]),
        .S({out[3:2],\tmp_i_reg_1048[3]_i_2_n_0 ,out[0]}));
  CARRY4 \tmp_i_reg_1048_reg[7]_i_1__0 
       (.CI(\tmp_i_reg_1048_reg[3]_i_1__0_n_0 ),
        .CO({\tmp_i_reg_1048_reg[7]_i_1__0_n_0 ,\tmp_i_reg_1048_reg[7]_i_1__0_n_1 ,\tmp_i_reg_1048_reg[7]_i_1__0_n_2 ,\tmp_i_reg_1048_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[7:4]),
        .S(out[7:4]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A
   (img_0_data_stream_0_full_n,
    img_0_data_stream_0_empty_n,
    ram_reg,
    ram_reg_0,
    DIADI,
    ap_clk,
    ram_reg_1,
    \or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ,
    DOBDO,
    ap_rst_n,
    internal_full_n_reg_0,
    GaussianBlur_U0_p_src_data_stream_2_V_read,
    \exitcond_i_reg_510_reg[0] ,
    SS,
    D);
  output img_0_data_stream_0_full_n;
  output img_0_data_stream_0_empty_n;
  output [7:0]ram_reg;
  output [7:0]ram_reg_0;
  output [7:0]DIADI;
  input ap_clk;
  input [7:0]ram_reg_1;
  input \or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ;
  input [7:0]DOBDO;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input GaussianBlur_U0_p_src_data_stream_2_V_read;
  input \exitcond_i_reg_510_reg[0] ;
  input [0:0]SS;
  input [7:0]D;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire GaussianBlur_U0_p_src_data_stream_2_V_read;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire \exitcond_i_reg_510_reg[0] ;
  wire img_0_data_stream_0_empty_n;
  wire img_0_data_stream_0_full_n;
  wire internal_empty_n_i_1__21_n_0;
  wire internal_full_n_i_1__21_n_0;
  wire internal_full_n_i_2__34_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__21_n_0 ;
  wire \mOutPtr[1]_i_1__3_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;

  m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_shiftReg_71 U_fifo_w8_d2_A_ram
       (.D(D),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .ap_clk(ap_clk),
        .\exitcond_i_reg_510_reg[0] (\exitcond_i_reg_510_reg[0] ),
        .internal_full_n_reg(img_0_data_stream_0_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] (\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__21
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(img_0_data_stream_0_empty_n),
        .I3(GaussianBlur_U0_p_src_data_stream_2_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__21_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__21_n_0),
        .Q(img_0_data_stream_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__21
       (.I0(internal_full_n_i_2__34_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(img_0_data_stream_0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__21_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__34
       (.I0(img_0_data_stream_0_empty_n),
        .I1(GaussianBlur_U0_p_src_data_stream_2_V_read),
        .I2(img_0_data_stream_0_full_n),
        .I3(\exitcond_i_reg_510_reg[0] ),
        .O(internal_full_n_i_2__34_n_0));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__7
       (.I0(GaussianBlur_U0_p_src_data_stream_2_V_read),
        .I1(img_0_data_stream_0_empty_n),
        .I2(\exitcond_i_reg_510_reg[0] ),
        .I3(img_0_data_stream_0_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__21_n_0),
        .Q(img_0_data_stream_0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__21 
       (.I0(img_0_data_stream_0_empty_n),
        .I1(GaussianBlur_U0_p_src_data_stream_2_V_read),
        .I2(img_0_data_stream_0_full_n),
        .I3(\exitcond_i_reg_510_reg[0] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__21_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\exitcond_i_reg_510_reg[0] ),
        .I2(img_0_data_stream_0_full_n),
        .I3(GaussianBlur_U0_p_src_data_stream_2_V_read),
        .I4(img_0_data_stream_0_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__21_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_1
   (img_0_data_stream_1_full_n,
    img_0_data_stream_1_empty_n,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ap_clk,
    ram_reg_2,
    \or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ,
    ram_reg_3,
    ap_rst_n,
    internal_full_n_reg_0,
    GaussianBlur_U0_p_src_data_stream_2_V_read,
    \exitcond_i_reg_510_reg[0] ,
    SS,
    D);
  output img_0_data_stream_1_full_n;
  output img_0_data_stream_1_empty_n;
  output [7:0]ram_reg;
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  input ap_clk;
  input [7:0]ram_reg_2;
  input \or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ;
  input [7:0]ram_reg_3;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input GaussianBlur_U0_p_src_data_stream_2_V_read;
  input \exitcond_i_reg_510_reg[0] ;
  input [0:0]SS;
  input [7:0]D;

  wire [7:0]D;
  wire GaussianBlur_U0_p_src_data_stream_2_V_read;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire \exitcond_i_reg_510_reg[0] ;
  wire img_0_data_stream_1_empty_n;
  wire img_0_data_stream_1_full_n;
  wire internal_empty_n_i_1__22_n_0;
  wire internal_full_n_i_1__22_n_0;
  wire internal_full_n_i_2__35_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__22_n_0 ;
  wire \mOutPtr[1]_i_1__4_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [7:0]ram_reg_3;

  m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_shiftReg_70 U_fifo_w8_d2_A_ram
       (.D(D),
        .ap_clk(ap_clk),
        .\exitcond_i_reg_510_reg[0] (\exitcond_i_reg_510_reg[0] ),
        .internal_full_n_reg(img_0_data_stream_1_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] (\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_2(ram_reg_2),
        .ram_reg_3(ram_reg_3));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__22
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(img_0_data_stream_1_empty_n),
        .I3(GaussianBlur_U0_p_src_data_stream_2_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__22_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__22_n_0),
        .Q(img_0_data_stream_1_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__22
       (.I0(internal_full_n_i_2__35_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(img_0_data_stream_1_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__22_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__35
       (.I0(img_0_data_stream_1_empty_n),
        .I1(GaussianBlur_U0_p_src_data_stream_2_V_read),
        .I2(img_0_data_stream_1_full_n),
        .I3(\exitcond_i_reg_510_reg[0] ),
        .O(internal_full_n_i_2__35_n_0));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__8
       (.I0(GaussianBlur_U0_p_src_data_stream_2_V_read),
        .I1(img_0_data_stream_1_empty_n),
        .I2(\exitcond_i_reg_510_reg[0] ),
        .I3(img_0_data_stream_1_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__22_n_0),
        .Q(img_0_data_stream_1_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__22 
       (.I0(img_0_data_stream_1_empty_n),
        .I1(GaussianBlur_U0_p_src_data_stream_2_V_read),
        .I2(img_0_data_stream_1_full_n),
        .I3(\exitcond_i_reg_510_reg[0] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__22_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\exitcond_i_reg_510_reg[0] ),
        .I2(img_0_data_stream_1_full_n),
        .I3(GaussianBlur_U0_p_src_data_stream_2_V_read),
        .I4(img_0_data_stream_1_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__22_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_10
   (img_3_data_stream_1_full_n,
    img_3_data_stream_1_empty_n,
    D,
    ap_clk,
    internal_empty_n_reg_0,
    ap_rst_n,
    mOutPtr110_out,
    ap_enable_reg_pp0_iter31_reg,
    Split_U0_src_data_stream_1_V_read,
    SS,
    E,
    \signbit_1_reg_980_reg[0] );
  output img_3_data_stream_1_full_n;
  output img_3_data_stream_1_empty_n;
  output [7:0]D;
  input ap_clk;
  input internal_empty_n_reg_0;
  input ap_rst_n;
  input mOutPtr110_out;
  input ap_enable_reg_pp0_iter31_reg;
  input Split_U0_src_data_stream_1_V_read;
  input [0:0]SS;
  input [0:0]E;
  input [7:0]\signbit_1_reg_980_reg[0] ;

  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]SS;
  wire Split_U0_src_data_stream_1_V_read;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter31_reg;
  wire ap_rst_n;
  wire img_3_data_stream_1_empty_n;
  wire img_3_data_stream_1_full_n;
  wire internal_empty_n_i_1__30_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__30_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__30_n_0 ;
  wire \mOutPtr[1]_i_1__12_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [7:0]\signbit_1_reg_980_reg[0] ;

  m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_shiftReg_60 U_fifo_w8_d2_A_ram
       (.D(D),
        .E(E),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .\signbit_1_reg_980_reg[0] (\signbit_1_reg_980_reg[0] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__30
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter31_reg),
        .I2(img_3_data_stream_1_empty_n),
        .I3(Split_U0_src_data_stream_1_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__30_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__30_n_0),
        .Q(img_3_data_stream_1_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__30
       (.I0(internal_empty_n_reg_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(img_3_data_stream_1_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__30_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__30_n_0),
        .Q(img_3_data_stream_1_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__30 
       (.I0(img_3_data_stream_1_empty_n),
        .I1(Split_U0_src_data_stream_1_V_read),
        .I2(ap_enable_reg_pp0_iter31_reg),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__12 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter31_reg),
        .I2(Split_U0_src_data_stream_1_V_read),
        .I3(img_3_data_stream_1_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__12_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__30_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__12_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_11
   (img_3_data_stream_2_full_n,
    img_3_data_stream_2_empty_n,
    D,
    ap_clk,
    internal_empty_n_reg_0,
    ap_rst_n,
    mOutPtr110_out,
    ap_enable_reg_pp0_iter31_reg,
    Split_U0_src_data_stream_1_V_read,
    SS,
    E,
    \p_dst_val_2_write_as_reg_862_pp0_iter27_reg_reg[7]__0 );
  output img_3_data_stream_2_full_n;
  output img_3_data_stream_2_empty_n;
  output [7:0]D;
  input ap_clk;
  input internal_empty_n_reg_0;
  input ap_rst_n;
  input mOutPtr110_out;
  input ap_enable_reg_pp0_iter31_reg;
  input Split_U0_src_data_stream_1_V_read;
  input [0:0]SS;
  input [0:0]E;
  input [7:0]\p_dst_val_2_write_as_reg_862_pp0_iter27_reg_reg[7]__0 ;

  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]SS;
  wire Split_U0_src_data_stream_1_V_read;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter31_reg;
  wire ap_rst_n;
  wire img_3_data_stream_2_empty_n;
  wire img_3_data_stream_2_full_n;
  wire internal_empty_n_i_1__31_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__31_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__31_n_0 ;
  wire \mOutPtr[1]_i_1__13_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [7:0]\p_dst_val_2_write_as_reg_862_pp0_iter27_reg_reg[7]__0 ;

  m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_shiftReg_59 U_fifo_w8_d2_A_ram
       (.D(D),
        .E(E),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .\p_dst_val_2_write_as_reg_862_pp0_iter27_reg_reg[7]__0 (\p_dst_val_2_write_as_reg_862_pp0_iter27_reg_reg[7]__0 ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__31
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter31_reg),
        .I2(img_3_data_stream_2_empty_n),
        .I3(Split_U0_src_data_stream_1_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__31_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__31_n_0),
        .Q(img_3_data_stream_2_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__31
       (.I0(internal_empty_n_reg_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(img_3_data_stream_2_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__31_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__31_n_0),
        .Q(img_3_data_stream_2_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__31 
       (.I0(img_3_data_stream_2_empty_n),
        .I1(Split_U0_src_data_stream_1_V_read),
        .I2(ap_enable_reg_pp0_iter31_reg),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__13 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter31_reg),
        .I2(Split_U0_src_data_stream_1_V_read),
        .I3(img_3_data_stream_2_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__13_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__31_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__13_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_13
   (img_dilate_data_stre_full_n,
    img_dilate_data_stre_empty_n,
    ram_reg,
    ram_reg_0,
    DIADI,
    ap_clk,
    DOBDO,
    \tmp_49_i_reg_1087_reg[0] ,
    ram_reg_1,
    internal_empty_n_reg_0,
    ap_rst_n,
    mOutPtr110_out,
    ap_enable_reg_pp0_iter5_reg,
    Erode_U0_p_src_data_stream_V_read,
    SS,
    E,
    D);
  output img_dilate_data_stre_full_n;
  output img_dilate_data_stre_empty_n;
  output [7:0]ram_reg;
  output [7:0]ram_reg_0;
  output [7:0]DIADI;
  input ap_clk;
  input [7:0]DOBDO;
  input \tmp_49_i_reg_1087_reg[0] ;
  input [7:0]ram_reg_1;
  input internal_empty_n_reg_0;
  input ap_rst_n;
  input mOutPtr110_out;
  input ap_enable_reg_pp0_iter5_reg;
  input Erode_U0_p_src_data_stream_V_read;
  input [0:0]SS;
  input [0:0]E;
  input [7:0]D;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire Erode_U0_p_src_data_stream_V_read;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter5_reg;
  wire ap_rst_n;
  wire img_dilate_data_stre_empty_n;
  wire img_dilate_data_stre_full_n;
  wire internal_empty_n_i_1__41_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__41_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__41_n_0 ;
  wire \mOutPtr[1]_i_1__23_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire \tmp_49_i_reg_1087_reg[0] ;

  m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_shiftReg_57 U_fifo_w8_d2_A_ram
       (.D(D),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .E(E),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1),
        .\tmp_49_i_reg_1087_reg[0] (\tmp_49_i_reg_1087_reg[0] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__41
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter5_reg),
        .I2(img_dilate_data_stre_empty_n),
        .I3(Erode_U0_p_src_data_stream_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__41_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__41_n_0),
        .Q(img_dilate_data_stre_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__41
       (.I0(internal_empty_n_reg_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(img_dilate_data_stre_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__41_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__41_n_0),
        .Q(img_dilate_data_stre_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__41 
       (.I0(img_dilate_data_stre_empty_n),
        .I1(Erode_U0_p_src_data_stream_V_read),
        .I2(ap_enable_reg_pp0_iter5_reg),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__23 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter5_reg),
        .I2(Erode_U0_p_src_data_stream_V_read),
        .I3(img_dilate_data_stre_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__23_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__41_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__23_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_15
   (img_erode_data_strea_full_n,
    img_erode_data_strea_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    mOutPtr110_out,
    shiftReg_ce,
    Mat2AXIvideo_U0_img_data_stream_V_read,
    SS,
    \src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg_reg[7] );
  output img_erode_data_strea_full_n;
  output img_erode_data_strea_empty_n;
  output [7:0]D;
  input ap_clk;
  input ap_rst_n;
  input mOutPtr110_out;
  input shiftReg_ce;
  input Mat2AXIvideo_U0_img_data_stream_V_read;
  input [0:0]SS;
  input [7:0]\src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg_reg[7] ;

  wire [7:0]D;
  wire Mat2AXIvideo_U0_img_data_stream_V_read;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire img_erode_data_strea_empty_n;
  wire img_erode_data_strea_full_n;
  wire internal_empty_n_i_1__42_n_0;
  wire internal_full_n_i_1__42_n_0;
  wire mOutPtr0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__42_n_0 ;
  wire \mOutPtr[1]_i_1__24_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;
  wire [7:0]\src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg_reg[7] ;

  m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_shiftReg_55 U_fifo_w8_d2_A_ram
       (.D(D),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .shiftReg_ce(shiftReg_ce),
        .\src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg_reg[7] (\src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg_reg[7] ));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A8A0A8)) 
    internal_empty_n_i_1__42
       (.I0(ap_rst_n),
        .I1(img_erode_data_strea_empty_n),
        .I2(shiftReg_ce),
        .I3(Mat2AXIvideo_U0_img_data_stream_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__42_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__42_n_0),
        .Q(img_erode_data_strea_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__42
       (.I0(mOutPtr0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(img_erode_data_strea_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__42_n_0));
  LUT3 #(
    .INIT(8'h70)) 
    internal_full_n_i_2__21
       (.I0(img_erode_data_strea_empty_n),
        .I1(Mat2AXIvideo_U0_img_data_stream_V_read),
        .I2(shiftReg_ce),
        .O(mOutPtr0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__42_n_0),
        .Q(img_erode_data_strea_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__42 
       (.I0(img_erode_data_strea_empty_n),
        .I1(Mat2AXIvideo_U0_img_data_stream_V_read),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__24 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(shiftReg_ce),
        .I2(Mat2AXIvideo_U0_img_data_stream_V_read),
        .I3(img_erode_data_strea_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__24_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__42_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__24_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_17
   (img_h_1_data_stream_s_full_n,
    img_h_1_data_stream_s_empty_n,
    \SRL_SIG_reg[0]_0 ,
    img_h_1_data_stream_s_dout,
    ap_clk,
    \ult4_reg_301_reg[0] ,
    internal_empty_n_reg_0,
    ap_rst_n,
    mOutPtr110_out,
    internal_empty_n_reg_1,
    And_3_U0_src_2_data_stream_V_read,
    exitcond_i_reg_287_pp0_iter1_reg,
    ap_enable_reg_pp0_iter2_reg,
    ap_block_pp0_stage0_subdone,
    SS);
  output img_h_1_data_stream_s_full_n;
  output img_h_1_data_stream_s_empty_n;
  output [0:0]\SRL_SIG_reg[0]_0 ;
  output [0:0]img_h_1_data_stream_s_dout;
  input ap_clk;
  input \ult4_reg_301_reg[0] ;
  input internal_empty_n_reg_0;
  input ap_rst_n;
  input mOutPtr110_out;
  input internal_empty_n_reg_1;
  input And_3_U0_src_2_data_stream_V_read;
  input exitcond_i_reg_287_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter2_reg;
  input ap_block_pp0_stage0_subdone;
  input [0:0]SS;

  wire And_3_U0_src_2_data_stream_V_read;
  wire [0:0]\SRL_SIG_reg[0]_0 ;
  wire [0:0]SS;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_rst_n;
  wire exitcond_i_reg_287_pp0_iter1_reg;
  wire [0:0]img_h_1_data_stream_s_dout;
  wire img_h_1_data_stream_s_empty_n;
  wire img_h_1_data_stream_s_full_n;
  wire internal_empty_n_i_1__35_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__35_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__35_n_0 ;
  wire \mOutPtr[1]_i_1__17_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \ult4_reg_301_reg[0] ;

  m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_shiftReg_54 U_fifo_w8_d2_A_ram
       (.\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_0 ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg),
        .exitcond_i_reg_287_pp0_iter1_reg(exitcond_i_reg_287_pp0_iter1_reg),
        .img_h_1_data_stream_s_dout(img_h_1_data_stream_s_dout),
        .img_h_1_data_stream_s_full_n(img_h_1_data_stream_s_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .\ult4_reg_301_reg[0] (\ult4_reg_301_reg[0] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__35
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_1),
        .I2(img_h_1_data_stream_s_empty_n),
        .I3(And_3_U0_src_2_data_stream_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__35_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__35_n_0),
        .Q(img_h_1_data_stream_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__35
       (.I0(internal_empty_n_reg_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(img_h_1_data_stream_s_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__35_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__35_n_0),
        .Q(img_h_1_data_stream_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__35 
       (.I0(img_h_1_data_stream_s_empty_n),
        .I1(And_3_U0_src_2_data_stream_V_read),
        .I2(internal_empty_n_reg_1),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__17 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(internal_empty_n_reg_1),
        .I2(And_3_U0_src_2_data_stream_V_read),
        .I3(img_h_1_data_stream_s_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__17_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__35_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__17_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_18
   (\mOutPtr_reg[1]_0 ,
    img_h_data_stream_0_full_n,
    img_h_data_stream_0_empty_n,
    ult_fu_223_p2,
    ult4_fu_228_p2,
    SS,
    ap_clk,
    internal_empty_n_reg_0,
    Split_U0_src_data_stream_1_V_read,
    Threshold_l223_U0_src_data_stream_V_read,
    internal_empty_n_reg_1,
    ap_rst_n,
    mOutPtr110_out,
    D,
    \p_thresh_max_reg_258_reg[7] ,
    \p_thresh_min_reg_263_reg[7] );
  output \mOutPtr_reg[1]_0 ;
  output img_h_data_stream_0_full_n;
  output img_h_data_stream_0_empty_n;
  output [0:0]ult_fu_223_p2;
  output [0:0]ult4_fu_228_p2;
  input [0:0]SS;
  input ap_clk;
  input internal_empty_n_reg_0;
  input Split_U0_src_data_stream_1_V_read;
  input Threshold_l223_U0_src_data_stream_V_read;
  input internal_empty_n_reg_1;
  input ap_rst_n;
  input mOutPtr110_out;
  input [7:0]D;
  input [7:0]\p_thresh_max_reg_258_reg[7] ;
  input [7:0]\p_thresh_min_reg_263_reg[7] ;

  wire [7:0]D;
  wire [0:0]SS;
  wire Split_U0_src_data_stream_1_V_read;
  wire Threshold_l223_U0_src_data_stream_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire img_h_data_stream_0_empty_n;
  wire img_h_data_stream_0_full_n;
  wire internal_empty_n_i_1__32_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__32_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__14_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [7:0]\p_thresh_max_reg_258_reg[7] ;
  wire [7:0]\p_thresh_min_reg_263_reg[7] ;
  wire shiftReg_addr;
  wire [0:0]ult4_fu_228_p2;
  wire [0:0]ult_fu_223_p2;

  m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_shiftReg_52 U_fifo_w8_d2_A_ram
       (.D(D),
        .Split_U0_src_data_stream_1_V_read(Split_U0_src_data_stream_1_V_read),
        .ap_clk(ap_clk),
        .internal_full_n_reg(img_h_data_stream_0_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg[1]_0 ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .\p_thresh_max_reg_258_reg[7] (\p_thresh_max_reg_258_reg[7] ),
        .\p_thresh_min_reg_263_reg[7] (\p_thresh_min_reg_263_reg[7] ),
        .shiftReg_addr(shiftReg_addr),
        .ult4_fu_228_p2(ult4_fu_228_p2),
        .ult_fu_223_p2(ult_fu_223_p2));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__32
       (.I0(img_h_data_stream_0_empty_n),
        .I1(internal_empty_n_reg_1),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(internal_empty_n_i_1__32_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__32_n_0),
        .Q(img_h_data_stream_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__32
       (.I0(internal_empty_n_reg_1),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(img_h_data_stream_0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__32_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__32_n_0),
        .Q(img_h_data_stream_0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__14 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(Split_U0_src_data_stream_1_V_read),
        .I2(img_h_data_stream_0_full_n),
        .I3(Threshold_l223_U0_src_data_stream_V_read),
        .I4(img_h_data_stream_0_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__14_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_reg_0),
        .Q(\mOutPtr_reg[1]_0 ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__14_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
  LUT2 #(
    .INIT(4'h2)) 
    \ult_reg_296[0]_i_11 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(shiftReg_addr));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_2
   (img_0_data_stream_2_full_n,
    img_0_data_stream_2_empty_n,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ap_clk,
    ram_reg_2,
    \or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ,
    ram_reg_3,
    ap_rst_n,
    internal_full_n_reg_0,
    GaussianBlur_U0_p_src_data_stream_2_V_read,
    \exitcond_i_reg_510_reg[0] ,
    SS,
    D);
  output img_0_data_stream_2_full_n;
  output img_0_data_stream_2_empty_n;
  output [7:0]ram_reg;
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  input ap_clk;
  input [7:0]ram_reg_2;
  input \or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ;
  input [7:0]ram_reg_3;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input GaussianBlur_U0_p_src_data_stream_2_V_read;
  input \exitcond_i_reg_510_reg[0] ;
  input [0:0]SS;
  input [7:0]D;

  wire [7:0]D;
  wire GaussianBlur_U0_p_src_data_stream_2_V_read;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire \exitcond_i_reg_510_reg[0] ;
  wire img_0_data_stream_2_empty_n;
  wire img_0_data_stream_2_full_n;
  wire internal_empty_n_i_1__23_n_0;
  wire internal_full_n_i_1__23_n_0;
  wire internal_full_n_i_2__36_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__23_n_0 ;
  wire \mOutPtr[1]_i_1__5_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [7:0]ram_reg_3;

  m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_shiftReg_69 U_fifo_w8_d2_A_ram
       (.D(D),
        .ap_clk(ap_clk),
        .\exitcond_i_reg_510_reg[0] (\exitcond_i_reg_510_reg[0] ),
        .internal_full_n_reg(img_0_data_stream_2_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] (\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_2(ram_reg_2),
        .ram_reg_3(ram_reg_3));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__23
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(img_0_data_stream_2_empty_n),
        .I3(GaussianBlur_U0_p_src_data_stream_2_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__23_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__23_n_0),
        .Q(img_0_data_stream_2_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__23
       (.I0(internal_full_n_i_2__36_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(img_0_data_stream_2_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__23_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__36
       (.I0(img_0_data_stream_2_empty_n),
        .I1(GaussianBlur_U0_p_src_data_stream_2_V_read),
        .I2(img_0_data_stream_2_full_n),
        .I3(\exitcond_i_reg_510_reg[0] ),
        .O(internal_full_n_i_2__36_n_0));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__9
       (.I0(GaussianBlur_U0_p_src_data_stream_2_V_read),
        .I1(img_0_data_stream_2_empty_n),
        .I2(\exitcond_i_reg_510_reg[0] ),
        .I3(img_0_data_stream_2_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__23_n_0),
        .Q(img_0_data_stream_2_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__23 
       (.I0(img_0_data_stream_2_empty_n),
        .I1(GaussianBlur_U0_p_src_data_stream_2_V_read),
        .I2(img_0_data_stream_2_full_n),
        .I3(\exitcond_i_reg_510_reg[0] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__23_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__5 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\exitcond_i_reg_510_reg[0] ),
        .I2(img_0_data_stream_2_full_n),
        .I3(GaussianBlur_U0_p_src_data_stream_2_V_read),
        .I4(img_0_data_stream_2_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__5_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__23_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_21
   (img_hls_data_stream_s_full_n,
    img_hls_data_stream_s_empty_n,
    \SRL_SIG_reg[0]_0 ,
    img_hls_data_stream_s_dout,
    ap_clk,
    \tmp_94_reg_293_reg[7] ,
    internal_empty_n_reg_0,
    ap_rst_n,
    mOutPtr110_out,
    ap_enable_reg_pp0_iter2_reg,
    Dilate_U0_p_src_data_stream_V_read,
    exitcond_i_reg_284_pp0_iter1_reg,
    ap_enable_reg_pp0_iter2_reg_0,
    ap_block_pp0_stage0_subdone,
    SS);
  output img_hls_data_stream_s_full_n;
  output img_hls_data_stream_s_empty_n;
  output [0:0]\SRL_SIG_reg[0]_0 ;
  output [0:0]img_hls_data_stream_s_dout;
  input ap_clk;
  input \tmp_94_reg_293_reg[7] ;
  input internal_empty_n_reg_0;
  input ap_rst_n;
  input mOutPtr110_out;
  input ap_enable_reg_pp0_iter2_reg;
  input Dilate_U0_p_src_data_stream_V_read;
  input exitcond_i_reg_284_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter2_reg_0;
  input ap_block_pp0_stage0_subdone;
  input [0:0]SS;

  wire Dilate_U0_p_src_data_stream_V_read;
  wire [0:0]\SRL_SIG_reg[0]_0 ;
  wire [0:0]SS;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_rst_n;
  wire exitcond_i_reg_284_pp0_iter1_reg;
  wire [0:0]img_hls_data_stream_s_dout;
  wire img_hls_data_stream_s_empty_n;
  wire img_hls_data_stream_s_full_n;
  wire internal_empty_n_i_1__38_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__38_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__38_n_0 ;
  wire \mOutPtr[1]_i_1__20_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \tmp_94_reg_293_reg[7] ;

  m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_shiftReg_48 U_fifo_w8_d2_A_ram
       (.\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_0 ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg_0),
        .exitcond_i_reg_284_pp0_iter1_reg(exitcond_i_reg_284_pp0_iter1_reg),
        .img_hls_data_stream_s_dout(img_hls_data_stream_s_dout),
        .img_hls_data_stream_s_full_n(img_hls_data_stream_s_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .\tmp_94_reg_293_reg[7] (\tmp_94_reg_293_reg[7] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__38
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(img_hls_data_stream_s_empty_n),
        .I3(Dilate_U0_p_src_data_stream_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__38_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__38_n_0),
        .Q(img_hls_data_stream_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__38
       (.I0(internal_empty_n_reg_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(img_hls_data_stream_s_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__38_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__38_n_0),
        .Q(img_hls_data_stream_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__38 
       (.I0(img_hls_data_stream_s_empty_n),
        .I1(Dilate_U0_p_src_data_stream_V_read),
        .I2(ap_enable_reg_pp0_iter2_reg),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__20 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(Dilate_U0_p_src_data_stream_V_read),
        .I3(img_hls_data_stream_s_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__20_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__38_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__20_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_24
   (img_s_1_data_stream_s_full_n,
    img_s_1_data_stream_s_empty_n,
    \SRL_SIG_reg[0]_0 ,
    img_s_1_data_stream_s_dout,
    ap_clk,
    \ult4_reg_301_reg[0] ,
    internal_empty_n_reg_0,
    ap_rst_n,
    mOutPtr110_out,
    internal_empty_n_reg_1,
    And_3_U0_src_2_data_stream_V_read,
    exitcond_i_reg_287_pp0_iter1_reg,
    ap_enable_reg_pp0_iter2_reg,
    ap_block_pp0_stage0_subdone,
    SS);
  output img_s_1_data_stream_s_full_n;
  output img_s_1_data_stream_s_empty_n;
  output [0:0]\SRL_SIG_reg[0]_0 ;
  output [0:0]img_s_1_data_stream_s_dout;
  input ap_clk;
  input \ult4_reg_301_reg[0] ;
  input internal_empty_n_reg_0;
  input ap_rst_n;
  input mOutPtr110_out;
  input internal_empty_n_reg_1;
  input And_3_U0_src_2_data_stream_V_read;
  input exitcond_i_reg_287_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter2_reg;
  input ap_block_pp0_stage0_subdone;
  input [0:0]SS;

  wire And_3_U0_src_2_data_stream_V_read;
  wire [0:0]\SRL_SIG_reg[0]_0 ;
  wire [0:0]SS;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_rst_n;
  wire exitcond_i_reg_287_pp0_iter1_reg;
  wire [0:0]img_s_1_data_stream_s_dout;
  wire img_s_1_data_stream_s_empty_n;
  wire img_s_1_data_stream_s_full_n;
  wire internal_empty_n_i_1__36_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__36_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__36_n_0 ;
  wire \mOutPtr[1]_i_1__18_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \ult4_reg_301_reg[0] ;

  m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_shiftReg_47 U_fifo_w8_d2_A_ram
       (.\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_0 ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg),
        .exitcond_i_reg_287_pp0_iter1_reg(exitcond_i_reg_287_pp0_iter1_reg),
        .img_s_1_data_stream_s_dout(img_s_1_data_stream_s_dout),
        .img_s_1_data_stream_s_full_n(img_s_1_data_stream_s_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .\ult4_reg_301_reg[0] (\ult4_reg_301_reg[0] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__36
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_1),
        .I2(img_s_1_data_stream_s_empty_n),
        .I3(And_3_U0_src_2_data_stream_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__36_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__36_n_0),
        .Q(img_s_1_data_stream_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__36
       (.I0(internal_empty_n_reg_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(img_s_1_data_stream_s_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__36_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__36_n_0),
        .Q(img_s_1_data_stream_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__36 
       (.I0(img_s_1_data_stream_s_empty_n),
        .I1(And_3_U0_src_2_data_stream_V_read),
        .I2(internal_empty_n_reg_1),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__18 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(internal_empty_n_reg_1),
        .I2(And_3_U0_src_2_data_stream_V_read),
        .I3(img_s_1_data_stream_s_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__18_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__36_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__18_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_26
   (\mOutPtr_reg[1]_0 ,
    img_s_data_stream_0_full_n,
    img_s_data_stream_0_empty_n,
    ult_fu_223_p2,
    ult4_fu_228_p2,
    SS,
    ap_clk,
    internal_empty_n_reg_0,
    Split_U0_src_data_stream_1_V_read,
    Threshold_l224_U0_src_data_stream_V_read,
    internal_empty_n_reg_1,
    ap_rst_n,
    mOutPtr110_out,
    D,
    \p_thresh_max_reg_258_reg[7] ,
    \p_thresh_min_reg_263_reg[7] );
  output \mOutPtr_reg[1]_0 ;
  output img_s_data_stream_0_full_n;
  output img_s_data_stream_0_empty_n;
  output [0:0]ult_fu_223_p2;
  output [0:0]ult4_fu_228_p2;
  input [0:0]SS;
  input ap_clk;
  input internal_empty_n_reg_0;
  input Split_U0_src_data_stream_1_V_read;
  input Threshold_l224_U0_src_data_stream_V_read;
  input internal_empty_n_reg_1;
  input ap_rst_n;
  input mOutPtr110_out;
  input [7:0]D;
  input [7:0]\p_thresh_max_reg_258_reg[7] ;
  input [7:0]\p_thresh_min_reg_263_reg[7] ;

  wire [7:0]D;
  wire [0:0]SS;
  wire Split_U0_src_data_stream_1_V_read;
  wire Threshold_l224_U0_src_data_stream_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire img_s_data_stream_0_empty_n;
  wire img_s_data_stream_0_full_n;
  wire internal_empty_n_i_1__33_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__33_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__15_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [7:0]\p_thresh_max_reg_258_reg[7] ;
  wire [7:0]\p_thresh_min_reg_263_reg[7] ;
  wire shiftReg_addr;
  wire [0:0]ult4_fu_228_p2;
  wire [0:0]ult_fu_223_p2;

  m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_shiftReg_45 U_fifo_w8_d2_A_ram
       (.D(D),
        .Split_U0_src_data_stream_1_V_read(Split_U0_src_data_stream_1_V_read),
        .ap_clk(ap_clk),
        .internal_full_n_reg(img_s_data_stream_0_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg[1]_0 ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .\p_thresh_max_reg_258_reg[7] (\p_thresh_max_reg_258_reg[7] ),
        .\p_thresh_min_reg_263_reg[7] (\p_thresh_min_reg_263_reg[7] ),
        .shiftReg_addr(shiftReg_addr),
        .ult4_fu_228_p2(ult4_fu_228_p2),
        .ult_fu_223_p2(ult_fu_223_p2));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__33
       (.I0(img_s_data_stream_0_empty_n),
        .I1(internal_empty_n_reg_1),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(internal_empty_n_i_1__33_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__33_n_0),
        .Q(img_s_data_stream_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__33
       (.I0(internal_empty_n_reg_1),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(img_s_data_stream_0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__33_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__33_n_0),
        .Q(img_s_data_stream_0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__15 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(Split_U0_src_data_stream_1_V_read),
        .I2(img_s_data_stream_0_full_n),
        .I3(Threshold_l224_U0_src_data_stream_V_read),
        .I4(img_s_data_stream_0_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__15_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_reg_0),
        .Q(\mOutPtr_reg[1]_0 ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__15_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
  LUT2 #(
    .INIT(4'h2)) 
    \ult_reg_296[0]_i_11__0 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(shiftReg_addr));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_28
   (img_v_1_data_stream_s_full_n,
    img_v_1_data_stream_s_empty_n,
    \SRL_SIG_reg[0]_0 ,
    \SRL_SIG_reg[1]_1 ,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[0]_0 ,
    ap_clk,
    \ult4_reg_301_reg[0] ,
    internal_empty_n_reg_0,
    ap_rst_n,
    mOutPtr110_out,
    internal_empty_n_reg_1,
    And_3_U0_src_2_data_stream_V_read,
    exitcond_i_reg_287_pp0_iter1_reg,
    ap_enable_reg_pp0_iter2_reg,
    ap_block_pp0_stage0_subdone,
    SS);
  output img_v_1_data_stream_s_full_n;
  output img_v_1_data_stream_s_empty_n;
  output [0:0]\SRL_SIG_reg[0]_0 ;
  output [0:0]\SRL_SIG_reg[1]_1 ;
  output \mOutPtr_reg[1]_0 ;
  output \mOutPtr_reg[0]_0 ;
  input ap_clk;
  input \ult4_reg_301_reg[0] ;
  input internal_empty_n_reg_0;
  input ap_rst_n;
  input mOutPtr110_out;
  input internal_empty_n_reg_1;
  input And_3_U0_src_2_data_stream_V_read;
  input exitcond_i_reg_287_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter2_reg;
  input ap_block_pp0_stage0_subdone;
  input [0:0]SS;

  wire And_3_U0_src_2_data_stream_V_read;
  wire [0:0]\SRL_SIG_reg[0]_0 ;
  wire [0:0]\SRL_SIG_reg[1]_1 ;
  wire [0:0]SS;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_rst_n;
  wire exitcond_i_reg_287_pp0_iter1_reg;
  wire img_v_1_data_stream_s_empty_n;
  wire img_v_1_data_stream_s_full_n;
  wire internal_empty_n_i_1__37_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__37_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__37_n_0 ;
  wire \mOutPtr[1]_i_1__19_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \ult4_reg_301_reg[0] ;

  m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_shiftReg_43 U_fifo_w8_d2_A_ram
       (.\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_0 ),
        .\SRL_SIG_reg[1]_1 (\SRL_SIG_reg[1]_1 ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg),
        .exitcond_i_reg_287_pp0_iter1_reg(exitcond_i_reg_287_pp0_iter1_reg),
        .img_v_1_data_stream_s_full_n(img_v_1_data_stream_s_full_n),
        .\ult4_reg_301_reg[0] (\ult4_reg_301_reg[0] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__37
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_1),
        .I2(img_v_1_data_stream_s_empty_n),
        .I3(And_3_U0_src_2_data_stream_V_read),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_i_1__37_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__37_n_0),
        .Q(img_v_1_data_stream_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__37
       (.I0(internal_empty_n_reg_0),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(img_v_1_data_stream_s_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__37_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__37_n_0),
        .Q(img_v_1_data_stream_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__37 
       (.I0(img_v_1_data_stream_s_empty_n),
        .I1(And_3_U0_src_2_data_stream_V_read),
        .I2(internal_empty_n_reg_1),
        .I3(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr[0]_i_1__37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__19 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(internal_empty_n_reg_1),
        .I2(And_3_U0_src_2_data_stream_V_read),
        .I3(img_v_1_data_stream_s_empty_n),
        .I4(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[1]_i_1__19_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__37_n_0 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__19_n_0 ),
        .Q(\mOutPtr_reg[1]_0 ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_30
   (\mOutPtr_reg[1]_0 ,
    img_v_data_stream_0_full_n,
    img_v_data_stream_0_empty_n,
    ult_fu_223_p2,
    ult4_fu_228_p2,
    SS,
    ap_clk,
    internal_empty_n_reg_0,
    Split_U0_src_data_stream_1_V_read,
    Threshold_l_U0_src_data_stream_V_read,
    internal_empty_n_reg_1,
    ap_rst_n,
    mOutPtr110_out,
    D,
    \p_thresh_max_reg_258_reg[7] ,
    \p_thresh_min_reg_263_reg[7] );
  output \mOutPtr_reg[1]_0 ;
  output img_v_data_stream_0_full_n;
  output img_v_data_stream_0_empty_n;
  output [0:0]ult_fu_223_p2;
  output [0:0]ult4_fu_228_p2;
  input [0:0]SS;
  input ap_clk;
  input internal_empty_n_reg_0;
  input Split_U0_src_data_stream_1_V_read;
  input Threshold_l_U0_src_data_stream_V_read;
  input internal_empty_n_reg_1;
  input ap_rst_n;
  input mOutPtr110_out;
  input [7:0]D;
  input [7:0]\p_thresh_max_reg_258_reg[7] ;
  input [7:0]\p_thresh_min_reg_263_reg[7] ;

  wire [7:0]D;
  wire [0:0]SS;
  wire Split_U0_src_data_stream_1_V_read;
  wire Threshold_l_U0_src_data_stream_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire img_v_data_stream_0_empty_n;
  wire img_v_data_stream_0_full_n;
  wire internal_empty_n_i_1__34_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__34_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__16_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [7:0]\p_thresh_max_reg_258_reg[7] ;
  wire [7:0]\p_thresh_min_reg_263_reg[7] ;
  wire shiftReg_addr;
  wire [0:0]ult4_fu_228_p2;
  wire [0:0]ult_fu_223_p2;

  m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_shiftReg U_fifo_w8_d2_A_ram
       (.D(D),
        .Split_U0_src_data_stream_1_V_read(Split_U0_src_data_stream_1_V_read),
        .ap_clk(ap_clk),
        .internal_full_n_reg(img_v_data_stream_0_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg[1]_0 ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .\p_thresh_max_reg_258_reg[7] (\p_thresh_max_reg_258_reg[7] ),
        .\p_thresh_min_reg_263_reg[7] (\p_thresh_min_reg_263_reg[7] ),
        .shiftReg_addr(shiftReg_addr),
        .ult4_fu_228_p2(ult4_fu_228_p2),
        .ult_fu_223_p2(ult_fu_223_p2));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__34
       (.I0(img_v_data_stream_0_empty_n),
        .I1(internal_empty_n_reg_1),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(internal_empty_n_i_1__34_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__34_n_0),
        .Q(img_v_data_stream_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__34
       (.I0(internal_empty_n_reg_1),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(img_v_data_stream_0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__34_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__34_n_0),
        .Q(img_v_data_stream_0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__16 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(Split_U0_src_data_stream_1_V_read),
        .I2(img_v_data_stream_0_full_n),
        .I3(Threshold_l_U0_src_data_stream_V_read),
        .I4(img_v_data_stream_0_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__16_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_reg_0),
        .Q(\mOutPtr_reg[1]_0 ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__16_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
  LUT2 #(
    .INIT(4'h2)) 
    \ult_reg_296[0]_i_11__1 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(shiftReg_addr));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_5
   (img_2_data_stream_0_full_n,
    img_2_data_stream_0_empty_n,
    p_src_data_stream_0_V_dout,
    ap_clk,
    internal_empty_n_reg_0,
    ap_rst_n,
    mOutPtr110_out,
    \or_cond_i_reg_3221_pp0_iter4_reg_reg[0] ,
    CvtColor_U0_p_src_data_stream_1_V_read,
    SS,
    \p_Val2_16_reg_3444_reg[6] ,
    shiftReg_ce,
    p_Val2_17_fu_2561_p2,
    p_Val2_17_fu_2561_p2__0);
  output img_2_data_stream_0_full_n;
  output img_2_data_stream_0_empty_n;
  output [7:0]p_src_data_stream_0_V_dout;
  input ap_clk;
  input internal_empty_n_reg_0;
  input ap_rst_n;
  input mOutPtr110_out;
  input \or_cond_i_reg_3221_pp0_iter4_reg_reg[0] ;
  input CvtColor_U0_p_src_data_stream_1_V_read;
  input [0:0]SS;
  input \p_Val2_16_reg_3444_reg[6] ;
  input shiftReg_ce;
  input [0:0]p_Val2_17_fu_2561_p2;
  input [6:0]p_Val2_17_fu_2561_p2__0;

  wire CvtColor_U0_p_src_data_stream_1_V_read;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire img_2_data_stream_0_empty_n;
  wire img_2_data_stream_0_full_n;
  wire internal_empty_n_i_1__26_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__26_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__26_n_0 ;
  wire \mOutPtr[1]_i_1__8_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \or_cond_i_reg_3221_pp0_iter4_reg_reg[0] ;
  wire \p_Val2_16_reg_3444_reg[6] ;
  wire [0:0]p_Val2_17_fu_2561_p2;
  wire [6:0]p_Val2_17_fu_2561_p2__0;
  wire [7:0]p_src_data_stream_0_V_dout;
  wire shiftReg_ce;

  m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_shiftReg_65 U_fifo_w8_d2_A_ram
       (.ap_clk(ap_clk),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .\p_Val2_16_reg_3444_reg[6] (\p_Val2_16_reg_3444_reg[6] ),
        .p_Val2_17_fu_2561_p2(p_Val2_17_fu_2561_p2),
        .p_Val2_17_fu_2561_p2__0(p_Val2_17_fu_2561_p2__0),
        .p_src_data_stream_0_V_dout(p_src_data_stream_0_V_dout),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__26
       (.I0(ap_rst_n),
        .I1(\or_cond_i_reg_3221_pp0_iter4_reg_reg[0] ),
        .I2(img_2_data_stream_0_empty_n),
        .I3(CvtColor_U0_p_src_data_stream_1_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__26_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__26_n_0),
        .Q(img_2_data_stream_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__26
       (.I0(internal_empty_n_reg_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(img_2_data_stream_0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__26_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__26_n_0),
        .Q(img_2_data_stream_0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__26 
       (.I0(img_2_data_stream_0_empty_n),
        .I1(CvtColor_U0_p_src_data_stream_1_V_read),
        .I2(\or_cond_i_reg_3221_pp0_iter4_reg_reg[0] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__8 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\or_cond_i_reg_3221_pp0_iter4_reg_reg[0] ),
        .I2(CvtColor_U0_p_src_data_stream_1_V_read),
        .I3(img_2_data_stream_0_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__8_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__26_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_6
   (img_2_data_stream_1_full_n,
    img_2_data_stream_1_empty_n,
    p_src_data_stream_1_V_dout,
    ap_clk,
    internal_empty_n_reg_0,
    ap_rst_n,
    mOutPtr110_out,
    \or_cond_i_reg_3221_pp0_iter4_reg_reg[0] ,
    CvtColor_U0_p_src_data_stream_1_V_read,
    SS,
    \p_Val2_19_reg_3464_reg[6] ,
    shiftReg_ce,
    p_Val2_20_fu_2616_p2,
    p_Val2_20_fu_2616_p2__0);
  output img_2_data_stream_1_full_n;
  output img_2_data_stream_1_empty_n;
  output [7:0]p_src_data_stream_1_V_dout;
  input ap_clk;
  input internal_empty_n_reg_0;
  input ap_rst_n;
  input mOutPtr110_out;
  input \or_cond_i_reg_3221_pp0_iter4_reg_reg[0] ;
  input CvtColor_U0_p_src_data_stream_1_V_read;
  input [0:0]SS;
  input \p_Val2_19_reg_3464_reg[6] ;
  input shiftReg_ce;
  input [0:0]p_Val2_20_fu_2616_p2;
  input [6:0]p_Val2_20_fu_2616_p2__0;

  wire CvtColor_U0_p_src_data_stream_1_V_read;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire img_2_data_stream_1_empty_n;
  wire img_2_data_stream_1_full_n;
  wire internal_empty_n_i_1__27_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__27_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__27_n_0 ;
  wire \mOutPtr[1]_i_1__9_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \or_cond_i_reg_3221_pp0_iter4_reg_reg[0] ;
  wire \p_Val2_19_reg_3464_reg[6] ;
  wire [0:0]p_Val2_20_fu_2616_p2;
  wire [6:0]p_Val2_20_fu_2616_p2__0;
  wire [7:0]p_src_data_stream_1_V_dout;
  wire shiftReg_ce;

  m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_shiftReg_64 U_fifo_w8_d2_A_ram
       (.ap_clk(ap_clk),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .\p_Val2_19_reg_3464_reg[6] (\p_Val2_19_reg_3464_reg[6] ),
        .p_Val2_20_fu_2616_p2(p_Val2_20_fu_2616_p2),
        .p_Val2_20_fu_2616_p2__0(p_Val2_20_fu_2616_p2__0),
        .p_src_data_stream_1_V_dout(p_src_data_stream_1_V_dout),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__27
       (.I0(ap_rst_n),
        .I1(\or_cond_i_reg_3221_pp0_iter4_reg_reg[0] ),
        .I2(img_2_data_stream_1_empty_n),
        .I3(CvtColor_U0_p_src_data_stream_1_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__27_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__27_n_0),
        .Q(img_2_data_stream_1_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__27
       (.I0(internal_empty_n_reg_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(img_2_data_stream_1_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__27_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__27_n_0),
        .Q(img_2_data_stream_1_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__27 
       (.I0(img_2_data_stream_1_empty_n),
        .I1(CvtColor_U0_p_src_data_stream_1_V_read),
        .I2(\or_cond_i_reg_3221_pp0_iter4_reg_reg[0] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__9 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\or_cond_i_reg_3221_pp0_iter4_reg_reg[0] ),
        .I2(CvtColor_U0_p_src_data_stream_1_V_read),
        .I3(img_2_data_stream_1_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__9_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__27_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_7
   (img_2_data_stream_2_full_n,
    img_2_data_stream_2_empty_n,
    p_src_data_stream_2_V_dout,
    ap_clk,
    internal_empty_n_reg_0,
    ap_rst_n,
    mOutPtr110_out,
    \or_cond_i_reg_3221_pp0_iter4_reg_reg[0] ,
    CvtColor_U0_p_src_data_stream_1_V_read,
    SS,
    \p_Val2_23_reg_3484_reg[6] ,
    shiftReg_ce,
    p_Val2_24_fu_2671_p2,
    p_Val2_24_fu_2671_p2__0);
  output img_2_data_stream_2_full_n;
  output img_2_data_stream_2_empty_n;
  output [7:0]p_src_data_stream_2_V_dout;
  input ap_clk;
  input internal_empty_n_reg_0;
  input ap_rst_n;
  input mOutPtr110_out;
  input \or_cond_i_reg_3221_pp0_iter4_reg_reg[0] ;
  input CvtColor_U0_p_src_data_stream_1_V_read;
  input [0:0]SS;
  input \p_Val2_23_reg_3484_reg[6] ;
  input shiftReg_ce;
  input [0:0]p_Val2_24_fu_2671_p2;
  input [6:0]p_Val2_24_fu_2671_p2__0;

  wire CvtColor_U0_p_src_data_stream_1_V_read;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire img_2_data_stream_2_empty_n;
  wire img_2_data_stream_2_full_n;
  wire internal_empty_n_i_1__28_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__28_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__28_n_0 ;
  wire \mOutPtr[1]_i_1__10_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \or_cond_i_reg_3221_pp0_iter4_reg_reg[0] ;
  wire \p_Val2_23_reg_3484_reg[6] ;
  wire [0:0]p_Val2_24_fu_2671_p2;
  wire [6:0]p_Val2_24_fu_2671_p2__0;
  wire [7:0]p_src_data_stream_2_V_dout;
  wire shiftReg_ce;

  m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_shiftReg_63 U_fifo_w8_d2_A_ram
       (.ap_clk(ap_clk),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .\p_Val2_23_reg_3484_reg[6] (\p_Val2_23_reg_3484_reg[6] ),
        .p_Val2_24_fu_2671_p2(p_Val2_24_fu_2671_p2),
        .p_Val2_24_fu_2671_p2__0(p_Val2_24_fu_2671_p2__0),
        .p_src_data_stream_2_V_dout(p_src_data_stream_2_V_dout),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__28
       (.I0(ap_rst_n),
        .I1(\or_cond_i_reg_3221_pp0_iter4_reg_reg[0] ),
        .I2(img_2_data_stream_2_empty_n),
        .I3(CvtColor_U0_p_src_data_stream_1_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__28_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__28_n_0),
        .Q(img_2_data_stream_2_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__28
       (.I0(internal_empty_n_reg_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(img_2_data_stream_2_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__28_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__28_n_0),
        .Q(img_2_data_stream_2_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__28 
       (.I0(img_2_data_stream_2_empty_n),
        .I1(CvtColor_U0_p_src_data_stream_1_V_read),
        .I2(\or_cond_i_reg_3221_pp0_iter4_reg_reg[0] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__10 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\or_cond_i_reg_3221_pp0_iter4_reg_reg[0] ),
        .I2(CvtColor_U0_p_src_data_stream_1_V_read),
        .I3(img_2_data_stream_2_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__10_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__28_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_9
   (img_3_data_stream_0_full_n,
    img_3_data_stream_0_empty_n,
    \ap_CS_fsm_reg[2] ,
    D,
    ap_clk,
    img_3_data_stream_1_empty_n,
    img_s_data_stream_0_full_n,
    img_3_data_stream_2_empty_n,
    img_h_data_stream_0_full_n,
    img_v_data_stream_0_full_n,
    internal_empty_n_reg_0,
    ap_rst_n,
    mOutPtr110_out,
    ap_enable_reg_pp0_iter31_reg,
    Split_U0_src_data_stream_1_V_read,
    SS,
    E,
    \p_Val2_5_reg_957_reg[7] );
  output img_3_data_stream_0_full_n;
  output img_3_data_stream_0_empty_n;
  output \ap_CS_fsm_reg[2] ;
  output [7:0]D;
  input ap_clk;
  input img_3_data_stream_1_empty_n;
  input img_s_data_stream_0_full_n;
  input img_3_data_stream_2_empty_n;
  input img_h_data_stream_0_full_n;
  input img_v_data_stream_0_full_n;
  input internal_empty_n_reg_0;
  input ap_rst_n;
  input mOutPtr110_out;
  input ap_enable_reg_pp0_iter31_reg;
  input Split_U0_src_data_stream_1_V_read;
  input [0:0]SS;
  input [0:0]E;
  input [7:0]\p_Val2_5_reg_957_reg[7] ;

  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]SS;
  wire Split_U0_src_data_stream_1_V_read;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter31_reg;
  wire ap_rst_n;
  wire img_3_data_stream_0_empty_n;
  wire img_3_data_stream_0_full_n;
  wire img_3_data_stream_1_empty_n;
  wire img_3_data_stream_2_empty_n;
  wire img_h_data_stream_0_full_n;
  wire img_s_data_stream_0_full_n;
  wire img_v_data_stream_0_full_n;
  wire internal_empty_n_i_1__29_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__29_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__29_n_0 ;
  wire \mOutPtr[1]_i_1__11_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [7:0]\p_Val2_5_reg_957_reg[7] ;

  m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_shiftReg_61 U_fifo_w8_d2_A_ram
       (.D(D),
        .E(E),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .\p_Val2_5_reg_957_reg[7] (\p_Val2_5_reg_957_reg[7] ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[2]_i_7__0 
       (.I0(img_3_data_stream_0_empty_n),
        .I1(img_3_data_stream_1_empty_n),
        .I2(img_s_data_stream_0_full_n),
        .I3(img_3_data_stream_2_empty_n),
        .I4(img_h_data_stream_0_full_n),
        .I5(img_v_data_stream_0_full_n),
        .O(\ap_CS_fsm_reg[2] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__29
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter31_reg),
        .I2(img_3_data_stream_0_empty_n),
        .I3(Split_U0_src_data_stream_1_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__29_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__29_n_0),
        .Q(img_3_data_stream_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__29
       (.I0(internal_empty_n_reg_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(img_3_data_stream_0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__29_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__29_n_0),
        .Q(img_3_data_stream_0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__29 
       (.I0(img_3_data_stream_0_empty_n),
        .I1(Split_U0_src_data_stream_1_V_read),
        .I2(ap_enable_reg_pp0_iter31_reg),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__11 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter31_reg),
        .I2(Split_U0_src_data_stream_1_V_read),
        .I3(img_3_data_stream_0_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__11_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__29_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__11_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_shiftReg
   (ult_fu_223_p2,
    ult4_fu_228_p2,
    internal_full_n_reg,
    Split_U0_src_data_stream_1_V_read,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    D,
    ap_clk,
    shiftReg_addr,
    \p_thresh_max_reg_258_reg[7] ,
    \p_thresh_min_reg_263_reg[7] );
  output [0:0]ult_fu_223_p2;
  output [0:0]ult4_fu_228_p2;
  input internal_full_n_reg;
  input Split_U0_src_data_stream_1_V_read;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [7:0]D;
  input ap_clk;
  input shiftReg_addr;
  input [7:0]\p_thresh_max_reg_258_reg[7] ;
  input [7:0]\p_thresh_min_reg_263_reg[7] ;

  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire Split_U0_src_data_stream_1_V_read;
  wire ap_clk;
  wire [7:1]img_v_data_stream_0_dout;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire [7:0]\p_thresh_max_reg_258_reg[7] ;
  wire [7:0]\p_thresh_min_reg_263_reg[7] ;
  wire shiftReg_addr;
  wire shiftReg_ce;
  wire [0:0]ult4_fu_228_p2;
  wire \ult4_reg_301[0]_i_10__1_n_0 ;
  wire \ult4_reg_301[0]_i_3__1_n_0 ;
  wire \ult4_reg_301[0]_i_4__1_n_0 ;
  wire \ult4_reg_301[0]_i_5__1_n_0 ;
  wire \ult4_reg_301[0]_i_6__1_n_0 ;
  wire \ult4_reg_301[0]_i_7__1_n_0 ;
  wire \ult4_reg_301[0]_i_8__1_n_0 ;
  wire \ult4_reg_301[0]_i_9__1_n_0 ;
  wire \ult4_reg_301_reg[0]_i_2__1_n_1 ;
  wire \ult4_reg_301_reg[0]_i_2__1_n_2 ;
  wire \ult4_reg_301_reg[0]_i_2__1_n_3 ;
  wire [0:0]ult_fu_223_p2;
  wire \ult_reg_296[0]_i_10__1_n_0 ;
  wire \ult_reg_296[0]_i_3__1_n_0 ;
  wire \ult_reg_296[0]_i_4__1_n_0 ;
  wire \ult_reg_296[0]_i_5__1_n_0 ;
  wire \ult_reg_296[0]_i_6__1_n_0 ;
  wire \ult_reg_296[0]_i_7__1_n_0 ;
  wire \ult_reg_296[0]_i_8__1_n_0 ;
  wire \ult_reg_296[0]_i_9__1_n_0 ;
  wire \ult_reg_296_reg[0]_i_2__1_n_1 ;
  wire \ult_reg_296_reg[0]_i_2__1_n_2 ;
  wire \ult_reg_296_reg[0]_i_2__1_n_3 ;
  wire [3:0]\NLW_ult4_reg_301_reg[0]_i_2__1_O_UNCONNECTED ;
  wire [3:0]\NLW_ult_reg_296_reg[0]_i_2__1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1__7 
       (.I0(internal_full_n_reg),
        .I1(Split_U0_src_data_stream_1_V_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    \ult4_reg_301[0]_i_10__1 
       (.I0(\p_thresh_min_reg_263_reg[7] [0]),
        .I1(\SRL_SIG_reg[1]_1 [0]),
        .I2(\SRL_SIG_reg[0]_0 [0]),
        .I3(shiftReg_addr),
        .I4(\p_thresh_min_reg_263_reg[7] [1]),
        .I5(img_v_data_stream_0_dout[1]),
        .O(\ult4_reg_301[0]_i_10__1_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \ult4_reg_301[0]_i_3__1 
       (.I0(\p_thresh_min_reg_263_reg[7] [6]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0]_0 [6]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .I4(img_v_data_stream_0_dout[7]),
        .I5(\p_thresh_min_reg_263_reg[7] [7]),
        .O(\ult4_reg_301[0]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \ult4_reg_301[0]_i_4__1 
       (.I0(\p_thresh_min_reg_263_reg[7] [4]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0]_0 [4]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .I4(img_v_data_stream_0_dout[5]),
        .I5(\p_thresh_min_reg_263_reg[7] [5]),
        .O(\ult4_reg_301[0]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \ult4_reg_301[0]_i_5__1 
       (.I0(\p_thresh_min_reg_263_reg[7] [2]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0]_0 [2]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .I4(img_v_data_stream_0_dout[3]),
        .I5(\p_thresh_min_reg_263_reg[7] [3]),
        .O(\ult4_reg_301[0]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \ult4_reg_301[0]_i_6__1 
       (.I0(\p_thresh_min_reg_263_reg[7] [0]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0]_0 [0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .I4(img_v_data_stream_0_dout[1]),
        .I5(\p_thresh_min_reg_263_reg[7] [1]),
        .O(\ult4_reg_301[0]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    \ult4_reg_301[0]_i_7__1 
       (.I0(\p_thresh_min_reg_263_reg[7] [6]),
        .I1(\SRL_SIG_reg[1]_1 [6]),
        .I2(\SRL_SIG_reg[0]_0 [6]),
        .I3(shiftReg_addr),
        .I4(\p_thresh_min_reg_263_reg[7] [7]),
        .I5(img_v_data_stream_0_dout[7]),
        .O(\ult4_reg_301[0]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    \ult4_reg_301[0]_i_8__1 
       (.I0(\p_thresh_min_reg_263_reg[7] [4]),
        .I1(\SRL_SIG_reg[1]_1 [4]),
        .I2(\SRL_SIG_reg[0]_0 [4]),
        .I3(shiftReg_addr),
        .I4(\p_thresh_min_reg_263_reg[7] [5]),
        .I5(img_v_data_stream_0_dout[5]),
        .O(\ult4_reg_301[0]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    \ult4_reg_301[0]_i_9__1 
       (.I0(\p_thresh_min_reg_263_reg[7] [2]),
        .I1(\SRL_SIG_reg[1]_1 [2]),
        .I2(\SRL_SIG_reg[0]_0 [2]),
        .I3(shiftReg_addr),
        .I4(\p_thresh_min_reg_263_reg[7] [3]),
        .I5(img_v_data_stream_0_dout[3]),
        .O(\ult4_reg_301[0]_i_9__1_n_0 ));
  CARRY4 \ult4_reg_301_reg[0]_i_2__1 
       (.CI(1'b0),
        .CO({ult4_fu_228_p2,\ult4_reg_301_reg[0]_i_2__1_n_1 ,\ult4_reg_301_reg[0]_i_2__1_n_2 ,\ult4_reg_301_reg[0]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\ult4_reg_301[0]_i_3__1_n_0 ,\ult4_reg_301[0]_i_4__1_n_0 ,\ult4_reg_301[0]_i_5__1_n_0 ,\ult4_reg_301[0]_i_6__1_n_0 }),
        .O(\NLW_ult4_reg_301_reg[0]_i_2__1_O_UNCONNECTED [3:0]),
        .S({\ult4_reg_301[0]_i_7__1_n_0 ,\ult4_reg_301[0]_i_8__1_n_0 ,\ult4_reg_301[0]_i_9__1_n_0 ,\ult4_reg_301[0]_i_10__1_n_0 }));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \ult_reg_296[0]_i_10__1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(shiftReg_addr),
        .I3(\p_thresh_max_reg_258_reg[7] [0]),
        .I4(img_v_data_stream_0_dout[1]),
        .I5(\p_thresh_max_reg_258_reg[7] [1]),
        .O(\ult_reg_296[0]_i_10__1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ult_reg_296[0]_i_12__1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_v_data_stream_0_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ult_reg_296[0]_i_13__1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_v_data_stream_0_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ult_reg_296[0]_i_14__1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_v_data_stream_0_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ult_reg_296[0]_i_15__1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_v_data_stream_0_dout[1]));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \ult_reg_296[0]_i_3__1 
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\SRL_SIG_reg[1]_1 [6]),
        .I3(\p_thresh_max_reg_258_reg[7] [6]),
        .I4(\p_thresh_max_reg_258_reg[7] [7]),
        .I5(img_v_data_stream_0_dout[7]),
        .O(\ult_reg_296[0]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \ult_reg_296[0]_i_4__1 
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\SRL_SIG_reg[1]_1 [4]),
        .I3(\p_thresh_max_reg_258_reg[7] [4]),
        .I4(\p_thresh_max_reg_258_reg[7] [5]),
        .I5(img_v_data_stream_0_dout[5]),
        .O(\ult_reg_296[0]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \ult_reg_296[0]_i_5__1 
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[1]_1 [2]),
        .I3(\p_thresh_max_reg_258_reg[7] [2]),
        .I4(\p_thresh_max_reg_258_reg[7] [3]),
        .I5(img_v_data_stream_0_dout[3]),
        .O(\ult_reg_296[0]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \ult_reg_296[0]_i_6__1 
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[1]_1 [0]),
        .I3(\p_thresh_max_reg_258_reg[7] [0]),
        .I4(\p_thresh_max_reg_258_reg[7] [1]),
        .I5(img_v_data_stream_0_dout[1]),
        .O(\ult_reg_296[0]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \ult_reg_296[0]_i_7__1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(shiftReg_addr),
        .I3(\p_thresh_max_reg_258_reg[7] [6]),
        .I4(img_v_data_stream_0_dout[7]),
        .I5(\p_thresh_max_reg_258_reg[7] [7]),
        .O(\ult_reg_296[0]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \ult_reg_296[0]_i_8__1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(shiftReg_addr),
        .I3(\p_thresh_max_reg_258_reg[7] [4]),
        .I4(img_v_data_stream_0_dout[5]),
        .I5(\p_thresh_max_reg_258_reg[7] [5]),
        .O(\ult_reg_296[0]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \ult_reg_296[0]_i_9__1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(shiftReg_addr),
        .I3(\p_thresh_max_reg_258_reg[7] [2]),
        .I4(img_v_data_stream_0_dout[3]),
        .I5(\p_thresh_max_reg_258_reg[7] [3]),
        .O(\ult_reg_296[0]_i_9__1_n_0 ));
  CARRY4 \ult_reg_296_reg[0]_i_2__1 
       (.CI(1'b0),
        .CO({ult_fu_223_p2,\ult_reg_296_reg[0]_i_2__1_n_1 ,\ult_reg_296_reg[0]_i_2__1_n_2 ,\ult_reg_296_reg[0]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\ult_reg_296[0]_i_3__1_n_0 ,\ult_reg_296[0]_i_4__1_n_0 ,\ult_reg_296[0]_i_5__1_n_0 ,\ult_reg_296[0]_i_6__1_n_0 }),
        .O(\NLW_ult_reg_296_reg[0]_i_2__1_O_UNCONNECTED [3:0]),
        .S({\ult_reg_296[0]_i_7__1_n_0 ,\ult_reg_296[0]_i_8__1_n_0 ,\ult_reg_296[0]_i_9__1_n_0 ,\ult_reg_296[0]_i_10__1_n_0 }));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_shiftReg_43
   (\SRL_SIG_reg[0]_0 ,
    \SRL_SIG_reg[1]_1 ,
    \ult4_reg_301_reg[0] ,
    ap_clk,
    img_v_1_data_stream_s_full_n,
    exitcond_i_reg_287_pp0_iter1_reg,
    ap_enable_reg_pp0_iter2_reg,
    ap_block_pp0_stage0_subdone);
  output [0:0]\SRL_SIG_reg[0]_0 ;
  output [0:0]\SRL_SIG_reg[1]_1 ;
  input \ult4_reg_301_reg[0] ;
  input ap_clk;
  input img_v_1_data_stream_s_full_n;
  input exitcond_i_reg_287_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter2_reg;
  input ap_block_pp0_stage0_subdone;

  wire \SRL_SIG[1][0]_i_1__1_n_0 ;
  wire [0:0]\SRL_SIG_reg[0]_0 ;
  wire [0:0]\SRL_SIG_reg[1]_1 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2_reg;
  wire exitcond_i_reg_287_pp0_iter1_reg;
  wire img_v_1_data_stream_s_full_n;
  wire \ult4_reg_301_reg[0] ;

  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \SRL_SIG[1][0]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 ),
        .I1(img_v_1_data_stream_s_full_n),
        .I2(exitcond_i_reg_287_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2_reg),
        .I4(ap_block_pp0_stage0_subdone),
        .I5(\SRL_SIG_reg[1]_1 ),
        .O(\SRL_SIG[1][0]_i_1__1_n_0 ));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ult4_reg_301_reg[0] ),
        .Q(\SRL_SIG_reg[0]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[1][0]_i_1__1_n_0 ),
        .Q(\SRL_SIG_reg[1]_1 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_shiftReg_45
   (ult_fu_223_p2,
    ult4_fu_228_p2,
    internal_full_n_reg,
    Split_U0_src_data_stream_1_V_read,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    D,
    ap_clk,
    shiftReg_addr,
    \p_thresh_max_reg_258_reg[7] ,
    \p_thresh_min_reg_263_reg[7] );
  output [0:0]ult_fu_223_p2;
  output [0:0]ult4_fu_228_p2;
  input internal_full_n_reg;
  input Split_U0_src_data_stream_1_V_read;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [7:0]D;
  input ap_clk;
  input shiftReg_addr;
  input [7:0]\p_thresh_max_reg_258_reg[7] ;
  input [7:0]\p_thresh_min_reg_263_reg[7] ;

  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire Split_U0_src_data_stream_1_V_read;
  wire ap_clk;
  wire [7:1]img_s_data_stream_0_dout;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire [7:0]\p_thresh_max_reg_258_reg[7] ;
  wire [7:0]\p_thresh_min_reg_263_reg[7] ;
  wire shiftReg_addr;
  wire shiftReg_ce;
  wire [0:0]ult4_fu_228_p2;
  wire \ult4_reg_301[0]_i_10__0_n_0 ;
  wire \ult4_reg_301[0]_i_3__0_n_0 ;
  wire \ult4_reg_301[0]_i_4__0_n_0 ;
  wire \ult4_reg_301[0]_i_5__0_n_0 ;
  wire \ult4_reg_301[0]_i_6__0_n_0 ;
  wire \ult4_reg_301[0]_i_7__0_n_0 ;
  wire \ult4_reg_301[0]_i_8__0_n_0 ;
  wire \ult4_reg_301[0]_i_9__0_n_0 ;
  wire \ult4_reg_301_reg[0]_i_2__0_n_1 ;
  wire \ult4_reg_301_reg[0]_i_2__0_n_2 ;
  wire \ult4_reg_301_reg[0]_i_2__0_n_3 ;
  wire [0:0]ult_fu_223_p2;
  wire \ult_reg_296[0]_i_10__0_n_0 ;
  wire \ult_reg_296[0]_i_3__0_n_0 ;
  wire \ult_reg_296[0]_i_4__0_n_0 ;
  wire \ult_reg_296[0]_i_5__0_n_0 ;
  wire \ult_reg_296[0]_i_6__0_n_0 ;
  wire \ult_reg_296[0]_i_7__0_n_0 ;
  wire \ult_reg_296[0]_i_8__0_n_0 ;
  wire \ult_reg_296[0]_i_9__0_n_0 ;
  wire \ult_reg_296_reg[0]_i_2__0_n_1 ;
  wire \ult_reg_296_reg[0]_i_2__0_n_2 ;
  wire \ult_reg_296_reg[0]_i_2__0_n_3 ;
  wire [3:0]\NLW_ult4_reg_301_reg[0]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ult_reg_296_reg[0]_i_2__0_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1__6 
       (.I0(internal_full_n_reg),
        .I1(Split_U0_src_data_stream_1_V_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    \ult4_reg_301[0]_i_10__0 
       (.I0(\p_thresh_min_reg_263_reg[7] [0]),
        .I1(\SRL_SIG_reg[1]_1 [0]),
        .I2(\SRL_SIG_reg[0]_0 [0]),
        .I3(shiftReg_addr),
        .I4(\p_thresh_min_reg_263_reg[7] [1]),
        .I5(img_s_data_stream_0_dout[1]),
        .O(\ult4_reg_301[0]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \ult4_reg_301[0]_i_3__0 
       (.I0(\p_thresh_min_reg_263_reg[7] [6]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0]_0 [6]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .I4(img_s_data_stream_0_dout[7]),
        .I5(\p_thresh_min_reg_263_reg[7] [7]),
        .O(\ult4_reg_301[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \ult4_reg_301[0]_i_4__0 
       (.I0(\p_thresh_min_reg_263_reg[7] [4]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0]_0 [4]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .I4(img_s_data_stream_0_dout[5]),
        .I5(\p_thresh_min_reg_263_reg[7] [5]),
        .O(\ult4_reg_301[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \ult4_reg_301[0]_i_5__0 
       (.I0(\p_thresh_min_reg_263_reg[7] [2]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0]_0 [2]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .I4(img_s_data_stream_0_dout[3]),
        .I5(\p_thresh_min_reg_263_reg[7] [3]),
        .O(\ult4_reg_301[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \ult4_reg_301[0]_i_6__0 
       (.I0(\p_thresh_min_reg_263_reg[7] [0]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0]_0 [0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .I4(img_s_data_stream_0_dout[1]),
        .I5(\p_thresh_min_reg_263_reg[7] [1]),
        .O(\ult4_reg_301[0]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    \ult4_reg_301[0]_i_7__0 
       (.I0(\p_thresh_min_reg_263_reg[7] [6]),
        .I1(\SRL_SIG_reg[1]_1 [6]),
        .I2(\SRL_SIG_reg[0]_0 [6]),
        .I3(shiftReg_addr),
        .I4(\p_thresh_min_reg_263_reg[7] [7]),
        .I5(img_s_data_stream_0_dout[7]),
        .O(\ult4_reg_301[0]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    \ult4_reg_301[0]_i_8__0 
       (.I0(\p_thresh_min_reg_263_reg[7] [4]),
        .I1(\SRL_SIG_reg[1]_1 [4]),
        .I2(\SRL_SIG_reg[0]_0 [4]),
        .I3(shiftReg_addr),
        .I4(\p_thresh_min_reg_263_reg[7] [5]),
        .I5(img_s_data_stream_0_dout[5]),
        .O(\ult4_reg_301[0]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    \ult4_reg_301[0]_i_9__0 
       (.I0(\p_thresh_min_reg_263_reg[7] [2]),
        .I1(\SRL_SIG_reg[1]_1 [2]),
        .I2(\SRL_SIG_reg[0]_0 [2]),
        .I3(shiftReg_addr),
        .I4(\p_thresh_min_reg_263_reg[7] [3]),
        .I5(img_s_data_stream_0_dout[3]),
        .O(\ult4_reg_301[0]_i_9__0_n_0 ));
  CARRY4 \ult4_reg_301_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({ult4_fu_228_p2,\ult4_reg_301_reg[0]_i_2__0_n_1 ,\ult4_reg_301_reg[0]_i_2__0_n_2 ,\ult4_reg_301_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\ult4_reg_301[0]_i_3__0_n_0 ,\ult4_reg_301[0]_i_4__0_n_0 ,\ult4_reg_301[0]_i_5__0_n_0 ,\ult4_reg_301[0]_i_6__0_n_0 }),
        .O(\NLW_ult4_reg_301_reg[0]_i_2__0_O_UNCONNECTED [3:0]),
        .S({\ult4_reg_301[0]_i_7__0_n_0 ,\ult4_reg_301[0]_i_8__0_n_0 ,\ult4_reg_301[0]_i_9__0_n_0 ,\ult4_reg_301[0]_i_10__0_n_0 }));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \ult_reg_296[0]_i_10__0 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(shiftReg_addr),
        .I3(\p_thresh_max_reg_258_reg[7] [0]),
        .I4(img_s_data_stream_0_dout[1]),
        .I5(\p_thresh_max_reg_258_reg[7] [1]),
        .O(\ult_reg_296[0]_i_10__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ult_reg_296[0]_i_12__0 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_s_data_stream_0_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ult_reg_296[0]_i_13__0 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_s_data_stream_0_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ult_reg_296[0]_i_14__0 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_s_data_stream_0_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ult_reg_296[0]_i_15__0 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_s_data_stream_0_dout[1]));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \ult_reg_296[0]_i_3__0 
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\SRL_SIG_reg[1]_1 [6]),
        .I3(\p_thresh_max_reg_258_reg[7] [6]),
        .I4(\p_thresh_max_reg_258_reg[7] [7]),
        .I5(img_s_data_stream_0_dout[7]),
        .O(\ult_reg_296[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \ult_reg_296[0]_i_4__0 
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\SRL_SIG_reg[1]_1 [4]),
        .I3(\p_thresh_max_reg_258_reg[7] [4]),
        .I4(\p_thresh_max_reg_258_reg[7] [5]),
        .I5(img_s_data_stream_0_dout[5]),
        .O(\ult_reg_296[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \ult_reg_296[0]_i_5__0 
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[1]_1 [2]),
        .I3(\p_thresh_max_reg_258_reg[7] [2]),
        .I4(\p_thresh_max_reg_258_reg[7] [3]),
        .I5(img_s_data_stream_0_dout[3]),
        .O(\ult_reg_296[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \ult_reg_296[0]_i_6__0 
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[1]_1 [0]),
        .I3(\p_thresh_max_reg_258_reg[7] [0]),
        .I4(\p_thresh_max_reg_258_reg[7] [1]),
        .I5(img_s_data_stream_0_dout[1]),
        .O(\ult_reg_296[0]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \ult_reg_296[0]_i_7__0 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(shiftReg_addr),
        .I3(\p_thresh_max_reg_258_reg[7] [6]),
        .I4(img_s_data_stream_0_dout[7]),
        .I5(\p_thresh_max_reg_258_reg[7] [7]),
        .O(\ult_reg_296[0]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \ult_reg_296[0]_i_8__0 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(shiftReg_addr),
        .I3(\p_thresh_max_reg_258_reg[7] [4]),
        .I4(img_s_data_stream_0_dout[5]),
        .I5(\p_thresh_max_reg_258_reg[7] [5]),
        .O(\ult_reg_296[0]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \ult_reg_296[0]_i_9__0 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(shiftReg_addr),
        .I3(\p_thresh_max_reg_258_reg[7] [2]),
        .I4(img_s_data_stream_0_dout[3]),
        .I5(\p_thresh_max_reg_258_reg[7] [3]),
        .O(\ult_reg_296[0]_i_9__0_n_0 ));
  CARRY4 \ult_reg_296_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({ult_fu_223_p2,\ult_reg_296_reg[0]_i_2__0_n_1 ,\ult_reg_296_reg[0]_i_2__0_n_2 ,\ult_reg_296_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\ult_reg_296[0]_i_3__0_n_0 ,\ult_reg_296[0]_i_4__0_n_0 ,\ult_reg_296[0]_i_5__0_n_0 ,\ult_reg_296[0]_i_6__0_n_0 }),
        .O(\NLW_ult_reg_296_reg[0]_i_2__0_O_UNCONNECTED [3:0]),
        .S({\ult_reg_296[0]_i_7__0_n_0 ,\ult_reg_296[0]_i_8__0_n_0 ,\ult_reg_296[0]_i_9__0_n_0 ,\ult_reg_296[0]_i_10__0_n_0 }));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_shiftReg_47
   (\SRL_SIG_reg[0]_0 ,
    img_s_1_data_stream_s_dout,
    \ult4_reg_301_reg[0] ,
    ap_clk,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    img_s_1_data_stream_s_full_n,
    exitcond_i_reg_287_pp0_iter1_reg,
    ap_enable_reg_pp0_iter2_reg,
    ap_block_pp0_stage0_subdone);
  output [0:0]\SRL_SIG_reg[0]_0 ;
  output [0:0]img_s_1_data_stream_s_dout;
  input \ult4_reg_301_reg[0] ;
  input ap_clk;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input img_s_1_data_stream_s_full_n;
  input exitcond_i_reg_287_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter2_reg;
  input ap_block_pp0_stage0_subdone;

  wire \SRL_SIG[1][0]_i_1__0_n_0 ;
  wire [0:0]\SRL_SIG_reg[0]_0 ;
  wire [0:0]\SRL_SIG_reg[1]_0 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2_reg;
  wire exitcond_i_reg_287_pp0_iter1_reg;
  wire [0:0]img_s_1_data_stream_s_dout;
  wire img_s_1_data_stream_s_full_n;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire \ult4_reg_301_reg[0] ;

  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \SRL_SIG[1][0]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 ),
        .I1(img_s_1_data_stream_s_full_n),
        .I2(exitcond_i_reg_287_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2_reg),
        .I4(ap_block_pp0_stage0_subdone),
        .I5(\SRL_SIG_reg[1]_0 ),
        .O(\SRL_SIG[1][0]_i_1__0_n_0 ));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ult4_reg_301_reg[0] ),
        .Q(\SRL_SIG_reg[0]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[1][0]_i_1__0_n_0 ),
        .Q(\SRL_SIG_reg[1]_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_94_fu_259_p2_i_1
       (.I0(\SRL_SIG_reg[1]_0 ),
        .I1(\SRL_SIG_reg[0]_0 ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_s_1_data_stream_s_dout));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_shiftReg_48
   (\SRL_SIG_reg[0]_0 ,
    img_hls_data_stream_s_dout,
    \tmp_94_reg_293_reg[7] ,
    ap_clk,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    img_hls_data_stream_s_full_n,
    exitcond_i_reg_284_pp0_iter1_reg,
    ap_enable_reg_pp0_iter2_reg,
    ap_block_pp0_stage0_subdone);
  output [0:0]\SRL_SIG_reg[0]_0 ;
  output [0:0]img_hls_data_stream_s_dout;
  input \tmp_94_reg_293_reg[7] ;
  input ap_clk;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input img_hls_data_stream_s_full_n;
  input exitcond_i_reg_284_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter2_reg;
  input ap_block_pp0_stage0_subdone;

  wire \SRL_SIG[1][0]_i_1__2_n_0 ;
  wire [0:0]\SRL_SIG_reg[0]_0 ;
  wire [0:0]\SRL_SIG_reg[1]_0 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2_reg;
  wire exitcond_i_reg_284_pp0_iter1_reg;
  wire [0:0]img_hls_data_stream_s_dout;
  wire img_hls_data_stream_s_full_n;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire \tmp_94_reg_293_reg[7] ;

  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \SRL_SIG[1][0]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 ),
        .I1(img_hls_data_stream_s_full_n),
        .I2(exitcond_i_reg_284_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2_reg),
        .I4(ap_block_pp0_stage0_subdone),
        .I5(\SRL_SIG_reg[1]_0 ),
        .O(\SRL_SIG[1][0]_i_1__2_n_0 ));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_94_reg_293_reg[7] ),
        .Q(\SRL_SIG_reg[0]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[1][0]_i_1__2_n_0 ),
        .Q(\SRL_SIG_reg[1]_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_3__12
       (.I0(\SRL_SIG_reg[1]_0 ),
        .I1(\SRL_SIG_reg[0]_0 ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_hls_data_stream_s_dout));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_shiftReg_52
   (ult_fu_223_p2,
    ult4_fu_228_p2,
    internal_full_n_reg,
    Split_U0_src_data_stream_1_V_read,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    D,
    ap_clk,
    shiftReg_addr,
    \p_thresh_max_reg_258_reg[7] ,
    \p_thresh_min_reg_263_reg[7] );
  output [0:0]ult_fu_223_p2;
  output [0:0]ult4_fu_228_p2;
  input internal_full_n_reg;
  input Split_U0_src_data_stream_1_V_read;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [7:0]D;
  input ap_clk;
  input shiftReg_addr;
  input [7:0]\p_thresh_max_reg_258_reg[7] ;
  input [7:0]\p_thresh_min_reg_263_reg[7] ;

  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire Split_U0_src_data_stream_1_V_read;
  wire ap_clk;
  wire [7:1]img_h_data_stream_0_dout;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire [7:0]\p_thresh_max_reg_258_reg[7] ;
  wire [7:0]\p_thresh_min_reg_263_reg[7] ;
  wire shiftReg_addr;
  wire shiftReg_ce;
  wire [0:0]ult4_fu_228_p2;
  wire \ult4_reg_301[0]_i_10_n_0 ;
  wire \ult4_reg_301[0]_i_3_n_0 ;
  wire \ult4_reg_301[0]_i_4_n_0 ;
  wire \ult4_reg_301[0]_i_5_n_0 ;
  wire \ult4_reg_301[0]_i_6_n_0 ;
  wire \ult4_reg_301[0]_i_7_n_0 ;
  wire \ult4_reg_301[0]_i_8_n_0 ;
  wire \ult4_reg_301[0]_i_9_n_0 ;
  wire \ult4_reg_301_reg[0]_i_2_n_1 ;
  wire \ult4_reg_301_reg[0]_i_2_n_2 ;
  wire \ult4_reg_301_reg[0]_i_2_n_3 ;
  wire [0:0]ult_fu_223_p2;
  wire \ult_reg_296[0]_i_10_n_0 ;
  wire \ult_reg_296[0]_i_3_n_0 ;
  wire \ult_reg_296[0]_i_4_n_0 ;
  wire \ult_reg_296[0]_i_5_n_0 ;
  wire \ult_reg_296[0]_i_6_n_0 ;
  wire \ult_reg_296[0]_i_7_n_0 ;
  wire \ult_reg_296[0]_i_8_n_0 ;
  wire \ult_reg_296[0]_i_9_n_0 ;
  wire \ult_reg_296_reg[0]_i_2_n_1 ;
  wire \ult_reg_296_reg[0]_i_2_n_2 ;
  wire \ult_reg_296_reg[0]_i_2_n_3 ;
  wire [3:0]\NLW_ult4_reg_301_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ult_reg_296_reg[0]_i_2_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1__5 
       (.I0(internal_full_n_reg),
        .I1(Split_U0_src_data_stream_1_V_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    \ult4_reg_301[0]_i_10 
       (.I0(\p_thresh_min_reg_263_reg[7] [0]),
        .I1(\SRL_SIG_reg[1]_1 [0]),
        .I2(\SRL_SIG_reg[0]_0 [0]),
        .I3(shiftReg_addr),
        .I4(\p_thresh_min_reg_263_reg[7] [1]),
        .I5(img_h_data_stream_0_dout[1]),
        .O(\ult4_reg_301[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \ult4_reg_301[0]_i_3 
       (.I0(\p_thresh_min_reg_263_reg[7] [6]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0]_0 [6]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .I4(img_h_data_stream_0_dout[7]),
        .I5(\p_thresh_min_reg_263_reg[7] [7]),
        .O(\ult4_reg_301[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \ult4_reg_301[0]_i_4 
       (.I0(\p_thresh_min_reg_263_reg[7] [4]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0]_0 [4]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .I4(img_h_data_stream_0_dout[5]),
        .I5(\p_thresh_min_reg_263_reg[7] [5]),
        .O(\ult4_reg_301[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \ult4_reg_301[0]_i_5 
       (.I0(\p_thresh_min_reg_263_reg[7] [2]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0]_0 [2]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .I4(img_h_data_stream_0_dout[3]),
        .I5(\p_thresh_min_reg_263_reg[7] [3]),
        .O(\ult4_reg_301[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \ult4_reg_301[0]_i_6 
       (.I0(\p_thresh_min_reg_263_reg[7] [0]),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0]_0 [0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .I4(img_h_data_stream_0_dout[1]),
        .I5(\p_thresh_min_reg_263_reg[7] [1]),
        .O(\ult4_reg_301[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    \ult4_reg_301[0]_i_7 
       (.I0(\p_thresh_min_reg_263_reg[7] [6]),
        .I1(\SRL_SIG_reg[1]_1 [6]),
        .I2(\SRL_SIG_reg[0]_0 [6]),
        .I3(shiftReg_addr),
        .I4(\p_thresh_min_reg_263_reg[7] [7]),
        .I5(img_h_data_stream_0_dout[7]),
        .O(\ult4_reg_301[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    \ult4_reg_301[0]_i_8 
       (.I0(\p_thresh_min_reg_263_reg[7] [4]),
        .I1(\SRL_SIG_reg[1]_1 [4]),
        .I2(\SRL_SIG_reg[0]_0 [4]),
        .I3(shiftReg_addr),
        .I4(\p_thresh_min_reg_263_reg[7] [5]),
        .I5(img_h_data_stream_0_dout[5]),
        .O(\ult4_reg_301[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    \ult4_reg_301[0]_i_9 
       (.I0(\p_thresh_min_reg_263_reg[7] [2]),
        .I1(\SRL_SIG_reg[1]_1 [2]),
        .I2(\SRL_SIG_reg[0]_0 [2]),
        .I3(shiftReg_addr),
        .I4(\p_thresh_min_reg_263_reg[7] [3]),
        .I5(img_h_data_stream_0_dout[3]),
        .O(\ult4_reg_301[0]_i_9_n_0 ));
  CARRY4 \ult4_reg_301_reg[0]_i_2 
       (.CI(1'b0),
        .CO({ult4_fu_228_p2,\ult4_reg_301_reg[0]_i_2_n_1 ,\ult4_reg_301_reg[0]_i_2_n_2 ,\ult4_reg_301_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\ult4_reg_301[0]_i_3_n_0 ,\ult4_reg_301[0]_i_4_n_0 ,\ult4_reg_301[0]_i_5_n_0 ,\ult4_reg_301[0]_i_6_n_0 }),
        .O(\NLW_ult4_reg_301_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\ult4_reg_301[0]_i_7_n_0 ,\ult4_reg_301[0]_i_8_n_0 ,\ult4_reg_301[0]_i_9_n_0 ,\ult4_reg_301[0]_i_10_n_0 }));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \ult_reg_296[0]_i_10 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(shiftReg_addr),
        .I3(\p_thresh_max_reg_258_reg[7] [0]),
        .I4(img_h_data_stream_0_dout[1]),
        .I5(\p_thresh_max_reg_258_reg[7] [1]),
        .O(\ult_reg_296[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ult_reg_296[0]_i_12 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_h_data_stream_0_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ult_reg_296[0]_i_13 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_h_data_stream_0_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ult_reg_296[0]_i_14 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_h_data_stream_0_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ult_reg_296[0]_i_15 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_h_data_stream_0_dout[1]));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \ult_reg_296[0]_i_3 
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\SRL_SIG_reg[1]_1 [6]),
        .I3(\p_thresh_max_reg_258_reg[7] [6]),
        .I4(\p_thresh_max_reg_258_reg[7] [7]),
        .I5(img_h_data_stream_0_dout[7]),
        .O(\ult_reg_296[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \ult_reg_296[0]_i_4 
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\SRL_SIG_reg[1]_1 [4]),
        .I3(\p_thresh_max_reg_258_reg[7] [4]),
        .I4(\p_thresh_max_reg_258_reg[7] [5]),
        .I5(img_h_data_stream_0_dout[5]),
        .O(\ult_reg_296[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \ult_reg_296[0]_i_5 
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[1]_1 [2]),
        .I3(\p_thresh_max_reg_258_reg[7] [2]),
        .I4(\p_thresh_max_reg_258_reg[7] [3]),
        .I5(img_h_data_stream_0_dout[3]),
        .O(\ult_reg_296[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \ult_reg_296[0]_i_6 
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[1]_1 [0]),
        .I3(\p_thresh_max_reg_258_reg[7] [0]),
        .I4(\p_thresh_max_reg_258_reg[7] [1]),
        .I5(img_h_data_stream_0_dout[1]),
        .O(\ult_reg_296[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \ult_reg_296[0]_i_7 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(shiftReg_addr),
        .I3(\p_thresh_max_reg_258_reg[7] [6]),
        .I4(img_h_data_stream_0_dout[7]),
        .I5(\p_thresh_max_reg_258_reg[7] [7]),
        .O(\ult_reg_296[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \ult_reg_296[0]_i_8 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(shiftReg_addr),
        .I3(\p_thresh_max_reg_258_reg[7] [4]),
        .I4(img_h_data_stream_0_dout[5]),
        .I5(\p_thresh_max_reg_258_reg[7] [5]),
        .O(\ult_reg_296[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \ult_reg_296[0]_i_9 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(shiftReg_addr),
        .I3(\p_thresh_max_reg_258_reg[7] [2]),
        .I4(img_h_data_stream_0_dout[3]),
        .I5(\p_thresh_max_reg_258_reg[7] [3]),
        .O(\ult_reg_296[0]_i_9_n_0 ));
  CARRY4 \ult_reg_296_reg[0]_i_2 
       (.CI(1'b0),
        .CO({ult_fu_223_p2,\ult_reg_296_reg[0]_i_2_n_1 ,\ult_reg_296_reg[0]_i_2_n_2 ,\ult_reg_296_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\ult_reg_296[0]_i_3_n_0 ,\ult_reg_296[0]_i_4_n_0 ,\ult_reg_296[0]_i_5_n_0 ,\ult_reg_296[0]_i_6_n_0 }),
        .O(\NLW_ult_reg_296_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\ult_reg_296[0]_i_7_n_0 ,\ult_reg_296[0]_i_8_n_0 ,\ult_reg_296[0]_i_9_n_0 ,\ult_reg_296[0]_i_10_n_0 }));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_shiftReg_54
   (\SRL_SIG_reg[0]_0 ,
    img_h_1_data_stream_s_dout,
    \ult4_reg_301_reg[0] ,
    ap_clk,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    img_h_1_data_stream_s_full_n,
    exitcond_i_reg_287_pp0_iter1_reg,
    ap_enable_reg_pp0_iter2_reg,
    ap_block_pp0_stage0_subdone);
  output [0:0]\SRL_SIG_reg[0]_0 ;
  output [0:0]img_h_1_data_stream_s_dout;
  input \ult4_reg_301_reg[0] ;
  input ap_clk;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input img_h_1_data_stream_s_full_n;
  input exitcond_i_reg_287_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter2_reg;
  input ap_block_pp0_stage0_subdone;

  wire \SRL_SIG[1][0]_i_1_n_0 ;
  wire [0:0]\SRL_SIG_reg[0]_0 ;
  wire [0:0]\SRL_SIG_reg[1]_0 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2_reg;
  wire exitcond_i_reg_287_pp0_iter1_reg;
  wire [0:0]img_h_1_data_stream_s_dout;
  wire img_h_1_data_stream_s_full_n;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire \ult4_reg_301_reg[0] ;

  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \SRL_SIG[1][0]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 ),
        .I1(img_h_1_data_stream_s_full_n),
        .I2(exitcond_i_reg_287_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2_reg),
        .I4(ap_block_pp0_stage0_subdone),
        .I5(\SRL_SIG_reg[1]_0 ),
        .O(\SRL_SIG[1][0]_i_1_n_0 ));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ult4_reg_301_reg[0] ),
        .Q(\SRL_SIG_reg[0]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[1][0]_i_1_n_0 ),
        .Q(\SRL_SIG_reg[1]_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_94_fu_259_p2_i_2
       (.I0(\SRL_SIG_reg[1]_0 ),
        .I1(\SRL_SIG_reg[0]_0 ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_h_1_data_stream_s_dout));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_shiftReg_55
   (D,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    shiftReg_ce,
    \src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg_reg[7] ,
    ap_clk);
  output [7:0]D;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input shiftReg_ce;
  input [7:0]\src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg_reg[7] ;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;
  wire [7:0]\src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg_reg[7] ;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[7]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[7]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg_reg[7] [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg_reg[7] [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg_reg[7] [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg_reg[7] [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg_reg[7] [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg_reg[7] [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg_reg[7] [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg_reg[7] [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_shiftReg_57
   (ram_reg,
    ram_reg_0,
    DIADI,
    DOBDO,
    \tmp_49_i_reg_1087_reg[0] ,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    ram_reg_1,
    E,
    D,
    ap_clk);
  output [7:0]ram_reg;
  output [7:0]ram_reg_0;
  output [7:0]DIADI;
  input [7:0]DOBDO;
  input \tmp_49_i_reg_1087_reg[0] ;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [7:0]ram_reg_1;
  input [0:0]E;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire \tmp_49_i_reg_1087_reg[0] ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_10__2
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(DIADI[0]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_1__11
       (.I0(ram_reg_1[7]),
        .I1(\tmp_49_i_reg_1087_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [7]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_0[7]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_2__10
       (.I0(DOBDO[7]),
        .I1(\tmp_49_i_reg_1087_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [7]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg[7]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_2__11
       (.I0(ram_reg_1[6]),
        .I1(\tmp_49_i_reg_1087_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [6]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_0[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_3__13
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(DIADI[7]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_3__7
       (.I0(DOBDO[6]),
        .I1(\tmp_49_i_reg_1087_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [6]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg[6]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_3__8
       (.I0(ram_reg_1[5]),
        .I1(\tmp_49_i_reg_1087_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [5]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_0[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_4__13
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(DIADI[6]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_4__8
       (.I0(DOBDO[5]),
        .I1(\tmp_49_i_reg_1087_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [5]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg[5]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_4__9
       (.I0(ram_reg_1[4]),
        .I1(\tmp_49_i_reg_1087_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [4]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_0[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_5__13
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(DIADI[5]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_5__8
       (.I0(DOBDO[4]),
        .I1(\tmp_49_i_reg_1087_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [4]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg[4]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_5__9
       (.I0(ram_reg_1[3]),
        .I1(\tmp_49_i_reg_1087_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [3]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_0[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_6__12
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(DIADI[4]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_6__7
       (.I0(DOBDO[3]),
        .I1(\tmp_49_i_reg_1087_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [3]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg[3]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_6__8
       (.I0(ram_reg_1[2]),
        .I1(\tmp_49_i_reg_1087_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [2]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_0[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_7__12
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(DIADI[3]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_7__7
       (.I0(DOBDO[2]),
        .I1(\tmp_49_i_reg_1087_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [2]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg[2]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_7__8
       (.I0(ram_reg_1[1]),
        .I1(\tmp_49_i_reg_1087_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_0[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_8__12
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(DIADI[2]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_8__7
       (.I0(DOBDO[1]),
        .I1(\tmp_49_i_reg_1087_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg[1]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_8__8
       (.I0(ram_reg_1[0]),
        .I1(\tmp_49_i_reg_1087_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [0]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_0[0]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_9__1
       (.I0(DOBDO[0]),
        .I1(\tmp_49_i_reg_1087_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [0]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_9__3
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(DIADI[1]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_shiftReg_59
   (D,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    E,
    \p_dst_val_2_write_as_reg_862_pp0_iter27_reg_reg[7]__0 ,
    ap_clk);
  output [7:0]D;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [0:0]E;
  input [7:0]\p_dst_val_2_write_as_reg_862_pp0_iter27_reg_reg[7]__0 ;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire [7:0]\p_dst_val_2_write_as_reg_862_pp0_iter27_reg_reg[7]__0 ;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1__12 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1__12 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1__12 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1__12 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1__12 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1__12 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1__12 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_2__12 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[7]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_dst_val_2_write_as_reg_862_pp0_iter27_reg_reg[7]__0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_dst_val_2_write_as_reg_862_pp0_iter27_reg_reg[7]__0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_dst_val_2_write_as_reg_862_pp0_iter27_reg_reg[7]__0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_dst_val_2_write_as_reg_862_pp0_iter27_reg_reg[7]__0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_dst_val_2_write_as_reg_862_pp0_iter27_reg_reg[7]__0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_dst_val_2_write_as_reg_862_pp0_iter27_reg_reg[7]__0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_dst_val_2_write_as_reg_862_pp0_iter27_reg_reg[7]__0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_dst_val_2_write_as_reg_862_pp0_iter27_reg_reg[7]__0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_shiftReg_60
   (D,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    E,
    \signbit_1_reg_980_reg[0] ,
    ap_clk);
  output [7:0]D;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [0:0]E;
  input [7:0]\signbit_1_reg_980_reg[0] ;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire [7:0]\signbit_1_reg_980_reg[0] ;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1__11 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1__11 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1__11 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1__11 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1__11 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1__11 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1__11 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_2__11 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[7]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\signbit_1_reg_980_reg[0] [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\signbit_1_reg_980_reg[0] [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\signbit_1_reg_980_reg[0] [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\signbit_1_reg_980_reg[0] [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\signbit_1_reg_980_reg[0] [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\signbit_1_reg_980_reg[0] [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\signbit_1_reg_980_reg[0] [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\signbit_1_reg_980_reg[0] [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_shiftReg_61
   (D,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    E,
    \p_Val2_5_reg_957_reg[7] ,
    ap_clk);
  output [7:0]D;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [0:0]E;
  input [7:0]\p_Val2_5_reg_957_reg[7] ;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire [7:0]\p_Val2_5_reg_957_reg[7] ;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1__10 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1__10 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1__10 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1__10 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1__10 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1__10 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1__10 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_2__10 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[7]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_Val2_5_reg_957_reg[7] [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_Val2_5_reg_957_reg[7] [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_Val2_5_reg_957_reg[7] [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_Val2_5_reg_957_reg[7] [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_Val2_5_reg_957_reg[7] [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_Val2_5_reg_957_reg[7] [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_Val2_5_reg_957_reg[7] [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_Val2_5_reg_957_reg[7] [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_shiftReg_63
   (p_src_data_stream_2_V_dout,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    \p_Val2_23_reg_3484_reg[6] ,
    shiftReg_ce,
    p_Val2_24_fu_2671_p2,
    ap_clk,
    p_Val2_24_fu_2671_p2__0);
  output [7:0]p_src_data_stream_2_V_dout;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input \p_Val2_23_reg_3484_reg[6] ;
  input shiftReg_ce;
  input [0:0]p_Val2_24_fu_2671_p2;
  input ap_clk;
  input [6:0]p_Val2_24_fu_2671_p2__0;

  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire \p_Val2_23_reg_3484_reg[6] ;
  wire [0:0]p_Val2_24_fu_2671_p2;
  wire [6:0]p_Val2_24_fu_2671_p2__0;
  wire [7:0]p_src_data_stream_2_V_dout;
  wire shiftReg_ce;

  FDSE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_Val2_24_fu_2671_p2__0[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .S(\p_Val2_23_reg_3484_reg[6] ));
  FDSE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_Val2_24_fu_2671_p2__0[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .S(\p_Val2_23_reg_3484_reg[6] ));
  FDSE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_Val2_24_fu_2671_p2__0[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .S(\p_Val2_23_reg_3484_reg[6] ));
  FDSE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_Val2_24_fu_2671_p2__0[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .S(\p_Val2_23_reg_3484_reg[6] ));
  FDSE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_Val2_24_fu_2671_p2__0[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .S(\p_Val2_23_reg_3484_reg[6] ));
  FDSE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_Val2_24_fu_2671_p2__0[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .S(\p_Val2_23_reg_3484_reg[6] ));
  FDSE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_Val2_24_fu_2671_p2__0[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .S(\p_Val2_23_reg_3484_reg[6] ));
  FDSE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_Val2_24_fu_2671_p2),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .S(\p_Val2_23_reg_3484_reg[6] ));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_146_reg_321[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p_src_data_stream_2_V_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_146_reg_321[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p_src_data_stream_2_V_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_146_reg_321[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p_src_data_stream_2_V_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_146_reg_321[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p_src_data_stream_2_V_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_146_reg_321[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p_src_data_stream_2_V_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_146_reg_321[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p_src_data_stream_2_V_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_146_reg_321[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p_src_data_stream_2_V_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_146_reg_321[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p_src_data_stream_2_V_dout[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_shiftReg_64
   (p_src_data_stream_1_V_dout,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    \p_Val2_19_reg_3464_reg[6] ,
    shiftReg_ce,
    p_Val2_20_fu_2616_p2,
    ap_clk,
    p_Val2_20_fu_2616_p2__0);
  output [7:0]p_src_data_stream_1_V_dout;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input \p_Val2_19_reg_3464_reg[6] ;
  input shiftReg_ce;
  input [0:0]p_Val2_20_fu_2616_p2;
  input ap_clk;
  input [6:0]p_Val2_20_fu_2616_p2__0;

  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire \p_Val2_19_reg_3464_reg[6] ;
  wire [0:0]p_Val2_20_fu_2616_p2;
  wire [6:0]p_Val2_20_fu_2616_p2__0;
  wire [7:0]p_src_data_stream_1_V_dout;
  wire shiftReg_ce;

  FDSE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_Val2_20_fu_2616_p2__0[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .S(\p_Val2_19_reg_3464_reg[6] ));
  FDSE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_Val2_20_fu_2616_p2__0[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .S(\p_Val2_19_reg_3464_reg[6] ));
  FDSE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_Val2_20_fu_2616_p2__0[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .S(\p_Val2_19_reg_3464_reg[6] ));
  FDSE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_Val2_20_fu_2616_p2__0[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .S(\p_Val2_19_reg_3464_reg[6] ));
  FDSE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_Val2_20_fu_2616_p2__0[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .S(\p_Val2_19_reg_3464_reg[6] ));
  FDSE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_Val2_20_fu_2616_p2__0[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .S(\p_Val2_19_reg_3464_reg[6] ));
  FDSE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_Val2_20_fu_2616_p2__0[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .S(\p_Val2_19_reg_3464_reg[6] ));
  FDSE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_Val2_20_fu_2616_p2),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .S(\p_Val2_19_reg_3464_reg[6] ));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_145_reg_316[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p_src_data_stream_1_V_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_145_reg_316[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p_src_data_stream_1_V_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_145_reg_316[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p_src_data_stream_1_V_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_145_reg_316[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p_src_data_stream_1_V_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_145_reg_316[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p_src_data_stream_1_V_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_145_reg_316[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p_src_data_stream_1_V_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_145_reg_316[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p_src_data_stream_1_V_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_145_reg_316[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p_src_data_stream_1_V_dout[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_shiftReg_65
   (p_src_data_stream_0_V_dout,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    \p_Val2_16_reg_3444_reg[6] ,
    shiftReg_ce,
    p_Val2_17_fu_2561_p2,
    ap_clk,
    p_Val2_17_fu_2561_p2__0);
  output [7:0]p_src_data_stream_0_V_dout;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input \p_Val2_16_reg_3444_reg[6] ;
  input shiftReg_ce;
  input [0:0]p_Val2_17_fu_2561_p2;
  input ap_clk;
  input [6:0]p_Val2_17_fu_2561_p2__0;

  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire \p_Val2_16_reg_3444_reg[6] ;
  wire [0:0]p_Val2_17_fu_2561_p2;
  wire [6:0]p_Val2_17_fu_2561_p2__0;
  wire [7:0]p_src_data_stream_0_V_dout;
  wire shiftReg_ce;

  FDSE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_Val2_17_fu_2561_p2__0[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .S(\p_Val2_16_reg_3444_reg[6] ));
  FDSE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_Val2_17_fu_2561_p2__0[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .S(\p_Val2_16_reg_3444_reg[6] ));
  FDSE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_Val2_17_fu_2561_p2__0[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .S(\p_Val2_16_reg_3444_reg[6] ));
  FDSE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_Val2_17_fu_2561_p2__0[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .S(\p_Val2_16_reg_3444_reg[6] ));
  FDSE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_Val2_17_fu_2561_p2__0[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .S(\p_Val2_16_reg_3444_reg[6] ));
  FDSE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_Val2_17_fu_2561_p2__0[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .S(\p_Val2_16_reg_3444_reg[6] ));
  FDSE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_Val2_17_fu_2561_p2__0[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .S(\p_Val2_16_reg_3444_reg[6] ));
  FDSE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_Val2_17_fu_2561_p2),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .S(\p_Val2_16_reg_3444_reg[6] ));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_144_reg_311[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p_src_data_stream_0_V_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_144_reg_311[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p_src_data_stream_0_V_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_144_reg_311[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p_src_data_stream_0_V_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_144_reg_311[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p_src_data_stream_0_V_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_144_reg_311[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p_src_data_stream_0_V_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_144_reg_311[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p_src_data_stream_0_V_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_144_reg_311[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p_src_data_stream_0_V_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_144_reg_311[7]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p_src_data_stream_0_V_dout[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_shiftReg_69
   (ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    \or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    ram_reg_3,
    internal_full_n_reg,
    \exitcond_i_reg_510_reg[0] ,
    D,
    ap_clk);
  output [7:0]ram_reg;
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  input [7:0]ram_reg_2;
  input \or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [7:0]ram_reg_3;
  input internal_full_n_reg;
  input \exitcond_i_reg_510_reg[0] ;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \exitcond_i_reg_510_reg[0] ;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire \or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [7:0]ram_reg_3;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1__1 
       (.I0(internal_full_n_reg),
        .I1(\exitcond_i_reg_510_reg[0] ),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_1__1
       (.I0(ram_reg_2[7]),
        .I1(\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [7]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_1__13
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(ram_reg_1[7]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_1__4
       (.I0(ram_reg_3[7]),
        .I1(\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [7]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_0[7]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_2__0
       (.I0(ram_reg_2[6]),
        .I1(\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [6]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_2__13
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(ram_reg_1[6]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_2__3
       (.I0(ram_reg_3[6]),
        .I1(\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [6]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_0[6]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_3
       (.I0(ram_reg_2[5]),
        .I1(\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [5]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_3__11
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(ram_reg_1[5]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_3__2
       (.I0(ram_reg_3[5]),
        .I1(\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [5]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_0[5]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_4
       (.I0(ram_reg_2[4]),
        .I1(\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [4]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_4__12
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(ram_reg_1[4]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_4__2
       (.I0(ram_reg_3[4]),
        .I1(\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [4]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_0[4]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_5
       (.I0(ram_reg_2[3]),
        .I1(\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [3]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_5__12
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(ram_reg_1[3]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_5__2
       (.I0(ram_reg_3[3]),
        .I1(\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [3]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_0[3]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_6
       (.I0(ram_reg_2[2]),
        .I1(\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [2]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_6__11
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(ram_reg_1[2]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_6__2
       (.I0(ram_reg_3[2]),
        .I1(\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [2]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_0[2]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_7
       (.I0(ram_reg_2[1]),
        .I1(\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_7__11
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(ram_reg_1[1]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_7__2
       (.I0(ram_reg_3[1]),
        .I1(\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_0[1]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_8
       (.I0(ram_reg_2[0]),
        .I1(\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [0]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_8__11
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(ram_reg_1[0]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_8__2
       (.I0(ram_reg_3[0]),
        .I1(\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [0]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_0[0]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_shiftReg_70
   (ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    \or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    ram_reg_3,
    internal_full_n_reg,
    \exitcond_i_reg_510_reg[0] ,
    D,
    ap_clk);
  output [7:0]ram_reg;
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  input [7:0]ram_reg_2;
  input \or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [7:0]ram_reg_3;
  input internal_full_n_reg;
  input \exitcond_i_reg_510_reg[0] ;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \exitcond_i_reg_510_reg[0] ;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire \or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [7:0]ram_reg_3;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(internal_full_n_reg),
        .I1(\exitcond_i_reg_510_reg[0] ),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_1__12
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(ram_reg_1[7]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_1__2
       (.I0(ram_reg_2[7]),
        .I1(\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [7]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg[7]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_1__5
       (.I0(ram_reg_3[7]),
        .I1(\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [7]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_0[7]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_2__1
       (.I0(ram_reg_2[6]),
        .I1(\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [6]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_2__12
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(ram_reg_1[6]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_2__4
       (.I0(ram_reg_3[6]),
        .I1(\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [6]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_0[6]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_3__0
       (.I0(ram_reg_2[5]),
        .I1(\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [5]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_3__10
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(ram_reg_1[5]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_3__3
       (.I0(ram_reg_3[5]),
        .I1(\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [5]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_0[5]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_4__0
       (.I0(ram_reg_2[4]),
        .I1(\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [4]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_4__11
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(ram_reg_1[4]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_4__3
       (.I0(ram_reg_3[4]),
        .I1(\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [4]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_0[4]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_5__0
       (.I0(ram_reg_2[3]),
        .I1(\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [3]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_5__11
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(ram_reg_1[3]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_5__3
       (.I0(ram_reg_3[3]),
        .I1(\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [3]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_0[3]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_6__0
       (.I0(ram_reg_2[2]),
        .I1(\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [2]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_6__10
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(ram_reg_1[2]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_6__3
       (.I0(ram_reg_3[2]),
        .I1(\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [2]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_0[2]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_7__0
       (.I0(ram_reg_2[1]),
        .I1(\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_7__10
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(ram_reg_1[1]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_7__3
       (.I0(ram_reg_3[1]),
        .I1(\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_0[1]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_8__0
       (.I0(ram_reg_2[0]),
        .I1(\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [0]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_8__10
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(ram_reg_1[0]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_8__3
       (.I0(ram_reg_3[0]),
        .I1(\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [0]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_0[0]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_shiftReg_71
   (ram_reg,
    ram_reg_0,
    DIADI,
    ram_reg_1,
    \or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    DOBDO,
    internal_full_n_reg,
    \exitcond_i_reg_510_reg[0] ,
    D,
    ap_clk);
  output [7:0]ram_reg;
  output [7:0]ram_reg_0;
  output [7:0]DIADI;
  input [7:0]ram_reg_1;
  input \or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [7:0]DOBDO;
  input internal_full_n_reg;
  input \exitcond_i_reg_510_reg[0] ;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \exitcond_i_reg_510_reg[0] ;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire \or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(internal_full_n_reg),
        .I1(\exitcond_i_reg_510_reg[0] ),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_10__1
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(DIADI[0]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_1__3
       (.I0(ram_reg_1[7]),
        .I1(\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [7]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg[7]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_2__2
       (.I0(ram_reg_1[6]),
        .I1(\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [6]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg[6]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_2__5
       (.I0(DOBDO[7]),
        .I1(\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [7]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_0[7]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_3__1
       (.I0(ram_reg_1[5]),
        .I1(\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [5]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg[5]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_3__4
       (.I0(DOBDO[6]),
        .I1(\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [6]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_0[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_3__9
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(DIADI[7]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_4__1
       (.I0(ram_reg_1[4]),
        .I1(\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [4]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_4__10
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(DIADI[6]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_4__4
       (.I0(DOBDO[5]),
        .I1(\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [5]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_0[5]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_5__1
       (.I0(ram_reg_1[3]),
        .I1(\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [3]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_5__10
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(DIADI[5]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_5__4
       (.I0(DOBDO[4]),
        .I1(\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [4]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_0[4]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_6__1
       (.I0(ram_reg_1[2]),
        .I1(\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [2]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg[2]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_6__4
       (.I0(DOBDO[3]),
        .I1(\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [3]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_0[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_6__9
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(DIADI[4]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_7__1
       (.I0(ram_reg_1[1]),
        .I1(\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg[1]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_7__4
       (.I0(DOBDO[2]),
        .I1(\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [2]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_0[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_7__9
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(DIADI[3]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_8__1
       (.I0(ram_reg_1[0]),
        .I1(\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [0]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg[0]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_8__4
       (.I0(DOBDO[1]),
        .I1(\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_0[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_8__9
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(DIADI[2]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_9
       (.I0(DOBDO[0]),
        .I1(\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [0]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_0[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_9__2
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(DIADI[1]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d6_A" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w8_d6_A
   (out,
    max_h_c_full_n,
    max_h_c_empty_n,
    Q,
    ap_clk,
    SS,
    internal_full_n_reg_0,
    Threshold_l223_U0_src_cols_V_read,
    ap_rst_n);
  output [7:0]out;
  output max_h_c_full_n;
  output max_h_c_empty_n;
  input [7:0]Q;
  input ap_clk;
  input [0:0]SS;
  input internal_full_n_reg_0;
  input Threshold_l223_U0_src_cols_V_read;
  input ap_rst_n;

  wire [7:0]Q;
  wire [0:0]SS;
  wire Threshold_l223_U0_src_cols_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n;
  wire internal_empty_n_i_1__15_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__15_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__15_n_0 ;
  wire \mOutPtr[1]_i_1__44_n_0 ;
  wire \mOutPtr[2]_i_1__11_n_0 ;
  wire \mOutPtr[3]_i_1__13_n_0 ;
  wire \mOutPtr[3]_i_2__9_n_0 ;
  wire [3:0]mOutPtr_reg__0;
  wire max_h_c_empty_n;
  wire max_h_c_full_n;
  wire [7:0]out;

  m3_for_arty_a7_threshold2_0_1_fifo_w8_d6_A_shiftReg_41 U_fifo_w8_d6_A_ram
       (.Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .\int_max_h_reg[7] (Q),
        .internal_full_n_reg(max_h_c_full_n),
        .internal_full_n_reg_0(internal_full_n_reg_0),
        .out(out));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__15
       (.I0(ap_rst_n),
        .I1(max_h_c_full_n),
        .I2(internal_full_n_reg_0),
        .I3(max_h_c_empty_n),
        .I4(Threshold_l223_U0_src_cols_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__12
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__15_n_0),
        .Q(max_h_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__15
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Threshold_l223_U0_src_cols_V_read),
        .I3(max_h_c_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(max_h_c_full_n),
        .O(internal_full_n_i_1__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    internal_full_n_i_2__13
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__15_n_0),
        .Q(max_h_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__15 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__44 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__11 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__11_n_0 ));
  LUT4 #(
    .INIT(16'hB444)) 
    \mOutPtr[3]_i_1__13 
       (.I0(internal_full_n_reg_0),
        .I1(max_h_c_full_n),
        .I2(Threshold_l223_U0_src_cols_V_read),
        .I3(max_h_c_empty_n),
        .O(\mOutPtr[3]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__9 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[1]),
        .I3(mOutPtr_reg__0[3]),
        .I4(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_2__9_n_0 ));
  LUT4 #(
    .INIT(16'h8088)) 
    \mOutPtr[3]_i_3__9 
       (.I0(Threshold_l223_U0_src_cols_V_read),
        .I1(max_h_c_empty_n),
        .I2(internal_full_n_reg_0),
        .I3(max_h_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__13_n_0 ),
        .D(\mOutPtr[0]_i_1__15_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__13_n_0 ),
        .D(\mOutPtr[1]_i_1__44_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__13_n_0 ),
        .D(\mOutPtr[2]_i_1__11_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__13_n_0 ),
        .D(\mOutPtr[3]_i_2__9_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d6_A" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w8_d6_A_32
   (out,
    max_s_c_full_n,
    max_s_c_empty_n,
    Q,
    ap_clk,
    SS,
    internal_full_n_reg_0,
    Threshold_l224_U0_src_cols_V_read,
    ap_rst_n);
  output [7:0]out;
  output max_s_c_full_n;
  output max_s_c_empty_n;
  input [7:0]Q;
  input ap_clk;
  input [0:0]SS;
  input internal_full_n_reg_0;
  input Threshold_l224_U0_src_cols_V_read;
  input ap_rst_n;

  wire [7:0]Q;
  wire [0:0]SS;
  wire Threshold_l224_U0_src_cols_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n;
  wire internal_empty_n_i_1__17_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__17_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__17_n_0 ;
  wire \mOutPtr[1]_i_1__46_n_0 ;
  wire \mOutPtr[2]_i_1__13_n_0 ;
  wire \mOutPtr[3]_i_1__15_n_0 ;
  wire \mOutPtr[3]_i_2__11_n_0 ;
  wire [3:0]mOutPtr_reg__0;
  wire max_s_c_empty_n;
  wire max_s_c_full_n;
  wire [7:0]out;

  m3_for_arty_a7_threshold2_0_1_fifo_w8_d6_A_shiftReg_40 U_fifo_w8_d6_A_ram
       (.Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .\int_max_s_reg[7] (Q),
        .internal_full_n_reg(max_s_c_full_n),
        .internal_full_n_reg_0(internal_full_n_reg_0),
        .out(out));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__17
       (.I0(ap_rst_n),
        .I1(max_s_c_full_n),
        .I2(internal_full_n_reg_0),
        .I3(max_s_c_empty_n),
        .I4(Threshold_l224_U0_src_cols_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__14
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__17_n_0),
        .Q(max_s_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__17
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Threshold_l224_U0_src_cols_V_read),
        .I3(max_s_c_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(max_s_c_full_n),
        .O(internal_full_n_i_1__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    internal_full_n_i_2__15
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__17_n_0),
        .Q(max_s_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__17 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__46 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__13 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__13_n_0 ));
  LUT4 #(
    .INIT(16'hB444)) 
    \mOutPtr[3]_i_1__15 
       (.I0(internal_full_n_reg_0),
        .I1(max_s_c_full_n),
        .I2(Threshold_l224_U0_src_cols_V_read),
        .I3(max_s_c_empty_n),
        .O(\mOutPtr[3]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__11 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[1]),
        .I3(mOutPtr_reg__0[3]),
        .I4(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_2__11_n_0 ));
  LUT4 #(
    .INIT(16'h8088)) 
    \mOutPtr[3]_i_3__11 
       (.I0(Threshold_l224_U0_src_cols_V_read),
        .I1(max_s_c_empty_n),
        .I2(internal_full_n_reg_0),
        .I3(max_s_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__15_n_0 ),
        .D(\mOutPtr[0]_i_1__17_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__15_n_0 ),
        .D(\mOutPtr[1]_i_1__46_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__15_n_0 ),
        .D(\mOutPtr[2]_i_1__13_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__15_n_0 ),
        .D(\mOutPtr[3]_i_2__11_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d6_A" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w8_d6_A_33
   (out,
    max_v_c_full_n,
    max_v_c_empty_n,
    Q,
    ap_clk,
    SS,
    internal_full_n_reg_0,
    Threshold_l_U0_src_cols_V_read,
    ap_rst_n);
  output [7:0]out;
  output max_v_c_full_n;
  output max_v_c_empty_n;
  input [7:0]Q;
  input ap_clk;
  input [0:0]SS;
  input internal_full_n_reg_0;
  input Threshold_l_U0_src_cols_V_read;
  input ap_rst_n;

  wire [7:0]Q;
  wire [0:0]SS;
  wire Threshold_l_U0_src_cols_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n;
  wire internal_empty_n_i_1__19_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__19_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__19_n_0 ;
  wire \mOutPtr[1]_i_1__48_n_0 ;
  wire \mOutPtr[2]_i_1__15_n_0 ;
  wire \mOutPtr[3]_i_1__17_n_0 ;
  wire \mOutPtr[3]_i_2__13_n_0 ;
  wire [3:0]mOutPtr_reg__0;
  wire max_v_c_empty_n;
  wire max_v_c_full_n;
  wire [7:0]out;

  m3_for_arty_a7_threshold2_0_1_fifo_w8_d6_A_shiftReg_39 U_fifo_w8_d6_A_ram
       (.Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .\int_max_v_reg[7] (Q),
        .internal_full_n_reg(max_v_c_full_n),
        .internal_full_n_reg_0(internal_full_n_reg_0),
        .out(out));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__19
       (.I0(ap_rst_n),
        .I1(max_v_c_full_n),
        .I2(internal_full_n_reg_0),
        .I3(max_v_c_empty_n),
        .I4(Threshold_l_U0_src_cols_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__16
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__19_n_0),
        .Q(max_v_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__19
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Threshold_l_U0_src_cols_V_read),
        .I3(max_v_c_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(max_v_c_full_n),
        .O(internal_full_n_i_1__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    internal_full_n_i_2__17
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__19_n_0),
        .Q(max_v_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__19 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__48 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__48_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__15 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__15_n_0 ));
  LUT4 #(
    .INIT(16'hB444)) 
    \mOutPtr[3]_i_1__17 
       (.I0(internal_full_n_reg_0),
        .I1(max_v_c_full_n),
        .I2(Threshold_l_U0_src_cols_V_read),
        .I3(max_v_c_empty_n),
        .O(\mOutPtr[3]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__13 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[1]),
        .I3(mOutPtr_reg__0[3]),
        .I4(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_2__13_n_0 ));
  LUT4 #(
    .INIT(16'h8088)) 
    \mOutPtr[3]_i_3__13 
       (.I0(Threshold_l_U0_src_cols_V_read),
        .I1(max_v_c_empty_n),
        .I2(internal_full_n_reg_0),
        .I3(max_v_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__17_n_0 ),
        .D(\mOutPtr[0]_i_1__19_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__17_n_0 ),
        .D(\mOutPtr[1]_i_1__48_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__17_n_0 ),
        .D(\mOutPtr[2]_i_1__15_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__17_n_0 ),
        .D(\mOutPtr[3]_i_2__13_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d6_A" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w8_d6_A_34
   (\mOutPtr_reg[0]_0 ,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    \mOutPtr_reg[2]_0 ,
    \mOutPtr_reg[2]_1 ,
    out,
    min_h_c_empty_n,
    internal_full_n_reg_0,
    ap_sync_reg_Block_Mat_exit841_pr_U0_ap_ready_reg,
    img_h_rows_V_c_full_n,
    internal_full_n_reg_1,
    internal_full_n_reg_2,
    max_h_c_full_n,
    min_s_c_full_n,
    max_s_c_full_n,
    img_0_rows_V_c_full_n,
    img_0_cols_V_c_full_n,
    img_2_rows_V_c_full_n,
    img_2_cols_V_c_full_n,
    img_dilate_cols_V_c_full_n,
    img_dilate_rows_V_c_full_n,
    img_erode_cols_V_c_full_n,
    img_erode_rows_V_c_full_n,
    img_hls_cols_V_c_full_n,
    Q,
    ap_clk,
    SS,
    Threshold_l223_U0_src_cols_V_read,
    ap_rst_n);
  output \mOutPtr_reg[0]_0 ;
  output internal_empty_n_reg_0;
  output internal_empty_n_reg_1;
  output \mOutPtr_reg[2]_0 ;
  output \mOutPtr_reg[2]_1 ;
  output [7:0]out;
  output min_h_c_empty_n;
  input internal_full_n_reg_0;
  input ap_sync_reg_Block_Mat_exit841_pr_U0_ap_ready_reg;
  input img_h_rows_V_c_full_n;
  input internal_full_n_reg_1;
  input internal_full_n_reg_2;
  input max_h_c_full_n;
  input min_s_c_full_n;
  input max_s_c_full_n;
  input img_0_rows_V_c_full_n;
  input img_0_cols_V_c_full_n;
  input img_2_rows_V_c_full_n;
  input img_2_cols_V_c_full_n;
  input img_dilate_cols_V_c_full_n;
  input img_dilate_rows_V_c_full_n;
  input img_erode_cols_V_c_full_n;
  input img_erode_rows_V_c_full_n;
  input img_hls_cols_V_c_full_n;
  input [7:0]Q;
  input ap_clk;
  input [0:0]SS;
  input Threshold_l223_U0_src_cols_V_read;
  input ap_rst_n;

  wire [7:0]Q;
  wire [0:0]SS;
  wire Threshold_l223_U0_src_cols_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_sync_reg_Block_Mat_exit841_pr_U0_ap_ready_reg;
  wire img_0_cols_V_c_full_n;
  wire img_0_rows_V_c_full_n;
  wire img_2_cols_V_c_full_n;
  wire img_2_rows_V_c_full_n;
  wire img_dilate_cols_V_c_full_n;
  wire img_dilate_rows_V_c_full_n;
  wire img_erode_cols_V_c_full_n;
  wire img_erode_rows_V_c_full_n;
  wire img_h_rows_V_c_full_n;
  wire img_hls_cols_V_c_full_n;
  wire int_ap_ready_i_11_n_0;
  wire int_ap_ready_i_4_n_0;
  wire internal_empty_n;
  wire internal_empty_n_i_1__16_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n;
  wire internal_full_n_i_1__16_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__16_n_0 ;
  wire \mOutPtr[1]_i_1__45_n_0 ;
  wire \mOutPtr[2]_i_1__12_n_0 ;
  wire \mOutPtr[3]_i_1__14_n_0 ;
  wire \mOutPtr[3]_i_2__10_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire \mOutPtr_reg[2]_1 ;
  wire [3:0]mOutPtr_reg__0;
  wire max_h_c_full_n;
  wire max_s_c_full_n;
  wire min_h_c_empty_n;
  wire min_h_c_full_n;
  wire min_s_c_full_n;
  wire [7:0]out;

  m3_for_arty_a7_threshold2_0_1_fifo_w8_d6_A_shiftReg_38 U_fifo_w8_d6_A_ram
       (.Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .\int_min_h_reg[7] (Q),
        .internal_full_n_reg(\mOutPtr_reg[0]_0 ),
        .min_h_c_full_n(min_h_c_full_n),
        .out(out));
  LUT4 #(
    .INIT(16'h7FFF)) 
    int_ap_ready_i_11
       (.I0(min_h_c_full_n),
        .I1(max_h_c_full_n),
        .I2(min_s_c_full_n),
        .I3(max_s_c_full_n),
        .O(int_ap_ready_i_11_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    int_ap_ready_i_2
       (.I0(int_ap_ready_i_4_n_0),
        .I1(internal_full_n_reg_0),
        .I2(ap_sync_reg_Block_Mat_exit841_pr_U0_ap_ready_reg),
        .I3(img_h_rows_V_c_full_n),
        .I4(internal_full_n_reg_1),
        .I5(internal_full_n_reg_2),
        .O(\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    int_ap_ready_i_4
       (.I0(int_ap_ready_i_11_n_0),
        .I1(img_dilate_cols_V_c_full_n),
        .I2(img_dilate_rows_V_c_full_n),
        .I3(img_erode_cols_V_c_full_n),
        .I4(img_erode_rows_V_c_full_n),
        .I5(img_hls_cols_V_c_full_n),
        .O(int_ap_ready_i_4_n_0));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__16
       (.I0(ap_rst_n),
        .I1(min_h_c_full_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(min_h_c_empty_n),
        .I4(Threshold_l223_U0_src_cols_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__13
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_empty_n));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT2 #(
    .INIT(4'hB)) 
    internal_empty_n_i_2__32
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(img_0_rows_V_c_full_n),
        .O(internal_empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT2 #(
    .INIT(4'hB)) 
    internal_empty_n_i_2__33
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(img_0_cols_V_c_full_n),
        .O(internal_empty_n_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__16_n_0),
        .Q(min_h_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__16
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Threshold_l223_U0_src_cols_V_read),
        .I3(min_h_c_empty_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(min_h_c_full_n),
        .O(internal_full_n_i_1__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    internal_full_n_i_2__14
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__16_n_0),
        .Q(min_h_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__16 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__45 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__12 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mOutPtr[2]_i_2__1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(img_2_rows_V_c_full_n),
        .O(\mOutPtr_reg[2]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \mOutPtr[2]_i_2__2 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(img_2_cols_V_c_full_n),
        .O(\mOutPtr_reg[2]_1 ));
  LUT4 #(
    .INIT(16'hB444)) 
    \mOutPtr[3]_i_1__14 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(min_h_c_full_n),
        .I2(Threshold_l223_U0_src_cols_V_read),
        .I3(min_h_c_empty_n),
        .O(\mOutPtr[3]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__10 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[1]),
        .I3(mOutPtr_reg__0[3]),
        .I4(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_2__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \mOutPtr[3]_i_3__10 
       (.I0(Threshold_l223_U0_src_cols_V_read),
        .I1(min_h_c_empty_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(min_h_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__14_n_0 ),
        .D(\mOutPtr[0]_i_1__16_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__14_n_0 ),
        .D(\mOutPtr[1]_i_1__45_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__14_n_0 ),
        .D(\mOutPtr[2]_i_1__12_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__14_n_0 ),
        .D(\mOutPtr[3]_i_2__10_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d6_A" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w8_d6_A_35
   (out,
    min_s_c_full_n,
    min_s_c_empty_n,
    Q,
    ap_clk,
    SS,
    internal_full_n_reg_0,
    Threshold_l224_U0_src_cols_V_read,
    ap_rst_n);
  output [7:0]out;
  output min_s_c_full_n;
  output min_s_c_empty_n;
  input [7:0]Q;
  input ap_clk;
  input [0:0]SS;
  input internal_full_n_reg_0;
  input Threshold_l224_U0_src_cols_V_read;
  input ap_rst_n;

  wire [7:0]Q;
  wire [0:0]SS;
  wire Threshold_l224_U0_src_cols_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n;
  wire internal_empty_n_i_1__18_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__18_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__18_n_0 ;
  wire \mOutPtr[1]_i_1__47_n_0 ;
  wire \mOutPtr[2]_i_1__14_n_0 ;
  wire \mOutPtr[3]_i_1__16_n_0 ;
  wire \mOutPtr[3]_i_2__12_n_0 ;
  wire [3:0]mOutPtr_reg__0;
  wire min_s_c_empty_n;
  wire min_s_c_full_n;
  wire [7:0]out;

  m3_for_arty_a7_threshold2_0_1_fifo_w8_d6_A_shiftReg_37 U_fifo_w8_d6_A_ram
       (.Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .\int_min_s_reg[7] (Q),
        .internal_full_n_reg(min_s_c_full_n),
        .internal_full_n_reg_0(internal_full_n_reg_0),
        .out(out));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__18
       (.I0(ap_rst_n),
        .I1(min_s_c_full_n),
        .I2(internal_full_n_reg_0),
        .I3(min_s_c_empty_n),
        .I4(Threshold_l224_U0_src_cols_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__15
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__18_n_0),
        .Q(min_s_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__18
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Threshold_l224_U0_src_cols_V_read),
        .I3(min_s_c_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(min_s_c_full_n),
        .O(internal_full_n_i_1__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    internal_full_n_i_2__16
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__18_n_0),
        .Q(min_s_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__18 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__47 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__47_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__14 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__14_n_0 ));
  LUT4 #(
    .INIT(16'hB444)) 
    \mOutPtr[3]_i_1__16 
       (.I0(internal_full_n_reg_0),
        .I1(min_s_c_full_n),
        .I2(Threshold_l224_U0_src_cols_V_read),
        .I3(min_s_c_empty_n),
        .O(\mOutPtr[3]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__12 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[1]),
        .I3(mOutPtr_reg__0[3]),
        .I4(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_2__12_n_0 ));
  LUT4 #(
    .INIT(16'h8088)) 
    \mOutPtr[3]_i_3__12 
       (.I0(Threshold_l224_U0_src_cols_V_read),
        .I1(min_s_c_empty_n),
        .I2(internal_full_n_reg_0),
        .I3(min_s_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__16_n_0 ),
        .D(\mOutPtr[0]_i_1__18_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__16_n_0 ),
        .D(\mOutPtr[1]_i_1__47_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__16_n_0 ),
        .D(\mOutPtr[2]_i_1__14_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__16_n_0 ),
        .D(\mOutPtr[3]_i_2__12_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d6_A" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w8_d6_A_36
   (out,
    min_v_c_full_n,
    min_v_c_empty_n,
    Q,
    ap_clk,
    SS,
    internal_full_n_reg_0,
    Threshold_l_U0_src_cols_V_read,
    ap_rst_n);
  output [7:0]out;
  output min_v_c_full_n;
  output min_v_c_empty_n;
  input [7:0]Q;
  input ap_clk;
  input [0:0]SS;
  input internal_full_n_reg_0;
  input Threshold_l_U0_src_cols_V_read;
  input ap_rst_n;

  wire [7:0]Q;
  wire [0:0]SS;
  wire Threshold_l_U0_src_cols_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n;
  wire internal_empty_n_i_1__20_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__20_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__20_n_0 ;
  wire \mOutPtr[1]_i_1__49_n_0 ;
  wire \mOutPtr[2]_i_1__16_n_0 ;
  wire \mOutPtr[3]_i_1__18_n_0 ;
  wire \mOutPtr[3]_i_2__14_n_0 ;
  wire [3:0]mOutPtr_reg__0;
  wire min_v_c_empty_n;
  wire min_v_c_full_n;
  wire [7:0]out;

  m3_for_arty_a7_threshold2_0_1_fifo_w8_d6_A_shiftReg U_fifo_w8_d6_A_ram
       (.Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .\int_min_v_reg[7] (Q),
        .internal_full_n_reg(min_v_c_full_n),
        .internal_full_n_reg_0(internal_full_n_reg_0),
        .out(out));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__20
       (.I0(ap_rst_n),
        .I1(min_v_c_full_n),
        .I2(internal_full_n_reg_0),
        .I3(min_v_c_empty_n),
        .I4(Threshold_l_U0_src_cols_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__17
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__20_n_0),
        .Q(min_v_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__20
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Threshold_l_U0_src_cols_V_read),
        .I3(min_v_c_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(min_v_c_full_n),
        .O(internal_full_n_i_1__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    internal_full_n_i_2__18
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__20_n_0),
        .Q(min_v_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__20 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__49 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__49_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__16 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__16_n_0 ));
  LUT4 #(
    .INIT(16'hB444)) 
    \mOutPtr[3]_i_1__18 
       (.I0(internal_full_n_reg_0),
        .I1(min_v_c_full_n),
        .I2(Threshold_l_U0_src_cols_V_read),
        .I3(min_v_c_empty_n),
        .O(\mOutPtr[3]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__14 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[1]),
        .I3(mOutPtr_reg__0[3]),
        .I4(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_2__14_n_0 ));
  LUT4 #(
    .INIT(16'h8088)) 
    \mOutPtr[3]_i_3__14 
       (.I0(Threshold_l_U0_src_cols_V_read),
        .I1(min_v_c_empty_n),
        .I2(internal_full_n_reg_0),
        .I3(min_v_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__18_n_0 ),
        .D(\mOutPtr[0]_i_1__20_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__18_n_0 ),
        .D(\mOutPtr[1]_i_1__49_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__18_n_0 ),
        .D(\mOutPtr[2]_i_1__16_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__18_n_0 ),
        .D(\mOutPtr[3]_i_2__14_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d6_A_shiftReg" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w8_d6_A_shiftReg
   (out,
    internal_full_n_reg,
    internal_full_n_reg_0,
    Q,
    \int_min_v_reg[7] ,
    ap_clk);
  output [7:0]out;
  input internal_full_n_reg;
  input internal_full_n_reg_0;
  input [3:0]Q;
  input [7:0]\int_min_v_reg[7] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [7:0]\int_min_v_reg[7] ;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire [7:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\min_v_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\min_v_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][0]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_min_v_reg[7] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_1__10 
       (.I0(internal_full_n_reg),
        .I1(internal_full_n_reg_0),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_2__10 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_3__10 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_4__10 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\min_v_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\min_v_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][1]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_min_v_reg[7] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\min_v_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\min_v_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][2]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_min_v_reg[7] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\min_v_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\min_v_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][3]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_min_v_reg[7] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\min_v_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\min_v_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][4]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_min_v_reg[7] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\min_v_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\min_v_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][5]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_min_v_reg[7] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\min_v_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\min_v_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][6]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_min_v_reg[7] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\min_v_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\min_v_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][7]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_min_v_reg[7] [7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d6_A_shiftReg" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w8_d6_A_shiftReg_37
   (out,
    internal_full_n_reg,
    internal_full_n_reg_0,
    Q,
    \int_min_s_reg[7] ,
    ap_clk);
  output [7:0]out;
  input internal_full_n_reg;
  input internal_full_n_reg_0;
  input [3:0]Q;
  input [7:0]\int_min_s_reg[7] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [7:0]\int_min_s_reg[7] ;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire [7:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\min_s_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\min_s_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][0]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_min_s_reg[7] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_1__8 
       (.I0(internal_full_n_reg),
        .I1(internal_full_n_reg_0),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_2__8 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_3__8 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_4__8 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\min_s_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\min_s_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][1]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_min_s_reg[7] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\min_s_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\min_s_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][2]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_min_s_reg[7] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\min_s_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\min_s_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][3]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_min_s_reg[7] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\min_s_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\min_s_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][4]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_min_s_reg[7] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\min_s_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\min_s_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][5]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_min_s_reg[7] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\min_s_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\min_s_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][6]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_min_s_reg[7] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\min_s_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\min_s_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][7]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_min_s_reg[7] [7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d6_A_shiftReg" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w8_d6_A_shiftReg_38
   (out,
    min_h_c_full_n,
    internal_full_n_reg,
    Q,
    \int_min_h_reg[7] ,
    ap_clk);
  output [7:0]out;
  input min_h_c_full_n;
  input internal_full_n_reg;
  input [3:0]Q;
  input [7:0]\int_min_h_reg[7] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [7:0]\int_min_h_reg[7] ;
  wire internal_full_n_reg;
  wire min_h_c_full_n;
  wire [7:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\min_h_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\min_h_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][0]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_min_h_reg[7] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_1__6 
       (.I0(min_h_c_full_n),
        .I1(internal_full_n_reg),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_2__6 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_3__6 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_4__6 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\min_h_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\min_h_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][1]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_min_h_reg[7] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\min_h_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\min_h_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][2]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_min_h_reg[7] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\min_h_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\min_h_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][3]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_min_h_reg[7] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\min_h_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\min_h_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][4]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_min_h_reg[7] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\min_h_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\min_h_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][5]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_min_h_reg[7] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\min_h_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\min_h_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][6]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_min_h_reg[7] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\min_h_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\min_h_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][7]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_min_h_reg[7] [7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d6_A_shiftReg" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w8_d6_A_shiftReg_39
   (out,
    internal_full_n_reg,
    internal_full_n_reg_0,
    Q,
    \int_max_v_reg[7] ,
    ap_clk);
  output [7:0]out;
  input internal_full_n_reg;
  input internal_full_n_reg_0;
  input [3:0]Q;
  input [7:0]\int_max_v_reg[7] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [7:0]\int_max_v_reg[7] ;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire [7:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\max_v_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\max_v_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][0]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_max_v_reg[7] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_1__9 
       (.I0(internal_full_n_reg),
        .I1(internal_full_n_reg_0),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_2__9 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_3__9 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_4__9 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\max_v_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\max_v_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][1]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_max_v_reg[7] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\max_v_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\max_v_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][2]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_max_v_reg[7] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\max_v_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\max_v_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][3]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_max_v_reg[7] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\max_v_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\max_v_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][4]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_max_v_reg[7] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\max_v_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\max_v_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][5]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_max_v_reg[7] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\max_v_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\max_v_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][6]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_max_v_reg[7] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\max_v_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\max_v_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][7]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_max_v_reg[7] [7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d6_A_shiftReg" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w8_d6_A_shiftReg_40
   (out,
    internal_full_n_reg,
    internal_full_n_reg_0,
    Q,
    \int_max_s_reg[7] ,
    ap_clk);
  output [7:0]out;
  input internal_full_n_reg;
  input internal_full_n_reg_0;
  input [3:0]Q;
  input [7:0]\int_max_s_reg[7] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [7:0]\int_max_s_reg[7] ;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire [7:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\max_s_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\max_s_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][0]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_max_s_reg[7] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_1__7 
       (.I0(internal_full_n_reg),
        .I1(internal_full_n_reg_0),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_2__7 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_3__7 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_4__7 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\max_s_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\max_s_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][1]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_max_s_reg[7] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\max_s_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\max_s_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][2]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_max_s_reg[7] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\max_s_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\max_s_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][3]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_max_s_reg[7] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\max_s_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\max_s_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][4]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_max_s_reg[7] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\max_s_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\max_s_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][5]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_max_s_reg[7] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\max_s_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\max_s_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][6]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_max_s_reg[7] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\max_s_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\max_s_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][7]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_max_s_reg[7] [7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d6_A_shiftReg" *) 
module m3_for_arty_a7_threshold2_0_1_fifo_w8_d6_A_shiftReg_41
   (out,
    internal_full_n_reg,
    internal_full_n_reg_0,
    Q,
    \int_max_h_reg[7] ,
    ap_clk);
  output [7:0]out;
  input internal_full_n_reg;
  input internal_full_n_reg_0;
  input [3:0]Q;
  input [7:0]\int_max_h_reg[7] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [7:0]\int_max_h_reg[7] ;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire [7:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\max_h_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\max_h_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][0]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_max_h_reg[7] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_1__5 
       (.I0(internal_full_n_reg),
        .I1(internal_full_n_reg_0),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_2__5 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_3__5 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_4__5 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\max_h_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\max_h_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][1]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_max_h_reg[7] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\max_h_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\max_h_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][2]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_max_h_reg[7] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\max_h_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\max_h_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][3]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_max_h_reg[7] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\max_h_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\max_h_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][4]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_max_h_reg[7] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\max_h_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\max_h_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][5]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_max_h_reg[7] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\max_h_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\max_h_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][6]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_max_h_reg[7] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\max_h_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\max_h_c_U/U_fifo_w8_d6_A_ram/SRL_SIG_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][7]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_max_h_reg[7] [7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "start_for_And_3_U0" *) 
module m3_for_arty_a7_threshold2_0_1_start_for_And_3_U0
   (start_for_And_3_U0_full_n,
    And_3_U0_ap_start,
    start_once_reg_reg,
    ap_clk,
    start_once_reg_reg_0,
    CO,
    Q,
    ap_rst_n,
    And_3_U0_ap_ready,
    mOutPtr110_out,
    start_for_Threshold_l_U0_full_n,
    start_for_Erode_U0_full_n,
    start_for_CvtColor_U0_full_n,
    SS);
  output start_for_And_3_U0_full_n;
  output And_3_U0_ap_start;
  output start_once_reg_reg;
  input ap_clk;
  input start_once_reg_reg_0;
  input [0:0]CO;
  input [0:0]Q;
  input ap_rst_n;
  input And_3_U0_ap_ready;
  input mOutPtr110_out;
  input start_for_Threshold_l_U0_full_n;
  input start_for_Erode_U0_full_n;
  input start_for_CvtColor_U0_full_n;
  input [0:0]SS;

  wire And_3_U0_ap_ready;
  wire And_3_U0_ap_start;
  wire [0:0]CO;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n;
  wire internal_empty_n_i_1__47_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__47_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__47_n_0 ;
  wire \mOutPtr[1]_i_1__30_n_0 ;
  wire \mOutPtr[2]_i_1__21_n_0 ;
  wire \mOutPtr[3]_i_1__23_n_0 ;
  wire \mOutPtr[3]_i_2__19_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire start_for_And_3_U0_full_n;
  wire start_for_CvtColor_U0_full_n;
  wire start_for_Erode_U0_full_n;
  wire start_for_Threshold_l_U0_full_n;
  wire start_once_reg_reg;
  wire start_once_reg_reg_0;

  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__47
       (.I0(ap_rst_n),
        .I1(start_for_And_3_U0_full_n),
        .I2(start_once_reg_reg_0),
        .I3(And_3_U0_ap_start),
        .I4(And_3_U0_ap_ready),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__47_n_0));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__25
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__47_n_0),
        .Q(And_3_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__47
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(And_3_U0_ap_ready),
        .I3(And_3_U0_ap_start),
        .I4(start_once_reg_reg_0),
        .I5(start_for_And_3_U0_full_n),
        .O(internal_full_n_i_1__47_n_0));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__26
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__47_n_0),
        .Q(start_for_And_3_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__47 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__47_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__30 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__21 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__21_n_0 ));
  LUT5 #(
    .INIT(32'h78888888)) 
    \mOutPtr[3]_i_1__23 
       (.I0(start_once_reg_reg_0),
        .I1(start_for_And_3_U0_full_n),
        .I2(CO),
        .I3(Q),
        .I4(And_3_U0_ap_start),
        .O(\mOutPtr[3]_i_1__23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__19 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__19_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__23_n_0 ),
        .D(\mOutPtr[0]_i_1__47_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__23_n_0 ),
        .D(\mOutPtr[1]_i_1__30_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__23_n_0 ),
        .D(\mOutPtr[2]_i_1__21_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__23_n_0 ),
        .D(\mOutPtr[3]_i_2__19_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
  LUT4 #(
    .INIT(16'h7FFF)) 
    start_once_reg_i_3
       (.I0(start_for_And_3_U0_full_n),
        .I1(start_for_Threshold_l_U0_full_n),
        .I2(start_for_Erode_U0_full_n),
        .I3(start_for_CvtColor_U0_full_n),
        .O(start_once_reg_reg));
endmodule

(* ORIG_REF_NAME = "start_for_CvtColovdy" *) 
module m3_for_arty_a7_threshold2_0_1_start_for_CvtColovdy
   (start_for_CvtColor_U0_full_n,
    CvtColor_U0_ap_start,
    ap_clk,
    start_once_reg_reg,
    Q,
    CO,
    ap_rst_n,
    mOutPtr110_out,
    CvtColor_U0_ap_ready,
    SS);
  output start_for_CvtColor_U0_full_n;
  output CvtColor_U0_ap_start;
  input ap_clk;
  input start_once_reg_reg;
  input [0:0]Q;
  input [0:0]CO;
  input ap_rst_n;
  input mOutPtr110_out;
  input CvtColor_U0_ap_ready;
  input [0:0]SS;

  wire [0:0]CO;
  wire CvtColor_U0_ap_ready;
  wire CvtColor_U0_ap_start;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__51_n_0;
  wire internal_full_n_i_1__51_n_0;
  wire internal_full_n_i_2__29_n_0;
  wire internal_full_n_i_3__31_n_0;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr[2]_i_3_n_0 ;
  wire start_for_CvtColor_U0_full_n;
  wire start_once_reg_reg;

  LUT6 #(
    .INIT(64'hA0E000E0A0E0A0E0)) 
    internal_empty_n_i_1__51
       (.I0(CvtColor_U0_ap_start),
        .I1(internal_full_n_i_2__29_n_0),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(mOutPtr[1]),
        .I5(internal_full_n_i_3__31_n_0),
        .O(internal_empty_n_i_1__51_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__51_n_0),
        .Q(CvtColor_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    internal_full_n_i_1__51
       (.I0(internal_full_n_i_2__29_n_0),
        .I1(internal_full_n_i_3__31_n_0),
        .I2(mOutPtr[1]),
        .I3(start_for_CvtColor_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__51_n_0));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT5 #(
    .INIT(32'h7F000000)) 
    internal_full_n_i_2__29
       (.I0(CvtColor_U0_ap_start),
        .I1(CO),
        .I2(Q),
        .I3(start_for_CvtColor_U0_full_n),
        .I4(start_once_reg_reg),
        .O(internal_full_n_i_2__29_n_0));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_3__31
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_3__31_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__51_n_0),
        .Q(start_for_CvtColor_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h807F7F7F7F808080)) 
    \mOutPtr[0]_i_1 
       (.I0(CvtColor_U0_ap_start),
        .I1(CO),
        .I2(Q),
        .I3(start_for_CvtColor_U0_full_n),
        .I4(start_once_reg_reg),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(start_once_reg_reg),
        .I2(start_for_CvtColor_U0_full_n),
        .I3(CvtColor_U0_ap_ready),
        .I4(CvtColor_U0_ap_start),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT5 #(
    .INIT(32'hE7FF1800)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr110_out),
        .I3(\mOutPtr[2]_i_3_n_0 ),
        .I4(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT5 #(
    .INIT(32'h78888888)) 
    \mOutPtr[2]_i_3 
       (.I0(start_once_reg_reg),
        .I1(start_for_CvtColor_U0_full_n),
        .I2(Q),
        .I3(CO),
        .I4(CvtColor_U0_ap_start),
        .O(\mOutPtr[2]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "start_for_Dilate_U0" *) 
module m3_for_arty_a7_threshold2_0_1_start_for_Dilate_U0
   (\dst_cols_V_read_reg_270_reg[0] ,
    start_for_Dilate_U0_full_n,
    Dilate_U0_ap_start,
    start_once_reg,
    And_3_U0_ap_start,
    CO,
    Q,
    SS,
    ap_clk,
    ap_rst_n);
  output \dst_cols_V_read_reg_270_reg[0] ;
  output start_for_Dilate_U0_full_n;
  output Dilate_U0_ap_start;
  input start_once_reg;
  input And_3_U0_ap_start;
  input [0:0]CO;
  input [0:0]Q;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;

  wire And_3_U0_ap_start;
  wire [0:0]CO;
  wire Dilate_U0_ap_start;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire \dst_cols_V_read_reg_270_reg[0] ;
  wire internal_empty_n;
  wire internal_empty_n_i_1__50_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__50_n_0;
  wire internal_full_n_i_2__52_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__50_n_0 ;
  wire \mOutPtr[1]_i_1__50_n_0 ;
  wire \mOutPtr[2]_i_1__23_n_0 ;
  wire \mOutPtr[3]_i_1__26_n_0 ;
  wire \mOutPtr[3]_i_2__20_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire start_for_Dilate_U0_full_n;
  wire start_once_reg;

  LUT3 #(
    .INIT(8'hE0)) 
    \dst_cols_V_read_reg_270[15]_i_2 
       (.I0(start_for_Dilate_U0_full_n),
        .I1(start_once_reg),
        .I2(And_3_U0_ap_start),
        .O(\dst_cols_V_read_reg_270_reg[0] ));
  LUT5 #(
    .INIT(32'h00E0A0E0)) 
    internal_empty_n_i_1__50
       (.I0(Dilate_U0_ap_start),
        .I1(internal_full_n_i_2__52_n_0),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(internal_empty_n),
        .O(internal_empty_n_i_1__50_n_0));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__27
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__50_n_0),
        .Q(Dilate_U0_ap_start),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF70FF)) 
    internal_full_n_i_1__50
       (.I0(internal_full_n_i_2__52_n_0),
        .I1(internal_full_n),
        .I2(start_for_Dilate_U0_full_n),
        .I3(ap_rst_n),
        .I4(mOutPtr110_out),
        .O(internal_full_n_i_1__50_n_0));
  LUT6 #(
    .INIT(64'h000000007F000000)) 
    internal_full_n_i_2__52
       (.I0(Dilate_U0_ap_start),
        .I1(CO),
        .I2(Q),
        .I3(start_for_Dilate_U0_full_n),
        .I4(And_3_U0_ap_start),
        .I5(start_once_reg),
        .O(internal_full_n_i_2__52_n_0));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_3__28
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__50_n_0),
        .Q(start_for_Dilate_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__50 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__50_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__50 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__50_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__23 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__23_n_0 ));
  LUT6 #(
    .INIT(64'hBF40404040404040)) 
    \mOutPtr[3]_i_1__26 
       (.I0(start_once_reg),
        .I1(And_3_U0_ap_start),
        .I2(start_for_Dilate_U0_full_n),
        .I3(Q),
        .I4(CO),
        .I5(Dilate_U0_ap_start),
        .O(\mOutPtr[3]_i_1__26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__20 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__20_n_0 ));
  LUT6 #(
    .INIT(64'h8000808080808080)) 
    \mOutPtr[3]_i_3__19 
       (.I0(Q),
        .I1(CO),
        .I2(Dilate_U0_ap_start),
        .I3(start_once_reg),
        .I4(And_3_U0_ap_start),
        .I5(start_for_Dilate_U0_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__26_n_0 ),
        .D(\mOutPtr[0]_i_1__50_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__26_n_0 ),
        .D(\mOutPtr[1]_i_1__50_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__26_n_0 ),
        .D(\mOutPtr[2]_i_1__23_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__26_n_0 ),
        .D(\mOutPtr[3]_i_2__20_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "start_for_Erode_U0" *) 
module m3_for_arty_a7_threshold2_0_1_start_for_Erode_U0
   (start_for_Erode_U0_full_n,
    Erode_U0_ap_start,
    int_ap_idle_reg,
    ap_clk,
    start_once_reg_reg,
    Q,
    CO,
    ap_rst_n,
    Erode_U0_ap_ready,
    mOutPtr110_out,
    CvtColor_U0_ap_start,
    \ap_CS_fsm_reg[0] ,
    Dilate_U0_ap_start,
    \ap_CS_fsm_reg[0]_0 ,
    \ap_CS_fsm_reg[0]_1 ,
    GaussianBlur_U0_ap_start,
    \ap_CS_fsm_reg[0]_2 ,
    SS);
  output start_for_Erode_U0_full_n;
  output Erode_U0_ap_start;
  output int_ap_idle_reg;
  input ap_clk;
  input start_once_reg_reg;
  input [1:0]Q;
  input [0:0]CO;
  input ap_rst_n;
  input Erode_U0_ap_ready;
  input mOutPtr110_out;
  input CvtColor_U0_ap_start;
  input [0:0]\ap_CS_fsm_reg[0] ;
  input Dilate_U0_ap_start;
  input [0:0]\ap_CS_fsm_reg[0]_0 ;
  input \ap_CS_fsm_reg[0]_1 ;
  input GaussianBlur_U0_ap_start;
  input [0:0]\ap_CS_fsm_reg[0]_2 ;
  input [0:0]SS;

  wire [0:0]CO;
  wire CvtColor_U0_ap_start;
  wire Dilate_U0_ap_start;
  wire Erode_U0_ap_ready;
  wire Erode_U0_ap_start;
  wire GaussianBlur_U0_ap_start;
  wire [1:0]Q;
  wire [0:0]SS;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[0]_1 ;
  wire [0:0]\ap_CS_fsm_reg[0]_2 ;
  wire ap_clk;
  wire ap_rst_n;
  wire int_ap_idle_i_5_n_0;
  wire int_ap_idle_reg;
  wire internal_empty_n;
  wire internal_empty_n_i_1__48_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__48_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__48_n_0 ;
  wire \mOutPtr[1]_i_1__31_n_0 ;
  wire \mOutPtr[2]_i_1__22_n_0 ;
  wire \mOutPtr[3]_i_1__24_n_0 ;
  wire \mOutPtr[4]_i_1__3_n_0 ;
  wire \mOutPtr[4]_i_2__1_n_0 ;
  wire [4:0]mOutPtr_reg;
  wire start_for_Erode_U0_full_n;
  wire start_once_reg_reg;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFEFFFFF)) 
    int_ap_idle_i_4
       (.I0(int_ap_idle_i_5_n_0),
        .I1(CvtColor_U0_ap_start),
        .I2(\ap_CS_fsm_reg[0] ),
        .I3(Dilate_U0_ap_start),
        .I4(\ap_CS_fsm_reg[0]_0 ),
        .I5(\ap_CS_fsm_reg[0]_1 ),
        .O(int_ap_idle_reg));
  LUT4 #(
    .INIT(16'hFBFF)) 
    int_ap_idle_i_5
       (.I0(Erode_U0_ap_start),
        .I1(Q[0]),
        .I2(GaussianBlur_U0_ap_start),
        .I3(\ap_CS_fsm_reg[0]_2 ),
        .O(int_ap_idle_i_5_n_0));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__48
       (.I0(ap_rst_n),
        .I1(start_for_Erode_U0_full_n),
        .I2(start_once_reg_reg),
        .I3(Erode_U0_ap_start),
        .I4(Erode_U0_ap_ready),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__48_n_0));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    internal_empty_n_i_2__26
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[2]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__48_n_0),
        .Q(Erode_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__48
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Erode_U0_ap_ready),
        .I3(Erode_U0_ap_start),
        .I4(start_once_reg_reg),
        .I5(start_for_Erode_U0_full_n),
        .O(internal_full_n_i_1__48_n_0));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    internal_full_n_i_2__27
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__48_n_0),
        .Q(start_for_Erode_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__48 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__48_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__31 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__22 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_1__24 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__24_n_0 ));
  LUT5 #(
    .INIT(32'h78888888)) 
    \mOutPtr[4]_i_1__3 
       (.I0(start_once_reg_reg),
        .I1(start_for_Erode_U0_full_n),
        .I2(Q[1]),
        .I3(CO),
        .I4(Erode_U0_ap_start),
        .O(\mOutPtr[4]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \mOutPtr[4]_i_2__1 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr110_out),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_2__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[0]_i_1__48_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[1]_i_1__31_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[2]_i_1__22_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[3]_i_1__24_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[4]_i_2__1_n_0 ),
        .Q(mOutPtr_reg[4]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "start_for_GaussiaAem" *) 
module m3_for_arty_a7_threshold2_0_1_start_for_GaussiaAem
   (start_for_GaussianBlur_U0_full_n,
    GaussianBlur_U0_ap_start,
    ap_clk,
    start_once_reg,
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
    ap_start,
    GaussianBlur_U0_ap_ready,
    ap_rst_n,
    SS);
  output start_for_GaussianBlur_U0_full_n;
  output GaussianBlur_U0_ap_start;
  input ap_clk;
  input start_once_reg;
  input ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  input ap_start;
  input GaussianBlur_U0_ap_ready;
  input ap_rst_n;
  input [0:0]SS;

  wire GaussianBlur_U0_ap_ready;
  wire GaussianBlur_U0_ap_start;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  wire internal_empty_n_i_1__54_n_0;
  wire internal_empty_n_i_2__34_n_0;
  wire internal_full_n__1;
  wire internal_full_n_i_1__54_n_0;
  wire internal_full_n_i_2__37_n_0;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr[2]_i_3__0_n_0 ;
  wire start_for_GaussianBlur_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'h8888888888888808)) 
    internal_empty_n_i_1__54
       (.I0(internal_empty_n_i_2__34_n_0),
        .I1(ap_rst_n),
        .I2(mOutPtr110_out),
        .I3(mOutPtr[2]),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__54_n_0));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    internal_empty_n_i_2__34
       (.I0(start_once_reg),
        .I1(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .I2(ap_start),
        .I3(start_for_GaussianBlur_U0_full_n),
        .I4(GaussianBlur_U0_ap_start),
        .O(internal_empty_n_i_2__34_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__54_n_0),
        .Q(GaussianBlur_U0_ap_start),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF70FF)) 
    internal_full_n_i_1__54
       (.I0(internal_full_n_i_2__37_n_0),
        .I1(internal_full_n__1),
        .I2(start_for_GaussianBlur_U0_full_n),
        .I3(ap_rst_n),
        .I4(mOutPtr110_out),
        .O(internal_full_n_i_1__54_n_0));
  LUT6 #(
    .INIT(64'h0000000000007000)) 
    internal_full_n_i_2__37
       (.I0(GaussianBlur_U0_ap_start),
        .I1(GaussianBlur_U0_ap_ready),
        .I2(start_for_GaussianBlur_U0_full_n),
        .I3(ap_start),
        .I4(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .I5(start_once_reg),
        .O(internal_full_n_i_2__37_n_0));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_3__32
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__54_n_0),
        .Q(start_for_GaussianBlur_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr[2]_i_3__0_n_0 ),
        .I1(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT4 #(
    .INIT(16'h9F60)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr[2]_i_3__0_n_0 ),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT5 #(
    .INIT(32'hE7FF1800)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr110_out),
        .I3(\mOutPtr[2]_i_3__0_n_0 ),
        .I4(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8880888888888888)) 
    \mOutPtr[2]_i_2__0 
       (.I0(GaussianBlur_U0_ap_ready),
        .I1(GaussianBlur_U0_ap_start),
        .I2(start_once_reg),
        .I3(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .I4(ap_start),
        .I5(start_for_GaussianBlur_U0_full_n),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'hEFFF100010001000)) 
    \mOutPtr[2]_i_3__0 
       (.I0(start_once_reg),
        .I1(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .I2(ap_start),
        .I3(start_for_GaussianBlur_U0_full_n),
        .I4(GaussianBlur_U0_ap_ready),
        .I5(GaussianBlur_U0_ap_start),
        .O(\mOutPtr[2]_i_3__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "start_for_Mat2AXIzec" *) 
module m3_for_arty_a7_threshold2_0_1_start_for_Mat2AXIzec
   (start_for_Mat2AXIvideo_U0_full_n,
    Mat2AXIvideo_U0_ap_start,
    \ap_CS_fsm_reg[0] ,
    internal_full_n_reg_0,
    ap_clk,
    img_erode_rows_V_c_empty_n,
    img_erode_cols_V_c_empty_n,
    ap_rst_n,
    Mat2AXIvideo_U0_ap_done,
    internal_empty_n_reg_0,
    start_once_reg_reg,
    i_V_reg_2730,
    CO,
    Q,
    SS);
  output start_for_Mat2AXIvideo_U0_full_n;
  output Mat2AXIvideo_U0_ap_start;
  output \ap_CS_fsm_reg[0] ;
  output internal_full_n_reg_0;
  input ap_clk;
  input img_erode_rows_V_c_empty_n;
  input img_erode_cols_V_c_empty_n;
  input ap_rst_n;
  input Mat2AXIvideo_U0_ap_done;
  input internal_empty_n_reg_0;
  input start_once_reg_reg;
  input i_V_reg_2730;
  input [0:0]CO;
  input [0:0]Q;
  input [0:0]SS;

  wire [0:0]CO;
  wire Mat2AXIvideo_U0_ap_done;
  wire Mat2AXIvideo_U0_ap_start;
  wire [0:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire i_V_reg_2730;
  wire img_erode_cols_V_c_empty_n;
  wire img_erode_rows_V_c_empty_n;
  wire internal_empty_n_i_1__49_n_0;
  wire internal_empty_n_i_3_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__49_n_0;
  wire internal_full_n_i_2__28_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__49_n_0 ;
  wire \mOutPtr[1]_i_1__25_n_0 ;
  wire \mOutPtr[2]_i_1__24_n_0 ;
  wire \mOutPtr[3]_i_1__25_n_0 ;
  wire \mOutPtr[4]_i_1__4_n_0 ;
  wire \mOutPtr[4]_i_2__2_n_0 ;
  wire \mOutPtr[4]_i_3__4_n_0 ;
  wire [4:0]mOutPtr_reg;
  wire start_for_Mat2AXIvideo_U0_full_n;
  wire start_once_reg_reg;

  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(Mat2AXIvideo_U0_ap_start),
        .I1(img_erode_rows_V_c_empty_n),
        .I2(img_erode_cols_V_c_empty_n),
        .O(\ap_CS_fsm_reg[0] ));
  LUT6 #(
    .INIT(64'h80A0AAAAA0A0AAAA)) 
    internal_empty_n_i_1__49
       (.I0(ap_rst_n),
        .I1(mOutPtr_reg[3]),
        .I2(Mat2AXIvideo_U0_ap_start),
        .I3(Mat2AXIvideo_U0_ap_done),
        .I4(internal_empty_n_i_3_n_0),
        .I5(internal_full_n_i_2__28_n_0),
        .O(internal_empty_n_i_1__49_n_0));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_3
       (.I0(start_for_Mat2AXIvideo_U0_full_n),
        .I1(start_once_reg_reg),
        .O(internal_empty_n_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__49_n_0),
        .Q(Mat2AXIvideo_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7FFFFFFF55FF55FF)) 
    internal_full_n_i_1__49
       (.I0(ap_rst_n),
        .I1(mOutPtr_reg[3]),
        .I2(internal_full_n_i_2__28_n_0),
        .I3(internal_empty_n_reg_0),
        .I4(start_once_reg_reg),
        .I5(start_for_Mat2AXIvideo_U0_full_n),
        .O(internal_full_n_i_1__49_n_0));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_full_n_i_2__28
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[4]),
        .I3(mOutPtr_reg[2]),
        .O(internal_full_n_i_2__28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    internal_full_n_i_3__33
       (.I0(Mat2AXIvideo_U0_ap_start),
        .I1(img_erode_rows_V_c_empty_n),
        .I2(img_erode_cols_V_c_empty_n),
        .I3(Q),
        .O(internal_full_n_reg_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__49_n_0),
        .Q(start_for_Mat2AXIvideo_U0_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__49 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__49_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__25 
       (.I0(\mOutPtr[4]_i_3__4_n_0 ),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT4 #(
    .INIT(16'h9AA6)) 
    \mOutPtr[2]_i_1__24 
       (.I0(mOutPtr_reg[2]),
        .I1(\mOutPtr[4]_i_3__4_n_0 ),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT5 #(
    .INIT(32'hF708EF10)) 
    \mOutPtr[3]_i_1__25 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(\mOutPtr[4]_i_3__4_n_0 ),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__25_n_0 ));
  LUT5 #(
    .INIT(32'h78888888)) 
    \mOutPtr[4]_i_1__4 
       (.I0(start_once_reg_reg),
        .I1(start_for_Mat2AXIvideo_U0_full_n),
        .I2(i_V_reg_2730),
        .I3(CO),
        .I4(Mat2AXIvideo_U0_ap_start),
        .O(\mOutPtr[4]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA96AAAAAAA)) 
    \mOutPtr[4]_i_2__2 
       (.I0(mOutPtr_reg[4]),
        .I1(mOutPtr_reg[3]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr_reg[0]),
        .I5(\mOutPtr[4]_i_3__4_n_0 ),
        .O(\mOutPtr[4]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT5 #(
    .INIT(32'h70000000)) 
    \mOutPtr[4]_i_3__4 
       (.I0(start_once_reg_reg),
        .I1(start_for_Mat2AXIvideo_U0_full_n),
        .I2(i_V_reg_2730),
        .I3(CO),
        .I4(Mat2AXIvideo_U0_ap_start),
        .O(\mOutPtr[4]_i_3__4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_0 ),
        .D(\mOutPtr[0]_i_1__49_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_0 ),
        .D(\mOutPtr[1]_i_1__25_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_0 ),
        .D(\mOutPtr[2]_i_1__24_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_0 ),
        .D(\mOutPtr[3]_i_1__25_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_0 ),
        .D(\mOutPtr[4]_i_2__2_n_0 ),
        .Q(mOutPtr_reg[4]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "start_for_Split_U0" *) 
module m3_for_arty_a7_threshold2_0_1_start_for_Split_U0
   (start_for_Split_U0_full_n,
    Split_U0_ap_start,
    start_once_reg_reg,
    ap_clk,
    start_once_reg_reg_0,
    Q,
    CO,
    ap_rst_n,
    Split_U0_ap_ready,
    mOutPtr110_out,
    start_for_Mat2AXIvideo_U0_full_n,
    start_for_Threshold_l224_U0_full_n,
    start_for_Threshold_l223_U0_full_n,
    SS);
  output start_for_Split_U0_full_n;
  output Split_U0_ap_start;
  output start_once_reg_reg;
  input ap_clk;
  input start_once_reg_reg_0;
  input [0:0]Q;
  input [0:0]CO;
  input ap_rst_n;
  input Split_U0_ap_ready;
  input mOutPtr110_out;
  input start_for_Mat2AXIvideo_U0_full_n;
  input start_for_Threshold_l224_U0_full_n;
  input start_for_Threshold_l223_U0_full_n;
  input [0:0]SS;

  wire [0:0]CO;
  wire [0:0]Q;
  wire [0:0]SS;
  wire Split_U0_ap_ready;
  wire Split_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__43_n_0;
  wire internal_empty_n_i_2__28_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__43_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__43_n_0 ;
  wire \mOutPtr[1]_i_1__26_n_0 ;
  wire \mOutPtr[2]_i_1__17_n_0 ;
  wire \mOutPtr[3]_i_1__19_n_0 ;
  wire \mOutPtr[3]_i_2__15_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire start_for_Mat2AXIvideo_U0_full_n;
  wire start_for_Split_U0_full_n;
  wire start_for_Threshold_l223_U0_full_n;
  wire start_for_Threshold_l224_U0_full_n;
  wire start_once_reg_reg;
  wire start_once_reg_reg_0;

  LUT4 #(
    .INIT(16'h00EA)) 
    internal_empty_n_i_1__43
       (.I0(Split_U0_ap_start),
        .I1(start_for_Split_U0_full_n),
        .I2(start_once_reg_reg_0),
        .I3(internal_empty_n_i_2__28_n_0),
        .O(internal_empty_n_i_1__43_n_0));
  LUT6 #(
    .INIT(64'h00010000FFFFFFFF)) 
    internal_empty_n_i_2__28
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr110_out),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_2__28_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__43_n_0),
        .Q(Split_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__43
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Split_U0_ap_ready),
        .I3(Split_U0_ap_start),
        .I4(start_once_reg_reg_0),
        .I5(start_for_Split_U0_full_n),
        .O(internal_full_n_i_1__43_n_0));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__22
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__43_n_0),
        .Q(start_for_Split_U0_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__43 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__26 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__17 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__17_n_0 ));
  LUT5 #(
    .INIT(32'h78888888)) 
    \mOutPtr[3]_i_1__19 
       (.I0(start_once_reg_reg_0),
        .I1(start_for_Split_U0_full_n),
        .I2(Q),
        .I3(CO),
        .I4(Split_U0_ap_start),
        .O(\mOutPtr[3]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__15 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__15_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__19_n_0 ),
        .D(\mOutPtr[0]_i_1__43_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__19_n_0 ),
        .D(\mOutPtr[1]_i_1__26_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__19_n_0 ),
        .D(\mOutPtr[2]_i_1__17_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__19_n_0 ),
        .D(\mOutPtr[3]_i_2__15_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
  LUT4 #(
    .INIT(16'h7FFF)) 
    start_once_reg_i_4
       (.I0(start_for_Split_U0_full_n),
        .I1(start_for_Mat2AXIvideo_U0_full_n),
        .I2(start_for_Threshold_l224_U0_full_n),
        .I3(start_for_Threshold_l223_U0_full_n),
        .O(start_once_reg_reg));
endmodule

(* ORIG_REF_NAME = "start_for_ThreshowdI" *) 
module m3_for_arty_a7_threshold2_0_1_start_for_ThreshowdI
   (start_for_Threshold_l223_U0_full_n,
    Threshold_l223_U0_ap_start,
    int_ap_idle_reg,
    ap_clk,
    start_once_reg_reg,
    Q,
    CO,
    ap_rst_n,
    Threshold_l223_U0_ap_ready,
    mOutPtr110_out,
    Threshold_l224_U0_ap_start,
    \ap_CS_fsm_reg[0] ,
    SS);
  output start_for_Threshold_l223_U0_full_n;
  output Threshold_l223_U0_ap_start;
  output int_ap_idle_reg;
  input ap_clk;
  input start_once_reg_reg;
  input [1:0]Q;
  input [0:0]CO;
  input ap_rst_n;
  input Threshold_l223_U0_ap_ready;
  input mOutPtr110_out;
  input Threshold_l224_U0_ap_start;
  input [0:0]\ap_CS_fsm_reg[0] ;
  input [0:0]SS;

  wire [0:0]CO;
  wire [1:0]Q;
  wire [0:0]SS;
  wire Threshold_l223_U0_ap_ready;
  wire Threshold_l223_U0_ap_start;
  wire Threshold_l224_U0_ap_start;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire int_ap_idle_reg;
  wire internal_empty_n_i_1__44_n_0;
  wire internal_empty_n_i_2__29_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__44_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__44_n_0 ;
  wire \mOutPtr[1]_i_1__27_n_0 ;
  wire \mOutPtr[2]_i_1__18_n_0 ;
  wire \mOutPtr[3]_i_1__20_n_0 ;
  wire \mOutPtr[3]_i_2__16_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire start_for_Threshold_l223_U0_full_n;
  wire start_once_reg_reg;

  LUT4 #(
    .INIT(16'hFBFF)) 
    int_ap_idle_i_7
       (.I0(Threshold_l223_U0_ap_start),
        .I1(Q[0]),
        .I2(Threshold_l224_U0_ap_start),
        .I3(\ap_CS_fsm_reg[0] ),
        .O(int_ap_idle_reg));
  LUT4 #(
    .INIT(16'h00EA)) 
    internal_empty_n_i_1__44
       (.I0(Threshold_l223_U0_ap_start),
        .I1(start_for_Threshold_l223_U0_full_n),
        .I2(start_once_reg_reg),
        .I3(internal_empty_n_i_2__29_n_0),
        .O(internal_empty_n_i_1__44_n_0));
  LUT6 #(
    .INIT(64'h00010000FFFFFFFF)) 
    internal_empty_n_i_2__29
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr110_out),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_2__29_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__44_n_0),
        .Q(Threshold_l223_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__44
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Threshold_l223_U0_ap_ready),
        .I3(Threshold_l223_U0_ap_start),
        .I4(start_once_reg_reg),
        .I5(start_for_Threshold_l223_U0_full_n),
        .O(internal_full_n_i_1__44_n_0));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    internal_full_n_i_2__23
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__44_n_0),
        .Q(start_for_Threshold_l223_U0_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__44 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__27 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__18 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__18_n_0 ));
  LUT5 #(
    .INIT(32'h78888888)) 
    \mOutPtr[3]_i_1__20 
       (.I0(start_once_reg_reg),
        .I1(start_for_Threshold_l223_U0_full_n),
        .I2(Q[1]),
        .I3(CO),
        .I4(Threshold_l223_U0_ap_start),
        .O(\mOutPtr[3]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__16 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__16_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__20_n_0 ),
        .D(\mOutPtr[0]_i_1__44_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__20_n_0 ),
        .D(\mOutPtr[1]_i_1__27_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__20_n_0 ),
        .D(\mOutPtr[2]_i_1__18_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__20_n_0 ),
        .D(\mOutPtr[3]_i_2__16_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "start_for_ThreshoxdS" *) 
module m3_for_arty_a7_threshold2_0_1_start_for_ThreshoxdS
   (start_for_Threshold_l224_U0_full_n,
    Threshold_l224_U0_ap_start,
    ap_clk,
    start_once_reg_reg,
    Q,
    CO,
    ap_rst_n,
    Threshold_l224_U0_ap_ready,
    mOutPtr110_out,
    SS);
  output start_for_Threshold_l224_U0_full_n;
  output Threshold_l224_U0_ap_start;
  input ap_clk;
  input start_once_reg_reg;
  input [0:0]Q;
  input [0:0]CO;
  input ap_rst_n;
  input Threshold_l224_U0_ap_ready;
  input mOutPtr110_out;
  input [0:0]SS;

  wire [0:0]CO;
  wire [0:0]Q;
  wire [0:0]SS;
  wire Threshold_l224_U0_ap_ready;
  wire Threshold_l224_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__45_n_0;
  wire internal_empty_n_i_2__30_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__45_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__45_n_0 ;
  wire \mOutPtr[1]_i_1__28_n_0 ;
  wire \mOutPtr[2]_i_1__19_n_0 ;
  wire \mOutPtr[3]_i_1__21_n_0 ;
  wire \mOutPtr[3]_i_2__17_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire start_for_Threshold_l224_U0_full_n;
  wire start_once_reg_reg;

  LUT4 #(
    .INIT(16'h00EA)) 
    internal_empty_n_i_1__45
       (.I0(Threshold_l224_U0_ap_start),
        .I1(start_for_Threshold_l224_U0_full_n),
        .I2(start_once_reg_reg),
        .I3(internal_empty_n_i_2__30_n_0),
        .O(internal_empty_n_i_1__45_n_0));
  LUT6 #(
    .INIT(64'h00010000FFFFFFFF)) 
    internal_empty_n_i_2__30
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr110_out),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_2__30_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__45_n_0),
        .Q(Threshold_l224_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__45
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Threshold_l224_U0_ap_ready),
        .I3(Threshold_l224_U0_ap_start),
        .I4(start_once_reg_reg),
        .I5(start_for_Threshold_l224_U0_full_n),
        .O(internal_full_n_i_1__45_n_0));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    internal_full_n_i_2__24
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__45_n_0),
        .Q(start_for_Threshold_l224_U0_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__45 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__28 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__19 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__19_n_0 ));
  LUT5 #(
    .INIT(32'h78888888)) 
    \mOutPtr[3]_i_1__21 
       (.I0(start_once_reg_reg),
        .I1(start_for_Threshold_l224_U0_full_n),
        .I2(Q),
        .I3(CO),
        .I4(Threshold_l224_U0_ap_start),
        .O(\mOutPtr[3]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__17 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__17_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__21_n_0 ),
        .D(\mOutPtr[0]_i_1__45_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__21_n_0 ),
        .D(\mOutPtr[1]_i_1__28_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__21_n_0 ),
        .D(\mOutPtr[2]_i_1__19_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__21_n_0 ),
        .D(\mOutPtr[3]_i_2__17_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "start_for_Threshoyd2" *) 
module m3_for_arty_a7_threshold2_0_1_start_for_Threshoyd2
   (start_for_Threshold_l_U0_full_n,
    Threshold_l_U0_ap_start,
    ap_clk,
    start_once_reg_reg,
    Q,
    CO,
    ap_rst_n,
    Threshold_l_U0_ap_ready,
    mOutPtr110_out,
    SS);
  output start_for_Threshold_l_U0_full_n;
  output Threshold_l_U0_ap_start;
  input ap_clk;
  input start_once_reg_reg;
  input [0:0]Q;
  input [0:0]CO;
  input ap_rst_n;
  input Threshold_l_U0_ap_ready;
  input mOutPtr110_out;
  input [0:0]SS;

  wire [0:0]CO;
  wire [0:0]Q;
  wire [0:0]SS;
  wire Threshold_l_U0_ap_ready;
  wire Threshold_l_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__46_n_0;
  wire internal_empty_n_i_2__31_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__46_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__46_n_0 ;
  wire \mOutPtr[1]_i_1__29_n_0 ;
  wire \mOutPtr[2]_i_1__20_n_0 ;
  wire \mOutPtr[3]_i_1__22_n_0 ;
  wire \mOutPtr[3]_i_2__18_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire start_for_Threshold_l_U0_full_n;
  wire start_once_reg_reg;

  LUT4 #(
    .INIT(16'h00EA)) 
    internal_empty_n_i_1__46
       (.I0(Threshold_l_U0_ap_start),
        .I1(start_for_Threshold_l_U0_full_n),
        .I2(start_once_reg_reg),
        .I3(internal_empty_n_i_2__31_n_0),
        .O(internal_empty_n_i_1__46_n_0));
  LUT6 #(
    .INIT(64'h00010000FFFFFFFF)) 
    internal_empty_n_i_2__31
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr110_out),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_2__31_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__46_n_0),
        .Q(Threshold_l_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__46
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Threshold_l_U0_ap_ready),
        .I3(Threshold_l_U0_ap_start),
        .I4(start_once_reg_reg),
        .I5(start_for_Threshold_l_U0_full_n),
        .O(internal_full_n_i_1__46_n_0));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    internal_full_n_i_2__25
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__46_n_0),
        .Q(start_for_Threshold_l_U0_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__46 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__29 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__20 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__20_n_0 ));
  LUT5 #(
    .INIT(32'h78888888)) 
    \mOutPtr[3]_i_1__22 
       (.I0(start_once_reg_reg),
        .I1(start_for_Threshold_l_U0_full_n),
        .I2(Q),
        .I3(CO),
        .I4(Threshold_l_U0_ap_start),
        .O(\mOutPtr[3]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__18 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__18_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__22_n_0 ),
        .D(\mOutPtr[0]_i_1__46_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__22_n_0 ),
        .D(\mOutPtr[1]_i_1__29_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__22_n_0 ),
        .D(\mOutPtr[2]_i_1__20_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__22_n_0 ),
        .D(\mOutPtr[3]_i_2__18_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
endmodule

(* C_S_AXI_ADDR_WIDTH = "32" *) (* C_S_AXI_AXILITES_ADDR_WIDTH = "7" *) (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) 
(* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) 
(* ORIG_REF_NAME = "threshold2" *) (* hls_module = "yes" *) 
module m3_for_arty_a7_threshold2_0_1_threshold2
   (s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    input_r_TDATA,
    input_r_TKEEP,
    input_r_TSTRB,
    input_r_TUSER,
    input_r_TLAST,
    input_r_TID,
    input_r_TDEST,
    output_r_TDATA,
    output_r_TKEEP,
    output_r_TSTRB,
    output_r_TUSER,
    output_r_TLAST,
    output_r_TID,
    output_r_TDEST,
    input_r_TVALID,
    input_r_TREADY,
    output_r_TVALID,
    output_r_TREADY);
  input s_axi_AXILiteS_AWVALID;
  output s_axi_AXILiteS_AWREADY;
  input [6:0]s_axi_AXILiteS_AWADDR;
  input s_axi_AXILiteS_WVALID;
  output s_axi_AXILiteS_WREADY;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_ARVALID;
  output s_axi_AXILiteS_ARREADY;
  input [6:0]s_axi_AXILiteS_ARADDR;
  output s_axi_AXILiteS_RVALID;
  input s_axi_AXILiteS_RREADY;
  output [31:0]s_axi_AXILiteS_RDATA;
  output [1:0]s_axi_AXILiteS_RRESP;
  output s_axi_AXILiteS_BVALID;
  input s_axi_AXILiteS_BREADY;
  output [1:0]s_axi_AXILiteS_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  input [23:0]input_r_TDATA;
  input [2:0]input_r_TKEEP;
  input [2:0]input_r_TSTRB;
  input [0:0]input_r_TUSER;
  input [0:0]input_r_TLAST;
  input [0:0]input_r_TID;
  input [0:0]input_r_TDEST;
  output [7:0]output_r_TDATA;
  output [0:0]output_r_TKEEP;
  output [0:0]output_r_TSTRB;
  output [0:0]output_r_TUSER;
  output [0:0]output_r_TLAST;
  output [0:0]output_r_TID;
  output [0:0]output_r_TDEST;
  input input_r_TVALID;
  output input_r_TREADY;
  output output_r_TVALID;
  input output_r_TREADY;

  wire \<const0> ;
  wire \<const1> ;
  wire AXIvideo2Mat_U0_img_cols_V_read;
  wire [7:0]AXIvideo2Mat_U0_img_data_stream_0_V_din;
  wire [7:0]AXIvideo2Mat_U0_img_data_stream_1_V_din;
  wire [7:0]AXIvideo2Mat_U0_img_data_stream_2_V_din;
  wire AXIvideo2Mat_U0_n_2;
  wire AXIvideo2Mat_U0_n_29;
  wire AXIvideo2Mat_U0_n_30;
  wire AXIvideo2Mat_U0_n_31;
  wire AXIvideo2Mat_U0_n_32;
  wire AXIvideo2Mat_U0_n_33;
  wire AXIvideo2Mat_U0_n_35;
  wire AXIvideo2Mat_U0_n_36;
  wire AXIvideo2Mat_U0_n_4;
  wire And_3_U0_ap_ready;
  wire And_3_U0_ap_start;
  wire And_3_U0_dst_rows_V_read;
  wire And_3_U0_n_11;
  wire And_3_U0_n_12;
  wire And_3_U0_n_15;
  wire And_3_U0_n_2;
  wire And_3_U0_n_7;
  wire And_3_U0_src_2_data_stream_V_read;
  wire CvtColor_U0_ap_ready;
  wire CvtColor_U0_ap_start;
  wire CvtColor_U0_n_11;
  wire CvtColor_U0_n_14;
  wire CvtColor_U0_n_16;
  wire CvtColor_U0_n_17;
  wire CvtColor_U0_n_18;
  wire CvtColor_U0_n_19;
  wire CvtColor_U0_n_20;
  wire CvtColor_U0_n_21;
  wire CvtColor_U0_n_5;
  wire CvtColor_U0_n_8;
  wire [7:0]CvtColor_U0_p_dst_data_stream_0_V_din;
  wire [7:0]CvtColor_U0_p_dst_data_stream_1_V_din;
  wire [7:0]CvtColor_U0_p_dst_data_stream_2_V_din;
  wire CvtColor_U0_p_src_cols_V_read;
  wire CvtColor_U0_p_src_data_stream_1_V_read;
  wire Dilate_U0_ap_start;
  wire Dilate_U0_n_2;
  wire Dilate_U0_n_8;
  wire Dilate_U0_n_9;
  wire [7:0]Dilate_U0_p_dst_data_stream_V_din;
  wire Dilate_U0_p_src_data_stream_V_read;
  wire Dilate_U0_p_src_rows_V_read;
  wire Erode_U0_ap_ready;
  wire Erode_U0_ap_start;
  wire Erode_U0_n_18;
  wire Erode_U0_n_22;
  wire [7:0]Erode_U0_p_dst_data_stream_V_din;
  wire Erode_U0_p_src_cols_V_read;
  wire Erode_U0_p_src_data_stream_V_read;
  wire GaussianBlur_U0_ap_ready;
  wire GaussianBlur_U0_ap_start;
  wire GaussianBlur_U0_n_48;
  wire GaussianBlur_U0_n_50;
  wire GaussianBlur_U0_n_52;
  wire GaussianBlur_U0_n_54;
  wire GaussianBlur_U0_n_56;
  wire GaussianBlur_U0_n_59;
  wire GaussianBlur_U0_n_60;
  wire GaussianBlur_U0_n_61;
  wire GaussianBlur_U0_p_src_cols_V_read;
  wire GaussianBlur_U0_p_src_data_stream_2_V_read;
  wire Mat2AXIvideo_U0_ap_done;
  wire Mat2AXIvideo_U0_ap_start;
  wire Mat2AXIvideo_U0_img_cols_V_read;
  wire Mat2AXIvideo_U0_img_data_stream_V_read;
  wire Mat2AXIvideo_U0_n_1;
  wire Mat2AXIvideo_U0_n_11;
  wire Mat2AXIvideo_U0_n_4;
  wire [7:7]\SRL_SIG_reg[0]_53 ;
  wire [7:7]\SRL_SIG_reg[0]_55 ;
  wire [7:7]\SRL_SIG_reg[0]_57 ;
  wire [7:7]\SRL_SIG_reg[0]_62 ;
  wire [0:0]\SRL_SIG_reg[1]_61 ;
  wire Split_U0_ap_ready;
  wire Split_U0_ap_start;
  wire Split_U0_n_1;
  wire Split_U0_n_10;
  wire Split_U0_n_6;
  wire Split_U0_n_7;
  wire Split_U0_n_8;
  wire Split_U0_src_cols_V_read;
  wire Split_U0_src_data_stream_1_V_read;
  wire Threshold_l223_U0_ap_ready;
  wire Threshold_l223_U0_ap_start;
  wire Threshold_l223_U0_n_1;
  wire Threshold_l223_U0_n_12;
  wire Threshold_l223_U0_n_13;
  wire Threshold_l223_U0_n_15;
  wire Threshold_l223_U0_n_16;
  wire Threshold_l223_U0_n_6;
  wire Threshold_l223_U0_n_9;
  wire Threshold_l223_U0_src_cols_V_read;
  wire Threshold_l223_U0_src_data_stream_V_read;
  wire Threshold_l224_U0_ap_ready;
  wire Threshold_l224_U0_ap_start;
  wire Threshold_l224_U0_n_1;
  wire Threshold_l224_U0_n_12;
  wire Threshold_l224_U0_n_13;
  wire Threshold_l224_U0_n_15;
  wire Threshold_l224_U0_n_16;
  wire Threshold_l224_U0_n_6;
  wire Threshold_l224_U0_n_9;
  wire Threshold_l224_U0_src_cols_V_read;
  wire Threshold_l224_U0_src_data_stream_V_read;
  wire Threshold_l_U0_ap_ready;
  wire Threshold_l_U0_ap_start;
  wire Threshold_l_U0_n_1;
  wire Threshold_l_U0_n_12;
  wire Threshold_l_U0_n_13;
  wire Threshold_l_U0_n_15;
  wire Threshold_l_U0_n_16;
  wire Threshold_l_U0_n_6;
  wire Threshold_l_U0_n_9;
  wire Threshold_l_U0_src_cols_V_read;
  wire Threshold_l_U0_src_data_stream_V_read;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state2_15;
  wire ap_CS_fsm_state2_19;
  wire ap_CS_fsm_state2_26;
  wire ap_CS_fsm_state2_3;
  wire ap_CS_fsm_state2_30;
  wire ap_CS_fsm_state2_38;
  wire ap_CS_fsm_state2_48;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state6_31;
  wire ap_CS_fsm_state6_39;
  wire ap_CS_fsm_state6_49;
  wire ap_block_pp0_stage0_subdone;
  wire ap_block_pp0_stage0_subdone_32;
  wire ap_block_pp0_stage0_subdone_41;
  wire ap_block_pp0_stage0_subdone_51;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  wire ap_sync_reg_Block_Mat_exit841_pr_U0_ap_ready_reg_n_0;
  wire [15:0]cols;
  wire exitcond1_fu_246_p2;
  wire exitcond389_i_i_i_fu_328_p2;
  wire exitcond389_i_i_i_fu_328_p2_20;
  wire exitcond4_i_fu_201_p2;
  wire exitcond4_i_fu_201_p2_40;
  wire exitcond4_i_fu_201_p2_50;
  wire exitcond5_i_fu_238_p2;
  wire exitcond6_i_fu_207_p2;
  wire exitcond7_i_fu_231_p2;
  wire exitcond_i_reg_284_pp0_iter1_reg;
  wire exitcond_i_reg_287_pp0_iter1_reg;
  wire exitcond_i_reg_287_pp0_iter1_reg_42;
  wire exitcond_i_reg_287_pp0_iter1_reg_52;
  wire [7:0]\grp_Filter2D_fu_138/k_buf_0_val_3_q0 ;
  wire [7:0]\grp_Filter2D_fu_138/k_buf_0_val_4_q0 ;
  wire [7:0]\grp_Filter2D_fu_138/k_buf_1_val_3_q0 ;
  wire [7:0]\grp_Filter2D_fu_138/k_buf_1_val_4_q0 ;
  wire [7:0]\grp_Filter2D_fu_138/k_buf_2_val_3_q0 ;
  wire [7:0]\grp_Filter2D_fu_138/k_buf_2_val_4_q0 ;
  wire [7:7]\grp_Filter2D_fu_138/p_Val2_17_fu_2561_p2 ;
  wire [6:0]\grp_Filter2D_fu_138/p_Val2_17_fu_2561_p2__0 ;
  wire [7:7]\grp_Filter2D_fu_138/p_Val2_20_fu_2616_p2 ;
  wire [6:0]\grp_Filter2D_fu_138/p_Val2_20_fu_2616_p2__0 ;
  wire [7:7]\grp_Filter2D_fu_138/p_Val2_24_fu_2671_p2 ;
  wire [6:0]\grp_Filter2D_fu_138/p_Val2_24_fu_2671_p2__0 ;
  wire i_V_reg_2730;
  wire [15:0]img_0_cols_V_c66_dout;
  wire img_0_cols_V_c66_empty_n;
  wire img_0_cols_V_c66_full_n;
  wire [15:0]img_0_cols_V_c_dout;
  wire img_0_cols_V_c_empty_n;
  wire img_0_cols_V_c_full_n;
  wire img_0_data_stream_0_U_n_10;
  wire img_0_data_stream_0_U_n_11;
  wire img_0_data_stream_0_U_n_12;
  wire img_0_data_stream_0_U_n_13;
  wire img_0_data_stream_0_U_n_14;
  wire img_0_data_stream_0_U_n_15;
  wire img_0_data_stream_0_U_n_16;
  wire img_0_data_stream_0_U_n_17;
  wire img_0_data_stream_0_U_n_2;
  wire img_0_data_stream_0_U_n_3;
  wire img_0_data_stream_0_U_n_4;
  wire img_0_data_stream_0_U_n_5;
  wire img_0_data_stream_0_U_n_6;
  wire img_0_data_stream_0_U_n_7;
  wire img_0_data_stream_0_U_n_8;
  wire img_0_data_stream_0_U_n_9;
  wire [7:0]img_0_data_stream_0_dout;
  wire img_0_data_stream_0_empty_n;
  wire img_0_data_stream_0_full_n;
  wire img_0_data_stream_1_U_n_10;
  wire img_0_data_stream_1_U_n_11;
  wire img_0_data_stream_1_U_n_12;
  wire img_0_data_stream_1_U_n_13;
  wire img_0_data_stream_1_U_n_14;
  wire img_0_data_stream_1_U_n_15;
  wire img_0_data_stream_1_U_n_16;
  wire img_0_data_stream_1_U_n_17;
  wire img_0_data_stream_1_U_n_2;
  wire img_0_data_stream_1_U_n_3;
  wire img_0_data_stream_1_U_n_4;
  wire img_0_data_stream_1_U_n_5;
  wire img_0_data_stream_1_U_n_6;
  wire img_0_data_stream_1_U_n_7;
  wire img_0_data_stream_1_U_n_8;
  wire img_0_data_stream_1_U_n_9;
  wire [7:0]img_0_data_stream_1_dout;
  wire img_0_data_stream_1_empty_n;
  wire img_0_data_stream_1_full_n;
  wire img_0_data_stream_2_U_n_10;
  wire img_0_data_stream_2_U_n_11;
  wire img_0_data_stream_2_U_n_12;
  wire img_0_data_stream_2_U_n_13;
  wire img_0_data_stream_2_U_n_14;
  wire img_0_data_stream_2_U_n_15;
  wire img_0_data_stream_2_U_n_16;
  wire img_0_data_stream_2_U_n_17;
  wire img_0_data_stream_2_U_n_2;
  wire img_0_data_stream_2_U_n_3;
  wire img_0_data_stream_2_U_n_4;
  wire img_0_data_stream_2_U_n_5;
  wire img_0_data_stream_2_U_n_6;
  wire img_0_data_stream_2_U_n_7;
  wire img_0_data_stream_2_U_n_8;
  wire img_0_data_stream_2_U_n_9;
  wire [7:0]img_0_data_stream_2_dout;
  wire img_0_data_stream_2_empty_n;
  wire img_0_data_stream_2_full_n;
  wire [15:0]img_0_rows_V_c65_dout;
  wire img_0_rows_V_c65_empty_n;
  wire img_0_rows_V_c65_full_n;
  wire img_0_rows_V_c_U_n_0;
  wire [15:0]img_0_rows_V_c_dout;
  wire img_0_rows_V_c_empty_n;
  wire img_0_rows_V_c_full_n;
  wire img_2_cols_V_c_U_n_2;
  wire [15:0]img_2_cols_V_c_dout;
  wire img_2_cols_V_c_empty_n;
  wire img_2_cols_V_c_full_n;
  wire [7:0]img_2_data_stream_0_dout;
  wire img_2_data_stream_0_empty_n;
  wire img_2_data_stream_0_full_n;
  wire [7:0]img_2_data_stream_1_dout;
  wire img_2_data_stream_1_empty_n;
  wire img_2_data_stream_1_full_n;
  wire [7:0]img_2_data_stream_2_dout;
  wire img_2_data_stream_2_empty_n;
  wire img_2_data_stream_2_full_n;
  wire [15:0]img_2_rows_V_c_dout;
  wire img_2_rows_V_c_empty_n;
  wire img_2_rows_V_c_full_n;
  wire [15:0]img_3_cols_V_c_dout;
  wire img_3_cols_V_c_empty_n;
  wire img_3_cols_V_c_full_n;
  wire img_3_data_stream_0_U_n_2;
  wire [7:0]img_3_data_stream_0_dout;
  wire img_3_data_stream_0_empty_n;
  wire img_3_data_stream_0_full_n;
  wire [7:0]img_3_data_stream_1_dout;
  wire img_3_data_stream_1_empty_n;
  wire img_3_data_stream_1_full_n;
  wire [7:0]img_3_data_stream_2_dout;
  wire img_3_data_stream_2_empty_n;
  wire img_3_data_stream_2_full_n;
  wire [15:0]img_3_rows_V_c_dout;
  wire img_3_rows_V_c_empty_n;
  wire img_3_rows_V_c_full_n;
  wire [15:0]img_dilate_cols_V_c_dout;
  wire img_dilate_cols_V_c_empty_n;
  wire img_dilate_cols_V_c_full_n;
  wire img_dilate_data_stre_U_n_10;
  wire img_dilate_data_stre_U_n_11;
  wire img_dilate_data_stre_U_n_12;
  wire img_dilate_data_stre_U_n_13;
  wire img_dilate_data_stre_U_n_14;
  wire img_dilate_data_stre_U_n_15;
  wire img_dilate_data_stre_U_n_16;
  wire img_dilate_data_stre_U_n_17;
  wire img_dilate_data_stre_U_n_2;
  wire img_dilate_data_stre_U_n_3;
  wire img_dilate_data_stre_U_n_4;
  wire img_dilate_data_stre_U_n_5;
  wire img_dilate_data_stre_U_n_6;
  wire img_dilate_data_stre_U_n_7;
  wire img_dilate_data_stre_U_n_8;
  wire img_dilate_data_stre_U_n_9;
  wire [7:0]img_dilate_data_stre_dout;
  wire img_dilate_data_stre_empty_n;
  wire img_dilate_data_stre_full_n;
  wire img_dilate_rows_V_c_U_n_0;
  wire [15:0]img_dilate_rows_V_c_dout;
  wire img_dilate_rows_V_c_empty_n;
  wire img_dilate_rows_V_c_full_n;
  wire [15:0]img_erode_cols_V_c_dout;
  wire img_erode_cols_V_c_empty_n;
  wire img_erode_cols_V_c_full_n;
  wire [7:0]img_erode_data_strea_dout;
  wire img_erode_data_strea_empty_n;
  wire img_erode_data_strea_full_n;
  wire [15:0]img_erode_rows_V_c_dout;
  wire img_erode_rows_V_c_empty_n;
  wire img_erode_rows_V_c_full_n;
  wire [7:7]img_h_1_data_stream_s_dout;
  wire img_h_1_data_stream_s_empty_n;
  wire img_h_1_data_stream_s_full_n;
  wire img_h_cols_V_c_U_n_0;
  wire [15:0]img_h_cols_V_c_dout;
  wire img_h_cols_V_c_empty_n;
  wire img_h_data_stream_0_U_n_0;
  wire img_h_data_stream_0_empty_n;
  wire img_h_data_stream_0_full_n;
  wire [15:0]img_h_rows_V_c_dout;
  wire img_h_rows_V_c_full_n;
  wire [15:0]img_hls_cols_V_c68_dout;
  wire img_hls_cols_V_c68_empty_n;
  wire img_hls_cols_V_c68_full_n;
  wire img_hls_cols_V_c_U_n_2;
  wire img_hls_cols_V_c_U_n_3;
  wire [15:0]img_hls_cols_V_c_dout;
  wire img_hls_cols_V_c_full_n;
  wire [7:7]img_hls_data_stream_s_dout;
  wire img_hls_data_stream_s_empty_n;
  wire img_hls_data_stream_s_full_n;
  wire img_hls_rows_V_c67_U_n_18;
  wire [15:0]img_hls_rows_V_c67_dout;
  wire img_hls_rows_V_c67_empty_n;
  wire img_hls_rows_V_c67_full_n;
  wire [15:0]img_hls_rows_V_c_dout;
  wire img_hls_rows_V_c_empty_n;
  wire img_hls_rows_V_c_full_n;
  wire [7:7]img_s_1_data_stream_s_dout;
  wire img_s_1_data_stream_s_empty_n;
  wire img_s_1_data_stream_s_full_n;
  wire [15:0]img_s_cols_V_c_dout;
  wire img_s_cols_V_c_empty_n;
  wire img_s_cols_V_c_full_n;
  wire img_s_data_stream_0_U_n_0;
  wire img_s_data_stream_0_empty_n;
  wire img_s_data_stream_0_full_n;
  wire [15:0]img_s_rows_V_c_dout;
  wire img_s_rows_V_c_full_n;
  wire img_v_1_data_stream_s_U_n_4;
  wire img_v_1_data_stream_s_U_n_5;
  wire img_v_1_data_stream_s_empty_n;
  wire img_v_1_data_stream_s_full_n;
  wire [15:0]img_v_cols_V_c_dout;
  wire img_v_cols_V_c_empty_n;
  wire img_v_cols_V_c_full_n;
  wire img_v_data_stream_0_U_n_0;
  wire img_v_data_stream_0_empty_n;
  wire img_v_data_stream_0_full_n;
  wire img_v_rows_V_c_U_n_0;
  wire [15:0]img_v_rows_V_c_dout;
  wire [23:0]input_r_TDATA;
  wire [0:0]input_r_TLAST;
  wire input_r_TREADY;
  wire [0:0]input_r_TUSER;
  wire input_r_TVALID;
  wire int_ap_done;
  wire interrupt;
  wire [7:0]k_buf_0_val_3_q0;
  wire [7:0]k_buf_0_val_4_q0;
  wire mOutPtr110_out;
  wire mOutPtr110_out_1;
  wire mOutPtr110_out_10;
  wire mOutPtr110_out_11;
  wire mOutPtr110_out_12;
  wire mOutPtr110_out_13;
  wire mOutPtr110_out_16;
  wire mOutPtr110_out_24;
  wire mOutPtr110_out_25;
  wire mOutPtr110_out_27;
  wire mOutPtr110_out_28;
  wire mOutPtr110_out_29;
  wire mOutPtr110_out_35;
  wire mOutPtr110_out_36;
  wire mOutPtr110_out_37;
  wire mOutPtr110_out_4;
  wire mOutPtr110_out_45;
  wire mOutPtr110_out_46;
  wire mOutPtr110_out_47;
  wire mOutPtr110_out_5;
  wire mOutPtr110_out_6;
  wire mOutPtr110_out_8;
  wire [7:0]max_h;
  wire [7:0]max_h_c_dout;
  wire max_h_c_empty_n;
  wire max_h_c_full_n;
  wire [7:0]max_s;
  wire [7:0]max_s_c_dout;
  wire max_s_c_empty_n;
  wire max_s_c_full_n;
  wire [7:0]max_v;
  wire [7:0]max_v_c_dout;
  wire max_v_c_empty_n;
  wire max_v_c_full_n;
  wire [7:0]min_h;
  wire min_h_c_U_n_0;
  wire min_h_c_U_n_1;
  wire min_h_c_U_n_2;
  wire min_h_c_U_n_3;
  wire min_h_c_U_n_4;
  wire [7:0]min_h_c_dout;
  wire min_h_c_empty_n;
  wire [7:0]min_s;
  wire [7:0]min_s_c_dout;
  wire min_s_c_empty_n;
  wire min_s_c_full_n;
  wire [7:0]min_v;
  wire [7:0]min_v_c_dout;
  wire min_v_c_empty_n;
  wire min_v_c_full_n;
  wire [7:0]output_r_TDATA;
  wire [0:0]output_r_TLAST;
  wire output_r_TREADY;
  wire [0:0]output_r_TUSER;
  wire output_r_TVALID;
  wire p_0_in;
  wire p_0_in_18;
  wire [7:0]p_thresh_max_reg_258;
  wire [7:0]p_thresh_max_reg_258_34;
  wire [7:0]p_thresh_max_reg_258_44;
  wire [7:0]p_thresh_min_reg_263;
  wire [7:0]p_thresh_min_reg_263_33;
  wire [7:0]p_thresh_min_reg_263_43;
  wire [15:0]rows;
  wire [6:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [6:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [15:0]\^s_axi_AXILiteS_RDATA ;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire shiftReg_ce;
  wire shiftReg_ce_14;
  wire shiftReg_ce_17;
  wire shiftReg_ce_21;
  wire shiftReg_ce_22;
  wire shiftReg_ce_23;
  wire shiftReg_ce_7;
  wire shiftReg_ce_9;
  wire start_for_And_3_U0_U_n_2;
  wire start_for_And_3_U0_full_n;
  wire start_for_CvtColor_U0_full_n;
  wire start_for_Dilate_U0_U_n_0;
  wire start_for_Dilate_U0_full_n;
  wire start_for_Erode_U0_U_n_2;
  wire start_for_Erode_U0_full_n;
  wire start_for_GaussianBlur_U0_full_n;
  wire start_for_Mat2AXIvideo_U0_full_n;
  wire start_for_Mat2AXIzec_U_n_2;
  wire start_for_Mat2AXIzec_U_n_3;
  wire start_for_Split_U0_U_n_2;
  wire start_for_Split_U0_full_n;
  wire start_for_Threshold_l223_U0_full_n;
  wire start_for_Threshold_l224_U0_full_n;
  wire start_for_Threshold_l_U0_full_n;
  wire start_for_ThreshowdI_U_n_2;
  wire start_once_reg;
  wire start_once_reg_0;
  wire start_once_reg_2;
  wire t_V_reg_179;
  wire t_V_reg_179_60;
  wire t_V_reg_179_65;
  wire t_V_reg_209;
  wire threshold2_AXILiteS_s_axi_U_n_10;
  wire threshold2_AXILiteS_s_axi_U_n_11;
  wire threshold2_AXILiteS_s_axi_U_n_12;
  wire threshold2_AXILiteS_s_axi_U_n_7;
  wire threshold2_AXILiteS_s_axi_U_n_9;
  wire \tmp_117_reg_1116[1]_i_10_n_0 ;
  wire \tmp_134_reg_1116[1]_i_10_n_0 ;
  wire [16:0]tmp_47_i_fu_300_p2;
  wire [9:0]tmp_48_i_fu_306_p2;
  wire [16:0]tmp_56_i_fu_300_p2;
  wire [9:0]tmp_57_i_fu_306_p2;
  wire [0:0]tmp_fu_322_p2;
  wire [0:0]tmp_fu_322_p2_56;
  wire [16:0]tmp_i_fu_294_p2;
  wire [16:0]tmp_i_fu_294_p2_54;
  wire ult4_fu_228_p2;
  wire ult4_fu_228_p2_58;
  wire ult4_fu_228_p2_63;
  wire ult_fu_223_p2;
  wire ult_fu_223_p2_59;
  wire ult_fu_223_p2_64;

  assign output_r_TDEST[0] = \<const0> ;
  assign output_r_TID[0] = \<const0> ;
  assign output_r_TKEEP[0] = \<const1> ;
  assign output_r_TSTRB[0] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[0] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[31] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[30] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[29] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[28] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[27] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[26] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[25] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[24] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[23] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[22] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[21] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[20] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[19] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[18] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[17] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[16] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[15:0] = \^s_axi_AXILiteS_RDATA [15:0];
  assign s_axi_AXILiteS_RRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[0] = \<const0> ;
  m3_for_arty_a7_threshold2_0_1_AXIvideo2Mat AXIvideo2Mat_U0
       (.AXIvideo2Mat_U0_img_cols_V_read(AXIvideo2Mat_U0_img_cols_V_read),
        .D(AXIvideo2Mat_U0_img_data_stream_0_V_din),
        .Q(AXIvideo2Mat_U0_n_4),
        .\SRL_SIG_reg[0][7] (AXIvideo2Mat_U0_img_data_stream_1_V_din),
        .\SRL_SIG_reg[0][7]_0 (AXIvideo2Mat_U0_img_data_stream_2_V_din),
        .\SRL_SIG_reg[1][15] (img_0_cols_V_c_dout),
        .\SRL_SIG_reg[1][15]_0 (img_0_rows_V_c_dout),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_AXIvideo2Mat_U0_ap_ready(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg(AXIvideo2Mat_U0_n_36),
        .ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg_0(threshold2_AXILiteS_s_axi_U_n_10),
        .ap_sync_reg_Block_Mat_exit841_pr_U0_ap_ready_reg(AXIvideo2Mat_U0_n_35),
        .ap_sync_reg_Block_Mat_exit841_pr_U0_ap_ready_reg_0(ap_sync_reg_Block_Mat_exit841_pr_U0_ap_ready_reg_n_0),
        .\eol_reg_307_reg[0]_0 (AXIvideo2Mat_U0_n_2),
        .img_0_cols_V_c66_full_n(img_0_cols_V_c66_full_n),
        .img_0_cols_V_c_empty_n(img_0_cols_V_c_empty_n),
        .img_0_data_stream_0_full_n(img_0_data_stream_0_full_n),
        .img_0_data_stream_1_full_n(img_0_data_stream_1_full_n),
        .img_0_data_stream_2_full_n(img_0_data_stream_2_full_n),
        .img_0_rows_V_c65_full_n(img_0_rows_V_c65_full_n),
        .img_0_rows_V_c_empty_n(img_0_rows_V_c_empty_n),
        .input_r_TDATA(input_r_TDATA),
        .input_r_TLAST(input_r_TLAST),
        .input_r_TREADY(input_r_TREADY),
        .input_r_TUSER(input_r_TUSER),
        .input_r_TVALID(input_r_TVALID),
        .internal_empty_n_reg(AXIvideo2Mat_U0_n_29),
        .internal_empty_n_reg_0(AXIvideo2Mat_U0_n_30),
        .internal_empty_n_reg_1(AXIvideo2Mat_U0_n_31),
        .internal_empty_n_reg_2(AXIvideo2Mat_U0_n_32),
        .internal_empty_n_reg_3(AXIvideo2Mat_U0_n_33),
        .internal_full_n_reg(min_h_c_U_n_0),
        .start_for_GaussianBlur_U0_full_n(start_for_GaussianBlur_U0_full_n),
        .start_once_reg(start_once_reg_0));
  m3_for_arty_a7_threshold2_0_1_And_3 And_3_U0
       (.And_3_U0_ap_ready(And_3_U0_ap_ready),
        .And_3_U0_ap_start(And_3_U0_ap_start),
        .And_3_U0_dst_rows_V_read(And_3_U0_dst_rows_V_read),
        .And_3_U0_src_2_data_stream_V_read(And_3_U0_src_2_data_stream_V_read),
        .CO(exitcond7_i_fu_231_p2),
        .Dilate_U0_p_src_data_stream_V_read(Dilate_U0_p_src_data_stream_V_read),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_state2,And_3_U0_n_7}),
        .SR(t_V_reg_209),
        .\SRL_SIG_reg[0][7] (And_3_U0_n_12),
        .\SRL_SIG_reg[0]_1 (\SRL_SIG_reg[0]_62 ),
        .\SRL_SIG_reg[0]_3 (\SRL_SIG_reg[0]_55 ),
        .\SRL_SIG_reg[1]_2 (\SRL_SIG_reg[1]_61 ),
        .SS(ap_rst_n_inv),
        .Threshold_l_U0_ap_start(Threshold_l_U0_ap_start),
        .\ap_CS_fsm_reg[0]_0 (Threshold_l_U0_n_6),
        .\ap_CS_fsm_reg[0]_1 (AXIvideo2Mat_U0_n_4),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg_0(And_3_U0_n_2),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg(threshold2_AXILiteS_s_axi_U_n_10),
        .ap_sync_reg_Block_Mat_exit841_pr_U0_ap_ready_reg(threshold2_AXILiteS_s_axi_U_n_7),
        .exitcond_i_reg_284_pp0_iter1_reg(exitcond_i_reg_284_pp0_iter1_reg),
        .if_dout(img_hls_cols_V_c_dout),
        .img_h_1_data_stream_s_dout(img_h_1_data_stream_s_dout),
        .img_h_1_data_stream_s_empty_n(img_h_1_data_stream_s_empty_n),
        .img_hls_data_stream_s_empty_n(img_hls_data_stream_s_empty_n),
        .img_hls_data_stream_s_full_n(img_hls_data_stream_s_full_n),
        .img_s_1_data_stream_s_dout(img_s_1_data_stream_s_dout),
        .img_s_1_data_stream_s_empty_n(img_s_1_data_stream_s_empty_n),
        .img_v_1_data_stream_s_empty_n(img_v_1_data_stream_s_empty_n),
        .\int_rows_reg[15] (img_hls_rows_V_c_dout),
        .internal_empty_n_reg(start_for_Erode_U0_U_n_2),
        .internal_full_n_reg(And_3_U0_n_15),
        .mOutPtr110_out(mOutPtr110_out_1),
        .mOutPtr110_out_0(mOutPtr110_out),
        .\mOutPtr_reg[0] (And_3_U0_n_11),
        .\mOutPtr_reg[0]_0 (img_v_1_data_stream_s_U_n_5),
        .\mOutPtr_reg[1] (img_v_1_data_stream_s_U_n_4),
        .start_for_And_3_U0_full_n(start_for_And_3_U0_full_n),
        .start_for_Dilate_U0_full_n(start_for_Dilate_U0_full_n),
        .start_once_reg(start_once_reg_2),
        .start_once_reg_reg_0(threshold2_AXILiteS_s_axi_U_n_12));
  m3_for_arty_a7_threshold2_0_1_Block_Mat_exit841_pr Block_Mat_exit841_pr_U0
       (.SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(threshold2_AXILiteS_s_axi_U_n_9));
  m3_for_arty_a7_threshold2_0_1_CvtColor CvtColor_U0
       (.CO(exitcond1_fu_246_p2),
        .CvtColor_U0_ap_ready(CvtColor_U0_ap_ready),
        .CvtColor_U0_ap_start(CvtColor_U0_ap_start),
        .CvtColor_U0_p_src_cols_V_read(CvtColor_U0_p_src_cols_V_read),
        .CvtColor_U0_p_src_data_stream_1_V_read(CvtColor_U0_p_src_data_stream_1_V_read),
        .D(CvtColor_U0_p_dst_data_stream_0_V_din),
        .E(shiftReg_ce_9),
        .Q({ap_CS_fsm_state2_3,CvtColor_U0_n_14}),
        .\SRL_SIG_reg[0][7] (CvtColor_U0_p_dst_data_stream_1_V_din),
        .\SRL_SIG_reg[0][7]_0 (CvtColor_U0_p_dst_data_stream_2_V_din),
        .\SRL_SIG_reg[1][0] (shiftReg_ce_7),
        .\SRL_SIG_reg[1][0]_0 (shiftReg_ce),
        .SS(ap_rst_n_inv),
        .Split_U0_src_data_stream_1_V_read(Split_U0_src_data_stream_1_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_2_cols_V_c_empty_n(img_2_cols_V_c_empty_n),
        .img_2_data_stream_0_empty_n(img_2_data_stream_0_empty_n),
        .img_2_data_stream_1_empty_n(img_2_data_stream_1_empty_n),
        .img_2_data_stream_2_empty_n(img_2_data_stream_2_empty_n),
        .img_2_rows_V_c_empty_n(img_2_rows_V_c_empty_n),
        .img_3_data_stream_0_empty_n(img_3_data_stream_0_empty_n),
        .img_3_data_stream_0_full_n(img_3_data_stream_0_full_n),
        .img_3_data_stream_1_empty_n(img_3_data_stream_1_empty_n),
        .img_3_data_stream_1_full_n(img_3_data_stream_1_full_n),
        .img_3_data_stream_2_empty_n(img_3_data_stream_2_empty_n),
        .img_3_data_stream_2_full_n(img_3_data_stream_2_full_n),
        .\int_rows_reg[15] (img_2_rows_V_c_dout),
        .internal_full_n_reg(CvtColor_U0_n_16),
        .internal_full_n_reg_0(CvtColor_U0_n_17),
        .internal_full_n_reg_1(CvtColor_U0_n_18),
        .internal_full_n_reg_2(CvtColor_U0_n_19),
        .internal_full_n_reg_3(CvtColor_U0_n_20),
        .internal_full_n_reg_4(CvtColor_U0_n_21),
        .mOutPtr110_out(mOutPtr110_out_12),
        .mOutPtr110_out_0(mOutPtr110_out_11),
        .mOutPtr110_out_1(mOutPtr110_out_10),
        .mOutPtr110_out_2(mOutPtr110_out_8),
        .mOutPtr110_out_3(mOutPtr110_out_6),
        .mOutPtr110_out_4(mOutPtr110_out_5),
        .mOutPtr110_out_5(mOutPtr110_out_4),
        .\mOutPtr_reg[0] (CvtColor_U0_n_5),
        .\mOutPtr_reg[0]_0 (CvtColor_U0_n_8),
        .\mOutPtr_reg[0]_1 (CvtColor_U0_n_11),
        .\or_cond_i_reg_3221_pp0_iter4_reg_reg[0] (GaussianBlur_U0_n_50),
        .\or_cond_i_reg_3221_pp0_iter4_reg_reg[0]_0 (GaussianBlur_U0_n_52),
        .\or_cond_i_reg_3221_pp0_iter4_reg_reg[0]_1 (GaussianBlur_U0_n_54),
        .out(img_2_cols_V_c_dout),
        .p_src_data_stream_0_V_dout(img_2_data_stream_0_dout),
        .p_src_data_stream_1_V_dout(img_2_data_stream_1_dout),
        .p_src_data_stream_2_V_dout(img_2_data_stream_2_dout),
        .start_for_CvtColor_U0_full_n(start_for_CvtColor_U0_full_n),
        .start_once_reg_reg(threshold2_AXILiteS_s_axi_U_n_12));
  m3_for_arty_a7_threshold2_0_1_Dilate Dilate_U0
       (.CO(exitcond389_i_i_i_fu_328_p2),
        .D(tmp_i_fu_294_p2_54),
        .Dilate_U0_ap_start(Dilate_U0_ap_start),
        .Dilate_U0_p_src_data_stream_V_read(Dilate_U0_p_src_data_stream_V_read),
        .Dilate_U0_p_src_rows_V_read(Dilate_U0_p_src_rows_V_read),
        .E(shiftReg_ce_14),
        .Erode_U0_p_src_data_stream_V_read(Erode_U0_p_src_data_stream_V_read),
        .O(p_0_in),
        .Q({ap_CS_fsm_state2_15,Dilate_U0_n_2}),
        .S(\tmp_134_reg_1116[1]_i_10_n_0 ),
        .\SRL_SIG_reg[0][0] ({img_hls_rows_V_c67_U_n_18,tmp_fu_322_p2_56}),
        .\SRL_SIG_reg[0][7] (Dilate_U0_p_dst_data_stream_V_din),
        .\SRL_SIG_reg[1][15] (img_hls_cols_V_c68_dout),
        .\SRL_SIG_reg[1][15]_0 (img_hls_rows_V_c67_dout),
        .\SRL_SIG_reg[1][15]_1 (tmp_56_i_fu_300_p2),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_dilate_data_stre_empty_n(img_dilate_data_stre_empty_n),
        .img_dilate_data_stre_full_n(img_dilate_data_stre_full_n),
        .img_hls_cols_V_c68_empty_n(img_hls_cols_V_c68_empty_n),
        .img_hls_data_stream_s_dout(img_hls_data_stream_s_dout),
        .img_hls_data_stream_s_empty_n(img_hls_data_stream_s_empty_n),
        .img_hls_rows_V_c67_empty_n(img_hls_rows_V_c67_empty_n),
        .internal_full_n_reg(Dilate_U0_n_9),
        .mOutPtr110_out(mOutPtr110_out_13),
        .\mOutPtr_reg[0] (Dilate_U0_n_8),
        .\mOutPtr_reg[1] (tmp_57_i_fu_306_p2));
  m3_for_arty_a7_threshold2_0_1_Erode Erode_U0
       (.CO(exitcond389_i_i_i_fu_328_p2_20),
        .D(tmp_i_fu_294_p2),
        .DIADI(img_dilate_data_stre_dout),
        .DOBDO(k_buf_0_val_3_q0),
        .Erode_U0_ap_ready(Erode_U0_ap_ready),
        .Erode_U0_ap_start(Erode_U0_ap_start),
        .Erode_U0_p_src_cols_V_read(Erode_U0_p_src_cols_V_read),
        .Erode_U0_p_src_data_stream_V_read(Erode_U0_p_src_data_stream_V_read),
        .O(p_0_in_18),
        .Q({ap_CS_fsm_state2_19,Erode_U0_n_18}),
        .S(\tmp_117_reg_1116[1]_i_10_n_0 ),
        .\SRL_SIG_reg[0][7] (Erode_U0_p_dst_data_stream_V_din),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .if_dout(img_dilate_cols_V_c_dout),
        .img_dilate_cols_V_c_empty_n(img_dilate_cols_V_c_empty_n),
        .img_dilate_data_stre_empty_n(img_dilate_data_stre_empty_n),
        .img_dilate_rows_V_c_empty_n(img_dilate_rows_V_c_empty_n),
        .img_erode_data_strea_full_n(img_erode_data_strea_full_n),
        .\int_cols_reg[8] (tmp_48_i_fu_306_p2),
        .\int_rows_reg[0] ({img_dilate_rows_V_c_U_n_0,tmp_fu_322_p2}),
        .\int_rows_reg[15] (img_dilate_rows_V_c_dout),
        .\int_rows_reg[15]_0 (tmp_47_i_fu_300_p2),
        .mOutPtr110_out(mOutPtr110_out_16),
        .ram_reg(Erode_U0_n_22),
        .ram_reg_0({img_dilate_data_stre_U_n_2,img_dilate_data_stre_U_n_3,img_dilate_data_stre_U_n_4,img_dilate_data_stre_U_n_5,img_dilate_data_stre_U_n_6,img_dilate_data_stre_U_n_7,img_dilate_data_stre_U_n_8,img_dilate_data_stre_U_n_9}),
        .ram_reg_1({img_dilate_data_stre_U_n_10,img_dilate_data_stre_U_n_11,img_dilate_data_stre_U_n_12,img_dilate_data_stre_U_n_13,img_dilate_data_stre_U_n_14,img_dilate_data_stre_U_n_15,img_dilate_data_stre_U_n_16,img_dilate_data_stre_U_n_17}),
        .\right_border_buf_0_16_fu_170_reg[7]_0 (k_buf_0_val_4_q0),
        .shiftReg_ce(shiftReg_ce_17),
        .start_for_Erode_U0_full_n(start_for_Erode_U0_full_n),
        .start_once_reg_reg(threshold2_AXILiteS_s_axi_U_n_12));
  GND GND
       (.G(\<const0> ));
  m3_for_arty_a7_threshold2_0_1_GaussianBlur GaussianBlur_U0
       (.D(img_0_rows_V_c65_dout),
        .DIADI(img_0_data_stream_0_dout),
        .DOBDO(\grp_Filter2D_fu_138/k_buf_0_val_3_q0 ),
        .GaussianBlur_U0_ap_ready(GaussianBlur_U0_ap_ready),
        .GaussianBlur_U0_ap_start(GaussianBlur_U0_ap_start),
        .GaussianBlur_U0_p_src_cols_V_read(GaussianBlur_U0_p_src_cols_V_read),
        .GaussianBlur_U0_p_src_data_stream_2_V_read(GaussianBlur_U0_p_src_data_stream_2_V_read),
        .Q(GaussianBlur_U0_n_56),
        .\SRL_SIG_reg[0][0] (GaussianBlur_U0_n_50),
        .\SRL_SIG_reg[0][0]_0 (GaussianBlur_U0_n_52),
        .\SRL_SIG_reg[0][0]_1 (GaussianBlur_U0_n_54),
        .\SRL_SIG_reg[0][0]_2 (GaussianBlur_U0_n_59),
        .\SRL_SIG_reg[0][0]_3 (GaussianBlur_U0_n_60),
        .\SRL_SIG_reg[0][0]_4 (GaussianBlur_U0_n_61),
        .\SRL_SIG_reg[1][15] (img_0_cols_V_c66_dout),
        .\SRL_SIG_reg[1][7] (img_0_data_stream_1_dout),
        .\SRL_SIG_reg[1][7]_0 (img_0_data_stream_2_dout),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_0_cols_V_c66_empty_n(img_0_cols_V_c66_empty_n),
        .img_0_data_stream_0_empty_n(img_0_data_stream_0_empty_n),
        .img_0_data_stream_1_empty_n(img_0_data_stream_1_empty_n),
        .img_0_data_stream_2_empty_n(img_0_data_stream_2_empty_n),
        .img_0_rows_V_c65_empty_n(img_0_rows_V_c65_empty_n),
        .img_2_data_stream_0_full_n(img_2_data_stream_0_full_n),
        .img_2_data_stream_1_full_n(img_2_data_stream_1_full_n),
        .img_2_data_stream_2_full_n(img_2_data_stream_2_full_n),
        .p_Val2_17_fu_2561_p2(\grp_Filter2D_fu_138/p_Val2_17_fu_2561_p2 ),
        .p_Val2_17_fu_2561_p2__0(\grp_Filter2D_fu_138/p_Val2_17_fu_2561_p2__0 ),
        .p_Val2_20_fu_2616_p2(\grp_Filter2D_fu_138/p_Val2_20_fu_2616_p2 ),
        .p_Val2_20_fu_2616_p2__0(\grp_Filter2D_fu_138/p_Val2_20_fu_2616_p2__0 ),
        .p_Val2_24_fu_2671_p2(\grp_Filter2D_fu_138/p_Val2_24_fu_2671_p2 ),
        .p_Val2_24_fu_2671_p2__0(\grp_Filter2D_fu_138/p_Val2_24_fu_2671_p2__0 ),
        .ram_reg(GaussianBlur_U0_n_48),
        .ram_reg_0({img_0_data_stream_0_U_n_10,img_0_data_stream_0_U_n_11,img_0_data_stream_0_U_n_12,img_0_data_stream_0_U_n_13,img_0_data_stream_0_U_n_14,img_0_data_stream_0_U_n_15,img_0_data_stream_0_U_n_16,img_0_data_stream_0_U_n_17}),
        .ram_reg_1({img_0_data_stream_0_U_n_2,img_0_data_stream_0_U_n_3,img_0_data_stream_0_U_n_4,img_0_data_stream_0_U_n_5,img_0_data_stream_0_U_n_6,img_0_data_stream_0_U_n_7,img_0_data_stream_0_U_n_8,img_0_data_stream_0_U_n_9}),
        .ram_reg_2({img_0_data_stream_1_U_n_10,img_0_data_stream_1_U_n_11,img_0_data_stream_1_U_n_12,img_0_data_stream_1_U_n_13,img_0_data_stream_1_U_n_14,img_0_data_stream_1_U_n_15,img_0_data_stream_1_U_n_16,img_0_data_stream_1_U_n_17}),
        .ram_reg_3({img_0_data_stream_1_U_n_2,img_0_data_stream_1_U_n_3,img_0_data_stream_1_U_n_4,img_0_data_stream_1_U_n_5,img_0_data_stream_1_U_n_6,img_0_data_stream_1_U_n_7,img_0_data_stream_1_U_n_8,img_0_data_stream_1_U_n_9}),
        .ram_reg_4({img_0_data_stream_2_U_n_10,img_0_data_stream_2_U_n_11,img_0_data_stream_2_U_n_12,img_0_data_stream_2_U_n_13,img_0_data_stream_2_U_n_14,img_0_data_stream_2_U_n_15,img_0_data_stream_2_U_n_16,img_0_data_stream_2_U_n_17}),
        .ram_reg_5({img_0_data_stream_2_U_n_2,img_0_data_stream_2_U_n_3,img_0_data_stream_2_U_n_4,img_0_data_stream_2_U_n_5,img_0_data_stream_2_U_n_6,img_0_data_stream_2_U_n_7,img_0_data_stream_2_U_n_8,img_0_data_stream_2_U_n_9}),
        .\right_border_buf_0_2_fu_336_reg[7] (\grp_Filter2D_fu_138/k_buf_0_val_4_q0 ),
        .\right_border_buf_1_2_fu_372_reg[7] (\grp_Filter2D_fu_138/k_buf_1_val_4_q0 ),
        .\right_border_buf_1_s_fu_360_reg[7] (\grp_Filter2D_fu_138/k_buf_1_val_3_q0 ),
        .\right_border_buf_2_3_fu_368_reg[7] (\grp_Filter2D_fu_138/k_buf_2_val_4_q0 ),
        .\right_border_buf_2_5_fu_392_reg[7] (\grp_Filter2D_fu_138/k_buf_2_val_3_q0 ),
        .shiftReg_ce(shiftReg_ce_23),
        .shiftReg_ce_0(shiftReg_ce_22),
        .shiftReg_ce_1(shiftReg_ce_21));
  m3_for_arty_a7_threshold2_0_1_Mat2AXIvideo Mat2AXIvideo_U0
       (.CO(exitcond6_i_fu_207_p2),
        .D(img_erode_data_strea_dout),
        .Mat2AXIvideo_U0_ap_done(Mat2AXIvideo_U0_ap_done),
        .Mat2AXIvideo_U0_ap_start(Mat2AXIvideo_U0_ap_start),
        .Mat2AXIvideo_U0_img_cols_V_read(Mat2AXIvideo_U0_img_cols_V_read),
        .Mat2AXIvideo_U0_img_data_stream_V_read(Mat2AXIvideo_U0_img_data_stream_V_read),
        .Q(Mat2AXIvideo_U0_n_4),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .i_V_reg_2730(i_V_reg_2730),
        .if_dout(img_erode_cols_V_c_dout),
        .img_erode_cols_V_c_empty_n(img_erode_cols_V_c_empty_n),
        .img_erode_data_strea_empty_n(img_erode_data_strea_empty_n),
        .img_erode_rows_V_c_empty_n(img_erode_rows_V_c_empty_n),
        .int_ap_done(int_ap_done),
        .int_ap_done_reg(Mat2AXIvideo_U0_n_1),
        .\int_rows_reg[15] (img_erode_rows_V_c_dout),
        .internal_empty_n_reg(start_for_Mat2AXIzec_U_n_2),
        .internal_full_n_reg(Mat2AXIvideo_U0_n_11),
        .mOutPtr110_out(mOutPtr110_out_24),
        .out(s_axi_AXILiteS_ARREADY),
        .output_r_TDATA(output_r_TDATA),
        .output_r_TLAST(output_r_TLAST),
        .output_r_TREADY(output_r_TREADY),
        .output_r_TUSER(output_r_TUSER),
        .output_r_TVALID(output_r_TVALID),
        .\s_axi_AXILiteS_ARADDR[0] (threshold2_AXILiteS_s_axi_U_n_11),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .shiftReg_ce(shiftReg_ce_17));
  m3_for_arty_a7_threshold2_0_1_Split Split_U0
       (.CO(exitcond5_i_fu_238_p2),
        .Mat2AXIvideo_U0_ap_start(Mat2AXIvideo_U0_ap_start),
        .Q({ap_CS_fsm_state2_26,Split_U0_n_1}),
        .SS(ap_rst_n_inv),
        .Split_U0_ap_ready(Split_U0_ap_ready),
        .Split_U0_ap_start(Split_U0_ap_start),
        .Split_U0_src_cols_V_read(Split_U0_src_cols_V_read),
        .Split_U0_src_data_stream_1_V_read(Split_U0_src_data_stream_1_V_read),
        .\ap_CS_fsm_reg[0]_0 (Mat2AXIvideo_U0_n_4),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .if_dout(img_3_rows_V_c_dout),
        .img_3_cols_V_c_empty_n(img_3_cols_V_c_empty_n),
        .img_3_rows_V_c_empty_n(img_3_rows_V_c_empty_n),
        .img_h_data_stream_0_full_n(img_h_data_stream_0_full_n),
        .img_s_data_stream_0_full_n(img_s_data_stream_0_full_n),
        .img_v_data_stream_0_full_n(img_v_data_stream_0_full_n),
        .int_ap_idle_reg(Split_U0_n_10),
        .\int_cols_reg[15] (img_3_cols_V_c_dout),
        .internal_empty_n_reg(img_3_data_stream_0_U_n_2),
        .internal_empty_n_reg_0(start_for_ThreshowdI_U_n_2),
        .mOutPtr110_out(mOutPtr110_out_25),
        .\mOutPtr_reg[0] (Split_U0_n_6),
        .\mOutPtr_reg[0]_0 (Split_U0_n_7),
        .\mOutPtr_reg[0]_1 (Split_U0_n_8),
        .start_for_Split_U0_full_n(start_for_Split_U0_full_n),
        .start_once_reg_reg(threshold2_AXILiteS_s_axi_U_n_12));
  m3_for_arty_a7_threshold2_0_1_Threshold_l223 Threshold_l223_U0
       (.And_3_U0_src_2_data_stream_V_read(And_3_U0_src_2_data_stream_V_read),
        .CO(exitcond4_i_fu_201_p2),
        .Q({ap_CS_fsm_state6_31,ap_CS_fsm_state2_30,Threshold_l223_U0_n_6}),
        .SR(t_V_reg_179),
        .\SRL_SIG_reg[0][7] (Threshold_l223_U0_n_12),
        .\SRL_SIG_reg[0][7]_0 (Threshold_l223_U0_n_13),
        .\SRL_SIG_reg[0]_2 (\SRL_SIG_reg[0]_53 ),
        .SS(ap_rst_n_inv),
        .Split_U0_src_data_stream_1_V_read(Split_U0_src_data_stream_1_V_read),
        .Threshold_l223_U0_ap_ready(Threshold_l223_U0_ap_ready),
        .Threshold_l223_U0_ap_start(Threshold_l223_U0_ap_start),
        .Threshold_l223_U0_src_cols_V_read(Threshold_l223_U0_src_cols_V_read),
        .Threshold_l223_U0_src_data_stream_V_read(Threshold_l223_U0_src_data_stream_V_read),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone_32),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg_0(Threshold_l223_U0_n_1),
        .ap_rst_n(ap_rst_n),
        .exitcond_i_reg_287_pp0_iter1_reg(exitcond_i_reg_287_pp0_iter1_reg),
        .if_dout(img_h_rows_V_c_dout),
        .img_h_1_data_stream_s_empty_n(img_h_1_data_stream_s_empty_n),
        .img_h_1_data_stream_s_full_n(img_h_1_data_stream_s_full_n),
        .img_h_data_stream_0_empty_n(img_h_data_stream_0_empty_n),
        .img_h_data_stream_0_full_n(img_h_data_stream_0_full_n),
        .\int_cols_reg[15] (img_h_cols_V_c_dout),
        .\int_max_h_reg[7] (max_h_c_dout),
        .\int_min_h_reg[7] (min_h_c_dout),
        .internal_full_n_reg(Threshold_l223_U0_n_15),
        .internal_full_n_reg_0(Threshold_l223_U0_n_16),
        .internal_full_n_reg_1(Split_U0_n_6),
        .mOutPtr110_out(mOutPtr110_out_29),
        .mOutPtr110_out_0(mOutPtr110_out_28),
        .mOutPtr110_out_1(mOutPtr110_out_27),
        .\mOutPtr_reg[0] (Threshold_l223_U0_n_9),
        .\mOutPtr_reg[0]_0 (img_h_data_stream_0_U_n_0),
        .start_for_Threshold_l223_U0_full_n(start_for_Threshold_l223_U0_full_n),
        .start_once_reg_reg(threshold2_AXILiteS_s_axi_U_n_12),
        .ult4_fu_228_p2(ult4_fu_228_p2),
        .\ult4_reg_301_reg[0]_0 (p_thresh_min_reg_263),
        .ult_fu_223_p2(ult_fu_223_p2),
        .\ult_reg_296_reg[0]_0 (p_thresh_max_reg_258));
  m3_for_arty_a7_threshold2_0_1_Threshold_l224 Threshold_l224_U0
       (.And_3_U0_src_2_data_stream_V_read(And_3_U0_src_2_data_stream_V_read),
        .CO(exitcond4_i_fu_201_p2_40),
        .Q({ap_CS_fsm_state6_39,ap_CS_fsm_state2_38,Threshold_l224_U0_n_6}),
        .SR(t_V_reg_179_60),
        .\SRL_SIG_reg[0][7] (Threshold_l224_U0_n_12),
        .\SRL_SIG_reg[0][7]_0 (Threshold_l224_U0_n_13),
        .\SRL_SIG_reg[0]_2 (\SRL_SIG_reg[0]_57 ),
        .SS(ap_rst_n_inv),
        .Split_U0_src_data_stream_1_V_read(Split_U0_src_data_stream_1_V_read),
        .Threshold_l224_U0_ap_ready(Threshold_l224_U0_ap_ready),
        .Threshold_l224_U0_ap_start(Threshold_l224_U0_ap_start),
        .Threshold_l224_U0_src_cols_V_read(Threshold_l224_U0_src_cols_V_read),
        .Threshold_l224_U0_src_data_stream_V_read(Threshold_l224_U0_src_data_stream_V_read),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone_41),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg_0(Threshold_l224_U0_n_1),
        .ap_rst_n(ap_rst_n),
        .exitcond_i_reg_287_pp0_iter1_reg(exitcond_i_reg_287_pp0_iter1_reg_42),
        .if_dout(img_s_rows_V_c_dout),
        .img_s_1_data_stream_s_empty_n(img_s_1_data_stream_s_empty_n),
        .img_s_1_data_stream_s_full_n(img_s_1_data_stream_s_full_n),
        .img_s_data_stream_0_empty_n(img_s_data_stream_0_empty_n),
        .img_s_data_stream_0_full_n(img_s_data_stream_0_full_n),
        .\int_cols_reg[15] (img_s_cols_V_c_dout),
        .\int_max_s_reg[7] (max_s_c_dout),
        .\int_min_s_reg[7] (min_s_c_dout),
        .internal_full_n_reg(Threshold_l224_U0_n_15),
        .internal_full_n_reg_0(Threshold_l224_U0_n_16),
        .internal_full_n_reg_1(Split_U0_n_7),
        .mOutPtr110_out(mOutPtr110_out_37),
        .mOutPtr110_out_0(mOutPtr110_out_36),
        .mOutPtr110_out_1(mOutPtr110_out_35),
        .\mOutPtr_reg[0] (Threshold_l224_U0_n_9),
        .\mOutPtr_reg[0]_0 (img_s_data_stream_0_U_n_0),
        .start_for_Threshold_l224_U0_full_n(start_for_Threshold_l224_U0_full_n),
        .start_once_reg_reg(threshold2_AXILiteS_s_axi_U_n_12),
        .ult4_fu_228_p2(ult4_fu_228_p2_58),
        .\ult4_reg_301_reg[0]_0 (p_thresh_min_reg_263_33),
        .ult_fu_223_p2(ult_fu_223_p2_59),
        .\ult_reg_296_reg[0]_0 (p_thresh_max_reg_258_34));
  m3_for_arty_a7_threshold2_0_1_Threshold_l Threshold_l_U0
       (.And_3_U0_src_2_data_stream_V_read(And_3_U0_src_2_data_stream_V_read),
        .CO(exitcond4_i_fu_201_p2_50),
        .Q({ap_CS_fsm_state6_49,ap_CS_fsm_state2_48,Threshold_l_U0_n_6}),
        .SR(t_V_reg_179_65),
        .\SRL_SIG_reg[0][7] (Threshold_l_U0_n_12),
        .\SRL_SIG_reg[0][7]_0 (Threshold_l_U0_n_13),
        .\SRL_SIG_reg[0]_2 (\SRL_SIG_reg[0]_62 ),
        .SS(ap_rst_n_inv),
        .Split_U0_src_data_stream_1_V_read(Split_U0_src_data_stream_1_V_read),
        .Threshold_l_U0_ap_ready(Threshold_l_U0_ap_ready),
        .Threshold_l_U0_ap_start(Threshold_l_U0_ap_start),
        .Threshold_l_U0_src_cols_V_read(Threshold_l_U0_src_cols_V_read),
        .Threshold_l_U0_src_data_stream_V_read(Threshold_l_U0_src_data_stream_V_read),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone_51),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg_0(Threshold_l_U0_n_1),
        .ap_rst_n(ap_rst_n),
        .exitcond_i_reg_287_pp0_iter1_reg(exitcond_i_reg_287_pp0_iter1_reg_52),
        .if_dout(img_v_rows_V_c_dout),
        .img_v_1_data_stream_s_empty_n(img_v_1_data_stream_s_empty_n),
        .img_v_1_data_stream_s_full_n(img_v_1_data_stream_s_full_n),
        .img_v_data_stream_0_empty_n(img_v_data_stream_0_empty_n),
        .img_v_data_stream_0_full_n(img_v_data_stream_0_full_n),
        .\int_cols_reg[15] (img_v_cols_V_c_dout),
        .\int_max_v_reg[7] (max_v_c_dout),
        .\int_min_v_reg[7] (min_v_c_dout),
        .internal_full_n_reg(Threshold_l_U0_n_15),
        .internal_full_n_reg_0(Threshold_l_U0_n_16),
        .internal_full_n_reg_1(Split_U0_n_8),
        .mOutPtr110_out(mOutPtr110_out_47),
        .mOutPtr110_out_0(mOutPtr110_out_46),
        .mOutPtr110_out_1(mOutPtr110_out_45),
        .\mOutPtr_reg[0] (Threshold_l_U0_n_9),
        .\mOutPtr_reg[0]_0 (img_v_data_stream_0_U_n_0),
        .start_for_Threshold_l_U0_full_n(start_for_Threshold_l_U0_full_n),
        .start_once_reg_reg(threshold2_AXILiteS_s_axi_U_n_12),
        .ult4_fu_228_p2(ult4_fu_228_p2_63),
        .\ult4_reg_301_reg[0]_0 (p_thresh_min_reg_263_43),
        .ult_fu_223_p2(ult_fu_223_p2_64),
        .\ult_reg_296_reg[0]_0 (p_thresh_max_reg_258_44));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXIvideo2Mat_U0_n_36),
        .Q(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Block_Mat_exit841_pr_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXIvideo2Mat_U0_n_35),
        .Q(ap_sync_reg_Block_Mat_exit841_pr_U0_ap_ready_reg_n_0),
        .R(1'b0));
  m3_for_arty_a7_threshold2_0_1_fifo_w16_d2_A img_0_cols_V_c66_U
       (.AXIvideo2Mat_U0_img_cols_V_read(AXIvideo2Mat_U0_img_cols_V_read),
        .D(img_0_cols_V_c_dout),
        .GaussianBlur_U0_ap_start(GaussianBlur_U0_ap_start),
        .GaussianBlur_U0_p_src_cols_V_read(GaussianBlur_U0_p_src_cols_V_read),
        .Q(GaussianBlur_U0_n_56),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_0_cols_V_c66_empty_n(img_0_cols_V_c66_empty_n),
        .img_0_cols_V_c66_full_n(img_0_cols_V_c66_full_n),
        .img_0_rows_V_c65_empty_n(img_0_rows_V_c65_empty_n),
        .internal_full_n_reg_0(AXIvideo2Mat_U0_n_33),
        .\p_src_cols_V_read_reg_163_reg[15] (img_0_cols_V_c66_dout));
  m3_for_arty_a7_threshold2_0_1_fifo_w16_d2_A_0 img_0_cols_V_c_U
       (.AXIvideo2Mat_U0_img_cols_V_read(AXIvideo2Mat_U0_img_cols_V_read),
        .D(img_0_cols_V_c_dout),
        .Q(cols),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_0_cols_V_c_empty_n(img_0_cols_V_c_empty_n),
        .img_0_cols_V_c_full_n(img_0_cols_V_c_full_n),
        .internal_full_n_reg_0(min_h_c_U_n_0),
        .internal_full_n_reg_1(min_h_c_U_n_2));
  m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A img_0_data_stream_0_U
       (.D(AXIvideo2Mat_U0_img_data_stream_0_V_din),
        .DIADI(img_0_data_stream_0_dout),
        .DOBDO(\grp_Filter2D_fu_138/k_buf_0_val_3_q0 ),
        .GaussianBlur_U0_p_src_data_stream_2_V_read(GaussianBlur_U0_p_src_data_stream_2_V_read),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\exitcond_i_reg_510_reg[0] (AXIvideo2Mat_U0_n_2),
        .img_0_data_stream_0_empty_n(img_0_data_stream_0_empty_n),
        .img_0_data_stream_0_full_n(img_0_data_stream_0_full_n),
        .internal_full_n_reg_0(AXIvideo2Mat_U0_n_29),
        .\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] (GaussianBlur_U0_n_48),
        .ram_reg({img_0_data_stream_0_U_n_2,img_0_data_stream_0_U_n_3,img_0_data_stream_0_U_n_4,img_0_data_stream_0_U_n_5,img_0_data_stream_0_U_n_6,img_0_data_stream_0_U_n_7,img_0_data_stream_0_U_n_8,img_0_data_stream_0_U_n_9}),
        .ram_reg_0({img_0_data_stream_0_U_n_10,img_0_data_stream_0_U_n_11,img_0_data_stream_0_U_n_12,img_0_data_stream_0_U_n_13,img_0_data_stream_0_U_n_14,img_0_data_stream_0_U_n_15,img_0_data_stream_0_U_n_16,img_0_data_stream_0_U_n_17}),
        .ram_reg_1(\grp_Filter2D_fu_138/k_buf_0_val_4_q0 ));
  m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_1 img_0_data_stream_1_U
       (.D(AXIvideo2Mat_U0_img_data_stream_1_V_din),
        .GaussianBlur_U0_p_src_data_stream_2_V_read(GaussianBlur_U0_p_src_data_stream_2_V_read),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\exitcond_i_reg_510_reg[0] (AXIvideo2Mat_U0_n_2),
        .img_0_data_stream_1_empty_n(img_0_data_stream_1_empty_n),
        .img_0_data_stream_1_full_n(img_0_data_stream_1_full_n),
        .internal_full_n_reg_0(AXIvideo2Mat_U0_n_30),
        .\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] (GaussianBlur_U0_n_48),
        .ram_reg({img_0_data_stream_1_U_n_2,img_0_data_stream_1_U_n_3,img_0_data_stream_1_U_n_4,img_0_data_stream_1_U_n_5,img_0_data_stream_1_U_n_6,img_0_data_stream_1_U_n_7,img_0_data_stream_1_U_n_8,img_0_data_stream_1_U_n_9}),
        .ram_reg_0({img_0_data_stream_1_U_n_10,img_0_data_stream_1_U_n_11,img_0_data_stream_1_U_n_12,img_0_data_stream_1_U_n_13,img_0_data_stream_1_U_n_14,img_0_data_stream_1_U_n_15,img_0_data_stream_1_U_n_16,img_0_data_stream_1_U_n_17}),
        .ram_reg_1(img_0_data_stream_1_dout),
        .ram_reg_2(\grp_Filter2D_fu_138/k_buf_1_val_4_q0 ),
        .ram_reg_3(\grp_Filter2D_fu_138/k_buf_1_val_3_q0 ));
  m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_2 img_0_data_stream_2_U
       (.D(AXIvideo2Mat_U0_img_data_stream_2_V_din),
        .GaussianBlur_U0_p_src_data_stream_2_V_read(GaussianBlur_U0_p_src_data_stream_2_V_read),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\exitcond_i_reg_510_reg[0] (AXIvideo2Mat_U0_n_2),
        .img_0_data_stream_2_empty_n(img_0_data_stream_2_empty_n),
        .img_0_data_stream_2_full_n(img_0_data_stream_2_full_n),
        .internal_full_n_reg_0(AXIvideo2Mat_U0_n_31),
        .\or_cond_i427_i_reg_3194_pp0_iter1_reg_reg[0] (GaussianBlur_U0_n_48),
        .ram_reg({img_0_data_stream_2_U_n_2,img_0_data_stream_2_U_n_3,img_0_data_stream_2_U_n_4,img_0_data_stream_2_U_n_5,img_0_data_stream_2_U_n_6,img_0_data_stream_2_U_n_7,img_0_data_stream_2_U_n_8,img_0_data_stream_2_U_n_9}),
        .ram_reg_0({img_0_data_stream_2_U_n_10,img_0_data_stream_2_U_n_11,img_0_data_stream_2_U_n_12,img_0_data_stream_2_U_n_13,img_0_data_stream_2_U_n_14,img_0_data_stream_2_U_n_15,img_0_data_stream_2_U_n_16,img_0_data_stream_2_U_n_17}),
        .ram_reg_1(img_0_data_stream_2_dout),
        .ram_reg_2(\grp_Filter2D_fu_138/k_buf_2_val_4_q0 ),
        .ram_reg_3(\grp_Filter2D_fu_138/k_buf_2_val_3_q0 ));
  m3_for_arty_a7_threshold2_0_1_fifo_w16_d2_A_3 img_0_rows_V_c65_U
       (.AXIvideo2Mat_U0_img_cols_V_read(AXIvideo2Mat_U0_img_cols_V_read),
        .D(img_0_rows_V_c65_dout),
        .GaussianBlur_U0_ap_start(GaussianBlur_U0_ap_start),
        .GaussianBlur_U0_p_src_cols_V_read(GaussianBlur_U0_p_src_cols_V_read),
        .Q(GaussianBlur_U0_n_56),
        .\SRL_SIG_reg[1][15] (img_0_rows_V_c_dout),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_0_cols_V_c66_empty_n(img_0_cols_V_c66_empty_n),
        .img_0_rows_V_c65_empty_n(img_0_rows_V_c65_empty_n),
        .img_0_rows_V_c65_full_n(img_0_rows_V_c65_full_n),
        .internal_full_n_reg_0(AXIvideo2Mat_U0_n_32));
  m3_for_arty_a7_threshold2_0_1_fifo_w16_d2_A_4 img_0_rows_V_c_U
       (.AXIvideo2Mat_U0_img_cols_V_read(AXIvideo2Mat_U0_img_cols_V_read),
        .Q(rows),
        .\SRL_SIG_reg[0][15] (img_0_rows_V_c_dout),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_0_cols_V_c_full_n(img_0_cols_V_c_full_n),
        .img_0_rows_V_c_empty_n(img_0_rows_V_c_empty_n),
        .img_0_rows_V_c_full_n(img_0_rows_V_c_full_n),
        .internal_full_n_reg_0(img_2_cols_V_c_U_n_2),
        .internal_full_n_reg_1(min_h_c_U_n_0),
        .internal_full_n_reg_2(min_h_c_U_n_1),
        .\mOutPtr_reg[0]_0 (img_0_rows_V_c_U_n_0),
        .max_v_c_full_n(max_v_c_full_n),
        .min_v_c_full_n(min_v_c_full_n));
  m3_for_arty_a7_threshold2_0_1_fifo_w16_d4_A img_2_cols_V_c_U
       (.CvtColor_U0_ap_start(CvtColor_U0_ap_start),
        .CvtColor_U0_p_src_cols_V_read(CvtColor_U0_p_src_cols_V_read),
        .Q(CvtColor_U0_n_14),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_2_cols_V_c_empty_n(img_2_cols_V_c_empty_n),
        .img_2_cols_V_c_full_n(img_2_cols_V_c_full_n),
        .img_2_rows_V_c_empty_n(img_2_rows_V_c_empty_n),
        .img_2_rows_V_c_full_n(img_2_rows_V_c_full_n),
        .img_3_cols_V_c_full_n(img_3_cols_V_c_full_n),
        .img_3_rows_V_c_full_n(img_3_rows_V_c_full_n),
        .\int_cols_reg[15] (cols),
        .internal_full_n_reg_0(min_h_c_U_n_4),
        .internal_full_n_reg_1(min_h_c_U_n_0),
        .\mOutPtr_reg[0]_0 (img_2_cols_V_c_U_n_2),
        .out(img_2_cols_V_c_dout));
  m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_5 img_2_data_stream_0_U
       (.CvtColor_U0_p_src_data_stream_1_V_read(CvtColor_U0_p_src_data_stream_1_V_read),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_2_data_stream_0_empty_n(img_2_data_stream_0_empty_n),
        .img_2_data_stream_0_full_n(img_2_data_stream_0_full_n),
        .internal_empty_n_reg_0(CvtColor_U0_n_18),
        .mOutPtr110_out(mOutPtr110_out_12),
        .\or_cond_i_reg_3221_pp0_iter4_reg_reg[0] (GaussianBlur_U0_n_50),
        .\p_Val2_16_reg_3444_reg[6] (GaussianBlur_U0_n_61),
        .p_Val2_17_fu_2561_p2(\grp_Filter2D_fu_138/p_Val2_17_fu_2561_p2 ),
        .p_Val2_17_fu_2561_p2__0(\grp_Filter2D_fu_138/p_Val2_17_fu_2561_p2__0 ),
        .p_src_data_stream_0_V_dout(img_2_data_stream_0_dout),
        .shiftReg_ce(shiftReg_ce_23));
  m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_6 img_2_data_stream_1_U
       (.CvtColor_U0_p_src_data_stream_1_V_read(CvtColor_U0_p_src_data_stream_1_V_read),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_2_data_stream_1_empty_n(img_2_data_stream_1_empty_n),
        .img_2_data_stream_1_full_n(img_2_data_stream_1_full_n),
        .internal_empty_n_reg_0(CvtColor_U0_n_17),
        .mOutPtr110_out(mOutPtr110_out_11),
        .\or_cond_i_reg_3221_pp0_iter4_reg_reg[0] (GaussianBlur_U0_n_52),
        .\p_Val2_19_reg_3464_reg[6] (GaussianBlur_U0_n_60),
        .p_Val2_20_fu_2616_p2(\grp_Filter2D_fu_138/p_Val2_20_fu_2616_p2 ),
        .p_Val2_20_fu_2616_p2__0(\grp_Filter2D_fu_138/p_Val2_20_fu_2616_p2__0 ),
        .p_src_data_stream_1_V_dout(img_2_data_stream_1_dout),
        .shiftReg_ce(shiftReg_ce_22));
  m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_7 img_2_data_stream_2_U
       (.CvtColor_U0_p_src_data_stream_1_V_read(CvtColor_U0_p_src_data_stream_1_V_read),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_2_data_stream_2_empty_n(img_2_data_stream_2_empty_n),
        .img_2_data_stream_2_full_n(img_2_data_stream_2_full_n),
        .internal_empty_n_reg_0(CvtColor_U0_n_16),
        .mOutPtr110_out(mOutPtr110_out_10),
        .\or_cond_i_reg_3221_pp0_iter4_reg_reg[0] (GaussianBlur_U0_n_54),
        .\p_Val2_23_reg_3484_reg[6] (GaussianBlur_U0_n_59),
        .p_Val2_24_fu_2671_p2(\grp_Filter2D_fu_138/p_Val2_24_fu_2671_p2 ),
        .p_Val2_24_fu_2671_p2__0(\grp_Filter2D_fu_138/p_Val2_24_fu_2671_p2__0 ),
        .p_src_data_stream_2_V_dout(img_2_data_stream_2_dout),
        .shiftReg_ce(shiftReg_ce_21));
  m3_for_arty_a7_threshold2_0_1_fifo_w16_d4_A_8 img_2_rows_V_c_U
       (.CvtColor_U0_ap_start(CvtColor_U0_ap_start),
        .CvtColor_U0_p_src_cols_V_read(CvtColor_U0_p_src_cols_V_read),
        .Q(CvtColor_U0_n_14),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_2_cols_V_c_empty_n(img_2_cols_V_c_empty_n),
        .img_2_rows_V_c_empty_n(img_2_rows_V_c_empty_n),
        .img_2_rows_V_c_full_n(img_2_rows_V_c_full_n),
        .\int_rows_reg[15] (rows),
        .internal_full_n_reg_0(min_h_c_U_n_3),
        .internal_full_n_reg_1(min_h_c_U_n_0),
        .out(img_2_rows_V_c_dout));
  m3_for_arty_a7_threshold2_0_1_fifo_w16_d5_A img_3_cols_V_c_U
       (.Q(cols),
        .SS(ap_rst_n_inv),
        .Split_U0_ap_start(Split_U0_ap_start),
        .Split_U0_src_cols_V_read(Split_U0_src_cols_V_read),
        .\ap_CS_fsm_reg[0] (Split_U0_n_1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_3_cols_V_c_empty_n(img_3_cols_V_c_empty_n),
        .img_3_cols_V_c_full_n(img_3_cols_V_c_full_n),
        .img_3_rows_V_c_empty_n(img_3_rows_V_c_empty_n),
        .internal_full_n_reg_0(min_h_c_U_n_0),
        .out(img_3_cols_V_c_dout));
  m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_9 img_3_data_stream_0_U
       (.D(img_3_data_stream_0_dout),
        .E(shiftReg_ce_9),
        .SS(ap_rst_n_inv),
        .Split_U0_src_data_stream_1_V_read(Split_U0_src_data_stream_1_V_read),
        .\ap_CS_fsm_reg[2] (img_3_data_stream_0_U_n_2),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter31_reg(CvtColor_U0_n_5),
        .ap_rst_n(ap_rst_n),
        .img_3_data_stream_0_empty_n(img_3_data_stream_0_empty_n),
        .img_3_data_stream_0_full_n(img_3_data_stream_0_full_n),
        .img_3_data_stream_1_empty_n(img_3_data_stream_1_empty_n),
        .img_3_data_stream_2_empty_n(img_3_data_stream_2_empty_n),
        .img_h_data_stream_0_full_n(img_h_data_stream_0_full_n),
        .img_s_data_stream_0_full_n(img_s_data_stream_0_full_n),
        .img_v_data_stream_0_full_n(img_v_data_stream_0_full_n),
        .internal_empty_n_reg_0(CvtColor_U0_n_19),
        .mOutPtr110_out(mOutPtr110_out_8),
        .\p_Val2_5_reg_957_reg[7] (CvtColor_U0_p_dst_data_stream_0_V_din));
  m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_10 img_3_data_stream_1_U
       (.D(img_3_data_stream_1_dout),
        .E(shiftReg_ce_7),
        .SS(ap_rst_n_inv),
        .Split_U0_src_data_stream_1_V_read(Split_U0_src_data_stream_1_V_read),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter31_reg(CvtColor_U0_n_8),
        .ap_rst_n(ap_rst_n),
        .img_3_data_stream_1_empty_n(img_3_data_stream_1_empty_n),
        .img_3_data_stream_1_full_n(img_3_data_stream_1_full_n),
        .internal_empty_n_reg_0(CvtColor_U0_n_20),
        .mOutPtr110_out(mOutPtr110_out_6),
        .\signbit_1_reg_980_reg[0] (CvtColor_U0_p_dst_data_stream_1_V_din));
  m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_11 img_3_data_stream_2_U
       (.D(img_3_data_stream_2_dout),
        .E(shiftReg_ce),
        .SS(ap_rst_n_inv),
        .Split_U0_src_data_stream_1_V_read(Split_U0_src_data_stream_1_V_read),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter31_reg(CvtColor_U0_n_11),
        .ap_rst_n(ap_rst_n),
        .img_3_data_stream_2_empty_n(img_3_data_stream_2_empty_n),
        .img_3_data_stream_2_full_n(img_3_data_stream_2_full_n),
        .internal_empty_n_reg_0(CvtColor_U0_n_21),
        .mOutPtr110_out(mOutPtr110_out_5),
        .\p_dst_val_2_write_as_reg_862_pp0_iter27_reg_reg[7]__0 (CvtColor_U0_p_dst_data_stream_2_V_din));
  m3_for_arty_a7_threshold2_0_1_fifo_w16_d5_A_12 img_3_rows_V_c_U
       (.Q(rows),
        .SS(ap_rst_n_inv),
        .Split_U0_ap_start(Split_U0_ap_start),
        .Split_U0_src_cols_V_read(Split_U0_src_cols_V_read),
        .\ap_CS_fsm_reg[0] (Split_U0_n_1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_3_cols_V_c_empty_n(img_3_cols_V_c_empty_n),
        .img_3_rows_V_c_empty_n(img_3_rows_V_c_empty_n),
        .img_3_rows_V_c_full_n(img_3_rows_V_c_full_n),
        .internal_full_n_reg_0(min_h_c_U_n_0),
        .out(img_3_rows_V_c_dout));
  m3_for_arty_a7_threshold2_0_1_fifo_w16_d9_A img_dilate_cols_V_c_U
       (.D(tmp_i_fu_294_p2),
        .Erode_U0_ap_start(Erode_U0_ap_start),
        .Erode_U0_p_src_cols_V_read(Erode_U0_p_src_cols_V_read),
        .Q(cols),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[0] (Erode_U0_n_18),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_dilate_cols_V_c_empty_n(img_dilate_cols_V_c_empty_n),
        .img_dilate_cols_V_c_full_n(img_dilate_cols_V_c_full_n),
        .img_dilate_rows_V_c_empty_n(img_dilate_rows_V_c_empty_n),
        .internal_full_n_reg_0(min_h_c_U_n_0),
        .out(img_dilate_cols_V_c_dout),
        .\tmp_48_i_reg_1058_reg[9] (tmp_48_i_fu_306_p2));
  m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_13 img_dilate_data_stre_U
       (.D(Dilate_U0_p_dst_data_stream_V_din),
        .DIADI(img_dilate_data_stre_dout),
        .DOBDO(k_buf_0_val_3_q0),
        .E(shiftReg_ce_14),
        .Erode_U0_p_src_data_stream_V_read(Erode_U0_p_src_data_stream_V_read),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter5_reg(Dilate_U0_n_8),
        .ap_rst_n(ap_rst_n),
        .img_dilate_data_stre_empty_n(img_dilate_data_stre_empty_n),
        .img_dilate_data_stre_full_n(img_dilate_data_stre_full_n),
        .internal_empty_n_reg_0(Dilate_U0_n_9),
        .mOutPtr110_out(mOutPtr110_out_13),
        .ram_reg({img_dilate_data_stre_U_n_2,img_dilate_data_stre_U_n_3,img_dilate_data_stre_U_n_4,img_dilate_data_stre_U_n_5,img_dilate_data_stre_U_n_6,img_dilate_data_stre_U_n_7,img_dilate_data_stre_U_n_8,img_dilate_data_stre_U_n_9}),
        .ram_reg_0({img_dilate_data_stre_U_n_10,img_dilate_data_stre_U_n_11,img_dilate_data_stre_U_n_12,img_dilate_data_stre_U_n_13,img_dilate_data_stre_U_n_14,img_dilate_data_stre_U_n_15,img_dilate_data_stre_U_n_16,img_dilate_data_stre_U_n_17}),
        .ram_reg_1(k_buf_0_val_4_q0),
        .\tmp_49_i_reg_1087_reg[0] (Erode_U0_n_22));
  m3_for_arty_a7_threshold2_0_1_fifo_w16_d9_A_14 img_dilate_rows_V_c_U
       (.D(tmp_47_i_fu_300_p2),
        .Erode_U0_ap_start(Erode_U0_ap_start),
        .Erode_U0_p_src_cols_V_read(Erode_U0_p_src_cols_V_read),
        .Q(rows),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[0] (Erode_U0_n_18),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_dilate_cols_V_c_empty_n(img_dilate_cols_V_c_empty_n),
        .img_dilate_rows_V_c_empty_n(img_dilate_rows_V_c_empty_n),
        .img_dilate_rows_V_c_full_n(img_dilate_rows_V_c_full_n),
        .internal_full_n_reg_0(min_h_c_U_n_0),
        .out(img_dilate_rows_V_c_dout),
        .\tmp_reg_1070_reg[1] ({img_dilate_rows_V_c_U_n_0,tmp_fu_322_p2}));
  m3_for_arty_a7_threshold2_0_1_fifo_w16_d10_A img_erode_cols_V_c_U
       (.Mat2AXIvideo_U0_ap_start(Mat2AXIvideo_U0_ap_start),
        .Mat2AXIvideo_U0_img_cols_V_read(Mat2AXIvideo_U0_img_cols_V_read),
        .Q(cols),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[0] (Mat2AXIvideo_U0_n_4),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_erode_cols_V_c_empty_n(img_erode_cols_V_c_empty_n),
        .img_erode_cols_V_c_full_n(img_erode_cols_V_c_full_n),
        .img_erode_rows_V_c_empty_n(img_erode_rows_V_c_empty_n),
        .internal_empty_n_reg_0(start_for_Mat2AXIzec_U_n_3),
        .internal_full_n_reg_0(min_h_c_U_n_0),
        .out(img_erode_cols_V_c_dout));
  m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_15 img_erode_data_strea_U
       (.D(img_erode_data_strea_dout),
        .Mat2AXIvideo_U0_img_data_stream_V_read(Mat2AXIvideo_U0_img_data_stream_V_read),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_erode_data_strea_empty_n(img_erode_data_strea_empty_n),
        .img_erode_data_strea_full_n(img_erode_data_strea_full_n),
        .mOutPtr110_out(mOutPtr110_out_24),
        .shiftReg_ce(shiftReg_ce_17),
        .\src_kernel_win_0_va_23_reg_1186_pp0_iter4_reg_reg[7] (Erode_U0_p_dst_data_stream_V_din));
  m3_for_arty_a7_threshold2_0_1_fifo_w16_d10_A_16 img_erode_rows_V_c_U
       (.Mat2AXIvideo_U0_ap_start(Mat2AXIvideo_U0_ap_start),
        .Mat2AXIvideo_U0_img_cols_V_read(Mat2AXIvideo_U0_img_cols_V_read),
        .Q(rows),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[0] (Mat2AXIvideo_U0_n_4),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_erode_cols_V_c_empty_n(img_erode_cols_V_c_empty_n),
        .img_erode_rows_V_c_empty_n(img_erode_rows_V_c_empty_n),
        .img_erode_rows_V_c_full_n(img_erode_rows_V_c_full_n),
        .internal_empty_n_reg_0(start_for_Mat2AXIzec_U_n_3),
        .internal_full_n_reg_0(min_h_c_U_n_0),
        .out(img_erode_rows_V_c_dout));
  m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_17 img_h_1_data_stream_s_U
       (.And_3_U0_src_2_data_stream_V_read(And_3_U0_src_2_data_stream_V_read),
        .\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_53 ),
        .SS(ap_rst_n_inv),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone_32),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg(Threshold_l223_U0_n_1),
        .ap_rst_n(ap_rst_n),
        .exitcond_i_reg_287_pp0_iter1_reg(exitcond_i_reg_287_pp0_iter1_reg),
        .img_h_1_data_stream_s_dout(img_h_1_data_stream_s_dout),
        .img_h_1_data_stream_s_empty_n(img_h_1_data_stream_s_empty_n),
        .img_h_1_data_stream_s_full_n(img_h_1_data_stream_s_full_n),
        .internal_empty_n_reg_0(Threshold_l223_U0_n_16),
        .internal_empty_n_reg_1(Threshold_l223_U0_n_12),
        .mOutPtr110_out(mOutPtr110_out_28),
        .\ult4_reg_301_reg[0] (Threshold_l223_U0_n_13));
  m3_for_arty_a7_threshold2_0_1_fifo_w16_d6_A img_h_cols_V_c_U
       (.Q(cols),
        .SS(ap_rst_n_inv),
        .Threshold_l223_U0_src_cols_V_read(Threshold_l223_U0_src_cols_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_h_cols_V_c_empty_n(img_h_cols_V_c_empty_n),
        .img_s_rows_V_c_full_n(img_s_rows_V_c_full_n),
        .internal_full_n_reg_0(min_h_c_U_n_0),
        .\mOutPtr_reg[0]_0 (img_h_cols_V_c_U_n_0),
        .out(img_h_cols_V_c_dout));
  m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_18 img_h_data_stream_0_U
       (.D(img_3_data_stream_0_dout),
        .SS(ap_rst_n_inv),
        .Split_U0_src_data_stream_1_V_read(Split_U0_src_data_stream_1_V_read),
        .Threshold_l223_U0_src_data_stream_V_read(Threshold_l223_U0_src_data_stream_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_h_data_stream_0_empty_n(img_h_data_stream_0_empty_n),
        .img_h_data_stream_0_full_n(img_h_data_stream_0_full_n),
        .internal_empty_n_reg_0(Threshold_l223_U0_n_9),
        .internal_empty_n_reg_1(Threshold_l223_U0_n_15),
        .mOutPtr110_out(mOutPtr110_out_29),
        .\mOutPtr_reg[1]_0 (img_h_data_stream_0_U_n_0),
        .\p_thresh_max_reg_258_reg[7] (p_thresh_max_reg_258),
        .\p_thresh_min_reg_263_reg[7] (p_thresh_min_reg_263),
        .ult4_fu_228_p2(ult4_fu_228_p2),
        .ult_fu_223_p2(ult_fu_223_p2));
  m3_for_arty_a7_threshold2_0_1_fifo_w16_d6_A_19 img_h_rows_V_c_U
       (.Q({ap_CS_fsm_state6_31,Threshold_l223_U0_n_6}),
        .SR(t_V_reg_179),
        .SS(ap_rst_n_inv),
        .Threshold_l223_U0_ap_start(Threshold_l223_U0_ap_start),
        .Threshold_l223_U0_src_cols_V_read(Threshold_l223_U0_src_cols_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_h_cols_V_c_empty_n(img_h_cols_V_c_empty_n),
        .img_h_rows_V_c_full_n(img_h_rows_V_c_full_n),
        .\int_rows_reg[15] (rows),
        .internal_full_n_reg_0(min_h_c_U_n_0),
        .max_h_c_empty_n(max_h_c_empty_n),
        .min_h_c_empty_n(min_h_c_empty_n),
        .out(img_h_rows_V_c_dout));
  m3_for_arty_a7_threshold2_0_1_fifo_w16_d2_A_20 img_hls_cols_V_c68_U
       (.And_3_U0_dst_rows_V_read(And_3_U0_dst_rows_V_read),
        .D(tmp_i_fu_294_p2_54),
        .Dilate_U0_p_src_rows_V_read(Dilate_U0_p_src_rows_V_read),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\extLd20_cast30_i_reg_1043_reg[15] (img_hls_cols_V_c68_dout),
        .if_dout(img_hls_cols_V_c_dout),
        .img_hls_cols_V_c68_empty_n(img_hls_cols_V_c68_empty_n),
        .img_hls_cols_V_c68_full_n(img_hls_cols_V_c68_full_n),
        .internal_full_n_reg_0(img_hls_cols_V_c_U_n_3),
        .\tmp_57_i_reg_1058_reg[9] (tmp_57_i_fu_306_p2));
  m3_for_arty_a7_threshold2_0_1_fifo_w16_d7_A img_hls_cols_V_c_U
       (.And_3_U0_dst_rows_V_read(And_3_U0_dst_rows_V_read),
        .Q({ap_CS_fsm_state6,And_3_U0_n_7}),
        .SR(t_V_reg_209),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_hls_cols_V_c68_full_n(img_hls_cols_V_c68_full_n),
        .img_hls_cols_V_c_full_n(img_hls_cols_V_c_full_n),
        .img_hls_rows_V_c67_full_n(img_hls_rows_V_c67_full_n),
        .img_hls_rows_V_c_empty_n(img_hls_rows_V_c_empty_n),
        .\int_cols_reg[15] (cols),
        .internal_empty_n_reg_0(img_hls_cols_V_c_U_n_2),
        .internal_empty_n_reg_1(img_hls_cols_V_c_U_n_3),
        .internal_full_n_reg_0(start_for_Dilate_U0_U_n_0),
        .internal_full_n_reg_1(min_h_c_U_n_0),
        .out(img_hls_cols_V_c_dout));
  m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_21 img_hls_data_stream_s_U
       (.Dilate_U0_p_src_data_stream_V_read(Dilate_U0_p_src_data_stream_V_read),
        .\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_55 ),
        .SS(ap_rst_n_inv),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg(And_3_U0_n_11),
        .ap_enable_reg_pp0_iter2_reg_0(And_3_U0_n_2),
        .ap_rst_n(ap_rst_n),
        .exitcond_i_reg_284_pp0_iter1_reg(exitcond_i_reg_284_pp0_iter1_reg),
        .img_hls_data_stream_s_dout(img_hls_data_stream_s_dout),
        .img_hls_data_stream_s_empty_n(img_hls_data_stream_s_empty_n),
        .img_hls_data_stream_s_full_n(img_hls_data_stream_s_full_n),
        .internal_empty_n_reg_0(And_3_U0_n_15),
        .mOutPtr110_out(mOutPtr110_out_1),
        .\tmp_94_reg_293_reg[7] (And_3_U0_n_12));
  m3_for_arty_a7_threshold2_0_1_fifo_w16_d2_A_22 img_hls_rows_V_c67_U
       (.And_3_U0_dst_rows_V_read(And_3_U0_dst_rows_V_read),
        .D(tmp_56_i_fu_300_p2),
        .Dilate_U0_p_src_rows_V_read(Dilate_U0_p_src_rows_V_read),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\extLd_cast31_i_reg_1034_reg[15] (img_hls_rows_V_c67_dout),
        .if_dout(img_hls_rows_V_c_dout),
        .img_hls_rows_V_c67_empty_n(img_hls_rows_V_c67_empty_n),
        .img_hls_rows_V_c67_full_n(img_hls_rows_V_c67_full_n),
        .internal_full_n_reg_0(img_hls_cols_V_c_U_n_2),
        .\tmp_reg_1070_reg[1] ({img_hls_rows_V_c67_U_n_18,tmp_fu_322_p2_56}));
  m3_for_arty_a7_threshold2_0_1_fifo_w16_d7_A_23 img_hls_rows_V_c_U
       (.And_3_U0_dst_rows_V_read(And_3_U0_dst_rows_V_read),
        .Q(rows),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_hls_rows_V_c_empty_n(img_hls_rows_V_c_empty_n),
        .img_hls_rows_V_c_full_n(img_hls_rows_V_c_full_n),
        .internal_full_n_reg_0(min_h_c_U_n_0),
        .out(img_hls_rows_V_c_dout));
  m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_24 img_s_1_data_stream_s_U
       (.And_3_U0_src_2_data_stream_V_read(And_3_U0_src_2_data_stream_V_read),
        .\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_57 ),
        .SS(ap_rst_n_inv),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone_41),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg(Threshold_l224_U0_n_1),
        .ap_rst_n(ap_rst_n),
        .exitcond_i_reg_287_pp0_iter1_reg(exitcond_i_reg_287_pp0_iter1_reg_42),
        .img_s_1_data_stream_s_dout(img_s_1_data_stream_s_dout),
        .img_s_1_data_stream_s_empty_n(img_s_1_data_stream_s_empty_n),
        .img_s_1_data_stream_s_full_n(img_s_1_data_stream_s_full_n),
        .internal_empty_n_reg_0(Threshold_l224_U0_n_16),
        .internal_empty_n_reg_1(Threshold_l224_U0_n_12),
        .mOutPtr110_out(mOutPtr110_out_36),
        .\ult4_reg_301_reg[0] (Threshold_l224_U0_n_13));
  m3_for_arty_a7_threshold2_0_1_fifo_w16_d6_A_25 img_s_cols_V_c_U
       (.Q(cols),
        .SS(ap_rst_n_inv),
        .Threshold_l224_U0_src_cols_V_read(Threshold_l224_U0_src_cols_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_s_cols_V_c_empty_n(img_s_cols_V_c_empty_n),
        .img_s_cols_V_c_full_n(img_s_cols_V_c_full_n),
        .internal_full_n_reg_0(min_h_c_U_n_0),
        .out(img_s_cols_V_c_dout));
  m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_26 img_s_data_stream_0_U
       (.D(img_3_data_stream_1_dout),
        .SS(ap_rst_n_inv),
        .Split_U0_src_data_stream_1_V_read(Split_U0_src_data_stream_1_V_read),
        .Threshold_l224_U0_src_data_stream_V_read(Threshold_l224_U0_src_data_stream_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_s_data_stream_0_empty_n(img_s_data_stream_0_empty_n),
        .img_s_data_stream_0_full_n(img_s_data_stream_0_full_n),
        .internal_empty_n_reg_0(Threshold_l224_U0_n_9),
        .internal_empty_n_reg_1(Threshold_l224_U0_n_15),
        .mOutPtr110_out(mOutPtr110_out_37),
        .\mOutPtr_reg[1]_0 (img_s_data_stream_0_U_n_0),
        .\p_thresh_max_reg_258_reg[7] (p_thresh_max_reg_258_34),
        .\p_thresh_min_reg_263_reg[7] (p_thresh_min_reg_263_33),
        .ult4_fu_228_p2(ult4_fu_228_p2_58),
        .ult_fu_223_p2(ult_fu_223_p2_59));
  m3_for_arty_a7_threshold2_0_1_fifo_w16_d6_A_27 img_s_rows_V_c_U
       (.Q({ap_CS_fsm_state6_39,Threshold_l224_U0_n_6}),
        .SR(t_V_reg_179_60),
        .SS(ap_rst_n_inv),
        .Threshold_l224_U0_ap_start(Threshold_l224_U0_ap_start),
        .Threshold_l224_U0_src_cols_V_read(Threshold_l224_U0_src_cols_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_s_cols_V_c_empty_n(img_s_cols_V_c_empty_n),
        .img_s_rows_V_c_full_n(img_s_rows_V_c_full_n),
        .\int_rows_reg[15] (rows),
        .internal_full_n_reg_0(min_h_c_U_n_0),
        .max_s_c_empty_n(max_s_c_empty_n),
        .min_s_c_empty_n(min_s_c_empty_n),
        .out(img_s_rows_V_c_dout));
  m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_28 img_v_1_data_stream_s_U
       (.And_3_U0_src_2_data_stream_V_read(And_3_U0_src_2_data_stream_V_read),
        .\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_62 ),
        .\SRL_SIG_reg[1]_1 (\SRL_SIG_reg[1]_61 ),
        .SS(ap_rst_n_inv),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone_51),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg(Threshold_l_U0_n_1),
        .ap_rst_n(ap_rst_n),
        .exitcond_i_reg_287_pp0_iter1_reg(exitcond_i_reg_287_pp0_iter1_reg_52),
        .img_v_1_data_stream_s_empty_n(img_v_1_data_stream_s_empty_n),
        .img_v_1_data_stream_s_full_n(img_v_1_data_stream_s_full_n),
        .internal_empty_n_reg_0(Threshold_l_U0_n_16),
        .internal_empty_n_reg_1(Threshold_l_U0_n_12),
        .mOutPtr110_out(mOutPtr110_out_46),
        .\mOutPtr_reg[0]_0 (img_v_1_data_stream_s_U_n_5),
        .\mOutPtr_reg[1]_0 (img_v_1_data_stream_s_U_n_4),
        .\ult4_reg_301_reg[0] (Threshold_l_U0_n_13));
  m3_for_arty_a7_threshold2_0_1_fifo_w16_d6_A_29 img_v_cols_V_c_U
       (.Q(cols),
        .SS(ap_rst_n_inv),
        .Threshold_l_U0_src_cols_V_read(Threshold_l_U0_src_cols_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_v_cols_V_c_empty_n(img_v_cols_V_c_empty_n),
        .img_v_cols_V_c_full_n(img_v_cols_V_c_full_n),
        .internal_full_n_reg_0(min_h_c_U_n_0),
        .out(img_v_cols_V_c_dout));
  m3_for_arty_a7_threshold2_0_1_fifo_w8_d2_A_30 img_v_data_stream_0_U
       (.D(img_3_data_stream_2_dout),
        .SS(ap_rst_n_inv),
        .Split_U0_src_data_stream_1_V_read(Split_U0_src_data_stream_1_V_read),
        .Threshold_l_U0_src_data_stream_V_read(Threshold_l_U0_src_data_stream_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_v_data_stream_0_empty_n(img_v_data_stream_0_empty_n),
        .img_v_data_stream_0_full_n(img_v_data_stream_0_full_n),
        .internal_empty_n_reg_0(Threshold_l_U0_n_9),
        .internal_empty_n_reg_1(Threshold_l_U0_n_15),
        .mOutPtr110_out(mOutPtr110_out_47),
        .\mOutPtr_reg[1]_0 (img_v_data_stream_0_U_n_0),
        .\p_thresh_max_reg_258_reg[7] (p_thresh_max_reg_258_44),
        .\p_thresh_min_reg_263_reg[7] (p_thresh_min_reg_263_43),
        .ult4_fu_228_p2(ult4_fu_228_p2_63),
        .ult_fu_223_p2(ult_fu_223_p2_64));
  m3_for_arty_a7_threshold2_0_1_fifo_w16_d6_A_31 img_v_rows_V_c_U
       (.Q({ap_CS_fsm_state6_49,Threshold_l_U0_n_6}),
        .SR(t_V_reg_179_65),
        .SS(ap_rst_n_inv),
        .Threshold_l_U0_ap_start(Threshold_l_U0_ap_start),
        .Threshold_l_U0_src_cols_V_read(Threshold_l_U0_src_cols_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_hls_rows_V_c_full_n(img_hls_rows_V_c_full_n),
        .img_s_cols_V_c_full_n(img_s_cols_V_c_full_n),
        .img_v_cols_V_c_empty_n(img_v_cols_V_c_empty_n),
        .img_v_cols_V_c_full_n(img_v_cols_V_c_full_n),
        .\int_rows_reg[15] (rows),
        .internal_full_n_reg_0(min_h_c_U_n_0),
        .\mOutPtr_reg[0]_0 (img_v_rows_V_c_U_n_0),
        .max_v_c_empty_n(max_v_c_empty_n),
        .min_v_c_empty_n(min_v_c_empty_n),
        .out(img_v_rows_V_c_dout));
  m3_for_arty_a7_threshold2_0_1_fifo_w8_d6_A max_h_c_U
       (.Q(max_h),
        .SS(ap_rst_n_inv),
        .Threshold_l223_U0_src_cols_V_read(Threshold_l223_U0_src_cols_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_full_n_reg_0(min_h_c_U_n_0),
        .max_h_c_empty_n(max_h_c_empty_n),
        .max_h_c_full_n(max_h_c_full_n),
        .out(max_h_c_dout));
  m3_for_arty_a7_threshold2_0_1_fifo_w8_d6_A_32 max_s_c_U
       (.Q(max_s),
        .SS(ap_rst_n_inv),
        .Threshold_l224_U0_src_cols_V_read(Threshold_l224_U0_src_cols_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_full_n_reg_0(min_h_c_U_n_0),
        .max_s_c_empty_n(max_s_c_empty_n),
        .max_s_c_full_n(max_s_c_full_n),
        .out(max_s_c_dout));
  m3_for_arty_a7_threshold2_0_1_fifo_w8_d6_A_33 max_v_c_U
       (.Q(max_v),
        .SS(ap_rst_n_inv),
        .Threshold_l_U0_src_cols_V_read(Threshold_l_U0_src_cols_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_full_n_reg_0(min_h_c_U_n_0),
        .max_v_c_empty_n(max_v_c_empty_n),
        .max_v_c_full_n(max_v_c_full_n),
        .out(max_v_c_dout));
  m3_for_arty_a7_threshold2_0_1_fifo_w8_d6_A_34 min_h_c_U
       (.Q(min_h),
        .SS(ap_rst_n_inv),
        .Threshold_l223_U0_src_cols_V_read(Threshold_l223_U0_src_cols_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_Block_Mat_exit841_pr_U0_ap_ready_reg(threshold2_AXILiteS_s_axi_U_n_7),
        .img_0_cols_V_c_full_n(img_0_cols_V_c_full_n),
        .img_0_rows_V_c_full_n(img_0_rows_V_c_full_n),
        .img_2_cols_V_c_full_n(img_2_cols_V_c_full_n),
        .img_2_rows_V_c_full_n(img_2_rows_V_c_full_n),
        .img_dilate_cols_V_c_full_n(img_dilate_cols_V_c_full_n),
        .img_dilate_rows_V_c_full_n(img_dilate_rows_V_c_full_n),
        .img_erode_cols_V_c_full_n(img_erode_cols_V_c_full_n),
        .img_erode_rows_V_c_full_n(img_erode_rows_V_c_full_n),
        .img_h_rows_V_c_full_n(img_h_rows_V_c_full_n),
        .img_hls_cols_V_c_full_n(img_hls_cols_V_c_full_n),
        .internal_empty_n_reg_0(min_h_c_U_n_1),
        .internal_empty_n_reg_1(min_h_c_U_n_2),
        .internal_full_n_reg_0(img_h_cols_V_c_U_n_0),
        .internal_full_n_reg_1(img_v_rows_V_c_U_n_0),
        .internal_full_n_reg_2(img_0_rows_V_c_U_n_0),
        .\mOutPtr_reg[0]_0 (min_h_c_U_n_0),
        .\mOutPtr_reg[2]_0 (min_h_c_U_n_3),
        .\mOutPtr_reg[2]_1 (min_h_c_U_n_4),
        .max_h_c_full_n(max_h_c_full_n),
        .max_s_c_full_n(max_s_c_full_n),
        .min_h_c_empty_n(min_h_c_empty_n),
        .min_s_c_full_n(min_s_c_full_n),
        .out(min_h_c_dout));
  m3_for_arty_a7_threshold2_0_1_fifo_w8_d6_A_35 min_s_c_U
       (.Q(min_s),
        .SS(ap_rst_n_inv),
        .Threshold_l224_U0_src_cols_V_read(Threshold_l224_U0_src_cols_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_full_n_reg_0(min_h_c_U_n_0),
        .min_s_c_empty_n(min_s_c_empty_n),
        .min_s_c_full_n(min_s_c_full_n),
        .out(min_s_c_dout));
  m3_for_arty_a7_threshold2_0_1_fifo_w8_d6_A_36 min_v_c_U
       (.Q(min_v),
        .SS(ap_rst_n_inv),
        .Threshold_l_U0_src_cols_V_read(Threshold_l_U0_src_cols_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_full_n_reg_0(min_h_c_U_n_0),
        .min_v_c_empty_n(min_v_c_empty_n),
        .min_v_c_full_n(min_v_c_full_n),
        .out(min_v_c_dout));
  m3_for_arty_a7_threshold2_0_1_start_for_And_3_U0 start_for_And_3_U0_U
       (.And_3_U0_ap_ready(And_3_U0_ap_ready),
        .And_3_U0_ap_start(And_3_U0_ap_start),
        .CO(exitcond7_i_fu_231_p2),
        .Q(ap_CS_fsm_state2),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .mOutPtr110_out(mOutPtr110_out),
        .start_for_And_3_U0_full_n(start_for_And_3_U0_full_n),
        .start_for_CvtColor_U0_full_n(start_for_CvtColor_U0_full_n),
        .start_for_Erode_U0_full_n(start_for_Erode_U0_full_n),
        .start_for_Threshold_l_U0_full_n(start_for_Threshold_l_U0_full_n),
        .start_once_reg_reg(start_for_And_3_U0_U_n_2),
        .start_once_reg_reg_0(threshold2_AXILiteS_s_axi_U_n_12));
  m3_for_arty_a7_threshold2_0_1_start_for_CvtColovdy start_for_CvtColovdy_U
       (.CO(exitcond1_fu_246_p2),
        .CvtColor_U0_ap_ready(CvtColor_U0_ap_ready),
        .CvtColor_U0_ap_start(CvtColor_U0_ap_start),
        .Q(ap_CS_fsm_state2_3),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .mOutPtr110_out(mOutPtr110_out_4),
        .start_for_CvtColor_U0_full_n(start_for_CvtColor_U0_full_n),
        .start_once_reg_reg(threshold2_AXILiteS_s_axi_U_n_12));
  m3_for_arty_a7_threshold2_0_1_start_for_Dilate_U0 start_for_Dilate_U0_U
       (.And_3_U0_ap_start(And_3_U0_ap_start),
        .CO(exitcond389_i_i_i_fu_328_p2),
        .Dilate_U0_ap_start(Dilate_U0_ap_start),
        .Q(ap_CS_fsm_state2_15),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dst_cols_V_read_reg_270_reg[0] (start_for_Dilate_U0_U_n_0),
        .start_for_Dilate_U0_full_n(start_for_Dilate_U0_full_n),
        .start_once_reg(start_once_reg_2));
  m3_for_arty_a7_threshold2_0_1_start_for_Erode_U0 start_for_Erode_U0_U
       (.CO(exitcond389_i_i_i_fu_328_p2_20),
        .CvtColor_U0_ap_start(CvtColor_U0_ap_start),
        .Dilate_U0_ap_start(Dilate_U0_ap_start),
        .Erode_U0_ap_ready(Erode_U0_ap_ready),
        .Erode_U0_ap_start(Erode_U0_ap_start),
        .GaussianBlur_U0_ap_start(GaussianBlur_U0_ap_start),
        .Q({ap_CS_fsm_state2_19,Erode_U0_n_18}),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[0] (CvtColor_U0_n_14),
        .\ap_CS_fsm_reg[0]_0 (Dilate_U0_n_2),
        .\ap_CS_fsm_reg[0]_1 (Split_U0_n_10),
        .\ap_CS_fsm_reg[0]_2 (GaussianBlur_U0_n_56),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .int_ap_idle_reg(start_for_Erode_U0_U_n_2),
        .mOutPtr110_out(mOutPtr110_out_16),
        .start_for_Erode_U0_full_n(start_for_Erode_U0_full_n),
        .start_once_reg_reg(threshold2_AXILiteS_s_axi_U_n_12));
  m3_for_arty_a7_threshold2_0_1_start_for_GaussiaAem start_for_GaussiaAem_U
       (.GaussianBlur_U0_ap_ready(GaussianBlur_U0_ap_ready),
        .GaussianBlur_U0_ap_start(GaussianBlur_U0_ap_start),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_reg_AXIvideo2Mat_U0_ap_ready(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .start_for_GaussianBlur_U0_full_n(start_for_GaussianBlur_U0_full_n),
        .start_once_reg(start_once_reg_0));
  m3_for_arty_a7_threshold2_0_1_start_for_Mat2AXIzec start_for_Mat2AXIzec_U
       (.CO(exitcond6_i_fu_207_p2),
        .Mat2AXIvideo_U0_ap_done(Mat2AXIvideo_U0_ap_done),
        .Mat2AXIvideo_U0_ap_start(Mat2AXIvideo_U0_ap_start),
        .Q(Mat2AXIvideo_U0_n_4),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[0] (start_for_Mat2AXIzec_U_n_2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .i_V_reg_2730(i_V_reg_2730),
        .img_erode_cols_V_c_empty_n(img_erode_cols_V_c_empty_n),
        .img_erode_rows_V_c_empty_n(img_erode_rows_V_c_empty_n),
        .internal_empty_n_reg_0(Mat2AXIvideo_U0_n_11),
        .internal_full_n_reg_0(start_for_Mat2AXIzec_U_n_3),
        .start_for_Mat2AXIvideo_U0_full_n(start_for_Mat2AXIvideo_U0_full_n),
        .start_once_reg_reg(threshold2_AXILiteS_s_axi_U_n_12));
  m3_for_arty_a7_threshold2_0_1_start_for_Split_U0 start_for_Split_U0_U
       (.CO(exitcond5_i_fu_238_p2),
        .Q(ap_CS_fsm_state2_26),
        .SS(ap_rst_n_inv),
        .Split_U0_ap_ready(Split_U0_ap_ready),
        .Split_U0_ap_start(Split_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .mOutPtr110_out(mOutPtr110_out_25),
        .start_for_Mat2AXIvideo_U0_full_n(start_for_Mat2AXIvideo_U0_full_n),
        .start_for_Split_U0_full_n(start_for_Split_U0_full_n),
        .start_for_Threshold_l223_U0_full_n(start_for_Threshold_l223_U0_full_n),
        .start_for_Threshold_l224_U0_full_n(start_for_Threshold_l224_U0_full_n),
        .start_once_reg_reg(start_for_Split_U0_U_n_2),
        .start_once_reg_reg_0(threshold2_AXILiteS_s_axi_U_n_12));
  m3_for_arty_a7_threshold2_0_1_start_for_ThreshowdI start_for_ThreshowdI_U
       (.CO(exitcond4_i_fu_201_p2),
        .Q({ap_CS_fsm_state2_30,Threshold_l223_U0_n_6}),
        .SS(ap_rst_n_inv),
        .Threshold_l223_U0_ap_ready(Threshold_l223_U0_ap_ready),
        .Threshold_l223_U0_ap_start(Threshold_l223_U0_ap_start),
        .Threshold_l224_U0_ap_start(Threshold_l224_U0_ap_start),
        .\ap_CS_fsm_reg[0] (Threshold_l224_U0_n_6),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .int_ap_idle_reg(start_for_ThreshowdI_U_n_2),
        .mOutPtr110_out(mOutPtr110_out_27),
        .start_for_Threshold_l223_U0_full_n(start_for_Threshold_l223_U0_full_n),
        .start_once_reg_reg(threshold2_AXILiteS_s_axi_U_n_12));
  m3_for_arty_a7_threshold2_0_1_start_for_ThreshoxdS start_for_ThreshoxdS_U
       (.CO(exitcond4_i_fu_201_p2_40),
        .Q(ap_CS_fsm_state2_38),
        .SS(ap_rst_n_inv),
        .Threshold_l224_U0_ap_ready(Threshold_l224_U0_ap_ready),
        .Threshold_l224_U0_ap_start(Threshold_l224_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .mOutPtr110_out(mOutPtr110_out_35),
        .start_for_Threshold_l224_U0_full_n(start_for_Threshold_l224_U0_full_n),
        .start_once_reg_reg(threshold2_AXILiteS_s_axi_U_n_12));
  m3_for_arty_a7_threshold2_0_1_start_for_Threshoyd2 start_for_Threshoyd2_U
       (.CO(exitcond4_i_fu_201_p2_50),
        .Q(ap_CS_fsm_state2_48),
        .SS(ap_rst_n_inv),
        .Threshold_l_U0_ap_ready(Threshold_l_U0_ap_ready),
        .Threshold_l_U0_ap_start(Threshold_l_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .mOutPtr110_out(mOutPtr110_out_45),
        .start_for_Threshold_l_U0_full_n(start_for_Threshold_l_U0_full_n),
        .start_once_reg_reg(threshold2_AXILiteS_s_axi_U_n_12));
  m3_for_arty_a7_threshold2_0_1_threshold2_AXILiteS_s_axi threshold2_AXILiteS_s_axi_U
       (.CO(exitcond6_i_fu_207_p2),
        .\FSM_onehot_rstate_reg[1]_0 (Mat2AXIvideo_U0_n_1),
        .Q(rows),
        .\SRL_SIG_reg[0][15] (cols),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_AXIvideo2Mat_U0_ap_ready(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .ap_sync_reg_Block_Mat_exit841_pr_U0_ap_ready_reg(ap_sync_reg_Block_Mat_exit841_pr_U0_ap_ready_reg_n_0),
        .i_V_reg_2730(i_V_reg_2730),
        .int_ap_done(int_ap_done),
        .int_ap_done_reg_0(threshold2_AXILiteS_s_axi_U_n_11),
        .int_ap_idle_reg_0(threshold2_AXILiteS_s_axi_U_n_10),
        .\int_max_h_reg[7]_0 (max_h),
        .\int_max_s_reg[7]_0 (max_s),
        .\int_max_v_reg[7]_0 (max_v),
        .\int_min_h_reg[7]_0 (min_h),
        .\int_min_s_reg[7]_0 (min_s),
        .\int_min_v_reg[7]_0 (min_v),
        .internal_full_n_reg(start_for_And_3_U0_U_n_2),
        .internal_full_n_reg_0(start_for_Split_U0_U_n_2),
        .internal_full_n_reg_1(min_h_c_U_n_0),
        .interrupt(interrupt),
        .\mOutPtr_reg[0] (threshold2_AXILiteS_s_axi_U_n_12),
        .out({s_axi_AXILiteS_BVALID,s_axi_AXILiteS_WREADY,s_axi_AXILiteS_AWREADY}),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_RDATA(\^s_axi_AXILiteS_RDATA ),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RVALID({s_axi_AXILiteS_RVALID,s_axi_AXILiteS_ARREADY}),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA[15:0]),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB[1:0]),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID),
        .start_for_GaussianBlur_U0_full_n(start_for_GaussianBlur_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_0(start_once_reg_0),
        .start_once_reg_reg(threshold2_AXILiteS_s_axi_U_n_7),
        .start_once_reg_reg_0(threshold2_AXILiteS_s_axi_U_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_117_reg_1116[1]_i_10 
       (.I0(p_0_in_18),
        .O(\tmp_117_reg_1116[1]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_134_reg_1116[1]_i_10 
       (.I0(p_0_in),
        .O(\tmp_134_reg_1116[1]_i_10_n_0 ));
endmodule

(* ORIG_REF_NAME = "threshold2_AXILiteS_s_axi" *) 
module m3_for_arty_a7_threshold2_0_1_threshold2_AXILiteS_s_axi
   (out,
    s_axi_AXILiteS_RVALID,
    SS,
    int_ap_done,
    start_once_reg_reg,
    ap_start,
    start_once_reg_reg_0,
    int_ap_idle_reg_0,
    int_ap_done_reg_0,
    \mOutPtr_reg[0] ,
    Q,
    \SRL_SIG_reg[0][15] ,
    \int_max_h_reg[7]_0 ,
    \int_min_h_reg[7]_0 ,
    \int_max_s_reg[7]_0 ,
    \int_min_s_reg[7]_0 ,
    \int_max_v_reg[7]_0 ,
    \int_min_v_reg[7]_0 ,
    s_axi_AXILiteS_RDATA,
    interrupt,
    ap_clk,
    \FSM_onehot_rstate_reg[1]_0 ,
    ap_idle,
    ap_sync_ready,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    ap_sync_reg_Block_Mat_exit841_pr_U0_ap_ready_reg,
    start_once_reg,
    internal_full_n_reg,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
    start_for_GaussianBlur_U0_full_n,
    start_once_reg_0,
    ap_rst_n,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_AWADDR,
    i_V_reg_2730,
    CO,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_BREADY);
  output [2:0]out;
  output [1:0]s_axi_AXILiteS_RVALID;
  output [0:0]SS;
  output int_ap_done;
  output start_once_reg_reg;
  output ap_start;
  output start_once_reg_reg_0;
  output int_ap_idle_reg_0;
  output int_ap_done_reg_0;
  output \mOutPtr_reg[0] ;
  output [15:0]Q;
  output [15:0]\SRL_SIG_reg[0][15] ;
  output [7:0]\int_max_h_reg[7]_0 ;
  output [7:0]\int_min_h_reg[7]_0 ;
  output [7:0]\int_max_s_reg[7]_0 ;
  output [7:0]\int_min_s_reg[7]_0 ;
  output [7:0]\int_max_v_reg[7]_0 ;
  output [7:0]\int_min_v_reg[7]_0 ;
  output [15:0]s_axi_AXILiteS_RDATA;
  output interrupt;
  input ap_clk;
  input \FSM_onehot_rstate_reg[1]_0 ;
  input ap_idle;
  input ap_sync_ready;
  input [15:0]s_axi_AXILiteS_WDATA;
  input [1:0]s_axi_AXILiteS_WSTRB;
  input ap_sync_reg_Block_Mat_exit841_pr_U0_ap_ready_reg;
  input start_once_reg;
  input internal_full_n_reg;
  input internal_full_n_reg_0;
  input internal_full_n_reg_1;
  input ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  input start_for_GaussianBlur_U0_full_n;
  input start_once_reg_0;
  input ap_rst_n;
  input s_axi_AXILiteS_ARVALID;
  input [6:0]s_axi_AXILiteS_ARADDR;
  input [6:0]s_axi_AXILiteS_AWADDR;
  input i_V_reg_2730;
  input [0:0]CO;
  input s_axi_AXILiteS_RREADY;
  input s_axi_AXILiteS_AWVALID;
  input s_axi_AXILiteS_WVALID;
  input s_axi_AXILiteS_BREADY;

  wire [0:0]CO;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_rstate_reg_n_0_[0] ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_wstate_reg_n_0_[0] ;
  wire [15:0]Q;
  wire [15:0]\SRL_SIG_reg[0][15] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  wire ap_sync_reg_Block_Mat_exit841_pr_U0_ap_ready_reg;
  wire ar_hs;
  wire [7:7]data0;
  wire i_V_reg_2730;
  wire int_ap_done;
  wire int_ap_done_reg_0;
  wire int_ap_idle;
  wire int_ap_idle_reg_0;
  wire int_ap_ready;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_0;
  wire int_ap_start_i_3_n_0;
  wire int_auto_restart_i_1_n_0;
  wire [15:0]int_cols0;
  wire \int_cols[15]_i_1_n_0 ;
  wire int_gie_i_1_n_0;
  wire int_gie_i_2_n_0;
  wire int_gie_reg_n_0;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier[1]_i_2_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[0]_i_4_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire [7:0]int_max_h0;
  wire \int_max_h[7]_i_1_n_0 ;
  wire [7:0]\int_max_h_reg[7]_0 ;
  wire [7:0]int_max_s0;
  wire \int_max_s[7]_i_1_n_0 ;
  wire [7:0]\int_max_s_reg[7]_0 ;
  wire [7:0]int_max_v0;
  wire \int_max_v[7]_i_1_n_0 ;
  wire [7:0]\int_max_v_reg[7]_0 ;
  wire [7:0]int_min_h0;
  wire \int_min_h[7]_i_1_n_0 ;
  wire [7:0]\int_min_h_reg[7]_0 ;
  wire [7:0]int_min_s0;
  wire \int_min_s[7]_i_1_n_0 ;
  wire [7:0]\int_min_s_reg[7]_0 ;
  wire [7:0]int_min_v0;
  wire \int_min_v[7]_i_1_n_0 ;
  wire [7:0]\int_min_v_reg[7]_0 ;
  wire [15:0]int_rows0;
  wire \int_rows[15]_i_3_n_0 ;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire interrupt;
  wire \mOutPtr_reg[0] ;
  (* RTL_KEEP = "yes" *) wire [2:0]out;
  wire p_0_in;
  wire p_0_in0;
  wire p_1_in;
  wire [1:1]rdata;
  wire \rdata[0]_i_1_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[0]_i_4_n_0 ;
  wire \rdata[0]_i_5_n_0 ;
  wire \rdata[0]_i_6_n_0 ;
  wire \rdata[0]_i_7_n_0 ;
  wire \rdata[0]_i_8_n_0 ;
  wire \rdata[10]_i_1_n_0 ;
  wire \rdata[11]_i_1_n_0 ;
  wire \rdata[12]_i_1_n_0 ;
  wire \rdata[13]_i_1_n_0 ;
  wire \rdata[14]_i_1_n_0 ;
  wire \rdata[15]_i_1_n_0 ;
  wire \rdata[15]_i_3_n_0 ;
  wire \rdata[15]_i_4_n_0 ;
  wire \rdata[1]_i_1_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[1]_i_4_n_0 ;
  wire \rdata[1]_i_5_n_0 ;
  wire \rdata[1]_i_6_n_0 ;
  wire \rdata[1]_i_7_n_0 ;
  wire \rdata[1]_i_8_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[2]_i_3_n_0 ;
  wire \rdata[2]_i_4_n_0 ;
  wire \rdata[2]_i_5_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[3]_i_3_n_0 ;
  wire \rdata[3]_i_4_n_0 ;
  wire \rdata[3]_i_5_n_0 ;
  wire \rdata[4]_i_2_n_0 ;
  wire \rdata[4]_i_3_n_0 ;
  wire \rdata[4]_i_4_n_0 ;
  wire \rdata[4]_i_5_n_0 ;
  wire \rdata[5]_i_2_n_0 ;
  wire \rdata[5]_i_3_n_0 ;
  wire \rdata[5]_i_4_n_0 ;
  wire \rdata[5]_i_5_n_0 ;
  wire \rdata[6]_i_2_n_0 ;
  wire \rdata[6]_i_3_n_0 ;
  wire \rdata[6]_i_4_n_0 ;
  wire \rdata[6]_i_5_n_0 ;
  wire \rdata[7]_i_1_n_0 ;
  wire \rdata[7]_i_3_n_0 ;
  wire \rdata[7]_i_4_n_0 ;
  wire \rdata[7]_i_5_n_0 ;
  wire \rdata[7]_i_6_n_0 ;
  wire \rdata[8]_i_1_n_0 ;
  wire \rdata[9]_i_1_n_0 ;
  wire \rdata_reg[0]_i_2_n_0 ;
  wire \rdata_reg[2]_i_1_n_0 ;
  wire \rdata_reg[3]_i_1_n_0 ;
  wire \rdata_reg[4]_i_1_n_0 ;
  wire \rdata_reg[5]_i_1_n_0 ;
  wire \rdata_reg[6]_i_1_n_0 ;
  wire \rdata_reg[7]_i_2_n_0 ;
  wire [6:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARVALID;
  wire [6:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire [15:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  (* RTL_KEEP = "yes" *) wire [1:0]s_axi_AXILiteS_RVALID;
  wire [15:0]s_axi_AXILiteS_WDATA;
  wire [1:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire start_for_GaussianBlur_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_0;
  wire start_once_reg_reg;
  wire start_once_reg_reg_0;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;

  LUT1 #(
    .INIT(2'h1)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_1 
       (.I0(ap_rst_n),
        .O(SS));
  LUT4 #(
    .INIT(16'hF747)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(s_axi_AXILiteS_RVALID[0]),
        .I2(s_axi_AXILiteS_RVALID[1]),
        .I3(s_axi_AXILiteS_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h88F8)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(s_axi_AXILiteS_RVALID[0]),
        .I2(s_axi_AXILiteS_RVALID[1]),
        .I3(s_axi_AXILiteS_RREADY),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_rstate_reg_n_0_[0] ),
        .S(SS));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RVALID[0]),
        .R(SS));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RVALID[1]),
        .R(SS));
  LUT5 #(
    .INIT(32'h888BFF8B)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_AXILiteS_BREADY),
        .I1(out[2]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(s_axi_AXILiteS_AWVALID),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_AXILiteS_AWVALID),
        .I1(out[0]),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(out[1]),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_AXILiteS_WVALID),
        .I1(out[1]),
        .I2(s_axi_AXILiteS_BREADY),
        .I3(out[2]),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_wstate_reg_n_0_[0] ),
        .S(SS));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(out[0]),
        .R(SS));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(out[1]),
        .R(SS));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(out[2]),
        .R(SS));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    int_ap_done_i_2
       (.I0(s_axi_AXILiteS_ARADDR[6]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[5]),
        .I3(\rdata[0]_i_4_n_0 ),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(int_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate_reg[1]_0 ),
        .Q(int_ap_done),
        .R(SS));
  LUT4 #(
    .INIT(16'h4440)) 
    int_ap_idle_i_3
       (.I0(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .I1(ap_start),
        .I2(start_for_GaussianBlur_U0_full_n),
        .I3(start_once_reg_0),
        .O(int_ap_idle_reg_0));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(int_ap_idle),
        .R(SS));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_ready),
        .Q(int_ap_ready),
        .R(SS));
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(data0),
        .I1(ap_sync_ready),
        .I2(int_ap_start3_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    int_ap_start_i_2
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(int_ap_start_i_3_n_0),
        .I5(\waddr_reg_n_0_[3] ),
        .O(int_ap_start3_out));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    int_ap_start_i_3
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(out[1]),
        .I3(s_axi_AXILiteS_WVALID),
        .I4(\waddr_reg_n_0_[1] ),
        .I5(\waddr_reg_n_0_[2] ),
        .O(int_ap_start_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(SS));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_auto_restart_i_1
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(s_axi_AXILiteS_WSTRB[0]),
        .I4(data0),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(data0),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][15] [0]),
        .O(int_cols0[0]));
  (* SOFT_HLUTNM = "soft_lutpair667" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[10]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\SRL_SIG_reg[0][15] [10]),
        .O(int_cols0[10]));
  (* SOFT_HLUTNM = "soft_lutpair667" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[11]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\SRL_SIG_reg[0][15] [11]),
        .O(int_cols0[11]));
  (* SOFT_HLUTNM = "soft_lutpair669" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[12]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\SRL_SIG_reg[0][15] [12]),
        .O(int_cols0[12]));
  (* SOFT_HLUTNM = "soft_lutpair669" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[13]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\SRL_SIG_reg[0][15] [13]),
        .O(int_cols0[13]));
  (* SOFT_HLUTNM = "soft_lutpair671" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[14]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\SRL_SIG_reg[0][15] [14]),
        .O(int_cols0[14]));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \int_cols[15]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\int_rows[15]_i_3_n_0 ),
        .I4(\waddr_reg_n_0_[2] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\int_cols[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair671" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[15]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[15]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\SRL_SIG_reg[0][15] [15]),
        .O(int_cols0[15]));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][15] [1]),
        .O(int_cols0[1]));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][15] [2]),
        .O(int_cols0[2]));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][15] [3]),
        .O(int_cols0[3]));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][15] [4]),
        .O(int_cols0[4]));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][15] [5]),
        .O(int_cols0[5]));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][15] [6]),
        .O(int_cols0[6]));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[7]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][15] [7]),
        .O(int_cols0[7]));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[8]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\SRL_SIG_reg[0][15] [8]),
        .O(int_cols0[8]));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[9]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\SRL_SIG_reg[0][15] [9]),
        .O(int_cols0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[0] 
       (.C(ap_clk),
        .CE(\int_cols[15]_i_1_n_0 ),
        .D(int_cols0[0]),
        .Q(\SRL_SIG_reg[0][15] [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[10] 
       (.C(ap_clk),
        .CE(\int_cols[15]_i_1_n_0 ),
        .D(int_cols0[10]),
        .Q(\SRL_SIG_reg[0][15] [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[11] 
       (.C(ap_clk),
        .CE(\int_cols[15]_i_1_n_0 ),
        .D(int_cols0[11]),
        .Q(\SRL_SIG_reg[0][15] [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[12] 
       (.C(ap_clk),
        .CE(\int_cols[15]_i_1_n_0 ),
        .D(int_cols0[12]),
        .Q(\SRL_SIG_reg[0][15] [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[13] 
       (.C(ap_clk),
        .CE(\int_cols[15]_i_1_n_0 ),
        .D(int_cols0[13]),
        .Q(\SRL_SIG_reg[0][15] [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[14] 
       (.C(ap_clk),
        .CE(\int_cols[15]_i_1_n_0 ),
        .D(int_cols0[14]),
        .Q(\SRL_SIG_reg[0][15] [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[15] 
       (.C(ap_clk),
        .CE(\int_cols[15]_i_1_n_0 ),
        .D(int_cols0[15]),
        .Q(\SRL_SIG_reg[0][15] [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[1] 
       (.C(ap_clk),
        .CE(\int_cols[15]_i_1_n_0 ),
        .D(int_cols0[1]),
        .Q(\SRL_SIG_reg[0][15] [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[2] 
       (.C(ap_clk),
        .CE(\int_cols[15]_i_1_n_0 ),
        .D(int_cols0[2]),
        .Q(\SRL_SIG_reg[0][15] [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[3] 
       (.C(ap_clk),
        .CE(\int_cols[15]_i_1_n_0 ),
        .D(int_cols0[3]),
        .Q(\SRL_SIG_reg[0][15] [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[4] 
       (.C(ap_clk),
        .CE(\int_cols[15]_i_1_n_0 ),
        .D(int_cols0[4]),
        .Q(\SRL_SIG_reg[0][15] [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[5] 
       (.C(ap_clk),
        .CE(\int_cols[15]_i_1_n_0 ),
        .D(int_cols0[5]),
        .Q(\SRL_SIG_reg[0][15] [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[6] 
       (.C(ap_clk),
        .CE(\int_cols[15]_i_1_n_0 ),
        .D(int_cols0[6]),
        .Q(\SRL_SIG_reg[0][15] [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[7] 
       (.C(ap_clk),
        .CE(\int_cols[15]_i_1_n_0 ),
        .D(int_cols0[7]),
        .Q(\SRL_SIG_reg[0][15] [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[8] 
       (.C(ap_clk),
        .CE(\int_cols[15]_i_1_n_0 ),
        .D(int_cols0[8]),
        .Q(\SRL_SIG_reg[0][15] [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[9] 
       (.C(ap_clk),
        .CE(\int_cols[15]_i_1_n_0 ),
        .D(int_cols0[9]),
        .Q(\SRL_SIG_reg[0][15] [9]),
        .R(SS));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    int_gie_i_1
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(int_gie_i_2_n_0),
        .I4(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\int_rows[15]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[5] ),
        .O(int_gie_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(SS));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(p_0_in),
        .O(\int_ier[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\int_rows[15]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\waddr_reg_n_0_[4] ),
        .O(\int_ier[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(p_0_in),
        .R(SS));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_0_[0] ),
        .I3(i_V_reg_2730),
        .I4(CO),
        .I5(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_AXILiteS_WSTRB[0]),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\int_isr[0]_i_4_n_0 ),
        .I5(\waddr_reg_n_0_[3] ),
        .O(int_isr6_out));
  LUT5 #(
    .INIT(32'h00000040)) 
    \int_isr[0]_i_4 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(s_axi_AXILiteS_WVALID),
        .I2(out[1]),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[6] ),
        .O(\int_isr[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(int_isr6_out),
        .I2(p_0_in),
        .I3(ap_sync_ready),
        .I4(p_1_in),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(p_1_in),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_h[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_max_h_reg[7]_0 [0]),
        .O(int_max_h0[0]));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_h[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_max_h_reg[7]_0 [1]),
        .O(int_max_h0[1]));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_h[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_max_h_reg[7]_0 [2]),
        .O(int_max_h0[2]));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_h[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_max_h_reg[7]_0 [3]),
        .O(int_max_h0[3]));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_h[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_max_h_reg[7]_0 [4]),
        .O(int_max_h0[4]));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_h[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_max_h_reg[7]_0 [5]),
        .O(int_max_h0[5]));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_h[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_max_h_reg[7]_0 [6]),
        .O(int_max_h0[6]));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \int_max_h[7]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\int_rows[15]_i_3_n_0 ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[3] ),
        .O(\int_max_h[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_h[7]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_max_h_reg[7]_0 [7]),
        .O(int_max_h0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_h_reg[0] 
       (.C(ap_clk),
        .CE(\int_max_h[7]_i_1_n_0 ),
        .D(int_max_h0[0]),
        .Q(\int_max_h_reg[7]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_h_reg[1] 
       (.C(ap_clk),
        .CE(\int_max_h[7]_i_1_n_0 ),
        .D(int_max_h0[1]),
        .Q(\int_max_h_reg[7]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_h_reg[2] 
       (.C(ap_clk),
        .CE(\int_max_h[7]_i_1_n_0 ),
        .D(int_max_h0[2]),
        .Q(\int_max_h_reg[7]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_h_reg[3] 
       (.C(ap_clk),
        .CE(\int_max_h[7]_i_1_n_0 ),
        .D(int_max_h0[3]),
        .Q(\int_max_h_reg[7]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_h_reg[4] 
       (.C(ap_clk),
        .CE(\int_max_h[7]_i_1_n_0 ),
        .D(int_max_h0[4]),
        .Q(\int_max_h_reg[7]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_h_reg[5] 
       (.C(ap_clk),
        .CE(\int_max_h[7]_i_1_n_0 ),
        .D(int_max_h0[5]),
        .Q(\int_max_h_reg[7]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_h_reg[6] 
       (.C(ap_clk),
        .CE(\int_max_h[7]_i_1_n_0 ),
        .D(int_max_h0[6]),
        .Q(\int_max_h_reg[7]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_h_reg[7] 
       (.C(ap_clk),
        .CE(\int_max_h[7]_i_1_n_0 ),
        .D(int_max_h0[7]),
        .Q(\int_max_h_reg[7]_0 [7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_s[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_max_s_reg[7]_0 [0]),
        .O(int_max_s0[0]));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_s[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_max_s_reg[7]_0 [1]),
        .O(int_max_s0[1]));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_s[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_max_s_reg[7]_0 [2]),
        .O(int_max_s0[2]));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_s[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_max_s_reg[7]_0 [3]),
        .O(int_max_s0[3]));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_s[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_max_s_reg[7]_0 [4]),
        .O(int_max_s0[4]));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_s[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_max_s_reg[7]_0 [5]),
        .O(int_max_s0[5]));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_s[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_max_s_reg[7]_0 [6]),
        .O(int_max_s0[6]));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \int_max_s[7]_i_1 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\int_rows[15]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[3] ),
        .O(\int_max_s[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_s[7]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_max_s_reg[7]_0 [7]),
        .O(int_max_s0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_s_reg[0] 
       (.C(ap_clk),
        .CE(\int_max_s[7]_i_1_n_0 ),
        .D(int_max_s0[0]),
        .Q(\int_max_s_reg[7]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_s_reg[1] 
       (.C(ap_clk),
        .CE(\int_max_s[7]_i_1_n_0 ),
        .D(int_max_s0[1]),
        .Q(\int_max_s_reg[7]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_s_reg[2] 
       (.C(ap_clk),
        .CE(\int_max_s[7]_i_1_n_0 ),
        .D(int_max_s0[2]),
        .Q(\int_max_s_reg[7]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_s_reg[3] 
       (.C(ap_clk),
        .CE(\int_max_s[7]_i_1_n_0 ),
        .D(int_max_s0[3]),
        .Q(\int_max_s_reg[7]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_s_reg[4] 
       (.C(ap_clk),
        .CE(\int_max_s[7]_i_1_n_0 ),
        .D(int_max_s0[4]),
        .Q(\int_max_s_reg[7]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_s_reg[5] 
       (.C(ap_clk),
        .CE(\int_max_s[7]_i_1_n_0 ),
        .D(int_max_s0[5]),
        .Q(\int_max_s_reg[7]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_s_reg[6] 
       (.C(ap_clk),
        .CE(\int_max_s[7]_i_1_n_0 ),
        .D(int_max_s0[6]),
        .Q(\int_max_s_reg[7]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_s_reg[7] 
       (.C(ap_clk),
        .CE(\int_max_s[7]_i_1_n_0 ),
        .D(int_max_s0[7]),
        .Q(\int_max_s_reg[7]_0 [7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_v[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_max_v_reg[7]_0 [0]),
        .O(int_max_v0[0]));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_v[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_max_v_reg[7]_0 [1]),
        .O(int_max_v0[1]));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_v[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_max_v_reg[7]_0 [2]),
        .O(int_max_v0[2]));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_v[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_max_v_reg[7]_0 [3]),
        .O(int_max_v0[3]));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_v[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_max_v_reg[7]_0 [4]),
        .O(int_max_v0[4]));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_v[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_max_v_reg[7]_0 [5]),
        .O(int_max_v0[5]));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_v[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_max_v_reg[7]_0 [6]),
        .O(int_max_v0[6]));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \int_max_v[7]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\int_rows[15]_i_3_n_0 ),
        .I5(\waddr_reg_n_0_[3] ),
        .O(\int_max_v[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_v[7]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_max_v_reg[7]_0 [7]),
        .O(int_max_v0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_v_reg[0] 
       (.C(ap_clk),
        .CE(\int_max_v[7]_i_1_n_0 ),
        .D(int_max_v0[0]),
        .Q(\int_max_v_reg[7]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_v_reg[1] 
       (.C(ap_clk),
        .CE(\int_max_v[7]_i_1_n_0 ),
        .D(int_max_v0[1]),
        .Q(\int_max_v_reg[7]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_v_reg[2] 
       (.C(ap_clk),
        .CE(\int_max_v[7]_i_1_n_0 ),
        .D(int_max_v0[2]),
        .Q(\int_max_v_reg[7]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_v_reg[3] 
       (.C(ap_clk),
        .CE(\int_max_v[7]_i_1_n_0 ),
        .D(int_max_v0[3]),
        .Q(\int_max_v_reg[7]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_v_reg[4] 
       (.C(ap_clk),
        .CE(\int_max_v[7]_i_1_n_0 ),
        .D(int_max_v0[4]),
        .Q(\int_max_v_reg[7]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_v_reg[5] 
       (.C(ap_clk),
        .CE(\int_max_v[7]_i_1_n_0 ),
        .D(int_max_v0[5]),
        .Q(\int_max_v_reg[7]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_v_reg[6] 
       (.C(ap_clk),
        .CE(\int_max_v[7]_i_1_n_0 ),
        .D(int_max_v0[6]),
        .Q(\int_max_v_reg[7]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_v_reg[7] 
       (.C(ap_clk),
        .CE(\int_max_v[7]_i_1_n_0 ),
        .D(int_max_v0[7]),
        .Q(\int_max_v_reg[7]_0 [7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_h[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_min_h_reg[7]_0 [0]),
        .O(int_min_h0[0]));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_h[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_min_h_reg[7]_0 [1]),
        .O(int_min_h0[1]));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_h[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_min_h_reg[7]_0 [2]),
        .O(int_min_h0[2]));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_h[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_min_h_reg[7]_0 [3]),
        .O(int_min_h0[3]));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_h[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_min_h_reg[7]_0 [4]),
        .O(int_min_h0[4]));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_h[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_min_h_reg[7]_0 [5]),
        .O(int_min_h0[5]));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_h[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_min_h_reg[7]_0 [6]),
        .O(int_min_h0[6]));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \int_min_h[7]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\int_rows[15]_i_3_n_0 ),
        .I5(\waddr_reg_n_0_[6] ),
        .O(\int_min_h[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_h[7]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_min_h_reg[7]_0 [7]),
        .O(int_min_h0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_h_reg[0] 
       (.C(ap_clk),
        .CE(\int_min_h[7]_i_1_n_0 ),
        .D(int_min_h0[0]),
        .Q(\int_min_h_reg[7]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_h_reg[1] 
       (.C(ap_clk),
        .CE(\int_min_h[7]_i_1_n_0 ),
        .D(int_min_h0[1]),
        .Q(\int_min_h_reg[7]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_h_reg[2] 
       (.C(ap_clk),
        .CE(\int_min_h[7]_i_1_n_0 ),
        .D(int_min_h0[2]),
        .Q(\int_min_h_reg[7]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_h_reg[3] 
       (.C(ap_clk),
        .CE(\int_min_h[7]_i_1_n_0 ),
        .D(int_min_h0[3]),
        .Q(\int_min_h_reg[7]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_h_reg[4] 
       (.C(ap_clk),
        .CE(\int_min_h[7]_i_1_n_0 ),
        .D(int_min_h0[4]),
        .Q(\int_min_h_reg[7]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_h_reg[5] 
       (.C(ap_clk),
        .CE(\int_min_h[7]_i_1_n_0 ),
        .D(int_min_h0[5]),
        .Q(\int_min_h_reg[7]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_h_reg[6] 
       (.C(ap_clk),
        .CE(\int_min_h[7]_i_1_n_0 ),
        .D(int_min_h0[6]),
        .Q(\int_min_h_reg[7]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_h_reg[7] 
       (.C(ap_clk),
        .CE(\int_min_h[7]_i_1_n_0 ),
        .D(int_min_h0[7]),
        .Q(\int_min_h_reg[7]_0 [7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_s[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_min_s_reg[7]_0 [0]),
        .O(int_min_s0[0]));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_s[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_min_s_reg[7]_0 [1]),
        .O(int_min_s0[1]));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_s[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_min_s_reg[7]_0 [2]),
        .O(int_min_s0[2]));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_s[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_min_s_reg[7]_0 [3]),
        .O(int_min_s0[3]));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_s[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_min_s_reg[7]_0 [4]),
        .O(int_min_s0[4]));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_s[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_min_s_reg[7]_0 [5]),
        .O(int_min_s0[5]));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_s[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_min_s_reg[7]_0 [6]),
        .O(int_min_s0[6]));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \int_min_s[7]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\int_rows[15]_i_3_n_0 ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\int_min_s[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_s[7]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_min_s_reg[7]_0 [7]),
        .O(int_min_s0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_s_reg[0] 
       (.C(ap_clk),
        .CE(\int_min_s[7]_i_1_n_0 ),
        .D(int_min_s0[0]),
        .Q(\int_min_s_reg[7]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_s_reg[1] 
       (.C(ap_clk),
        .CE(\int_min_s[7]_i_1_n_0 ),
        .D(int_min_s0[1]),
        .Q(\int_min_s_reg[7]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_s_reg[2] 
       (.C(ap_clk),
        .CE(\int_min_s[7]_i_1_n_0 ),
        .D(int_min_s0[2]),
        .Q(\int_min_s_reg[7]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_s_reg[3] 
       (.C(ap_clk),
        .CE(\int_min_s[7]_i_1_n_0 ),
        .D(int_min_s0[3]),
        .Q(\int_min_s_reg[7]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_s_reg[4] 
       (.C(ap_clk),
        .CE(\int_min_s[7]_i_1_n_0 ),
        .D(int_min_s0[4]),
        .Q(\int_min_s_reg[7]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_s_reg[5] 
       (.C(ap_clk),
        .CE(\int_min_s[7]_i_1_n_0 ),
        .D(int_min_s0[5]),
        .Q(\int_min_s_reg[7]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_s_reg[6] 
       (.C(ap_clk),
        .CE(\int_min_s[7]_i_1_n_0 ),
        .D(int_min_s0[6]),
        .Q(\int_min_s_reg[7]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_s_reg[7] 
       (.C(ap_clk),
        .CE(\int_min_s[7]_i_1_n_0 ),
        .D(int_min_s0[7]),
        .Q(\int_min_s_reg[7]_0 [7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_v[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_min_v_reg[7]_0 [0]),
        .O(int_min_v0[0]));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_v[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_min_v_reg[7]_0 [1]),
        .O(int_min_v0[1]));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_v[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_min_v_reg[7]_0 [2]),
        .O(int_min_v0[2]));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_v[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_min_v_reg[7]_0 [3]),
        .O(int_min_v0[3]));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_v[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_min_v_reg[7]_0 [4]),
        .O(int_min_v0[4]));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_v[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_min_v_reg[7]_0 [5]),
        .O(int_min_v0[5]));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_v[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_min_v_reg[7]_0 [6]),
        .O(int_min_v0[6]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \int_min_v[7]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\int_rows[15]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\int_min_v[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_v[7]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_min_v_reg[7]_0 [7]),
        .O(int_min_v0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_v_reg[0] 
       (.C(ap_clk),
        .CE(\int_min_v[7]_i_1_n_0 ),
        .D(int_min_v0[0]),
        .Q(\int_min_v_reg[7]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_v_reg[1] 
       (.C(ap_clk),
        .CE(\int_min_v[7]_i_1_n_0 ),
        .D(int_min_v0[1]),
        .Q(\int_min_v_reg[7]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_v_reg[2] 
       (.C(ap_clk),
        .CE(\int_min_v[7]_i_1_n_0 ),
        .D(int_min_v0[2]),
        .Q(\int_min_v_reg[7]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_v_reg[3] 
       (.C(ap_clk),
        .CE(\int_min_v[7]_i_1_n_0 ),
        .D(int_min_v0[3]),
        .Q(\int_min_v_reg[7]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_v_reg[4] 
       (.C(ap_clk),
        .CE(\int_min_v[7]_i_1_n_0 ),
        .D(int_min_v0[4]),
        .Q(\int_min_v_reg[7]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_v_reg[5] 
       (.C(ap_clk),
        .CE(\int_min_v[7]_i_1_n_0 ),
        .D(int_min_v0[5]),
        .Q(\int_min_v_reg[7]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_v_reg[6] 
       (.C(ap_clk),
        .CE(\int_min_v[7]_i_1_n_0 ),
        .D(int_min_v0[6]),
        .Q(\int_min_v_reg[7]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_v_reg[7] 
       (.C(ap_clk),
        .CE(\int_min_v[7]_i_1_n_0 ),
        .D(int_min_v0[7]),
        .Q(\int_min_v_reg[7]_0 [7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[0]),
        .O(int_rows0[0]));
  (* SOFT_HLUTNM = "soft_lutpair668" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[10]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[10]),
        .O(int_rows0[10]));
  (* SOFT_HLUTNM = "soft_lutpair668" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[11]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[11]),
        .O(int_rows0[11]));
  (* SOFT_HLUTNM = "soft_lutpair670" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[12]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[12]),
        .O(int_rows0[12]));
  (* SOFT_HLUTNM = "soft_lutpair670" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[13]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[13]),
        .O(int_rows0[13]));
  (* SOFT_HLUTNM = "soft_lutpair672" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[14]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[14]),
        .O(int_rows0[14]));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \int_rows[15]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\int_rows[15]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[6] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[3] ),
        .O(p_0_in0));
  (* SOFT_HLUTNM = "soft_lutpair672" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[15]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[15]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[15]),
        .O(int_rows0[15]));
  LUT4 #(
    .INIT(16'h0040)) 
    \int_rows[15]_i_3 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(out[1]),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(\waddr_reg_n_0_[1] ),
        .O(\int_rows[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[1]),
        .O(int_rows0[1]));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[2]),
        .O(int_rows0[2]));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[3]),
        .O(int_rows0[3]));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[4]),
        .O(int_rows0[4]));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[5]),
        .O(int_rows0[5]));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[6]),
        .O(int_rows0[6]));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[7]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[7]),
        .O(int_rows0[7]));
  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[8]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[8]),
        .O(int_rows0[8]));
  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[9]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[9]),
        .O(int_rows0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[0]),
        .Q(Q[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[10] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[10]),
        .Q(Q[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[11] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[11]),
        .Q(Q[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[12] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[12]),
        .Q(Q[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[13] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[13]),
        .Q(Q[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[14] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[14]),
        .Q(Q[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[15] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[15]),
        .Q(Q[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[1] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[1]),
        .Q(Q[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[2] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[2]),
        .Q(Q[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[3] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[3]),
        .Q(Q[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[4] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[4]),
        .Q(Q[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[5] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[5]),
        .Q(Q[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[6] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[6]),
        .Q(Q[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[7] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[7]),
        .Q(Q[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[8] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[8]),
        .Q(Q[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[9] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[9]),
        .Q(Q[9]),
        .R(SS));
  LUT3 #(
    .INIT(8'hE0)) 
    interrupt_INST_0
       (.I0(p_1_in),
        .I1(\int_isr_reg_n_0_[0] ),
        .I2(int_gie_reg_n_0),
        .O(interrupt));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[3]_i_3__20 
       (.I0(start_once_reg_reg),
        .I1(start_once_reg),
        .O(\mOutPtr_reg[0] ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[0]_i_1 
       (.I0(\rdata_reg[0]_i_2_n_0 ),
        .I1(s_axi_AXILiteS_ARADDR[2]),
        .I2(\rdata[0]_i_3_n_0 ),
        .I3(\rdata[0]_i_4_n_0 ),
        .I4(ar_hs),
        .I5(s_axi_AXILiteS_RDATA[0]),
        .O(\rdata[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \rdata[0]_i_3 
       (.I0(s_axi_AXILiteS_ARADDR[6]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[5]),
        .I3(int_gie_reg_n_0),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(\int_isr_reg_n_0_[0] ),
        .O(\rdata[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[0]_i_4 
       (.I0(s_axi_AXILiteS_ARADDR[1]),
        .I1(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[0]_i_5 
       (.I0(Q[0]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(\int_max_s_reg[7]_0 [0]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\rdata[0]_i_7_n_0 ),
        .O(\rdata[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[0]_i_6 
       (.I0(\SRL_SIG_reg[0][15] [0]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(\int_min_s_reg[7]_0 [0]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\rdata[0]_i_8_n_0 ),
        .O(\rdata[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_7 
       (.I0(\int_max_h_reg[7]_0 [0]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(\int_max_v_reg[7]_0 [0]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(ap_start),
        .O(\rdata[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_8 
       (.I0(\int_min_h_reg[7]_0 [0]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(\int_min_v_reg[7]_0 [0]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(\int_ier_reg_n_0_[0] ),
        .O(\rdata[0]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair674" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[10]_i_1 
       (.I0(\SRL_SIG_reg[0][15] [10]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(Q[10]),
        .O(\rdata[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair674" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[11]_i_1 
       (.I0(\SRL_SIG_reg[0][15] [11]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(Q[11]),
        .O(\rdata[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair675" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[12]_i_1 
       (.I0(\SRL_SIG_reg[0][15] [12]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(Q[12]),
        .O(\rdata[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair675" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[13]_i_1 
       (.I0(\SRL_SIG_reg[0][15] [13]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(Q[13]),
        .O(\rdata[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair676" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[14]_i_1 
       (.I0(\SRL_SIG_reg[0][15] [14]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(Q[14]),
        .O(\rdata[14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \rdata[15]_i_1 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(s_axi_AXILiteS_RVALID[0]),
        .I2(\rdata[15]_i_4_n_0 ),
        .O(\rdata[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[15]_i_2 
       (.I0(s_axi_AXILiteS_RVALID[0]),
        .I1(s_axi_AXILiteS_ARVALID),
        .O(ar_hs));
  (* SOFT_HLUTNM = "soft_lutpair676" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[15]_i_3 
       (.I0(\SRL_SIG_reg[0][15] [15]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(Q[15]),
        .O(\rdata[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \rdata[15]_i_4 
       (.I0(s_axi_AXILiteS_ARADDR[6]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(s_axi_AXILiteS_ARADDR[1]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rdata[1]_i_1 
       (.I0(rdata),
        .I1(s_axi_AXILiteS_RVALID[0]),
        .I2(s_axi_AXILiteS_ARVALID),
        .I3(s_axi_AXILiteS_RDATA[1]),
        .O(\rdata[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5055505550555044)) 
    \rdata[1]_i_2 
       (.I0(\rdata[0]_i_4_n_0 ),
        .I1(\rdata[1]_i_3_n_0 ),
        .I2(\rdata[1]_i_4_n_0 ),
        .I3(s_axi_AXILiteS_ARADDR[2]),
        .I4(\rdata[1]_i_5_n_0 ),
        .I5(\rdata[1]_i_6_n_0 ),
        .O(rdata));
  LUT4 #(
    .INIT(16'h00CA)) 
    \rdata[1]_i_3 
       (.I0(\rdata[1]_i_7_n_0 ),
        .I1(\rdata[1]_i_8_n_0 ),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \rdata[1]_i_4 
       (.I0(s_axi_AXILiteS_ARADDR[3]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(p_1_in),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0800080808000000)) 
    \rdata[1]_i_5 
       (.I0(s_axi_AXILiteS_ARADDR[4]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[6]),
        .I3(\int_min_s_reg[7]_0 [1]),
        .I4(s_axi_AXILiteS_ARADDR[5]),
        .I5(\SRL_SIG_reg[0][15] [1]),
        .O(\rdata[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0400040404000000)) 
    \rdata[1]_i_6 
       (.I0(s_axi_AXILiteS_ARADDR[3]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[6]),
        .I3(\int_max_s_reg[7]_0 [1]),
        .I4(s_axi_AXILiteS_ARADDR[5]),
        .I5(Q[1]),
        .O(\rdata[1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_7 
       (.I0(\int_max_h_reg[7]_0 [1]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(\int_max_v_reg[7]_0 [1]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(int_ap_done),
        .O(\rdata[1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_8 
       (.I0(\int_min_h_reg[7]_0 [1]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(\int_min_v_reg[7]_0 [1]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(p_0_in),
        .O(\rdata[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[2]_i_2 
       (.I0(Q[2]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(\int_max_s_reg[7]_0 [2]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\rdata[2]_i_4_n_0 ),
        .O(\rdata[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[2]_i_3 
       (.I0(\SRL_SIG_reg[0][15] [2]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(\int_min_s_reg[7]_0 [2]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\rdata[2]_i_5_n_0 ),
        .O(\rdata[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[2]_i_4 
       (.I0(\int_max_h_reg[7]_0 [2]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(\int_max_v_reg[7]_0 [2]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(int_ap_idle),
        .O(\rdata[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[2]_i_5 
       (.I0(\int_min_h_reg[7]_0 [2]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(s_axi_AXILiteS_ARADDR[6]),
        .I3(\int_min_v_reg[7]_0 [2]),
        .O(\rdata[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[3]_i_2 
       (.I0(Q[3]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(\int_max_s_reg[7]_0 [3]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\rdata[3]_i_4_n_0 ),
        .O(\rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[3]_i_3 
       (.I0(\SRL_SIG_reg[0][15] [3]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(\int_min_s_reg[7]_0 [3]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\rdata[3]_i_5_n_0 ),
        .O(\rdata[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[3]_i_4 
       (.I0(\int_max_h_reg[7]_0 [3]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(\int_max_v_reg[7]_0 [3]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(int_ap_ready),
        .O(\rdata[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[3]_i_5 
       (.I0(\int_min_h_reg[7]_0 [3]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(s_axi_AXILiteS_ARADDR[6]),
        .I3(\int_min_v_reg[7]_0 [3]),
        .O(\rdata[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[4]_i_2 
       (.I0(Q[4]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(\int_max_s_reg[7]_0 [4]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\rdata[4]_i_4_n_0 ),
        .O(\rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[4]_i_3 
       (.I0(\SRL_SIG_reg[0][15] [4]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(\int_min_s_reg[7]_0 [4]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\rdata[4]_i_5_n_0 ),
        .O(\rdata[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[4]_i_4 
       (.I0(\int_max_h_reg[7]_0 [4]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(s_axi_AXILiteS_ARADDR[6]),
        .I3(\int_max_v_reg[7]_0 [4]),
        .O(\rdata[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[4]_i_5 
       (.I0(\int_min_h_reg[7]_0 [4]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(s_axi_AXILiteS_ARADDR[6]),
        .I3(\int_min_v_reg[7]_0 [4]),
        .O(\rdata[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[5]_i_2 
       (.I0(Q[5]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(\int_max_s_reg[7]_0 [5]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\rdata[5]_i_4_n_0 ),
        .O(\rdata[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[5]_i_3 
       (.I0(\SRL_SIG_reg[0][15] [5]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(\int_min_s_reg[7]_0 [5]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\rdata[5]_i_5_n_0 ),
        .O(\rdata[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[5]_i_4 
       (.I0(\int_max_h_reg[7]_0 [5]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(s_axi_AXILiteS_ARADDR[6]),
        .I3(\int_max_v_reg[7]_0 [5]),
        .O(\rdata[5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[5]_i_5 
       (.I0(\int_min_h_reg[7]_0 [5]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(s_axi_AXILiteS_ARADDR[6]),
        .I3(\int_min_v_reg[7]_0 [5]),
        .O(\rdata[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[6]_i_2 
       (.I0(Q[6]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(\int_max_s_reg[7]_0 [6]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\rdata[6]_i_4_n_0 ),
        .O(\rdata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[6]_i_3 
       (.I0(\SRL_SIG_reg[0][15] [6]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(\int_min_s_reg[7]_0 [6]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\rdata[6]_i_5_n_0 ),
        .O(\rdata[6]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[6]_i_4 
       (.I0(\int_max_h_reg[7]_0 [6]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(s_axi_AXILiteS_ARADDR[6]),
        .I3(\int_max_v_reg[7]_0 [6]),
        .O(\rdata[6]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[6]_i_5 
       (.I0(\int_min_h_reg[7]_0 [6]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(s_axi_AXILiteS_ARADDR[6]),
        .I3(\int_min_v_reg[7]_0 [6]),
        .O(\rdata[6]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h88888880)) 
    \rdata[7]_i_1 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(s_axi_AXILiteS_RVALID[0]),
        .I2(s_axi_AXILiteS_ARADDR[1]),
        .I3(s_axi_AXILiteS_ARADDR[0]),
        .I4(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[7]_i_3 
       (.I0(Q[7]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(\int_max_s_reg[7]_0 [7]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\rdata[7]_i_5_n_0 ),
        .O(\rdata[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[7]_i_4 
       (.I0(\SRL_SIG_reg[0][15] [7]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(\int_min_s_reg[7]_0 [7]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\rdata[7]_i_6_n_0 ),
        .O(\rdata[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[7]_i_5 
       (.I0(\int_max_h_reg[7]_0 [7]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(\int_max_v_reg[7]_0 [7]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(data0),
        .O(\rdata[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[7]_i_6 
       (.I0(\int_min_h_reg[7]_0 [7]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(s_axi_AXILiteS_ARADDR[6]),
        .I3(\int_min_v_reg[7]_0 [7]),
        .O(\rdata[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair673" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[8]_i_1 
       (.I0(\SRL_SIG_reg[0][15] [8]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(Q[8]),
        .O(\rdata[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair673" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[9]_i_1 
       (.I0(\SRL_SIG_reg[0][15] [9]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(Q[9]),
        .O(\rdata[9]_i_1_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[0]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[0]),
        .R(1'b0));
  MUXF7 \rdata_reg[0]_i_2 
       (.I0(\rdata[0]_i_5_n_0 ),
        .I1(\rdata[0]_i_6_n_0 ),
        .O(\rdata_reg[0]_i_2_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[3]));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[10]),
        .R(\rdata[15]_i_1_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[11]),
        .R(\rdata[15]_i_1_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[12]),
        .R(\rdata[15]_i_1_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[13]),
        .R(\rdata[15]_i_1_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[14]),
        .R(\rdata[15]_i_1_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_3_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[15]),
        .R(\rdata[15]_i_1_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[1]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_reg[2]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[2]),
        .R(\rdata[7]_i_1_n_0 ));
  MUXF7 \rdata_reg[2]_i_1 
       (.I0(\rdata[2]_i_2_n_0 ),
        .I1(\rdata[2]_i_3_n_0 ),
        .O(\rdata_reg[2]_i_1_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[3]));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_reg[3]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[3]),
        .R(\rdata[7]_i_1_n_0 ));
  MUXF7 \rdata_reg[3]_i_1 
       (.I0(\rdata[3]_i_2_n_0 ),
        .I1(\rdata[3]_i_3_n_0 ),
        .O(\rdata_reg[3]_i_1_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[3]));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_reg[4]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[4]),
        .R(\rdata[7]_i_1_n_0 ));
  MUXF7 \rdata_reg[4]_i_1 
       (.I0(\rdata[4]_i_2_n_0 ),
        .I1(\rdata[4]_i_3_n_0 ),
        .O(\rdata_reg[4]_i_1_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[3]));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_reg[5]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[5]),
        .R(\rdata[7]_i_1_n_0 ));
  MUXF7 \rdata_reg[5]_i_1 
       (.I0(\rdata[5]_i_2_n_0 ),
        .I1(\rdata[5]_i_3_n_0 ),
        .O(\rdata_reg[5]_i_1_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[3]));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_reg[6]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[6]),
        .R(\rdata[7]_i_1_n_0 ));
  MUXF7 \rdata_reg[6]_i_1 
       (.I0(\rdata[6]_i_2_n_0 ),
        .I1(\rdata[6]_i_3_n_0 ),
        .O(\rdata_reg[6]_i_1_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[3]));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_reg[7]_i_2_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[7]),
        .R(\rdata[7]_i_1_n_0 ));
  MUXF7 \rdata_reg[7]_i_2 
       (.I0(\rdata[7]_i_3_n_0 ),
        .I1(\rdata[7]_i_4_n_0 ),
        .O(\rdata_reg[7]_i_2_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[3]));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[8]),
        .R(\rdata[15]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[9]),
        .R(\rdata[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    start_once_reg_i_1
       (.I0(start_once_reg_reg),
        .I1(internal_full_n_reg_1),
        .I2(start_once_reg),
        .O(start_once_reg_reg_0));
  LUT5 #(
    .INIT(32'h40404044)) 
    start_once_reg_i_2
       (.I0(ap_sync_reg_Block_Mat_exit841_pr_U0_ap_ready_reg),
        .I1(ap_start),
        .I2(start_once_reg),
        .I3(internal_full_n_reg),
        .I4(internal_full_n_reg_0),
        .O(start_once_reg_reg));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_1 
       (.I0(s_axi_AXILiteS_AWVALID),
        .I1(out[0]),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[6]),
        .Q(\waddr_reg_n_0_[6] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "threshold2_mac_muncg" *) 
module m3_for_arty_a7_threshold2_0_1_threshold2_mac_muncg
   (D,
    src_kernel_win_0_va_1_fu_2560,
    ap_clk,
    Q,
    PCOUT,
    CO,
    \src_kernel_win_0_va_7_reg_3298_reg[7] ,
    r_V_6_0_1_2_fu_1847_p2);
  output [23:0]D;
  input src_kernel_win_0_va_1_fu_2560;
  input ap_clk;
  input [7:0]Q;
  input [47:0]PCOUT;
  input [0:0]CO;
  input [0:0]\src_kernel_win_0_va_7_reg_3298_reg[7] ;
  input [15:0]r_V_6_0_1_2_fu_1847_p2;

  wire [0:0]CO;
  wire [23:0]D;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire [15:0]r_V_6_0_1_2_fu_1847_p2;
  wire src_kernel_win_0_va_1_fu_2560;
  wire [0:0]\src_kernel_win_0_va_7_reg_3298_reg[7] ;

  m3_for_arty_a7_threshold2_0_1_threshold2_mac_muncg_DSP48_2_89 threshold2_mac_muncg_DSP48_2_U
       (.CO(CO),
        .D(D),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .r_V_6_0_1_2_fu_1847_p2(r_V_6_0_1_2_fu_1847_p2),
        .src_kernel_win_0_va_1_fu_2560(src_kernel_win_0_va_1_fu_2560),
        .\src_kernel_win_0_va_7_reg_3298_reg[7] (\src_kernel_win_0_va_7_reg_3298_reg[7] ));
endmodule

(* ORIG_REF_NAME = "threshold2_mac_muncg" *) 
module m3_for_arty_a7_threshold2_0_1_threshold2_mac_muncg_82
   (D,
    src_kernel_win_0_va_1_fu_2560,
    ap_clk,
    Q,
    PCOUT,
    CO,
    \src_kernel_win_1_va_7_reg_3321_reg[7] ,
    r_V_6_1_1_2_fu_1986_p2);
  output [23:0]D;
  input src_kernel_win_0_va_1_fu_2560;
  input ap_clk;
  input [7:0]Q;
  input [47:0]PCOUT;
  input [0:0]CO;
  input [0:0]\src_kernel_win_1_va_7_reg_3321_reg[7] ;
  input [15:0]r_V_6_1_1_2_fu_1986_p2;

  wire [0:0]CO;
  wire [23:0]D;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire [15:0]r_V_6_1_1_2_fu_1986_p2;
  wire src_kernel_win_0_va_1_fu_2560;
  wire [0:0]\src_kernel_win_1_va_7_reg_3321_reg[7] ;

  m3_for_arty_a7_threshold2_0_1_threshold2_mac_muncg_DSP48_2_88 threshold2_mac_muncg_DSP48_2_U
       (.CO(CO),
        .D(D),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .r_V_6_1_1_2_fu_1986_p2(r_V_6_1_1_2_fu_1986_p2),
        .src_kernel_win_0_va_1_fu_2560(src_kernel_win_0_va_1_fu_2560),
        .\src_kernel_win_1_va_7_reg_3321_reg[7] (\src_kernel_win_1_va_7_reg_3321_reg[7] ));
endmodule

(* ORIG_REF_NAME = "threshold2_mac_muncg" *) 
module m3_for_arty_a7_threshold2_0_1_threshold2_mac_muncg_83
   (D,
    src_kernel_win_0_va_1_fu_2560,
    ap_clk,
    Q,
    PCOUT,
    exitcond389_i_reg_3185_pp0_iter2_reg,
    ap_enable_reg_pp0_iter3,
    internal_empty_n_reg,
    CO,
    \src_kernel_win_2_va_10_reg_3344_reg[7] ,
    r_V_6_2_1_2_fu_2125_p2);
  output [23:0]D;
  output src_kernel_win_0_va_1_fu_2560;
  input ap_clk;
  input [7:0]Q;
  input [47:0]PCOUT;
  input exitcond389_i_reg_3185_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter3;
  input internal_empty_n_reg;
  input [0:0]CO;
  input [0:0]\src_kernel_win_2_va_10_reg_3344_reg[7] ;
  input [15:0]r_V_6_2_1_2_fu_2125_p2;

  wire [0:0]CO;
  wire [23:0]D;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire exitcond389_i_reg_3185_pp0_iter2_reg;
  wire internal_empty_n_reg;
  wire [15:0]r_V_6_2_1_2_fu_2125_p2;
  wire src_kernel_win_0_va_1_fu_2560;
  wire [0:0]\src_kernel_win_2_va_10_reg_3344_reg[7] ;

  m3_for_arty_a7_threshold2_0_1_threshold2_mac_muncg_DSP48_2 threshold2_mac_muncg_DSP48_2_U
       (.CO(CO),
        .D(D),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .exitcond389_i_reg_3185_pp0_iter2_reg(exitcond389_i_reg_3185_pp0_iter2_reg),
        .internal_empty_n_reg(internal_empty_n_reg),
        .r_V_6_2_1_2_fu_2125_p2(r_V_6_2_1_2_fu_2125_p2),
        .src_kernel_win_0_va_1_fu_2560(src_kernel_win_0_va_1_fu_2560),
        .\src_kernel_win_2_va_10_reg_3344_reg[7] (\src_kernel_win_2_va_10_reg_3344_reg[7] ));
endmodule

(* ORIG_REF_NAME = "threshold2_mac_muncg_DSP48_2" *) 
module m3_for_arty_a7_threshold2_0_1_threshold2_mac_muncg_DSP48_2
   (D,
    src_kernel_win_0_va_1_fu_2560,
    ap_clk,
    Q,
    PCOUT,
    exitcond389_i_reg_3185_pp0_iter2_reg,
    ap_enable_reg_pp0_iter3,
    internal_empty_n_reg,
    CO,
    \src_kernel_win_2_va_10_reg_3344_reg[7] ,
    r_V_6_2_1_2_fu_2125_p2);
  output [23:0]D;
  output src_kernel_win_0_va_1_fu_2560;
  input ap_clk;
  input [7:0]Q;
  input [47:0]PCOUT;
  input exitcond389_i_reg_3185_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter3;
  input internal_empty_n_reg;
  input [0:0]CO;
  input [0:0]\src_kernel_win_2_va_10_reg_3344_reg[7] ;
  input [15:0]r_V_6_2_1_2_fu_2125_p2;

  wire [0:0]CO;
  wire [23:0]D;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire exitcond389_i_reg_3185_pp0_iter2_reg;
  wire internal_empty_n_reg;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire p_n_91;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire [15:0]r_V_6_2_1_2_fu_2125_p2;
  wire src_kernel_win_0_va_1_fu_2560;
  wire [0:0]\src_kernel_win_2_va_10_reg_3344_reg[7] ;
  wire \tmp65_reg_3434[13]_i_2_n_0 ;
  wire \tmp65_reg_3434[13]_i_3_n_0 ;
  wire \tmp65_reg_3434[13]_i_4_n_0 ;
  wire \tmp65_reg_3434[13]_i_5_n_0 ;
  wire \tmp65_reg_3434[17]_i_2_n_0 ;
  wire \tmp65_reg_3434[17]_i_3_n_0 ;
  wire \tmp65_reg_3434[17]_i_4_n_0 ;
  wire \tmp65_reg_3434[17]_i_5_n_0 ;
  wire \tmp65_reg_3434[21]_i_2_n_0 ;
  wire \tmp65_reg_3434[21]_i_3_n_0 ;
  wire \tmp65_reg_3434[21]_i_4_n_0 ;
  wire \tmp65_reg_3434[21]_i_5_n_0 ;
  wire \tmp65_reg_3434[5]_i_2_n_0 ;
  wire \tmp65_reg_3434[5]_i_3_n_0 ;
  wire \tmp65_reg_3434[5]_i_4_n_0 ;
  wire \tmp65_reg_3434[5]_i_5_n_0 ;
  wire \tmp65_reg_3434[9]_i_2_n_0 ;
  wire \tmp65_reg_3434[9]_i_3_n_0 ;
  wire \tmp65_reg_3434[9]_i_4_n_0 ;
  wire \tmp65_reg_3434[9]_i_5_n_0 ;
  wire \tmp65_reg_3434_reg[13]_i_1_n_0 ;
  wire \tmp65_reg_3434_reg[13]_i_1_n_1 ;
  wire \tmp65_reg_3434_reg[13]_i_1_n_2 ;
  wire \tmp65_reg_3434_reg[13]_i_1_n_3 ;
  wire \tmp65_reg_3434_reg[17]_i_1_n_0 ;
  wire \tmp65_reg_3434_reg[17]_i_1_n_1 ;
  wire \tmp65_reg_3434_reg[17]_i_1_n_2 ;
  wire \tmp65_reg_3434_reg[17]_i_1_n_3 ;
  wire \tmp65_reg_3434_reg[21]_i_1_n_0 ;
  wire \tmp65_reg_3434_reg[21]_i_1_n_1 ;
  wire \tmp65_reg_3434_reg[21]_i_1_n_2 ;
  wire \tmp65_reg_3434_reg[21]_i_1_n_3 ;
  wire \tmp65_reg_3434_reg[24]_i_1_n_3 ;
  wire \tmp65_reg_3434_reg[5]_i_1_n_0 ;
  wire \tmp65_reg_3434_reg[5]_i_1_n_1 ;
  wire \tmp65_reg_3434_reg[5]_i_1_n_2 ;
  wire \tmp65_reg_3434_reg[5]_i_1_n_3 ;
  wire \tmp65_reg_3434_reg[9]_i_1_n_0 ;
  wire \tmp65_reg_3434_reg[9]_i_1_n_1 ;
  wire \tmp65_reg_3434_reg[9]_i_1_n_2 ;
  wire \tmp65_reg_3434_reg[9]_i_1_n_3 ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:21]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:1]\NLW_tmp65_reg_3434_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp65_reg_3434_reg[24]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp65_reg_3434_reg[5]_i_1_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(src_kernel_win_0_va_1_fu_2560),
        .CEB2(src_kernel_win_0_va_1_fu_2560),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:21],p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,p_n_91,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,D[1:0]}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h04)) 
    \src_kernel_win_0_va_3_fu_264[7]_i_1 
       (.I0(exitcond389_i_reg_3185_pp0_iter2_reg),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(internal_empty_n_reg),
        .O(src_kernel_win_0_va_1_fu_2560));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp65_reg_3434[13]_i_2 
       (.I0(p_n_92),
        .I1(r_V_6_2_1_2_fu_2125_p2[10]),
        .O(\tmp65_reg_3434[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp65_reg_3434[13]_i_3 
       (.I0(p_n_93),
        .I1(r_V_6_2_1_2_fu_2125_p2[9]),
        .O(\tmp65_reg_3434[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp65_reg_3434[13]_i_4 
       (.I0(p_n_94),
        .I1(r_V_6_2_1_2_fu_2125_p2[8]),
        .O(\tmp65_reg_3434[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp65_reg_3434[13]_i_5 
       (.I0(p_n_95),
        .I1(\src_kernel_win_2_va_10_reg_3344_reg[7] ),
        .O(\tmp65_reg_3434[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp65_reg_3434[17]_i_2 
       (.I0(p_n_88),
        .I1(r_V_6_2_1_2_fu_2125_p2[14]),
        .O(\tmp65_reg_3434[17]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp65_reg_3434[17]_i_3 
       (.I0(p_n_89),
        .I1(r_V_6_2_1_2_fu_2125_p2[13]),
        .O(\tmp65_reg_3434[17]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp65_reg_3434[17]_i_4 
       (.I0(p_n_90),
        .I1(r_V_6_2_1_2_fu_2125_p2[12]),
        .O(\tmp65_reg_3434[17]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp65_reg_3434[17]_i_5 
       (.I0(p_n_91),
        .I1(r_V_6_2_1_2_fu_2125_p2[11]),
        .O(\tmp65_reg_3434[17]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp65_reg_3434[21]_i_2 
       (.I0(p_n_85),
        .O(\tmp65_reg_3434[21]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp65_reg_3434[21]_i_3 
       (.I0(CO),
        .I1(p_n_85),
        .O(\tmp65_reg_3434[21]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp65_reg_3434[21]_i_4 
       (.I0(CO),
        .I1(p_n_86),
        .O(\tmp65_reg_3434[21]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp65_reg_3434[21]_i_5 
       (.I0(p_n_87),
        .I1(r_V_6_2_1_2_fu_2125_p2[15]),
        .O(\tmp65_reg_3434[21]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp65_reg_3434[2]_i_1 
       (.I0(p_n_103),
        .I1(r_V_6_2_1_2_fu_2125_p2[0]),
        .O(D[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp65_reg_3434[5]_i_2 
       (.I0(p_n_100),
        .I1(r_V_6_2_1_2_fu_2125_p2[3]),
        .O(\tmp65_reg_3434[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp65_reg_3434[5]_i_3 
       (.I0(p_n_101),
        .I1(r_V_6_2_1_2_fu_2125_p2[2]),
        .O(\tmp65_reg_3434[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp65_reg_3434[5]_i_4 
       (.I0(p_n_102),
        .I1(r_V_6_2_1_2_fu_2125_p2[1]),
        .O(\tmp65_reg_3434[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp65_reg_3434[5]_i_5 
       (.I0(p_n_103),
        .I1(r_V_6_2_1_2_fu_2125_p2[0]),
        .O(\tmp65_reg_3434[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp65_reg_3434[9]_i_2 
       (.I0(p_n_96),
        .I1(r_V_6_2_1_2_fu_2125_p2[7]),
        .O(\tmp65_reg_3434[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp65_reg_3434[9]_i_3 
       (.I0(p_n_97),
        .I1(r_V_6_2_1_2_fu_2125_p2[6]),
        .O(\tmp65_reg_3434[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp65_reg_3434[9]_i_4 
       (.I0(p_n_98),
        .I1(r_V_6_2_1_2_fu_2125_p2[5]),
        .O(\tmp65_reg_3434[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp65_reg_3434[9]_i_5 
       (.I0(p_n_99),
        .I1(r_V_6_2_1_2_fu_2125_p2[4]),
        .O(\tmp65_reg_3434[9]_i_5_n_0 ));
  CARRY4 \tmp65_reg_3434_reg[13]_i_1 
       (.CI(\tmp65_reg_3434_reg[9]_i_1_n_0 ),
        .CO({\tmp65_reg_3434_reg[13]_i_1_n_0 ,\tmp65_reg_3434_reg[13]_i_1_n_1 ,\tmp65_reg_3434_reg[13]_i_1_n_2 ,\tmp65_reg_3434_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_92,p_n_93,p_n_94,p_n_95}),
        .O(D[13:10]),
        .S({\tmp65_reg_3434[13]_i_2_n_0 ,\tmp65_reg_3434[13]_i_3_n_0 ,\tmp65_reg_3434[13]_i_4_n_0 ,\tmp65_reg_3434[13]_i_5_n_0 }));
  CARRY4 \tmp65_reg_3434_reg[17]_i_1 
       (.CI(\tmp65_reg_3434_reg[13]_i_1_n_0 ),
        .CO({\tmp65_reg_3434_reg[17]_i_1_n_0 ,\tmp65_reg_3434_reg[17]_i_1_n_1 ,\tmp65_reg_3434_reg[17]_i_1_n_2 ,\tmp65_reg_3434_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_88,p_n_89,p_n_90,p_n_91}),
        .O(D[17:14]),
        .S({\tmp65_reg_3434[17]_i_2_n_0 ,\tmp65_reg_3434[17]_i_3_n_0 ,\tmp65_reg_3434[17]_i_4_n_0 ,\tmp65_reg_3434[17]_i_5_n_0 }));
  CARRY4 \tmp65_reg_3434_reg[21]_i_1 
       (.CI(\tmp65_reg_3434_reg[17]_i_1_n_0 ),
        .CO({\tmp65_reg_3434_reg[21]_i_1_n_0 ,\tmp65_reg_3434_reg[21]_i_1_n_1 ,\tmp65_reg_3434_reg[21]_i_1_n_2 ,\tmp65_reg_3434_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_85,CO,p_n_86,p_n_87}),
        .O(D[21:18]),
        .S({\tmp65_reg_3434[21]_i_2_n_0 ,\tmp65_reg_3434[21]_i_3_n_0 ,\tmp65_reg_3434[21]_i_4_n_0 ,\tmp65_reg_3434[21]_i_5_n_0 }));
  CARRY4 \tmp65_reg_3434_reg[24]_i_1 
       (.CI(\tmp65_reg_3434_reg[21]_i_1_n_0 ),
        .CO({\NLW_tmp65_reg_3434_reg[24]_i_1_CO_UNCONNECTED [3:1],\tmp65_reg_3434_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp65_reg_3434_reg[24]_i_1_O_UNCONNECTED [3:2],D[23:22]}),
        .S({1'b0,1'b0,CO,1'b1}));
  CARRY4 \tmp65_reg_3434_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\tmp65_reg_3434_reg[5]_i_1_n_0 ,\tmp65_reg_3434_reg[5]_i_1_n_1 ,\tmp65_reg_3434_reg[5]_i_1_n_2 ,\tmp65_reg_3434_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_100,p_n_101,p_n_102,p_n_103}),
        .O({D[5:3],\NLW_tmp65_reg_3434_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp65_reg_3434[5]_i_2_n_0 ,\tmp65_reg_3434[5]_i_3_n_0 ,\tmp65_reg_3434[5]_i_4_n_0 ,\tmp65_reg_3434[5]_i_5_n_0 }));
  CARRY4 \tmp65_reg_3434_reg[9]_i_1 
       (.CI(\tmp65_reg_3434_reg[5]_i_1_n_0 ),
        .CO({\tmp65_reg_3434_reg[9]_i_1_n_0 ,\tmp65_reg_3434_reg[9]_i_1_n_1 ,\tmp65_reg_3434_reg[9]_i_1_n_2 ,\tmp65_reg_3434_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_96,p_n_97,p_n_98,p_n_99}),
        .O(D[9:6]),
        .S({\tmp65_reg_3434[9]_i_2_n_0 ,\tmp65_reg_3434[9]_i_3_n_0 ,\tmp65_reg_3434[9]_i_4_n_0 ,\tmp65_reg_3434[9]_i_5_n_0 }));
endmodule

(* ORIG_REF_NAME = "threshold2_mac_muncg_DSP48_2" *) 
module m3_for_arty_a7_threshold2_0_1_threshold2_mac_muncg_DSP48_2_88
   (D,
    src_kernel_win_0_va_1_fu_2560,
    ap_clk,
    Q,
    PCOUT,
    CO,
    \src_kernel_win_1_va_7_reg_3321_reg[7] ,
    r_V_6_1_1_2_fu_1986_p2);
  output [23:0]D;
  input src_kernel_win_0_va_1_fu_2560;
  input ap_clk;
  input [7:0]Q;
  input [47:0]PCOUT;
  input [0:0]CO;
  input [0:0]\src_kernel_win_1_va_7_reg_3321_reg[7] ;
  input [15:0]r_V_6_1_1_2_fu_1986_p2;

  wire [0:0]CO;
  wire [23:0]D;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire p_n_91;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire [15:0]r_V_6_1_1_2_fu_1986_p2;
  wire src_kernel_win_0_va_1_fu_2560;
  wire [0:0]\src_kernel_win_1_va_7_reg_3321_reg[7] ;
  wire \tmp60_reg_3413[13]_i_2_n_0 ;
  wire \tmp60_reg_3413[13]_i_3_n_0 ;
  wire \tmp60_reg_3413[13]_i_4_n_0 ;
  wire \tmp60_reg_3413[13]_i_5_n_0 ;
  wire \tmp60_reg_3413[17]_i_2_n_0 ;
  wire \tmp60_reg_3413[17]_i_3_n_0 ;
  wire \tmp60_reg_3413[17]_i_4_n_0 ;
  wire \tmp60_reg_3413[17]_i_5_n_0 ;
  wire \tmp60_reg_3413[21]_i_2_n_0 ;
  wire \tmp60_reg_3413[21]_i_3_n_0 ;
  wire \tmp60_reg_3413[21]_i_4_n_0 ;
  wire \tmp60_reg_3413[21]_i_5_n_0 ;
  wire \tmp60_reg_3413[5]_i_2_n_0 ;
  wire \tmp60_reg_3413[5]_i_3_n_0 ;
  wire \tmp60_reg_3413[5]_i_4_n_0 ;
  wire \tmp60_reg_3413[5]_i_5_n_0 ;
  wire \tmp60_reg_3413[9]_i_2_n_0 ;
  wire \tmp60_reg_3413[9]_i_3_n_0 ;
  wire \tmp60_reg_3413[9]_i_4_n_0 ;
  wire \tmp60_reg_3413[9]_i_5_n_0 ;
  wire \tmp60_reg_3413_reg[13]_i_1_n_0 ;
  wire \tmp60_reg_3413_reg[13]_i_1_n_1 ;
  wire \tmp60_reg_3413_reg[13]_i_1_n_2 ;
  wire \tmp60_reg_3413_reg[13]_i_1_n_3 ;
  wire \tmp60_reg_3413_reg[17]_i_1_n_0 ;
  wire \tmp60_reg_3413_reg[17]_i_1_n_1 ;
  wire \tmp60_reg_3413_reg[17]_i_1_n_2 ;
  wire \tmp60_reg_3413_reg[17]_i_1_n_3 ;
  wire \tmp60_reg_3413_reg[21]_i_1_n_0 ;
  wire \tmp60_reg_3413_reg[21]_i_1_n_1 ;
  wire \tmp60_reg_3413_reg[21]_i_1_n_2 ;
  wire \tmp60_reg_3413_reg[21]_i_1_n_3 ;
  wire \tmp60_reg_3413_reg[24]_i_1_n_3 ;
  wire \tmp60_reg_3413_reg[5]_i_1_n_0 ;
  wire \tmp60_reg_3413_reg[5]_i_1_n_1 ;
  wire \tmp60_reg_3413_reg[5]_i_1_n_2 ;
  wire \tmp60_reg_3413_reg[5]_i_1_n_3 ;
  wire \tmp60_reg_3413_reg[9]_i_1_n_0 ;
  wire \tmp60_reg_3413_reg[9]_i_1_n_1 ;
  wire \tmp60_reg_3413_reg[9]_i_1_n_2 ;
  wire \tmp60_reg_3413_reg[9]_i_1_n_3 ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:21]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:1]\NLW_tmp60_reg_3413_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp60_reg_3413_reg[24]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp60_reg_3413_reg[5]_i_1_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(src_kernel_win_0_va_1_fu_2560),
        .CEB2(src_kernel_win_0_va_1_fu_2560),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:21],p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,p_n_91,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,D[1:0]}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp60_reg_3413[13]_i_2 
       (.I0(p_n_92),
        .I1(r_V_6_1_1_2_fu_1986_p2[10]),
        .O(\tmp60_reg_3413[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp60_reg_3413[13]_i_3 
       (.I0(p_n_93),
        .I1(r_V_6_1_1_2_fu_1986_p2[9]),
        .O(\tmp60_reg_3413[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp60_reg_3413[13]_i_4 
       (.I0(p_n_94),
        .I1(r_V_6_1_1_2_fu_1986_p2[8]),
        .O(\tmp60_reg_3413[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp60_reg_3413[13]_i_5 
       (.I0(p_n_95),
        .I1(\src_kernel_win_1_va_7_reg_3321_reg[7] ),
        .O(\tmp60_reg_3413[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp60_reg_3413[17]_i_2 
       (.I0(p_n_88),
        .I1(r_V_6_1_1_2_fu_1986_p2[14]),
        .O(\tmp60_reg_3413[17]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp60_reg_3413[17]_i_3 
       (.I0(p_n_89),
        .I1(r_V_6_1_1_2_fu_1986_p2[13]),
        .O(\tmp60_reg_3413[17]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp60_reg_3413[17]_i_4 
       (.I0(p_n_90),
        .I1(r_V_6_1_1_2_fu_1986_p2[12]),
        .O(\tmp60_reg_3413[17]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp60_reg_3413[17]_i_5 
       (.I0(p_n_91),
        .I1(r_V_6_1_1_2_fu_1986_p2[11]),
        .O(\tmp60_reg_3413[17]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp60_reg_3413[21]_i_2 
       (.I0(p_n_85),
        .O(\tmp60_reg_3413[21]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp60_reg_3413[21]_i_3 
       (.I0(CO),
        .I1(p_n_85),
        .O(\tmp60_reg_3413[21]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp60_reg_3413[21]_i_4 
       (.I0(CO),
        .I1(p_n_86),
        .O(\tmp60_reg_3413[21]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp60_reg_3413[21]_i_5 
       (.I0(p_n_87),
        .I1(r_V_6_1_1_2_fu_1986_p2[15]),
        .O(\tmp60_reg_3413[21]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp60_reg_3413[2]_i_1 
       (.I0(p_n_103),
        .I1(r_V_6_1_1_2_fu_1986_p2[0]),
        .O(D[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp60_reg_3413[5]_i_2 
       (.I0(p_n_100),
        .I1(r_V_6_1_1_2_fu_1986_p2[3]),
        .O(\tmp60_reg_3413[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp60_reg_3413[5]_i_3 
       (.I0(p_n_101),
        .I1(r_V_6_1_1_2_fu_1986_p2[2]),
        .O(\tmp60_reg_3413[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp60_reg_3413[5]_i_4 
       (.I0(p_n_102),
        .I1(r_V_6_1_1_2_fu_1986_p2[1]),
        .O(\tmp60_reg_3413[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp60_reg_3413[5]_i_5 
       (.I0(p_n_103),
        .I1(r_V_6_1_1_2_fu_1986_p2[0]),
        .O(\tmp60_reg_3413[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp60_reg_3413[9]_i_2 
       (.I0(p_n_96),
        .I1(r_V_6_1_1_2_fu_1986_p2[7]),
        .O(\tmp60_reg_3413[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp60_reg_3413[9]_i_3 
       (.I0(p_n_97),
        .I1(r_V_6_1_1_2_fu_1986_p2[6]),
        .O(\tmp60_reg_3413[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp60_reg_3413[9]_i_4 
       (.I0(p_n_98),
        .I1(r_V_6_1_1_2_fu_1986_p2[5]),
        .O(\tmp60_reg_3413[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp60_reg_3413[9]_i_5 
       (.I0(p_n_99),
        .I1(r_V_6_1_1_2_fu_1986_p2[4]),
        .O(\tmp60_reg_3413[9]_i_5_n_0 ));
  CARRY4 \tmp60_reg_3413_reg[13]_i_1 
       (.CI(\tmp60_reg_3413_reg[9]_i_1_n_0 ),
        .CO({\tmp60_reg_3413_reg[13]_i_1_n_0 ,\tmp60_reg_3413_reg[13]_i_1_n_1 ,\tmp60_reg_3413_reg[13]_i_1_n_2 ,\tmp60_reg_3413_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_92,p_n_93,p_n_94,p_n_95}),
        .O(D[13:10]),
        .S({\tmp60_reg_3413[13]_i_2_n_0 ,\tmp60_reg_3413[13]_i_3_n_0 ,\tmp60_reg_3413[13]_i_4_n_0 ,\tmp60_reg_3413[13]_i_5_n_0 }));
  CARRY4 \tmp60_reg_3413_reg[17]_i_1 
       (.CI(\tmp60_reg_3413_reg[13]_i_1_n_0 ),
        .CO({\tmp60_reg_3413_reg[17]_i_1_n_0 ,\tmp60_reg_3413_reg[17]_i_1_n_1 ,\tmp60_reg_3413_reg[17]_i_1_n_2 ,\tmp60_reg_3413_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_88,p_n_89,p_n_90,p_n_91}),
        .O(D[17:14]),
        .S({\tmp60_reg_3413[17]_i_2_n_0 ,\tmp60_reg_3413[17]_i_3_n_0 ,\tmp60_reg_3413[17]_i_4_n_0 ,\tmp60_reg_3413[17]_i_5_n_0 }));
  CARRY4 \tmp60_reg_3413_reg[21]_i_1 
       (.CI(\tmp60_reg_3413_reg[17]_i_1_n_0 ),
        .CO({\tmp60_reg_3413_reg[21]_i_1_n_0 ,\tmp60_reg_3413_reg[21]_i_1_n_1 ,\tmp60_reg_3413_reg[21]_i_1_n_2 ,\tmp60_reg_3413_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_85,CO,p_n_86,p_n_87}),
        .O(D[21:18]),
        .S({\tmp60_reg_3413[21]_i_2_n_0 ,\tmp60_reg_3413[21]_i_3_n_0 ,\tmp60_reg_3413[21]_i_4_n_0 ,\tmp60_reg_3413[21]_i_5_n_0 }));
  CARRY4 \tmp60_reg_3413_reg[24]_i_1 
       (.CI(\tmp60_reg_3413_reg[21]_i_1_n_0 ),
        .CO({\NLW_tmp60_reg_3413_reg[24]_i_1_CO_UNCONNECTED [3:1],\tmp60_reg_3413_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp60_reg_3413_reg[24]_i_1_O_UNCONNECTED [3:2],D[23:22]}),
        .S({1'b0,1'b0,CO,1'b1}));
  CARRY4 \tmp60_reg_3413_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\tmp60_reg_3413_reg[5]_i_1_n_0 ,\tmp60_reg_3413_reg[5]_i_1_n_1 ,\tmp60_reg_3413_reg[5]_i_1_n_2 ,\tmp60_reg_3413_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_100,p_n_101,p_n_102,p_n_103}),
        .O({D[5:3],\NLW_tmp60_reg_3413_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp60_reg_3413[5]_i_2_n_0 ,\tmp60_reg_3413[5]_i_3_n_0 ,\tmp60_reg_3413[5]_i_4_n_0 ,\tmp60_reg_3413[5]_i_5_n_0 }));
  CARRY4 \tmp60_reg_3413_reg[9]_i_1 
       (.CI(\tmp60_reg_3413_reg[5]_i_1_n_0 ),
        .CO({\tmp60_reg_3413_reg[9]_i_1_n_0 ,\tmp60_reg_3413_reg[9]_i_1_n_1 ,\tmp60_reg_3413_reg[9]_i_1_n_2 ,\tmp60_reg_3413_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_96,p_n_97,p_n_98,p_n_99}),
        .O(D[9:6]),
        .S({\tmp60_reg_3413[9]_i_2_n_0 ,\tmp60_reg_3413[9]_i_3_n_0 ,\tmp60_reg_3413[9]_i_4_n_0 ,\tmp60_reg_3413[9]_i_5_n_0 }));
endmodule

(* ORIG_REF_NAME = "threshold2_mac_muncg_DSP48_2" *) 
module m3_for_arty_a7_threshold2_0_1_threshold2_mac_muncg_DSP48_2_89
   (D,
    src_kernel_win_0_va_1_fu_2560,
    ap_clk,
    Q,
    PCOUT,
    CO,
    \src_kernel_win_0_va_7_reg_3298_reg[7] ,
    r_V_6_0_1_2_fu_1847_p2);
  output [23:0]D;
  input src_kernel_win_0_va_1_fu_2560;
  input ap_clk;
  input [7:0]Q;
  input [47:0]PCOUT;
  input [0:0]CO;
  input [0:0]\src_kernel_win_0_va_7_reg_3298_reg[7] ;
  input [15:0]r_V_6_0_1_2_fu_1847_p2;

  wire [0:0]CO;
  wire [23:0]D;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire p_n_91;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire [15:0]r_V_6_0_1_2_fu_1847_p2;
  wire src_kernel_win_0_va_1_fu_2560;
  wire [0:0]\src_kernel_win_0_va_7_reg_3298_reg[7] ;
  wire \tmp37_reg_3392[13]_i_2_n_0 ;
  wire \tmp37_reg_3392[13]_i_3_n_0 ;
  wire \tmp37_reg_3392[13]_i_4_n_0 ;
  wire \tmp37_reg_3392[13]_i_5_n_0 ;
  wire \tmp37_reg_3392[17]_i_2_n_0 ;
  wire \tmp37_reg_3392[17]_i_3_n_0 ;
  wire \tmp37_reg_3392[17]_i_4_n_0 ;
  wire \tmp37_reg_3392[17]_i_5_n_0 ;
  wire \tmp37_reg_3392[21]_i_2_n_0 ;
  wire \tmp37_reg_3392[21]_i_3_n_0 ;
  wire \tmp37_reg_3392[21]_i_4_n_0 ;
  wire \tmp37_reg_3392[21]_i_5_n_0 ;
  wire \tmp37_reg_3392[5]_i_2_n_0 ;
  wire \tmp37_reg_3392[5]_i_3_n_0 ;
  wire \tmp37_reg_3392[5]_i_4_n_0 ;
  wire \tmp37_reg_3392[5]_i_5_n_0 ;
  wire \tmp37_reg_3392[9]_i_2_n_0 ;
  wire \tmp37_reg_3392[9]_i_3_n_0 ;
  wire \tmp37_reg_3392[9]_i_4_n_0 ;
  wire \tmp37_reg_3392[9]_i_5_n_0 ;
  wire \tmp37_reg_3392_reg[13]_i_1_n_0 ;
  wire \tmp37_reg_3392_reg[13]_i_1_n_1 ;
  wire \tmp37_reg_3392_reg[13]_i_1_n_2 ;
  wire \tmp37_reg_3392_reg[13]_i_1_n_3 ;
  wire \tmp37_reg_3392_reg[17]_i_1_n_0 ;
  wire \tmp37_reg_3392_reg[17]_i_1_n_1 ;
  wire \tmp37_reg_3392_reg[17]_i_1_n_2 ;
  wire \tmp37_reg_3392_reg[17]_i_1_n_3 ;
  wire \tmp37_reg_3392_reg[21]_i_1_n_0 ;
  wire \tmp37_reg_3392_reg[21]_i_1_n_1 ;
  wire \tmp37_reg_3392_reg[21]_i_1_n_2 ;
  wire \tmp37_reg_3392_reg[21]_i_1_n_3 ;
  wire \tmp37_reg_3392_reg[24]_i_1_n_3 ;
  wire \tmp37_reg_3392_reg[5]_i_1_n_0 ;
  wire \tmp37_reg_3392_reg[5]_i_1_n_1 ;
  wire \tmp37_reg_3392_reg[5]_i_1_n_2 ;
  wire \tmp37_reg_3392_reg[5]_i_1_n_3 ;
  wire \tmp37_reg_3392_reg[9]_i_1_n_0 ;
  wire \tmp37_reg_3392_reg[9]_i_1_n_1 ;
  wire \tmp37_reg_3392_reg[9]_i_1_n_2 ;
  wire \tmp37_reg_3392_reg[9]_i_1_n_3 ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:21]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:1]\NLW_tmp37_reg_3392_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp37_reg_3392_reg[24]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp37_reg_3392_reg[5]_i_1_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(src_kernel_win_0_va_1_fu_2560),
        .CEB2(src_kernel_win_0_va_1_fu_2560),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:21],p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,p_n_91,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,D[1:0]}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp37_reg_3392[13]_i_2 
       (.I0(p_n_92),
        .I1(r_V_6_0_1_2_fu_1847_p2[10]),
        .O(\tmp37_reg_3392[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp37_reg_3392[13]_i_3 
       (.I0(p_n_93),
        .I1(r_V_6_0_1_2_fu_1847_p2[9]),
        .O(\tmp37_reg_3392[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp37_reg_3392[13]_i_4 
       (.I0(p_n_94),
        .I1(r_V_6_0_1_2_fu_1847_p2[8]),
        .O(\tmp37_reg_3392[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp37_reg_3392[13]_i_5 
       (.I0(p_n_95),
        .I1(\src_kernel_win_0_va_7_reg_3298_reg[7] ),
        .O(\tmp37_reg_3392[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp37_reg_3392[17]_i_2 
       (.I0(p_n_88),
        .I1(r_V_6_0_1_2_fu_1847_p2[14]),
        .O(\tmp37_reg_3392[17]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp37_reg_3392[17]_i_3 
       (.I0(p_n_89),
        .I1(r_V_6_0_1_2_fu_1847_p2[13]),
        .O(\tmp37_reg_3392[17]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp37_reg_3392[17]_i_4 
       (.I0(p_n_90),
        .I1(r_V_6_0_1_2_fu_1847_p2[12]),
        .O(\tmp37_reg_3392[17]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp37_reg_3392[17]_i_5 
       (.I0(p_n_91),
        .I1(r_V_6_0_1_2_fu_1847_p2[11]),
        .O(\tmp37_reg_3392[17]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp37_reg_3392[21]_i_2 
       (.I0(p_n_85),
        .O(\tmp37_reg_3392[21]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp37_reg_3392[21]_i_3 
       (.I0(CO),
        .I1(p_n_85),
        .O(\tmp37_reg_3392[21]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp37_reg_3392[21]_i_4 
       (.I0(CO),
        .I1(p_n_86),
        .O(\tmp37_reg_3392[21]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp37_reg_3392[21]_i_5 
       (.I0(p_n_87),
        .I1(r_V_6_0_1_2_fu_1847_p2[15]),
        .O(\tmp37_reg_3392[21]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp37_reg_3392[2]_i_1 
       (.I0(p_n_103),
        .I1(r_V_6_0_1_2_fu_1847_p2[0]),
        .O(D[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp37_reg_3392[5]_i_2 
       (.I0(p_n_100),
        .I1(r_V_6_0_1_2_fu_1847_p2[3]),
        .O(\tmp37_reg_3392[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp37_reg_3392[5]_i_3 
       (.I0(p_n_101),
        .I1(r_V_6_0_1_2_fu_1847_p2[2]),
        .O(\tmp37_reg_3392[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp37_reg_3392[5]_i_4 
       (.I0(p_n_102),
        .I1(r_V_6_0_1_2_fu_1847_p2[1]),
        .O(\tmp37_reg_3392[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp37_reg_3392[5]_i_5 
       (.I0(p_n_103),
        .I1(r_V_6_0_1_2_fu_1847_p2[0]),
        .O(\tmp37_reg_3392[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp37_reg_3392[9]_i_2 
       (.I0(p_n_96),
        .I1(r_V_6_0_1_2_fu_1847_p2[7]),
        .O(\tmp37_reg_3392[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp37_reg_3392[9]_i_3 
       (.I0(p_n_97),
        .I1(r_V_6_0_1_2_fu_1847_p2[6]),
        .O(\tmp37_reg_3392[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp37_reg_3392[9]_i_4 
       (.I0(p_n_98),
        .I1(r_V_6_0_1_2_fu_1847_p2[5]),
        .O(\tmp37_reg_3392[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp37_reg_3392[9]_i_5 
       (.I0(p_n_99),
        .I1(r_V_6_0_1_2_fu_1847_p2[4]),
        .O(\tmp37_reg_3392[9]_i_5_n_0 ));
  CARRY4 \tmp37_reg_3392_reg[13]_i_1 
       (.CI(\tmp37_reg_3392_reg[9]_i_1_n_0 ),
        .CO({\tmp37_reg_3392_reg[13]_i_1_n_0 ,\tmp37_reg_3392_reg[13]_i_1_n_1 ,\tmp37_reg_3392_reg[13]_i_1_n_2 ,\tmp37_reg_3392_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_92,p_n_93,p_n_94,p_n_95}),
        .O(D[13:10]),
        .S({\tmp37_reg_3392[13]_i_2_n_0 ,\tmp37_reg_3392[13]_i_3_n_0 ,\tmp37_reg_3392[13]_i_4_n_0 ,\tmp37_reg_3392[13]_i_5_n_0 }));
  CARRY4 \tmp37_reg_3392_reg[17]_i_1 
       (.CI(\tmp37_reg_3392_reg[13]_i_1_n_0 ),
        .CO({\tmp37_reg_3392_reg[17]_i_1_n_0 ,\tmp37_reg_3392_reg[17]_i_1_n_1 ,\tmp37_reg_3392_reg[17]_i_1_n_2 ,\tmp37_reg_3392_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_88,p_n_89,p_n_90,p_n_91}),
        .O(D[17:14]),
        .S({\tmp37_reg_3392[17]_i_2_n_0 ,\tmp37_reg_3392[17]_i_3_n_0 ,\tmp37_reg_3392[17]_i_4_n_0 ,\tmp37_reg_3392[17]_i_5_n_0 }));
  CARRY4 \tmp37_reg_3392_reg[21]_i_1 
       (.CI(\tmp37_reg_3392_reg[17]_i_1_n_0 ),
        .CO({\tmp37_reg_3392_reg[21]_i_1_n_0 ,\tmp37_reg_3392_reg[21]_i_1_n_1 ,\tmp37_reg_3392_reg[21]_i_1_n_2 ,\tmp37_reg_3392_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_85,CO,p_n_86,p_n_87}),
        .O(D[21:18]),
        .S({\tmp37_reg_3392[21]_i_2_n_0 ,\tmp37_reg_3392[21]_i_3_n_0 ,\tmp37_reg_3392[21]_i_4_n_0 ,\tmp37_reg_3392[21]_i_5_n_0 }));
  CARRY4 \tmp37_reg_3392_reg[24]_i_1 
       (.CI(\tmp37_reg_3392_reg[21]_i_1_n_0 ),
        .CO({\NLW_tmp37_reg_3392_reg[24]_i_1_CO_UNCONNECTED [3:1],\tmp37_reg_3392_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp37_reg_3392_reg[24]_i_1_O_UNCONNECTED [3:2],D[23:22]}),
        .S({1'b0,1'b0,CO,1'b1}));
  CARRY4 \tmp37_reg_3392_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\tmp37_reg_3392_reg[5]_i_1_n_0 ,\tmp37_reg_3392_reg[5]_i_1_n_1 ,\tmp37_reg_3392_reg[5]_i_1_n_2 ,\tmp37_reg_3392_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_100,p_n_101,p_n_102,p_n_103}),
        .O({D[5:3],\NLW_tmp37_reg_3392_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp37_reg_3392[5]_i_2_n_0 ,\tmp37_reg_3392[5]_i_3_n_0 ,\tmp37_reg_3392[5]_i_4_n_0 ,\tmp37_reg_3392[5]_i_5_n_0 }));
  CARRY4 \tmp37_reg_3392_reg[9]_i_1 
       (.CI(\tmp37_reg_3392_reg[5]_i_1_n_0 ),
        .CO({\tmp37_reg_3392_reg[9]_i_1_n_0 ,\tmp37_reg_3392_reg[9]_i_1_n_1 ,\tmp37_reg_3392_reg[9]_i_1_n_2 ,\tmp37_reg_3392_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_96,p_n_97,p_n_98,p_n_99}),
        .O(D[9:6]),
        .S({\tmp37_reg_3392[9]_i_2_n_0 ,\tmp37_reg_3392[9]_i_3_n_0 ,\tmp37_reg_3392[9]_i_4_n_0 ,\tmp37_reg_3392[9]_i_5_n_0 }));
endmodule

(* ORIG_REF_NAME = "threshold2_mac_muocq" *) 
module m3_for_arty_a7_threshold2_0_1_threshold2_mac_muocq
   (p_1_in,
    E,
    ap_block_pp0_stage0_subdone2_in,
    ap_clk,
    D,
    r_V_6_0_2_1_fu_2287_p2,
    \exitcond389_i_reg_3185_pp0_iter1_reg_reg[0] ,
    internal_empty_n_reg);
  output [24:0]p_1_in;
  output [0:0]E;
  input ap_block_pp0_stage0_subdone2_in;
  input ap_clk;
  input [7:0]D;
  input [17:0]r_V_6_0_2_1_fu_2287_p2;
  input \exitcond389_i_reg_3185_pp0_iter1_reg_reg[0] ;
  input internal_empty_n_reg;

  wire [7:0]D;
  wire [0:0]E;
  wire ap_block_pp0_stage0_subdone2_in;
  wire ap_clk;
  wire \exitcond389_i_reg_3185_pp0_iter1_reg_reg[0] ;
  wire internal_empty_n_reg;
  wire [24:0]p_1_in;
  wire [17:0]r_V_6_0_2_1_fu_2287_p2;

  m3_for_arty_a7_threshold2_0_1_threshold2_mac_muocq_DSP48_3_87 threshold2_mac_muocq_DSP48_3_U
       (.D(D),
        .E(E),
        .ap_block_pp0_stage0_subdone2_in(ap_block_pp0_stage0_subdone2_in),
        .ap_clk(ap_clk),
        .\exitcond389_i_reg_3185_pp0_iter1_reg_reg[0] (\exitcond389_i_reg_3185_pp0_iter1_reg_reg[0] ),
        .internal_empty_n_reg(internal_empty_n_reg),
        .p_1_in(p_1_in),
        .r_V_6_0_2_1_fu_2287_p2(r_V_6_0_2_1_fu_2287_p2));
endmodule

(* ORIG_REF_NAME = "threshold2_mac_muocq" *) 
module m3_for_arty_a7_threshold2_0_1_threshold2_mac_muocq_84
   (p_1_in,
    E,
    ap_block_pp0_stage0_subdone2_in,
    ap_clk,
    D,
    r_V_6_1_2_1_fu_2392_p2);
  output [24:0]p_1_in;
  input [0:0]E;
  input ap_block_pp0_stage0_subdone2_in;
  input ap_clk;
  input [7:0]D;
  input [17:0]r_V_6_1_2_1_fu_2392_p2;

  wire [7:0]D;
  wire [0:0]E;
  wire ap_block_pp0_stage0_subdone2_in;
  wire ap_clk;
  wire [24:0]p_1_in;
  wire [17:0]r_V_6_1_2_1_fu_2392_p2;

  m3_for_arty_a7_threshold2_0_1_threshold2_mac_muocq_DSP48_3_86 threshold2_mac_muocq_DSP48_3_U
       (.D(D),
        .E(E),
        .ap_block_pp0_stage0_subdone2_in(ap_block_pp0_stage0_subdone2_in),
        .ap_clk(ap_clk),
        .p_1_in(p_1_in),
        .r_V_6_1_2_1_fu_2392_p2(r_V_6_1_2_1_fu_2392_p2));
endmodule

(* ORIG_REF_NAME = "threshold2_mac_muocq" *) 
module m3_for_arty_a7_threshold2_0_1_threshold2_mac_muocq_85
   (p_1_in,
    ap_block_pp0_stage0_subdone2_in,
    E,
    ap_clk,
    D,
    r_V_6_2_2_1_fu_2497_p2,
    internal_empty_n_reg);
  output [24:0]p_1_in;
  output ap_block_pp0_stage0_subdone2_in;
  input [0:0]E;
  input ap_clk;
  input [7:0]D;
  input [17:0]r_V_6_2_2_1_fu_2497_p2;
  input internal_empty_n_reg;

  wire [7:0]D;
  wire [0:0]E;
  wire ap_block_pp0_stage0_subdone2_in;
  wire ap_clk;
  wire internal_empty_n_reg;
  wire [24:0]p_1_in;
  wire [17:0]r_V_6_2_2_1_fu_2497_p2;

  m3_for_arty_a7_threshold2_0_1_threshold2_mac_muocq_DSP48_3 threshold2_mac_muocq_DSP48_3_U
       (.D(D),
        .E(E),
        .ap_block_pp0_stage0_subdone2_in(ap_block_pp0_stage0_subdone2_in),
        .ap_clk(ap_clk),
        .internal_empty_n_reg(internal_empty_n_reg),
        .p_1_in(p_1_in),
        .r_V_6_2_2_1_fu_2497_p2(r_V_6_2_2_1_fu_2497_p2));
endmodule

(* ORIG_REF_NAME = "threshold2_mac_muocq_DSP48_3" *) 
module m3_for_arty_a7_threshold2_0_1_threshold2_mac_muocq_DSP48_3
   (p_1_in,
    ap_block_pp0_stage0_subdone2_in,
    E,
    ap_clk,
    D,
    r_V_6_2_2_1_fu_2497_p2,
    internal_empty_n_reg);
  output [24:0]p_1_in;
  output ap_block_pp0_stage0_subdone2_in;
  input [0:0]E;
  input ap_clk;
  input [7:0]D;
  input [17:0]r_V_6_2_2_1_fu_2497_p2;
  input internal_empty_n_reg;

  wire [7:0]D;
  wire [0:0]E;
  wire ap_block_pp0_stage0_subdone2_in;
  wire ap_clk;
  wire internal_empty_n_reg;
  wire [24:0]p_1_in;
  wire [17:0]r_V_6_2_2_1_fu_2497_p2;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(internal_empty_n_reg),
        .O(ap_block_pp0_stage0_subdone2_in));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,r_V_6_2_2_1_fu_2497_p2[17],r_V_6_2_2_1_fu_2497_p2[17],r_V_6_2_2_1_fu_2497_p2[17],r_V_6_2_2_1_fu_2497_p2[17],r_V_6_2_2_1_fu_2497_p2,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(ap_block_pp0_stage0_subdone2_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:25],p_1_in}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "threshold2_mac_muocq_DSP48_3" *) 
module m3_for_arty_a7_threshold2_0_1_threshold2_mac_muocq_DSP48_3_86
   (p_1_in,
    E,
    ap_block_pp0_stage0_subdone2_in,
    ap_clk,
    D,
    r_V_6_1_2_1_fu_2392_p2);
  output [24:0]p_1_in;
  input [0:0]E;
  input ap_block_pp0_stage0_subdone2_in;
  input ap_clk;
  input [7:0]D;
  input [17:0]r_V_6_1_2_1_fu_2392_p2;

  wire [7:0]D;
  wire [0:0]E;
  wire ap_block_pp0_stage0_subdone2_in;
  wire ap_clk;
  wire [24:0]p_1_in;
  wire [17:0]r_V_6_1_2_1_fu_2392_p2;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,r_V_6_1_2_1_fu_2392_p2[17],r_V_6_1_2_1_fu_2392_p2[17],r_V_6_1_2_1_fu_2392_p2[17],r_V_6_1_2_1_fu_2392_p2[17],r_V_6_1_2_1_fu_2392_p2,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(ap_block_pp0_stage0_subdone2_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:25],p_1_in}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "threshold2_mac_muocq_DSP48_3" *) 
module m3_for_arty_a7_threshold2_0_1_threshold2_mac_muocq_DSP48_3_87
   (p_1_in,
    E,
    ap_block_pp0_stage0_subdone2_in,
    ap_clk,
    D,
    r_V_6_0_2_1_fu_2287_p2,
    \exitcond389_i_reg_3185_pp0_iter1_reg_reg[0] ,
    internal_empty_n_reg);
  output [24:0]p_1_in;
  output [0:0]E;
  input ap_block_pp0_stage0_subdone2_in;
  input ap_clk;
  input [7:0]D;
  input [17:0]r_V_6_0_2_1_fu_2287_p2;
  input \exitcond389_i_reg_3185_pp0_iter1_reg_reg[0] ;
  input internal_empty_n_reg;

  wire [7:0]D;
  wire [0:0]E;
  wire ap_block_pp0_stage0_subdone2_in;
  wire ap_clk;
  wire \exitcond389_i_reg_3185_pp0_iter1_reg_reg[0] ;
  wire internal_empty_n_reg;
  wire [24:0]p_1_in;
  wire [17:0]r_V_6_0_2_1_fu_2287_p2;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,r_V_6_0_2_1_fu_2287_p2[17],r_V_6_0_2_1_fu_2287_p2[17],r_V_6_0_2_1_fu_2287_p2[17],r_V_6_0_2_1_fu_2287_p2[17],r_V_6_0_2_1_fu_2287_p2,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(ap_block_pp0_stage0_subdone2_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:25],p_1_in}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h1)) 
    \src_kernel_win_0_va_16_reg_3361[7]_i_1 
       (.I0(\exitcond389_i_reg_3185_pp0_iter1_reg_reg[0] ),
        .I1(internal_empty_n_reg),
        .O(E));
endmodule

(* ORIG_REF_NAME = "threshold2_mac_muqcK" *) 
module m3_for_arty_a7_threshold2_0_1_threshold2_mac_muqcK
   (P,
    S,
    p,
    p_0,
    ap_ce_reg,
    ap_clk,
    D,
    A,
    C,
    sub_V_reg_894_pp0_iter23_reg);
  output [35:0]P;
  output [3:0]S;
  output [2:0]p;
  output [1:0]p_0;
  input ap_ce_reg;
  input ap_clk;
  input [13:0]D;
  input [19:0]A;
  input [2:0]C;
  input [8:0]sub_V_reg_894_pp0_iter23_reg;

  wire [19:0]A;
  wire [2:0]C;
  wire [13:0]D;
  wire [35:0]P;
  wire [3:0]S;
  wire ap_ce_reg;
  wire ap_clk;
  wire [2:0]p;
  wire [1:0]p_0;
  wire [8:0]sub_V_reg_894_pp0_iter23_reg;

  m3_for_arty_a7_threshold2_0_1_threshold2_mac_muqcK_DSP48_4 threshold2_mac_muqcK_DSP48_4_U
       (.A(A),
        .C(C),
        .D(D),
        .P(P),
        .S(S),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0),
        .sub_V_reg_894_pp0_iter23_reg(sub_V_reg_894_pp0_iter23_reg));
endmodule

(* ORIG_REF_NAME = "threshold2_mac_muqcK_DSP48_4" *) 
module m3_for_arty_a7_threshold2_0_1_threshold2_mac_muqcK_DSP48_4
   (P,
    S,
    p_0,
    p_1,
    ap_ce_reg,
    ap_clk,
    D,
    A,
    C,
    sub_V_reg_894_pp0_iter23_reg);
  output [35:0]P;
  output [3:0]S;
  output [2:0]p_0;
  output [1:0]p_1;
  input ap_ce_reg;
  input ap_clk;
  input [13:0]D;
  input [19:0]A;
  input [2:0]C;
  input [8:0]sub_V_reg_894_pp0_iter23_reg;

  wire [19:0]A;
  wire [2:0]C;
  wire [13:0]D;
  wire [35:0]P;
  wire [3:0]S;
  wire ap_ce_reg;
  wire ap_clk;
  wire [2:0]p_0;
  wire [1:0]p_1;
  wire [8:0]sub_V_reg_894_pp0_iter23_reg;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:36]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({D[13],D[13],D,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,C[2:1],C[1],C[1:0],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_ce_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:36],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_fu_317_p2_carry__0_i_1
       (.I0(sub_V_reg_894_pp0_iter23_reg[2]),
        .I1(sub_V_reg_894_pp0_iter23_reg[6]),
        .O(p_0[2]));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_fu_317_p2_carry__0_i_2
       (.I0(sub_V_reg_894_pp0_iter23_reg[1]),
        .I1(sub_V_reg_894_pp0_iter23_reg[5]),
        .O(p_0[1]));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_fu_317_p2_carry__0_i_3
       (.I0(sub_V_reg_894_pp0_iter23_reg[0]),
        .I1(sub_V_reg_894_pp0_iter23_reg[4]),
        .O(p_0[0]));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_fu_317_p2_carry__1_i_1
       (.I0(sub_V_reg_894_pp0_iter23_reg[5]),
        .I1(sub_V_reg_894_pp0_iter23_reg[6]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_fu_317_p2_carry__1_i_2
       (.I0(sub_V_reg_894_pp0_iter23_reg[8]),
        .I1(sub_V_reg_894_pp0_iter23_reg[5]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_fu_317_p2_carry__1_i_3
       (.I0(sub_V_reg_894_pp0_iter23_reg[8]),
        .I1(sub_V_reg_894_pp0_iter23_reg[4]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_fu_317_p2_carry__1_i_4
       (.I0(sub_V_reg_894_pp0_iter23_reg[3]),
        .I1(sub_V_reg_894_pp0_iter23_reg[7]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_fu_317_p2_carry__2_i_1
       (.I0(sub_V_reg_894_pp0_iter23_reg[7]),
        .I1(sub_V_reg_894_pp0_iter23_reg[8]),
        .O(p_1[1]));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_fu_317_p2_carry__2_i_2
       (.I0(sub_V_reg_894_pp0_iter23_reg[6]),
        .I1(sub_V_reg_894_pp0_iter23_reg[7]),
        .O(p_1[0]));
endmodule

(* ORIG_REF_NAME = "threshold2_udiv_2pcA" *) 
module m3_for_arty_a7_threshold2_0_1_threshold2_udiv_2pcA
   (\loop[18].divisor_tmp_reg[19]_23 ,
    A,
    ap_ce_reg,
    ap_clk,
    Q,
    tmp_2_61_reg_900_pp0_iter24_reg);
  output [7:0]\loop[18].divisor_tmp_reg[19]_23 ;
  output [19:0]A;
  input ap_ce_reg;
  input ap_clk;
  input [7:0]Q;
  input tmp_2_61_reg_900_pp0_iter24_reg;

  wire [19:0]A;
  wire [7:0]Q;
  wire ap_ce_reg;
  wire ap_clk;
  wire [7:1]\divisor_tmp_reg[0]_4 ;
  wire [7:0]\loop[18].divisor_tmp_reg[19]_23 ;
  wire [7:1]p_0_in;
  wire tmp_2_61_reg_900_pp0_iter24_reg;

  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry__0_i_1 
       (.I0(\divisor_tmp_reg[0]_4 [7]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry__0_i_2 
       (.I0(\divisor_tmp_reg[0]_4 [6]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry__0_i_3 
       (.I0(\divisor_tmp_reg[0]_4 [5]),
        .O(p_0_in[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry_i_1 
       (.I0(\divisor_tmp_reg[0]_4 [4]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry_i_2 
       (.I0(\divisor_tmp_reg[0]_4 [3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry_i_3 
       (.I0(\divisor_tmp_reg[0]_4 [2]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry_i_4 
       (.I0(\divisor_tmp_reg[0]_4 [1]),
        .O(p_0_in[1]));
  m3_for_arty_a7_threshold2_0_1_threshold2_udiv_2pcA_div_111 threshold2_udiv_2pcA_div_U
       (.A(A),
        .Q(Q),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .\loop[0].divisor_tmp_reg[1][7] (\divisor_tmp_reg[0]_4 ),
        .\loop[18].divisor_tmp_reg[19]_23 (\loop[18].divisor_tmp_reg[19]_23 ),
        .p_0_in(p_0_in),
        .tmp_2_61_reg_900_pp0_iter24_reg(tmp_2_61_reg_900_pp0_iter24_reg));
endmodule

(* ORIG_REF_NAME = "threshold2_udiv_2pcA" *) 
module m3_for_arty_a7_threshold2_0_1_threshold2_udiv_2pcA_110
   (A,
    ap_ce_reg,
    ap_clk,
    tmp_4_reg_874_pp0_iter23_reg,
    diff_reg_869_pp0_iter2_reg,
    diff_reg_869_pp0_iter3_reg,
    diff_reg_869_pp0_iter4_reg,
    diff_reg_869_pp0_iter5_reg,
    diff_reg_869_pp0_iter6_reg,
    diff_reg_869_pp0_iter7_reg,
    diff_reg_869_pp0_iter8_reg,
    diff_reg_869_pp0_iter9_reg,
    diff_reg_869_pp0_iter10_reg,
    diff_reg_869_pp0_iter11_reg,
    diff_reg_869_pp0_iter12_reg,
    diff_reg_869_pp0_iter13_reg,
    diff_reg_869_pp0_iter14_reg,
    diff_reg_869_pp0_iter15_reg,
    diff_reg_869_pp0_iter16_reg,
    diff_reg_869_pp0_iter17_reg,
    diff_reg_869_pp0_iter18_reg,
    diff_reg_869_pp0_iter19_reg,
    diff_reg_869_pp0_iter20_reg,
    D);
  output [19:0]A;
  input ap_ce_reg;
  input ap_clk;
  input tmp_4_reg_874_pp0_iter23_reg;
  input [7:0]diff_reg_869_pp0_iter2_reg;
  input [7:0]diff_reg_869_pp0_iter3_reg;
  input [7:0]diff_reg_869_pp0_iter4_reg;
  input [7:0]diff_reg_869_pp0_iter5_reg;
  input [7:0]diff_reg_869_pp0_iter6_reg;
  input [7:0]diff_reg_869_pp0_iter7_reg;
  input [7:0]diff_reg_869_pp0_iter8_reg;
  input [7:0]diff_reg_869_pp0_iter9_reg;
  input [7:0]diff_reg_869_pp0_iter10_reg;
  input [7:0]diff_reg_869_pp0_iter11_reg;
  input [7:0]diff_reg_869_pp0_iter12_reg;
  input [7:0]diff_reg_869_pp0_iter13_reg;
  input [7:0]diff_reg_869_pp0_iter14_reg;
  input [7:0]diff_reg_869_pp0_iter15_reg;
  input [7:0]diff_reg_869_pp0_iter16_reg;
  input [7:0]diff_reg_869_pp0_iter17_reg;
  input [7:0]diff_reg_869_pp0_iter18_reg;
  input [7:0]diff_reg_869_pp0_iter19_reg;
  input [7:0]diff_reg_869_pp0_iter20_reg;
  input [7:0]D;

  wire [19:0]A;
  wire [7:0]D;
  wire ap_ce_reg;
  wire ap_clk;
  wire [7:0]diff_reg_869_pp0_iter10_reg;
  wire [7:0]diff_reg_869_pp0_iter11_reg;
  wire [7:0]diff_reg_869_pp0_iter12_reg;
  wire [7:0]diff_reg_869_pp0_iter13_reg;
  wire [7:0]diff_reg_869_pp0_iter14_reg;
  wire [7:0]diff_reg_869_pp0_iter15_reg;
  wire [7:0]diff_reg_869_pp0_iter16_reg;
  wire [7:0]diff_reg_869_pp0_iter17_reg;
  wire [7:0]diff_reg_869_pp0_iter18_reg;
  wire [7:0]diff_reg_869_pp0_iter19_reg;
  wire [7:0]diff_reg_869_pp0_iter20_reg;
  wire [7:0]diff_reg_869_pp0_iter2_reg;
  wire [7:0]diff_reg_869_pp0_iter3_reg;
  wire [7:0]diff_reg_869_pp0_iter4_reg;
  wire [7:0]diff_reg_869_pp0_iter5_reg;
  wire [7:0]diff_reg_869_pp0_iter6_reg;
  wire [7:0]diff_reg_869_pp0_iter7_reg;
  wire [7:0]diff_reg_869_pp0_iter8_reg;
  wire [7:0]diff_reg_869_pp0_iter9_reg;
  wire [7:1]p_0_in;
  wire tmp_4_reg_874_pp0_iter23_reg;

  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry__0_i_1 
       (.I0(diff_reg_869_pp0_iter2_reg[7]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry__0_i_2 
       (.I0(diff_reg_869_pp0_iter2_reg[6]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry__0_i_3 
       (.I0(diff_reg_869_pp0_iter2_reg[5]),
        .O(p_0_in[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry_i_1 
       (.I0(diff_reg_869_pp0_iter2_reg[4]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry_i_2 
       (.I0(diff_reg_869_pp0_iter2_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry_i_3 
       (.I0(diff_reg_869_pp0_iter2_reg[2]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry_i_4 
       (.I0(diff_reg_869_pp0_iter2_reg[1]),
        .O(p_0_in[1]));
  m3_for_arty_a7_threshold2_0_1_threshold2_udiv_2pcA_div threshold2_udiv_2pcA_div_U
       (.A(A),
        .D(D),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .diff_reg_869_pp0_iter10_reg(diff_reg_869_pp0_iter10_reg),
        .diff_reg_869_pp0_iter11_reg(diff_reg_869_pp0_iter11_reg),
        .diff_reg_869_pp0_iter12_reg(diff_reg_869_pp0_iter12_reg),
        .diff_reg_869_pp0_iter13_reg(diff_reg_869_pp0_iter13_reg),
        .diff_reg_869_pp0_iter14_reg(diff_reg_869_pp0_iter14_reg),
        .diff_reg_869_pp0_iter15_reg(diff_reg_869_pp0_iter15_reg),
        .diff_reg_869_pp0_iter16_reg(diff_reg_869_pp0_iter16_reg),
        .diff_reg_869_pp0_iter17_reg(diff_reg_869_pp0_iter17_reg),
        .diff_reg_869_pp0_iter18_reg(diff_reg_869_pp0_iter18_reg),
        .diff_reg_869_pp0_iter19_reg(diff_reg_869_pp0_iter19_reg),
        .diff_reg_869_pp0_iter20_reg(diff_reg_869_pp0_iter20_reg),
        .diff_reg_869_pp0_iter2_reg(diff_reg_869_pp0_iter2_reg[0]),
        .diff_reg_869_pp0_iter3_reg(diff_reg_869_pp0_iter3_reg),
        .diff_reg_869_pp0_iter4_reg(diff_reg_869_pp0_iter4_reg),
        .diff_reg_869_pp0_iter5_reg(diff_reg_869_pp0_iter5_reg),
        .diff_reg_869_pp0_iter6_reg(diff_reg_869_pp0_iter6_reg),
        .diff_reg_869_pp0_iter7_reg(diff_reg_869_pp0_iter7_reg),
        .diff_reg_869_pp0_iter8_reg(diff_reg_869_pp0_iter8_reg),
        .diff_reg_869_pp0_iter9_reg(diff_reg_869_pp0_iter9_reg),
        .p_0_in(p_0_in),
        .tmp_4_reg_874_pp0_iter23_reg(tmp_4_reg_874_pp0_iter23_reg));
endmodule

(* ORIG_REF_NAME = "threshold2_udiv_2pcA_div" *) 
module m3_for_arty_a7_threshold2_0_1_threshold2_udiv_2pcA_div
   (A,
    ap_ce_reg,
    ap_clk,
    p_0_in,
    tmp_4_reg_874_pp0_iter23_reg,
    diff_reg_869_pp0_iter2_reg,
    diff_reg_869_pp0_iter3_reg,
    diff_reg_869_pp0_iter4_reg,
    diff_reg_869_pp0_iter5_reg,
    diff_reg_869_pp0_iter6_reg,
    diff_reg_869_pp0_iter7_reg,
    diff_reg_869_pp0_iter8_reg,
    diff_reg_869_pp0_iter9_reg,
    diff_reg_869_pp0_iter10_reg,
    diff_reg_869_pp0_iter11_reg,
    diff_reg_869_pp0_iter12_reg,
    diff_reg_869_pp0_iter13_reg,
    diff_reg_869_pp0_iter14_reg,
    diff_reg_869_pp0_iter15_reg,
    diff_reg_869_pp0_iter16_reg,
    diff_reg_869_pp0_iter17_reg,
    diff_reg_869_pp0_iter18_reg,
    diff_reg_869_pp0_iter19_reg,
    diff_reg_869_pp0_iter20_reg,
    D);
  output [19:0]A;
  input ap_ce_reg;
  input ap_clk;
  input [6:0]p_0_in;
  input tmp_4_reg_874_pp0_iter23_reg;
  input [0:0]diff_reg_869_pp0_iter2_reg;
  input [7:0]diff_reg_869_pp0_iter3_reg;
  input [7:0]diff_reg_869_pp0_iter4_reg;
  input [7:0]diff_reg_869_pp0_iter5_reg;
  input [7:0]diff_reg_869_pp0_iter6_reg;
  input [7:0]diff_reg_869_pp0_iter7_reg;
  input [7:0]diff_reg_869_pp0_iter8_reg;
  input [7:0]diff_reg_869_pp0_iter9_reg;
  input [7:0]diff_reg_869_pp0_iter10_reg;
  input [7:0]diff_reg_869_pp0_iter11_reg;
  input [7:0]diff_reg_869_pp0_iter12_reg;
  input [7:0]diff_reg_869_pp0_iter13_reg;
  input [7:0]diff_reg_869_pp0_iter14_reg;
  input [7:0]diff_reg_869_pp0_iter15_reg;
  input [7:0]diff_reg_869_pp0_iter16_reg;
  input [7:0]diff_reg_869_pp0_iter17_reg;
  input [7:0]diff_reg_869_pp0_iter18_reg;
  input [7:0]diff_reg_869_pp0_iter19_reg;
  input [7:0]diff_reg_869_pp0_iter20_reg;
  input [7:0]D;

  wire [19:0]A;
  wire [7:0]D;
  wire ap_ce_reg;
  wire ap_clk;
  wire [7:0]diff_reg_869_pp0_iter10_reg;
  wire [7:0]diff_reg_869_pp0_iter11_reg;
  wire [7:0]diff_reg_869_pp0_iter12_reg;
  wire [7:0]diff_reg_869_pp0_iter13_reg;
  wire [7:0]diff_reg_869_pp0_iter14_reg;
  wire [7:0]diff_reg_869_pp0_iter15_reg;
  wire [7:0]diff_reg_869_pp0_iter16_reg;
  wire [7:0]diff_reg_869_pp0_iter17_reg;
  wire [7:0]diff_reg_869_pp0_iter18_reg;
  wire [7:0]diff_reg_869_pp0_iter19_reg;
  wire [7:0]diff_reg_869_pp0_iter20_reg;
  wire [0:0]diff_reg_869_pp0_iter2_reg;
  wire [7:0]diff_reg_869_pp0_iter3_reg;
  wire [7:0]diff_reg_869_pp0_iter4_reg;
  wire [7:0]diff_reg_869_pp0_iter5_reg;
  wire [7:0]diff_reg_869_pp0_iter6_reg;
  wire [7:0]diff_reg_869_pp0_iter7_reg;
  wire [7:0]diff_reg_869_pp0_iter8_reg;
  wire [7:0]diff_reg_869_pp0_iter9_reg;
  wire [19:0]grp_fu_210_p2;
  wire [0:0]\loop[19].dividend_tmp_reg[20]_1 ;
  wire [6:0]p_0_in;
  wire threshold2_udiv_2pcA_div_u_0_n_0;
  wire threshold2_udiv_2pcA_div_u_0_n_1;
  wire threshold2_udiv_2pcA_div_u_0_n_10;
  wire threshold2_udiv_2pcA_div_u_0_n_11;
  wire threshold2_udiv_2pcA_div_u_0_n_12;
  wire threshold2_udiv_2pcA_div_u_0_n_13;
  wire threshold2_udiv_2pcA_div_u_0_n_14;
  wire threshold2_udiv_2pcA_div_u_0_n_15;
  wire threshold2_udiv_2pcA_div_u_0_n_16;
  wire threshold2_udiv_2pcA_div_u_0_n_17;
  wire threshold2_udiv_2pcA_div_u_0_n_18;
  wire threshold2_udiv_2pcA_div_u_0_n_2;
  wire threshold2_udiv_2pcA_div_u_0_n_3;
  wire threshold2_udiv_2pcA_div_u_0_n_4;
  wire threshold2_udiv_2pcA_div_u_0_n_5;
  wire threshold2_udiv_2pcA_div_u_0_n_6;
  wire threshold2_udiv_2pcA_div_u_0_n_7;
  wire threshold2_udiv_2pcA_div_u_0_n_8;
  wire threshold2_udiv_2pcA_div_u_0_n_9;
  wire tmp_4_reg_874_pp0_iter23_reg;

  LUT2 #(
    .INIT(4'h2)) 
    p_i_1
       (.I0(grp_fu_210_p2[19]),
        .I1(tmp_4_reg_874_pp0_iter23_reg),
        .O(A[19]));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_10
       (.I0(grp_fu_210_p2[10]),
        .I1(tmp_4_reg_874_pp0_iter23_reg),
        .O(A[10]));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_11
       (.I0(grp_fu_210_p2[9]),
        .I1(tmp_4_reg_874_pp0_iter23_reg),
        .O(A[9]));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_12
       (.I0(grp_fu_210_p2[8]),
        .I1(tmp_4_reg_874_pp0_iter23_reg),
        .O(A[8]));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_13
       (.I0(grp_fu_210_p2[7]),
        .I1(tmp_4_reg_874_pp0_iter23_reg),
        .O(A[7]));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_14
       (.I0(grp_fu_210_p2[6]),
        .I1(tmp_4_reg_874_pp0_iter23_reg),
        .O(A[6]));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_15
       (.I0(grp_fu_210_p2[5]),
        .I1(tmp_4_reg_874_pp0_iter23_reg),
        .O(A[5]));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_16
       (.I0(grp_fu_210_p2[4]),
        .I1(tmp_4_reg_874_pp0_iter23_reg),
        .O(A[4]));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_17
       (.I0(grp_fu_210_p2[3]),
        .I1(tmp_4_reg_874_pp0_iter23_reg),
        .O(A[3]));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_18
       (.I0(grp_fu_210_p2[2]),
        .I1(tmp_4_reg_874_pp0_iter23_reg),
        .O(A[2]));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_19
       (.I0(grp_fu_210_p2[1]),
        .I1(tmp_4_reg_874_pp0_iter23_reg),
        .O(A[1]));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_2
       (.I0(grp_fu_210_p2[18]),
        .I1(tmp_4_reg_874_pp0_iter23_reg),
        .O(A[18]));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_20
       (.I0(grp_fu_210_p2[0]),
        .I1(tmp_4_reg_874_pp0_iter23_reg),
        .O(A[0]));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_3
       (.I0(grp_fu_210_p2[17]),
        .I1(tmp_4_reg_874_pp0_iter23_reg),
        .O(A[17]));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_4
       (.I0(grp_fu_210_p2[16]),
        .I1(tmp_4_reg_874_pp0_iter23_reg),
        .O(A[16]));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_5
       (.I0(grp_fu_210_p2[15]),
        .I1(tmp_4_reg_874_pp0_iter23_reg),
        .O(A[15]));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_6
       (.I0(grp_fu_210_p2[14]),
        .I1(tmp_4_reg_874_pp0_iter23_reg),
        .O(A[14]));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_7
       (.I0(grp_fu_210_p2[13]),
        .I1(tmp_4_reg_874_pp0_iter23_reg),
        .O(A[13]));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_8
       (.I0(grp_fu_210_p2[12]),
        .I1(tmp_4_reg_874_pp0_iter23_reg),
        .O(A[12]));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_9
       (.I0(grp_fu_210_p2[11]),
        .I1(tmp_4_reg_874_pp0_iter23_reg),
        .O(A[11]));
  FDRE \quot_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[19].dividend_tmp_reg[20]_1 ),
        .Q(grp_fu_210_p2[0]),
        .R(1'b0));
  FDRE \quot_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_udiv_2pcA_div_u_0_n_9),
        .Q(grp_fu_210_p2[10]),
        .R(1'b0));
  FDRE \quot_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_udiv_2pcA_div_u_0_n_8),
        .Q(grp_fu_210_p2[11]),
        .R(1'b0));
  FDRE \quot_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_udiv_2pcA_div_u_0_n_7),
        .Q(grp_fu_210_p2[12]),
        .R(1'b0));
  FDRE \quot_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_udiv_2pcA_div_u_0_n_6),
        .Q(grp_fu_210_p2[13]),
        .R(1'b0));
  FDRE \quot_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_udiv_2pcA_div_u_0_n_5),
        .Q(grp_fu_210_p2[14]),
        .R(1'b0));
  FDRE \quot_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_udiv_2pcA_div_u_0_n_4),
        .Q(grp_fu_210_p2[15]),
        .R(1'b0));
  FDRE \quot_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_udiv_2pcA_div_u_0_n_3),
        .Q(grp_fu_210_p2[16]),
        .R(1'b0));
  FDRE \quot_reg[17]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_udiv_2pcA_div_u_0_n_2),
        .Q(grp_fu_210_p2[17]),
        .R(1'b0));
  FDRE \quot_reg[18]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_udiv_2pcA_div_u_0_n_1),
        .Q(grp_fu_210_p2[18]),
        .R(1'b0));
  FDRE \quot_reg[19]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_udiv_2pcA_div_u_0_n_0),
        .Q(grp_fu_210_p2[19]),
        .R(1'b0));
  FDRE \quot_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_udiv_2pcA_div_u_0_n_18),
        .Q(grp_fu_210_p2[1]),
        .R(1'b0));
  FDRE \quot_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_udiv_2pcA_div_u_0_n_17),
        .Q(grp_fu_210_p2[2]),
        .R(1'b0));
  FDRE \quot_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_udiv_2pcA_div_u_0_n_16),
        .Q(grp_fu_210_p2[3]),
        .R(1'b0));
  FDRE \quot_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_udiv_2pcA_div_u_0_n_15),
        .Q(grp_fu_210_p2[4]),
        .R(1'b0));
  FDRE \quot_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_udiv_2pcA_div_u_0_n_14),
        .Q(grp_fu_210_p2[5]),
        .R(1'b0));
  FDRE \quot_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_udiv_2pcA_div_u_0_n_13),
        .Q(grp_fu_210_p2[6]),
        .R(1'b0));
  FDRE \quot_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_udiv_2pcA_div_u_0_n_12),
        .Q(grp_fu_210_p2[7]),
        .R(1'b0));
  FDRE \quot_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_udiv_2pcA_div_u_0_n_11),
        .Q(grp_fu_210_p2[8]),
        .R(1'b0));
  FDRE \quot_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_udiv_2pcA_div_u_0_n_10),
        .Q(grp_fu_210_p2[9]),
        .R(1'b0));
  m3_for_arty_a7_threshold2_0_1_threshold2_udiv_2pcA_div_u threshold2_udiv_2pcA_div_u_0
       (.D(D),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .diff_reg_869_pp0_iter10_reg(diff_reg_869_pp0_iter10_reg),
        .diff_reg_869_pp0_iter11_reg(diff_reg_869_pp0_iter11_reg),
        .diff_reg_869_pp0_iter12_reg(diff_reg_869_pp0_iter12_reg),
        .diff_reg_869_pp0_iter13_reg(diff_reg_869_pp0_iter13_reg),
        .diff_reg_869_pp0_iter14_reg(diff_reg_869_pp0_iter14_reg),
        .diff_reg_869_pp0_iter15_reg(diff_reg_869_pp0_iter15_reg),
        .diff_reg_869_pp0_iter16_reg(diff_reg_869_pp0_iter16_reg),
        .diff_reg_869_pp0_iter17_reg(diff_reg_869_pp0_iter17_reg),
        .diff_reg_869_pp0_iter18_reg(diff_reg_869_pp0_iter18_reg),
        .diff_reg_869_pp0_iter19_reg(diff_reg_869_pp0_iter19_reg),
        .diff_reg_869_pp0_iter20_reg(diff_reg_869_pp0_iter20_reg),
        .diff_reg_869_pp0_iter2_reg(diff_reg_869_pp0_iter2_reg),
        .diff_reg_869_pp0_iter3_reg(diff_reg_869_pp0_iter3_reg),
        .diff_reg_869_pp0_iter4_reg(diff_reg_869_pp0_iter4_reg),
        .diff_reg_869_pp0_iter5_reg(diff_reg_869_pp0_iter5_reg),
        .diff_reg_869_pp0_iter6_reg(diff_reg_869_pp0_iter6_reg),
        .diff_reg_869_pp0_iter7_reg(diff_reg_869_pp0_iter7_reg),
        .diff_reg_869_pp0_iter8_reg(diff_reg_869_pp0_iter8_reg),
        .diff_reg_869_pp0_iter9_reg(diff_reg_869_pp0_iter9_reg),
        .\loop[19].dividend_tmp_reg[20]_1 (\loop[19].dividend_tmp_reg[20]_1 ),
        .p_0_in(p_0_in),
        .\quot_reg[10]__0 (threshold2_udiv_2pcA_div_u_0_n_9),
        .\quot_reg[11]__0 (threshold2_udiv_2pcA_div_u_0_n_8),
        .\quot_reg[12]__0 (threshold2_udiv_2pcA_div_u_0_n_7),
        .\quot_reg[13]__0 (threshold2_udiv_2pcA_div_u_0_n_6),
        .\quot_reg[14]__0 (threshold2_udiv_2pcA_div_u_0_n_5),
        .\quot_reg[15]__0 (threshold2_udiv_2pcA_div_u_0_n_4),
        .\quot_reg[16]__0 (threshold2_udiv_2pcA_div_u_0_n_3),
        .\quot_reg[17]__0 (threshold2_udiv_2pcA_div_u_0_n_2),
        .\quot_reg[18]__0 (threshold2_udiv_2pcA_div_u_0_n_1),
        .\quot_reg[19]__0 (threshold2_udiv_2pcA_div_u_0_n_0),
        .\quot_reg[1]__0 (threshold2_udiv_2pcA_div_u_0_n_18),
        .\quot_reg[2]__0 (threshold2_udiv_2pcA_div_u_0_n_17),
        .\quot_reg[3]__0 (threshold2_udiv_2pcA_div_u_0_n_16),
        .\quot_reg[4]__0 (threshold2_udiv_2pcA_div_u_0_n_15),
        .\quot_reg[5]__0 (threshold2_udiv_2pcA_div_u_0_n_14),
        .\quot_reg[6]__0 (threshold2_udiv_2pcA_div_u_0_n_13),
        .\quot_reg[7]__0 (threshold2_udiv_2pcA_div_u_0_n_12),
        .\quot_reg[8]__0 (threshold2_udiv_2pcA_div_u_0_n_11),
        .\quot_reg[9]__0 (threshold2_udiv_2pcA_div_u_0_n_10));
endmodule

(* ORIG_REF_NAME = "threshold2_udiv_2pcA_div" *) 
module m3_for_arty_a7_threshold2_0_1_threshold2_udiv_2pcA_div_111
   (\loop[0].divisor_tmp_reg[1][7] ,
    \loop[18].divisor_tmp_reg[19]_23 ,
    A,
    ap_ce_reg,
    ap_clk,
    Q,
    p_0_in,
    tmp_2_61_reg_900_pp0_iter24_reg);
  output [6:0]\loop[0].divisor_tmp_reg[1][7] ;
  output [7:0]\loop[18].divisor_tmp_reg[19]_23 ;
  output [19:0]A;
  input ap_ce_reg;
  input ap_clk;
  input [7:0]Q;
  input [6:0]p_0_in;
  input tmp_2_61_reg_900_pp0_iter24_reg;

  wire [19:0]A;
  wire [7:0]Q;
  wire ap_ce_reg;
  wire ap_clk;
  wire [7:0]divisor0;
  wire [19:0]grp_fu_289_p2;
  wire [6:0]\loop[0].divisor_tmp_reg[1][7] ;
  wire [7:0]\loop[18].divisor_tmp_reg[19]_23 ;
  wire [0:0]\loop[19].dividend_tmp_reg[20]_3 ;
  wire [6:0]p_0_in;
  wire threshold2_udiv_2pcA_div_u_0_n_0;
  wire threshold2_udiv_2pcA_div_u_0_n_1;
  wire threshold2_udiv_2pcA_div_u_0_n_10;
  wire threshold2_udiv_2pcA_div_u_0_n_11;
  wire threshold2_udiv_2pcA_div_u_0_n_12;
  wire threshold2_udiv_2pcA_div_u_0_n_13;
  wire threshold2_udiv_2pcA_div_u_0_n_14;
  wire threshold2_udiv_2pcA_div_u_0_n_15;
  wire threshold2_udiv_2pcA_div_u_0_n_16;
  wire threshold2_udiv_2pcA_div_u_0_n_17;
  wire threshold2_udiv_2pcA_div_u_0_n_18;
  wire threshold2_udiv_2pcA_div_u_0_n_2;
  wire threshold2_udiv_2pcA_div_u_0_n_3;
  wire threshold2_udiv_2pcA_div_u_0_n_4;
  wire threshold2_udiv_2pcA_div_u_0_n_5;
  wire threshold2_udiv_2pcA_div_u_0_n_6;
  wire threshold2_udiv_2pcA_div_u_0_n_7;
  wire threshold2_udiv_2pcA_div_u_0_n_8;
  wire threshold2_udiv_2pcA_div_u_0_n_9;
  wire tmp_2_61_reg_900_pp0_iter24_reg;

  FDRE \divisor0_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(Q[0]),
        .Q(divisor0[0]),
        .R(1'b0));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(Q[1]),
        .Q(divisor0[1]),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(Q[2]),
        .Q(divisor0[2]),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(Q[3]),
        .Q(divisor0[3]),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(Q[4]),
        .Q(divisor0[4]),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(Q[5]),
        .Q(divisor0[5]),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(Q[6]),
        .Q(divisor0[6]),
        .R(1'b0));
  FDRE \divisor0_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(Q[7]),
        .Q(divisor0[7]),
        .R(1'b0));
  FDRE \quot_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[19].dividend_tmp_reg[20]_3 ),
        .Q(grp_fu_289_p2[0]),
        .R(1'b0));
  FDRE \quot_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_udiv_2pcA_div_u_0_n_9),
        .Q(grp_fu_289_p2[10]),
        .R(1'b0));
  FDRE \quot_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_udiv_2pcA_div_u_0_n_8),
        .Q(grp_fu_289_p2[11]),
        .R(1'b0));
  FDRE \quot_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_udiv_2pcA_div_u_0_n_7),
        .Q(grp_fu_289_p2[12]),
        .R(1'b0));
  FDRE \quot_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_udiv_2pcA_div_u_0_n_6),
        .Q(grp_fu_289_p2[13]),
        .R(1'b0));
  FDRE \quot_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_udiv_2pcA_div_u_0_n_5),
        .Q(grp_fu_289_p2[14]),
        .R(1'b0));
  FDRE \quot_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_udiv_2pcA_div_u_0_n_4),
        .Q(grp_fu_289_p2[15]),
        .R(1'b0));
  FDRE \quot_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_udiv_2pcA_div_u_0_n_3),
        .Q(grp_fu_289_p2[16]),
        .R(1'b0));
  FDRE \quot_reg[17]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_udiv_2pcA_div_u_0_n_2),
        .Q(grp_fu_289_p2[17]),
        .R(1'b0));
  FDRE \quot_reg[18]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_udiv_2pcA_div_u_0_n_1),
        .Q(grp_fu_289_p2[18]),
        .R(1'b0));
  FDRE \quot_reg[19]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_udiv_2pcA_div_u_0_n_0),
        .Q(grp_fu_289_p2[19]),
        .R(1'b0));
  FDRE \quot_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_udiv_2pcA_div_u_0_n_18),
        .Q(grp_fu_289_p2[1]),
        .R(1'b0));
  FDRE \quot_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_udiv_2pcA_div_u_0_n_17),
        .Q(grp_fu_289_p2[2]),
        .R(1'b0));
  FDRE \quot_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_udiv_2pcA_div_u_0_n_16),
        .Q(grp_fu_289_p2[3]),
        .R(1'b0));
  FDRE \quot_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_udiv_2pcA_div_u_0_n_15),
        .Q(grp_fu_289_p2[4]),
        .R(1'b0));
  FDRE \quot_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_udiv_2pcA_div_u_0_n_14),
        .Q(grp_fu_289_p2[5]),
        .R(1'b0));
  FDRE \quot_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_udiv_2pcA_div_u_0_n_13),
        .Q(grp_fu_289_p2[6]),
        .R(1'b0));
  FDRE \quot_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_udiv_2pcA_div_u_0_n_12),
        .Q(grp_fu_289_p2[7]),
        .R(1'b0));
  FDRE \quot_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_udiv_2pcA_div_u_0_n_11),
        .Q(grp_fu_289_p2[8]),
        .R(1'b0));
  FDRE \quot_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(threshold2_udiv_2pcA_div_u_0_n_10),
        .Q(grp_fu_289_p2[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    r_V_4_reg_939_reg_i_1
       (.I0(grp_fu_289_p2[19]),
        .I1(tmp_2_61_reg_900_pp0_iter24_reg),
        .O(A[19]));
  LUT2 #(
    .INIT(4'h2)) 
    r_V_4_reg_939_reg_i_10
       (.I0(grp_fu_289_p2[10]),
        .I1(tmp_2_61_reg_900_pp0_iter24_reg),
        .O(A[10]));
  LUT2 #(
    .INIT(4'h2)) 
    r_V_4_reg_939_reg_i_11
       (.I0(grp_fu_289_p2[9]),
        .I1(tmp_2_61_reg_900_pp0_iter24_reg),
        .O(A[9]));
  LUT2 #(
    .INIT(4'h2)) 
    r_V_4_reg_939_reg_i_12
       (.I0(grp_fu_289_p2[8]),
        .I1(tmp_2_61_reg_900_pp0_iter24_reg),
        .O(A[8]));
  LUT2 #(
    .INIT(4'h2)) 
    r_V_4_reg_939_reg_i_13
       (.I0(grp_fu_289_p2[7]),
        .I1(tmp_2_61_reg_900_pp0_iter24_reg),
        .O(A[7]));
  LUT2 #(
    .INIT(4'h2)) 
    r_V_4_reg_939_reg_i_14
       (.I0(grp_fu_289_p2[6]),
        .I1(tmp_2_61_reg_900_pp0_iter24_reg),
        .O(A[6]));
  LUT2 #(
    .INIT(4'h2)) 
    r_V_4_reg_939_reg_i_15
       (.I0(grp_fu_289_p2[5]),
        .I1(tmp_2_61_reg_900_pp0_iter24_reg),
        .O(A[5]));
  LUT2 #(
    .INIT(4'h2)) 
    r_V_4_reg_939_reg_i_16
       (.I0(grp_fu_289_p2[4]),
        .I1(tmp_2_61_reg_900_pp0_iter24_reg),
        .O(A[4]));
  LUT2 #(
    .INIT(4'h2)) 
    r_V_4_reg_939_reg_i_17
       (.I0(grp_fu_289_p2[3]),
        .I1(tmp_2_61_reg_900_pp0_iter24_reg),
        .O(A[3]));
  LUT2 #(
    .INIT(4'h2)) 
    r_V_4_reg_939_reg_i_18
       (.I0(grp_fu_289_p2[2]),
        .I1(tmp_2_61_reg_900_pp0_iter24_reg),
        .O(A[2]));
  LUT2 #(
    .INIT(4'h2)) 
    r_V_4_reg_939_reg_i_19
       (.I0(grp_fu_289_p2[1]),
        .I1(tmp_2_61_reg_900_pp0_iter24_reg),
        .O(A[1]));
  LUT2 #(
    .INIT(4'h2)) 
    r_V_4_reg_939_reg_i_2
       (.I0(grp_fu_289_p2[18]),
        .I1(tmp_2_61_reg_900_pp0_iter24_reg),
        .O(A[18]));
  LUT2 #(
    .INIT(4'h2)) 
    r_V_4_reg_939_reg_i_20
       (.I0(grp_fu_289_p2[0]),
        .I1(tmp_2_61_reg_900_pp0_iter24_reg),
        .O(A[0]));
  LUT2 #(
    .INIT(4'h2)) 
    r_V_4_reg_939_reg_i_3
       (.I0(grp_fu_289_p2[17]),
        .I1(tmp_2_61_reg_900_pp0_iter24_reg),
        .O(A[17]));
  LUT2 #(
    .INIT(4'h2)) 
    r_V_4_reg_939_reg_i_4
       (.I0(grp_fu_289_p2[16]),
        .I1(tmp_2_61_reg_900_pp0_iter24_reg),
        .O(A[16]));
  LUT2 #(
    .INIT(4'h2)) 
    r_V_4_reg_939_reg_i_5
       (.I0(grp_fu_289_p2[15]),
        .I1(tmp_2_61_reg_900_pp0_iter24_reg),
        .O(A[15]));
  LUT2 #(
    .INIT(4'h2)) 
    r_V_4_reg_939_reg_i_6
       (.I0(grp_fu_289_p2[14]),
        .I1(tmp_2_61_reg_900_pp0_iter24_reg),
        .O(A[14]));
  LUT2 #(
    .INIT(4'h2)) 
    r_V_4_reg_939_reg_i_7
       (.I0(grp_fu_289_p2[13]),
        .I1(tmp_2_61_reg_900_pp0_iter24_reg),
        .O(A[13]));
  LUT2 #(
    .INIT(4'h2)) 
    r_V_4_reg_939_reg_i_8
       (.I0(grp_fu_289_p2[12]),
        .I1(tmp_2_61_reg_900_pp0_iter24_reg),
        .O(A[12]));
  LUT2 #(
    .INIT(4'h2)) 
    r_V_4_reg_939_reg_i_9
       (.I0(grp_fu_289_p2[11]),
        .I1(tmp_2_61_reg_900_pp0_iter24_reg),
        .O(A[11]));
  m3_for_arty_a7_threshold2_0_1_threshold2_udiv_2pcA_div_u_112 threshold2_udiv_2pcA_div_u_0
       (.ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .divisor0(divisor0),
        .\loop[0].divisor_tmp_reg[1][7]_0 (\loop[0].divisor_tmp_reg[1][7] ),
        .\loop[18].divisor_tmp_reg[19]_23 (\loop[18].divisor_tmp_reg[19]_23 ),
        .\loop[19].dividend_tmp_reg[20]_3 (\loop[19].dividend_tmp_reg[20]_3 ),
        .p_0_in(p_0_in),
        .\quot_reg[10]__0 (threshold2_udiv_2pcA_div_u_0_n_9),
        .\quot_reg[11]__0 (threshold2_udiv_2pcA_div_u_0_n_8),
        .\quot_reg[12]__0 (threshold2_udiv_2pcA_div_u_0_n_7),
        .\quot_reg[13]__0 (threshold2_udiv_2pcA_div_u_0_n_6),
        .\quot_reg[14]__0 (threshold2_udiv_2pcA_div_u_0_n_5),
        .\quot_reg[15]__0 (threshold2_udiv_2pcA_div_u_0_n_4),
        .\quot_reg[16]__0 (threshold2_udiv_2pcA_div_u_0_n_3),
        .\quot_reg[17]__0 (threshold2_udiv_2pcA_div_u_0_n_2),
        .\quot_reg[18]__0 (threshold2_udiv_2pcA_div_u_0_n_1),
        .\quot_reg[19]__0 (threshold2_udiv_2pcA_div_u_0_n_0),
        .\quot_reg[1]__0 (threshold2_udiv_2pcA_div_u_0_n_18),
        .\quot_reg[2]__0 (threshold2_udiv_2pcA_div_u_0_n_17),
        .\quot_reg[3]__0 (threshold2_udiv_2pcA_div_u_0_n_16),
        .\quot_reg[4]__0 (threshold2_udiv_2pcA_div_u_0_n_15),
        .\quot_reg[5]__0 (threshold2_udiv_2pcA_div_u_0_n_14),
        .\quot_reg[6]__0 (threshold2_udiv_2pcA_div_u_0_n_13),
        .\quot_reg[7]__0 (threshold2_udiv_2pcA_div_u_0_n_12),
        .\quot_reg[8]__0 (threshold2_udiv_2pcA_div_u_0_n_11),
        .\quot_reg[9]__0 (threshold2_udiv_2pcA_div_u_0_n_10));
endmodule

(* ORIG_REF_NAME = "threshold2_udiv_2pcA_div_u" *) 
module m3_for_arty_a7_threshold2_0_1_threshold2_udiv_2pcA_div_u
   (\quot_reg[19]__0 ,
    \quot_reg[18]__0 ,
    \quot_reg[17]__0 ,
    \quot_reg[16]__0 ,
    \quot_reg[15]__0 ,
    \quot_reg[14]__0 ,
    \quot_reg[13]__0 ,
    \quot_reg[12]__0 ,
    \quot_reg[11]__0 ,
    \quot_reg[10]__0 ,
    \quot_reg[9]__0 ,
    \quot_reg[8]__0 ,
    \quot_reg[7]__0 ,
    \quot_reg[6]__0 ,
    \quot_reg[5]__0 ,
    \quot_reg[4]__0 ,
    \quot_reg[3]__0 ,
    \quot_reg[2]__0 ,
    \quot_reg[1]__0 ,
    \loop[19].dividend_tmp_reg[20]_1 ,
    ap_ce_reg,
    ap_clk,
    p_0_in,
    diff_reg_869_pp0_iter2_reg,
    diff_reg_869_pp0_iter3_reg,
    diff_reg_869_pp0_iter4_reg,
    diff_reg_869_pp0_iter5_reg,
    diff_reg_869_pp0_iter6_reg,
    diff_reg_869_pp0_iter7_reg,
    diff_reg_869_pp0_iter8_reg,
    diff_reg_869_pp0_iter9_reg,
    diff_reg_869_pp0_iter10_reg,
    diff_reg_869_pp0_iter11_reg,
    diff_reg_869_pp0_iter12_reg,
    diff_reg_869_pp0_iter13_reg,
    diff_reg_869_pp0_iter14_reg,
    diff_reg_869_pp0_iter15_reg,
    diff_reg_869_pp0_iter16_reg,
    diff_reg_869_pp0_iter17_reg,
    diff_reg_869_pp0_iter18_reg,
    diff_reg_869_pp0_iter19_reg,
    diff_reg_869_pp0_iter20_reg,
    D);
  output \quot_reg[19]__0 ;
  output \quot_reg[18]__0 ;
  output \quot_reg[17]__0 ;
  output \quot_reg[16]__0 ;
  output \quot_reg[15]__0 ;
  output \quot_reg[14]__0 ;
  output \quot_reg[13]__0 ;
  output \quot_reg[12]__0 ;
  output \quot_reg[11]__0 ;
  output \quot_reg[10]__0 ;
  output \quot_reg[9]__0 ;
  output \quot_reg[8]__0 ;
  output \quot_reg[7]__0 ;
  output \quot_reg[6]__0 ;
  output \quot_reg[5]__0 ;
  output \quot_reg[4]__0 ;
  output \quot_reg[3]__0 ;
  output \quot_reg[2]__0 ;
  output \quot_reg[1]__0 ;
  output [0:0]\loop[19].dividend_tmp_reg[20]_1 ;
  input ap_ce_reg;
  input ap_clk;
  input [6:0]p_0_in;
  input [0:0]diff_reg_869_pp0_iter2_reg;
  input [7:0]diff_reg_869_pp0_iter3_reg;
  input [7:0]diff_reg_869_pp0_iter4_reg;
  input [7:0]diff_reg_869_pp0_iter5_reg;
  input [7:0]diff_reg_869_pp0_iter6_reg;
  input [7:0]diff_reg_869_pp0_iter7_reg;
  input [7:0]diff_reg_869_pp0_iter8_reg;
  input [7:0]diff_reg_869_pp0_iter9_reg;
  input [7:0]diff_reg_869_pp0_iter10_reg;
  input [7:0]diff_reg_869_pp0_iter11_reg;
  input [7:0]diff_reg_869_pp0_iter12_reg;
  input [7:0]diff_reg_869_pp0_iter13_reg;
  input [7:0]diff_reg_869_pp0_iter14_reg;
  input [7:0]diff_reg_869_pp0_iter15_reg;
  input [7:0]diff_reg_869_pp0_iter16_reg;
  input [7:0]diff_reg_869_pp0_iter17_reg;
  input [7:0]diff_reg_869_pp0_iter18_reg;
  input [7:0]diff_reg_869_pp0_iter19_reg;
  input [7:0]diff_reg_869_pp0_iter20_reg;
  input [7:0]D;

  wire [7:0]D;
  wire ap_ce_reg;
  wire ap_clk;
  wire \cal_tmp[0]_carry__0_n_2 ;
  wire \cal_tmp[0]_carry__0_n_3 ;
  wire \cal_tmp[0]_carry__0_n_5 ;
  wire \cal_tmp[0]_carry__0_n_6 ;
  wire \cal_tmp[0]_carry__0_n_7 ;
  wire \cal_tmp[0]_carry_n_0 ;
  wire \cal_tmp[0]_carry_n_1 ;
  wire \cal_tmp[0]_carry_n_2 ;
  wire \cal_tmp[0]_carry_n_3 ;
  wire \cal_tmp[0]_carry_n_4 ;
  wire \cal_tmp[0]_carry_n_5 ;
  wire \cal_tmp[0]_carry_n_6 ;
  wire \cal_tmp[0]_carry_n_7 ;
  wire \cal_tmp[10]_carry__0_i_1_n_0 ;
  wire \cal_tmp[10]_carry__0_i_2_n_0 ;
  wire \cal_tmp[10]_carry__0_i_3_n_0 ;
  wire \cal_tmp[10]_carry__0_i_4_n_0 ;
  wire \cal_tmp[10]_carry__0_n_0 ;
  wire \cal_tmp[10]_carry__0_n_1 ;
  wire \cal_tmp[10]_carry__0_n_2 ;
  wire \cal_tmp[10]_carry__0_n_3 ;
  wire \cal_tmp[10]_carry__0_n_4 ;
  wire \cal_tmp[10]_carry__0_n_5 ;
  wire \cal_tmp[10]_carry__0_n_6 ;
  wire \cal_tmp[10]_carry__0_n_7 ;
  wire \cal_tmp[10]_carry__1_i_1_n_0 ;
  wire \cal_tmp[10]_carry__1_i_2_n_0 ;
  wire \cal_tmp[10]_carry__1_i_3_n_0 ;
  wire \cal_tmp[10]_carry__1_i_4_n_0 ;
  wire \cal_tmp[10]_carry__1_n_0 ;
  wire \cal_tmp[10]_carry__1_n_1 ;
  wire \cal_tmp[10]_carry__1_n_2 ;
  wire \cal_tmp[10]_carry__1_n_3 ;
  wire \cal_tmp[10]_carry__1_n_4 ;
  wire \cal_tmp[10]_carry__1_n_5 ;
  wire \cal_tmp[10]_carry__1_n_6 ;
  wire \cal_tmp[10]_carry__1_n_7 ;
  wire \cal_tmp[10]_carry__2_i_1_n_0 ;
  wire \cal_tmp[10]_carry__2_i_2_n_0 ;
  wire \cal_tmp[10]_carry__2_i_3_n_0 ;
  wire \cal_tmp[10]_carry__2_i_4_n_0 ;
  wire \cal_tmp[10]_carry__2_n_0 ;
  wire \cal_tmp[10]_carry__2_n_1 ;
  wire \cal_tmp[10]_carry__2_n_2 ;
  wire \cal_tmp[10]_carry__2_n_3 ;
  wire \cal_tmp[10]_carry__2_n_4 ;
  wire \cal_tmp[10]_carry__2_n_5 ;
  wire \cal_tmp[10]_carry__2_n_6 ;
  wire \cal_tmp[10]_carry__2_n_7 ;
  wire \cal_tmp[10]_carry__3_i_1_n_0 ;
  wire \cal_tmp[10]_carry__3_i_2_n_0 ;
  wire \cal_tmp[10]_carry__3_n_1 ;
  wire \cal_tmp[10]_carry__3_n_3 ;
  wire \cal_tmp[10]_carry__3_n_6 ;
  wire \cal_tmp[10]_carry__3_n_7 ;
  wire \cal_tmp[10]_carry_i_1_n_0 ;
  wire \cal_tmp[10]_carry_i_2_n_0 ;
  wire \cal_tmp[10]_carry_i_3_n_0 ;
  wire \cal_tmp[10]_carry_i_4_n_0 ;
  wire \cal_tmp[10]_carry_n_0 ;
  wire \cal_tmp[10]_carry_n_1 ;
  wire \cal_tmp[10]_carry_n_2 ;
  wire \cal_tmp[10]_carry_n_3 ;
  wire \cal_tmp[10]_carry_n_4 ;
  wire \cal_tmp[10]_carry_n_5 ;
  wire \cal_tmp[10]_carry_n_6 ;
  wire \cal_tmp[10]_carry_n_7 ;
  wire \cal_tmp[11]_carry__0_i_1_n_0 ;
  wire \cal_tmp[11]_carry__0_i_2_n_0 ;
  wire \cal_tmp[11]_carry__0_i_3_n_0 ;
  wire \cal_tmp[11]_carry__0_i_4_n_0 ;
  wire \cal_tmp[11]_carry__0_n_0 ;
  wire \cal_tmp[11]_carry__0_n_1 ;
  wire \cal_tmp[11]_carry__0_n_2 ;
  wire \cal_tmp[11]_carry__0_n_3 ;
  wire \cal_tmp[11]_carry__0_n_4 ;
  wire \cal_tmp[11]_carry__0_n_5 ;
  wire \cal_tmp[11]_carry__0_n_6 ;
  wire \cal_tmp[11]_carry__0_n_7 ;
  wire \cal_tmp[11]_carry__1_i_1_n_0 ;
  wire \cal_tmp[11]_carry__1_i_2_n_0 ;
  wire \cal_tmp[11]_carry__1_i_3_n_0 ;
  wire \cal_tmp[11]_carry__1_i_4_n_0 ;
  wire \cal_tmp[11]_carry__1_n_0 ;
  wire \cal_tmp[11]_carry__1_n_1 ;
  wire \cal_tmp[11]_carry__1_n_2 ;
  wire \cal_tmp[11]_carry__1_n_3 ;
  wire \cal_tmp[11]_carry__1_n_4 ;
  wire \cal_tmp[11]_carry__1_n_5 ;
  wire \cal_tmp[11]_carry__1_n_6 ;
  wire \cal_tmp[11]_carry__1_n_7 ;
  wire \cal_tmp[11]_carry__2_i_1_n_0 ;
  wire \cal_tmp[11]_carry__2_i_2_n_0 ;
  wire \cal_tmp[11]_carry__2_i_3_n_0 ;
  wire \cal_tmp[11]_carry__2_i_4_n_0 ;
  wire \cal_tmp[11]_carry__2_n_0 ;
  wire \cal_tmp[11]_carry__2_n_1 ;
  wire \cal_tmp[11]_carry__2_n_2 ;
  wire \cal_tmp[11]_carry__2_n_3 ;
  wire \cal_tmp[11]_carry__2_n_4 ;
  wire \cal_tmp[11]_carry__2_n_5 ;
  wire \cal_tmp[11]_carry__2_n_6 ;
  wire \cal_tmp[11]_carry__2_n_7 ;
  wire \cal_tmp[11]_carry__3_i_1_n_0 ;
  wire \cal_tmp[11]_carry__3_i_2_n_0 ;
  wire \cal_tmp[11]_carry__3_i_3_n_0 ;
  wire \cal_tmp[11]_carry__3_n_0 ;
  wire \cal_tmp[11]_carry__3_n_2 ;
  wire \cal_tmp[11]_carry__3_n_3 ;
  wire \cal_tmp[11]_carry__3_n_5 ;
  wire \cal_tmp[11]_carry__3_n_6 ;
  wire \cal_tmp[11]_carry__3_n_7 ;
  wire \cal_tmp[11]_carry_i_1_n_0 ;
  wire \cal_tmp[11]_carry_i_2_n_0 ;
  wire \cal_tmp[11]_carry_i_3_n_0 ;
  wire \cal_tmp[11]_carry_i_4_n_0 ;
  wire \cal_tmp[11]_carry_n_0 ;
  wire \cal_tmp[11]_carry_n_1 ;
  wire \cal_tmp[11]_carry_n_2 ;
  wire \cal_tmp[11]_carry_n_3 ;
  wire \cal_tmp[11]_carry_n_4 ;
  wire \cal_tmp[11]_carry_n_5 ;
  wire \cal_tmp[11]_carry_n_6 ;
  wire \cal_tmp[11]_carry_n_7 ;
  wire \cal_tmp[12]_carry__0_i_1_n_0 ;
  wire \cal_tmp[12]_carry__0_i_2_n_0 ;
  wire \cal_tmp[12]_carry__0_i_3_n_0 ;
  wire \cal_tmp[12]_carry__0_i_4_n_0 ;
  wire \cal_tmp[12]_carry__0_n_0 ;
  wire \cal_tmp[12]_carry__0_n_1 ;
  wire \cal_tmp[12]_carry__0_n_2 ;
  wire \cal_tmp[12]_carry__0_n_3 ;
  wire \cal_tmp[12]_carry__0_n_4 ;
  wire \cal_tmp[12]_carry__0_n_5 ;
  wire \cal_tmp[12]_carry__0_n_6 ;
  wire \cal_tmp[12]_carry__0_n_7 ;
  wire \cal_tmp[12]_carry__1_i_1_n_0 ;
  wire \cal_tmp[12]_carry__1_i_2_n_0 ;
  wire \cal_tmp[12]_carry__1_i_3_n_0 ;
  wire \cal_tmp[12]_carry__1_i_4_n_0 ;
  wire \cal_tmp[12]_carry__1_n_0 ;
  wire \cal_tmp[12]_carry__1_n_1 ;
  wire \cal_tmp[12]_carry__1_n_2 ;
  wire \cal_tmp[12]_carry__1_n_3 ;
  wire \cal_tmp[12]_carry__1_n_4 ;
  wire \cal_tmp[12]_carry__1_n_5 ;
  wire \cal_tmp[12]_carry__1_n_6 ;
  wire \cal_tmp[12]_carry__1_n_7 ;
  wire \cal_tmp[12]_carry__2_i_1_n_0 ;
  wire \cal_tmp[12]_carry__2_i_2_n_0 ;
  wire \cal_tmp[12]_carry__2_i_3_n_0 ;
  wire \cal_tmp[12]_carry__2_i_4_n_0 ;
  wire \cal_tmp[12]_carry__2_n_0 ;
  wire \cal_tmp[12]_carry__2_n_1 ;
  wire \cal_tmp[12]_carry__2_n_2 ;
  wire \cal_tmp[12]_carry__2_n_3 ;
  wire \cal_tmp[12]_carry__2_n_4 ;
  wire \cal_tmp[12]_carry__2_n_5 ;
  wire \cal_tmp[12]_carry__2_n_6 ;
  wire \cal_tmp[12]_carry__2_n_7 ;
  wire \cal_tmp[12]_carry__3_i_1_n_0 ;
  wire \cal_tmp[12]_carry__3_i_2_n_0 ;
  wire \cal_tmp[12]_carry__3_i_3_n_0 ;
  wire \cal_tmp[12]_carry__3_i_4_n_0 ;
  wire \cal_tmp[12]_carry__3_n_0 ;
  wire \cal_tmp[12]_carry__3_n_1 ;
  wire \cal_tmp[12]_carry__3_n_2 ;
  wire \cal_tmp[12]_carry__3_n_3 ;
  wire \cal_tmp[12]_carry__3_n_5 ;
  wire \cal_tmp[12]_carry__3_n_6 ;
  wire \cal_tmp[12]_carry__3_n_7 ;
  wire \cal_tmp[12]_carry_i_1_n_0 ;
  wire \cal_tmp[12]_carry_i_2_n_0 ;
  wire \cal_tmp[12]_carry_i_3_n_0 ;
  wire \cal_tmp[12]_carry_i_4_n_0 ;
  wire \cal_tmp[12]_carry_n_0 ;
  wire \cal_tmp[12]_carry_n_1 ;
  wire \cal_tmp[12]_carry_n_2 ;
  wire \cal_tmp[12]_carry_n_3 ;
  wire \cal_tmp[12]_carry_n_4 ;
  wire \cal_tmp[12]_carry_n_5 ;
  wire \cal_tmp[12]_carry_n_6 ;
  wire \cal_tmp[12]_carry_n_7 ;
  wire \cal_tmp[13]_carry__0_i_1_n_0 ;
  wire \cal_tmp[13]_carry__0_i_2_n_0 ;
  wire \cal_tmp[13]_carry__0_i_3_n_0 ;
  wire \cal_tmp[13]_carry__0_i_4_n_0 ;
  wire \cal_tmp[13]_carry__0_n_0 ;
  wire \cal_tmp[13]_carry__0_n_1 ;
  wire \cal_tmp[13]_carry__0_n_2 ;
  wire \cal_tmp[13]_carry__0_n_3 ;
  wire \cal_tmp[13]_carry__0_n_4 ;
  wire \cal_tmp[13]_carry__0_n_5 ;
  wire \cal_tmp[13]_carry__0_n_6 ;
  wire \cal_tmp[13]_carry__0_n_7 ;
  wire \cal_tmp[13]_carry__1_i_1_n_0 ;
  wire \cal_tmp[13]_carry__1_i_2_n_0 ;
  wire \cal_tmp[13]_carry__1_i_3_n_0 ;
  wire \cal_tmp[13]_carry__1_i_4_n_0 ;
  wire \cal_tmp[13]_carry__1_n_0 ;
  wire \cal_tmp[13]_carry__1_n_1 ;
  wire \cal_tmp[13]_carry__1_n_2 ;
  wire \cal_tmp[13]_carry__1_n_3 ;
  wire \cal_tmp[13]_carry__1_n_4 ;
  wire \cal_tmp[13]_carry__1_n_5 ;
  wire \cal_tmp[13]_carry__1_n_6 ;
  wire \cal_tmp[13]_carry__1_n_7 ;
  wire \cal_tmp[13]_carry__2_i_1_n_0 ;
  wire \cal_tmp[13]_carry__2_i_2_n_0 ;
  wire \cal_tmp[13]_carry__2_i_3_n_0 ;
  wire \cal_tmp[13]_carry__2_i_4_n_0 ;
  wire \cal_tmp[13]_carry__2_n_0 ;
  wire \cal_tmp[13]_carry__2_n_1 ;
  wire \cal_tmp[13]_carry__2_n_2 ;
  wire \cal_tmp[13]_carry__2_n_3 ;
  wire \cal_tmp[13]_carry__2_n_4 ;
  wire \cal_tmp[13]_carry__2_n_5 ;
  wire \cal_tmp[13]_carry__2_n_6 ;
  wire \cal_tmp[13]_carry__2_n_7 ;
  wire \cal_tmp[13]_carry__3_i_1_n_0 ;
  wire \cal_tmp[13]_carry__3_i_2_n_0 ;
  wire \cal_tmp[13]_carry__3_i_3_n_0 ;
  wire \cal_tmp[13]_carry__3_i_4_n_0 ;
  wire \cal_tmp[13]_carry__3_n_0 ;
  wire \cal_tmp[13]_carry__3_n_1 ;
  wire \cal_tmp[13]_carry__3_n_2 ;
  wire \cal_tmp[13]_carry__3_n_3 ;
  wire \cal_tmp[13]_carry__3_n_5 ;
  wire \cal_tmp[13]_carry__3_n_6 ;
  wire \cal_tmp[13]_carry__3_n_7 ;
  wire \cal_tmp[13]_carry_i_1_n_0 ;
  wire \cal_tmp[13]_carry_i_2_n_0 ;
  wire \cal_tmp[13]_carry_i_3_n_0 ;
  wire \cal_tmp[13]_carry_i_4_n_0 ;
  wire \cal_tmp[13]_carry_n_0 ;
  wire \cal_tmp[13]_carry_n_1 ;
  wire \cal_tmp[13]_carry_n_2 ;
  wire \cal_tmp[13]_carry_n_3 ;
  wire \cal_tmp[13]_carry_n_4 ;
  wire \cal_tmp[13]_carry_n_5 ;
  wire \cal_tmp[13]_carry_n_6 ;
  wire \cal_tmp[13]_carry_n_7 ;
  wire \cal_tmp[14]_carry__0_i_1_n_0 ;
  wire \cal_tmp[14]_carry__0_i_2_n_0 ;
  wire \cal_tmp[14]_carry__0_i_3_n_0 ;
  wire \cal_tmp[14]_carry__0_i_4_n_0 ;
  wire \cal_tmp[14]_carry__0_n_0 ;
  wire \cal_tmp[14]_carry__0_n_1 ;
  wire \cal_tmp[14]_carry__0_n_2 ;
  wire \cal_tmp[14]_carry__0_n_3 ;
  wire \cal_tmp[14]_carry__0_n_4 ;
  wire \cal_tmp[14]_carry__0_n_5 ;
  wire \cal_tmp[14]_carry__0_n_6 ;
  wire \cal_tmp[14]_carry__0_n_7 ;
  wire \cal_tmp[14]_carry__1_i_1_n_0 ;
  wire \cal_tmp[14]_carry__1_i_2_n_0 ;
  wire \cal_tmp[14]_carry__1_i_3_n_0 ;
  wire \cal_tmp[14]_carry__1_i_4_n_0 ;
  wire \cal_tmp[14]_carry__1_n_0 ;
  wire \cal_tmp[14]_carry__1_n_1 ;
  wire \cal_tmp[14]_carry__1_n_2 ;
  wire \cal_tmp[14]_carry__1_n_3 ;
  wire \cal_tmp[14]_carry__1_n_4 ;
  wire \cal_tmp[14]_carry__1_n_5 ;
  wire \cal_tmp[14]_carry__1_n_6 ;
  wire \cal_tmp[14]_carry__1_n_7 ;
  wire \cal_tmp[14]_carry__2_i_1_n_0 ;
  wire \cal_tmp[14]_carry__2_i_2_n_0 ;
  wire \cal_tmp[14]_carry__2_i_3_n_0 ;
  wire \cal_tmp[14]_carry__2_i_4_n_0 ;
  wire \cal_tmp[14]_carry__2_n_0 ;
  wire \cal_tmp[14]_carry__2_n_1 ;
  wire \cal_tmp[14]_carry__2_n_2 ;
  wire \cal_tmp[14]_carry__2_n_3 ;
  wire \cal_tmp[14]_carry__2_n_4 ;
  wire \cal_tmp[14]_carry__2_n_5 ;
  wire \cal_tmp[14]_carry__2_n_6 ;
  wire \cal_tmp[14]_carry__2_n_7 ;
  wire \cal_tmp[14]_carry__3_i_1_n_0 ;
  wire \cal_tmp[14]_carry__3_i_2_n_0 ;
  wire \cal_tmp[14]_carry__3_i_3_n_0 ;
  wire \cal_tmp[14]_carry__3_i_4_n_0 ;
  wire \cal_tmp[14]_carry__3_n_0 ;
  wire \cal_tmp[14]_carry__3_n_1 ;
  wire \cal_tmp[14]_carry__3_n_2 ;
  wire \cal_tmp[14]_carry__3_n_3 ;
  wire \cal_tmp[14]_carry__3_n_5 ;
  wire \cal_tmp[14]_carry__3_n_6 ;
  wire \cal_tmp[14]_carry__3_n_7 ;
  wire \cal_tmp[14]_carry_i_1_n_0 ;
  wire \cal_tmp[14]_carry_i_2_n_0 ;
  wire \cal_tmp[14]_carry_i_3_n_0 ;
  wire \cal_tmp[14]_carry_i_4_n_0 ;
  wire \cal_tmp[14]_carry_n_0 ;
  wire \cal_tmp[14]_carry_n_1 ;
  wire \cal_tmp[14]_carry_n_2 ;
  wire \cal_tmp[14]_carry_n_3 ;
  wire \cal_tmp[14]_carry_n_4 ;
  wire \cal_tmp[14]_carry_n_5 ;
  wire \cal_tmp[14]_carry_n_6 ;
  wire \cal_tmp[14]_carry_n_7 ;
  wire \cal_tmp[15]_carry__0_i_1_n_0 ;
  wire \cal_tmp[15]_carry__0_i_2_n_0 ;
  wire \cal_tmp[15]_carry__0_i_3_n_0 ;
  wire \cal_tmp[15]_carry__0_i_4_n_0 ;
  wire \cal_tmp[15]_carry__0_n_0 ;
  wire \cal_tmp[15]_carry__0_n_1 ;
  wire \cal_tmp[15]_carry__0_n_2 ;
  wire \cal_tmp[15]_carry__0_n_3 ;
  wire \cal_tmp[15]_carry__0_n_4 ;
  wire \cal_tmp[15]_carry__0_n_5 ;
  wire \cal_tmp[15]_carry__0_n_6 ;
  wire \cal_tmp[15]_carry__0_n_7 ;
  wire \cal_tmp[15]_carry__1_i_1_n_0 ;
  wire \cal_tmp[15]_carry__1_i_2_n_0 ;
  wire \cal_tmp[15]_carry__1_i_3_n_0 ;
  wire \cal_tmp[15]_carry__1_i_4_n_0 ;
  wire \cal_tmp[15]_carry__1_n_0 ;
  wire \cal_tmp[15]_carry__1_n_1 ;
  wire \cal_tmp[15]_carry__1_n_2 ;
  wire \cal_tmp[15]_carry__1_n_3 ;
  wire \cal_tmp[15]_carry__1_n_4 ;
  wire \cal_tmp[15]_carry__1_n_5 ;
  wire \cal_tmp[15]_carry__1_n_6 ;
  wire \cal_tmp[15]_carry__1_n_7 ;
  wire \cal_tmp[15]_carry__2_i_1_n_0 ;
  wire \cal_tmp[15]_carry__2_i_2_n_0 ;
  wire \cal_tmp[15]_carry__2_i_3_n_0 ;
  wire \cal_tmp[15]_carry__2_i_4_n_0 ;
  wire \cal_tmp[15]_carry__2_n_0 ;
  wire \cal_tmp[15]_carry__2_n_1 ;
  wire \cal_tmp[15]_carry__2_n_2 ;
  wire \cal_tmp[15]_carry__2_n_3 ;
  wire \cal_tmp[15]_carry__2_n_4 ;
  wire \cal_tmp[15]_carry__2_n_5 ;
  wire \cal_tmp[15]_carry__2_n_6 ;
  wire \cal_tmp[15]_carry__2_n_7 ;
  wire \cal_tmp[15]_carry__3_i_1_n_0 ;
  wire \cal_tmp[15]_carry__3_i_2_n_0 ;
  wire \cal_tmp[15]_carry__3_i_3_n_0 ;
  wire \cal_tmp[15]_carry__3_i_4_n_0 ;
  wire \cal_tmp[15]_carry__3_n_0 ;
  wire \cal_tmp[15]_carry__3_n_1 ;
  wire \cal_tmp[15]_carry__3_n_2 ;
  wire \cal_tmp[15]_carry__3_n_3 ;
  wire \cal_tmp[15]_carry__3_n_5 ;
  wire \cal_tmp[15]_carry__3_n_6 ;
  wire \cal_tmp[15]_carry__3_n_7 ;
  wire \cal_tmp[15]_carry_i_1_n_0 ;
  wire \cal_tmp[15]_carry_i_2_n_0 ;
  wire \cal_tmp[15]_carry_i_3_n_0 ;
  wire \cal_tmp[15]_carry_i_4_n_0 ;
  wire \cal_tmp[15]_carry_n_0 ;
  wire \cal_tmp[15]_carry_n_1 ;
  wire \cal_tmp[15]_carry_n_2 ;
  wire \cal_tmp[15]_carry_n_3 ;
  wire \cal_tmp[15]_carry_n_4 ;
  wire \cal_tmp[15]_carry_n_5 ;
  wire \cal_tmp[15]_carry_n_6 ;
  wire \cal_tmp[15]_carry_n_7 ;
  wire \cal_tmp[16]_carry__0_i_1_n_0 ;
  wire \cal_tmp[16]_carry__0_i_2_n_0 ;
  wire \cal_tmp[16]_carry__0_i_3_n_0 ;
  wire \cal_tmp[16]_carry__0_i_4_n_0 ;
  wire \cal_tmp[16]_carry__0_n_0 ;
  wire \cal_tmp[16]_carry__0_n_1 ;
  wire \cal_tmp[16]_carry__0_n_2 ;
  wire \cal_tmp[16]_carry__0_n_3 ;
  wire \cal_tmp[16]_carry__0_n_4 ;
  wire \cal_tmp[16]_carry__0_n_5 ;
  wire \cal_tmp[16]_carry__0_n_6 ;
  wire \cal_tmp[16]_carry__0_n_7 ;
  wire \cal_tmp[16]_carry__1_i_1_n_0 ;
  wire \cal_tmp[16]_carry__1_i_2_n_0 ;
  wire \cal_tmp[16]_carry__1_i_3_n_0 ;
  wire \cal_tmp[16]_carry__1_i_4_n_0 ;
  wire \cal_tmp[16]_carry__1_n_0 ;
  wire \cal_tmp[16]_carry__1_n_1 ;
  wire \cal_tmp[16]_carry__1_n_2 ;
  wire \cal_tmp[16]_carry__1_n_3 ;
  wire \cal_tmp[16]_carry__1_n_4 ;
  wire \cal_tmp[16]_carry__1_n_5 ;
  wire \cal_tmp[16]_carry__1_n_6 ;
  wire \cal_tmp[16]_carry__1_n_7 ;
  wire \cal_tmp[16]_carry__2_i_1_n_0 ;
  wire \cal_tmp[16]_carry__2_i_2_n_0 ;
  wire \cal_tmp[16]_carry__2_i_3_n_0 ;
  wire \cal_tmp[16]_carry__2_i_4_n_0 ;
  wire \cal_tmp[16]_carry__2_n_0 ;
  wire \cal_tmp[16]_carry__2_n_1 ;
  wire \cal_tmp[16]_carry__2_n_2 ;
  wire \cal_tmp[16]_carry__2_n_3 ;
  wire \cal_tmp[16]_carry__2_n_4 ;
  wire \cal_tmp[16]_carry__2_n_5 ;
  wire \cal_tmp[16]_carry__2_n_6 ;
  wire \cal_tmp[16]_carry__2_n_7 ;
  wire \cal_tmp[16]_carry__3_i_1_n_0 ;
  wire \cal_tmp[16]_carry__3_i_2_n_0 ;
  wire \cal_tmp[16]_carry__3_i_3_n_0 ;
  wire \cal_tmp[16]_carry__3_i_4_n_0 ;
  wire \cal_tmp[16]_carry__3_n_0 ;
  wire \cal_tmp[16]_carry__3_n_1 ;
  wire \cal_tmp[16]_carry__3_n_2 ;
  wire \cal_tmp[16]_carry__3_n_3 ;
  wire \cal_tmp[16]_carry__3_n_5 ;
  wire \cal_tmp[16]_carry__3_n_6 ;
  wire \cal_tmp[16]_carry__3_n_7 ;
  wire \cal_tmp[16]_carry_i_1_n_0 ;
  wire \cal_tmp[16]_carry_i_2_n_0 ;
  wire \cal_tmp[16]_carry_i_3_n_0 ;
  wire \cal_tmp[16]_carry_i_4_n_0 ;
  wire \cal_tmp[16]_carry_n_0 ;
  wire \cal_tmp[16]_carry_n_1 ;
  wire \cal_tmp[16]_carry_n_2 ;
  wire \cal_tmp[16]_carry_n_3 ;
  wire \cal_tmp[16]_carry_n_4 ;
  wire \cal_tmp[16]_carry_n_5 ;
  wire \cal_tmp[16]_carry_n_6 ;
  wire \cal_tmp[16]_carry_n_7 ;
  wire \cal_tmp[17]_carry__0_i_1_n_0 ;
  wire \cal_tmp[17]_carry__0_i_2_n_0 ;
  wire \cal_tmp[17]_carry__0_i_3_n_0 ;
  wire \cal_tmp[17]_carry__0_i_4_n_0 ;
  wire \cal_tmp[17]_carry__0_n_0 ;
  wire \cal_tmp[17]_carry__0_n_1 ;
  wire \cal_tmp[17]_carry__0_n_2 ;
  wire \cal_tmp[17]_carry__0_n_3 ;
  wire \cal_tmp[17]_carry__0_n_4 ;
  wire \cal_tmp[17]_carry__0_n_5 ;
  wire \cal_tmp[17]_carry__0_n_6 ;
  wire \cal_tmp[17]_carry__0_n_7 ;
  wire \cal_tmp[17]_carry__1_i_1_n_0 ;
  wire \cal_tmp[17]_carry__1_i_2_n_0 ;
  wire \cal_tmp[17]_carry__1_i_3_n_0 ;
  wire \cal_tmp[17]_carry__1_i_4_n_0 ;
  wire \cal_tmp[17]_carry__1_n_0 ;
  wire \cal_tmp[17]_carry__1_n_1 ;
  wire \cal_tmp[17]_carry__1_n_2 ;
  wire \cal_tmp[17]_carry__1_n_3 ;
  wire \cal_tmp[17]_carry__1_n_4 ;
  wire \cal_tmp[17]_carry__1_n_5 ;
  wire \cal_tmp[17]_carry__1_n_6 ;
  wire \cal_tmp[17]_carry__1_n_7 ;
  wire \cal_tmp[17]_carry__2_i_1_n_0 ;
  wire \cal_tmp[17]_carry__2_i_2_n_0 ;
  wire \cal_tmp[17]_carry__2_i_3_n_0 ;
  wire \cal_tmp[17]_carry__2_i_4_n_0 ;
  wire \cal_tmp[17]_carry__2_n_0 ;
  wire \cal_tmp[17]_carry__2_n_1 ;
  wire \cal_tmp[17]_carry__2_n_2 ;
  wire \cal_tmp[17]_carry__2_n_3 ;
  wire \cal_tmp[17]_carry__2_n_4 ;
  wire \cal_tmp[17]_carry__2_n_5 ;
  wire \cal_tmp[17]_carry__2_n_6 ;
  wire \cal_tmp[17]_carry__2_n_7 ;
  wire \cal_tmp[17]_carry__3_i_1_n_0 ;
  wire \cal_tmp[17]_carry__3_i_2_n_0 ;
  wire \cal_tmp[17]_carry__3_i_3_n_0 ;
  wire \cal_tmp[17]_carry__3_i_4_n_0 ;
  wire \cal_tmp[17]_carry__3_n_0 ;
  wire \cal_tmp[17]_carry__3_n_1 ;
  wire \cal_tmp[17]_carry__3_n_2 ;
  wire \cal_tmp[17]_carry__3_n_3 ;
  wire \cal_tmp[17]_carry__3_n_5 ;
  wire \cal_tmp[17]_carry__3_n_6 ;
  wire \cal_tmp[17]_carry__3_n_7 ;
  wire \cal_tmp[17]_carry_i_1_n_0 ;
  wire \cal_tmp[17]_carry_i_2_n_0 ;
  wire \cal_tmp[17]_carry_i_3_n_0 ;
  wire \cal_tmp[17]_carry_i_4_n_0 ;
  wire \cal_tmp[17]_carry_n_0 ;
  wire \cal_tmp[17]_carry_n_1 ;
  wire \cal_tmp[17]_carry_n_2 ;
  wire \cal_tmp[17]_carry_n_3 ;
  wire \cal_tmp[17]_carry_n_4 ;
  wire \cal_tmp[17]_carry_n_5 ;
  wire \cal_tmp[17]_carry_n_6 ;
  wire \cal_tmp[17]_carry_n_7 ;
  wire \cal_tmp[18]_carry__0_i_1_n_0 ;
  wire \cal_tmp[18]_carry__0_i_2_n_0 ;
  wire \cal_tmp[18]_carry__0_i_3_n_0 ;
  wire \cal_tmp[18]_carry__0_i_4_n_0 ;
  wire \cal_tmp[18]_carry__0_n_0 ;
  wire \cal_tmp[18]_carry__0_n_1 ;
  wire \cal_tmp[18]_carry__0_n_2 ;
  wire \cal_tmp[18]_carry__0_n_3 ;
  wire \cal_tmp[18]_carry__0_n_4 ;
  wire \cal_tmp[18]_carry__0_n_5 ;
  wire \cal_tmp[18]_carry__0_n_6 ;
  wire \cal_tmp[18]_carry__0_n_7 ;
  wire \cal_tmp[18]_carry__1_i_1_n_0 ;
  wire \cal_tmp[18]_carry__1_i_2_n_0 ;
  wire \cal_tmp[18]_carry__1_i_3_n_0 ;
  wire \cal_tmp[18]_carry__1_i_4_n_0 ;
  wire \cal_tmp[18]_carry__1_n_0 ;
  wire \cal_tmp[18]_carry__1_n_1 ;
  wire \cal_tmp[18]_carry__1_n_2 ;
  wire \cal_tmp[18]_carry__1_n_3 ;
  wire \cal_tmp[18]_carry__1_n_4 ;
  wire \cal_tmp[18]_carry__1_n_5 ;
  wire \cal_tmp[18]_carry__1_n_6 ;
  wire \cal_tmp[18]_carry__1_n_7 ;
  wire \cal_tmp[18]_carry__2_i_1_n_0 ;
  wire \cal_tmp[18]_carry__2_i_2_n_0 ;
  wire \cal_tmp[18]_carry__2_i_3_n_0 ;
  wire \cal_tmp[18]_carry__2_i_4_n_0 ;
  wire \cal_tmp[18]_carry__2_n_0 ;
  wire \cal_tmp[18]_carry__2_n_1 ;
  wire \cal_tmp[18]_carry__2_n_2 ;
  wire \cal_tmp[18]_carry__2_n_3 ;
  wire \cal_tmp[18]_carry__2_n_4 ;
  wire \cal_tmp[18]_carry__2_n_5 ;
  wire \cal_tmp[18]_carry__2_n_6 ;
  wire \cal_tmp[18]_carry__2_n_7 ;
  wire \cal_tmp[18]_carry__3_i_1_n_0 ;
  wire \cal_tmp[18]_carry__3_i_2_n_0 ;
  wire \cal_tmp[18]_carry__3_i_3_n_0 ;
  wire \cal_tmp[18]_carry__3_i_4_n_0 ;
  wire \cal_tmp[18]_carry__3_n_0 ;
  wire \cal_tmp[18]_carry__3_n_1 ;
  wire \cal_tmp[18]_carry__3_n_2 ;
  wire \cal_tmp[18]_carry__3_n_3 ;
  wire \cal_tmp[18]_carry__3_n_5 ;
  wire \cal_tmp[18]_carry__3_n_6 ;
  wire \cal_tmp[18]_carry__3_n_7 ;
  wire \cal_tmp[18]_carry_i_1_n_0 ;
  wire \cal_tmp[18]_carry_i_2_n_0 ;
  wire \cal_tmp[18]_carry_i_3_n_0 ;
  wire \cal_tmp[18]_carry_i_4_n_0 ;
  wire \cal_tmp[18]_carry_n_0 ;
  wire \cal_tmp[18]_carry_n_1 ;
  wire \cal_tmp[18]_carry_n_2 ;
  wire \cal_tmp[18]_carry_n_3 ;
  wire \cal_tmp[18]_carry_n_4 ;
  wire \cal_tmp[18]_carry_n_5 ;
  wire \cal_tmp[18]_carry_n_6 ;
  wire \cal_tmp[18]_carry_n_7 ;
  wire \cal_tmp[19]_carry__0_i_1_n_0 ;
  wire \cal_tmp[19]_carry__0_i_2_n_0 ;
  wire \cal_tmp[19]_carry__0_i_3_n_0 ;
  wire \cal_tmp[19]_carry__0_i_4_n_0 ;
  wire \cal_tmp[19]_carry__0_n_0 ;
  wire \cal_tmp[19]_carry__0_n_1 ;
  wire \cal_tmp[19]_carry__0_n_2 ;
  wire \cal_tmp[19]_carry__0_n_3 ;
  wire \cal_tmp[19]_carry__1_i_1_n_0 ;
  wire \cal_tmp[19]_carry__1_i_2_n_0 ;
  wire \cal_tmp[19]_carry__1_i_3_n_0 ;
  wire \cal_tmp[19]_carry__1_i_4_n_0 ;
  wire \cal_tmp[19]_carry__1_n_0 ;
  wire \cal_tmp[19]_carry__1_n_1 ;
  wire \cal_tmp[19]_carry__1_n_2 ;
  wire \cal_tmp[19]_carry__1_n_3 ;
  wire \cal_tmp[19]_carry__2_i_1_n_0 ;
  wire \cal_tmp[19]_carry__2_i_2_n_0 ;
  wire \cal_tmp[19]_carry__2_i_3_n_0 ;
  wire \cal_tmp[19]_carry__2_i_4_n_0 ;
  wire \cal_tmp[19]_carry__2_n_0 ;
  wire \cal_tmp[19]_carry__2_n_1 ;
  wire \cal_tmp[19]_carry__2_n_2 ;
  wire \cal_tmp[19]_carry__2_n_3 ;
  wire \cal_tmp[19]_carry__3_i_1_n_0 ;
  wire \cal_tmp[19]_carry__3_i_2_n_0 ;
  wire \cal_tmp[19]_carry__3_i_3_n_0 ;
  wire \cal_tmp[19]_carry__3_i_4_n_0 ;
  wire \cal_tmp[19]_carry__3_n_0 ;
  wire \cal_tmp[19]_carry__3_n_1 ;
  wire \cal_tmp[19]_carry__3_n_2 ;
  wire \cal_tmp[19]_carry__3_n_3 ;
  wire \cal_tmp[19]_carry_i_1_n_0 ;
  wire \cal_tmp[19]_carry_i_2_n_0 ;
  wire \cal_tmp[19]_carry_i_3_n_0 ;
  wire \cal_tmp[19]_carry_i_4_n_0 ;
  wire \cal_tmp[19]_carry_n_0 ;
  wire \cal_tmp[19]_carry_n_1 ;
  wire \cal_tmp[19]_carry_n_2 ;
  wire \cal_tmp[19]_carry_n_3 ;
  wire \cal_tmp[1]_carry__0_i_1_n_0 ;
  wire \cal_tmp[1]_carry__0_i_2_n_0 ;
  wire \cal_tmp[1]_carry__0_i_3_n_0 ;
  wire \cal_tmp[1]_carry__0_i_4_n_0 ;
  wire \cal_tmp[1]_carry__0_n_0 ;
  wire \cal_tmp[1]_carry__0_n_1 ;
  wire \cal_tmp[1]_carry__0_n_2 ;
  wire \cal_tmp[1]_carry__0_n_3 ;
  wire \cal_tmp[1]_carry__0_n_4 ;
  wire \cal_tmp[1]_carry__0_n_5 ;
  wire \cal_tmp[1]_carry__0_n_6 ;
  wire \cal_tmp[1]_carry__0_n_7 ;
  wire \cal_tmp[1]_carry__1_i_1_n_0 ;
  wire \cal_tmp[1]_carry__1_n_2 ;
  wire \cal_tmp[1]_carry__1_n_7 ;
  wire \cal_tmp[1]_carry_i_1_n_0 ;
  wire \cal_tmp[1]_carry_i_2_n_0 ;
  wire \cal_tmp[1]_carry_i_3_n_0 ;
  wire \cal_tmp[1]_carry_i_4_n_0 ;
  wire \cal_tmp[1]_carry_n_0 ;
  wire \cal_tmp[1]_carry_n_1 ;
  wire \cal_tmp[1]_carry_n_2 ;
  wire \cal_tmp[1]_carry_n_3 ;
  wire \cal_tmp[1]_carry_n_4 ;
  wire \cal_tmp[1]_carry_n_5 ;
  wire \cal_tmp[1]_carry_n_6 ;
  wire \cal_tmp[1]_carry_n_7 ;
  wire \cal_tmp[2]_carry__0_i_1_n_0 ;
  wire \cal_tmp[2]_carry__0_i_2_n_0 ;
  wire \cal_tmp[2]_carry__0_i_3_n_0 ;
  wire \cal_tmp[2]_carry__0_i_4_n_0 ;
  wire \cal_tmp[2]_carry__0_n_0 ;
  wire \cal_tmp[2]_carry__0_n_1 ;
  wire \cal_tmp[2]_carry__0_n_2 ;
  wire \cal_tmp[2]_carry__0_n_3 ;
  wire \cal_tmp[2]_carry__0_n_4 ;
  wire \cal_tmp[2]_carry__0_n_5 ;
  wire \cal_tmp[2]_carry__0_n_6 ;
  wire \cal_tmp[2]_carry__0_n_7 ;
  wire \cal_tmp[2]_carry__1_i_1_n_0 ;
  wire \cal_tmp[2]_carry__1_i_2_n_0 ;
  wire \cal_tmp[2]_carry__1_n_1 ;
  wire \cal_tmp[2]_carry__1_n_3 ;
  wire \cal_tmp[2]_carry__1_n_6 ;
  wire \cal_tmp[2]_carry__1_n_7 ;
  wire \cal_tmp[2]_carry_i_1_n_0 ;
  wire \cal_tmp[2]_carry_i_2_n_0 ;
  wire \cal_tmp[2]_carry_i_3_n_0 ;
  wire \cal_tmp[2]_carry_i_4_n_0 ;
  wire \cal_tmp[2]_carry_n_0 ;
  wire \cal_tmp[2]_carry_n_1 ;
  wire \cal_tmp[2]_carry_n_2 ;
  wire \cal_tmp[2]_carry_n_3 ;
  wire \cal_tmp[2]_carry_n_4 ;
  wire \cal_tmp[2]_carry_n_5 ;
  wire \cal_tmp[2]_carry_n_6 ;
  wire \cal_tmp[2]_carry_n_7 ;
  wire \cal_tmp[3]_carry__0_i_1_n_0 ;
  wire \cal_tmp[3]_carry__0_i_2_n_0 ;
  wire \cal_tmp[3]_carry__0_i_3_n_0 ;
  wire \cal_tmp[3]_carry__0_i_4_n_0 ;
  wire \cal_tmp[3]_carry__0_n_0 ;
  wire \cal_tmp[3]_carry__0_n_1 ;
  wire \cal_tmp[3]_carry__0_n_2 ;
  wire \cal_tmp[3]_carry__0_n_3 ;
  wire \cal_tmp[3]_carry__0_n_4 ;
  wire \cal_tmp[3]_carry__0_n_5 ;
  wire \cal_tmp[3]_carry__0_n_6 ;
  wire \cal_tmp[3]_carry__0_n_7 ;
  wire \cal_tmp[3]_carry__1_i_1_n_0 ;
  wire \cal_tmp[3]_carry__1_i_2_n_0 ;
  wire \cal_tmp[3]_carry__1_i_3_n_0 ;
  wire \cal_tmp[3]_carry__1_n_0 ;
  wire \cal_tmp[3]_carry__1_n_2 ;
  wire \cal_tmp[3]_carry__1_n_3 ;
  wire \cal_tmp[3]_carry__1_n_5 ;
  wire \cal_tmp[3]_carry__1_n_6 ;
  wire \cal_tmp[3]_carry__1_n_7 ;
  wire \cal_tmp[3]_carry_i_1_n_0 ;
  wire \cal_tmp[3]_carry_i_2_n_0 ;
  wire \cal_tmp[3]_carry_i_3_n_0 ;
  wire \cal_tmp[3]_carry_i_4_n_0 ;
  wire \cal_tmp[3]_carry_n_0 ;
  wire \cal_tmp[3]_carry_n_1 ;
  wire \cal_tmp[3]_carry_n_2 ;
  wire \cal_tmp[3]_carry_n_3 ;
  wire \cal_tmp[3]_carry_n_4 ;
  wire \cal_tmp[3]_carry_n_5 ;
  wire \cal_tmp[3]_carry_n_6 ;
  wire \cal_tmp[3]_carry_n_7 ;
  wire \cal_tmp[4]_carry__0_i_1_n_0 ;
  wire \cal_tmp[4]_carry__0_i_2_n_0 ;
  wire \cal_tmp[4]_carry__0_i_3_n_0 ;
  wire \cal_tmp[4]_carry__0_i_4_n_0 ;
  wire \cal_tmp[4]_carry__0_n_0 ;
  wire \cal_tmp[4]_carry__0_n_1 ;
  wire \cal_tmp[4]_carry__0_n_2 ;
  wire \cal_tmp[4]_carry__0_n_3 ;
  wire \cal_tmp[4]_carry__0_n_4 ;
  wire \cal_tmp[4]_carry__0_n_5 ;
  wire \cal_tmp[4]_carry__0_n_6 ;
  wire \cal_tmp[4]_carry__0_n_7 ;
  wire \cal_tmp[4]_carry__1_i_1_n_0 ;
  wire \cal_tmp[4]_carry__1_i_2_n_0 ;
  wire \cal_tmp[4]_carry__1_i_3_n_0 ;
  wire \cal_tmp[4]_carry__1_i_4_n_0 ;
  wire \cal_tmp[4]_carry__1_n_0 ;
  wire \cal_tmp[4]_carry__1_n_1 ;
  wire \cal_tmp[4]_carry__1_n_2 ;
  wire \cal_tmp[4]_carry__1_n_3 ;
  wire \cal_tmp[4]_carry__1_n_4 ;
  wire \cal_tmp[4]_carry__1_n_5 ;
  wire \cal_tmp[4]_carry__1_n_6 ;
  wire \cal_tmp[4]_carry__1_n_7 ;
  wire \cal_tmp[4]_carry_i_1_n_0 ;
  wire \cal_tmp[4]_carry_i_2_n_0 ;
  wire \cal_tmp[4]_carry_i_3_n_0 ;
  wire \cal_tmp[4]_carry_i_4_n_0 ;
  wire \cal_tmp[4]_carry_n_0 ;
  wire \cal_tmp[4]_carry_n_1 ;
  wire \cal_tmp[4]_carry_n_2 ;
  wire \cal_tmp[4]_carry_n_3 ;
  wire \cal_tmp[4]_carry_n_4 ;
  wire \cal_tmp[4]_carry_n_5 ;
  wire \cal_tmp[4]_carry_n_6 ;
  wire \cal_tmp[4]_carry_n_7 ;
  wire \cal_tmp[5]_carry__0_i_1_n_0 ;
  wire \cal_tmp[5]_carry__0_i_2_n_0 ;
  wire \cal_tmp[5]_carry__0_i_3_n_0 ;
  wire \cal_tmp[5]_carry__0_i_4_n_0 ;
  wire \cal_tmp[5]_carry__0_n_0 ;
  wire \cal_tmp[5]_carry__0_n_1 ;
  wire \cal_tmp[5]_carry__0_n_2 ;
  wire \cal_tmp[5]_carry__0_n_3 ;
  wire \cal_tmp[5]_carry__0_n_4 ;
  wire \cal_tmp[5]_carry__0_n_5 ;
  wire \cal_tmp[5]_carry__0_n_6 ;
  wire \cal_tmp[5]_carry__0_n_7 ;
  wire \cal_tmp[5]_carry__1_i_1_n_0 ;
  wire \cal_tmp[5]_carry__1_i_2_n_0 ;
  wire \cal_tmp[5]_carry__1_i_3_n_0 ;
  wire \cal_tmp[5]_carry__1_i_4_n_0 ;
  wire \cal_tmp[5]_carry__1_n_0 ;
  wire \cal_tmp[5]_carry__1_n_1 ;
  wire \cal_tmp[5]_carry__1_n_2 ;
  wire \cal_tmp[5]_carry__1_n_3 ;
  wire \cal_tmp[5]_carry__1_n_4 ;
  wire \cal_tmp[5]_carry__1_n_5 ;
  wire \cal_tmp[5]_carry__1_n_6 ;
  wire \cal_tmp[5]_carry__1_n_7 ;
  wire \cal_tmp[5]_carry__2_i_1_n_0 ;
  wire \cal_tmp[5]_carry__2_n_2 ;
  wire \cal_tmp[5]_carry__2_n_7 ;
  wire \cal_tmp[5]_carry_i_1_n_0 ;
  wire \cal_tmp[5]_carry_i_2_n_0 ;
  wire \cal_tmp[5]_carry_i_3_n_0 ;
  wire \cal_tmp[5]_carry_i_4_n_0 ;
  wire \cal_tmp[5]_carry_n_0 ;
  wire \cal_tmp[5]_carry_n_1 ;
  wire \cal_tmp[5]_carry_n_2 ;
  wire \cal_tmp[5]_carry_n_3 ;
  wire \cal_tmp[5]_carry_n_4 ;
  wire \cal_tmp[5]_carry_n_5 ;
  wire \cal_tmp[5]_carry_n_6 ;
  wire \cal_tmp[5]_carry_n_7 ;
  wire \cal_tmp[6]_carry__0_i_1_n_0 ;
  wire \cal_tmp[6]_carry__0_i_2_n_0 ;
  wire \cal_tmp[6]_carry__0_i_3_n_0 ;
  wire \cal_tmp[6]_carry__0_i_4_n_0 ;
  wire \cal_tmp[6]_carry__0_n_0 ;
  wire \cal_tmp[6]_carry__0_n_1 ;
  wire \cal_tmp[6]_carry__0_n_2 ;
  wire \cal_tmp[6]_carry__0_n_3 ;
  wire \cal_tmp[6]_carry__0_n_4 ;
  wire \cal_tmp[6]_carry__0_n_5 ;
  wire \cal_tmp[6]_carry__0_n_6 ;
  wire \cal_tmp[6]_carry__0_n_7 ;
  wire \cal_tmp[6]_carry__1_i_1_n_0 ;
  wire \cal_tmp[6]_carry__1_i_2_n_0 ;
  wire \cal_tmp[6]_carry__1_i_3_n_0 ;
  wire \cal_tmp[6]_carry__1_i_4_n_0 ;
  wire \cal_tmp[6]_carry__1_n_0 ;
  wire \cal_tmp[6]_carry__1_n_1 ;
  wire \cal_tmp[6]_carry__1_n_2 ;
  wire \cal_tmp[6]_carry__1_n_3 ;
  wire \cal_tmp[6]_carry__1_n_4 ;
  wire \cal_tmp[6]_carry__1_n_5 ;
  wire \cal_tmp[6]_carry__1_n_6 ;
  wire \cal_tmp[6]_carry__1_n_7 ;
  wire \cal_tmp[6]_carry__2_i_1_n_0 ;
  wire \cal_tmp[6]_carry__2_i_2_n_0 ;
  wire \cal_tmp[6]_carry__2_n_1 ;
  wire \cal_tmp[6]_carry__2_n_3 ;
  wire \cal_tmp[6]_carry__2_n_6 ;
  wire \cal_tmp[6]_carry__2_n_7 ;
  wire \cal_tmp[6]_carry_i_1_n_0 ;
  wire \cal_tmp[6]_carry_i_2_n_0 ;
  wire \cal_tmp[6]_carry_i_3_n_0 ;
  wire \cal_tmp[6]_carry_i_4_n_0 ;
  wire \cal_tmp[6]_carry_n_0 ;
  wire \cal_tmp[6]_carry_n_1 ;
  wire \cal_tmp[6]_carry_n_2 ;
  wire \cal_tmp[6]_carry_n_3 ;
  wire \cal_tmp[6]_carry_n_4 ;
  wire \cal_tmp[6]_carry_n_5 ;
  wire \cal_tmp[6]_carry_n_6 ;
  wire \cal_tmp[6]_carry_n_7 ;
  wire \cal_tmp[7]_carry__0_i_1_n_0 ;
  wire \cal_tmp[7]_carry__0_i_2_n_0 ;
  wire \cal_tmp[7]_carry__0_i_3_n_0 ;
  wire \cal_tmp[7]_carry__0_i_4_n_0 ;
  wire \cal_tmp[7]_carry__0_n_0 ;
  wire \cal_tmp[7]_carry__0_n_1 ;
  wire \cal_tmp[7]_carry__0_n_2 ;
  wire \cal_tmp[7]_carry__0_n_3 ;
  wire \cal_tmp[7]_carry__0_n_4 ;
  wire \cal_tmp[7]_carry__0_n_5 ;
  wire \cal_tmp[7]_carry__0_n_6 ;
  wire \cal_tmp[7]_carry__0_n_7 ;
  wire \cal_tmp[7]_carry__1_i_1_n_0 ;
  wire \cal_tmp[7]_carry__1_i_2_n_0 ;
  wire \cal_tmp[7]_carry__1_i_3_n_0 ;
  wire \cal_tmp[7]_carry__1_i_4_n_0 ;
  wire \cal_tmp[7]_carry__1_n_0 ;
  wire \cal_tmp[7]_carry__1_n_1 ;
  wire \cal_tmp[7]_carry__1_n_2 ;
  wire \cal_tmp[7]_carry__1_n_3 ;
  wire \cal_tmp[7]_carry__1_n_4 ;
  wire \cal_tmp[7]_carry__1_n_5 ;
  wire \cal_tmp[7]_carry__1_n_6 ;
  wire \cal_tmp[7]_carry__1_n_7 ;
  wire \cal_tmp[7]_carry__2_i_1_n_0 ;
  wire \cal_tmp[7]_carry__2_i_2_n_0 ;
  wire \cal_tmp[7]_carry__2_i_3_n_0 ;
  wire \cal_tmp[7]_carry__2_n_0 ;
  wire \cal_tmp[7]_carry__2_n_2 ;
  wire \cal_tmp[7]_carry__2_n_3 ;
  wire \cal_tmp[7]_carry__2_n_5 ;
  wire \cal_tmp[7]_carry__2_n_6 ;
  wire \cal_tmp[7]_carry__2_n_7 ;
  wire \cal_tmp[7]_carry_i_1_n_0 ;
  wire \cal_tmp[7]_carry_i_2_n_0 ;
  wire \cal_tmp[7]_carry_i_3_n_0 ;
  wire \cal_tmp[7]_carry_i_4_n_0 ;
  wire \cal_tmp[7]_carry_n_0 ;
  wire \cal_tmp[7]_carry_n_1 ;
  wire \cal_tmp[7]_carry_n_2 ;
  wire \cal_tmp[7]_carry_n_3 ;
  wire \cal_tmp[7]_carry_n_4 ;
  wire \cal_tmp[7]_carry_n_5 ;
  wire \cal_tmp[7]_carry_n_6 ;
  wire \cal_tmp[7]_carry_n_7 ;
  wire \cal_tmp[8]_carry__0_i_1_n_0 ;
  wire \cal_tmp[8]_carry__0_i_2_n_0 ;
  wire \cal_tmp[8]_carry__0_i_3_n_0 ;
  wire \cal_tmp[8]_carry__0_i_4_n_0 ;
  wire \cal_tmp[8]_carry__0_n_0 ;
  wire \cal_tmp[8]_carry__0_n_1 ;
  wire \cal_tmp[8]_carry__0_n_2 ;
  wire \cal_tmp[8]_carry__0_n_3 ;
  wire \cal_tmp[8]_carry__0_n_4 ;
  wire \cal_tmp[8]_carry__0_n_5 ;
  wire \cal_tmp[8]_carry__0_n_6 ;
  wire \cal_tmp[8]_carry__0_n_7 ;
  wire \cal_tmp[8]_carry__1_i_1_n_0 ;
  wire \cal_tmp[8]_carry__1_i_2_n_0 ;
  wire \cal_tmp[8]_carry__1_i_3_n_0 ;
  wire \cal_tmp[8]_carry__1_i_4_n_0 ;
  wire \cal_tmp[8]_carry__1_n_0 ;
  wire \cal_tmp[8]_carry__1_n_1 ;
  wire \cal_tmp[8]_carry__1_n_2 ;
  wire \cal_tmp[8]_carry__1_n_3 ;
  wire \cal_tmp[8]_carry__1_n_4 ;
  wire \cal_tmp[8]_carry__1_n_5 ;
  wire \cal_tmp[8]_carry__1_n_6 ;
  wire \cal_tmp[8]_carry__1_n_7 ;
  wire \cal_tmp[8]_carry__2_i_1_n_0 ;
  wire \cal_tmp[8]_carry__2_i_2_n_0 ;
  wire \cal_tmp[8]_carry__2_i_3_n_0 ;
  wire \cal_tmp[8]_carry__2_i_4_n_0 ;
  wire \cal_tmp[8]_carry__2_n_0 ;
  wire \cal_tmp[8]_carry__2_n_1 ;
  wire \cal_tmp[8]_carry__2_n_2 ;
  wire \cal_tmp[8]_carry__2_n_3 ;
  wire \cal_tmp[8]_carry__2_n_4 ;
  wire \cal_tmp[8]_carry__2_n_5 ;
  wire \cal_tmp[8]_carry__2_n_6 ;
  wire \cal_tmp[8]_carry__2_n_7 ;
  wire \cal_tmp[8]_carry_i_1_n_0 ;
  wire \cal_tmp[8]_carry_i_2_n_0 ;
  wire \cal_tmp[8]_carry_i_3_n_0 ;
  wire \cal_tmp[8]_carry_i_4_n_0 ;
  wire \cal_tmp[8]_carry_n_0 ;
  wire \cal_tmp[8]_carry_n_1 ;
  wire \cal_tmp[8]_carry_n_2 ;
  wire \cal_tmp[8]_carry_n_3 ;
  wire \cal_tmp[8]_carry_n_4 ;
  wire \cal_tmp[8]_carry_n_5 ;
  wire \cal_tmp[8]_carry_n_6 ;
  wire \cal_tmp[8]_carry_n_7 ;
  wire \cal_tmp[9]_carry__0_i_1_n_0 ;
  wire \cal_tmp[9]_carry__0_i_2_n_0 ;
  wire \cal_tmp[9]_carry__0_i_3_n_0 ;
  wire \cal_tmp[9]_carry__0_i_4_n_0 ;
  wire \cal_tmp[9]_carry__0_n_0 ;
  wire \cal_tmp[9]_carry__0_n_1 ;
  wire \cal_tmp[9]_carry__0_n_2 ;
  wire \cal_tmp[9]_carry__0_n_3 ;
  wire \cal_tmp[9]_carry__0_n_4 ;
  wire \cal_tmp[9]_carry__0_n_5 ;
  wire \cal_tmp[9]_carry__0_n_6 ;
  wire \cal_tmp[9]_carry__0_n_7 ;
  wire \cal_tmp[9]_carry__1_i_1_n_0 ;
  wire \cal_tmp[9]_carry__1_i_2_n_0 ;
  wire \cal_tmp[9]_carry__1_i_3_n_0 ;
  wire \cal_tmp[9]_carry__1_i_4_n_0 ;
  wire \cal_tmp[9]_carry__1_n_0 ;
  wire \cal_tmp[9]_carry__1_n_1 ;
  wire \cal_tmp[9]_carry__1_n_2 ;
  wire \cal_tmp[9]_carry__1_n_3 ;
  wire \cal_tmp[9]_carry__1_n_4 ;
  wire \cal_tmp[9]_carry__1_n_5 ;
  wire \cal_tmp[9]_carry__1_n_6 ;
  wire \cal_tmp[9]_carry__1_n_7 ;
  wire \cal_tmp[9]_carry__2_i_1_n_0 ;
  wire \cal_tmp[9]_carry__2_i_2_n_0 ;
  wire \cal_tmp[9]_carry__2_i_3_n_0 ;
  wire \cal_tmp[9]_carry__2_i_4_n_0 ;
  wire \cal_tmp[9]_carry__2_n_0 ;
  wire \cal_tmp[9]_carry__2_n_1 ;
  wire \cal_tmp[9]_carry__2_n_2 ;
  wire \cal_tmp[9]_carry__2_n_3 ;
  wire \cal_tmp[9]_carry__2_n_4 ;
  wire \cal_tmp[9]_carry__2_n_5 ;
  wire \cal_tmp[9]_carry__2_n_6 ;
  wire \cal_tmp[9]_carry__2_n_7 ;
  wire \cal_tmp[9]_carry__3_i_1_n_0 ;
  wire \cal_tmp[9]_carry__3_n_2 ;
  wire \cal_tmp[9]_carry__3_n_7 ;
  wire \cal_tmp[9]_carry_i_1_n_0 ;
  wire \cal_tmp[9]_carry_i_2_n_0 ;
  wire \cal_tmp[9]_carry_i_3_n_0 ;
  wire \cal_tmp[9]_carry_i_4_n_0 ;
  wire \cal_tmp[9]_carry_n_0 ;
  wire \cal_tmp[9]_carry_n_1 ;
  wire \cal_tmp[9]_carry_n_2 ;
  wire \cal_tmp[9]_carry_n_3 ;
  wire \cal_tmp[9]_carry_n_4 ;
  wire \cal_tmp[9]_carry_n_5 ;
  wire \cal_tmp[9]_carry_n_6 ;
  wire \cal_tmp[9]_carry_n_7 ;
  wire [7:0]diff_reg_869_pp0_iter10_reg;
  wire [7:0]diff_reg_869_pp0_iter11_reg;
  wire [7:0]diff_reg_869_pp0_iter12_reg;
  wire [7:0]diff_reg_869_pp0_iter13_reg;
  wire [7:0]diff_reg_869_pp0_iter14_reg;
  wire [7:0]diff_reg_869_pp0_iter15_reg;
  wire [7:0]diff_reg_869_pp0_iter16_reg;
  wire [7:0]diff_reg_869_pp0_iter17_reg;
  wire [7:0]diff_reg_869_pp0_iter18_reg;
  wire [7:0]diff_reg_869_pp0_iter19_reg;
  wire [7:0]diff_reg_869_pp0_iter20_reg;
  wire [0:0]diff_reg_869_pp0_iter2_reg;
  wire [7:0]diff_reg_869_pp0_iter3_reg;
  wire [7:0]diff_reg_869_pp0_iter4_reg;
  wire [7:0]diff_reg_869_pp0_iter5_reg;
  wire [7:0]diff_reg_869_pp0_iter6_reg;
  wire [7:0]diff_reg_869_pp0_iter7_reg;
  wire [7:0]diff_reg_869_pp0_iter8_reg;
  wire [7:0]diff_reg_869_pp0_iter9_reg;
  wire \loop[0].remd_tmp[1][0]_i_1_n_0 ;
  wire \loop[0].remd_tmp[1][7]_i_1_n_0 ;
  wire \loop[0].remd_tmp_reg_n_0_[1][0] ;
  wire \loop[0].remd_tmp_reg_n_0_[1][1] ;
  wire \loop[0].remd_tmp_reg_n_0_[1][2] ;
  wire \loop[0].remd_tmp_reg_n_0_[1][3] ;
  wire \loop[0].remd_tmp_reg_n_0_[1][4] ;
  wire \loop[0].remd_tmp_reg_n_0_[1][5] ;
  wire \loop[0].remd_tmp_reg_n_0_[1][6] ;
  wire \loop[0].remd_tmp_reg_n_0_[1][7] ;
  wire \loop[10].remd_tmp[11][0]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][10]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][11]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][12]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][13]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][14]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][15]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][16]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][17]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][1]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][2]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][3]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][4]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][5]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][6]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][7]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][8]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][9]_i_1_n_0 ;
  wire \loop[10].remd_tmp_reg_n_0_[11][0] ;
  wire \loop[10].remd_tmp_reg_n_0_[11][10] ;
  wire \loop[10].remd_tmp_reg_n_0_[11][11] ;
  wire \loop[10].remd_tmp_reg_n_0_[11][12] ;
  wire \loop[10].remd_tmp_reg_n_0_[11][13] ;
  wire \loop[10].remd_tmp_reg_n_0_[11][14] ;
  wire \loop[10].remd_tmp_reg_n_0_[11][15] ;
  wire \loop[10].remd_tmp_reg_n_0_[11][16] ;
  wire \loop[10].remd_tmp_reg_n_0_[11][17] ;
  wire \loop[10].remd_tmp_reg_n_0_[11][1] ;
  wire \loop[10].remd_tmp_reg_n_0_[11][2] ;
  wire \loop[10].remd_tmp_reg_n_0_[11][3] ;
  wire \loop[10].remd_tmp_reg_n_0_[11][4] ;
  wire \loop[10].remd_tmp_reg_n_0_[11][5] ;
  wire \loop[10].remd_tmp_reg_n_0_[11][6] ;
  wire \loop[10].remd_tmp_reg_n_0_[11][7] ;
  wire \loop[10].remd_tmp_reg_n_0_[11][8] ;
  wire \loop[10].remd_tmp_reg_n_0_[11][9] ;
  wire \loop[11].remd_tmp[12][0]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][10]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][11]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][12]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][13]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][14]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][15]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][16]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][17]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][18]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][1]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][2]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][3]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][4]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][5]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][6]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][7]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][8]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][9]_i_1_n_0 ;
  wire \loop[11].remd_tmp_reg_n_0_[12][0] ;
  wire \loop[11].remd_tmp_reg_n_0_[12][10] ;
  wire \loop[11].remd_tmp_reg_n_0_[12][11] ;
  wire \loop[11].remd_tmp_reg_n_0_[12][12] ;
  wire \loop[11].remd_tmp_reg_n_0_[12][13] ;
  wire \loop[11].remd_tmp_reg_n_0_[12][14] ;
  wire \loop[11].remd_tmp_reg_n_0_[12][15] ;
  wire \loop[11].remd_tmp_reg_n_0_[12][16] ;
  wire \loop[11].remd_tmp_reg_n_0_[12][17] ;
  wire \loop[11].remd_tmp_reg_n_0_[12][18] ;
  wire \loop[11].remd_tmp_reg_n_0_[12][1] ;
  wire \loop[11].remd_tmp_reg_n_0_[12][2] ;
  wire \loop[11].remd_tmp_reg_n_0_[12][3] ;
  wire \loop[11].remd_tmp_reg_n_0_[12][4] ;
  wire \loop[11].remd_tmp_reg_n_0_[12][5] ;
  wire \loop[11].remd_tmp_reg_n_0_[12][6] ;
  wire \loop[11].remd_tmp_reg_n_0_[12][7] ;
  wire \loop[11].remd_tmp_reg_n_0_[12][8] ;
  wire \loop[11].remd_tmp_reg_n_0_[12][9] ;
  wire \loop[12].remd_tmp[13][0]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][10]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][11]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][12]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][13]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][14]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][15]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][16]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][17]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][18]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][1]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][2]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][3]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][4]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][5]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][6]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][7]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][8]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][9]_i_1_n_0 ;
  wire \loop[12].remd_tmp_reg_n_0_[13][0] ;
  wire \loop[12].remd_tmp_reg_n_0_[13][10] ;
  wire \loop[12].remd_tmp_reg_n_0_[13][11] ;
  wire \loop[12].remd_tmp_reg_n_0_[13][12] ;
  wire \loop[12].remd_tmp_reg_n_0_[13][13] ;
  wire \loop[12].remd_tmp_reg_n_0_[13][14] ;
  wire \loop[12].remd_tmp_reg_n_0_[13][15] ;
  wire \loop[12].remd_tmp_reg_n_0_[13][16] ;
  wire \loop[12].remd_tmp_reg_n_0_[13][17] ;
  wire \loop[12].remd_tmp_reg_n_0_[13][18] ;
  wire \loop[12].remd_tmp_reg_n_0_[13][1] ;
  wire \loop[12].remd_tmp_reg_n_0_[13][2] ;
  wire \loop[12].remd_tmp_reg_n_0_[13][3] ;
  wire \loop[12].remd_tmp_reg_n_0_[13][4] ;
  wire \loop[12].remd_tmp_reg_n_0_[13][5] ;
  wire \loop[12].remd_tmp_reg_n_0_[13][6] ;
  wire \loop[12].remd_tmp_reg_n_0_[13][7] ;
  wire \loop[12].remd_tmp_reg_n_0_[13][8] ;
  wire \loop[12].remd_tmp_reg_n_0_[13][9] ;
  wire \loop[13].remd_tmp[14][0]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][10]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][11]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][12]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][13]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][14]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][15]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][16]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][17]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][18]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][1]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][2]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][3]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][4]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][5]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][6]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][7]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][8]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][9]_i_1_n_0 ;
  wire \loop[13].remd_tmp_reg_n_0_[14][0] ;
  wire \loop[13].remd_tmp_reg_n_0_[14][10] ;
  wire \loop[13].remd_tmp_reg_n_0_[14][11] ;
  wire \loop[13].remd_tmp_reg_n_0_[14][12] ;
  wire \loop[13].remd_tmp_reg_n_0_[14][13] ;
  wire \loop[13].remd_tmp_reg_n_0_[14][14] ;
  wire \loop[13].remd_tmp_reg_n_0_[14][15] ;
  wire \loop[13].remd_tmp_reg_n_0_[14][16] ;
  wire \loop[13].remd_tmp_reg_n_0_[14][17] ;
  wire \loop[13].remd_tmp_reg_n_0_[14][18] ;
  wire \loop[13].remd_tmp_reg_n_0_[14][1] ;
  wire \loop[13].remd_tmp_reg_n_0_[14][2] ;
  wire \loop[13].remd_tmp_reg_n_0_[14][3] ;
  wire \loop[13].remd_tmp_reg_n_0_[14][4] ;
  wire \loop[13].remd_tmp_reg_n_0_[14][5] ;
  wire \loop[13].remd_tmp_reg_n_0_[14][6] ;
  wire \loop[13].remd_tmp_reg_n_0_[14][7] ;
  wire \loop[13].remd_tmp_reg_n_0_[14][8] ;
  wire \loop[13].remd_tmp_reg_n_0_[14][9] ;
  wire \loop[14].remd_tmp[15][0]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][10]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][11]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][12]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][13]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][14]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][15]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][16]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][17]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][18]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][1]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][2]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][3]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][4]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][5]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][6]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][7]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][8]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][9]_i_1_n_0 ;
  wire \loop[14].remd_tmp_reg_n_0_[15][0] ;
  wire \loop[14].remd_tmp_reg_n_0_[15][10] ;
  wire \loop[14].remd_tmp_reg_n_0_[15][11] ;
  wire \loop[14].remd_tmp_reg_n_0_[15][12] ;
  wire \loop[14].remd_tmp_reg_n_0_[15][13] ;
  wire \loop[14].remd_tmp_reg_n_0_[15][14] ;
  wire \loop[14].remd_tmp_reg_n_0_[15][15] ;
  wire \loop[14].remd_tmp_reg_n_0_[15][16] ;
  wire \loop[14].remd_tmp_reg_n_0_[15][17] ;
  wire \loop[14].remd_tmp_reg_n_0_[15][18] ;
  wire \loop[14].remd_tmp_reg_n_0_[15][1] ;
  wire \loop[14].remd_tmp_reg_n_0_[15][2] ;
  wire \loop[14].remd_tmp_reg_n_0_[15][3] ;
  wire \loop[14].remd_tmp_reg_n_0_[15][4] ;
  wire \loop[14].remd_tmp_reg_n_0_[15][5] ;
  wire \loop[14].remd_tmp_reg_n_0_[15][6] ;
  wire \loop[14].remd_tmp_reg_n_0_[15][7] ;
  wire \loop[14].remd_tmp_reg_n_0_[15][8] ;
  wire \loop[14].remd_tmp_reg_n_0_[15][9] ;
  wire \loop[15].remd_tmp[16][0]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][10]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][11]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][12]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][13]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][14]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][15]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][16]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][17]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][18]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][1]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][2]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][3]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][4]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][5]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][6]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][7]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][8]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][9]_i_1_n_0 ;
  wire \loop[15].remd_tmp_reg_n_0_[16][0] ;
  wire \loop[15].remd_tmp_reg_n_0_[16][10] ;
  wire \loop[15].remd_tmp_reg_n_0_[16][11] ;
  wire \loop[15].remd_tmp_reg_n_0_[16][12] ;
  wire \loop[15].remd_tmp_reg_n_0_[16][13] ;
  wire \loop[15].remd_tmp_reg_n_0_[16][14] ;
  wire \loop[15].remd_tmp_reg_n_0_[16][15] ;
  wire \loop[15].remd_tmp_reg_n_0_[16][16] ;
  wire \loop[15].remd_tmp_reg_n_0_[16][17] ;
  wire \loop[15].remd_tmp_reg_n_0_[16][18] ;
  wire \loop[15].remd_tmp_reg_n_0_[16][1] ;
  wire \loop[15].remd_tmp_reg_n_0_[16][2] ;
  wire \loop[15].remd_tmp_reg_n_0_[16][3] ;
  wire \loop[15].remd_tmp_reg_n_0_[16][4] ;
  wire \loop[15].remd_tmp_reg_n_0_[16][5] ;
  wire \loop[15].remd_tmp_reg_n_0_[16][6] ;
  wire \loop[15].remd_tmp_reg_n_0_[16][7] ;
  wire \loop[15].remd_tmp_reg_n_0_[16][8] ;
  wire \loop[15].remd_tmp_reg_n_0_[16][9] ;
  wire \loop[16].remd_tmp[17][0]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][10]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][11]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][12]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][13]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][14]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][15]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][16]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][17]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][18]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][1]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][2]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][3]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][4]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][5]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][6]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][7]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][8]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][9]_i_1_n_0 ;
  wire \loop[16].remd_tmp_reg_n_0_[17][0] ;
  wire \loop[16].remd_tmp_reg_n_0_[17][10] ;
  wire \loop[16].remd_tmp_reg_n_0_[17][11] ;
  wire \loop[16].remd_tmp_reg_n_0_[17][12] ;
  wire \loop[16].remd_tmp_reg_n_0_[17][13] ;
  wire \loop[16].remd_tmp_reg_n_0_[17][14] ;
  wire \loop[16].remd_tmp_reg_n_0_[17][15] ;
  wire \loop[16].remd_tmp_reg_n_0_[17][16] ;
  wire \loop[16].remd_tmp_reg_n_0_[17][17] ;
  wire \loop[16].remd_tmp_reg_n_0_[17][18] ;
  wire \loop[16].remd_tmp_reg_n_0_[17][1] ;
  wire \loop[16].remd_tmp_reg_n_0_[17][2] ;
  wire \loop[16].remd_tmp_reg_n_0_[17][3] ;
  wire \loop[16].remd_tmp_reg_n_0_[17][4] ;
  wire \loop[16].remd_tmp_reg_n_0_[17][5] ;
  wire \loop[16].remd_tmp_reg_n_0_[17][6] ;
  wire \loop[16].remd_tmp_reg_n_0_[17][7] ;
  wire \loop[16].remd_tmp_reg_n_0_[17][8] ;
  wire \loop[16].remd_tmp_reg_n_0_[17][9] ;
  wire \loop[17].remd_tmp[18][0]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][10]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][11]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][12]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][13]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][14]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][15]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][16]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][17]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][18]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][1]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][2]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][3]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][4]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][5]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][6]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][7]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][8]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][9]_i_1_n_0 ;
  wire \loop[17].remd_tmp_reg_n_0_[18][0] ;
  wire \loop[17].remd_tmp_reg_n_0_[18][10] ;
  wire \loop[17].remd_tmp_reg_n_0_[18][11] ;
  wire \loop[17].remd_tmp_reg_n_0_[18][12] ;
  wire \loop[17].remd_tmp_reg_n_0_[18][13] ;
  wire \loop[17].remd_tmp_reg_n_0_[18][14] ;
  wire \loop[17].remd_tmp_reg_n_0_[18][15] ;
  wire \loop[17].remd_tmp_reg_n_0_[18][16] ;
  wire \loop[17].remd_tmp_reg_n_0_[18][17] ;
  wire \loop[17].remd_tmp_reg_n_0_[18][18] ;
  wire \loop[17].remd_tmp_reg_n_0_[18][1] ;
  wire \loop[17].remd_tmp_reg_n_0_[18][2] ;
  wire \loop[17].remd_tmp_reg_n_0_[18][3] ;
  wire \loop[17].remd_tmp_reg_n_0_[18][4] ;
  wire \loop[17].remd_tmp_reg_n_0_[18][5] ;
  wire \loop[17].remd_tmp_reg_n_0_[18][6] ;
  wire \loop[17].remd_tmp_reg_n_0_[18][7] ;
  wire \loop[17].remd_tmp_reg_n_0_[18][8] ;
  wire \loop[17].remd_tmp_reg_n_0_[18][9] ;
  wire \loop[18].remd_tmp[19][0]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][10]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][11]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][12]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][13]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][14]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][15]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][16]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][17]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][18]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][1]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][2]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][3]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][4]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][5]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][6]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][7]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][8]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][9]_i_1_n_0 ;
  wire [18:0]\loop[18].remd_tmp_reg[19]_0 ;
  wire \loop[19].dividend_tmp_reg[20][11]_srl12_i_1_n_3 ;
  wire \loop[19].dividend_tmp_reg[20][15]_srl16_i_1_n_3 ;
  wire [0:0]\loop[19].dividend_tmp_reg[20]_1 ;
  wire \loop[1].remd_tmp[2][0]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][1]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][2]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][3]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][4]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][5]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][6]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][7]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][8]_i_1_n_0 ;
  wire \loop[1].remd_tmp_reg_n_0_[2][0] ;
  wire \loop[1].remd_tmp_reg_n_0_[2][1] ;
  wire \loop[1].remd_tmp_reg_n_0_[2][2] ;
  wire \loop[1].remd_tmp_reg_n_0_[2][3] ;
  wire \loop[1].remd_tmp_reg_n_0_[2][4] ;
  wire \loop[1].remd_tmp_reg_n_0_[2][5] ;
  wire \loop[1].remd_tmp_reg_n_0_[2][6] ;
  wire \loop[1].remd_tmp_reg_n_0_[2][7] ;
  wire \loop[1].remd_tmp_reg_n_0_[2][8] ;
  wire \loop[2].remd_tmp[3][0]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][1]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][2]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][3]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][4]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][5]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][6]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][7]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][8]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][9]_i_1_n_0 ;
  wire \loop[2].remd_tmp_reg_n_0_[3][0] ;
  wire \loop[2].remd_tmp_reg_n_0_[3][1] ;
  wire \loop[2].remd_tmp_reg_n_0_[3][2] ;
  wire \loop[2].remd_tmp_reg_n_0_[3][3] ;
  wire \loop[2].remd_tmp_reg_n_0_[3][4] ;
  wire \loop[2].remd_tmp_reg_n_0_[3][5] ;
  wire \loop[2].remd_tmp_reg_n_0_[3][6] ;
  wire \loop[2].remd_tmp_reg_n_0_[3][7] ;
  wire \loop[2].remd_tmp_reg_n_0_[3][8] ;
  wire \loop[2].remd_tmp_reg_n_0_[3][9] ;
  wire \loop[3].remd_tmp[4][0]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][10]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][1]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][2]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][3]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][4]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][5]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][6]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][7]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][8]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][9]_i_1_n_0 ;
  wire \loop[3].remd_tmp_reg_n_0_[4][0] ;
  wire \loop[3].remd_tmp_reg_n_0_[4][10] ;
  wire \loop[3].remd_tmp_reg_n_0_[4][1] ;
  wire \loop[3].remd_tmp_reg_n_0_[4][2] ;
  wire \loop[3].remd_tmp_reg_n_0_[4][3] ;
  wire \loop[3].remd_tmp_reg_n_0_[4][4] ;
  wire \loop[3].remd_tmp_reg_n_0_[4][5] ;
  wire \loop[3].remd_tmp_reg_n_0_[4][6] ;
  wire \loop[3].remd_tmp_reg_n_0_[4][7] ;
  wire \loop[3].remd_tmp_reg_n_0_[4][8] ;
  wire \loop[3].remd_tmp_reg_n_0_[4][9] ;
  wire \loop[4].remd_tmp[5][0]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][10]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][11]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][1]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][2]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][3]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][4]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][5]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][6]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][7]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][8]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][9]_i_1_n_0 ;
  wire \loop[4].remd_tmp_reg_n_0_[5][0] ;
  wire \loop[4].remd_tmp_reg_n_0_[5][10] ;
  wire \loop[4].remd_tmp_reg_n_0_[5][11] ;
  wire \loop[4].remd_tmp_reg_n_0_[5][1] ;
  wire \loop[4].remd_tmp_reg_n_0_[5][2] ;
  wire \loop[4].remd_tmp_reg_n_0_[5][3] ;
  wire \loop[4].remd_tmp_reg_n_0_[5][4] ;
  wire \loop[4].remd_tmp_reg_n_0_[5][5] ;
  wire \loop[4].remd_tmp_reg_n_0_[5][6] ;
  wire \loop[4].remd_tmp_reg_n_0_[5][7] ;
  wire \loop[4].remd_tmp_reg_n_0_[5][8] ;
  wire \loop[4].remd_tmp_reg_n_0_[5][9] ;
  wire \loop[5].remd_tmp[6][0]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][10]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][11]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][12]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][1]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][2]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][3]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][4]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][5]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][6]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][7]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][8]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][9]_i_1_n_0 ;
  wire \loop[5].remd_tmp_reg_n_0_[6][0] ;
  wire \loop[5].remd_tmp_reg_n_0_[6][10] ;
  wire \loop[5].remd_tmp_reg_n_0_[6][11] ;
  wire \loop[5].remd_tmp_reg_n_0_[6][12] ;
  wire \loop[5].remd_tmp_reg_n_0_[6][1] ;
  wire \loop[5].remd_tmp_reg_n_0_[6][2] ;
  wire \loop[5].remd_tmp_reg_n_0_[6][3] ;
  wire \loop[5].remd_tmp_reg_n_0_[6][4] ;
  wire \loop[5].remd_tmp_reg_n_0_[6][5] ;
  wire \loop[5].remd_tmp_reg_n_0_[6][6] ;
  wire \loop[5].remd_tmp_reg_n_0_[6][7] ;
  wire \loop[5].remd_tmp_reg_n_0_[6][8] ;
  wire \loop[5].remd_tmp_reg_n_0_[6][9] ;
  wire \loop[6].remd_tmp[7][0]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][10]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][11]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][12]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][13]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][1]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][2]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][3]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][4]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][5]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][6]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][7]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][8]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][9]_i_1_n_0 ;
  wire \loop[6].remd_tmp_reg_n_0_[7][0] ;
  wire \loop[6].remd_tmp_reg_n_0_[7][10] ;
  wire \loop[6].remd_tmp_reg_n_0_[7][11] ;
  wire \loop[6].remd_tmp_reg_n_0_[7][12] ;
  wire \loop[6].remd_tmp_reg_n_0_[7][13] ;
  wire \loop[6].remd_tmp_reg_n_0_[7][1] ;
  wire \loop[6].remd_tmp_reg_n_0_[7][2] ;
  wire \loop[6].remd_tmp_reg_n_0_[7][3] ;
  wire \loop[6].remd_tmp_reg_n_0_[7][4] ;
  wire \loop[6].remd_tmp_reg_n_0_[7][5] ;
  wire \loop[6].remd_tmp_reg_n_0_[7][6] ;
  wire \loop[6].remd_tmp_reg_n_0_[7][7] ;
  wire \loop[6].remd_tmp_reg_n_0_[7][8] ;
  wire \loop[6].remd_tmp_reg_n_0_[7][9] ;
  wire \loop[7].remd_tmp[8][0]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][10]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][11]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][12]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][13]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][14]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][1]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][2]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][3]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][4]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][5]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][6]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][7]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][8]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][9]_i_1_n_0 ;
  wire \loop[7].remd_tmp_reg_n_0_[8][0] ;
  wire \loop[7].remd_tmp_reg_n_0_[8][10] ;
  wire \loop[7].remd_tmp_reg_n_0_[8][11] ;
  wire \loop[7].remd_tmp_reg_n_0_[8][12] ;
  wire \loop[7].remd_tmp_reg_n_0_[8][13] ;
  wire \loop[7].remd_tmp_reg_n_0_[8][14] ;
  wire \loop[7].remd_tmp_reg_n_0_[8][1] ;
  wire \loop[7].remd_tmp_reg_n_0_[8][2] ;
  wire \loop[7].remd_tmp_reg_n_0_[8][3] ;
  wire \loop[7].remd_tmp_reg_n_0_[8][4] ;
  wire \loop[7].remd_tmp_reg_n_0_[8][5] ;
  wire \loop[7].remd_tmp_reg_n_0_[8][6] ;
  wire \loop[7].remd_tmp_reg_n_0_[8][7] ;
  wire \loop[7].remd_tmp_reg_n_0_[8][8] ;
  wire \loop[7].remd_tmp_reg_n_0_[8][9] ;
  wire \loop[8].remd_tmp[9][0]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][10]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][11]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][12]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][13]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][14]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][15]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][1]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][2]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][3]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][4]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][5]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][6]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][7]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][8]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][9]_i_1_n_0 ;
  wire \loop[8].remd_tmp_reg_n_0_[9][0] ;
  wire \loop[8].remd_tmp_reg_n_0_[9][10] ;
  wire \loop[8].remd_tmp_reg_n_0_[9][11] ;
  wire \loop[8].remd_tmp_reg_n_0_[9][12] ;
  wire \loop[8].remd_tmp_reg_n_0_[9][13] ;
  wire \loop[8].remd_tmp_reg_n_0_[9][14] ;
  wire \loop[8].remd_tmp_reg_n_0_[9][15] ;
  wire \loop[8].remd_tmp_reg_n_0_[9][1] ;
  wire \loop[8].remd_tmp_reg_n_0_[9][2] ;
  wire \loop[8].remd_tmp_reg_n_0_[9][3] ;
  wire \loop[8].remd_tmp_reg_n_0_[9][4] ;
  wire \loop[8].remd_tmp_reg_n_0_[9][5] ;
  wire \loop[8].remd_tmp_reg_n_0_[9][6] ;
  wire \loop[8].remd_tmp_reg_n_0_[9][7] ;
  wire \loop[8].remd_tmp_reg_n_0_[9][8] ;
  wire \loop[8].remd_tmp_reg_n_0_[9][9] ;
  wire \loop[9].remd_tmp[10][0]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][10]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][11]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][12]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][13]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][14]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][15]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][16]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][1]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][2]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][3]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][4]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][5]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][6]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][7]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][8]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][9]_i_1_n_0 ;
  wire \loop[9].remd_tmp_reg_n_0_[10][0] ;
  wire \loop[9].remd_tmp_reg_n_0_[10][10] ;
  wire \loop[9].remd_tmp_reg_n_0_[10][11] ;
  wire \loop[9].remd_tmp_reg_n_0_[10][12] ;
  wire \loop[9].remd_tmp_reg_n_0_[10][13] ;
  wire \loop[9].remd_tmp_reg_n_0_[10][14] ;
  wire \loop[9].remd_tmp_reg_n_0_[10][15] ;
  wire \loop[9].remd_tmp_reg_n_0_[10][16] ;
  wire \loop[9].remd_tmp_reg_n_0_[10][1] ;
  wire \loop[9].remd_tmp_reg_n_0_[10][2] ;
  wire \loop[9].remd_tmp_reg_n_0_[10][3] ;
  wire \loop[9].remd_tmp_reg_n_0_[10][4] ;
  wire \loop[9].remd_tmp_reg_n_0_[10][5] ;
  wire \loop[9].remd_tmp_reg_n_0_[10][6] ;
  wire \loop[9].remd_tmp_reg_n_0_[10][7] ;
  wire \loop[9].remd_tmp_reg_n_0_[10][8] ;
  wire \loop[9].remd_tmp_reg_n_0_[10][9] ;
  wire [6:0]p_0_in;
  wire [0:0]p_2_out;
  wire \quot_reg[10]__0 ;
  wire \quot_reg[11]__0 ;
  wire \quot_reg[12]__0 ;
  wire \quot_reg[13]__0 ;
  wire \quot_reg[14]__0 ;
  wire \quot_reg[15]__0 ;
  wire \quot_reg[16]__0 ;
  wire \quot_reg[17]__0 ;
  wire \quot_reg[18]__0 ;
  wire \quot_reg[19]__0 ;
  wire \quot_reg[1]__0 ;
  wire \quot_reg[2]__0 ;
  wire \quot_reg[3]__0 ;
  wire \quot_reg[4]__0 ;
  wire \quot_reg[5]__0 ;
  wire \quot_reg[6]__0 ;
  wire \quot_reg[7]__0 ;
  wire \quot_reg[8]__0 ;
  wire \quot_reg[9]__0 ;
  wire [2:2]\NLW_cal_tmp[0]_carry__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[0]_carry__0_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[10]_carry__3_CO_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[10]_carry__3_O_UNCONNECTED ;
  wire [2:2]\NLW_cal_tmp[11]_carry__3_CO_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[11]_carry__3_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[12]_carry__3_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[13]_carry__3_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[14]_carry__3_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[15]_carry__3_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[16]_carry__3_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[17]_carry__3_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[18]_carry__3_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[19]_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[19]_carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[19]_carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[19]_carry__2_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[19]_carry__3_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[1]_carry__1_CO_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[1]_carry__1_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[2]_carry__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[2]_carry__1_O_UNCONNECTED ;
  wire [2:2]\NLW_cal_tmp[3]_carry__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[3]_carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[5]_carry__2_CO_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[5]_carry__2_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[6]_carry__2_CO_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[6]_carry__2_O_UNCONNECTED ;
  wire [2:2]\NLW_cal_tmp[7]_carry__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[7]_carry__2_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[9]_carry__3_CO_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[9]_carry__3_O_UNCONNECTED ;
  wire [3:1]\NLW_loop[19].dividend_tmp_reg[20][11]_srl12_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_loop[19].dividend_tmp_reg[20][11]_srl12_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_loop[19].dividend_tmp_reg[20][15]_srl16_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_loop[19].dividend_tmp_reg[20][15]_srl16_i_1_O_UNCONNECTED ;
  wire \NLW_loop[19].dividend_tmp_reg[20][16]_srl17_Q31_UNCONNECTED ;
  wire \NLW_loop[19].dividend_tmp_reg[20][17]_srl18_Q31_UNCONNECTED ;
  wire \NLW_loop[19].dividend_tmp_reg[20][18]_srl19_Q31_UNCONNECTED ;
  wire \NLW_loop[19].dividend_tmp_reg[20][19]_srl20_Q31_UNCONNECTED ;

  CARRY4 \cal_tmp[0]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[0]_carry_n_0 ,\cal_tmp[0]_carry_n_1 ,\cal_tmp[0]_carry_n_2 ,\cal_tmp[0]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cal_tmp[0]_carry_n_4 ,\cal_tmp[0]_carry_n_5 ,\cal_tmp[0]_carry_n_6 ,\cal_tmp[0]_carry_n_7 }),
        .S(p_0_in[3:0]));
  CARRY4 \cal_tmp[0]_carry__0 
       (.CI(\cal_tmp[0]_carry_n_0 ),
        .CO({p_2_out,\NLW_cal_tmp[0]_carry__0_CO_UNCONNECTED [2],\cal_tmp[0]_carry__0_n_2 ,\cal_tmp[0]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cal_tmp[0]_carry__0_O_UNCONNECTED [3],\cal_tmp[0]_carry__0_n_5 ,\cal_tmp[0]_carry__0_n_6 ,\cal_tmp[0]_carry__0_n_7 }),
        .S({1'b1,p_0_in[6:4]}));
  CARRY4 \cal_tmp[10]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[10]_carry_n_0 ,\cal_tmp[10]_carry_n_1 ,\cal_tmp[10]_carry_n_2 ,\cal_tmp[10]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[9].remd_tmp_reg_n_0_[10][2] ,\loop[9].remd_tmp_reg_n_0_[10][1] ,\loop[9].remd_tmp_reg_n_0_[10][0] ,1'b0}),
        .O({\cal_tmp[10]_carry_n_4 ,\cal_tmp[10]_carry_n_5 ,\cal_tmp[10]_carry_n_6 ,\cal_tmp[10]_carry_n_7 }),
        .S({\cal_tmp[10]_carry_i_1_n_0 ,\cal_tmp[10]_carry_i_2_n_0 ,\cal_tmp[10]_carry_i_3_n_0 ,\cal_tmp[10]_carry_i_4_n_0 }));
  CARRY4 \cal_tmp[10]_carry__0 
       (.CI(\cal_tmp[10]_carry_n_0 ),
        .CO({\cal_tmp[10]_carry__0_n_0 ,\cal_tmp[10]_carry__0_n_1 ,\cal_tmp[10]_carry__0_n_2 ,\cal_tmp[10]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[9].remd_tmp_reg_n_0_[10][6] ,\loop[9].remd_tmp_reg_n_0_[10][5] ,\loop[9].remd_tmp_reg_n_0_[10][4] ,\loop[9].remd_tmp_reg_n_0_[10][3] }),
        .O({\cal_tmp[10]_carry__0_n_4 ,\cal_tmp[10]_carry__0_n_5 ,\cal_tmp[10]_carry__0_n_6 ,\cal_tmp[10]_carry__0_n_7 }),
        .S({\cal_tmp[10]_carry__0_i_1_n_0 ,\cal_tmp[10]_carry__0_i_2_n_0 ,\cal_tmp[10]_carry__0_i_3_n_0 ,\cal_tmp[10]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry__0_i_1 
       (.I0(\loop[9].remd_tmp_reg_n_0_[10][6] ),
        .I1(diff_reg_869_pp0_iter12_reg[7]),
        .O(\cal_tmp[10]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry__0_i_2 
       (.I0(\loop[9].remd_tmp_reg_n_0_[10][5] ),
        .I1(diff_reg_869_pp0_iter12_reg[6]),
        .O(\cal_tmp[10]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry__0_i_3 
       (.I0(\loop[9].remd_tmp_reg_n_0_[10][4] ),
        .I1(diff_reg_869_pp0_iter12_reg[5]),
        .O(\cal_tmp[10]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry__0_i_4 
       (.I0(\loop[9].remd_tmp_reg_n_0_[10][3] ),
        .I1(diff_reg_869_pp0_iter12_reg[4]),
        .O(\cal_tmp[10]_carry__0_i_4_n_0 ));
  CARRY4 \cal_tmp[10]_carry__1 
       (.CI(\cal_tmp[10]_carry__0_n_0 ),
        .CO({\cal_tmp[10]_carry__1_n_0 ,\cal_tmp[10]_carry__1_n_1 ,\cal_tmp[10]_carry__1_n_2 ,\cal_tmp[10]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[9].remd_tmp_reg_n_0_[10][10] ,\loop[9].remd_tmp_reg_n_0_[10][9] ,\loop[9].remd_tmp_reg_n_0_[10][8] ,\loop[9].remd_tmp_reg_n_0_[10][7] }),
        .O({\cal_tmp[10]_carry__1_n_4 ,\cal_tmp[10]_carry__1_n_5 ,\cal_tmp[10]_carry__1_n_6 ,\cal_tmp[10]_carry__1_n_7 }),
        .S({\cal_tmp[10]_carry__1_i_1_n_0 ,\cal_tmp[10]_carry__1_i_2_n_0 ,\cal_tmp[10]_carry__1_i_3_n_0 ,\cal_tmp[10]_carry__1_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__1_i_1 
       (.I0(\loop[9].remd_tmp_reg_n_0_[10][10] ),
        .O(\cal_tmp[10]_carry__1_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__1_i_2 
       (.I0(\loop[9].remd_tmp_reg_n_0_[10][9] ),
        .O(\cal_tmp[10]_carry__1_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__1_i_3 
       (.I0(\loop[9].remd_tmp_reg_n_0_[10][8] ),
        .O(\cal_tmp[10]_carry__1_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__1_i_4 
       (.I0(\loop[9].remd_tmp_reg_n_0_[10][7] ),
        .O(\cal_tmp[10]_carry__1_i_4_n_0 ));
  CARRY4 \cal_tmp[10]_carry__2 
       (.CI(\cal_tmp[10]_carry__1_n_0 ),
        .CO({\cal_tmp[10]_carry__2_n_0 ,\cal_tmp[10]_carry__2_n_1 ,\cal_tmp[10]_carry__2_n_2 ,\cal_tmp[10]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[9].remd_tmp_reg_n_0_[10][14] ,\loop[9].remd_tmp_reg_n_0_[10][13] ,\loop[9].remd_tmp_reg_n_0_[10][12] ,\loop[9].remd_tmp_reg_n_0_[10][11] }),
        .O({\cal_tmp[10]_carry__2_n_4 ,\cal_tmp[10]_carry__2_n_5 ,\cal_tmp[10]_carry__2_n_6 ,\cal_tmp[10]_carry__2_n_7 }),
        .S({\cal_tmp[10]_carry__2_i_1_n_0 ,\cal_tmp[10]_carry__2_i_2_n_0 ,\cal_tmp[10]_carry__2_i_3_n_0 ,\cal_tmp[10]_carry__2_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__2_i_1 
       (.I0(\loop[9].remd_tmp_reg_n_0_[10][14] ),
        .O(\cal_tmp[10]_carry__2_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__2_i_2 
       (.I0(\loop[9].remd_tmp_reg_n_0_[10][13] ),
        .O(\cal_tmp[10]_carry__2_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__2_i_3 
       (.I0(\loop[9].remd_tmp_reg_n_0_[10][12] ),
        .O(\cal_tmp[10]_carry__2_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__2_i_4 
       (.I0(\loop[9].remd_tmp_reg_n_0_[10][11] ),
        .O(\cal_tmp[10]_carry__2_i_4_n_0 ));
  CARRY4 \cal_tmp[10]_carry__3 
       (.CI(\cal_tmp[10]_carry__2_n_0 ),
        .CO({\NLW_cal_tmp[10]_carry__3_CO_UNCONNECTED [3],\cal_tmp[10]_carry__3_n_1 ,\NLW_cal_tmp[10]_carry__3_CO_UNCONNECTED [1],\cal_tmp[10]_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\loop[9].remd_tmp_reg_n_0_[10][16] ,\loop[9].remd_tmp_reg_n_0_[10][15] }),
        .O({\NLW_cal_tmp[10]_carry__3_O_UNCONNECTED [3:2],\cal_tmp[10]_carry__3_n_6 ,\cal_tmp[10]_carry__3_n_7 }),
        .S({1'b0,1'b1,\cal_tmp[10]_carry__3_i_1_n_0 ,\cal_tmp[10]_carry__3_i_2_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__3_i_1 
       (.I0(\loop[9].remd_tmp_reg_n_0_[10][16] ),
        .O(\cal_tmp[10]_carry__3_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__3_i_2 
       (.I0(\loop[9].remd_tmp_reg_n_0_[10][15] ),
        .O(\cal_tmp[10]_carry__3_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry_i_1 
       (.I0(\loop[9].remd_tmp_reg_n_0_[10][2] ),
        .I1(diff_reg_869_pp0_iter12_reg[3]),
        .O(\cal_tmp[10]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry_i_2 
       (.I0(\loop[9].remd_tmp_reg_n_0_[10][1] ),
        .I1(diff_reg_869_pp0_iter12_reg[2]),
        .O(\cal_tmp[10]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry_i_3 
       (.I0(\loop[9].remd_tmp_reg_n_0_[10][0] ),
        .I1(diff_reg_869_pp0_iter12_reg[1]),
        .O(\cal_tmp[10]_carry_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry_i_4 
       (.I0(diff_reg_869_pp0_iter12_reg[0]),
        .O(\cal_tmp[10]_carry_i_4_n_0 ));
  CARRY4 \cal_tmp[11]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[11]_carry_n_0 ,\cal_tmp[11]_carry_n_1 ,\cal_tmp[11]_carry_n_2 ,\cal_tmp[11]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[10].remd_tmp_reg_n_0_[11][2] ,\loop[10].remd_tmp_reg_n_0_[11][1] ,\loop[10].remd_tmp_reg_n_0_[11][0] ,1'b0}),
        .O({\cal_tmp[11]_carry_n_4 ,\cal_tmp[11]_carry_n_5 ,\cal_tmp[11]_carry_n_6 ,\cal_tmp[11]_carry_n_7 }),
        .S({\cal_tmp[11]_carry_i_1_n_0 ,\cal_tmp[11]_carry_i_2_n_0 ,\cal_tmp[11]_carry_i_3_n_0 ,\cal_tmp[11]_carry_i_4_n_0 }));
  CARRY4 \cal_tmp[11]_carry__0 
       (.CI(\cal_tmp[11]_carry_n_0 ),
        .CO({\cal_tmp[11]_carry__0_n_0 ,\cal_tmp[11]_carry__0_n_1 ,\cal_tmp[11]_carry__0_n_2 ,\cal_tmp[11]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[10].remd_tmp_reg_n_0_[11][6] ,\loop[10].remd_tmp_reg_n_0_[11][5] ,\loop[10].remd_tmp_reg_n_0_[11][4] ,\loop[10].remd_tmp_reg_n_0_[11][3] }),
        .O({\cal_tmp[11]_carry__0_n_4 ,\cal_tmp[11]_carry__0_n_5 ,\cal_tmp[11]_carry__0_n_6 ,\cal_tmp[11]_carry__0_n_7 }),
        .S({\cal_tmp[11]_carry__0_i_1_n_0 ,\cal_tmp[11]_carry__0_i_2_n_0 ,\cal_tmp[11]_carry__0_i_3_n_0 ,\cal_tmp[11]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry__0_i_1 
       (.I0(\loop[10].remd_tmp_reg_n_0_[11][6] ),
        .I1(diff_reg_869_pp0_iter13_reg[7]),
        .O(\cal_tmp[11]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry__0_i_2 
       (.I0(\loop[10].remd_tmp_reg_n_0_[11][5] ),
        .I1(diff_reg_869_pp0_iter13_reg[6]),
        .O(\cal_tmp[11]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry__0_i_3 
       (.I0(\loop[10].remd_tmp_reg_n_0_[11][4] ),
        .I1(diff_reg_869_pp0_iter13_reg[5]),
        .O(\cal_tmp[11]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry__0_i_4 
       (.I0(\loop[10].remd_tmp_reg_n_0_[11][3] ),
        .I1(diff_reg_869_pp0_iter13_reg[4]),
        .O(\cal_tmp[11]_carry__0_i_4_n_0 ));
  CARRY4 \cal_tmp[11]_carry__1 
       (.CI(\cal_tmp[11]_carry__0_n_0 ),
        .CO({\cal_tmp[11]_carry__1_n_0 ,\cal_tmp[11]_carry__1_n_1 ,\cal_tmp[11]_carry__1_n_2 ,\cal_tmp[11]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[10].remd_tmp_reg_n_0_[11][10] ,\loop[10].remd_tmp_reg_n_0_[11][9] ,\loop[10].remd_tmp_reg_n_0_[11][8] ,\loop[10].remd_tmp_reg_n_0_[11][7] }),
        .O({\cal_tmp[11]_carry__1_n_4 ,\cal_tmp[11]_carry__1_n_5 ,\cal_tmp[11]_carry__1_n_6 ,\cal_tmp[11]_carry__1_n_7 }),
        .S({\cal_tmp[11]_carry__1_i_1_n_0 ,\cal_tmp[11]_carry__1_i_2_n_0 ,\cal_tmp[11]_carry__1_i_3_n_0 ,\cal_tmp[11]_carry__1_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__1_i_1 
       (.I0(\loop[10].remd_tmp_reg_n_0_[11][10] ),
        .O(\cal_tmp[11]_carry__1_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__1_i_2 
       (.I0(\loop[10].remd_tmp_reg_n_0_[11][9] ),
        .O(\cal_tmp[11]_carry__1_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__1_i_3 
       (.I0(\loop[10].remd_tmp_reg_n_0_[11][8] ),
        .O(\cal_tmp[11]_carry__1_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__1_i_4 
       (.I0(\loop[10].remd_tmp_reg_n_0_[11][7] ),
        .O(\cal_tmp[11]_carry__1_i_4_n_0 ));
  CARRY4 \cal_tmp[11]_carry__2 
       (.CI(\cal_tmp[11]_carry__1_n_0 ),
        .CO({\cal_tmp[11]_carry__2_n_0 ,\cal_tmp[11]_carry__2_n_1 ,\cal_tmp[11]_carry__2_n_2 ,\cal_tmp[11]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[10].remd_tmp_reg_n_0_[11][14] ,\loop[10].remd_tmp_reg_n_0_[11][13] ,\loop[10].remd_tmp_reg_n_0_[11][12] ,\loop[10].remd_tmp_reg_n_0_[11][11] }),
        .O({\cal_tmp[11]_carry__2_n_4 ,\cal_tmp[11]_carry__2_n_5 ,\cal_tmp[11]_carry__2_n_6 ,\cal_tmp[11]_carry__2_n_7 }),
        .S({\cal_tmp[11]_carry__2_i_1_n_0 ,\cal_tmp[11]_carry__2_i_2_n_0 ,\cal_tmp[11]_carry__2_i_3_n_0 ,\cal_tmp[11]_carry__2_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__2_i_1 
       (.I0(\loop[10].remd_tmp_reg_n_0_[11][14] ),
        .O(\cal_tmp[11]_carry__2_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__2_i_2 
       (.I0(\loop[10].remd_tmp_reg_n_0_[11][13] ),
        .O(\cal_tmp[11]_carry__2_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__2_i_3 
       (.I0(\loop[10].remd_tmp_reg_n_0_[11][12] ),
        .O(\cal_tmp[11]_carry__2_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__2_i_4 
       (.I0(\loop[10].remd_tmp_reg_n_0_[11][11] ),
        .O(\cal_tmp[11]_carry__2_i_4_n_0 ));
  CARRY4 \cal_tmp[11]_carry__3 
       (.CI(\cal_tmp[11]_carry__2_n_0 ),
        .CO({\cal_tmp[11]_carry__3_n_0 ,\NLW_cal_tmp[11]_carry__3_CO_UNCONNECTED [2],\cal_tmp[11]_carry__3_n_2 ,\cal_tmp[11]_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[10].remd_tmp_reg_n_0_[11][17] ,\loop[10].remd_tmp_reg_n_0_[11][16] ,\loop[10].remd_tmp_reg_n_0_[11][15] }),
        .O({\NLW_cal_tmp[11]_carry__3_O_UNCONNECTED [3],\cal_tmp[11]_carry__3_n_5 ,\cal_tmp[11]_carry__3_n_6 ,\cal_tmp[11]_carry__3_n_7 }),
        .S({1'b1,\cal_tmp[11]_carry__3_i_1_n_0 ,\cal_tmp[11]_carry__3_i_2_n_0 ,\cal_tmp[11]_carry__3_i_3_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__3_i_1 
       (.I0(\loop[10].remd_tmp_reg_n_0_[11][17] ),
        .O(\cal_tmp[11]_carry__3_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__3_i_2 
       (.I0(\loop[10].remd_tmp_reg_n_0_[11][16] ),
        .O(\cal_tmp[11]_carry__3_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__3_i_3 
       (.I0(\loop[10].remd_tmp_reg_n_0_[11][15] ),
        .O(\cal_tmp[11]_carry__3_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry_i_1 
       (.I0(\loop[10].remd_tmp_reg_n_0_[11][2] ),
        .I1(diff_reg_869_pp0_iter13_reg[3]),
        .O(\cal_tmp[11]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry_i_2 
       (.I0(\loop[10].remd_tmp_reg_n_0_[11][1] ),
        .I1(diff_reg_869_pp0_iter13_reg[2]),
        .O(\cal_tmp[11]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry_i_3 
       (.I0(\loop[10].remd_tmp_reg_n_0_[11][0] ),
        .I1(diff_reg_869_pp0_iter13_reg[1]),
        .O(\cal_tmp[11]_carry_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry_i_4 
       (.I0(diff_reg_869_pp0_iter13_reg[0]),
        .O(\cal_tmp[11]_carry_i_4_n_0 ));
  CARRY4 \cal_tmp[12]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[12]_carry_n_0 ,\cal_tmp[12]_carry_n_1 ,\cal_tmp[12]_carry_n_2 ,\cal_tmp[12]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[11].remd_tmp_reg_n_0_[12][2] ,\loop[11].remd_tmp_reg_n_0_[12][1] ,\loop[11].remd_tmp_reg_n_0_[12][0] ,1'b0}),
        .O({\cal_tmp[12]_carry_n_4 ,\cal_tmp[12]_carry_n_5 ,\cal_tmp[12]_carry_n_6 ,\cal_tmp[12]_carry_n_7 }),
        .S({\cal_tmp[12]_carry_i_1_n_0 ,\cal_tmp[12]_carry_i_2_n_0 ,\cal_tmp[12]_carry_i_3_n_0 ,\cal_tmp[12]_carry_i_4_n_0 }));
  CARRY4 \cal_tmp[12]_carry__0 
       (.CI(\cal_tmp[12]_carry_n_0 ),
        .CO({\cal_tmp[12]_carry__0_n_0 ,\cal_tmp[12]_carry__0_n_1 ,\cal_tmp[12]_carry__0_n_2 ,\cal_tmp[12]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[11].remd_tmp_reg_n_0_[12][6] ,\loop[11].remd_tmp_reg_n_0_[12][5] ,\loop[11].remd_tmp_reg_n_0_[12][4] ,\loop[11].remd_tmp_reg_n_0_[12][3] }),
        .O({\cal_tmp[12]_carry__0_n_4 ,\cal_tmp[12]_carry__0_n_5 ,\cal_tmp[12]_carry__0_n_6 ,\cal_tmp[12]_carry__0_n_7 }),
        .S({\cal_tmp[12]_carry__0_i_1_n_0 ,\cal_tmp[12]_carry__0_i_2_n_0 ,\cal_tmp[12]_carry__0_i_3_n_0 ,\cal_tmp[12]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry__0_i_1 
       (.I0(\loop[11].remd_tmp_reg_n_0_[12][6] ),
        .I1(diff_reg_869_pp0_iter14_reg[7]),
        .O(\cal_tmp[12]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry__0_i_2 
       (.I0(\loop[11].remd_tmp_reg_n_0_[12][5] ),
        .I1(diff_reg_869_pp0_iter14_reg[6]),
        .O(\cal_tmp[12]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry__0_i_3 
       (.I0(\loop[11].remd_tmp_reg_n_0_[12][4] ),
        .I1(diff_reg_869_pp0_iter14_reg[5]),
        .O(\cal_tmp[12]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry__0_i_4 
       (.I0(\loop[11].remd_tmp_reg_n_0_[12][3] ),
        .I1(diff_reg_869_pp0_iter14_reg[4]),
        .O(\cal_tmp[12]_carry__0_i_4_n_0 ));
  CARRY4 \cal_tmp[12]_carry__1 
       (.CI(\cal_tmp[12]_carry__0_n_0 ),
        .CO({\cal_tmp[12]_carry__1_n_0 ,\cal_tmp[12]_carry__1_n_1 ,\cal_tmp[12]_carry__1_n_2 ,\cal_tmp[12]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[11].remd_tmp_reg_n_0_[12][10] ,\loop[11].remd_tmp_reg_n_0_[12][9] ,\loop[11].remd_tmp_reg_n_0_[12][8] ,\loop[11].remd_tmp_reg_n_0_[12][7] }),
        .O({\cal_tmp[12]_carry__1_n_4 ,\cal_tmp[12]_carry__1_n_5 ,\cal_tmp[12]_carry__1_n_6 ,\cal_tmp[12]_carry__1_n_7 }),
        .S({\cal_tmp[12]_carry__1_i_1_n_0 ,\cal_tmp[12]_carry__1_i_2_n_0 ,\cal_tmp[12]_carry__1_i_3_n_0 ,\cal_tmp[12]_carry__1_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__1_i_1 
       (.I0(\loop[11].remd_tmp_reg_n_0_[12][10] ),
        .O(\cal_tmp[12]_carry__1_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__1_i_2 
       (.I0(\loop[11].remd_tmp_reg_n_0_[12][9] ),
        .O(\cal_tmp[12]_carry__1_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__1_i_3 
       (.I0(\loop[11].remd_tmp_reg_n_0_[12][8] ),
        .O(\cal_tmp[12]_carry__1_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__1_i_4 
       (.I0(\loop[11].remd_tmp_reg_n_0_[12][7] ),
        .O(\cal_tmp[12]_carry__1_i_4_n_0 ));
  CARRY4 \cal_tmp[12]_carry__2 
       (.CI(\cal_tmp[12]_carry__1_n_0 ),
        .CO({\cal_tmp[12]_carry__2_n_0 ,\cal_tmp[12]_carry__2_n_1 ,\cal_tmp[12]_carry__2_n_2 ,\cal_tmp[12]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[11].remd_tmp_reg_n_0_[12][14] ,\loop[11].remd_tmp_reg_n_0_[12][13] ,\loop[11].remd_tmp_reg_n_0_[12][12] ,\loop[11].remd_tmp_reg_n_0_[12][11] }),
        .O({\cal_tmp[12]_carry__2_n_4 ,\cal_tmp[12]_carry__2_n_5 ,\cal_tmp[12]_carry__2_n_6 ,\cal_tmp[12]_carry__2_n_7 }),
        .S({\cal_tmp[12]_carry__2_i_1_n_0 ,\cal_tmp[12]_carry__2_i_2_n_0 ,\cal_tmp[12]_carry__2_i_3_n_0 ,\cal_tmp[12]_carry__2_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__2_i_1 
       (.I0(\loop[11].remd_tmp_reg_n_0_[12][14] ),
        .O(\cal_tmp[12]_carry__2_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__2_i_2 
       (.I0(\loop[11].remd_tmp_reg_n_0_[12][13] ),
        .O(\cal_tmp[12]_carry__2_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__2_i_3 
       (.I0(\loop[11].remd_tmp_reg_n_0_[12][12] ),
        .O(\cal_tmp[12]_carry__2_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__2_i_4 
       (.I0(\loop[11].remd_tmp_reg_n_0_[12][11] ),
        .O(\cal_tmp[12]_carry__2_i_4_n_0 ));
  CARRY4 \cal_tmp[12]_carry__3 
       (.CI(\cal_tmp[12]_carry__2_n_0 ),
        .CO({\cal_tmp[12]_carry__3_n_0 ,\cal_tmp[12]_carry__3_n_1 ,\cal_tmp[12]_carry__3_n_2 ,\cal_tmp[12]_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[11].remd_tmp_reg_n_0_[12][18] ,\loop[11].remd_tmp_reg_n_0_[12][17] ,\loop[11].remd_tmp_reg_n_0_[12][16] ,\loop[11].remd_tmp_reg_n_0_[12][15] }),
        .O({\NLW_cal_tmp[12]_carry__3_O_UNCONNECTED [3],\cal_tmp[12]_carry__3_n_5 ,\cal_tmp[12]_carry__3_n_6 ,\cal_tmp[12]_carry__3_n_7 }),
        .S({\cal_tmp[12]_carry__3_i_1_n_0 ,\cal_tmp[12]_carry__3_i_2_n_0 ,\cal_tmp[12]_carry__3_i_3_n_0 ,\cal_tmp[12]_carry__3_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__3_i_1 
       (.I0(\loop[11].remd_tmp_reg_n_0_[12][18] ),
        .O(\cal_tmp[12]_carry__3_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__3_i_2 
       (.I0(\loop[11].remd_tmp_reg_n_0_[12][17] ),
        .O(\cal_tmp[12]_carry__3_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__3_i_3 
       (.I0(\loop[11].remd_tmp_reg_n_0_[12][16] ),
        .O(\cal_tmp[12]_carry__3_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__3_i_4 
       (.I0(\loop[11].remd_tmp_reg_n_0_[12][15] ),
        .O(\cal_tmp[12]_carry__3_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry_i_1 
       (.I0(\loop[11].remd_tmp_reg_n_0_[12][2] ),
        .I1(diff_reg_869_pp0_iter14_reg[3]),
        .O(\cal_tmp[12]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry_i_2 
       (.I0(\loop[11].remd_tmp_reg_n_0_[12][1] ),
        .I1(diff_reg_869_pp0_iter14_reg[2]),
        .O(\cal_tmp[12]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry_i_3 
       (.I0(\loop[11].remd_tmp_reg_n_0_[12][0] ),
        .I1(diff_reg_869_pp0_iter14_reg[1]),
        .O(\cal_tmp[12]_carry_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry_i_4 
       (.I0(diff_reg_869_pp0_iter14_reg[0]),
        .O(\cal_tmp[12]_carry_i_4_n_0 ));
  CARRY4 \cal_tmp[13]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[13]_carry_n_0 ,\cal_tmp[13]_carry_n_1 ,\cal_tmp[13]_carry_n_2 ,\cal_tmp[13]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[12].remd_tmp_reg_n_0_[13][2] ,\loop[12].remd_tmp_reg_n_0_[13][1] ,\loop[12].remd_tmp_reg_n_0_[13][0] ,1'b0}),
        .O({\cal_tmp[13]_carry_n_4 ,\cal_tmp[13]_carry_n_5 ,\cal_tmp[13]_carry_n_6 ,\cal_tmp[13]_carry_n_7 }),
        .S({\cal_tmp[13]_carry_i_1_n_0 ,\cal_tmp[13]_carry_i_2_n_0 ,\cal_tmp[13]_carry_i_3_n_0 ,\cal_tmp[13]_carry_i_4_n_0 }));
  CARRY4 \cal_tmp[13]_carry__0 
       (.CI(\cal_tmp[13]_carry_n_0 ),
        .CO({\cal_tmp[13]_carry__0_n_0 ,\cal_tmp[13]_carry__0_n_1 ,\cal_tmp[13]_carry__0_n_2 ,\cal_tmp[13]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[12].remd_tmp_reg_n_0_[13][6] ,\loop[12].remd_tmp_reg_n_0_[13][5] ,\loop[12].remd_tmp_reg_n_0_[13][4] ,\loop[12].remd_tmp_reg_n_0_[13][3] }),
        .O({\cal_tmp[13]_carry__0_n_4 ,\cal_tmp[13]_carry__0_n_5 ,\cal_tmp[13]_carry__0_n_6 ,\cal_tmp[13]_carry__0_n_7 }),
        .S({\cal_tmp[13]_carry__0_i_1_n_0 ,\cal_tmp[13]_carry__0_i_2_n_0 ,\cal_tmp[13]_carry__0_i_3_n_0 ,\cal_tmp[13]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry__0_i_1 
       (.I0(\loop[12].remd_tmp_reg_n_0_[13][6] ),
        .I1(diff_reg_869_pp0_iter15_reg[7]),
        .O(\cal_tmp[13]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry__0_i_2 
       (.I0(\loop[12].remd_tmp_reg_n_0_[13][5] ),
        .I1(diff_reg_869_pp0_iter15_reg[6]),
        .O(\cal_tmp[13]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry__0_i_3 
       (.I0(\loop[12].remd_tmp_reg_n_0_[13][4] ),
        .I1(diff_reg_869_pp0_iter15_reg[5]),
        .O(\cal_tmp[13]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry__0_i_4 
       (.I0(\loop[12].remd_tmp_reg_n_0_[13][3] ),
        .I1(diff_reg_869_pp0_iter15_reg[4]),
        .O(\cal_tmp[13]_carry__0_i_4_n_0 ));
  CARRY4 \cal_tmp[13]_carry__1 
       (.CI(\cal_tmp[13]_carry__0_n_0 ),
        .CO({\cal_tmp[13]_carry__1_n_0 ,\cal_tmp[13]_carry__1_n_1 ,\cal_tmp[13]_carry__1_n_2 ,\cal_tmp[13]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[12].remd_tmp_reg_n_0_[13][10] ,\loop[12].remd_tmp_reg_n_0_[13][9] ,\loop[12].remd_tmp_reg_n_0_[13][8] ,\loop[12].remd_tmp_reg_n_0_[13][7] }),
        .O({\cal_tmp[13]_carry__1_n_4 ,\cal_tmp[13]_carry__1_n_5 ,\cal_tmp[13]_carry__1_n_6 ,\cal_tmp[13]_carry__1_n_7 }),
        .S({\cal_tmp[13]_carry__1_i_1_n_0 ,\cal_tmp[13]_carry__1_i_2_n_0 ,\cal_tmp[13]_carry__1_i_3_n_0 ,\cal_tmp[13]_carry__1_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__1_i_1 
       (.I0(\loop[12].remd_tmp_reg_n_0_[13][10] ),
        .O(\cal_tmp[13]_carry__1_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__1_i_2 
       (.I0(\loop[12].remd_tmp_reg_n_0_[13][9] ),
        .O(\cal_tmp[13]_carry__1_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__1_i_3 
       (.I0(\loop[12].remd_tmp_reg_n_0_[13][8] ),
        .O(\cal_tmp[13]_carry__1_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__1_i_4 
       (.I0(\loop[12].remd_tmp_reg_n_0_[13][7] ),
        .O(\cal_tmp[13]_carry__1_i_4_n_0 ));
  CARRY4 \cal_tmp[13]_carry__2 
       (.CI(\cal_tmp[13]_carry__1_n_0 ),
        .CO({\cal_tmp[13]_carry__2_n_0 ,\cal_tmp[13]_carry__2_n_1 ,\cal_tmp[13]_carry__2_n_2 ,\cal_tmp[13]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[12].remd_tmp_reg_n_0_[13][14] ,\loop[12].remd_tmp_reg_n_0_[13][13] ,\loop[12].remd_tmp_reg_n_0_[13][12] ,\loop[12].remd_tmp_reg_n_0_[13][11] }),
        .O({\cal_tmp[13]_carry__2_n_4 ,\cal_tmp[13]_carry__2_n_5 ,\cal_tmp[13]_carry__2_n_6 ,\cal_tmp[13]_carry__2_n_7 }),
        .S({\cal_tmp[13]_carry__2_i_1_n_0 ,\cal_tmp[13]_carry__2_i_2_n_0 ,\cal_tmp[13]_carry__2_i_3_n_0 ,\cal_tmp[13]_carry__2_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__2_i_1 
       (.I0(\loop[12].remd_tmp_reg_n_0_[13][14] ),
        .O(\cal_tmp[13]_carry__2_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__2_i_2 
       (.I0(\loop[12].remd_tmp_reg_n_0_[13][13] ),
        .O(\cal_tmp[13]_carry__2_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__2_i_3 
       (.I0(\loop[12].remd_tmp_reg_n_0_[13][12] ),
        .O(\cal_tmp[13]_carry__2_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__2_i_4 
       (.I0(\loop[12].remd_tmp_reg_n_0_[13][11] ),
        .O(\cal_tmp[13]_carry__2_i_4_n_0 ));
  CARRY4 \cal_tmp[13]_carry__3 
       (.CI(\cal_tmp[13]_carry__2_n_0 ),
        .CO({\cal_tmp[13]_carry__3_n_0 ,\cal_tmp[13]_carry__3_n_1 ,\cal_tmp[13]_carry__3_n_2 ,\cal_tmp[13]_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[12].remd_tmp_reg_n_0_[13][18] ,\loop[12].remd_tmp_reg_n_0_[13][17] ,\loop[12].remd_tmp_reg_n_0_[13][16] ,\loop[12].remd_tmp_reg_n_0_[13][15] }),
        .O({\NLW_cal_tmp[13]_carry__3_O_UNCONNECTED [3],\cal_tmp[13]_carry__3_n_5 ,\cal_tmp[13]_carry__3_n_6 ,\cal_tmp[13]_carry__3_n_7 }),
        .S({\cal_tmp[13]_carry__3_i_1_n_0 ,\cal_tmp[13]_carry__3_i_2_n_0 ,\cal_tmp[13]_carry__3_i_3_n_0 ,\cal_tmp[13]_carry__3_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__3_i_1 
       (.I0(\loop[12].remd_tmp_reg_n_0_[13][18] ),
        .O(\cal_tmp[13]_carry__3_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__3_i_2 
       (.I0(\loop[12].remd_tmp_reg_n_0_[13][17] ),
        .O(\cal_tmp[13]_carry__3_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__3_i_3 
       (.I0(\loop[12].remd_tmp_reg_n_0_[13][16] ),
        .O(\cal_tmp[13]_carry__3_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__3_i_4 
       (.I0(\loop[12].remd_tmp_reg_n_0_[13][15] ),
        .O(\cal_tmp[13]_carry__3_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry_i_1 
       (.I0(\loop[12].remd_tmp_reg_n_0_[13][2] ),
        .I1(diff_reg_869_pp0_iter15_reg[3]),
        .O(\cal_tmp[13]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry_i_2 
       (.I0(\loop[12].remd_tmp_reg_n_0_[13][1] ),
        .I1(diff_reg_869_pp0_iter15_reg[2]),
        .O(\cal_tmp[13]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry_i_3 
       (.I0(\loop[12].remd_tmp_reg_n_0_[13][0] ),
        .I1(diff_reg_869_pp0_iter15_reg[1]),
        .O(\cal_tmp[13]_carry_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry_i_4 
       (.I0(diff_reg_869_pp0_iter15_reg[0]),
        .O(\cal_tmp[13]_carry_i_4_n_0 ));
  CARRY4 \cal_tmp[14]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[14]_carry_n_0 ,\cal_tmp[14]_carry_n_1 ,\cal_tmp[14]_carry_n_2 ,\cal_tmp[14]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[13].remd_tmp_reg_n_0_[14][2] ,\loop[13].remd_tmp_reg_n_0_[14][1] ,\loop[13].remd_tmp_reg_n_0_[14][0] ,1'b0}),
        .O({\cal_tmp[14]_carry_n_4 ,\cal_tmp[14]_carry_n_5 ,\cal_tmp[14]_carry_n_6 ,\cal_tmp[14]_carry_n_7 }),
        .S({\cal_tmp[14]_carry_i_1_n_0 ,\cal_tmp[14]_carry_i_2_n_0 ,\cal_tmp[14]_carry_i_3_n_0 ,\cal_tmp[14]_carry_i_4_n_0 }));
  CARRY4 \cal_tmp[14]_carry__0 
       (.CI(\cal_tmp[14]_carry_n_0 ),
        .CO({\cal_tmp[14]_carry__0_n_0 ,\cal_tmp[14]_carry__0_n_1 ,\cal_tmp[14]_carry__0_n_2 ,\cal_tmp[14]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[13].remd_tmp_reg_n_0_[14][6] ,\loop[13].remd_tmp_reg_n_0_[14][5] ,\loop[13].remd_tmp_reg_n_0_[14][4] ,\loop[13].remd_tmp_reg_n_0_[14][3] }),
        .O({\cal_tmp[14]_carry__0_n_4 ,\cal_tmp[14]_carry__0_n_5 ,\cal_tmp[14]_carry__0_n_6 ,\cal_tmp[14]_carry__0_n_7 }),
        .S({\cal_tmp[14]_carry__0_i_1_n_0 ,\cal_tmp[14]_carry__0_i_2_n_0 ,\cal_tmp[14]_carry__0_i_3_n_0 ,\cal_tmp[14]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry__0_i_1 
       (.I0(\loop[13].remd_tmp_reg_n_0_[14][6] ),
        .I1(diff_reg_869_pp0_iter16_reg[7]),
        .O(\cal_tmp[14]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry__0_i_2 
       (.I0(\loop[13].remd_tmp_reg_n_0_[14][5] ),
        .I1(diff_reg_869_pp0_iter16_reg[6]),
        .O(\cal_tmp[14]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry__0_i_3 
       (.I0(\loop[13].remd_tmp_reg_n_0_[14][4] ),
        .I1(diff_reg_869_pp0_iter16_reg[5]),
        .O(\cal_tmp[14]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry__0_i_4 
       (.I0(\loop[13].remd_tmp_reg_n_0_[14][3] ),
        .I1(diff_reg_869_pp0_iter16_reg[4]),
        .O(\cal_tmp[14]_carry__0_i_4_n_0 ));
  CARRY4 \cal_tmp[14]_carry__1 
       (.CI(\cal_tmp[14]_carry__0_n_0 ),
        .CO({\cal_tmp[14]_carry__1_n_0 ,\cal_tmp[14]_carry__1_n_1 ,\cal_tmp[14]_carry__1_n_2 ,\cal_tmp[14]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[13].remd_tmp_reg_n_0_[14][10] ,\loop[13].remd_tmp_reg_n_0_[14][9] ,\loop[13].remd_tmp_reg_n_0_[14][8] ,\loop[13].remd_tmp_reg_n_0_[14][7] }),
        .O({\cal_tmp[14]_carry__1_n_4 ,\cal_tmp[14]_carry__1_n_5 ,\cal_tmp[14]_carry__1_n_6 ,\cal_tmp[14]_carry__1_n_7 }),
        .S({\cal_tmp[14]_carry__1_i_1_n_0 ,\cal_tmp[14]_carry__1_i_2_n_0 ,\cal_tmp[14]_carry__1_i_3_n_0 ,\cal_tmp[14]_carry__1_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__1_i_1 
       (.I0(\loop[13].remd_tmp_reg_n_0_[14][10] ),
        .O(\cal_tmp[14]_carry__1_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__1_i_2 
       (.I0(\loop[13].remd_tmp_reg_n_0_[14][9] ),
        .O(\cal_tmp[14]_carry__1_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__1_i_3 
       (.I0(\loop[13].remd_tmp_reg_n_0_[14][8] ),
        .O(\cal_tmp[14]_carry__1_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__1_i_4 
       (.I0(\loop[13].remd_tmp_reg_n_0_[14][7] ),
        .O(\cal_tmp[14]_carry__1_i_4_n_0 ));
  CARRY4 \cal_tmp[14]_carry__2 
       (.CI(\cal_tmp[14]_carry__1_n_0 ),
        .CO({\cal_tmp[14]_carry__2_n_0 ,\cal_tmp[14]_carry__2_n_1 ,\cal_tmp[14]_carry__2_n_2 ,\cal_tmp[14]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[13].remd_tmp_reg_n_0_[14][14] ,\loop[13].remd_tmp_reg_n_0_[14][13] ,\loop[13].remd_tmp_reg_n_0_[14][12] ,\loop[13].remd_tmp_reg_n_0_[14][11] }),
        .O({\cal_tmp[14]_carry__2_n_4 ,\cal_tmp[14]_carry__2_n_5 ,\cal_tmp[14]_carry__2_n_6 ,\cal_tmp[14]_carry__2_n_7 }),
        .S({\cal_tmp[14]_carry__2_i_1_n_0 ,\cal_tmp[14]_carry__2_i_2_n_0 ,\cal_tmp[14]_carry__2_i_3_n_0 ,\cal_tmp[14]_carry__2_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__2_i_1 
       (.I0(\loop[13].remd_tmp_reg_n_0_[14][14] ),
        .O(\cal_tmp[14]_carry__2_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__2_i_2 
       (.I0(\loop[13].remd_tmp_reg_n_0_[14][13] ),
        .O(\cal_tmp[14]_carry__2_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__2_i_3 
       (.I0(\loop[13].remd_tmp_reg_n_0_[14][12] ),
        .O(\cal_tmp[14]_carry__2_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__2_i_4 
       (.I0(\loop[13].remd_tmp_reg_n_0_[14][11] ),
        .O(\cal_tmp[14]_carry__2_i_4_n_0 ));
  CARRY4 \cal_tmp[14]_carry__3 
       (.CI(\cal_tmp[14]_carry__2_n_0 ),
        .CO({\cal_tmp[14]_carry__3_n_0 ,\cal_tmp[14]_carry__3_n_1 ,\cal_tmp[14]_carry__3_n_2 ,\cal_tmp[14]_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[13].remd_tmp_reg_n_0_[14][18] ,\loop[13].remd_tmp_reg_n_0_[14][17] ,\loop[13].remd_tmp_reg_n_0_[14][16] ,\loop[13].remd_tmp_reg_n_0_[14][15] }),
        .O({\NLW_cal_tmp[14]_carry__3_O_UNCONNECTED [3],\cal_tmp[14]_carry__3_n_5 ,\cal_tmp[14]_carry__3_n_6 ,\cal_tmp[14]_carry__3_n_7 }),
        .S({\cal_tmp[14]_carry__3_i_1_n_0 ,\cal_tmp[14]_carry__3_i_2_n_0 ,\cal_tmp[14]_carry__3_i_3_n_0 ,\cal_tmp[14]_carry__3_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__3_i_1 
       (.I0(\loop[13].remd_tmp_reg_n_0_[14][18] ),
        .O(\cal_tmp[14]_carry__3_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__3_i_2 
       (.I0(\loop[13].remd_tmp_reg_n_0_[14][17] ),
        .O(\cal_tmp[14]_carry__3_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__3_i_3 
       (.I0(\loop[13].remd_tmp_reg_n_0_[14][16] ),
        .O(\cal_tmp[14]_carry__3_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__3_i_4 
       (.I0(\loop[13].remd_tmp_reg_n_0_[14][15] ),
        .O(\cal_tmp[14]_carry__3_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry_i_1 
       (.I0(\loop[13].remd_tmp_reg_n_0_[14][2] ),
        .I1(diff_reg_869_pp0_iter16_reg[3]),
        .O(\cal_tmp[14]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry_i_2 
       (.I0(\loop[13].remd_tmp_reg_n_0_[14][1] ),
        .I1(diff_reg_869_pp0_iter16_reg[2]),
        .O(\cal_tmp[14]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry_i_3 
       (.I0(\loop[13].remd_tmp_reg_n_0_[14][0] ),
        .I1(diff_reg_869_pp0_iter16_reg[1]),
        .O(\cal_tmp[14]_carry_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry_i_4 
       (.I0(diff_reg_869_pp0_iter16_reg[0]),
        .O(\cal_tmp[14]_carry_i_4_n_0 ));
  CARRY4 \cal_tmp[15]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[15]_carry_n_0 ,\cal_tmp[15]_carry_n_1 ,\cal_tmp[15]_carry_n_2 ,\cal_tmp[15]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[14].remd_tmp_reg_n_0_[15][2] ,\loop[14].remd_tmp_reg_n_0_[15][1] ,\loop[14].remd_tmp_reg_n_0_[15][0] ,1'b0}),
        .O({\cal_tmp[15]_carry_n_4 ,\cal_tmp[15]_carry_n_5 ,\cal_tmp[15]_carry_n_6 ,\cal_tmp[15]_carry_n_7 }),
        .S({\cal_tmp[15]_carry_i_1_n_0 ,\cal_tmp[15]_carry_i_2_n_0 ,\cal_tmp[15]_carry_i_3_n_0 ,\cal_tmp[15]_carry_i_4_n_0 }));
  CARRY4 \cal_tmp[15]_carry__0 
       (.CI(\cal_tmp[15]_carry_n_0 ),
        .CO({\cal_tmp[15]_carry__0_n_0 ,\cal_tmp[15]_carry__0_n_1 ,\cal_tmp[15]_carry__0_n_2 ,\cal_tmp[15]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[14].remd_tmp_reg_n_0_[15][6] ,\loop[14].remd_tmp_reg_n_0_[15][5] ,\loop[14].remd_tmp_reg_n_0_[15][4] ,\loop[14].remd_tmp_reg_n_0_[15][3] }),
        .O({\cal_tmp[15]_carry__0_n_4 ,\cal_tmp[15]_carry__0_n_5 ,\cal_tmp[15]_carry__0_n_6 ,\cal_tmp[15]_carry__0_n_7 }),
        .S({\cal_tmp[15]_carry__0_i_1_n_0 ,\cal_tmp[15]_carry__0_i_2_n_0 ,\cal_tmp[15]_carry__0_i_3_n_0 ,\cal_tmp[15]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry__0_i_1 
       (.I0(\loop[14].remd_tmp_reg_n_0_[15][6] ),
        .I1(diff_reg_869_pp0_iter17_reg[7]),
        .O(\cal_tmp[15]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry__0_i_2 
       (.I0(\loop[14].remd_tmp_reg_n_0_[15][5] ),
        .I1(diff_reg_869_pp0_iter17_reg[6]),
        .O(\cal_tmp[15]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry__0_i_3 
       (.I0(\loop[14].remd_tmp_reg_n_0_[15][4] ),
        .I1(diff_reg_869_pp0_iter17_reg[5]),
        .O(\cal_tmp[15]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry__0_i_4 
       (.I0(\loop[14].remd_tmp_reg_n_0_[15][3] ),
        .I1(diff_reg_869_pp0_iter17_reg[4]),
        .O(\cal_tmp[15]_carry__0_i_4_n_0 ));
  CARRY4 \cal_tmp[15]_carry__1 
       (.CI(\cal_tmp[15]_carry__0_n_0 ),
        .CO({\cal_tmp[15]_carry__1_n_0 ,\cal_tmp[15]_carry__1_n_1 ,\cal_tmp[15]_carry__1_n_2 ,\cal_tmp[15]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[14].remd_tmp_reg_n_0_[15][10] ,\loop[14].remd_tmp_reg_n_0_[15][9] ,\loop[14].remd_tmp_reg_n_0_[15][8] ,\loop[14].remd_tmp_reg_n_0_[15][7] }),
        .O({\cal_tmp[15]_carry__1_n_4 ,\cal_tmp[15]_carry__1_n_5 ,\cal_tmp[15]_carry__1_n_6 ,\cal_tmp[15]_carry__1_n_7 }),
        .S({\cal_tmp[15]_carry__1_i_1_n_0 ,\cal_tmp[15]_carry__1_i_2_n_0 ,\cal_tmp[15]_carry__1_i_3_n_0 ,\cal_tmp[15]_carry__1_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__1_i_1 
       (.I0(\loop[14].remd_tmp_reg_n_0_[15][10] ),
        .O(\cal_tmp[15]_carry__1_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__1_i_2 
       (.I0(\loop[14].remd_tmp_reg_n_0_[15][9] ),
        .O(\cal_tmp[15]_carry__1_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__1_i_3 
       (.I0(\loop[14].remd_tmp_reg_n_0_[15][8] ),
        .O(\cal_tmp[15]_carry__1_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__1_i_4 
       (.I0(\loop[14].remd_tmp_reg_n_0_[15][7] ),
        .O(\cal_tmp[15]_carry__1_i_4_n_0 ));
  CARRY4 \cal_tmp[15]_carry__2 
       (.CI(\cal_tmp[15]_carry__1_n_0 ),
        .CO({\cal_tmp[15]_carry__2_n_0 ,\cal_tmp[15]_carry__2_n_1 ,\cal_tmp[15]_carry__2_n_2 ,\cal_tmp[15]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[14].remd_tmp_reg_n_0_[15][14] ,\loop[14].remd_tmp_reg_n_0_[15][13] ,\loop[14].remd_tmp_reg_n_0_[15][12] ,\loop[14].remd_tmp_reg_n_0_[15][11] }),
        .O({\cal_tmp[15]_carry__2_n_4 ,\cal_tmp[15]_carry__2_n_5 ,\cal_tmp[15]_carry__2_n_6 ,\cal_tmp[15]_carry__2_n_7 }),
        .S({\cal_tmp[15]_carry__2_i_1_n_0 ,\cal_tmp[15]_carry__2_i_2_n_0 ,\cal_tmp[15]_carry__2_i_3_n_0 ,\cal_tmp[15]_carry__2_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__2_i_1 
       (.I0(\loop[14].remd_tmp_reg_n_0_[15][14] ),
        .O(\cal_tmp[15]_carry__2_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__2_i_2 
       (.I0(\loop[14].remd_tmp_reg_n_0_[15][13] ),
        .O(\cal_tmp[15]_carry__2_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__2_i_3 
       (.I0(\loop[14].remd_tmp_reg_n_0_[15][12] ),
        .O(\cal_tmp[15]_carry__2_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__2_i_4 
       (.I0(\loop[14].remd_tmp_reg_n_0_[15][11] ),
        .O(\cal_tmp[15]_carry__2_i_4_n_0 ));
  CARRY4 \cal_tmp[15]_carry__3 
       (.CI(\cal_tmp[15]_carry__2_n_0 ),
        .CO({\cal_tmp[15]_carry__3_n_0 ,\cal_tmp[15]_carry__3_n_1 ,\cal_tmp[15]_carry__3_n_2 ,\cal_tmp[15]_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[14].remd_tmp_reg_n_0_[15][18] ,\loop[14].remd_tmp_reg_n_0_[15][17] ,\loop[14].remd_tmp_reg_n_0_[15][16] ,\loop[14].remd_tmp_reg_n_0_[15][15] }),
        .O({\NLW_cal_tmp[15]_carry__3_O_UNCONNECTED [3],\cal_tmp[15]_carry__3_n_5 ,\cal_tmp[15]_carry__3_n_6 ,\cal_tmp[15]_carry__3_n_7 }),
        .S({\cal_tmp[15]_carry__3_i_1_n_0 ,\cal_tmp[15]_carry__3_i_2_n_0 ,\cal_tmp[15]_carry__3_i_3_n_0 ,\cal_tmp[15]_carry__3_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__3_i_1 
       (.I0(\loop[14].remd_tmp_reg_n_0_[15][18] ),
        .O(\cal_tmp[15]_carry__3_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__3_i_2 
       (.I0(\loop[14].remd_tmp_reg_n_0_[15][17] ),
        .O(\cal_tmp[15]_carry__3_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__3_i_3 
       (.I0(\loop[14].remd_tmp_reg_n_0_[15][16] ),
        .O(\cal_tmp[15]_carry__3_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__3_i_4 
       (.I0(\loop[14].remd_tmp_reg_n_0_[15][15] ),
        .O(\cal_tmp[15]_carry__3_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry_i_1 
       (.I0(\loop[14].remd_tmp_reg_n_0_[15][2] ),
        .I1(diff_reg_869_pp0_iter17_reg[3]),
        .O(\cal_tmp[15]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry_i_2 
       (.I0(\loop[14].remd_tmp_reg_n_0_[15][1] ),
        .I1(diff_reg_869_pp0_iter17_reg[2]),
        .O(\cal_tmp[15]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry_i_3 
       (.I0(\loop[14].remd_tmp_reg_n_0_[15][0] ),
        .I1(diff_reg_869_pp0_iter17_reg[1]),
        .O(\cal_tmp[15]_carry_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry_i_4 
       (.I0(diff_reg_869_pp0_iter17_reg[0]),
        .O(\cal_tmp[15]_carry_i_4_n_0 ));
  CARRY4 \cal_tmp[16]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[16]_carry_n_0 ,\cal_tmp[16]_carry_n_1 ,\cal_tmp[16]_carry_n_2 ,\cal_tmp[16]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[15].remd_tmp_reg_n_0_[16][2] ,\loop[15].remd_tmp_reg_n_0_[16][1] ,\loop[15].remd_tmp_reg_n_0_[16][0] ,1'b0}),
        .O({\cal_tmp[16]_carry_n_4 ,\cal_tmp[16]_carry_n_5 ,\cal_tmp[16]_carry_n_6 ,\cal_tmp[16]_carry_n_7 }),
        .S({\cal_tmp[16]_carry_i_1_n_0 ,\cal_tmp[16]_carry_i_2_n_0 ,\cal_tmp[16]_carry_i_3_n_0 ,\cal_tmp[16]_carry_i_4_n_0 }));
  CARRY4 \cal_tmp[16]_carry__0 
       (.CI(\cal_tmp[16]_carry_n_0 ),
        .CO({\cal_tmp[16]_carry__0_n_0 ,\cal_tmp[16]_carry__0_n_1 ,\cal_tmp[16]_carry__0_n_2 ,\cal_tmp[16]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[15].remd_tmp_reg_n_0_[16][6] ,\loop[15].remd_tmp_reg_n_0_[16][5] ,\loop[15].remd_tmp_reg_n_0_[16][4] ,\loop[15].remd_tmp_reg_n_0_[16][3] }),
        .O({\cal_tmp[16]_carry__0_n_4 ,\cal_tmp[16]_carry__0_n_5 ,\cal_tmp[16]_carry__0_n_6 ,\cal_tmp[16]_carry__0_n_7 }),
        .S({\cal_tmp[16]_carry__0_i_1_n_0 ,\cal_tmp[16]_carry__0_i_2_n_0 ,\cal_tmp[16]_carry__0_i_3_n_0 ,\cal_tmp[16]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry__0_i_1 
       (.I0(\loop[15].remd_tmp_reg_n_0_[16][6] ),
        .I1(diff_reg_869_pp0_iter18_reg[7]),
        .O(\cal_tmp[16]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry__0_i_2 
       (.I0(\loop[15].remd_tmp_reg_n_0_[16][5] ),
        .I1(diff_reg_869_pp0_iter18_reg[6]),
        .O(\cal_tmp[16]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry__0_i_3 
       (.I0(\loop[15].remd_tmp_reg_n_0_[16][4] ),
        .I1(diff_reg_869_pp0_iter18_reg[5]),
        .O(\cal_tmp[16]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry__0_i_4 
       (.I0(\loop[15].remd_tmp_reg_n_0_[16][3] ),
        .I1(diff_reg_869_pp0_iter18_reg[4]),
        .O(\cal_tmp[16]_carry__0_i_4_n_0 ));
  CARRY4 \cal_tmp[16]_carry__1 
       (.CI(\cal_tmp[16]_carry__0_n_0 ),
        .CO({\cal_tmp[16]_carry__1_n_0 ,\cal_tmp[16]_carry__1_n_1 ,\cal_tmp[16]_carry__1_n_2 ,\cal_tmp[16]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[15].remd_tmp_reg_n_0_[16][10] ,\loop[15].remd_tmp_reg_n_0_[16][9] ,\loop[15].remd_tmp_reg_n_0_[16][8] ,\loop[15].remd_tmp_reg_n_0_[16][7] }),
        .O({\cal_tmp[16]_carry__1_n_4 ,\cal_tmp[16]_carry__1_n_5 ,\cal_tmp[16]_carry__1_n_6 ,\cal_tmp[16]_carry__1_n_7 }),
        .S({\cal_tmp[16]_carry__1_i_1_n_0 ,\cal_tmp[16]_carry__1_i_2_n_0 ,\cal_tmp[16]_carry__1_i_3_n_0 ,\cal_tmp[16]_carry__1_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__1_i_1 
       (.I0(\loop[15].remd_tmp_reg_n_0_[16][10] ),
        .O(\cal_tmp[16]_carry__1_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__1_i_2 
       (.I0(\loop[15].remd_tmp_reg_n_0_[16][9] ),
        .O(\cal_tmp[16]_carry__1_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__1_i_3 
       (.I0(\loop[15].remd_tmp_reg_n_0_[16][8] ),
        .O(\cal_tmp[16]_carry__1_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__1_i_4 
       (.I0(\loop[15].remd_tmp_reg_n_0_[16][7] ),
        .O(\cal_tmp[16]_carry__1_i_4_n_0 ));
  CARRY4 \cal_tmp[16]_carry__2 
       (.CI(\cal_tmp[16]_carry__1_n_0 ),
        .CO({\cal_tmp[16]_carry__2_n_0 ,\cal_tmp[16]_carry__2_n_1 ,\cal_tmp[16]_carry__2_n_2 ,\cal_tmp[16]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[15].remd_tmp_reg_n_0_[16][14] ,\loop[15].remd_tmp_reg_n_0_[16][13] ,\loop[15].remd_tmp_reg_n_0_[16][12] ,\loop[15].remd_tmp_reg_n_0_[16][11] }),
        .O({\cal_tmp[16]_carry__2_n_4 ,\cal_tmp[16]_carry__2_n_5 ,\cal_tmp[16]_carry__2_n_6 ,\cal_tmp[16]_carry__2_n_7 }),
        .S({\cal_tmp[16]_carry__2_i_1_n_0 ,\cal_tmp[16]_carry__2_i_2_n_0 ,\cal_tmp[16]_carry__2_i_3_n_0 ,\cal_tmp[16]_carry__2_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__2_i_1 
       (.I0(\loop[15].remd_tmp_reg_n_0_[16][14] ),
        .O(\cal_tmp[16]_carry__2_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__2_i_2 
       (.I0(\loop[15].remd_tmp_reg_n_0_[16][13] ),
        .O(\cal_tmp[16]_carry__2_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__2_i_3 
       (.I0(\loop[15].remd_tmp_reg_n_0_[16][12] ),
        .O(\cal_tmp[16]_carry__2_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__2_i_4 
       (.I0(\loop[15].remd_tmp_reg_n_0_[16][11] ),
        .O(\cal_tmp[16]_carry__2_i_4_n_0 ));
  CARRY4 \cal_tmp[16]_carry__3 
       (.CI(\cal_tmp[16]_carry__2_n_0 ),
        .CO({\cal_tmp[16]_carry__3_n_0 ,\cal_tmp[16]_carry__3_n_1 ,\cal_tmp[16]_carry__3_n_2 ,\cal_tmp[16]_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[15].remd_tmp_reg_n_0_[16][18] ,\loop[15].remd_tmp_reg_n_0_[16][17] ,\loop[15].remd_tmp_reg_n_0_[16][16] ,\loop[15].remd_tmp_reg_n_0_[16][15] }),
        .O({\NLW_cal_tmp[16]_carry__3_O_UNCONNECTED [3],\cal_tmp[16]_carry__3_n_5 ,\cal_tmp[16]_carry__3_n_6 ,\cal_tmp[16]_carry__3_n_7 }),
        .S({\cal_tmp[16]_carry__3_i_1_n_0 ,\cal_tmp[16]_carry__3_i_2_n_0 ,\cal_tmp[16]_carry__3_i_3_n_0 ,\cal_tmp[16]_carry__3_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__3_i_1 
       (.I0(\loop[15].remd_tmp_reg_n_0_[16][18] ),
        .O(\cal_tmp[16]_carry__3_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__3_i_2 
       (.I0(\loop[15].remd_tmp_reg_n_0_[16][17] ),
        .O(\cal_tmp[16]_carry__3_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__3_i_3 
       (.I0(\loop[15].remd_tmp_reg_n_0_[16][16] ),
        .O(\cal_tmp[16]_carry__3_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__3_i_4 
       (.I0(\loop[15].remd_tmp_reg_n_0_[16][15] ),
        .O(\cal_tmp[16]_carry__3_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry_i_1 
       (.I0(\loop[15].remd_tmp_reg_n_0_[16][2] ),
        .I1(diff_reg_869_pp0_iter18_reg[3]),
        .O(\cal_tmp[16]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry_i_2 
       (.I0(\loop[15].remd_tmp_reg_n_0_[16][1] ),
        .I1(diff_reg_869_pp0_iter18_reg[2]),
        .O(\cal_tmp[16]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry_i_3 
       (.I0(\loop[15].remd_tmp_reg_n_0_[16][0] ),
        .I1(diff_reg_869_pp0_iter18_reg[1]),
        .O(\cal_tmp[16]_carry_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry_i_4 
       (.I0(diff_reg_869_pp0_iter18_reg[0]),
        .O(\cal_tmp[16]_carry_i_4_n_0 ));
  CARRY4 \cal_tmp[17]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[17]_carry_n_0 ,\cal_tmp[17]_carry_n_1 ,\cal_tmp[17]_carry_n_2 ,\cal_tmp[17]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[16].remd_tmp_reg_n_0_[17][2] ,\loop[16].remd_tmp_reg_n_0_[17][1] ,\loop[16].remd_tmp_reg_n_0_[17][0] ,1'b0}),
        .O({\cal_tmp[17]_carry_n_4 ,\cal_tmp[17]_carry_n_5 ,\cal_tmp[17]_carry_n_6 ,\cal_tmp[17]_carry_n_7 }),
        .S({\cal_tmp[17]_carry_i_1_n_0 ,\cal_tmp[17]_carry_i_2_n_0 ,\cal_tmp[17]_carry_i_3_n_0 ,\cal_tmp[17]_carry_i_4_n_0 }));
  CARRY4 \cal_tmp[17]_carry__0 
       (.CI(\cal_tmp[17]_carry_n_0 ),
        .CO({\cal_tmp[17]_carry__0_n_0 ,\cal_tmp[17]_carry__0_n_1 ,\cal_tmp[17]_carry__0_n_2 ,\cal_tmp[17]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[16].remd_tmp_reg_n_0_[17][6] ,\loop[16].remd_tmp_reg_n_0_[17][5] ,\loop[16].remd_tmp_reg_n_0_[17][4] ,\loop[16].remd_tmp_reg_n_0_[17][3] }),
        .O({\cal_tmp[17]_carry__0_n_4 ,\cal_tmp[17]_carry__0_n_5 ,\cal_tmp[17]_carry__0_n_6 ,\cal_tmp[17]_carry__0_n_7 }),
        .S({\cal_tmp[17]_carry__0_i_1_n_0 ,\cal_tmp[17]_carry__0_i_2_n_0 ,\cal_tmp[17]_carry__0_i_3_n_0 ,\cal_tmp[17]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry__0_i_1 
       (.I0(\loop[16].remd_tmp_reg_n_0_[17][6] ),
        .I1(diff_reg_869_pp0_iter19_reg[7]),
        .O(\cal_tmp[17]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry__0_i_2 
       (.I0(\loop[16].remd_tmp_reg_n_0_[17][5] ),
        .I1(diff_reg_869_pp0_iter19_reg[6]),
        .O(\cal_tmp[17]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry__0_i_3 
       (.I0(\loop[16].remd_tmp_reg_n_0_[17][4] ),
        .I1(diff_reg_869_pp0_iter19_reg[5]),
        .O(\cal_tmp[17]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry__0_i_4 
       (.I0(\loop[16].remd_tmp_reg_n_0_[17][3] ),
        .I1(diff_reg_869_pp0_iter19_reg[4]),
        .O(\cal_tmp[17]_carry__0_i_4_n_0 ));
  CARRY4 \cal_tmp[17]_carry__1 
       (.CI(\cal_tmp[17]_carry__0_n_0 ),
        .CO({\cal_tmp[17]_carry__1_n_0 ,\cal_tmp[17]_carry__1_n_1 ,\cal_tmp[17]_carry__1_n_2 ,\cal_tmp[17]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[16].remd_tmp_reg_n_0_[17][10] ,\loop[16].remd_tmp_reg_n_0_[17][9] ,\loop[16].remd_tmp_reg_n_0_[17][8] ,\loop[16].remd_tmp_reg_n_0_[17][7] }),
        .O({\cal_tmp[17]_carry__1_n_4 ,\cal_tmp[17]_carry__1_n_5 ,\cal_tmp[17]_carry__1_n_6 ,\cal_tmp[17]_carry__1_n_7 }),
        .S({\cal_tmp[17]_carry__1_i_1_n_0 ,\cal_tmp[17]_carry__1_i_2_n_0 ,\cal_tmp[17]_carry__1_i_3_n_0 ,\cal_tmp[17]_carry__1_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__1_i_1 
       (.I0(\loop[16].remd_tmp_reg_n_0_[17][10] ),
        .O(\cal_tmp[17]_carry__1_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__1_i_2 
       (.I0(\loop[16].remd_tmp_reg_n_0_[17][9] ),
        .O(\cal_tmp[17]_carry__1_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__1_i_3 
       (.I0(\loop[16].remd_tmp_reg_n_0_[17][8] ),
        .O(\cal_tmp[17]_carry__1_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__1_i_4 
       (.I0(\loop[16].remd_tmp_reg_n_0_[17][7] ),
        .O(\cal_tmp[17]_carry__1_i_4_n_0 ));
  CARRY4 \cal_tmp[17]_carry__2 
       (.CI(\cal_tmp[17]_carry__1_n_0 ),
        .CO({\cal_tmp[17]_carry__2_n_0 ,\cal_tmp[17]_carry__2_n_1 ,\cal_tmp[17]_carry__2_n_2 ,\cal_tmp[17]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[16].remd_tmp_reg_n_0_[17][14] ,\loop[16].remd_tmp_reg_n_0_[17][13] ,\loop[16].remd_tmp_reg_n_0_[17][12] ,\loop[16].remd_tmp_reg_n_0_[17][11] }),
        .O({\cal_tmp[17]_carry__2_n_4 ,\cal_tmp[17]_carry__2_n_5 ,\cal_tmp[17]_carry__2_n_6 ,\cal_tmp[17]_carry__2_n_7 }),
        .S({\cal_tmp[17]_carry__2_i_1_n_0 ,\cal_tmp[17]_carry__2_i_2_n_0 ,\cal_tmp[17]_carry__2_i_3_n_0 ,\cal_tmp[17]_carry__2_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__2_i_1 
       (.I0(\loop[16].remd_tmp_reg_n_0_[17][14] ),
        .O(\cal_tmp[17]_carry__2_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__2_i_2 
       (.I0(\loop[16].remd_tmp_reg_n_0_[17][13] ),
        .O(\cal_tmp[17]_carry__2_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__2_i_3 
       (.I0(\loop[16].remd_tmp_reg_n_0_[17][12] ),
        .O(\cal_tmp[17]_carry__2_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__2_i_4 
       (.I0(\loop[16].remd_tmp_reg_n_0_[17][11] ),
        .O(\cal_tmp[17]_carry__2_i_4_n_0 ));
  CARRY4 \cal_tmp[17]_carry__3 
       (.CI(\cal_tmp[17]_carry__2_n_0 ),
        .CO({\cal_tmp[17]_carry__3_n_0 ,\cal_tmp[17]_carry__3_n_1 ,\cal_tmp[17]_carry__3_n_2 ,\cal_tmp[17]_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[16].remd_tmp_reg_n_0_[17][18] ,\loop[16].remd_tmp_reg_n_0_[17][17] ,\loop[16].remd_tmp_reg_n_0_[17][16] ,\loop[16].remd_tmp_reg_n_0_[17][15] }),
        .O({\NLW_cal_tmp[17]_carry__3_O_UNCONNECTED [3],\cal_tmp[17]_carry__3_n_5 ,\cal_tmp[17]_carry__3_n_6 ,\cal_tmp[17]_carry__3_n_7 }),
        .S({\cal_tmp[17]_carry__3_i_1_n_0 ,\cal_tmp[17]_carry__3_i_2_n_0 ,\cal_tmp[17]_carry__3_i_3_n_0 ,\cal_tmp[17]_carry__3_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__3_i_1 
       (.I0(\loop[16].remd_tmp_reg_n_0_[17][18] ),
        .O(\cal_tmp[17]_carry__3_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__3_i_2 
       (.I0(\loop[16].remd_tmp_reg_n_0_[17][17] ),
        .O(\cal_tmp[17]_carry__3_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__3_i_3 
       (.I0(\loop[16].remd_tmp_reg_n_0_[17][16] ),
        .O(\cal_tmp[17]_carry__3_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__3_i_4 
       (.I0(\loop[16].remd_tmp_reg_n_0_[17][15] ),
        .O(\cal_tmp[17]_carry__3_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry_i_1 
       (.I0(\loop[16].remd_tmp_reg_n_0_[17][2] ),
        .I1(diff_reg_869_pp0_iter19_reg[3]),
        .O(\cal_tmp[17]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry_i_2 
       (.I0(\loop[16].remd_tmp_reg_n_0_[17][1] ),
        .I1(diff_reg_869_pp0_iter19_reg[2]),
        .O(\cal_tmp[17]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry_i_3 
       (.I0(\loop[16].remd_tmp_reg_n_0_[17][0] ),
        .I1(diff_reg_869_pp0_iter19_reg[1]),
        .O(\cal_tmp[17]_carry_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry_i_4 
       (.I0(diff_reg_869_pp0_iter19_reg[0]),
        .O(\cal_tmp[17]_carry_i_4_n_0 ));
  CARRY4 \cal_tmp[18]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[18]_carry_n_0 ,\cal_tmp[18]_carry_n_1 ,\cal_tmp[18]_carry_n_2 ,\cal_tmp[18]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[17].remd_tmp_reg_n_0_[18][2] ,\loop[17].remd_tmp_reg_n_0_[18][1] ,\loop[17].remd_tmp_reg_n_0_[18][0] ,1'b0}),
        .O({\cal_tmp[18]_carry_n_4 ,\cal_tmp[18]_carry_n_5 ,\cal_tmp[18]_carry_n_6 ,\cal_tmp[18]_carry_n_7 }),
        .S({\cal_tmp[18]_carry_i_1_n_0 ,\cal_tmp[18]_carry_i_2_n_0 ,\cal_tmp[18]_carry_i_3_n_0 ,\cal_tmp[18]_carry_i_4_n_0 }));
  CARRY4 \cal_tmp[18]_carry__0 
       (.CI(\cal_tmp[18]_carry_n_0 ),
        .CO({\cal_tmp[18]_carry__0_n_0 ,\cal_tmp[18]_carry__0_n_1 ,\cal_tmp[18]_carry__0_n_2 ,\cal_tmp[18]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[17].remd_tmp_reg_n_0_[18][6] ,\loop[17].remd_tmp_reg_n_0_[18][5] ,\loop[17].remd_tmp_reg_n_0_[18][4] ,\loop[17].remd_tmp_reg_n_0_[18][3] }),
        .O({\cal_tmp[18]_carry__0_n_4 ,\cal_tmp[18]_carry__0_n_5 ,\cal_tmp[18]_carry__0_n_6 ,\cal_tmp[18]_carry__0_n_7 }),
        .S({\cal_tmp[18]_carry__0_i_1_n_0 ,\cal_tmp[18]_carry__0_i_2_n_0 ,\cal_tmp[18]_carry__0_i_3_n_0 ,\cal_tmp[18]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[18]_carry__0_i_1 
       (.I0(\loop[17].remd_tmp_reg_n_0_[18][6] ),
        .I1(diff_reg_869_pp0_iter20_reg[7]),
        .O(\cal_tmp[18]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[18]_carry__0_i_2 
       (.I0(\loop[17].remd_tmp_reg_n_0_[18][5] ),
        .I1(diff_reg_869_pp0_iter20_reg[6]),
        .O(\cal_tmp[18]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[18]_carry__0_i_3 
       (.I0(\loop[17].remd_tmp_reg_n_0_[18][4] ),
        .I1(diff_reg_869_pp0_iter20_reg[5]),
        .O(\cal_tmp[18]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[18]_carry__0_i_4 
       (.I0(\loop[17].remd_tmp_reg_n_0_[18][3] ),
        .I1(diff_reg_869_pp0_iter20_reg[4]),
        .O(\cal_tmp[18]_carry__0_i_4_n_0 ));
  CARRY4 \cal_tmp[18]_carry__1 
       (.CI(\cal_tmp[18]_carry__0_n_0 ),
        .CO({\cal_tmp[18]_carry__1_n_0 ,\cal_tmp[18]_carry__1_n_1 ,\cal_tmp[18]_carry__1_n_2 ,\cal_tmp[18]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[17].remd_tmp_reg_n_0_[18][10] ,\loop[17].remd_tmp_reg_n_0_[18][9] ,\loop[17].remd_tmp_reg_n_0_[18][8] ,\loop[17].remd_tmp_reg_n_0_[18][7] }),
        .O({\cal_tmp[18]_carry__1_n_4 ,\cal_tmp[18]_carry__1_n_5 ,\cal_tmp[18]_carry__1_n_6 ,\cal_tmp[18]_carry__1_n_7 }),
        .S({\cal_tmp[18]_carry__1_i_1_n_0 ,\cal_tmp[18]_carry__1_i_2_n_0 ,\cal_tmp[18]_carry__1_i_3_n_0 ,\cal_tmp[18]_carry__1_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__1_i_1 
       (.I0(\loop[17].remd_tmp_reg_n_0_[18][10] ),
        .O(\cal_tmp[18]_carry__1_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__1_i_2 
       (.I0(\loop[17].remd_tmp_reg_n_0_[18][9] ),
        .O(\cal_tmp[18]_carry__1_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__1_i_3 
       (.I0(\loop[17].remd_tmp_reg_n_0_[18][8] ),
        .O(\cal_tmp[18]_carry__1_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__1_i_4 
       (.I0(\loop[17].remd_tmp_reg_n_0_[18][7] ),
        .O(\cal_tmp[18]_carry__1_i_4_n_0 ));
  CARRY4 \cal_tmp[18]_carry__2 
       (.CI(\cal_tmp[18]_carry__1_n_0 ),
        .CO({\cal_tmp[18]_carry__2_n_0 ,\cal_tmp[18]_carry__2_n_1 ,\cal_tmp[18]_carry__2_n_2 ,\cal_tmp[18]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[17].remd_tmp_reg_n_0_[18][14] ,\loop[17].remd_tmp_reg_n_0_[18][13] ,\loop[17].remd_tmp_reg_n_0_[18][12] ,\loop[17].remd_tmp_reg_n_0_[18][11] }),
        .O({\cal_tmp[18]_carry__2_n_4 ,\cal_tmp[18]_carry__2_n_5 ,\cal_tmp[18]_carry__2_n_6 ,\cal_tmp[18]_carry__2_n_7 }),
        .S({\cal_tmp[18]_carry__2_i_1_n_0 ,\cal_tmp[18]_carry__2_i_2_n_0 ,\cal_tmp[18]_carry__2_i_3_n_0 ,\cal_tmp[18]_carry__2_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__2_i_1 
       (.I0(\loop[17].remd_tmp_reg_n_0_[18][14] ),
        .O(\cal_tmp[18]_carry__2_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__2_i_2 
       (.I0(\loop[17].remd_tmp_reg_n_0_[18][13] ),
        .O(\cal_tmp[18]_carry__2_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__2_i_3 
       (.I0(\loop[17].remd_tmp_reg_n_0_[18][12] ),
        .O(\cal_tmp[18]_carry__2_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__2_i_4 
       (.I0(\loop[17].remd_tmp_reg_n_0_[18][11] ),
        .O(\cal_tmp[18]_carry__2_i_4_n_0 ));
  CARRY4 \cal_tmp[18]_carry__3 
       (.CI(\cal_tmp[18]_carry__2_n_0 ),
        .CO({\cal_tmp[18]_carry__3_n_0 ,\cal_tmp[18]_carry__3_n_1 ,\cal_tmp[18]_carry__3_n_2 ,\cal_tmp[18]_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[17].remd_tmp_reg_n_0_[18][18] ,\loop[17].remd_tmp_reg_n_0_[18][17] ,\loop[17].remd_tmp_reg_n_0_[18][16] ,\loop[17].remd_tmp_reg_n_0_[18][15] }),
        .O({\NLW_cal_tmp[18]_carry__3_O_UNCONNECTED [3],\cal_tmp[18]_carry__3_n_5 ,\cal_tmp[18]_carry__3_n_6 ,\cal_tmp[18]_carry__3_n_7 }),
        .S({\cal_tmp[18]_carry__3_i_1_n_0 ,\cal_tmp[18]_carry__3_i_2_n_0 ,\cal_tmp[18]_carry__3_i_3_n_0 ,\cal_tmp[18]_carry__3_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__3_i_1 
       (.I0(\loop[17].remd_tmp_reg_n_0_[18][18] ),
        .O(\cal_tmp[18]_carry__3_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__3_i_2 
       (.I0(\loop[17].remd_tmp_reg_n_0_[18][17] ),
        .O(\cal_tmp[18]_carry__3_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__3_i_3 
       (.I0(\loop[17].remd_tmp_reg_n_0_[18][16] ),
        .O(\cal_tmp[18]_carry__3_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__3_i_4 
       (.I0(\loop[17].remd_tmp_reg_n_0_[18][15] ),
        .O(\cal_tmp[18]_carry__3_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[18]_carry_i_1 
       (.I0(\loop[17].remd_tmp_reg_n_0_[18][2] ),
        .I1(diff_reg_869_pp0_iter20_reg[3]),
        .O(\cal_tmp[18]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[18]_carry_i_2 
       (.I0(\loop[17].remd_tmp_reg_n_0_[18][1] ),
        .I1(diff_reg_869_pp0_iter20_reg[2]),
        .O(\cal_tmp[18]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[18]_carry_i_3 
       (.I0(\loop[17].remd_tmp_reg_n_0_[18][0] ),
        .I1(diff_reg_869_pp0_iter20_reg[1]),
        .O(\cal_tmp[18]_carry_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry_i_4 
       (.I0(diff_reg_869_pp0_iter20_reg[0]),
        .O(\cal_tmp[18]_carry_i_4_n_0 ));
  CARRY4 \cal_tmp[19]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[19]_carry_n_0 ,\cal_tmp[19]_carry_n_1 ,\cal_tmp[19]_carry_n_2 ,\cal_tmp[19]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[18].remd_tmp_reg[19]_0 [2:0],1'b0}),
        .O(\NLW_cal_tmp[19]_carry_O_UNCONNECTED [3:0]),
        .S({\cal_tmp[19]_carry_i_1_n_0 ,\cal_tmp[19]_carry_i_2_n_0 ,\cal_tmp[19]_carry_i_3_n_0 ,\cal_tmp[19]_carry_i_4_n_0 }));
  CARRY4 \cal_tmp[19]_carry__0 
       (.CI(\cal_tmp[19]_carry_n_0 ),
        .CO({\cal_tmp[19]_carry__0_n_0 ,\cal_tmp[19]_carry__0_n_1 ,\cal_tmp[19]_carry__0_n_2 ,\cal_tmp[19]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[18].remd_tmp_reg[19]_0 [6:3]),
        .O(\NLW_cal_tmp[19]_carry__0_O_UNCONNECTED [3:0]),
        .S({\cal_tmp[19]_carry__0_i_1_n_0 ,\cal_tmp[19]_carry__0_i_2_n_0 ,\cal_tmp[19]_carry__0_i_3_n_0 ,\cal_tmp[19]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[19]_carry__0_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_0 [6]),
        .I1(D[7]),
        .O(\cal_tmp[19]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[19]_carry__0_i_2 
       (.I0(\loop[18].remd_tmp_reg[19]_0 [5]),
        .I1(D[6]),
        .O(\cal_tmp[19]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[19]_carry__0_i_3 
       (.I0(\loop[18].remd_tmp_reg[19]_0 [4]),
        .I1(D[5]),
        .O(\cal_tmp[19]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[19]_carry__0_i_4 
       (.I0(\loop[18].remd_tmp_reg[19]_0 [3]),
        .I1(D[4]),
        .O(\cal_tmp[19]_carry__0_i_4_n_0 ));
  CARRY4 \cal_tmp[19]_carry__1 
       (.CI(\cal_tmp[19]_carry__0_n_0 ),
        .CO({\cal_tmp[19]_carry__1_n_0 ,\cal_tmp[19]_carry__1_n_1 ,\cal_tmp[19]_carry__1_n_2 ,\cal_tmp[19]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[18].remd_tmp_reg[19]_0 [10:7]),
        .O(\NLW_cal_tmp[19]_carry__1_O_UNCONNECTED [3:0]),
        .S({\cal_tmp[19]_carry__1_i_1_n_0 ,\cal_tmp[19]_carry__1_i_2_n_0 ,\cal_tmp[19]_carry__1_i_3_n_0 ,\cal_tmp[19]_carry__1_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__1_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_0 [10]),
        .O(\cal_tmp[19]_carry__1_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__1_i_2 
       (.I0(\loop[18].remd_tmp_reg[19]_0 [9]),
        .O(\cal_tmp[19]_carry__1_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__1_i_3 
       (.I0(\loop[18].remd_tmp_reg[19]_0 [8]),
        .O(\cal_tmp[19]_carry__1_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__1_i_4 
       (.I0(\loop[18].remd_tmp_reg[19]_0 [7]),
        .O(\cal_tmp[19]_carry__1_i_4_n_0 ));
  CARRY4 \cal_tmp[19]_carry__2 
       (.CI(\cal_tmp[19]_carry__1_n_0 ),
        .CO({\cal_tmp[19]_carry__2_n_0 ,\cal_tmp[19]_carry__2_n_1 ,\cal_tmp[19]_carry__2_n_2 ,\cal_tmp[19]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[18].remd_tmp_reg[19]_0 [14:11]),
        .O(\NLW_cal_tmp[19]_carry__2_O_UNCONNECTED [3:0]),
        .S({\cal_tmp[19]_carry__2_i_1_n_0 ,\cal_tmp[19]_carry__2_i_2_n_0 ,\cal_tmp[19]_carry__2_i_3_n_0 ,\cal_tmp[19]_carry__2_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__2_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_0 [14]),
        .O(\cal_tmp[19]_carry__2_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__2_i_2 
       (.I0(\loop[18].remd_tmp_reg[19]_0 [13]),
        .O(\cal_tmp[19]_carry__2_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__2_i_3 
       (.I0(\loop[18].remd_tmp_reg[19]_0 [12]),
        .O(\cal_tmp[19]_carry__2_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__2_i_4 
       (.I0(\loop[18].remd_tmp_reg[19]_0 [11]),
        .O(\cal_tmp[19]_carry__2_i_4_n_0 ));
  CARRY4 \cal_tmp[19]_carry__3 
       (.CI(\cal_tmp[19]_carry__2_n_0 ),
        .CO({\cal_tmp[19]_carry__3_n_0 ,\cal_tmp[19]_carry__3_n_1 ,\cal_tmp[19]_carry__3_n_2 ,\cal_tmp[19]_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[18].remd_tmp_reg[19]_0 [18:15]),
        .O(\NLW_cal_tmp[19]_carry__3_O_UNCONNECTED [3:0]),
        .S({\cal_tmp[19]_carry__3_i_1_n_0 ,\cal_tmp[19]_carry__3_i_2_n_0 ,\cal_tmp[19]_carry__3_i_3_n_0 ,\cal_tmp[19]_carry__3_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__3_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_0 [18]),
        .O(\cal_tmp[19]_carry__3_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__3_i_2 
       (.I0(\loop[18].remd_tmp_reg[19]_0 [17]),
        .O(\cal_tmp[19]_carry__3_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__3_i_3 
       (.I0(\loop[18].remd_tmp_reg[19]_0 [16]),
        .O(\cal_tmp[19]_carry__3_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__3_i_4 
       (.I0(\loop[18].remd_tmp_reg[19]_0 [15]),
        .O(\cal_tmp[19]_carry__3_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[19]_carry_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_0 [2]),
        .I1(D[3]),
        .O(\cal_tmp[19]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[19]_carry_i_2 
       (.I0(\loop[18].remd_tmp_reg[19]_0 [1]),
        .I1(D[2]),
        .O(\cal_tmp[19]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[19]_carry_i_3 
       (.I0(\loop[18].remd_tmp_reg[19]_0 [0]),
        .I1(D[1]),
        .O(\cal_tmp[19]_carry_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry_i_4 
       (.I0(D[0]),
        .O(\cal_tmp[19]_carry_i_4_n_0 ));
  CARRY4 \cal_tmp[1]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[1]_carry_n_0 ,\cal_tmp[1]_carry_n_1 ,\cal_tmp[1]_carry_n_2 ,\cal_tmp[1]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[0].remd_tmp_reg_n_0_[1][2] ,\loop[0].remd_tmp_reg_n_0_[1][1] ,\loop[0].remd_tmp_reg_n_0_[1][0] ,1'b0}),
        .O({\cal_tmp[1]_carry_n_4 ,\cal_tmp[1]_carry_n_5 ,\cal_tmp[1]_carry_n_6 ,\cal_tmp[1]_carry_n_7 }),
        .S({\cal_tmp[1]_carry_i_1_n_0 ,\cal_tmp[1]_carry_i_2_n_0 ,\cal_tmp[1]_carry_i_3_n_0 ,\cal_tmp[1]_carry_i_4_n_0 }));
  CARRY4 \cal_tmp[1]_carry__0 
       (.CI(\cal_tmp[1]_carry_n_0 ),
        .CO({\cal_tmp[1]_carry__0_n_0 ,\cal_tmp[1]_carry__0_n_1 ,\cal_tmp[1]_carry__0_n_2 ,\cal_tmp[1]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[0].remd_tmp_reg_n_0_[1][6] ,\loop[0].remd_tmp_reg_n_0_[1][5] ,\loop[0].remd_tmp_reg_n_0_[1][4] ,\loop[0].remd_tmp_reg_n_0_[1][3] }),
        .O({\cal_tmp[1]_carry__0_n_4 ,\cal_tmp[1]_carry__0_n_5 ,\cal_tmp[1]_carry__0_n_6 ,\cal_tmp[1]_carry__0_n_7 }),
        .S({\cal_tmp[1]_carry__0_i_1_n_0 ,\cal_tmp[1]_carry__0_i_2_n_0 ,\cal_tmp[1]_carry__0_i_3_n_0 ,\cal_tmp[1]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry__0_i_1 
       (.I0(\loop[0].remd_tmp_reg_n_0_[1][6] ),
        .I1(diff_reg_869_pp0_iter3_reg[7]),
        .O(\cal_tmp[1]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry__0_i_2 
       (.I0(\loop[0].remd_tmp_reg_n_0_[1][5] ),
        .I1(diff_reg_869_pp0_iter3_reg[6]),
        .O(\cal_tmp[1]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry__0_i_3 
       (.I0(\loop[0].remd_tmp_reg_n_0_[1][4] ),
        .I1(diff_reg_869_pp0_iter3_reg[5]),
        .O(\cal_tmp[1]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry__0_i_4 
       (.I0(\loop[0].remd_tmp_reg_n_0_[1][3] ),
        .I1(diff_reg_869_pp0_iter3_reg[4]),
        .O(\cal_tmp[1]_carry__0_i_4_n_0 ));
  CARRY4 \cal_tmp[1]_carry__1 
       (.CI(\cal_tmp[1]_carry__0_n_0 ),
        .CO({\NLW_cal_tmp[1]_carry__1_CO_UNCONNECTED [3:2],\cal_tmp[1]_carry__1_n_2 ,\NLW_cal_tmp[1]_carry__1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[0].remd_tmp_reg_n_0_[1][7] }),
        .O({\NLW_cal_tmp[1]_carry__1_O_UNCONNECTED [3:1],\cal_tmp[1]_carry__1_n_7 }),
        .S({1'b0,1'b0,1'b1,\cal_tmp[1]_carry__1_i_1_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[1]_carry__1_i_1 
       (.I0(\loop[0].remd_tmp_reg_n_0_[1][7] ),
        .O(\cal_tmp[1]_carry__1_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry_i_1 
       (.I0(\loop[0].remd_tmp_reg_n_0_[1][2] ),
        .I1(diff_reg_869_pp0_iter3_reg[3]),
        .O(\cal_tmp[1]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry_i_2 
       (.I0(\loop[0].remd_tmp_reg_n_0_[1][1] ),
        .I1(diff_reg_869_pp0_iter3_reg[2]),
        .O(\cal_tmp[1]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry_i_3 
       (.I0(\loop[0].remd_tmp_reg_n_0_[1][0] ),
        .I1(diff_reg_869_pp0_iter3_reg[1]),
        .O(\cal_tmp[1]_carry_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[1]_carry_i_4 
       (.I0(diff_reg_869_pp0_iter3_reg[0]),
        .O(\cal_tmp[1]_carry_i_4_n_0 ));
  CARRY4 \cal_tmp[2]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[2]_carry_n_0 ,\cal_tmp[2]_carry_n_1 ,\cal_tmp[2]_carry_n_2 ,\cal_tmp[2]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[1].remd_tmp_reg_n_0_[2][2] ,\loop[1].remd_tmp_reg_n_0_[2][1] ,\loop[1].remd_tmp_reg_n_0_[2][0] ,1'b0}),
        .O({\cal_tmp[2]_carry_n_4 ,\cal_tmp[2]_carry_n_5 ,\cal_tmp[2]_carry_n_6 ,\cal_tmp[2]_carry_n_7 }),
        .S({\cal_tmp[2]_carry_i_1_n_0 ,\cal_tmp[2]_carry_i_2_n_0 ,\cal_tmp[2]_carry_i_3_n_0 ,\cal_tmp[2]_carry_i_4_n_0 }));
  CARRY4 \cal_tmp[2]_carry__0 
       (.CI(\cal_tmp[2]_carry_n_0 ),
        .CO({\cal_tmp[2]_carry__0_n_0 ,\cal_tmp[2]_carry__0_n_1 ,\cal_tmp[2]_carry__0_n_2 ,\cal_tmp[2]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[1].remd_tmp_reg_n_0_[2][6] ,\loop[1].remd_tmp_reg_n_0_[2][5] ,\loop[1].remd_tmp_reg_n_0_[2][4] ,\loop[1].remd_tmp_reg_n_0_[2][3] }),
        .O({\cal_tmp[2]_carry__0_n_4 ,\cal_tmp[2]_carry__0_n_5 ,\cal_tmp[2]_carry__0_n_6 ,\cal_tmp[2]_carry__0_n_7 }),
        .S({\cal_tmp[2]_carry__0_i_1_n_0 ,\cal_tmp[2]_carry__0_i_2_n_0 ,\cal_tmp[2]_carry__0_i_3_n_0 ,\cal_tmp[2]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry__0_i_1 
       (.I0(\loop[1].remd_tmp_reg_n_0_[2][6] ),
        .I1(diff_reg_869_pp0_iter4_reg[7]),
        .O(\cal_tmp[2]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry__0_i_2 
       (.I0(\loop[1].remd_tmp_reg_n_0_[2][5] ),
        .I1(diff_reg_869_pp0_iter4_reg[6]),
        .O(\cal_tmp[2]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry__0_i_3 
       (.I0(\loop[1].remd_tmp_reg_n_0_[2][4] ),
        .I1(diff_reg_869_pp0_iter4_reg[5]),
        .O(\cal_tmp[2]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry__0_i_4 
       (.I0(\loop[1].remd_tmp_reg_n_0_[2][3] ),
        .I1(diff_reg_869_pp0_iter4_reg[4]),
        .O(\cal_tmp[2]_carry__0_i_4_n_0 ));
  CARRY4 \cal_tmp[2]_carry__1 
       (.CI(\cal_tmp[2]_carry__0_n_0 ),
        .CO({\NLW_cal_tmp[2]_carry__1_CO_UNCONNECTED [3],\cal_tmp[2]_carry__1_n_1 ,\NLW_cal_tmp[2]_carry__1_CO_UNCONNECTED [1],\cal_tmp[2]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\loop[1].remd_tmp_reg_n_0_[2][8] ,\loop[1].remd_tmp_reg_n_0_[2][7] }),
        .O({\NLW_cal_tmp[2]_carry__1_O_UNCONNECTED [3:2],\cal_tmp[2]_carry__1_n_6 ,\cal_tmp[2]_carry__1_n_7 }),
        .S({1'b0,1'b1,\cal_tmp[2]_carry__1_i_1_n_0 ,\cal_tmp[2]_carry__1_i_2_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[2]_carry__1_i_1 
       (.I0(\loop[1].remd_tmp_reg_n_0_[2][8] ),
        .O(\cal_tmp[2]_carry__1_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[2]_carry__1_i_2 
       (.I0(\loop[1].remd_tmp_reg_n_0_[2][7] ),
        .O(\cal_tmp[2]_carry__1_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry_i_1 
       (.I0(\loop[1].remd_tmp_reg_n_0_[2][2] ),
        .I1(diff_reg_869_pp0_iter4_reg[3]),
        .O(\cal_tmp[2]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry_i_2 
       (.I0(\loop[1].remd_tmp_reg_n_0_[2][1] ),
        .I1(diff_reg_869_pp0_iter4_reg[2]),
        .O(\cal_tmp[2]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry_i_3 
       (.I0(\loop[1].remd_tmp_reg_n_0_[2][0] ),
        .I1(diff_reg_869_pp0_iter4_reg[1]),
        .O(\cal_tmp[2]_carry_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[2]_carry_i_4 
       (.I0(diff_reg_869_pp0_iter4_reg[0]),
        .O(\cal_tmp[2]_carry_i_4_n_0 ));
  CARRY4 \cal_tmp[3]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[3]_carry_n_0 ,\cal_tmp[3]_carry_n_1 ,\cal_tmp[3]_carry_n_2 ,\cal_tmp[3]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[2].remd_tmp_reg_n_0_[3][2] ,\loop[2].remd_tmp_reg_n_0_[3][1] ,\loop[2].remd_tmp_reg_n_0_[3][0] ,1'b0}),
        .O({\cal_tmp[3]_carry_n_4 ,\cal_tmp[3]_carry_n_5 ,\cal_tmp[3]_carry_n_6 ,\cal_tmp[3]_carry_n_7 }),
        .S({\cal_tmp[3]_carry_i_1_n_0 ,\cal_tmp[3]_carry_i_2_n_0 ,\cal_tmp[3]_carry_i_3_n_0 ,\cal_tmp[3]_carry_i_4_n_0 }));
  CARRY4 \cal_tmp[3]_carry__0 
       (.CI(\cal_tmp[3]_carry_n_0 ),
        .CO({\cal_tmp[3]_carry__0_n_0 ,\cal_tmp[3]_carry__0_n_1 ,\cal_tmp[3]_carry__0_n_2 ,\cal_tmp[3]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[2].remd_tmp_reg_n_0_[3][6] ,\loop[2].remd_tmp_reg_n_0_[3][5] ,\loop[2].remd_tmp_reg_n_0_[3][4] ,\loop[2].remd_tmp_reg_n_0_[3][3] }),
        .O({\cal_tmp[3]_carry__0_n_4 ,\cal_tmp[3]_carry__0_n_5 ,\cal_tmp[3]_carry__0_n_6 ,\cal_tmp[3]_carry__0_n_7 }),
        .S({\cal_tmp[3]_carry__0_i_1_n_0 ,\cal_tmp[3]_carry__0_i_2_n_0 ,\cal_tmp[3]_carry__0_i_3_n_0 ,\cal_tmp[3]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry__0_i_1 
       (.I0(\loop[2].remd_tmp_reg_n_0_[3][6] ),
        .I1(diff_reg_869_pp0_iter5_reg[7]),
        .O(\cal_tmp[3]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry__0_i_2 
       (.I0(\loop[2].remd_tmp_reg_n_0_[3][5] ),
        .I1(diff_reg_869_pp0_iter5_reg[6]),
        .O(\cal_tmp[3]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry__0_i_3 
       (.I0(\loop[2].remd_tmp_reg_n_0_[3][4] ),
        .I1(diff_reg_869_pp0_iter5_reg[5]),
        .O(\cal_tmp[3]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry__0_i_4 
       (.I0(\loop[2].remd_tmp_reg_n_0_[3][3] ),
        .I1(diff_reg_869_pp0_iter5_reg[4]),
        .O(\cal_tmp[3]_carry__0_i_4_n_0 ));
  CARRY4 \cal_tmp[3]_carry__1 
       (.CI(\cal_tmp[3]_carry__0_n_0 ),
        .CO({\cal_tmp[3]_carry__1_n_0 ,\NLW_cal_tmp[3]_carry__1_CO_UNCONNECTED [2],\cal_tmp[3]_carry__1_n_2 ,\cal_tmp[3]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[2].remd_tmp_reg_n_0_[3][9] ,\loop[2].remd_tmp_reg_n_0_[3][8] ,\loop[2].remd_tmp_reg_n_0_[3][7] }),
        .O({\NLW_cal_tmp[3]_carry__1_O_UNCONNECTED [3],\cal_tmp[3]_carry__1_n_5 ,\cal_tmp[3]_carry__1_n_6 ,\cal_tmp[3]_carry__1_n_7 }),
        .S({1'b1,\cal_tmp[3]_carry__1_i_1_n_0 ,\cal_tmp[3]_carry__1_i_2_n_0 ,\cal_tmp[3]_carry__1_i_3_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[3]_carry__1_i_1 
       (.I0(\loop[2].remd_tmp_reg_n_0_[3][9] ),
        .O(\cal_tmp[3]_carry__1_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[3]_carry__1_i_2 
       (.I0(\loop[2].remd_tmp_reg_n_0_[3][8] ),
        .O(\cal_tmp[3]_carry__1_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[3]_carry__1_i_3 
       (.I0(\loop[2].remd_tmp_reg_n_0_[3][7] ),
        .O(\cal_tmp[3]_carry__1_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry_i_1 
       (.I0(\loop[2].remd_tmp_reg_n_0_[3][2] ),
        .I1(diff_reg_869_pp0_iter5_reg[3]),
        .O(\cal_tmp[3]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry_i_2 
       (.I0(\loop[2].remd_tmp_reg_n_0_[3][1] ),
        .I1(diff_reg_869_pp0_iter5_reg[2]),
        .O(\cal_tmp[3]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry_i_3 
       (.I0(\loop[2].remd_tmp_reg_n_0_[3][0] ),
        .I1(diff_reg_869_pp0_iter5_reg[1]),
        .O(\cal_tmp[3]_carry_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[3]_carry_i_4 
       (.I0(diff_reg_869_pp0_iter5_reg[0]),
        .O(\cal_tmp[3]_carry_i_4_n_0 ));
  CARRY4 \cal_tmp[4]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[4]_carry_n_0 ,\cal_tmp[4]_carry_n_1 ,\cal_tmp[4]_carry_n_2 ,\cal_tmp[4]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[3].remd_tmp_reg_n_0_[4][2] ,\loop[3].remd_tmp_reg_n_0_[4][1] ,\loop[3].remd_tmp_reg_n_0_[4][0] ,1'b0}),
        .O({\cal_tmp[4]_carry_n_4 ,\cal_tmp[4]_carry_n_5 ,\cal_tmp[4]_carry_n_6 ,\cal_tmp[4]_carry_n_7 }),
        .S({\cal_tmp[4]_carry_i_1_n_0 ,\cal_tmp[4]_carry_i_2_n_0 ,\cal_tmp[4]_carry_i_3_n_0 ,\cal_tmp[4]_carry_i_4_n_0 }));
  CARRY4 \cal_tmp[4]_carry__0 
       (.CI(\cal_tmp[4]_carry_n_0 ),
        .CO({\cal_tmp[4]_carry__0_n_0 ,\cal_tmp[4]_carry__0_n_1 ,\cal_tmp[4]_carry__0_n_2 ,\cal_tmp[4]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[3].remd_tmp_reg_n_0_[4][6] ,\loop[3].remd_tmp_reg_n_0_[4][5] ,\loop[3].remd_tmp_reg_n_0_[4][4] ,\loop[3].remd_tmp_reg_n_0_[4][3] }),
        .O({\cal_tmp[4]_carry__0_n_4 ,\cal_tmp[4]_carry__0_n_5 ,\cal_tmp[4]_carry__0_n_6 ,\cal_tmp[4]_carry__0_n_7 }),
        .S({\cal_tmp[4]_carry__0_i_1_n_0 ,\cal_tmp[4]_carry__0_i_2_n_0 ,\cal_tmp[4]_carry__0_i_3_n_0 ,\cal_tmp[4]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry__0_i_1 
       (.I0(\loop[3].remd_tmp_reg_n_0_[4][6] ),
        .I1(diff_reg_869_pp0_iter6_reg[7]),
        .O(\cal_tmp[4]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry__0_i_2 
       (.I0(\loop[3].remd_tmp_reg_n_0_[4][5] ),
        .I1(diff_reg_869_pp0_iter6_reg[6]),
        .O(\cal_tmp[4]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry__0_i_3 
       (.I0(\loop[3].remd_tmp_reg_n_0_[4][4] ),
        .I1(diff_reg_869_pp0_iter6_reg[5]),
        .O(\cal_tmp[4]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry__0_i_4 
       (.I0(\loop[3].remd_tmp_reg_n_0_[4][3] ),
        .I1(diff_reg_869_pp0_iter6_reg[4]),
        .O(\cal_tmp[4]_carry__0_i_4_n_0 ));
  CARRY4 \cal_tmp[4]_carry__1 
       (.CI(\cal_tmp[4]_carry__0_n_0 ),
        .CO({\cal_tmp[4]_carry__1_n_0 ,\cal_tmp[4]_carry__1_n_1 ,\cal_tmp[4]_carry__1_n_2 ,\cal_tmp[4]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[3].remd_tmp_reg_n_0_[4][10] ,\loop[3].remd_tmp_reg_n_0_[4][9] ,\loop[3].remd_tmp_reg_n_0_[4][8] ,\loop[3].remd_tmp_reg_n_0_[4][7] }),
        .O({\cal_tmp[4]_carry__1_n_4 ,\cal_tmp[4]_carry__1_n_5 ,\cal_tmp[4]_carry__1_n_6 ,\cal_tmp[4]_carry__1_n_7 }),
        .S({\cal_tmp[4]_carry__1_i_1_n_0 ,\cal_tmp[4]_carry__1_i_2_n_0 ,\cal_tmp[4]_carry__1_i_3_n_0 ,\cal_tmp[4]_carry__1_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry__1_i_1 
       (.I0(\loop[3].remd_tmp_reg_n_0_[4][10] ),
        .O(\cal_tmp[4]_carry__1_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry__1_i_2 
       (.I0(\loop[3].remd_tmp_reg_n_0_[4][9] ),
        .O(\cal_tmp[4]_carry__1_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry__1_i_3 
       (.I0(\loop[3].remd_tmp_reg_n_0_[4][8] ),
        .O(\cal_tmp[4]_carry__1_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry__1_i_4 
       (.I0(\loop[3].remd_tmp_reg_n_0_[4][7] ),
        .O(\cal_tmp[4]_carry__1_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry_i_1 
       (.I0(\loop[3].remd_tmp_reg_n_0_[4][2] ),
        .I1(diff_reg_869_pp0_iter6_reg[3]),
        .O(\cal_tmp[4]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry_i_2 
       (.I0(\loop[3].remd_tmp_reg_n_0_[4][1] ),
        .I1(diff_reg_869_pp0_iter6_reg[2]),
        .O(\cal_tmp[4]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry_i_3 
       (.I0(\loop[3].remd_tmp_reg_n_0_[4][0] ),
        .I1(diff_reg_869_pp0_iter6_reg[1]),
        .O(\cal_tmp[4]_carry_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry_i_4 
       (.I0(diff_reg_869_pp0_iter6_reg[0]),
        .O(\cal_tmp[4]_carry_i_4_n_0 ));
  CARRY4 \cal_tmp[5]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[5]_carry_n_0 ,\cal_tmp[5]_carry_n_1 ,\cal_tmp[5]_carry_n_2 ,\cal_tmp[5]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[4].remd_tmp_reg_n_0_[5][2] ,\loop[4].remd_tmp_reg_n_0_[5][1] ,\loop[4].remd_tmp_reg_n_0_[5][0] ,1'b0}),
        .O({\cal_tmp[5]_carry_n_4 ,\cal_tmp[5]_carry_n_5 ,\cal_tmp[5]_carry_n_6 ,\cal_tmp[5]_carry_n_7 }),
        .S({\cal_tmp[5]_carry_i_1_n_0 ,\cal_tmp[5]_carry_i_2_n_0 ,\cal_tmp[5]_carry_i_3_n_0 ,\cal_tmp[5]_carry_i_4_n_0 }));
  CARRY4 \cal_tmp[5]_carry__0 
       (.CI(\cal_tmp[5]_carry_n_0 ),
        .CO({\cal_tmp[5]_carry__0_n_0 ,\cal_tmp[5]_carry__0_n_1 ,\cal_tmp[5]_carry__0_n_2 ,\cal_tmp[5]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[4].remd_tmp_reg_n_0_[5][6] ,\loop[4].remd_tmp_reg_n_0_[5][5] ,\loop[4].remd_tmp_reg_n_0_[5][4] ,\loop[4].remd_tmp_reg_n_0_[5][3] }),
        .O({\cal_tmp[5]_carry__0_n_4 ,\cal_tmp[5]_carry__0_n_5 ,\cal_tmp[5]_carry__0_n_6 ,\cal_tmp[5]_carry__0_n_7 }),
        .S({\cal_tmp[5]_carry__0_i_1_n_0 ,\cal_tmp[5]_carry__0_i_2_n_0 ,\cal_tmp[5]_carry__0_i_3_n_0 ,\cal_tmp[5]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry__0_i_1 
       (.I0(\loop[4].remd_tmp_reg_n_0_[5][6] ),
        .I1(diff_reg_869_pp0_iter7_reg[7]),
        .O(\cal_tmp[5]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry__0_i_2 
       (.I0(\loop[4].remd_tmp_reg_n_0_[5][5] ),
        .I1(diff_reg_869_pp0_iter7_reg[6]),
        .O(\cal_tmp[5]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry__0_i_3 
       (.I0(\loop[4].remd_tmp_reg_n_0_[5][4] ),
        .I1(diff_reg_869_pp0_iter7_reg[5]),
        .O(\cal_tmp[5]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry__0_i_4 
       (.I0(\loop[4].remd_tmp_reg_n_0_[5][3] ),
        .I1(diff_reg_869_pp0_iter7_reg[4]),
        .O(\cal_tmp[5]_carry__0_i_4_n_0 ));
  CARRY4 \cal_tmp[5]_carry__1 
       (.CI(\cal_tmp[5]_carry__0_n_0 ),
        .CO({\cal_tmp[5]_carry__1_n_0 ,\cal_tmp[5]_carry__1_n_1 ,\cal_tmp[5]_carry__1_n_2 ,\cal_tmp[5]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[4].remd_tmp_reg_n_0_[5][10] ,\loop[4].remd_tmp_reg_n_0_[5][9] ,\loop[4].remd_tmp_reg_n_0_[5][8] ,\loop[4].remd_tmp_reg_n_0_[5][7] }),
        .O({\cal_tmp[5]_carry__1_n_4 ,\cal_tmp[5]_carry__1_n_5 ,\cal_tmp[5]_carry__1_n_6 ,\cal_tmp[5]_carry__1_n_7 }),
        .S({\cal_tmp[5]_carry__1_i_1_n_0 ,\cal_tmp[5]_carry__1_i_2_n_0 ,\cal_tmp[5]_carry__1_i_3_n_0 ,\cal_tmp[5]_carry__1_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__1_i_1 
       (.I0(\loop[4].remd_tmp_reg_n_0_[5][10] ),
        .O(\cal_tmp[5]_carry__1_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__1_i_2 
       (.I0(\loop[4].remd_tmp_reg_n_0_[5][9] ),
        .O(\cal_tmp[5]_carry__1_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__1_i_3 
       (.I0(\loop[4].remd_tmp_reg_n_0_[5][8] ),
        .O(\cal_tmp[5]_carry__1_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__1_i_4 
       (.I0(\loop[4].remd_tmp_reg_n_0_[5][7] ),
        .O(\cal_tmp[5]_carry__1_i_4_n_0 ));
  CARRY4 \cal_tmp[5]_carry__2 
       (.CI(\cal_tmp[5]_carry__1_n_0 ),
        .CO({\NLW_cal_tmp[5]_carry__2_CO_UNCONNECTED [3:2],\cal_tmp[5]_carry__2_n_2 ,\NLW_cal_tmp[5]_carry__2_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[4].remd_tmp_reg_n_0_[5][11] }),
        .O({\NLW_cal_tmp[5]_carry__2_O_UNCONNECTED [3:1],\cal_tmp[5]_carry__2_n_7 }),
        .S({1'b0,1'b0,1'b1,\cal_tmp[5]_carry__2_i_1_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__2_i_1 
       (.I0(\loop[4].remd_tmp_reg_n_0_[5][11] ),
        .O(\cal_tmp[5]_carry__2_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry_i_1 
       (.I0(\loop[4].remd_tmp_reg_n_0_[5][2] ),
        .I1(diff_reg_869_pp0_iter7_reg[3]),
        .O(\cal_tmp[5]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry_i_2 
       (.I0(\loop[4].remd_tmp_reg_n_0_[5][1] ),
        .I1(diff_reg_869_pp0_iter7_reg[2]),
        .O(\cal_tmp[5]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry_i_3 
       (.I0(\loop[4].remd_tmp_reg_n_0_[5][0] ),
        .I1(diff_reg_869_pp0_iter7_reg[1]),
        .O(\cal_tmp[5]_carry_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry_i_4 
       (.I0(diff_reg_869_pp0_iter7_reg[0]),
        .O(\cal_tmp[5]_carry_i_4_n_0 ));
  CARRY4 \cal_tmp[6]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[6]_carry_n_0 ,\cal_tmp[6]_carry_n_1 ,\cal_tmp[6]_carry_n_2 ,\cal_tmp[6]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[5].remd_tmp_reg_n_0_[6][2] ,\loop[5].remd_tmp_reg_n_0_[6][1] ,\loop[5].remd_tmp_reg_n_0_[6][0] ,1'b0}),
        .O({\cal_tmp[6]_carry_n_4 ,\cal_tmp[6]_carry_n_5 ,\cal_tmp[6]_carry_n_6 ,\cal_tmp[6]_carry_n_7 }),
        .S({\cal_tmp[6]_carry_i_1_n_0 ,\cal_tmp[6]_carry_i_2_n_0 ,\cal_tmp[6]_carry_i_3_n_0 ,\cal_tmp[6]_carry_i_4_n_0 }));
  CARRY4 \cal_tmp[6]_carry__0 
       (.CI(\cal_tmp[6]_carry_n_0 ),
        .CO({\cal_tmp[6]_carry__0_n_0 ,\cal_tmp[6]_carry__0_n_1 ,\cal_tmp[6]_carry__0_n_2 ,\cal_tmp[6]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[5].remd_tmp_reg_n_0_[6][6] ,\loop[5].remd_tmp_reg_n_0_[6][5] ,\loop[5].remd_tmp_reg_n_0_[6][4] ,\loop[5].remd_tmp_reg_n_0_[6][3] }),
        .O({\cal_tmp[6]_carry__0_n_4 ,\cal_tmp[6]_carry__0_n_5 ,\cal_tmp[6]_carry__0_n_6 ,\cal_tmp[6]_carry__0_n_7 }),
        .S({\cal_tmp[6]_carry__0_i_1_n_0 ,\cal_tmp[6]_carry__0_i_2_n_0 ,\cal_tmp[6]_carry__0_i_3_n_0 ,\cal_tmp[6]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry__0_i_1 
       (.I0(\loop[5].remd_tmp_reg_n_0_[6][6] ),
        .I1(diff_reg_869_pp0_iter8_reg[7]),
        .O(\cal_tmp[6]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry__0_i_2 
       (.I0(\loop[5].remd_tmp_reg_n_0_[6][5] ),
        .I1(diff_reg_869_pp0_iter8_reg[6]),
        .O(\cal_tmp[6]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry__0_i_3 
       (.I0(\loop[5].remd_tmp_reg_n_0_[6][4] ),
        .I1(diff_reg_869_pp0_iter8_reg[5]),
        .O(\cal_tmp[6]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry__0_i_4 
       (.I0(\loop[5].remd_tmp_reg_n_0_[6][3] ),
        .I1(diff_reg_869_pp0_iter8_reg[4]),
        .O(\cal_tmp[6]_carry__0_i_4_n_0 ));
  CARRY4 \cal_tmp[6]_carry__1 
       (.CI(\cal_tmp[6]_carry__0_n_0 ),
        .CO({\cal_tmp[6]_carry__1_n_0 ,\cal_tmp[6]_carry__1_n_1 ,\cal_tmp[6]_carry__1_n_2 ,\cal_tmp[6]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[5].remd_tmp_reg_n_0_[6][10] ,\loop[5].remd_tmp_reg_n_0_[6][9] ,\loop[5].remd_tmp_reg_n_0_[6][8] ,\loop[5].remd_tmp_reg_n_0_[6][7] }),
        .O({\cal_tmp[6]_carry__1_n_4 ,\cal_tmp[6]_carry__1_n_5 ,\cal_tmp[6]_carry__1_n_6 ,\cal_tmp[6]_carry__1_n_7 }),
        .S({\cal_tmp[6]_carry__1_i_1_n_0 ,\cal_tmp[6]_carry__1_i_2_n_0 ,\cal_tmp[6]_carry__1_i_3_n_0 ,\cal_tmp[6]_carry__1_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__1_i_1 
       (.I0(\loop[5].remd_tmp_reg_n_0_[6][10] ),
        .O(\cal_tmp[6]_carry__1_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__1_i_2 
       (.I0(\loop[5].remd_tmp_reg_n_0_[6][9] ),
        .O(\cal_tmp[6]_carry__1_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__1_i_3 
       (.I0(\loop[5].remd_tmp_reg_n_0_[6][8] ),
        .O(\cal_tmp[6]_carry__1_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__1_i_4 
       (.I0(\loop[5].remd_tmp_reg_n_0_[6][7] ),
        .O(\cal_tmp[6]_carry__1_i_4_n_0 ));
  CARRY4 \cal_tmp[6]_carry__2 
       (.CI(\cal_tmp[6]_carry__1_n_0 ),
        .CO({\NLW_cal_tmp[6]_carry__2_CO_UNCONNECTED [3],\cal_tmp[6]_carry__2_n_1 ,\NLW_cal_tmp[6]_carry__2_CO_UNCONNECTED [1],\cal_tmp[6]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\loop[5].remd_tmp_reg_n_0_[6][12] ,\loop[5].remd_tmp_reg_n_0_[6][11] }),
        .O({\NLW_cal_tmp[6]_carry__2_O_UNCONNECTED [3:2],\cal_tmp[6]_carry__2_n_6 ,\cal_tmp[6]_carry__2_n_7 }),
        .S({1'b0,1'b1,\cal_tmp[6]_carry__2_i_1_n_0 ,\cal_tmp[6]_carry__2_i_2_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__2_i_1 
       (.I0(\loop[5].remd_tmp_reg_n_0_[6][12] ),
        .O(\cal_tmp[6]_carry__2_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__2_i_2 
       (.I0(\loop[5].remd_tmp_reg_n_0_[6][11] ),
        .O(\cal_tmp[6]_carry__2_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry_i_1 
       (.I0(\loop[5].remd_tmp_reg_n_0_[6][2] ),
        .I1(diff_reg_869_pp0_iter8_reg[3]),
        .O(\cal_tmp[6]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry_i_2 
       (.I0(\loop[5].remd_tmp_reg_n_0_[6][1] ),
        .I1(diff_reg_869_pp0_iter8_reg[2]),
        .O(\cal_tmp[6]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry_i_3 
       (.I0(\loop[5].remd_tmp_reg_n_0_[6][0] ),
        .I1(diff_reg_869_pp0_iter8_reg[1]),
        .O(\cal_tmp[6]_carry_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry_i_4 
       (.I0(diff_reg_869_pp0_iter8_reg[0]),
        .O(\cal_tmp[6]_carry_i_4_n_0 ));
  CARRY4 \cal_tmp[7]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[7]_carry_n_0 ,\cal_tmp[7]_carry_n_1 ,\cal_tmp[7]_carry_n_2 ,\cal_tmp[7]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[6].remd_tmp_reg_n_0_[7][2] ,\loop[6].remd_tmp_reg_n_0_[7][1] ,\loop[6].remd_tmp_reg_n_0_[7][0] ,1'b0}),
        .O({\cal_tmp[7]_carry_n_4 ,\cal_tmp[7]_carry_n_5 ,\cal_tmp[7]_carry_n_6 ,\cal_tmp[7]_carry_n_7 }),
        .S({\cal_tmp[7]_carry_i_1_n_0 ,\cal_tmp[7]_carry_i_2_n_0 ,\cal_tmp[7]_carry_i_3_n_0 ,\cal_tmp[7]_carry_i_4_n_0 }));
  CARRY4 \cal_tmp[7]_carry__0 
       (.CI(\cal_tmp[7]_carry_n_0 ),
        .CO({\cal_tmp[7]_carry__0_n_0 ,\cal_tmp[7]_carry__0_n_1 ,\cal_tmp[7]_carry__0_n_2 ,\cal_tmp[7]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[6].remd_tmp_reg_n_0_[7][6] ,\loop[6].remd_tmp_reg_n_0_[7][5] ,\loop[6].remd_tmp_reg_n_0_[7][4] ,\loop[6].remd_tmp_reg_n_0_[7][3] }),
        .O({\cal_tmp[7]_carry__0_n_4 ,\cal_tmp[7]_carry__0_n_5 ,\cal_tmp[7]_carry__0_n_6 ,\cal_tmp[7]_carry__0_n_7 }),
        .S({\cal_tmp[7]_carry__0_i_1_n_0 ,\cal_tmp[7]_carry__0_i_2_n_0 ,\cal_tmp[7]_carry__0_i_3_n_0 ,\cal_tmp[7]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry__0_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_0_[7][6] ),
        .I1(diff_reg_869_pp0_iter9_reg[7]),
        .O(\cal_tmp[7]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry__0_i_2 
       (.I0(\loop[6].remd_tmp_reg_n_0_[7][5] ),
        .I1(diff_reg_869_pp0_iter9_reg[6]),
        .O(\cal_tmp[7]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry__0_i_3 
       (.I0(\loop[6].remd_tmp_reg_n_0_[7][4] ),
        .I1(diff_reg_869_pp0_iter9_reg[5]),
        .O(\cal_tmp[7]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry__0_i_4 
       (.I0(\loop[6].remd_tmp_reg_n_0_[7][3] ),
        .I1(diff_reg_869_pp0_iter9_reg[4]),
        .O(\cal_tmp[7]_carry__0_i_4_n_0 ));
  CARRY4 \cal_tmp[7]_carry__1 
       (.CI(\cal_tmp[7]_carry__0_n_0 ),
        .CO({\cal_tmp[7]_carry__1_n_0 ,\cal_tmp[7]_carry__1_n_1 ,\cal_tmp[7]_carry__1_n_2 ,\cal_tmp[7]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[6].remd_tmp_reg_n_0_[7][10] ,\loop[6].remd_tmp_reg_n_0_[7][9] ,\loop[6].remd_tmp_reg_n_0_[7][8] ,\loop[6].remd_tmp_reg_n_0_[7][7] }),
        .O({\cal_tmp[7]_carry__1_n_4 ,\cal_tmp[7]_carry__1_n_5 ,\cal_tmp[7]_carry__1_n_6 ,\cal_tmp[7]_carry__1_n_7 }),
        .S({\cal_tmp[7]_carry__1_i_1_n_0 ,\cal_tmp[7]_carry__1_i_2_n_0 ,\cal_tmp[7]_carry__1_i_3_n_0 ,\cal_tmp[7]_carry__1_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__1_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_0_[7][10] ),
        .O(\cal_tmp[7]_carry__1_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__1_i_2 
       (.I0(\loop[6].remd_tmp_reg_n_0_[7][9] ),
        .O(\cal_tmp[7]_carry__1_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__1_i_3 
       (.I0(\loop[6].remd_tmp_reg_n_0_[7][8] ),
        .O(\cal_tmp[7]_carry__1_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__1_i_4 
       (.I0(\loop[6].remd_tmp_reg_n_0_[7][7] ),
        .O(\cal_tmp[7]_carry__1_i_4_n_0 ));
  CARRY4 \cal_tmp[7]_carry__2 
       (.CI(\cal_tmp[7]_carry__1_n_0 ),
        .CO({\cal_tmp[7]_carry__2_n_0 ,\NLW_cal_tmp[7]_carry__2_CO_UNCONNECTED [2],\cal_tmp[7]_carry__2_n_2 ,\cal_tmp[7]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[6].remd_tmp_reg_n_0_[7][13] ,\loop[6].remd_tmp_reg_n_0_[7][12] ,\loop[6].remd_tmp_reg_n_0_[7][11] }),
        .O({\NLW_cal_tmp[7]_carry__2_O_UNCONNECTED [3],\cal_tmp[7]_carry__2_n_5 ,\cal_tmp[7]_carry__2_n_6 ,\cal_tmp[7]_carry__2_n_7 }),
        .S({1'b1,\cal_tmp[7]_carry__2_i_1_n_0 ,\cal_tmp[7]_carry__2_i_2_n_0 ,\cal_tmp[7]_carry__2_i_3_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__2_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_0_[7][13] ),
        .O(\cal_tmp[7]_carry__2_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__2_i_2 
       (.I0(\loop[6].remd_tmp_reg_n_0_[7][12] ),
        .O(\cal_tmp[7]_carry__2_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__2_i_3 
       (.I0(\loop[6].remd_tmp_reg_n_0_[7][11] ),
        .O(\cal_tmp[7]_carry__2_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_0_[7][2] ),
        .I1(diff_reg_869_pp0_iter9_reg[3]),
        .O(\cal_tmp[7]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry_i_2 
       (.I0(\loop[6].remd_tmp_reg_n_0_[7][1] ),
        .I1(diff_reg_869_pp0_iter9_reg[2]),
        .O(\cal_tmp[7]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry_i_3 
       (.I0(\loop[6].remd_tmp_reg_n_0_[7][0] ),
        .I1(diff_reg_869_pp0_iter9_reg[1]),
        .O(\cal_tmp[7]_carry_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry_i_4 
       (.I0(diff_reg_869_pp0_iter9_reg[0]),
        .O(\cal_tmp[7]_carry_i_4_n_0 ));
  CARRY4 \cal_tmp[8]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[8]_carry_n_0 ,\cal_tmp[8]_carry_n_1 ,\cal_tmp[8]_carry_n_2 ,\cal_tmp[8]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[7].remd_tmp_reg_n_0_[8][2] ,\loop[7].remd_tmp_reg_n_0_[8][1] ,\loop[7].remd_tmp_reg_n_0_[8][0] ,1'b0}),
        .O({\cal_tmp[8]_carry_n_4 ,\cal_tmp[8]_carry_n_5 ,\cal_tmp[8]_carry_n_6 ,\cal_tmp[8]_carry_n_7 }),
        .S({\cal_tmp[8]_carry_i_1_n_0 ,\cal_tmp[8]_carry_i_2_n_0 ,\cal_tmp[8]_carry_i_3_n_0 ,\cal_tmp[8]_carry_i_4_n_0 }));
  CARRY4 \cal_tmp[8]_carry__0 
       (.CI(\cal_tmp[8]_carry_n_0 ),
        .CO({\cal_tmp[8]_carry__0_n_0 ,\cal_tmp[8]_carry__0_n_1 ,\cal_tmp[8]_carry__0_n_2 ,\cal_tmp[8]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[7].remd_tmp_reg_n_0_[8][6] ,\loop[7].remd_tmp_reg_n_0_[8][5] ,\loop[7].remd_tmp_reg_n_0_[8][4] ,\loop[7].remd_tmp_reg_n_0_[8][3] }),
        .O({\cal_tmp[8]_carry__0_n_4 ,\cal_tmp[8]_carry__0_n_5 ,\cal_tmp[8]_carry__0_n_6 ,\cal_tmp[8]_carry__0_n_7 }),
        .S({\cal_tmp[8]_carry__0_i_1_n_0 ,\cal_tmp[8]_carry__0_i_2_n_0 ,\cal_tmp[8]_carry__0_i_3_n_0 ,\cal_tmp[8]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry__0_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_0_[8][6] ),
        .I1(diff_reg_869_pp0_iter10_reg[7]),
        .O(\cal_tmp[8]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry__0_i_2 
       (.I0(\loop[7].remd_tmp_reg_n_0_[8][5] ),
        .I1(diff_reg_869_pp0_iter10_reg[6]),
        .O(\cal_tmp[8]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry__0_i_3 
       (.I0(\loop[7].remd_tmp_reg_n_0_[8][4] ),
        .I1(diff_reg_869_pp0_iter10_reg[5]),
        .O(\cal_tmp[8]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry__0_i_4 
       (.I0(\loop[7].remd_tmp_reg_n_0_[8][3] ),
        .I1(diff_reg_869_pp0_iter10_reg[4]),
        .O(\cal_tmp[8]_carry__0_i_4_n_0 ));
  CARRY4 \cal_tmp[8]_carry__1 
       (.CI(\cal_tmp[8]_carry__0_n_0 ),
        .CO({\cal_tmp[8]_carry__1_n_0 ,\cal_tmp[8]_carry__1_n_1 ,\cal_tmp[8]_carry__1_n_2 ,\cal_tmp[8]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[7].remd_tmp_reg_n_0_[8][10] ,\loop[7].remd_tmp_reg_n_0_[8][9] ,\loop[7].remd_tmp_reg_n_0_[8][8] ,\loop[7].remd_tmp_reg_n_0_[8][7] }),
        .O({\cal_tmp[8]_carry__1_n_4 ,\cal_tmp[8]_carry__1_n_5 ,\cal_tmp[8]_carry__1_n_6 ,\cal_tmp[8]_carry__1_n_7 }),
        .S({\cal_tmp[8]_carry__1_i_1_n_0 ,\cal_tmp[8]_carry__1_i_2_n_0 ,\cal_tmp[8]_carry__1_i_3_n_0 ,\cal_tmp[8]_carry__1_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__1_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_0_[8][10] ),
        .O(\cal_tmp[8]_carry__1_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__1_i_2 
       (.I0(\loop[7].remd_tmp_reg_n_0_[8][9] ),
        .O(\cal_tmp[8]_carry__1_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__1_i_3 
       (.I0(\loop[7].remd_tmp_reg_n_0_[8][8] ),
        .O(\cal_tmp[8]_carry__1_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__1_i_4 
       (.I0(\loop[7].remd_tmp_reg_n_0_[8][7] ),
        .O(\cal_tmp[8]_carry__1_i_4_n_0 ));
  CARRY4 \cal_tmp[8]_carry__2 
       (.CI(\cal_tmp[8]_carry__1_n_0 ),
        .CO({\cal_tmp[8]_carry__2_n_0 ,\cal_tmp[8]_carry__2_n_1 ,\cal_tmp[8]_carry__2_n_2 ,\cal_tmp[8]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[7].remd_tmp_reg_n_0_[8][14] ,\loop[7].remd_tmp_reg_n_0_[8][13] ,\loop[7].remd_tmp_reg_n_0_[8][12] ,\loop[7].remd_tmp_reg_n_0_[8][11] }),
        .O({\cal_tmp[8]_carry__2_n_4 ,\cal_tmp[8]_carry__2_n_5 ,\cal_tmp[8]_carry__2_n_6 ,\cal_tmp[8]_carry__2_n_7 }),
        .S({\cal_tmp[8]_carry__2_i_1_n_0 ,\cal_tmp[8]_carry__2_i_2_n_0 ,\cal_tmp[8]_carry__2_i_3_n_0 ,\cal_tmp[8]_carry__2_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__2_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_0_[8][14] ),
        .O(\cal_tmp[8]_carry__2_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__2_i_2 
       (.I0(\loop[7].remd_tmp_reg_n_0_[8][13] ),
        .O(\cal_tmp[8]_carry__2_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__2_i_3 
       (.I0(\loop[7].remd_tmp_reg_n_0_[8][12] ),
        .O(\cal_tmp[8]_carry__2_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__2_i_4 
       (.I0(\loop[7].remd_tmp_reg_n_0_[8][11] ),
        .O(\cal_tmp[8]_carry__2_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_0_[8][2] ),
        .I1(diff_reg_869_pp0_iter10_reg[3]),
        .O(\cal_tmp[8]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry_i_2 
       (.I0(\loop[7].remd_tmp_reg_n_0_[8][1] ),
        .I1(diff_reg_869_pp0_iter10_reg[2]),
        .O(\cal_tmp[8]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry_i_3 
       (.I0(\loop[7].remd_tmp_reg_n_0_[8][0] ),
        .I1(diff_reg_869_pp0_iter10_reg[1]),
        .O(\cal_tmp[8]_carry_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry_i_4 
       (.I0(diff_reg_869_pp0_iter10_reg[0]),
        .O(\cal_tmp[8]_carry_i_4_n_0 ));
  CARRY4 \cal_tmp[9]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[9]_carry_n_0 ,\cal_tmp[9]_carry_n_1 ,\cal_tmp[9]_carry_n_2 ,\cal_tmp[9]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[8].remd_tmp_reg_n_0_[9][2] ,\loop[8].remd_tmp_reg_n_0_[9][1] ,\loop[8].remd_tmp_reg_n_0_[9][0] ,1'b0}),
        .O({\cal_tmp[9]_carry_n_4 ,\cal_tmp[9]_carry_n_5 ,\cal_tmp[9]_carry_n_6 ,\cal_tmp[9]_carry_n_7 }),
        .S({\cal_tmp[9]_carry_i_1_n_0 ,\cal_tmp[9]_carry_i_2_n_0 ,\cal_tmp[9]_carry_i_3_n_0 ,\cal_tmp[9]_carry_i_4_n_0 }));
  CARRY4 \cal_tmp[9]_carry__0 
       (.CI(\cal_tmp[9]_carry_n_0 ),
        .CO({\cal_tmp[9]_carry__0_n_0 ,\cal_tmp[9]_carry__0_n_1 ,\cal_tmp[9]_carry__0_n_2 ,\cal_tmp[9]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[8].remd_tmp_reg_n_0_[9][6] ,\loop[8].remd_tmp_reg_n_0_[9][5] ,\loop[8].remd_tmp_reg_n_0_[9][4] ,\loop[8].remd_tmp_reg_n_0_[9][3] }),
        .O({\cal_tmp[9]_carry__0_n_4 ,\cal_tmp[9]_carry__0_n_5 ,\cal_tmp[9]_carry__0_n_6 ,\cal_tmp[9]_carry__0_n_7 }),
        .S({\cal_tmp[9]_carry__0_i_1_n_0 ,\cal_tmp[9]_carry__0_i_2_n_0 ,\cal_tmp[9]_carry__0_i_3_n_0 ,\cal_tmp[9]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry__0_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_0_[9][6] ),
        .I1(diff_reg_869_pp0_iter11_reg[7]),
        .O(\cal_tmp[9]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry__0_i_2 
       (.I0(\loop[8].remd_tmp_reg_n_0_[9][5] ),
        .I1(diff_reg_869_pp0_iter11_reg[6]),
        .O(\cal_tmp[9]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry__0_i_3 
       (.I0(\loop[8].remd_tmp_reg_n_0_[9][4] ),
        .I1(diff_reg_869_pp0_iter11_reg[5]),
        .O(\cal_tmp[9]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry__0_i_4 
       (.I0(\loop[8].remd_tmp_reg_n_0_[9][3] ),
        .I1(diff_reg_869_pp0_iter11_reg[4]),
        .O(\cal_tmp[9]_carry__0_i_4_n_0 ));
  CARRY4 \cal_tmp[9]_carry__1 
       (.CI(\cal_tmp[9]_carry__0_n_0 ),
        .CO({\cal_tmp[9]_carry__1_n_0 ,\cal_tmp[9]_carry__1_n_1 ,\cal_tmp[9]_carry__1_n_2 ,\cal_tmp[9]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[8].remd_tmp_reg_n_0_[9][10] ,\loop[8].remd_tmp_reg_n_0_[9][9] ,\loop[8].remd_tmp_reg_n_0_[9][8] ,\loop[8].remd_tmp_reg_n_0_[9][7] }),
        .O({\cal_tmp[9]_carry__1_n_4 ,\cal_tmp[9]_carry__1_n_5 ,\cal_tmp[9]_carry__1_n_6 ,\cal_tmp[9]_carry__1_n_7 }),
        .S({\cal_tmp[9]_carry__1_i_1_n_0 ,\cal_tmp[9]_carry__1_i_2_n_0 ,\cal_tmp[9]_carry__1_i_3_n_0 ,\cal_tmp[9]_carry__1_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__1_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_0_[9][10] ),
        .O(\cal_tmp[9]_carry__1_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__1_i_2 
       (.I0(\loop[8].remd_tmp_reg_n_0_[9][9] ),
        .O(\cal_tmp[9]_carry__1_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__1_i_3 
       (.I0(\loop[8].remd_tmp_reg_n_0_[9][8] ),
        .O(\cal_tmp[9]_carry__1_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__1_i_4 
       (.I0(\loop[8].remd_tmp_reg_n_0_[9][7] ),
        .O(\cal_tmp[9]_carry__1_i_4_n_0 ));
  CARRY4 \cal_tmp[9]_carry__2 
       (.CI(\cal_tmp[9]_carry__1_n_0 ),
        .CO({\cal_tmp[9]_carry__2_n_0 ,\cal_tmp[9]_carry__2_n_1 ,\cal_tmp[9]_carry__2_n_2 ,\cal_tmp[9]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[8].remd_tmp_reg_n_0_[9][14] ,\loop[8].remd_tmp_reg_n_0_[9][13] ,\loop[8].remd_tmp_reg_n_0_[9][12] ,\loop[8].remd_tmp_reg_n_0_[9][11] }),
        .O({\cal_tmp[9]_carry__2_n_4 ,\cal_tmp[9]_carry__2_n_5 ,\cal_tmp[9]_carry__2_n_6 ,\cal_tmp[9]_carry__2_n_7 }),
        .S({\cal_tmp[9]_carry__2_i_1_n_0 ,\cal_tmp[9]_carry__2_i_2_n_0 ,\cal_tmp[9]_carry__2_i_3_n_0 ,\cal_tmp[9]_carry__2_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__2_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_0_[9][14] ),
        .O(\cal_tmp[9]_carry__2_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__2_i_2 
       (.I0(\loop[8].remd_tmp_reg_n_0_[9][13] ),
        .O(\cal_tmp[9]_carry__2_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__2_i_3 
       (.I0(\loop[8].remd_tmp_reg_n_0_[9][12] ),
        .O(\cal_tmp[9]_carry__2_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__2_i_4 
       (.I0(\loop[8].remd_tmp_reg_n_0_[9][11] ),
        .O(\cal_tmp[9]_carry__2_i_4_n_0 ));
  CARRY4 \cal_tmp[9]_carry__3 
       (.CI(\cal_tmp[9]_carry__2_n_0 ),
        .CO({\NLW_cal_tmp[9]_carry__3_CO_UNCONNECTED [3:2],\cal_tmp[9]_carry__3_n_2 ,\NLW_cal_tmp[9]_carry__3_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[8].remd_tmp_reg_n_0_[9][15] }),
        .O({\NLW_cal_tmp[9]_carry__3_O_UNCONNECTED [3:1],\cal_tmp[9]_carry__3_n_7 }),
        .S({1'b0,1'b0,1'b1,\cal_tmp[9]_carry__3_i_1_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__3_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_0_[9][15] ),
        .O(\cal_tmp[9]_carry__3_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_0_[9][2] ),
        .I1(diff_reg_869_pp0_iter11_reg[3]),
        .O(\cal_tmp[9]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry_i_2 
       (.I0(\loop[8].remd_tmp_reg_n_0_[9][1] ),
        .I1(diff_reg_869_pp0_iter11_reg[2]),
        .O(\cal_tmp[9]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry_i_3 
       (.I0(\loop[8].remd_tmp_reg_n_0_[9][0] ),
        .I1(diff_reg_869_pp0_iter11_reg[1]),
        .O(\cal_tmp[9]_carry_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry_i_4 
       (.I0(diff_reg_869_pp0_iter11_reg[0]),
        .O(\cal_tmp[9]_carry_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \loop[0].remd_tmp[1][0]_i_1 
       (.I0(p_2_out),
        .I1(diff_reg_869_pp0_iter2_reg),
        .O(\loop[0].remd_tmp[1][0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \loop[0].remd_tmp[1][7]_i_1 
       (.I0(ap_ce_reg),
        .I1(p_2_out),
        .O(\loop[0].remd_tmp[1][7]_i_1_n_0 ));
  FDRE \loop[0].remd_tmp_reg[1][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[0].remd_tmp[1][0]_i_1_n_0 ),
        .Q(\loop[0].remd_tmp_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \loop[0].remd_tmp_reg[1][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\cal_tmp[0]_carry_n_7 ),
        .Q(\loop[0].remd_tmp_reg_n_0_[1][1] ),
        .R(\loop[0].remd_tmp[1][7]_i_1_n_0 ));
  FDRE \loop[0].remd_tmp_reg[1][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\cal_tmp[0]_carry_n_6 ),
        .Q(\loop[0].remd_tmp_reg_n_0_[1][2] ),
        .R(\loop[0].remd_tmp[1][7]_i_1_n_0 ));
  FDRE \loop[0].remd_tmp_reg[1][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\cal_tmp[0]_carry_n_5 ),
        .Q(\loop[0].remd_tmp_reg_n_0_[1][3] ),
        .R(\loop[0].remd_tmp[1][7]_i_1_n_0 ));
  FDRE \loop[0].remd_tmp_reg[1][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\cal_tmp[0]_carry_n_4 ),
        .Q(\loop[0].remd_tmp_reg_n_0_[1][4] ),
        .R(\loop[0].remd_tmp[1][7]_i_1_n_0 ));
  FDRE \loop[0].remd_tmp_reg[1][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\cal_tmp[0]_carry__0_n_7 ),
        .Q(\loop[0].remd_tmp_reg_n_0_[1][5] ),
        .R(\loop[0].remd_tmp[1][7]_i_1_n_0 ));
  FDRE \loop[0].remd_tmp_reg[1][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\cal_tmp[0]_carry__0_n_6 ),
        .Q(\loop[0].remd_tmp_reg_n_0_[1][6] ),
        .R(\loop[0].remd_tmp[1][7]_i_1_n_0 ));
  FDRE \loop[0].remd_tmp_reg[1][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\cal_tmp[0]_carry__0_n_5 ),
        .Q(\loop[0].remd_tmp_reg_n_0_[1][7] ),
        .R(\loop[0].remd_tmp[1][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \loop[10].remd_tmp[11][0]_i_1 
       (.I0(\cal_tmp[10]_carry__3_n_1 ),
        .I1(\cal_tmp[10]_carry_n_7 ),
        .O(\loop[10].remd_tmp[11][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][10]_i_1 
       (.I0(\cal_tmp[10]_carry__1_n_5 ),
        .I1(\cal_tmp[10]_carry__3_n_1 ),
        .I2(\loop[9].remd_tmp_reg_n_0_[10][9] ),
        .O(\loop[10].remd_tmp[11][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][11]_i_1 
       (.I0(\cal_tmp[10]_carry__1_n_4 ),
        .I1(\cal_tmp[10]_carry__3_n_1 ),
        .I2(\loop[9].remd_tmp_reg_n_0_[10][10] ),
        .O(\loop[10].remd_tmp[11][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][12]_i_1 
       (.I0(\cal_tmp[10]_carry__2_n_7 ),
        .I1(\cal_tmp[10]_carry__3_n_1 ),
        .I2(\loop[9].remd_tmp_reg_n_0_[10][11] ),
        .O(\loop[10].remd_tmp[11][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][13]_i_1 
       (.I0(\cal_tmp[10]_carry__2_n_6 ),
        .I1(\cal_tmp[10]_carry__3_n_1 ),
        .I2(\loop[9].remd_tmp_reg_n_0_[10][12] ),
        .O(\loop[10].remd_tmp[11][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][14]_i_1 
       (.I0(\cal_tmp[10]_carry__2_n_5 ),
        .I1(\cal_tmp[10]_carry__3_n_1 ),
        .I2(\loop[9].remd_tmp_reg_n_0_[10][13] ),
        .O(\loop[10].remd_tmp[11][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][15]_i_1 
       (.I0(\cal_tmp[10]_carry__2_n_4 ),
        .I1(\cal_tmp[10]_carry__3_n_1 ),
        .I2(\loop[9].remd_tmp_reg_n_0_[10][14] ),
        .O(\loop[10].remd_tmp[11][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][16]_i_1 
       (.I0(\cal_tmp[10]_carry__3_n_7 ),
        .I1(\cal_tmp[10]_carry__3_n_1 ),
        .I2(\loop[9].remd_tmp_reg_n_0_[10][15] ),
        .O(\loop[10].remd_tmp[11][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][17]_i_1 
       (.I0(\cal_tmp[10]_carry__3_n_6 ),
        .I1(\cal_tmp[10]_carry__3_n_1 ),
        .I2(\loop[9].remd_tmp_reg_n_0_[10][16] ),
        .O(\loop[10].remd_tmp[11][17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][1]_i_1 
       (.I0(\cal_tmp[10]_carry_n_6 ),
        .I1(\cal_tmp[10]_carry__3_n_1 ),
        .I2(\loop[9].remd_tmp_reg_n_0_[10][0] ),
        .O(\loop[10].remd_tmp[11][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][2]_i_1 
       (.I0(\cal_tmp[10]_carry_n_5 ),
        .I1(\cal_tmp[10]_carry__3_n_1 ),
        .I2(\loop[9].remd_tmp_reg_n_0_[10][1] ),
        .O(\loop[10].remd_tmp[11][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][3]_i_1 
       (.I0(\cal_tmp[10]_carry_n_4 ),
        .I1(\cal_tmp[10]_carry__3_n_1 ),
        .I2(\loop[9].remd_tmp_reg_n_0_[10][2] ),
        .O(\loop[10].remd_tmp[11][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][4]_i_1 
       (.I0(\cal_tmp[10]_carry__0_n_7 ),
        .I1(\cal_tmp[10]_carry__3_n_1 ),
        .I2(\loop[9].remd_tmp_reg_n_0_[10][3] ),
        .O(\loop[10].remd_tmp[11][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][5]_i_1 
       (.I0(\cal_tmp[10]_carry__0_n_6 ),
        .I1(\cal_tmp[10]_carry__3_n_1 ),
        .I2(\loop[9].remd_tmp_reg_n_0_[10][4] ),
        .O(\loop[10].remd_tmp[11][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][6]_i_1 
       (.I0(\cal_tmp[10]_carry__0_n_5 ),
        .I1(\cal_tmp[10]_carry__3_n_1 ),
        .I2(\loop[9].remd_tmp_reg_n_0_[10][5] ),
        .O(\loop[10].remd_tmp[11][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][7]_i_1 
       (.I0(\cal_tmp[10]_carry__0_n_4 ),
        .I1(\cal_tmp[10]_carry__3_n_1 ),
        .I2(\loop[9].remd_tmp_reg_n_0_[10][6] ),
        .O(\loop[10].remd_tmp[11][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][8]_i_1 
       (.I0(\cal_tmp[10]_carry__1_n_7 ),
        .I1(\cal_tmp[10]_carry__3_n_1 ),
        .I2(\loop[9].remd_tmp_reg_n_0_[10][7] ),
        .O(\loop[10].remd_tmp[11][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][9]_i_1 
       (.I0(\cal_tmp[10]_carry__1_n_6 ),
        .I1(\cal_tmp[10]_carry__3_n_1 ),
        .I2(\loop[9].remd_tmp_reg_n_0_[10][8] ),
        .O(\loop[10].remd_tmp[11][9]_i_1_n_0 ));
  FDRE \loop[10].remd_tmp_reg[11][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[10].remd_tmp[11][0]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg_n_0_[11][0] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[10].remd_tmp[11][10]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg_n_0_[11][10] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[10].remd_tmp[11][11]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg_n_0_[11][11] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[10].remd_tmp[11][12]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg_n_0_[11][12] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[10].remd_tmp[11][13]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg_n_0_[11][13] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[10].remd_tmp[11][14]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg_n_0_[11][14] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[10].remd_tmp[11][15]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg_n_0_[11][15] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[10].remd_tmp[11][16]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg_n_0_[11][16] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[10].remd_tmp[11][17]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg_n_0_[11][17] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[10].remd_tmp[11][1]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg_n_0_[11][1] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[10].remd_tmp[11][2]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg_n_0_[11][2] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[10].remd_tmp[11][3]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg_n_0_[11][3] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[10].remd_tmp[11][4]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg_n_0_[11][4] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[10].remd_tmp[11][5]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg_n_0_[11][5] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[10].remd_tmp[11][6]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg_n_0_[11][6] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[10].remd_tmp[11][7]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg_n_0_[11][7] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[10].remd_tmp[11][8]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg_n_0_[11][8] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[10].remd_tmp[11][9]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg_n_0_[11][9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \loop[11].remd_tmp[12][0]_i_1 
       (.I0(\cal_tmp[11]_carry__3_n_0 ),
        .I1(\cal_tmp[11]_carry_n_7 ),
        .O(\loop[11].remd_tmp[12][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][10]_i_1 
       (.I0(\cal_tmp[11]_carry__1_n_5 ),
        .I1(\cal_tmp[11]_carry__3_n_0 ),
        .I2(\loop[10].remd_tmp_reg_n_0_[11][9] ),
        .O(\loop[11].remd_tmp[12][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][11]_i_1 
       (.I0(\cal_tmp[11]_carry__1_n_4 ),
        .I1(\cal_tmp[11]_carry__3_n_0 ),
        .I2(\loop[10].remd_tmp_reg_n_0_[11][10] ),
        .O(\loop[11].remd_tmp[12][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][12]_i_1 
       (.I0(\cal_tmp[11]_carry__2_n_7 ),
        .I1(\cal_tmp[11]_carry__3_n_0 ),
        .I2(\loop[10].remd_tmp_reg_n_0_[11][11] ),
        .O(\loop[11].remd_tmp[12][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][13]_i_1 
       (.I0(\cal_tmp[11]_carry__2_n_6 ),
        .I1(\cal_tmp[11]_carry__3_n_0 ),
        .I2(\loop[10].remd_tmp_reg_n_0_[11][12] ),
        .O(\loop[11].remd_tmp[12][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][14]_i_1 
       (.I0(\cal_tmp[11]_carry__2_n_5 ),
        .I1(\cal_tmp[11]_carry__3_n_0 ),
        .I2(\loop[10].remd_tmp_reg_n_0_[11][13] ),
        .O(\loop[11].remd_tmp[12][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][15]_i_1 
       (.I0(\cal_tmp[11]_carry__2_n_4 ),
        .I1(\cal_tmp[11]_carry__3_n_0 ),
        .I2(\loop[10].remd_tmp_reg_n_0_[11][14] ),
        .O(\loop[11].remd_tmp[12][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][16]_i_1 
       (.I0(\cal_tmp[11]_carry__3_n_7 ),
        .I1(\cal_tmp[11]_carry__3_n_0 ),
        .I2(\loop[10].remd_tmp_reg_n_0_[11][15] ),
        .O(\loop[11].remd_tmp[12][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][17]_i_1 
       (.I0(\cal_tmp[11]_carry__3_n_6 ),
        .I1(\cal_tmp[11]_carry__3_n_0 ),
        .I2(\loop[10].remd_tmp_reg_n_0_[11][16] ),
        .O(\loop[11].remd_tmp[12][17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][18]_i_1 
       (.I0(\cal_tmp[11]_carry__3_n_5 ),
        .I1(\cal_tmp[11]_carry__3_n_0 ),
        .I2(\loop[10].remd_tmp_reg_n_0_[11][17] ),
        .O(\loop[11].remd_tmp[12][18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][1]_i_1 
       (.I0(\cal_tmp[11]_carry_n_6 ),
        .I1(\cal_tmp[11]_carry__3_n_0 ),
        .I2(\loop[10].remd_tmp_reg_n_0_[11][0] ),
        .O(\loop[11].remd_tmp[12][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][2]_i_1 
       (.I0(\cal_tmp[11]_carry_n_5 ),
        .I1(\cal_tmp[11]_carry__3_n_0 ),
        .I2(\loop[10].remd_tmp_reg_n_0_[11][1] ),
        .O(\loop[11].remd_tmp[12][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][3]_i_1 
       (.I0(\cal_tmp[11]_carry_n_4 ),
        .I1(\cal_tmp[11]_carry__3_n_0 ),
        .I2(\loop[10].remd_tmp_reg_n_0_[11][2] ),
        .O(\loop[11].remd_tmp[12][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][4]_i_1 
       (.I0(\cal_tmp[11]_carry__0_n_7 ),
        .I1(\cal_tmp[11]_carry__3_n_0 ),
        .I2(\loop[10].remd_tmp_reg_n_0_[11][3] ),
        .O(\loop[11].remd_tmp[12][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][5]_i_1 
       (.I0(\cal_tmp[11]_carry__0_n_6 ),
        .I1(\cal_tmp[11]_carry__3_n_0 ),
        .I2(\loop[10].remd_tmp_reg_n_0_[11][4] ),
        .O(\loop[11].remd_tmp[12][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][6]_i_1 
       (.I0(\cal_tmp[11]_carry__0_n_5 ),
        .I1(\cal_tmp[11]_carry__3_n_0 ),
        .I2(\loop[10].remd_tmp_reg_n_0_[11][5] ),
        .O(\loop[11].remd_tmp[12][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][7]_i_1 
       (.I0(\cal_tmp[11]_carry__0_n_4 ),
        .I1(\cal_tmp[11]_carry__3_n_0 ),
        .I2(\loop[10].remd_tmp_reg_n_0_[11][6] ),
        .O(\loop[11].remd_tmp[12][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][8]_i_1 
       (.I0(\cal_tmp[11]_carry__1_n_7 ),
        .I1(\cal_tmp[11]_carry__3_n_0 ),
        .I2(\loop[10].remd_tmp_reg_n_0_[11][7] ),
        .O(\loop[11].remd_tmp[12][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][9]_i_1 
       (.I0(\cal_tmp[11]_carry__1_n_6 ),
        .I1(\cal_tmp[11]_carry__3_n_0 ),
        .I2(\loop[10].remd_tmp_reg_n_0_[11][8] ),
        .O(\loop[11].remd_tmp[12][9]_i_1_n_0 ));
  FDRE \loop[11].remd_tmp_reg[12][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[11].remd_tmp[12][0]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg_n_0_[12][0] ),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[11].remd_tmp[12][10]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg_n_0_[12][10] ),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[11].remd_tmp[12][11]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg_n_0_[12][11] ),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[11].remd_tmp[12][12]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg_n_0_[12][12] ),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[11].remd_tmp[12][13]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg_n_0_[12][13] ),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[11].remd_tmp[12][14]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg_n_0_[12][14] ),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[11].remd_tmp[12][15]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg_n_0_[12][15] ),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[11].remd_tmp[12][16]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg_n_0_[12][16] ),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[11].remd_tmp[12][17]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg_n_0_[12][17] ),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][18] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[11].remd_tmp[12][18]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg_n_0_[12][18] ),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[11].remd_tmp[12][1]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg_n_0_[12][1] ),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[11].remd_tmp[12][2]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg_n_0_[12][2] ),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[11].remd_tmp[12][3]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg_n_0_[12][3] ),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[11].remd_tmp[12][4]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg_n_0_[12][4] ),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[11].remd_tmp[12][5]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg_n_0_[12][5] ),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[11].remd_tmp[12][6]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg_n_0_[12][6] ),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[11].remd_tmp[12][7]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg_n_0_[12][7] ),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[11].remd_tmp[12][8]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg_n_0_[12][8] ),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[11].remd_tmp[12][9]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg_n_0_[12][9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \loop[12].remd_tmp[13][0]_i_1 
       (.I0(\cal_tmp[12]_carry__3_n_0 ),
        .I1(\cal_tmp[12]_carry_n_7 ),
        .O(\loop[12].remd_tmp[13][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][10]_i_1 
       (.I0(\cal_tmp[12]_carry__1_n_5 ),
        .I1(\cal_tmp[12]_carry__3_n_0 ),
        .I2(\loop[11].remd_tmp_reg_n_0_[12][9] ),
        .O(\loop[12].remd_tmp[13][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][11]_i_1 
       (.I0(\cal_tmp[12]_carry__1_n_4 ),
        .I1(\cal_tmp[12]_carry__3_n_0 ),
        .I2(\loop[11].remd_tmp_reg_n_0_[12][10] ),
        .O(\loop[12].remd_tmp[13][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][12]_i_1 
       (.I0(\cal_tmp[12]_carry__2_n_7 ),
        .I1(\cal_tmp[12]_carry__3_n_0 ),
        .I2(\loop[11].remd_tmp_reg_n_0_[12][11] ),
        .O(\loop[12].remd_tmp[13][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][13]_i_1 
       (.I0(\cal_tmp[12]_carry__2_n_6 ),
        .I1(\cal_tmp[12]_carry__3_n_0 ),
        .I2(\loop[11].remd_tmp_reg_n_0_[12][12] ),
        .O(\loop[12].remd_tmp[13][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][14]_i_1 
       (.I0(\cal_tmp[12]_carry__2_n_5 ),
        .I1(\cal_tmp[12]_carry__3_n_0 ),
        .I2(\loop[11].remd_tmp_reg_n_0_[12][13] ),
        .O(\loop[12].remd_tmp[13][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][15]_i_1 
       (.I0(\cal_tmp[12]_carry__2_n_4 ),
        .I1(\cal_tmp[12]_carry__3_n_0 ),
        .I2(\loop[11].remd_tmp_reg_n_0_[12][14] ),
        .O(\loop[12].remd_tmp[13][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][16]_i_1 
       (.I0(\cal_tmp[12]_carry__3_n_7 ),
        .I1(\cal_tmp[12]_carry__3_n_0 ),
        .I2(\loop[11].remd_tmp_reg_n_0_[12][15] ),
        .O(\loop[12].remd_tmp[13][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][17]_i_1 
       (.I0(\cal_tmp[12]_carry__3_n_6 ),
        .I1(\cal_tmp[12]_carry__3_n_0 ),
        .I2(\loop[11].remd_tmp_reg_n_0_[12][16] ),
        .O(\loop[12].remd_tmp[13][17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][18]_i_1 
       (.I0(\cal_tmp[12]_carry__3_n_5 ),
        .I1(\cal_tmp[12]_carry__3_n_0 ),
        .I2(\loop[11].remd_tmp_reg_n_0_[12][17] ),
        .O(\loop[12].remd_tmp[13][18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][1]_i_1 
       (.I0(\cal_tmp[12]_carry_n_6 ),
        .I1(\cal_tmp[12]_carry__3_n_0 ),
        .I2(\loop[11].remd_tmp_reg_n_0_[12][0] ),
        .O(\loop[12].remd_tmp[13][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][2]_i_1 
       (.I0(\cal_tmp[12]_carry_n_5 ),
        .I1(\cal_tmp[12]_carry__3_n_0 ),
        .I2(\loop[11].remd_tmp_reg_n_0_[12][1] ),
        .O(\loop[12].remd_tmp[13][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][3]_i_1 
       (.I0(\cal_tmp[12]_carry_n_4 ),
        .I1(\cal_tmp[12]_carry__3_n_0 ),
        .I2(\loop[11].remd_tmp_reg_n_0_[12][2] ),
        .O(\loop[12].remd_tmp[13][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][4]_i_1 
       (.I0(\cal_tmp[12]_carry__0_n_7 ),
        .I1(\cal_tmp[12]_carry__3_n_0 ),
        .I2(\loop[11].remd_tmp_reg_n_0_[12][3] ),
        .O(\loop[12].remd_tmp[13][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][5]_i_1 
       (.I0(\cal_tmp[12]_carry__0_n_6 ),
        .I1(\cal_tmp[12]_carry__3_n_0 ),
        .I2(\loop[11].remd_tmp_reg_n_0_[12][4] ),
        .O(\loop[12].remd_tmp[13][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][6]_i_1 
       (.I0(\cal_tmp[12]_carry__0_n_5 ),
        .I1(\cal_tmp[12]_carry__3_n_0 ),
        .I2(\loop[11].remd_tmp_reg_n_0_[12][5] ),
        .O(\loop[12].remd_tmp[13][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][7]_i_1 
       (.I0(\cal_tmp[12]_carry__0_n_4 ),
        .I1(\cal_tmp[12]_carry__3_n_0 ),
        .I2(\loop[11].remd_tmp_reg_n_0_[12][6] ),
        .O(\loop[12].remd_tmp[13][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][8]_i_1 
       (.I0(\cal_tmp[12]_carry__1_n_7 ),
        .I1(\cal_tmp[12]_carry__3_n_0 ),
        .I2(\loop[11].remd_tmp_reg_n_0_[12][7] ),
        .O(\loop[12].remd_tmp[13][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][9]_i_1 
       (.I0(\cal_tmp[12]_carry__1_n_6 ),
        .I1(\cal_tmp[12]_carry__3_n_0 ),
        .I2(\loop[11].remd_tmp_reg_n_0_[12][8] ),
        .O(\loop[12].remd_tmp[13][9]_i_1_n_0 ));
  FDRE \loop[12].remd_tmp_reg[13][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[12].remd_tmp[13][0]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg_n_0_[13][0] ),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[12].remd_tmp[13][10]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg_n_0_[13][10] ),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[12].remd_tmp[13][11]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg_n_0_[13][11] ),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[12].remd_tmp[13][12]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg_n_0_[13][12] ),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[12].remd_tmp[13][13]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg_n_0_[13][13] ),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[12].remd_tmp[13][14]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg_n_0_[13][14] ),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[12].remd_tmp[13][15]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg_n_0_[13][15] ),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[12].remd_tmp[13][16]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg_n_0_[13][16] ),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[12].remd_tmp[13][17]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg_n_0_[13][17] ),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][18] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[12].remd_tmp[13][18]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg_n_0_[13][18] ),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[12].remd_tmp[13][1]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg_n_0_[13][1] ),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[12].remd_tmp[13][2]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg_n_0_[13][2] ),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[12].remd_tmp[13][3]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg_n_0_[13][3] ),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[12].remd_tmp[13][4]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg_n_0_[13][4] ),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[12].remd_tmp[13][5]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg_n_0_[13][5] ),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[12].remd_tmp[13][6]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg_n_0_[13][6] ),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[12].remd_tmp[13][7]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg_n_0_[13][7] ),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[12].remd_tmp[13][8]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg_n_0_[13][8] ),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[12].remd_tmp[13][9]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg_n_0_[13][9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \loop[13].remd_tmp[14][0]_i_1 
       (.I0(\cal_tmp[13]_carry__3_n_0 ),
        .I1(\cal_tmp[13]_carry_n_7 ),
        .O(\loop[13].remd_tmp[14][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][10]_i_1 
       (.I0(\cal_tmp[13]_carry__1_n_5 ),
        .I1(\cal_tmp[13]_carry__3_n_0 ),
        .I2(\loop[12].remd_tmp_reg_n_0_[13][9] ),
        .O(\loop[13].remd_tmp[14][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][11]_i_1 
       (.I0(\cal_tmp[13]_carry__1_n_4 ),
        .I1(\cal_tmp[13]_carry__3_n_0 ),
        .I2(\loop[12].remd_tmp_reg_n_0_[13][10] ),
        .O(\loop[13].remd_tmp[14][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][12]_i_1 
       (.I0(\cal_tmp[13]_carry__2_n_7 ),
        .I1(\cal_tmp[13]_carry__3_n_0 ),
        .I2(\loop[12].remd_tmp_reg_n_0_[13][11] ),
        .O(\loop[13].remd_tmp[14][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][13]_i_1 
       (.I0(\cal_tmp[13]_carry__2_n_6 ),
        .I1(\cal_tmp[13]_carry__3_n_0 ),
        .I2(\loop[12].remd_tmp_reg_n_0_[13][12] ),
        .O(\loop[13].remd_tmp[14][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][14]_i_1 
       (.I0(\cal_tmp[13]_carry__2_n_5 ),
        .I1(\cal_tmp[13]_carry__3_n_0 ),
        .I2(\loop[12].remd_tmp_reg_n_0_[13][13] ),
        .O(\loop[13].remd_tmp[14][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][15]_i_1 
       (.I0(\cal_tmp[13]_carry__2_n_4 ),
        .I1(\cal_tmp[13]_carry__3_n_0 ),
        .I2(\loop[12].remd_tmp_reg_n_0_[13][14] ),
        .O(\loop[13].remd_tmp[14][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][16]_i_1 
       (.I0(\cal_tmp[13]_carry__3_n_7 ),
        .I1(\cal_tmp[13]_carry__3_n_0 ),
        .I2(\loop[12].remd_tmp_reg_n_0_[13][15] ),
        .O(\loop[13].remd_tmp[14][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][17]_i_1 
       (.I0(\cal_tmp[13]_carry__3_n_6 ),
        .I1(\cal_tmp[13]_carry__3_n_0 ),
        .I2(\loop[12].remd_tmp_reg_n_0_[13][16] ),
        .O(\loop[13].remd_tmp[14][17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][18]_i_1 
       (.I0(\cal_tmp[13]_carry__3_n_5 ),
        .I1(\cal_tmp[13]_carry__3_n_0 ),
        .I2(\loop[12].remd_tmp_reg_n_0_[13][17] ),
        .O(\loop[13].remd_tmp[14][18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][1]_i_1 
       (.I0(\cal_tmp[13]_carry_n_6 ),
        .I1(\cal_tmp[13]_carry__3_n_0 ),
        .I2(\loop[12].remd_tmp_reg_n_0_[13][0] ),
        .O(\loop[13].remd_tmp[14][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][2]_i_1 
       (.I0(\cal_tmp[13]_carry_n_5 ),
        .I1(\cal_tmp[13]_carry__3_n_0 ),
        .I2(\loop[12].remd_tmp_reg_n_0_[13][1] ),
        .O(\loop[13].remd_tmp[14][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][3]_i_1 
       (.I0(\cal_tmp[13]_carry_n_4 ),
        .I1(\cal_tmp[13]_carry__3_n_0 ),
        .I2(\loop[12].remd_tmp_reg_n_0_[13][2] ),
        .O(\loop[13].remd_tmp[14][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][4]_i_1 
       (.I0(\cal_tmp[13]_carry__0_n_7 ),
        .I1(\cal_tmp[13]_carry__3_n_0 ),
        .I2(\loop[12].remd_tmp_reg_n_0_[13][3] ),
        .O(\loop[13].remd_tmp[14][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][5]_i_1 
       (.I0(\cal_tmp[13]_carry__0_n_6 ),
        .I1(\cal_tmp[13]_carry__3_n_0 ),
        .I2(\loop[12].remd_tmp_reg_n_0_[13][4] ),
        .O(\loop[13].remd_tmp[14][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][6]_i_1 
       (.I0(\cal_tmp[13]_carry__0_n_5 ),
        .I1(\cal_tmp[13]_carry__3_n_0 ),
        .I2(\loop[12].remd_tmp_reg_n_0_[13][5] ),
        .O(\loop[13].remd_tmp[14][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][7]_i_1 
       (.I0(\cal_tmp[13]_carry__0_n_4 ),
        .I1(\cal_tmp[13]_carry__3_n_0 ),
        .I2(\loop[12].remd_tmp_reg_n_0_[13][6] ),
        .O(\loop[13].remd_tmp[14][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][8]_i_1 
       (.I0(\cal_tmp[13]_carry__1_n_7 ),
        .I1(\cal_tmp[13]_carry__3_n_0 ),
        .I2(\loop[12].remd_tmp_reg_n_0_[13][7] ),
        .O(\loop[13].remd_tmp[14][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][9]_i_1 
       (.I0(\cal_tmp[13]_carry__1_n_6 ),
        .I1(\cal_tmp[13]_carry__3_n_0 ),
        .I2(\loop[12].remd_tmp_reg_n_0_[13][8] ),
        .O(\loop[13].remd_tmp[14][9]_i_1_n_0 ));
  FDRE \loop[13].remd_tmp_reg[14][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[13].remd_tmp[14][0]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg_n_0_[14][0] ),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[13].remd_tmp[14][10]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg_n_0_[14][10] ),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[13].remd_tmp[14][11]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg_n_0_[14][11] ),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[13].remd_tmp[14][12]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg_n_0_[14][12] ),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[13].remd_tmp[14][13]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg_n_0_[14][13] ),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[13].remd_tmp[14][14]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg_n_0_[14][14] ),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[13].remd_tmp[14][15]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg_n_0_[14][15] ),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[13].remd_tmp[14][16]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg_n_0_[14][16] ),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[13].remd_tmp[14][17]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg_n_0_[14][17] ),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][18] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[13].remd_tmp[14][18]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg_n_0_[14][18] ),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[13].remd_tmp[14][1]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg_n_0_[14][1] ),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[13].remd_tmp[14][2]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg_n_0_[14][2] ),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[13].remd_tmp[14][3]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg_n_0_[14][3] ),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[13].remd_tmp[14][4]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg_n_0_[14][4] ),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[13].remd_tmp[14][5]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg_n_0_[14][5] ),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[13].remd_tmp[14][6]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg_n_0_[14][6] ),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[13].remd_tmp[14][7]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg_n_0_[14][7] ),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[13].remd_tmp[14][8]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg_n_0_[14][8] ),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[13].remd_tmp[14][9]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg_n_0_[14][9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \loop[14].remd_tmp[15][0]_i_1 
       (.I0(\cal_tmp[14]_carry__3_n_0 ),
        .I1(\cal_tmp[14]_carry_n_7 ),
        .O(\loop[14].remd_tmp[15][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][10]_i_1 
       (.I0(\cal_tmp[14]_carry__1_n_5 ),
        .I1(\cal_tmp[14]_carry__3_n_0 ),
        .I2(\loop[13].remd_tmp_reg_n_0_[14][9] ),
        .O(\loop[14].remd_tmp[15][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][11]_i_1 
       (.I0(\cal_tmp[14]_carry__1_n_4 ),
        .I1(\cal_tmp[14]_carry__3_n_0 ),
        .I2(\loop[13].remd_tmp_reg_n_0_[14][10] ),
        .O(\loop[14].remd_tmp[15][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][12]_i_1 
       (.I0(\cal_tmp[14]_carry__2_n_7 ),
        .I1(\cal_tmp[14]_carry__3_n_0 ),
        .I2(\loop[13].remd_tmp_reg_n_0_[14][11] ),
        .O(\loop[14].remd_tmp[15][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][13]_i_1 
       (.I0(\cal_tmp[14]_carry__2_n_6 ),
        .I1(\cal_tmp[14]_carry__3_n_0 ),
        .I2(\loop[13].remd_tmp_reg_n_0_[14][12] ),
        .O(\loop[14].remd_tmp[15][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][14]_i_1 
       (.I0(\cal_tmp[14]_carry__2_n_5 ),
        .I1(\cal_tmp[14]_carry__3_n_0 ),
        .I2(\loop[13].remd_tmp_reg_n_0_[14][13] ),
        .O(\loop[14].remd_tmp[15][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][15]_i_1 
       (.I0(\cal_tmp[14]_carry__2_n_4 ),
        .I1(\cal_tmp[14]_carry__3_n_0 ),
        .I2(\loop[13].remd_tmp_reg_n_0_[14][14] ),
        .O(\loop[14].remd_tmp[15][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][16]_i_1 
       (.I0(\cal_tmp[14]_carry__3_n_7 ),
        .I1(\cal_tmp[14]_carry__3_n_0 ),
        .I2(\loop[13].remd_tmp_reg_n_0_[14][15] ),
        .O(\loop[14].remd_tmp[15][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][17]_i_1 
       (.I0(\cal_tmp[14]_carry__3_n_6 ),
        .I1(\cal_tmp[14]_carry__3_n_0 ),
        .I2(\loop[13].remd_tmp_reg_n_0_[14][16] ),
        .O(\loop[14].remd_tmp[15][17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][18]_i_1 
       (.I0(\cal_tmp[14]_carry__3_n_5 ),
        .I1(\cal_tmp[14]_carry__3_n_0 ),
        .I2(\loop[13].remd_tmp_reg_n_0_[14][17] ),
        .O(\loop[14].remd_tmp[15][18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][1]_i_1 
       (.I0(\cal_tmp[14]_carry_n_6 ),
        .I1(\cal_tmp[14]_carry__3_n_0 ),
        .I2(\loop[13].remd_tmp_reg_n_0_[14][0] ),
        .O(\loop[14].remd_tmp[15][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][2]_i_1 
       (.I0(\cal_tmp[14]_carry_n_5 ),
        .I1(\cal_tmp[14]_carry__3_n_0 ),
        .I2(\loop[13].remd_tmp_reg_n_0_[14][1] ),
        .O(\loop[14].remd_tmp[15][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][3]_i_1 
       (.I0(\cal_tmp[14]_carry_n_4 ),
        .I1(\cal_tmp[14]_carry__3_n_0 ),
        .I2(\loop[13].remd_tmp_reg_n_0_[14][2] ),
        .O(\loop[14].remd_tmp[15][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][4]_i_1 
       (.I0(\cal_tmp[14]_carry__0_n_7 ),
        .I1(\cal_tmp[14]_carry__3_n_0 ),
        .I2(\loop[13].remd_tmp_reg_n_0_[14][3] ),
        .O(\loop[14].remd_tmp[15][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][5]_i_1 
       (.I0(\cal_tmp[14]_carry__0_n_6 ),
        .I1(\cal_tmp[14]_carry__3_n_0 ),
        .I2(\loop[13].remd_tmp_reg_n_0_[14][4] ),
        .O(\loop[14].remd_tmp[15][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][6]_i_1 
       (.I0(\cal_tmp[14]_carry__0_n_5 ),
        .I1(\cal_tmp[14]_carry__3_n_0 ),
        .I2(\loop[13].remd_tmp_reg_n_0_[14][5] ),
        .O(\loop[14].remd_tmp[15][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][7]_i_1 
       (.I0(\cal_tmp[14]_carry__0_n_4 ),
        .I1(\cal_tmp[14]_carry__3_n_0 ),
        .I2(\loop[13].remd_tmp_reg_n_0_[14][6] ),
        .O(\loop[14].remd_tmp[15][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][8]_i_1 
       (.I0(\cal_tmp[14]_carry__1_n_7 ),
        .I1(\cal_tmp[14]_carry__3_n_0 ),
        .I2(\loop[13].remd_tmp_reg_n_0_[14][7] ),
        .O(\loop[14].remd_tmp[15][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][9]_i_1 
       (.I0(\cal_tmp[14]_carry__1_n_6 ),
        .I1(\cal_tmp[14]_carry__3_n_0 ),
        .I2(\loop[13].remd_tmp_reg_n_0_[14][8] ),
        .O(\loop[14].remd_tmp[15][9]_i_1_n_0 ));
  FDRE \loop[14].remd_tmp_reg[15][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[14].remd_tmp[15][0]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg_n_0_[15][0] ),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[14].remd_tmp[15][10]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg_n_0_[15][10] ),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[14].remd_tmp[15][11]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg_n_0_[15][11] ),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[14].remd_tmp[15][12]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg_n_0_[15][12] ),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[14].remd_tmp[15][13]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg_n_0_[15][13] ),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[14].remd_tmp[15][14]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg_n_0_[15][14] ),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[14].remd_tmp[15][15]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg_n_0_[15][15] ),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[14].remd_tmp[15][16]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg_n_0_[15][16] ),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[14].remd_tmp[15][17]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg_n_0_[15][17] ),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][18] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[14].remd_tmp[15][18]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg_n_0_[15][18] ),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[14].remd_tmp[15][1]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg_n_0_[15][1] ),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[14].remd_tmp[15][2]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg_n_0_[15][2] ),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[14].remd_tmp[15][3]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg_n_0_[15][3] ),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[14].remd_tmp[15][4]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg_n_0_[15][4] ),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[14].remd_tmp[15][5]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg_n_0_[15][5] ),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[14].remd_tmp[15][6]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg_n_0_[15][6] ),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[14].remd_tmp[15][7]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg_n_0_[15][7] ),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[14].remd_tmp[15][8]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg_n_0_[15][8] ),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[14].remd_tmp[15][9]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg_n_0_[15][9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \loop[15].remd_tmp[16][0]_i_1 
       (.I0(\cal_tmp[15]_carry__3_n_0 ),
        .I1(\cal_tmp[15]_carry_n_7 ),
        .O(\loop[15].remd_tmp[16][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][10]_i_1 
       (.I0(\cal_tmp[15]_carry__1_n_5 ),
        .I1(\cal_tmp[15]_carry__3_n_0 ),
        .I2(\loop[14].remd_tmp_reg_n_0_[15][9] ),
        .O(\loop[15].remd_tmp[16][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][11]_i_1 
       (.I0(\cal_tmp[15]_carry__1_n_4 ),
        .I1(\cal_tmp[15]_carry__3_n_0 ),
        .I2(\loop[14].remd_tmp_reg_n_0_[15][10] ),
        .O(\loop[15].remd_tmp[16][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][12]_i_1 
       (.I0(\cal_tmp[15]_carry__2_n_7 ),
        .I1(\cal_tmp[15]_carry__3_n_0 ),
        .I2(\loop[14].remd_tmp_reg_n_0_[15][11] ),
        .O(\loop[15].remd_tmp[16][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][13]_i_1 
       (.I0(\cal_tmp[15]_carry__2_n_6 ),
        .I1(\cal_tmp[15]_carry__3_n_0 ),
        .I2(\loop[14].remd_tmp_reg_n_0_[15][12] ),
        .O(\loop[15].remd_tmp[16][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][14]_i_1 
       (.I0(\cal_tmp[15]_carry__2_n_5 ),
        .I1(\cal_tmp[15]_carry__3_n_0 ),
        .I2(\loop[14].remd_tmp_reg_n_0_[15][13] ),
        .O(\loop[15].remd_tmp[16][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][15]_i_1 
       (.I0(\cal_tmp[15]_carry__2_n_4 ),
        .I1(\cal_tmp[15]_carry__3_n_0 ),
        .I2(\loop[14].remd_tmp_reg_n_0_[15][14] ),
        .O(\loop[15].remd_tmp[16][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][16]_i_1 
       (.I0(\cal_tmp[15]_carry__3_n_7 ),
        .I1(\cal_tmp[15]_carry__3_n_0 ),
        .I2(\loop[14].remd_tmp_reg_n_0_[15][15] ),
        .O(\loop[15].remd_tmp[16][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][17]_i_1 
       (.I0(\cal_tmp[15]_carry__3_n_6 ),
        .I1(\cal_tmp[15]_carry__3_n_0 ),
        .I2(\loop[14].remd_tmp_reg_n_0_[15][16] ),
        .O(\loop[15].remd_tmp[16][17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][18]_i_1 
       (.I0(\cal_tmp[15]_carry__3_n_5 ),
        .I1(\cal_tmp[15]_carry__3_n_0 ),
        .I2(\loop[14].remd_tmp_reg_n_0_[15][17] ),
        .O(\loop[15].remd_tmp[16][18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][1]_i_1 
       (.I0(\cal_tmp[15]_carry_n_6 ),
        .I1(\cal_tmp[15]_carry__3_n_0 ),
        .I2(\loop[14].remd_tmp_reg_n_0_[15][0] ),
        .O(\loop[15].remd_tmp[16][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][2]_i_1 
       (.I0(\cal_tmp[15]_carry_n_5 ),
        .I1(\cal_tmp[15]_carry__3_n_0 ),
        .I2(\loop[14].remd_tmp_reg_n_0_[15][1] ),
        .O(\loop[15].remd_tmp[16][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][3]_i_1 
       (.I0(\cal_tmp[15]_carry_n_4 ),
        .I1(\cal_tmp[15]_carry__3_n_0 ),
        .I2(\loop[14].remd_tmp_reg_n_0_[15][2] ),
        .O(\loop[15].remd_tmp[16][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][4]_i_1 
       (.I0(\cal_tmp[15]_carry__0_n_7 ),
        .I1(\cal_tmp[15]_carry__3_n_0 ),
        .I2(\loop[14].remd_tmp_reg_n_0_[15][3] ),
        .O(\loop[15].remd_tmp[16][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][5]_i_1 
       (.I0(\cal_tmp[15]_carry__0_n_6 ),
        .I1(\cal_tmp[15]_carry__3_n_0 ),
        .I2(\loop[14].remd_tmp_reg_n_0_[15][4] ),
        .O(\loop[15].remd_tmp[16][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][6]_i_1 
       (.I0(\cal_tmp[15]_carry__0_n_5 ),
        .I1(\cal_tmp[15]_carry__3_n_0 ),
        .I2(\loop[14].remd_tmp_reg_n_0_[15][5] ),
        .O(\loop[15].remd_tmp[16][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][7]_i_1 
       (.I0(\cal_tmp[15]_carry__0_n_4 ),
        .I1(\cal_tmp[15]_carry__3_n_0 ),
        .I2(\loop[14].remd_tmp_reg_n_0_[15][6] ),
        .O(\loop[15].remd_tmp[16][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][8]_i_1 
       (.I0(\cal_tmp[15]_carry__1_n_7 ),
        .I1(\cal_tmp[15]_carry__3_n_0 ),
        .I2(\loop[14].remd_tmp_reg_n_0_[15][7] ),
        .O(\loop[15].remd_tmp[16][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][9]_i_1 
       (.I0(\cal_tmp[15]_carry__1_n_6 ),
        .I1(\cal_tmp[15]_carry__3_n_0 ),
        .I2(\loop[14].remd_tmp_reg_n_0_[15][8] ),
        .O(\loop[15].remd_tmp[16][9]_i_1_n_0 ));
  FDRE \loop[15].remd_tmp_reg[16][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[15].remd_tmp[16][0]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg_n_0_[16][0] ),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[15].remd_tmp[16][10]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg_n_0_[16][10] ),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[15].remd_tmp[16][11]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg_n_0_[16][11] ),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[15].remd_tmp[16][12]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg_n_0_[16][12] ),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[15].remd_tmp[16][13]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg_n_0_[16][13] ),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[15].remd_tmp[16][14]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg_n_0_[16][14] ),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[15].remd_tmp[16][15]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg_n_0_[16][15] ),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[15].remd_tmp[16][16]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg_n_0_[16][16] ),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[15].remd_tmp[16][17]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg_n_0_[16][17] ),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][18] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[15].remd_tmp[16][18]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg_n_0_[16][18] ),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[15].remd_tmp[16][1]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg_n_0_[16][1] ),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[15].remd_tmp[16][2]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg_n_0_[16][2] ),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[15].remd_tmp[16][3]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg_n_0_[16][3] ),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[15].remd_tmp[16][4]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg_n_0_[16][4] ),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[15].remd_tmp[16][5]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg_n_0_[16][5] ),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[15].remd_tmp[16][6]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg_n_0_[16][6] ),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[15].remd_tmp[16][7]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg_n_0_[16][7] ),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[15].remd_tmp[16][8]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg_n_0_[16][8] ),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[15].remd_tmp[16][9]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg_n_0_[16][9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \loop[16].remd_tmp[17][0]_i_1 
       (.I0(\cal_tmp[16]_carry__3_n_0 ),
        .I1(\cal_tmp[16]_carry_n_7 ),
        .O(\loop[16].remd_tmp[17][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][10]_i_1 
       (.I0(\cal_tmp[16]_carry__1_n_5 ),
        .I1(\cal_tmp[16]_carry__3_n_0 ),
        .I2(\loop[15].remd_tmp_reg_n_0_[16][9] ),
        .O(\loop[16].remd_tmp[17][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][11]_i_1 
       (.I0(\cal_tmp[16]_carry__1_n_4 ),
        .I1(\cal_tmp[16]_carry__3_n_0 ),
        .I2(\loop[15].remd_tmp_reg_n_0_[16][10] ),
        .O(\loop[16].remd_tmp[17][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][12]_i_1 
       (.I0(\cal_tmp[16]_carry__2_n_7 ),
        .I1(\cal_tmp[16]_carry__3_n_0 ),
        .I2(\loop[15].remd_tmp_reg_n_0_[16][11] ),
        .O(\loop[16].remd_tmp[17][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][13]_i_1 
       (.I0(\cal_tmp[16]_carry__2_n_6 ),
        .I1(\cal_tmp[16]_carry__3_n_0 ),
        .I2(\loop[15].remd_tmp_reg_n_0_[16][12] ),
        .O(\loop[16].remd_tmp[17][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][14]_i_1 
       (.I0(\cal_tmp[16]_carry__2_n_5 ),
        .I1(\cal_tmp[16]_carry__3_n_0 ),
        .I2(\loop[15].remd_tmp_reg_n_0_[16][13] ),
        .O(\loop[16].remd_tmp[17][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][15]_i_1 
       (.I0(\cal_tmp[16]_carry__2_n_4 ),
        .I1(\cal_tmp[16]_carry__3_n_0 ),
        .I2(\loop[15].remd_tmp_reg_n_0_[16][14] ),
        .O(\loop[16].remd_tmp[17][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][16]_i_1 
       (.I0(\cal_tmp[16]_carry__3_n_7 ),
        .I1(\cal_tmp[16]_carry__3_n_0 ),
        .I2(\loop[15].remd_tmp_reg_n_0_[16][15] ),
        .O(\loop[16].remd_tmp[17][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][17]_i_1 
       (.I0(\cal_tmp[16]_carry__3_n_6 ),
        .I1(\cal_tmp[16]_carry__3_n_0 ),
        .I2(\loop[15].remd_tmp_reg_n_0_[16][16] ),
        .O(\loop[16].remd_tmp[17][17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][18]_i_1 
       (.I0(\cal_tmp[16]_carry__3_n_5 ),
        .I1(\cal_tmp[16]_carry__3_n_0 ),
        .I2(\loop[15].remd_tmp_reg_n_0_[16][17] ),
        .O(\loop[16].remd_tmp[17][18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][1]_i_1 
       (.I0(\cal_tmp[16]_carry_n_6 ),
        .I1(\cal_tmp[16]_carry__3_n_0 ),
        .I2(\loop[15].remd_tmp_reg_n_0_[16][0] ),
        .O(\loop[16].remd_tmp[17][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][2]_i_1 
       (.I0(\cal_tmp[16]_carry_n_5 ),
        .I1(\cal_tmp[16]_carry__3_n_0 ),
        .I2(\loop[15].remd_tmp_reg_n_0_[16][1] ),
        .O(\loop[16].remd_tmp[17][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][3]_i_1 
       (.I0(\cal_tmp[16]_carry_n_4 ),
        .I1(\cal_tmp[16]_carry__3_n_0 ),
        .I2(\loop[15].remd_tmp_reg_n_0_[16][2] ),
        .O(\loop[16].remd_tmp[17][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][4]_i_1 
       (.I0(\cal_tmp[16]_carry__0_n_7 ),
        .I1(\cal_tmp[16]_carry__3_n_0 ),
        .I2(\loop[15].remd_tmp_reg_n_0_[16][3] ),
        .O(\loop[16].remd_tmp[17][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][5]_i_1 
       (.I0(\cal_tmp[16]_carry__0_n_6 ),
        .I1(\cal_tmp[16]_carry__3_n_0 ),
        .I2(\loop[15].remd_tmp_reg_n_0_[16][4] ),
        .O(\loop[16].remd_tmp[17][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][6]_i_1 
       (.I0(\cal_tmp[16]_carry__0_n_5 ),
        .I1(\cal_tmp[16]_carry__3_n_0 ),
        .I2(\loop[15].remd_tmp_reg_n_0_[16][5] ),
        .O(\loop[16].remd_tmp[17][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][7]_i_1 
       (.I0(\cal_tmp[16]_carry__0_n_4 ),
        .I1(\cal_tmp[16]_carry__3_n_0 ),
        .I2(\loop[15].remd_tmp_reg_n_0_[16][6] ),
        .O(\loop[16].remd_tmp[17][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][8]_i_1 
       (.I0(\cal_tmp[16]_carry__1_n_7 ),
        .I1(\cal_tmp[16]_carry__3_n_0 ),
        .I2(\loop[15].remd_tmp_reg_n_0_[16][7] ),
        .O(\loop[16].remd_tmp[17][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][9]_i_1 
       (.I0(\cal_tmp[16]_carry__1_n_6 ),
        .I1(\cal_tmp[16]_carry__3_n_0 ),
        .I2(\loop[15].remd_tmp_reg_n_0_[16][8] ),
        .O(\loop[16].remd_tmp[17][9]_i_1_n_0 ));
  FDRE \loop[16].remd_tmp_reg[17][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[16].remd_tmp[17][0]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg_n_0_[17][0] ),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[16].remd_tmp[17][10]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg_n_0_[17][10] ),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[16].remd_tmp[17][11]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg_n_0_[17][11] ),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[16].remd_tmp[17][12]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg_n_0_[17][12] ),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[16].remd_tmp[17][13]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg_n_0_[17][13] ),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[16].remd_tmp[17][14]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg_n_0_[17][14] ),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[16].remd_tmp[17][15]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg_n_0_[17][15] ),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[16].remd_tmp[17][16]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg_n_0_[17][16] ),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[16].remd_tmp[17][17]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg_n_0_[17][17] ),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][18] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[16].remd_tmp[17][18]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg_n_0_[17][18] ),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[16].remd_tmp[17][1]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg_n_0_[17][1] ),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[16].remd_tmp[17][2]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg_n_0_[17][2] ),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[16].remd_tmp[17][3]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg_n_0_[17][3] ),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[16].remd_tmp[17][4]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg_n_0_[17][4] ),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[16].remd_tmp[17][5]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg_n_0_[17][5] ),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[16].remd_tmp[17][6]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg_n_0_[17][6] ),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[16].remd_tmp[17][7]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg_n_0_[17][7] ),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[16].remd_tmp[17][8]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg_n_0_[17][8] ),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[16].remd_tmp[17][9]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg_n_0_[17][9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \loop[17].remd_tmp[18][0]_i_1 
       (.I0(\cal_tmp[17]_carry__3_n_0 ),
        .I1(\cal_tmp[17]_carry_n_7 ),
        .O(\loop[17].remd_tmp[18][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][10]_i_1 
       (.I0(\cal_tmp[17]_carry__1_n_5 ),
        .I1(\cal_tmp[17]_carry__3_n_0 ),
        .I2(\loop[16].remd_tmp_reg_n_0_[17][9] ),
        .O(\loop[17].remd_tmp[18][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][11]_i_1 
       (.I0(\cal_tmp[17]_carry__1_n_4 ),
        .I1(\cal_tmp[17]_carry__3_n_0 ),
        .I2(\loop[16].remd_tmp_reg_n_0_[17][10] ),
        .O(\loop[17].remd_tmp[18][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][12]_i_1 
       (.I0(\cal_tmp[17]_carry__2_n_7 ),
        .I1(\cal_tmp[17]_carry__3_n_0 ),
        .I2(\loop[16].remd_tmp_reg_n_0_[17][11] ),
        .O(\loop[17].remd_tmp[18][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][13]_i_1 
       (.I0(\cal_tmp[17]_carry__2_n_6 ),
        .I1(\cal_tmp[17]_carry__3_n_0 ),
        .I2(\loop[16].remd_tmp_reg_n_0_[17][12] ),
        .O(\loop[17].remd_tmp[18][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][14]_i_1 
       (.I0(\cal_tmp[17]_carry__2_n_5 ),
        .I1(\cal_tmp[17]_carry__3_n_0 ),
        .I2(\loop[16].remd_tmp_reg_n_0_[17][13] ),
        .O(\loop[17].remd_tmp[18][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][15]_i_1 
       (.I0(\cal_tmp[17]_carry__2_n_4 ),
        .I1(\cal_tmp[17]_carry__3_n_0 ),
        .I2(\loop[16].remd_tmp_reg_n_0_[17][14] ),
        .O(\loop[17].remd_tmp[18][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][16]_i_1 
       (.I0(\cal_tmp[17]_carry__3_n_7 ),
        .I1(\cal_tmp[17]_carry__3_n_0 ),
        .I2(\loop[16].remd_tmp_reg_n_0_[17][15] ),
        .O(\loop[17].remd_tmp[18][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][17]_i_1 
       (.I0(\cal_tmp[17]_carry__3_n_6 ),
        .I1(\cal_tmp[17]_carry__3_n_0 ),
        .I2(\loop[16].remd_tmp_reg_n_0_[17][16] ),
        .O(\loop[17].remd_tmp[18][17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][18]_i_1 
       (.I0(\cal_tmp[17]_carry__3_n_5 ),
        .I1(\cal_tmp[17]_carry__3_n_0 ),
        .I2(\loop[16].remd_tmp_reg_n_0_[17][17] ),
        .O(\loop[17].remd_tmp[18][18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][1]_i_1 
       (.I0(\cal_tmp[17]_carry_n_6 ),
        .I1(\cal_tmp[17]_carry__3_n_0 ),
        .I2(\loop[16].remd_tmp_reg_n_0_[17][0] ),
        .O(\loop[17].remd_tmp[18][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][2]_i_1 
       (.I0(\cal_tmp[17]_carry_n_5 ),
        .I1(\cal_tmp[17]_carry__3_n_0 ),
        .I2(\loop[16].remd_tmp_reg_n_0_[17][1] ),
        .O(\loop[17].remd_tmp[18][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][3]_i_1 
       (.I0(\cal_tmp[17]_carry_n_4 ),
        .I1(\cal_tmp[17]_carry__3_n_0 ),
        .I2(\loop[16].remd_tmp_reg_n_0_[17][2] ),
        .O(\loop[17].remd_tmp[18][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][4]_i_1 
       (.I0(\cal_tmp[17]_carry__0_n_7 ),
        .I1(\cal_tmp[17]_carry__3_n_0 ),
        .I2(\loop[16].remd_tmp_reg_n_0_[17][3] ),
        .O(\loop[17].remd_tmp[18][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][5]_i_1 
       (.I0(\cal_tmp[17]_carry__0_n_6 ),
        .I1(\cal_tmp[17]_carry__3_n_0 ),
        .I2(\loop[16].remd_tmp_reg_n_0_[17][4] ),
        .O(\loop[17].remd_tmp[18][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][6]_i_1 
       (.I0(\cal_tmp[17]_carry__0_n_5 ),
        .I1(\cal_tmp[17]_carry__3_n_0 ),
        .I2(\loop[16].remd_tmp_reg_n_0_[17][5] ),
        .O(\loop[17].remd_tmp[18][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][7]_i_1 
       (.I0(\cal_tmp[17]_carry__0_n_4 ),
        .I1(\cal_tmp[17]_carry__3_n_0 ),
        .I2(\loop[16].remd_tmp_reg_n_0_[17][6] ),
        .O(\loop[17].remd_tmp[18][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][8]_i_1 
       (.I0(\cal_tmp[17]_carry__1_n_7 ),
        .I1(\cal_tmp[17]_carry__3_n_0 ),
        .I2(\loop[16].remd_tmp_reg_n_0_[17][7] ),
        .O(\loop[17].remd_tmp[18][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][9]_i_1 
       (.I0(\cal_tmp[17]_carry__1_n_6 ),
        .I1(\cal_tmp[17]_carry__3_n_0 ),
        .I2(\loop[16].remd_tmp_reg_n_0_[17][8] ),
        .O(\loop[17].remd_tmp[18][9]_i_1_n_0 ));
  FDRE \loop[17].remd_tmp_reg[18][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[17].remd_tmp[18][0]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg_n_0_[18][0] ),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[17].remd_tmp[18][10]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg_n_0_[18][10] ),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[17].remd_tmp[18][11]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg_n_0_[18][11] ),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[17].remd_tmp[18][12]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg_n_0_[18][12] ),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[17].remd_tmp[18][13]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg_n_0_[18][13] ),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[17].remd_tmp[18][14]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg_n_0_[18][14] ),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[17].remd_tmp[18][15]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg_n_0_[18][15] ),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[17].remd_tmp[18][16]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg_n_0_[18][16] ),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[17].remd_tmp[18][17]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg_n_0_[18][17] ),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][18] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[17].remd_tmp[18][18]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg_n_0_[18][18] ),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[17].remd_tmp[18][1]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg_n_0_[18][1] ),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[17].remd_tmp[18][2]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg_n_0_[18][2] ),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[17].remd_tmp[18][3]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg_n_0_[18][3] ),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[17].remd_tmp[18][4]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg_n_0_[18][4] ),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[17].remd_tmp[18][5]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg_n_0_[18][5] ),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[17].remd_tmp[18][6]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg_n_0_[18][6] ),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[17].remd_tmp[18][7]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg_n_0_[18][7] ),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[17].remd_tmp[18][8]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg_n_0_[18][8] ),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[17].remd_tmp[18][9]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg_n_0_[18][9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \loop[18].remd_tmp[19][0]_i_1 
       (.I0(\cal_tmp[18]_carry__3_n_0 ),
        .I1(\cal_tmp[18]_carry_n_7 ),
        .O(\loop[18].remd_tmp[19][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][10]_i_1 
       (.I0(\cal_tmp[18]_carry__1_n_5 ),
        .I1(\cal_tmp[18]_carry__3_n_0 ),
        .I2(\loop[17].remd_tmp_reg_n_0_[18][9] ),
        .O(\loop[18].remd_tmp[19][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][11]_i_1 
       (.I0(\cal_tmp[18]_carry__1_n_4 ),
        .I1(\cal_tmp[18]_carry__3_n_0 ),
        .I2(\loop[17].remd_tmp_reg_n_0_[18][10] ),
        .O(\loop[18].remd_tmp[19][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][12]_i_1 
       (.I0(\cal_tmp[18]_carry__2_n_7 ),
        .I1(\cal_tmp[18]_carry__3_n_0 ),
        .I2(\loop[17].remd_tmp_reg_n_0_[18][11] ),
        .O(\loop[18].remd_tmp[19][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][13]_i_1 
       (.I0(\cal_tmp[18]_carry__2_n_6 ),
        .I1(\cal_tmp[18]_carry__3_n_0 ),
        .I2(\loop[17].remd_tmp_reg_n_0_[18][12] ),
        .O(\loop[18].remd_tmp[19][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][14]_i_1 
       (.I0(\cal_tmp[18]_carry__2_n_5 ),
        .I1(\cal_tmp[18]_carry__3_n_0 ),
        .I2(\loop[17].remd_tmp_reg_n_0_[18][13] ),
        .O(\loop[18].remd_tmp[19][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][15]_i_1 
       (.I0(\cal_tmp[18]_carry__2_n_4 ),
        .I1(\cal_tmp[18]_carry__3_n_0 ),
        .I2(\loop[17].remd_tmp_reg_n_0_[18][14] ),
        .O(\loop[18].remd_tmp[19][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][16]_i_1 
       (.I0(\cal_tmp[18]_carry__3_n_7 ),
        .I1(\cal_tmp[18]_carry__3_n_0 ),
        .I2(\loop[17].remd_tmp_reg_n_0_[18][15] ),
        .O(\loop[18].remd_tmp[19][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][17]_i_1 
       (.I0(\cal_tmp[18]_carry__3_n_6 ),
        .I1(\cal_tmp[18]_carry__3_n_0 ),
        .I2(\loop[17].remd_tmp_reg_n_0_[18][16] ),
        .O(\loop[18].remd_tmp[19][17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][18]_i_1 
       (.I0(\cal_tmp[18]_carry__3_n_5 ),
        .I1(\cal_tmp[18]_carry__3_n_0 ),
        .I2(\loop[17].remd_tmp_reg_n_0_[18][17] ),
        .O(\loop[18].remd_tmp[19][18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][1]_i_1 
       (.I0(\cal_tmp[18]_carry_n_6 ),
        .I1(\cal_tmp[18]_carry__3_n_0 ),
        .I2(\loop[17].remd_tmp_reg_n_0_[18][0] ),
        .O(\loop[18].remd_tmp[19][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][2]_i_1 
       (.I0(\cal_tmp[18]_carry_n_5 ),
        .I1(\cal_tmp[18]_carry__3_n_0 ),
        .I2(\loop[17].remd_tmp_reg_n_0_[18][1] ),
        .O(\loop[18].remd_tmp[19][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][3]_i_1 
       (.I0(\cal_tmp[18]_carry_n_4 ),
        .I1(\cal_tmp[18]_carry__3_n_0 ),
        .I2(\loop[17].remd_tmp_reg_n_0_[18][2] ),
        .O(\loop[18].remd_tmp[19][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][4]_i_1 
       (.I0(\cal_tmp[18]_carry__0_n_7 ),
        .I1(\cal_tmp[18]_carry__3_n_0 ),
        .I2(\loop[17].remd_tmp_reg_n_0_[18][3] ),
        .O(\loop[18].remd_tmp[19][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][5]_i_1 
       (.I0(\cal_tmp[18]_carry__0_n_6 ),
        .I1(\cal_tmp[18]_carry__3_n_0 ),
        .I2(\loop[17].remd_tmp_reg_n_0_[18][4] ),
        .O(\loop[18].remd_tmp[19][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][6]_i_1 
       (.I0(\cal_tmp[18]_carry__0_n_5 ),
        .I1(\cal_tmp[18]_carry__3_n_0 ),
        .I2(\loop[17].remd_tmp_reg_n_0_[18][5] ),
        .O(\loop[18].remd_tmp[19][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][7]_i_1 
       (.I0(\cal_tmp[18]_carry__0_n_4 ),
        .I1(\cal_tmp[18]_carry__3_n_0 ),
        .I2(\loop[17].remd_tmp_reg_n_0_[18][6] ),
        .O(\loop[18].remd_tmp[19][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][8]_i_1 
       (.I0(\cal_tmp[18]_carry__1_n_7 ),
        .I1(\cal_tmp[18]_carry__3_n_0 ),
        .I2(\loop[17].remd_tmp_reg_n_0_[18][7] ),
        .O(\loop[18].remd_tmp[19][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][9]_i_1 
       (.I0(\cal_tmp[18]_carry__1_n_6 ),
        .I1(\cal_tmp[18]_carry__3_n_0 ),
        .I2(\loop[17].remd_tmp_reg_n_0_[18][8] ),
        .O(\loop[18].remd_tmp[19][9]_i_1_n_0 ));
  FDRE \loop[18].remd_tmp_reg[19][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[18].remd_tmp[19][0]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_0 [0]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[18].remd_tmp[19][10]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_0 [10]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[18].remd_tmp[19][11]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_0 [11]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[18].remd_tmp[19][12]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_0 [12]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[18].remd_tmp[19][13]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_0 [13]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[18].remd_tmp[19][14]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_0 [14]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[18].remd_tmp[19][15]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_0 [15]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[18].remd_tmp[19][16]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_0 [16]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[18].remd_tmp[19][17]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_0 [17]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][18] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[18].remd_tmp[19][18]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_0 [18]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[18].remd_tmp[19][1]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_0 [1]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[18].remd_tmp[19][2]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_0 [2]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[18].remd_tmp[19][3]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_0 [3]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[18].remd_tmp[19][4]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_0 [4]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[18].remd_tmp[19][5]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_0 [5]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[18].remd_tmp[19][6]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_0 [6]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[18].remd_tmp[19][7]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_0 [7]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[18].remd_tmp[19][8]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_0 [8]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[18].remd_tmp[19][9]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_0 [9]),
        .R(1'b0));
  FDRE \loop[19].dividend_tmp_reg[20][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\cal_tmp[19]_carry__3_n_0 ),
        .Q(\loop[19].dividend_tmp_reg[20]_1 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U99/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20] " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U99/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20][10]_srl11 " *) 
  SRL16E \loop[19].dividend_tmp_reg[20][10]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\cal_tmp[9]_carry__3_n_2 ),
        .Q(\quot_reg[10]__0 ));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U99/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20] " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U99/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20][11]_srl12 " *) 
  SRL16E \loop[19].dividend_tmp_reg[20][11]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\loop[19].dividend_tmp_reg[20][11]_srl12_i_1_n_3 ),
        .Q(\quot_reg[11]__0 ));
  CARRY4 \loop[19].dividend_tmp_reg[20][11]_srl12_i_1 
       (.CI(\cal_tmp[8]_carry__2_n_0 ),
        .CO({\NLW_loop[19].dividend_tmp_reg[20][11]_srl12_i_1_CO_UNCONNECTED [3:1],\loop[19].dividend_tmp_reg[20][11]_srl12_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_loop[19].dividend_tmp_reg[20][11]_srl12_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U99/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20] " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U99/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20][12]_srl13 " *) 
  SRL16E \loop[19].dividend_tmp_reg[20][12]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\cal_tmp[7]_carry__2_n_0 ),
        .Q(\quot_reg[12]__0 ));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U99/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20] " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U99/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20][13]_srl14 " *) 
  SRL16E \loop[19].dividend_tmp_reg[20][13]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\cal_tmp[6]_carry__2_n_1 ),
        .Q(\quot_reg[13]__0 ));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U99/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20] " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U99/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20][14]_srl15 " *) 
  SRL16E \loop[19].dividend_tmp_reg[20][14]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\cal_tmp[5]_carry__2_n_2 ),
        .Q(\quot_reg[14]__0 ));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U99/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20] " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U99/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20][15]_srl16 " *) 
  SRL16E \loop[19].dividend_tmp_reg[20][15]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\loop[19].dividend_tmp_reg[20][15]_srl16_i_1_n_3 ),
        .Q(\quot_reg[15]__0 ));
  CARRY4 \loop[19].dividend_tmp_reg[20][15]_srl16_i_1 
       (.CI(\cal_tmp[4]_carry__1_n_0 ),
        .CO({\NLW_loop[19].dividend_tmp_reg[20][15]_srl16_i_1_CO_UNCONNECTED [3:1],\loop[19].dividend_tmp_reg[20][15]_srl16_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_loop[19].dividend_tmp_reg[20][15]_srl16_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U99/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20] " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U99/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20][16]_srl17 " *) 
  SRLC32E \loop[19].dividend_tmp_reg[20][16]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\cal_tmp[3]_carry__1_n_0 ),
        .Q(\quot_reg[16]__0 ),
        .Q31(\NLW_loop[19].dividend_tmp_reg[20][16]_srl17_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U99/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20] " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U99/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20][17]_srl18 " *) 
  SRLC32E \loop[19].dividend_tmp_reg[20][17]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\cal_tmp[2]_carry__1_n_1 ),
        .Q(\quot_reg[17]__0 ),
        .Q31(\NLW_loop[19].dividend_tmp_reg[20][17]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U99/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20] " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U99/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20][18]_srl19 " *) 
  SRLC32E \loop[19].dividend_tmp_reg[20][18]_srl19 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b0}),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\cal_tmp[1]_carry__1_n_2 ),
        .Q(\quot_reg[18]__0 ),
        .Q31(\NLW_loop[19].dividend_tmp_reg[20][18]_srl19_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U99/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20] " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U99/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20][19]_srl20 " *) 
  SRLC32E \loop[19].dividend_tmp_reg[20][19]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(p_2_out),
        .Q(\quot_reg[19]__0 ),
        .Q31(\NLW_loop[19].dividend_tmp_reg[20][19]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U99/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20] " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U99/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20][1]_srl2 " *) 
  SRL16E \loop[19].dividend_tmp_reg[20][1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\cal_tmp[18]_carry__3_n_0 ),
        .Q(\quot_reg[1]__0 ));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U99/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20] " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U99/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20][2]_srl3 " *) 
  SRL16E \loop[19].dividend_tmp_reg[20][2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\cal_tmp[17]_carry__3_n_0 ),
        .Q(\quot_reg[2]__0 ));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U99/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20] " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U99/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20][3]_srl4 " *) 
  SRL16E \loop[19].dividend_tmp_reg[20][3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\cal_tmp[16]_carry__3_n_0 ),
        .Q(\quot_reg[3]__0 ));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U99/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20] " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U99/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20][4]_srl5 " *) 
  SRL16E \loop[19].dividend_tmp_reg[20][4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\cal_tmp[15]_carry__3_n_0 ),
        .Q(\quot_reg[4]__0 ));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U99/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20] " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U99/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20][5]_srl6 " *) 
  SRL16E \loop[19].dividend_tmp_reg[20][5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\cal_tmp[14]_carry__3_n_0 ),
        .Q(\quot_reg[5]__0 ));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U99/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20] " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U99/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20][6]_srl7 " *) 
  SRL16E \loop[19].dividend_tmp_reg[20][6]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\cal_tmp[13]_carry__3_n_0 ),
        .Q(\quot_reg[6]__0 ));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U99/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20] " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U99/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20][7]_srl8 " *) 
  SRL16E \loop[19].dividend_tmp_reg[20][7]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\cal_tmp[12]_carry__3_n_0 ),
        .Q(\quot_reg[7]__0 ));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U99/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20] " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U99/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20][8]_srl9 " *) 
  SRL16E \loop[19].dividend_tmp_reg[20][8]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\cal_tmp[11]_carry__3_n_0 ),
        .Q(\quot_reg[8]__0 ));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U99/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20] " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U99/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20][9]_srl10 " *) 
  SRL16E \loop[19].dividend_tmp_reg[20][9]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\cal_tmp[10]_carry__3_n_1 ),
        .Q(\quot_reg[9]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \loop[1].remd_tmp[2][0]_i_1 
       (.I0(\cal_tmp[1]_carry__1_n_2 ),
        .I1(\cal_tmp[1]_carry_n_7 ),
        .O(\loop[1].remd_tmp[2][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][1]_i_1 
       (.I0(\cal_tmp[1]_carry_n_6 ),
        .I1(\cal_tmp[1]_carry__1_n_2 ),
        .I2(\loop[0].remd_tmp_reg_n_0_[1][0] ),
        .O(\loop[1].remd_tmp[2][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][2]_i_1 
       (.I0(\cal_tmp[1]_carry_n_5 ),
        .I1(\cal_tmp[1]_carry__1_n_2 ),
        .I2(\loop[0].remd_tmp_reg_n_0_[1][1] ),
        .O(\loop[1].remd_tmp[2][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][3]_i_1 
       (.I0(\cal_tmp[1]_carry_n_4 ),
        .I1(\cal_tmp[1]_carry__1_n_2 ),
        .I2(\loop[0].remd_tmp_reg_n_0_[1][2] ),
        .O(\loop[1].remd_tmp[2][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][4]_i_1 
       (.I0(\cal_tmp[1]_carry__0_n_7 ),
        .I1(\cal_tmp[1]_carry__1_n_2 ),
        .I2(\loop[0].remd_tmp_reg_n_0_[1][3] ),
        .O(\loop[1].remd_tmp[2][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][5]_i_1 
       (.I0(\cal_tmp[1]_carry__0_n_6 ),
        .I1(\cal_tmp[1]_carry__1_n_2 ),
        .I2(\loop[0].remd_tmp_reg_n_0_[1][4] ),
        .O(\loop[1].remd_tmp[2][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][6]_i_1 
       (.I0(\cal_tmp[1]_carry__0_n_5 ),
        .I1(\cal_tmp[1]_carry__1_n_2 ),
        .I2(\loop[0].remd_tmp_reg_n_0_[1][5] ),
        .O(\loop[1].remd_tmp[2][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][7]_i_1 
       (.I0(\cal_tmp[1]_carry__0_n_4 ),
        .I1(\cal_tmp[1]_carry__1_n_2 ),
        .I2(\loop[0].remd_tmp_reg_n_0_[1][6] ),
        .O(\loop[1].remd_tmp[2][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][8]_i_1 
       (.I0(\cal_tmp[1]_carry__1_n_7 ),
        .I1(\cal_tmp[1]_carry__1_n_2 ),
        .I2(\loop[0].remd_tmp_reg_n_0_[1][7] ),
        .O(\loop[1].remd_tmp[2][8]_i_1_n_0 ));
  FDRE \loop[1].remd_tmp_reg[2][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[1].remd_tmp[2][0]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg_n_0_[2][0] ),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[1].remd_tmp[2][1]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg_n_0_[2][1] ),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[1].remd_tmp[2][2]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg_n_0_[2][2] ),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[1].remd_tmp[2][3]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg_n_0_[2][3] ),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[1].remd_tmp[2][4]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg_n_0_[2][4] ),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[1].remd_tmp[2][5]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg_n_0_[2][5] ),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[1].remd_tmp[2][6]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg_n_0_[2][6] ),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[1].remd_tmp[2][7]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg_n_0_[2][7] ),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[1].remd_tmp[2][8]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg_n_0_[2][8] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \loop[2].remd_tmp[3][0]_i_1 
       (.I0(\cal_tmp[2]_carry__1_n_1 ),
        .I1(\cal_tmp[2]_carry_n_7 ),
        .O(\loop[2].remd_tmp[3][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][1]_i_1 
       (.I0(\cal_tmp[2]_carry_n_6 ),
        .I1(\cal_tmp[2]_carry__1_n_1 ),
        .I2(\loop[1].remd_tmp_reg_n_0_[2][0] ),
        .O(\loop[2].remd_tmp[3][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][2]_i_1 
       (.I0(\cal_tmp[2]_carry_n_5 ),
        .I1(\cal_tmp[2]_carry__1_n_1 ),
        .I2(\loop[1].remd_tmp_reg_n_0_[2][1] ),
        .O(\loop[2].remd_tmp[3][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][3]_i_1 
       (.I0(\cal_tmp[2]_carry_n_4 ),
        .I1(\cal_tmp[2]_carry__1_n_1 ),
        .I2(\loop[1].remd_tmp_reg_n_0_[2][2] ),
        .O(\loop[2].remd_tmp[3][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][4]_i_1 
       (.I0(\cal_tmp[2]_carry__0_n_7 ),
        .I1(\cal_tmp[2]_carry__1_n_1 ),
        .I2(\loop[1].remd_tmp_reg_n_0_[2][3] ),
        .O(\loop[2].remd_tmp[3][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][5]_i_1 
       (.I0(\cal_tmp[2]_carry__0_n_6 ),
        .I1(\cal_tmp[2]_carry__1_n_1 ),
        .I2(\loop[1].remd_tmp_reg_n_0_[2][4] ),
        .O(\loop[2].remd_tmp[3][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][6]_i_1 
       (.I0(\cal_tmp[2]_carry__0_n_5 ),
        .I1(\cal_tmp[2]_carry__1_n_1 ),
        .I2(\loop[1].remd_tmp_reg_n_0_[2][5] ),
        .O(\loop[2].remd_tmp[3][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][7]_i_1 
       (.I0(\cal_tmp[2]_carry__0_n_4 ),
        .I1(\cal_tmp[2]_carry__1_n_1 ),
        .I2(\loop[1].remd_tmp_reg_n_0_[2][6] ),
        .O(\loop[2].remd_tmp[3][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][8]_i_1 
       (.I0(\cal_tmp[2]_carry__1_n_7 ),
        .I1(\cal_tmp[2]_carry__1_n_1 ),
        .I2(\loop[1].remd_tmp_reg_n_0_[2][7] ),
        .O(\loop[2].remd_tmp[3][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][9]_i_1 
       (.I0(\cal_tmp[2]_carry__1_n_6 ),
        .I1(\cal_tmp[2]_carry__1_n_1 ),
        .I2(\loop[1].remd_tmp_reg_n_0_[2][8] ),
        .O(\loop[2].remd_tmp[3][9]_i_1_n_0 ));
  FDRE \loop[2].remd_tmp_reg[3][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[2].remd_tmp[3][0]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg_n_0_[3][0] ),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[2].remd_tmp[3][1]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg_n_0_[3][1] ),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[2].remd_tmp[3][2]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg_n_0_[3][2] ),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[2].remd_tmp[3][3]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg_n_0_[3][3] ),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[2].remd_tmp[3][4]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg_n_0_[3][4] ),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[2].remd_tmp[3][5]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg_n_0_[3][5] ),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[2].remd_tmp[3][6]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg_n_0_[3][6] ),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[2].remd_tmp[3][7]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg_n_0_[3][7] ),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[2].remd_tmp[3][8]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg_n_0_[3][8] ),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[2].remd_tmp[3][9]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg_n_0_[3][9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \loop[3].remd_tmp[4][0]_i_1 
       (.I0(\cal_tmp[3]_carry__1_n_0 ),
        .I1(\cal_tmp[3]_carry_n_7 ),
        .O(\loop[3].remd_tmp[4][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][10]_i_1 
       (.I0(\cal_tmp[3]_carry__1_n_5 ),
        .I1(\cal_tmp[3]_carry__1_n_0 ),
        .I2(\loop[2].remd_tmp_reg_n_0_[3][9] ),
        .O(\loop[3].remd_tmp[4][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][1]_i_1 
       (.I0(\cal_tmp[3]_carry_n_6 ),
        .I1(\cal_tmp[3]_carry__1_n_0 ),
        .I2(\loop[2].remd_tmp_reg_n_0_[3][0] ),
        .O(\loop[3].remd_tmp[4][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][2]_i_1 
       (.I0(\cal_tmp[3]_carry_n_5 ),
        .I1(\cal_tmp[3]_carry__1_n_0 ),
        .I2(\loop[2].remd_tmp_reg_n_0_[3][1] ),
        .O(\loop[3].remd_tmp[4][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][3]_i_1 
       (.I0(\cal_tmp[3]_carry_n_4 ),
        .I1(\cal_tmp[3]_carry__1_n_0 ),
        .I2(\loop[2].remd_tmp_reg_n_0_[3][2] ),
        .O(\loop[3].remd_tmp[4][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][4]_i_1 
       (.I0(\cal_tmp[3]_carry__0_n_7 ),
        .I1(\cal_tmp[3]_carry__1_n_0 ),
        .I2(\loop[2].remd_tmp_reg_n_0_[3][3] ),
        .O(\loop[3].remd_tmp[4][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][5]_i_1 
       (.I0(\cal_tmp[3]_carry__0_n_6 ),
        .I1(\cal_tmp[3]_carry__1_n_0 ),
        .I2(\loop[2].remd_tmp_reg_n_0_[3][4] ),
        .O(\loop[3].remd_tmp[4][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][6]_i_1 
       (.I0(\cal_tmp[3]_carry__0_n_5 ),
        .I1(\cal_tmp[3]_carry__1_n_0 ),
        .I2(\loop[2].remd_tmp_reg_n_0_[3][5] ),
        .O(\loop[3].remd_tmp[4][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][7]_i_1 
       (.I0(\cal_tmp[3]_carry__0_n_4 ),
        .I1(\cal_tmp[3]_carry__1_n_0 ),
        .I2(\loop[2].remd_tmp_reg_n_0_[3][6] ),
        .O(\loop[3].remd_tmp[4][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][8]_i_1 
       (.I0(\cal_tmp[3]_carry__1_n_7 ),
        .I1(\cal_tmp[3]_carry__1_n_0 ),
        .I2(\loop[2].remd_tmp_reg_n_0_[3][7] ),
        .O(\loop[3].remd_tmp[4][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][9]_i_1 
       (.I0(\cal_tmp[3]_carry__1_n_6 ),
        .I1(\cal_tmp[3]_carry__1_n_0 ),
        .I2(\loop[2].remd_tmp_reg_n_0_[3][8] ),
        .O(\loop[3].remd_tmp[4][9]_i_1_n_0 ));
  FDRE \loop[3].remd_tmp_reg[4][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[3].remd_tmp[4][0]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg_n_0_[4][0] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[3].remd_tmp[4][10]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg_n_0_[4][10] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[3].remd_tmp[4][1]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg_n_0_[4][1] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[3].remd_tmp[4][2]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg_n_0_[4][2] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[3].remd_tmp[4][3]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg_n_0_[4][3] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[3].remd_tmp[4][4]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg_n_0_[4][4] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[3].remd_tmp[4][5]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg_n_0_[4][5] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[3].remd_tmp[4][6]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg_n_0_[4][6] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[3].remd_tmp[4][7]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg_n_0_[4][7] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[3].remd_tmp[4][8]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg_n_0_[4][8] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[3].remd_tmp[4][9]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg_n_0_[4][9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \loop[4].remd_tmp[5][0]_i_1 
       (.I0(\loop[19].dividend_tmp_reg[20][15]_srl16_i_1_n_3 ),
        .I1(\cal_tmp[4]_carry_n_7 ),
        .O(\loop[4].remd_tmp[5][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][10]_i_1 
       (.I0(\cal_tmp[4]_carry__1_n_5 ),
        .I1(\loop[19].dividend_tmp_reg[20][15]_srl16_i_1_n_3 ),
        .I2(\loop[3].remd_tmp_reg_n_0_[4][9] ),
        .O(\loop[4].remd_tmp[5][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][11]_i_1 
       (.I0(\cal_tmp[4]_carry__1_n_4 ),
        .I1(\loop[19].dividend_tmp_reg[20][15]_srl16_i_1_n_3 ),
        .I2(\loop[3].remd_tmp_reg_n_0_[4][10] ),
        .O(\loop[4].remd_tmp[5][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][1]_i_1 
       (.I0(\cal_tmp[4]_carry_n_6 ),
        .I1(\loop[19].dividend_tmp_reg[20][15]_srl16_i_1_n_3 ),
        .I2(\loop[3].remd_tmp_reg_n_0_[4][0] ),
        .O(\loop[4].remd_tmp[5][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][2]_i_1 
       (.I0(\cal_tmp[4]_carry_n_5 ),
        .I1(\loop[19].dividend_tmp_reg[20][15]_srl16_i_1_n_3 ),
        .I2(\loop[3].remd_tmp_reg_n_0_[4][1] ),
        .O(\loop[4].remd_tmp[5][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][3]_i_1 
       (.I0(\cal_tmp[4]_carry_n_4 ),
        .I1(\loop[19].dividend_tmp_reg[20][15]_srl16_i_1_n_3 ),
        .I2(\loop[3].remd_tmp_reg_n_0_[4][2] ),
        .O(\loop[4].remd_tmp[5][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][4]_i_1 
       (.I0(\cal_tmp[4]_carry__0_n_7 ),
        .I1(\loop[19].dividend_tmp_reg[20][15]_srl16_i_1_n_3 ),
        .I2(\loop[3].remd_tmp_reg_n_0_[4][3] ),
        .O(\loop[4].remd_tmp[5][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][5]_i_1 
       (.I0(\cal_tmp[4]_carry__0_n_6 ),
        .I1(\loop[19].dividend_tmp_reg[20][15]_srl16_i_1_n_3 ),
        .I2(\loop[3].remd_tmp_reg_n_0_[4][4] ),
        .O(\loop[4].remd_tmp[5][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][6]_i_1 
       (.I0(\cal_tmp[4]_carry__0_n_5 ),
        .I1(\loop[19].dividend_tmp_reg[20][15]_srl16_i_1_n_3 ),
        .I2(\loop[3].remd_tmp_reg_n_0_[4][5] ),
        .O(\loop[4].remd_tmp[5][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][7]_i_1 
       (.I0(\cal_tmp[4]_carry__0_n_4 ),
        .I1(\loop[19].dividend_tmp_reg[20][15]_srl16_i_1_n_3 ),
        .I2(\loop[3].remd_tmp_reg_n_0_[4][6] ),
        .O(\loop[4].remd_tmp[5][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][8]_i_1 
       (.I0(\cal_tmp[4]_carry__1_n_7 ),
        .I1(\loop[19].dividend_tmp_reg[20][15]_srl16_i_1_n_3 ),
        .I2(\loop[3].remd_tmp_reg_n_0_[4][7] ),
        .O(\loop[4].remd_tmp[5][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][9]_i_1 
       (.I0(\cal_tmp[4]_carry__1_n_6 ),
        .I1(\loop[19].dividend_tmp_reg[20][15]_srl16_i_1_n_3 ),
        .I2(\loop[3].remd_tmp_reg_n_0_[4][8] ),
        .O(\loop[4].remd_tmp[5][9]_i_1_n_0 ));
  FDRE \loop[4].remd_tmp_reg[5][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[4].remd_tmp[5][0]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg_n_0_[5][0] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[4].remd_tmp[5][10]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg_n_0_[5][10] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[4].remd_tmp[5][11]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg_n_0_[5][11] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[4].remd_tmp[5][1]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg_n_0_[5][1] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[4].remd_tmp[5][2]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg_n_0_[5][2] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[4].remd_tmp[5][3]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg_n_0_[5][3] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[4].remd_tmp[5][4]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg_n_0_[5][4] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[4].remd_tmp[5][5]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg_n_0_[5][5] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[4].remd_tmp[5][6]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg_n_0_[5][6] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[4].remd_tmp[5][7]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg_n_0_[5][7] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[4].remd_tmp[5][8]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg_n_0_[5][8] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[4].remd_tmp[5][9]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg_n_0_[5][9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \loop[5].remd_tmp[6][0]_i_1 
       (.I0(\cal_tmp[5]_carry__2_n_2 ),
        .I1(\cal_tmp[5]_carry_n_7 ),
        .O(\loop[5].remd_tmp[6][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][10]_i_1 
       (.I0(\cal_tmp[5]_carry__1_n_5 ),
        .I1(\cal_tmp[5]_carry__2_n_2 ),
        .I2(\loop[4].remd_tmp_reg_n_0_[5][9] ),
        .O(\loop[5].remd_tmp[6][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][11]_i_1 
       (.I0(\cal_tmp[5]_carry__1_n_4 ),
        .I1(\cal_tmp[5]_carry__2_n_2 ),
        .I2(\loop[4].remd_tmp_reg_n_0_[5][10] ),
        .O(\loop[5].remd_tmp[6][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][12]_i_1 
       (.I0(\cal_tmp[5]_carry__2_n_7 ),
        .I1(\cal_tmp[5]_carry__2_n_2 ),
        .I2(\loop[4].remd_tmp_reg_n_0_[5][11] ),
        .O(\loop[5].remd_tmp[6][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][1]_i_1 
       (.I0(\cal_tmp[5]_carry_n_6 ),
        .I1(\cal_tmp[5]_carry__2_n_2 ),
        .I2(\loop[4].remd_tmp_reg_n_0_[5][0] ),
        .O(\loop[5].remd_tmp[6][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][2]_i_1 
       (.I0(\cal_tmp[5]_carry_n_5 ),
        .I1(\cal_tmp[5]_carry__2_n_2 ),
        .I2(\loop[4].remd_tmp_reg_n_0_[5][1] ),
        .O(\loop[5].remd_tmp[6][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][3]_i_1 
       (.I0(\cal_tmp[5]_carry_n_4 ),
        .I1(\cal_tmp[5]_carry__2_n_2 ),
        .I2(\loop[4].remd_tmp_reg_n_0_[5][2] ),
        .O(\loop[5].remd_tmp[6][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][4]_i_1 
       (.I0(\cal_tmp[5]_carry__0_n_7 ),
        .I1(\cal_tmp[5]_carry__2_n_2 ),
        .I2(\loop[4].remd_tmp_reg_n_0_[5][3] ),
        .O(\loop[5].remd_tmp[6][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][5]_i_1 
       (.I0(\cal_tmp[5]_carry__0_n_6 ),
        .I1(\cal_tmp[5]_carry__2_n_2 ),
        .I2(\loop[4].remd_tmp_reg_n_0_[5][4] ),
        .O(\loop[5].remd_tmp[6][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][6]_i_1 
       (.I0(\cal_tmp[5]_carry__0_n_5 ),
        .I1(\cal_tmp[5]_carry__2_n_2 ),
        .I2(\loop[4].remd_tmp_reg_n_0_[5][5] ),
        .O(\loop[5].remd_tmp[6][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][7]_i_1 
       (.I0(\cal_tmp[5]_carry__0_n_4 ),
        .I1(\cal_tmp[5]_carry__2_n_2 ),
        .I2(\loop[4].remd_tmp_reg_n_0_[5][6] ),
        .O(\loop[5].remd_tmp[6][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][8]_i_1 
       (.I0(\cal_tmp[5]_carry__1_n_7 ),
        .I1(\cal_tmp[5]_carry__2_n_2 ),
        .I2(\loop[4].remd_tmp_reg_n_0_[5][7] ),
        .O(\loop[5].remd_tmp[6][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][9]_i_1 
       (.I0(\cal_tmp[5]_carry__1_n_6 ),
        .I1(\cal_tmp[5]_carry__2_n_2 ),
        .I2(\loop[4].remd_tmp_reg_n_0_[5][8] ),
        .O(\loop[5].remd_tmp[6][9]_i_1_n_0 ));
  FDRE \loop[5].remd_tmp_reg[6][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[5].remd_tmp[6][0]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg_n_0_[6][0] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[5].remd_tmp[6][10]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg_n_0_[6][10] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[5].remd_tmp[6][11]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg_n_0_[6][11] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[5].remd_tmp[6][12]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg_n_0_[6][12] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[5].remd_tmp[6][1]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg_n_0_[6][1] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[5].remd_tmp[6][2]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg_n_0_[6][2] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[5].remd_tmp[6][3]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg_n_0_[6][3] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[5].remd_tmp[6][4]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg_n_0_[6][4] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[5].remd_tmp[6][5]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg_n_0_[6][5] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[5].remd_tmp[6][6]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg_n_0_[6][6] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[5].remd_tmp[6][7]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg_n_0_[6][7] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[5].remd_tmp[6][8]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg_n_0_[6][8] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[5].remd_tmp[6][9]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg_n_0_[6][9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \loop[6].remd_tmp[7][0]_i_1 
       (.I0(\cal_tmp[6]_carry__2_n_1 ),
        .I1(\cal_tmp[6]_carry_n_7 ),
        .O(\loop[6].remd_tmp[7][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][10]_i_1 
       (.I0(\cal_tmp[6]_carry__1_n_5 ),
        .I1(\cal_tmp[6]_carry__2_n_1 ),
        .I2(\loop[5].remd_tmp_reg_n_0_[6][9] ),
        .O(\loop[6].remd_tmp[7][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][11]_i_1 
       (.I0(\cal_tmp[6]_carry__1_n_4 ),
        .I1(\cal_tmp[6]_carry__2_n_1 ),
        .I2(\loop[5].remd_tmp_reg_n_0_[6][10] ),
        .O(\loop[6].remd_tmp[7][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][12]_i_1 
       (.I0(\cal_tmp[6]_carry__2_n_7 ),
        .I1(\cal_tmp[6]_carry__2_n_1 ),
        .I2(\loop[5].remd_tmp_reg_n_0_[6][11] ),
        .O(\loop[6].remd_tmp[7][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][13]_i_1 
       (.I0(\cal_tmp[6]_carry__2_n_6 ),
        .I1(\cal_tmp[6]_carry__2_n_1 ),
        .I2(\loop[5].remd_tmp_reg_n_0_[6][12] ),
        .O(\loop[6].remd_tmp[7][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][1]_i_1 
       (.I0(\cal_tmp[6]_carry_n_6 ),
        .I1(\cal_tmp[6]_carry__2_n_1 ),
        .I2(\loop[5].remd_tmp_reg_n_0_[6][0] ),
        .O(\loop[6].remd_tmp[7][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][2]_i_1 
       (.I0(\cal_tmp[6]_carry_n_5 ),
        .I1(\cal_tmp[6]_carry__2_n_1 ),
        .I2(\loop[5].remd_tmp_reg_n_0_[6][1] ),
        .O(\loop[6].remd_tmp[7][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][3]_i_1 
       (.I0(\cal_tmp[6]_carry_n_4 ),
        .I1(\cal_tmp[6]_carry__2_n_1 ),
        .I2(\loop[5].remd_tmp_reg_n_0_[6][2] ),
        .O(\loop[6].remd_tmp[7][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][4]_i_1 
       (.I0(\cal_tmp[6]_carry__0_n_7 ),
        .I1(\cal_tmp[6]_carry__2_n_1 ),
        .I2(\loop[5].remd_tmp_reg_n_0_[6][3] ),
        .O(\loop[6].remd_tmp[7][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][5]_i_1 
       (.I0(\cal_tmp[6]_carry__0_n_6 ),
        .I1(\cal_tmp[6]_carry__2_n_1 ),
        .I2(\loop[5].remd_tmp_reg_n_0_[6][4] ),
        .O(\loop[6].remd_tmp[7][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][6]_i_1 
       (.I0(\cal_tmp[6]_carry__0_n_5 ),
        .I1(\cal_tmp[6]_carry__2_n_1 ),
        .I2(\loop[5].remd_tmp_reg_n_0_[6][5] ),
        .O(\loop[6].remd_tmp[7][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][7]_i_1 
       (.I0(\cal_tmp[6]_carry__0_n_4 ),
        .I1(\cal_tmp[6]_carry__2_n_1 ),
        .I2(\loop[5].remd_tmp_reg_n_0_[6][6] ),
        .O(\loop[6].remd_tmp[7][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][8]_i_1 
       (.I0(\cal_tmp[6]_carry__1_n_7 ),
        .I1(\cal_tmp[6]_carry__2_n_1 ),
        .I2(\loop[5].remd_tmp_reg_n_0_[6][7] ),
        .O(\loop[6].remd_tmp[7][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][9]_i_1 
       (.I0(\cal_tmp[6]_carry__1_n_6 ),
        .I1(\cal_tmp[6]_carry__2_n_1 ),
        .I2(\loop[5].remd_tmp_reg_n_0_[6][8] ),
        .O(\loop[6].remd_tmp[7][9]_i_1_n_0 ));
  FDRE \loop[6].remd_tmp_reg[7][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[6].remd_tmp[7][0]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg_n_0_[7][0] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[6].remd_tmp[7][10]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg_n_0_[7][10] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[6].remd_tmp[7][11]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg_n_0_[7][11] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[6].remd_tmp[7][12]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg_n_0_[7][12] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[6].remd_tmp[7][13]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg_n_0_[7][13] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[6].remd_tmp[7][1]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg_n_0_[7][1] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[6].remd_tmp[7][2]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg_n_0_[7][2] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[6].remd_tmp[7][3]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg_n_0_[7][3] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[6].remd_tmp[7][4]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg_n_0_[7][4] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[6].remd_tmp[7][5]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg_n_0_[7][5] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[6].remd_tmp[7][6]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg_n_0_[7][6] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[6].remd_tmp[7][7]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg_n_0_[7][7] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[6].remd_tmp[7][8]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg_n_0_[7][8] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[6].remd_tmp[7][9]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg_n_0_[7][9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \loop[7].remd_tmp[8][0]_i_1 
       (.I0(\cal_tmp[7]_carry__2_n_0 ),
        .I1(\cal_tmp[7]_carry_n_7 ),
        .O(\loop[7].remd_tmp[8][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][10]_i_1 
       (.I0(\cal_tmp[7]_carry__1_n_5 ),
        .I1(\cal_tmp[7]_carry__2_n_0 ),
        .I2(\loop[6].remd_tmp_reg_n_0_[7][9] ),
        .O(\loop[7].remd_tmp[8][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][11]_i_1 
       (.I0(\cal_tmp[7]_carry__1_n_4 ),
        .I1(\cal_tmp[7]_carry__2_n_0 ),
        .I2(\loop[6].remd_tmp_reg_n_0_[7][10] ),
        .O(\loop[7].remd_tmp[8][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][12]_i_1 
       (.I0(\cal_tmp[7]_carry__2_n_7 ),
        .I1(\cal_tmp[7]_carry__2_n_0 ),
        .I2(\loop[6].remd_tmp_reg_n_0_[7][11] ),
        .O(\loop[7].remd_tmp[8][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][13]_i_1 
       (.I0(\cal_tmp[7]_carry__2_n_6 ),
        .I1(\cal_tmp[7]_carry__2_n_0 ),
        .I2(\loop[6].remd_tmp_reg_n_0_[7][12] ),
        .O(\loop[7].remd_tmp[8][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][14]_i_1 
       (.I0(\cal_tmp[7]_carry__2_n_5 ),
        .I1(\cal_tmp[7]_carry__2_n_0 ),
        .I2(\loop[6].remd_tmp_reg_n_0_[7][13] ),
        .O(\loop[7].remd_tmp[8][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][1]_i_1 
       (.I0(\cal_tmp[7]_carry_n_6 ),
        .I1(\cal_tmp[7]_carry__2_n_0 ),
        .I2(\loop[6].remd_tmp_reg_n_0_[7][0] ),
        .O(\loop[7].remd_tmp[8][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][2]_i_1 
       (.I0(\cal_tmp[7]_carry_n_5 ),
        .I1(\cal_tmp[7]_carry__2_n_0 ),
        .I2(\loop[6].remd_tmp_reg_n_0_[7][1] ),
        .O(\loop[7].remd_tmp[8][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][3]_i_1 
       (.I0(\cal_tmp[7]_carry_n_4 ),
        .I1(\cal_tmp[7]_carry__2_n_0 ),
        .I2(\loop[6].remd_tmp_reg_n_0_[7][2] ),
        .O(\loop[7].remd_tmp[8][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][4]_i_1 
       (.I0(\cal_tmp[7]_carry__0_n_7 ),
        .I1(\cal_tmp[7]_carry__2_n_0 ),
        .I2(\loop[6].remd_tmp_reg_n_0_[7][3] ),
        .O(\loop[7].remd_tmp[8][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][5]_i_1 
       (.I0(\cal_tmp[7]_carry__0_n_6 ),
        .I1(\cal_tmp[7]_carry__2_n_0 ),
        .I2(\loop[6].remd_tmp_reg_n_0_[7][4] ),
        .O(\loop[7].remd_tmp[8][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][6]_i_1 
       (.I0(\cal_tmp[7]_carry__0_n_5 ),
        .I1(\cal_tmp[7]_carry__2_n_0 ),
        .I2(\loop[6].remd_tmp_reg_n_0_[7][5] ),
        .O(\loop[7].remd_tmp[8][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][7]_i_1 
       (.I0(\cal_tmp[7]_carry__0_n_4 ),
        .I1(\cal_tmp[7]_carry__2_n_0 ),
        .I2(\loop[6].remd_tmp_reg_n_0_[7][6] ),
        .O(\loop[7].remd_tmp[8][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][8]_i_1 
       (.I0(\cal_tmp[7]_carry__1_n_7 ),
        .I1(\cal_tmp[7]_carry__2_n_0 ),
        .I2(\loop[6].remd_tmp_reg_n_0_[7][7] ),
        .O(\loop[7].remd_tmp[8][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][9]_i_1 
       (.I0(\cal_tmp[7]_carry__1_n_6 ),
        .I1(\cal_tmp[7]_carry__2_n_0 ),
        .I2(\loop[6].remd_tmp_reg_n_0_[7][8] ),
        .O(\loop[7].remd_tmp[8][9]_i_1_n_0 ));
  FDRE \loop[7].remd_tmp_reg[8][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[7].remd_tmp[8][0]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg_n_0_[8][0] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[7].remd_tmp[8][10]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg_n_0_[8][10] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[7].remd_tmp[8][11]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg_n_0_[8][11] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[7].remd_tmp[8][12]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg_n_0_[8][12] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[7].remd_tmp[8][13]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg_n_0_[8][13] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[7].remd_tmp[8][14]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg_n_0_[8][14] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[7].remd_tmp[8][1]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg_n_0_[8][1] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[7].remd_tmp[8][2]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg_n_0_[8][2] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[7].remd_tmp[8][3]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg_n_0_[8][3] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[7].remd_tmp[8][4]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg_n_0_[8][4] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[7].remd_tmp[8][5]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg_n_0_[8][5] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[7].remd_tmp[8][6]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg_n_0_[8][6] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[7].remd_tmp[8][7]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg_n_0_[8][7] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[7].remd_tmp[8][8]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg_n_0_[8][8] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[7].remd_tmp[8][9]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg_n_0_[8][9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \loop[8].remd_tmp[9][0]_i_1 
       (.I0(\loop[19].dividend_tmp_reg[20][11]_srl12_i_1_n_3 ),
        .I1(\cal_tmp[8]_carry_n_7 ),
        .O(\loop[8].remd_tmp[9][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][10]_i_1 
       (.I0(\cal_tmp[8]_carry__1_n_5 ),
        .I1(\loop[19].dividend_tmp_reg[20][11]_srl12_i_1_n_3 ),
        .I2(\loop[7].remd_tmp_reg_n_0_[8][9] ),
        .O(\loop[8].remd_tmp[9][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][11]_i_1 
       (.I0(\cal_tmp[8]_carry__1_n_4 ),
        .I1(\loop[19].dividend_tmp_reg[20][11]_srl12_i_1_n_3 ),
        .I2(\loop[7].remd_tmp_reg_n_0_[8][10] ),
        .O(\loop[8].remd_tmp[9][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][12]_i_1 
       (.I0(\cal_tmp[8]_carry__2_n_7 ),
        .I1(\loop[19].dividend_tmp_reg[20][11]_srl12_i_1_n_3 ),
        .I2(\loop[7].remd_tmp_reg_n_0_[8][11] ),
        .O(\loop[8].remd_tmp[9][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][13]_i_1 
       (.I0(\cal_tmp[8]_carry__2_n_6 ),
        .I1(\loop[19].dividend_tmp_reg[20][11]_srl12_i_1_n_3 ),
        .I2(\loop[7].remd_tmp_reg_n_0_[8][12] ),
        .O(\loop[8].remd_tmp[9][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][14]_i_1 
       (.I0(\cal_tmp[8]_carry__2_n_5 ),
        .I1(\loop[19].dividend_tmp_reg[20][11]_srl12_i_1_n_3 ),
        .I2(\loop[7].remd_tmp_reg_n_0_[8][13] ),
        .O(\loop[8].remd_tmp[9][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][15]_i_1 
       (.I0(\cal_tmp[8]_carry__2_n_4 ),
        .I1(\loop[19].dividend_tmp_reg[20][11]_srl12_i_1_n_3 ),
        .I2(\loop[7].remd_tmp_reg_n_0_[8][14] ),
        .O(\loop[8].remd_tmp[9][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][1]_i_1 
       (.I0(\cal_tmp[8]_carry_n_6 ),
        .I1(\loop[19].dividend_tmp_reg[20][11]_srl12_i_1_n_3 ),
        .I2(\loop[7].remd_tmp_reg_n_0_[8][0] ),
        .O(\loop[8].remd_tmp[9][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][2]_i_1 
       (.I0(\cal_tmp[8]_carry_n_5 ),
        .I1(\loop[19].dividend_tmp_reg[20][11]_srl12_i_1_n_3 ),
        .I2(\loop[7].remd_tmp_reg_n_0_[8][1] ),
        .O(\loop[8].remd_tmp[9][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][3]_i_1 
       (.I0(\cal_tmp[8]_carry_n_4 ),
        .I1(\loop[19].dividend_tmp_reg[20][11]_srl12_i_1_n_3 ),
        .I2(\loop[7].remd_tmp_reg_n_0_[8][2] ),
        .O(\loop[8].remd_tmp[9][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][4]_i_1 
       (.I0(\cal_tmp[8]_carry__0_n_7 ),
        .I1(\loop[19].dividend_tmp_reg[20][11]_srl12_i_1_n_3 ),
        .I2(\loop[7].remd_tmp_reg_n_0_[8][3] ),
        .O(\loop[8].remd_tmp[9][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][5]_i_1 
       (.I0(\cal_tmp[8]_carry__0_n_6 ),
        .I1(\loop[19].dividend_tmp_reg[20][11]_srl12_i_1_n_3 ),
        .I2(\loop[7].remd_tmp_reg_n_0_[8][4] ),
        .O(\loop[8].remd_tmp[9][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][6]_i_1 
       (.I0(\cal_tmp[8]_carry__0_n_5 ),
        .I1(\loop[19].dividend_tmp_reg[20][11]_srl12_i_1_n_3 ),
        .I2(\loop[7].remd_tmp_reg_n_0_[8][5] ),
        .O(\loop[8].remd_tmp[9][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][7]_i_1 
       (.I0(\cal_tmp[8]_carry__0_n_4 ),
        .I1(\loop[19].dividend_tmp_reg[20][11]_srl12_i_1_n_3 ),
        .I2(\loop[7].remd_tmp_reg_n_0_[8][6] ),
        .O(\loop[8].remd_tmp[9][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][8]_i_1 
       (.I0(\cal_tmp[8]_carry__1_n_7 ),
        .I1(\loop[19].dividend_tmp_reg[20][11]_srl12_i_1_n_3 ),
        .I2(\loop[7].remd_tmp_reg_n_0_[8][7] ),
        .O(\loop[8].remd_tmp[9][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][9]_i_1 
       (.I0(\cal_tmp[8]_carry__1_n_6 ),
        .I1(\loop[19].dividend_tmp_reg[20][11]_srl12_i_1_n_3 ),
        .I2(\loop[7].remd_tmp_reg_n_0_[8][8] ),
        .O(\loop[8].remd_tmp[9][9]_i_1_n_0 ));
  FDRE \loop[8].remd_tmp_reg[9][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[8].remd_tmp[9][0]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg_n_0_[9][0] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[8].remd_tmp[9][10]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg_n_0_[9][10] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[8].remd_tmp[9][11]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg_n_0_[9][11] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[8].remd_tmp[9][12]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg_n_0_[9][12] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[8].remd_tmp[9][13]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg_n_0_[9][13] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[8].remd_tmp[9][14]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg_n_0_[9][14] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[8].remd_tmp[9][15]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg_n_0_[9][15] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[8].remd_tmp[9][1]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg_n_0_[9][1] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[8].remd_tmp[9][2]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg_n_0_[9][2] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[8].remd_tmp[9][3]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg_n_0_[9][3] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[8].remd_tmp[9][4]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg_n_0_[9][4] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[8].remd_tmp[9][5]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg_n_0_[9][5] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[8].remd_tmp[9][6]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg_n_0_[9][6] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[8].remd_tmp[9][7]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg_n_0_[9][7] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[8].remd_tmp[9][8]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg_n_0_[9][8] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[8].remd_tmp[9][9]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg_n_0_[9][9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \loop[9].remd_tmp[10][0]_i_1 
       (.I0(\cal_tmp[9]_carry__3_n_2 ),
        .I1(\cal_tmp[9]_carry_n_7 ),
        .O(\loop[9].remd_tmp[10][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][10]_i_1 
       (.I0(\cal_tmp[9]_carry__1_n_5 ),
        .I1(\cal_tmp[9]_carry__3_n_2 ),
        .I2(\loop[8].remd_tmp_reg_n_0_[9][9] ),
        .O(\loop[9].remd_tmp[10][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][11]_i_1 
       (.I0(\cal_tmp[9]_carry__1_n_4 ),
        .I1(\cal_tmp[9]_carry__3_n_2 ),
        .I2(\loop[8].remd_tmp_reg_n_0_[9][10] ),
        .O(\loop[9].remd_tmp[10][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][12]_i_1 
       (.I0(\cal_tmp[9]_carry__2_n_7 ),
        .I1(\cal_tmp[9]_carry__3_n_2 ),
        .I2(\loop[8].remd_tmp_reg_n_0_[9][11] ),
        .O(\loop[9].remd_tmp[10][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][13]_i_1 
       (.I0(\cal_tmp[9]_carry__2_n_6 ),
        .I1(\cal_tmp[9]_carry__3_n_2 ),
        .I2(\loop[8].remd_tmp_reg_n_0_[9][12] ),
        .O(\loop[9].remd_tmp[10][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][14]_i_1 
       (.I0(\cal_tmp[9]_carry__2_n_5 ),
        .I1(\cal_tmp[9]_carry__3_n_2 ),
        .I2(\loop[8].remd_tmp_reg_n_0_[9][13] ),
        .O(\loop[9].remd_tmp[10][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][15]_i_1 
       (.I0(\cal_tmp[9]_carry__2_n_4 ),
        .I1(\cal_tmp[9]_carry__3_n_2 ),
        .I2(\loop[8].remd_tmp_reg_n_0_[9][14] ),
        .O(\loop[9].remd_tmp[10][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][16]_i_1 
       (.I0(\cal_tmp[9]_carry__3_n_7 ),
        .I1(\cal_tmp[9]_carry__3_n_2 ),
        .I2(\loop[8].remd_tmp_reg_n_0_[9][15] ),
        .O(\loop[9].remd_tmp[10][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][1]_i_1 
       (.I0(\cal_tmp[9]_carry_n_6 ),
        .I1(\cal_tmp[9]_carry__3_n_2 ),
        .I2(\loop[8].remd_tmp_reg_n_0_[9][0] ),
        .O(\loop[9].remd_tmp[10][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][2]_i_1 
       (.I0(\cal_tmp[9]_carry_n_5 ),
        .I1(\cal_tmp[9]_carry__3_n_2 ),
        .I2(\loop[8].remd_tmp_reg_n_0_[9][1] ),
        .O(\loop[9].remd_tmp[10][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][3]_i_1 
       (.I0(\cal_tmp[9]_carry_n_4 ),
        .I1(\cal_tmp[9]_carry__3_n_2 ),
        .I2(\loop[8].remd_tmp_reg_n_0_[9][2] ),
        .O(\loop[9].remd_tmp[10][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][4]_i_1 
       (.I0(\cal_tmp[9]_carry__0_n_7 ),
        .I1(\cal_tmp[9]_carry__3_n_2 ),
        .I2(\loop[8].remd_tmp_reg_n_0_[9][3] ),
        .O(\loop[9].remd_tmp[10][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][5]_i_1 
       (.I0(\cal_tmp[9]_carry__0_n_6 ),
        .I1(\cal_tmp[9]_carry__3_n_2 ),
        .I2(\loop[8].remd_tmp_reg_n_0_[9][4] ),
        .O(\loop[9].remd_tmp[10][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][6]_i_1 
       (.I0(\cal_tmp[9]_carry__0_n_5 ),
        .I1(\cal_tmp[9]_carry__3_n_2 ),
        .I2(\loop[8].remd_tmp_reg_n_0_[9][5] ),
        .O(\loop[9].remd_tmp[10][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][7]_i_1 
       (.I0(\cal_tmp[9]_carry__0_n_4 ),
        .I1(\cal_tmp[9]_carry__3_n_2 ),
        .I2(\loop[8].remd_tmp_reg_n_0_[9][6] ),
        .O(\loop[9].remd_tmp[10][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][8]_i_1 
       (.I0(\cal_tmp[9]_carry__1_n_7 ),
        .I1(\cal_tmp[9]_carry__3_n_2 ),
        .I2(\loop[8].remd_tmp_reg_n_0_[9][7] ),
        .O(\loop[9].remd_tmp[10][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][9]_i_1 
       (.I0(\cal_tmp[9]_carry__1_n_6 ),
        .I1(\cal_tmp[9]_carry__3_n_2 ),
        .I2(\loop[8].remd_tmp_reg_n_0_[9][8] ),
        .O(\loop[9].remd_tmp[10][9]_i_1_n_0 ));
  FDRE \loop[9].remd_tmp_reg[10][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[9].remd_tmp[10][0]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg_n_0_[10][0] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[9].remd_tmp[10][10]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg_n_0_[10][10] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[9].remd_tmp[10][11]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg_n_0_[10][11] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[9].remd_tmp[10][12]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg_n_0_[10][12] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[9].remd_tmp[10][13]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg_n_0_[10][13] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[9].remd_tmp[10][14]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg_n_0_[10][14] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[9].remd_tmp[10][15]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg_n_0_[10][15] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[9].remd_tmp[10][16]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg_n_0_[10][16] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[9].remd_tmp[10][1]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg_n_0_[10][1] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[9].remd_tmp[10][2]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg_n_0_[10][2] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[9].remd_tmp[10][3]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg_n_0_[10][3] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[9].remd_tmp[10][4]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg_n_0_[10][4] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[9].remd_tmp[10][5]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg_n_0_[10][5] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[9].remd_tmp[10][6]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg_n_0_[10][6] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[9].remd_tmp[10][7]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg_n_0_[10][7] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[9].remd_tmp[10][8]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg_n_0_[10][8] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[9].remd_tmp[10][9]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg_n_0_[10][9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "threshold2_udiv_2pcA_div_u" *) 
module m3_for_arty_a7_threshold2_0_1_threshold2_udiv_2pcA_div_u_112
   (\quot_reg[19]__0 ,
    \quot_reg[18]__0 ,
    \quot_reg[17]__0 ,
    \quot_reg[16]__0 ,
    \quot_reg[15]__0 ,
    \quot_reg[14]__0 ,
    \quot_reg[13]__0 ,
    \quot_reg[12]__0 ,
    \quot_reg[11]__0 ,
    \quot_reg[10]__0 ,
    \quot_reg[9]__0 ,
    \quot_reg[8]__0 ,
    \quot_reg[7]__0 ,
    \quot_reg[6]__0 ,
    \quot_reg[5]__0 ,
    \quot_reg[4]__0 ,
    \quot_reg[3]__0 ,
    \quot_reg[2]__0 ,
    \quot_reg[1]__0 ,
    \loop[0].divisor_tmp_reg[1][7]_0 ,
    \loop[18].divisor_tmp_reg[19]_23 ,
    \loop[19].dividend_tmp_reg[20]_3 ,
    ap_ce_reg,
    ap_clk,
    divisor0,
    p_0_in);
  output \quot_reg[19]__0 ;
  output \quot_reg[18]__0 ;
  output \quot_reg[17]__0 ;
  output \quot_reg[16]__0 ;
  output \quot_reg[15]__0 ;
  output \quot_reg[14]__0 ;
  output \quot_reg[13]__0 ;
  output \quot_reg[12]__0 ;
  output \quot_reg[11]__0 ;
  output \quot_reg[10]__0 ;
  output \quot_reg[9]__0 ;
  output \quot_reg[8]__0 ;
  output \quot_reg[7]__0 ;
  output \quot_reg[6]__0 ;
  output \quot_reg[5]__0 ;
  output \quot_reg[4]__0 ;
  output \quot_reg[3]__0 ;
  output \quot_reg[2]__0 ;
  output \quot_reg[1]__0 ;
  output [6:0]\loop[0].divisor_tmp_reg[1][7]_0 ;
  output [7:0]\loop[18].divisor_tmp_reg[19]_23 ;
  output [0:0]\loop[19].dividend_tmp_reg[20]_3 ;
  input ap_ce_reg;
  input ap_clk;
  input [7:0]divisor0;
  input [6:0]p_0_in;

  wire ap_ce_reg;
  wire ap_clk;
  wire \cal_tmp[0]_carry__0_n_2 ;
  wire \cal_tmp[0]_carry__0_n_3 ;
  wire \cal_tmp[0]_carry__0_n_5 ;
  wire \cal_tmp[0]_carry__0_n_6 ;
  wire \cal_tmp[0]_carry__0_n_7 ;
  wire \cal_tmp[0]_carry_n_0 ;
  wire \cal_tmp[0]_carry_n_1 ;
  wire \cal_tmp[0]_carry_n_2 ;
  wire \cal_tmp[0]_carry_n_3 ;
  wire \cal_tmp[0]_carry_n_4 ;
  wire \cal_tmp[0]_carry_n_5 ;
  wire \cal_tmp[0]_carry_n_6 ;
  wire \cal_tmp[0]_carry_n_7 ;
  wire \cal_tmp[10]_carry__0_i_1__0_n_0 ;
  wire \cal_tmp[10]_carry__0_i_2__0_n_0 ;
  wire \cal_tmp[10]_carry__0_i_3__0_n_0 ;
  wire \cal_tmp[10]_carry__0_i_4__0_n_0 ;
  wire \cal_tmp[10]_carry__0_n_0 ;
  wire \cal_tmp[10]_carry__0_n_1 ;
  wire \cal_tmp[10]_carry__0_n_2 ;
  wire \cal_tmp[10]_carry__0_n_3 ;
  wire \cal_tmp[10]_carry__0_n_4 ;
  wire \cal_tmp[10]_carry__0_n_5 ;
  wire \cal_tmp[10]_carry__0_n_6 ;
  wire \cal_tmp[10]_carry__0_n_7 ;
  wire \cal_tmp[10]_carry__1_i_1__0_n_0 ;
  wire \cal_tmp[10]_carry__1_i_2__0_n_0 ;
  wire \cal_tmp[10]_carry__1_i_3__0_n_0 ;
  wire \cal_tmp[10]_carry__1_i_4__0_n_0 ;
  wire \cal_tmp[10]_carry__1_n_0 ;
  wire \cal_tmp[10]_carry__1_n_1 ;
  wire \cal_tmp[10]_carry__1_n_2 ;
  wire \cal_tmp[10]_carry__1_n_3 ;
  wire \cal_tmp[10]_carry__1_n_4 ;
  wire \cal_tmp[10]_carry__1_n_5 ;
  wire \cal_tmp[10]_carry__1_n_6 ;
  wire \cal_tmp[10]_carry__1_n_7 ;
  wire \cal_tmp[10]_carry__2_i_1__0_n_0 ;
  wire \cal_tmp[10]_carry__2_i_2__0_n_0 ;
  wire \cal_tmp[10]_carry__2_i_3__0_n_0 ;
  wire \cal_tmp[10]_carry__2_i_4__0_n_0 ;
  wire \cal_tmp[10]_carry__2_n_0 ;
  wire \cal_tmp[10]_carry__2_n_1 ;
  wire \cal_tmp[10]_carry__2_n_2 ;
  wire \cal_tmp[10]_carry__2_n_3 ;
  wire \cal_tmp[10]_carry__2_n_4 ;
  wire \cal_tmp[10]_carry__2_n_5 ;
  wire \cal_tmp[10]_carry__2_n_6 ;
  wire \cal_tmp[10]_carry__2_n_7 ;
  wire \cal_tmp[10]_carry__3_i_1__0_n_0 ;
  wire \cal_tmp[10]_carry__3_i_2__0_n_0 ;
  wire \cal_tmp[10]_carry__3_n_1 ;
  wire \cal_tmp[10]_carry__3_n_3 ;
  wire \cal_tmp[10]_carry__3_n_6 ;
  wire \cal_tmp[10]_carry__3_n_7 ;
  wire \cal_tmp[10]_carry_i_1__0_n_0 ;
  wire \cal_tmp[10]_carry_i_2__0_n_0 ;
  wire \cal_tmp[10]_carry_i_3__0_n_0 ;
  wire \cal_tmp[10]_carry_i_4__0_n_0 ;
  wire \cal_tmp[10]_carry_n_0 ;
  wire \cal_tmp[10]_carry_n_1 ;
  wire \cal_tmp[10]_carry_n_2 ;
  wire \cal_tmp[10]_carry_n_3 ;
  wire \cal_tmp[10]_carry_n_4 ;
  wire \cal_tmp[10]_carry_n_5 ;
  wire \cal_tmp[10]_carry_n_6 ;
  wire \cal_tmp[10]_carry_n_7 ;
  wire \cal_tmp[11]_carry__0_i_1__0_n_0 ;
  wire \cal_tmp[11]_carry__0_i_2__0_n_0 ;
  wire \cal_tmp[11]_carry__0_i_3__0_n_0 ;
  wire \cal_tmp[11]_carry__0_i_4__0_n_0 ;
  wire \cal_tmp[11]_carry__0_n_0 ;
  wire \cal_tmp[11]_carry__0_n_1 ;
  wire \cal_tmp[11]_carry__0_n_2 ;
  wire \cal_tmp[11]_carry__0_n_3 ;
  wire \cal_tmp[11]_carry__0_n_4 ;
  wire \cal_tmp[11]_carry__0_n_5 ;
  wire \cal_tmp[11]_carry__0_n_6 ;
  wire \cal_tmp[11]_carry__0_n_7 ;
  wire \cal_tmp[11]_carry__1_i_1__0_n_0 ;
  wire \cal_tmp[11]_carry__1_i_2__0_n_0 ;
  wire \cal_tmp[11]_carry__1_i_3__0_n_0 ;
  wire \cal_tmp[11]_carry__1_i_4__0_n_0 ;
  wire \cal_tmp[11]_carry__1_n_0 ;
  wire \cal_tmp[11]_carry__1_n_1 ;
  wire \cal_tmp[11]_carry__1_n_2 ;
  wire \cal_tmp[11]_carry__1_n_3 ;
  wire \cal_tmp[11]_carry__1_n_4 ;
  wire \cal_tmp[11]_carry__1_n_5 ;
  wire \cal_tmp[11]_carry__1_n_6 ;
  wire \cal_tmp[11]_carry__1_n_7 ;
  wire \cal_tmp[11]_carry__2_i_1__0_n_0 ;
  wire \cal_tmp[11]_carry__2_i_2__0_n_0 ;
  wire \cal_tmp[11]_carry__2_i_3__0_n_0 ;
  wire \cal_tmp[11]_carry__2_i_4__0_n_0 ;
  wire \cal_tmp[11]_carry__2_n_0 ;
  wire \cal_tmp[11]_carry__2_n_1 ;
  wire \cal_tmp[11]_carry__2_n_2 ;
  wire \cal_tmp[11]_carry__2_n_3 ;
  wire \cal_tmp[11]_carry__2_n_4 ;
  wire \cal_tmp[11]_carry__2_n_5 ;
  wire \cal_tmp[11]_carry__2_n_6 ;
  wire \cal_tmp[11]_carry__2_n_7 ;
  wire \cal_tmp[11]_carry__3_i_1__0_n_0 ;
  wire \cal_tmp[11]_carry__3_i_2__0_n_0 ;
  wire \cal_tmp[11]_carry__3_i_3__0_n_0 ;
  wire \cal_tmp[11]_carry__3_n_0 ;
  wire \cal_tmp[11]_carry__3_n_2 ;
  wire \cal_tmp[11]_carry__3_n_3 ;
  wire \cal_tmp[11]_carry__3_n_5 ;
  wire \cal_tmp[11]_carry__3_n_6 ;
  wire \cal_tmp[11]_carry__3_n_7 ;
  wire \cal_tmp[11]_carry_i_1__0_n_0 ;
  wire \cal_tmp[11]_carry_i_2__0_n_0 ;
  wire \cal_tmp[11]_carry_i_3__0_n_0 ;
  wire \cal_tmp[11]_carry_i_4__0_n_0 ;
  wire \cal_tmp[11]_carry_n_0 ;
  wire \cal_tmp[11]_carry_n_1 ;
  wire \cal_tmp[11]_carry_n_2 ;
  wire \cal_tmp[11]_carry_n_3 ;
  wire \cal_tmp[11]_carry_n_4 ;
  wire \cal_tmp[11]_carry_n_5 ;
  wire \cal_tmp[11]_carry_n_6 ;
  wire \cal_tmp[11]_carry_n_7 ;
  wire \cal_tmp[12]_carry__0_i_1__0_n_0 ;
  wire \cal_tmp[12]_carry__0_i_2__0_n_0 ;
  wire \cal_tmp[12]_carry__0_i_3__0_n_0 ;
  wire \cal_tmp[12]_carry__0_i_4__0_n_0 ;
  wire \cal_tmp[12]_carry__0_n_0 ;
  wire \cal_tmp[12]_carry__0_n_1 ;
  wire \cal_tmp[12]_carry__0_n_2 ;
  wire \cal_tmp[12]_carry__0_n_3 ;
  wire \cal_tmp[12]_carry__0_n_4 ;
  wire \cal_tmp[12]_carry__0_n_5 ;
  wire \cal_tmp[12]_carry__0_n_6 ;
  wire \cal_tmp[12]_carry__0_n_7 ;
  wire \cal_tmp[12]_carry__1_i_1__0_n_0 ;
  wire \cal_tmp[12]_carry__1_i_2__0_n_0 ;
  wire \cal_tmp[12]_carry__1_i_3__0_n_0 ;
  wire \cal_tmp[12]_carry__1_i_4__0_n_0 ;
  wire \cal_tmp[12]_carry__1_n_0 ;
  wire \cal_tmp[12]_carry__1_n_1 ;
  wire \cal_tmp[12]_carry__1_n_2 ;
  wire \cal_tmp[12]_carry__1_n_3 ;
  wire \cal_tmp[12]_carry__1_n_4 ;
  wire \cal_tmp[12]_carry__1_n_5 ;
  wire \cal_tmp[12]_carry__1_n_6 ;
  wire \cal_tmp[12]_carry__1_n_7 ;
  wire \cal_tmp[12]_carry__2_i_1__0_n_0 ;
  wire \cal_tmp[12]_carry__2_i_2__0_n_0 ;
  wire \cal_tmp[12]_carry__2_i_3__0_n_0 ;
  wire \cal_tmp[12]_carry__2_i_4__0_n_0 ;
  wire \cal_tmp[12]_carry__2_n_0 ;
  wire \cal_tmp[12]_carry__2_n_1 ;
  wire \cal_tmp[12]_carry__2_n_2 ;
  wire \cal_tmp[12]_carry__2_n_3 ;
  wire \cal_tmp[12]_carry__2_n_4 ;
  wire \cal_tmp[12]_carry__2_n_5 ;
  wire \cal_tmp[12]_carry__2_n_6 ;
  wire \cal_tmp[12]_carry__2_n_7 ;
  wire \cal_tmp[12]_carry__3_i_1__0_n_0 ;
  wire \cal_tmp[12]_carry__3_i_2__0_n_0 ;
  wire \cal_tmp[12]_carry__3_i_3__0_n_0 ;
  wire \cal_tmp[12]_carry__3_i_4__0_n_0 ;
  wire \cal_tmp[12]_carry__3_n_0 ;
  wire \cal_tmp[12]_carry__3_n_1 ;
  wire \cal_tmp[12]_carry__3_n_2 ;
  wire \cal_tmp[12]_carry__3_n_3 ;
  wire \cal_tmp[12]_carry__3_n_5 ;
  wire \cal_tmp[12]_carry__3_n_6 ;
  wire \cal_tmp[12]_carry__3_n_7 ;
  wire \cal_tmp[12]_carry_i_1__0_n_0 ;
  wire \cal_tmp[12]_carry_i_2__0_n_0 ;
  wire \cal_tmp[12]_carry_i_3__0_n_0 ;
  wire \cal_tmp[12]_carry_i_4__0_n_0 ;
  wire \cal_tmp[12]_carry_n_0 ;
  wire \cal_tmp[12]_carry_n_1 ;
  wire \cal_tmp[12]_carry_n_2 ;
  wire \cal_tmp[12]_carry_n_3 ;
  wire \cal_tmp[12]_carry_n_4 ;
  wire \cal_tmp[12]_carry_n_5 ;
  wire \cal_tmp[12]_carry_n_6 ;
  wire \cal_tmp[12]_carry_n_7 ;
  wire \cal_tmp[13]_carry__0_i_1__0_n_0 ;
  wire \cal_tmp[13]_carry__0_i_2__0_n_0 ;
  wire \cal_tmp[13]_carry__0_i_3__0_n_0 ;
  wire \cal_tmp[13]_carry__0_i_4__0_n_0 ;
  wire \cal_tmp[13]_carry__0_n_0 ;
  wire \cal_tmp[13]_carry__0_n_1 ;
  wire \cal_tmp[13]_carry__0_n_2 ;
  wire \cal_tmp[13]_carry__0_n_3 ;
  wire \cal_tmp[13]_carry__0_n_4 ;
  wire \cal_tmp[13]_carry__0_n_5 ;
  wire \cal_tmp[13]_carry__0_n_6 ;
  wire \cal_tmp[13]_carry__0_n_7 ;
  wire \cal_tmp[13]_carry__1_i_1__0_n_0 ;
  wire \cal_tmp[13]_carry__1_i_2__0_n_0 ;
  wire \cal_tmp[13]_carry__1_i_3__0_n_0 ;
  wire \cal_tmp[13]_carry__1_i_4__0_n_0 ;
  wire \cal_tmp[13]_carry__1_n_0 ;
  wire \cal_tmp[13]_carry__1_n_1 ;
  wire \cal_tmp[13]_carry__1_n_2 ;
  wire \cal_tmp[13]_carry__1_n_3 ;
  wire \cal_tmp[13]_carry__1_n_4 ;
  wire \cal_tmp[13]_carry__1_n_5 ;
  wire \cal_tmp[13]_carry__1_n_6 ;
  wire \cal_tmp[13]_carry__1_n_7 ;
  wire \cal_tmp[13]_carry__2_i_1__0_n_0 ;
  wire \cal_tmp[13]_carry__2_i_2__0_n_0 ;
  wire \cal_tmp[13]_carry__2_i_3__0_n_0 ;
  wire \cal_tmp[13]_carry__2_i_4__0_n_0 ;
  wire \cal_tmp[13]_carry__2_n_0 ;
  wire \cal_tmp[13]_carry__2_n_1 ;
  wire \cal_tmp[13]_carry__2_n_2 ;
  wire \cal_tmp[13]_carry__2_n_3 ;
  wire \cal_tmp[13]_carry__2_n_4 ;
  wire \cal_tmp[13]_carry__2_n_5 ;
  wire \cal_tmp[13]_carry__2_n_6 ;
  wire \cal_tmp[13]_carry__2_n_7 ;
  wire \cal_tmp[13]_carry__3_i_1__0_n_0 ;
  wire \cal_tmp[13]_carry__3_i_2__0_n_0 ;
  wire \cal_tmp[13]_carry__3_i_3__0_n_0 ;
  wire \cal_tmp[13]_carry__3_i_4__0_n_0 ;
  wire \cal_tmp[13]_carry__3_n_0 ;
  wire \cal_tmp[13]_carry__3_n_1 ;
  wire \cal_tmp[13]_carry__3_n_2 ;
  wire \cal_tmp[13]_carry__3_n_3 ;
  wire \cal_tmp[13]_carry__3_n_5 ;
  wire \cal_tmp[13]_carry__3_n_6 ;
  wire \cal_tmp[13]_carry__3_n_7 ;
  wire \cal_tmp[13]_carry_i_1__0_n_0 ;
  wire \cal_tmp[13]_carry_i_2__0_n_0 ;
  wire \cal_tmp[13]_carry_i_3__0_n_0 ;
  wire \cal_tmp[13]_carry_i_4__0_n_0 ;
  wire \cal_tmp[13]_carry_n_0 ;
  wire \cal_tmp[13]_carry_n_1 ;
  wire \cal_tmp[13]_carry_n_2 ;
  wire \cal_tmp[13]_carry_n_3 ;
  wire \cal_tmp[13]_carry_n_4 ;
  wire \cal_tmp[13]_carry_n_5 ;
  wire \cal_tmp[13]_carry_n_6 ;
  wire \cal_tmp[13]_carry_n_7 ;
  wire \cal_tmp[14]_carry__0_i_1__0_n_0 ;
  wire \cal_tmp[14]_carry__0_i_2__0_n_0 ;
  wire \cal_tmp[14]_carry__0_i_3__0_n_0 ;
  wire \cal_tmp[14]_carry__0_i_4__0_n_0 ;
  wire \cal_tmp[14]_carry__0_n_0 ;
  wire \cal_tmp[14]_carry__0_n_1 ;
  wire \cal_tmp[14]_carry__0_n_2 ;
  wire \cal_tmp[14]_carry__0_n_3 ;
  wire \cal_tmp[14]_carry__0_n_4 ;
  wire \cal_tmp[14]_carry__0_n_5 ;
  wire \cal_tmp[14]_carry__0_n_6 ;
  wire \cal_tmp[14]_carry__0_n_7 ;
  wire \cal_tmp[14]_carry__1_i_1__0_n_0 ;
  wire \cal_tmp[14]_carry__1_i_2__0_n_0 ;
  wire \cal_tmp[14]_carry__1_i_3__0_n_0 ;
  wire \cal_tmp[14]_carry__1_i_4__0_n_0 ;
  wire \cal_tmp[14]_carry__1_n_0 ;
  wire \cal_tmp[14]_carry__1_n_1 ;
  wire \cal_tmp[14]_carry__1_n_2 ;
  wire \cal_tmp[14]_carry__1_n_3 ;
  wire \cal_tmp[14]_carry__1_n_4 ;
  wire \cal_tmp[14]_carry__1_n_5 ;
  wire \cal_tmp[14]_carry__1_n_6 ;
  wire \cal_tmp[14]_carry__1_n_7 ;
  wire \cal_tmp[14]_carry__2_i_1__0_n_0 ;
  wire \cal_tmp[14]_carry__2_i_2__0_n_0 ;
  wire \cal_tmp[14]_carry__2_i_3__0_n_0 ;
  wire \cal_tmp[14]_carry__2_i_4__0_n_0 ;
  wire \cal_tmp[14]_carry__2_n_0 ;
  wire \cal_tmp[14]_carry__2_n_1 ;
  wire \cal_tmp[14]_carry__2_n_2 ;
  wire \cal_tmp[14]_carry__2_n_3 ;
  wire \cal_tmp[14]_carry__2_n_4 ;
  wire \cal_tmp[14]_carry__2_n_5 ;
  wire \cal_tmp[14]_carry__2_n_6 ;
  wire \cal_tmp[14]_carry__2_n_7 ;
  wire \cal_tmp[14]_carry__3_i_1__0_n_0 ;
  wire \cal_tmp[14]_carry__3_i_2__0_n_0 ;
  wire \cal_tmp[14]_carry__3_i_3__0_n_0 ;
  wire \cal_tmp[14]_carry__3_i_4__0_n_0 ;
  wire \cal_tmp[14]_carry__3_n_0 ;
  wire \cal_tmp[14]_carry__3_n_1 ;
  wire \cal_tmp[14]_carry__3_n_2 ;
  wire \cal_tmp[14]_carry__3_n_3 ;
  wire \cal_tmp[14]_carry__3_n_5 ;
  wire \cal_tmp[14]_carry__3_n_6 ;
  wire \cal_tmp[14]_carry__3_n_7 ;
  wire \cal_tmp[14]_carry_i_1__0_n_0 ;
  wire \cal_tmp[14]_carry_i_2__0_n_0 ;
  wire \cal_tmp[14]_carry_i_3__0_n_0 ;
  wire \cal_tmp[14]_carry_i_4__0_n_0 ;
  wire \cal_tmp[14]_carry_n_0 ;
  wire \cal_tmp[14]_carry_n_1 ;
  wire \cal_tmp[14]_carry_n_2 ;
  wire \cal_tmp[14]_carry_n_3 ;
  wire \cal_tmp[14]_carry_n_4 ;
  wire \cal_tmp[14]_carry_n_5 ;
  wire \cal_tmp[14]_carry_n_6 ;
  wire \cal_tmp[14]_carry_n_7 ;
  wire \cal_tmp[15]_carry__0_i_1__0_n_0 ;
  wire \cal_tmp[15]_carry__0_i_2__0_n_0 ;
  wire \cal_tmp[15]_carry__0_i_3__0_n_0 ;
  wire \cal_tmp[15]_carry__0_i_4__0_n_0 ;
  wire \cal_tmp[15]_carry__0_n_0 ;
  wire \cal_tmp[15]_carry__0_n_1 ;
  wire \cal_tmp[15]_carry__0_n_2 ;
  wire \cal_tmp[15]_carry__0_n_3 ;
  wire \cal_tmp[15]_carry__0_n_4 ;
  wire \cal_tmp[15]_carry__0_n_5 ;
  wire \cal_tmp[15]_carry__0_n_6 ;
  wire \cal_tmp[15]_carry__0_n_7 ;
  wire \cal_tmp[15]_carry__1_i_1__0_n_0 ;
  wire \cal_tmp[15]_carry__1_i_2__0_n_0 ;
  wire \cal_tmp[15]_carry__1_i_3__0_n_0 ;
  wire \cal_tmp[15]_carry__1_i_4__0_n_0 ;
  wire \cal_tmp[15]_carry__1_n_0 ;
  wire \cal_tmp[15]_carry__1_n_1 ;
  wire \cal_tmp[15]_carry__1_n_2 ;
  wire \cal_tmp[15]_carry__1_n_3 ;
  wire \cal_tmp[15]_carry__1_n_4 ;
  wire \cal_tmp[15]_carry__1_n_5 ;
  wire \cal_tmp[15]_carry__1_n_6 ;
  wire \cal_tmp[15]_carry__1_n_7 ;
  wire \cal_tmp[15]_carry__2_i_1__0_n_0 ;
  wire \cal_tmp[15]_carry__2_i_2__0_n_0 ;
  wire \cal_tmp[15]_carry__2_i_3__0_n_0 ;
  wire \cal_tmp[15]_carry__2_i_4__0_n_0 ;
  wire \cal_tmp[15]_carry__2_n_0 ;
  wire \cal_tmp[15]_carry__2_n_1 ;
  wire \cal_tmp[15]_carry__2_n_2 ;
  wire \cal_tmp[15]_carry__2_n_3 ;
  wire \cal_tmp[15]_carry__2_n_4 ;
  wire \cal_tmp[15]_carry__2_n_5 ;
  wire \cal_tmp[15]_carry__2_n_6 ;
  wire \cal_tmp[15]_carry__2_n_7 ;
  wire \cal_tmp[15]_carry__3_i_1__0_n_0 ;
  wire \cal_tmp[15]_carry__3_i_2__0_n_0 ;
  wire \cal_tmp[15]_carry__3_i_3__0_n_0 ;
  wire \cal_tmp[15]_carry__3_i_4__0_n_0 ;
  wire \cal_tmp[15]_carry__3_n_0 ;
  wire \cal_tmp[15]_carry__3_n_1 ;
  wire \cal_tmp[15]_carry__3_n_2 ;
  wire \cal_tmp[15]_carry__3_n_3 ;
  wire \cal_tmp[15]_carry__3_n_5 ;
  wire \cal_tmp[15]_carry__3_n_6 ;
  wire \cal_tmp[15]_carry__3_n_7 ;
  wire \cal_tmp[15]_carry_i_1__0_n_0 ;
  wire \cal_tmp[15]_carry_i_2__0_n_0 ;
  wire \cal_tmp[15]_carry_i_3__0_n_0 ;
  wire \cal_tmp[15]_carry_i_4__0_n_0 ;
  wire \cal_tmp[15]_carry_n_0 ;
  wire \cal_tmp[15]_carry_n_1 ;
  wire \cal_tmp[15]_carry_n_2 ;
  wire \cal_tmp[15]_carry_n_3 ;
  wire \cal_tmp[15]_carry_n_4 ;
  wire \cal_tmp[15]_carry_n_5 ;
  wire \cal_tmp[15]_carry_n_6 ;
  wire \cal_tmp[15]_carry_n_7 ;
  wire \cal_tmp[16]_carry__0_i_1__0_n_0 ;
  wire \cal_tmp[16]_carry__0_i_2__0_n_0 ;
  wire \cal_tmp[16]_carry__0_i_3__0_n_0 ;
  wire \cal_tmp[16]_carry__0_i_4__0_n_0 ;
  wire \cal_tmp[16]_carry__0_n_0 ;
  wire \cal_tmp[16]_carry__0_n_1 ;
  wire \cal_tmp[16]_carry__0_n_2 ;
  wire \cal_tmp[16]_carry__0_n_3 ;
  wire \cal_tmp[16]_carry__0_n_4 ;
  wire \cal_tmp[16]_carry__0_n_5 ;
  wire \cal_tmp[16]_carry__0_n_6 ;
  wire \cal_tmp[16]_carry__0_n_7 ;
  wire \cal_tmp[16]_carry__1_i_1__0_n_0 ;
  wire \cal_tmp[16]_carry__1_i_2__0_n_0 ;
  wire \cal_tmp[16]_carry__1_i_3__0_n_0 ;
  wire \cal_tmp[16]_carry__1_i_4__0_n_0 ;
  wire \cal_tmp[16]_carry__1_n_0 ;
  wire \cal_tmp[16]_carry__1_n_1 ;
  wire \cal_tmp[16]_carry__1_n_2 ;
  wire \cal_tmp[16]_carry__1_n_3 ;
  wire \cal_tmp[16]_carry__1_n_4 ;
  wire \cal_tmp[16]_carry__1_n_5 ;
  wire \cal_tmp[16]_carry__1_n_6 ;
  wire \cal_tmp[16]_carry__1_n_7 ;
  wire \cal_tmp[16]_carry__2_i_1__0_n_0 ;
  wire \cal_tmp[16]_carry__2_i_2__0_n_0 ;
  wire \cal_tmp[16]_carry__2_i_3__0_n_0 ;
  wire \cal_tmp[16]_carry__2_i_4__0_n_0 ;
  wire \cal_tmp[16]_carry__2_n_0 ;
  wire \cal_tmp[16]_carry__2_n_1 ;
  wire \cal_tmp[16]_carry__2_n_2 ;
  wire \cal_tmp[16]_carry__2_n_3 ;
  wire \cal_tmp[16]_carry__2_n_4 ;
  wire \cal_tmp[16]_carry__2_n_5 ;
  wire \cal_tmp[16]_carry__2_n_6 ;
  wire \cal_tmp[16]_carry__2_n_7 ;
  wire \cal_tmp[16]_carry__3_i_1__0_n_0 ;
  wire \cal_tmp[16]_carry__3_i_2__0_n_0 ;
  wire \cal_tmp[16]_carry__3_i_3__0_n_0 ;
  wire \cal_tmp[16]_carry__3_i_4__0_n_0 ;
  wire \cal_tmp[16]_carry__3_n_0 ;
  wire \cal_tmp[16]_carry__3_n_1 ;
  wire \cal_tmp[16]_carry__3_n_2 ;
  wire \cal_tmp[16]_carry__3_n_3 ;
  wire \cal_tmp[16]_carry__3_n_5 ;
  wire \cal_tmp[16]_carry__3_n_6 ;
  wire \cal_tmp[16]_carry__3_n_7 ;
  wire \cal_tmp[16]_carry_i_1__0_n_0 ;
  wire \cal_tmp[16]_carry_i_2__0_n_0 ;
  wire \cal_tmp[16]_carry_i_3__0_n_0 ;
  wire \cal_tmp[16]_carry_i_4__0_n_0 ;
  wire \cal_tmp[16]_carry_n_0 ;
  wire \cal_tmp[16]_carry_n_1 ;
  wire \cal_tmp[16]_carry_n_2 ;
  wire \cal_tmp[16]_carry_n_3 ;
  wire \cal_tmp[16]_carry_n_4 ;
  wire \cal_tmp[16]_carry_n_5 ;
  wire \cal_tmp[16]_carry_n_6 ;
  wire \cal_tmp[16]_carry_n_7 ;
  wire \cal_tmp[17]_carry__0_i_1__0_n_0 ;
  wire \cal_tmp[17]_carry__0_i_2__0_n_0 ;
  wire \cal_tmp[17]_carry__0_i_3__0_n_0 ;
  wire \cal_tmp[17]_carry__0_i_4__0_n_0 ;
  wire \cal_tmp[17]_carry__0_n_0 ;
  wire \cal_tmp[17]_carry__0_n_1 ;
  wire \cal_tmp[17]_carry__0_n_2 ;
  wire \cal_tmp[17]_carry__0_n_3 ;
  wire \cal_tmp[17]_carry__0_n_4 ;
  wire \cal_tmp[17]_carry__0_n_5 ;
  wire \cal_tmp[17]_carry__0_n_6 ;
  wire \cal_tmp[17]_carry__0_n_7 ;
  wire \cal_tmp[17]_carry__1_i_1__0_n_0 ;
  wire \cal_tmp[17]_carry__1_i_2__0_n_0 ;
  wire \cal_tmp[17]_carry__1_i_3__0_n_0 ;
  wire \cal_tmp[17]_carry__1_i_4__0_n_0 ;
  wire \cal_tmp[17]_carry__1_n_0 ;
  wire \cal_tmp[17]_carry__1_n_1 ;
  wire \cal_tmp[17]_carry__1_n_2 ;
  wire \cal_tmp[17]_carry__1_n_3 ;
  wire \cal_tmp[17]_carry__1_n_4 ;
  wire \cal_tmp[17]_carry__1_n_5 ;
  wire \cal_tmp[17]_carry__1_n_6 ;
  wire \cal_tmp[17]_carry__1_n_7 ;
  wire \cal_tmp[17]_carry__2_i_1__0_n_0 ;
  wire \cal_tmp[17]_carry__2_i_2__0_n_0 ;
  wire \cal_tmp[17]_carry__2_i_3__0_n_0 ;
  wire \cal_tmp[17]_carry__2_i_4__0_n_0 ;
  wire \cal_tmp[17]_carry__2_n_0 ;
  wire \cal_tmp[17]_carry__2_n_1 ;
  wire \cal_tmp[17]_carry__2_n_2 ;
  wire \cal_tmp[17]_carry__2_n_3 ;
  wire \cal_tmp[17]_carry__2_n_4 ;
  wire \cal_tmp[17]_carry__2_n_5 ;
  wire \cal_tmp[17]_carry__2_n_6 ;
  wire \cal_tmp[17]_carry__2_n_7 ;
  wire \cal_tmp[17]_carry__3_i_1__0_n_0 ;
  wire \cal_tmp[17]_carry__3_i_2__0_n_0 ;
  wire \cal_tmp[17]_carry__3_i_3__0_n_0 ;
  wire \cal_tmp[17]_carry__3_i_4__0_n_0 ;
  wire \cal_tmp[17]_carry__3_n_0 ;
  wire \cal_tmp[17]_carry__3_n_1 ;
  wire \cal_tmp[17]_carry__3_n_2 ;
  wire \cal_tmp[17]_carry__3_n_3 ;
  wire \cal_tmp[17]_carry__3_n_5 ;
  wire \cal_tmp[17]_carry__3_n_6 ;
  wire \cal_tmp[17]_carry__3_n_7 ;
  wire \cal_tmp[17]_carry_i_1__0_n_0 ;
  wire \cal_tmp[17]_carry_i_2__0_n_0 ;
  wire \cal_tmp[17]_carry_i_3__0_n_0 ;
  wire \cal_tmp[17]_carry_i_4__0_n_0 ;
  wire \cal_tmp[17]_carry_n_0 ;
  wire \cal_tmp[17]_carry_n_1 ;
  wire \cal_tmp[17]_carry_n_2 ;
  wire \cal_tmp[17]_carry_n_3 ;
  wire \cal_tmp[17]_carry_n_4 ;
  wire \cal_tmp[17]_carry_n_5 ;
  wire \cal_tmp[17]_carry_n_6 ;
  wire \cal_tmp[17]_carry_n_7 ;
  wire \cal_tmp[18]_carry__0_i_1__0_n_0 ;
  wire \cal_tmp[18]_carry__0_i_2__0_n_0 ;
  wire \cal_tmp[18]_carry__0_i_3__0_n_0 ;
  wire \cal_tmp[18]_carry__0_i_4__0_n_0 ;
  wire \cal_tmp[18]_carry__0_n_0 ;
  wire \cal_tmp[18]_carry__0_n_1 ;
  wire \cal_tmp[18]_carry__0_n_2 ;
  wire \cal_tmp[18]_carry__0_n_3 ;
  wire \cal_tmp[18]_carry__0_n_4 ;
  wire \cal_tmp[18]_carry__0_n_5 ;
  wire \cal_tmp[18]_carry__0_n_6 ;
  wire \cal_tmp[18]_carry__0_n_7 ;
  wire \cal_tmp[18]_carry__1_i_1__0_n_0 ;
  wire \cal_tmp[18]_carry__1_i_2__0_n_0 ;
  wire \cal_tmp[18]_carry__1_i_3__0_n_0 ;
  wire \cal_tmp[18]_carry__1_i_4__0_n_0 ;
  wire \cal_tmp[18]_carry__1_n_0 ;
  wire \cal_tmp[18]_carry__1_n_1 ;
  wire \cal_tmp[18]_carry__1_n_2 ;
  wire \cal_tmp[18]_carry__1_n_3 ;
  wire \cal_tmp[18]_carry__1_n_4 ;
  wire \cal_tmp[18]_carry__1_n_5 ;
  wire \cal_tmp[18]_carry__1_n_6 ;
  wire \cal_tmp[18]_carry__1_n_7 ;
  wire \cal_tmp[18]_carry__2_i_1__0_n_0 ;
  wire \cal_tmp[18]_carry__2_i_2__0_n_0 ;
  wire \cal_tmp[18]_carry__2_i_3__0_n_0 ;
  wire \cal_tmp[18]_carry__2_i_4__0_n_0 ;
  wire \cal_tmp[18]_carry__2_n_0 ;
  wire \cal_tmp[18]_carry__2_n_1 ;
  wire \cal_tmp[18]_carry__2_n_2 ;
  wire \cal_tmp[18]_carry__2_n_3 ;
  wire \cal_tmp[18]_carry__2_n_4 ;
  wire \cal_tmp[18]_carry__2_n_5 ;
  wire \cal_tmp[18]_carry__2_n_6 ;
  wire \cal_tmp[18]_carry__2_n_7 ;
  wire \cal_tmp[18]_carry__3_i_1__0_n_0 ;
  wire \cal_tmp[18]_carry__3_i_2__0_n_0 ;
  wire \cal_tmp[18]_carry__3_i_3__0_n_0 ;
  wire \cal_tmp[18]_carry__3_i_4__0_n_0 ;
  wire \cal_tmp[18]_carry__3_n_0 ;
  wire \cal_tmp[18]_carry__3_n_1 ;
  wire \cal_tmp[18]_carry__3_n_2 ;
  wire \cal_tmp[18]_carry__3_n_3 ;
  wire \cal_tmp[18]_carry__3_n_5 ;
  wire \cal_tmp[18]_carry__3_n_6 ;
  wire \cal_tmp[18]_carry__3_n_7 ;
  wire \cal_tmp[18]_carry_i_1__0_n_0 ;
  wire \cal_tmp[18]_carry_i_2__0_n_0 ;
  wire \cal_tmp[18]_carry_i_3__0_n_0 ;
  wire \cal_tmp[18]_carry_i_4__0_n_0 ;
  wire \cal_tmp[18]_carry_n_0 ;
  wire \cal_tmp[18]_carry_n_1 ;
  wire \cal_tmp[18]_carry_n_2 ;
  wire \cal_tmp[18]_carry_n_3 ;
  wire \cal_tmp[18]_carry_n_4 ;
  wire \cal_tmp[18]_carry_n_5 ;
  wire \cal_tmp[18]_carry_n_6 ;
  wire \cal_tmp[18]_carry_n_7 ;
  wire \cal_tmp[19]_carry__0_i_1__0_n_0 ;
  wire \cal_tmp[19]_carry__0_i_2__0_n_0 ;
  wire \cal_tmp[19]_carry__0_i_3__0_n_0 ;
  wire \cal_tmp[19]_carry__0_i_4__0_n_0 ;
  wire \cal_tmp[19]_carry__0_n_0 ;
  wire \cal_tmp[19]_carry__0_n_1 ;
  wire \cal_tmp[19]_carry__0_n_2 ;
  wire \cal_tmp[19]_carry__0_n_3 ;
  wire \cal_tmp[19]_carry__1_i_1__0_n_0 ;
  wire \cal_tmp[19]_carry__1_i_2__0_n_0 ;
  wire \cal_tmp[19]_carry__1_i_3__0_n_0 ;
  wire \cal_tmp[19]_carry__1_i_4__0_n_0 ;
  wire \cal_tmp[19]_carry__1_n_0 ;
  wire \cal_tmp[19]_carry__1_n_1 ;
  wire \cal_tmp[19]_carry__1_n_2 ;
  wire \cal_tmp[19]_carry__1_n_3 ;
  wire \cal_tmp[19]_carry__2_i_1__0_n_0 ;
  wire \cal_tmp[19]_carry__2_i_2__0_n_0 ;
  wire \cal_tmp[19]_carry__2_i_3__0_n_0 ;
  wire \cal_tmp[19]_carry__2_i_4__0_n_0 ;
  wire \cal_tmp[19]_carry__2_n_0 ;
  wire \cal_tmp[19]_carry__2_n_1 ;
  wire \cal_tmp[19]_carry__2_n_2 ;
  wire \cal_tmp[19]_carry__2_n_3 ;
  wire \cal_tmp[19]_carry__3_i_1__0_n_0 ;
  wire \cal_tmp[19]_carry__3_i_2__0_n_0 ;
  wire \cal_tmp[19]_carry__3_i_3__0_n_0 ;
  wire \cal_tmp[19]_carry__3_i_4__0_n_0 ;
  wire \cal_tmp[19]_carry__3_n_0 ;
  wire \cal_tmp[19]_carry__3_n_1 ;
  wire \cal_tmp[19]_carry__3_n_2 ;
  wire \cal_tmp[19]_carry__3_n_3 ;
  wire \cal_tmp[19]_carry_i_1__0_n_0 ;
  wire \cal_tmp[19]_carry_i_2__0_n_0 ;
  wire \cal_tmp[19]_carry_i_3__0_n_0 ;
  wire \cal_tmp[19]_carry_i_4__0_n_0 ;
  wire \cal_tmp[19]_carry_n_0 ;
  wire \cal_tmp[19]_carry_n_1 ;
  wire \cal_tmp[19]_carry_n_2 ;
  wire \cal_tmp[19]_carry_n_3 ;
  wire \cal_tmp[1]_carry__0_i_1__0_n_0 ;
  wire \cal_tmp[1]_carry__0_i_2__0_n_0 ;
  wire \cal_tmp[1]_carry__0_i_3__0_n_0 ;
  wire \cal_tmp[1]_carry__0_i_4__0_n_0 ;
  wire \cal_tmp[1]_carry__0_n_0 ;
  wire \cal_tmp[1]_carry__0_n_1 ;
  wire \cal_tmp[1]_carry__0_n_2 ;
  wire \cal_tmp[1]_carry__0_n_3 ;
  wire \cal_tmp[1]_carry__0_n_4 ;
  wire \cal_tmp[1]_carry__0_n_5 ;
  wire \cal_tmp[1]_carry__0_n_6 ;
  wire \cal_tmp[1]_carry__0_n_7 ;
  wire \cal_tmp[1]_carry__1_i_1__0_n_0 ;
  wire \cal_tmp[1]_carry__1_n_2 ;
  wire \cal_tmp[1]_carry__1_n_7 ;
  wire \cal_tmp[1]_carry_i_1__0_n_0 ;
  wire \cal_tmp[1]_carry_i_2__0_n_0 ;
  wire \cal_tmp[1]_carry_i_3__0_n_0 ;
  wire \cal_tmp[1]_carry_i_4__0_n_0 ;
  wire \cal_tmp[1]_carry_n_0 ;
  wire \cal_tmp[1]_carry_n_1 ;
  wire \cal_tmp[1]_carry_n_2 ;
  wire \cal_tmp[1]_carry_n_3 ;
  wire \cal_tmp[1]_carry_n_4 ;
  wire \cal_tmp[1]_carry_n_5 ;
  wire \cal_tmp[1]_carry_n_6 ;
  wire \cal_tmp[1]_carry_n_7 ;
  wire \cal_tmp[2]_carry__0_i_1__0_n_0 ;
  wire \cal_tmp[2]_carry__0_i_2__0_n_0 ;
  wire \cal_tmp[2]_carry__0_i_3__0_n_0 ;
  wire \cal_tmp[2]_carry__0_i_4__0_n_0 ;
  wire \cal_tmp[2]_carry__0_n_0 ;
  wire \cal_tmp[2]_carry__0_n_1 ;
  wire \cal_tmp[2]_carry__0_n_2 ;
  wire \cal_tmp[2]_carry__0_n_3 ;
  wire \cal_tmp[2]_carry__0_n_4 ;
  wire \cal_tmp[2]_carry__0_n_5 ;
  wire \cal_tmp[2]_carry__0_n_6 ;
  wire \cal_tmp[2]_carry__0_n_7 ;
  wire \cal_tmp[2]_carry__1_i_1__0_n_0 ;
  wire \cal_tmp[2]_carry__1_i_2__0_n_0 ;
  wire \cal_tmp[2]_carry__1_n_1 ;
  wire \cal_tmp[2]_carry__1_n_3 ;
  wire \cal_tmp[2]_carry__1_n_6 ;
  wire \cal_tmp[2]_carry__1_n_7 ;
  wire \cal_tmp[2]_carry_i_1__0_n_0 ;
  wire \cal_tmp[2]_carry_i_2__0_n_0 ;
  wire \cal_tmp[2]_carry_i_3__0_n_0 ;
  wire \cal_tmp[2]_carry_i_4__0_n_0 ;
  wire \cal_tmp[2]_carry_n_0 ;
  wire \cal_tmp[2]_carry_n_1 ;
  wire \cal_tmp[2]_carry_n_2 ;
  wire \cal_tmp[2]_carry_n_3 ;
  wire \cal_tmp[2]_carry_n_4 ;
  wire \cal_tmp[2]_carry_n_5 ;
  wire \cal_tmp[2]_carry_n_6 ;
  wire \cal_tmp[2]_carry_n_7 ;
  wire \cal_tmp[3]_carry__0_i_1__0_n_0 ;
  wire \cal_tmp[3]_carry__0_i_2__0_n_0 ;
  wire \cal_tmp[3]_carry__0_i_3__0_n_0 ;
  wire \cal_tmp[3]_carry__0_i_4__0_n_0 ;
  wire \cal_tmp[3]_carry__0_n_0 ;
  wire \cal_tmp[3]_carry__0_n_1 ;
  wire \cal_tmp[3]_carry__0_n_2 ;
  wire \cal_tmp[3]_carry__0_n_3 ;
  wire \cal_tmp[3]_carry__0_n_4 ;
  wire \cal_tmp[3]_carry__0_n_5 ;
  wire \cal_tmp[3]_carry__0_n_6 ;
  wire \cal_tmp[3]_carry__0_n_7 ;
  wire \cal_tmp[3]_carry__1_i_1__0_n_0 ;
  wire \cal_tmp[3]_carry__1_i_2__0_n_0 ;
  wire \cal_tmp[3]_carry__1_i_3__0_n_0 ;
  wire \cal_tmp[3]_carry__1_n_0 ;
  wire \cal_tmp[3]_carry__1_n_2 ;
  wire \cal_tmp[3]_carry__1_n_3 ;
  wire \cal_tmp[3]_carry__1_n_5 ;
  wire \cal_tmp[3]_carry__1_n_6 ;
  wire \cal_tmp[3]_carry__1_n_7 ;
  wire \cal_tmp[3]_carry_i_1__0_n_0 ;
  wire \cal_tmp[3]_carry_i_2__0_n_0 ;
  wire \cal_tmp[3]_carry_i_3__0_n_0 ;
  wire \cal_tmp[3]_carry_i_4__0_n_0 ;
  wire \cal_tmp[3]_carry_n_0 ;
  wire \cal_tmp[3]_carry_n_1 ;
  wire \cal_tmp[3]_carry_n_2 ;
  wire \cal_tmp[3]_carry_n_3 ;
  wire \cal_tmp[3]_carry_n_4 ;
  wire \cal_tmp[3]_carry_n_5 ;
  wire \cal_tmp[3]_carry_n_6 ;
  wire \cal_tmp[3]_carry_n_7 ;
  wire \cal_tmp[4]_carry__0_i_1__0_n_0 ;
  wire \cal_tmp[4]_carry__0_i_2__0_n_0 ;
  wire \cal_tmp[4]_carry__0_i_3__0_n_0 ;
  wire \cal_tmp[4]_carry__0_i_4__0_n_0 ;
  wire \cal_tmp[4]_carry__0_n_0 ;
  wire \cal_tmp[4]_carry__0_n_1 ;
  wire \cal_tmp[4]_carry__0_n_2 ;
  wire \cal_tmp[4]_carry__0_n_3 ;
  wire \cal_tmp[4]_carry__0_n_4 ;
  wire \cal_tmp[4]_carry__0_n_5 ;
  wire \cal_tmp[4]_carry__0_n_6 ;
  wire \cal_tmp[4]_carry__0_n_7 ;
  wire \cal_tmp[4]_carry__1_i_1__0_n_0 ;
  wire \cal_tmp[4]_carry__1_i_2__0_n_0 ;
  wire \cal_tmp[4]_carry__1_i_3__0_n_0 ;
  wire \cal_tmp[4]_carry__1_i_4__0_n_0 ;
  wire \cal_tmp[4]_carry__1_n_0 ;
  wire \cal_tmp[4]_carry__1_n_1 ;
  wire \cal_tmp[4]_carry__1_n_2 ;
  wire \cal_tmp[4]_carry__1_n_3 ;
  wire \cal_tmp[4]_carry__1_n_4 ;
  wire \cal_tmp[4]_carry__1_n_5 ;
  wire \cal_tmp[4]_carry__1_n_6 ;
  wire \cal_tmp[4]_carry__1_n_7 ;
  wire \cal_tmp[4]_carry_i_1__0_n_0 ;
  wire \cal_tmp[4]_carry_i_2__0_n_0 ;
  wire \cal_tmp[4]_carry_i_3__0_n_0 ;
  wire \cal_tmp[4]_carry_i_4__0_n_0 ;
  wire \cal_tmp[4]_carry_n_0 ;
  wire \cal_tmp[4]_carry_n_1 ;
  wire \cal_tmp[4]_carry_n_2 ;
  wire \cal_tmp[4]_carry_n_3 ;
  wire \cal_tmp[4]_carry_n_4 ;
  wire \cal_tmp[4]_carry_n_5 ;
  wire \cal_tmp[4]_carry_n_6 ;
  wire \cal_tmp[4]_carry_n_7 ;
  wire \cal_tmp[5]_carry__0_i_1__0_n_0 ;
  wire \cal_tmp[5]_carry__0_i_2__0_n_0 ;
  wire \cal_tmp[5]_carry__0_i_3__0_n_0 ;
  wire \cal_tmp[5]_carry__0_i_4__0_n_0 ;
  wire \cal_tmp[5]_carry__0_n_0 ;
  wire \cal_tmp[5]_carry__0_n_1 ;
  wire \cal_tmp[5]_carry__0_n_2 ;
  wire \cal_tmp[5]_carry__0_n_3 ;
  wire \cal_tmp[5]_carry__0_n_4 ;
  wire \cal_tmp[5]_carry__0_n_5 ;
  wire \cal_tmp[5]_carry__0_n_6 ;
  wire \cal_tmp[5]_carry__0_n_7 ;
  wire \cal_tmp[5]_carry__1_i_1__0_n_0 ;
  wire \cal_tmp[5]_carry__1_i_2__0_n_0 ;
  wire \cal_tmp[5]_carry__1_i_3__0_n_0 ;
  wire \cal_tmp[5]_carry__1_i_4__0_n_0 ;
  wire \cal_tmp[5]_carry__1_n_0 ;
  wire \cal_tmp[5]_carry__1_n_1 ;
  wire \cal_tmp[5]_carry__1_n_2 ;
  wire \cal_tmp[5]_carry__1_n_3 ;
  wire \cal_tmp[5]_carry__1_n_4 ;
  wire \cal_tmp[5]_carry__1_n_5 ;
  wire \cal_tmp[5]_carry__1_n_6 ;
  wire \cal_tmp[5]_carry__1_n_7 ;
  wire \cal_tmp[5]_carry__2_i_1__0_n_0 ;
  wire \cal_tmp[5]_carry__2_n_2 ;
  wire \cal_tmp[5]_carry__2_n_7 ;
  wire \cal_tmp[5]_carry_i_1__0_n_0 ;
  wire \cal_tmp[5]_carry_i_2__0_n_0 ;
  wire \cal_tmp[5]_carry_i_3__0_n_0 ;
  wire \cal_tmp[5]_carry_i_4__0_n_0 ;
  wire \cal_tmp[5]_carry_n_0 ;
  wire \cal_tmp[5]_carry_n_1 ;
  wire \cal_tmp[5]_carry_n_2 ;
  wire \cal_tmp[5]_carry_n_3 ;
  wire \cal_tmp[5]_carry_n_4 ;
  wire \cal_tmp[5]_carry_n_5 ;
  wire \cal_tmp[5]_carry_n_6 ;
  wire \cal_tmp[5]_carry_n_7 ;
  wire \cal_tmp[6]_carry__0_i_1__0_n_0 ;
  wire \cal_tmp[6]_carry__0_i_2__0_n_0 ;
  wire \cal_tmp[6]_carry__0_i_3__0_n_0 ;
  wire \cal_tmp[6]_carry__0_i_4__0_n_0 ;
  wire \cal_tmp[6]_carry__0_n_0 ;
  wire \cal_tmp[6]_carry__0_n_1 ;
  wire \cal_tmp[6]_carry__0_n_2 ;
  wire \cal_tmp[6]_carry__0_n_3 ;
  wire \cal_tmp[6]_carry__0_n_4 ;
  wire \cal_tmp[6]_carry__0_n_5 ;
  wire \cal_tmp[6]_carry__0_n_6 ;
  wire \cal_tmp[6]_carry__0_n_7 ;
  wire \cal_tmp[6]_carry__1_i_1__0_n_0 ;
  wire \cal_tmp[6]_carry__1_i_2__0_n_0 ;
  wire \cal_tmp[6]_carry__1_i_3__0_n_0 ;
  wire \cal_tmp[6]_carry__1_i_4__0_n_0 ;
  wire \cal_tmp[6]_carry__1_n_0 ;
  wire \cal_tmp[6]_carry__1_n_1 ;
  wire \cal_tmp[6]_carry__1_n_2 ;
  wire \cal_tmp[6]_carry__1_n_3 ;
  wire \cal_tmp[6]_carry__1_n_4 ;
  wire \cal_tmp[6]_carry__1_n_5 ;
  wire \cal_tmp[6]_carry__1_n_6 ;
  wire \cal_tmp[6]_carry__1_n_7 ;
  wire \cal_tmp[6]_carry__2_i_1__0_n_0 ;
  wire \cal_tmp[6]_carry__2_i_2__0_n_0 ;
  wire \cal_tmp[6]_carry__2_n_1 ;
  wire \cal_tmp[6]_carry__2_n_3 ;
  wire \cal_tmp[6]_carry__2_n_6 ;
  wire \cal_tmp[6]_carry__2_n_7 ;
  wire \cal_tmp[6]_carry_i_1__0_n_0 ;
  wire \cal_tmp[6]_carry_i_2__0_n_0 ;
  wire \cal_tmp[6]_carry_i_3__0_n_0 ;
  wire \cal_tmp[6]_carry_i_4__0_n_0 ;
  wire \cal_tmp[6]_carry_n_0 ;
  wire \cal_tmp[6]_carry_n_1 ;
  wire \cal_tmp[6]_carry_n_2 ;
  wire \cal_tmp[6]_carry_n_3 ;
  wire \cal_tmp[6]_carry_n_4 ;
  wire \cal_tmp[6]_carry_n_5 ;
  wire \cal_tmp[6]_carry_n_6 ;
  wire \cal_tmp[6]_carry_n_7 ;
  wire \cal_tmp[7]_carry__0_i_1__0_n_0 ;
  wire \cal_tmp[7]_carry__0_i_2__0_n_0 ;
  wire \cal_tmp[7]_carry__0_i_3__0_n_0 ;
  wire \cal_tmp[7]_carry__0_i_4__0_n_0 ;
  wire \cal_tmp[7]_carry__0_n_0 ;
  wire \cal_tmp[7]_carry__0_n_1 ;
  wire \cal_tmp[7]_carry__0_n_2 ;
  wire \cal_tmp[7]_carry__0_n_3 ;
  wire \cal_tmp[7]_carry__0_n_4 ;
  wire \cal_tmp[7]_carry__0_n_5 ;
  wire \cal_tmp[7]_carry__0_n_6 ;
  wire \cal_tmp[7]_carry__0_n_7 ;
  wire \cal_tmp[7]_carry__1_i_1__0_n_0 ;
  wire \cal_tmp[7]_carry__1_i_2__0_n_0 ;
  wire \cal_tmp[7]_carry__1_i_3__0_n_0 ;
  wire \cal_tmp[7]_carry__1_i_4__0_n_0 ;
  wire \cal_tmp[7]_carry__1_n_0 ;
  wire \cal_tmp[7]_carry__1_n_1 ;
  wire \cal_tmp[7]_carry__1_n_2 ;
  wire \cal_tmp[7]_carry__1_n_3 ;
  wire \cal_tmp[7]_carry__1_n_4 ;
  wire \cal_tmp[7]_carry__1_n_5 ;
  wire \cal_tmp[7]_carry__1_n_6 ;
  wire \cal_tmp[7]_carry__1_n_7 ;
  wire \cal_tmp[7]_carry__2_i_1__0_n_0 ;
  wire \cal_tmp[7]_carry__2_i_2__0_n_0 ;
  wire \cal_tmp[7]_carry__2_i_3__0_n_0 ;
  wire \cal_tmp[7]_carry__2_n_0 ;
  wire \cal_tmp[7]_carry__2_n_2 ;
  wire \cal_tmp[7]_carry__2_n_3 ;
  wire \cal_tmp[7]_carry__2_n_5 ;
  wire \cal_tmp[7]_carry__2_n_6 ;
  wire \cal_tmp[7]_carry__2_n_7 ;
  wire \cal_tmp[7]_carry_i_1__0_n_0 ;
  wire \cal_tmp[7]_carry_i_2__0_n_0 ;
  wire \cal_tmp[7]_carry_i_3__0_n_0 ;
  wire \cal_tmp[7]_carry_i_4__0_n_0 ;
  wire \cal_tmp[7]_carry_n_0 ;
  wire \cal_tmp[7]_carry_n_1 ;
  wire \cal_tmp[7]_carry_n_2 ;
  wire \cal_tmp[7]_carry_n_3 ;
  wire \cal_tmp[7]_carry_n_4 ;
  wire \cal_tmp[7]_carry_n_5 ;
  wire \cal_tmp[7]_carry_n_6 ;
  wire \cal_tmp[7]_carry_n_7 ;
  wire \cal_tmp[8]_carry__0_i_1__0_n_0 ;
  wire \cal_tmp[8]_carry__0_i_2__0_n_0 ;
  wire \cal_tmp[8]_carry__0_i_3__0_n_0 ;
  wire \cal_tmp[8]_carry__0_i_4__0_n_0 ;
  wire \cal_tmp[8]_carry__0_n_0 ;
  wire \cal_tmp[8]_carry__0_n_1 ;
  wire \cal_tmp[8]_carry__0_n_2 ;
  wire \cal_tmp[8]_carry__0_n_3 ;
  wire \cal_tmp[8]_carry__0_n_4 ;
  wire \cal_tmp[8]_carry__0_n_5 ;
  wire \cal_tmp[8]_carry__0_n_6 ;
  wire \cal_tmp[8]_carry__0_n_7 ;
  wire \cal_tmp[8]_carry__1_i_1__0_n_0 ;
  wire \cal_tmp[8]_carry__1_i_2__0_n_0 ;
  wire \cal_tmp[8]_carry__1_i_3__0_n_0 ;
  wire \cal_tmp[8]_carry__1_i_4__0_n_0 ;
  wire \cal_tmp[8]_carry__1_n_0 ;
  wire \cal_tmp[8]_carry__1_n_1 ;
  wire \cal_tmp[8]_carry__1_n_2 ;
  wire \cal_tmp[8]_carry__1_n_3 ;
  wire \cal_tmp[8]_carry__1_n_4 ;
  wire \cal_tmp[8]_carry__1_n_5 ;
  wire \cal_tmp[8]_carry__1_n_6 ;
  wire \cal_tmp[8]_carry__1_n_7 ;
  wire \cal_tmp[8]_carry__2_i_1__0_n_0 ;
  wire \cal_tmp[8]_carry__2_i_2__0_n_0 ;
  wire \cal_tmp[8]_carry__2_i_3__0_n_0 ;
  wire \cal_tmp[8]_carry__2_i_4__0_n_0 ;
  wire \cal_tmp[8]_carry__2_n_0 ;
  wire \cal_tmp[8]_carry__2_n_1 ;
  wire \cal_tmp[8]_carry__2_n_2 ;
  wire \cal_tmp[8]_carry__2_n_3 ;
  wire \cal_tmp[8]_carry__2_n_4 ;
  wire \cal_tmp[8]_carry__2_n_5 ;
  wire \cal_tmp[8]_carry__2_n_6 ;
  wire \cal_tmp[8]_carry__2_n_7 ;
  wire \cal_tmp[8]_carry_i_1__0_n_0 ;
  wire \cal_tmp[8]_carry_i_2__0_n_0 ;
  wire \cal_tmp[8]_carry_i_3__0_n_0 ;
  wire \cal_tmp[8]_carry_i_4__0_n_0 ;
  wire \cal_tmp[8]_carry_n_0 ;
  wire \cal_tmp[8]_carry_n_1 ;
  wire \cal_tmp[8]_carry_n_2 ;
  wire \cal_tmp[8]_carry_n_3 ;
  wire \cal_tmp[8]_carry_n_4 ;
  wire \cal_tmp[8]_carry_n_5 ;
  wire \cal_tmp[8]_carry_n_6 ;
  wire \cal_tmp[8]_carry_n_7 ;
  wire \cal_tmp[9]_carry__0_i_1__0_n_0 ;
  wire \cal_tmp[9]_carry__0_i_2__0_n_0 ;
  wire \cal_tmp[9]_carry__0_i_3__0_n_0 ;
  wire \cal_tmp[9]_carry__0_i_4__0_n_0 ;
  wire \cal_tmp[9]_carry__0_n_0 ;
  wire \cal_tmp[9]_carry__0_n_1 ;
  wire \cal_tmp[9]_carry__0_n_2 ;
  wire \cal_tmp[9]_carry__0_n_3 ;
  wire \cal_tmp[9]_carry__0_n_4 ;
  wire \cal_tmp[9]_carry__0_n_5 ;
  wire \cal_tmp[9]_carry__0_n_6 ;
  wire \cal_tmp[9]_carry__0_n_7 ;
  wire \cal_tmp[9]_carry__1_i_1__0_n_0 ;
  wire \cal_tmp[9]_carry__1_i_2__0_n_0 ;
  wire \cal_tmp[9]_carry__1_i_3__0_n_0 ;
  wire \cal_tmp[9]_carry__1_i_4__0_n_0 ;
  wire \cal_tmp[9]_carry__1_n_0 ;
  wire \cal_tmp[9]_carry__1_n_1 ;
  wire \cal_tmp[9]_carry__1_n_2 ;
  wire \cal_tmp[9]_carry__1_n_3 ;
  wire \cal_tmp[9]_carry__1_n_4 ;
  wire \cal_tmp[9]_carry__1_n_5 ;
  wire \cal_tmp[9]_carry__1_n_6 ;
  wire \cal_tmp[9]_carry__1_n_7 ;
  wire \cal_tmp[9]_carry__2_i_1__0_n_0 ;
  wire \cal_tmp[9]_carry__2_i_2__0_n_0 ;
  wire \cal_tmp[9]_carry__2_i_3__0_n_0 ;
  wire \cal_tmp[9]_carry__2_i_4__0_n_0 ;
  wire \cal_tmp[9]_carry__2_n_0 ;
  wire \cal_tmp[9]_carry__2_n_1 ;
  wire \cal_tmp[9]_carry__2_n_2 ;
  wire \cal_tmp[9]_carry__2_n_3 ;
  wire \cal_tmp[9]_carry__2_n_4 ;
  wire \cal_tmp[9]_carry__2_n_5 ;
  wire \cal_tmp[9]_carry__2_n_6 ;
  wire \cal_tmp[9]_carry__2_n_7 ;
  wire \cal_tmp[9]_carry__3_i_1__0_n_0 ;
  wire \cal_tmp[9]_carry__3_n_2 ;
  wire \cal_tmp[9]_carry__3_n_7 ;
  wire \cal_tmp[9]_carry_i_1__0_n_0 ;
  wire \cal_tmp[9]_carry_i_2__0_n_0 ;
  wire \cal_tmp[9]_carry_i_3__0_n_0 ;
  wire \cal_tmp[9]_carry_i_4__0_n_0 ;
  wire \cal_tmp[9]_carry_n_0 ;
  wire \cal_tmp[9]_carry_n_1 ;
  wire \cal_tmp[9]_carry_n_2 ;
  wire \cal_tmp[9]_carry_n_3 ;
  wire \cal_tmp[9]_carry_n_4 ;
  wire \cal_tmp[9]_carry_n_5 ;
  wire \cal_tmp[9]_carry_n_6 ;
  wire \cal_tmp[9]_carry_n_7 ;
  wire [7:0]divisor0;
  wire [0:0]\divisor_tmp_reg[0]_4 ;
  wire [6:0]\loop[0].divisor_tmp_reg[1][7]_0 ;
  wire [7:0]\loop[0].divisor_tmp_reg[1]_5 ;
  wire \loop[0].remd_tmp[1][0]_i_1__0_n_0 ;
  wire \loop[0].remd_tmp[1][7]_i_1__0_n_0 ;
  wire \loop[0].remd_tmp_reg_n_0_[1][0] ;
  wire \loop[0].remd_tmp_reg_n_0_[1][1] ;
  wire \loop[0].remd_tmp_reg_n_0_[1][2] ;
  wire \loop[0].remd_tmp_reg_n_0_[1][3] ;
  wire \loop[0].remd_tmp_reg_n_0_[1][4] ;
  wire \loop[0].remd_tmp_reg_n_0_[1][5] ;
  wire \loop[0].remd_tmp_reg_n_0_[1][6] ;
  wire \loop[0].remd_tmp_reg_n_0_[1][7] ;
  wire [7:0]\loop[10].divisor_tmp_reg[11]_15 ;
  wire \loop[10].remd_tmp[11][0]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][10]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][11]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][12]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][13]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][14]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][15]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][16]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][17]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][1]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][2]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][3]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][4]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][5]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][6]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][7]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][8]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][9]_i_1_n_0 ;
  wire \loop[10].remd_tmp_reg_n_0_[11][0] ;
  wire \loop[10].remd_tmp_reg_n_0_[11][10] ;
  wire \loop[10].remd_tmp_reg_n_0_[11][11] ;
  wire \loop[10].remd_tmp_reg_n_0_[11][12] ;
  wire \loop[10].remd_tmp_reg_n_0_[11][13] ;
  wire \loop[10].remd_tmp_reg_n_0_[11][14] ;
  wire \loop[10].remd_tmp_reg_n_0_[11][15] ;
  wire \loop[10].remd_tmp_reg_n_0_[11][16] ;
  wire \loop[10].remd_tmp_reg_n_0_[11][17] ;
  wire \loop[10].remd_tmp_reg_n_0_[11][1] ;
  wire \loop[10].remd_tmp_reg_n_0_[11][2] ;
  wire \loop[10].remd_tmp_reg_n_0_[11][3] ;
  wire \loop[10].remd_tmp_reg_n_0_[11][4] ;
  wire \loop[10].remd_tmp_reg_n_0_[11][5] ;
  wire \loop[10].remd_tmp_reg_n_0_[11][6] ;
  wire \loop[10].remd_tmp_reg_n_0_[11][7] ;
  wire \loop[10].remd_tmp_reg_n_0_[11][8] ;
  wire \loop[10].remd_tmp_reg_n_0_[11][9] ;
  wire [7:0]\loop[11].divisor_tmp_reg[12]_16 ;
  wire \loop[11].remd_tmp[12][0]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][10]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][11]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][12]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][13]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][14]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][15]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][16]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][17]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][18]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][1]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][2]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][3]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][4]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][5]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][6]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][7]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][8]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][9]_i_1_n_0 ;
  wire \loop[11].remd_tmp_reg_n_0_[12][0] ;
  wire \loop[11].remd_tmp_reg_n_0_[12][10] ;
  wire \loop[11].remd_tmp_reg_n_0_[12][11] ;
  wire \loop[11].remd_tmp_reg_n_0_[12][12] ;
  wire \loop[11].remd_tmp_reg_n_0_[12][13] ;
  wire \loop[11].remd_tmp_reg_n_0_[12][14] ;
  wire \loop[11].remd_tmp_reg_n_0_[12][15] ;
  wire \loop[11].remd_tmp_reg_n_0_[12][16] ;
  wire \loop[11].remd_tmp_reg_n_0_[12][17] ;
  wire \loop[11].remd_tmp_reg_n_0_[12][18] ;
  wire \loop[11].remd_tmp_reg_n_0_[12][1] ;
  wire \loop[11].remd_tmp_reg_n_0_[12][2] ;
  wire \loop[11].remd_tmp_reg_n_0_[12][3] ;
  wire \loop[11].remd_tmp_reg_n_0_[12][4] ;
  wire \loop[11].remd_tmp_reg_n_0_[12][5] ;
  wire \loop[11].remd_tmp_reg_n_0_[12][6] ;
  wire \loop[11].remd_tmp_reg_n_0_[12][7] ;
  wire \loop[11].remd_tmp_reg_n_0_[12][8] ;
  wire \loop[11].remd_tmp_reg_n_0_[12][9] ;
  wire [7:0]\loop[12].divisor_tmp_reg[13]_17 ;
  wire \loop[12].remd_tmp[13][0]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][10]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][11]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][12]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][13]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][14]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][15]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][16]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][17]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][18]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][1]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][2]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][3]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][4]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][5]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][6]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][7]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][8]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][9]_i_1_n_0 ;
  wire \loop[12].remd_tmp_reg_n_0_[13][0] ;
  wire \loop[12].remd_tmp_reg_n_0_[13][10] ;
  wire \loop[12].remd_tmp_reg_n_0_[13][11] ;
  wire \loop[12].remd_tmp_reg_n_0_[13][12] ;
  wire \loop[12].remd_tmp_reg_n_0_[13][13] ;
  wire \loop[12].remd_tmp_reg_n_0_[13][14] ;
  wire \loop[12].remd_tmp_reg_n_0_[13][15] ;
  wire \loop[12].remd_tmp_reg_n_0_[13][16] ;
  wire \loop[12].remd_tmp_reg_n_0_[13][17] ;
  wire \loop[12].remd_tmp_reg_n_0_[13][18] ;
  wire \loop[12].remd_tmp_reg_n_0_[13][1] ;
  wire \loop[12].remd_tmp_reg_n_0_[13][2] ;
  wire \loop[12].remd_tmp_reg_n_0_[13][3] ;
  wire \loop[12].remd_tmp_reg_n_0_[13][4] ;
  wire \loop[12].remd_tmp_reg_n_0_[13][5] ;
  wire \loop[12].remd_tmp_reg_n_0_[13][6] ;
  wire \loop[12].remd_tmp_reg_n_0_[13][7] ;
  wire \loop[12].remd_tmp_reg_n_0_[13][8] ;
  wire \loop[12].remd_tmp_reg_n_0_[13][9] ;
  wire [7:0]\loop[13].divisor_tmp_reg[14]_18 ;
  wire \loop[13].remd_tmp[14][0]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][10]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][11]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][12]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][13]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][14]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][15]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][16]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][17]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][18]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][1]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][2]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][3]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][4]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][5]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][6]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][7]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][8]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][9]_i_1_n_0 ;
  wire \loop[13].remd_tmp_reg_n_0_[14][0] ;
  wire \loop[13].remd_tmp_reg_n_0_[14][10] ;
  wire \loop[13].remd_tmp_reg_n_0_[14][11] ;
  wire \loop[13].remd_tmp_reg_n_0_[14][12] ;
  wire \loop[13].remd_tmp_reg_n_0_[14][13] ;
  wire \loop[13].remd_tmp_reg_n_0_[14][14] ;
  wire \loop[13].remd_tmp_reg_n_0_[14][15] ;
  wire \loop[13].remd_tmp_reg_n_0_[14][16] ;
  wire \loop[13].remd_tmp_reg_n_0_[14][17] ;
  wire \loop[13].remd_tmp_reg_n_0_[14][18] ;
  wire \loop[13].remd_tmp_reg_n_0_[14][1] ;
  wire \loop[13].remd_tmp_reg_n_0_[14][2] ;
  wire \loop[13].remd_tmp_reg_n_0_[14][3] ;
  wire \loop[13].remd_tmp_reg_n_0_[14][4] ;
  wire \loop[13].remd_tmp_reg_n_0_[14][5] ;
  wire \loop[13].remd_tmp_reg_n_0_[14][6] ;
  wire \loop[13].remd_tmp_reg_n_0_[14][7] ;
  wire \loop[13].remd_tmp_reg_n_0_[14][8] ;
  wire \loop[13].remd_tmp_reg_n_0_[14][9] ;
  wire [7:0]\loop[14].divisor_tmp_reg[15]_19 ;
  wire \loop[14].remd_tmp[15][0]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][10]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][11]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][12]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][13]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][14]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][15]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][16]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][17]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][18]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][1]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][2]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][3]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][4]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][5]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][6]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][7]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][8]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][9]_i_1_n_0 ;
  wire \loop[14].remd_tmp_reg_n_0_[15][0] ;
  wire \loop[14].remd_tmp_reg_n_0_[15][10] ;
  wire \loop[14].remd_tmp_reg_n_0_[15][11] ;
  wire \loop[14].remd_tmp_reg_n_0_[15][12] ;
  wire \loop[14].remd_tmp_reg_n_0_[15][13] ;
  wire \loop[14].remd_tmp_reg_n_0_[15][14] ;
  wire \loop[14].remd_tmp_reg_n_0_[15][15] ;
  wire \loop[14].remd_tmp_reg_n_0_[15][16] ;
  wire \loop[14].remd_tmp_reg_n_0_[15][17] ;
  wire \loop[14].remd_tmp_reg_n_0_[15][18] ;
  wire \loop[14].remd_tmp_reg_n_0_[15][1] ;
  wire \loop[14].remd_tmp_reg_n_0_[15][2] ;
  wire \loop[14].remd_tmp_reg_n_0_[15][3] ;
  wire \loop[14].remd_tmp_reg_n_0_[15][4] ;
  wire \loop[14].remd_tmp_reg_n_0_[15][5] ;
  wire \loop[14].remd_tmp_reg_n_0_[15][6] ;
  wire \loop[14].remd_tmp_reg_n_0_[15][7] ;
  wire \loop[14].remd_tmp_reg_n_0_[15][8] ;
  wire \loop[14].remd_tmp_reg_n_0_[15][9] ;
  wire [7:0]\loop[15].divisor_tmp_reg[16]_20 ;
  wire \loop[15].remd_tmp[16][0]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][10]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][11]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][12]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][13]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][14]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][15]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][16]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][17]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][18]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][1]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][2]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][3]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][4]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][5]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][6]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][7]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][8]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][9]_i_1_n_0 ;
  wire \loop[15].remd_tmp_reg_n_0_[16][0] ;
  wire \loop[15].remd_tmp_reg_n_0_[16][10] ;
  wire \loop[15].remd_tmp_reg_n_0_[16][11] ;
  wire \loop[15].remd_tmp_reg_n_0_[16][12] ;
  wire \loop[15].remd_tmp_reg_n_0_[16][13] ;
  wire \loop[15].remd_tmp_reg_n_0_[16][14] ;
  wire \loop[15].remd_tmp_reg_n_0_[16][15] ;
  wire \loop[15].remd_tmp_reg_n_0_[16][16] ;
  wire \loop[15].remd_tmp_reg_n_0_[16][17] ;
  wire \loop[15].remd_tmp_reg_n_0_[16][18] ;
  wire \loop[15].remd_tmp_reg_n_0_[16][1] ;
  wire \loop[15].remd_tmp_reg_n_0_[16][2] ;
  wire \loop[15].remd_tmp_reg_n_0_[16][3] ;
  wire \loop[15].remd_tmp_reg_n_0_[16][4] ;
  wire \loop[15].remd_tmp_reg_n_0_[16][5] ;
  wire \loop[15].remd_tmp_reg_n_0_[16][6] ;
  wire \loop[15].remd_tmp_reg_n_0_[16][7] ;
  wire \loop[15].remd_tmp_reg_n_0_[16][8] ;
  wire \loop[15].remd_tmp_reg_n_0_[16][9] ;
  wire [7:0]\loop[16].divisor_tmp_reg[17]_21 ;
  wire \loop[16].remd_tmp[17][0]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][10]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][11]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][12]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][13]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][14]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][15]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][16]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][17]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][18]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][1]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][2]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][3]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][4]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][5]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][6]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][7]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][8]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][9]_i_1_n_0 ;
  wire \loop[16].remd_tmp_reg_n_0_[17][0] ;
  wire \loop[16].remd_tmp_reg_n_0_[17][10] ;
  wire \loop[16].remd_tmp_reg_n_0_[17][11] ;
  wire \loop[16].remd_tmp_reg_n_0_[17][12] ;
  wire \loop[16].remd_tmp_reg_n_0_[17][13] ;
  wire \loop[16].remd_tmp_reg_n_0_[17][14] ;
  wire \loop[16].remd_tmp_reg_n_0_[17][15] ;
  wire \loop[16].remd_tmp_reg_n_0_[17][16] ;
  wire \loop[16].remd_tmp_reg_n_0_[17][17] ;
  wire \loop[16].remd_tmp_reg_n_0_[17][18] ;
  wire \loop[16].remd_tmp_reg_n_0_[17][1] ;
  wire \loop[16].remd_tmp_reg_n_0_[17][2] ;
  wire \loop[16].remd_tmp_reg_n_0_[17][3] ;
  wire \loop[16].remd_tmp_reg_n_0_[17][4] ;
  wire \loop[16].remd_tmp_reg_n_0_[17][5] ;
  wire \loop[16].remd_tmp_reg_n_0_[17][6] ;
  wire \loop[16].remd_tmp_reg_n_0_[17][7] ;
  wire \loop[16].remd_tmp_reg_n_0_[17][8] ;
  wire \loop[16].remd_tmp_reg_n_0_[17][9] ;
  wire [7:0]\loop[17].divisor_tmp_reg[18]_22 ;
  wire \loop[17].remd_tmp[18][0]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][10]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][11]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][12]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][13]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][14]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][15]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][16]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][17]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][18]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][1]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][2]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][3]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][4]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][5]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][6]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][7]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][8]_i_1_n_0 ;
  wire \loop[17].remd_tmp[18][9]_i_1_n_0 ;
  wire \loop[17].remd_tmp_reg_n_0_[18][0] ;
  wire \loop[17].remd_tmp_reg_n_0_[18][10] ;
  wire \loop[17].remd_tmp_reg_n_0_[18][11] ;
  wire \loop[17].remd_tmp_reg_n_0_[18][12] ;
  wire \loop[17].remd_tmp_reg_n_0_[18][13] ;
  wire \loop[17].remd_tmp_reg_n_0_[18][14] ;
  wire \loop[17].remd_tmp_reg_n_0_[18][15] ;
  wire \loop[17].remd_tmp_reg_n_0_[18][16] ;
  wire \loop[17].remd_tmp_reg_n_0_[18][17] ;
  wire \loop[17].remd_tmp_reg_n_0_[18][18] ;
  wire \loop[17].remd_tmp_reg_n_0_[18][1] ;
  wire \loop[17].remd_tmp_reg_n_0_[18][2] ;
  wire \loop[17].remd_tmp_reg_n_0_[18][3] ;
  wire \loop[17].remd_tmp_reg_n_0_[18][4] ;
  wire \loop[17].remd_tmp_reg_n_0_[18][5] ;
  wire \loop[17].remd_tmp_reg_n_0_[18][6] ;
  wire \loop[17].remd_tmp_reg_n_0_[18][7] ;
  wire \loop[17].remd_tmp_reg_n_0_[18][8] ;
  wire \loop[17].remd_tmp_reg_n_0_[18][9] ;
  wire [7:0]\loop[18].divisor_tmp_reg[19]_23 ;
  wire \loop[18].remd_tmp[19][0]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][10]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][11]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][12]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][13]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][14]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][15]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][16]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][17]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][18]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][1]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][2]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][3]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][4]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][5]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][6]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][7]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][8]_i_1_n_0 ;
  wire \loop[18].remd_tmp[19][9]_i_1_n_0 ;
  wire [18:0]\loop[18].remd_tmp_reg[19]_2 ;
  wire \loop[19].dividend_tmp_reg[20][11]_srl12_i_1__0_n_3 ;
  wire \loop[19].dividend_tmp_reg[20][15]_srl16_i_1__0_n_3 ;
  wire [0:0]\loop[19].dividend_tmp_reg[20]_3 ;
  wire [7:0]\loop[1].divisor_tmp_reg[2]_6 ;
  wire \loop[1].remd_tmp[2][0]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][1]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][2]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][3]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][4]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][5]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][6]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][7]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][8]_i_1_n_0 ;
  wire \loop[1].remd_tmp_reg_n_0_[2][0] ;
  wire \loop[1].remd_tmp_reg_n_0_[2][1] ;
  wire \loop[1].remd_tmp_reg_n_0_[2][2] ;
  wire \loop[1].remd_tmp_reg_n_0_[2][3] ;
  wire \loop[1].remd_tmp_reg_n_0_[2][4] ;
  wire \loop[1].remd_tmp_reg_n_0_[2][5] ;
  wire \loop[1].remd_tmp_reg_n_0_[2][6] ;
  wire \loop[1].remd_tmp_reg_n_0_[2][7] ;
  wire \loop[1].remd_tmp_reg_n_0_[2][8] ;
  wire [7:0]\loop[2].divisor_tmp_reg[3]_7 ;
  wire \loop[2].remd_tmp[3][0]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][1]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][2]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][3]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][4]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][5]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][6]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][7]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][8]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][9]_i_1_n_0 ;
  wire \loop[2].remd_tmp_reg_n_0_[3][0] ;
  wire \loop[2].remd_tmp_reg_n_0_[3][1] ;
  wire \loop[2].remd_tmp_reg_n_0_[3][2] ;
  wire \loop[2].remd_tmp_reg_n_0_[3][3] ;
  wire \loop[2].remd_tmp_reg_n_0_[3][4] ;
  wire \loop[2].remd_tmp_reg_n_0_[3][5] ;
  wire \loop[2].remd_tmp_reg_n_0_[3][6] ;
  wire \loop[2].remd_tmp_reg_n_0_[3][7] ;
  wire \loop[2].remd_tmp_reg_n_0_[3][8] ;
  wire \loop[2].remd_tmp_reg_n_0_[3][9] ;
  wire [7:0]\loop[3].divisor_tmp_reg[4]_8 ;
  wire \loop[3].remd_tmp[4][0]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][10]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][1]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][2]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][3]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][4]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][5]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][6]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][7]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][8]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][9]_i_1_n_0 ;
  wire \loop[3].remd_tmp_reg_n_0_[4][0] ;
  wire \loop[3].remd_tmp_reg_n_0_[4][10] ;
  wire \loop[3].remd_tmp_reg_n_0_[4][1] ;
  wire \loop[3].remd_tmp_reg_n_0_[4][2] ;
  wire \loop[3].remd_tmp_reg_n_0_[4][3] ;
  wire \loop[3].remd_tmp_reg_n_0_[4][4] ;
  wire \loop[3].remd_tmp_reg_n_0_[4][5] ;
  wire \loop[3].remd_tmp_reg_n_0_[4][6] ;
  wire \loop[3].remd_tmp_reg_n_0_[4][7] ;
  wire \loop[3].remd_tmp_reg_n_0_[4][8] ;
  wire \loop[3].remd_tmp_reg_n_0_[4][9] ;
  wire [7:0]\loop[4].divisor_tmp_reg[5]_9 ;
  wire \loop[4].remd_tmp[5][0]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][10]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][11]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][1]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][2]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][3]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][4]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][5]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][6]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][7]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][8]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][9]_i_1_n_0 ;
  wire \loop[4].remd_tmp_reg_n_0_[5][0] ;
  wire \loop[4].remd_tmp_reg_n_0_[5][10] ;
  wire \loop[4].remd_tmp_reg_n_0_[5][11] ;
  wire \loop[4].remd_tmp_reg_n_0_[5][1] ;
  wire \loop[4].remd_tmp_reg_n_0_[5][2] ;
  wire \loop[4].remd_tmp_reg_n_0_[5][3] ;
  wire \loop[4].remd_tmp_reg_n_0_[5][4] ;
  wire \loop[4].remd_tmp_reg_n_0_[5][5] ;
  wire \loop[4].remd_tmp_reg_n_0_[5][6] ;
  wire \loop[4].remd_tmp_reg_n_0_[5][7] ;
  wire \loop[4].remd_tmp_reg_n_0_[5][8] ;
  wire \loop[4].remd_tmp_reg_n_0_[5][9] ;
  wire [7:0]\loop[5].divisor_tmp_reg[6]_10 ;
  wire \loop[5].remd_tmp[6][0]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][10]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][11]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][12]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][1]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][2]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][3]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][4]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][5]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][6]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][7]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][8]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][9]_i_1_n_0 ;
  wire \loop[5].remd_tmp_reg_n_0_[6][0] ;
  wire \loop[5].remd_tmp_reg_n_0_[6][10] ;
  wire \loop[5].remd_tmp_reg_n_0_[6][11] ;
  wire \loop[5].remd_tmp_reg_n_0_[6][12] ;
  wire \loop[5].remd_tmp_reg_n_0_[6][1] ;
  wire \loop[5].remd_tmp_reg_n_0_[6][2] ;
  wire \loop[5].remd_tmp_reg_n_0_[6][3] ;
  wire \loop[5].remd_tmp_reg_n_0_[6][4] ;
  wire \loop[5].remd_tmp_reg_n_0_[6][5] ;
  wire \loop[5].remd_tmp_reg_n_0_[6][6] ;
  wire \loop[5].remd_tmp_reg_n_0_[6][7] ;
  wire \loop[5].remd_tmp_reg_n_0_[6][8] ;
  wire \loop[5].remd_tmp_reg_n_0_[6][9] ;
  wire [7:0]\loop[6].divisor_tmp_reg[7]_11 ;
  wire \loop[6].remd_tmp[7][0]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][10]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][11]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][12]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][13]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][1]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][2]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][3]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][4]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][5]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][6]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][7]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][8]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][9]_i_1_n_0 ;
  wire \loop[6].remd_tmp_reg_n_0_[7][0] ;
  wire \loop[6].remd_tmp_reg_n_0_[7][10] ;
  wire \loop[6].remd_tmp_reg_n_0_[7][11] ;
  wire \loop[6].remd_tmp_reg_n_0_[7][12] ;
  wire \loop[6].remd_tmp_reg_n_0_[7][13] ;
  wire \loop[6].remd_tmp_reg_n_0_[7][1] ;
  wire \loop[6].remd_tmp_reg_n_0_[7][2] ;
  wire \loop[6].remd_tmp_reg_n_0_[7][3] ;
  wire \loop[6].remd_tmp_reg_n_0_[7][4] ;
  wire \loop[6].remd_tmp_reg_n_0_[7][5] ;
  wire \loop[6].remd_tmp_reg_n_0_[7][6] ;
  wire \loop[6].remd_tmp_reg_n_0_[7][7] ;
  wire \loop[6].remd_tmp_reg_n_0_[7][8] ;
  wire \loop[6].remd_tmp_reg_n_0_[7][9] ;
  wire [7:0]\loop[7].divisor_tmp_reg[8]_12 ;
  wire \loop[7].remd_tmp[8][0]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][10]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][11]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][12]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][13]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][14]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][1]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][2]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][3]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][4]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][5]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][6]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][7]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][8]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][9]_i_1_n_0 ;
  wire \loop[7].remd_tmp_reg_n_0_[8][0] ;
  wire \loop[7].remd_tmp_reg_n_0_[8][10] ;
  wire \loop[7].remd_tmp_reg_n_0_[8][11] ;
  wire \loop[7].remd_tmp_reg_n_0_[8][12] ;
  wire \loop[7].remd_tmp_reg_n_0_[8][13] ;
  wire \loop[7].remd_tmp_reg_n_0_[8][14] ;
  wire \loop[7].remd_tmp_reg_n_0_[8][1] ;
  wire \loop[7].remd_tmp_reg_n_0_[8][2] ;
  wire \loop[7].remd_tmp_reg_n_0_[8][3] ;
  wire \loop[7].remd_tmp_reg_n_0_[8][4] ;
  wire \loop[7].remd_tmp_reg_n_0_[8][5] ;
  wire \loop[7].remd_tmp_reg_n_0_[8][6] ;
  wire \loop[7].remd_tmp_reg_n_0_[8][7] ;
  wire \loop[7].remd_tmp_reg_n_0_[8][8] ;
  wire \loop[7].remd_tmp_reg_n_0_[8][9] ;
  wire [7:0]\loop[8].divisor_tmp_reg[9]_13 ;
  wire \loop[8].remd_tmp[9][0]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][10]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][11]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][12]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][13]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][14]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][15]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][1]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][2]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][3]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][4]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][5]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][6]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][7]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][8]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][9]_i_1_n_0 ;
  wire \loop[8].remd_tmp_reg_n_0_[9][0] ;
  wire \loop[8].remd_tmp_reg_n_0_[9][10] ;
  wire \loop[8].remd_tmp_reg_n_0_[9][11] ;
  wire \loop[8].remd_tmp_reg_n_0_[9][12] ;
  wire \loop[8].remd_tmp_reg_n_0_[9][13] ;
  wire \loop[8].remd_tmp_reg_n_0_[9][14] ;
  wire \loop[8].remd_tmp_reg_n_0_[9][15] ;
  wire \loop[8].remd_tmp_reg_n_0_[9][1] ;
  wire \loop[8].remd_tmp_reg_n_0_[9][2] ;
  wire \loop[8].remd_tmp_reg_n_0_[9][3] ;
  wire \loop[8].remd_tmp_reg_n_0_[9][4] ;
  wire \loop[8].remd_tmp_reg_n_0_[9][5] ;
  wire \loop[8].remd_tmp_reg_n_0_[9][6] ;
  wire \loop[8].remd_tmp_reg_n_0_[9][7] ;
  wire \loop[8].remd_tmp_reg_n_0_[9][8] ;
  wire \loop[8].remd_tmp_reg_n_0_[9][9] ;
  wire [7:0]\loop[9].divisor_tmp_reg[10]_14 ;
  wire \loop[9].remd_tmp[10][0]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][10]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][11]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][12]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][13]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][14]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][15]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][16]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][1]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][2]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][3]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][4]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][5]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][6]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][7]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][8]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][9]_i_1_n_0 ;
  wire \loop[9].remd_tmp_reg_n_0_[10][0] ;
  wire \loop[9].remd_tmp_reg_n_0_[10][10] ;
  wire \loop[9].remd_tmp_reg_n_0_[10][11] ;
  wire \loop[9].remd_tmp_reg_n_0_[10][12] ;
  wire \loop[9].remd_tmp_reg_n_0_[10][13] ;
  wire \loop[9].remd_tmp_reg_n_0_[10][14] ;
  wire \loop[9].remd_tmp_reg_n_0_[10][15] ;
  wire \loop[9].remd_tmp_reg_n_0_[10][16] ;
  wire \loop[9].remd_tmp_reg_n_0_[10][1] ;
  wire \loop[9].remd_tmp_reg_n_0_[10][2] ;
  wire \loop[9].remd_tmp_reg_n_0_[10][3] ;
  wire \loop[9].remd_tmp_reg_n_0_[10][4] ;
  wire \loop[9].remd_tmp_reg_n_0_[10][5] ;
  wire \loop[9].remd_tmp_reg_n_0_[10][6] ;
  wire \loop[9].remd_tmp_reg_n_0_[10][7] ;
  wire \loop[9].remd_tmp_reg_n_0_[10][8] ;
  wire \loop[9].remd_tmp_reg_n_0_[10][9] ;
  wire [6:0]p_0_in;
  wire [0:0]p_2_out;
  wire \quot_reg[10]__0 ;
  wire \quot_reg[11]__0 ;
  wire \quot_reg[12]__0 ;
  wire \quot_reg[13]__0 ;
  wire \quot_reg[14]__0 ;
  wire \quot_reg[15]__0 ;
  wire \quot_reg[16]__0 ;
  wire \quot_reg[17]__0 ;
  wire \quot_reg[18]__0 ;
  wire \quot_reg[19]__0 ;
  wire \quot_reg[1]__0 ;
  wire \quot_reg[2]__0 ;
  wire \quot_reg[3]__0 ;
  wire \quot_reg[4]__0 ;
  wire \quot_reg[5]__0 ;
  wire \quot_reg[6]__0 ;
  wire \quot_reg[7]__0 ;
  wire \quot_reg[8]__0 ;
  wire \quot_reg[9]__0 ;
  wire [2:2]\NLW_cal_tmp[0]_carry__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[0]_carry__0_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[10]_carry__3_CO_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[10]_carry__3_O_UNCONNECTED ;
  wire [2:2]\NLW_cal_tmp[11]_carry__3_CO_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[11]_carry__3_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[12]_carry__3_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[13]_carry__3_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[14]_carry__3_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[15]_carry__3_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[16]_carry__3_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[17]_carry__3_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[18]_carry__3_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[19]_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[19]_carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[19]_carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[19]_carry__2_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[19]_carry__3_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[1]_carry__1_CO_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[1]_carry__1_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[2]_carry__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[2]_carry__1_O_UNCONNECTED ;
  wire [2:2]\NLW_cal_tmp[3]_carry__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[3]_carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[5]_carry__2_CO_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[5]_carry__2_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[6]_carry__2_CO_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[6]_carry__2_O_UNCONNECTED ;
  wire [2:2]\NLW_cal_tmp[7]_carry__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[7]_carry__2_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[9]_carry__3_CO_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[9]_carry__3_O_UNCONNECTED ;
  wire [3:1]\NLW_loop[19].dividend_tmp_reg[20][11]_srl12_i_1__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_loop[19].dividend_tmp_reg[20][11]_srl12_i_1__0_O_UNCONNECTED ;
  wire [3:1]\NLW_loop[19].dividend_tmp_reg[20][15]_srl16_i_1__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_loop[19].dividend_tmp_reg[20][15]_srl16_i_1__0_O_UNCONNECTED ;
  wire \NLW_loop[19].dividend_tmp_reg[20][16]_srl17_Q31_UNCONNECTED ;
  wire \NLW_loop[19].dividend_tmp_reg[20][17]_srl18_Q31_UNCONNECTED ;
  wire \NLW_loop[19].dividend_tmp_reg[20][18]_srl19_Q31_UNCONNECTED ;
  wire \NLW_loop[19].dividend_tmp_reg[20][19]_srl20_Q31_UNCONNECTED ;

  CARRY4 \cal_tmp[0]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[0]_carry_n_0 ,\cal_tmp[0]_carry_n_1 ,\cal_tmp[0]_carry_n_2 ,\cal_tmp[0]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cal_tmp[0]_carry_n_4 ,\cal_tmp[0]_carry_n_5 ,\cal_tmp[0]_carry_n_6 ,\cal_tmp[0]_carry_n_7 }),
        .S(p_0_in[3:0]));
  CARRY4 \cal_tmp[0]_carry__0 
       (.CI(\cal_tmp[0]_carry_n_0 ),
        .CO({p_2_out,\NLW_cal_tmp[0]_carry__0_CO_UNCONNECTED [2],\cal_tmp[0]_carry__0_n_2 ,\cal_tmp[0]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cal_tmp[0]_carry__0_O_UNCONNECTED [3],\cal_tmp[0]_carry__0_n_5 ,\cal_tmp[0]_carry__0_n_6 ,\cal_tmp[0]_carry__0_n_7 }),
        .S({1'b1,p_0_in[6:4]}));
  CARRY4 \cal_tmp[10]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[10]_carry_n_0 ,\cal_tmp[10]_carry_n_1 ,\cal_tmp[10]_carry_n_2 ,\cal_tmp[10]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[9].remd_tmp_reg_n_0_[10][2] ,\loop[9].remd_tmp_reg_n_0_[10][1] ,\loop[9].remd_tmp_reg_n_0_[10][0] ,1'b0}),
        .O({\cal_tmp[10]_carry_n_4 ,\cal_tmp[10]_carry_n_5 ,\cal_tmp[10]_carry_n_6 ,\cal_tmp[10]_carry_n_7 }),
        .S({\cal_tmp[10]_carry_i_1__0_n_0 ,\cal_tmp[10]_carry_i_2__0_n_0 ,\cal_tmp[10]_carry_i_3__0_n_0 ,\cal_tmp[10]_carry_i_4__0_n_0 }));
  CARRY4 \cal_tmp[10]_carry__0 
       (.CI(\cal_tmp[10]_carry_n_0 ),
        .CO({\cal_tmp[10]_carry__0_n_0 ,\cal_tmp[10]_carry__0_n_1 ,\cal_tmp[10]_carry__0_n_2 ,\cal_tmp[10]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[9].remd_tmp_reg_n_0_[10][6] ,\loop[9].remd_tmp_reg_n_0_[10][5] ,\loop[9].remd_tmp_reg_n_0_[10][4] ,\loop[9].remd_tmp_reg_n_0_[10][3] }),
        .O({\cal_tmp[10]_carry__0_n_4 ,\cal_tmp[10]_carry__0_n_5 ,\cal_tmp[10]_carry__0_n_6 ,\cal_tmp[10]_carry__0_n_7 }),
        .S({\cal_tmp[10]_carry__0_i_1__0_n_0 ,\cal_tmp[10]_carry__0_i_2__0_n_0 ,\cal_tmp[10]_carry__0_i_3__0_n_0 ,\cal_tmp[10]_carry__0_i_4__0_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry__0_i_1__0 
       (.I0(\loop[9].remd_tmp_reg_n_0_[10][6] ),
        .I1(\loop[9].divisor_tmp_reg[10]_14 [7]),
        .O(\cal_tmp[10]_carry__0_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry__0_i_2__0 
       (.I0(\loop[9].remd_tmp_reg_n_0_[10][5] ),
        .I1(\loop[9].divisor_tmp_reg[10]_14 [6]),
        .O(\cal_tmp[10]_carry__0_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry__0_i_3__0 
       (.I0(\loop[9].remd_tmp_reg_n_0_[10][4] ),
        .I1(\loop[9].divisor_tmp_reg[10]_14 [5]),
        .O(\cal_tmp[10]_carry__0_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry__0_i_4__0 
       (.I0(\loop[9].remd_tmp_reg_n_0_[10][3] ),
        .I1(\loop[9].divisor_tmp_reg[10]_14 [4]),
        .O(\cal_tmp[10]_carry__0_i_4__0_n_0 ));
  CARRY4 \cal_tmp[10]_carry__1 
       (.CI(\cal_tmp[10]_carry__0_n_0 ),
        .CO({\cal_tmp[10]_carry__1_n_0 ,\cal_tmp[10]_carry__1_n_1 ,\cal_tmp[10]_carry__1_n_2 ,\cal_tmp[10]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[9].remd_tmp_reg_n_0_[10][10] ,\loop[9].remd_tmp_reg_n_0_[10][9] ,\loop[9].remd_tmp_reg_n_0_[10][8] ,\loop[9].remd_tmp_reg_n_0_[10][7] }),
        .O({\cal_tmp[10]_carry__1_n_4 ,\cal_tmp[10]_carry__1_n_5 ,\cal_tmp[10]_carry__1_n_6 ,\cal_tmp[10]_carry__1_n_7 }),
        .S({\cal_tmp[10]_carry__1_i_1__0_n_0 ,\cal_tmp[10]_carry__1_i_2__0_n_0 ,\cal_tmp[10]_carry__1_i_3__0_n_0 ,\cal_tmp[10]_carry__1_i_4__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__1_i_1__0 
       (.I0(\loop[9].remd_tmp_reg_n_0_[10][10] ),
        .O(\cal_tmp[10]_carry__1_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__1_i_2__0 
       (.I0(\loop[9].remd_tmp_reg_n_0_[10][9] ),
        .O(\cal_tmp[10]_carry__1_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__1_i_3__0 
       (.I0(\loop[9].remd_tmp_reg_n_0_[10][8] ),
        .O(\cal_tmp[10]_carry__1_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__1_i_4__0 
       (.I0(\loop[9].remd_tmp_reg_n_0_[10][7] ),
        .O(\cal_tmp[10]_carry__1_i_4__0_n_0 ));
  CARRY4 \cal_tmp[10]_carry__2 
       (.CI(\cal_tmp[10]_carry__1_n_0 ),
        .CO({\cal_tmp[10]_carry__2_n_0 ,\cal_tmp[10]_carry__2_n_1 ,\cal_tmp[10]_carry__2_n_2 ,\cal_tmp[10]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[9].remd_tmp_reg_n_0_[10][14] ,\loop[9].remd_tmp_reg_n_0_[10][13] ,\loop[9].remd_tmp_reg_n_0_[10][12] ,\loop[9].remd_tmp_reg_n_0_[10][11] }),
        .O({\cal_tmp[10]_carry__2_n_4 ,\cal_tmp[10]_carry__2_n_5 ,\cal_tmp[10]_carry__2_n_6 ,\cal_tmp[10]_carry__2_n_7 }),
        .S({\cal_tmp[10]_carry__2_i_1__0_n_0 ,\cal_tmp[10]_carry__2_i_2__0_n_0 ,\cal_tmp[10]_carry__2_i_3__0_n_0 ,\cal_tmp[10]_carry__2_i_4__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__2_i_1__0 
       (.I0(\loop[9].remd_tmp_reg_n_0_[10][14] ),
        .O(\cal_tmp[10]_carry__2_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__2_i_2__0 
       (.I0(\loop[9].remd_tmp_reg_n_0_[10][13] ),
        .O(\cal_tmp[10]_carry__2_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__2_i_3__0 
       (.I0(\loop[9].remd_tmp_reg_n_0_[10][12] ),
        .O(\cal_tmp[10]_carry__2_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__2_i_4__0 
       (.I0(\loop[9].remd_tmp_reg_n_0_[10][11] ),
        .O(\cal_tmp[10]_carry__2_i_4__0_n_0 ));
  CARRY4 \cal_tmp[10]_carry__3 
       (.CI(\cal_tmp[10]_carry__2_n_0 ),
        .CO({\NLW_cal_tmp[10]_carry__3_CO_UNCONNECTED [3],\cal_tmp[10]_carry__3_n_1 ,\NLW_cal_tmp[10]_carry__3_CO_UNCONNECTED [1],\cal_tmp[10]_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\loop[9].remd_tmp_reg_n_0_[10][16] ,\loop[9].remd_tmp_reg_n_0_[10][15] }),
        .O({\NLW_cal_tmp[10]_carry__3_O_UNCONNECTED [3:2],\cal_tmp[10]_carry__3_n_6 ,\cal_tmp[10]_carry__3_n_7 }),
        .S({1'b0,1'b1,\cal_tmp[10]_carry__3_i_1__0_n_0 ,\cal_tmp[10]_carry__3_i_2__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__3_i_1__0 
       (.I0(\loop[9].remd_tmp_reg_n_0_[10][16] ),
        .O(\cal_tmp[10]_carry__3_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__3_i_2__0 
       (.I0(\loop[9].remd_tmp_reg_n_0_[10][15] ),
        .O(\cal_tmp[10]_carry__3_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry_i_1__0 
       (.I0(\loop[9].remd_tmp_reg_n_0_[10][2] ),
        .I1(\loop[9].divisor_tmp_reg[10]_14 [3]),
        .O(\cal_tmp[10]_carry_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry_i_2__0 
       (.I0(\loop[9].remd_tmp_reg_n_0_[10][1] ),
        .I1(\loop[9].divisor_tmp_reg[10]_14 [2]),
        .O(\cal_tmp[10]_carry_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry_i_3__0 
       (.I0(\loop[9].remd_tmp_reg_n_0_[10][0] ),
        .I1(\loop[9].divisor_tmp_reg[10]_14 [1]),
        .O(\cal_tmp[10]_carry_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry_i_4__0 
       (.I0(\loop[9].divisor_tmp_reg[10]_14 [0]),
        .O(\cal_tmp[10]_carry_i_4__0_n_0 ));
  CARRY4 \cal_tmp[11]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[11]_carry_n_0 ,\cal_tmp[11]_carry_n_1 ,\cal_tmp[11]_carry_n_2 ,\cal_tmp[11]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[10].remd_tmp_reg_n_0_[11][2] ,\loop[10].remd_tmp_reg_n_0_[11][1] ,\loop[10].remd_tmp_reg_n_0_[11][0] ,1'b0}),
        .O({\cal_tmp[11]_carry_n_4 ,\cal_tmp[11]_carry_n_5 ,\cal_tmp[11]_carry_n_6 ,\cal_tmp[11]_carry_n_7 }),
        .S({\cal_tmp[11]_carry_i_1__0_n_0 ,\cal_tmp[11]_carry_i_2__0_n_0 ,\cal_tmp[11]_carry_i_3__0_n_0 ,\cal_tmp[11]_carry_i_4__0_n_0 }));
  CARRY4 \cal_tmp[11]_carry__0 
       (.CI(\cal_tmp[11]_carry_n_0 ),
        .CO({\cal_tmp[11]_carry__0_n_0 ,\cal_tmp[11]_carry__0_n_1 ,\cal_tmp[11]_carry__0_n_2 ,\cal_tmp[11]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[10].remd_tmp_reg_n_0_[11][6] ,\loop[10].remd_tmp_reg_n_0_[11][5] ,\loop[10].remd_tmp_reg_n_0_[11][4] ,\loop[10].remd_tmp_reg_n_0_[11][3] }),
        .O({\cal_tmp[11]_carry__0_n_4 ,\cal_tmp[11]_carry__0_n_5 ,\cal_tmp[11]_carry__0_n_6 ,\cal_tmp[11]_carry__0_n_7 }),
        .S({\cal_tmp[11]_carry__0_i_1__0_n_0 ,\cal_tmp[11]_carry__0_i_2__0_n_0 ,\cal_tmp[11]_carry__0_i_3__0_n_0 ,\cal_tmp[11]_carry__0_i_4__0_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry__0_i_1__0 
       (.I0(\loop[10].remd_tmp_reg_n_0_[11][6] ),
        .I1(\loop[10].divisor_tmp_reg[11]_15 [7]),
        .O(\cal_tmp[11]_carry__0_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry__0_i_2__0 
       (.I0(\loop[10].remd_tmp_reg_n_0_[11][5] ),
        .I1(\loop[10].divisor_tmp_reg[11]_15 [6]),
        .O(\cal_tmp[11]_carry__0_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry__0_i_3__0 
       (.I0(\loop[10].remd_tmp_reg_n_0_[11][4] ),
        .I1(\loop[10].divisor_tmp_reg[11]_15 [5]),
        .O(\cal_tmp[11]_carry__0_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry__0_i_4__0 
       (.I0(\loop[10].remd_tmp_reg_n_0_[11][3] ),
        .I1(\loop[10].divisor_tmp_reg[11]_15 [4]),
        .O(\cal_tmp[11]_carry__0_i_4__0_n_0 ));
  CARRY4 \cal_tmp[11]_carry__1 
       (.CI(\cal_tmp[11]_carry__0_n_0 ),
        .CO({\cal_tmp[11]_carry__1_n_0 ,\cal_tmp[11]_carry__1_n_1 ,\cal_tmp[11]_carry__1_n_2 ,\cal_tmp[11]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[10].remd_tmp_reg_n_0_[11][10] ,\loop[10].remd_tmp_reg_n_0_[11][9] ,\loop[10].remd_tmp_reg_n_0_[11][8] ,\loop[10].remd_tmp_reg_n_0_[11][7] }),
        .O({\cal_tmp[11]_carry__1_n_4 ,\cal_tmp[11]_carry__1_n_5 ,\cal_tmp[11]_carry__1_n_6 ,\cal_tmp[11]_carry__1_n_7 }),
        .S({\cal_tmp[11]_carry__1_i_1__0_n_0 ,\cal_tmp[11]_carry__1_i_2__0_n_0 ,\cal_tmp[11]_carry__1_i_3__0_n_0 ,\cal_tmp[11]_carry__1_i_4__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__1_i_1__0 
       (.I0(\loop[10].remd_tmp_reg_n_0_[11][10] ),
        .O(\cal_tmp[11]_carry__1_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__1_i_2__0 
       (.I0(\loop[10].remd_tmp_reg_n_0_[11][9] ),
        .O(\cal_tmp[11]_carry__1_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__1_i_3__0 
       (.I0(\loop[10].remd_tmp_reg_n_0_[11][8] ),
        .O(\cal_tmp[11]_carry__1_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__1_i_4__0 
       (.I0(\loop[10].remd_tmp_reg_n_0_[11][7] ),
        .O(\cal_tmp[11]_carry__1_i_4__0_n_0 ));
  CARRY4 \cal_tmp[11]_carry__2 
       (.CI(\cal_tmp[11]_carry__1_n_0 ),
        .CO({\cal_tmp[11]_carry__2_n_0 ,\cal_tmp[11]_carry__2_n_1 ,\cal_tmp[11]_carry__2_n_2 ,\cal_tmp[11]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[10].remd_tmp_reg_n_0_[11][14] ,\loop[10].remd_tmp_reg_n_0_[11][13] ,\loop[10].remd_tmp_reg_n_0_[11][12] ,\loop[10].remd_tmp_reg_n_0_[11][11] }),
        .O({\cal_tmp[11]_carry__2_n_4 ,\cal_tmp[11]_carry__2_n_5 ,\cal_tmp[11]_carry__2_n_6 ,\cal_tmp[11]_carry__2_n_7 }),
        .S({\cal_tmp[11]_carry__2_i_1__0_n_0 ,\cal_tmp[11]_carry__2_i_2__0_n_0 ,\cal_tmp[11]_carry__2_i_3__0_n_0 ,\cal_tmp[11]_carry__2_i_4__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__2_i_1__0 
       (.I0(\loop[10].remd_tmp_reg_n_0_[11][14] ),
        .O(\cal_tmp[11]_carry__2_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__2_i_2__0 
       (.I0(\loop[10].remd_tmp_reg_n_0_[11][13] ),
        .O(\cal_tmp[11]_carry__2_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__2_i_3__0 
       (.I0(\loop[10].remd_tmp_reg_n_0_[11][12] ),
        .O(\cal_tmp[11]_carry__2_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__2_i_4__0 
       (.I0(\loop[10].remd_tmp_reg_n_0_[11][11] ),
        .O(\cal_tmp[11]_carry__2_i_4__0_n_0 ));
  CARRY4 \cal_tmp[11]_carry__3 
       (.CI(\cal_tmp[11]_carry__2_n_0 ),
        .CO({\cal_tmp[11]_carry__3_n_0 ,\NLW_cal_tmp[11]_carry__3_CO_UNCONNECTED [2],\cal_tmp[11]_carry__3_n_2 ,\cal_tmp[11]_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[10].remd_tmp_reg_n_0_[11][17] ,\loop[10].remd_tmp_reg_n_0_[11][16] ,\loop[10].remd_tmp_reg_n_0_[11][15] }),
        .O({\NLW_cal_tmp[11]_carry__3_O_UNCONNECTED [3],\cal_tmp[11]_carry__3_n_5 ,\cal_tmp[11]_carry__3_n_6 ,\cal_tmp[11]_carry__3_n_7 }),
        .S({1'b1,\cal_tmp[11]_carry__3_i_1__0_n_0 ,\cal_tmp[11]_carry__3_i_2__0_n_0 ,\cal_tmp[11]_carry__3_i_3__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__3_i_1__0 
       (.I0(\loop[10].remd_tmp_reg_n_0_[11][17] ),
        .O(\cal_tmp[11]_carry__3_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__3_i_2__0 
       (.I0(\loop[10].remd_tmp_reg_n_0_[11][16] ),
        .O(\cal_tmp[11]_carry__3_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__3_i_3__0 
       (.I0(\loop[10].remd_tmp_reg_n_0_[11][15] ),
        .O(\cal_tmp[11]_carry__3_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry_i_1__0 
       (.I0(\loop[10].remd_tmp_reg_n_0_[11][2] ),
        .I1(\loop[10].divisor_tmp_reg[11]_15 [3]),
        .O(\cal_tmp[11]_carry_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry_i_2__0 
       (.I0(\loop[10].remd_tmp_reg_n_0_[11][1] ),
        .I1(\loop[10].divisor_tmp_reg[11]_15 [2]),
        .O(\cal_tmp[11]_carry_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry_i_3__0 
       (.I0(\loop[10].remd_tmp_reg_n_0_[11][0] ),
        .I1(\loop[10].divisor_tmp_reg[11]_15 [1]),
        .O(\cal_tmp[11]_carry_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry_i_4__0 
       (.I0(\loop[10].divisor_tmp_reg[11]_15 [0]),
        .O(\cal_tmp[11]_carry_i_4__0_n_0 ));
  CARRY4 \cal_tmp[12]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[12]_carry_n_0 ,\cal_tmp[12]_carry_n_1 ,\cal_tmp[12]_carry_n_2 ,\cal_tmp[12]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[11].remd_tmp_reg_n_0_[12][2] ,\loop[11].remd_tmp_reg_n_0_[12][1] ,\loop[11].remd_tmp_reg_n_0_[12][0] ,1'b0}),
        .O({\cal_tmp[12]_carry_n_4 ,\cal_tmp[12]_carry_n_5 ,\cal_tmp[12]_carry_n_6 ,\cal_tmp[12]_carry_n_7 }),
        .S({\cal_tmp[12]_carry_i_1__0_n_0 ,\cal_tmp[12]_carry_i_2__0_n_0 ,\cal_tmp[12]_carry_i_3__0_n_0 ,\cal_tmp[12]_carry_i_4__0_n_0 }));
  CARRY4 \cal_tmp[12]_carry__0 
       (.CI(\cal_tmp[12]_carry_n_0 ),
        .CO({\cal_tmp[12]_carry__0_n_0 ,\cal_tmp[12]_carry__0_n_1 ,\cal_tmp[12]_carry__0_n_2 ,\cal_tmp[12]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[11].remd_tmp_reg_n_0_[12][6] ,\loop[11].remd_tmp_reg_n_0_[12][5] ,\loop[11].remd_tmp_reg_n_0_[12][4] ,\loop[11].remd_tmp_reg_n_0_[12][3] }),
        .O({\cal_tmp[12]_carry__0_n_4 ,\cal_tmp[12]_carry__0_n_5 ,\cal_tmp[12]_carry__0_n_6 ,\cal_tmp[12]_carry__0_n_7 }),
        .S({\cal_tmp[12]_carry__0_i_1__0_n_0 ,\cal_tmp[12]_carry__0_i_2__0_n_0 ,\cal_tmp[12]_carry__0_i_3__0_n_0 ,\cal_tmp[12]_carry__0_i_4__0_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry__0_i_1__0 
       (.I0(\loop[11].remd_tmp_reg_n_0_[12][6] ),
        .I1(\loop[11].divisor_tmp_reg[12]_16 [7]),
        .O(\cal_tmp[12]_carry__0_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry__0_i_2__0 
       (.I0(\loop[11].remd_tmp_reg_n_0_[12][5] ),
        .I1(\loop[11].divisor_tmp_reg[12]_16 [6]),
        .O(\cal_tmp[12]_carry__0_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry__0_i_3__0 
       (.I0(\loop[11].remd_tmp_reg_n_0_[12][4] ),
        .I1(\loop[11].divisor_tmp_reg[12]_16 [5]),
        .O(\cal_tmp[12]_carry__0_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry__0_i_4__0 
       (.I0(\loop[11].remd_tmp_reg_n_0_[12][3] ),
        .I1(\loop[11].divisor_tmp_reg[12]_16 [4]),
        .O(\cal_tmp[12]_carry__0_i_4__0_n_0 ));
  CARRY4 \cal_tmp[12]_carry__1 
       (.CI(\cal_tmp[12]_carry__0_n_0 ),
        .CO({\cal_tmp[12]_carry__1_n_0 ,\cal_tmp[12]_carry__1_n_1 ,\cal_tmp[12]_carry__1_n_2 ,\cal_tmp[12]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[11].remd_tmp_reg_n_0_[12][10] ,\loop[11].remd_tmp_reg_n_0_[12][9] ,\loop[11].remd_tmp_reg_n_0_[12][8] ,\loop[11].remd_tmp_reg_n_0_[12][7] }),
        .O({\cal_tmp[12]_carry__1_n_4 ,\cal_tmp[12]_carry__1_n_5 ,\cal_tmp[12]_carry__1_n_6 ,\cal_tmp[12]_carry__1_n_7 }),
        .S({\cal_tmp[12]_carry__1_i_1__0_n_0 ,\cal_tmp[12]_carry__1_i_2__0_n_0 ,\cal_tmp[12]_carry__1_i_3__0_n_0 ,\cal_tmp[12]_carry__1_i_4__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__1_i_1__0 
       (.I0(\loop[11].remd_tmp_reg_n_0_[12][10] ),
        .O(\cal_tmp[12]_carry__1_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__1_i_2__0 
       (.I0(\loop[11].remd_tmp_reg_n_0_[12][9] ),
        .O(\cal_tmp[12]_carry__1_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__1_i_3__0 
       (.I0(\loop[11].remd_tmp_reg_n_0_[12][8] ),
        .O(\cal_tmp[12]_carry__1_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__1_i_4__0 
       (.I0(\loop[11].remd_tmp_reg_n_0_[12][7] ),
        .O(\cal_tmp[12]_carry__1_i_4__0_n_0 ));
  CARRY4 \cal_tmp[12]_carry__2 
       (.CI(\cal_tmp[12]_carry__1_n_0 ),
        .CO({\cal_tmp[12]_carry__2_n_0 ,\cal_tmp[12]_carry__2_n_1 ,\cal_tmp[12]_carry__2_n_2 ,\cal_tmp[12]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[11].remd_tmp_reg_n_0_[12][14] ,\loop[11].remd_tmp_reg_n_0_[12][13] ,\loop[11].remd_tmp_reg_n_0_[12][12] ,\loop[11].remd_tmp_reg_n_0_[12][11] }),
        .O({\cal_tmp[12]_carry__2_n_4 ,\cal_tmp[12]_carry__2_n_5 ,\cal_tmp[12]_carry__2_n_6 ,\cal_tmp[12]_carry__2_n_7 }),
        .S({\cal_tmp[12]_carry__2_i_1__0_n_0 ,\cal_tmp[12]_carry__2_i_2__0_n_0 ,\cal_tmp[12]_carry__2_i_3__0_n_0 ,\cal_tmp[12]_carry__2_i_4__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__2_i_1__0 
       (.I0(\loop[11].remd_tmp_reg_n_0_[12][14] ),
        .O(\cal_tmp[12]_carry__2_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__2_i_2__0 
       (.I0(\loop[11].remd_tmp_reg_n_0_[12][13] ),
        .O(\cal_tmp[12]_carry__2_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__2_i_3__0 
       (.I0(\loop[11].remd_tmp_reg_n_0_[12][12] ),
        .O(\cal_tmp[12]_carry__2_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__2_i_4__0 
       (.I0(\loop[11].remd_tmp_reg_n_0_[12][11] ),
        .O(\cal_tmp[12]_carry__2_i_4__0_n_0 ));
  CARRY4 \cal_tmp[12]_carry__3 
       (.CI(\cal_tmp[12]_carry__2_n_0 ),
        .CO({\cal_tmp[12]_carry__3_n_0 ,\cal_tmp[12]_carry__3_n_1 ,\cal_tmp[12]_carry__3_n_2 ,\cal_tmp[12]_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[11].remd_tmp_reg_n_0_[12][18] ,\loop[11].remd_tmp_reg_n_0_[12][17] ,\loop[11].remd_tmp_reg_n_0_[12][16] ,\loop[11].remd_tmp_reg_n_0_[12][15] }),
        .O({\NLW_cal_tmp[12]_carry__3_O_UNCONNECTED [3],\cal_tmp[12]_carry__3_n_5 ,\cal_tmp[12]_carry__3_n_6 ,\cal_tmp[12]_carry__3_n_7 }),
        .S({\cal_tmp[12]_carry__3_i_1__0_n_0 ,\cal_tmp[12]_carry__3_i_2__0_n_0 ,\cal_tmp[12]_carry__3_i_3__0_n_0 ,\cal_tmp[12]_carry__3_i_4__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__3_i_1__0 
       (.I0(\loop[11].remd_tmp_reg_n_0_[12][18] ),
        .O(\cal_tmp[12]_carry__3_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__3_i_2__0 
       (.I0(\loop[11].remd_tmp_reg_n_0_[12][17] ),
        .O(\cal_tmp[12]_carry__3_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__3_i_3__0 
       (.I0(\loop[11].remd_tmp_reg_n_0_[12][16] ),
        .O(\cal_tmp[12]_carry__3_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__3_i_4__0 
       (.I0(\loop[11].remd_tmp_reg_n_0_[12][15] ),
        .O(\cal_tmp[12]_carry__3_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry_i_1__0 
       (.I0(\loop[11].remd_tmp_reg_n_0_[12][2] ),
        .I1(\loop[11].divisor_tmp_reg[12]_16 [3]),
        .O(\cal_tmp[12]_carry_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry_i_2__0 
       (.I0(\loop[11].remd_tmp_reg_n_0_[12][1] ),
        .I1(\loop[11].divisor_tmp_reg[12]_16 [2]),
        .O(\cal_tmp[12]_carry_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry_i_3__0 
       (.I0(\loop[11].remd_tmp_reg_n_0_[12][0] ),
        .I1(\loop[11].divisor_tmp_reg[12]_16 [1]),
        .O(\cal_tmp[12]_carry_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry_i_4__0 
       (.I0(\loop[11].divisor_tmp_reg[12]_16 [0]),
        .O(\cal_tmp[12]_carry_i_4__0_n_0 ));
  CARRY4 \cal_tmp[13]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[13]_carry_n_0 ,\cal_tmp[13]_carry_n_1 ,\cal_tmp[13]_carry_n_2 ,\cal_tmp[13]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[12].remd_tmp_reg_n_0_[13][2] ,\loop[12].remd_tmp_reg_n_0_[13][1] ,\loop[12].remd_tmp_reg_n_0_[13][0] ,1'b0}),
        .O({\cal_tmp[13]_carry_n_4 ,\cal_tmp[13]_carry_n_5 ,\cal_tmp[13]_carry_n_6 ,\cal_tmp[13]_carry_n_7 }),
        .S({\cal_tmp[13]_carry_i_1__0_n_0 ,\cal_tmp[13]_carry_i_2__0_n_0 ,\cal_tmp[13]_carry_i_3__0_n_0 ,\cal_tmp[13]_carry_i_4__0_n_0 }));
  CARRY4 \cal_tmp[13]_carry__0 
       (.CI(\cal_tmp[13]_carry_n_0 ),
        .CO({\cal_tmp[13]_carry__0_n_0 ,\cal_tmp[13]_carry__0_n_1 ,\cal_tmp[13]_carry__0_n_2 ,\cal_tmp[13]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[12].remd_tmp_reg_n_0_[13][6] ,\loop[12].remd_tmp_reg_n_0_[13][5] ,\loop[12].remd_tmp_reg_n_0_[13][4] ,\loop[12].remd_tmp_reg_n_0_[13][3] }),
        .O({\cal_tmp[13]_carry__0_n_4 ,\cal_tmp[13]_carry__0_n_5 ,\cal_tmp[13]_carry__0_n_6 ,\cal_tmp[13]_carry__0_n_7 }),
        .S({\cal_tmp[13]_carry__0_i_1__0_n_0 ,\cal_tmp[13]_carry__0_i_2__0_n_0 ,\cal_tmp[13]_carry__0_i_3__0_n_0 ,\cal_tmp[13]_carry__0_i_4__0_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry__0_i_1__0 
       (.I0(\loop[12].remd_tmp_reg_n_0_[13][6] ),
        .I1(\loop[12].divisor_tmp_reg[13]_17 [7]),
        .O(\cal_tmp[13]_carry__0_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry__0_i_2__0 
       (.I0(\loop[12].remd_tmp_reg_n_0_[13][5] ),
        .I1(\loop[12].divisor_tmp_reg[13]_17 [6]),
        .O(\cal_tmp[13]_carry__0_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry__0_i_3__0 
       (.I0(\loop[12].remd_tmp_reg_n_0_[13][4] ),
        .I1(\loop[12].divisor_tmp_reg[13]_17 [5]),
        .O(\cal_tmp[13]_carry__0_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry__0_i_4__0 
       (.I0(\loop[12].remd_tmp_reg_n_0_[13][3] ),
        .I1(\loop[12].divisor_tmp_reg[13]_17 [4]),
        .O(\cal_tmp[13]_carry__0_i_4__0_n_0 ));
  CARRY4 \cal_tmp[13]_carry__1 
       (.CI(\cal_tmp[13]_carry__0_n_0 ),
        .CO({\cal_tmp[13]_carry__1_n_0 ,\cal_tmp[13]_carry__1_n_1 ,\cal_tmp[13]_carry__1_n_2 ,\cal_tmp[13]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[12].remd_tmp_reg_n_0_[13][10] ,\loop[12].remd_tmp_reg_n_0_[13][9] ,\loop[12].remd_tmp_reg_n_0_[13][8] ,\loop[12].remd_tmp_reg_n_0_[13][7] }),
        .O({\cal_tmp[13]_carry__1_n_4 ,\cal_tmp[13]_carry__1_n_5 ,\cal_tmp[13]_carry__1_n_6 ,\cal_tmp[13]_carry__1_n_7 }),
        .S({\cal_tmp[13]_carry__1_i_1__0_n_0 ,\cal_tmp[13]_carry__1_i_2__0_n_0 ,\cal_tmp[13]_carry__1_i_3__0_n_0 ,\cal_tmp[13]_carry__1_i_4__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__1_i_1__0 
       (.I0(\loop[12].remd_tmp_reg_n_0_[13][10] ),
        .O(\cal_tmp[13]_carry__1_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__1_i_2__0 
       (.I0(\loop[12].remd_tmp_reg_n_0_[13][9] ),
        .O(\cal_tmp[13]_carry__1_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__1_i_3__0 
       (.I0(\loop[12].remd_tmp_reg_n_0_[13][8] ),
        .O(\cal_tmp[13]_carry__1_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__1_i_4__0 
       (.I0(\loop[12].remd_tmp_reg_n_0_[13][7] ),
        .O(\cal_tmp[13]_carry__1_i_4__0_n_0 ));
  CARRY4 \cal_tmp[13]_carry__2 
       (.CI(\cal_tmp[13]_carry__1_n_0 ),
        .CO({\cal_tmp[13]_carry__2_n_0 ,\cal_tmp[13]_carry__2_n_1 ,\cal_tmp[13]_carry__2_n_2 ,\cal_tmp[13]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[12].remd_tmp_reg_n_0_[13][14] ,\loop[12].remd_tmp_reg_n_0_[13][13] ,\loop[12].remd_tmp_reg_n_0_[13][12] ,\loop[12].remd_tmp_reg_n_0_[13][11] }),
        .O({\cal_tmp[13]_carry__2_n_4 ,\cal_tmp[13]_carry__2_n_5 ,\cal_tmp[13]_carry__2_n_6 ,\cal_tmp[13]_carry__2_n_7 }),
        .S({\cal_tmp[13]_carry__2_i_1__0_n_0 ,\cal_tmp[13]_carry__2_i_2__0_n_0 ,\cal_tmp[13]_carry__2_i_3__0_n_0 ,\cal_tmp[13]_carry__2_i_4__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__2_i_1__0 
       (.I0(\loop[12].remd_tmp_reg_n_0_[13][14] ),
        .O(\cal_tmp[13]_carry__2_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__2_i_2__0 
       (.I0(\loop[12].remd_tmp_reg_n_0_[13][13] ),
        .O(\cal_tmp[13]_carry__2_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__2_i_3__0 
       (.I0(\loop[12].remd_tmp_reg_n_0_[13][12] ),
        .O(\cal_tmp[13]_carry__2_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__2_i_4__0 
       (.I0(\loop[12].remd_tmp_reg_n_0_[13][11] ),
        .O(\cal_tmp[13]_carry__2_i_4__0_n_0 ));
  CARRY4 \cal_tmp[13]_carry__3 
       (.CI(\cal_tmp[13]_carry__2_n_0 ),
        .CO({\cal_tmp[13]_carry__3_n_0 ,\cal_tmp[13]_carry__3_n_1 ,\cal_tmp[13]_carry__3_n_2 ,\cal_tmp[13]_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[12].remd_tmp_reg_n_0_[13][18] ,\loop[12].remd_tmp_reg_n_0_[13][17] ,\loop[12].remd_tmp_reg_n_0_[13][16] ,\loop[12].remd_tmp_reg_n_0_[13][15] }),
        .O({\NLW_cal_tmp[13]_carry__3_O_UNCONNECTED [3],\cal_tmp[13]_carry__3_n_5 ,\cal_tmp[13]_carry__3_n_6 ,\cal_tmp[13]_carry__3_n_7 }),
        .S({\cal_tmp[13]_carry__3_i_1__0_n_0 ,\cal_tmp[13]_carry__3_i_2__0_n_0 ,\cal_tmp[13]_carry__3_i_3__0_n_0 ,\cal_tmp[13]_carry__3_i_4__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__3_i_1__0 
       (.I0(\loop[12].remd_tmp_reg_n_0_[13][18] ),
        .O(\cal_tmp[13]_carry__3_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__3_i_2__0 
       (.I0(\loop[12].remd_tmp_reg_n_0_[13][17] ),
        .O(\cal_tmp[13]_carry__3_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__3_i_3__0 
       (.I0(\loop[12].remd_tmp_reg_n_0_[13][16] ),
        .O(\cal_tmp[13]_carry__3_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__3_i_4__0 
       (.I0(\loop[12].remd_tmp_reg_n_0_[13][15] ),
        .O(\cal_tmp[13]_carry__3_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry_i_1__0 
       (.I0(\loop[12].remd_tmp_reg_n_0_[13][2] ),
        .I1(\loop[12].divisor_tmp_reg[13]_17 [3]),
        .O(\cal_tmp[13]_carry_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry_i_2__0 
       (.I0(\loop[12].remd_tmp_reg_n_0_[13][1] ),
        .I1(\loop[12].divisor_tmp_reg[13]_17 [2]),
        .O(\cal_tmp[13]_carry_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry_i_3__0 
       (.I0(\loop[12].remd_tmp_reg_n_0_[13][0] ),
        .I1(\loop[12].divisor_tmp_reg[13]_17 [1]),
        .O(\cal_tmp[13]_carry_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry_i_4__0 
       (.I0(\loop[12].divisor_tmp_reg[13]_17 [0]),
        .O(\cal_tmp[13]_carry_i_4__0_n_0 ));
  CARRY4 \cal_tmp[14]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[14]_carry_n_0 ,\cal_tmp[14]_carry_n_1 ,\cal_tmp[14]_carry_n_2 ,\cal_tmp[14]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[13].remd_tmp_reg_n_0_[14][2] ,\loop[13].remd_tmp_reg_n_0_[14][1] ,\loop[13].remd_tmp_reg_n_0_[14][0] ,1'b0}),
        .O({\cal_tmp[14]_carry_n_4 ,\cal_tmp[14]_carry_n_5 ,\cal_tmp[14]_carry_n_6 ,\cal_tmp[14]_carry_n_7 }),
        .S({\cal_tmp[14]_carry_i_1__0_n_0 ,\cal_tmp[14]_carry_i_2__0_n_0 ,\cal_tmp[14]_carry_i_3__0_n_0 ,\cal_tmp[14]_carry_i_4__0_n_0 }));
  CARRY4 \cal_tmp[14]_carry__0 
       (.CI(\cal_tmp[14]_carry_n_0 ),
        .CO({\cal_tmp[14]_carry__0_n_0 ,\cal_tmp[14]_carry__0_n_1 ,\cal_tmp[14]_carry__0_n_2 ,\cal_tmp[14]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[13].remd_tmp_reg_n_0_[14][6] ,\loop[13].remd_tmp_reg_n_0_[14][5] ,\loop[13].remd_tmp_reg_n_0_[14][4] ,\loop[13].remd_tmp_reg_n_0_[14][3] }),
        .O({\cal_tmp[14]_carry__0_n_4 ,\cal_tmp[14]_carry__0_n_5 ,\cal_tmp[14]_carry__0_n_6 ,\cal_tmp[14]_carry__0_n_7 }),
        .S({\cal_tmp[14]_carry__0_i_1__0_n_0 ,\cal_tmp[14]_carry__0_i_2__0_n_0 ,\cal_tmp[14]_carry__0_i_3__0_n_0 ,\cal_tmp[14]_carry__0_i_4__0_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry__0_i_1__0 
       (.I0(\loop[13].remd_tmp_reg_n_0_[14][6] ),
        .I1(\loop[13].divisor_tmp_reg[14]_18 [7]),
        .O(\cal_tmp[14]_carry__0_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry__0_i_2__0 
       (.I0(\loop[13].remd_tmp_reg_n_0_[14][5] ),
        .I1(\loop[13].divisor_tmp_reg[14]_18 [6]),
        .O(\cal_tmp[14]_carry__0_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry__0_i_3__0 
       (.I0(\loop[13].remd_tmp_reg_n_0_[14][4] ),
        .I1(\loop[13].divisor_tmp_reg[14]_18 [5]),
        .O(\cal_tmp[14]_carry__0_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry__0_i_4__0 
       (.I0(\loop[13].remd_tmp_reg_n_0_[14][3] ),
        .I1(\loop[13].divisor_tmp_reg[14]_18 [4]),
        .O(\cal_tmp[14]_carry__0_i_4__0_n_0 ));
  CARRY4 \cal_tmp[14]_carry__1 
       (.CI(\cal_tmp[14]_carry__0_n_0 ),
        .CO({\cal_tmp[14]_carry__1_n_0 ,\cal_tmp[14]_carry__1_n_1 ,\cal_tmp[14]_carry__1_n_2 ,\cal_tmp[14]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[13].remd_tmp_reg_n_0_[14][10] ,\loop[13].remd_tmp_reg_n_0_[14][9] ,\loop[13].remd_tmp_reg_n_0_[14][8] ,\loop[13].remd_tmp_reg_n_0_[14][7] }),
        .O({\cal_tmp[14]_carry__1_n_4 ,\cal_tmp[14]_carry__1_n_5 ,\cal_tmp[14]_carry__1_n_6 ,\cal_tmp[14]_carry__1_n_7 }),
        .S({\cal_tmp[14]_carry__1_i_1__0_n_0 ,\cal_tmp[14]_carry__1_i_2__0_n_0 ,\cal_tmp[14]_carry__1_i_3__0_n_0 ,\cal_tmp[14]_carry__1_i_4__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__1_i_1__0 
       (.I0(\loop[13].remd_tmp_reg_n_0_[14][10] ),
        .O(\cal_tmp[14]_carry__1_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__1_i_2__0 
       (.I0(\loop[13].remd_tmp_reg_n_0_[14][9] ),
        .O(\cal_tmp[14]_carry__1_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__1_i_3__0 
       (.I0(\loop[13].remd_tmp_reg_n_0_[14][8] ),
        .O(\cal_tmp[14]_carry__1_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__1_i_4__0 
       (.I0(\loop[13].remd_tmp_reg_n_0_[14][7] ),
        .O(\cal_tmp[14]_carry__1_i_4__0_n_0 ));
  CARRY4 \cal_tmp[14]_carry__2 
       (.CI(\cal_tmp[14]_carry__1_n_0 ),
        .CO({\cal_tmp[14]_carry__2_n_0 ,\cal_tmp[14]_carry__2_n_1 ,\cal_tmp[14]_carry__2_n_2 ,\cal_tmp[14]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[13].remd_tmp_reg_n_0_[14][14] ,\loop[13].remd_tmp_reg_n_0_[14][13] ,\loop[13].remd_tmp_reg_n_0_[14][12] ,\loop[13].remd_tmp_reg_n_0_[14][11] }),
        .O({\cal_tmp[14]_carry__2_n_4 ,\cal_tmp[14]_carry__2_n_5 ,\cal_tmp[14]_carry__2_n_6 ,\cal_tmp[14]_carry__2_n_7 }),
        .S({\cal_tmp[14]_carry__2_i_1__0_n_0 ,\cal_tmp[14]_carry__2_i_2__0_n_0 ,\cal_tmp[14]_carry__2_i_3__0_n_0 ,\cal_tmp[14]_carry__2_i_4__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__2_i_1__0 
       (.I0(\loop[13].remd_tmp_reg_n_0_[14][14] ),
        .O(\cal_tmp[14]_carry__2_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__2_i_2__0 
       (.I0(\loop[13].remd_tmp_reg_n_0_[14][13] ),
        .O(\cal_tmp[14]_carry__2_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__2_i_3__0 
       (.I0(\loop[13].remd_tmp_reg_n_0_[14][12] ),
        .O(\cal_tmp[14]_carry__2_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__2_i_4__0 
       (.I0(\loop[13].remd_tmp_reg_n_0_[14][11] ),
        .O(\cal_tmp[14]_carry__2_i_4__0_n_0 ));
  CARRY4 \cal_tmp[14]_carry__3 
       (.CI(\cal_tmp[14]_carry__2_n_0 ),
        .CO({\cal_tmp[14]_carry__3_n_0 ,\cal_tmp[14]_carry__3_n_1 ,\cal_tmp[14]_carry__3_n_2 ,\cal_tmp[14]_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[13].remd_tmp_reg_n_0_[14][18] ,\loop[13].remd_tmp_reg_n_0_[14][17] ,\loop[13].remd_tmp_reg_n_0_[14][16] ,\loop[13].remd_tmp_reg_n_0_[14][15] }),
        .O({\NLW_cal_tmp[14]_carry__3_O_UNCONNECTED [3],\cal_tmp[14]_carry__3_n_5 ,\cal_tmp[14]_carry__3_n_6 ,\cal_tmp[14]_carry__3_n_7 }),
        .S({\cal_tmp[14]_carry__3_i_1__0_n_0 ,\cal_tmp[14]_carry__3_i_2__0_n_0 ,\cal_tmp[14]_carry__3_i_3__0_n_0 ,\cal_tmp[14]_carry__3_i_4__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__3_i_1__0 
       (.I0(\loop[13].remd_tmp_reg_n_0_[14][18] ),
        .O(\cal_tmp[14]_carry__3_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__3_i_2__0 
       (.I0(\loop[13].remd_tmp_reg_n_0_[14][17] ),
        .O(\cal_tmp[14]_carry__3_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__3_i_3__0 
       (.I0(\loop[13].remd_tmp_reg_n_0_[14][16] ),
        .O(\cal_tmp[14]_carry__3_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__3_i_4__0 
       (.I0(\loop[13].remd_tmp_reg_n_0_[14][15] ),
        .O(\cal_tmp[14]_carry__3_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry_i_1__0 
       (.I0(\loop[13].remd_tmp_reg_n_0_[14][2] ),
        .I1(\loop[13].divisor_tmp_reg[14]_18 [3]),
        .O(\cal_tmp[14]_carry_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry_i_2__0 
       (.I0(\loop[13].remd_tmp_reg_n_0_[14][1] ),
        .I1(\loop[13].divisor_tmp_reg[14]_18 [2]),
        .O(\cal_tmp[14]_carry_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry_i_3__0 
       (.I0(\loop[13].remd_tmp_reg_n_0_[14][0] ),
        .I1(\loop[13].divisor_tmp_reg[14]_18 [1]),
        .O(\cal_tmp[14]_carry_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry_i_4__0 
       (.I0(\loop[13].divisor_tmp_reg[14]_18 [0]),
        .O(\cal_tmp[14]_carry_i_4__0_n_0 ));
  CARRY4 \cal_tmp[15]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[15]_carry_n_0 ,\cal_tmp[15]_carry_n_1 ,\cal_tmp[15]_carry_n_2 ,\cal_tmp[15]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[14].remd_tmp_reg_n_0_[15][2] ,\loop[14].remd_tmp_reg_n_0_[15][1] ,\loop[14].remd_tmp_reg_n_0_[15][0] ,1'b0}),
        .O({\cal_tmp[15]_carry_n_4 ,\cal_tmp[15]_carry_n_5 ,\cal_tmp[15]_carry_n_6 ,\cal_tmp[15]_carry_n_7 }),
        .S({\cal_tmp[15]_carry_i_1__0_n_0 ,\cal_tmp[15]_carry_i_2__0_n_0 ,\cal_tmp[15]_carry_i_3__0_n_0 ,\cal_tmp[15]_carry_i_4__0_n_0 }));
  CARRY4 \cal_tmp[15]_carry__0 
       (.CI(\cal_tmp[15]_carry_n_0 ),
        .CO({\cal_tmp[15]_carry__0_n_0 ,\cal_tmp[15]_carry__0_n_1 ,\cal_tmp[15]_carry__0_n_2 ,\cal_tmp[15]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[14].remd_tmp_reg_n_0_[15][6] ,\loop[14].remd_tmp_reg_n_0_[15][5] ,\loop[14].remd_tmp_reg_n_0_[15][4] ,\loop[14].remd_tmp_reg_n_0_[15][3] }),
        .O({\cal_tmp[15]_carry__0_n_4 ,\cal_tmp[15]_carry__0_n_5 ,\cal_tmp[15]_carry__0_n_6 ,\cal_tmp[15]_carry__0_n_7 }),
        .S({\cal_tmp[15]_carry__0_i_1__0_n_0 ,\cal_tmp[15]_carry__0_i_2__0_n_0 ,\cal_tmp[15]_carry__0_i_3__0_n_0 ,\cal_tmp[15]_carry__0_i_4__0_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry__0_i_1__0 
       (.I0(\loop[14].remd_tmp_reg_n_0_[15][6] ),
        .I1(\loop[14].divisor_tmp_reg[15]_19 [7]),
        .O(\cal_tmp[15]_carry__0_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry__0_i_2__0 
       (.I0(\loop[14].remd_tmp_reg_n_0_[15][5] ),
        .I1(\loop[14].divisor_tmp_reg[15]_19 [6]),
        .O(\cal_tmp[15]_carry__0_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry__0_i_3__0 
       (.I0(\loop[14].remd_tmp_reg_n_0_[15][4] ),
        .I1(\loop[14].divisor_tmp_reg[15]_19 [5]),
        .O(\cal_tmp[15]_carry__0_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry__0_i_4__0 
       (.I0(\loop[14].remd_tmp_reg_n_0_[15][3] ),
        .I1(\loop[14].divisor_tmp_reg[15]_19 [4]),
        .O(\cal_tmp[15]_carry__0_i_4__0_n_0 ));
  CARRY4 \cal_tmp[15]_carry__1 
       (.CI(\cal_tmp[15]_carry__0_n_0 ),
        .CO({\cal_tmp[15]_carry__1_n_0 ,\cal_tmp[15]_carry__1_n_1 ,\cal_tmp[15]_carry__1_n_2 ,\cal_tmp[15]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[14].remd_tmp_reg_n_0_[15][10] ,\loop[14].remd_tmp_reg_n_0_[15][9] ,\loop[14].remd_tmp_reg_n_0_[15][8] ,\loop[14].remd_tmp_reg_n_0_[15][7] }),
        .O({\cal_tmp[15]_carry__1_n_4 ,\cal_tmp[15]_carry__1_n_5 ,\cal_tmp[15]_carry__1_n_6 ,\cal_tmp[15]_carry__1_n_7 }),
        .S({\cal_tmp[15]_carry__1_i_1__0_n_0 ,\cal_tmp[15]_carry__1_i_2__0_n_0 ,\cal_tmp[15]_carry__1_i_3__0_n_0 ,\cal_tmp[15]_carry__1_i_4__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__1_i_1__0 
       (.I0(\loop[14].remd_tmp_reg_n_0_[15][10] ),
        .O(\cal_tmp[15]_carry__1_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__1_i_2__0 
       (.I0(\loop[14].remd_tmp_reg_n_0_[15][9] ),
        .O(\cal_tmp[15]_carry__1_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__1_i_3__0 
       (.I0(\loop[14].remd_tmp_reg_n_0_[15][8] ),
        .O(\cal_tmp[15]_carry__1_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__1_i_4__0 
       (.I0(\loop[14].remd_tmp_reg_n_0_[15][7] ),
        .O(\cal_tmp[15]_carry__1_i_4__0_n_0 ));
  CARRY4 \cal_tmp[15]_carry__2 
       (.CI(\cal_tmp[15]_carry__1_n_0 ),
        .CO({\cal_tmp[15]_carry__2_n_0 ,\cal_tmp[15]_carry__2_n_1 ,\cal_tmp[15]_carry__2_n_2 ,\cal_tmp[15]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[14].remd_tmp_reg_n_0_[15][14] ,\loop[14].remd_tmp_reg_n_0_[15][13] ,\loop[14].remd_tmp_reg_n_0_[15][12] ,\loop[14].remd_tmp_reg_n_0_[15][11] }),
        .O({\cal_tmp[15]_carry__2_n_4 ,\cal_tmp[15]_carry__2_n_5 ,\cal_tmp[15]_carry__2_n_6 ,\cal_tmp[15]_carry__2_n_7 }),
        .S({\cal_tmp[15]_carry__2_i_1__0_n_0 ,\cal_tmp[15]_carry__2_i_2__0_n_0 ,\cal_tmp[15]_carry__2_i_3__0_n_0 ,\cal_tmp[15]_carry__2_i_4__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__2_i_1__0 
       (.I0(\loop[14].remd_tmp_reg_n_0_[15][14] ),
        .O(\cal_tmp[15]_carry__2_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__2_i_2__0 
       (.I0(\loop[14].remd_tmp_reg_n_0_[15][13] ),
        .O(\cal_tmp[15]_carry__2_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__2_i_3__0 
       (.I0(\loop[14].remd_tmp_reg_n_0_[15][12] ),
        .O(\cal_tmp[15]_carry__2_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__2_i_4__0 
       (.I0(\loop[14].remd_tmp_reg_n_0_[15][11] ),
        .O(\cal_tmp[15]_carry__2_i_4__0_n_0 ));
  CARRY4 \cal_tmp[15]_carry__3 
       (.CI(\cal_tmp[15]_carry__2_n_0 ),
        .CO({\cal_tmp[15]_carry__3_n_0 ,\cal_tmp[15]_carry__3_n_1 ,\cal_tmp[15]_carry__3_n_2 ,\cal_tmp[15]_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[14].remd_tmp_reg_n_0_[15][18] ,\loop[14].remd_tmp_reg_n_0_[15][17] ,\loop[14].remd_tmp_reg_n_0_[15][16] ,\loop[14].remd_tmp_reg_n_0_[15][15] }),
        .O({\NLW_cal_tmp[15]_carry__3_O_UNCONNECTED [3],\cal_tmp[15]_carry__3_n_5 ,\cal_tmp[15]_carry__3_n_6 ,\cal_tmp[15]_carry__3_n_7 }),
        .S({\cal_tmp[15]_carry__3_i_1__0_n_0 ,\cal_tmp[15]_carry__3_i_2__0_n_0 ,\cal_tmp[15]_carry__3_i_3__0_n_0 ,\cal_tmp[15]_carry__3_i_4__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__3_i_1__0 
       (.I0(\loop[14].remd_tmp_reg_n_0_[15][18] ),
        .O(\cal_tmp[15]_carry__3_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__3_i_2__0 
       (.I0(\loop[14].remd_tmp_reg_n_0_[15][17] ),
        .O(\cal_tmp[15]_carry__3_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__3_i_3__0 
       (.I0(\loop[14].remd_tmp_reg_n_0_[15][16] ),
        .O(\cal_tmp[15]_carry__3_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__3_i_4__0 
       (.I0(\loop[14].remd_tmp_reg_n_0_[15][15] ),
        .O(\cal_tmp[15]_carry__3_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry_i_1__0 
       (.I0(\loop[14].remd_tmp_reg_n_0_[15][2] ),
        .I1(\loop[14].divisor_tmp_reg[15]_19 [3]),
        .O(\cal_tmp[15]_carry_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry_i_2__0 
       (.I0(\loop[14].remd_tmp_reg_n_0_[15][1] ),
        .I1(\loop[14].divisor_tmp_reg[15]_19 [2]),
        .O(\cal_tmp[15]_carry_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry_i_3__0 
       (.I0(\loop[14].remd_tmp_reg_n_0_[15][0] ),
        .I1(\loop[14].divisor_tmp_reg[15]_19 [1]),
        .O(\cal_tmp[15]_carry_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry_i_4__0 
       (.I0(\loop[14].divisor_tmp_reg[15]_19 [0]),
        .O(\cal_tmp[15]_carry_i_4__0_n_0 ));
  CARRY4 \cal_tmp[16]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[16]_carry_n_0 ,\cal_tmp[16]_carry_n_1 ,\cal_tmp[16]_carry_n_2 ,\cal_tmp[16]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[15].remd_tmp_reg_n_0_[16][2] ,\loop[15].remd_tmp_reg_n_0_[16][1] ,\loop[15].remd_tmp_reg_n_0_[16][0] ,1'b0}),
        .O({\cal_tmp[16]_carry_n_4 ,\cal_tmp[16]_carry_n_5 ,\cal_tmp[16]_carry_n_6 ,\cal_tmp[16]_carry_n_7 }),
        .S({\cal_tmp[16]_carry_i_1__0_n_0 ,\cal_tmp[16]_carry_i_2__0_n_0 ,\cal_tmp[16]_carry_i_3__0_n_0 ,\cal_tmp[16]_carry_i_4__0_n_0 }));
  CARRY4 \cal_tmp[16]_carry__0 
       (.CI(\cal_tmp[16]_carry_n_0 ),
        .CO({\cal_tmp[16]_carry__0_n_0 ,\cal_tmp[16]_carry__0_n_1 ,\cal_tmp[16]_carry__0_n_2 ,\cal_tmp[16]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[15].remd_tmp_reg_n_0_[16][6] ,\loop[15].remd_tmp_reg_n_0_[16][5] ,\loop[15].remd_tmp_reg_n_0_[16][4] ,\loop[15].remd_tmp_reg_n_0_[16][3] }),
        .O({\cal_tmp[16]_carry__0_n_4 ,\cal_tmp[16]_carry__0_n_5 ,\cal_tmp[16]_carry__0_n_6 ,\cal_tmp[16]_carry__0_n_7 }),
        .S({\cal_tmp[16]_carry__0_i_1__0_n_0 ,\cal_tmp[16]_carry__0_i_2__0_n_0 ,\cal_tmp[16]_carry__0_i_3__0_n_0 ,\cal_tmp[16]_carry__0_i_4__0_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry__0_i_1__0 
       (.I0(\loop[15].remd_tmp_reg_n_0_[16][6] ),
        .I1(\loop[15].divisor_tmp_reg[16]_20 [7]),
        .O(\cal_tmp[16]_carry__0_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry__0_i_2__0 
       (.I0(\loop[15].remd_tmp_reg_n_0_[16][5] ),
        .I1(\loop[15].divisor_tmp_reg[16]_20 [6]),
        .O(\cal_tmp[16]_carry__0_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry__0_i_3__0 
       (.I0(\loop[15].remd_tmp_reg_n_0_[16][4] ),
        .I1(\loop[15].divisor_tmp_reg[16]_20 [5]),
        .O(\cal_tmp[16]_carry__0_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry__0_i_4__0 
       (.I0(\loop[15].remd_tmp_reg_n_0_[16][3] ),
        .I1(\loop[15].divisor_tmp_reg[16]_20 [4]),
        .O(\cal_tmp[16]_carry__0_i_4__0_n_0 ));
  CARRY4 \cal_tmp[16]_carry__1 
       (.CI(\cal_tmp[16]_carry__0_n_0 ),
        .CO({\cal_tmp[16]_carry__1_n_0 ,\cal_tmp[16]_carry__1_n_1 ,\cal_tmp[16]_carry__1_n_2 ,\cal_tmp[16]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[15].remd_tmp_reg_n_0_[16][10] ,\loop[15].remd_tmp_reg_n_0_[16][9] ,\loop[15].remd_tmp_reg_n_0_[16][8] ,\loop[15].remd_tmp_reg_n_0_[16][7] }),
        .O({\cal_tmp[16]_carry__1_n_4 ,\cal_tmp[16]_carry__1_n_5 ,\cal_tmp[16]_carry__1_n_6 ,\cal_tmp[16]_carry__1_n_7 }),
        .S({\cal_tmp[16]_carry__1_i_1__0_n_0 ,\cal_tmp[16]_carry__1_i_2__0_n_0 ,\cal_tmp[16]_carry__1_i_3__0_n_0 ,\cal_tmp[16]_carry__1_i_4__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__1_i_1__0 
       (.I0(\loop[15].remd_tmp_reg_n_0_[16][10] ),
        .O(\cal_tmp[16]_carry__1_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__1_i_2__0 
       (.I0(\loop[15].remd_tmp_reg_n_0_[16][9] ),
        .O(\cal_tmp[16]_carry__1_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__1_i_3__0 
       (.I0(\loop[15].remd_tmp_reg_n_0_[16][8] ),
        .O(\cal_tmp[16]_carry__1_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__1_i_4__0 
       (.I0(\loop[15].remd_tmp_reg_n_0_[16][7] ),
        .O(\cal_tmp[16]_carry__1_i_4__0_n_0 ));
  CARRY4 \cal_tmp[16]_carry__2 
       (.CI(\cal_tmp[16]_carry__1_n_0 ),
        .CO({\cal_tmp[16]_carry__2_n_0 ,\cal_tmp[16]_carry__2_n_1 ,\cal_tmp[16]_carry__2_n_2 ,\cal_tmp[16]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[15].remd_tmp_reg_n_0_[16][14] ,\loop[15].remd_tmp_reg_n_0_[16][13] ,\loop[15].remd_tmp_reg_n_0_[16][12] ,\loop[15].remd_tmp_reg_n_0_[16][11] }),
        .O({\cal_tmp[16]_carry__2_n_4 ,\cal_tmp[16]_carry__2_n_5 ,\cal_tmp[16]_carry__2_n_6 ,\cal_tmp[16]_carry__2_n_7 }),
        .S({\cal_tmp[16]_carry__2_i_1__0_n_0 ,\cal_tmp[16]_carry__2_i_2__0_n_0 ,\cal_tmp[16]_carry__2_i_3__0_n_0 ,\cal_tmp[16]_carry__2_i_4__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__2_i_1__0 
       (.I0(\loop[15].remd_tmp_reg_n_0_[16][14] ),
        .O(\cal_tmp[16]_carry__2_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__2_i_2__0 
       (.I0(\loop[15].remd_tmp_reg_n_0_[16][13] ),
        .O(\cal_tmp[16]_carry__2_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__2_i_3__0 
       (.I0(\loop[15].remd_tmp_reg_n_0_[16][12] ),
        .O(\cal_tmp[16]_carry__2_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__2_i_4__0 
       (.I0(\loop[15].remd_tmp_reg_n_0_[16][11] ),
        .O(\cal_tmp[16]_carry__2_i_4__0_n_0 ));
  CARRY4 \cal_tmp[16]_carry__3 
       (.CI(\cal_tmp[16]_carry__2_n_0 ),
        .CO({\cal_tmp[16]_carry__3_n_0 ,\cal_tmp[16]_carry__3_n_1 ,\cal_tmp[16]_carry__3_n_2 ,\cal_tmp[16]_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[15].remd_tmp_reg_n_0_[16][18] ,\loop[15].remd_tmp_reg_n_0_[16][17] ,\loop[15].remd_tmp_reg_n_0_[16][16] ,\loop[15].remd_tmp_reg_n_0_[16][15] }),
        .O({\NLW_cal_tmp[16]_carry__3_O_UNCONNECTED [3],\cal_tmp[16]_carry__3_n_5 ,\cal_tmp[16]_carry__3_n_6 ,\cal_tmp[16]_carry__3_n_7 }),
        .S({\cal_tmp[16]_carry__3_i_1__0_n_0 ,\cal_tmp[16]_carry__3_i_2__0_n_0 ,\cal_tmp[16]_carry__3_i_3__0_n_0 ,\cal_tmp[16]_carry__3_i_4__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__3_i_1__0 
       (.I0(\loop[15].remd_tmp_reg_n_0_[16][18] ),
        .O(\cal_tmp[16]_carry__3_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__3_i_2__0 
       (.I0(\loop[15].remd_tmp_reg_n_0_[16][17] ),
        .O(\cal_tmp[16]_carry__3_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__3_i_3__0 
       (.I0(\loop[15].remd_tmp_reg_n_0_[16][16] ),
        .O(\cal_tmp[16]_carry__3_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__3_i_4__0 
       (.I0(\loop[15].remd_tmp_reg_n_0_[16][15] ),
        .O(\cal_tmp[16]_carry__3_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry_i_1__0 
       (.I0(\loop[15].remd_tmp_reg_n_0_[16][2] ),
        .I1(\loop[15].divisor_tmp_reg[16]_20 [3]),
        .O(\cal_tmp[16]_carry_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry_i_2__0 
       (.I0(\loop[15].remd_tmp_reg_n_0_[16][1] ),
        .I1(\loop[15].divisor_tmp_reg[16]_20 [2]),
        .O(\cal_tmp[16]_carry_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry_i_3__0 
       (.I0(\loop[15].remd_tmp_reg_n_0_[16][0] ),
        .I1(\loop[15].divisor_tmp_reg[16]_20 [1]),
        .O(\cal_tmp[16]_carry_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry_i_4__0 
       (.I0(\loop[15].divisor_tmp_reg[16]_20 [0]),
        .O(\cal_tmp[16]_carry_i_4__0_n_0 ));
  CARRY4 \cal_tmp[17]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[17]_carry_n_0 ,\cal_tmp[17]_carry_n_1 ,\cal_tmp[17]_carry_n_2 ,\cal_tmp[17]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[16].remd_tmp_reg_n_0_[17][2] ,\loop[16].remd_tmp_reg_n_0_[17][1] ,\loop[16].remd_tmp_reg_n_0_[17][0] ,1'b0}),
        .O({\cal_tmp[17]_carry_n_4 ,\cal_tmp[17]_carry_n_5 ,\cal_tmp[17]_carry_n_6 ,\cal_tmp[17]_carry_n_7 }),
        .S({\cal_tmp[17]_carry_i_1__0_n_0 ,\cal_tmp[17]_carry_i_2__0_n_0 ,\cal_tmp[17]_carry_i_3__0_n_0 ,\cal_tmp[17]_carry_i_4__0_n_0 }));
  CARRY4 \cal_tmp[17]_carry__0 
       (.CI(\cal_tmp[17]_carry_n_0 ),
        .CO({\cal_tmp[17]_carry__0_n_0 ,\cal_tmp[17]_carry__0_n_1 ,\cal_tmp[17]_carry__0_n_2 ,\cal_tmp[17]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[16].remd_tmp_reg_n_0_[17][6] ,\loop[16].remd_tmp_reg_n_0_[17][5] ,\loop[16].remd_tmp_reg_n_0_[17][4] ,\loop[16].remd_tmp_reg_n_0_[17][3] }),
        .O({\cal_tmp[17]_carry__0_n_4 ,\cal_tmp[17]_carry__0_n_5 ,\cal_tmp[17]_carry__0_n_6 ,\cal_tmp[17]_carry__0_n_7 }),
        .S({\cal_tmp[17]_carry__0_i_1__0_n_0 ,\cal_tmp[17]_carry__0_i_2__0_n_0 ,\cal_tmp[17]_carry__0_i_3__0_n_0 ,\cal_tmp[17]_carry__0_i_4__0_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry__0_i_1__0 
       (.I0(\loop[16].remd_tmp_reg_n_0_[17][6] ),
        .I1(\loop[16].divisor_tmp_reg[17]_21 [7]),
        .O(\cal_tmp[17]_carry__0_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry__0_i_2__0 
       (.I0(\loop[16].remd_tmp_reg_n_0_[17][5] ),
        .I1(\loop[16].divisor_tmp_reg[17]_21 [6]),
        .O(\cal_tmp[17]_carry__0_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry__0_i_3__0 
       (.I0(\loop[16].remd_tmp_reg_n_0_[17][4] ),
        .I1(\loop[16].divisor_tmp_reg[17]_21 [5]),
        .O(\cal_tmp[17]_carry__0_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry__0_i_4__0 
       (.I0(\loop[16].remd_tmp_reg_n_0_[17][3] ),
        .I1(\loop[16].divisor_tmp_reg[17]_21 [4]),
        .O(\cal_tmp[17]_carry__0_i_4__0_n_0 ));
  CARRY4 \cal_tmp[17]_carry__1 
       (.CI(\cal_tmp[17]_carry__0_n_0 ),
        .CO({\cal_tmp[17]_carry__1_n_0 ,\cal_tmp[17]_carry__1_n_1 ,\cal_tmp[17]_carry__1_n_2 ,\cal_tmp[17]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[16].remd_tmp_reg_n_0_[17][10] ,\loop[16].remd_tmp_reg_n_0_[17][9] ,\loop[16].remd_tmp_reg_n_0_[17][8] ,\loop[16].remd_tmp_reg_n_0_[17][7] }),
        .O({\cal_tmp[17]_carry__1_n_4 ,\cal_tmp[17]_carry__1_n_5 ,\cal_tmp[17]_carry__1_n_6 ,\cal_tmp[17]_carry__1_n_7 }),
        .S({\cal_tmp[17]_carry__1_i_1__0_n_0 ,\cal_tmp[17]_carry__1_i_2__0_n_0 ,\cal_tmp[17]_carry__1_i_3__0_n_0 ,\cal_tmp[17]_carry__1_i_4__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__1_i_1__0 
       (.I0(\loop[16].remd_tmp_reg_n_0_[17][10] ),
        .O(\cal_tmp[17]_carry__1_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__1_i_2__0 
       (.I0(\loop[16].remd_tmp_reg_n_0_[17][9] ),
        .O(\cal_tmp[17]_carry__1_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__1_i_3__0 
       (.I0(\loop[16].remd_tmp_reg_n_0_[17][8] ),
        .O(\cal_tmp[17]_carry__1_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__1_i_4__0 
       (.I0(\loop[16].remd_tmp_reg_n_0_[17][7] ),
        .O(\cal_tmp[17]_carry__1_i_4__0_n_0 ));
  CARRY4 \cal_tmp[17]_carry__2 
       (.CI(\cal_tmp[17]_carry__1_n_0 ),
        .CO({\cal_tmp[17]_carry__2_n_0 ,\cal_tmp[17]_carry__2_n_1 ,\cal_tmp[17]_carry__2_n_2 ,\cal_tmp[17]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[16].remd_tmp_reg_n_0_[17][14] ,\loop[16].remd_tmp_reg_n_0_[17][13] ,\loop[16].remd_tmp_reg_n_0_[17][12] ,\loop[16].remd_tmp_reg_n_0_[17][11] }),
        .O({\cal_tmp[17]_carry__2_n_4 ,\cal_tmp[17]_carry__2_n_5 ,\cal_tmp[17]_carry__2_n_6 ,\cal_tmp[17]_carry__2_n_7 }),
        .S({\cal_tmp[17]_carry__2_i_1__0_n_0 ,\cal_tmp[17]_carry__2_i_2__0_n_0 ,\cal_tmp[17]_carry__2_i_3__0_n_0 ,\cal_tmp[17]_carry__2_i_4__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__2_i_1__0 
       (.I0(\loop[16].remd_tmp_reg_n_0_[17][14] ),
        .O(\cal_tmp[17]_carry__2_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__2_i_2__0 
       (.I0(\loop[16].remd_tmp_reg_n_0_[17][13] ),
        .O(\cal_tmp[17]_carry__2_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__2_i_3__0 
       (.I0(\loop[16].remd_tmp_reg_n_0_[17][12] ),
        .O(\cal_tmp[17]_carry__2_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__2_i_4__0 
       (.I0(\loop[16].remd_tmp_reg_n_0_[17][11] ),
        .O(\cal_tmp[17]_carry__2_i_4__0_n_0 ));
  CARRY4 \cal_tmp[17]_carry__3 
       (.CI(\cal_tmp[17]_carry__2_n_0 ),
        .CO({\cal_tmp[17]_carry__3_n_0 ,\cal_tmp[17]_carry__3_n_1 ,\cal_tmp[17]_carry__3_n_2 ,\cal_tmp[17]_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[16].remd_tmp_reg_n_0_[17][18] ,\loop[16].remd_tmp_reg_n_0_[17][17] ,\loop[16].remd_tmp_reg_n_0_[17][16] ,\loop[16].remd_tmp_reg_n_0_[17][15] }),
        .O({\NLW_cal_tmp[17]_carry__3_O_UNCONNECTED [3],\cal_tmp[17]_carry__3_n_5 ,\cal_tmp[17]_carry__3_n_6 ,\cal_tmp[17]_carry__3_n_7 }),
        .S({\cal_tmp[17]_carry__3_i_1__0_n_0 ,\cal_tmp[17]_carry__3_i_2__0_n_0 ,\cal_tmp[17]_carry__3_i_3__0_n_0 ,\cal_tmp[17]_carry__3_i_4__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__3_i_1__0 
       (.I0(\loop[16].remd_tmp_reg_n_0_[17][18] ),
        .O(\cal_tmp[17]_carry__3_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__3_i_2__0 
       (.I0(\loop[16].remd_tmp_reg_n_0_[17][17] ),
        .O(\cal_tmp[17]_carry__3_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__3_i_3__0 
       (.I0(\loop[16].remd_tmp_reg_n_0_[17][16] ),
        .O(\cal_tmp[17]_carry__3_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__3_i_4__0 
       (.I0(\loop[16].remd_tmp_reg_n_0_[17][15] ),
        .O(\cal_tmp[17]_carry__3_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry_i_1__0 
       (.I0(\loop[16].remd_tmp_reg_n_0_[17][2] ),
        .I1(\loop[16].divisor_tmp_reg[17]_21 [3]),
        .O(\cal_tmp[17]_carry_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry_i_2__0 
       (.I0(\loop[16].remd_tmp_reg_n_0_[17][1] ),
        .I1(\loop[16].divisor_tmp_reg[17]_21 [2]),
        .O(\cal_tmp[17]_carry_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry_i_3__0 
       (.I0(\loop[16].remd_tmp_reg_n_0_[17][0] ),
        .I1(\loop[16].divisor_tmp_reg[17]_21 [1]),
        .O(\cal_tmp[17]_carry_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry_i_4__0 
       (.I0(\loop[16].divisor_tmp_reg[17]_21 [0]),
        .O(\cal_tmp[17]_carry_i_4__0_n_0 ));
  CARRY4 \cal_tmp[18]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[18]_carry_n_0 ,\cal_tmp[18]_carry_n_1 ,\cal_tmp[18]_carry_n_2 ,\cal_tmp[18]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[17].remd_tmp_reg_n_0_[18][2] ,\loop[17].remd_tmp_reg_n_0_[18][1] ,\loop[17].remd_tmp_reg_n_0_[18][0] ,1'b0}),
        .O({\cal_tmp[18]_carry_n_4 ,\cal_tmp[18]_carry_n_5 ,\cal_tmp[18]_carry_n_6 ,\cal_tmp[18]_carry_n_7 }),
        .S({\cal_tmp[18]_carry_i_1__0_n_0 ,\cal_tmp[18]_carry_i_2__0_n_0 ,\cal_tmp[18]_carry_i_3__0_n_0 ,\cal_tmp[18]_carry_i_4__0_n_0 }));
  CARRY4 \cal_tmp[18]_carry__0 
       (.CI(\cal_tmp[18]_carry_n_0 ),
        .CO({\cal_tmp[18]_carry__0_n_0 ,\cal_tmp[18]_carry__0_n_1 ,\cal_tmp[18]_carry__0_n_2 ,\cal_tmp[18]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[17].remd_tmp_reg_n_0_[18][6] ,\loop[17].remd_tmp_reg_n_0_[18][5] ,\loop[17].remd_tmp_reg_n_0_[18][4] ,\loop[17].remd_tmp_reg_n_0_[18][3] }),
        .O({\cal_tmp[18]_carry__0_n_4 ,\cal_tmp[18]_carry__0_n_5 ,\cal_tmp[18]_carry__0_n_6 ,\cal_tmp[18]_carry__0_n_7 }),
        .S({\cal_tmp[18]_carry__0_i_1__0_n_0 ,\cal_tmp[18]_carry__0_i_2__0_n_0 ,\cal_tmp[18]_carry__0_i_3__0_n_0 ,\cal_tmp[18]_carry__0_i_4__0_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[18]_carry__0_i_1__0 
       (.I0(\loop[17].remd_tmp_reg_n_0_[18][6] ),
        .I1(\loop[17].divisor_tmp_reg[18]_22 [7]),
        .O(\cal_tmp[18]_carry__0_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[18]_carry__0_i_2__0 
       (.I0(\loop[17].remd_tmp_reg_n_0_[18][5] ),
        .I1(\loop[17].divisor_tmp_reg[18]_22 [6]),
        .O(\cal_tmp[18]_carry__0_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[18]_carry__0_i_3__0 
       (.I0(\loop[17].remd_tmp_reg_n_0_[18][4] ),
        .I1(\loop[17].divisor_tmp_reg[18]_22 [5]),
        .O(\cal_tmp[18]_carry__0_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[18]_carry__0_i_4__0 
       (.I0(\loop[17].remd_tmp_reg_n_0_[18][3] ),
        .I1(\loop[17].divisor_tmp_reg[18]_22 [4]),
        .O(\cal_tmp[18]_carry__0_i_4__0_n_0 ));
  CARRY4 \cal_tmp[18]_carry__1 
       (.CI(\cal_tmp[18]_carry__0_n_0 ),
        .CO({\cal_tmp[18]_carry__1_n_0 ,\cal_tmp[18]_carry__1_n_1 ,\cal_tmp[18]_carry__1_n_2 ,\cal_tmp[18]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[17].remd_tmp_reg_n_0_[18][10] ,\loop[17].remd_tmp_reg_n_0_[18][9] ,\loop[17].remd_tmp_reg_n_0_[18][8] ,\loop[17].remd_tmp_reg_n_0_[18][7] }),
        .O({\cal_tmp[18]_carry__1_n_4 ,\cal_tmp[18]_carry__1_n_5 ,\cal_tmp[18]_carry__1_n_6 ,\cal_tmp[18]_carry__1_n_7 }),
        .S({\cal_tmp[18]_carry__1_i_1__0_n_0 ,\cal_tmp[18]_carry__1_i_2__0_n_0 ,\cal_tmp[18]_carry__1_i_3__0_n_0 ,\cal_tmp[18]_carry__1_i_4__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__1_i_1__0 
       (.I0(\loop[17].remd_tmp_reg_n_0_[18][10] ),
        .O(\cal_tmp[18]_carry__1_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__1_i_2__0 
       (.I0(\loop[17].remd_tmp_reg_n_0_[18][9] ),
        .O(\cal_tmp[18]_carry__1_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__1_i_3__0 
       (.I0(\loop[17].remd_tmp_reg_n_0_[18][8] ),
        .O(\cal_tmp[18]_carry__1_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__1_i_4__0 
       (.I0(\loop[17].remd_tmp_reg_n_0_[18][7] ),
        .O(\cal_tmp[18]_carry__1_i_4__0_n_0 ));
  CARRY4 \cal_tmp[18]_carry__2 
       (.CI(\cal_tmp[18]_carry__1_n_0 ),
        .CO({\cal_tmp[18]_carry__2_n_0 ,\cal_tmp[18]_carry__2_n_1 ,\cal_tmp[18]_carry__2_n_2 ,\cal_tmp[18]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[17].remd_tmp_reg_n_0_[18][14] ,\loop[17].remd_tmp_reg_n_0_[18][13] ,\loop[17].remd_tmp_reg_n_0_[18][12] ,\loop[17].remd_tmp_reg_n_0_[18][11] }),
        .O({\cal_tmp[18]_carry__2_n_4 ,\cal_tmp[18]_carry__2_n_5 ,\cal_tmp[18]_carry__2_n_6 ,\cal_tmp[18]_carry__2_n_7 }),
        .S({\cal_tmp[18]_carry__2_i_1__0_n_0 ,\cal_tmp[18]_carry__2_i_2__0_n_0 ,\cal_tmp[18]_carry__2_i_3__0_n_0 ,\cal_tmp[18]_carry__2_i_4__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__2_i_1__0 
       (.I0(\loop[17].remd_tmp_reg_n_0_[18][14] ),
        .O(\cal_tmp[18]_carry__2_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__2_i_2__0 
       (.I0(\loop[17].remd_tmp_reg_n_0_[18][13] ),
        .O(\cal_tmp[18]_carry__2_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__2_i_3__0 
       (.I0(\loop[17].remd_tmp_reg_n_0_[18][12] ),
        .O(\cal_tmp[18]_carry__2_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__2_i_4__0 
       (.I0(\loop[17].remd_tmp_reg_n_0_[18][11] ),
        .O(\cal_tmp[18]_carry__2_i_4__0_n_0 ));
  CARRY4 \cal_tmp[18]_carry__3 
       (.CI(\cal_tmp[18]_carry__2_n_0 ),
        .CO({\cal_tmp[18]_carry__3_n_0 ,\cal_tmp[18]_carry__3_n_1 ,\cal_tmp[18]_carry__3_n_2 ,\cal_tmp[18]_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[17].remd_tmp_reg_n_0_[18][18] ,\loop[17].remd_tmp_reg_n_0_[18][17] ,\loop[17].remd_tmp_reg_n_0_[18][16] ,\loop[17].remd_tmp_reg_n_0_[18][15] }),
        .O({\NLW_cal_tmp[18]_carry__3_O_UNCONNECTED [3],\cal_tmp[18]_carry__3_n_5 ,\cal_tmp[18]_carry__3_n_6 ,\cal_tmp[18]_carry__3_n_7 }),
        .S({\cal_tmp[18]_carry__3_i_1__0_n_0 ,\cal_tmp[18]_carry__3_i_2__0_n_0 ,\cal_tmp[18]_carry__3_i_3__0_n_0 ,\cal_tmp[18]_carry__3_i_4__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__3_i_1__0 
       (.I0(\loop[17].remd_tmp_reg_n_0_[18][18] ),
        .O(\cal_tmp[18]_carry__3_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__3_i_2__0 
       (.I0(\loop[17].remd_tmp_reg_n_0_[18][17] ),
        .O(\cal_tmp[18]_carry__3_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__3_i_3__0 
       (.I0(\loop[17].remd_tmp_reg_n_0_[18][16] ),
        .O(\cal_tmp[18]_carry__3_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__3_i_4__0 
       (.I0(\loop[17].remd_tmp_reg_n_0_[18][15] ),
        .O(\cal_tmp[18]_carry__3_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[18]_carry_i_1__0 
       (.I0(\loop[17].remd_tmp_reg_n_0_[18][2] ),
        .I1(\loop[17].divisor_tmp_reg[18]_22 [3]),
        .O(\cal_tmp[18]_carry_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[18]_carry_i_2__0 
       (.I0(\loop[17].remd_tmp_reg_n_0_[18][1] ),
        .I1(\loop[17].divisor_tmp_reg[18]_22 [2]),
        .O(\cal_tmp[18]_carry_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[18]_carry_i_3__0 
       (.I0(\loop[17].remd_tmp_reg_n_0_[18][0] ),
        .I1(\loop[17].divisor_tmp_reg[18]_22 [1]),
        .O(\cal_tmp[18]_carry_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry_i_4__0 
       (.I0(\loop[17].divisor_tmp_reg[18]_22 [0]),
        .O(\cal_tmp[18]_carry_i_4__0_n_0 ));
  CARRY4 \cal_tmp[19]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[19]_carry_n_0 ,\cal_tmp[19]_carry_n_1 ,\cal_tmp[19]_carry_n_2 ,\cal_tmp[19]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[18].remd_tmp_reg[19]_2 [2:0],1'b0}),
        .O(\NLW_cal_tmp[19]_carry_O_UNCONNECTED [3:0]),
        .S({\cal_tmp[19]_carry_i_1__0_n_0 ,\cal_tmp[19]_carry_i_2__0_n_0 ,\cal_tmp[19]_carry_i_3__0_n_0 ,\cal_tmp[19]_carry_i_4__0_n_0 }));
  CARRY4 \cal_tmp[19]_carry__0 
       (.CI(\cal_tmp[19]_carry_n_0 ),
        .CO({\cal_tmp[19]_carry__0_n_0 ,\cal_tmp[19]_carry__0_n_1 ,\cal_tmp[19]_carry__0_n_2 ,\cal_tmp[19]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[18].remd_tmp_reg[19]_2 [6:3]),
        .O(\NLW_cal_tmp[19]_carry__0_O_UNCONNECTED [3:0]),
        .S({\cal_tmp[19]_carry__0_i_1__0_n_0 ,\cal_tmp[19]_carry__0_i_2__0_n_0 ,\cal_tmp[19]_carry__0_i_3__0_n_0 ,\cal_tmp[19]_carry__0_i_4__0_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[19]_carry__0_i_1__0 
       (.I0(\loop[18].remd_tmp_reg[19]_2 [6]),
        .I1(\loop[18].divisor_tmp_reg[19]_23 [7]),
        .O(\cal_tmp[19]_carry__0_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[19]_carry__0_i_2__0 
       (.I0(\loop[18].remd_tmp_reg[19]_2 [5]),
        .I1(\loop[18].divisor_tmp_reg[19]_23 [6]),
        .O(\cal_tmp[19]_carry__0_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[19]_carry__0_i_3__0 
       (.I0(\loop[18].remd_tmp_reg[19]_2 [4]),
        .I1(\loop[18].divisor_tmp_reg[19]_23 [5]),
        .O(\cal_tmp[19]_carry__0_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[19]_carry__0_i_4__0 
       (.I0(\loop[18].remd_tmp_reg[19]_2 [3]),
        .I1(\loop[18].divisor_tmp_reg[19]_23 [4]),
        .O(\cal_tmp[19]_carry__0_i_4__0_n_0 ));
  CARRY4 \cal_tmp[19]_carry__1 
       (.CI(\cal_tmp[19]_carry__0_n_0 ),
        .CO({\cal_tmp[19]_carry__1_n_0 ,\cal_tmp[19]_carry__1_n_1 ,\cal_tmp[19]_carry__1_n_2 ,\cal_tmp[19]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[18].remd_tmp_reg[19]_2 [10:7]),
        .O(\NLW_cal_tmp[19]_carry__1_O_UNCONNECTED [3:0]),
        .S({\cal_tmp[19]_carry__1_i_1__0_n_0 ,\cal_tmp[19]_carry__1_i_2__0_n_0 ,\cal_tmp[19]_carry__1_i_3__0_n_0 ,\cal_tmp[19]_carry__1_i_4__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__1_i_1__0 
       (.I0(\loop[18].remd_tmp_reg[19]_2 [10]),
        .O(\cal_tmp[19]_carry__1_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__1_i_2__0 
       (.I0(\loop[18].remd_tmp_reg[19]_2 [9]),
        .O(\cal_tmp[19]_carry__1_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__1_i_3__0 
       (.I0(\loop[18].remd_tmp_reg[19]_2 [8]),
        .O(\cal_tmp[19]_carry__1_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__1_i_4__0 
       (.I0(\loop[18].remd_tmp_reg[19]_2 [7]),
        .O(\cal_tmp[19]_carry__1_i_4__0_n_0 ));
  CARRY4 \cal_tmp[19]_carry__2 
       (.CI(\cal_tmp[19]_carry__1_n_0 ),
        .CO({\cal_tmp[19]_carry__2_n_0 ,\cal_tmp[19]_carry__2_n_1 ,\cal_tmp[19]_carry__2_n_2 ,\cal_tmp[19]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[18].remd_tmp_reg[19]_2 [14:11]),
        .O(\NLW_cal_tmp[19]_carry__2_O_UNCONNECTED [3:0]),
        .S({\cal_tmp[19]_carry__2_i_1__0_n_0 ,\cal_tmp[19]_carry__2_i_2__0_n_0 ,\cal_tmp[19]_carry__2_i_3__0_n_0 ,\cal_tmp[19]_carry__2_i_4__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__2_i_1__0 
       (.I0(\loop[18].remd_tmp_reg[19]_2 [14]),
        .O(\cal_tmp[19]_carry__2_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__2_i_2__0 
       (.I0(\loop[18].remd_tmp_reg[19]_2 [13]),
        .O(\cal_tmp[19]_carry__2_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__2_i_3__0 
       (.I0(\loop[18].remd_tmp_reg[19]_2 [12]),
        .O(\cal_tmp[19]_carry__2_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__2_i_4__0 
       (.I0(\loop[18].remd_tmp_reg[19]_2 [11]),
        .O(\cal_tmp[19]_carry__2_i_4__0_n_0 ));
  CARRY4 \cal_tmp[19]_carry__3 
       (.CI(\cal_tmp[19]_carry__2_n_0 ),
        .CO({\cal_tmp[19]_carry__3_n_0 ,\cal_tmp[19]_carry__3_n_1 ,\cal_tmp[19]_carry__3_n_2 ,\cal_tmp[19]_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[18].remd_tmp_reg[19]_2 [18:15]),
        .O(\NLW_cal_tmp[19]_carry__3_O_UNCONNECTED [3:0]),
        .S({\cal_tmp[19]_carry__3_i_1__0_n_0 ,\cal_tmp[19]_carry__3_i_2__0_n_0 ,\cal_tmp[19]_carry__3_i_3__0_n_0 ,\cal_tmp[19]_carry__3_i_4__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__3_i_1__0 
       (.I0(\loop[18].remd_tmp_reg[19]_2 [18]),
        .O(\cal_tmp[19]_carry__3_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__3_i_2__0 
       (.I0(\loop[18].remd_tmp_reg[19]_2 [17]),
        .O(\cal_tmp[19]_carry__3_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__3_i_3__0 
       (.I0(\loop[18].remd_tmp_reg[19]_2 [16]),
        .O(\cal_tmp[19]_carry__3_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__3_i_4__0 
       (.I0(\loop[18].remd_tmp_reg[19]_2 [15]),
        .O(\cal_tmp[19]_carry__3_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[19]_carry_i_1__0 
       (.I0(\loop[18].remd_tmp_reg[19]_2 [2]),
        .I1(\loop[18].divisor_tmp_reg[19]_23 [3]),
        .O(\cal_tmp[19]_carry_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[19]_carry_i_2__0 
       (.I0(\loop[18].remd_tmp_reg[19]_2 [1]),
        .I1(\loop[18].divisor_tmp_reg[19]_23 [2]),
        .O(\cal_tmp[19]_carry_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[19]_carry_i_3__0 
       (.I0(\loop[18].remd_tmp_reg[19]_2 [0]),
        .I1(\loop[18].divisor_tmp_reg[19]_23 [1]),
        .O(\cal_tmp[19]_carry_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry_i_4__0 
       (.I0(\loop[18].divisor_tmp_reg[19]_23 [0]),
        .O(\cal_tmp[19]_carry_i_4__0_n_0 ));
  CARRY4 \cal_tmp[1]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[1]_carry_n_0 ,\cal_tmp[1]_carry_n_1 ,\cal_tmp[1]_carry_n_2 ,\cal_tmp[1]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[0].remd_tmp_reg_n_0_[1][2] ,\loop[0].remd_tmp_reg_n_0_[1][1] ,\loop[0].remd_tmp_reg_n_0_[1][0] ,1'b0}),
        .O({\cal_tmp[1]_carry_n_4 ,\cal_tmp[1]_carry_n_5 ,\cal_tmp[1]_carry_n_6 ,\cal_tmp[1]_carry_n_7 }),
        .S({\cal_tmp[1]_carry_i_1__0_n_0 ,\cal_tmp[1]_carry_i_2__0_n_0 ,\cal_tmp[1]_carry_i_3__0_n_0 ,\cal_tmp[1]_carry_i_4__0_n_0 }));
  CARRY4 \cal_tmp[1]_carry__0 
       (.CI(\cal_tmp[1]_carry_n_0 ),
        .CO({\cal_tmp[1]_carry__0_n_0 ,\cal_tmp[1]_carry__0_n_1 ,\cal_tmp[1]_carry__0_n_2 ,\cal_tmp[1]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[0].remd_tmp_reg_n_0_[1][6] ,\loop[0].remd_tmp_reg_n_0_[1][5] ,\loop[0].remd_tmp_reg_n_0_[1][4] ,\loop[0].remd_tmp_reg_n_0_[1][3] }),
        .O({\cal_tmp[1]_carry__0_n_4 ,\cal_tmp[1]_carry__0_n_5 ,\cal_tmp[1]_carry__0_n_6 ,\cal_tmp[1]_carry__0_n_7 }),
        .S({\cal_tmp[1]_carry__0_i_1__0_n_0 ,\cal_tmp[1]_carry__0_i_2__0_n_0 ,\cal_tmp[1]_carry__0_i_3__0_n_0 ,\cal_tmp[1]_carry__0_i_4__0_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry__0_i_1__0 
       (.I0(\loop[0].remd_tmp_reg_n_0_[1][6] ),
        .I1(\loop[0].divisor_tmp_reg[1]_5 [7]),
        .O(\cal_tmp[1]_carry__0_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry__0_i_2__0 
       (.I0(\loop[0].remd_tmp_reg_n_0_[1][5] ),
        .I1(\loop[0].divisor_tmp_reg[1]_5 [6]),
        .O(\cal_tmp[1]_carry__0_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry__0_i_3__0 
       (.I0(\loop[0].remd_tmp_reg_n_0_[1][4] ),
        .I1(\loop[0].divisor_tmp_reg[1]_5 [5]),
        .O(\cal_tmp[1]_carry__0_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry__0_i_4__0 
       (.I0(\loop[0].remd_tmp_reg_n_0_[1][3] ),
        .I1(\loop[0].divisor_tmp_reg[1]_5 [4]),
        .O(\cal_tmp[1]_carry__0_i_4__0_n_0 ));
  CARRY4 \cal_tmp[1]_carry__1 
       (.CI(\cal_tmp[1]_carry__0_n_0 ),
        .CO({\NLW_cal_tmp[1]_carry__1_CO_UNCONNECTED [3:2],\cal_tmp[1]_carry__1_n_2 ,\NLW_cal_tmp[1]_carry__1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[0].remd_tmp_reg_n_0_[1][7] }),
        .O({\NLW_cal_tmp[1]_carry__1_O_UNCONNECTED [3:1],\cal_tmp[1]_carry__1_n_7 }),
        .S({1'b0,1'b0,1'b1,\cal_tmp[1]_carry__1_i_1__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[1]_carry__1_i_1__0 
       (.I0(\loop[0].remd_tmp_reg_n_0_[1][7] ),
        .O(\cal_tmp[1]_carry__1_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry_i_1__0 
       (.I0(\loop[0].remd_tmp_reg_n_0_[1][2] ),
        .I1(\loop[0].divisor_tmp_reg[1]_5 [3]),
        .O(\cal_tmp[1]_carry_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry_i_2__0 
       (.I0(\loop[0].remd_tmp_reg_n_0_[1][1] ),
        .I1(\loop[0].divisor_tmp_reg[1]_5 [2]),
        .O(\cal_tmp[1]_carry_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry_i_3__0 
       (.I0(\loop[0].remd_tmp_reg_n_0_[1][0] ),
        .I1(\loop[0].divisor_tmp_reg[1]_5 [1]),
        .O(\cal_tmp[1]_carry_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[1]_carry_i_4__0 
       (.I0(\loop[0].divisor_tmp_reg[1]_5 [0]),
        .O(\cal_tmp[1]_carry_i_4__0_n_0 ));
  CARRY4 \cal_tmp[2]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[2]_carry_n_0 ,\cal_tmp[2]_carry_n_1 ,\cal_tmp[2]_carry_n_2 ,\cal_tmp[2]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[1].remd_tmp_reg_n_0_[2][2] ,\loop[1].remd_tmp_reg_n_0_[2][1] ,\loop[1].remd_tmp_reg_n_0_[2][0] ,1'b0}),
        .O({\cal_tmp[2]_carry_n_4 ,\cal_tmp[2]_carry_n_5 ,\cal_tmp[2]_carry_n_6 ,\cal_tmp[2]_carry_n_7 }),
        .S({\cal_tmp[2]_carry_i_1__0_n_0 ,\cal_tmp[2]_carry_i_2__0_n_0 ,\cal_tmp[2]_carry_i_3__0_n_0 ,\cal_tmp[2]_carry_i_4__0_n_0 }));
  CARRY4 \cal_tmp[2]_carry__0 
       (.CI(\cal_tmp[2]_carry_n_0 ),
        .CO({\cal_tmp[2]_carry__0_n_0 ,\cal_tmp[2]_carry__0_n_1 ,\cal_tmp[2]_carry__0_n_2 ,\cal_tmp[2]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[1].remd_tmp_reg_n_0_[2][6] ,\loop[1].remd_tmp_reg_n_0_[2][5] ,\loop[1].remd_tmp_reg_n_0_[2][4] ,\loop[1].remd_tmp_reg_n_0_[2][3] }),
        .O({\cal_tmp[2]_carry__0_n_4 ,\cal_tmp[2]_carry__0_n_5 ,\cal_tmp[2]_carry__0_n_6 ,\cal_tmp[2]_carry__0_n_7 }),
        .S({\cal_tmp[2]_carry__0_i_1__0_n_0 ,\cal_tmp[2]_carry__0_i_2__0_n_0 ,\cal_tmp[2]_carry__0_i_3__0_n_0 ,\cal_tmp[2]_carry__0_i_4__0_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry__0_i_1__0 
       (.I0(\loop[1].remd_tmp_reg_n_0_[2][6] ),
        .I1(\loop[1].divisor_tmp_reg[2]_6 [7]),
        .O(\cal_tmp[2]_carry__0_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry__0_i_2__0 
       (.I0(\loop[1].remd_tmp_reg_n_0_[2][5] ),
        .I1(\loop[1].divisor_tmp_reg[2]_6 [6]),
        .O(\cal_tmp[2]_carry__0_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry__0_i_3__0 
       (.I0(\loop[1].remd_tmp_reg_n_0_[2][4] ),
        .I1(\loop[1].divisor_tmp_reg[2]_6 [5]),
        .O(\cal_tmp[2]_carry__0_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry__0_i_4__0 
       (.I0(\loop[1].remd_tmp_reg_n_0_[2][3] ),
        .I1(\loop[1].divisor_tmp_reg[2]_6 [4]),
        .O(\cal_tmp[2]_carry__0_i_4__0_n_0 ));
  CARRY4 \cal_tmp[2]_carry__1 
       (.CI(\cal_tmp[2]_carry__0_n_0 ),
        .CO({\NLW_cal_tmp[2]_carry__1_CO_UNCONNECTED [3],\cal_tmp[2]_carry__1_n_1 ,\NLW_cal_tmp[2]_carry__1_CO_UNCONNECTED [1],\cal_tmp[2]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\loop[1].remd_tmp_reg_n_0_[2][8] ,\loop[1].remd_tmp_reg_n_0_[2][7] }),
        .O({\NLW_cal_tmp[2]_carry__1_O_UNCONNECTED [3:2],\cal_tmp[2]_carry__1_n_6 ,\cal_tmp[2]_carry__1_n_7 }),
        .S({1'b0,1'b1,\cal_tmp[2]_carry__1_i_1__0_n_0 ,\cal_tmp[2]_carry__1_i_2__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[2]_carry__1_i_1__0 
       (.I0(\loop[1].remd_tmp_reg_n_0_[2][8] ),
        .O(\cal_tmp[2]_carry__1_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[2]_carry__1_i_2__0 
       (.I0(\loop[1].remd_tmp_reg_n_0_[2][7] ),
        .O(\cal_tmp[2]_carry__1_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry_i_1__0 
       (.I0(\loop[1].remd_tmp_reg_n_0_[2][2] ),
        .I1(\loop[1].divisor_tmp_reg[2]_6 [3]),
        .O(\cal_tmp[2]_carry_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry_i_2__0 
       (.I0(\loop[1].remd_tmp_reg_n_0_[2][1] ),
        .I1(\loop[1].divisor_tmp_reg[2]_6 [2]),
        .O(\cal_tmp[2]_carry_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry_i_3__0 
       (.I0(\loop[1].remd_tmp_reg_n_0_[2][0] ),
        .I1(\loop[1].divisor_tmp_reg[2]_6 [1]),
        .O(\cal_tmp[2]_carry_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[2]_carry_i_4__0 
       (.I0(\loop[1].divisor_tmp_reg[2]_6 [0]),
        .O(\cal_tmp[2]_carry_i_4__0_n_0 ));
  CARRY4 \cal_tmp[3]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[3]_carry_n_0 ,\cal_tmp[3]_carry_n_1 ,\cal_tmp[3]_carry_n_2 ,\cal_tmp[3]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[2].remd_tmp_reg_n_0_[3][2] ,\loop[2].remd_tmp_reg_n_0_[3][1] ,\loop[2].remd_tmp_reg_n_0_[3][0] ,1'b0}),
        .O({\cal_tmp[3]_carry_n_4 ,\cal_tmp[3]_carry_n_5 ,\cal_tmp[3]_carry_n_6 ,\cal_tmp[3]_carry_n_7 }),
        .S({\cal_tmp[3]_carry_i_1__0_n_0 ,\cal_tmp[3]_carry_i_2__0_n_0 ,\cal_tmp[3]_carry_i_3__0_n_0 ,\cal_tmp[3]_carry_i_4__0_n_0 }));
  CARRY4 \cal_tmp[3]_carry__0 
       (.CI(\cal_tmp[3]_carry_n_0 ),
        .CO({\cal_tmp[3]_carry__0_n_0 ,\cal_tmp[3]_carry__0_n_1 ,\cal_tmp[3]_carry__0_n_2 ,\cal_tmp[3]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[2].remd_tmp_reg_n_0_[3][6] ,\loop[2].remd_tmp_reg_n_0_[3][5] ,\loop[2].remd_tmp_reg_n_0_[3][4] ,\loop[2].remd_tmp_reg_n_0_[3][3] }),
        .O({\cal_tmp[3]_carry__0_n_4 ,\cal_tmp[3]_carry__0_n_5 ,\cal_tmp[3]_carry__0_n_6 ,\cal_tmp[3]_carry__0_n_7 }),
        .S({\cal_tmp[3]_carry__0_i_1__0_n_0 ,\cal_tmp[3]_carry__0_i_2__0_n_0 ,\cal_tmp[3]_carry__0_i_3__0_n_0 ,\cal_tmp[3]_carry__0_i_4__0_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry__0_i_1__0 
       (.I0(\loop[2].remd_tmp_reg_n_0_[3][6] ),
        .I1(\loop[2].divisor_tmp_reg[3]_7 [7]),
        .O(\cal_tmp[3]_carry__0_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry__0_i_2__0 
       (.I0(\loop[2].remd_tmp_reg_n_0_[3][5] ),
        .I1(\loop[2].divisor_tmp_reg[3]_7 [6]),
        .O(\cal_tmp[3]_carry__0_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry__0_i_3__0 
       (.I0(\loop[2].remd_tmp_reg_n_0_[3][4] ),
        .I1(\loop[2].divisor_tmp_reg[3]_7 [5]),
        .O(\cal_tmp[3]_carry__0_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry__0_i_4__0 
       (.I0(\loop[2].remd_tmp_reg_n_0_[3][3] ),
        .I1(\loop[2].divisor_tmp_reg[3]_7 [4]),
        .O(\cal_tmp[3]_carry__0_i_4__0_n_0 ));
  CARRY4 \cal_tmp[3]_carry__1 
       (.CI(\cal_tmp[3]_carry__0_n_0 ),
        .CO({\cal_tmp[3]_carry__1_n_0 ,\NLW_cal_tmp[3]_carry__1_CO_UNCONNECTED [2],\cal_tmp[3]_carry__1_n_2 ,\cal_tmp[3]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[2].remd_tmp_reg_n_0_[3][9] ,\loop[2].remd_tmp_reg_n_0_[3][8] ,\loop[2].remd_tmp_reg_n_0_[3][7] }),
        .O({\NLW_cal_tmp[3]_carry__1_O_UNCONNECTED [3],\cal_tmp[3]_carry__1_n_5 ,\cal_tmp[3]_carry__1_n_6 ,\cal_tmp[3]_carry__1_n_7 }),
        .S({1'b1,\cal_tmp[3]_carry__1_i_1__0_n_0 ,\cal_tmp[3]_carry__1_i_2__0_n_0 ,\cal_tmp[3]_carry__1_i_3__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[3]_carry__1_i_1__0 
       (.I0(\loop[2].remd_tmp_reg_n_0_[3][9] ),
        .O(\cal_tmp[3]_carry__1_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[3]_carry__1_i_2__0 
       (.I0(\loop[2].remd_tmp_reg_n_0_[3][8] ),
        .O(\cal_tmp[3]_carry__1_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[3]_carry__1_i_3__0 
       (.I0(\loop[2].remd_tmp_reg_n_0_[3][7] ),
        .O(\cal_tmp[3]_carry__1_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry_i_1__0 
       (.I0(\loop[2].remd_tmp_reg_n_0_[3][2] ),
        .I1(\loop[2].divisor_tmp_reg[3]_7 [3]),
        .O(\cal_tmp[3]_carry_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry_i_2__0 
       (.I0(\loop[2].remd_tmp_reg_n_0_[3][1] ),
        .I1(\loop[2].divisor_tmp_reg[3]_7 [2]),
        .O(\cal_tmp[3]_carry_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry_i_3__0 
       (.I0(\loop[2].remd_tmp_reg_n_0_[3][0] ),
        .I1(\loop[2].divisor_tmp_reg[3]_7 [1]),
        .O(\cal_tmp[3]_carry_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[3]_carry_i_4__0 
       (.I0(\loop[2].divisor_tmp_reg[3]_7 [0]),
        .O(\cal_tmp[3]_carry_i_4__0_n_0 ));
  CARRY4 \cal_tmp[4]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[4]_carry_n_0 ,\cal_tmp[4]_carry_n_1 ,\cal_tmp[4]_carry_n_2 ,\cal_tmp[4]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[3].remd_tmp_reg_n_0_[4][2] ,\loop[3].remd_tmp_reg_n_0_[4][1] ,\loop[3].remd_tmp_reg_n_0_[4][0] ,1'b0}),
        .O({\cal_tmp[4]_carry_n_4 ,\cal_tmp[4]_carry_n_5 ,\cal_tmp[4]_carry_n_6 ,\cal_tmp[4]_carry_n_7 }),
        .S({\cal_tmp[4]_carry_i_1__0_n_0 ,\cal_tmp[4]_carry_i_2__0_n_0 ,\cal_tmp[4]_carry_i_3__0_n_0 ,\cal_tmp[4]_carry_i_4__0_n_0 }));
  CARRY4 \cal_tmp[4]_carry__0 
       (.CI(\cal_tmp[4]_carry_n_0 ),
        .CO({\cal_tmp[4]_carry__0_n_0 ,\cal_tmp[4]_carry__0_n_1 ,\cal_tmp[4]_carry__0_n_2 ,\cal_tmp[4]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[3].remd_tmp_reg_n_0_[4][6] ,\loop[3].remd_tmp_reg_n_0_[4][5] ,\loop[3].remd_tmp_reg_n_0_[4][4] ,\loop[3].remd_tmp_reg_n_0_[4][3] }),
        .O({\cal_tmp[4]_carry__0_n_4 ,\cal_tmp[4]_carry__0_n_5 ,\cal_tmp[4]_carry__0_n_6 ,\cal_tmp[4]_carry__0_n_7 }),
        .S({\cal_tmp[4]_carry__0_i_1__0_n_0 ,\cal_tmp[4]_carry__0_i_2__0_n_0 ,\cal_tmp[4]_carry__0_i_3__0_n_0 ,\cal_tmp[4]_carry__0_i_4__0_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry__0_i_1__0 
       (.I0(\loop[3].remd_tmp_reg_n_0_[4][6] ),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [7]),
        .O(\cal_tmp[4]_carry__0_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry__0_i_2__0 
       (.I0(\loop[3].remd_tmp_reg_n_0_[4][5] ),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [6]),
        .O(\cal_tmp[4]_carry__0_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry__0_i_3__0 
       (.I0(\loop[3].remd_tmp_reg_n_0_[4][4] ),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [5]),
        .O(\cal_tmp[4]_carry__0_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry__0_i_4__0 
       (.I0(\loop[3].remd_tmp_reg_n_0_[4][3] ),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [4]),
        .O(\cal_tmp[4]_carry__0_i_4__0_n_0 ));
  CARRY4 \cal_tmp[4]_carry__1 
       (.CI(\cal_tmp[4]_carry__0_n_0 ),
        .CO({\cal_tmp[4]_carry__1_n_0 ,\cal_tmp[4]_carry__1_n_1 ,\cal_tmp[4]_carry__1_n_2 ,\cal_tmp[4]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[3].remd_tmp_reg_n_0_[4][10] ,\loop[3].remd_tmp_reg_n_0_[4][9] ,\loop[3].remd_tmp_reg_n_0_[4][8] ,\loop[3].remd_tmp_reg_n_0_[4][7] }),
        .O({\cal_tmp[4]_carry__1_n_4 ,\cal_tmp[4]_carry__1_n_5 ,\cal_tmp[4]_carry__1_n_6 ,\cal_tmp[4]_carry__1_n_7 }),
        .S({\cal_tmp[4]_carry__1_i_1__0_n_0 ,\cal_tmp[4]_carry__1_i_2__0_n_0 ,\cal_tmp[4]_carry__1_i_3__0_n_0 ,\cal_tmp[4]_carry__1_i_4__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry__1_i_1__0 
       (.I0(\loop[3].remd_tmp_reg_n_0_[4][10] ),
        .O(\cal_tmp[4]_carry__1_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry__1_i_2__0 
       (.I0(\loop[3].remd_tmp_reg_n_0_[4][9] ),
        .O(\cal_tmp[4]_carry__1_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry__1_i_3__0 
       (.I0(\loop[3].remd_tmp_reg_n_0_[4][8] ),
        .O(\cal_tmp[4]_carry__1_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry__1_i_4__0 
       (.I0(\loop[3].remd_tmp_reg_n_0_[4][7] ),
        .O(\cal_tmp[4]_carry__1_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry_i_1__0 
       (.I0(\loop[3].remd_tmp_reg_n_0_[4][2] ),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [3]),
        .O(\cal_tmp[4]_carry_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry_i_2__0 
       (.I0(\loop[3].remd_tmp_reg_n_0_[4][1] ),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [2]),
        .O(\cal_tmp[4]_carry_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry_i_3__0 
       (.I0(\loop[3].remd_tmp_reg_n_0_[4][0] ),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [1]),
        .O(\cal_tmp[4]_carry_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry_i_4__0 
       (.I0(\loop[3].divisor_tmp_reg[4]_8 [0]),
        .O(\cal_tmp[4]_carry_i_4__0_n_0 ));
  CARRY4 \cal_tmp[5]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[5]_carry_n_0 ,\cal_tmp[5]_carry_n_1 ,\cal_tmp[5]_carry_n_2 ,\cal_tmp[5]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[4].remd_tmp_reg_n_0_[5][2] ,\loop[4].remd_tmp_reg_n_0_[5][1] ,\loop[4].remd_tmp_reg_n_0_[5][0] ,1'b0}),
        .O({\cal_tmp[5]_carry_n_4 ,\cal_tmp[5]_carry_n_5 ,\cal_tmp[5]_carry_n_6 ,\cal_tmp[5]_carry_n_7 }),
        .S({\cal_tmp[5]_carry_i_1__0_n_0 ,\cal_tmp[5]_carry_i_2__0_n_0 ,\cal_tmp[5]_carry_i_3__0_n_0 ,\cal_tmp[5]_carry_i_4__0_n_0 }));
  CARRY4 \cal_tmp[5]_carry__0 
       (.CI(\cal_tmp[5]_carry_n_0 ),
        .CO({\cal_tmp[5]_carry__0_n_0 ,\cal_tmp[5]_carry__0_n_1 ,\cal_tmp[5]_carry__0_n_2 ,\cal_tmp[5]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[4].remd_tmp_reg_n_0_[5][6] ,\loop[4].remd_tmp_reg_n_0_[5][5] ,\loop[4].remd_tmp_reg_n_0_[5][4] ,\loop[4].remd_tmp_reg_n_0_[5][3] }),
        .O({\cal_tmp[5]_carry__0_n_4 ,\cal_tmp[5]_carry__0_n_5 ,\cal_tmp[5]_carry__0_n_6 ,\cal_tmp[5]_carry__0_n_7 }),
        .S({\cal_tmp[5]_carry__0_i_1__0_n_0 ,\cal_tmp[5]_carry__0_i_2__0_n_0 ,\cal_tmp[5]_carry__0_i_3__0_n_0 ,\cal_tmp[5]_carry__0_i_4__0_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry__0_i_1__0 
       (.I0(\loop[4].remd_tmp_reg_n_0_[5][6] ),
        .I1(\loop[4].divisor_tmp_reg[5]_9 [7]),
        .O(\cal_tmp[5]_carry__0_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry__0_i_2__0 
       (.I0(\loop[4].remd_tmp_reg_n_0_[5][5] ),
        .I1(\loop[4].divisor_tmp_reg[5]_9 [6]),
        .O(\cal_tmp[5]_carry__0_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry__0_i_3__0 
       (.I0(\loop[4].remd_tmp_reg_n_0_[5][4] ),
        .I1(\loop[4].divisor_tmp_reg[5]_9 [5]),
        .O(\cal_tmp[5]_carry__0_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry__0_i_4__0 
       (.I0(\loop[4].remd_tmp_reg_n_0_[5][3] ),
        .I1(\loop[4].divisor_tmp_reg[5]_9 [4]),
        .O(\cal_tmp[5]_carry__0_i_4__0_n_0 ));
  CARRY4 \cal_tmp[5]_carry__1 
       (.CI(\cal_tmp[5]_carry__0_n_0 ),
        .CO({\cal_tmp[5]_carry__1_n_0 ,\cal_tmp[5]_carry__1_n_1 ,\cal_tmp[5]_carry__1_n_2 ,\cal_tmp[5]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[4].remd_tmp_reg_n_0_[5][10] ,\loop[4].remd_tmp_reg_n_0_[5][9] ,\loop[4].remd_tmp_reg_n_0_[5][8] ,\loop[4].remd_tmp_reg_n_0_[5][7] }),
        .O({\cal_tmp[5]_carry__1_n_4 ,\cal_tmp[5]_carry__1_n_5 ,\cal_tmp[5]_carry__1_n_6 ,\cal_tmp[5]_carry__1_n_7 }),
        .S({\cal_tmp[5]_carry__1_i_1__0_n_0 ,\cal_tmp[5]_carry__1_i_2__0_n_0 ,\cal_tmp[5]_carry__1_i_3__0_n_0 ,\cal_tmp[5]_carry__1_i_4__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__1_i_1__0 
       (.I0(\loop[4].remd_tmp_reg_n_0_[5][10] ),
        .O(\cal_tmp[5]_carry__1_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__1_i_2__0 
       (.I0(\loop[4].remd_tmp_reg_n_0_[5][9] ),
        .O(\cal_tmp[5]_carry__1_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__1_i_3__0 
       (.I0(\loop[4].remd_tmp_reg_n_0_[5][8] ),
        .O(\cal_tmp[5]_carry__1_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__1_i_4__0 
       (.I0(\loop[4].remd_tmp_reg_n_0_[5][7] ),
        .O(\cal_tmp[5]_carry__1_i_4__0_n_0 ));
  CARRY4 \cal_tmp[5]_carry__2 
       (.CI(\cal_tmp[5]_carry__1_n_0 ),
        .CO({\NLW_cal_tmp[5]_carry__2_CO_UNCONNECTED [3:2],\cal_tmp[5]_carry__2_n_2 ,\NLW_cal_tmp[5]_carry__2_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[4].remd_tmp_reg_n_0_[5][11] }),
        .O({\NLW_cal_tmp[5]_carry__2_O_UNCONNECTED [3:1],\cal_tmp[5]_carry__2_n_7 }),
        .S({1'b0,1'b0,1'b1,\cal_tmp[5]_carry__2_i_1__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__2_i_1__0 
       (.I0(\loop[4].remd_tmp_reg_n_0_[5][11] ),
        .O(\cal_tmp[5]_carry__2_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry_i_1__0 
       (.I0(\loop[4].remd_tmp_reg_n_0_[5][2] ),
        .I1(\loop[4].divisor_tmp_reg[5]_9 [3]),
        .O(\cal_tmp[5]_carry_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry_i_2__0 
       (.I0(\loop[4].remd_tmp_reg_n_0_[5][1] ),
        .I1(\loop[4].divisor_tmp_reg[5]_9 [2]),
        .O(\cal_tmp[5]_carry_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry_i_3__0 
       (.I0(\loop[4].remd_tmp_reg_n_0_[5][0] ),
        .I1(\loop[4].divisor_tmp_reg[5]_9 [1]),
        .O(\cal_tmp[5]_carry_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry_i_4__0 
       (.I0(\loop[4].divisor_tmp_reg[5]_9 [0]),
        .O(\cal_tmp[5]_carry_i_4__0_n_0 ));
  CARRY4 \cal_tmp[6]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[6]_carry_n_0 ,\cal_tmp[6]_carry_n_1 ,\cal_tmp[6]_carry_n_2 ,\cal_tmp[6]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[5].remd_tmp_reg_n_0_[6][2] ,\loop[5].remd_tmp_reg_n_0_[6][1] ,\loop[5].remd_tmp_reg_n_0_[6][0] ,1'b0}),
        .O({\cal_tmp[6]_carry_n_4 ,\cal_tmp[6]_carry_n_5 ,\cal_tmp[6]_carry_n_6 ,\cal_tmp[6]_carry_n_7 }),
        .S({\cal_tmp[6]_carry_i_1__0_n_0 ,\cal_tmp[6]_carry_i_2__0_n_0 ,\cal_tmp[6]_carry_i_3__0_n_0 ,\cal_tmp[6]_carry_i_4__0_n_0 }));
  CARRY4 \cal_tmp[6]_carry__0 
       (.CI(\cal_tmp[6]_carry_n_0 ),
        .CO({\cal_tmp[6]_carry__0_n_0 ,\cal_tmp[6]_carry__0_n_1 ,\cal_tmp[6]_carry__0_n_2 ,\cal_tmp[6]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[5].remd_tmp_reg_n_0_[6][6] ,\loop[5].remd_tmp_reg_n_0_[6][5] ,\loop[5].remd_tmp_reg_n_0_[6][4] ,\loop[5].remd_tmp_reg_n_0_[6][3] }),
        .O({\cal_tmp[6]_carry__0_n_4 ,\cal_tmp[6]_carry__0_n_5 ,\cal_tmp[6]_carry__0_n_6 ,\cal_tmp[6]_carry__0_n_7 }),
        .S({\cal_tmp[6]_carry__0_i_1__0_n_0 ,\cal_tmp[6]_carry__0_i_2__0_n_0 ,\cal_tmp[6]_carry__0_i_3__0_n_0 ,\cal_tmp[6]_carry__0_i_4__0_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry__0_i_1__0 
       (.I0(\loop[5].remd_tmp_reg_n_0_[6][6] ),
        .I1(\loop[5].divisor_tmp_reg[6]_10 [7]),
        .O(\cal_tmp[6]_carry__0_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry__0_i_2__0 
       (.I0(\loop[5].remd_tmp_reg_n_0_[6][5] ),
        .I1(\loop[5].divisor_tmp_reg[6]_10 [6]),
        .O(\cal_tmp[6]_carry__0_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry__0_i_3__0 
       (.I0(\loop[5].remd_tmp_reg_n_0_[6][4] ),
        .I1(\loop[5].divisor_tmp_reg[6]_10 [5]),
        .O(\cal_tmp[6]_carry__0_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry__0_i_4__0 
       (.I0(\loop[5].remd_tmp_reg_n_0_[6][3] ),
        .I1(\loop[5].divisor_tmp_reg[6]_10 [4]),
        .O(\cal_tmp[6]_carry__0_i_4__0_n_0 ));
  CARRY4 \cal_tmp[6]_carry__1 
       (.CI(\cal_tmp[6]_carry__0_n_0 ),
        .CO({\cal_tmp[6]_carry__1_n_0 ,\cal_tmp[6]_carry__1_n_1 ,\cal_tmp[6]_carry__1_n_2 ,\cal_tmp[6]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[5].remd_tmp_reg_n_0_[6][10] ,\loop[5].remd_tmp_reg_n_0_[6][9] ,\loop[5].remd_tmp_reg_n_0_[6][8] ,\loop[5].remd_tmp_reg_n_0_[6][7] }),
        .O({\cal_tmp[6]_carry__1_n_4 ,\cal_tmp[6]_carry__1_n_5 ,\cal_tmp[6]_carry__1_n_6 ,\cal_tmp[6]_carry__1_n_7 }),
        .S({\cal_tmp[6]_carry__1_i_1__0_n_0 ,\cal_tmp[6]_carry__1_i_2__0_n_0 ,\cal_tmp[6]_carry__1_i_3__0_n_0 ,\cal_tmp[6]_carry__1_i_4__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__1_i_1__0 
       (.I0(\loop[5].remd_tmp_reg_n_0_[6][10] ),
        .O(\cal_tmp[6]_carry__1_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__1_i_2__0 
       (.I0(\loop[5].remd_tmp_reg_n_0_[6][9] ),
        .O(\cal_tmp[6]_carry__1_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__1_i_3__0 
       (.I0(\loop[5].remd_tmp_reg_n_0_[6][8] ),
        .O(\cal_tmp[6]_carry__1_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__1_i_4__0 
       (.I0(\loop[5].remd_tmp_reg_n_0_[6][7] ),
        .O(\cal_tmp[6]_carry__1_i_4__0_n_0 ));
  CARRY4 \cal_tmp[6]_carry__2 
       (.CI(\cal_tmp[6]_carry__1_n_0 ),
        .CO({\NLW_cal_tmp[6]_carry__2_CO_UNCONNECTED [3],\cal_tmp[6]_carry__2_n_1 ,\NLW_cal_tmp[6]_carry__2_CO_UNCONNECTED [1],\cal_tmp[6]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\loop[5].remd_tmp_reg_n_0_[6][12] ,\loop[5].remd_tmp_reg_n_0_[6][11] }),
        .O({\NLW_cal_tmp[6]_carry__2_O_UNCONNECTED [3:2],\cal_tmp[6]_carry__2_n_6 ,\cal_tmp[6]_carry__2_n_7 }),
        .S({1'b0,1'b1,\cal_tmp[6]_carry__2_i_1__0_n_0 ,\cal_tmp[6]_carry__2_i_2__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__2_i_1__0 
       (.I0(\loop[5].remd_tmp_reg_n_0_[6][12] ),
        .O(\cal_tmp[6]_carry__2_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__2_i_2__0 
       (.I0(\loop[5].remd_tmp_reg_n_0_[6][11] ),
        .O(\cal_tmp[6]_carry__2_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry_i_1__0 
       (.I0(\loop[5].remd_tmp_reg_n_0_[6][2] ),
        .I1(\loop[5].divisor_tmp_reg[6]_10 [3]),
        .O(\cal_tmp[6]_carry_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry_i_2__0 
       (.I0(\loop[5].remd_tmp_reg_n_0_[6][1] ),
        .I1(\loop[5].divisor_tmp_reg[6]_10 [2]),
        .O(\cal_tmp[6]_carry_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry_i_3__0 
       (.I0(\loop[5].remd_tmp_reg_n_0_[6][0] ),
        .I1(\loop[5].divisor_tmp_reg[6]_10 [1]),
        .O(\cal_tmp[6]_carry_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry_i_4__0 
       (.I0(\loop[5].divisor_tmp_reg[6]_10 [0]),
        .O(\cal_tmp[6]_carry_i_4__0_n_0 ));
  CARRY4 \cal_tmp[7]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[7]_carry_n_0 ,\cal_tmp[7]_carry_n_1 ,\cal_tmp[7]_carry_n_2 ,\cal_tmp[7]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[6].remd_tmp_reg_n_0_[7][2] ,\loop[6].remd_tmp_reg_n_0_[7][1] ,\loop[6].remd_tmp_reg_n_0_[7][0] ,1'b0}),
        .O({\cal_tmp[7]_carry_n_4 ,\cal_tmp[7]_carry_n_5 ,\cal_tmp[7]_carry_n_6 ,\cal_tmp[7]_carry_n_7 }),
        .S({\cal_tmp[7]_carry_i_1__0_n_0 ,\cal_tmp[7]_carry_i_2__0_n_0 ,\cal_tmp[7]_carry_i_3__0_n_0 ,\cal_tmp[7]_carry_i_4__0_n_0 }));
  CARRY4 \cal_tmp[7]_carry__0 
       (.CI(\cal_tmp[7]_carry_n_0 ),
        .CO({\cal_tmp[7]_carry__0_n_0 ,\cal_tmp[7]_carry__0_n_1 ,\cal_tmp[7]_carry__0_n_2 ,\cal_tmp[7]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[6].remd_tmp_reg_n_0_[7][6] ,\loop[6].remd_tmp_reg_n_0_[7][5] ,\loop[6].remd_tmp_reg_n_0_[7][4] ,\loop[6].remd_tmp_reg_n_0_[7][3] }),
        .O({\cal_tmp[7]_carry__0_n_4 ,\cal_tmp[7]_carry__0_n_5 ,\cal_tmp[7]_carry__0_n_6 ,\cal_tmp[7]_carry__0_n_7 }),
        .S({\cal_tmp[7]_carry__0_i_1__0_n_0 ,\cal_tmp[7]_carry__0_i_2__0_n_0 ,\cal_tmp[7]_carry__0_i_3__0_n_0 ,\cal_tmp[7]_carry__0_i_4__0_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry__0_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_0_[7][6] ),
        .I1(\loop[6].divisor_tmp_reg[7]_11 [7]),
        .O(\cal_tmp[7]_carry__0_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry__0_i_2__0 
       (.I0(\loop[6].remd_tmp_reg_n_0_[7][5] ),
        .I1(\loop[6].divisor_tmp_reg[7]_11 [6]),
        .O(\cal_tmp[7]_carry__0_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry__0_i_3__0 
       (.I0(\loop[6].remd_tmp_reg_n_0_[7][4] ),
        .I1(\loop[6].divisor_tmp_reg[7]_11 [5]),
        .O(\cal_tmp[7]_carry__0_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry__0_i_4__0 
       (.I0(\loop[6].remd_tmp_reg_n_0_[7][3] ),
        .I1(\loop[6].divisor_tmp_reg[7]_11 [4]),
        .O(\cal_tmp[7]_carry__0_i_4__0_n_0 ));
  CARRY4 \cal_tmp[7]_carry__1 
       (.CI(\cal_tmp[7]_carry__0_n_0 ),
        .CO({\cal_tmp[7]_carry__1_n_0 ,\cal_tmp[7]_carry__1_n_1 ,\cal_tmp[7]_carry__1_n_2 ,\cal_tmp[7]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[6].remd_tmp_reg_n_0_[7][10] ,\loop[6].remd_tmp_reg_n_0_[7][9] ,\loop[6].remd_tmp_reg_n_0_[7][8] ,\loop[6].remd_tmp_reg_n_0_[7][7] }),
        .O({\cal_tmp[7]_carry__1_n_4 ,\cal_tmp[7]_carry__1_n_5 ,\cal_tmp[7]_carry__1_n_6 ,\cal_tmp[7]_carry__1_n_7 }),
        .S({\cal_tmp[7]_carry__1_i_1__0_n_0 ,\cal_tmp[7]_carry__1_i_2__0_n_0 ,\cal_tmp[7]_carry__1_i_3__0_n_0 ,\cal_tmp[7]_carry__1_i_4__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__1_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_0_[7][10] ),
        .O(\cal_tmp[7]_carry__1_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__1_i_2__0 
       (.I0(\loop[6].remd_tmp_reg_n_0_[7][9] ),
        .O(\cal_tmp[7]_carry__1_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__1_i_3__0 
       (.I0(\loop[6].remd_tmp_reg_n_0_[7][8] ),
        .O(\cal_tmp[7]_carry__1_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__1_i_4__0 
       (.I0(\loop[6].remd_tmp_reg_n_0_[7][7] ),
        .O(\cal_tmp[7]_carry__1_i_4__0_n_0 ));
  CARRY4 \cal_tmp[7]_carry__2 
       (.CI(\cal_tmp[7]_carry__1_n_0 ),
        .CO({\cal_tmp[7]_carry__2_n_0 ,\NLW_cal_tmp[7]_carry__2_CO_UNCONNECTED [2],\cal_tmp[7]_carry__2_n_2 ,\cal_tmp[7]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[6].remd_tmp_reg_n_0_[7][13] ,\loop[6].remd_tmp_reg_n_0_[7][12] ,\loop[6].remd_tmp_reg_n_0_[7][11] }),
        .O({\NLW_cal_tmp[7]_carry__2_O_UNCONNECTED [3],\cal_tmp[7]_carry__2_n_5 ,\cal_tmp[7]_carry__2_n_6 ,\cal_tmp[7]_carry__2_n_7 }),
        .S({1'b1,\cal_tmp[7]_carry__2_i_1__0_n_0 ,\cal_tmp[7]_carry__2_i_2__0_n_0 ,\cal_tmp[7]_carry__2_i_3__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__2_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_0_[7][13] ),
        .O(\cal_tmp[7]_carry__2_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__2_i_2__0 
       (.I0(\loop[6].remd_tmp_reg_n_0_[7][12] ),
        .O(\cal_tmp[7]_carry__2_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__2_i_3__0 
       (.I0(\loop[6].remd_tmp_reg_n_0_[7][11] ),
        .O(\cal_tmp[7]_carry__2_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_0_[7][2] ),
        .I1(\loop[6].divisor_tmp_reg[7]_11 [3]),
        .O(\cal_tmp[7]_carry_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry_i_2__0 
       (.I0(\loop[6].remd_tmp_reg_n_0_[7][1] ),
        .I1(\loop[6].divisor_tmp_reg[7]_11 [2]),
        .O(\cal_tmp[7]_carry_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry_i_3__0 
       (.I0(\loop[6].remd_tmp_reg_n_0_[7][0] ),
        .I1(\loop[6].divisor_tmp_reg[7]_11 [1]),
        .O(\cal_tmp[7]_carry_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry_i_4__0 
       (.I0(\loop[6].divisor_tmp_reg[7]_11 [0]),
        .O(\cal_tmp[7]_carry_i_4__0_n_0 ));
  CARRY4 \cal_tmp[8]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[8]_carry_n_0 ,\cal_tmp[8]_carry_n_1 ,\cal_tmp[8]_carry_n_2 ,\cal_tmp[8]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[7].remd_tmp_reg_n_0_[8][2] ,\loop[7].remd_tmp_reg_n_0_[8][1] ,\loop[7].remd_tmp_reg_n_0_[8][0] ,1'b0}),
        .O({\cal_tmp[8]_carry_n_4 ,\cal_tmp[8]_carry_n_5 ,\cal_tmp[8]_carry_n_6 ,\cal_tmp[8]_carry_n_7 }),
        .S({\cal_tmp[8]_carry_i_1__0_n_0 ,\cal_tmp[8]_carry_i_2__0_n_0 ,\cal_tmp[8]_carry_i_3__0_n_0 ,\cal_tmp[8]_carry_i_4__0_n_0 }));
  CARRY4 \cal_tmp[8]_carry__0 
       (.CI(\cal_tmp[8]_carry_n_0 ),
        .CO({\cal_tmp[8]_carry__0_n_0 ,\cal_tmp[8]_carry__0_n_1 ,\cal_tmp[8]_carry__0_n_2 ,\cal_tmp[8]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[7].remd_tmp_reg_n_0_[8][6] ,\loop[7].remd_tmp_reg_n_0_[8][5] ,\loop[7].remd_tmp_reg_n_0_[8][4] ,\loop[7].remd_tmp_reg_n_0_[8][3] }),
        .O({\cal_tmp[8]_carry__0_n_4 ,\cal_tmp[8]_carry__0_n_5 ,\cal_tmp[8]_carry__0_n_6 ,\cal_tmp[8]_carry__0_n_7 }),
        .S({\cal_tmp[8]_carry__0_i_1__0_n_0 ,\cal_tmp[8]_carry__0_i_2__0_n_0 ,\cal_tmp[8]_carry__0_i_3__0_n_0 ,\cal_tmp[8]_carry__0_i_4__0_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry__0_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_0_[8][6] ),
        .I1(\loop[7].divisor_tmp_reg[8]_12 [7]),
        .O(\cal_tmp[8]_carry__0_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry__0_i_2__0 
       (.I0(\loop[7].remd_tmp_reg_n_0_[8][5] ),
        .I1(\loop[7].divisor_tmp_reg[8]_12 [6]),
        .O(\cal_tmp[8]_carry__0_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry__0_i_3__0 
       (.I0(\loop[7].remd_tmp_reg_n_0_[8][4] ),
        .I1(\loop[7].divisor_tmp_reg[8]_12 [5]),
        .O(\cal_tmp[8]_carry__0_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry__0_i_4__0 
       (.I0(\loop[7].remd_tmp_reg_n_0_[8][3] ),
        .I1(\loop[7].divisor_tmp_reg[8]_12 [4]),
        .O(\cal_tmp[8]_carry__0_i_4__0_n_0 ));
  CARRY4 \cal_tmp[8]_carry__1 
       (.CI(\cal_tmp[8]_carry__0_n_0 ),
        .CO({\cal_tmp[8]_carry__1_n_0 ,\cal_tmp[8]_carry__1_n_1 ,\cal_tmp[8]_carry__1_n_2 ,\cal_tmp[8]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[7].remd_tmp_reg_n_0_[8][10] ,\loop[7].remd_tmp_reg_n_0_[8][9] ,\loop[7].remd_tmp_reg_n_0_[8][8] ,\loop[7].remd_tmp_reg_n_0_[8][7] }),
        .O({\cal_tmp[8]_carry__1_n_4 ,\cal_tmp[8]_carry__1_n_5 ,\cal_tmp[8]_carry__1_n_6 ,\cal_tmp[8]_carry__1_n_7 }),
        .S({\cal_tmp[8]_carry__1_i_1__0_n_0 ,\cal_tmp[8]_carry__1_i_2__0_n_0 ,\cal_tmp[8]_carry__1_i_3__0_n_0 ,\cal_tmp[8]_carry__1_i_4__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__1_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_0_[8][10] ),
        .O(\cal_tmp[8]_carry__1_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__1_i_2__0 
       (.I0(\loop[7].remd_tmp_reg_n_0_[8][9] ),
        .O(\cal_tmp[8]_carry__1_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__1_i_3__0 
       (.I0(\loop[7].remd_tmp_reg_n_0_[8][8] ),
        .O(\cal_tmp[8]_carry__1_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__1_i_4__0 
       (.I0(\loop[7].remd_tmp_reg_n_0_[8][7] ),
        .O(\cal_tmp[8]_carry__1_i_4__0_n_0 ));
  CARRY4 \cal_tmp[8]_carry__2 
       (.CI(\cal_tmp[8]_carry__1_n_0 ),
        .CO({\cal_tmp[8]_carry__2_n_0 ,\cal_tmp[8]_carry__2_n_1 ,\cal_tmp[8]_carry__2_n_2 ,\cal_tmp[8]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[7].remd_tmp_reg_n_0_[8][14] ,\loop[7].remd_tmp_reg_n_0_[8][13] ,\loop[7].remd_tmp_reg_n_0_[8][12] ,\loop[7].remd_tmp_reg_n_0_[8][11] }),
        .O({\cal_tmp[8]_carry__2_n_4 ,\cal_tmp[8]_carry__2_n_5 ,\cal_tmp[8]_carry__2_n_6 ,\cal_tmp[8]_carry__2_n_7 }),
        .S({\cal_tmp[8]_carry__2_i_1__0_n_0 ,\cal_tmp[8]_carry__2_i_2__0_n_0 ,\cal_tmp[8]_carry__2_i_3__0_n_0 ,\cal_tmp[8]_carry__2_i_4__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__2_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_0_[8][14] ),
        .O(\cal_tmp[8]_carry__2_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__2_i_2__0 
       (.I0(\loop[7].remd_tmp_reg_n_0_[8][13] ),
        .O(\cal_tmp[8]_carry__2_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__2_i_3__0 
       (.I0(\loop[7].remd_tmp_reg_n_0_[8][12] ),
        .O(\cal_tmp[8]_carry__2_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__2_i_4__0 
       (.I0(\loop[7].remd_tmp_reg_n_0_[8][11] ),
        .O(\cal_tmp[8]_carry__2_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_0_[8][2] ),
        .I1(\loop[7].divisor_tmp_reg[8]_12 [3]),
        .O(\cal_tmp[8]_carry_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry_i_2__0 
       (.I0(\loop[7].remd_tmp_reg_n_0_[8][1] ),
        .I1(\loop[7].divisor_tmp_reg[8]_12 [2]),
        .O(\cal_tmp[8]_carry_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry_i_3__0 
       (.I0(\loop[7].remd_tmp_reg_n_0_[8][0] ),
        .I1(\loop[7].divisor_tmp_reg[8]_12 [1]),
        .O(\cal_tmp[8]_carry_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry_i_4__0 
       (.I0(\loop[7].divisor_tmp_reg[8]_12 [0]),
        .O(\cal_tmp[8]_carry_i_4__0_n_0 ));
  CARRY4 \cal_tmp[9]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[9]_carry_n_0 ,\cal_tmp[9]_carry_n_1 ,\cal_tmp[9]_carry_n_2 ,\cal_tmp[9]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[8].remd_tmp_reg_n_0_[9][2] ,\loop[8].remd_tmp_reg_n_0_[9][1] ,\loop[8].remd_tmp_reg_n_0_[9][0] ,1'b0}),
        .O({\cal_tmp[9]_carry_n_4 ,\cal_tmp[9]_carry_n_5 ,\cal_tmp[9]_carry_n_6 ,\cal_tmp[9]_carry_n_7 }),
        .S({\cal_tmp[9]_carry_i_1__0_n_0 ,\cal_tmp[9]_carry_i_2__0_n_0 ,\cal_tmp[9]_carry_i_3__0_n_0 ,\cal_tmp[9]_carry_i_4__0_n_0 }));
  CARRY4 \cal_tmp[9]_carry__0 
       (.CI(\cal_tmp[9]_carry_n_0 ),
        .CO({\cal_tmp[9]_carry__0_n_0 ,\cal_tmp[9]_carry__0_n_1 ,\cal_tmp[9]_carry__0_n_2 ,\cal_tmp[9]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[8].remd_tmp_reg_n_0_[9][6] ,\loop[8].remd_tmp_reg_n_0_[9][5] ,\loop[8].remd_tmp_reg_n_0_[9][4] ,\loop[8].remd_tmp_reg_n_0_[9][3] }),
        .O({\cal_tmp[9]_carry__0_n_4 ,\cal_tmp[9]_carry__0_n_5 ,\cal_tmp[9]_carry__0_n_6 ,\cal_tmp[9]_carry__0_n_7 }),
        .S({\cal_tmp[9]_carry__0_i_1__0_n_0 ,\cal_tmp[9]_carry__0_i_2__0_n_0 ,\cal_tmp[9]_carry__0_i_3__0_n_0 ,\cal_tmp[9]_carry__0_i_4__0_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry__0_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_0_[9][6] ),
        .I1(\loop[8].divisor_tmp_reg[9]_13 [7]),
        .O(\cal_tmp[9]_carry__0_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry__0_i_2__0 
       (.I0(\loop[8].remd_tmp_reg_n_0_[9][5] ),
        .I1(\loop[8].divisor_tmp_reg[9]_13 [6]),
        .O(\cal_tmp[9]_carry__0_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry__0_i_3__0 
       (.I0(\loop[8].remd_tmp_reg_n_0_[9][4] ),
        .I1(\loop[8].divisor_tmp_reg[9]_13 [5]),
        .O(\cal_tmp[9]_carry__0_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry__0_i_4__0 
       (.I0(\loop[8].remd_tmp_reg_n_0_[9][3] ),
        .I1(\loop[8].divisor_tmp_reg[9]_13 [4]),
        .O(\cal_tmp[9]_carry__0_i_4__0_n_0 ));
  CARRY4 \cal_tmp[9]_carry__1 
       (.CI(\cal_tmp[9]_carry__0_n_0 ),
        .CO({\cal_tmp[9]_carry__1_n_0 ,\cal_tmp[9]_carry__1_n_1 ,\cal_tmp[9]_carry__1_n_2 ,\cal_tmp[9]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[8].remd_tmp_reg_n_0_[9][10] ,\loop[8].remd_tmp_reg_n_0_[9][9] ,\loop[8].remd_tmp_reg_n_0_[9][8] ,\loop[8].remd_tmp_reg_n_0_[9][7] }),
        .O({\cal_tmp[9]_carry__1_n_4 ,\cal_tmp[9]_carry__1_n_5 ,\cal_tmp[9]_carry__1_n_6 ,\cal_tmp[9]_carry__1_n_7 }),
        .S({\cal_tmp[9]_carry__1_i_1__0_n_0 ,\cal_tmp[9]_carry__1_i_2__0_n_0 ,\cal_tmp[9]_carry__1_i_3__0_n_0 ,\cal_tmp[9]_carry__1_i_4__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__1_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_0_[9][10] ),
        .O(\cal_tmp[9]_carry__1_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__1_i_2__0 
       (.I0(\loop[8].remd_tmp_reg_n_0_[9][9] ),
        .O(\cal_tmp[9]_carry__1_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__1_i_3__0 
       (.I0(\loop[8].remd_tmp_reg_n_0_[9][8] ),
        .O(\cal_tmp[9]_carry__1_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__1_i_4__0 
       (.I0(\loop[8].remd_tmp_reg_n_0_[9][7] ),
        .O(\cal_tmp[9]_carry__1_i_4__0_n_0 ));
  CARRY4 \cal_tmp[9]_carry__2 
       (.CI(\cal_tmp[9]_carry__1_n_0 ),
        .CO({\cal_tmp[9]_carry__2_n_0 ,\cal_tmp[9]_carry__2_n_1 ,\cal_tmp[9]_carry__2_n_2 ,\cal_tmp[9]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop[8].remd_tmp_reg_n_0_[9][14] ,\loop[8].remd_tmp_reg_n_0_[9][13] ,\loop[8].remd_tmp_reg_n_0_[9][12] ,\loop[8].remd_tmp_reg_n_0_[9][11] }),
        .O({\cal_tmp[9]_carry__2_n_4 ,\cal_tmp[9]_carry__2_n_5 ,\cal_tmp[9]_carry__2_n_6 ,\cal_tmp[9]_carry__2_n_7 }),
        .S({\cal_tmp[9]_carry__2_i_1__0_n_0 ,\cal_tmp[9]_carry__2_i_2__0_n_0 ,\cal_tmp[9]_carry__2_i_3__0_n_0 ,\cal_tmp[9]_carry__2_i_4__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__2_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_0_[9][14] ),
        .O(\cal_tmp[9]_carry__2_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__2_i_2__0 
       (.I0(\loop[8].remd_tmp_reg_n_0_[9][13] ),
        .O(\cal_tmp[9]_carry__2_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__2_i_3__0 
       (.I0(\loop[8].remd_tmp_reg_n_0_[9][12] ),
        .O(\cal_tmp[9]_carry__2_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__2_i_4__0 
       (.I0(\loop[8].remd_tmp_reg_n_0_[9][11] ),
        .O(\cal_tmp[9]_carry__2_i_4__0_n_0 ));
  CARRY4 \cal_tmp[9]_carry__3 
       (.CI(\cal_tmp[9]_carry__2_n_0 ),
        .CO({\NLW_cal_tmp[9]_carry__3_CO_UNCONNECTED [3:2],\cal_tmp[9]_carry__3_n_2 ,\NLW_cal_tmp[9]_carry__3_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[8].remd_tmp_reg_n_0_[9][15] }),
        .O({\NLW_cal_tmp[9]_carry__3_O_UNCONNECTED [3:1],\cal_tmp[9]_carry__3_n_7 }),
        .S({1'b0,1'b0,1'b1,\cal_tmp[9]_carry__3_i_1__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__3_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_0_[9][15] ),
        .O(\cal_tmp[9]_carry__3_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_0_[9][2] ),
        .I1(\loop[8].divisor_tmp_reg[9]_13 [3]),
        .O(\cal_tmp[9]_carry_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry_i_2__0 
       (.I0(\loop[8].remd_tmp_reg_n_0_[9][1] ),
        .I1(\loop[8].divisor_tmp_reg[9]_13 [2]),
        .O(\cal_tmp[9]_carry_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry_i_3__0 
       (.I0(\loop[8].remd_tmp_reg_n_0_[9][0] ),
        .I1(\loop[8].divisor_tmp_reg[9]_13 [1]),
        .O(\cal_tmp[9]_carry_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry_i_4__0 
       (.I0(\loop[8].divisor_tmp_reg[9]_13 [0]),
        .O(\cal_tmp[9]_carry_i_4__0_n_0 ));
  FDRE \divisor_tmp_reg[0][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(divisor0[0]),
        .Q(\divisor_tmp_reg[0]_4 ),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(divisor0[1]),
        .Q(\loop[0].divisor_tmp_reg[1][7]_0 [0]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(divisor0[2]),
        .Q(\loop[0].divisor_tmp_reg[1][7]_0 [1]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(divisor0[3]),
        .Q(\loop[0].divisor_tmp_reg[1][7]_0 [2]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(divisor0[4]),
        .Q(\loop[0].divisor_tmp_reg[1][7]_0 [3]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(divisor0[5]),
        .Q(\loop[0].divisor_tmp_reg[1][7]_0 [4]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(divisor0[6]),
        .Q(\loop[0].divisor_tmp_reg[1][7]_0 [5]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(divisor0[7]),
        .Q(\loop[0].divisor_tmp_reg[1][7]_0 [6]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\divisor_tmp_reg[0]_4 ),
        .Q(\loop[0].divisor_tmp_reg[1]_5 [0]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[0].divisor_tmp_reg[1][7]_0 [0]),
        .Q(\loop[0].divisor_tmp_reg[1]_5 [1]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[0].divisor_tmp_reg[1][7]_0 [1]),
        .Q(\loop[0].divisor_tmp_reg[1]_5 [2]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[0].divisor_tmp_reg[1][7]_0 [2]),
        .Q(\loop[0].divisor_tmp_reg[1]_5 [3]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[0].divisor_tmp_reg[1][7]_0 [3]),
        .Q(\loop[0].divisor_tmp_reg[1]_5 [4]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[0].divisor_tmp_reg[1][7]_0 [4]),
        .Q(\loop[0].divisor_tmp_reg[1]_5 [5]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[0].divisor_tmp_reg[1][7]_0 [5]),
        .Q(\loop[0].divisor_tmp_reg[1]_5 [6]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[0].divisor_tmp_reg[1][7]_0 [6]),
        .Q(\loop[0].divisor_tmp_reg[1]_5 [7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \loop[0].remd_tmp[1][0]_i_1__0 
       (.I0(p_2_out),
        .I1(\divisor_tmp_reg[0]_4 ),
        .O(\loop[0].remd_tmp[1][0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \loop[0].remd_tmp[1][7]_i_1__0 
       (.I0(ap_ce_reg),
        .I1(p_2_out),
        .O(\loop[0].remd_tmp[1][7]_i_1__0_n_0 ));
  FDRE \loop[0].remd_tmp_reg[1][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[0].remd_tmp[1][0]_i_1__0_n_0 ),
        .Q(\loop[0].remd_tmp_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \loop[0].remd_tmp_reg[1][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\cal_tmp[0]_carry_n_7 ),
        .Q(\loop[0].remd_tmp_reg_n_0_[1][1] ),
        .R(\loop[0].remd_tmp[1][7]_i_1__0_n_0 ));
  FDRE \loop[0].remd_tmp_reg[1][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\cal_tmp[0]_carry_n_6 ),
        .Q(\loop[0].remd_tmp_reg_n_0_[1][2] ),
        .R(\loop[0].remd_tmp[1][7]_i_1__0_n_0 ));
  FDRE \loop[0].remd_tmp_reg[1][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\cal_tmp[0]_carry_n_5 ),
        .Q(\loop[0].remd_tmp_reg_n_0_[1][3] ),
        .R(\loop[0].remd_tmp[1][7]_i_1__0_n_0 ));
  FDRE \loop[0].remd_tmp_reg[1][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\cal_tmp[0]_carry_n_4 ),
        .Q(\loop[0].remd_tmp_reg_n_0_[1][4] ),
        .R(\loop[0].remd_tmp[1][7]_i_1__0_n_0 ));
  FDRE \loop[0].remd_tmp_reg[1][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\cal_tmp[0]_carry__0_n_7 ),
        .Q(\loop[0].remd_tmp_reg_n_0_[1][5] ),
        .R(\loop[0].remd_tmp[1][7]_i_1__0_n_0 ));
  FDRE \loop[0].remd_tmp_reg[1][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\cal_tmp[0]_carry__0_n_6 ),
        .Q(\loop[0].remd_tmp_reg_n_0_[1][6] ),
        .R(\loop[0].remd_tmp[1][7]_i_1__0_n_0 ));
  FDRE \loop[0].remd_tmp_reg[1][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\cal_tmp[0]_carry__0_n_5 ),
        .Q(\loop[0].remd_tmp_reg_n_0_[1][7] ),
        .R(\loop[0].remd_tmp[1][7]_i_1__0_n_0 ));
  FDRE \loop[10].divisor_tmp_reg[11][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[9].divisor_tmp_reg[10]_14 [0]),
        .Q(\loop[10].divisor_tmp_reg[11]_15 [0]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[9].divisor_tmp_reg[10]_14 [1]),
        .Q(\loop[10].divisor_tmp_reg[11]_15 [1]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[9].divisor_tmp_reg[10]_14 [2]),
        .Q(\loop[10].divisor_tmp_reg[11]_15 [2]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[9].divisor_tmp_reg[10]_14 [3]),
        .Q(\loop[10].divisor_tmp_reg[11]_15 [3]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[9].divisor_tmp_reg[10]_14 [4]),
        .Q(\loop[10].divisor_tmp_reg[11]_15 [4]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[9].divisor_tmp_reg[10]_14 [5]),
        .Q(\loop[10].divisor_tmp_reg[11]_15 [5]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[9].divisor_tmp_reg[10]_14 [6]),
        .Q(\loop[10].divisor_tmp_reg[11]_15 [6]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[9].divisor_tmp_reg[10]_14 [7]),
        .Q(\loop[10].divisor_tmp_reg[11]_15 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \loop[10].remd_tmp[11][0]_i_1 
       (.I0(\cal_tmp[10]_carry__3_n_1 ),
        .I1(\cal_tmp[10]_carry_n_7 ),
        .O(\loop[10].remd_tmp[11][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][10]_i_1 
       (.I0(\cal_tmp[10]_carry__1_n_5 ),
        .I1(\cal_tmp[10]_carry__3_n_1 ),
        .I2(\loop[9].remd_tmp_reg_n_0_[10][9] ),
        .O(\loop[10].remd_tmp[11][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][11]_i_1 
       (.I0(\cal_tmp[10]_carry__1_n_4 ),
        .I1(\cal_tmp[10]_carry__3_n_1 ),
        .I2(\loop[9].remd_tmp_reg_n_0_[10][10] ),
        .O(\loop[10].remd_tmp[11][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][12]_i_1 
       (.I0(\cal_tmp[10]_carry__2_n_7 ),
        .I1(\cal_tmp[10]_carry__3_n_1 ),
        .I2(\loop[9].remd_tmp_reg_n_0_[10][11] ),
        .O(\loop[10].remd_tmp[11][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][13]_i_1 
       (.I0(\cal_tmp[10]_carry__2_n_6 ),
        .I1(\cal_tmp[10]_carry__3_n_1 ),
        .I2(\loop[9].remd_tmp_reg_n_0_[10][12] ),
        .O(\loop[10].remd_tmp[11][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][14]_i_1 
       (.I0(\cal_tmp[10]_carry__2_n_5 ),
        .I1(\cal_tmp[10]_carry__3_n_1 ),
        .I2(\loop[9].remd_tmp_reg_n_0_[10][13] ),
        .O(\loop[10].remd_tmp[11][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][15]_i_1 
       (.I0(\cal_tmp[10]_carry__2_n_4 ),
        .I1(\cal_tmp[10]_carry__3_n_1 ),
        .I2(\loop[9].remd_tmp_reg_n_0_[10][14] ),
        .O(\loop[10].remd_tmp[11][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][16]_i_1 
       (.I0(\cal_tmp[10]_carry__3_n_7 ),
        .I1(\cal_tmp[10]_carry__3_n_1 ),
        .I2(\loop[9].remd_tmp_reg_n_0_[10][15] ),
        .O(\loop[10].remd_tmp[11][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][17]_i_1 
       (.I0(\cal_tmp[10]_carry__3_n_6 ),
        .I1(\cal_tmp[10]_carry__3_n_1 ),
        .I2(\loop[9].remd_tmp_reg_n_0_[10][16] ),
        .O(\loop[10].remd_tmp[11][17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][1]_i_1 
       (.I0(\cal_tmp[10]_carry_n_6 ),
        .I1(\cal_tmp[10]_carry__3_n_1 ),
        .I2(\loop[9].remd_tmp_reg_n_0_[10][0] ),
        .O(\loop[10].remd_tmp[11][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][2]_i_1 
       (.I0(\cal_tmp[10]_carry_n_5 ),
        .I1(\cal_tmp[10]_carry__3_n_1 ),
        .I2(\loop[9].remd_tmp_reg_n_0_[10][1] ),
        .O(\loop[10].remd_tmp[11][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][3]_i_1 
       (.I0(\cal_tmp[10]_carry_n_4 ),
        .I1(\cal_tmp[10]_carry__3_n_1 ),
        .I2(\loop[9].remd_tmp_reg_n_0_[10][2] ),
        .O(\loop[10].remd_tmp[11][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][4]_i_1 
       (.I0(\cal_tmp[10]_carry__0_n_7 ),
        .I1(\cal_tmp[10]_carry__3_n_1 ),
        .I2(\loop[9].remd_tmp_reg_n_0_[10][3] ),
        .O(\loop[10].remd_tmp[11][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][5]_i_1 
       (.I0(\cal_tmp[10]_carry__0_n_6 ),
        .I1(\cal_tmp[10]_carry__3_n_1 ),
        .I2(\loop[9].remd_tmp_reg_n_0_[10][4] ),
        .O(\loop[10].remd_tmp[11][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][6]_i_1 
       (.I0(\cal_tmp[10]_carry__0_n_5 ),
        .I1(\cal_tmp[10]_carry__3_n_1 ),
        .I2(\loop[9].remd_tmp_reg_n_0_[10][5] ),
        .O(\loop[10].remd_tmp[11][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][7]_i_1 
       (.I0(\cal_tmp[10]_carry__0_n_4 ),
        .I1(\cal_tmp[10]_carry__3_n_1 ),
        .I2(\loop[9].remd_tmp_reg_n_0_[10][6] ),
        .O(\loop[10].remd_tmp[11][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][8]_i_1 
       (.I0(\cal_tmp[10]_carry__1_n_7 ),
        .I1(\cal_tmp[10]_carry__3_n_1 ),
        .I2(\loop[9].remd_tmp_reg_n_0_[10][7] ),
        .O(\loop[10].remd_tmp[11][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][9]_i_1 
       (.I0(\cal_tmp[10]_carry__1_n_6 ),
        .I1(\cal_tmp[10]_carry__3_n_1 ),
        .I2(\loop[9].remd_tmp_reg_n_0_[10][8] ),
        .O(\loop[10].remd_tmp[11][9]_i_1_n_0 ));
  FDRE \loop[10].remd_tmp_reg[11][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[10].remd_tmp[11][0]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg_n_0_[11][0] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[10].remd_tmp[11][10]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg_n_0_[11][10] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[10].remd_tmp[11][11]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg_n_0_[11][11] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[10].remd_tmp[11][12]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg_n_0_[11][12] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[10].remd_tmp[11][13]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg_n_0_[11][13] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[10].remd_tmp[11][14]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg_n_0_[11][14] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[10].remd_tmp[11][15]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg_n_0_[11][15] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[10].remd_tmp[11][16]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg_n_0_[11][16] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[10].remd_tmp[11][17]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg_n_0_[11][17] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[10].remd_tmp[11][1]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg_n_0_[11][1] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[10].remd_tmp[11][2]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg_n_0_[11][2] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[10].remd_tmp[11][3]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg_n_0_[11][3] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[10].remd_tmp[11][4]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg_n_0_[11][4] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[10].remd_tmp[11][5]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg_n_0_[11][5] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[10].remd_tmp[11][6]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg_n_0_[11][6] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[10].remd_tmp[11][7]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg_n_0_[11][7] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[10].remd_tmp[11][8]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg_n_0_[11][8] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[10].remd_tmp[11][9]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg_n_0_[11][9] ),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[10].divisor_tmp_reg[11]_15 [0]),
        .Q(\loop[11].divisor_tmp_reg[12]_16 [0]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[10].divisor_tmp_reg[11]_15 [1]),
        .Q(\loop[11].divisor_tmp_reg[12]_16 [1]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[10].divisor_tmp_reg[11]_15 [2]),
        .Q(\loop[11].divisor_tmp_reg[12]_16 [2]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[10].divisor_tmp_reg[11]_15 [3]),
        .Q(\loop[11].divisor_tmp_reg[12]_16 [3]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[10].divisor_tmp_reg[11]_15 [4]),
        .Q(\loop[11].divisor_tmp_reg[12]_16 [4]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[10].divisor_tmp_reg[11]_15 [5]),
        .Q(\loop[11].divisor_tmp_reg[12]_16 [5]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[10].divisor_tmp_reg[11]_15 [6]),
        .Q(\loop[11].divisor_tmp_reg[12]_16 [6]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[10].divisor_tmp_reg[11]_15 [7]),
        .Q(\loop[11].divisor_tmp_reg[12]_16 [7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \loop[11].remd_tmp[12][0]_i_1 
       (.I0(\cal_tmp[11]_carry__3_n_0 ),
        .I1(\cal_tmp[11]_carry_n_7 ),
        .O(\loop[11].remd_tmp[12][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][10]_i_1 
       (.I0(\cal_tmp[11]_carry__1_n_5 ),
        .I1(\cal_tmp[11]_carry__3_n_0 ),
        .I2(\loop[10].remd_tmp_reg_n_0_[11][9] ),
        .O(\loop[11].remd_tmp[12][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][11]_i_1 
       (.I0(\cal_tmp[11]_carry__1_n_4 ),
        .I1(\cal_tmp[11]_carry__3_n_0 ),
        .I2(\loop[10].remd_tmp_reg_n_0_[11][10] ),
        .O(\loop[11].remd_tmp[12][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][12]_i_1 
       (.I0(\cal_tmp[11]_carry__2_n_7 ),
        .I1(\cal_tmp[11]_carry__3_n_0 ),
        .I2(\loop[10].remd_tmp_reg_n_0_[11][11] ),
        .O(\loop[11].remd_tmp[12][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][13]_i_1 
       (.I0(\cal_tmp[11]_carry__2_n_6 ),
        .I1(\cal_tmp[11]_carry__3_n_0 ),
        .I2(\loop[10].remd_tmp_reg_n_0_[11][12] ),
        .O(\loop[11].remd_tmp[12][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][14]_i_1 
       (.I0(\cal_tmp[11]_carry__2_n_5 ),
        .I1(\cal_tmp[11]_carry__3_n_0 ),
        .I2(\loop[10].remd_tmp_reg_n_0_[11][13] ),
        .O(\loop[11].remd_tmp[12][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][15]_i_1 
       (.I0(\cal_tmp[11]_carry__2_n_4 ),
        .I1(\cal_tmp[11]_carry__3_n_0 ),
        .I2(\loop[10].remd_tmp_reg_n_0_[11][14] ),
        .O(\loop[11].remd_tmp[12][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][16]_i_1 
       (.I0(\cal_tmp[11]_carry__3_n_7 ),
        .I1(\cal_tmp[11]_carry__3_n_0 ),
        .I2(\loop[10].remd_tmp_reg_n_0_[11][15] ),
        .O(\loop[11].remd_tmp[12][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][17]_i_1 
       (.I0(\cal_tmp[11]_carry__3_n_6 ),
        .I1(\cal_tmp[11]_carry__3_n_0 ),
        .I2(\loop[10].remd_tmp_reg_n_0_[11][16] ),
        .O(\loop[11].remd_tmp[12][17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][18]_i_1 
       (.I0(\cal_tmp[11]_carry__3_n_5 ),
        .I1(\cal_tmp[11]_carry__3_n_0 ),
        .I2(\loop[10].remd_tmp_reg_n_0_[11][17] ),
        .O(\loop[11].remd_tmp[12][18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][1]_i_1 
       (.I0(\cal_tmp[11]_carry_n_6 ),
        .I1(\cal_tmp[11]_carry__3_n_0 ),
        .I2(\loop[10].remd_tmp_reg_n_0_[11][0] ),
        .O(\loop[11].remd_tmp[12][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][2]_i_1 
       (.I0(\cal_tmp[11]_carry_n_5 ),
        .I1(\cal_tmp[11]_carry__3_n_0 ),
        .I2(\loop[10].remd_tmp_reg_n_0_[11][1] ),
        .O(\loop[11].remd_tmp[12][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][3]_i_1 
       (.I0(\cal_tmp[11]_carry_n_4 ),
        .I1(\cal_tmp[11]_carry__3_n_0 ),
        .I2(\loop[10].remd_tmp_reg_n_0_[11][2] ),
        .O(\loop[11].remd_tmp[12][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][4]_i_1 
       (.I0(\cal_tmp[11]_carry__0_n_7 ),
        .I1(\cal_tmp[11]_carry__3_n_0 ),
        .I2(\loop[10].remd_tmp_reg_n_0_[11][3] ),
        .O(\loop[11].remd_tmp[12][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][5]_i_1 
       (.I0(\cal_tmp[11]_carry__0_n_6 ),
        .I1(\cal_tmp[11]_carry__3_n_0 ),
        .I2(\loop[10].remd_tmp_reg_n_0_[11][4] ),
        .O(\loop[11].remd_tmp[12][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][6]_i_1 
       (.I0(\cal_tmp[11]_carry__0_n_5 ),
        .I1(\cal_tmp[11]_carry__3_n_0 ),
        .I2(\loop[10].remd_tmp_reg_n_0_[11][5] ),
        .O(\loop[11].remd_tmp[12][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][7]_i_1 
       (.I0(\cal_tmp[11]_carry__0_n_4 ),
        .I1(\cal_tmp[11]_carry__3_n_0 ),
        .I2(\loop[10].remd_tmp_reg_n_0_[11][6] ),
        .O(\loop[11].remd_tmp[12][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][8]_i_1 
       (.I0(\cal_tmp[11]_carry__1_n_7 ),
        .I1(\cal_tmp[11]_carry__3_n_0 ),
        .I2(\loop[10].remd_tmp_reg_n_0_[11][7] ),
        .O(\loop[11].remd_tmp[12][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][9]_i_1 
       (.I0(\cal_tmp[11]_carry__1_n_6 ),
        .I1(\cal_tmp[11]_carry__3_n_0 ),
        .I2(\loop[10].remd_tmp_reg_n_0_[11][8] ),
        .O(\loop[11].remd_tmp[12][9]_i_1_n_0 ));
  FDRE \loop[11].remd_tmp_reg[12][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[11].remd_tmp[12][0]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg_n_0_[12][0] ),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[11].remd_tmp[12][10]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg_n_0_[12][10] ),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[11].remd_tmp[12][11]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg_n_0_[12][11] ),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[11].remd_tmp[12][12]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg_n_0_[12][12] ),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[11].remd_tmp[12][13]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg_n_0_[12][13] ),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[11].remd_tmp[12][14]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg_n_0_[12][14] ),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[11].remd_tmp[12][15]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg_n_0_[12][15] ),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[11].remd_tmp[12][16]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg_n_0_[12][16] ),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[11].remd_tmp[12][17]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg_n_0_[12][17] ),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][18] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[11].remd_tmp[12][18]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg_n_0_[12][18] ),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[11].remd_tmp[12][1]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg_n_0_[12][1] ),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[11].remd_tmp[12][2]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg_n_0_[12][2] ),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[11].remd_tmp[12][3]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg_n_0_[12][3] ),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[11].remd_tmp[12][4]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg_n_0_[12][4] ),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[11].remd_tmp[12][5]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg_n_0_[12][5] ),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[11].remd_tmp[12][6]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg_n_0_[12][6] ),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[11].remd_tmp[12][7]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg_n_0_[12][7] ),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[11].remd_tmp[12][8]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg_n_0_[12][8] ),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[11].remd_tmp[12][9]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg_n_0_[12][9] ),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[11].divisor_tmp_reg[12]_16 [0]),
        .Q(\loop[12].divisor_tmp_reg[13]_17 [0]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[11].divisor_tmp_reg[12]_16 [1]),
        .Q(\loop[12].divisor_tmp_reg[13]_17 [1]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[11].divisor_tmp_reg[12]_16 [2]),
        .Q(\loop[12].divisor_tmp_reg[13]_17 [2]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[11].divisor_tmp_reg[12]_16 [3]),
        .Q(\loop[12].divisor_tmp_reg[13]_17 [3]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[11].divisor_tmp_reg[12]_16 [4]),
        .Q(\loop[12].divisor_tmp_reg[13]_17 [4]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[11].divisor_tmp_reg[12]_16 [5]),
        .Q(\loop[12].divisor_tmp_reg[13]_17 [5]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[11].divisor_tmp_reg[12]_16 [6]),
        .Q(\loop[12].divisor_tmp_reg[13]_17 [6]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[11].divisor_tmp_reg[12]_16 [7]),
        .Q(\loop[12].divisor_tmp_reg[13]_17 [7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \loop[12].remd_tmp[13][0]_i_1 
       (.I0(\cal_tmp[12]_carry__3_n_0 ),
        .I1(\cal_tmp[12]_carry_n_7 ),
        .O(\loop[12].remd_tmp[13][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][10]_i_1 
       (.I0(\cal_tmp[12]_carry__1_n_5 ),
        .I1(\cal_tmp[12]_carry__3_n_0 ),
        .I2(\loop[11].remd_tmp_reg_n_0_[12][9] ),
        .O(\loop[12].remd_tmp[13][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][11]_i_1 
       (.I0(\cal_tmp[12]_carry__1_n_4 ),
        .I1(\cal_tmp[12]_carry__3_n_0 ),
        .I2(\loop[11].remd_tmp_reg_n_0_[12][10] ),
        .O(\loop[12].remd_tmp[13][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][12]_i_1 
       (.I0(\cal_tmp[12]_carry__2_n_7 ),
        .I1(\cal_tmp[12]_carry__3_n_0 ),
        .I2(\loop[11].remd_tmp_reg_n_0_[12][11] ),
        .O(\loop[12].remd_tmp[13][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][13]_i_1 
       (.I0(\cal_tmp[12]_carry__2_n_6 ),
        .I1(\cal_tmp[12]_carry__3_n_0 ),
        .I2(\loop[11].remd_tmp_reg_n_0_[12][12] ),
        .O(\loop[12].remd_tmp[13][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][14]_i_1 
       (.I0(\cal_tmp[12]_carry__2_n_5 ),
        .I1(\cal_tmp[12]_carry__3_n_0 ),
        .I2(\loop[11].remd_tmp_reg_n_0_[12][13] ),
        .O(\loop[12].remd_tmp[13][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][15]_i_1 
       (.I0(\cal_tmp[12]_carry__2_n_4 ),
        .I1(\cal_tmp[12]_carry__3_n_0 ),
        .I2(\loop[11].remd_tmp_reg_n_0_[12][14] ),
        .O(\loop[12].remd_tmp[13][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][16]_i_1 
       (.I0(\cal_tmp[12]_carry__3_n_7 ),
        .I1(\cal_tmp[12]_carry__3_n_0 ),
        .I2(\loop[11].remd_tmp_reg_n_0_[12][15] ),
        .O(\loop[12].remd_tmp[13][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][17]_i_1 
       (.I0(\cal_tmp[12]_carry__3_n_6 ),
        .I1(\cal_tmp[12]_carry__3_n_0 ),
        .I2(\loop[11].remd_tmp_reg_n_0_[12][16] ),
        .O(\loop[12].remd_tmp[13][17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][18]_i_1 
       (.I0(\cal_tmp[12]_carry__3_n_5 ),
        .I1(\cal_tmp[12]_carry__3_n_0 ),
        .I2(\loop[11].remd_tmp_reg_n_0_[12][17] ),
        .O(\loop[12].remd_tmp[13][18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][1]_i_1 
       (.I0(\cal_tmp[12]_carry_n_6 ),
        .I1(\cal_tmp[12]_carry__3_n_0 ),
        .I2(\loop[11].remd_tmp_reg_n_0_[12][0] ),
        .O(\loop[12].remd_tmp[13][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][2]_i_1 
       (.I0(\cal_tmp[12]_carry_n_5 ),
        .I1(\cal_tmp[12]_carry__3_n_0 ),
        .I2(\loop[11].remd_tmp_reg_n_0_[12][1] ),
        .O(\loop[12].remd_tmp[13][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][3]_i_1 
       (.I0(\cal_tmp[12]_carry_n_4 ),
        .I1(\cal_tmp[12]_carry__3_n_0 ),
        .I2(\loop[11].remd_tmp_reg_n_0_[12][2] ),
        .O(\loop[12].remd_tmp[13][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][4]_i_1 
       (.I0(\cal_tmp[12]_carry__0_n_7 ),
        .I1(\cal_tmp[12]_carry__3_n_0 ),
        .I2(\loop[11].remd_tmp_reg_n_0_[12][3] ),
        .O(\loop[12].remd_tmp[13][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][5]_i_1 
       (.I0(\cal_tmp[12]_carry__0_n_6 ),
        .I1(\cal_tmp[12]_carry__3_n_0 ),
        .I2(\loop[11].remd_tmp_reg_n_0_[12][4] ),
        .O(\loop[12].remd_tmp[13][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][6]_i_1 
       (.I0(\cal_tmp[12]_carry__0_n_5 ),
        .I1(\cal_tmp[12]_carry__3_n_0 ),
        .I2(\loop[11].remd_tmp_reg_n_0_[12][5] ),
        .O(\loop[12].remd_tmp[13][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][7]_i_1 
       (.I0(\cal_tmp[12]_carry__0_n_4 ),
        .I1(\cal_tmp[12]_carry__3_n_0 ),
        .I2(\loop[11].remd_tmp_reg_n_0_[12][6] ),
        .O(\loop[12].remd_tmp[13][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][8]_i_1 
       (.I0(\cal_tmp[12]_carry__1_n_7 ),
        .I1(\cal_tmp[12]_carry__3_n_0 ),
        .I2(\loop[11].remd_tmp_reg_n_0_[12][7] ),
        .O(\loop[12].remd_tmp[13][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][9]_i_1 
       (.I0(\cal_tmp[12]_carry__1_n_6 ),
        .I1(\cal_tmp[12]_carry__3_n_0 ),
        .I2(\loop[11].remd_tmp_reg_n_0_[12][8] ),
        .O(\loop[12].remd_tmp[13][9]_i_1_n_0 ));
  FDRE \loop[12].remd_tmp_reg[13][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[12].remd_tmp[13][0]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg_n_0_[13][0] ),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[12].remd_tmp[13][10]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg_n_0_[13][10] ),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[12].remd_tmp[13][11]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg_n_0_[13][11] ),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[12].remd_tmp[13][12]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg_n_0_[13][12] ),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[12].remd_tmp[13][13]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg_n_0_[13][13] ),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[12].remd_tmp[13][14]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg_n_0_[13][14] ),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[12].remd_tmp[13][15]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg_n_0_[13][15] ),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[12].remd_tmp[13][16]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg_n_0_[13][16] ),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[12].remd_tmp[13][17]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg_n_0_[13][17] ),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][18] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[12].remd_tmp[13][18]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg_n_0_[13][18] ),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[12].remd_tmp[13][1]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg_n_0_[13][1] ),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[12].remd_tmp[13][2]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg_n_0_[13][2] ),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[12].remd_tmp[13][3]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg_n_0_[13][3] ),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[12].remd_tmp[13][4]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg_n_0_[13][4] ),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[12].remd_tmp[13][5]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg_n_0_[13][5] ),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[12].remd_tmp[13][6]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg_n_0_[13][6] ),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[12].remd_tmp[13][7]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg_n_0_[13][7] ),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[12].remd_tmp[13][8]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg_n_0_[13][8] ),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[12].remd_tmp[13][9]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg_n_0_[13][9] ),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[12].divisor_tmp_reg[13]_17 [0]),
        .Q(\loop[13].divisor_tmp_reg[14]_18 [0]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[12].divisor_tmp_reg[13]_17 [1]),
        .Q(\loop[13].divisor_tmp_reg[14]_18 [1]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[12].divisor_tmp_reg[13]_17 [2]),
        .Q(\loop[13].divisor_tmp_reg[14]_18 [2]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[12].divisor_tmp_reg[13]_17 [3]),
        .Q(\loop[13].divisor_tmp_reg[14]_18 [3]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[12].divisor_tmp_reg[13]_17 [4]),
        .Q(\loop[13].divisor_tmp_reg[14]_18 [4]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[12].divisor_tmp_reg[13]_17 [5]),
        .Q(\loop[13].divisor_tmp_reg[14]_18 [5]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[12].divisor_tmp_reg[13]_17 [6]),
        .Q(\loop[13].divisor_tmp_reg[14]_18 [6]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[12].divisor_tmp_reg[13]_17 [7]),
        .Q(\loop[13].divisor_tmp_reg[14]_18 [7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \loop[13].remd_tmp[14][0]_i_1 
       (.I0(\cal_tmp[13]_carry__3_n_0 ),
        .I1(\cal_tmp[13]_carry_n_7 ),
        .O(\loop[13].remd_tmp[14][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][10]_i_1 
       (.I0(\cal_tmp[13]_carry__1_n_5 ),
        .I1(\cal_tmp[13]_carry__3_n_0 ),
        .I2(\loop[12].remd_tmp_reg_n_0_[13][9] ),
        .O(\loop[13].remd_tmp[14][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][11]_i_1 
       (.I0(\cal_tmp[13]_carry__1_n_4 ),
        .I1(\cal_tmp[13]_carry__3_n_0 ),
        .I2(\loop[12].remd_tmp_reg_n_0_[13][10] ),
        .O(\loop[13].remd_tmp[14][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][12]_i_1 
       (.I0(\cal_tmp[13]_carry__2_n_7 ),
        .I1(\cal_tmp[13]_carry__3_n_0 ),
        .I2(\loop[12].remd_tmp_reg_n_0_[13][11] ),
        .O(\loop[13].remd_tmp[14][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][13]_i_1 
       (.I0(\cal_tmp[13]_carry__2_n_6 ),
        .I1(\cal_tmp[13]_carry__3_n_0 ),
        .I2(\loop[12].remd_tmp_reg_n_0_[13][12] ),
        .O(\loop[13].remd_tmp[14][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][14]_i_1 
       (.I0(\cal_tmp[13]_carry__2_n_5 ),
        .I1(\cal_tmp[13]_carry__3_n_0 ),
        .I2(\loop[12].remd_tmp_reg_n_0_[13][13] ),
        .O(\loop[13].remd_tmp[14][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][15]_i_1 
       (.I0(\cal_tmp[13]_carry__2_n_4 ),
        .I1(\cal_tmp[13]_carry__3_n_0 ),
        .I2(\loop[12].remd_tmp_reg_n_0_[13][14] ),
        .O(\loop[13].remd_tmp[14][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][16]_i_1 
       (.I0(\cal_tmp[13]_carry__3_n_7 ),
        .I1(\cal_tmp[13]_carry__3_n_0 ),
        .I2(\loop[12].remd_tmp_reg_n_0_[13][15] ),
        .O(\loop[13].remd_tmp[14][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][17]_i_1 
       (.I0(\cal_tmp[13]_carry__3_n_6 ),
        .I1(\cal_tmp[13]_carry__3_n_0 ),
        .I2(\loop[12].remd_tmp_reg_n_0_[13][16] ),
        .O(\loop[13].remd_tmp[14][17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][18]_i_1 
       (.I0(\cal_tmp[13]_carry__3_n_5 ),
        .I1(\cal_tmp[13]_carry__3_n_0 ),
        .I2(\loop[12].remd_tmp_reg_n_0_[13][17] ),
        .O(\loop[13].remd_tmp[14][18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][1]_i_1 
       (.I0(\cal_tmp[13]_carry_n_6 ),
        .I1(\cal_tmp[13]_carry__3_n_0 ),
        .I2(\loop[12].remd_tmp_reg_n_0_[13][0] ),
        .O(\loop[13].remd_tmp[14][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][2]_i_1 
       (.I0(\cal_tmp[13]_carry_n_5 ),
        .I1(\cal_tmp[13]_carry__3_n_0 ),
        .I2(\loop[12].remd_tmp_reg_n_0_[13][1] ),
        .O(\loop[13].remd_tmp[14][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][3]_i_1 
       (.I0(\cal_tmp[13]_carry_n_4 ),
        .I1(\cal_tmp[13]_carry__3_n_0 ),
        .I2(\loop[12].remd_tmp_reg_n_0_[13][2] ),
        .O(\loop[13].remd_tmp[14][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][4]_i_1 
       (.I0(\cal_tmp[13]_carry__0_n_7 ),
        .I1(\cal_tmp[13]_carry__3_n_0 ),
        .I2(\loop[12].remd_tmp_reg_n_0_[13][3] ),
        .O(\loop[13].remd_tmp[14][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][5]_i_1 
       (.I0(\cal_tmp[13]_carry__0_n_6 ),
        .I1(\cal_tmp[13]_carry__3_n_0 ),
        .I2(\loop[12].remd_tmp_reg_n_0_[13][4] ),
        .O(\loop[13].remd_tmp[14][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][6]_i_1 
       (.I0(\cal_tmp[13]_carry__0_n_5 ),
        .I1(\cal_tmp[13]_carry__3_n_0 ),
        .I2(\loop[12].remd_tmp_reg_n_0_[13][5] ),
        .O(\loop[13].remd_tmp[14][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][7]_i_1 
       (.I0(\cal_tmp[13]_carry__0_n_4 ),
        .I1(\cal_tmp[13]_carry__3_n_0 ),
        .I2(\loop[12].remd_tmp_reg_n_0_[13][6] ),
        .O(\loop[13].remd_tmp[14][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][8]_i_1 
       (.I0(\cal_tmp[13]_carry__1_n_7 ),
        .I1(\cal_tmp[13]_carry__3_n_0 ),
        .I2(\loop[12].remd_tmp_reg_n_0_[13][7] ),
        .O(\loop[13].remd_tmp[14][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][9]_i_1 
       (.I0(\cal_tmp[13]_carry__1_n_6 ),
        .I1(\cal_tmp[13]_carry__3_n_0 ),
        .I2(\loop[12].remd_tmp_reg_n_0_[13][8] ),
        .O(\loop[13].remd_tmp[14][9]_i_1_n_0 ));
  FDRE \loop[13].remd_tmp_reg[14][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[13].remd_tmp[14][0]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg_n_0_[14][0] ),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[13].remd_tmp[14][10]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg_n_0_[14][10] ),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[13].remd_tmp[14][11]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg_n_0_[14][11] ),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[13].remd_tmp[14][12]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg_n_0_[14][12] ),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[13].remd_tmp[14][13]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg_n_0_[14][13] ),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[13].remd_tmp[14][14]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg_n_0_[14][14] ),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[13].remd_tmp[14][15]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg_n_0_[14][15] ),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[13].remd_tmp[14][16]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg_n_0_[14][16] ),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[13].remd_tmp[14][17]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg_n_0_[14][17] ),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][18] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[13].remd_tmp[14][18]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg_n_0_[14][18] ),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[13].remd_tmp[14][1]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg_n_0_[14][1] ),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[13].remd_tmp[14][2]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg_n_0_[14][2] ),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[13].remd_tmp[14][3]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg_n_0_[14][3] ),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[13].remd_tmp[14][4]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg_n_0_[14][4] ),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[13].remd_tmp[14][5]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg_n_0_[14][5] ),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[13].remd_tmp[14][6]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg_n_0_[14][6] ),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[13].remd_tmp[14][7]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg_n_0_[14][7] ),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[13].remd_tmp[14][8]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg_n_0_[14][8] ),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[13].remd_tmp[14][9]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg_n_0_[14][9] ),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[13].divisor_tmp_reg[14]_18 [0]),
        .Q(\loop[14].divisor_tmp_reg[15]_19 [0]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[13].divisor_tmp_reg[14]_18 [1]),
        .Q(\loop[14].divisor_tmp_reg[15]_19 [1]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[13].divisor_tmp_reg[14]_18 [2]),
        .Q(\loop[14].divisor_tmp_reg[15]_19 [2]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[13].divisor_tmp_reg[14]_18 [3]),
        .Q(\loop[14].divisor_tmp_reg[15]_19 [3]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[13].divisor_tmp_reg[14]_18 [4]),
        .Q(\loop[14].divisor_tmp_reg[15]_19 [4]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[13].divisor_tmp_reg[14]_18 [5]),
        .Q(\loop[14].divisor_tmp_reg[15]_19 [5]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[13].divisor_tmp_reg[14]_18 [6]),
        .Q(\loop[14].divisor_tmp_reg[15]_19 [6]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[13].divisor_tmp_reg[14]_18 [7]),
        .Q(\loop[14].divisor_tmp_reg[15]_19 [7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \loop[14].remd_tmp[15][0]_i_1 
       (.I0(\cal_tmp[14]_carry__3_n_0 ),
        .I1(\cal_tmp[14]_carry_n_7 ),
        .O(\loop[14].remd_tmp[15][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][10]_i_1 
       (.I0(\cal_tmp[14]_carry__1_n_5 ),
        .I1(\cal_tmp[14]_carry__3_n_0 ),
        .I2(\loop[13].remd_tmp_reg_n_0_[14][9] ),
        .O(\loop[14].remd_tmp[15][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][11]_i_1 
       (.I0(\cal_tmp[14]_carry__1_n_4 ),
        .I1(\cal_tmp[14]_carry__3_n_0 ),
        .I2(\loop[13].remd_tmp_reg_n_0_[14][10] ),
        .O(\loop[14].remd_tmp[15][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][12]_i_1 
       (.I0(\cal_tmp[14]_carry__2_n_7 ),
        .I1(\cal_tmp[14]_carry__3_n_0 ),
        .I2(\loop[13].remd_tmp_reg_n_0_[14][11] ),
        .O(\loop[14].remd_tmp[15][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][13]_i_1 
       (.I0(\cal_tmp[14]_carry__2_n_6 ),
        .I1(\cal_tmp[14]_carry__3_n_0 ),
        .I2(\loop[13].remd_tmp_reg_n_0_[14][12] ),
        .O(\loop[14].remd_tmp[15][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][14]_i_1 
       (.I0(\cal_tmp[14]_carry__2_n_5 ),
        .I1(\cal_tmp[14]_carry__3_n_0 ),
        .I2(\loop[13].remd_tmp_reg_n_0_[14][13] ),
        .O(\loop[14].remd_tmp[15][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][15]_i_1 
       (.I0(\cal_tmp[14]_carry__2_n_4 ),
        .I1(\cal_tmp[14]_carry__3_n_0 ),
        .I2(\loop[13].remd_tmp_reg_n_0_[14][14] ),
        .O(\loop[14].remd_tmp[15][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][16]_i_1 
       (.I0(\cal_tmp[14]_carry__3_n_7 ),
        .I1(\cal_tmp[14]_carry__3_n_0 ),
        .I2(\loop[13].remd_tmp_reg_n_0_[14][15] ),
        .O(\loop[14].remd_tmp[15][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][17]_i_1 
       (.I0(\cal_tmp[14]_carry__3_n_6 ),
        .I1(\cal_tmp[14]_carry__3_n_0 ),
        .I2(\loop[13].remd_tmp_reg_n_0_[14][16] ),
        .O(\loop[14].remd_tmp[15][17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][18]_i_1 
       (.I0(\cal_tmp[14]_carry__3_n_5 ),
        .I1(\cal_tmp[14]_carry__3_n_0 ),
        .I2(\loop[13].remd_tmp_reg_n_0_[14][17] ),
        .O(\loop[14].remd_tmp[15][18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][1]_i_1 
       (.I0(\cal_tmp[14]_carry_n_6 ),
        .I1(\cal_tmp[14]_carry__3_n_0 ),
        .I2(\loop[13].remd_tmp_reg_n_0_[14][0] ),
        .O(\loop[14].remd_tmp[15][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][2]_i_1 
       (.I0(\cal_tmp[14]_carry_n_5 ),
        .I1(\cal_tmp[14]_carry__3_n_0 ),
        .I2(\loop[13].remd_tmp_reg_n_0_[14][1] ),
        .O(\loop[14].remd_tmp[15][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][3]_i_1 
       (.I0(\cal_tmp[14]_carry_n_4 ),
        .I1(\cal_tmp[14]_carry__3_n_0 ),
        .I2(\loop[13].remd_tmp_reg_n_0_[14][2] ),
        .O(\loop[14].remd_tmp[15][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][4]_i_1 
       (.I0(\cal_tmp[14]_carry__0_n_7 ),
        .I1(\cal_tmp[14]_carry__3_n_0 ),
        .I2(\loop[13].remd_tmp_reg_n_0_[14][3] ),
        .O(\loop[14].remd_tmp[15][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][5]_i_1 
       (.I0(\cal_tmp[14]_carry__0_n_6 ),
        .I1(\cal_tmp[14]_carry__3_n_0 ),
        .I2(\loop[13].remd_tmp_reg_n_0_[14][4] ),
        .O(\loop[14].remd_tmp[15][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][6]_i_1 
       (.I0(\cal_tmp[14]_carry__0_n_5 ),
        .I1(\cal_tmp[14]_carry__3_n_0 ),
        .I2(\loop[13].remd_tmp_reg_n_0_[14][5] ),
        .O(\loop[14].remd_tmp[15][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][7]_i_1 
       (.I0(\cal_tmp[14]_carry__0_n_4 ),
        .I1(\cal_tmp[14]_carry__3_n_0 ),
        .I2(\loop[13].remd_tmp_reg_n_0_[14][6] ),
        .O(\loop[14].remd_tmp[15][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][8]_i_1 
       (.I0(\cal_tmp[14]_carry__1_n_7 ),
        .I1(\cal_tmp[14]_carry__3_n_0 ),
        .I2(\loop[13].remd_tmp_reg_n_0_[14][7] ),
        .O(\loop[14].remd_tmp[15][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][9]_i_1 
       (.I0(\cal_tmp[14]_carry__1_n_6 ),
        .I1(\cal_tmp[14]_carry__3_n_0 ),
        .I2(\loop[13].remd_tmp_reg_n_0_[14][8] ),
        .O(\loop[14].remd_tmp[15][9]_i_1_n_0 ));
  FDRE \loop[14].remd_tmp_reg[15][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[14].remd_tmp[15][0]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg_n_0_[15][0] ),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[14].remd_tmp[15][10]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg_n_0_[15][10] ),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[14].remd_tmp[15][11]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg_n_0_[15][11] ),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[14].remd_tmp[15][12]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg_n_0_[15][12] ),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[14].remd_tmp[15][13]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg_n_0_[15][13] ),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[14].remd_tmp[15][14]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg_n_0_[15][14] ),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[14].remd_tmp[15][15]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg_n_0_[15][15] ),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[14].remd_tmp[15][16]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg_n_0_[15][16] ),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[14].remd_tmp[15][17]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg_n_0_[15][17] ),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][18] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[14].remd_tmp[15][18]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg_n_0_[15][18] ),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[14].remd_tmp[15][1]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg_n_0_[15][1] ),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[14].remd_tmp[15][2]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg_n_0_[15][2] ),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[14].remd_tmp[15][3]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg_n_0_[15][3] ),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[14].remd_tmp[15][4]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg_n_0_[15][4] ),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[14].remd_tmp[15][5]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg_n_0_[15][5] ),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[14].remd_tmp[15][6]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg_n_0_[15][6] ),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[14].remd_tmp[15][7]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg_n_0_[15][7] ),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[14].remd_tmp[15][8]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg_n_0_[15][8] ),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[14].remd_tmp[15][9]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg_n_0_[15][9] ),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[14].divisor_tmp_reg[15]_19 [0]),
        .Q(\loop[15].divisor_tmp_reg[16]_20 [0]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[14].divisor_tmp_reg[15]_19 [1]),
        .Q(\loop[15].divisor_tmp_reg[16]_20 [1]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[14].divisor_tmp_reg[15]_19 [2]),
        .Q(\loop[15].divisor_tmp_reg[16]_20 [2]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[14].divisor_tmp_reg[15]_19 [3]),
        .Q(\loop[15].divisor_tmp_reg[16]_20 [3]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[14].divisor_tmp_reg[15]_19 [4]),
        .Q(\loop[15].divisor_tmp_reg[16]_20 [4]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[14].divisor_tmp_reg[15]_19 [5]),
        .Q(\loop[15].divisor_tmp_reg[16]_20 [5]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[14].divisor_tmp_reg[15]_19 [6]),
        .Q(\loop[15].divisor_tmp_reg[16]_20 [6]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[14].divisor_tmp_reg[15]_19 [7]),
        .Q(\loop[15].divisor_tmp_reg[16]_20 [7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \loop[15].remd_tmp[16][0]_i_1 
       (.I0(\cal_tmp[15]_carry__3_n_0 ),
        .I1(\cal_tmp[15]_carry_n_7 ),
        .O(\loop[15].remd_tmp[16][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][10]_i_1 
       (.I0(\cal_tmp[15]_carry__1_n_5 ),
        .I1(\cal_tmp[15]_carry__3_n_0 ),
        .I2(\loop[14].remd_tmp_reg_n_0_[15][9] ),
        .O(\loop[15].remd_tmp[16][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][11]_i_1 
       (.I0(\cal_tmp[15]_carry__1_n_4 ),
        .I1(\cal_tmp[15]_carry__3_n_0 ),
        .I2(\loop[14].remd_tmp_reg_n_0_[15][10] ),
        .O(\loop[15].remd_tmp[16][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][12]_i_1 
       (.I0(\cal_tmp[15]_carry__2_n_7 ),
        .I1(\cal_tmp[15]_carry__3_n_0 ),
        .I2(\loop[14].remd_tmp_reg_n_0_[15][11] ),
        .O(\loop[15].remd_tmp[16][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][13]_i_1 
       (.I0(\cal_tmp[15]_carry__2_n_6 ),
        .I1(\cal_tmp[15]_carry__3_n_0 ),
        .I2(\loop[14].remd_tmp_reg_n_0_[15][12] ),
        .O(\loop[15].remd_tmp[16][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][14]_i_1 
       (.I0(\cal_tmp[15]_carry__2_n_5 ),
        .I1(\cal_tmp[15]_carry__3_n_0 ),
        .I2(\loop[14].remd_tmp_reg_n_0_[15][13] ),
        .O(\loop[15].remd_tmp[16][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][15]_i_1 
       (.I0(\cal_tmp[15]_carry__2_n_4 ),
        .I1(\cal_tmp[15]_carry__3_n_0 ),
        .I2(\loop[14].remd_tmp_reg_n_0_[15][14] ),
        .O(\loop[15].remd_tmp[16][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][16]_i_1 
       (.I0(\cal_tmp[15]_carry__3_n_7 ),
        .I1(\cal_tmp[15]_carry__3_n_0 ),
        .I2(\loop[14].remd_tmp_reg_n_0_[15][15] ),
        .O(\loop[15].remd_tmp[16][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][17]_i_1 
       (.I0(\cal_tmp[15]_carry__3_n_6 ),
        .I1(\cal_tmp[15]_carry__3_n_0 ),
        .I2(\loop[14].remd_tmp_reg_n_0_[15][16] ),
        .O(\loop[15].remd_tmp[16][17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][18]_i_1 
       (.I0(\cal_tmp[15]_carry__3_n_5 ),
        .I1(\cal_tmp[15]_carry__3_n_0 ),
        .I2(\loop[14].remd_tmp_reg_n_0_[15][17] ),
        .O(\loop[15].remd_tmp[16][18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][1]_i_1 
       (.I0(\cal_tmp[15]_carry_n_6 ),
        .I1(\cal_tmp[15]_carry__3_n_0 ),
        .I2(\loop[14].remd_tmp_reg_n_0_[15][0] ),
        .O(\loop[15].remd_tmp[16][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][2]_i_1 
       (.I0(\cal_tmp[15]_carry_n_5 ),
        .I1(\cal_tmp[15]_carry__3_n_0 ),
        .I2(\loop[14].remd_tmp_reg_n_0_[15][1] ),
        .O(\loop[15].remd_tmp[16][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][3]_i_1 
       (.I0(\cal_tmp[15]_carry_n_4 ),
        .I1(\cal_tmp[15]_carry__3_n_0 ),
        .I2(\loop[14].remd_tmp_reg_n_0_[15][2] ),
        .O(\loop[15].remd_tmp[16][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][4]_i_1 
       (.I0(\cal_tmp[15]_carry__0_n_7 ),
        .I1(\cal_tmp[15]_carry__3_n_0 ),
        .I2(\loop[14].remd_tmp_reg_n_0_[15][3] ),
        .O(\loop[15].remd_tmp[16][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][5]_i_1 
       (.I0(\cal_tmp[15]_carry__0_n_6 ),
        .I1(\cal_tmp[15]_carry__3_n_0 ),
        .I2(\loop[14].remd_tmp_reg_n_0_[15][4] ),
        .O(\loop[15].remd_tmp[16][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][6]_i_1 
       (.I0(\cal_tmp[15]_carry__0_n_5 ),
        .I1(\cal_tmp[15]_carry__3_n_0 ),
        .I2(\loop[14].remd_tmp_reg_n_0_[15][5] ),
        .O(\loop[15].remd_tmp[16][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][7]_i_1 
       (.I0(\cal_tmp[15]_carry__0_n_4 ),
        .I1(\cal_tmp[15]_carry__3_n_0 ),
        .I2(\loop[14].remd_tmp_reg_n_0_[15][6] ),
        .O(\loop[15].remd_tmp[16][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][8]_i_1 
       (.I0(\cal_tmp[15]_carry__1_n_7 ),
        .I1(\cal_tmp[15]_carry__3_n_0 ),
        .I2(\loop[14].remd_tmp_reg_n_0_[15][7] ),
        .O(\loop[15].remd_tmp[16][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][9]_i_1 
       (.I0(\cal_tmp[15]_carry__1_n_6 ),
        .I1(\cal_tmp[15]_carry__3_n_0 ),
        .I2(\loop[14].remd_tmp_reg_n_0_[15][8] ),
        .O(\loop[15].remd_tmp[16][9]_i_1_n_0 ));
  FDRE \loop[15].remd_tmp_reg[16][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[15].remd_tmp[16][0]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg_n_0_[16][0] ),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[15].remd_tmp[16][10]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg_n_0_[16][10] ),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[15].remd_tmp[16][11]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg_n_0_[16][11] ),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[15].remd_tmp[16][12]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg_n_0_[16][12] ),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[15].remd_tmp[16][13]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg_n_0_[16][13] ),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[15].remd_tmp[16][14]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg_n_0_[16][14] ),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[15].remd_tmp[16][15]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg_n_0_[16][15] ),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[15].remd_tmp[16][16]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg_n_0_[16][16] ),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[15].remd_tmp[16][17]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg_n_0_[16][17] ),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][18] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[15].remd_tmp[16][18]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg_n_0_[16][18] ),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[15].remd_tmp[16][1]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg_n_0_[16][1] ),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[15].remd_tmp[16][2]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg_n_0_[16][2] ),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[15].remd_tmp[16][3]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg_n_0_[16][3] ),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[15].remd_tmp[16][4]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg_n_0_[16][4] ),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[15].remd_tmp[16][5]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg_n_0_[16][5] ),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[15].remd_tmp[16][6]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg_n_0_[16][6] ),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[15].remd_tmp[16][7]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg_n_0_[16][7] ),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[15].remd_tmp[16][8]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg_n_0_[16][8] ),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[15].remd_tmp[16][9]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg_n_0_[16][9] ),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[15].divisor_tmp_reg[16]_20 [0]),
        .Q(\loop[16].divisor_tmp_reg[17]_21 [0]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[15].divisor_tmp_reg[16]_20 [1]),
        .Q(\loop[16].divisor_tmp_reg[17]_21 [1]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[15].divisor_tmp_reg[16]_20 [2]),
        .Q(\loop[16].divisor_tmp_reg[17]_21 [2]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[15].divisor_tmp_reg[16]_20 [3]),
        .Q(\loop[16].divisor_tmp_reg[17]_21 [3]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[15].divisor_tmp_reg[16]_20 [4]),
        .Q(\loop[16].divisor_tmp_reg[17]_21 [4]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[15].divisor_tmp_reg[16]_20 [5]),
        .Q(\loop[16].divisor_tmp_reg[17]_21 [5]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[15].divisor_tmp_reg[16]_20 [6]),
        .Q(\loop[16].divisor_tmp_reg[17]_21 [6]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[15].divisor_tmp_reg[16]_20 [7]),
        .Q(\loop[16].divisor_tmp_reg[17]_21 [7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \loop[16].remd_tmp[17][0]_i_1 
       (.I0(\cal_tmp[16]_carry__3_n_0 ),
        .I1(\cal_tmp[16]_carry_n_7 ),
        .O(\loop[16].remd_tmp[17][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][10]_i_1 
       (.I0(\cal_tmp[16]_carry__1_n_5 ),
        .I1(\cal_tmp[16]_carry__3_n_0 ),
        .I2(\loop[15].remd_tmp_reg_n_0_[16][9] ),
        .O(\loop[16].remd_tmp[17][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][11]_i_1 
       (.I0(\cal_tmp[16]_carry__1_n_4 ),
        .I1(\cal_tmp[16]_carry__3_n_0 ),
        .I2(\loop[15].remd_tmp_reg_n_0_[16][10] ),
        .O(\loop[16].remd_tmp[17][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][12]_i_1 
       (.I0(\cal_tmp[16]_carry__2_n_7 ),
        .I1(\cal_tmp[16]_carry__3_n_0 ),
        .I2(\loop[15].remd_tmp_reg_n_0_[16][11] ),
        .O(\loop[16].remd_tmp[17][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][13]_i_1 
       (.I0(\cal_tmp[16]_carry__2_n_6 ),
        .I1(\cal_tmp[16]_carry__3_n_0 ),
        .I2(\loop[15].remd_tmp_reg_n_0_[16][12] ),
        .O(\loop[16].remd_tmp[17][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][14]_i_1 
       (.I0(\cal_tmp[16]_carry__2_n_5 ),
        .I1(\cal_tmp[16]_carry__3_n_0 ),
        .I2(\loop[15].remd_tmp_reg_n_0_[16][13] ),
        .O(\loop[16].remd_tmp[17][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][15]_i_1 
       (.I0(\cal_tmp[16]_carry__2_n_4 ),
        .I1(\cal_tmp[16]_carry__3_n_0 ),
        .I2(\loop[15].remd_tmp_reg_n_0_[16][14] ),
        .O(\loop[16].remd_tmp[17][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][16]_i_1 
       (.I0(\cal_tmp[16]_carry__3_n_7 ),
        .I1(\cal_tmp[16]_carry__3_n_0 ),
        .I2(\loop[15].remd_tmp_reg_n_0_[16][15] ),
        .O(\loop[16].remd_tmp[17][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][17]_i_1 
       (.I0(\cal_tmp[16]_carry__3_n_6 ),
        .I1(\cal_tmp[16]_carry__3_n_0 ),
        .I2(\loop[15].remd_tmp_reg_n_0_[16][16] ),
        .O(\loop[16].remd_tmp[17][17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][18]_i_1 
       (.I0(\cal_tmp[16]_carry__3_n_5 ),
        .I1(\cal_tmp[16]_carry__3_n_0 ),
        .I2(\loop[15].remd_tmp_reg_n_0_[16][17] ),
        .O(\loop[16].remd_tmp[17][18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][1]_i_1 
       (.I0(\cal_tmp[16]_carry_n_6 ),
        .I1(\cal_tmp[16]_carry__3_n_0 ),
        .I2(\loop[15].remd_tmp_reg_n_0_[16][0] ),
        .O(\loop[16].remd_tmp[17][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][2]_i_1 
       (.I0(\cal_tmp[16]_carry_n_5 ),
        .I1(\cal_tmp[16]_carry__3_n_0 ),
        .I2(\loop[15].remd_tmp_reg_n_0_[16][1] ),
        .O(\loop[16].remd_tmp[17][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][3]_i_1 
       (.I0(\cal_tmp[16]_carry_n_4 ),
        .I1(\cal_tmp[16]_carry__3_n_0 ),
        .I2(\loop[15].remd_tmp_reg_n_0_[16][2] ),
        .O(\loop[16].remd_tmp[17][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][4]_i_1 
       (.I0(\cal_tmp[16]_carry__0_n_7 ),
        .I1(\cal_tmp[16]_carry__3_n_0 ),
        .I2(\loop[15].remd_tmp_reg_n_0_[16][3] ),
        .O(\loop[16].remd_tmp[17][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][5]_i_1 
       (.I0(\cal_tmp[16]_carry__0_n_6 ),
        .I1(\cal_tmp[16]_carry__3_n_0 ),
        .I2(\loop[15].remd_tmp_reg_n_0_[16][4] ),
        .O(\loop[16].remd_tmp[17][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][6]_i_1 
       (.I0(\cal_tmp[16]_carry__0_n_5 ),
        .I1(\cal_tmp[16]_carry__3_n_0 ),
        .I2(\loop[15].remd_tmp_reg_n_0_[16][5] ),
        .O(\loop[16].remd_tmp[17][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][7]_i_1 
       (.I0(\cal_tmp[16]_carry__0_n_4 ),
        .I1(\cal_tmp[16]_carry__3_n_0 ),
        .I2(\loop[15].remd_tmp_reg_n_0_[16][6] ),
        .O(\loop[16].remd_tmp[17][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][8]_i_1 
       (.I0(\cal_tmp[16]_carry__1_n_7 ),
        .I1(\cal_tmp[16]_carry__3_n_0 ),
        .I2(\loop[15].remd_tmp_reg_n_0_[16][7] ),
        .O(\loop[16].remd_tmp[17][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][9]_i_1 
       (.I0(\cal_tmp[16]_carry__1_n_6 ),
        .I1(\cal_tmp[16]_carry__3_n_0 ),
        .I2(\loop[15].remd_tmp_reg_n_0_[16][8] ),
        .O(\loop[16].remd_tmp[17][9]_i_1_n_0 ));
  FDRE \loop[16].remd_tmp_reg[17][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[16].remd_tmp[17][0]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg_n_0_[17][0] ),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[16].remd_tmp[17][10]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg_n_0_[17][10] ),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[16].remd_tmp[17][11]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg_n_0_[17][11] ),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[16].remd_tmp[17][12]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg_n_0_[17][12] ),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[16].remd_tmp[17][13]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg_n_0_[17][13] ),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[16].remd_tmp[17][14]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg_n_0_[17][14] ),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[16].remd_tmp[17][15]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg_n_0_[17][15] ),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[16].remd_tmp[17][16]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg_n_0_[17][16] ),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[16].remd_tmp[17][17]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg_n_0_[17][17] ),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][18] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[16].remd_tmp[17][18]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg_n_0_[17][18] ),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[16].remd_tmp[17][1]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg_n_0_[17][1] ),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[16].remd_tmp[17][2]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg_n_0_[17][2] ),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[16].remd_tmp[17][3]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg_n_0_[17][3] ),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[16].remd_tmp[17][4]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg_n_0_[17][4] ),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[16].remd_tmp[17][5]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg_n_0_[17][5] ),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[16].remd_tmp[17][6]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg_n_0_[17][6] ),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[16].remd_tmp[17][7]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg_n_0_[17][7] ),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[16].remd_tmp[17][8]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg_n_0_[17][8] ),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[16].remd_tmp[17][9]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg_n_0_[17][9] ),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[16].divisor_tmp_reg[17]_21 [0]),
        .Q(\loop[17].divisor_tmp_reg[18]_22 [0]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[16].divisor_tmp_reg[17]_21 [1]),
        .Q(\loop[17].divisor_tmp_reg[18]_22 [1]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[16].divisor_tmp_reg[17]_21 [2]),
        .Q(\loop[17].divisor_tmp_reg[18]_22 [2]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[16].divisor_tmp_reg[17]_21 [3]),
        .Q(\loop[17].divisor_tmp_reg[18]_22 [3]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[16].divisor_tmp_reg[17]_21 [4]),
        .Q(\loop[17].divisor_tmp_reg[18]_22 [4]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[16].divisor_tmp_reg[17]_21 [5]),
        .Q(\loop[17].divisor_tmp_reg[18]_22 [5]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[16].divisor_tmp_reg[17]_21 [6]),
        .Q(\loop[17].divisor_tmp_reg[18]_22 [6]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[16].divisor_tmp_reg[17]_21 [7]),
        .Q(\loop[17].divisor_tmp_reg[18]_22 [7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \loop[17].remd_tmp[18][0]_i_1 
       (.I0(\cal_tmp[17]_carry__3_n_0 ),
        .I1(\cal_tmp[17]_carry_n_7 ),
        .O(\loop[17].remd_tmp[18][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][10]_i_1 
       (.I0(\cal_tmp[17]_carry__1_n_5 ),
        .I1(\cal_tmp[17]_carry__3_n_0 ),
        .I2(\loop[16].remd_tmp_reg_n_0_[17][9] ),
        .O(\loop[17].remd_tmp[18][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][11]_i_1 
       (.I0(\cal_tmp[17]_carry__1_n_4 ),
        .I1(\cal_tmp[17]_carry__3_n_0 ),
        .I2(\loop[16].remd_tmp_reg_n_0_[17][10] ),
        .O(\loop[17].remd_tmp[18][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][12]_i_1 
       (.I0(\cal_tmp[17]_carry__2_n_7 ),
        .I1(\cal_tmp[17]_carry__3_n_0 ),
        .I2(\loop[16].remd_tmp_reg_n_0_[17][11] ),
        .O(\loop[17].remd_tmp[18][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][13]_i_1 
       (.I0(\cal_tmp[17]_carry__2_n_6 ),
        .I1(\cal_tmp[17]_carry__3_n_0 ),
        .I2(\loop[16].remd_tmp_reg_n_0_[17][12] ),
        .O(\loop[17].remd_tmp[18][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][14]_i_1 
       (.I0(\cal_tmp[17]_carry__2_n_5 ),
        .I1(\cal_tmp[17]_carry__3_n_0 ),
        .I2(\loop[16].remd_tmp_reg_n_0_[17][13] ),
        .O(\loop[17].remd_tmp[18][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][15]_i_1 
       (.I0(\cal_tmp[17]_carry__2_n_4 ),
        .I1(\cal_tmp[17]_carry__3_n_0 ),
        .I2(\loop[16].remd_tmp_reg_n_0_[17][14] ),
        .O(\loop[17].remd_tmp[18][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][16]_i_1 
       (.I0(\cal_tmp[17]_carry__3_n_7 ),
        .I1(\cal_tmp[17]_carry__3_n_0 ),
        .I2(\loop[16].remd_tmp_reg_n_0_[17][15] ),
        .O(\loop[17].remd_tmp[18][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][17]_i_1 
       (.I0(\cal_tmp[17]_carry__3_n_6 ),
        .I1(\cal_tmp[17]_carry__3_n_0 ),
        .I2(\loop[16].remd_tmp_reg_n_0_[17][16] ),
        .O(\loop[17].remd_tmp[18][17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][18]_i_1 
       (.I0(\cal_tmp[17]_carry__3_n_5 ),
        .I1(\cal_tmp[17]_carry__3_n_0 ),
        .I2(\loop[16].remd_tmp_reg_n_0_[17][17] ),
        .O(\loop[17].remd_tmp[18][18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][1]_i_1 
       (.I0(\cal_tmp[17]_carry_n_6 ),
        .I1(\cal_tmp[17]_carry__3_n_0 ),
        .I2(\loop[16].remd_tmp_reg_n_0_[17][0] ),
        .O(\loop[17].remd_tmp[18][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][2]_i_1 
       (.I0(\cal_tmp[17]_carry_n_5 ),
        .I1(\cal_tmp[17]_carry__3_n_0 ),
        .I2(\loop[16].remd_tmp_reg_n_0_[17][1] ),
        .O(\loop[17].remd_tmp[18][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][3]_i_1 
       (.I0(\cal_tmp[17]_carry_n_4 ),
        .I1(\cal_tmp[17]_carry__3_n_0 ),
        .I2(\loop[16].remd_tmp_reg_n_0_[17][2] ),
        .O(\loop[17].remd_tmp[18][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][4]_i_1 
       (.I0(\cal_tmp[17]_carry__0_n_7 ),
        .I1(\cal_tmp[17]_carry__3_n_0 ),
        .I2(\loop[16].remd_tmp_reg_n_0_[17][3] ),
        .O(\loop[17].remd_tmp[18][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][5]_i_1 
       (.I0(\cal_tmp[17]_carry__0_n_6 ),
        .I1(\cal_tmp[17]_carry__3_n_0 ),
        .I2(\loop[16].remd_tmp_reg_n_0_[17][4] ),
        .O(\loop[17].remd_tmp[18][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][6]_i_1 
       (.I0(\cal_tmp[17]_carry__0_n_5 ),
        .I1(\cal_tmp[17]_carry__3_n_0 ),
        .I2(\loop[16].remd_tmp_reg_n_0_[17][5] ),
        .O(\loop[17].remd_tmp[18][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][7]_i_1 
       (.I0(\cal_tmp[17]_carry__0_n_4 ),
        .I1(\cal_tmp[17]_carry__3_n_0 ),
        .I2(\loop[16].remd_tmp_reg_n_0_[17][6] ),
        .O(\loop[17].remd_tmp[18][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][8]_i_1 
       (.I0(\cal_tmp[17]_carry__1_n_7 ),
        .I1(\cal_tmp[17]_carry__3_n_0 ),
        .I2(\loop[16].remd_tmp_reg_n_0_[17][7] ),
        .O(\loop[17].remd_tmp[18][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][9]_i_1 
       (.I0(\cal_tmp[17]_carry__1_n_6 ),
        .I1(\cal_tmp[17]_carry__3_n_0 ),
        .I2(\loop[16].remd_tmp_reg_n_0_[17][8] ),
        .O(\loop[17].remd_tmp[18][9]_i_1_n_0 ));
  FDRE \loop[17].remd_tmp_reg[18][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[17].remd_tmp[18][0]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg_n_0_[18][0] ),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[17].remd_tmp[18][10]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg_n_0_[18][10] ),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[17].remd_tmp[18][11]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg_n_0_[18][11] ),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[17].remd_tmp[18][12]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg_n_0_[18][12] ),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[17].remd_tmp[18][13]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg_n_0_[18][13] ),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[17].remd_tmp[18][14]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg_n_0_[18][14] ),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[17].remd_tmp[18][15]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg_n_0_[18][15] ),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[17].remd_tmp[18][16]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg_n_0_[18][16] ),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[17].remd_tmp[18][17]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg_n_0_[18][17] ),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][18] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[17].remd_tmp[18][18]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg_n_0_[18][18] ),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[17].remd_tmp[18][1]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg_n_0_[18][1] ),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[17].remd_tmp[18][2]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg_n_0_[18][2] ),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[17].remd_tmp[18][3]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg_n_0_[18][3] ),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[17].remd_tmp[18][4]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg_n_0_[18][4] ),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[17].remd_tmp[18][5]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg_n_0_[18][5] ),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[17].remd_tmp[18][6]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg_n_0_[18][6] ),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[17].remd_tmp[18][7]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg_n_0_[18][7] ),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[17].remd_tmp[18][8]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg_n_0_[18][8] ),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[17].remd_tmp[18][9]_i_1_n_0 ),
        .Q(\loop[17].remd_tmp_reg_n_0_[18][9] ),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[17].divisor_tmp_reg[18]_22 [0]),
        .Q(\loop[18].divisor_tmp_reg[19]_23 [0]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[17].divisor_tmp_reg[18]_22 [1]),
        .Q(\loop[18].divisor_tmp_reg[19]_23 [1]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[17].divisor_tmp_reg[18]_22 [2]),
        .Q(\loop[18].divisor_tmp_reg[19]_23 [2]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[17].divisor_tmp_reg[18]_22 [3]),
        .Q(\loop[18].divisor_tmp_reg[19]_23 [3]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[17].divisor_tmp_reg[18]_22 [4]),
        .Q(\loop[18].divisor_tmp_reg[19]_23 [4]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[17].divisor_tmp_reg[18]_22 [5]),
        .Q(\loop[18].divisor_tmp_reg[19]_23 [5]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[17].divisor_tmp_reg[18]_22 [6]),
        .Q(\loop[18].divisor_tmp_reg[19]_23 [6]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[17].divisor_tmp_reg[18]_22 [7]),
        .Q(\loop[18].divisor_tmp_reg[19]_23 [7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \loop[18].remd_tmp[19][0]_i_1 
       (.I0(\cal_tmp[18]_carry__3_n_0 ),
        .I1(\cal_tmp[18]_carry_n_7 ),
        .O(\loop[18].remd_tmp[19][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][10]_i_1 
       (.I0(\cal_tmp[18]_carry__1_n_5 ),
        .I1(\cal_tmp[18]_carry__3_n_0 ),
        .I2(\loop[17].remd_tmp_reg_n_0_[18][9] ),
        .O(\loop[18].remd_tmp[19][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][11]_i_1 
       (.I0(\cal_tmp[18]_carry__1_n_4 ),
        .I1(\cal_tmp[18]_carry__3_n_0 ),
        .I2(\loop[17].remd_tmp_reg_n_0_[18][10] ),
        .O(\loop[18].remd_tmp[19][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][12]_i_1 
       (.I0(\cal_tmp[18]_carry__2_n_7 ),
        .I1(\cal_tmp[18]_carry__3_n_0 ),
        .I2(\loop[17].remd_tmp_reg_n_0_[18][11] ),
        .O(\loop[18].remd_tmp[19][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][13]_i_1 
       (.I0(\cal_tmp[18]_carry__2_n_6 ),
        .I1(\cal_tmp[18]_carry__3_n_0 ),
        .I2(\loop[17].remd_tmp_reg_n_0_[18][12] ),
        .O(\loop[18].remd_tmp[19][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][14]_i_1 
       (.I0(\cal_tmp[18]_carry__2_n_5 ),
        .I1(\cal_tmp[18]_carry__3_n_0 ),
        .I2(\loop[17].remd_tmp_reg_n_0_[18][13] ),
        .O(\loop[18].remd_tmp[19][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][15]_i_1 
       (.I0(\cal_tmp[18]_carry__2_n_4 ),
        .I1(\cal_tmp[18]_carry__3_n_0 ),
        .I2(\loop[17].remd_tmp_reg_n_0_[18][14] ),
        .O(\loop[18].remd_tmp[19][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][16]_i_1 
       (.I0(\cal_tmp[18]_carry__3_n_7 ),
        .I1(\cal_tmp[18]_carry__3_n_0 ),
        .I2(\loop[17].remd_tmp_reg_n_0_[18][15] ),
        .O(\loop[18].remd_tmp[19][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][17]_i_1 
       (.I0(\cal_tmp[18]_carry__3_n_6 ),
        .I1(\cal_tmp[18]_carry__3_n_0 ),
        .I2(\loop[17].remd_tmp_reg_n_0_[18][16] ),
        .O(\loop[18].remd_tmp[19][17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][18]_i_1 
       (.I0(\cal_tmp[18]_carry__3_n_5 ),
        .I1(\cal_tmp[18]_carry__3_n_0 ),
        .I2(\loop[17].remd_tmp_reg_n_0_[18][17] ),
        .O(\loop[18].remd_tmp[19][18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][1]_i_1 
       (.I0(\cal_tmp[18]_carry_n_6 ),
        .I1(\cal_tmp[18]_carry__3_n_0 ),
        .I2(\loop[17].remd_tmp_reg_n_0_[18][0] ),
        .O(\loop[18].remd_tmp[19][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][2]_i_1 
       (.I0(\cal_tmp[18]_carry_n_5 ),
        .I1(\cal_tmp[18]_carry__3_n_0 ),
        .I2(\loop[17].remd_tmp_reg_n_0_[18][1] ),
        .O(\loop[18].remd_tmp[19][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][3]_i_1 
       (.I0(\cal_tmp[18]_carry_n_4 ),
        .I1(\cal_tmp[18]_carry__3_n_0 ),
        .I2(\loop[17].remd_tmp_reg_n_0_[18][2] ),
        .O(\loop[18].remd_tmp[19][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][4]_i_1 
       (.I0(\cal_tmp[18]_carry__0_n_7 ),
        .I1(\cal_tmp[18]_carry__3_n_0 ),
        .I2(\loop[17].remd_tmp_reg_n_0_[18][3] ),
        .O(\loop[18].remd_tmp[19][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][5]_i_1 
       (.I0(\cal_tmp[18]_carry__0_n_6 ),
        .I1(\cal_tmp[18]_carry__3_n_0 ),
        .I2(\loop[17].remd_tmp_reg_n_0_[18][4] ),
        .O(\loop[18].remd_tmp[19][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][6]_i_1 
       (.I0(\cal_tmp[18]_carry__0_n_5 ),
        .I1(\cal_tmp[18]_carry__3_n_0 ),
        .I2(\loop[17].remd_tmp_reg_n_0_[18][5] ),
        .O(\loop[18].remd_tmp[19][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][7]_i_1 
       (.I0(\cal_tmp[18]_carry__0_n_4 ),
        .I1(\cal_tmp[18]_carry__3_n_0 ),
        .I2(\loop[17].remd_tmp_reg_n_0_[18][6] ),
        .O(\loop[18].remd_tmp[19][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][8]_i_1 
       (.I0(\cal_tmp[18]_carry__1_n_7 ),
        .I1(\cal_tmp[18]_carry__3_n_0 ),
        .I2(\loop[17].remd_tmp_reg_n_0_[18][7] ),
        .O(\loop[18].remd_tmp[19][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][9]_i_1 
       (.I0(\cal_tmp[18]_carry__1_n_6 ),
        .I1(\cal_tmp[18]_carry__3_n_0 ),
        .I2(\loop[17].remd_tmp_reg_n_0_[18][8] ),
        .O(\loop[18].remd_tmp[19][9]_i_1_n_0 ));
  FDRE \loop[18].remd_tmp_reg[19][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[18].remd_tmp[19][0]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_2 [0]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[18].remd_tmp[19][10]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_2 [10]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[18].remd_tmp[19][11]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_2 [11]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[18].remd_tmp[19][12]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_2 [12]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[18].remd_tmp[19][13]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_2 [13]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[18].remd_tmp[19][14]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_2 [14]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[18].remd_tmp[19][15]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_2 [15]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[18].remd_tmp[19][16]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_2 [16]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[18].remd_tmp[19][17]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_2 [17]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][18] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[18].remd_tmp[19][18]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_2 [18]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[18].remd_tmp[19][1]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_2 [1]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[18].remd_tmp[19][2]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_2 [2]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[18].remd_tmp[19][3]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_2 [3]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[18].remd_tmp[19][4]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_2 [4]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[18].remd_tmp[19][5]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_2 [5]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[18].remd_tmp[19][6]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_2 [6]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[18].remd_tmp[19][7]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_2 [7]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[18].remd_tmp[19][8]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_2 [8]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[18].remd_tmp[19][9]_i_1_n_0 ),
        .Q(\loop[18].remd_tmp_reg[19]_2 [9]),
        .R(1'b0));
  FDRE \loop[19].dividend_tmp_reg[20][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\cal_tmp[19]_carry__3_n_0 ),
        .Q(\loop[19].dividend_tmp_reg[20]_3 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U100/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20] " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U100/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20][10]_srl11 " *) 
  SRL16E \loop[19].dividend_tmp_reg[20][10]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\cal_tmp[9]_carry__3_n_2 ),
        .Q(\quot_reg[10]__0 ));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U100/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20] " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U100/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20][11]_srl12 " *) 
  SRL16E \loop[19].dividend_tmp_reg[20][11]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\loop[19].dividend_tmp_reg[20][11]_srl12_i_1__0_n_3 ),
        .Q(\quot_reg[11]__0 ));
  CARRY4 \loop[19].dividend_tmp_reg[20][11]_srl12_i_1__0 
       (.CI(\cal_tmp[8]_carry__2_n_0 ),
        .CO({\NLW_loop[19].dividend_tmp_reg[20][11]_srl12_i_1__0_CO_UNCONNECTED [3:1],\loop[19].dividend_tmp_reg[20][11]_srl12_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_loop[19].dividend_tmp_reg[20][11]_srl12_i_1__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U100/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20] " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U100/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20][12]_srl13 " *) 
  SRL16E \loop[19].dividend_tmp_reg[20][12]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\cal_tmp[7]_carry__2_n_0 ),
        .Q(\quot_reg[12]__0 ));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U100/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20] " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U100/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20][13]_srl14 " *) 
  SRL16E \loop[19].dividend_tmp_reg[20][13]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\cal_tmp[6]_carry__2_n_1 ),
        .Q(\quot_reg[13]__0 ));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U100/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20] " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U100/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20][14]_srl15 " *) 
  SRL16E \loop[19].dividend_tmp_reg[20][14]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\cal_tmp[5]_carry__2_n_2 ),
        .Q(\quot_reg[14]__0 ));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U100/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20] " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U100/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20][15]_srl16 " *) 
  SRL16E \loop[19].dividend_tmp_reg[20][15]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\loop[19].dividend_tmp_reg[20][15]_srl16_i_1__0_n_3 ),
        .Q(\quot_reg[15]__0 ));
  CARRY4 \loop[19].dividend_tmp_reg[20][15]_srl16_i_1__0 
       (.CI(\cal_tmp[4]_carry__1_n_0 ),
        .CO({\NLW_loop[19].dividend_tmp_reg[20][15]_srl16_i_1__0_CO_UNCONNECTED [3:1],\loop[19].dividend_tmp_reg[20][15]_srl16_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_loop[19].dividend_tmp_reg[20][15]_srl16_i_1__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U100/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20] " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U100/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20][16]_srl17 " *) 
  SRLC32E \loop[19].dividend_tmp_reg[20][16]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\cal_tmp[3]_carry__1_n_0 ),
        .Q(\quot_reg[16]__0 ),
        .Q31(\NLW_loop[19].dividend_tmp_reg[20][16]_srl17_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U100/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20] " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U100/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20][17]_srl18 " *) 
  SRLC32E \loop[19].dividend_tmp_reg[20][17]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\cal_tmp[2]_carry__1_n_1 ),
        .Q(\quot_reg[17]__0 ),
        .Q31(\NLW_loop[19].dividend_tmp_reg[20][17]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U100/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20] " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U100/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20][18]_srl19 " *) 
  SRLC32E \loop[19].dividend_tmp_reg[20][18]_srl19 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b0}),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\cal_tmp[1]_carry__1_n_2 ),
        .Q(\quot_reg[18]__0 ),
        .Q31(\NLW_loop[19].dividend_tmp_reg[20][18]_srl19_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U100/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20] " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U100/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20][19]_srl20 " *) 
  SRLC32E \loop[19].dividend_tmp_reg[20][19]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(p_2_out),
        .Q(\quot_reg[19]__0 ),
        .Q31(\NLW_loop[19].dividend_tmp_reg[20][19]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U100/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20] " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U100/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20][1]_srl2 " *) 
  SRL16E \loop[19].dividend_tmp_reg[20][1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\cal_tmp[18]_carry__3_n_0 ),
        .Q(\quot_reg[1]__0 ));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U100/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20] " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U100/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20][2]_srl3 " *) 
  SRL16E \loop[19].dividend_tmp_reg[20][2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\cal_tmp[17]_carry__3_n_0 ),
        .Q(\quot_reg[2]__0 ));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U100/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20] " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U100/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20][3]_srl4 " *) 
  SRL16E \loop[19].dividend_tmp_reg[20][3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\cal_tmp[16]_carry__3_n_0 ),
        .Q(\quot_reg[3]__0 ));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U100/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20] " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U100/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20][4]_srl5 " *) 
  SRL16E \loop[19].dividend_tmp_reg[20][4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\cal_tmp[15]_carry__3_n_0 ),
        .Q(\quot_reg[4]__0 ));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U100/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20] " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U100/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20][5]_srl6 " *) 
  SRL16E \loop[19].dividend_tmp_reg[20][5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\cal_tmp[14]_carry__3_n_0 ),
        .Q(\quot_reg[5]__0 ));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U100/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20] " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U100/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20][6]_srl7 " *) 
  SRL16E \loop[19].dividend_tmp_reg[20][6]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\cal_tmp[13]_carry__3_n_0 ),
        .Q(\quot_reg[6]__0 ));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U100/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20] " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U100/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20][7]_srl8 " *) 
  SRL16E \loop[19].dividend_tmp_reg[20][7]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\cal_tmp[12]_carry__3_n_0 ),
        .Q(\quot_reg[7]__0 ));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U100/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20] " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U100/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20][8]_srl9 " *) 
  SRL16E \loop[19].dividend_tmp_reg[20][8]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\cal_tmp[11]_carry__3_n_0 ),
        .Q(\quot_reg[8]__0 ));
  (* srl_bus_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U100/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20] " *) 
  (* srl_name = "inst/\CvtColor_U0/grp_apply_3_3_s_fu_239/threshold2_udiv_2pcA_U100/threshold2_udiv_2pcA_div_U/threshold2_udiv_2pcA_div_u_0/loop[19].dividend_tmp_reg[20][9]_srl10 " *) 
  SRL16E \loop[19].dividend_tmp_reg[20][9]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\cal_tmp[10]_carry__3_n_1 ),
        .Q(\quot_reg[9]__0 ));
  FDRE \loop[1].divisor_tmp_reg[2][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[0].divisor_tmp_reg[1]_5 [0]),
        .Q(\loop[1].divisor_tmp_reg[2]_6 [0]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[0].divisor_tmp_reg[1]_5 [1]),
        .Q(\loop[1].divisor_tmp_reg[2]_6 [1]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[0].divisor_tmp_reg[1]_5 [2]),
        .Q(\loop[1].divisor_tmp_reg[2]_6 [2]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[0].divisor_tmp_reg[1]_5 [3]),
        .Q(\loop[1].divisor_tmp_reg[2]_6 [3]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[0].divisor_tmp_reg[1]_5 [4]),
        .Q(\loop[1].divisor_tmp_reg[2]_6 [4]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[0].divisor_tmp_reg[1]_5 [5]),
        .Q(\loop[1].divisor_tmp_reg[2]_6 [5]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[0].divisor_tmp_reg[1]_5 [6]),
        .Q(\loop[1].divisor_tmp_reg[2]_6 [6]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[0].divisor_tmp_reg[1]_5 [7]),
        .Q(\loop[1].divisor_tmp_reg[2]_6 [7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \loop[1].remd_tmp[2][0]_i_1 
       (.I0(\cal_tmp[1]_carry__1_n_2 ),
        .I1(\cal_tmp[1]_carry_n_7 ),
        .O(\loop[1].remd_tmp[2][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][1]_i_1 
       (.I0(\cal_tmp[1]_carry_n_6 ),
        .I1(\cal_tmp[1]_carry__1_n_2 ),
        .I2(\loop[0].remd_tmp_reg_n_0_[1][0] ),
        .O(\loop[1].remd_tmp[2][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][2]_i_1 
       (.I0(\cal_tmp[1]_carry_n_5 ),
        .I1(\cal_tmp[1]_carry__1_n_2 ),
        .I2(\loop[0].remd_tmp_reg_n_0_[1][1] ),
        .O(\loop[1].remd_tmp[2][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][3]_i_1 
       (.I0(\cal_tmp[1]_carry_n_4 ),
        .I1(\cal_tmp[1]_carry__1_n_2 ),
        .I2(\loop[0].remd_tmp_reg_n_0_[1][2] ),
        .O(\loop[1].remd_tmp[2][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][4]_i_1 
       (.I0(\cal_tmp[1]_carry__0_n_7 ),
        .I1(\cal_tmp[1]_carry__1_n_2 ),
        .I2(\loop[0].remd_tmp_reg_n_0_[1][3] ),
        .O(\loop[1].remd_tmp[2][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][5]_i_1 
       (.I0(\cal_tmp[1]_carry__0_n_6 ),
        .I1(\cal_tmp[1]_carry__1_n_2 ),
        .I2(\loop[0].remd_tmp_reg_n_0_[1][4] ),
        .O(\loop[1].remd_tmp[2][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][6]_i_1 
       (.I0(\cal_tmp[1]_carry__0_n_5 ),
        .I1(\cal_tmp[1]_carry__1_n_2 ),
        .I2(\loop[0].remd_tmp_reg_n_0_[1][5] ),
        .O(\loop[1].remd_tmp[2][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][7]_i_1 
       (.I0(\cal_tmp[1]_carry__0_n_4 ),
        .I1(\cal_tmp[1]_carry__1_n_2 ),
        .I2(\loop[0].remd_tmp_reg_n_0_[1][6] ),
        .O(\loop[1].remd_tmp[2][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][8]_i_1 
       (.I0(\cal_tmp[1]_carry__1_n_7 ),
        .I1(\cal_tmp[1]_carry__1_n_2 ),
        .I2(\loop[0].remd_tmp_reg_n_0_[1][7] ),
        .O(\loop[1].remd_tmp[2][8]_i_1_n_0 ));
  FDRE \loop[1].remd_tmp_reg[2][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[1].remd_tmp[2][0]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg_n_0_[2][0] ),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[1].remd_tmp[2][1]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg_n_0_[2][1] ),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[1].remd_tmp[2][2]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg_n_0_[2][2] ),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[1].remd_tmp[2][3]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg_n_0_[2][3] ),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[1].remd_tmp[2][4]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg_n_0_[2][4] ),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[1].remd_tmp[2][5]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg_n_0_[2][5] ),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[1].remd_tmp[2][6]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg_n_0_[2][6] ),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[1].remd_tmp[2][7]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg_n_0_[2][7] ),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[1].remd_tmp[2][8]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg_n_0_[2][8] ),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[1].divisor_tmp_reg[2]_6 [0]),
        .Q(\loop[2].divisor_tmp_reg[3]_7 [0]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[1].divisor_tmp_reg[2]_6 [1]),
        .Q(\loop[2].divisor_tmp_reg[3]_7 [1]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[1].divisor_tmp_reg[2]_6 [2]),
        .Q(\loop[2].divisor_tmp_reg[3]_7 [2]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[1].divisor_tmp_reg[2]_6 [3]),
        .Q(\loop[2].divisor_tmp_reg[3]_7 [3]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[1].divisor_tmp_reg[2]_6 [4]),
        .Q(\loop[2].divisor_tmp_reg[3]_7 [4]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[1].divisor_tmp_reg[2]_6 [5]),
        .Q(\loop[2].divisor_tmp_reg[3]_7 [5]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[1].divisor_tmp_reg[2]_6 [6]),
        .Q(\loop[2].divisor_tmp_reg[3]_7 [6]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[1].divisor_tmp_reg[2]_6 [7]),
        .Q(\loop[2].divisor_tmp_reg[3]_7 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \loop[2].remd_tmp[3][0]_i_1 
       (.I0(\cal_tmp[2]_carry__1_n_1 ),
        .I1(\cal_tmp[2]_carry_n_7 ),
        .O(\loop[2].remd_tmp[3][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][1]_i_1 
       (.I0(\cal_tmp[2]_carry_n_6 ),
        .I1(\cal_tmp[2]_carry__1_n_1 ),
        .I2(\loop[1].remd_tmp_reg_n_0_[2][0] ),
        .O(\loop[2].remd_tmp[3][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][2]_i_1 
       (.I0(\cal_tmp[2]_carry_n_5 ),
        .I1(\cal_tmp[2]_carry__1_n_1 ),
        .I2(\loop[1].remd_tmp_reg_n_0_[2][1] ),
        .O(\loop[2].remd_tmp[3][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][3]_i_1 
       (.I0(\cal_tmp[2]_carry_n_4 ),
        .I1(\cal_tmp[2]_carry__1_n_1 ),
        .I2(\loop[1].remd_tmp_reg_n_0_[2][2] ),
        .O(\loop[2].remd_tmp[3][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][4]_i_1 
       (.I0(\cal_tmp[2]_carry__0_n_7 ),
        .I1(\cal_tmp[2]_carry__1_n_1 ),
        .I2(\loop[1].remd_tmp_reg_n_0_[2][3] ),
        .O(\loop[2].remd_tmp[3][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][5]_i_1 
       (.I0(\cal_tmp[2]_carry__0_n_6 ),
        .I1(\cal_tmp[2]_carry__1_n_1 ),
        .I2(\loop[1].remd_tmp_reg_n_0_[2][4] ),
        .O(\loop[2].remd_tmp[3][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][6]_i_1 
       (.I0(\cal_tmp[2]_carry__0_n_5 ),
        .I1(\cal_tmp[2]_carry__1_n_1 ),
        .I2(\loop[1].remd_tmp_reg_n_0_[2][5] ),
        .O(\loop[2].remd_tmp[3][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][7]_i_1 
       (.I0(\cal_tmp[2]_carry__0_n_4 ),
        .I1(\cal_tmp[2]_carry__1_n_1 ),
        .I2(\loop[1].remd_tmp_reg_n_0_[2][6] ),
        .O(\loop[2].remd_tmp[3][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][8]_i_1 
       (.I0(\cal_tmp[2]_carry__1_n_7 ),
        .I1(\cal_tmp[2]_carry__1_n_1 ),
        .I2(\loop[1].remd_tmp_reg_n_0_[2][7] ),
        .O(\loop[2].remd_tmp[3][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][9]_i_1 
       (.I0(\cal_tmp[2]_carry__1_n_6 ),
        .I1(\cal_tmp[2]_carry__1_n_1 ),
        .I2(\loop[1].remd_tmp_reg_n_0_[2][8] ),
        .O(\loop[2].remd_tmp[3][9]_i_1_n_0 ));
  FDRE \loop[2].remd_tmp_reg[3][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[2].remd_tmp[3][0]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg_n_0_[3][0] ),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[2].remd_tmp[3][1]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg_n_0_[3][1] ),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[2].remd_tmp[3][2]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg_n_0_[3][2] ),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[2].remd_tmp[3][3]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg_n_0_[3][3] ),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[2].remd_tmp[3][4]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg_n_0_[3][4] ),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[2].remd_tmp[3][5]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg_n_0_[3][5] ),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[2].remd_tmp[3][6]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg_n_0_[3][6] ),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[2].remd_tmp[3][7]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg_n_0_[3][7] ),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[2].remd_tmp[3][8]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg_n_0_[3][8] ),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[2].remd_tmp[3][9]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg_n_0_[3][9] ),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[2].divisor_tmp_reg[3]_7 [0]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [0]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[2].divisor_tmp_reg[3]_7 [1]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [1]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[2].divisor_tmp_reg[3]_7 [2]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [2]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[2].divisor_tmp_reg[3]_7 [3]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [3]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[2].divisor_tmp_reg[3]_7 [4]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [4]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[2].divisor_tmp_reg[3]_7 [5]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [5]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[2].divisor_tmp_reg[3]_7 [6]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [6]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[2].divisor_tmp_reg[3]_7 [7]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \loop[3].remd_tmp[4][0]_i_1 
       (.I0(\cal_tmp[3]_carry__1_n_0 ),
        .I1(\cal_tmp[3]_carry_n_7 ),
        .O(\loop[3].remd_tmp[4][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][10]_i_1 
       (.I0(\cal_tmp[3]_carry__1_n_5 ),
        .I1(\cal_tmp[3]_carry__1_n_0 ),
        .I2(\loop[2].remd_tmp_reg_n_0_[3][9] ),
        .O(\loop[3].remd_tmp[4][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][1]_i_1 
       (.I0(\cal_tmp[3]_carry_n_6 ),
        .I1(\cal_tmp[3]_carry__1_n_0 ),
        .I2(\loop[2].remd_tmp_reg_n_0_[3][0] ),
        .O(\loop[3].remd_tmp[4][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][2]_i_1 
       (.I0(\cal_tmp[3]_carry_n_5 ),
        .I1(\cal_tmp[3]_carry__1_n_0 ),
        .I2(\loop[2].remd_tmp_reg_n_0_[3][1] ),
        .O(\loop[3].remd_tmp[4][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][3]_i_1 
       (.I0(\cal_tmp[3]_carry_n_4 ),
        .I1(\cal_tmp[3]_carry__1_n_0 ),
        .I2(\loop[2].remd_tmp_reg_n_0_[3][2] ),
        .O(\loop[3].remd_tmp[4][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][4]_i_1 
       (.I0(\cal_tmp[3]_carry__0_n_7 ),
        .I1(\cal_tmp[3]_carry__1_n_0 ),
        .I2(\loop[2].remd_tmp_reg_n_0_[3][3] ),
        .O(\loop[3].remd_tmp[4][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][5]_i_1 
       (.I0(\cal_tmp[3]_carry__0_n_6 ),
        .I1(\cal_tmp[3]_carry__1_n_0 ),
        .I2(\loop[2].remd_tmp_reg_n_0_[3][4] ),
        .O(\loop[3].remd_tmp[4][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][6]_i_1 
       (.I0(\cal_tmp[3]_carry__0_n_5 ),
        .I1(\cal_tmp[3]_carry__1_n_0 ),
        .I2(\loop[2].remd_tmp_reg_n_0_[3][5] ),
        .O(\loop[3].remd_tmp[4][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][7]_i_1 
       (.I0(\cal_tmp[3]_carry__0_n_4 ),
        .I1(\cal_tmp[3]_carry__1_n_0 ),
        .I2(\loop[2].remd_tmp_reg_n_0_[3][6] ),
        .O(\loop[3].remd_tmp[4][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][8]_i_1 
       (.I0(\cal_tmp[3]_carry__1_n_7 ),
        .I1(\cal_tmp[3]_carry__1_n_0 ),
        .I2(\loop[2].remd_tmp_reg_n_0_[3][7] ),
        .O(\loop[3].remd_tmp[4][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][9]_i_1 
       (.I0(\cal_tmp[3]_carry__1_n_6 ),
        .I1(\cal_tmp[3]_carry__1_n_0 ),
        .I2(\loop[2].remd_tmp_reg_n_0_[3][8] ),
        .O(\loop[3].remd_tmp[4][9]_i_1_n_0 ));
  FDRE \loop[3].remd_tmp_reg[4][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[3].remd_tmp[4][0]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg_n_0_[4][0] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[3].remd_tmp[4][10]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg_n_0_[4][10] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[3].remd_tmp[4][1]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg_n_0_[4][1] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[3].remd_tmp[4][2]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg_n_0_[4][2] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[3].remd_tmp[4][3]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg_n_0_[4][3] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[3].remd_tmp[4][4]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg_n_0_[4][4] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[3].remd_tmp[4][5]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg_n_0_[4][5] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[3].remd_tmp[4][6]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg_n_0_[4][6] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[3].remd_tmp[4][7]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg_n_0_[4][7] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[3].remd_tmp[4][8]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg_n_0_[4][8] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[3].remd_tmp[4][9]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg_n_0_[4][9] ),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[3].divisor_tmp_reg[4]_8 [0]),
        .Q(\loop[4].divisor_tmp_reg[5]_9 [0]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[3].divisor_tmp_reg[4]_8 [1]),
        .Q(\loop[4].divisor_tmp_reg[5]_9 [1]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[3].divisor_tmp_reg[4]_8 [2]),
        .Q(\loop[4].divisor_tmp_reg[5]_9 [2]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[3].divisor_tmp_reg[4]_8 [3]),
        .Q(\loop[4].divisor_tmp_reg[5]_9 [3]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[3].divisor_tmp_reg[4]_8 [4]),
        .Q(\loop[4].divisor_tmp_reg[5]_9 [4]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[3].divisor_tmp_reg[4]_8 [5]),
        .Q(\loop[4].divisor_tmp_reg[5]_9 [5]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[3].divisor_tmp_reg[4]_8 [6]),
        .Q(\loop[4].divisor_tmp_reg[5]_9 [6]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[3].divisor_tmp_reg[4]_8 [7]),
        .Q(\loop[4].divisor_tmp_reg[5]_9 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \loop[4].remd_tmp[5][0]_i_1 
       (.I0(\loop[19].dividend_tmp_reg[20][15]_srl16_i_1__0_n_3 ),
        .I1(\cal_tmp[4]_carry_n_7 ),
        .O(\loop[4].remd_tmp[5][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][10]_i_1 
       (.I0(\cal_tmp[4]_carry__1_n_5 ),
        .I1(\loop[19].dividend_tmp_reg[20][15]_srl16_i_1__0_n_3 ),
        .I2(\loop[3].remd_tmp_reg_n_0_[4][9] ),
        .O(\loop[4].remd_tmp[5][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][11]_i_1 
       (.I0(\cal_tmp[4]_carry__1_n_4 ),
        .I1(\loop[19].dividend_tmp_reg[20][15]_srl16_i_1__0_n_3 ),
        .I2(\loop[3].remd_tmp_reg_n_0_[4][10] ),
        .O(\loop[4].remd_tmp[5][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][1]_i_1 
       (.I0(\cal_tmp[4]_carry_n_6 ),
        .I1(\loop[19].dividend_tmp_reg[20][15]_srl16_i_1__0_n_3 ),
        .I2(\loop[3].remd_tmp_reg_n_0_[4][0] ),
        .O(\loop[4].remd_tmp[5][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][2]_i_1 
       (.I0(\cal_tmp[4]_carry_n_5 ),
        .I1(\loop[19].dividend_tmp_reg[20][15]_srl16_i_1__0_n_3 ),
        .I2(\loop[3].remd_tmp_reg_n_0_[4][1] ),
        .O(\loop[4].remd_tmp[5][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][3]_i_1 
       (.I0(\cal_tmp[4]_carry_n_4 ),
        .I1(\loop[19].dividend_tmp_reg[20][15]_srl16_i_1__0_n_3 ),
        .I2(\loop[3].remd_tmp_reg_n_0_[4][2] ),
        .O(\loop[4].remd_tmp[5][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][4]_i_1 
       (.I0(\cal_tmp[4]_carry__0_n_7 ),
        .I1(\loop[19].dividend_tmp_reg[20][15]_srl16_i_1__0_n_3 ),
        .I2(\loop[3].remd_tmp_reg_n_0_[4][3] ),
        .O(\loop[4].remd_tmp[5][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][5]_i_1 
       (.I0(\cal_tmp[4]_carry__0_n_6 ),
        .I1(\loop[19].dividend_tmp_reg[20][15]_srl16_i_1__0_n_3 ),
        .I2(\loop[3].remd_tmp_reg_n_0_[4][4] ),
        .O(\loop[4].remd_tmp[5][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][6]_i_1 
       (.I0(\cal_tmp[4]_carry__0_n_5 ),
        .I1(\loop[19].dividend_tmp_reg[20][15]_srl16_i_1__0_n_3 ),
        .I2(\loop[3].remd_tmp_reg_n_0_[4][5] ),
        .O(\loop[4].remd_tmp[5][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][7]_i_1 
       (.I0(\cal_tmp[4]_carry__0_n_4 ),
        .I1(\loop[19].dividend_tmp_reg[20][15]_srl16_i_1__0_n_3 ),
        .I2(\loop[3].remd_tmp_reg_n_0_[4][6] ),
        .O(\loop[4].remd_tmp[5][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][8]_i_1 
       (.I0(\cal_tmp[4]_carry__1_n_7 ),
        .I1(\loop[19].dividend_tmp_reg[20][15]_srl16_i_1__0_n_3 ),
        .I2(\loop[3].remd_tmp_reg_n_0_[4][7] ),
        .O(\loop[4].remd_tmp[5][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][9]_i_1 
       (.I0(\cal_tmp[4]_carry__1_n_6 ),
        .I1(\loop[19].dividend_tmp_reg[20][15]_srl16_i_1__0_n_3 ),
        .I2(\loop[3].remd_tmp_reg_n_0_[4][8] ),
        .O(\loop[4].remd_tmp[5][9]_i_1_n_0 ));
  FDRE \loop[4].remd_tmp_reg[5][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[4].remd_tmp[5][0]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg_n_0_[5][0] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[4].remd_tmp[5][10]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg_n_0_[5][10] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[4].remd_tmp[5][11]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg_n_0_[5][11] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[4].remd_tmp[5][1]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg_n_0_[5][1] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[4].remd_tmp[5][2]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg_n_0_[5][2] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[4].remd_tmp[5][3]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg_n_0_[5][3] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[4].remd_tmp[5][4]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg_n_0_[5][4] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[4].remd_tmp[5][5]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg_n_0_[5][5] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[4].remd_tmp[5][6]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg_n_0_[5][6] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[4].remd_tmp[5][7]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg_n_0_[5][7] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[4].remd_tmp[5][8]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg_n_0_[5][8] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[4].remd_tmp[5][9]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg_n_0_[5][9] ),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[4].divisor_tmp_reg[5]_9 [0]),
        .Q(\loop[5].divisor_tmp_reg[6]_10 [0]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[4].divisor_tmp_reg[5]_9 [1]),
        .Q(\loop[5].divisor_tmp_reg[6]_10 [1]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[4].divisor_tmp_reg[5]_9 [2]),
        .Q(\loop[5].divisor_tmp_reg[6]_10 [2]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[4].divisor_tmp_reg[5]_9 [3]),
        .Q(\loop[5].divisor_tmp_reg[6]_10 [3]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[4].divisor_tmp_reg[5]_9 [4]),
        .Q(\loop[5].divisor_tmp_reg[6]_10 [4]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[4].divisor_tmp_reg[5]_9 [5]),
        .Q(\loop[5].divisor_tmp_reg[6]_10 [5]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[4].divisor_tmp_reg[5]_9 [6]),
        .Q(\loop[5].divisor_tmp_reg[6]_10 [6]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[4].divisor_tmp_reg[5]_9 [7]),
        .Q(\loop[5].divisor_tmp_reg[6]_10 [7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \loop[5].remd_tmp[6][0]_i_1 
       (.I0(\cal_tmp[5]_carry__2_n_2 ),
        .I1(\cal_tmp[5]_carry_n_7 ),
        .O(\loop[5].remd_tmp[6][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][10]_i_1 
       (.I0(\cal_tmp[5]_carry__1_n_5 ),
        .I1(\cal_tmp[5]_carry__2_n_2 ),
        .I2(\loop[4].remd_tmp_reg_n_0_[5][9] ),
        .O(\loop[5].remd_tmp[6][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][11]_i_1 
       (.I0(\cal_tmp[5]_carry__1_n_4 ),
        .I1(\cal_tmp[5]_carry__2_n_2 ),
        .I2(\loop[4].remd_tmp_reg_n_0_[5][10] ),
        .O(\loop[5].remd_tmp[6][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][12]_i_1 
       (.I0(\cal_tmp[5]_carry__2_n_7 ),
        .I1(\cal_tmp[5]_carry__2_n_2 ),
        .I2(\loop[4].remd_tmp_reg_n_0_[5][11] ),
        .O(\loop[5].remd_tmp[6][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][1]_i_1 
       (.I0(\cal_tmp[5]_carry_n_6 ),
        .I1(\cal_tmp[5]_carry__2_n_2 ),
        .I2(\loop[4].remd_tmp_reg_n_0_[5][0] ),
        .O(\loop[5].remd_tmp[6][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][2]_i_1 
       (.I0(\cal_tmp[5]_carry_n_5 ),
        .I1(\cal_tmp[5]_carry__2_n_2 ),
        .I2(\loop[4].remd_tmp_reg_n_0_[5][1] ),
        .O(\loop[5].remd_tmp[6][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][3]_i_1 
       (.I0(\cal_tmp[5]_carry_n_4 ),
        .I1(\cal_tmp[5]_carry__2_n_2 ),
        .I2(\loop[4].remd_tmp_reg_n_0_[5][2] ),
        .O(\loop[5].remd_tmp[6][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][4]_i_1 
       (.I0(\cal_tmp[5]_carry__0_n_7 ),
        .I1(\cal_tmp[5]_carry__2_n_2 ),
        .I2(\loop[4].remd_tmp_reg_n_0_[5][3] ),
        .O(\loop[5].remd_tmp[6][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][5]_i_1 
       (.I0(\cal_tmp[5]_carry__0_n_6 ),
        .I1(\cal_tmp[5]_carry__2_n_2 ),
        .I2(\loop[4].remd_tmp_reg_n_0_[5][4] ),
        .O(\loop[5].remd_tmp[6][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][6]_i_1 
       (.I0(\cal_tmp[5]_carry__0_n_5 ),
        .I1(\cal_tmp[5]_carry__2_n_2 ),
        .I2(\loop[4].remd_tmp_reg_n_0_[5][5] ),
        .O(\loop[5].remd_tmp[6][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][7]_i_1 
       (.I0(\cal_tmp[5]_carry__0_n_4 ),
        .I1(\cal_tmp[5]_carry__2_n_2 ),
        .I2(\loop[4].remd_tmp_reg_n_0_[5][6] ),
        .O(\loop[5].remd_tmp[6][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][8]_i_1 
       (.I0(\cal_tmp[5]_carry__1_n_7 ),
        .I1(\cal_tmp[5]_carry__2_n_2 ),
        .I2(\loop[4].remd_tmp_reg_n_0_[5][7] ),
        .O(\loop[5].remd_tmp[6][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][9]_i_1 
       (.I0(\cal_tmp[5]_carry__1_n_6 ),
        .I1(\cal_tmp[5]_carry__2_n_2 ),
        .I2(\loop[4].remd_tmp_reg_n_0_[5][8] ),
        .O(\loop[5].remd_tmp[6][9]_i_1_n_0 ));
  FDRE \loop[5].remd_tmp_reg[6][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[5].remd_tmp[6][0]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg_n_0_[6][0] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[5].remd_tmp[6][10]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg_n_0_[6][10] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[5].remd_tmp[6][11]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg_n_0_[6][11] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[5].remd_tmp[6][12]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg_n_0_[6][12] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[5].remd_tmp[6][1]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg_n_0_[6][1] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[5].remd_tmp[6][2]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg_n_0_[6][2] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[5].remd_tmp[6][3]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg_n_0_[6][3] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[5].remd_tmp[6][4]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg_n_0_[6][4] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[5].remd_tmp[6][5]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg_n_0_[6][5] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[5].remd_tmp[6][6]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg_n_0_[6][6] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[5].remd_tmp[6][7]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg_n_0_[6][7] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[5].remd_tmp[6][8]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg_n_0_[6][8] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[5].remd_tmp[6][9]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg_n_0_[6][9] ),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[5].divisor_tmp_reg[6]_10 [0]),
        .Q(\loop[6].divisor_tmp_reg[7]_11 [0]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[5].divisor_tmp_reg[6]_10 [1]),
        .Q(\loop[6].divisor_tmp_reg[7]_11 [1]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[5].divisor_tmp_reg[6]_10 [2]),
        .Q(\loop[6].divisor_tmp_reg[7]_11 [2]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[5].divisor_tmp_reg[6]_10 [3]),
        .Q(\loop[6].divisor_tmp_reg[7]_11 [3]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[5].divisor_tmp_reg[6]_10 [4]),
        .Q(\loop[6].divisor_tmp_reg[7]_11 [4]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[5].divisor_tmp_reg[6]_10 [5]),
        .Q(\loop[6].divisor_tmp_reg[7]_11 [5]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[5].divisor_tmp_reg[6]_10 [6]),
        .Q(\loop[6].divisor_tmp_reg[7]_11 [6]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[5].divisor_tmp_reg[6]_10 [7]),
        .Q(\loop[6].divisor_tmp_reg[7]_11 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \loop[6].remd_tmp[7][0]_i_1 
       (.I0(\cal_tmp[6]_carry__2_n_1 ),
        .I1(\cal_tmp[6]_carry_n_7 ),
        .O(\loop[6].remd_tmp[7][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][10]_i_1 
       (.I0(\cal_tmp[6]_carry__1_n_5 ),
        .I1(\cal_tmp[6]_carry__2_n_1 ),
        .I2(\loop[5].remd_tmp_reg_n_0_[6][9] ),
        .O(\loop[6].remd_tmp[7][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][11]_i_1 
       (.I0(\cal_tmp[6]_carry__1_n_4 ),
        .I1(\cal_tmp[6]_carry__2_n_1 ),
        .I2(\loop[5].remd_tmp_reg_n_0_[6][10] ),
        .O(\loop[6].remd_tmp[7][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][12]_i_1 
       (.I0(\cal_tmp[6]_carry__2_n_7 ),
        .I1(\cal_tmp[6]_carry__2_n_1 ),
        .I2(\loop[5].remd_tmp_reg_n_0_[6][11] ),
        .O(\loop[6].remd_tmp[7][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][13]_i_1 
       (.I0(\cal_tmp[6]_carry__2_n_6 ),
        .I1(\cal_tmp[6]_carry__2_n_1 ),
        .I2(\loop[5].remd_tmp_reg_n_0_[6][12] ),
        .O(\loop[6].remd_tmp[7][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][1]_i_1 
       (.I0(\cal_tmp[6]_carry_n_6 ),
        .I1(\cal_tmp[6]_carry__2_n_1 ),
        .I2(\loop[5].remd_tmp_reg_n_0_[6][0] ),
        .O(\loop[6].remd_tmp[7][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][2]_i_1 
       (.I0(\cal_tmp[6]_carry_n_5 ),
        .I1(\cal_tmp[6]_carry__2_n_1 ),
        .I2(\loop[5].remd_tmp_reg_n_0_[6][1] ),
        .O(\loop[6].remd_tmp[7][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][3]_i_1 
       (.I0(\cal_tmp[6]_carry_n_4 ),
        .I1(\cal_tmp[6]_carry__2_n_1 ),
        .I2(\loop[5].remd_tmp_reg_n_0_[6][2] ),
        .O(\loop[6].remd_tmp[7][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][4]_i_1 
       (.I0(\cal_tmp[6]_carry__0_n_7 ),
        .I1(\cal_tmp[6]_carry__2_n_1 ),
        .I2(\loop[5].remd_tmp_reg_n_0_[6][3] ),
        .O(\loop[6].remd_tmp[7][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][5]_i_1 
       (.I0(\cal_tmp[6]_carry__0_n_6 ),
        .I1(\cal_tmp[6]_carry__2_n_1 ),
        .I2(\loop[5].remd_tmp_reg_n_0_[6][4] ),
        .O(\loop[6].remd_tmp[7][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][6]_i_1 
       (.I0(\cal_tmp[6]_carry__0_n_5 ),
        .I1(\cal_tmp[6]_carry__2_n_1 ),
        .I2(\loop[5].remd_tmp_reg_n_0_[6][5] ),
        .O(\loop[6].remd_tmp[7][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][7]_i_1 
       (.I0(\cal_tmp[6]_carry__0_n_4 ),
        .I1(\cal_tmp[6]_carry__2_n_1 ),
        .I2(\loop[5].remd_tmp_reg_n_0_[6][6] ),
        .O(\loop[6].remd_tmp[7][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][8]_i_1 
       (.I0(\cal_tmp[6]_carry__1_n_7 ),
        .I1(\cal_tmp[6]_carry__2_n_1 ),
        .I2(\loop[5].remd_tmp_reg_n_0_[6][7] ),
        .O(\loop[6].remd_tmp[7][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][9]_i_1 
       (.I0(\cal_tmp[6]_carry__1_n_6 ),
        .I1(\cal_tmp[6]_carry__2_n_1 ),
        .I2(\loop[5].remd_tmp_reg_n_0_[6][8] ),
        .O(\loop[6].remd_tmp[7][9]_i_1_n_0 ));
  FDRE \loop[6].remd_tmp_reg[7][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[6].remd_tmp[7][0]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg_n_0_[7][0] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[6].remd_tmp[7][10]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg_n_0_[7][10] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[6].remd_tmp[7][11]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg_n_0_[7][11] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[6].remd_tmp[7][12]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg_n_0_[7][12] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[6].remd_tmp[7][13]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg_n_0_[7][13] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[6].remd_tmp[7][1]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg_n_0_[7][1] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[6].remd_tmp[7][2]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg_n_0_[7][2] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[6].remd_tmp[7][3]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg_n_0_[7][3] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[6].remd_tmp[7][4]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg_n_0_[7][4] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[6].remd_tmp[7][5]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg_n_0_[7][5] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[6].remd_tmp[7][6]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg_n_0_[7][6] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[6].remd_tmp[7][7]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg_n_0_[7][7] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[6].remd_tmp[7][8]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg_n_0_[7][8] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[6].remd_tmp[7][9]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg_n_0_[7][9] ),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[6].divisor_tmp_reg[7]_11 [0]),
        .Q(\loop[7].divisor_tmp_reg[8]_12 [0]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[6].divisor_tmp_reg[7]_11 [1]),
        .Q(\loop[7].divisor_tmp_reg[8]_12 [1]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[6].divisor_tmp_reg[7]_11 [2]),
        .Q(\loop[7].divisor_tmp_reg[8]_12 [2]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[6].divisor_tmp_reg[7]_11 [3]),
        .Q(\loop[7].divisor_tmp_reg[8]_12 [3]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[6].divisor_tmp_reg[7]_11 [4]),
        .Q(\loop[7].divisor_tmp_reg[8]_12 [4]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[6].divisor_tmp_reg[7]_11 [5]),
        .Q(\loop[7].divisor_tmp_reg[8]_12 [5]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[6].divisor_tmp_reg[7]_11 [6]),
        .Q(\loop[7].divisor_tmp_reg[8]_12 [6]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[6].divisor_tmp_reg[7]_11 [7]),
        .Q(\loop[7].divisor_tmp_reg[8]_12 [7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \loop[7].remd_tmp[8][0]_i_1 
       (.I0(\cal_tmp[7]_carry__2_n_0 ),
        .I1(\cal_tmp[7]_carry_n_7 ),
        .O(\loop[7].remd_tmp[8][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][10]_i_1 
       (.I0(\cal_tmp[7]_carry__1_n_5 ),
        .I1(\cal_tmp[7]_carry__2_n_0 ),
        .I2(\loop[6].remd_tmp_reg_n_0_[7][9] ),
        .O(\loop[7].remd_tmp[8][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][11]_i_1 
       (.I0(\cal_tmp[7]_carry__1_n_4 ),
        .I1(\cal_tmp[7]_carry__2_n_0 ),
        .I2(\loop[6].remd_tmp_reg_n_0_[7][10] ),
        .O(\loop[7].remd_tmp[8][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][12]_i_1 
       (.I0(\cal_tmp[7]_carry__2_n_7 ),
        .I1(\cal_tmp[7]_carry__2_n_0 ),
        .I2(\loop[6].remd_tmp_reg_n_0_[7][11] ),
        .O(\loop[7].remd_tmp[8][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][13]_i_1 
       (.I0(\cal_tmp[7]_carry__2_n_6 ),
        .I1(\cal_tmp[7]_carry__2_n_0 ),
        .I2(\loop[6].remd_tmp_reg_n_0_[7][12] ),
        .O(\loop[7].remd_tmp[8][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][14]_i_1 
       (.I0(\cal_tmp[7]_carry__2_n_5 ),
        .I1(\cal_tmp[7]_carry__2_n_0 ),
        .I2(\loop[6].remd_tmp_reg_n_0_[7][13] ),
        .O(\loop[7].remd_tmp[8][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][1]_i_1 
       (.I0(\cal_tmp[7]_carry_n_6 ),
        .I1(\cal_tmp[7]_carry__2_n_0 ),
        .I2(\loop[6].remd_tmp_reg_n_0_[7][0] ),
        .O(\loop[7].remd_tmp[8][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][2]_i_1 
       (.I0(\cal_tmp[7]_carry_n_5 ),
        .I1(\cal_tmp[7]_carry__2_n_0 ),
        .I2(\loop[6].remd_tmp_reg_n_0_[7][1] ),
        .O(\loop[7].remd_tmp[8][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][3]_i_1 
       (.I0(\cal_tmp[7]_carry_n_4 ),
        .I1(\cal_tmp[7]_carry__2_n_0 ),
        .I2(\loop[6].remd_tmp_reg_n_0_[7][2] ),
        .O(\loop[7].remd_tmp[8][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][4]_i_1 
       (.I0(\cal_tmp[7]_carry__0_n_7 ),
        .I1(\cal_tmp[7]_carry__2_n_0 ),
        .I2(\loop[6].remd_tmp_reg_n_0_[7][3] ),
        .O(\loop[7].remd_tmp[8][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][5]_i_1 
       (.I0(\cal_tmp[7]_carry__0_n_6 ),
        .I1(\cal_tmp[7]_carry__2_n_0 ),
        .I2(\loop[6].remd_tmp_reg_n_0_[7][4] ),
        .O(\loop[7].remd_tmp[8][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][6]_i_1 
       (.I0(\cal_tmp[7]_carry__0_n_5 ),
        .I1(\cal_tmp[7]_carry__2_n_0 ),
        .I2(\loop[6].remd_tmp_reg_n_0_[7][5] ),
        .O(\loop[7].remd_tmp[8][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][7]_i_1 
       (.I0(\cal_tmp[7]_carry__0_n_4 ),
        .I1(\cal_tmp[7]_carry__2_n_0 ),
        .I2(\loop[6].remd_tmp_reg_n_0_[7][6] ),
        .O(\loop[7].remd_tmp[8][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][8]_i_1 
       (.I0(\cal_tmp[7]_carry__1_n_7 ),
        .I1(\cal_tmp[7]_carry__2_n_0 ),
        .I2(\loop[6].remd_tmp_reg_n_0_[7][7] ),
        .O(\loop[7].remd_tmp[8][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][9]_i_1 
       (.I0(\cal_tmp[7]_carry__1_n_6 ),
        .I1(\cal_tmp[7]_carry__2_n_0 ),
        .I2(\loop[6].remd_tmp_reg_n_0_[7][8] ),
        .O(\loop[7].remd_tmp[8][9]_i_1_n_0 ));
  FDRE \loop[7].remd_tmp_reg[8][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[7].remd_tmp[8][0]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg_n_0_[8][0] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[7].remd_tmp[8][10]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg_n_0_[8][10] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[7].remd_tmp[8][11]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg_n_0_[8][11] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[7].remd_tmp[8][12]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg_n_0_[8][12] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[7].remd_tmp[8][13]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg_n_0_[8][13] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[7].remd_tmp[8][14]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg_n_0_[8][14] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[7].remd_tmp[8][1]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg_n_0_[8][1] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[7].remd_tmp[8][2]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg_n_0_[8][2] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[7].remd_tmp[8][3]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg_n_0_[8][3] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[7].remd_tmp[8][4]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg_n_0_[8][4] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[7].remd_tmp[8][5]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg_n_0_[8][5] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[7].remd_tmp[8][6]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg_n_0_[8][6] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[7].remd_tmp[8][7]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg_n_0_[8][7] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[7].remd_tmp[8][8]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg_n_0_[8][8] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[7].remd_tmp[8][9]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg_n_0_[8][9] ),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[7].divisor_tmp_reg[8]_12 [0]),
        .Q(\loop[8].divisor_tmp_reg[9]_13 [0]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[7].divisor_tmp_reg[8]_12 [1]),
        .Q(\loop[8].divisor_tmp_reg[9]_13 [1]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[7].divisor_tmp_reg[8]_12 [2]),
        .Q(\loop[8].divisor_tmp_reg[9]_13 [2]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[7].divisor_tmp_reg[8]_12 [3]),
        .Q(\loop[8].divisor_tmp_reg[9]_13 [3]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[7].divisor_tmp_reg[8]_12 [4]),
        .Q(\loop[8].divisor_tmp_reg[9]_13 [4]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[7].divisor_tmp_reg[8]_12 [5]),
        .Q(\loop[8].divisor_tmp_reg[9]_13 [5]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[7].divisor_tmp_reg[8]_12 [6]),
        .Q(\loop[8].divisor_tmp_reg[9]_13 [6]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[7].divisor_tmp_reg[8]_12 [7]),
        .Q(\loop[8].divisor_tmp_reg[9]_13 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \loop[8].remd_tmp[9][0]_i_1 
       (.I0(\loop[19].dividend_tmp_reg[20][11]_srl12_i_1__0_n_3 ),
        .I1(\cal_tmp[8]_carry_n_7 ),
        .O(\loop[8].remd_tmp[9][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][10]_i_1 
       (.I0(\cal_tmp[8]_carry__1_n_5 ),
        .I1(\loop[19].dividend_tmp_reg[20][11]_srl12_i_1__0_n_3 ),
        .I2(\loop[7].remd_tmp_reg_n_0_[8][9] ),
        .O(\loop[8].remd_tmp[9][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][11]_i_1 
       (.I0(\cal_tmp[8]_carry__1_n_4 ),
        .I1(\loop[19].dividend_tmp_reg[20][11]_srl12_i_1__0_n_3 ),
        .I2(\loop[7].remd_tmp_reg_n_0_[8][10] ),
        .O(\loop[8].remd_tmp[9][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][12]_i_1 
       (.I0(\cal_tmp[8]_carry__2_n_7 ),
        .I1(\loop[19].dividend_tmp_reg[20][11]_srl12_i_1__0_n_3 ),
        .I2(\loop[7].remd_tmp_reg_n_0_[8][11] ),
        .O(\loop[8].remd_tmp[9][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][13]_i_1 
       (.I0(\cal_tmp[8]_carry__2_n_6 ),
        .I1(\loop[19].dividend_tmp_reg[20][11]_srl12_i_1__0_n_3 ),
        .I2(\loop[7].remd_tmp_reg_n_0_[8][12] ),
        .O(\loop[8].remd_tmp[9][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][14]_i_1 
       (.I0(\cal_tmp[8]_carry__2_n_5 ),
        .I1(\loop[19].dividend_tmp_reg[20][11]_srl12_i_1__0_n_3 ),
        .I2(\loop[7].remd_tmp_reg_n_0_[8][13] ),
        .O(\loop[8].remd_tmp[9][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][15]_i_1 
       (.I0(\cal_tmp[8]_carry__2_n_4 ),
        .I1(\loop[19].dividend_tmp_reg[20][11]_srl12_i_1__0_n_3 ),
        .I2(\loop[7].remd_tmp_reg_n_0_[8][14] ),
        .O(\loop[8].remd_tmp[9][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][1]_i_1 
       (.I0(\cal_tmp[8]_carry_n_6 ),
        .I1(\loop[19].dividend_tmp_reg[20][11]_srl12_i_1__0_n_3 ),
        .I2(\loop[7].remd_tmp_reg_n_0_[8][0] ),
        .O(\loop[8].remd_tmp[9][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][2]_i_1 
       (.I0(\cal_tmp[8]_carry_n_5 ),
        .I1(\loop[19].dividend_tmp_reg[20][11]_srl12_i_1__0_n_3 ),
        .I2(\loop[7].remd_tmp_reg_n_0_[8][1] ),
        .O(\loop[8].remd_tmp[9][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][3]_i_1 
       (.I0(\cal_tmp[8]_carry_n_4 ),
        .I1(\loop[19].dividend_tmp_reg[20][11]_srl12_i_1__0_n_3 ),
        .I2(\loop[7].remd_tmp_reg_n_0_[8][2] ),
        .O(\loop[8].remd_tmp[9][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][4]_i_1 
       (.I0(\cal_tmp[8]_carry__0_n_7 ),
        .I1(\loop[19].dividend_tmp_reg[20][11]_srl12_i_1__0_n_3 ),
        .I2(\loop[7].remd_tmp_reg_n_0_[8][3] ),
        .O(\loop[8].remd_tmp[9][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][5]_i_1 
       (.I0(\cal_tmp[8]_carry__0_n_6 ),
        .I1(\loop[19].dividend_tmp_reg[20][11]_srl12_i_1__0_n_3 ),
        .I2(\loop[7].remd_tmp_reg_n_0_[8][4] ),
        .O(\loop[8].remd_tmp[9][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][6]_i_1 
       (.I0(\cal_tmp[8]_carry__0_n_5 ),
        .I1(\loop[19].dividend_tmp_reg[20][11]_srl12_i_1__0_n_3 ),
        .I2(\loop[7].remd_tmp_reg_n_0_[8][5] ),
        .O(\loop[8].remd_tmp[9][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][7]_i_1 
       (.I0(\cal_tmp[8]_carry__0_n_4 ),
        .I1(\loop[19].dividend_tmp_reg[20][11]_srl12_i_1__0_n_3 ),
        .I2(\loop[7].remd_tmp_reg_n_0_[8][6] ),
        .O(\loop[8].remd_tmp[9][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][8]_i_1 
       (.I0(\cal_tmp[8]_carry__1_n_7 ),
        .I1(\loop[19].dividend_tmp_reg[20][11]_srl12_i_1__0_n_3 ),
        .I2(\loop[7].remd_tmp_reg_n_0_[8][7] ),
        .O(\loop[8].remd_tmp[9][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][9]_i_1 
       (.I0(\cal_tmp[8]_carry__1_n_6 ),
        .I1(\loop[19].dividend_tmp_reg[20][11]_srl12_i_1__0_n_3 ),
        .I2(\loop[7].remd_tmp_reg_n_0_[8][8] ),
        .O(\loop[8].remd_tmp[9][9]_i_1_n_0 ));
  FDRE \loop[8].remd_tmp_reg[9][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[8].remd_tmp[9][0]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg_n_0_[9][0] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[8].remd_tmp[9][10]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg_n_0_[9][10] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[8].remd_tmp[9][11]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg_n_0_[9][11] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[8].remd_tmp[9][12]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg_n_0_[9][12] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[8].remd_tmp[9][13]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg_n_0_[9][13] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[8].remd_tmp[9][14]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg_n_0_[9][14] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[8].remd_tmp[9][15]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg_n_0_[9][15] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[8].remd_tmp[9][1]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg_n_0_[9][1] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[8].remd_tmp[9][2]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg_n_0_[9][2] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[8].remd_tmp[9][3]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg_n_0_[9][3] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[8].remd_tmp[9][4]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg_n_0_[9][4] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[8].remd_tmp[9][5]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg_n_0_[9][5] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[8].remd_tmp[9][6]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg_n_0_[9][6] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[8].remd_tmp[9][7]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg_n_0_[9][7] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[8].remd_tmp[9][8]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg_n_0_[9][8] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[8].remd_tmp[9][9]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg_n_0_[9][9] ),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[8].divisor_tmp_reg[9]_13 [0]),
        .Q(\loop[9].divisor_tmp_reg[10]_14 [0]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[8].divisor_tmp_reg[9]_13 [1]),
        .Q(\loop[9].divisor_tmp_reg[10]_14 [1]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[8].divisor_tmp_reg[9]_13 [2]),
        .Q(\loop[9].divisor_tmp_reg[10]_14 [2]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[8].divisor_tmp_reg[9]_13 [3]),
        .Q(\loop[9].divisor_tmp_reg[10]_14 [3]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[8].divisor_tmp_reg[9]_13 [4]),
        .Q(\loop[9].divisor_tmp_reg[10]_14 [4]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[8].divisor_tmp_reg[9]_13 [5]),
        .Q(\loop[9].divisor_tmp_reg[10]_14 [5]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[8].divisor_tmp_reg[9]_13 [6]),
        .Q(\loop[9].divisor_tmp_reg[10]_14 [6]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[8].divisor_tmp_reg[9]_13 [7]),
        .Q(\loop[9].divisor_tmp_reg[10]_14 [7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \loop[9].remd_tmp[10][0]_i_1 
       (.I0(\cal_tmp[9]_carry__3_n_2 ),
        .I1(\cal_tmp[9]_carry_n_7 ),
        .O(\loop[9].remd_tmp[10][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][10]_i_1 
       (.I0(\cal_tmp[9]_carry__1_n_5 ),
        .I1(\cal_tmp[9]_carry__3_n_2 ),
        .I2(\loop[8].remd_tmp_reg_n_0_[9][9] ),
        .O(\loop[9].remd_tmp[10][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][11]_i_1 
       (.I0(\cal_tmp[9]_carry__1_n_4 ),
        .I1(\cal_tmp[9]_carry__3_n_2 ),
        .I2(\loop[8].remd_tmp_reg_n_0_[9][10] ),
        .O(\loop[9].remd_tmp[10][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][12]_i_1 
       (.I0(\cal_tmp[9]_carry__2_n_7 ),
        .I1(\cal_tmp[9]_carry__3_n_2 ),
        .I2(\loop[8].remd_tmp_reg_n_0_[9][11] ),
        .O(\loop[9].remd_tmp[10][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][13]_i_1 
       (.I0(\cal_tmp[9]_carry__2_n_6 ),
        .I1(\cal_tmp[9]_carry__3_n_2 ),
        .I2(\loop[8].remd_tmp_reg_n_0_[9][12] ),
        .O(\loop[9].remd_tmp[10][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][14]_i_1 
       (.I0(\cal_tmp[9]_carry__2_n_5 ),
        .I1(\cal_tmp[9]_carry__3_n_2 ),
        .I2(\loop[8].remd_tmp_reg_n_0_[9][13] ),
        .O(\loop[9].remd_tmp[10][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][15]_i_1 
       (.I0(\cal_tmp[9]_carry__2_n_4 ),
        .I1(\cal_tmp[9]_carry__3_n_2 ),
        .I2(\loop[8].remd_tmp_reg_n_0_[9][14] ),
        .O(\loop[9].remd_tmp[10][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][16]_i_1 
       (.I0(\cal_tmp[9]_carry__3_n_7 ),
        .I1(\cal_tmp[9]_carry__3_n_2 ),
        .I2(\loop[8].remd_tmp_reg_n_0_[9][15] ),
        .O(\loop[9].remd_tmp[10][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][1]_i_1 
       (.I0(\cal_tmp[9]_carry_n_6 ),
        .I1(\cal_tmp[9]_carry__3_n_2 ),
        .I2(\loop[8].remd_tmp_reg_n_0_[9][0] ),
        .O(\loop[9].remd_tmp[10][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][2]_i_1 
       (.I0(\cal_tmp[9]_carry_n_5 ),
        .I1(\cal_tmp[9]_carry__3_n_2 ),
        .I2(\loop[8].remd_tmp_reg_n_0_[9][1] ),
        .O(\loop[9].remd_tmp[10][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][3]_i_1 
       (.I0(\cal_tmp[9]_carry_n_4 ),
        .I1(\cal_tmp[9]_carry__3_n_2 ),
        .I2(\loop[8].remd_tmp_reg_n_0_[9][2] ),
        .O(\loop[9].remd_tmp[10][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][4]_i_1 
       (.I0(\cal_tmp[9]_carry__0_n_7 ),
        .I1(\cal_tmp[9]_carry__3_n_2 ),
        .I2(\loop[8].remd_tmp_reg_n_0_[9][3] ),
        .O(\loop[9].remd_tmp[10][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][5]_i_1 
       (.I0(\cal_tmp[9]_carry__0_n_6 ),
        .I1(\cal_tmp[9]_carry__3_n_2 ),
        .I2(\loop[8].remd_tmp_reg_n_0_[9][4] ),
        .O(\loop[9].remd_tmp[10][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][6]_i_1 
       (.I0(\cal_tmp[9]_carry__0_n_5 ),
        .I1(\cal_tmp[9]_carry__3_n_2 ),
        .I2(\loop[8].remd_tmp_reg_n_0_[9][5] ),
        .O(\loop[9].remd_tmp[10][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][7]_i_1 
       (.I0(\cal_tmp[9]_carry__0_n_4 ),
        .I1(\cal_tmp[9]_carry__3_n_2 ),
        .I2(\loop[8].remd_tmp_reg_n_0_[9][6] ),
        .O(\loop[9].remd_tmp[10][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][8]_i_1 
       (.I0(\cal_tmp[9]_carry__1_n_7 ),
        .I1(\cal_tmp[9]_carry__3_n_2 ),
        .I2(\loop[8].remd_tmp_reg_n_0_[9][7] ),
        .O(\loop[9].remd_tmp[10][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][9]_i_1 
       (.I0(\cal_tmp[9]_carry__1_n_6 ),
        .I1(\cal_tmp[9]_carry__3_n_2 ),
        .I2(\loop[8].remd_tmp_reg_n_0_[9][8] ),
        .O(\loop[9].remd_tmp[10][9]_i_1_n_0 ));
  FDRE \loop[9].remd_tmp_reg[10][0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[9].remd_tmp[10][0]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg_n_0_[10][0] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[9].remd_tmp[10][10]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg_n_0_[10][10] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[9].remd_tmp[10][11]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg_n_0_[10][11] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[9].remd_tmp[10][12]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg_n_0_[10][12] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[9].remd_tmp[10][13]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg_n_0_[10][13] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[9].remd_tmp[10][14]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg_n_0_[10][14] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[9].remd_tmp[10][15]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg_n_0_[10][15] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[9].remd_tmp[10][16]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg_n_0_[10][16] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[9].remd_tmp[10][1]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg_n_0_[10][1] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[9].remd_tmp[10][2]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg_n_0_[10][2] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[9].remd_tmp[10][3]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg_n_0_[10][3] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[9].remd_tmp[10][4]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg_n_0_[10][4] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[9].remd_tmp[10][5]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg_n_0_[10][5] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[9].remd_tmp[10][6]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg_n_0_[10][6] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[9].remd_tmp[10][7]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg_n_0_[10][7] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[9].remd_tmp[10][8]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg_n_0_[10][8] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\loop[9].remd_tmp[10][9]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg_n_0_[10][9] ),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
