{
	"global_route__vias": 84301,
	"global_route__wirelength": 546955,
	"route__net": 13899,
	"route__net__special": 2,
	"route__drc_errors__iter:0": 3765,
	"route__wirelength__iter:0": 363797,
	"route__drc_errors__iter:1": 1863,
	"route__wirelength__iter:1": 361193,
	"route__drc_errors__iter:2": 1628,
	"route__wirelength__iter:2": 360823,
	"route__drc_errors__iter:3": 57,
	"route__wirelength__iter:3": 360337,
	"route__drc_errors__iter:4": 0,
	"route__wirelength__iter:4": 360330,
	"route__drc_errors": 0,
	"route__wirelength": 360330,
	"route__vias": 85958,
	"route__vias__singlecut": 85958,
	"route__vias__multicut": 0,
	"antenna__violating__nets": 4,
	"antenna__violating__pins": 4,
	"global_route__vias": 71,
	"antenna_diodes_count": 5,
	"route__drc_errors__iter:0": 135,
	"route__wirelength__iter:0": 360424,
	"route__drc_errors__iter:1": 41,
	"route__wirelength__iter:1": 360356,
	"route__drc_errors__iter:2": 40,
	"route__wirelength__iter:2": 360358,
	"route__drc_errors__iter:3": 0,
	"route__wirelength__iter:3": 360326,
	"route__drc_errors": 0,
	"route__wirelength": 360326,
	"route__vias": 85969,
	"route__vias__singlecut": 85969,
	"route__vias__multicut": 0,
	"antenna__violating__nets": 0,
	"antenna__violating__pins": 0,
	"design__io": 10,
	"design__die__area": 302500,
	"design__core__area": 256035,
	"design__instance__count": 13957,
	"design__instance__area": 172154,
	"design__instance__count__stdcell": 13957,
	"design__instance__area__stdcell": 172154,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__count__padcells": 0,
	"design__instance__area__padcells": 0,
	"design__instance__count__cover": 0,
	"design__instance__area__cover": 0,
	"design__instance__utilization": 0.672383,
	"design__instance__utilization__stdcell": 0.672383,
	"design__rows": 133,
	"design__rows:CoreSite": 133,
	"design__sites": 141113,
	"design__sites:CoreSite": 141113,
	"design__instance__count__class:antenna_cell": 5,
	"design__instance__area__class:antenna_cell": 27.216,
	"design__instance__count__class:buffer": 4,
	"design__instance__area__class:buffer": 29.0304,
	"design__instance__count__class:clock_buffer": 115,
	"design__instance__area__class:clock_buffer": 2921.18,
	"design__instance__count__class:timing_repair_buffer": 1216,
	"design__instance__area__class:timing_repair_buffer": 9605.43,
	"design__instance__count__class:inverter": 384,
	"design__instance__area__class:inverter": 2090.19,
	"design__instance__count__class:clock_inverter": 49,
	"design__instance__area__class:clock_inverter": 348.365,
	"design__instance__count__class:sequential_cell": 804,
	"design__instance__area__class:sequential_cell": 39388.8,
	"design__instance__count__class:multi_input_combinational_cell": 11380,
	"design__instance__area__class:multi_input_combinational_cell": 117744,
	"design__instance__count": 13957,
	"design__instance__area": 172154,
	"flow__warnings__count": 10,
	"flow__errors__count": 0,
	"flow__warnings__count:DRT-0349": 10,
	"flow__warnings__type_count": 1
}