module top_module(
	output reg out);

always @(posedge CLK) begin
	out <= 0;
end

endmodule
