Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue Sep 19 11:40:39 2023
| Host         : Lenova running 64-bit Debian GNU/Linux trixie/sid
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (27)
5. checking no_input_delay (0)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 25 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (27)
-------------------------------------------------
 There are 27 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   36          inf        0.000                      0                   36           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ONLED_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ONLED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.815ns  (logic 3.964ns (50.724%)  route 3.851ns (49.276%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE                         0.000     0.000 r  ONLED_reg/C
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ONLED_reg/Q
                         net (fo=1, routed)           3.851     4.307    ONLED_OBUF
    A17                  OBUF (Prop_obuf_I_O)         3.508     7.815 r  ONLED_OBUF_inst/O
                         net (fo=0)                   0.000     7.815    ONLED
    A17                                                               r  ONLED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.021ns  (logic 3.959ns (65.764%)  route 2.061ns (34.236%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE                         0.000     0.000 r  i_reg[19]/C
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_reg[19]/Q
                         net (fo=3, routed)           2.061     2.517    LED_OBUF[3]
    L18                  OBUF (Prop_obuf_I_O)         3.503     6.021 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.021    LED[3]
    L18                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.017ns  (logic 3.975ns (66.055%)  route 2.043ns (33.945%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE                         0.000     0.000 r  i_reg[23]/C
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_reg[23]/Q
                         net (fo=3, routed)           2.043     2.499    LED_OBUF[7]
    K18                  OBUF (Prop_obuf_I_O)         3.519     6.017 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.017    LED[7]
    K18                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.987ns  (logic 3.951ns (65.993%)  route 2.036ns (34.007%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE                         0.000     0.000 r  i_reg[18]/C
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_reg[18]/Q
                         net (fo=3, routed)           2.036     2.492    LED_OBUF[2]
    N18                  OBUF (Prop_obuf_I_O)         3.495     5.987 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.987    LED[2]
    N18                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.954ns  (logic 3.980ns (66.846%)  route 1.974ns (33.154%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE                         0.000     0.000 r  i_reg[22]/C
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_reg[22]/Q
                         net (fo=3, routed)           1.974     2.430    LED_OBUF[6]
    J19                  OBUF (Prop_obuf_I_O)         3.524     5.954 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.954    LED[6]
    J19                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.680ns  (logic 3.985ns (70.157%)  route 1.695ns (29.843%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE                         0.000     0.000 r  i_reg[16]/C
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_reg[16]/Q
                         net (fo=3, routed)           1.695     2.151    LED_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529     5.680 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.680    LED[0]
    G17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.674ns  (logic 3.975ns (70.059%)  route 1.699ns (29.941%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE                         0.000     0.000 r  i_reg[21]/C
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_reg[21]/Q
                         net (fo=3, routed)           1.699     2.155    LED_OBUF[5]
    H19                  OBUF (Prop_obuf_I_O)         3.519     5.674 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.674    LED[5]
    H19                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.666ns  (logic 3.980ns (70.233%)  route 1.687ns (29.767%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE                         0.000     0.000 r  i_reg[17]/C
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_reg[17]/Q
                         net (fo=3, routed)           1.687     2.143    LED_OBUF[1]
    G19                  OBUF (Prop_obuf_I_O)         3.524     5.666 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.666    LED[1]
    G19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.657ns  (logic 3.961ns (70.022%)  route 1.696ns (29.978%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE                         0.000     0.000 r  i_reg[20]/C
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_reg[20]/Q
                         net (fo=3, routed)           1.696     2.152    LED_OBUF[4]
    H17                  OBUF (Prop_obuf_I_O)         3.505     5.657 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.657    LED[4]
    H17                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ONLED_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.137ns  (logic 0.704ns (22.445%)  route 2.433ns (77.555%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE                         0.000     0.000 r  i_reg[20]/C
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_reg[20]/Q
                         net (fo=3, routed)           0.964     1.420    LED_OBUF[4]
    SLICE_X1Y39          LUT4 (Prop_lut4_I3_O)        0.124     1.544 r  ONLED_i_4/O
                         net (fo=2, routed)           0.809     2.353    ONLED_i_4_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I4_O)        0.124     2.477 r  ONLED_i_2/O
                         net (fo=2, routed)           0.659     3.137    p_0_in
    SLICE_X1Y37          FDRE                                         r  ONLED_reg/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ONLED_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.607%)  route 0.121ns (39.393%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE                         0.000     0.000 r  i_reg[9]/C
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_reg[9]/Q
                         net (fo=3, routed)           0.121     0.262    i_reg[9]
    SLICE_X1Y37          LUT6 (Prop_lut6_I2_O)        0.045     0.307 r  ONLED_i_2/O
                         net (fo=2, routed)           0.000     0.307    p_0_in
    SLICE_X1Y37          FDRE                                         r  ONLED_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE                         0.000     0.000 r  i_reg[10]/C
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_reg[10]/Q
                         net (fo=2, routed)           0.133     0.274    i_reg[10]
    SLICE_X0Y38          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  i_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    i_reg[8]_i_1_n_5
    SLICE_X0Y38          FDRE                                         r  i_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE                         0.000     0.000 r  i_reg[6]/C
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_reg[6]/Q
                         net (fo=2, routed)           0.133     0.274    i_reg[6]
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  i_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    i_reg[4]_i_1_n_5
    SLICE_X0Y37          FDRE                                         r  i_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE                         0.000     0.000 r  i_reg[18]/C
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_reg[18]/Q
                         net (fo=3, routed)           0.134     0.275    LED_OBUF[2]
    SLICE_X0Y40          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  i_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    i_reg[16]_i_1_n_5
    SLICE_X0Y40          FDRE                                         r  i_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE                         0.000     0.000 r  i_reg[22]/C
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_reg[22]/Q
                         net (fo=3, routed)           0.134     0.275    LED_OBUF[6]
    SLICE_X0Y41          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  i_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    i_reg[20]_i_1_n_5
    SLICE_X0Y41          FDRE                                         r  i_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE                         0.000     0.000 r  i_reg[2]/C
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_reg[2]/Q
                         net (fo=2, routed)           0.134     0.275    i_reg[2]
    SLICE_X0Y36          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  i_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    i_reg[0]_i_1_n_5
    SLICE_X0Y36          FDRE                                         r  i_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE                         0.000     0.000 r  i_reg[14]/C
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_reg[14]/Q
                         net (fo=2, routed)           0.134     0.275    i_reg[14]
    SLICE_X0Y39          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  i_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    i_reg[12]_i_1_n_5
    SLICE_X0Y39          FDRE                                         r  i_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE                         0.000     0.000 r  i_reg[10]/C
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_reg[10]/Q
                         net (fo=2, routed)           0.133     0.274    i_reg[10]
    SLICE_X0Y38          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.418 r  i_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    i_reg[8]_i_1_n_4
    SLICE_X0Y38          FDRE                                         r  i_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE                         0.000     0.000 r  i_reg[6]/C
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_reg[6]/Q
                         net (fo=2, routed)           0.133     0.274    i_reg[6]
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.418 r  i_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    i_reg[4]_i_1_n_4
    SLICE_X0Y37          FDRE                                         r  i_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE                         0.000     0.000 r  i_reg[18]/C
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_reg[18]/Q
                         net (fo=3, routed)           0.134     0.275    LED_OBUF[2]
    SLICE_X0Y40          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.419 r  i_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.419    i_reg[16]_i_1_n_4
    SLICE_X0Y40          FDRE                                         r  i_reg[19]/D
  -------------------------------------------------------------------    -------------------





