Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Nov  8 18:44:02 2023
| Host         : DESKTOP-SPL8NC2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file LED_control_timing_summary_routed.rpt -pb LED_control_timing_summary_routed.pb -rpx LED_control_timing_summary_routed.rpx -warn_on_violation
| Design       : LED_control
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  52          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (52)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (116)
5. checking no_input_delay (9)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (52)
-------------------------
 There are 52 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (116)
--------------------------------------------------
 There are 116 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  132          inf        0.000                      0                  132           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           132 Endpoints
Min Delay           132 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s1/seg_sel_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.870ns  (logic 4.453ns (45.113%)  route 5.417ns (54.887%))
  Logic Levels:           4  (FDPE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y137        FDPE                         0.000     0.000 r  s1/seg_sel_reg[2]/C
    SLICE_X85Y137        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  s1/seg_sel_reg[2]/Q
                         net (fo=6, routed)           1.361     1.817    s1/b1/Q[2]
    SLICE_X85Y138        LUT6 (Prop_lut6_I3_O)        0.124     1.941 r  s1/b1/seg_data_OBUF[7]_inst_i_6/O
                         net (fo=7, routed)           0.968     2.909    s1/b1/seg_data_OBUF[7]_inst_i_6_n_0
    SLICE_X85Y141        LUT5 (Prop_lut5_I2_O)        0.152     3.061 r  s1/b1/seg_data_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.088     6.149    seg_data_OBUF[6]
    F5                   OBUF (Prop_obuf_I_O)         3.721     9.870 r  seg_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.870    seg_data[6]
    F5                                                                r  seg_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/seg_sel_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.940ns  (logic 4.488ns (50.203%)  route 4.452ns (49.797%))
  Logic Levels:           4  (FDPE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y137        FDPE                         0.000     0.000 r  s1/seg_sel_reg[2]/C
    SLICE_X85Y137        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  s1/seg_sel_reg[2]/Q
                         net (fo=6, routed)           1.361     1.817    s1/b1/Q[2]
    SLICE_X85Y138        LUT6 (Prop_lut6_I3_O)        0.124     1.941 r  s1/b1/seg_data_OBUF[7]_inst_i_6/O
                         net (fo=7, routed)           0.969     2.910    s1/b1/seg_data_OBUF[7]_inst_i_6_n_0
    SLICE_X85Y141        LUT5 (Prop_lut5_I4_O)        0.152     3.062 r  s1/b1/seg_data_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.122     5.184    seg_data_OBUF[7]
    F1                   OBUF (Prop_obuf_I_O)         3.756     8.940 r  seg_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.940    seg_data[7]
    F1                                                                r  seg_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/seg_sel_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.837ns  (logic 4.250ns (48.099%)  route 4.586ns (51.901%))
  Logic Levels:           4  (FDPE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y137        FDPE                         0.000     0.000 r  s1/seg_sel_reg[2]/C
    SLICE_X85Y137        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  s1/seg_sel_reg[2]/Q
                         net (fo=6, routed)           1.361     1.817    s1/b1/Q[2]
    SLICE_X85Y138        LUT6 (Prop_lut6_I3_O)        0.124     1.941 r  s1/b1/seg_data_OBUF[7]_inst_i_6/O
                         net (fo=7, routed)           0.968     2.909    s1/b1/seg_data_OBUF[7]_inst_i_6_n_0
    SLICE_X85Y141        LUT5 (Prop_lut5_I4_O)        0.124     3.033 r  s1/b1/seg_data_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.257     5.290    seg_data_OBUF[4]
    E4                   OBUF (Prop_obuf_I_O)         3.546     8.837 r  seg_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.837    seg_data[4]
    E4                                                                r  seg_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/seg_sel_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.532ns  (logic 4.259ns (49.914%)  route 4.273ns (50.086%))
  Logic Levels:           4  (FDPE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y137        FDPE                         0.000     0.000 r  s1/seg_sel_reg[2]/C
    SLICE_X85Y137        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  s1/seg_sel_reg[2]/Q
                         net (fo=6, routed)           1.361     1.817    s1/b1/Q[2]
    SLICE_X85Y138        LUT6 (Prop_lut6_I3_O)        0.124     1.941 r  s1/b1/seg_data_OBUF[7]_inst_i_6/O
                         net (fo=7, routed)           0.996     2.937    s1/b1/seg_data_OBUF[7]_inst_i_6_n_0
    SLICE_X85Y141        LUT5 (Prop_lut5_I4_O)        0.124     3.061 r  s1/b1/seg_data_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.916     4.977    seg_data_OBUF[5]
    E2                   OBUF (Prop_obuf_I_O)         3.555     8.532 r  seg_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.532    seg_data[5]
    E2                                                                r  seg_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/seg_sel_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.381ns  (logic 4.244ns (50.638%)  route 4.137ns (49.362%))
  Logic Levels:           4  (FDPE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y137        FDPE                         0.000     0.000 r  s1/seg_sel_reg[2]/C
    SLICE_X85Y137        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  s1/seg_sel_reg[2]/Q
                         net (fo=6, routed)           1.361     1.817    s1/b1/Q[2]
    SLICE_X85Y138        LUT6 (Prop_lut6_I3_O)        0.124     1.941 f  s1/b1/seg_data_OBUF[7]_inst_i_6/O
                         net (fo=7, routed)           0.969     2.910    s1/b1/seg_data_OBUF[7]_inst_i_6_n_0
    SLICE_X85Y141        LUT5 (Prop_lut5_I4_O)        0.124     3.034 r  s1/b1/seg_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.807     4.841    seg_data_OBUF[3]
    J1                   OBUF (Prop_obuf_I_O)         3.540     8.381 r  seg_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.381    seg_data[3]
    J1                                                                r  seg_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/seg_sel_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.177ns  (logic 4.487ns (54.880%)  route 3.689ns (45.120%))
  Logic Levels:           4  (FDPE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y137        FDPE                         0.000     0.000 r  s1/seg_sel_reg[2]/C
    SLICE_X85Y137        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  s1/seg_sel_reg[2]/Q
                         net (fo=6, routed)           0.964     1.420    s1/b1/Q[2]
    SLICE_X84Y138        LUT6 (Prop_lut6_I3_O)        0.124     1.544 r  s1/b1/seg_data_OBUF[7]_inst_i_5/O
                         net (fo=7, routed)           0.866     2.410    s1/b1/seg_data_OBUF[7]_inst_i_5_n_0
    SLICE_X85Y138        LUT5 (Prop_lut5_I4_O)        0.152     2.562 r  s1/b1/seg_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.859     4.421    seg_data_OBUF[1]
    J7                   OBUF (Prop_obuf_I_O)         3.755     8.177 r  seg_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.177    seg_data[1]
    J7                                                                r  seg_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/seg_sel_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.128ns  (logic 4.242ns (52.189%)  route 3.886ns (47.811%))
  Logic Levels:           4  (FDPE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y137        FDPE                         0.000     0.000 r  s1/seg_sel_reg[2]/C
    SLICE_X85Y137        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  s1/seg_sel_reg[2]/Q
                         net (fo=6, routed)           0.964     1.420    s1/b1/Q[2]
    SLICE_X84Y138        LUT6 (Prop_lut6_I3_O)        0.124     1.544 f  s1/b1/seg_data_OBUF[7]_inst_i_5/O
                         net (fo=7, routed)           0.866     2.410    s1/b1/seg_data_OBUF[7]_inst_i_5_n_0
    SLICE_X85Y138        LUT5 (Prop_lut5_I4_O)        0.124     2.534 r  s1/b1/seg_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.056     4.590    seg_data_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         3.538     8.128 r  seg_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.128    seg_data[2]
    J3                                                                r  seg_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_signal_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_signal
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.621ns  (logic 3.983ns (60.159%)  route 2.638ns (39.841%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y94         FDCE                         0.000     0.000 r  led_signal_reg/C
    SLICE_X85Y94         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  led_signal_reg/Q
                         net (fo=1, routed)           2.638     3.094    led_signal_OBUF
    L4                   OBUF (Prop_obuf_I_O)         3.527     6.621 r  led_signal_OBUF_inst/O
                         net (fo=0)                   0.000     6.621    led_signal
    L4                                                                r  led_signal (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/seg_sel_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_sel[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.492ns  (logic 4.041ns (62.251%)  route 2.451ns (37.749%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y139        FDPE                         0.000     0.000 r  s1/seg_sel_reg[4]_lopt_replica/C
    SLICE_X84Y139        FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  s1/seg_sel_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           2.451     2.969    lopt_4
    G3                   OBUF (Prop_obuf_I_O)         3.523     6.492 r  seg_sel_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.492    seg_sel[4]
    G3                                                                r  seg_sel[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/seg_sel_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_sel[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.321ns  (logic 4.062ns (64.261%)  route 2.259ns (35.739%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y139        FDPE                         0.000     0.000 r  s1/seg_sel_reg[5]_lopt_replica/C
    SLICE_X84Y139        FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  s1/seg_sel_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           2.259     2.777    lopt_5
    G1                   OBUF (Prop_obuf_I_O)         3.544     6.321 r  seg_sel_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.321    seg_sel[5]
    G1                                                                r  seg_sel[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s1/b1/bcd_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            s1/b1/bcd_out_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.128ns (50.896%)  route 0.123ns (49.104%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y138        FDCE                         0.000     0.000 r  s1/b1/bcd_reg[8]/C
    SLICE_X82Y138        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  s1/b1/bcd_reg[8]/Q
                         net (fo=4, routed)           0.123     0.251    s1/b1/p_0_in3_in[0]
    SLICE_X84Y138        FDCE                                         r  s1/b1/bcd_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/seg_sel_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            s1/seg_sel_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.141ns (50.950%)  route 0.136ns (49.050%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y137        FDPE                         0.000     0.000 r  s1/seg_sel_reg[2]/C
    SLICE_X85Y137        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  s1/seg_sel_reg[2]/Q
                         net (fo=6, routed)           0.136     0.277    s1/Q[2]
    SLICE_X85Y137        FDPE                                         r  s1/seg_sel_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/seg_sel_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            s1/seg_sel_reg[1]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.141ns (50.611%)  route 0.138ns (49.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y137        FDCE                         0.000     0.000 r  s1/seg_sel_reg[0]/C
    SLICE_X85Y137        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  s1/seg_sel_reg[0]/Q
                         net (fo=6, routed)           0.138     0.279    s1/Q[0]
    SLICE_X85Y139        FDPE                                         r  s1/seg_sel_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/b1/bcd_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            s1/b1/bcd_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.141ns (50.142%)  route 0.140ns (49.858%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y138        FDCE                         0.000     0.000 r  s1/b1/bcd_reg[2]/C
    SLICE_X82Y138        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  s1/b1/bcd_reg[2]/Q
                         net (fo=5, routed)           0.140     0.281    s1/b1/bcd_reg_n_0_[2]
    SLICE_X83Y138        FDCE                                         r  s1/b1/bcd_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/seg_sel_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            s1/seg_sel_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.141ns (49.774%)  route 0.142ns (50.226%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y137        FDCE                         0.000     0.000 r  s1/seg_sel_reg[0]/C
    SLICE_X85Y137        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  s1/seg_sel_reg[0]/Q
                         net (fo=6, routed)           0.142     0.283    s1/Q[0]
    SLICE_X85Y138        FDPE                                         r  s1/seg_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/b1/bcd_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            s1/b1/bcd_out_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.141ns (46.368%)  route 0.163ns (53.632%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y137        FDCE                         0.000     0.000 r  s1/b1/bcd_reg[11]/C
    SLICE_X82Y137        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  s1/b1/bcd_reg[11]/Q
                         net (fo=4, routed)           0.163     0.304    s1/b1/bcd_reg_n_0_[11]
    SLICE_X83Y138        FDCE                                         r  s1/b1/bcd_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/seg_sel_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            s1/seg_sel_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.141ns (45.223%)  route 0.171ns (54.777%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y138        FDPE                         0.000     0.000 r  s1/seg_sel_reg[1]/C
    SLICE_X85Y138        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  s1/seg_sel_reg[1]/Q
                         net (fo=6, routed)           0.171     0.312    s1/Q[1]
    SLICE_X85Y137        FDPE                                         r  s1/seg_sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/b1/bcd_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            s1/b1/bcd_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.227ns (71.437%)  route 0.091ns (28.563%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y137        FDCE                         0.000     0.000 r  s1/b1/bcd_reg[9]/C
    SLICE_X82Y137        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  s1/b1/bcd_reg[9]/Q
                         net (fo=4, routed)           0.091     0.219    s1/b1/p_0_in3_in[1]
    SLICE_X82Y137        LUT5 (Prop_lut5_I1_O)        0.099     0.318 r  s1/b1/bcd[10]_i_1/O
                         net (fo=1, routed)           0.000     0.318    s1/b1/bcd[10]_i_1_n_0
    SLICE_X82Y137        FDCE                                         r  s1/b1/bcd_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/b1/bcd_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            s1/b1/bcd_out_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.128ns (39.913%)  route 0.193ns (60.087%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y137        FDCE                         0.000     0.000 r  s1/b1/bcd_reg[9]/C
    SLICE_X82Y137        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  s1/b1/bcd_reg[9]/Q
                         net (fo=4, routed)           0.193     0.321    s1/b1/p_0_in3_in[1]
    SLICE_X84Y138        FDCE                                         r  s1/b1/bcd_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/b1/bcd_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            s1/b1/bcd_out_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.642%)  route 0.182ns (56.358%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y137        FDCE                         0.000     0.000 r  s1/b1/bcd_reg[10]/C
    SLICE_X82Y137        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  s1/b1/bcd_reg[10]/Q
                         net (fo=4, routed)           0.182     0.323    s1/b1/p_0_in3_in[2]
    SLICE_X83Y138        FDCE                                         r  s1/b1/bcd_out_reg[10]/D
  -------------------------------------------------------------------    -------------------





