Analysis & Synthesis report for TopDE
Wed Jun 21 12:53:10 2023
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |TopDE|CPU:CPU0|Control_MULTI:CONTROL0|pr_state
 12. State Machine - |TopDE|ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState
 13. State Machine - |TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mSetup_ST
 14. Registers Protected by Synthesis
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Registers Packed Into Inferred Megafunctions
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst
 22. Source assignments for CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst
 23. Source assignments for CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst
 24. Source assignments for CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1
 25. Source assignments for CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC2_uid120_invTables_lutmem_dmem|altera_syncram_l054:auto_generated|altsyncram_1vc4:altsyncram1
 26. Source assignments for CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC1_uid116_invTables_lutmem_dmem|altera_syncram_o054:auto_generated|altsyncram_4vc4:altsyncram1
 27. Source assignments for CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem|altera_syncram_k054:auto_generated|altsyncram_0vc4:altsyncram1
 28. Source assignments for CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid112_invTables_lutmem_dmem|altera_syncram_j054:auto_generated|altsyncram_vuc4:altsyncram1
 29. Source assignments for CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1
 30. Source assignments for CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst
 31. Source assignments for CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|altera_syncram_v614:auto_generated|altsyncram_0kb4:altsyncram1
 32. Source assignments for CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC2_uid68_sqrtTables_lutmem_dmem|altera_syncram_o754:auto_generated|altsyncram_46d4:altsyncram1
 33. Source assignments for CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC1_uid65_sqrtTables_lutmem_dmem|altera_syncram_k754:auto_generated|altsyncram_06d4:altsyncram1
 34. Source assignments for CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC0_uid62_sqrtTables_lutmem_dmem|altera_syncram_p754:auto_generated|altsyncram_56d4:altsyncram1
 35. Source assignments for CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst
 36. Source assignments for CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst
 37. Source assignments for CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst
 38. Source assignments for CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst
 39. Source assignments for CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|fmax_s:fmax_s1|fmax_s_0002:fmax_s_inst
 40. Source assignments for CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|fmin_s:fmin_s1|fmin_s_0002:fmin_s_inst
 41. Source assignments for Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1
 42. Source assignments for Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1
 43. Source assignments for Memory_Interface:MEMORY|UserDataBlock2:UDataMem1|altsyncram:altsyncram_component|altsyncram_v2o1:auto_generated
 44. Source assignments for VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_81p2:auto_generated
 45. Source assignments for VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component|altsyncram_91p2:auto_generated
 46. Source assignments for Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component|altsyncram_ehf1:auto_generated
 47. Source assignments for Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component|altsyncram_agf1:auto_generated
 48. Source assignments for Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|altshift_taps:oDATA.instant_rtl_0|shift_taps_7vu:auto_generated|altsyncram_9s91:altsyncram4
 49. Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0|altsyncram_s761:auto_generated
 50. Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0|altsyncram_t761:auto_generated
 51. Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0|altsyncram_u761:auto_generated
 52. Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0|altsyncram_v761:auto_generated
 53. Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0|altsyncram_0861:auto_generated
 54. Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0|altsyncram_1861:auto_generated
 55. Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0|altsyncram_2861:auto_generated
 56. Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0|altsyncram_3861:auto_generated
 57. Source assignments for Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0|shift_taps_6vu:auto_generated|altsyncram_7s91:altsyncram5
 58. Parameter Settings for User Entity Instance: CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i
 59. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|Registers:REGISTERS0
 60. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist10_sigB_uid60_fpAddSubTest_ieeeAdd_b_1
 61. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist12_sigA_uid59_fpAddSubTest_ieeeAdd_b_1
 62. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist19_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_1
 63. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay
 64. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2
 65. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:effSubInvSticky_uid83_fpAddSubTest_ieeeAdd_delay
 66. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:invCmpEQ_stickyBits_cZwF_uid81_fpAddSubTest_ieeeAdd_delay
 67. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1
 68. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay
 69. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1
 70. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1
 71. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist13_sigA_uid59_fpAddSubTest_ieeeAdd_b_3
 72. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:expXIsMax_uid47_fpAddSubTest_ieeeAdd_delay
 73. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist18_expXIsMax_uid47_fpAddSubTest_ieeeAdd_q_3
 74. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist14_InvExpXIsZero_uid53_fpAddSubTest_ieeeAdd_q_2
 75. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3
 76. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist11_sigB_uid60_fpAddSubTest_ieeeAdd_b_3
 77. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist20_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_3
 78. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:fracXIsZero_uid48_fpAddSubTest_ieeeAdd_delay
 79. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist17_fracXIsZero_uid48_fpAddSubTest_ieeeAdd_q_3
 80. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:fracXIsZero_uid34_fpAddSubTest_ieeeAdd_delay
 81. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_delay
 82. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist4_signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_q_2
 83. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:excN_bSig_uid51_fpAddSubTest_ieeeAdd_delay
 84. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist15_excN_bSig_uid51_fpAddSubTest_ieeeAdd_q_2
 85. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:excN_aSig_uid37_fpAddSubTest_ieeeAdd_delay
 86. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist22_excN_aSig_uid37_fpAddSubTest_ieeeAdd_q_2
 87. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4
 88. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist16_excI_bSig_uid50_fpAddSubTest_ieeeAdd_q_2
 89. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist23_excI_aSig_uid36_fpAddSubTest_ieeeAdd_q_2
 90. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist2_vStage_uid163_lzCountVal_uid94_fpAddSubTest_ieeeAdd_b_1
 91. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1
 92. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1
 93. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:regInputs_uid127_fpAddSubTest_ieeeAdd_delay
 94. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:rInfOvf_uid130_fpAddSubTest_ieeeAdd_delay
 95. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist7_aMinusA_uid96_fpAddSubTest_ieeeAdd_q_1
 96. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist21_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_4
 97. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist24_excZ_aSig_uid25_uid32_fpAddSubTest_ieeeAdd_q_1
 98. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1
 99. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:fracXIsZero_uid17_fpMulTest_delay
100. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:redist7_fracXIsZero_uid17_fpMulTest_q_3
101. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:expXIsMax_uid16_fpMulTest_delay
102. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:redist8_expXIsMax_uid16_fpMulTest_q_3
103. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:excZ_y_uid29_fpMulTest_delay
104. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:redist6_excZ_y_uid29_fpMulTest_q_3
105. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:fracXIsZero_uid31_fpMulTest_delay
106. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:redist4_fracXIsZero_uid31_fpMulTest_q_3
107. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:expXIsMax_uid30_fpMulTest_delay
108. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:redist5_expXIsMax_uid30_fpMulTest_q_3
109. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:excZ_x_uid15_fpMulTest_delay
110. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:redist9_excZ_x_uid15_fpMulTest_q_3
111. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:signR_uid48_fpMulTest_delay
112. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:redist2_signR_uid48_fpMulTest_q_3
113. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:prodXY_uid94_prod_uid47_fpMulTest_cma_delay
114. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:redist3_expSum_uid44_fpMulTest_q_2
115. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:redist0_expRPreExc_uid61_fpMulTest_b_1
116. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:redist1_fracRPreExc_uid59_fpMulTest_b_1
117. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:fracXIsZero_uid39_fpDivTest_delay
118. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist10_fracXIsZero_uid39_fpDivTest_q_9
119. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:expXIsMax_uid38_fpDivTest_delay
120. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist11_expXIsMax_uid38_fpDivTest_q_9
121. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem
122. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:fracXIsZero_uid25_fpDivTest_delay
123. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist13_fracXIsZero_uid25_fpDivTest_q_3
124. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:expXIsMax_uid24_fpDivTest_delay
125. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist14_expXIsMax_uid24_fpDivTest_q_9
126. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:excZ_y_uid37_fpDivTest_delay
127. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist12_excZ_y_uid37_fpDivTest_q_9
128. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:excZ_x_uid23_fpDivTest_delay
129. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist15_excZ_x_uid23_fpDivTest_q_9
130. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:signR_uid46_fpDivTest_delay
131. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist9_signR_uid46_fpDivTest_q_9
132. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist2_lOAdded_uid58_fpDivTest_q_2
133. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC2_uid120_invTables_lutmem_dmem
134. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist4_yPE_uid52_fpDivTest_b_2
135. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:prodXY_uid142_pT1_uid127_invPolyEval_cma_delay
136. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist6_yAddr_uid51_fpDivTest_b_2
137. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC1_uid116_invTables_lutmem_dmem
138. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist5_yPE_uid52_fpDivTest_b_4
139. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:prodXY_uid145_pT2_uid133_invPolyEval_cma_delay
140. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist7_yAddr_uid51_fpDivTest_b_4
141. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem
142. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid112_invTables_lutmem_dmem
143. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_delay
144. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:fracYZero_uid15_fpDivTest_delay
145. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist16_fracYZero_uid15_fpDivTest_q_6
146. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:fracYPostZ_uid56_fpDivTest_delay
147. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist3_fracYPostZ_uid56_fpDivTest_q_2
148. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem
149. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist8_expXmY_uid47_fpDivTest_q_8_outputreg
150. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist0_excRPreExc_uid79_fpDivTest_b_1
151. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist1_fracRPreExc_uid78_fpDivTest_b_1
152. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist6_signX_uid7_fpSqrtTest_b_6
153. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem
154. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC2_uid68_sqrtTables_lutmem_dmem
155. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist0_yForPe_uid36_fpSqrtTest_b_2
156. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:prodXY_uid87_pT1_uid75_invPolyEval_cma_delay
157. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist2_yAddr_uid35_fpSqrtTest_b_2
158. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC1_uid65_sqrtTables_lutmem_dmem
159. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist1_yForPe_uid36_fpSqrtTest_b_4
160. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:prodXY_uid90_pT2_uid81_invPolyEval_cma_delay
161. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist3_yAddr_uid35_fpSqrtTest_b_4
162. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC0_uid62_sqrtTables_lutmem_dmem
163. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist4_expOddSelect_uid30_fpSqrtTest_q_6
164. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:fracXIsZero_uid15_fpSqrtTest_delay
165. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist5_fracXIsZero_uid15_fpSqrtTest_q_6
166. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|comp_s:comp_s1|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component|lpm_compare:cmpr1
167. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|comp_s:comp_s1|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component|lpm_compare:cmpr2
168. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|comp_s:comp_s1|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component|lpm_compare:cmpr3
169. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|comp_s:comp_s1|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component|lpm_compare:cmpr4
170. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:redist7_signX_uid6_fxpToFPTest_b_4
171. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:redist6_y_uid9_fxpToFPTest_b_1
172. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay
173. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:sticky_uid20_fxpToFPTest_delay
174. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:redist3_vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_q_2
175. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:redist2_vCount_uid49_lzcShifterZ1_uid10_fxpToFPTest_q_1
176. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:redist1_vCount_uid56_lzcShifterZ1_uid10_fxpToFPTest_q_1
177. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1
178. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:redist4_expR_uid26_fxpToFPTest_b_1
179. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:inIsZero_uid12_fxpToFPTest_delay
180. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:redist5_fracR_uid25_fxpToFPTest_b_1
181. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist2_signX_uid25_fpToFxPTest_b_1
182. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:excZ_x_uid11_fpToFxPTest_delay
183. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist5_frac_x_uid10_fpToFxPTest_b_1
184. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist3_signX_uid25_fpToFxPTest_b_2
185. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist0_udf_uid29_fpToFxPTest_n_2
186. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist1_ovfExpRange_uid27_fpToFxPTest_n_2
187. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:fracXIsZero_uid13_fpToFxPTest_delay
188. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:expXIsMax_uid12_fpToFxPTest_delay
189. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist4_expXIsMax_uid12_fpToFxPTest_q_2
190. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2
191. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist3_vCount_uid45_lzcShifterZ1_uid6_fxpToFPTest_q_2
192. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist2_vCount_uid52_lzcShifterZ1_uid6_fxpToFPTest_q_1
193. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist1_vCount_uid59_lzcShifterZ1_uid6_fxpToFPTest_q_1
194. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist0_vCount_uid66_lzcShifterZ1_uid6_fxpToFPTest_q_1
195. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:rnd_uid18_fxpToFPTest_delay
196. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist5_expFracRnd_uid12_fxpToFPTest_q_1
197. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:inIsZero_uid8_fxpToFPTest_delay
198. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1
199. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:redist1_signX_uid25_fpToFxPTest_b_1
200. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:fracXIsZero_uid13_fpToFxPTest_delay
201. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:expXIsMax_uid12_fpToFxPTest_delay
202. Parameter Settings for User Entity Instance: Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component
203. Parameter Settings for User Entity Instance: Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component
204. Parameter Settings for User Entity Instance: Memory_Interface:MEMORY|UserDataBlock2:UDataMem1|altsyncram:altsyncram_component
205. Parameter Settings for User Entity Instance: VGA_Interface:VGA0|VgaAdapter:VGA0
206. Parameter Settings for User Entity Instance: VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i
207. Parameter Settings for User Entity Instance: VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component
208. Parameter Settings for User Entity Instance: VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component
209. Parameter Settings for User Entity Instance: AudioCODEC_Interface:Audio0|PLL_Audio:pll1|PLL_Audio_0002:pll_audio_inst|altera_pll:altera_pll_i
210. Parameter Settings for User Entity Instance: AudioCODEC_Interface:Audio0|I2C_AV_Config:u3
211. Parameter Settings for User Entity Instance: AudioCODEC_Interface:Audio0|audio_clock:u4
212. Parameter Settings for User Entity Instance: Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component
213. Parameter Settings for User Entity Instance: Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component
214. Parameter Settings for User Entity Instance: RS232_Interface:Serial0|rs232tx:rs232transmitter
215. Parameter Settings for User Entity Instance: RS232_Interface:Serial0|rs232tx:rs232transmitter|BaudTickGen:tickgen
216. Parameter Settings for User Entity Instance: RS232_Interface:Serial0|rs232rx:rs232receiver
217. Parameter Settings for User Entity Instance: RS232_Interface:Serial0|rs232rx:rs232receiver|BaudTickGen:tickgen
218. Parameter Settings for User Entity Instance: ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0
219. Parameter Settings for User Entity Instance: ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL
220. Parameter Settings for Inferred Entity Instance: Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|altshift_taps:oDATA.instant_rtl_0
221. Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0
222. Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0
223. Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0
224. Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0
225. Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0
226. Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0
227. Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0
228. Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0
229. Parameter Settings for Inferred Entity Instance: Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0
230. Parameter Settings for Inferred Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|lpm_divide:Div1
231. Parameter Settings for Inferred Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|lpm_divide:Mod1
232. Parameter Settings for Inferred Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|lpm_divide:Mod0
233. Parameter Settings for Inferred Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|lpm_divide:Div0
234. altera_syncram Parameter Settings by Entity Instance
235. altsyncram Parameter Settings by Entity Instance
236. altshift_taps Parameter Settings by Entity Instance
237. Port Connectivity Checks: "RS232_Interface:Serial0|rs232rx:rs232receiver|BaudTickGen:tickgen"
238. Port Connectivity Checks: "RS232_Interface:Serial0|rs232rx:rs232receiver"
239. Port Connectivity Checks: "Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1"
240. Port Connectivity Checks: "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|Mixer:mixer"
241. Port Connectivity Checks: "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable"
242. Port Connectivity Checks: "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController"
243. Port Connectivity Checks: "Sintetizador_Interface:Sintetizador0|Sintetizador:S1"
244. Port Connectivity Checks: "AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0"
245. Port Connectivity Checks: "AudioCODEC_Interface:Audio0|PLL_Audio:pll1"
246. Port Connectivity Checks: "AudioCODEC_Interface:Audio0"
247. Port Connectivity Checks: "TecladoPS2_Interface:TecladoPS20"
248. Port Connectivity Checks: "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1"
249. Port Connectivity Checks: "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0"
250. Port Connectivity Checks: "VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx"
251. Port Connectivity Checks: "VGA_Interface:VGA0|VgaAdapter:VGA0"
252. Port Connectivity Checks: "STOPWATCH_Interface:stopwatch0"
253. Port Connectivity Checks: "CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0"
254. Port Connectivity Checks: "CPU:CPU0"
255. Port Connectivity Checks: "CLOCK_Interface:CLOCK0"
256. In-System Memory Content Editor Settings
257. Post-Synthesis Netlist Statistics for Top Partition
258. Elapsed Time Per Partition
259. Analysis & Synthesis Messages
260. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Jun 21 12:53:09 2023       ;
; Quartus Prime Version           ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                   ; TopDE                                       ;
; Top-level Entity Name           ; TopDE                                       ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 6460                                        ;
; Total pins                      ; 193                                         ;
; Total virtual pins              ; 563                                         ;
; Total block memory bits         ; 3,133,873                                   ;
; Total DSP Blocks                ; 30                                          ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 3                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; TopDE              ; TopDE              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.21        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  21.4%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                 ; Library        ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------+
; TopDE.v                                                            ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v                                                            ;                ;
; Parametros.v                                                       ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Parametros.v                                                       ;                ;
; CPU/CPU.v                                                          ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/CPU.v                                                          ;                ;
; CPU/Datapath_MULTI.v                                               ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Datapath_MULTI.v                                               ;                ;
; CPU/Control_MULTI.v                                                ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Control_MULTI.v                                                ;                ;
; CPU/ALU.v                                                          ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/ALU.v                                                          ;                ;
; CPU/FPULA/FPALU.v                                                  ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/FPALU.v                                                  ;                ;
; CPU/Registers.v                                                    ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Registers.v                                                    ;                ;
; CPU/FRegisters.v                                                   ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FRegisters.v                                                   ;                ;
; CPU/CSRegisters.v                                                  ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/CSRegisters.v                                                  ;                ;
; CPU/BranchControl.v                                                ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/BranchControl.v                                                ;                ;
; CPU/ExceptionControl.v                                             ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/ExceptionControl.v                                             ;                ;
; CPU/ImmGen.v                                                       ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/ImmGen.v                                                       ;                ;
; Tempo/CLOCK_Interface.v                                            ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/CLOCK_Interface.v                                            ;                ;
; Tempo/Break_Interface.v                                            ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/Break_Interface.v                                            ;                ;
; Tempo/oneshot.v                                                    ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/oneshot.v                                                    ;                ;
; Tempo/mono.v                                                       ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/mono.v                                                       ;                ;
; Tempo/breaker.v                                                    ; yes             ; User Wizard-Generated File                            ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/breaker.v                                                    ;                ;
; Tempo/reset_delay.v                                                ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/reset_delay.v                                                ;                ;
; Memoria/Memory_Interface.v                                         ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/Memory_Interface.v                                         ;                ;
; Memoria/MemStore.v                                                 ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/MemStore.v                                                 ;                ;
; Memoria/MemLoad.v                                                  ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/MemLoad.v                                                  ;                ;
; Memoria/UserDataBlock.v                                            ; yes             ; User Wizard-Generated File                            ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/UserDataBlock.v                                            ;                ;
; Memoria/UserCodeBlock.v                                            ; yes             ; User Wizard-Generated File                            ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/UserCodeBlock.v                                            ;                ;
; Memoria/UserDataBlock2.v                                           ; yes             ; User Wizard-Generated File                            ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/UserDataBlock2.v                                           ;                ;
; de1_text.mif                                                       ; yes             ; User Memory Initialization File                       ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/de1_text.mif                                                       ;                ;
; de1_data.mif                                                       ; yes             ; User Memory Initialization File                       ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/de1_data.mif                                                       ;                ;
; stopwatch/STOPWATCH_Interface.v                                    ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/stopwatch/STOPWATCH_Interface.v                                    ;                ;
; stopwatch/Stopwatch_divider_clk.v                                  ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/stopwatch/Stopwatch_divider_clk.v                                  ;                ;
; Sintetizador/Sintetizador_Interface.v                              ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v                              ;                ;
; Sintetizador/SyscallSynthControl.sv                                ; yes             ; User SystemVerilog HDL File                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/SyscallSynthControl.sv                                ;                ;
; Sintetizador/Synthesizer.sv                                        ; yes             ; User SystemVerilog HDL File                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Synthesizer.sv                                        ;                ;
; Sintetizador/Sintetizador.v                                        ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador.v                                        ;                ;
; Sintetizador/SineTable.v                                           ; yes             ; User Wizard-Generated File                            ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/SineTable.v                                           ;                ;
; Sintetizador/SineCalculator.sv                                     ; yes             ; User SystemVerilog HDL File                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/SineCalculator.sv                                     ;                ;
; Sintetizador/Oscillator.sv                                         ; yes             ; User SystemVerilog HDL File                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Oscillator.sv                                         ;                ;
; Sintetizador/NoteTable.v                                           ; yes             ; User Wizard-Generated File                            ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/NoteTable.v                                           ;                ;
; Sintetizador/Note.sv                                               ; yes             ; User SystemVerilog HDL File                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Note.sv                                               ;                ;
; Sintetizador/Filter.sv                                             ; yes             ; User SystemVerilog HDL File                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Filter.sv                                             ;                ;
; Sintetizador/Envelope.sv                                           ; yes             ; User SystemVerilog HDL File                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Envelope.sv                                           ;                ;
; Sintetizador/Channel.sv                                            ; yes             ; User SystemVerilog HDL File                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Channel.sv                                            ;                ;
; Sintetizador/sine.mif                                              ; yes             ; User Memory Initialization File                       ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/sine.mif                                              ;                ;
; Sintetizador/notes.mif                                             ; yes             ; User Memory Initialization File                       ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/notes.mif                                             ;                ;
; PS2/TecladoPS2_Interface.v                                         ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/TecladoPS2_Interface.v                                         ;                ;
; PS2/scan2ascii.v                                                   ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/scan2ascii.v                                                   ;                ;
; PS2/keyscan.v                                                      ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/keyscan.v                                                      ;                ;
; PS2/keyboard.v                                                     ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/keyboard.v                                                     ;                ;
; RS232/RS232_Interface.v                                            ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/RS232/RS232_Interface.v                                            ;                ;
; RS232/async.v                                                      ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/RS232/async.v                                                      ;                ;
; ADC/ADC_Interface.v                                                ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/ADC/ADC_Interface.v                                                ;                ;
; ADC/ADC_Controller.v                                               ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/ADC/ADC_Controller.v                                               ; ADC_Controller ;
; ADC/submodules/altera_up_avalon_adv_adc.v                          ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/ADC/submodules/altera_up_avalon_adv_adc.v                          ; ADC_Controller ;
; ADC/submodules/ADC_Controller_adc_mega_0.v                         ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/ADC/submodules/ADC_Controller_adc_mega_0.v                         ; ADC_Controller ;
; lfsr/lfsr_interface.v                                              ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/lfsr/lfsr_interface.v                                              ;                ;
; lfsr/LFSR_word.v                                                   ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/lfsr/LFSR_word.v                                                   ;                ;
; Display7/Display7_Interface.v                                      ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Display7/Display7_Interface.v                                      ;                ;
; Display7/decoder7.v                                                ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Display7/decoder7.v                                                ;                ;
; AudioCODEC/AudioCODEC_Interface.v                                  ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v                                  ;                ;
; AudioCODEC/I2C_Controller.v                                        ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/I2C_Controller.v                                        ;                ;
; AudioCODEC/I2C_AV_Config.v                                         ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/I2C_AV_Config.v                                         ;                ;
; AudioCODEC/audio_converter.v                                       ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/audio_converter.v                                       ;                ;
; AudioCODEC/audio_clock.v                                           ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/audio_clock.v                                           ;                ;
; VGA/VGA_Interface.v                                                ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VGA_Interface.v                                                ;                ;
; VGA/VgaAdapter.v                                                   ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VgaAdapter.v                                                   ;                ;
; VGA/RegDisplay.v                                                   ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/RegDisplay.v                                                   ;                ;
; VGA/HexFont.v                                                      ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/HexFont.v                                                      ;                ;
; VGA/MemoryVGA.v                                                    ; yes             ; User Wizard-Generated File                            ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/MemoryVGA.v                                                    ;                ;
; VGA/MemoryVGA1.v                                                   ; yes             ; User Wizard-Generated File                            ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/MemoryVGA1.v                                                   ;                ;
; VGA/frame0.mif                                                     ; yes             ; User Memory Initialization File                       ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/frame0.mif                                                     ;                ;
; VGA/frame1.mif                                                     ; yes             ; User Memory Initialization File                       ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/frame1.mif                                                     ;                ;
; VGA/VgaPll.v                                                       ; yes             ; User Wizard-Generated File                            ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VgaPll.v                                                       ; VgaPll         ;
; VGA/VgaPll/VgaPll_0002.v                                           ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VgaPll/VgaPll_0002.v                                           ; VgaPll         ;
; CPU/FPULA/add_sub.v                                                ; yes             ; User Wizard-Generated File                            ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/add_sub.v                                                ; add_sub        ;
; CPU/FPULA/add_sub/dspba_library_package.vhd                        ; yes             ; User VHDL File                                        ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/add_sub/dspba_library_package.vhd                        ; add_sub        ;
; CPU/FPULA/add_sub/dspba_library.vhd                                ; yes             ; User VHDL File                                        ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/add_sub/dspba_library.vhd                                ; add_sub        ;
; CPU/FPULA/add_sub/add_sub_0002.vhd                                 ; yes             ; User VHDL File                                        ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/add_sub/add_sub_0002.vhd                                 ; add_sub        ;
; CPU/FPULA/mul_s.v                                                  ; yes             ; User Wizard-Generated File                            ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/mul_s.v                                                  ; mul_s          ;
; CPU/FPULA/mul_s/dspba_library_package.vhd                          ; yes             ; User VHDL File                                        ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/mul_s/dspba_library_package.vhd                          ; mul_s          ;
; CPU/FPULA/mul_s/dspba_library.vhd                                  ; yes             ; User VHDL File                                        ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/mul_s/dspba_library.vhd                                  ; mul_s          ;
; CPU/FPULA/mul_s/mul_s_0002.vhd                                     ; yes             ; User VHDL File                                        ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/mul_s/mul_s_0002.vhd                                     ; mul_s          ;
; CPU/FPULA/div_s.v                                                  ; yes             ; User Wizard-Generated File                            ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s.v                                                  ; div_s          ;
; CPU/FPULA/div_s/div_s_0002_memoryC0_uid112_invTables_lutmem.hex    ; yes             ; User Hexadecimal (Intel-Format) File                  ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/div_s_0002_memoryC0_uid112_invTables_lutmem.hex    ; div_s          ;
; CPU/FPULA/div_s/div_s_0002_memoryC0_uid113_invTables_lutmem.hex    ; yes             ; User Hexadecimal (Intel-Format) File                  ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/div_s_0002_memoryC0_uid113_invTables_lutmem.hex    ; div_s          ;
; CPU/FPULA/div_s/div_s_0002_memoryC1_uid116_invTables_lutmem.hex    ; yes             ; User Hexadecimal (Intel-Format) File                  ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/div_s_0002_memoryC1_uid116_invTables_lutmem.hex    ; div_s          ;
; CPU/FPULA/div_s/div_s_0002_memoryC2_uid120_invTables_lutmem.hex    ; yes             ; User Hexadecimal (Intel-Format) File                  ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/div_s_0002_memoryC2_uid120_invTables_lutmem.hex    ; div_s          ;
; CPU/FPULA/div_s/dspba_library_package.vhd                          ; yes             ; User VHDL File                                        ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/dspba_library_package.vhd                          ; div_s          ;
; CPU/FPULA/div_s/dspba_library.vhd                                  ; yes             ; User VHDL File                                        ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/dspba_library.vhd                                  ; div_s          ;
; CPU/FPULA/div_s/div_s_0002.vhd                                     ; yes             ; User VHDL File                                        ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/div_s_0002.vhd                                     ; div_s          ;
; CPU/FPULA/sqrt_s.v                                                 ; yes             ; User Wizard-Generated File                            ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s.v                                                 ; sqrt_s         ;
; CPU/FPULA/sqrt_s/sqrt_s_0002_memoryC0_uid62_sqrtTables_lutmem.hex  ; yes             ; User Hexadecimal (Intel-Format) File                  ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s/sqrt_s_0002_memoryC0_uid62_sqrtTables_lutmem.hex  ; sqrt_s         ;
; CPU/FPULA/sqrt_s/sqrt_s_0002_memoryC1_uid65_sqrtTables_lutmem.hex  ; yes             ; User Hexadecimal (Intel-Format) File                  ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s/sqrt_s_0002_memoryC1_uid65_sqrtTables_lutmem.hex  ; sqrt_s         ;
; CPU/FPULA/sqrt_s/sqrt_s_0002_memoryC2_uid68_sqrtTables_lutmem.hex  ; yes             ; User Hexadecimal (Intel-Format) File                  ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s/sqrt_s_0002_memoryC2_uid68_sqrtTables_lutmem.hex  ; sqrt_s         ;
; CPU/FPULA/sqrt_s/dspba_library_package.vhd                         ; yes             ; User VHDL File                                        ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s/dspba_library_package.vhd                         ; sqrt_s         ;
; CPU/FPULA/sqrt_s/dspba_library.vhd                                 ; yes             ; User VHDL File                                        ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s/dspba_library.vhd                                 ; sqrt_s         ;
; CPU/FPULA/sqrt_s/sqrt_s_0002.vhd                                   ; yes             ; User VHDL File                                        ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd                                   ; sqrt_s         ;
; CPU/FPULA/comp_s.v                                                 ; yes             ; User Wizard-Generated File                            ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/comp_s.v                                                 ;                ;
; CPU/FPULA/cvt_s_w.v                                                ; yes             ; User Wizard-Generated File                            ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_w.v                                                ; cvt_s_w        ;
; CPU/FPULA/cvt_s_w/dspba_library_package.vhd                        ; yes             ; User VHDL File                                        ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_w/dspba_library_package.vhd                        ; cvt_s_w        ;
; CPU/FPULA/cvt_s_w/dspba_library.vhd                                ; yes             ; User VHDL File                                        ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_w/dspba_library.vhd                                ; cvt_s_w        ;
; CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd                                 ; yes             ; User VHDL File                                        ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd                                 ; cvt_s_w        ;
; CPU/FPULA/cvt_w_s.v                                                ; yes             ; User Wizard-Generated File                            ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_w_s.v                                                ; cvt_w_s        ;
; CPU/FPULA/cvt_w_s/dspba_library_package.vhd                        ; yes             ; User VHDL File                                        ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_w_s/dspba_library_package.vhd                        ; cvt_w_s        ;
; CPU/FPULA/cvt_w_s/dspba_library.vhd                                ; yes             ; User VHDL File                                        ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_w_s/dspba_library.vhd                                ; cvt_w_s        ;
; CPU/FPULA/cvt_w_s/cvt_w_s_0002.vhd                                 ; yes             ; User VHDL File                                        ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_w_s/cvt_w_s_0002.vhd                                 ; cvt_w_s        ;
; CPU/FPULA/cvt_s_wu.v                                               ; yes             ; User Wizard-Generated File                            ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_wu.v                                               ; cvt_s_wu       ;
; CPU/FPULA/cvt_s_wu/dspba_library_package.vhd                       ; yes             ; User VHDL File                                        ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_wu/dspba_library_package.vhd                       ; cvt_s_wu       ;
; CPU/FPULA/cvt_s_wu/dspba_library.vhd                               ; yes             ; User VHDL File                                        ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_wu/dspba_library.vhd                               ; cvt_s_wu       ;
; CPU/FPULA/cvt_s_wu/cvt_s_wu_0002.vhd                               ; yes             ; User VHDL File                                        ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_wu/cvt_s_wu_0002.vhd                               ; cvt_s_wu       ;
; CPU/FPULA/cvt_wu_s.v                                               ; yes             ; User Wizard-Generated File                            ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_wu_s.v                                               ; cvt_wu_s       ;
; CPU/FPULA/cvt_wu_s/dspba_library_package.vhd                       ; yes             ; User VHDL File                                        ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_wu_s/dspba_library_package.vhd                       ; cvt_wu_s       ;
; CPU/FPULA/cvt_wu_s/dspba_library.vhd                               ; yes             ; User VHDL File                                        ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_wu_s/dspba_library.vhd                               ; cvt_wu_s       ;
; CPU/FPULA/cvt_wu_s/cvt_wu_s_0002.vhd                               ; yes             ; User VHDL File                                        ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_wu_s/cvt_wu_s_0002.vhd                               ; cvt_wu_s       ;
; CPU/FPULA/fmax_s.v                                                 ; yes             ; User Wizard-Generated File                            ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmax_s.v                                                 ; fmax_s         ;
; CPU/FPULA/fmax_s/dspba_library_package.vhd                         ; yes             ; User VHDL File                                        ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmax_s/dspba_library_package.vhd                         ; fmax_s         ;
; CPU/FPULA/fmax_s/fmax_s_0002.vhd                                   ; yes             ; User VHDL File                                        ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmax_s/fmax_s_0002.vhd                                   ; fmax_s         ;
; CPU/FPULA/fmin_s.v                                                 ; yes             ; User Wizard-Generated File                            ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmin_s.v                                                 ; fmin_s         ;
; CPU/FPULA/fmin_s/dspba_library_package.vhd                         ; yes             ; User VHDL File                                        ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmin_s/dspba_library_package.vhd                         ; fmin_s         ;
; CPU/FPULA/fmin_s/fmin_s_0002.vhd                                   ; yes             ; User VHDL File                                        ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmin_s/fmin_s_0002.vhd                                   ; fmin_s         ;
; Tempo/PLL_Main.v                                                   ; yes             ; User Wizard-Generated File                            ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/PLL_Main.v                                                   ; PLL_Main       ;
; Tempo/PLL_Main/PLL_Main_0002.v                                     ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/PLL_Main/PLL_Main_0002.v                                     ; PLL_Main       ;
; AudioCODEC/PLL_Audio.v                                             ; yes             ; User Wizard-Generated File                            ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/PLL_Audio.v                                             ; PLL_Audio      ;
; AudioCODEC/PLL_Audio/PLL_Audio_0002.v                              ; yes             ; User Verilog HDL File                                 ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/PLL_Audio/PLL_Audio_0002.v                              ; PLL_Audio      ;
; altera_pll.v                                                       ; yes             ; Megafunction                                          ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_pll.v                                                 ;                ;
; altera_syncram.tdf                                                 ; yes             ; Megafunction                                          ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_syncram.tdf                                           ;                ;
; db/altera_syncram_p914.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altera_syncram_p914.tdf                                         ;                ;
; db/altsyncram_qmb4.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_qmb4.tdf                                             ;                ;
; db/altera_syncram_l054.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altera_syncram_l054.tdf                                         ;                ;
; db/altsyncram_1vc4.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_1vc4.tdf                                             ;                ;
; db/altera_syncram_o054.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altera_syncram_o054.tdf                                         ;                ;
; db/altsyncram_4vc4.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_4vc4.tdf                                             ;                ;
; db/altera_syncram_k054.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altera_syncram_k054.tdf                                         ;                ;
; db/altsyncram_0vc4.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_0vc4.tdf                                             ;                ;
; db/altera_syncram_j054.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altera_syncram_j054.tdf                                         ;                ;
; db/altsyncram_vuc4.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_vuc4.tdf                                             ;                ;
; db/altera_syncram_1714.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altera_syncram_1714.tdf                                         ;                ;
; db/altsyncram_2kb4.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_2kb4.tdf                                             ;                ;
; db/altera_syncram_v614.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altera_syncram_v614.tdf                                         ;                ;
; db/altsyncram_0kb4.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_0kb4.tdf                                             ;                ;
; db/altera_syncram_o754.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altera_syncram_o754.tdf                                         ;                ;
; db/altsyncram_46d4.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_46d4.tdf                                             ;                ;
; db/altera_syncram_k754.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altera_syncram_k754.tdf                                         ;                ;
; db/altsyncram_06d4.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_06d4.tdf                                             ;                ;
; db/altera_syncram_p754.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altera_syncram_p754.tdf                                         ;                ;
; db/altsyncram_56d4.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_56d4.tdf                                             ;                ;
; lpm_compare.tdf                                                    ; yes             ; Megafunction                                          ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_compare.tdf                                              ;                ;
; comptree.inc                                                       ; yes             ; Megafunction                                          ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/comptree.inc                                                 ;                ;
; altshift.inc                                                       ; yes             ; Megafunction                                          ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altshift.inc                                                 ;                ;
; aglobal211.inc                                                     ; yes             ; Megafunction                                          ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc                                               ;                ;
; db/cmpr_l4j.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/cmpr_l4j.tdf                                                    ;                ;
; db/cmpr_k4j.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/cmpr_k4j.tdf                                                    ;                ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                          ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf                                               ;                ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                          ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                        ;                ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                          ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc                                                  ;                ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                          ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc                                               ;                ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                          ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                ;                ;
; altrom.inc                                                         ; yes             ; Megafunction                                          ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altrom.inc                                                   ;                ;
; altram.inc                                                         ; yes             ; Megafunction                                          ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altram.inc                                                   ;                ;
; altdpram.inc                                                       ; yes             ; Megafunction                                          ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altdpram.inc                                                 ;                ;
; db/altsyncram_sft1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_sft1.tdf                                             ;                ;
; db/altsyncram_oqj2.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_oqj2.tdf                                             ;                ;
; db/decode_5la.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/decode_5la.tdf                                                  ;                ;
; db/decode_u0a.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/decode_u0a.tdf                                                  ;                ;
; db/mux_2hb.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/mux_2hb.tdf                                                     ;                ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                                ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                          ;                ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                                ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                ;                ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                                ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                            ;                ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                                ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                               ;                ;
; db/altsyncram_cas1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_cas1.tdf                                             ;                ;
; db/altsyncram_npj2.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_npj2.tdf                                             ;                ;
; db/decode_8la.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/decode_8la.tdf                                                  ;                ;
; db/decode_11a.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/decode_11a.tdf                                                  ;                ;
; db/mux_5hb.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/mux_5hb.tdf                                                     ;                ;
; db/altsyncram_v2o1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_v2o1.tdf                                             ;                ;
; db/altsyncram_81p2.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_81p2.tdf                                             ;                ;
; db/decode_7la.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/decode_7la.tdf                                                  ;                ;
; db/decode_01a.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/decode_01a.tdf                                                  ;                ;
; db/mux_4hb.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/mux_4hb.tdf                                                     ;                ;
; db/altsyncram_91p2.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_91p2.tdf                                             ;                ;
; db/altsyncram_ehf1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_ehf1.tdf                                             ;                ;
; db/altsyncram_agf1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_agf1.tdf                                             ;                ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                                ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_hub.vhd                                                  ; altera_sld     ;
; db/ip/sld8245b184/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/ip/sld8245b184/alt_sld_fab.v                                    ; alt_sld_fab    ;
; db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab    ;
; db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File                     ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab    ;
; db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab    ;
; db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File                        ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab    ;
; db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab    ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                                ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                             ;                ;
; altshift_taps.tdf                                                  ; yes             ; Megafunction                                          ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altshift_taps.tdf                                            ;                ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                          ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_counter.inc                                              ;                ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                          ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_compare.inc                                              ;                ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                          ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_constant.inc                                             ;                ;
; db/shift_taps_7vu.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/shift_taps_7vu.tdf                                              ;                ;
; db/altsyncram_9s91.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_9s91.tdf                                             ;                ;
; db/cntr_uhf.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/cntr_uhf.tdf                                                    ;                ;
; db/altsyncram_s761.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_s761.tdf                                             ;                ;
; RISC-V.TopDE0.rtl.mif                                              ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/RISC-V.TopDE0.rtl.mif                                           ;                ;
; db/altsyncram_t761.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_t761.tdf                                             ;                ;
; RISC-V.TopDE1.rtl.mif                                              ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/RISC-V.TopDE1.rtl.mif                                           ;                ;
; db/altsyncram_u761.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_u761.tdf                                             ;                ;
; RISC-V.TopDE2.rtl.mif                                              ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/RISC-V.TopDE2.rtl.mif                                           ;                ;
; db/altsyncram_v761.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_v761.tdf                                             ;                ;
; RISC-V.TopDE3.rtl.mif                                              ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/RISC-V.TopDE3.rtl.mif                                           ;                ;
; db/altsyncram_0861.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_0861.tdf                                             ;                ;
; RISC-V.TopDE4.rtl.mif                                              ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/RISC-V.TopDE4.rtl.mif                                           ;                ;
; db/altsyncram_1861.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_1861.tdf                                             ;                ;
; RISC-V.TopDE5.rtl.mif                                              ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/RISC-V.TopDE5.rtl.mif                                           ;                ;
; db/altsyncram_2861.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_2861.tdf                                             ;                ;
; RISC-V.TopDE6.rtl.mif                                              ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/RISC-V.TopDE6.rtl.mif                                           ;                ;
; db/altsyncram_3861.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_3861.tdf                                             ;                ;
; RISC-V.TopDE7.rtl.mif                                              ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/RISC-V.TopDE7.rtl.mif                                           ;                ;
; db/shift_taps_6vu.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/shift_taps_6vu.tdf                                              ;                ;
; db/altsyncram_7s91.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_7s91.tdf                                             ;                ;
; db/cntr_thf.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/cntr_thf.tdf                                                    ;                ;
; db/cmpr_b9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/cmpr_b9c.tdf                                                    ;                ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                          ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_divide.tdf                                               ;                ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                          ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/abs_divider.inc                                              ;                ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                          ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                          ;                ;
; db/lpm_divide_3dm.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/lpm_divide_3dm.tdf                                              ;                ;
; db/sign_div_unsign_9nh.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/sign_div_unsign_9nh.tdf                                         ;                ;
; db/alt_u_div_o2f.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/alt_u_div_o2f.tdf                                               ;                ;
; db/lpm_divide_65m.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/lpm_divide_65m.tdf                                              ;                ;
; db/lpm_divide_uio.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/lpm_divide_uio.tdf                                              ;                ;
; db/abs_divider_4dg.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/abs_divider_4dg.tdf                                             ;                ;
; db/lpm_abs_4p9.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/lpm_abs_4p9.tdf                                                 ;                ;
; db/lpm_divide_rqo.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/lpm_divide_rqo.tdf                                              ;                ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------+


+--------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                              ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Estimate of Logic utilization (ALMs needed) ; 10716                      ;
;                                             ;                            ;
; Combinational ALUT usage for logic          ; 15158                      ;
;     -- 7 input functions                    ; 127                        ;
;     -- 6 input functions                    ; 4990                       ;
;     -- 5 input functions                    ; 3279                       ;
;     -- 4 input functions                    ; 2755                       ;
;     -- <=3 input functions                  ; 4007                       ;
; Memory ALUT usage                           ; 40                         ;
;     -- 64-address deep                      ; 0                          ;
;     -- 32-address deep                      ; 40                         ;
;                                             ;                            ;
; Dedicated logic registers                   ; 6460                       ;
;                                             ;                            ;
; Virtual pins                                ; 563                        ;
; I/O pins                                    ; 193                        ;
; Total MLAB memory bits                      ; 200                        ;
; Total block memory bits                     ; 3133873                    ;
;                                             ;                            ;
; Total DSP Blocks                            ; 30                         ;
;                                             ;                            ;
; Total PLLs                                  ; 4                          ;
;     -- PLLs                                 ; 4                          ;
;                                             ;                            ;
; Maximum fan-out node                        ; CLOCK_Interface:CLOCK0|CLK ;
; Maximum fan-out                             ; 4643                       ;
; Total fan-out                               ; 111571                     ;
; Average fan-out                             ; 4.77                       ;
+---------------------------------------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                               ; Entity Name                       ; Library Name   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------+
; |TopDE                                                                                                                                  ; 15158 (28)          ; 6460 (0)                  ; 3133873           ; 30         ; 193  ; 563          ; |TopDE                                                                                                                                                                                                                                                                                                                                            ; TopDE                             ; work           ;
;    |ADC_Interface:ADCI0|                                                                                                                ; 256 (61)            ; 262 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|ADC_Interface:ADCI0                                                                                                                                                                                                                                                                                                                        ; ADC_Interface                     ; work           ;
;       |ADC_Controller:ADC0|                                                                                                             ; 195 (0)             ; 262 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|ADC_Interface:ADCI0|ADC_Controller:ADC0                                                                                                                                                                                                                                                                                                    ; ADC_Controller                    ; ADC_Controller ;
;          |ADC_Controller_adc_mega_0:adc_mega_0|                                                                                         ; 195 (2)             ; 262 (97)                  ; 0                 ; 0          ; 0    ; 0            ; |TopDE|ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0                                                                                                                                                                                                                                                               ; ADC_Controller_adc_mega_0         ; ADC_Controller ;
;             |altera_up_avalon_adv_adc:ADC_CTRL|                                                                                         ; 193 (193)           ; 165 (165)                 ; 0                 ; 0          ; 0    ; 0            ; |TopDE|ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL                                                                                                                                                                                                                             ; altera_up_avalon_adv_adc          ; ADC_Controller ;
;    |AudioCODEC_Interface:Audio0|                                                                                                        ; 357 (159)           ; 252 (106)                 ; 0                 ; 0          ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0                                                                                                                                                                                                                                                                                                                ; AudioCODEC_Interface              ; work           ;
;       |I2C_AV_Config:u3|                                                                                                                ; 97 (53)             ; 75 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3                                                                                                                                                                                                                                                                                               ; I2C_AV_Config                     ; work           ;
;          |I2C_Controller:u0|                                                                                                            ; 44 (44)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0                                                                                                                                                                                                                                                                             ; I2C_Controller                    ; work           ;
;       |PLL_Audio:pll1|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0|PLL_Audio:pll1                                                                                                                                                                                                                                                                                                 ; PLL_Audio                         ; PLL_Audio      ;
;          |PLL_Audio_0002:pll_audio_inst|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0|PLL_Audio:pll1|PLL_Audio_0002:pll_audio_inst                                                                                                                                                                                                                                                                   ; PLL_Audio_0002                    ; PLL_Audio      ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0|PLL_Audio:pll1|PLL_Audio_0002:pll_audio_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                           ; altera_pll                        ; work           ;
;       |Reset_Delay:r0|                                                                                                                  ; 25 (25)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0|Reset_Delay:r0                                                                                                                                                                                                                                                                                                 ; Reset_Delay                       ; work           ;
;       |audio_clock:u4|                                                                                                                  ; 17 (17)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4                                                                                                                                                                                                                                                                                                 ; audio_clock                       ; work           ;
;       |audio_converter:u5|                                                                                                              ; 59 (59)             ; 36 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0|audio_converter:u5                                                                                                                                                                                                                                                                                             ; audio_converter                   ; work           ;
;    |Break_Interface:break0|                                                                                                             ; 73 (16)             ; 76 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Break_Interface:break0                                                                                                                                                                                                                                                                                                                     ; Break_Interface                   ; work           ;
;       |breaker:brk0|                                                                                                                    ; 57 (0)              ; 75 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Break_Interface:break0|breaker:brk0                                                                                                                                                                                                                                                                                                        ; breaker                           ; work           ;
;          |breaker_lpm_constant_b9b:breaker_lpm_constant_b9b_component|                                                                  ; 57 (0)              ; 75 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Break_Interface:break0|breaker:brk0|breaker_lpm_constant_b9b:breaker_lpm_constant_b9b_component                                                                                                                                                                                                                                            ; breaker_lpm_constant_b9b          ; work           ;
;             |sld_mod_ram_rom:mgl_prim1|                                                                                                 ; 57 (44)             ; 75 (67)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Break_Interface:break0|breaker:brk0|breaker_lpm_constant_b9b:breaker_lpm_constant_b9b_component|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                                  ; sld_mod_ram_rom                   ; work           ;
;                |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                    ; 13 (13)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Break_Interface:break0|breaker:brk0|breaker_lpm_constant_b9b:breaker_lpm_constant_b9b_component|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                                              ; sld_rom_sr                        ; work           ;
;    |CLOCK_Interface:CLOCK0|                                                                                                             ; 104 (63)            ; 75 (42)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CLOCK_Interface:CLOCK0                                                                                                                                                                                                                                                                                                                     ; CLOCK_Interface                   ; work           ;
;       |PLL_Main:PLL1|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1                                                                                                                                                                                                                                                                                                       ; PLL_Main                          ; PLL_Main       ;
;          |PLL_Main_0002:pll_main_inst|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst                                                                                                                                                                                                                                                                           ; PLL_Main_0002                     ; PLL_Main       ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                   ; altera_pll                        ; work           ;
;       |mono:Timer10|                                                                                                                    ; 41 (41)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CLOCK_Interface:CLOCK0|mono:Timer10                                                                                                                                                                                                                                                                                                        ; mono                              ; work           ;
;    |CPU:CPU0|                                                                                                                           ; 11095 (0)           ; 4490 (0)                  ; 47616             ; 18         ; 0    ; 0            ; |TopDE|CPU:CPU0                                                                                                                                                                                                                                                                                                                                   ; CPU                               ; work           ;
;       |Control_MULTI:CONTROL0|                                                                                                          ; 153 (153)           ; 38 (38)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Control_MULTI:CONTROL0                                                                                                                                                                                                                                                                                                            ; Control_MULTI                     ; work           ;
;       |Datapath_MULTI:DATAPATH0|                                                                                                        ; 10942 (395)         ; 4452 (352)                ; 47616             ; 18         ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0                                                                                                                                                                                                                                                                                                          ; Datapath_MULTI                    ; work           ;
;          |ALU:ALU0|                                                                                                                     ; 5408 (694)          ; 0 (0)                     ; 0                 ; 12         ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0                                                                                                                                                                                                                                                                                                 ; ALU                               ; work           ;
;             |lpm_divide:Div0|                                                                                                           ; 1242 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|lpm_divide:Div0                                                                                                                                                                                                                                                                                 ; lpm_divide                        ; work           ;
;                |lpm_divide_rqo:auto_generated|                                                                                          ; 1242 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|lpm_divide:Div0|lpm_divide_rqo:auto_generated                                                                                                                                                                                                                                                   ; lpm_divide_rqo                    ; work           ;
;                   |abs_divider_4dg:divider|                                                                                             ; 1242 (64)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|lpm_divide:Div0|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider                                                                                                                                                                                                                           ; abs_divider_4dg                   ; work           ;
;                      |alt_u_div_o2f:divider|                                                                                            ; 1114 (1114)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|lpm_divide:Div0|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider                                                                                                                                                                                                     ; alt_u_div_o2f                     ; work           ;
;                      |lpm_abs_4p9:my_abs_den|                                                                                           ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|lpm_divide:Div0|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_den                                                                                                                                                                                                    ; lpm_abs_4p9                       ; work           ;
;                      |lpm_abs_4p9:my_abs_num|                                                                                           ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|lpm_divide:Div0|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num                                                                                                                                                                                                    ; lpm_abs_4p9                       ; work           ;
;             |lpm_divide:Div1|                                                                                                           ; 1090 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|lpm_divide:Div1                                                                                                                                                                                                                                                                                 ; lpm_divide                        ; work           ;
;                |lpm_divide_3dm:auto_generated|                                                                                          ; 1090 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|lpm_divide:Div1|lpm_divide_3dm:auto_generated                                                                                                                                                                                                                                                   ; lpm_divide_3dm                    ; work           ;
;                   |sign_div_unsign_9nh:divider|                                                                                         ; 1090 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider                                                                                                                                                                                                                       ; sign_div_unsign_9nh               ; work           ;
;                      |alt_u_div_o2f:divider|                                                                                            ; 1090 (1090)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider                                                                                                                                                                                                 ; alt_u_div_o2f                     ; work           ;
;             |lpm_divide:Mod0|                                                                                                           ; 1268 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|lpm_divide:Mod0                                                                                                                                                                                                                                                                                 ; lpm_divide                        ; work           ;
;                |lpm_divide_uio:auto_generated|                                                                                          ; 1268 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|lpm_divide:Mod0|lpm_divide_uio:auto_generated                                                                                                                                                                                                                                                   ; lpm_divide_uio                    ; work           ;
;                   |abs_divider_4dg:divider|                                                                                             ; 1268 (43)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|lpm_divide:Mod0|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                                                                                                                                                                                                                           ; abs_divider_4dg                   ; work           ;
;                      |alt_u_div_o2f:divider|                                                                                            ; 1161 (1161)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|lpm_divide:Mod0|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider                                                                                                                                                                                                     ; alt_u_div_o2f                     ; work           ;
;                      |lpm_abs_4p9:my_abs_den|                                                                                           ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|lpm_divide:Mod0|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_den                                                                                                                                                                                                    ; lpm_abs_4p9                       ; work           ;
;                      |lpm_abs_4p9:my_abs_num|                                                                                           ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|lpm_divide:Mod0|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num                                                                                                                                                                                                    ; lpm_abs_4p9                       ; work           ;
;             |lpm_divide:Mod1|                                                                                                           ; 1114 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|lpm_divide:Mod1                                                                                                                                                                                                                                                                                 ; lpm_divide                        ; work           ;
;                |lpm_divide_65m:auto_generated|                                                                                          ; 1114 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|lpm_divide:Mod1|lpm_divide_65m:auto_generated                                                                                                                                                                                                                                                   ; lpm_divide_65m                    ; work           ;
;                   |sign_div_unsign_9nh:divider|                                                                                         ; 1114 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider                                                                                                                                                                                                                       ; sign_div_unsign_9nh               ; work           ;
;                      |alt_u_div_o2f:divider|                                                                                            ; 1114 (1114)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider                                                                                                                                                                                                 ; alt_u_div_o2f                     ; work           ;
;          |BranchControl:BC0|                                                                                                            ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|BranchControl:BC0                                                                                                                                                                                                                                                                                        ; BranchControl                     ; work           ;
;          |CSRegisters:CSRegister0|                                                                                                      ; 810 (810)           ; 592 (592)                 ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0                                                                                                                                                                                                                                                                                  ; CSRegisters                       ; work           ;
;          |ExceptionControl:EXC0|                                                                                                        ; 26 (26)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|ExceptionControl:EXC0                                                                                                                                                                                                                                                                                    ; ExceptionControl                  ; work           ;
;          |FPALU:FPALU0|                                                                                                                 ; 1875 (237)          ; 1460 (7)                  ; 47616             ; 6          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0                                                                                                                                                                                                                                                                                             ; FPALU                             ; work           ;
;             |add_sub:add1|                                                                                                              ; 468 (0)             ; 279 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1                                                                                                                                                                                                                                                                                ; add_sub                           ; add_sub        ;
;                |add_sub_0002:add_sub_inst|                                                                                              ; 468 (467)           ; 279 (70)                  ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst                                                                                                                                                                                                                                                      ; add_sub_0002                      ; add_sub        ;
;                   |dspba_delay:effSubInvSticky_uid83_fpAddSubTest_ieeeAdd_delay|                                                        ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:effSubInvSticky_uid83_fpAddSubTest_ieeeAdd_delay                                                                                                                                                                                         ; dspba_delay                       ; add_sub        ;
;                   |dspba_delay:excN_aSig_uid37_fpAddSubTest_ieeeAdd_delay|                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:excN_aSig_uid37_fpAddSubTest_ieeeAdd_delay                                                                                                                                                                                               ; dspba_delay                       ; add_sub        ;
;                   |dspba_delay:excN_bSig_uid51_fpAddSubTest_ieeeAdd_delay|                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:excN_bSig_uid51_fpAddSubTest_ieeeAdd_delay                                                                                                                                                                                               ; dspba_delay                       ; add_sub        ;
;                   |dspba_delay:expXIsMax_uid47_fpAddSubTest_ieeeAdd_delay|                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:expXIsMax_uid47_fpAddSubTest_ieeeAdd_delay                                                                                                                                                                                               ; dspba_delay                       ; add_sub        ;
;                   |dspba_delay:fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|                                                      ; 0 (0)               ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay                                                                                                                                                                                       ; dspba_delay                       ; add_sub        ;
;                   |dspba_delay:fracXIsZero_uid34_fpAddSubTest_ieeeAdd_delay|                                                            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:fracXIsZero_uid34_fpAddSubTest_ieeeAdd_delay                                                                                                                                                                                             ; dspba_delay                       ; add_sub        ;
;                   |dspba_delay:fracXIsZero_uid48_fpAddSubTest_ieeeAdd_delay|                                                            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:fracXIsZero_uid48_fpAddSubTest_ieeeAdd_delay                                                                                                                                                                                             ; dspba_delay                       ; add_sub        ;
;                   |dspba_delay:invCmpEQ_stickyBits_cZwF_uid81_fpAddSubTest_ieeeAdd_delay|                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:invCmpEQ_stickyBits_cZwF_uid81_fpAddSubTest_ieeeAdd_delay                                                                                                                                                                                ; dspba_delay                       ; add_sub        ;
;                   |dspba_delay:rInfOvf_uid130_fpAddSubTest_ieeeAdd_delay|                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:rInfOvf_uid130_fpAddSubTest_ieeeAdd_delay                                                                                                                                                                                                ; dspba_delay                       ; add_sub        ;
;                   |dspba_delay:redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|                      ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1                                                                                                                                                       ; dspba_delay                       ; add_sub        ;
;                   |dspba_delay:redist10_sigB_uid60_fpAddSubTest_ieeeAdd_b_1|                                                            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist10_sigB_uid60_fpAddSubTest_ieeeAdd_b_1                                                                                                                                                                                             ; dspba_delay                       ; add_sub        ;
;                   |dspba_delay:redist11_sigB_uid60_fpAddSubTest_ieeeAdd_b_3|                                                            ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist11_sigB_uid60_fpAddSubTest_ieeeAdd_b_3                                                                                                                                                                                             ; dspba_delay                       ; add_sub        ;
;                   |dspba_delay:redist12_sigA_uid59_fpAddSubTest_ieeeAdd_b_1|                                                            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist12_sigA_uid59_fpAddSubTest_ieeeAdd_b_1                                                                                                                                                                                             ; dspba_delay                       ; add_sub        ;
;                   |dspba_delay:redist13_sigA_uid59_fpAddSubTest_ieeeAdd_b_3|                                                            ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist13_sigA_uid59_fpAddSubTest_ieeeAdd_b_3                                                                                                                                                                                             ; dspba_delay                       ; add_sub        ;
;                   |dspba_delay:redist14_InvExpXIsZero_uid53_fpAddSubTest_ieeeAdd_q_2|                                                   ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist14_InvExpXIsZero_uid53_fpAddSubTest_ieeeAdd_q_2                                                                                                                                                                                    ; dspba_delay                       ; add_sub        ;
;                   |dspba_delay:redist15_excN_bSig_uid51_fpAddSubTest_ieeeAdd_q_2|                                                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist15_excN_bSig_uid51_fpAddSubTest_ieeeAdd_q_2                                                                                                                                                                                        ; dspba_delay                       ; add_sub        ;
;                   |dspba_delay:redist16_excI_bSig_uid50_fpAddSubTest_ieeeAdd_q_2|                                                       ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist16_excI_bSig_uid50_fpAddSubTest_ieeeAdd_q_2                                                                                                                                                                                        ; dspba_delay                       ; add_sub        ;
;                   |dspba_delay:redist17_fracXIsZero_uid48_fpAddSubTest_ieeeAdd_q_3|                                                     ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist17_fracXIsZero_uid48_fpAddSubTest_ieeeAdd_q_3                                                                                                                                                                                      ; dspba_delay                       ; add_sub        ;
;                   |dspba_delay:redist18_expXIsMax_uid47_fpAddSubTest_ieeeAdd_q_3|                                                       ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist18_expXIsMax_uid47_fpAddSubTest_ieeeAdd_q_3                                                                                                                                                                                        ; dspba_delay                       ; add_sub        ;
;                   |dspba_delay:redist19_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_1|                                                 ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist19_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_1                                                                                                                                                                                  ; dspba_delay                       ; add_sub        ;
;                   |dspba_delay:redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|                      ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1                                                                                                                                                       ; dspba_delay                       ; add_sub        ;
;                   |dspba_delay:redist20_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_3|                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist20_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_3                                                                                                                                                                                  ; dspba_delay                       ; add_sub        ;
;                   |dspba_delay:redist21_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_4|                                                 ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist21_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_4                                                                                                                                                                                  ; dspba_delay                       ; add_sub        ;
;                   |dspba_delay:redist22_excN_aSig_uid37_fpAddSubTest_ieeeAdd_q_2|                                                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist22_excN_aSig_uid37_fpAddSubTest_ieeeAdd_q_2                                                                                                                                                                                        ; dspba_delay                       ; add_sub        ;
;                   |dspba_delay:redist23_excI_aSig_uid36_fpAddSubTest_ieeeAdd_q_2|                                                       ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist23_excI_aSig_uid36_fpAddSubTest_ieeeAdd_q_2                                                                                                                                                                                        ; dspba_delay                       ; add_sub        ;
;                   |dspba_delay:redist24_excZ_aSig_uid25_uid32_fpAddSubTest_ieeeAdd_q_1|                                                 ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist24_excZ_aSig_uid25_uid32_fpAddSubTest_ieeeAdd_q_1                                                                                                                                                                                  ; dspba_delay                       ; add_sub        ;
;                   |dspba_delay:redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|                                                       ; 0 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2                                                                                                                                                                                        ; dspba_delay                       ; add_sub        ;
;                   |dspba_delay:redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|                                                        ; 0 (0)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3                                                                                                                                                                                         ; dspba_delay                       ; add_sub        ;
;                   |dspba_delay:redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|                                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1                                                                                                                                                                          ; dspba_delay                       ; add_sub        ;
;                   |dspba_delay:redist4_signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_q_2|                                                  ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist4_signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_q_2                                                                                                                                                                                   ; dspba_delay                       ; add_sub        ;
;                   |dspba_delay:redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|                                                      ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1                                                                                                                                                                                       ; dspba_delay                       ; add_sub        ;
;                   |dspba_delay:redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|                                                     ; 0 (0)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1                                                                                                                                                                                      ; dspba_delay                       ; add_sub        ;
;                   |dspba_delay:redist7_aMinusA_uid96_fpAddSubTest_ieeeAdd_q_1|                                                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist7_aMinusA_uid96_fpAddSubTest_ieeeAdd_q_1                                                                                                                                                                                           ; dspba_delay                       ; add_sub        ;
;                   |dspba_delay:redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|                                                          ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1                                                                                                                                                                                           ; dspba_delay                       ; add_sub        ;
;                   |dspba_delay:redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4|                                                           ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4                                                                                                                                                                                            ; dspba_delay                       ; add_sub        ;
;                   |dspba_delay:regInputs_uid127_fpAddSubTest_ieeeAdd_delay|                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:regInputs_uid127_fpAddSubTest_ieeeAdd_delay                                                                                                                                                                                              ; dspba_delay                       ; add_sub        ;
;                   |dspba_delay:signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_delay|                                                        ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_delay                                                                                                                                                                                         ; dspba_delay                       ; add_sub        ;
;                   |dspba_delay:vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay                                                                                                                                                                                ; dspba_delay                       ; add_sub        ;
;             |comp_s:comp_s1|                                                                                                            ; 54 (0)              ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|comp_s:comp_s1                                                                                                                                                                                                                                                                              ; comp_s                            ; work           ;
;                |comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component|                                                            ; 54 (24)             ; 27 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|comp_s:comp_s1|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component                                                                                                                                                                                                                  ; comp_s_altfp_compare_q6c          ; work           ;
;                   |lpm_compare:cmpr1|                                                                                                   ; 8 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|comp_s:comp_s1|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component|lpm_compare:cmpr1                                                                                                                                                                                                ; lpm_compare                       ; work           ;
;                      |cmpr_l4j:auto_generated|                                                                                          ; 8 (8)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|comp_s:comp_s1|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component|lpm_compare:cmpr1|cmpr_l4j:auto_generated                                                                                                                                                                        ; cmpr_l4j                          ; work           ;
;                   |lpm_compare:cmpr2|                                                                                                   ; 8 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|comp_s:comp_s1|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component|lpm_compare:cmpr2                                                                                                                                                                                                ; lpm_compare                       ; work           ;
;                      |cmpr_l4j:auto_generated|                                                                                          ; 8 (8)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|comp_s:comp_s1|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component|lpm_compare:cmpr2|cmpr_l4j:auto_generated                                                                                                                                                                        ; cmpr_l4j                          ; work           ;
;                   |lpm_compare:cmpr3|                                                                                                   ; 8 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|comp_s:comp_s1|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component|lpm_compare:cmpr3                                                                                                                                                                                                ; lpm_compare                       ; work           ;
;                      |cmpr_l4j:auto_generated|                                                                                          ; 8 (8)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|comp_s:comp_s1|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component|lpm_compare:cmpr3|cmpr_l4j:auto_generated                                                                                                                                                                        ; cmpr_l4j                          ; work           ;
;                   |lpm_compare:cmpr4|                                                                                                   ; 6 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|comp_s:comp_s1|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component|lpm_compare:cmpr4                                                                                                                                                                                                ; lpm_compare                       ; work           ;
;                      |cmpr_k4j:auto_generated|                                                                                          ; 6 (6)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|comp_s:comp_s1|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component|lpm_compare:cmpr4|cmpr_k4j:auto_generated                                                                                                                                                                        ; cmpr_k4j                          ; work           ;
;             |cvt_s_w:cvt_s_w1|                                                                                                          ; 198 (0)             ; 135 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1                                                                                                                                                                                                                                                                            ; cvt_s_w                           ; cvt_s_w        ;
;                |cvt_s_w_0002:cvt_s_w_inst|                                                                                              ; 198 (198)           ; 135 (38)                  ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst                                                                                                                                                                                                                                                  ; cvt_s_w_0002                      ; cvt_s_w        ;
;                   |dspba_delay:inIsZero_uid12_fxpToFPTest_delay|                                                                        ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:inIsZero_uid12_fxpToFPTest_delay                                                                                                                                                                                                     ; dspba_delay                       ; cvt_s_w        ;
;                   |dspba_delay:redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|                                                 ; 0 (0)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1                                                                                                                                                                              ; dspba_delay                       ; cvt_s_w        ;
;                   |dspba_delay:redist1_vCount_uid56_lzcShifterZ1_uid10_fxpToFPTest_q_1|                                                 ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:redist1_vCount_uid56_lzcShifterZ1_uid10_fxpToFPTest_q_1                                                                                                                                                                              ; dspba_delay                       ; cvt_s_w        ;
;                   |dspba_delay:redist2_vCount_uid49_lzcShifterZ1_uid10_fxpToFPTest_q_1|                                                 ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:redist2_vCount_uid49_lzcShifterZ1_uid10_fxpToFPTest_q_1                                                                                                                                                                              ; dspba_delay                       ; cvt_s_w        ;
;                   |dspba_delay:redist3_vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_q_2|                                                 ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:redist3_vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_q_2                                                                                                                                                                              ; dspba_delay                       ; cvt_s_w        ;
;                   |dspba_delay:redist4_expR_uid26_fxpToFPTest_b_1|                                                                      ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:redist4_expR_uid26_fxpToFPTest_b_1                                                                                                                                                                                                   ; dspba_delay                       ; cvt_s_w        ;
;                   |dspba_delay:redist5_fracR_uid25_fxpToFPTest_b_1|                                                                     ; 0 (0)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:redist5_fracR_uid25_fxpToFPTest_b_1                                                                                                                                                                                                  ; dspba_delay                       ; cvt_s_w        ;
;                   |dspba_delay:redist6_y_uid9_fxpToFPTest_b_1|                                                                          ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:redist6_y_uid9_fxpToFPTest_b_1                                                                                                                                                                                                       ; dspba_delay                       ; cvt_s_w        ;
;                   |dspba_delay:redist7_signX_uid6_fxpToFPTest_b_4|                                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:redist7_signX_uid6_fxpToFPTest_b_4                                                                                                                                                                                                   ; dspba_delay                       ; cvt_s_w        ;
;                   |dspba_delay:sticky_uid20_fxpToFPTest_delay|                                                                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:sticky_uid20_fxpToFPTest_delay                                                                                                                                                                                                       ; dspba_delay                       ; cvt_s_w        ;
;                   |dspba_delay:vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|                                                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay                                                                                                                                                                                    ; dspba_delay                       ; cvt_s_w        ;
;             |cvt_s_wu:cvt_s_wu1|                                                                                                        ; 113 (0)             ; 105 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1                                                                                                                                                                                                                                                                          ; cvt_s_wu                          ; cvt_s_wu       ;
;                |cvt_s_wu_0002:cvt_s_wu_inst|                                                                                            ; 113 (111)           ; 105 (64)                  ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst                                                                                                                                                                                                                                              ; cvt_s_wu_0002                     ; cvt_s_wu       ;
;                   |dspba_delay:inIsZero_uid8_fxpToFPTest_delay|                                                                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:inIsZero_uid8_fxpToFPTest_delay                                                                                                                                                                                                  ; dspba_delay                       ; cvt_s_wu       ;
;                   |dspba_delay:redist0_vCount_uid66_lzcShifterZ1_uid6_fxpToFPTest_q_1|                                                  ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist0_vCount_uid66_lzcShifterZ1_uid6_fxpToFPTest_q_1                                                                                                                                                                           ; dspba_delay                       ; cvt_s_wu       ;
;                   |dspba_delay:redist1_vCount_uid59_lzcShifterZ1_uid6_fxpToFPTest_q_1|                                                  ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist1_vCount_uid59_lzcShifterZ1_uid6_fxpToFPTest_q_1                                                                                                                                                                           ; dspba_delay                       ; cvt_s_wu       ;
;                   |dspba_delay:redist2_vCount_uid52_lzcShifterZ1_uid6_fxpToFPTest_q_1|                                                  ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist2_vCount_uid52_lzcShifterZ1_uid6_fxpToFPTest_q_1                                                                                                                                                                           ; dspba_delay                       ; cvt_s_wu       ;
;                   |dspba_delay:redist3_vCount_uid45_lzcShifterZ1_uid6_fxpToFPTest_q_2|                                                  ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist3_vCount_uid45_lzcShifterZ1_uid6_fxpToFPTest_q_2                                                                                                                                                                           ; dspba_delay                       ; cvt_s_wu       ;
;                   |dspba_delay:redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2|                                                  ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2                                                                                                                                                                           ; dspba_delay                       ; cvt_s_wu       ;
;                   |dspba_delay:redist5_expFracRnd_uid12_fxpToFPTest_q_1|                                                                ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist5_expFracRnd_uid12_fxpToFPTest_q_1                                                                                                                                                                                         ; dspba_delay                       ; cvt_s_wu       ;
;                   |dspba_delay:rnd_uid18_fxpToFPTest_delay|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:rnd_uid18_fxpToFPTest_delay                                                                                                                                                                                                      ; dspba_delay                       ; cvt_s_wu       ;
;             |cvt_w_s:cvt_w_s1|                                                                                                          ; 212 (0)             ; 70 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1                                                                                                                                                                                                                                                                            ; cvt_w_s                           ; cvt_w_s        ;
;                |cvt_w_s_0002:cvt_w_s_inst|                                                                                              ; 212 (210)           ; 70 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst                                                                                                                                                                                                                                                  ; cvt_w_s_0002                      ; cvt_w_s        ;
;                   |dspba_delay:excZ_x_uid11_fpToFxPTest_delay|                                                                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:excZ_x_uid11_fpToFxPTest_delay                                                                                                                                                                                                       ; dspba_delay                       ; cvt_w_s        ;
;                   |dspba_delay:expXIsMax_uid12_fpToFxPTest_delay|                                                                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:expXIsMax_uid12_fpToFxPTest_delay                                                                                                                                                                                                    ; dspba_delay                       ; cvt_w_s        ;
;                   |dspba_delay:redist0_udf_uid29_fpToFxPTest_n_2|                                                                       ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist0_udf_uid29_fpToFxPTest_n_2                                                                                                                                                                                                    ; dspba_delay                       ; cvt_w_s        ;
;                   |dspba_delay:redist1_ovfExpRange_uid27_fpToFxPTest_n_2|                                                               ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist1_ovfExpRange_uid27_fpToFxPTest_n_2                                                                                                                                                                                            ; dspba_delay                       ; cvt_w_s        ;
;                   |dspba_delay:redist3_signX_uid25_fpToFxPTest_b_2|                                                                     ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist3_signX_uid25_fpToFxPTest_b_2                                                                                                                                                                                                  ; dspba_delay                       ; cvt_w_s        ;
;                   |dspba_delay:redist4_expXIsMax_uid12_fpToFxPTest_q_2|                                                                 ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist4_expXIsMax_uid12_fpToFxPTest_q_2                                                                                                                                                                                              ; dspba_delay                       ; cvt_w_s        ;
;                   |dspba_delay:redist5_frac_x_uid10_fpToFxPTest_b_1|                                                                    ; 0 (0)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist5_frac_x_uid10_fpToFxPTest_b_1                                                                                                                                                                                                 ; dspba_delay                       ; cvt_w_s        ;
;             |cvt_wu_s:cvt_wu_s1|                                                                                                        ; 172 (0)             ; 37 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_wu_s:cvt_wu_s1                                                                                                                                                                                                                                                                          ; cvt_wu_s                          ; cvt_wu_s       ;
;                |cvt_wu_s_0002:cvt_wu_s_inst|                                                                                            ; 172 (172)           ; 37 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst                                                                                                                                                                                                                                              ; cvt_wu_s_0002                     ; cvt_wu_s       ;
;                   |dspba_delay:redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|    ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1                                                                                                                             ; dspba_delay                       ; cvt_wu_s       ;
;                   |dspba_delay:redist1_signX_uid25_fpToFxPTest_b_1|                                                                     ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:redist1_signX_uid25_fpToFxPTest_b_1                                                                                                                                                                                              ; dspba_delay                       ; cvt_wu_s       ;
;             |div_s:div1|                                                                                                                ; 177 (0)             ; 474 (0)                   ; 31744             ; 3          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1                                                                                                                                                                                                                                                                                  ; div_s                             ; div_s          ;
;                |div_s_0002:div_s_inst|                                                                                                  ; 177 (177)           ; 474 (201)                 ; 31744             ; 3          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst                                                                                                                                                                                                                                                            ; div_s_0002                        ; div_s          ;
;                   |altera_syncram:memoryC0_uid112_invTables_lutmem_dmem|                                                                ; 0 (0)               ; 0 (0)                     ; 10240             ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid112_invTables_lutmem_dmem                                                                                                                                                                                                       ; altera_syncram                    ; work           ;
;                      |altera_syncram_j054:auto_generated|                                                                               ; 0 (0)               ; 0 (0)                     ; 10240             ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid112_invTables_lutmem_dmem|altera_syncram_j054:auto_generated                                                                                                                                                                    ; altera_syncram_j054               ; work           ;
;                         |altsyncram_vuc4:altsyncram1|                                                                                   ; 0 (0)               ; 0 (0)                     ; 10240             ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid112_invTables_lutmem_dmem|altera_syncram_j054:auto_generated|altsyncram_vuc4:altsyncram1                                                                                                                                        ; altsyncram_vuc4                   ; work           ;
;                   |altera_syncram:memoryC0_uid113_invTables_lutmem_dmem|                                                                ; 0 (0)               ; 0 (0)                     ; 5120              ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem                                                                                                                                                                                                       ; altera_syncram                    ; work           ;
;                      |altera_syncram_k054:auto_generated|                                                                               ; 0 (0)               ; 0 (0)                     ; 5120              ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem|altera_syncram_k054:auto_generated                                                                                                                                                                    ; altera_syncram_k054               ; work           ;
;                         |altsyncram_0vc4:altsyncram1|                                                                                   ; 0 (0)               ; 0 (0)                     ; 5120              ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem|altera_syncram_k054:auto_generated|altsyncram_0vc4:altsyncram1                                                                                                                                        ; altsyncram_0vc4                   ; work           ;
;                   |altera_syncram:memoryC1_uid116_invTables_lutmem_dmem|                                                                ; 0 (0)               ; 0 (0)                     ; 10240             ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC1_uid116_invTables_lutmem_dmem                                                                                                                                                                                                       ; altera_syncram                    ; work           ;
;                      |altera_syncram_o054:auto_generated|                                                                               ; 0 (0)               ; 0 (0)                     ; 10240             ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC1_uid116_invTables_lutmem_dmem|altera_syncram_o054:auto_generated                                                                                                                                                                    ; altera_syncram_o054               ; work           ;
;                         |altsyncram_4vc4:altsyncram1|                                                                                   ; 0 (0)               ; 0 (0)                     ; 10240             ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC1_uid116_invTables_lutmem_dmem|altera_syncram_o054:auto_generated|altsyncram_4vc4:altsyncram1                                                                                                                                        ; altsyncram_4vc4                   ; work           ;
;                   |altera_syncram:memoryC2_uid120_invTables_lutmem_dmem|                                                                ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC2_uid120_invTables_lutmem_dmem                                                                                                                                                                                                       ; altera_syncram                    ; work           ;
;                      |altera_syncram_l054:auto_generated|                                                                               ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC2_uid120_invTables_lutmem_dmem|altera_syncram_l054:auto_generated                                                                                                                                                                    ; altera_syncram_l054               ; work           ;
;                         |altsyncram_1vc4:altsyncram1|                                                                                   ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC2_uid120_invTables_lutmem_dmem|altera_syncram_l054:auto_generated|altsyncram_1vc4:altsyncram1                                                                                                                                        ; altsyncram_1vc4                   ; work           ;
;                   |altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|                                                          ; 0 (0)               ; 26 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem                                                                                                                                                                                                 ; altera_syncram                    ; work           ;
;                      |altera_syncram_p914:auto_generated|                                                                               ; 0 (0)               ; 26 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated                                                                                                                                                              ; altera_syncram_p914               ; work           ;
;                         |altsyncram_qmb4:altsyncram1|                                                                                   ; 0 (0)               ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1                                                                                                                                  ; altsyncram_qmb4                   ; work           ;
;                   |altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|                                                          ; 0 (0)               ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem                                                                                                                                                                                                 ; altera_syncram                    ; work           ;
;                      |altera_syncram_1714:auto_generated|                                                                               ; 0 (0)               ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|altera_syncram_1714:auto_generated                                                                                                                                                              ; altera_syncram_1714               ; work           ;
;                         |altsyncram_2kb4:altsyncram1|                                                                                   ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1                                                                                                                                  ; altsyncram_2kb4                   ; work           ;
;                   |dspba_delay:excZ_y_uid37_fpDivTest_delay|                                                                            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:excZ_y_uid37_fpDivTest_delay                                                                                                                                                                                                                   ; dspba_delay                       ; div_s          ;
;                   |dspba_delay:fracXIsZero_uid25_fpDivTest_delay|                                                                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:fracXIsZero_uid25_fpDivTest_delay                                                                                                                                                                                                              ; dspba_delay                       ; div_s          ;
;                   |dspba_delay:fracXIsZero_uid39_fpDivTest_delay|                                                                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:fracXIsZero_uid39_fpDivTest_delay                                                                                                                                                                                                              ; dspba_delay                       ; div_s          ;
;                   |dspba_delay:fracYPostZ_uid56_fpDivTest_delay|                                                                        ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:fracYPostZ_uid56_fpDivTest_delay                                                                                                                                                                                                               ; dspba_delay                       ; div_s          ;
;                   |dspba_delay:redist0_excRPreExc_uid79_fpDivTest_b_1|                                                                  ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist0_excRPreExc_uid79_fpDivTest_b_1                                                                                                                                                                                                         ; dspba_delay                       ; div_s          ;
;                   |dspba_delay:redist10_fracXIsZero_uid39_fpDivTest_q_9|                                                                ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist10_fracXIsZero_uid39_fpDivTest_q_9                                                                                                                                                                                                       ; dspba_delay                       ; div_s          ;
;                   |dspba_delay:redist11_expXIsMax_uid38_fpDivTest_q_9|                                                                  ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist11_expXIsMax_uid38_fpDivTest_q_9                                                                                                                                                                                                         ; dspba_delay                       ; div_s          ;
;                   |dspba_delay:redist12_excZ_y_uid37_fpDivTest_q_9|                                                                     ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist12_excZ_y_uid37_fpDivTest_q_9                                                                                                                                                                                                            ; dspba_delay                       ; div_s          ;
;                   |dspba_delay:redist13_fracXIsZero_uid25_fpDivTest_q_3|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist13_fracXIsZero_uid25_fpDivTest_q_3                                                                                                                                                                                                       ; dspba_delay                       ; div_s          ;
;                   |dspba_delay:redist14_expXIsMax_uid24_fpDivTest_q_9|                                                                  ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist14_expXIsMax_uid24_fpDivTest_q_9                                                                                                                                                                                                         ; dspba_delay                       ; div_s          ;
;                   |dspba_delay:redist15_excZ_x_uid23_fpDivTest_q_9|                                                                     ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist15_excZ_x_uid23_fpDivTest_q_9                                                                                                                                                                                                            ; dspba_delay                       ; div_s          ;
;                   |dspba_delay:redist16_fracYZero_uid15_fpDivTest_q_6|                                                                  ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist16_fracYZero_uid15_fpDivTest_q_6                                                                                                                                                                                                         ; dspba_delay                       ; div_s          ;
;                   |dspba_delay:redist1_fracRPreExc_uid78_fpDivTest_b_1|                                                                 ; 0 (0)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist1_fracRPreExc_uid78_fpDivTest_b_1                                                                                                                                                                                                        ; dspba_delay                       ; div_s          ;
;                   |dspba_delay:redist2_lOAdded_uid58_fpDivTest_q_2|                                                                     ; 0 (0)               ; 48 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist2_lOAdded_uid58_fpDivTest_q_2                                                                                                                                                                                                            ; dspba_delay                       ; div_s          ;
;                   |dspba_delay:redist3_fracYPostZ_uid56_fpDivTest_q_2|                                                                  ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist3_fracYPostZ_uid56_fpDivTest_q_2                                                                                                                                                                                                         ; dspba_delay                       ; div_s          ;
;                   |dspba_delay:redist4_yPE_uid52_fpDivTest_b_2|                                                                         ; 0 (0)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist4_yPE_uid52_fpDivTest_b_2                                                                                                                                                                                                                ; dspba_delay                       ; div_s          ;
;                   |dspba_delay:redist5_yPE_uid52_fpDivTest_b_4|                                                                         ; 0 (0)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist5_yPE_uid52_fpDivTest_b_4                                                                                                                                                                                                                ; dspba_delay                       ; div_s          ;
;                   |dspba_delay:redist6_yAddr_uid51_fpDivTest_b_2|                                                                       ; 0 (0)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist6_yAddr_uid51_fpDivTest_b_2                                                                                                                                                                                                              ; dspba_delay                       ; div_s          ;
;                   |dspba_delay:redist7_yAddr_uid51_fpDivTest_b_4|                                                                       ; 0 (0)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist7_yAddr_uid51_fpDivTest_b_4                                                                                                                                                                                                              ; dspba_delay                       ; div_s          ;
;                   |dspba_delay:redist8_expXmY_uid47_fpDivTest_q_8_outputreg|                                                            ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist8_expXmY_uid47_fpDivTest_q_8_outputreg                                                                                                                                                                                                   ; dspba_delay                       ; div_s          ;
;                   |dspba_delay:redist9_signR_uid46_fpDivTest_q_9|                                                                       ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist9_signR_uid46_fpDivTest_q_9                                                                                                                                                                                                              ; dspba_delay                       ; div_s          ;
;                   |dspba_delay:signR_uid46_fpDivTest_delay|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:signR_uid46_fpDivTest_delay                                                                                                                                                                                                                    ; dspba_delay                       ; div_s          ;
;             |fmax_s:fmax_s1|                                                                                                            ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|fmax_s:fmax_s1                                                                                                                                                                                                                                                                              ; fmax_s                            ; fmax_s         ;
;                |fmax_s_0002:fmax_s_inst|                                                                                                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|fmax_s:fmax_s1|fmax_s_0002:fmax_s_inst                                                                                                                                                                                                                                                      ; fmax_s_0002                       ; fmax_s         ;
;             |fmin_s:fmin_s1|                                                                                                            ; 72 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|fmin_s:fmin_s1                                                                                                                                                                                                                                                                              ; fmin_s                            ; fmin_s         ;
;                |fmin_s_0002:fmin_s_inst|                                                                                                ; 72 (72)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|fmin_s:fmin_s1|fmin_s_0002:fmin_s_inst                                                                                                                                                                                                                                                      ; fmin_s_0002                       ; fmin_s         ;
;             |mul_s:mul1|                                                                                                                ; 81 (0)              ; 128 (0)                   ; 0                 ; 1          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1                                                                                                                                                                                                                                                                                  ; mul_s                             ; mul_s          ;
;                |mul_s_0002:mul_s_inst|                                                                                                  ; 81 (81)             ; 128 (85)                  ; 0                 ; 1          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst                                                                                                                                                                                                                                                            ; mul_s_0002                        ; mul_s          ;
;                   |dspba_delay:fracXIsZero_uid17_fpMulTest_delay|                                                                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:fracXIsZero_uid17_fpMulTest_delay                                                                                                                                                                                                              ; dspba_delay                       ; mul_s          ;
;                   |dspba_delay:redist0_expRPreExc_uid61_fpMulTest_b_1|                                                                  ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:redist0_expRPreExc_uid61_fpMulTest_b_1                                                                                                                                                                                                         ; dspba_delay                       ; mul_s          ;
;                   |dspba_delay:redist1_fracRPreExc_uid59_fpMulTest_b_1|                                                                 ; 0 (0)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:redist1_fracRPreExc_uid59_fpMulTest_b_1                                                                                                                                                                                                        ; dspba_delay                       ; mul_s          ;
;                   |dspba_delay:redist3_expSum_uid44_fpMulTest_q_2|                                                                      ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:redist3_expSum_uid44_fpMulTest_q_2                                                                                                                                                                                                             ; dspba_delay                       ; mul_s          ;
;                   |dspba_delay:redist7_fracXIsZero_uid17_fpMulTest_q_3|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:redist7_fracXIsZero_uid17_fpMulTest_q_3                                                                                                                                                                                                        ; dspba_delay                       ; mul_s          ;
;             |sqrt_s:sqrt1|                                                                                                              ; 90 (0)              ; 198 (0)                   ; 15872             ; 2          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1                                                                                                                                                                                                                                                                                ; sqrt_s                            ; sqrt_s         ;
;                |sqrt_s_0002:sqrt_s_inst|                                                                                                ; 90 (89)             ; 198 (107)                 ; 15872             ; 2          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst                                                                                                                                                                                                                                                        ; sqrt_s_0002                       ; sqrt_s         ;
;                   |altera_syncram:memoryC0_uid62_sqrtTables_lutmem_dmem|                                                                ; 0 (0)               ; 0 (0)                     ; 7424              ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC0_uid62_sqrtTables_lutmem_dmem                                                                                                                                                                                                   ; altera_syncram                    ; work           ;
;                      |altera_syncram_p754:auto_generated|                                                                               ; 0 (0)               ; 0 (0)                     ; 7424              ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC0_uid62_sqrtTables_lutmem_dmem|altera_syncram_p754:auto_generated                                                                                                                                                                ; altera_syncram_p754               ; work           ;
;                         |altsyncram_56d4:altsyncram1|                                                                                   ; 0 (0)               ; 0 (0)                     ; 7424              ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC0_uid62_sqrtTables_lutmem_dmem|altera_syncram_p754:auto_generated|altsyncram_56d4:altsyncram1                                                                                                                                    ; altsyncram_56d4                   ; work           ;
;                   |altera_syncram:memoryC1_uid65_sqrtTables_lutmem_dmem|                                                                ; 0 (0)               ; 0 (0)                     ; 5376              ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC1_uid65_sqrtTables_lutmem_dmem                                                                                                                                                                                                   ; altera_syncram                    ; work           ;
;                      |altera_syncram_k754:auto_generated|                                                                               ; 0 (0)               ; 0 (0)                     ; 5376              ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC1_uid65_sqrtTables_lutmem_dmem|altera_syncram_k754:auto_generated                                                                                                                                                                ; altera_syncram_k754               ; work           ;
;                         |altsyncram_06d4:altsyncram1|                                                                                   ; 0 (0)               ; 0 (0)                     ; 5376              ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC1_uid65_sqrtTables_lutmem_dmem|altera_syncram_k754:auto_generated|altsyncram_06d4:altsyncram1                                                                                                                                    ; altsyncram_06d4                   ; work           ;
;                   |altera_syncram:memoryC2_uid68_sqrtTables_lutmem_dmem|                                                                ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC2_uid68_sqrtTables_lutmem_dmem                                                                                                                                                                                                   ; altera_syncram                    ; work           ;
;                      |altera_syncram_o754:auto_generated|                                                                               ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC2_uid68_sqrtTables_lutmem_dmem|altera_syncram_o754:auto_generated                                                                                                                                                                ; altera_syncram_o754               ; work           ;
;                         |altsyncram_46d4:altsyncram1|                                                                                   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC2_uid68_sqrtTables_lutmem_dmem|altera_syncram_o754:auto_generated|altsyncram_46d4:altsyncram1                                                                                                                                    ; altsyncram_46d4                   ; work           ;
;                   |altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|                                                            ; 0 (0)               ; 11 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem                                                                                                                                                                                               ; altera_syncram                    ; work           ;
;                      |altera_syncram_v614:auto_generated|                                                                               ; 0 (0)               ; 11 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|altera_syncram_v614:auto_generated                                                                                                                                                            ; altera_syncram_v614               ; work           ;
;                         |altsyncram_0kb4:altsyncram1|                                                                                   ; 0 (0)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|altera_syncram_v614:auto_generated|altsyncram_0kb4:altsyncram1                                                                                                                                ; altsyncram_0kb4                   ; work           ;
;                   |dspba_delay:redist0_yForPe_uid36_fpSqrtTest_b_2|                                                                     ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist0_yForPe_uid36_fpSqrtTest_b_2                                                                                                                                                                                                        ; dspba_delay                       ; sqrt_s         ;
;                   |dspba_delay:redist1_yForPe_uid36_fpSqrtTest_b_4|                                                                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist1_yForPe_uid36_fpSqrtTest_b_4                                                                                                                                                                                                        ; dspba_delay                       ; sqrt_s         ;
;                   |dspba_delay:redist2_yAddr_uid35_fpSqrtTest_b_2|                                                                      ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist2_yAddr_uid35_fpSqrtTest_b_2                                                                                                                                                                                                         ; dspba_delay                       ; sqrt_s         ;
;                   |dspba_delay:redist3_yAddr_uid35_fpSqrtTest_b_4|                                                                      ; 0 (0)               ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist3_yAddr_uid35_fpSqrtTest_b_4                                                                                                                                                                                                         ; dspba_delay                       ; sqrt_s         ;
;                   |dspba_delay:redist4_expOddSelect_uid30_fpSqrtTest_q_6|                                                               ; 1 (1)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist4_expOddSelect_uid30_fpSqrtTest_q_6                                                                                                                                                                                                  ; dspba_delay                       ; sqrt_s         ;
;                   |dspba_delay:redist5_fracXIsZero_uid15_fpSqrtTest_q_6|                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist5_fracXIsZero_uid15_fpSqrtTest_q_6                                                                                                                                                                                                   ; dspba_delay                       ; sqrt_s         ;
;                   |dspba_delay:redist6_signX_uid7_fpSqrtTest_b_6|                                                                       ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist6_signX_uid7_fpSqrtTest_b_6                                                                                                                                                                                                          ; dspba_delay                       ; sqrt_s         ;
;          |FRegisters:FREGISTERS0|                                                                                                       ; 1098 (1098)         ; 1024 (1024)               ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FRegisters:FREGISTERS0                                                                                                                                                                                                                                                                                   ; FRegisters                        ; work           ;
;          |ImmGen:IMMGEN0|                                                                                                               ; 76 (76)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|ImmGen:IMMGEN0                                                                                                                                                                                                                                                                                           ; ImmGen                            ; work           ;
;          |MemLoad:MEMLOAD0|                                                                                                             ; 76 (76)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|MemLoad:MEMLOAD0                                                                                                                                                                                                                                                                                         ; MemLoad                           ; work           ;
;          |MemStore:MEMSTORE0|                                                                                                           ; 31 (31)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|MemStore:MEMSTORE0                                                                                                                                                                                                                                                                                       ; MemStore                          ; work           ;
;          |Registers:REGISTERS0|                                                                                                         ; 1107 (1107)         ; 1024 (1024)               ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|Registers:REGISTERS0                                                                                                                                                                                                                                                                                     ; Registers                         ; work           ;
;    |Display7_Interface:Display70|                                                                                                       ; 42 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Display7_Interface:Display70                                                                                                                                                                                                                                                                                                               ; Display7_Interface                ; work           ;
;       |Decoder7:Dec0|                                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Display7_Interface:Display70|Decoder7:Dec0                                                                                                                                                                                                                                                                                                 ; Decoder7                          ; work           ;
;       |Decoder7:Dec1|                                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Display7_Interface:Display70|Decoder7:Dec1                                                                                                                                                                                                                                                                                                 ; Decoder7                          ; work           ;
;       |Decoder7:Dec2|                                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Display7_Interface:Display70|Decoder7:Dec2                                                                                                                                                                                                                                                                                                 ; Decoder7                          ; work           ;
;       |Decoder7:Dec3|                                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Display7_Interface:Display70|Decoder7:Dec3                                                                                                                                                                                                                                                                                                 ; Decoder7                          ; work           ;
;       |Decoder7:Dec4|                                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Display7_Interface:Display70|Decoder7:Dec4                                                                                                                                                                                                                                                                                                 ; Decoder7                          ; work           ;
;       |Decoder7:Dec5|                                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Display7_Interface:Display70|Decoder7:Dec5                                                                                                                                                                                                                                                                                                 ; Decoder7                          ; work           ;
;    |LFSR_interface:lfsr0|                                                                                                               ; 12 (11)             ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopDE|LFSR_interface:lfsr0                                                                                                                                                                                                                                                                                                                       ; LFSR_interface                    ; work           ;
;       |LFSR_word:lfsr|                                                                                                                  ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|LFSR_interface:lfsr0|LFSR_word:lfsr                                                                                                                                                                                                                                                                                                        ; LFSR_word                         ; work           ;
;    |Memory_Interface:MEMORY|                                                                                                            ; 300 (103)           ; 147 (0)                   ; 1835008           ; 0          ; 0    ; 0            ; |TopDE|Memory_Interface:MEMORY                                                                                                                                                                                                                                                                                                                    ; Memory_Interface                  ; work           ;
;       |UserCodeBlock:UCodeMem|                                                                                                          ; 88 (0)              ; 72 (0)                    ; 524288            ; 0          ; 0    ; 0            ; |TopDE|Memory_Interface:MEMORY|UserCodeBlock:UCodeMem                                                                                                                                                                                                                                                                                             ; UserCodeBlock                     ; work           ;
;          |altsyncram:altsyncram_component|                                                                                              ; 88 (0)              ; 72 (0)                    ; 524288            ; 0          ; 0    ; 0            ; |TopDE|Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component                                                                                                                                                                                                                                                             ; altsyncram                        ; work           ;
;             |altsyncram_sft1:auto_generated|                                                                                            ; 88 (0)              ; 72 (0)                    ; 524288            ; 0          ; 0    ; 0            ; |TopDE|Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated                                                                                                                                                                                                                              ; altsyncram_sft1                   ; work           ;
;                |altsyncram_oqj2:altsyncram1|                                                                                            ; 6 (0)               ; 2 (2)                     ; 524288            ; 0          ; 0    ; 0            ; |TopDE|Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1                                                                                                                                                                                                  ; altsyncram_oqj2                   ; work           ;
;                   |decode_5la:decode4|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|decode_5la:decode4                                                                                                                                                                               ; decode_5la                        ; work           ;
;                   |decode_5la:decode5|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|decode_5la:decode5                                                                                                                                                                               ; decode_5la                        ; work           ;
;                   |decode_5la:rden_decode_a|                                                                                            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|decode_5la:rden_decode_a                                                                                                                                                                         ; decode_5la                        ; work           ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 82 (65)             ; 70 (61)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                    ; sld_mod_ram_rom                   ; work           ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                 ; sld_rom_sr                        ; work           ;
;       |UserDataBlock2:UDataMem1|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |TopDE|Memory_Interface:MEMORY|UserDataBlock2:UDataMem1                                                                                                                                                                                                                                                                                           ; UserDataBlock2                    ; work           ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |TopDE|Memory_Interface:MEMORY|UserDataBlock2:UDataMem1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                           ; altsyncram                        ; work           ;
;             |altsyncram_v2o1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |TopDE|Memory_Interface:MEMORY|UserDataBlock2:UDataMem1|altsyncram:altsyncram_component|altsyncram_v2o1:auto_generated                                                                                                                                                                                                                            ; altsyncram_v2o1                   ; work           ;
;       |UserDataBlock:UDataMem|                                                                                                          ; 109 (0)             ; 75 (0)                    ; 1048576           ; 0          ; 0    ; 0            ; |TopDE|Memory_Interface:MEMORY|UserDataBlock:UDataMem                                                                                                                                                                                                                                                                                             ; UserDataBlock                     ; work           ;
;          |altsyncram:altsyncram_component|                                                                                              ; 109 (0)             ; 75 (0)                    ; 1048576           ; 0          ; 0    ; 0            ; |TopDE|Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component                                                                                                                                                                                                                                                             ; altsyncram                        ; work           ;
;             |altsyncram_cas1:auto_generated|                                                                                            ; 109 (0)             ; 75 (0)                    ; 1048576           ; 0          ; 0    ; 0            ; |TopDE|Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated                                                                                                                                                                                                                              ; altsyncram_cas1                   ; work           ;
;                |altsyncram_npj2:altsyncram1|                                                                                            ; 21 (1)              ; 4 (4)                     ; 1048576           ; 0          ; 0    ; 0            ; |TopDE|Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1                                                                                                                                                                                                  ; altsyncram_npj2                   ; work           ;
;                   |decode_11a:rden_decode_b|                                                                                            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_11a:rden_decode_b                                                                                                                                                                         ; decode_11a                        ; work           ;
;                   |decode_8la:decode4|                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_8la:decode4                                                                                                                                                                               ; decode_8la                        ; work           ;
;                   |decode_8la:decode5|                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_8la:decode5                                                                                                                                                                               ; decode_8la                        ; work           ;
;                   |decode_8la:rden_decode_a|                                                                                            ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_8la:rden_decode_a                                                                                                                                                                         ; decode_8la                        ; work           ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 88 (68)             ; 71 (62)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                    ; sld_mod_ram_rom                   ; work           ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 20 (20)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                 ; sld_rom_sr                        ; work           ;
;    |RS232_Interface:Serial0|                                                                                                            ; 128 (24)            ; 114 (17)                  ; 0                 ; 0          ; 0    ; 0            ; |TopDE|RS232_Interface:Serial0                                                                                                                                                                                                                                                                                                                    ; RS232_Interface                   ; work           ;
;       |rs232rx:rs232receiver|                                                                                                           ; 72 (16)             ; 68 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|RS232_Interface:Serial0|rs232rx:rs232receiver                                                                                                                                                                                                                                                                                              ; rs232rx                           ; work           ;
;          |BaudTickGen:tickgen|                                                                                                          ; 15 (15)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|RS232_Interface:Serial0|rs232rx:rs232receiver|BaudTickGen:tickgen                                                                                                                                                                                                                                                                          ; BaudTickGen                       ; work           ;
;          |pulso:px|                                                                                                                     ; 41 (41)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|RS232_Interface:Serial0|rs232rx:rs232receiver|pulso:px                                                                                                                                                                                                                                                                                     ; pulso                             ; work           ;
;       |rs232tx:rs232transmitter|                                                                                                        ; 32 (15)             ; 29 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|RS232_Interface:Serial0|rs232tx:rs232transmitter                                                                                                                                                                                                                                                                                           ; rs232tx                           ; work           ;
;          |BaudTickGen:tickgen|                                                                                                          ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|RS232_Interface:Serial0|rs232tx:rs232transmitter|BaudTickGen:tickgen                                                                                                                                                                                                                                                                       ; BaudTickGen                       ; work           ;
;    |STOPWATCH_Interface:stopwatch0|                                                                                                     ; 111 (90)            ; 82 (65)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|STOPWATCH_Interface:stopwatch0                                                                                                                                                                                                                                                                                                             ; STOPWATCH_Interface               ; work           ;
;       |Stopwatch_divider_clk:divider|                                                                                                   ; 21 (21)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider                                                                                                                                                                                                                                                                               ; Stopwatch_divider_clk             ; work           ;
;    |Sintetizador_Interface:Sintetizador0|                                                                                               ; 911 (107)           ; 494 (0)                   ; 18353             ; 12         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0                                                                                                                                                                                                                                                                                                       ; Sintetizador_Interface            ; work           ;
;       |Sintetizador:S1|                                                                                                                 ; 384 (0)             ; 127 (16)                  ; 18353             ; 11         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1                                                                                                                                                                                                                                                                                       ; Sintetizador                      ; work           ;
;          |PolyphonicSynthesizer:synth|                                                                                                  ; 384 (0)             ; 111 (39)                  ; 18353             ; 11         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth                                                                                                                                                                                                                                                           ; PolyphonicSynthesizer             ; work           ;
;             |ChannelBank:channelBank|                                                                                                   ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|ChannelBank:channelBank                                                                                                                                                                                                                                   ; ChannelBank                       ; work           ;
;             |Mixer:mixer|                                                                                                               ; 17 (17)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|Mixer:mixer                                                                                                                                                                                                                                               ; Mixer                             ; work           ;
;             |NoteController:noteController|                                                                                             ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController                                                                                                                                                                                                                             ; NoteController                    ; work           ;
;             |NoteInfoDatabase:noteInfoDatabase|                                                                                         ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase                                                                                                                                                                                                                         ; NoteInfoDatabase                  ; work           ;
;                |NoteTable:noteTable|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable                                                                                                                                                                                                     ; NoteTable                         ; work           ;
;                   |altsyncram:altsyncram_component|                                                                                     ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component                                                                                                                                                                     ; altsyncram                        ; work           ;
;                      |altsyncram_ehf1:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component|altsyncram_ehf1:auto_generated                                                                                                                                      ; altsyncram_ehf1                   ; work           ;
;             |SampleSynthesizer:sampleSynthesizer|                                                                                       ; 347 (34)            ; 25 (0)                    ; 16305             ; 11         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer                                                                                                                                                                                                                       ; SampleSynthesizer                 ; work           ;
;                |DigitalFilter:digitalFilter|                                                                                            ; 166 (166)           ; 0 (0)                     ; 0                 ; 7          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter                                                                                                                                                                                           ; DigitalFilter                     ; work           ;
;                |Envelope:envelope|                                                                                                      ; 73 (65)             ; 18 (12)                   ; 672               ; 3          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope                                                                                                                                                                                                     ; Envelope                          ; work           ;
;                   |altshift_taps:oDATA.instant_rtl_0|                                                                                   ; 8 (0)               ; 6 (0)                     ; 672               ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|altshift_taps:oDATA.instant_rtl_0                                                                                                                                                                   ; altshift_taps                     ; work           ;
;                      |shift_taps_7vu:auto_generated|                                                                                    ; 8 (5)               ; 6 (3)                     ; 672               ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|altshift_taps:oDATA.instant_rtl_0|shift_taps_7vu:auto_generated                                                                                                                                     ; shift_taps_7vu                    ; work           ;
;                         |altsyncram_9s91:altsyncram4|                                                                                   ; 0 (0)               ; 0 (0)                     ; 672               ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|altshift_taps:oDATA.instant_rtl_0|shift_taps_7vu:auto_generated|altsyncram_9s91:altsyncram4                                                                                                         ; altsyncram_9s91                   ; work           ;
;                         |cntr_uhf:cntr1|                                                                                                ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|altshift_taps:oDATA.instant_rtl_0|shift_taps_7vu:auto_generated|cntr_uhf:cntr1                                                                                                                      ; cntr_uhf                          ; work           ;
;                |Oscillator:oscillator|                                                                                                  ; 34 (34)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator                                                                                                                                                                                                 ; Oscillator                        ; work           ;
;                |SineCalculator:sineCalculator|                                                                                          ; 26 (26)             ; 1 (1)                     ; 15360             ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator                                                                                                                                                                                         ; SineCalculator                    ; work           ;
;                   |SineTable:sineTable|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 15360             ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable                                                                                                                                                                     ; SineTable                         ; work           ;
;                      |altsyncram:altsyncram_component|                                                                                  ; 0 (0)               ; 0 (0)                     ; 15360             ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component                                                                                                                                     ; altsyncram                        ; work           ;
;                         |altsyncram_agf1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 15360             ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component|altsyncram_agf1:auto_generated                                                                                                      ; altsyncram_agf1                   ; work           ;
;                |altshift_taps:oDATA.sample_rtl_0|                                                                                       ; 14 (0)              ; 6 (0)                     ; 273               ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0                                                                                                                                                                                      ; altshift_taps                     ; work           ;
;                   |shift_taps_6vu:auto_generated|                                                                                       ; 14 (7)              ; 6 (3)                     ; 273               ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0|shift_taps_6vu:auto_generated                                                                                                                                                        ; shift_taps_6vu                    ; work           ;
;                      |altsyncram_7s91:altsyncram5|                                                                                      ; 0 (0)               ; 0 (0)                     ; 273               ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0|shift_taps_6vu:auto_generated|altsyncram_7s91:altsyncram5                                                                                                                            ; altsyncram_7s91                   ; work           ;
;                      |cntr_thf:cntr1|                                                                                                   ; 7 (7)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0|shift_taps_6vu:auto_generated|cntr_thf:cntr1                                                                                                                                         ; cntr_thf                          ; work           ;
;       |SyscallSynthControl:SSC1|                                                                                                        ; 420 (420)           ; 367 (367)                 ; 0                 ; 1          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1                                                                                                                                                                                                                                                                              ; SyscallSynthControl               ; work           ;
;    |TecladoPS2_Interface:TecladoPS20|                                                                                                   ; 290 (109)           ; 240 (68)                  ; 4096              ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20                                                                                                                                                                                                                                                                                                           ; TecladoPS2_Interface              ; work           ;
;       |keyboard:kbd|                                                                                                                    ; 13 (13)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd                                                                                                                                                                                                                                                                                              ; keyboard                          ; work           ;
;       |keyscan:keys1|                                                                                                                   ; 160 (160)           ; 136 (136)                 ; 0                 ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|keyscan:keys1                                                                                                                                                                                                                                                                                             ; keyscan                           ; work           ;
;       |oneshot:pulser|                                                                                                                  ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|oneshot:pulser                                                                                                                                                                                                                                                                                            ; oneshot                           ; work           ;
;       |scan2ascii:s2a|                                                                                                                  ; 7 (7)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a                                                                                                                                                                                                                                                                                            ; scan2ascii                        ; work           ;
;          |altsyncram:Mux10_rtl_0|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0                                                                                                                                                                                                                                                                     ; altsyncram                        ; work           ;
;             |altsyncram_u761:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0|altsyncram_u761:auto_generated                                                                                                                                                                                                                                      ; altsyncram_u761                   ; work           ;
;          |altsyncram:Mux11_rtl_0|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0                                                                                                                                                                                                                                                                     ; altsyncram                        ; work           ;
;             |altsyncram_v761:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0|altsyncram_v761:auto_generated                                                                                                                                                                                                                                      ; altsyncram_v761                   ; work           ;
;          |altsyncram:Mux12_rtl_0|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0                                                                                                                                                                                                                                                                     ; altsyncram                        ; work           ;
;             |altsyncram_0861:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0|altsyncram_0861:auto_generated                                                                                                                                                                                                                                      ; altsyncram_0861                   ; work           ;
;          |altsyncram:Mux13_rtl_0|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0                                                                                                                                                                                                                                                                     ; altsyncram                        ; work           ;
;             |altsyncram_1861:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0|altsyncram_1861:auto_generated                                                                                                                                                                                                                                      ; altsyncram_1861                   ; work           ;
;          |altsyncram:Mux14_rtl_0|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0                                                                                                                                                                                                                                                                     ; altsyncram                        ; work           ;
;             |altsyncram_2861:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0|altsyncram_2861:auto_generated                                                                                                                                                                                                                                      ; altsyncram_2861                   ; work           ;
;          |altsyncram:Mux15_rtl_0|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0                                                                                                                                                                                                                                                                     ; altsyncram                        ; work           ;
;             |altsyncram_3861:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0|altsyncram_3861:auto_generated                                                                                                                                                                                                                                      ; altsyncram_3861                   ; work           ;
;          |altsyncram:Mux8_rtl_0|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0                                                                                                                                                                                                                                                                      ; altsyncram                        ; work           ;
;             |altsyncram_s761:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0|altsyncram_s761:auto_generated                                                                                                                                                                                                                                       ; altsyncram_s761                   ; work           ;
;          |altsyncram:Mux9_rtl_0|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0                                                                                                                                                                                                                                                                      ; altsyncram                        ; work           ;
;             |altsyncram_t761:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0|altsyncram_t761:auto_generated                                                                                                                                                                                                                                       ; altsyncram_t761                   ; work           ;
;    |VGA_Interface:VGA0|                                                                                                                 ; 1329 (143)          ; 66 (32)                   ; 1228800           ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0                                                                                                                                                                                                                                                                                                                         ; VGA_Interface                     ; work           ;
;       |VgaAdapter:VGA0|                                                                                                                 ; 1186 (132)          ; 34 (26)                   ; 1228800           ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0                                                                                                                                                                                                                                                                                                         ; VgaAdapter                        ; work           ;
;          |MemoryVGA1:memVGA1|                                                                                                           ; 6 (0)               ; 8 (0)                     ; 614400            ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1                                                                                                                                                                                                                                                                                      ; MemoryVGA1                        ; work           ;
;             |altsyncram:altsyncram_component|                                                                                           ; 6 (0)               ; 8 (0)                     ; 614400            ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                      ; altsyncram                        ; work           ;
;                |altsyncram_91p2:auto_generated|                                                                                         ; 6 (0)               ; 8 (8)                     ; 614400            ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component|altsyncram_91p2:auto_generated                                                                                                                                                                                                                       ; altsyncram_91p2                   ; work           ;
;                   |decode_01a:rden_decode_a|                                                                                            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component|altsyncram_91p2:auto_generated|decode_01a:rden_decode_a                                                                                                                                                                                              ; decode_01a                        ; work           ;
;                   |decode_7la:decode3|                                                                                                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component|altsyncram_91p2:auto_generated|decode_7la:decode3                                                                                                                                                                                                    ; decode_7la                        ; work           ;
;          |MemoryVGA:memVGA0|                                                                                                            ; 3 (0)               ; 0 (0)                     ; 614400            ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0                                                                                                                                                                                                                                                                                       ; MemoryVGA                         ; work           ;
;             |altsyncram:altsyncram_component|                                                                                           ; 3 (0)               ; 0 (0)                     ; 614400            ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                       ; altsyncram                        ; work           ;
;                |altsyncram_81p2:auto_generated|                                                                                         ; 3 (0)               ; 0 (0)                     ; 614400            ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_81p2:auto_generated                                                                                                                                                                                                                        ; altsyncram_81p2                   ; work           ;
;                   |decode_7la:decode3|                                                                                                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_81p2:auto_generated|decode_7la:decode3                                                                                                                                                                                                     ; decode_7la                        ; work           ;
;          |RegDisplay:RegDisp0|                                                                                                          ; 1045 (1022)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0                                                                                                                                                                                                                                                                                     ; RegDisplay                        ; work           ;
;             |HexFont:HexF0|                                                                                                             ; 23 (23)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|HexFont:HexF0                                                                                                                                                                                                                                                                       ; HexFont                           ; work           ;
;          |VgaPll:xx|                                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx                                                                                                                                                                                                                                                                                               ; VgaPll                            ; VgaPll         ;
;             |VgaPll_0002:vgapll_inst|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst                                                                                                                                                                                                                                                                       ; VgaPll_0002                       ; VgaPll         ;
;                |altera_pll:altera_pll_i|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                               ; altera_pll                        ; work           ;
;    |sld_hub:auto_hub|                                                                                                                   ; 122 (1)             ; 130 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld     ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 121 (0)             ; 130 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld     ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 121 (0)             ; 130 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab    ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 121 (1)             ; 130 (7)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab    ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 120 (0)             ; 123 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab    ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 120 (83)            ; 123 (94)                  ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work           ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 18 (18)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work           ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+---------+--------------------------------------------------+
; Name                                                                                                                                                                                                                                             ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+---------+--------------------------------------------------+
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid112_invTables_lutmem_dmem|altera_syncram_j054:auto_generated|altsyncram_vuc4:altsyncram1|ALTSYNCRAM                                   ; M10K block ; ROM              ; 512          ; 20           ; --           ; --           ; 10240   ; div_s_0002_memoryC0_uid112_invTables_lutmem.hex  ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem|altera_syncram_k054:auto_generated|altsyncram_0vc4:altsyncram1|ALTSYNCRAM                                   ; M10K block ; ROM              ; 512          ; 11           ; --           ; --           ; 5632    ; div_s_0002_memoryC0_uid113_invTables_lutmem.hex  ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC1_uid116_invTables_lutmem_dmem|altera_syncram_o054:auto_generated|altsyncram_4vc4:altsyncram1|ALTSYNCRAM                                   ; M10K block ; ROM              ; 512          ; 20           ; --           ; --           ; 10240   ; div_s_0002_memoryC1_uid116_invTables_lutmem.hex  ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC2_uid120_invTables_lutmem_dmem|altera_syncram_l054:auto_generated|altsyncram_1vc4:altsyncram1|ALTSYNCRAM                                   ; M10K block ; ROM              ; 512          ; 12           ; --           ; --           ; 6144    ; div_s_0002_memoryC2_uid120_invTables_lutmem.hex  ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|ALTDPRAM_INSTANCE                      ; MLAB       ; Simple Dual Port ; 5            ; 23           ; 5            ; 23           ; 115     ; None                                             ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|ALTDPRAM_INSTANCE                      ; MLAB       ; Simple Dual Port ; 5            ; 9            ; 5            ; 9            ; 45      ; None                                             ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC0_uid62_sqrtTables_lutmem_dmem|altera_syncram_p754:auto_generated|altsyncram_56d4:altsyncram1|ALTSYNCRAM                               ; M10K block ; ROM              ; 256          ; 29           ; --           ; --           ; 7424    ; sqrt_s_0002_memoryC0_uid62_sqrtTables_lutmem.hex ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC1_uid65_sqrtTables_lutmem_dmem|altera_syncram_k754:auto_generated|altsyncram_06d4:altsyncram1|ALTSYNCRAM                               ; M10K block ; ROM              ; 256          ; 21           ; --           ; --           ; 5376    ; sqrt_s_0002_memoryC1_uid65_sqrtTables_lutmem.hex ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC2_uid68_sqrtTables_lutmem_dmem|altera_syncram_o754:auto_generated|altsyncram_46d4:altsyncram1|ALTSYNCRAM                               ; M10K block ; ROM              ; 256          ; 12           ; --           ; --           ; 3072    ; sqrt_s_0002_memoryC2_uid68_sqrtTables_lutmem.hex ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|altera_syncram_v614:auto_generated|altsyncram_0kb4:altsyncram1|ALTDPRAM_INSTANCE                    ; MLAB       ; Simple Dual Port ; 5            ; 8            ; 5            ; 8            ; 40      ; None                                             ;
; Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|ALTSYNCRAM                                                                                             ; AUTO       ; True Dual Port   ; 16384        ; 32           ; 16384        ; 32           ; 524288  ; de1_text.mif                                     ;
; Memory_Interface:MEMORY|UserDataBlock2:UDataMem1|altsyncram:altsyncram_component|altsyncram_v2o1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO       ; Single Port      ; 8192         ; 32           ; --           ; --           ; 262144  ; None                                             ;
; Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|ALTSYNCRAM                                                                                             ; AUTO       ; True Dual Port   ; 32768        ; 32           ; 32768        ; 32           ; 1048576 ; de1_data.mif                                     ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component|altsyncram_ehf1:auto_generated|ALTSYNCRAM                                 ; AUTO       ; ROM              ; 128          ; 16           ; --           ; --           ; 2048    ; ./Sintetizador/notes.mif                         ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|altshift_taps:oDATA.instant_rtl_0|shift_taps_7vu:auto_generated|altsyncram_9s91:altsyncram4|ALTSYNCRAM    ; AUTO       ; Simple Dual Port ; 8            ; 84           ; 8            ; 84           ; 672     ; None                                             ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component|altsyncram_agf1:auto_generated|ALTSYNCRAM ; AUTO       ; ROM              ; 1024         ; 16           ; --           ; --           ; 16384   ; ./Sintetizador/sine.mif                          ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0|shift_taps_6vu:auto_generated|altsyncram_7s91:altsyncram5|ALTSYNCRAM                       ; AUTO       ; Simple Dual Port ; 7            ; 39           ; 7            ; 39           ; 273     ; None                                             ;
; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0|altsyncram_u761:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO       ; ROM              ; 512          ; 2            ; --           ; --           ; 1024    ; RISC-V.TopDE2.rtl.mif                            ;
; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0|altsyncram_v761:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO       ; ROM              ; 512          ; 2            ; --           ; --           ; 1024    ; RISC-V.TopDE3.rtl.mif                            ;
; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0|altsyncram_0861:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO       ; ROM              ; 512          ; 2            ; --           ; --           ; 1024    ; RISC-V.TopDE4.rtl.mif                            ;
; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0|altsyncram_1861:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO       ; ROM              ; 512          ; 2            ; --           ; --           ; 1024    ; RISC-V.TopDE5.rtl.mif                            ;
; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0|altsyncram_2861:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO       ; ROM              ; 512          ; 2            ; --           ; --           ; 1024    ; RISC-V.TopDE6.rtl.mif                            ;
; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0|altsyncram_3861:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO       ; ROM              ; 512          ; 2            ; --           ; --           ; 1024    ; RISC-V.TopDE7.rtl.mif                            ;
; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0|altsyncram_s761:auto_generated|ALTSYNCRAM                                                                                                                                  ; AUTO       ; ROM              ; 512          ; 2            ; --           ; --           ; 1024    ; RISC-V.TopDE0.rtl.mif                            ;
; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0|altsyncram_t761:auto_generated|ALTSYNCRAM                                                                                                                                  ; AUTO       ; ROM              ; 512          ; 2            ; --           ; --           ; 1024    ; RISC-V.TopDE1.rtl.mif                            ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component|altsyncram_91p2:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO       ; True Dual Port   ; 19200        ; 32           ; 19200        ; 32           ; 614400  ; ./VGA/frame1.mif                                 ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_81p2:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO       ; True Dual Port   ; 19200        ; 32           ; 19200        ; 32           ; 614400  ; ./VGA/frame0.mif                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+---------+--------------------------------------------------+


+--------------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary           ;
+------------------------------------------+-------------+
; Statistic                                ; Number Used ;
+------------------------------------------+-------------+
; Independent 9x9                          ; 2           ;
; Two Independent 18x18                    ; 14          ;
; Independent 18x18 plus 36                ; 2           ;
; Sum of two 18x18                         ; 3           ;
; Independent 27x27                        ; 9           ;
; Total number of DSP blocks               ; 30          ;
;                                          ;             ;
; Fixed Point Signed Multiplier            ; 2           ;
; Fixed Point Unsigned Multiplier          ; 25          ;
; Fixed Point Mixed Sign Multiplier        ; 6           ;
; Fixed Point Dedicated Output Adder Chain ; 1           ;
+------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                        ;
+--------+---------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
; Vendor ; IP Core Name        ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                            ; IP Include File          ;
+--------+---------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
; Altera ; altera_pll          ; 18.1    ; N/A          ; N/A          ; |TopDE|AudioCODEC_Interface:Audio0|PLL_Audio:pll1                                                                                                                                                                                                                          ; AudioCODEC/PLL_Audio.v   ;
; Altera ; altera_pll          ; 18.1    ; N/A          ; N/A          ; |TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1                                                                                                                                                                                                                                ; Tempo/PLL_Main.v         ;
; Altera ; altera_fp_functions ; 18.1    ; N/A          ; N/A          ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1                                                                                                                                                                                                         ; CPU/FPULA/add_sub.v      ;
; Altera ; ALTFP_COMPARE       ; 18.1    ; N/A          ; N/A          ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|comp_s:comp_s1                                                                                                                                                                                                       ; CPU/FPULA/comp_s.v       ;
; Altera ; altera_fp_functions ; 18.1    ; N/A          ; N/A          ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1                                                                                                                                                                                                     ; CPU/FPULA/cvt_s_w.v      ;
; Altera ; altera_fp_functions ; 18.1    ; N/A          ; N/A          ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1                                                                                                                                                                                                   ; CPU/FPULA/cvt_s_wu.v     ;
; Altera ; altera_fp_functions ; 18.1    ; N/A          ; N/A          ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1                                                                                                                                                                                                     ; CPU/FPULA/cvt_w_s.v      ;
; Altera ; altera_fp_functions ; 18.1    ; N/A          ; N/A          ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_wu_s:cvt_wu_s1                                                                                                                                                                                                   ; CPU/FPULA/cvt_wu_s.v     ;
; Altera ; altera_fp_functions ; 18.1    ; N/A          ; N/A          ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1                                                                                                                                                                                                           ; CPU/FPULA/div_s.v        ;
; Altera ; altera_fp_functions ; 18.1    ; N/A          ; N/A          ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|fmax_s:fmax_s1                                                                                                                                                                                                       ; CPU/FPULA/fmax_s.v       ;
; Altera ; altera_fp_functions ; 18.1    ; N/A          ; N/A          ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|fmin_s:fmin_s1                                                                                                                                                                                                       ; CPU/FPULA/fmin_s.v       ;
; Altera ; altera_fp_functions ; 18.1    ; N/A          ; N/A          ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1                                                                                                                                                                                                           ; CPU/FPULA/mul_s.v        ;
; Altera ; altera_fp_functions ; 18.1    ; N/A          ; N/A          ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1                                                                                                                                                                                                         ; CPU/FPULA/sqrt_s.v       ;
; Altera ; RAM: 1-PORT         ; 18.1    ; N/A          ; N/A          ; |TopDE|Memory_Interface:MEMORY|UserCodeBlock:UCodeMem                                                                                                                                                                                                                      ; Memoria/UserCodeBlock.v  ;
; Altera ; RAM: 1-PORT         ; 18.1    ; N/A          ; N/A          ; |TopDE|Memory_Interface:MEMORY|UserDataBlock:UDataMem                                                                                                                                                                                                                      ; Memoria/UserDataBlock.v  ;
; Altera ; RAM: 1-PORT         ; 18.1    ; N/A          ; N/A          ; |TopDE|Memory_Interface:MEMORY|UserDataBlock2:UDataMem1                                                                                                                                                                                                                    ; Memoria/UserDataBlock2.v ;
; Altera ; RAM: 2-PORT         ; 18.1    ; N/A          ; N/A          ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0                                                                                                                                                                                                                ; VGA/MemoryVGA.v          ;
; Altera ; RAM: 2-PORT         ; 18.1    ; N/A          ; N/A          ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1                                                                                                                                                                                                               ; VGA/MemoryVGA1.v         ;
; Altera ; altera_pll          ; 18.1    ; N/A          ; N/A          ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx                                                                                                                                                                                                                        ; VGA/VgaPll.v             ;
; Altera ; Signal Tap          ; N/A     ; N/A          ; Licensed     ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                          ;
; Altera ; Signal Tap          ; N/A     ; N/A          ; Licensed     ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                          ;
; Altera ; Signal Tap          ; N/A     ; N/A          ; Licensed     ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                          ;
; Altera ; Signal Tap          ; N/A     ; N/A          ; Licensed     ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                          ;
; Altera ; Signal Tap          ; N/A     ; N/A          ; Licensed     ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                          ;
; Altera ; LPM_CONSTANT        ; 18.1    ; N/A          ; N/A          ; |TopDE|Break_Interface:break0|breaker:brk0                                                                                                                                                                                                                                 ; Tempo/breaker.v          ;
; Altera ; Signal Tap          ; N/A     ; N/A          ; Licensed     ; |TopDE|Break_Interface:break0|breaker:brk0|breaker_lpm_constant_b9b:breaker_lpm_constant_b9b_component                                                                                                                                                                     ;                          ;
+--------+---------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TopDE|CPU:CPU0|Control_MULTI:CONTROL0|pr_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------+------------------+---------------------+------------------+--------------------+-------------------+--------------------+--------------------+---------------------+---------------------------+------------------+-----------------+------------------+------------------+-----------------+--------------------+--------------------+-----------------+-------------------+------------------+---------------------+-----------------+--------------------+-------------------------+-------------------+-----------------+-----------------+----------------+-----------------+----------------+------------------+--------------------+--------------------+-------------------+
; Name                      ; pr_state.ST_ERRO ; pr_state.ST_CSRREND ; pr_state.ST_URET ; pr_state.ST_EBREAK ; pr_state.ST_ECALL ; pr_state.ST_SYSTEM ; pr_state.ST_FPWAIT ; pr_state.ST_FPSTART ; pr_state.ST_FPALUREGWRITE ; pr_state.ST_FSW1 ; pr_state.ST_FSW ; pr_state.ST_FLW2 ; pr_state.ST_FLW1 ; pr_state.ST_FLW ; pr_state.ST_FRTYPE ; pr_state.ST_DIVREM ; pr_state.ST_LUI ; pr_state.ST_AUIPC ; pr_state.ST_JALR ; pr_state.ST_IMMTYPE ; pr_state.ST_JAL ; pr_state.ST_BRANCH ; pr_state.ST_ULAREGWRITE ; pr_state.ST_RTYPE ; pr_state.ST_LW2 ; pr_state.ST_LW1 ; pr_state.ST_LW ; pr_state.ST_SW1 ; pr_state.ST_SW ; pr_state.ST_LWSW ; pr_state.ST_DECODE ; pr_state.ST_FETCH1 ; pr_state.ST_FETCH ;
+---------------------------+------------------+---------------------+------------------+--------------------+-------------------+--------------------+--------------------+---------------------+---------------------------+------------------+-----------------+------------------+------------------+-----------------+--------------------+--------------------+-----------------+-------------------+------------------+---------------------+-----------------+--------------------+-------------------------+-------------------+-----------------+-----------------+----------------+-----------------+----------------+------------------+--------------------+--------------------+-------------------+
; pr_state.ST_FETCH         ; 0                ; 0                   ; 0                ; 0                  ; 0                 ; 0                  ; 0                  ; 0                   ; 0                         ; 0                ; 0               ; 0                ; 0                ; 0               ; 0                  ; 0                  ; 0               ; 0                 ; 0                ; 0                   ; 0               ; 0                  ; 0                       ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0              ; 0                ; 0                  ; 0                  ; 0                 ;
; pr_state.ST_FETCH1        ; 0                ; 0                   ; 0                ; 0                  ; 0                 ; 0                  ; 0                  ; 0                   ; 0                         ; 0                ; 0               ; 0                ; 0                ; 0               ; 0                  ; 0                  ; 0               ; 0                 ; 0                ; 0                   ; 0               ; 0                  ; 0                       ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0              ; 0                ; 0                  ; 1                  ; 1                 ;
; pr_state.ST_DECODE        ; 0                ; 0                   ; 0                ; 0                  ; 0                 ; 0                  ; 0                  ; 0                   ; 0                         ; 0                ; 0               ; 0                ; 0                ; 0               ; 0                  ; 0                  ; 0               ; 0                 ; 0                ; 0                   ; 0               ; 0                  ; 0                       ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0              ; 0                ; 1                  ; 0                  ; 1                 ;
; pr_state.ST_LWSW          ; 0                ; 0                   ; 0                ; 0                  ; 0                 ; 0                  ; 0                  ; 0                   ; 0                         ; 0                ; 0               ; 0                ; 0                ; 0               ; 0                  ; 0                  ; 0               ; 0                 ; 0                ; 0                   ; 0               ; 0                  ; 0                       ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0              ; 1                ; 0                  ; 0                  ; 1                 ;
; pr_state.ST_SW            ; 0                ; 0                   ; 0                ; 0                  ; 0                 ; 0                  ; 0                  ; 0                   ; 0                         ; 0                ; 0               ; 0                ; 0                ; 0               ; 0                  ; 0                  ; 0               ; 0                 ; 0                ; 0                   ; 0               ; 0                  ; 0                       ; 0                 ; 0               ; 0               ; 0              ; 0               ; 1              ; 0                ; 0                  ; 0                  ; 1                 ;
; pr_state.ST_SW1           ; 0                ; 0                   ; 0                ; 0                  ; 0                 ; 0                  ; 0                  ; 0                   ; 0                         ; 0                ; 0               ; 0                ; 0                ; 0               ; 0                  ; 0                  ; 0               ; 0                 ; 0                ; 0                   ; 0               ; 0                  ; 0                       ; 0                 ; 0               ; 0               ; 0              ; 1               ; 0              ; 0                ; 0                  ; 0                  ; 1                 ;
; pr_state.ST_LW            ; 0                ; 0                   ; 0                ; 0                  ; 0                 ; 0                  ; 0                  ; 0                   ; 0                         ; 0                ; 0               ; 0                ; 0                ; 0               ; 0                  ; 0                  ; 0               ; 0                 ; 0                ; 0                   ; 0               ; 0                  ; 0                       ; 0                 ; 0               ; 0               ; 1              ; 0               ; 0              ; 0                ; 0                  ; 0                  ; 1                 ;
; pr_state.ST_LW1           ; 0                ; 0                   ; 0                ; 0                  ; 0                 ; 0                  ; 0                  ; 0                   ; 0                         ; 0                ; 0               ; 0                ; 0                ; 0               ; 0                  ; 0                  ; 0               ; 0                 ; 0                ; 0                   ; 0               ; 0                  ; 0                       ; 0                 ; 0               ; 1               ; 0              ; 0               ; 0              ; 0                ; 0                  ; 0                  ; 1                 ;
; pr_state.ST_LW2           ; 0                ; 0                   ; 0                ; 0                  ; 0                 ; 0                  ; 0                  ; 0                   ; 0                         ; 0                ; 0               ; 0                ; 0                ; 0               ; 0                  ; 0                  ; 0               ; 0                 ; 0                ; 0                   ; 0               ; 0                  ; 0                       ; 0                 ; 1               ; 0               ; 0              ; 0               ; 0              ; 0                ; 0                  ; 0                  ; 1                 ;
; pr_state.ST_RTYPE         ; 0                ; 0                   ; 0                ; 0                  ; 0                 ; 0                  ; 0                  ; 0                   ; 0                         ; 0                ; 0               ; 0                ; 0                ; 0               ; 0                  ; 0                  ; 0               ; 0                 ; 0                ; 0                   ; 0               ; 0                  ; 0                       ; 1                 ; 0               ; 0               ; 0              ; 0               ; 0              ; 0                ; 0                  ; 0                  ; 1                 ;
; pr_state.ST_ULAREGWRITE   ; 0                ; 0                   ; 0                ; 0                  ; 0                 ; 0                  ; 0                  ; 0                   ; 0                         ; 0                ; 0               ; 0                ; 0                ; 0               ; 0                  ; 0                  ; 0               ; 0                 ; 0                ; 0                   ; 0               ; 0                  ; 1                       ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0              ; 0                ; 0                  ; 0                  ; 1                 ;
; pr_state.ST_BRANCH        ; 0                ; 0                   ; 0                ; 0                  ; 0                 ; 0                  ; 0                  ; 0                   ; 0                         ; 0                ; 0               ; 0                ; 0                ; 0               ; 0                  ; 0                  ; 0               ; 0                 ; 0                ; 0                   ; 0               ; 1                  ; 0                       ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0              ; 0                ; 0                  ; 0                  ; 1                 ;
; pr_state.ST_JAL           ; 0                ; 0                   ; 0                ; 0                  ; 0                 ; 0                  ; 0                  ; 0                   ; 0                         ; 0                ; 0               ; 0                ; 0                ; 0               ; 0                  ; 0                  ; 0               ; 0                 ; 0                ; 0                   ; 1               ; 0                  ; 0                       ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0              ; 0                ; 0                  ; 0                  ; 1                 ;
; pr_state.ST_IMMTYPE       ; 0                ; 0                   ; 0                ; 0                  ; 0                 ; 0                  ; 0                  ; 0                   ; 0                         ; 0                ; 0               ; 0                ; 0                ; 0               ; 0                  ; 0                  ; 0               ; 0                 ; 0                ; 1                   ; 0               ; 0                  ; 0                       ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0              ; 0                ; 0                  ; 0                  ; 1                 ;
; pr_state.ST_JALR          ; 0                ; 0                   ; 0                ; 0                  ; 0                 ; 0                  ; 0                  ; 0                   ; 0                         ; 0                ; 0               ; 0                ; 0                ; 0               ; 0                  ; 0                  ; 0               ; 0                 ; 1                ; 0                   ; 0               ; 0                  ; 0                       ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0              ; 0                ; 0                  ; 0                  ; 1                 ;
; pr_state.ST_AUIPC         ; 0                ; 0                   ; 0                ; 0                  ; 0                 ; 0                  ; 0                  ; 0                   ; 0                         ; 0                ; 0               ; 0                ; 0                ; 0               ; 0                  ; 0                  ; 0               ; 1                 ; 0                ; 0                   ; 0               ; 0                  ; 0                       ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0              ; 0                ; 0                  ; 0                  ; 1                 ;
; pr_state.ST_LUI           ; 0                ; 0                   ; 0                ; 0                  ; 0                 ; 0                  ; 0                  ; 0                   ; 0                         ; 0                ; 0               ; 0                ; 0                ; 0               ; 0                  ; 0                  ; 1               ; 0                 ; 0                ; 0                   ; 0               ; 0                  ; 0                       ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0              ; 0                ; 0                  ; 0                  ; 1                 ;
; pr_state.ST_DIVREM        ; 0                ; 0                   ; 0                ; 0                  ; 0                 ; 0                  ; 0                  ; 0                   ; 0                         ; 0                ; 0               ; 0                ; 0                ; 0               ; 0                  ; 1                  ; 0               ; 0                 ; 0                ; 0                   ; 0               ; 0                  ; 0                       ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0              ; 0                ; 0                  ; 0                  ; 1                 ;
; pr_state.ST_FRTYPE        ; 0                ; 0                   ; 0                ; 0                  ; 0                 ; 0                  ; 0                  ; 0                   ; 0                         ; 0                ; 0               ; 0                ; 0                ; 0               ; 1                  ; 0                  ; 0               ; 0                 ; 0                ; 0                   ; 0               ; 0                  ; 0                       ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0              ; 0                ; 0                  ; 0                  ; 1                 ;
; pr_state.ST_FLW           ; 0                ; 0                   ; 0                ; 0                  ; 0                 ; 0                  ; 0                  ; 0                   ; 0                         ; 0                ; 0               ; 0                ; 0                ; 1               ; 0                  ; 0                  ; 0               ; 0                 ; 0                ; 0                   ; 0               ; 0                  ; 0                       ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0              ; 0                ; 0                  ; 0                  ; 1                 ;
; pr_state.ST_FLW1          ; 0                ; 0                   ; 0                ; 0                  ; 0                 ; 0                  ; 0                  ; 0                   ; 0                         ; 0                ; 0               ; 0                ; 1                ; 0               ; 0                  ; 0                  ; 0               ; 0                 ; 0                ; 0                   ; 0               ; 0                  ; 0                       ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0              ; 0                ; 0                  ; 0                  ; 1                 ;
; pr_state.ST_FLW2          ; 0                ; 0                   ; 0                ; 0                  ; 0                 ; 0                  ; 0                  ; 0                   ; 0                         ; 0                ; 0               ; 1                ; 0                ; 0               ; 0                  ; 0                  ; 0               ; 0                 ; 0                ; 0                   ; 0               ; 0                  ; 0                       ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0              ; 0                ; 0                  ; 0                  ; 1                 ;
; pr_state.ST_FSW           ; 0                ; 0                   ; 0                ; 0                  ; 0                 ; 0                  ; 0                  ; 0                   ; 0                         ; 0                ; 1               ; 0                ; 0                ; 0               ; 0                  ; 0                  ; 0               ; 0                 ; 0                ; 0                   ; 0               ; 0                  ; 0                       ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0              ; 0                ; 0                  ; 0                  ; 1                 ;
; pr_state.ST_FSW1          ; 0                ; 0                   ; 0                ; 0                  ; 0                 ; 0                  ; 0                  ; 0                   ; 0                         ; 1                ; 0               ; 0                ; 0                ; 0               ; 0                  ; 0                  ; 0               ; 0                 ; 0                ; 0                   ; 0               ; 0                  ; 0                       ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0              ; 0                ; 0                  ; 0                  ; 1                 ;
; pr_state.ST_FPALUREGWRITE ; 0                ; 0                   ; 0                ; 0                  ; 0                 ; 0                  ; 0                  ; 0                   ; 1                         ; 0                ; 0               ; 0                ; 0                ; 0               ; 0                  ; 0                  ; 0               ; 0                 ; 0                ; 0                   ; 0               ; 0                  ; 0                       ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0              ; 0                ; 0                  ; 0                  ; 1                 ;
; pr_state.ST_FPSTART       ; 0                ; 0                   ; 0                ; 0                  ; 0                 ; 0                  ; 0                  ; 1                   ; 0                         ; 0                ; 0               ; 0                ; 0                ; 0               ; 0                  ; 0                  ; 0               ; 0                 ; 0                ; 0                   ; 0               ; 0                  ; 0                       ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0              ; 0                ; 0                  ; 0                  ; 1                 ;
; pr_state.ST_FPWAIT        ; 0                ; 0                   ; 0                ; 0                  ; 0                 ; 0                  ; 1                  ; 0                   ; 0                         ; 0                ; 0               ; 0                ; 0                ; 0               ; 0                  ; 0                  ; 0               ; 0                 ; 0                ; 0                   ; 0               ; 0                  ; 0                       ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0              ; 0                ; 0                  ; 0                  ; 1                 ;
; pr_state.ST_SYSTEM        ; 0                ; 0                   ; 0                ; 0                  ; 0                 ; 1                  ; 0                  ; 0                   ; 0                         ; 0                ; 0               ; 0                ; 0                ; 0               ; 0                  ; 0                  ; 0               ; 0                 ; 0                ; 0                   ; 0               ; 0                  ; 0                       ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0              ; 0                ; 0                  ; 0                  ; 1                 ;
; pr_state.ST_ECALL         ; 0                ; 0                   ; 0                ; 0                  ; 1                 ; 0                  ; 0                  ; 0                   ; 0                         ; 0                ; 0               ; 0                ; 0                ; 0               ; 0                  ; 0                  ; 0               ; 0                 ; 0                ; 0                   ; 0               ; 0                  ; 0                       ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0              ; 0                ; 0                  ; 0                  ; 1                 ;
; pr_state.ST_EBREAK        ; 0                ; 0                   ; 0                ; 1                  ; 0                 ; 0                  ; 0                  ; 0                   ; 0                         ; 0                ; 0               ; 0                ; 0                ; 0               ; 0                  ; 0                  ; 0               ; 0                 ; 0                ; 0                   ; 0               ; 0                  ; 0                       ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0              ; 0                ; 0                  ; 0                  ; 1                 ;
; pr_state.ST_URET          ; 0                ; 0                   ; 1                ; 0                  ; 0                 ; 0                  ; 0                  ; 0                   ; 0                         ; 0                ; 0               ; 0                ; 0                ; 0               ; 0                  ; 0                  ; 0               ; 0                 ; 0                ; 0                   ; 0               ; 0                  ; 0                       ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0              ; 0                ; 0                  ; 0                  ; 1                 ;
; pr_state.ST_CSRREND       ; 0                ; 1                   ; 0                ; 0                  ; 0                 ; 0                  ; 0                  ; 0                   ; 0                         ; 0                ; 0               ; 0                ; 0                ; 0               ; 0                  ; 0                  ; 0               ; 0                 ; 0                ; 0                   ; 0               ; 0                  ; 0                       ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0              ; 0                ; 0                  ; 0                  ; 1                 ;
; pr_state.ST_ERRO          ; 1                ; 0                   ; 0                ; 0                  ; 0                 ; 0                  ; 0                  ; 0                   ; 0                         ; 0                ; 0               ; 0                ; 0                ; 0               ; 0                  ; 0                  ; 0               ; 0                 ; 0                ; 0                   ; 0               ; 0                  ; 0                       ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0              ; 0                ; 0                  ; 0                  ; 1                 ;
+---------------------------+------------------+---------------------+------------------+--------------------+-------------------+--------------------+--------------------+---------------------+---------------------------+------------------+-----------------+------------------+------------------+-----------------+--------------------+--------------------+-----------------+-------------------+------------------+---------------------+-----------------+--------------------+-------------------------+-------------------+-----------------+-----------------+----------------+-----------------+----------------+------------------+--------------------+--------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TopDE|ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState                                                               ;
+--------------------------------+--------------------------------+----------------------------+----------------------+---------------------+----------------------+---------------------+----------------------+
; Name                           ; currState.pauseStateNoAddrIncr ; currState.initCtrlRegState ; currState.pauseState ; currState.doneState ; currState.transState ; currState.waitState ; currState.resetState ;
+--------------------------------+--------------------------------+----------------------------+----------------------+---------------------+----------------------+---------------------+----------------------+
; currState.resetState           ; 0                              ; 0                          ; 0                    ; 0                   ; 0                    ; 0                   ; 0                    ;
; currState.waitState            ; 0                              ; 0                          ; 0                    ; 0                   ; 0                    ; 1                   ; 1                    ;
; currState.transState           ; 0                              ; 0                          ; 0                    ; 0                   ; 1                    ; 0                   ; 1                    ;
; currState.doneState            ; 0                              ; 0                          ; 0                    ; 1                   ; 0                    ; 0                   ; 1                    ;
; currState.pauseState           ; 0                              ; 0                          ; 1                    ; 0                   ; 0                    ; 0                   ; 1                    ;
; currState.initCtrlRegState     ; 0                              ; 1                          ; 0                    ; 0                   ; 0                    ; 0                   ; 1                    ;
; currState.pauseStateNoAddrIncr ; 1                              ; 0                          ; 0                    ; 0                   ; 0                    ; 0                   ; 1                    ;
+--------------------------------+--------------------------------+----------------------------+----------------------+---------------------+----------------------+---------------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mSetup_ST ;
+----------------+----------------+----------------+----------------------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001             ;
+----------------+----------------+----------------+----------------------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0                          ;
; mSetup_ST.0001 ; 1              ; 0              ; 1                          ;
; mSetup_ST.0010 ; 1              ; 1              ; 0                          ;
+----------------+----------------+----------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                             ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|altera_syncram_v614:auto_generated|altsyncram_0kb4:altsyncram1|rdaddr_reg[0] ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|altera_syncram_v614:auto_generated|altsyncram_0kb4:altsyncram1|rdaddr_reg[1] ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|altera_syncram_v614:auto_generated|altsyncram_0kb4:altsyncram1|rdaddr_reg[2] ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i[0]                                                                                           ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i[1]                                                                                           ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i[2]                                                                                           ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][0]                                                                             ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][1]                                                                             ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][2]                                                                             ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][3]                                                                             ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][4]                                                                             ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][5]                                                                             ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][6]                                                                             ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][7]                                                                             ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][8]                                                                             ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][9]                                                                             ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][10]                                                                            ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][11]                                                                            ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][12]                                                                            ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][13]                                                                            ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][14]                                                                            ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][15]                                                                            ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][16]                                                                            ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][17]                                                                            ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][18]                                                                            ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][19]                                                                            ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][20]                                                                            ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][21]                                                                            ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][22]                                                                            ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][23]                                                                            ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][24]                                                                            ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][25]                                                                            ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][0]                                                                             ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][1]                                                                             ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][2]                                                                             ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][3]                                                                             ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][4]                                                                             ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][5]                                                                             ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][6]                                                                             ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][7]                                                                             ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][8]                                                                             ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][9]                                                                             ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][10]                                                                            ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][11]                                                                            ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][12]                                                                            ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][13]                                                                            ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][14]                                                                            ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][15]                                                                            ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][16]                                                                            ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][17]                                                                            ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][18]                                                                            ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][19]                                                                            ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][20]                                                                            ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][21]                                                                            ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][22]                                                                            ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][23]                                                                            ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_eq                                                                                             ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|rdaddr_reg[0]   ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|rdaddr_reg[1]   ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|rdaddr_reg[2]   ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][0]                                                                                       ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][1]                                                                                       ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][2]                                                                                       ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][3]                                                                                       ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][4]                                                                                       ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][5]                                                                                       ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][6]                                                                                       ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][7]                                                                                       ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][8]                                                                                       ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][9]                                                                                       ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][10]                                                                                      ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][11]                                                                                      ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][12]                                                                                      ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][13]                                                                                      ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][14]                                                                                      ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][15]                                                                                      ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][16]                                                                                      ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][17]                                                                                      ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][18]                                                                                      ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][19]                                                                                      ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][20]                                                                                      ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][21]                                                                                      ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][22]                                                                                      ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_a0[0][0]                                                                                       ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_a0[0][1]                                                                                       ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_a0[0][2]                                                                                       ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_a0[0][3]                                                                                       ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_a0[0][4]                                                                                       ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_a0[0][5]                                                                                       ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_a0[0][6]                                                                                       ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_a0[0][7]                                                                                       ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_a0[0][8]                                                                                       ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_a0[0][9]                                                                                       ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_a0[0][10]                                                                                      ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_a0[0][11]                                                                                      ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_a0[0][12]                                                                                      ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_a0[0][13]                                                                                      ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_a0[0][14]                                                                                      ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_a0[0][15]                                                                                      ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|rdaddr_reg[0]   ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|rdaddr_reg[1]   ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|rdaddr_reg[2]   ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i[0]                                                                                             ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i[1]                                                                                             ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i[2]                                                                                             ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i[0]                                                                                             ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i[1]                                                                                             ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i[2]                                                                                             ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_rdcnt_eq                                                                                               ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][0]                                                                                         ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][1]                                                                                         ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][2]                                                                                         ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][3]                                                                                         ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][4]                                                                                         ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][5]                                                                                         ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][6]                                                                                         ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][7]                                                                                         ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][8]                                                                                         ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][9]                                                                                         ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][10]                                                                                        ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][11]                                                                                        ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][12]                                                                                        ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][13]                                                                                        ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][14]                                                                                        ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][15]                                                                                        ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][16]                                                                                        ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][17]                                                                                        ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][18]                                                                                        ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][19]                                                                                        ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][20]                                                                                        ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][21]                                                                                        ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][22]                                                                                        ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_eq                                                                                               ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][0]                                                                                            ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][1]                                                                                            ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][2]                                                                                            ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][3]                                                                                            ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][4]                                                                                            ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][5]                                                                                            ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][6]                                                                                            ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][7]                                                                                            ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][8]                                                                                            ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][9]                                                                                            ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][10]                                                                                           ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][11]                                                                                           ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][12]                                                                                           ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][13]                                                                                           ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][14]                                                                                           ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][15]                                                                                           ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][16]                                                                                           ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][17]                                                                                           ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][18]                                                                                           ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][19]                                                                                           ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][20]                                                                                           ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][21]                                                                                           ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][22]                                                                                           ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][23]                                                                                           ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][0]                                                                                            ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][1]                                                                                            ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][2]                                                                                            ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][3]                                                                                            ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][4]                                                                                            ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][5]                                                                                            ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][6]                                                                                            ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][7]                                                                                            ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][8]                                                                                            ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][9]                                                                                            ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][10]                                                                                           ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][11]                                                                                           ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][12]                                                                                           ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][13]                                                                                           ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][14]                                                                                           ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][15]                                                                                           ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][16]                                                                                           ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][17]                                                                                           ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][18]                                                                                           ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][19]                                                                                           ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][20]                                                                                           ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][21]                                                                                           ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][22]                                                                                           ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][23]                                                                                           ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_c0[0][0]                                                                                       ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_c0[0][1]                                                                                       ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_c0[0][2]                                                                                       ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_c0[0][3]                                                                                       ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_c0[0][4]                                                                                       ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_c0[0][5]                                                                                       ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_c0[0][6]                                                                                       ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_c0[0][7]                                                                                       ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_c0[0][8]                                                                                       ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_c0[0][9]                                                                                       ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_c0[0][10]                                                                                      ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_c0[0][11]                                                                                      ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_a0[0][0]                                                                                       ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_a0[0][1]                                                                                       ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_a0[0][2]                                                                                       ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_a0[0][3]                                                                                       ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_a0[0][4]                                                                                       ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_a0[0][5]                                                                                       ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_a0[0][6]                                                                                       ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_a0[0][7]                                                                                       ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_a0[0][8]                                                                                       ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_a0[0][9]                                                                                       ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_a0[0][10]                                                                                      ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_a0[0][11]                                                                                      ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_a0[0][0]                                                                                         ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_a0[0][1]                                                                                         ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_a0[0][2]                                                                                         ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_a0[0][3]                                                                                         ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_a0[0][4]                                                                                         ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_a0[0][5]                                                                                         ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_a0[0][6]                                                                                         ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_a0[0][7]                                                                                         ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_a0[0][8]                                                                                         ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_a0[0][9]                                                                                         ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_a0[0][10]                                                                                        ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_a0[0][11]                                                                                        ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_a0[0][12]                                                                                        ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_a0[0][13]                                                                                        ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_c0[0][0]                                                                                         ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_c0[0][1]                                                                                         ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_c0[0][2]                                                                                         ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_c0[0][3]                                                                                         ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_c0[0][4]                                                                                         ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_c0[0][5]                                                                                         ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_c0[0][6]                                                                                         ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_c0[0][7]                                                                                         ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_c0[0][8]                                                                                         ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_c0[0][9]                                                                                         ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_c0[0][10]                                                                                        ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_c0[0][11]                                                                                        ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_a0[0][0]                                                                                         ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_a0[0][1]                                                                                         ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_a0[0][2]                                                                                         ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_a0[0][3]                                                                                         ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_a0[0][4]                                                                                         ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_a0[0][5]                                                                                         ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_a0[0][6]                                                                                         ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_a0[0][7]                                                                                         ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_a0[0][8]                                                                                         ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_a0[0][9]                                                                                         ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_a0[0][10]                                                                                        ; yes                                                              ; yes                                        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_a0[0][11]                                                                                        ; yes                                                              ; yes                                        ;
; Total number of protected registers is 243                                                                                                                                                                                ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AudioCODEC_Interface:Audio0|waudio_inL[16..31]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; AudioCODEC_Interface:Audio0|waudio_inR[16..31]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|noise[0..14]                                ; Lost fanout                                                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:fracXIsZero_uid13_fpToFxPTest_delay|delay_signals[0][0]                      ; Lost fanout                                                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:fracXIsZero_uid13_fpToFxPTest_delay|delay_signals[0][0]                          ; Lost fanout                                                                                                                                                                       ;
; AudioCODEC_Interface:Audio0|Ctrl2[8..31]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; AudioCODEC_Interface:Audio0|waudio_outL[16..31]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; AudioCODEC_Interface:Audio0|waudio_outR[16..31]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_DATA[16,17,19,23]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD[16,17,19,23]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|OUT.state                                                           ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[7].state                                                                    ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_81p2:auto_generated|address_reg_a[1]                                                   ; Merged with VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component|altsyncram_91p2:auto_generated|address_reg_a[1]                                 ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_81p2:auto_generated|address_reg_a[0]                                                   ; Merged with VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component|altsyncram_91p2:auto_generated|address_reg_a[0]                                 ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_81p2:auto_generated|out_address_reg_a[1]                                               ; Merged with VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component|altsyncram_91p2:auto_generated|out_address_reg_a[1]                             ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_81p2:auto_generated|out_address_reg_a[0]                                               ; Merged with VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component|altsyncram_91p2:auto_generated|out_address_reg_a[0]                             ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist6_signX_uid7_fpSqrtTest_b_6|delay_signals[5][0]                                  ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:redist1_signX_uid25_fpToFxPTest_b_1|delay_signals[0][0]     ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|comp_s:comp_s1|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component|aligned_dataa_sign_dffe1                                     ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:redist1_signX_uid25_fpToFxPTest_b_1|delay_signals[0][0]     ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:redist7_signX_uid6_fxpToFPTest_b_4|delay_signals[3][0]                           ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:redist1_signX_uid25_fpToFxPTest_b_1|delay_signals[0][0]     ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist2_signX_uid25_fpToFxPTest_b_1|delay_signals[0][0]                          ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:redist1_signX_uid25_fpToFxPTest_b_1|delay_signals[0][0]     ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist6_signX_uid7_fpSqrtTest_b_6|delay_signals[4][0]                                  ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist3_signX_uid25_fpToFxPTest_b_2|delay_signals[0][0]         ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:redist7_signX_uid6_fxpToFPTest_b_4|delay_signals[2][0]                           ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist3_signX_uid25_fpToFxPTest_b_2|delay_signals[0][0]         ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[1][6]                                 ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][22]       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[1][5]                                 ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][21]       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[1][4]                                 ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][20]       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[1][3]                                 ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][19]       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[1][2]                                 ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][18]       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[1][1]                                 ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][17]       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[1][0]                                 ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][16]       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[1][15]                               ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][15]       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[1][14]                               ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][14]       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[1][13]                               ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][13]       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[1][12]                               ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][12]       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[1][11]                               ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][11]       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[1][10]                               ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][10]       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[1][9]                                ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][9]        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[1][8]                                ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][8]        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[1][7]                                ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][7]        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[1][6]                                ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][6]        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[1][5]                                ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][5]        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[1][4]                                ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][4]        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[1][3]                                ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][3]        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[1][2]                                ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][2]        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[1][1]                                ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][1]        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist0_yForPe_uid36_fpSqrtTest_b_2|delay_signals[1][0]                                ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist5_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][0]        ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist6_signX_uid7_fpSqrtTest_b_6|delay_signals[3][0]                                  ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:redist7_signX_uid6_fxpToFPTest_b_4|delay_signals[1][0]          ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist6_signX_uid7_fpSqrtTest_b_6|delay_signals[2][0]                                  ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:redist7_signX_uid6_fxpToFPTest_b_4|delay_signals[0][0]          ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[1][7]                                 ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist4_expOddSelect_uid30_fpSqrtTest_q_6|delay_signals[5][0]         ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist2_yAddr_uid35_fpSqrtTest_b_2|delay_signals[0][7]                                 ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist4_expOddSelect_uid30_fpSqrtTest_q_6|delay_signals[4][0]         ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[1][7]                                 ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist4_expOddSelect_uid30_fpSqrtTest_q_6|delay_signals[3][0]         ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist3_yAddr_uid35_fpSqrtTest_b_4|delay_signals[0][7]                                 ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist4_expOddSelect_uid30_fpSqrtTest_q_6|delay_signals[2][0]         ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist2_vStage_uid163_lzCountVal_uid94_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][10] ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][10] ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist2_vStage_uid163_lzCountVal_uid94_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][9]  ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][9]  ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist2_vStage_uid163_lzCountVal_uid94_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][8]  ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][8]  ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist2_vStage_uid163_lzCountVal_uid94_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][7]  ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][7]  ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist2_vStage_uid163_lzCountVal_uid94_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][6]  ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][6]  ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist2_vStage_uid163_lzCountVal_uid94_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][5]  ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][5]  ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist2_vStage_uid163_lzCountVal_uid94_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][4]  ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][4]  ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist2_vStage_uid163_lzCountVal_uid94_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][3]  ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][3]  ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist2_vStage_uid163_lzCountVal_uid94_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][2]  ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][2]  ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist2_vStage_uid163_lzCountVal_uid94_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][1]  ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][1]  ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist2_vStage_uid163_lzCountVal_uid94_fpAddSubTest_ieeeAdd_b_1|delay_signals[0][0]  ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]  ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|delay_signals[0][26]              ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4|delay_signals[3][0]   ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist5_fracXIsZero_uid15_fpSqrtTest_q_6|delay_signals[3][0]                           ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:redist7_fracXIsZero_uid17_fpMulTest_q_3|delay_signals[0][0]               ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:redist8_expXIsMax_uid16_fpMulTest_q_3|delay_signals[0][0]                                  ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[6][0]                ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:redist6_excZ_y_uid29_fpMulTest_q_3|delay_signals[0][0]                                     ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[6][0]                   ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:redist4_fracXIsZero_uid31_fpMulTest_q_3|delay_signals[0][0]                                ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[6][0]              ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:redist5_expXIsMax_uid30_fpMulTest_q_3|delay_signals[0][0]                                  ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[6][0]                ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:redist9_excZ_x_uid15_fpMulTest_q_3|delay_signals[0][0]                                     ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[6][0]                   ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist14_expXIsMax_uid24_fpDivTest_q_9|delay_signals[7][0]                                 ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist4_expXIsMax_uid12_fpToFxPTest_q_2|delay_signals[0][0]     ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:redist8_expXIsMax_uid16_fpMulTest_q_3|delay_signals[1][0]                                  ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist4_expXIsMax_uid12_fpToFxPTest_q_2|delay_signals[0][0]     ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|udf_uid30_fpToFxPTest_o[10]                                                              ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|udf_uid29_fpToFxPTest_o[10]                                                 ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:expXIsMax_uid12_fpToFxPTest_delay|delay_signals[0][0]                        ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:expXIsMax_uid12_fpToFxPTest_delay|delay_signals[0][0]           ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:expXIsMax_uid24_fpDivTest_delay|delay_signals[0][0]                                        ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:expXIsMax_uid12_fpToFxPTest_delay|delay_signals[0][0]           ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:expXIsMax_uid16_fpMulTest_delay|delay_signals[0][0]                                        ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:expXIsMax_uid12_fpToFxPTest_delay|delay_signals[0][0]           ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:redist2_signR_uid48_fpMulTest_q_3|delay_signals[0][0]                                      ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist9_signR_uid46_fpDivTest_q_9|delay_signals[6][0]                     ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist5_fracXIsZero_uid15_fpSqrtTest_q_6|delay_signals[4][0]                           ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:redist7_fracXIsZero_uid17_fpMulTest_q_3|delay_signals[1][0]               ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:redist6_excZ_y_uid29_fpMulTest_q_3|delay_signals[1][0]                                     ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist12_excZ_y_uid37_fpDivTest_q_9|delay_signals[7][0]                   ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:redist4_fracXIsZero_uid31_fpMulTest_q_3|delay_signals[1][0]                                ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[7][0]              ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:redist5_expXIsMax_uid30_fpMulTest_q_3|delay_signals[1][0]                                  ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[7][0]                ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:redist9_excZ_x_uid15_fpMulTest_q_3|delay_signals[1][0]                                     ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist15_excZ_x_uid23_fpDivTest_q_9|delay_signals[7][0]                   ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:excZ_x_uid23_fpDivTest_delay|delay_signals[0][0]                                           ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:excZ_x_uid11_fpToFxPTest_delay|delay_signals[0][0]              ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:excZ_x_uid15_fpMulTest_delay|delay_signals[0][0]                                           ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:excZ_x_uid11_fpToFxPTest_delay|delay_signals[0][0]              ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:redist2_signR_uid48_fpMulTest_q_3|delay_signals[1][0]                                      ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist9_signR_uid46_fpDivTest_q_9|delay_signals[7][0]                     ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_81p2:auto_generated|out_address_reg_b[1]                                               ; Merged with VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component|altsyncram_91p2:auto_generated|out_address_reg_b[1]                             ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_81p2:auto_generated|out_address_reg_b[0]                                               ; Merged with VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component|altsyncram_91p2:auto_generated|out_address_reg_b[0]                             ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:fracXIsZero_uid15_fpSqrtTest_delay|delay_signals[0][0]                                 ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:fracXIsZero_uid17_fpMulTest_delay|delay_signals[0][0]                     ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:excZ_y_uid29_fpMulTest_delay|delay_signals[0][0]                                           ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:excZ_y_uid37_fpDivTest_delay|delay_signals[0][0]                          ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:fracXIsZero_uid31_fpMulTest_delay|delay_signals[0][0]                                      ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:fracXIsZero_uid39_fpDivTest_delay|delay_signals[0][0]                     ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:expXIsMax_uid30_fpMulTest_delay|delay_signals[0][0]                                        ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:expXIsMax_uid38_fpDivTest_delay|delay_signals[0][0]                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:signR_uid48_fpMulTest_delay|delay_signals[0][0]                                            ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:signR_uid46_fpDivTest_delay|delay_signals[0][0]                           ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD[20,21]                                                                                                               ; Merged with AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD[18]                                                                                                 ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_81p2:auto_generated|address_reg_b[1]                                                   ; Merged with VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component|altsyncram_91p2:auto_generated|address_reg_b[1]                                 ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_81p2:auto_generated|address_reg_b[0]                                                   ; Merged with VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component|altsyncram_91p2:auto_generated|address_reg_b[0]                                 ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_DATA[20,21]                                                                                                                          ; Merged with AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_DATA[18]                                                                                                            ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|decay_counter[7]                                ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[7]              ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|release_counter[7]                              ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[7]              ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|decay_counter[6]                                ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[6]              ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|release_counter[6]                              ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[6]              ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|decay_counter[5]                                ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[5]              ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|release_counter[5]                              ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[5]              ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|decay_counter[4]                                ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[4]              ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|release_counter[4]                              ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[4]              ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|decay_counter[3]                                ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[3]              ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|release_counter[3]                              ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[3]              ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|decay_counter[2]                                ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[2]              ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|release_counter[2]                              ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[2]              ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|decay_counter[1]                                ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[1]              ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|release_counter[1]                              ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[1]              ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|decay_counter[0]                                ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[0]              ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|release_counter[0]                              ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[0]              ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[0..7]                                                                                                                                       ; Lost fanout                                                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:expXIsMax_uid38_fpDivTest_delay|delay_signals[0][0]                                        ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|comp_s:comp_s1|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component|exp_b_all_one_w_dffe1                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:fracYZero_uid15_fpDivTest_delay|delay_signals[0][0]                                        ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:fracXIsZero_uid39_fpDivTest_delay|delay_signals[0][0]                     ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[7][0]                               ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist16_fracYZero_uid15_fpDivTest_q_6|delay_signals[4][0]                ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist16_fracYZero_uid15_fpDivTest_q_6|delay_signals[3][0]                                 ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[6][0]              ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[5][0]                               ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist16_fracYZero_uid15_fpDivTest_q_6|delay_signals[2][0]                ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist16_fracYZero_uid15_fpDivTest_q_6|delay_signals[1][0]                                 ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[4][0]              ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist10_fracXIsZero_uid39_fpDivTest_q_9|delay_signals[3][0]                               ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist16_fracYZero_uid15_fpDivTest_q_6|delay_signals[0][0]                ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[0]~28                                                                                                                                       ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[1]~24                                                                                                                      ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[1]~24                                                                                                                                       ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[2]~20                                                                                                                      ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[2]~20                                                                                                                                       ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[3]~16                                                                                                                      ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[3]~16                                                                                                                                       ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[4]~12                                                                                                                      ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[4]~12                                                                                                                                       ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[5]~8                                                                                                                       ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[5]~8                                                                                                                                        ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[6]~4                                                                                                                       ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[6]~4                                                                                                                                        ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[7]~0                                                                                                                       ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[6]~7                                                                                                                                        ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[7]~3                                                                                                                       ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[5]~11                                                                                                                                       ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[7]~3                                                                                                                       ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[4]~15                                                                                                                                       ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[7]~3                                                                                                                       ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[3]~19                                                                                                                                       ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[7]~3                                                                                                                       ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[2]~23                                                                                                                                       ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[7]~3                                                                                                                       ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[1]~27                                                                                                                                       ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[7]~3                                                                                                                       ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[0]~31                                                                                                                                       ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[7]~3                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist5_expFracRnd_uid12_fxpToFPTest_q_1|delay_signals[0][32]                ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|comp_s:comp_s1|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component|exp_a_all_one_w_dffe1                                        ; Merged with CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:expXIsMax_uid12_fpToFxPTest_delay|delay_signals[0][0]           ;
; CPU:CPU0|Control_MULTI:CONTROL0|pr_state~4                                                                                                                                             ; Lost fanout                                                                                                                                                                       ;
; CPU:CPU0|Control_MULTI:CONTROL0|pr_state~5                                                                                                                                             ; Lost fanout                                                                                                                                                                       ;
; CPU:CPU0|Control_MULTI:CONTROL0|pr_state~6                                                                                                                                             ; Lost fanout                                                                                                                                                                       ;
; CPU:CPU0|Control_MULTI:CONTROL0|pr_state~7                                                                                                                                             ; Lost fanout                                                                                                                                                                       ;
; CPU:CPU0|Control_MULTI:CONTROL0|pr_state~8                                                                                                                                             ; Lost fanout                                                                                                                                                                       ;
; CPU:CPU0|Control_MULTI:CONTROL0|pr_state~9                                                                                                                                             ; Lost fanout                                                                                                                                                                       ;
; ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState~2                                                             ; Lost fanout                                                                                                                                                                       ;
; ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState~3                                                             ; Lost fanout                                                                                                                                                                       ;
; ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState~4                                                             ; Lost fanout                                                                                                                                                                       ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mSetup_ST~9                                                                                                                               ; Lost fanout                                                                                                                                                                       ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mSetup_ST~10                                                                                                                              ; Lost fanout                                                                                                                                                                       ;
; AudioCODEC_Interface:Audio0|audio_clock:u4|BCK_DIV[3]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                            ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[16][8]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[24][8]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[20][8]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[18][8]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[26][8]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[22][8]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[17][8]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[25][8]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[21][8]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[19][8]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[27][8]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[23][8]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[16][9]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[24][9]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[20][9]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[18][9]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[26][9]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[22][9]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[17][9]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[25][9]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[21][9]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[19][9]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[27][9]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[23][9]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[16][10]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[24][10]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[20][10]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[18][10]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[26][10]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[22][10]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[17][10]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[25][10]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[21][10]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[19][10]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[27][10]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[23][10]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[16][11]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[24][11]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[20][11]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[18][11]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[26][11]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[22][11]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[17][11]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[25][11]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[21][11]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[19][11]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[27][11]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[23][11]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[16][12]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[24][12]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[20][12]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[18][12]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[26][12]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[22][12]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[17][12]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[25][12]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[21][12]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[19][12]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[27][12]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[23][12]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[16][13]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[24][13]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[20][13]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[18][13]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[26][13]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[22][13]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[17][13]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[25][13]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[21][13]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[19][13]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[27][13]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[23][13]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[16][14]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[24][14]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[20][14]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[18][14]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[26][14]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[22][14]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[17][14]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[25][14]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[21][14]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[19][14]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[27][14]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[23][14]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[16][15]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[24][15]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[20][15]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[18][15]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[26][15]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[22][15]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[17][15]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[25][15]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[21][15]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[19][15]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[27][15]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[23][15]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[16][16]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[24][16]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[20][16]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[18][16]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[26][16]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[22][16]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[17][16]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[25][16]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[21][16]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[19][16]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[27][16]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[23][16]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[16][17]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[24][17]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[20][17]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[18][17]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[26][17]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[22][17]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[17][17]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[25][17]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[21][17]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[19][17]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[27][17]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[23][17]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[16][18]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[24][18]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[20][18]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[18][18]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[26][18]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[22][18]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[17][18]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[25][18]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[21][18]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[19][18]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[27][18]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[23][18]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[16][19]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[24][19]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[20][19]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[18][19]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[26][19]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[22][19]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[17][19]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[25][19]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[21][19]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[19][19]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[27][19]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[23][19]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[16][20]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[24][20]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[20][20]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[18][20]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[26][20]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[22][20]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[17][20]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[25][20]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[21][20]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[19][20]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[27][20]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[23][20]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[16][21]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[24][21]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[20][21]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[18][21]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[26][21]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[22][21]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[17][21]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[25][21]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[21][21]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[19][21]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[27][21]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[23][21]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[16][22]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[24][22]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[20][22]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[18][22]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[26][22]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[22][22]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[17][22]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[25][22]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[21][22]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[19][22]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[27][22]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[23][22]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[16][23]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[24][23]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[20][23]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[18][23]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[26][23]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[22][23]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[17][23]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[25][23]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[21][23]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[19][23]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[27][23]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[23][23]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[16][24]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[24][24]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[20][24]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[18][24]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[26][24]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[22][24]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[17][24]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[25][24]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[21][24]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[19][24]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[27][24]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[23][24]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[16][25]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[24][25]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[20][25]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[18][25]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[26][25]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[22][25]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[17][25]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[25][25]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[21][25]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[19][25]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[27][25]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[23][25]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[16][26]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[24][26]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[20][26]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[18][26]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[26][26]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[22][26]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[17][26]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[25][26]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[21][26]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[19][26]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[27][26]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[23][26]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[16][27]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[24][27]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[20][27]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[18][27]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[26][27]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[22][27]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[17][27]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[25][27]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[21][27]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[19][27]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[27][27]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[23][27]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[16][28]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[24][28]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[20][28]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[18][28]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[26][28]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[22][28]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[17][28]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[25][28]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[21][28]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[19][28]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[27][28]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[23][28]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[16][29]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[24][29]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[20][29]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[18][29]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[26][29]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[22][29]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[17][29]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[25][29]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[21][29]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[19][29]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[27][29]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[23][29]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[16][30]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[24][30]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[20][30]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[18][30]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[26][30]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[22][30]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[17][30]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[25][30]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[21][30]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[19][30]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[27][30]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[23][30]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[16][31]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[24][31]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[20][31]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[18][31]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[26][31]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[22][31]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[17][31]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[25][31]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[21][31]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[19][31]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[27][31]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[23][31]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[20][0]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[21][0]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[16][0]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[24][0]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[17][0]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[25][0]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[22][0]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[23][0]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[18][0]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[26][0]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[19][0]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[27][0]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[20][4]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[16][4]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[22][4]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[18][4]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[24][4]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[26][4]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[21][4]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[17][4]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[23][4]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[19][4]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[25][4]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[27][4]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[20][1]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[21][1]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[16][1]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[24][1]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[17][1]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[25][1]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[22][1]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[23][1]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[18][1]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[26][1]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[19][1]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[27][1]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[20][5]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[16][5]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[22][5]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[18][5]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[24][5]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[26][5]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[21][5]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[17][5]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[23][5]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[19][5]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[25][5]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[27][5]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[20][2]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[21][2]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[16][2]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[24][2]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[17][2]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[25][2]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[22][2]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[23][2]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[18][2]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[26][2]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[19][2]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[27][2]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[20][6]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[16][6]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[22][6]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[18][6]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[24][6]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[26][6]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[21][6]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[17][6]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[23][6]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[19][6]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[25][6]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[27][6]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[20][3]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[21][3]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[16][3]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[24][3]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[17][3]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[25][3]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[22][3]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[23][3]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[18][3]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[26][3]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[19][3]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[27][3]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[20][7]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[16][7]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[22][7]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[18][7]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[24][7]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[26][7]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[21][7]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[17][7]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[23][7]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[19][7]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[25][7]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[27][7]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[28][8]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[30][8]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[29][8]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[12][8]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[14][8]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[13][8]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[15][8]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[28][9]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[30][9]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[29][9]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[12][9]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[14][9]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[13][9]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[15][9]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[28][10]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[30][10]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[29][10]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[12][10]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[14][10]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[13][10]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[15][10]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[28][11]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[30][11]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[29][11]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[12][11]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[14][11]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[13][11]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[15][11]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[28][12]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[30][12]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[29][12]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[12][12]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[14][12]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[13][12]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[15][12]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[28][13]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[30][13]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[29][13]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[12][13]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[14][13]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[13][13]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[15][13]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[28][14]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[30][14]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[29][14]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[12][14]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[14][14]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[13][14]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[15][14]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[28][15]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[30][15]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[29][15]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[12][15]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[14][15]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[13][15]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[15][15]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[28][16]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[30][16]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[29][16]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[12][16]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[14][16]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[13][16]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[15][16]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[28][17]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[30][17]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[29][17]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[12][17]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[14][17]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[13][17]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[15][17]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[28][18]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[30][18]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[29][18]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[12][18]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[14][18]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[13][18]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[15][18]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[28][19]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[30][19]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[29][19]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[12][19]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[14][19]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[13][19]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[15][19]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[28][20]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[30][20]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[29][20]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[12][20]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[14][20]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[13][20]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[15][20]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[28][21]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[30][21]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[29][21]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[12][21]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[14][21]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[13][21]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[15][21]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[28][22]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[30][22]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[29][22]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[12][22]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[14][22]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[13][22]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[15][22]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[28][23]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[30][23]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[29][23]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[12][23]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[14][23]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[13][23]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[15][23]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[28][24]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[30][24]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[29][24]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[12][24]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[14][24]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[13][24]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[15][24]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[28][25]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[30][25]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[29][25]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[12][25]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[14][25]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[13][25]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[15][25]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[28][26]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[30][26]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[29][26]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[12][26]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[14][26]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[13][26]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[15][26]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[28][27]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[30][27]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[29][27]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[12][27]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[14][27]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[13][27]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[15][27]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[28][28]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[30][28]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[29][28]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[12][28]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[14][28]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[13][28]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[15][28]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[28][29]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[30][29]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[29][29]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[12][29]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[14][29]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[13][29]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[15][29]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[28][30]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[30][30]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[29][30]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[12][30]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[14][30]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[13][30]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[15][30]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[28][31]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[30][31]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[29][31]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[12][31]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[14][31]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[13][31]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[15][31]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[12][0]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[14][0]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[13][0]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[15][0]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[28][0]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[29][0]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[30][0]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[28][4]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[30][4]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[29][4]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[12][4]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[13][4]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[14][4]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[15][4]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[12][1]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[14][1]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[13][1]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[15][1]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[28][1]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[29][1]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[30][1]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[28][5]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[30][5]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[29][5]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[12][5]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[13][5]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[14][5]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[15][5]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[12][2]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[14][2]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[13][2]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[15][2]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[28][2]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[29][2]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[30][2]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[28][6]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[30][6]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[29][6]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[12][6]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[13][6]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[14][6]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[15][6]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[12][3]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[14][3]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[13][3]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[15][3]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[28][3]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[29][3]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[30][3]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[28][7]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[30][7]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[29][7]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[12][7]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[13][7]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[14][7]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[15][7]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[31][8]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[31][9]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[31][10]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[31][11]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[31][12]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[31][13]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[31][14]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[31][15]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[31][16]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[31][17]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[31][18]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[31][19]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[31][20]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[31][21]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[31][22]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[31][23]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[31][24]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[31][25]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[31][26]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[31][27]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[31][28]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[31][29]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[31][30]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[31][31]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[31][0]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[31][4]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[31][1]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[31][5]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[31][2]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[31][6]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[31][3]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[31][7]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                       ;
; Total Number of Removed Registers = 898                                                                                                                                                ;                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                    ;
+------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------+
; Register name                                              ; Reason for Removal        ; Registers Removed due to This Register                                ;
+------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------+
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_DATA[23] ; Stuck at GND              ; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD[23] ;
;                                                            ; due to stuck port data_in ;                                                                       ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_DATA[19] ; Stuck at GND              ; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD[19] ;
;                                                            ; due to stuck port data_in ;                                                                       ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_DATA[17] ; Stuck at GND              ; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD[17] ;
;                                                            ; due to stuck port data_in ;                                                                       ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_DATA[16] ; Stuck at GND              ; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD[16] ;
;                                                            ; due to stuck port data_in ;                                                                       ;
+------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 6460  ;
; Number of registers using Synchronous Clear  ; 639   ;
; Number of registers using Synchronous Load   ; 500   ;
; Number of registers using Asynchronous Clear ; 4963  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3725  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; CPU:CPU0|Datapath_MULTI:DATAPATH0|PC[22]                                                                                                                                                                                                                                                                                        ; 8       ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SCLK                                                                                                                                                                                                                                                             ; 2       ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                                                                                                                                                    ; 20      ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                                                                                                                                                    ; 19      ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                                                                                                                                                    ; 27      ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                                                                                                                                                    ; 22      ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                                                                                                                                                    ; 21      ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                                                                                                                                                    ; 25      ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|Registers:REGISTERS0|registers[2][28]                                                                                                                                                                                                                                                         ; 4       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|Registers:REGISTERS0|registers[2][16]                                                                                                                                                                                                                                                         ; 4       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|Registers:REGISTERS0|registers[2][12]                                                                                                                                                                                                                                                         ; 4       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|Registers:REGISTERS0|registers[2][8]                                                                                                                                                                                                                                                          ; 4       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|Registers:REGISTERS0|registers[2][4]                                                                                                                                                                                                                                                          ; 4       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|Registers:REGISTERS0|registers[2][17]                                                                                                                                                                                                                                                         ; 4       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|Registers:REGISTERS0|registers[2][13]                                                                                                                                                                                                                                                         ; 4       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|Registers:REGISTERS0|registers[2][9]                                                                                                                                                                                                                                                          ; 4       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|Registers:REGISTERS0|registers[2][5]                                                                                                                                                                                                                                                          ; 4       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|Registers:REGISTERS0|registers[2][14]                                                                                                                                                                                                                                                         ; 4       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|Registers:REGISTERS0|registers[2][10]                                                                                                                                                                                                                                                         ; 4       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|Registers:REGISTERS0|registers[2][6]                                                                                                                                                                                                                                                          ; 4       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|Registers:REGISTERS0|registers[2][2]                                                                                                                                                                                                                                                          ; 4       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|Registers:REGISTERS0|registers[2][11]                                                                                                                                                                                                                                                         ; 4       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|Registers:REGISTERS0|registers[2][7]                                                                                                                                                                                                                                                          ; 4       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|Registers:REGISTERS0|registers[2][3]                                                                                                                                                                                                                                                          ; 4       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|PCBack[22]                                                                                                                                                                                                                                                                                    ; 4       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|reset                                                                                                                                                                                                                                                                            ; 1568    ;
; ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]                                                                                                                                                                                                       ; 2       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_wraddr_q[2]                                                                                                                                                                                                ; 1       ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|END                                                                                                                                                                                                                                                              ; 5       ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SDO                                                                                                                                                                                                                                                              ; 2       ;
; RS232_Interface:Serial0|rs232rx:rs232receiver|RxD_bit                                                                                                                                                                                                                                                                           ; 4       ;
; RS232_Interface:Serial0|rs232rx:rs232receiver|Filter_cnt[1]                                                                                                                                                                                                                                                                     ; 3       ;
; RS232_Interface:Serial0|rs232rx:rs232receiver|Filter_cnt[0]                                                                                                                                                                                                                                                                     ; 3       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_wraddr_q[2]                                                                                                                                                                                                  ; 1       ;
; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_wraddr_q[2]                                                                                                                                                                                                  ; 1       ;
; RS232_Interface:Serial0|rs232rx:rs232receiver|RxD_sync[1]                                                                                                                                                                                                                                                                       ; 2       ;
; RS232_Interface:Serial0|rs232rx:rs232receiver|RxD_sync[0]                                                                                                                                                                                                                                                                       ; 1       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController|working                                                                                                                                                                                                          ; 9       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 40                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                                                       ; Megafunction                                                                                                                                               ; Type       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[7]~1                                                                                                                     ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux8_rtl_0                                                                                                 ; ROM        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[7]~2                                                                                                                     ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux8_rtl_0                                                                                                 ; ROM        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[6]~5                                                                                                                     ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux9_rtl_0                                                                                                 ; ROM        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[6]~6                                                                                                                     ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux9_rtl_0                                                                                                 ; ROM        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[5]~9                                                                                                                     ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux10_rtl_0                                                                                                ; ROM        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[5]~10                                                                                                                    ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux10_rtl_0                                                                                                ; ROM        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[4]~13                                                                                                                    ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux11_rtl_0                                                                                                ; ROM        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[4]~14                                                                                                                    ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux11_rtl_0                                                                                                ; ROM        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[3]~17                                                                                                                    ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux12_rtl_0                                                                                                ; ROM        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[3]~18                                                                                                                    ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux12_rtl_0                                                                                                ; ROM        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[2]~21                                                                                                                    ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux13_rtl_0                                                                                                ; ROM        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[2]~22                                                                                                                    ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux13_rtl_0                                                                                                ; ROM        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[1]~25                                                                                                                    ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux14_rtl_0                                                                                                ; ROM        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[1]~26                                                                                                                    ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux14_rtl_0                                                                                                ; ROM        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[0]~29                                                                                                                    ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux15_rtl_0                                                                                                ; ROM        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[0]~30                                                                                                                    ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux15_rtl_0                                                                                                ; ROM        ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[8,9]                                               ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[6].envelope.instant[8,9]                                               ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[5].envelope.instant[8,9]                                               ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[4].envelope.instant[8,9]                                               ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[3].envelope.instant[8,9]                                               ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[2].envelope.instant[8,9]                                               ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[1].envelope.instant[8,9]                                               ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant[8,9]           ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].filter.z2[0..31]                                                    ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[6].filter.z2[0..31]                                                    ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[5].filter.z2[0..31]                                                    ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[4].filter.z2[0..31]                                                    ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[3].filter.z2[0..31]                                                    ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[2].filter.z2[0..31]                                                    ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[1].filter.z2[0..31]                                                    ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|oDATA.z2[0..31]    ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].filter.z1[0..31]                                                    ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[6].filter.z1[0..31]                                                    ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[5].filter.z1[0..31]                                                    ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[4].filter.z1[0..31]                                                    ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[3].filter.z1[0..31]                                                    ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[2].filter.z1[0..31]                                                    ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[1].filter.z1[0..31]                                                    ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|oDATA.z1[0..31]    ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].oscillator.accumulator[0..16]                                       ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[6].oscillator.accumulator[0..16]                                       ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[5].oscillator.accumulator[0..16]                                       ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[4].oscillator.accumulator[0..16]                                       ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[3].oscillator.accumulator[0..16]                                       ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[2].oscillator.accumulator[0..16]                                       ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[1].oscillator.accumulator[0..16]                                       ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|oDATA.accumulator[0..16] ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[7].state                                                                  ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[6].state                                                                  ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[5].state                                                                  ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[4].state                                                                  ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[3].state                                                                  ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[2].state                                                                  ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[1].state                                                                  ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController|oNOTE.state                                          ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0 ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[6].sample[0..15]                                                       ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[5].sample[0..15]                                                       ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[4].sample[0..15]                                                       ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[3].sample[0..15]                                                       ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[2].sample[0..15]                                                       ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[1].sample[0..15]                                                       ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample[0..15]                            ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[6].envelope.instant[0..7]                                              ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[5].envelope.instant[0..7]                                              ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[4].envelope.instant[0..7]                                              ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[3].envelope.instant[0..7]                                              ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[2].envelope.instant[0..7]                                              ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[1].envelope.instant[0..7]                                              ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant[0..7]          ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[6].envelope.start[0..7]                                                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[5].envelope.start[0..7]                                                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[4].envelope.start[0..7]                                                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[3].envelope.start[0..7]                                                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[2].envelope.start[0..7]                                                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[1].envelope.start[0..7]                                                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.start[0..7]            ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[6].pitch[0..6]                                                            ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[5].pitch[0..6]                                                            ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[4].pitch[0..6]                                                            ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[3].pitch[0..6]                                                            ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[2].pitch[0..6]                                                            ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[1].pitch[0..6]                                                            ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController|oNOTE.pitch[0..6]                                    ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0                    ; SHIFT_TAPS ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 32:1               ; 64 bits   ; 1344 LEs      ; 1344 LEs             ; 0 LEs                  ; Yes        ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|A[7]                                                                                                                                                                     ;
; 38:1               ; 32 bits   ; 800 LEs       ; 800 LEs              ; 0 LEs                  ; Yes        ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|CSR[18]                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Control_MULTI:CONTROL0|Selector14                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|MemStore:MEMSTORE0|oData[20]                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Control_MULTI:CONTROL0|nx_state.ST_URET                                                                                                                                                           ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|ImmGen:IMMGEN0|Selector0                                                                                                                                                 ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|ImmGen:IMMGEN0|Selector6                                                                                                                                                 ;
; 8:1                ; 32 bits   ; 160 LEs       ; 128 LEs              ; 32 LEs                 ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|Mux94                                                                                                                                                                    ;
; 8:1                ; 32 bits   ; 160 LEs       ; 128 LEs              ; 32 LEs                 ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|Mux18                                                                                                                                                                    ;
; 8:1                ; 32 bits   ; 160 LEs       ; 96 LEs               ; 64 LEs                 ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|Mux57                                                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|MemStore:MEMSTORE0|Mux7                                                                                                                                                  ;
; 9:1                ; 6 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|ImmGen:IMMGEN0|Selector26                                                                                                                                                ;
; 10:1               ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|ImmGen:IMMGEN0|Selector18                                                                                                                                                ;
; 23:1               ; 4 bits    ; 60 LEs        ; 48 LEs               ; 12 LEs                 ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|ImmGen:IMMGEN0|Selector27                                                                                                                                                ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|MDR[30]                                                                                                                                                                  ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|MDR[13]                                                                                                                                                                  ;
; 9:1                ; 30 bits   ; 180 LEs       ; 60 LEs               ; 120 LEs                ; Yes        ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|PC[19]                                                                                                                                                                   ;
; 10:1               ; 7 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|MDR[0]                                                                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|ShiftLeft0                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|ShiftLeft0                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|ShiftLeft0                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|ShiftRight0                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|ShiftRight1                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|ShiftLeft0                                                                                                                                                      ;
; 4:1                ; 49 bits   ; 98 LEs        ; 98 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|ShiftLeft0                                                                                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|MemStore:MEMSTORE0|Mux11                                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|MemStore:MEMSTORE0|Mux9                                                                                                                                                  ;
; 32:1               ; 64 bits   ; 1344 LEs      ; 1344 LEs             ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|Registers:REGISTERS0|Mux87                                                                                                                                               ;
; 38:1               ; 32 bits   ; 800 LEs       ; 800 LEs              ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|Selector47                                                                                                                                       ;
; 37:1               ; 5 bits    ; 120 LEs       ; 90 LEs               ; 30 LEs                 ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|Mux27                                                                                                                                                           ;
; 38:1               ; 8 bits    ; 200 LEs       ; 144 LEs              ; 56 LEs                 ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|Mux8                                                                                                                                                            ;
; 39:1               ; 2 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|Mux21                                                                                                                                                           ;
; 37:1               ; 3 bits    ; 72 LEs        ; 54 LEs               ; 18 LEs                 ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|Mux19                                                                                                                                                           ;
; 40:1               ; 3 bits    ; 78 LEs        ; 60 LEs               ; 18 LEs                 ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|Mux28                                                                                                                                                           ;
; 40:1               ; 2 bits    ; 52 LEs        ; 38 LEs               ; 14 LEs                 ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|Mux6                                                                                                                                                            ;
; 41:1               ; 3 bits    ; 81 LEs        ; 60 LEs               ; 21 LEs                 ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|Mux3                                                                                                                                                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|yCounter[0]                                                                                                                                                             ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|B[0]                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|oPixel[23]                                                                                                                                          ;
; 5:1                ; 24 bits   ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; No         ; |TopDE|wOutput[1]                                                                                                                                                                                                 ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|oPixel[8]                                                                                                                                           ;
; 816:1              ; 4 bits    ; 2176 LEs      ; 2176 LEs             ; 0 LEs                  ; No         ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[0]                                                                                                                                     ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[8][4]                                                                                                                                  ;
; 5:1                ; 32 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[7][0]                                                                                                                                  ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0|registers[9][31]                                                                                                                                 ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[7][31]                                                                                                                               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[7][16]                                                                                                                               ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[6][31]                                                                                                                               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[6][12]                                                                                                                               ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[5][20]                                                                                                                               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[5][10]                                                                                                                               ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[4][27]                                                                                                                               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[4][2]                                                                                                                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[3][25]                                                                                                                               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[3][8]                                                                                                                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[2][20]                                                                                                                               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[2][6]                                                                                                                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[1][20]                                                                                                                               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[1][8]                                                                                                                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[0][29]                                                                                                                               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[0][7]                                                                                                                                ;
; 10:1               ; 7 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|oSynth[1]                                                                                                                                    ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FB[24]                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|Mux20                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|Mux36                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|Mux41                                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|Mux59                                                                                                            ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|Mux68                                                                                                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|Mux62                                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TopDE|Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                     ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |TopDE|Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TopDE|Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                     ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |TopDE|Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |TopDE|Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |TopDE|Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |TopDE|Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |TopDE|Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                               ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |TopDE|Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 56 LEs               ; 12 LEs                 ; Yes        ; |TopDE|Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 7:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |TopDE|Memory_Interface:MEMORY|wReadData[7]                                                                                                                                                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |TopDE|AudioCODEC_Interface:Audio0|wReadData[9]                                                                                                                                                                   ;
; 6:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |TopDE|AudioCODEC_Interface:Audio0|wReadData[7]                                                                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopDE|AudioCODEC_Interface:Audio0|wReadData[1]                                                                                                                                                                   ;
; 8:1                ; 12 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |TopDE|ADC_Interface:ADCI0|wReadData[6]                                                                                                                                                                           ;
; 8:1                ; 24 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |TopDE|TecladoPS2_Interface:TecladoPS20|wReadData[30]                                                                                                                                                             ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|Mux90                                                                                                        ;
; 51:1               ; 22 bits   ; 748 LEs       ; 418 LEs              ; 330 LEs                ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|Mux30                                                                                                                                                       ;
; 63:1               ; 8 bits    ; 336 LEs       ; 184 LEs              ; 152 LEs                ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|Mux1                                                                                                                                                        ;
; 3:1                ; 96 bits   ; 192 LEs       ; 0 LEs                ; 192 LEs                ; Yes        ; |TopDE|ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0|CH0[5]                                                                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |TopDE|ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TopDE|ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|din_shift_reg[4]                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TopDE|ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]                                                                             ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |TopDE|ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TopDE|ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|ad_or_ltc_error_count[1]                                                                    ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |TopDE|ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[9]                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TopDE|ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|din_shift_reg[1]                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TopDE|CLOCK_Interface:CLOCK0|mono:Timer10|contador[3]                                                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |TopDE|ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|din_shift_reg[8]                                                                            ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |TopDE|VGA_Interface:VGA0|wReadData[19]                                                                                                                                                                           ;
; 24:1               ; 8 bits    ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|Mux0                                                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mux1                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|oDATA                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|oDATA                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TopDE|RS232_Interface:Serial0|rs232rx:rs232receiver|pulso:px|contador[24]                                                                                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |TopDE|RS232_Interface:Serial0|rs232tx:rs232transmitter|TxD_shift[0]                                                                                                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TopDE|Break_Interface:break0|breaker:brk0|breaker_lpm_constant_b9b:breaker_lpm_constant_b9b_component|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[14]                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TopDE|Break_Interface:break0|breaker:brk0|breaker_lpm_constant_b9b:breaker_lpm_constant_b9b_component|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[3]              ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |TopDE|Break_Interface:break0|breaker:brk0|breaker_lpm_constant_b9b:breaker_lpm_constant_b9b_component|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[25]                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[28]                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[24]                                        ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[20]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[5]                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|contador[3]                                                                                                                                                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|rightShiftStage1_uid74_rightShiferNoStickyOut_uid39_fpToFxPTest_q[3]                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|Mux17                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[15]                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[7]                                                                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[19]                                                               ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|normFracRnd_uid70_fpDivTest_q[11]                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[4]                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[6]                                                                 ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|cStage_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[18]                                                                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|rVStage_uid55_lzcShifterZ1_uid10_fxpToFPTest_merged_bit_select_b[6]                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q[3]                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q[0]                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q[5]                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[6]                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[10]                                                             ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|cStage_uid69_lzcShifterZ1_uid6_fxpToFPTest_q[20]                                                             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|Mux36                                                                                                                ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|Mux23                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|Mux54                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|Mux57                                                                                                                ;
; 4:1                ; 33 bits   ; 66 LEs        ; 66 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|Mux91                                                                                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|vStagei_uid178_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|Mux164                                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|Mux152                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|Mux198                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|Mux195                                                                                                               ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|Mux194                                                                                                               ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|Mux94                                                                                                                ;
; 5:1                ; 45 bits   ; 135 LEs       ; 135 LEs              ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|r_uid228_alignmentShifter_uid73_fpAddSubTest_ieeeAdd_q[40]                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TopDE|ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst ;
+-----------------------------------------+--------+------+----------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                 ;
+-----------------------------------------+--------+------+----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                  ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                  ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                  ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                  ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                  ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                  ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                  ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                  ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                  ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                  ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                  ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                  ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                  ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                  ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                  ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                  ;
+-----------------------------------------+--------+------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst    ;
+-----------------------------------------+--------+------+-------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                              ;
+-----------------------------------------+--------+------+-------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                               ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                               ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                               ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                               ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                               ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                               ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                               ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                               ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                               ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                               ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                               ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                               ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                               ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                               ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                               ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][23] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][22] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][21] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][20] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][19] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][18] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][17] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][16] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][15] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][14] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][13] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][12] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][11] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][10] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][9]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][8]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][7]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][6]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][5]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][4]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][3]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][2]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][1]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][0]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][23] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][22] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][21] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][20] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][19] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][18] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][17] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][16] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][15] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][14] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][13] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][12] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][11] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][10] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][9]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][8]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][7]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][6]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][5]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][4]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][3]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][2]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][1]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][0]  ;
+-----------------------------------------+--------+------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst                   ;
+-----------------------------------------+--------+------+----------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                             ;
+-----------------------------------------+--------+------+----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                              ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                              ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                              ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                              ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                              ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                              ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                              ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                              ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                              ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                              ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                              ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                              ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                              ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                              ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                              ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                              ;
; DONT_MERGE_REGISTER                     ; on     ; -    ; redist17_fracX_uid10_fpDivTest_b_6_sticky_ena_q[0]             ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i[2]                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i[1]                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist17_fracX_uid10_fpDivTest_b_6_rdcnt_i[0]                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist17_fracX_uid10_fpDivTest_b_6_rdcnt_eq                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid142_pT1_uid127_invPolyEval_cma_a0[0][11]             ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid142_pT1_uid127_invPolyEval_cma_a0[0][10]             ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid142_pT1_uid127_invPolyEval_cma_a0[0][9]              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid142_pT1_uid127_invPolyEval_cma_a0[0][8]              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid142_pT1_uid127_invPolyEval_cma_a0[0][7]              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid142_pT1_uid127_invPolyEval_cma_a0[0][6]              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid142_pT1_uid127_invPolyEval_cma_a0[0][5]              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid142_pT1_uid127_invPolyEval_cma_a0[0][4]              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid142_pT1_uid127_invPolyEval_cma_a0[0][3]              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid142_pT1_uid127_invPolyEval_cma_a0[0][2]              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid142_pT1_uid127_invPolyEval_cma_a0[0][1]              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid142_pT1_uid127_invPolyEval_cma_a0[0][0]              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid142_pT1_uid127_invPolyEval_cma_c0[0][11]             ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid142_pT1_uid127_invPolyEval_cma_c0[0][10]             ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid142_pT1_uid127_invPolyEval_cma_c0[0][9]              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid142_pT1_uid127_invPolyEval_cma_c0[0][8]              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid142_pT1_uid127_invPolyEval_cma_c0[0][7]              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid142_pT1_uid127_invPolyEval_cma_c0[0][6]              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid142_pT1_uid127_invPolyEval_cma_c0[0][5]              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid142_pT1_uid127_invPolyEval_cma_c0[0][4]              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid142_pT1_uid127_invPolyEval_cma_c0[0][3]              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid142_pT1_uid127_invPolyEval_cma_c0[0][2]              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid142_pT1_uid127_invPolyEval_cma_c0[0][1]              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid142_pT1_uid127_invPolyEval_cma_c0[0][0]              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid145_pT2_uid133_invPolyEval_cma_a0[0][13]             ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid145_pT2_uid133_invPolyEval_cma_a0[0][12]             ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid145_pT2_uid133_invPolyEval_cma_a0[0][11]             ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid145_pT2_uid133_invPolyEval_cma_a0[0][10]             ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid145_pT2_uid133_invPolyEval_cma_a0[0][9]              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid145_pT2_uid133_invPolyEval_cma_a0[0][8]              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid145_pT2_uid133_invPolyEval_cma_a0[0][7]              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid145_pT2_uid133_invPolyEval_cma_a0[0][6]              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid145_pT2_uid133_invPolyEval_cma_a0[0][5]              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid145_pT2_uid133_invPolyEval_cma_a0[0][4]              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid145_pT2_uid133_invPolyEval_cma_a0[0][3]              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid145_pT2_uid133_invPolyEval_cma_a0[0][2]              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid145_pT2_uid133_invPolyEval_cma_a0[0][1]              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid145_pT2_uid133_invPolyEval_cma_a0[0][0]              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][22]             ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][21]             ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][20]             ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][19]             ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][18]             ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][17]             ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][16]             ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][15]             ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][14]             ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][13]             ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][12]             ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][11]             ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][10]             ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][9]              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][8]              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][7]              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][6]              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][5]              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][4]              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][3]              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][2]              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][1]              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][0]              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][25] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][24] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][23] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][22] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][21] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][20] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][19] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][18] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][17] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][16] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][15] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][14] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][13] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][12] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][11] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][10] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][9]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][8]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][7]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][6]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][5]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][4]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][3]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][2]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][1]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][0]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][23] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][22] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][21] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][20] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][19] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][18] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][17] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][16] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][15] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][14] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][13] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][12] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][11] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][10] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][9]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][8]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][7]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][6]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][5]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][4]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][3]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][2]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][1]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][0]  ;
; DONT_MERGE_REGISTER                     ; on     ; -    ; redist8_expXmY_uid47_fpDivTest_q_8_sticky_ena_q[0]             ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i[2]                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i[1]                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i[0]                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_eq                    ;
+-----------------------------------------+--------+------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                  ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC2_uid120_invTables_lutmem_dmem|altera_syncram_l054:auto_generated|altsyncram_1vc4:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC1_uid116_invTables_lutmem_dmem|altera_syncram_o054:auto_generated|altsyncram_4vc4:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem|altera_syncram_k054:auto_generated|altsyncram_0vc4:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid112_invTables_lutmem_dmem|altera_syncram_j054:auto_generated|altsyncram_vuc4:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                  ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst ;
+-----------------------------------------+--------+------+--------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                               ;
+-----------------------------------------+--------+------+--------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                ;
; DONT_MERGE_REGISTER                     ; on     ; -    ; redist7_expX_uid6_fpSqrtTest_b_6_sticky_ena_q[0] ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i[2]      ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i[1]      ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_i[0]      ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist7_expX_uid6_fpSqrtTest_b_6_rdcnt_eq        ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid87_pT1_uid75_invPolyEval_cma_a0[0][11] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid87_pT1_uid75_invPolyEval_cma_a0[0][10] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid87_pT1_uid75_invPolyEval_cma_a0[0][9]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid87_pT1_uid75_invPolyEval_cma_a0[0][8]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid87_pT1_uid75_invPolyEval_cma_a0[0][7]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid87_pT1_uid75_invPolyEval_cma_a0[0][6]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid87_pT1_uid75_invPolyEval_cma_a0[0][5]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid87_pT1_uid75_invPolyEval_cma_a0[0][4]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid87_pT1_uid75_invPolyEval_cma_a0[0][3]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid87_pT1_uid75_invPolyEval_cma_a0[0][2]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid87_pT1_uid75_invPolyEval_cma_a0[0][1]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid87_pT1_uid75_invPolyEval_cma_a0[0][0]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid87_pT1_uid75_invPolyEval_cma_c0[0][11] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid87_pT1_uid75_invPolyEval_cma_c0[0][10] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid87_pT1_uid75_invPolyEval_cma_c0[0][9]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid87_pT1_uid75_invPolyEval_cma_c0[0][8]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid87_pT1_uid75_invPolyEval_cma_c0[0][7]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid87_pT1_uid75_invPolyEval_cma_c0[0][6]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid87_pT1_uid75_invPolyEval_cma_c0[0][5]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid87_pT1_uid75_invPolyEval_cma_c0[0][4]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid87_pT1_uid75_invPolyEval_cma_c0[0][3]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid87_pT1_uid75_invPolyEval_cma_c0[0][2]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid87_pT1_uid75_invPolyEval_cma_c0[0][1]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid87_pT1_uid75_invPolyEval_cma_c0[0][0]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid90_pT2_uid81_invPolyEval_cma_a0[0][15] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid90_pT2_uid81_invPolyEval_cma_a0[0][14] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid90_pT2_uid81_invPolyEval_cma_a0[0][13] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid90_pT2_uid81_invPolyEval_cma_a0[0][12] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid90_pT2_uid81_invPolyEval_cma_a0[0][11] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid90_pT2_uid81_invPolyEval_cma_a0[0][10] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid90_pT2_uid81_invPolyEval_cma_a0[0][9]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid90_pT2_uid81_invPolyEval_cma_a0[0][8]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid90_pT2_uid81_invPolyEval_cma_a0[0][7]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid90_pT2_uid81_invPolyEval_cma_a0[0][6]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid90_pT2_uid81_invPolyEval_cma_a0[0][5]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid90_pT2_uid81_invPolyEval_cma_a0[0][4]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid90_pT2_uid81_invPolyEval_cma_a0[0][3]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid90_pT2_uid81_invPolyEval_cma_a0[0][2]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid90_pT2_uid81_invPolyEval_cma_a0[0][1]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid90_pT2_uid81_invPolyEval_cma_a0[0][0]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][22] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][21] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][20] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][19] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][18] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][17] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][16] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][15] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][14] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][13] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][12] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][11] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][10] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][9]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][8]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][7]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][6]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][5]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][4]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][3]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][2]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][1]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][0]  ;
+-----------------------------------------+--------+------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|altera_syncram_v614:auto_generated|altsyncram_0kb4:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                    ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC2_uid68_sqrtTables_lutmem_dmem|altera_syncram_o754:auto_generated|altsyncram_46d4:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC1_uid65_sqrtTables_lutmem_dmem|altera_syncram_k754:auto_generated|altsyncram_06d4:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC0_uid62_sqrtTables_lutmem_dmem|altera_syncram_p754:auto_generated|altsyncram_56d4:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst ;
+-----------------------------------------+--------+------+--------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                     ;
+-----------------------------------------+--------+------+--------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                      ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                      ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                      ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                      ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                      ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                      ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                      ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                      ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                      ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                      ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                      ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                      ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                      ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                      ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                      ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                      ;
+-----------------------------------------+--------+------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst ;
+-----------------------------------------+--------+------+--------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                     ;
+-----------------------------------------+--------+------+--------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                      ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                      ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                      ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                      ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                      ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                      ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                      ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                      ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                      ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                      ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                      ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                      ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                      ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                      ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                      ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                      ;
+-----------------------------------------+--------+------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst ;
+-----------------------------------------+--------+------+------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                         ;
+-----------------------------------------+--------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                          ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                          ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                          ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                          ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                          ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                          ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                          ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                          ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                          ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                          ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                          ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                          ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                          ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                          ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                          ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                          ;
+-----------------------------------------+--------+------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst ;
+-----------------------------------------+--------+------+------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                         ;
+-----------------------------------------+--------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                          ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                          ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                          ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                          ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                          ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                          ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                          ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                          ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                          ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                          ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                          ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                          ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                          ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                          ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                          ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                          ;
+-----------------------------------------+--------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|fmax_s:fmax_s1|fmax_s_0002:fmax_s_inst ;
+-----------------------------------------+--------+------+----------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                 ;
+-----------------------------------------+--------+------+----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                  ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                  ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                  ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                  ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                  ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                  ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                  ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                  ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                  ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                  ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                  ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                  ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                  ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                  ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                  ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                  ;
+-----------------------------------------+--------+------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|fmin_s:fmin_s1|fmin_s_0002:fmin_s_inst ;
+-----------------------------------------+--------+------+----------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                 ;
+-----------------------------------------+--------+------+----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                  ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                  ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                  ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                  ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                  ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                  ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                  ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                  ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                  ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                  ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                  ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                  ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                  ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                  ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                  ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                  ;
+-----------------------------------------+--------+------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory_Interface:MEMORY|UserDataBlock2:UDataMem1|altsyncram:altsyncram_component|altsyncram_v2o1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_81p2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component|altsyncram_91p2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component|altsyncram_ehf1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component|altsyncram_agf1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|altshift_taps:oDATA.instant_rtl_0|shift_taps_7vu:auto_generated|altsyncram_9s91:altsyncram4 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0|altsyncram_s761:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0|altsyncram_t761:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0|altsyncram_u761:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0|altsyncram_v761:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0|altsyncram_0861:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0|altsyncram_1861:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0|altsyncram_2861:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0|altsyncram_3861:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0|shift_taps_6vu:auto_generated|altsyncram_7s91:altsyncram5 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                  ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                ;
; fractional_vco_multiplier            ; true                   ; String                                                                ;
; pll_type                             ; General                ; String                                                                ;
; pll_subtype                          ; General                ; String                                                                ;
; number_of_clocks                     ; 6                      ; Signed Integer                                                        ;
; operation_mode                       ; direct                 ; String                                                                ;
; deserialization_factor               ; 4                      ; Signed Integer                                                        ;
; data_rate                            ; 0                      ; Signed Integer                                                        ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                        ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                                                ;
; phase_shift0                         ; 0 ps                   ; String                                                                ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                                                                ;
; phase_shift1                         ; 0 ps                   ; String                                                                ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency2              ; 150.000000 MHz         ; String                                                                ;
; phase_shift2                         ; 0 ps                   ; String                                                                ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency3              ; 200.000000 MHz         ; String                                                                ;
; phase_shift3                         ; 0 ps                   ; String                                                                ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency4              ; 17.910447 MHz          ; String                                                                ;
; phase_shift4                         ; 0 ps                   ; String                                                                ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency5              ; 27.272727 MHz          ; String                                                                ;
; phase_shift5                         ; 0 ps                   ; String                                                                ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                ;
; phase_shift6                         ; 0 ps                   ; String                                                                ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                ;
; phase_shift7                         ; 0 ps                   ; String                                                                ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                ;
; phase_shift8                         ; 0 ps                   ; String                                                                ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                ;
; phase_shift9                         ; 0 ps                   ; String                                                                ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                ;
; phase_shift10                        ; 0 ps                   ; String                                                                ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                ;
; phase_shift11                        ; 0 ps                   ; String                                                                ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                ;
; phase_shift12                        ; 0 ps                   ; String                                                                ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                ;
; phase_shift13                        ; 0 ps                   ; String                                                                ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                ;
; phase_shift14                        ; 0 ps                   ; String                                                                ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                ;
; phase_shift15                        ; 0 ps                   ; String                                                                ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                ;
; phase_shift16                        ; 0 ps                   ; String                                                                ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                ;
; phase_shift17                        ; 0 ps                   ; String                                                                ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                        ;
; clock_name_0                         ;                        ; String                                                                ;
; clock_name_1                         ;                        ; String                                                                ;
; clock_name_2                         ;                        ; String                                                                ;
; clock_name_3                         ;                        ; String                                                                ;
; clock_name_4                         ;                        ; String                                                                ;
; clock_name_5                         ;                        ; String                                                                ;
; clock_name_6                         ;                        ; String                                                                ;
; clock_name_7                         ;                        ; String                                                                ;
; clock_name_8                         ;                        ; String                                                                ;
; clock_name_global_0                  ; false                  ; String                                                                ;
; clock_name_global_1                  ; false                  ; String                                                                ;
; clock_name_global_2                  ; false                  ; String                                                                ;
; clock_name_global_3                  ; false                  ; String                                                                ;
; clock_name_global_4                  ; false                  ; String                                                                ;
; clock_name_global_5                  ; false                  ; String                                                                ;
; clock_name_global_6                  ; false                  ; String                                                                ;
; clock_name_global_7                  ; false                  ; String                                                                ;
; clock_name_global_8                  ; false                  ; String                                                                ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                        ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                        ;
; m_cnt_bypass_en                      ; false                  ; String                                                                ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                        ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                        ;
; n_cnt_bypass_en                      ; false                  ; String                                                                ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                        ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                        ;
; pll_slf_rst                          ; false                  ; String                                                                ;
; pll_bw_sel                           ; low                    ; String                                                                ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                        ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                        ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                        ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                        ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                        ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                        ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|Registers:REGISTERS0 ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; SPR            ; 00010 ; Unsigned Binary                                                            ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist10_sigB_uid60_fpAddSubTest_ieeeAdd_b_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist12_sigA_uid59_fpAddSubTest_ieeeAdd_b_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist19_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 27    ; Signed Integer                                                                                                                                                           ;
; depth          ; 1     ; Signed Integer                                                                                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                               ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                                                                          ;
; depth          ; 2     ; Signed Integer                                                                                                                                                          ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                              ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:effSubInvSticky_uid83_fpAddSubTest_ieeeAdd_delay ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                         ;
; depth          ; 1     ; Signed Integer                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:invCmpEQ_stickyBits_cZwF_uid81_fpAddSubTest_ieeeAdd_delay ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                        ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                            ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                           ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                               ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                           ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                               ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist13_sigA_uid59_fpAddSubTest_ieeeAdd_b_3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                     ;
; depth          ; 2     ; Signed Integer                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:expXIsMax_uid47_fpAddSubTest_ieeeAdd_delay ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                   ;
; depth          ; 1     ; Signed Integer                                                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                       ;
; reset_kind     ; ASYNC ; String                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist18_expXIsMax_uid47_fpAddSubTest_ieeeAdd_q_3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                          ;
; depth          ; 2     ; Signed Integer                                                                                                                                                          ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                              ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist14_InvExpXIsZero_uid53_fpAddSubTest_ieeeAdd_q_2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                              ;
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                  ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                         ;
; depth          ; 3     ; Signed Integer                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist11_sigB_uid60_fpAddSubTest_ieeeAdd_b_3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                     ;
; depth          ; 2     ; Signed Integer                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist20_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:fracXIsZero_uid48_fpAddSubTest_ieeeAdd_delay ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist17_fracXIsZero_uid48_fpAddSubTest_ieeeAdd_q_3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                            ;
; depth          ; 2     ; Signed Integer                                                                                                                                                            ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:fracXIsZero_uid34_fpAddSubTest_ieeeAdd_delay ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_delay ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                         ;
; depth          ; 1     ; Signed Integer                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist4_signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_q_2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:excN_bSig_uid51_fpAddSubTest_ieeeAdd_delay ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                   ;
; depth          ; 1     ; Signed Integer                                                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                       ;
; reset_kind     ; ASYNC ; String                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist15_excN_bSig_uid51_fpAddSubTest_ieeeAdd_q_2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                          ;
; depth          ; 1     ; Signed Integer                                                                                                                                                          ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                              ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:excN_aSig_uid37_fpAddSubTest_ieeeAdd_delay ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                   ;
; depth          ; 1     ; Signed Integer                                                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                       ;
; reset_kind     ; ASYNC ; String                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist22_excN_aSig_uid37_fpAddSubTest_ieeeAdd_q_2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                          ;
; depth          ; 1     ; Signed Integer                                                                                                                                                          ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                              ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                      ;
; depth          ; 4     ; Signed Integer                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist16_excI_bSig_uid50_fpAddSubTest_ieeeAdd_q_2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                          ;
; depth          ; 2     ; Signed Integer                                                                                                                                                          ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                              ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist23_excI_aSig_uid36_fpAddSubTest_ieeeAdd_q_2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                          ;
; depth          ; 2     ; Signed Integer                                                                                                                                                          ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                              ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist2_vStage_uid163_lzCountVal_uid94_fpAddSubTest_ieeeAdd_b_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 12    ; Signed Integer                                                                                                                                                                        ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                            ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 28    ; Signed Integer                                                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                           ;
; depth          ; 1     ; Signed Integer                                                                                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                               ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:regInputs_uid127_fpAddSubTest_ieeeAdd_delay ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                    ;
; depth          ; 1     ; Signed Integer                                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:rInfOvf_uid130_fpAddSubTest_ieeeAdd_delay ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist7_aMinusA_uid96_fpAddSubTest_ieeeAdd_q_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist21_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_4 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist24_excZ_aSig_uid25_uid32_fpAddSubTest_ieeeAdd_q_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                                                                            ;
; depth          ; 1     ; Signed Integer                                                                                                                                                            ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:fracXIsZero_uid17_fpMulTest_delay ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                    ;
; depth          ; 1     ; Signed Integer                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:redist7_fracXIsZero_uid17_fpMulTest_q_3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                          ;
; depth          ; 2     ; Signed Integer                                                                                                                                          ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                              ;
; reset_kind     ; ASYNC ; String                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:expXIsMax_uid16_fpMulTest_delay ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:redist8_expXIsMax_uid16_fpMulTest_q_3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                        ;
; depth          ; 2     ; Signed Integer                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                            ;
; reset_kind     ; ASYNC ; String                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:excZ_y_uid29_fpMulTest_delay ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:redist6_excZ_y_uid29_fpMulTest_q_3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                     ;
; depth          ; 2     ; Signed Integer                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:fracXIsZero_uid31_fpMulTest_delay ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                    ;
; depth          ; 1     ; Signed Integer                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:redist4_fracXIsZero_uid31_fpMulTest_q_3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                          ;
; depth          ; 2     ; Signed Integer                                                                                                                                          ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                              ;
; reset_kind     ; ASYNC ; String                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:expXIsMax_uid30_fpMulTest_delay ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:redist5_expXIsMax_uid30_fpMulTest_q_3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                        ;
; depth          ; 2     ; Signed Integer                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                            ;
; reset_kind     ; ASYNC ; String                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:excZ_x_uid15_fpMulTest_delay ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:redist9_excZ_x_uid15_fpMulTest_q_3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                     ;
; depth          ; 2     ; Signed Integer                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:signR_uid48_fpMulTest_delay ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                              ;
; depth          ; 1     ; Signed Integer                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                  ;
; reset_kind     ; ASYNC ; String                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:redist2_signR_uid48_fpMulTest_q_3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                    ;
; depth          ; 2     ; Signed Integer                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:prodXY_uid94_prod_uid47_fpMulTest_cma_delay ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 48    ; Signed Integer                                                                                                                                              ;
; depth          ; 0     ; Signed Integer                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                  ;
; reset_kind     ; ASYNC ; String                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:redist3_expSum_uid44_fpMulTest_q_2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 9     ; Signed Integer                                                                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:redist0_expRPreExc_uid61_fpMulTest_b_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                         ;
; depth          ; 1     ; Signed Integer                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:redist1_fracRPreExc_uid59_fpMulTest_b_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                                                          ;
; depth          ; 1     ; Signed Integer                                                                                                                                          ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                              ;
; reset_kind     ; ASYNC ; String                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:fracXIsZero_uid39_fpDivTest_delay ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                    ;
; depth          ; 1     ; Signed Integer                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist10_fracXIsZero_uid39_fpDivTest_q_9 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                           ;
; depth          ; 8     ; Signed Integer                                                                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                               ;
; reset_kind     ; ASYNC ; String                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:expXIsMax_uid38_fpDivTest_delay ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist11_expXIsMax_uid38_fpDivTest_q_9 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                         ;
; depth          ; 8     ; Signed Integer                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem ;
+------------------------------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                                                                                ;
+------------------------------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                                                                             ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                                                                             ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                                                                             ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                                                                             ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped                                                                                             ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                                                                             ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                                                                             ;
; BYTE_SIZE                                                  ; 0                    ; Signed Integer                                                                                      ;
; BYTEENA_REG_B                                              ; CLOCK0               ; Untyped                                                                                             ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                                                                             ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                                                                             ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                                                                             ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                                                                             ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                                                                             ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                                                                             ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                                                                             ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                                                                             ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                                                                             ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                                                                             ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                                                                             ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                                                                             ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                                                                             ;
; MAXIMUM_DEPTH                                              ; 0                    ; Signed Integer                                                                                      ;
; NUMWORDS_A                                                 ; 5                    ; Signed Integer                                                                                      ;
; NUMWORDS_B                                                 ; 5                    ; Signed Integer                                                                                      ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                                                                                             ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                                                                             ;
; OUTDATA_ACLR_B                                             ; CLEAR1               ; Untyped                                                                                             ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                                                                                             ;
; OUTDATA_REG_B                                              ; CLOCK1               ; Untyped                                                                                             ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                                                                             ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                                                                             ;
; POWER_UP_UNINITIALIZED                                     ; TRUE                 ; Untyped                                                                                             ;
; RAM_BLOCK_TYPE                                             ; MLAB                 ; Untyped                                                                                             ;
; RDCONTROL_REG_B                                            ; CLOCK0               ; Untyped                                                                                             ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                             ;
; WIDTH_A                                                    ; 23                   ; Signed Integer                                                                                      ;
; WIDTH_B                                                    ; 23                   ; Signed Integer                                                                                      ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                                                                      ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                                                                      ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Signed Integer                                                                                      ;
; WIDTH_ECCSTATUS                                            ; 2                    ; Signed Integer                                                                                      ;
; WIDTHAD2_A                                                 ; 1                    ; Signed Integer                                                                                      ;
; WIDTHAD2_B                                                 ; 1                    ; Signed Integer                                                                                      ;
; WIDTHAD_A                                                  ; 3                    ; Signed Integer                                                                                      ;
; WIDTHAD_B                                                  ; 3                    ; Signed Integer                                                                                      ;
; CBXI_PARAMETER                                             ; altera_syncram_p914  ; Untyped                                                                                             ;
+------------------------------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:fracXIsZero_uid25_fpDivTest_delay ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                    ;
; depth          ; 1     ; Signed Integer                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist13_fracXIsZero_uid25_fpDivTest_q_3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                           ;
; depth          ; 2     ; Signed Integer                                                                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                               ;
; reset_kind     ; ASYNC ; String                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:expXIsMax_uid24_fpDivTest_delay ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist14_expXIsMax_uid24_fpDivTest_q_9 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                         ;
; depth          ; 8     ; Signed Integer                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:excZ_y_uid37_fpDivTest_delay ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist12_excZ_y_uid37_fpDivTest_q_9 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                      ;
; depth          ; 8     ; Signed Integer                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:excZ_x_uid23_fpDivTest_delay ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist15_excZ_x_uid23_fpDivTest_q_9 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                      ;
; depth          ; 8     ; Signed Integer                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:signR_uid46_fpDivTest_delay ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                              ;
; depth          ; 1     ; Signed Integer                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                  ;
; reset_kind     ; ASYNC ; String                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist9_signR_uid46_fpDivTest_q_9 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                    ;
; depth          ; 8     ; Signed Integer                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist2_lOAdded_uid58_fpDivTest_q_2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 24    ; Signed Integer                                                                                                                                      ;
; depth          ; 2     ; Signed Integer                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC2_uid120_invTables_lutmem_dmem ;
+------------------------------------------------------------+-------------------------------------------------+--------------------------------------------------------------------+
; Parameter Name                                             ; Value                                           ; Type                                                               ;
+------------------------------------------------------------+-------------------------------------------------+--------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE                                       ; Untyped                                                            ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                                            ; Untyped                                                            ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                                           ; Untyped                                                            ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                                           ; Untyped                                                            ;
; ADDRESS_ACLR_A                                             ; NONE                                            ; Untyped                                                            ;
; ADDRESS_ACLR_B                                             ; NONE                                            ; Untyped                                                            ;
; ADDRESS_REG_B                                              ; CLOCK1                                          ; Untyped                                                            ;
; BYTE_SIZE                                                  ; 0                                               ; Signed Integer                                                     ;
; BYTEENA_REG_B                                              ; CLOCK1                                          ; Untyped                                                            ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                                            ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN                                 ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN                                 ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL                                          ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL                                          ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL                                          ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL                                          ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                                           ; Untyped                                                            ;
; ENABLE_COHERENT_READ                                       ; FALSE                                           ; Untyped                                                            ;
; ENABLE_ECC                                                 ; FALSE                                           ; Untyped                                                            ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                                           ; Untyped                                                            ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                                           ; Untyped                                                            ;
; ENABLE_RUNTIME_MOD                                         ; NO                                              ; Untyped                                                            ;
; IMPLEMENT_IN_LES                                           ; OFF                                             ; Untyped                                                            ;
; INDATA_REG_B                                               ; CLOCK1                                          ; Untyped                                                            ;
; INIT_FILE                                                  ; div_s_0002_memoryC2_uid120_invTables_lutmem.hex ; Untyped                                                            ;
; INIT_FILE_LAYOUT                                           ; PORT_A                                          ; Untyped                                                            ;
; init_file_restructured                                     ; UNUSED                                          ; Untyped                                                            ;
; INSTANCE_NAME                                              ; UNUSED                                          ; Untyped                                                            ;
; LOW_POWER_MODE                                             ; AUTO                                            ; Untyped                                                            ;
; MAXIMUM_DEPTH                                              ; 0                                               ; Signed Integer                                                     ;
; NUMWORDS_A                                                 ; 512                                             ; Signed Integer                                                     ;
; NUMWORDS_B                                                 ; 0                                               ; Signed Integer                                                     ;
; OPERATION_MODE                                             ; ROM                                             ; Untyped                                                            ;
; OUTDATA_ACLR_A                                             ; CLEAR0                                          ; Untyped                                                            ;
; OUTDATA_ACLR_B                                             ; NONE                                            ; Untyped                                                            ;
; OUTDATA_REG_A                                              ; CLOCK0                                          ; Untyped                                                            ;
; OUTDATA_REG_B                                              ; UNREGISTERED                                    ; Untyped                                                            ;
; OUTDATA_SCLR_A                                             ; NONE                                            ; Untyped                                                            ;
; OUTDATA_SCLR_B                                             ; NONE                                            ; Untyped                                                            ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                                           ; Untyped                                                            ;
; RAM_BLOCK_TYPE                                             ; M10K                                            ; Untyped                                                            ;
; RDCONTROL_REG_B                                            ; CLOCK1                                          ; Untyped                                                            ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                                              ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE                                       ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ                            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ                            ; Untyped                                                            ;
; WIDTH_A                                                    ; 12                                              ; Signed Integer                                                     ;
; WIDTH_B                                                    ; 1                                               ; Signed Integer                                                     ;
; WIDTH_BYTEENA_A                                            ; 1                                               ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                                            ; 1                                               ; Signed Integer                                                     ;
; WIDTH_ECCENCPARITY                                         ; 8                                               ; Signed Integer                                                     ;
; WIDTH_ECCSTATUS                                            ; 2                                               ; Signed Integer                                                     ;
; WIDTHAD2_A                                                 ; 1                                               ; Signed Integer                                                     ;
; WIDTHAD2_B                                                 ; 1                                               ; Signed Integer                                                     ;
; WIDTHAD_A                                                  ; 9                                               ; Signed Integer                                                     ;
; WIDTHAD_B                                                  ; 1                                               ; Signed Integer                                                     ;
; CBXI_PARAMETER                                             ; altera_syncram_l054                             ; Untyped                                                            ;
+------------------------------------------------------------+-------------------------------------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist4_yPE_uid52_fpDivTest_b_2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                                                                                  ;
; depth          ; 2     ; Signed Integer                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:prodXY_uid142_pT1_uid127_invPolyEval_cma_delay ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 24    ; Signed Integer                                                                                                                                                 ;
; depth          ; 0     ; Signed Integer                                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist6_yAddr_uid51_fpDivTest_b_2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 9     ; Signed Integer                                                                                                                                    ;
; depth          ; 2     ; Signed Integer                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC1_uid116_invTables_lutmem_dmem ;
+------------------------------------------------------------+-------------------------------------------------+--------------------------------------------------------------------+
; Parameter Name                                             ; Value                                           ; Type                                                               ;
+------------------------------------------------------------+-------------------------------------------------+--------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE                                       ; Untyped                                                            ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                                            ; Untyped                                                            ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                                           ; Untyped                                                            ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                                           ; Untyped                                                            ;
; ADDRESS_ACLR_A                                             ; NONE                                            ; Untyped                                                            ;
; ADDRESS_ACLR_B                                             ; NONE                                            ; Untyped                                                            ;
; ADDRESS_REG_B                                              ; CLOCK1                                          ; Untyped                                                            ;
; BYTE_SIZE                                                  ; 0                                               ; Signed Integer                                                     ;
; BYTEENA_REG_B                                              ; CLOCK1                                          ; Untyped                                                            ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                                            ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN                                 ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN                                 ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL                                          ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL                                          ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL                                          ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL                                          ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                                           ; Untyped                                                            ;
; ENABLE_COHERENT_READ                                       ; FALSE                                           ; Untyped                                                            ;
; ENABLE_ECC                                                 ; FALSE                                           ; Untyped                                                            ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                                           ; Untyped                                                            ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                                           ; Untyped                                                            ;
; ENABLE_RUNTIME_MOD                                         ; NO                                              ; Untyped                                                            ;
; IMPLEMENT_IN_LES                                           ; OFF                                             ; Untyped                                                            ;
; INDATA_REG_B                                               ; CLOCK1                                          ; Untyped                                                            ;
; INIT_FILE                                                  ; div_s_0002_memoryC1_uid116_invTables_lutmem.hex ; Untyped                                                            ;
; INIT_FILE_LAYOUT                                           ; PORT_A                                          ; Untyped                                                            ;
; init_file_restructured                                     ; UNUSED                                          ; Untyped                                                            ;
; INSTANCE_NAME                                              ; UNUSED                                          ; Untyped                                                            ;
; LOW_POWER_MODE                                             ; AUTO                                            ; Untyped                                                            ;
; MAXIMUM_DEPTH                                              ; 0                                               ; Signed Integer                                                     ;
; NUMWORDS_A                                                 ; 512                                             ; Signed Integer                                                     ;
; NUMWORDS_B                                                 ; 0                                               ; Signed Integer                                                     ;
; OPERATION_MODE                                             ; ROM                                             ; Untyped                                                            ;
; OUTDATA_ACLR_A                                             ; CLEAR0                                          ; Untyped                                                            ;
; OUTDATA_ACLR_B                                             ; NONE                                            ; Untyped                                                            ;
; OUTDATA_REG_A                                              ; CLOCK0                                          ; Untyped                                                            ;
; OUTDATA_REG_B                                              ; UNREGISTERED                                    ; Untyped                                                            ;
; OUTDATA_SCLR_A                                             ; NONE                                            ; Untyped                                                            ;
; OUTDATA_SCLR_B                                             ; NONE                                            ; Untyped                                                            ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                                           ; Untyped                                                            ;
; RAM_BLOCK_TYPE                                             ; M10K                                            ; Untyped                                                            ;
; RDCONTROL_REG_B                                            ; CLOCK1                                          ; Untyped                                                            ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                                              ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE                                       ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ                            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ                            ; Untyped                                                            ;
; WIDTH_A                                                    ; 20                                              ; Signed Integer                                                     ;
; WIDTH_B                                                    ; 1                                               ; Signed Integer                                                     ;
; WIDTH_BYTEENA_A                                            ; 1                                               ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                                            ; 1                                               ; Signed Integer                                                     ;
; WIDTH_ECCENCPARITY                                         ; 8                                               ; Signed Integer                                                     ;
; WIDTH_ECCSTATUS                                            ; 2                                               ; Signed Integer                                                     ;
; WIDTHAD2_A                                                 ; 1                                               ; Signed Integer                                                     ;
; WIDTHAD2_B                                                 ; 1                                               ; Signed Integer                                                     ;
; WIDTHAD_A                                                  ; 9                                               ; Signed Integer                                                     ;
; WIDTHAD_B                                                  ; 1                                               ; Signed Integer                                                     ;
; CBXI_PARAMETER                                             ; altera_syncram_o054                             ; Untyped                                                            ;
+------------------------------------------------------------+-------------------------------------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist5_yPE_uid52_fpDivTest_b_4 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                                                                                  ;
; depth          ; 2     ; Signed Integer                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:prodXY_uid145_pT2_uid133_invPolyEval_cma_delay ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 37    ; Signed Integer                                                                                                                                                 ;
; depth          ; 0     ; Signed Integer                                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist7_yAddr_uid51_fpDivTest_b_4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 9     ; Signed Integer                                                                                                                                    ;
; depth          ; 2     ; Signed Integer                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem ;
+------------------------------------------------------------+-------------------------------------------------+--------------------------------------------------------------------+
; Parameter Name                                             ; Value                                           ; Type                                                               ;
+------------------------------------------------------------+-------------------------------------------------+--------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE                                       ; Untyped                                                            ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                                            ; Untyped                                                            ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                                           ; Untyped                                                            ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                                           ; Untyped                                                            ;
; ADDRESS_ACLR_A                                             ; NONE                                            ; Untyped                                                            ;
; ADDRESS_ACLR_B                                             ; NONE                                            ; Untyped                                                            ;
; ADDRESS_REG_B                                              ; CLOCK1                                          ; Untyped                                                            ;
; BYTE_SIZE                                                  ; 0                                               ; Signed Integer                                                     ;
; BYTEENA_REG_B                                              ; CLOCK1                                          ; Untyped                                                            ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                                            ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN                                 ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN                                 ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL                                          ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL                                          ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL                                          ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL                                          ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                                           ; Untyped                                                            ;
; ENABLE_COHERENT_READ                                       ; FALSE                                           ; Untyped                                                            ;
; ENABLE_ECC                                                 ; FALSE                                           ; Untyped                                                            ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                                           ; Untyped                                                            ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                                           ; Untyped                                                            ;
; ENABLE_RUNTIME_MOD                                         ; NO                                              ; Untyped                                                            ;
; IMPLEMENT_IN_LES                                           ; OFF                                             ; Untyped                                                            ;
; INDATA_REG_B                                               ; CLOCK1                                          ; Untyped                                                            ;
; INIT_FILE                                                  ; div_s_0002_memoryC0_uid113_invTables_lutmem.hex ; Untyped                                                            ;
; INIT_FILE_LAYOUT                                           ; PORT_A                                          ; Untyped                                                            ;
; init_file_restructured                                     ; UNUSED                                          ; Untyped                                                            ;
; INSTANCE_NAME                                              ; UNUSED                                          ; Untyped                                                            ;
; LOW_POWER_MODE                                             ; AUTO                                            ; Untyped                                                            ;
; MAXIMUM_DEPTH                                              ; 0                                               ; Signed Integer                                                     ;
; NUMWORDS_A                                                 ; 512                                             ; Signed Integer                                                     ;
; NUMWORDS_B                                                 ; 0                                               ; Signed Integer                                                     ;
; OPERATION_MODE                                             ; ROM                                             ; Untyped                                                            ;
; OUTDATA_ACLR_A                                             ; CLEAR0                                          ; Untyped                                                            ;
; OUTDATA_ACLR_B                                             ; NONE                                            ; Untyped                                                            ;
; OUTDATA_REG_A                                              ; CLOCK0                                          ; Untyped                                                            ;
; OUTDATA_REG_B                                              ; UNREGISTERED                                    ; Untyped                                                            ;
; OUTDATA_SCLR_A                                             ; NONE                                            ; Untyped                                                            ;
; OUTDATA_SCLR_B                                             ; NONE                                            ; Untyped                                                            ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                                           ; Untyped                                                            ;
; RAM_BLOCK_TYPE                                             ; M10K                                            ; Untyped                                                            ;
; RDCONTROL_REG_B                                            ; CLOCK1                                          ; Untyped                                                            ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                                              ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE                                       ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ                            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ                            ; Untyped                                                            ;
; WIDTH_A                                                    ; 11                                              ; Signed Integer                                                     ;
; WIDTH_B                                                    ; 1                                               ; Signed Integer                                                     ;
; WIDTH_BYTEENA_A                                            ; 1                                               ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                                            ; 1                                               ; Signed Integer                                                     ;
; WIDTH_ECCENCPARITY                                         ; 8                                               ; Signed Integer                                                     ;
; WIDTH_ECCSTATUS                                            ; 2                                               ; Signed Integer                                                     ;
; WIDTHAD2_A                                                 ; 1                                               ; Signed Integer                                                     ;
; WIDTHAD2_B                                                 ; 1                                               ; Signed Integer                                                     ;
; WIDTHAD_A                                                  ; 9                                               ; Signed Integer                                                     ;
; WIDTHAD_B                                                  ; 1                                               ; Signed Integer                                                     ;
; CBXI_PARAMETER                                             ; altera_syncram_k054                             ; Untyped                                                            ;
+------------------------------------------------------------+-------------------------------------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid112_invTables_lutmem_dmem ;
+------------------------------------------------------------+-------------------------------------------------+--------------------------------------------------------------------+
; Parameter Name                                             ; Value                                           ; Type                                                               ;
+------------------------------------------------------------+-------------------------------------------------+--------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE                                       ; Untyped                                                            ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                                            ; Untyped                                                            ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                                           ; Untyped                                                            ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                                           ; Untyped                                                            ;
; ADDRESS_ACLR_A                                             ; NONE                                            ; Untyped                                                            ;
; ADDRESS_ACLR_B                                             ; NONE                                            ; Untyped                                                            ;
; ADDRESS_REG_B                                              ; CLOCK1                                          ; Untyped                                                            ;
; BYTE_SIZE                                                  ; 0                                               ; Signed Integer                                                     ;
; BYTEENA_REG_B                                              ; CLOCK1                                          ; Untyped                                                            ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                                            ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN                                 ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN                                 ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL                                          ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL                                          ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL                                          ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL                                          ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                                           ; Untyped                                                            ;
; ENABLE_COHERENT_READ                                       ; FALSE                                           ; Untyped                                                            ;
; ENABLE_ECC                                                 ; FALSE                                           ; Untyped                                                            ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                                           ; Untyped                                                            ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                                           ; Untyped                                                            ;
; ENABLE_RUNTIME_MOD                                         ; NO                                              ; Untyped                                                            ;
; IMPLEMENT_IN_LES                                           ; OFF                                             ; Untyped                                                            ;
; INDATA_REG_B                                               ; CLOCK1                                          ; Untyped                                                            ;
; INIT_FILE                                                  ; div_s_0002_memoryC0_uid112_invTables_lutmem.hex ; Untyped                                                            ;
; INIT_FILE_LAYOUT                                           ; PORT_A                                          ; Untyped                                                            ;
; init_file_restructured                                     ; UNUSED                                          ; Untyped                                                            ;
; INSTANCE_NAME                                              ; UNUSED                                          ; Untyped                                                            ;
; LOW_POWER_MODE                                             ; AUTO                                            ; Untyped                                                            ;
; MAXIMUM_DEPTH                                              ; 0                                               ; Signed Integer                                                     ;
; NUMWORDS_A                                                 ; 512                                             ; Signed Integer                                                     ;
; NUMWORDS_B                                                 ; 0                                               ; Signed Integer                                                     ;
; OPERATION_MODE                                             ; ROM                                             ; Untyped                                                            ;
; OUTDATA_ACLR_A                                             ; CLEAR0                                          ; Untyped                                                            ;
; OUTDATA_ACLR_B                                             ; NONE                                            ; Untyped                                                            ;
; OUTDATA_REG_A                                              ; CLOCK0                                          ; Untyped                                                            ;
; OUTDATA_REG_B                                              ; UNREGISTERED                                    ; Untyped                                                            ;
; OUTDATA_SCLR_A                                             ; NONE                                            ; Untyped                                                            ;
; OUTDATA_SCLR_B                                             ; NONE                                            ; Untyped                                                            ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                                           ; Untyped                                                            ;
; RAM_BLOCK_TYPE                                             ; M10K                                            ; Untyped                                                            ;
; RDCONTROL_REG_B                                            ; CLOCK1                                          ; Untyped                                                            ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                                              ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE                                       ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ                            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ                            ; Untyped                                                            ;
; WIDTH_A                                                    ; 20                                              ; Signed Integer                                                     ;
; WIDTH_B                                                    ; 1                                               ; Signed Integer                                                     ;
; WIDTH_BYTEENA_A                                            ; 1                                               ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                                            ; 1                                               ; Signed Integer                                                     ;
; WIDTH_ECCENCPARITY                                         ; 8                                               ; Signed Integer                                                     ;
; WIDTH_ECCSTATUS                                            ; 2                                               ; Signed Integer                                                     ;
; WIDTHAD2_A                                                 ; 1                                               ; Signed Integer                                                     ;
; WIDTHAD2_B                                                 ; 1                                               ; Signed Integer                                                     ;
; WIDTHAD_A                                                  ; 9                                               ; Signed Integer                                                     ;
; WIDTHAD_B                                                  ; 1                                               ; Signed Integer                                                     ;
; CBXI_PARAMETER                                             ; altera_syncram_j054                             ; Untyped                                                            ;
+------------------------------------------------------------+-------------------------------------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_delay ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 50    ; Signed Integer                                                                                                                                                             ;
; depth          ; 0     ; Signed Integer                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:fracYZero_uid15_fpDivTest_delay ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist16_fracYZero_uid15_fpDivTest_q_6 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                         ;
; depth          ; 5     ; Signed Integer                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:fracYPostZ_uid56_fpDivTest_delay ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                   ;
; depth          ; 1     ; Signed Integer                                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                       ;
; reset_kind     ; ASYNC ; String                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist3_fracYPostZ_uid56_fpDivTest_q_2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                         ;
; depth          ; 1     ; Signed Integer                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem ;
+------------------------------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                                                                                ;
+------------------------------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                                                                             ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                                                                             ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                                                                             ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                                                                             ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped                                                                                             ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                                                                             ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                                                                             ;
; BYTE_SIZE                                                  ; 0                    ; Signed Integer                                                                                      ;
; BYTEENA_REG_B                                              ; CLOCK0               ; Untyped                                                                                             ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                                                                             ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                                                                             ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                                                                             ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                                                                             ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                                                                             ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                                                                             ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                                                                             ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                                                                             ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                                                                             ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                                                                             ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                                                                             ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                                                                             ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                                                                             ;
; MAXIMUM_DEPTH                                              ; 0                    ; Signed Integer                                                                                      ;
; NUMWORDS_A                                                 ; 5                    ; Signed Integer                                                                                      ;
; NUMWORDS_B                                                 ; 5                    ; Signed Integer                                                                                      ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                                                                                             ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                                                                             ;
; OUTDATA_ACLR_B                                             ; CLEAR1               ; Untyped                                                                                             ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                                                                                             ;
; OUTDATA_REG_B                                              ; CLOCK1               ; Untyped                                                                                             ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                                                                             ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                                                                             ;
; POWER_UP_UNINITIALIZED                                     ; TRUE                 ; Untyped                                                                                             ;
; RAM_BLOCK_TYPE                                             ; MLAB                 ; Untyped                                                                                             ;
; RDCONTROL_REG_B                                            ; CLOCK0               ; Untyped                                                                                             ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                             ;
; WIDTH_A                                                    ; 9                    ; Signed Integer                                                                                      ;
; WIDTH_B                                                    ; 9                    ; Signed Integer                                                                                      ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                                                                      ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                                                                      ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Signed Integer                                                                                      ;
; WIDTH_ECCSTATUS                                            ; 2                    ; Signed Integer                                                                                      ;
; WIDTHAD2_A                                                 ; 1                    ; Signed Integer                                                                                      ;
; WIDTHAD2_B                                                 ; 1                    ; Signed Integer                                                                                      ;
; WIDTHAD_A                                                  ; 3                    ; Signed Integer                                                                                      ;
; WIDTHAD_B                                                  ; 3                    ; Signed Integer                                                                                      ;
; CBXI_PARAMETER                                             ; altera_syncram_1714  ; Untyped                                                                                             ;
+------------------------------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist8_expXmY_uid47_fpDivTest_q_8_outputreg ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 9     ; Signed Integer                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist0_excRPreExc_uid79_fpDivTest_b_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                         ;
; depth          ; 1     ; Signed Integer                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist1_fracRPreExc_uid78_fpDivTest_b_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                                                          ;
; depth          ; 1     ; Signed Integer                                                                                                                                          ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                              ;
; reset_kind     ; ASYNC ; String                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist6_signX_uid7_fpSqrtTest_b_6 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                        ;
; depth          ; 6     ; Signed Integer                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                            ;
; reset_kind     ; ASYNC ; String                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem ;
+------------------------------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                                                                                  ;
+------------------------------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                                                                               ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                                                                               ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                                                                               ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                                                                               ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped                                                                                               ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                                                                               ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                                                                               ;
; BYTE_SIZE                                                  ; 0                    ; Signed Integer                                                                                        ;
; BYTEENA_REG_B                                              ; CLOCK0               ; Untyped                                                                                               ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                                                                               ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                               ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                               ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped                                                                                               ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                                                                               ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                                                                               ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                                                                               ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                                                                               ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                                                                               ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                                                                               ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                                                                               ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                                                                               ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                                                                               ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                                                                               ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                                                                               ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                                                                               ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                                                                               ;
; MAXIMUM_DEPTH                                              ; 0                    ; Signed Integer                                                                                        ;
; NUMWORDS_A                                                 ; 5                    ; Signed Integer                                                                                        ;
; NUMWORDS_B                                                 ; 5                    ; Signed Integer                                                                                        ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                                                                                               ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                                                                               ;
; OUTDATA_ACLR_B                                             ; CLEAR1               ; Untyped                                                                                               ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                                                                                               ;
; OUTDATA_REG_B                                              ; CLOCK1               ; Untyped                                                                                               ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                                                                               ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                                                                               ;
; POWER_UP_UNINITIALIZED                                     ; TRUE                 ; Untyped                                                                                               ;
; RAM_BLOCK_TYPE                                             ; MLAB                 ; Untyped                                                                                               ;
; RDCONTROL_REG_B                                            ; CLOCK0               ; Untyped                                                                                               ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                               ;
; WIDTH_A                                                    ; 8                    ; Signed Integer                                                                                        ;
; WIDTH_B                                                    ; 8                    ; Signed Integer                                                                                        ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                                                                        ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                                                                        ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Signed Integer                                                                                        ;
; WIDTH_ECCSTATUS                                            ; 2                    ; Signed Integer                                                                                        ;
; WIDTHAD2_A                                                 ; 1                    ; Signed Integer                                                                                        ;
; WIDTHAD2_B                                                 ; 1                    ; Signed Integer                                                                                        ;
; WIDTHAD_A                                                  ; 3                    ; Signed Integer                                                                                        ;
; WIDTHAD_B                                                  ; 3                    ; Signed Integer                                                                                        ;
; CBXI_PARAMETER                                             ; altera_syncram_v614  ; Untyped                                                                                               ;
+------------------------------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC2_uid68_sqrtTables_lutmem_dmem ;
+------------------------------------------------------------+--------------------------------------------------+-----------------------------------------------------------------------+
; Parameter Name                                             ; Value                                            ; Type                                                                  ;
+------------------------------------------------------------+--------------------------------------------------+-----------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE                                        ; Untyped                                                               ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                                             ; Untyped                                                               ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                                            ; Untyped                                                               ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                                            ; Untyped                                                               ;
; ADDRESS_ACLR_A                                             ; NONE                                             ; Untyped                                                               ;
; ADDRESS_ACLR_B                                             ; NONE                                             ; Untyped                                                               ;
; ADDRESS_REG_B                                              ; CLOCK1                                           ; Untyped                                                               ;
; BYTE_SIZE                                                  ; 0                                                ; Signed Integer                                                        ;
; BYTEENA_REG_B                                              ; CLOCK1                                           ; Untyped                                                               ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                                             ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN                                  ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN                                  ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL                                           ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL                                           ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL                                           ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL                                           ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                                            ; Untyped                                                               ;
; ENABLE_COHERENT_READ                                       ; FALSE                                            ; Untyped                                                               ;
; ENABLE_ECC                                                 ; FALSE                                            ; Untyped                                                               ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                                            ; Untyped                                                               ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                                            ; Untyped                                                               ;
; ENABLE_RUNTIME_MOD                                         ; NO                                               ; Untyped                                                               ;
; IMPLEMENT_IN_LES                                           ; OFF                                              ; Untyped                                                               ;
; INDATA_REG_B                                               ; CLOCK1                                           ; Untyped                                                               ;
; INIT_FILE                                                  ; sqrt_s_0002_memoryC2_uid68_sqrtTables_lutmem.hex ; Untyped                                                               ;
; INIT_FILE_LAYOUT                                           ; PORT_A                                           ; Untyped                                                               ;
; init_file_restructured                                     ; UNUSED                                           ; Untyped                                                               ;
; INSTANCE_NAME                                              ; UNUSED                                           ; Untyped                                                               ;
; LOW_POWER_MODE                                             ; AUTO                                             ; Untyped                                                               ;
; MAXIMUM_DEPTH                                              ; 0                                                ; Signed Integer                                                        ;
; NUMWORDS_A                                                 ; 256                                              ; Signed Integer                                                        ;
; NUMWORDS_B                                                 ; 0                                                ; Signed Integer                                                        ;
; OPERATION_MODE                                             ; ROM                                              ; Untyped                                                               ;
; OUTDATA_ACLR_A                                             ; CLEAR0                                           ; Untyped                                                               ;
; OUTDATA_ACLR_B                                             ; NONE                                             ; Untyped                                                               ;
; OUTDATA_REG_A                                              ; CLOCK0                                           ; Untyped                                                               ;
; OUTDATA_REG_B                                              ; UNREGISTERED                                     ; Untyped                                                               ;
; OUTDATA_SCLR_A                                             ; NONE                                             ; Untyped                                                               ;
; OUTDATA_SCLR_B                                             ; NONE                                             ; Untyped                                                               ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                                            ; Untyped                                                               ;
; RAM_BLOCK_TYPE                                             ; M10K                                             ; Untyped                                                               ;
; RDCONTROL_REG_B                                            ; CLOCK1                                           ; Untyped                                                               ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                                               ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE                                        ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ                             ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ                             ; Untyped                                                               ;
; WIDTH_A                                                    ; 12                                               ; Signed Integer                                                        ;
; WIDTH_B                                                    ; 1                                                ; Signed Integer                                                        ;
; WIDTH_BYTEENA_A                                            ; 1                                                ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                                            ; 1                                                ; Signed Integer                                                        ;
; WIDTH_ECCENCPARITY                                         ; 8                                                ; Signed Integer                                                        ;
; WIDTH_ECCSTATUS                                            ; 2                                                ; Signed Integer                                                        ;
; WIDTHAD2_A                                                 ; 1                                                ; Signed Integer                                                        ;
; WIDTHAD2_B                                                 ; 1                                                ; Signed Integer                                                        ;
; WIDTHAD_A                                                  ; 8                                                ; Signed Integer                                                        ;
; WIDTHAD_B                                                  ; 1                                                ; Signed Integer                                                        ;
; CBXI_PARAMETER                                             ; altera_syncram_o754                              ; Untyped                                                               ;
+------------------------------------------------------------+--------------------------------------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist0_yForPe_uid36_fpSqrtTest_b_2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                          ;
; depth          ; 2     ; Signed Integer                                                                                                                                          ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                              ;
; reset_kind     ; ASYNC ; String                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:prodXY_uid87_pT1_uid75_invPolyEval_cma_delay ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 24    ; Signed Integer                                                                                                                                                   ;
; depth          ; 0     ; Signed Integer                                                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                       ;
; reset_kind     ; ASYNC ; String                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist2_yAddr_uid35_fpSqrtTest_b_2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                         ;
; depth          ; 2     ; Signed Integer                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC1_uid65_sqrtTables_lutmem_dmem ;
+------------------------------------------------------------+--------------------------------------------------+-----------------------------------------------------------------------+
; Parameter Name                                             ; Value                                            ; Type                                                                  ;
+------------------------------------------------------------+--------------------------------------------------+-----------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE                                        ; Untyped                                                               ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                                             ; Untyped                                                               ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                                            ; Untyped                                                               ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                                            ; Untyped                                                               ;
; ADDRESS_ACLR_A                                             ; NONE                                             ; Untyped                                                               ;
; ADDRESS_ACLR_B                                             ; NONE                                             ; Untyped                                                               ;
; ADDRESS_REG_B                                              ; CLOCK1                                           ; Untyped                                                               ;
; BYTE_SIZE                                                  ; 0                                                ; Signed Integer                                                        ;
; BYTEENA_REG_B                                              ; CLOCK1                                           ; Untyped                                                               ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                                             ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN                                  ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN                                  ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL                                           ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL                                           ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL                                           ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL                                           ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                                            ; Untyped                                                               ;
; ENABLE_COHERENT_READ                                       ; FALSE                                            ; Untyped                                                               ;
; ENABLE_ECC                                                 ; FALSE                                            ; Untyped                                                               ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                                            ; Untyped                                                               ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                                            ; Untyped                                                               ;
; ENABLE_RUNTIME_MOD                                         ; NO                                               ; Untyped                                                               ;
; IMPLEMENT_IN_LES                                           ; OFF                                              ; Untyped                                                               ;
; INDATA_REG_B                                               ; CLOCK1                                           ; Untyped                                                               ;
; INIT_FILE                                                  ; sqrt_s_0002_memoryC1_uid65_sqrtTables_lutmem.hex ; Untyped                                                               ;
; INIT_FILE_LAYOUT                                           ; PORT_A                                           ; Untyped                                                               ;
; init_file_restructured                                     ; UNUSED                                           ; Untyped                                                               ;
; INSTANCE_NAME                                              ; UNUSED                                           ; Untyped                                                               ;
; LOW_POWER_MODE                                             ; AUTO                                             ; Untyped                                                               ;
; MAXIMUM_DEPTH                                              ; 0                                                ; Signed Integer                                                        ;
; NUMWORDS_A                                                 ; 256                                              ; Signed Integer                                                        ;
; NUMWORDS_B                                                 ; 0                                                ; Signed Integer                                                        ;
; OPERATION_MODE                                             ; ROM                                              ; Untyped                                                               ;
; OUTDATA_ACLR_A                                             ; CLEAR0                                           ; Untyped                                                               ;
; OUTDATA_ACLR_B                                             ; NONE                                             ; Untyped                                                               ;
; OUTDATA_REG_A                                              ; CLOCK0                                           ; Untyped                                                               ;
; OUTDATA_REG_B                                              ; UNREGISTERED                                     ; Untyped                                                               ;
; OUTDATA_SCLR_A                                             ; NONE                                             ; Untyped                                                               ;
; OUTDATA_SCLR_B                                             ; NONE                                             ; Untyped                                                               ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                                            ; Untyped                                                               ;
; RAM_BLOCK_TYPE                                             ; M10K                                             ; Untyped                                                               ;
; RDCONTROL_REG_B                                            ; CLOCK1                                           ; Untyped                                                               ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                                               ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE                                        ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ                             ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ                             ; Untyped                                                               ;
; WIDTH_A                                                    ; 21                                               ; Signed Integer                                                        ;
; WIDTH_B                                                    ; 1                                                ; Signed Integer                                                        ;
; WIDTH_BYTEENA_A                                            ; 1                                                ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                                            ; 1                                                ; Signed Integer                                                        ;
; WIDTH_ECCENCPARITY                                         ; 8                                                ; Signed Integer                                                        ;
; WIDTH_ECCSTATUS                                            ; 2                                                ; Signed Integer                                                        ;
; WIDTHAD2_A                                                 ; 1                                                ; Signed Integer                                                        ;
; WIDTHAD2_B                                                 ; 1                                                ; Signed Integer                                                        ;
; WIDTHAD_A                                                  ; 8                                                ; Signed Integer                                                        ;
; WIDTHAD_B                                                  ; 1                                                ; Signed Integer                                                        ;
; CBXI_PARAMETER                                             ; altera_syncram_k754                              ; Untyped                                                               ;
+------------------------------------------------------------+--------------------------------------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist1_yForPe_uid36_fpSqrtTest_b_4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                          ;
; depth          ; 2     ; Signed Integer                                                                                                                                          ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                              ;
; reset_kind     ; ASYNC ; String                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:prodXY_uid90_pT2_uid81_invPolyEval_cma_delay ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 39    ; Signed Integer                                                                                                                                                   ;
; depth          ; 0     ; Signed Integer                                                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                       ;
; reset_kind     ; ASYNC ; String                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist3_yAddr_uid35_fpSqrtTest_b_4 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                         ;
; depth          ; 2     ; Signed Integer                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC0_uid62_sqrtTables_lutmem_dmem ;
+------------------------------------------------------------+--------------------------------------------------+-----------------------------------------------------------------------+
; Parameter Name                                             ; Value                                            ; Type                                                                  ;
+------------------------------------------------------------+--------------------------------------------------+-----------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE                                        ; Untyped                                                               ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                                             ; Untyped                                                               ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                                            ; Untyped                                                               ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                                            ; Untyped                                                               ;
; ADDRESS_ACLR_A                                             ; NONE                                             ; Untyped                                                               ;
; ADDRESS_ACLR_B                                             ; NONE                                             ; Untyped                                                               ;
; ADDRESS_REG_B                                              ; CLOCK1                                           ; Untyped                                                               ;
; BYTE_SIZE                                                  ; 0                                                ; Signed Integer                                                        ;
; BYTEENA_REG_B                                              ; CLOCK1                                           ; Untyped                                                               ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                                             ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN                                  ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN                                  ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL                                           ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL                                           ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL                                           ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL                                           ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                                            ; Untyped                                                               ;
; ENABLE_COHERENT_READ                                       ; FALSE                                            ; Untyped                                                               ;
; ENABLE_ECC                                                 ; FALSE                                            ; Untyped                                                               ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                                            ; Untyped                                                               ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                                            ; Untyped                                                               ;
; ENABLE_RUNTIME_MOD                                         ; NO                                               ; Untyped                                                               ;
; IMPLEMENT_IN_LES                                           ; OFF                                              ; Untyped                                                               ;
; INDATA_REG_B                                               ; CLOCK1                                           ; Untyped                                                               ;
; INIT_FILE                                                  ; sqrt_s_0002_memoryC0_uid62_sqrtTables_lutmem.hex ; Untyped                                                               ;
; INIT_FILE_LAYOUT                                           ; PORT_A                                           ; Untyped                                                               ;
; init_file_restructured                                     ; UNUSED                                           ; Untyped                                                               ;
; INSTANCE_NAME                                              ; UNUSED                                           ; Untyped                                                               ;
; LOW_POWER_MODE                                             ; AUTO                                             ; Untyped                                                               ;
; MAXIMUM_DEPTH                                              ; 0                                                ; Signed Integer                                                        ;
; NUMWORDS_A                                                 ; 256                                              ; Signed Integer                                                        ;
; NUMWORDS_B                                                 ; 0                                                ; Signed Integer                                                        ;
; OPERATION_MODE                                             ; ROM                                              ; Untyped                                                               ;
; OUTDATA_ACLR_A                                             ; CLEAR0                                           ; Untyped                                                               ;
; OUTDATA_ACLR_B                                             ; NONE                                             ; Untyped                                                               ;
; OUTDATA_REG_A                                              ; CLOCK0                                           ; Untyped                                                               ;
; OUTDATA_REG_B                                              ; UNREGISTERED                                     ; Untyped                                                               ;
; OUTDATA_SCLR_A                                             ; NONE                                             ; Untyped                                                               ;
; OUTDATA_SCLR_B                                             ; NONE                                             ; Untyped                                                               ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                                            ; Untyped                                                               ;
; RAM_BLOCK_TYPE                                             ; M10K                                             ; Untyped                                                               ;
; RDCONTROL_REG_B                                            ; CLOCK1                                           ; Untyped                                                               ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                                               ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE                                        ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ                             ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ                             ; Untyped                                                               ;
; WIDTH_A                                                    ; 29                                               ; Signed Integer                                                        ;
; WIDTH_B                                                    ; 1                                                ; Signed Integer                                                        ;
; WIDTH_BYTEENA_A                                            ; 1                                                ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                                            ; 1                                                ; Signed Integer                                                        ;
; WIDTH_ECCENCPARITY                                         ; 8                                                ; Signed Integer                                                        ;
; WIDTH_ECCSTATUS                                            ; 2                                                ; Signed Integer                                                        ;
; WIDTHAD2_A                                                 ; 1                                                ; Signed Integer                                                        ;
; WIDTHAD2_B                                                 ; 1                                                ; Signed Integer                                                        ;
; WIDTHAD_A                                                  ; 8                                                ; Signed Integer                                                        ;
; WIDTHAD_B                                                  ; 1                                                ; Signed Integer                                                        ;
; CBXI_PARAMETER                                             ; altera_syncram_p754                              ; Untyped                                                               ;
+------------------------------------------------------------+--------------------------------------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist4_expOddSelect_uid30_fpSqrtTest_q_6 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                ;
; depth          ; 6     ; Signed Integer                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:fracXIsZero_uid15_fpSqrtTest_delay ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                         ;
; depth          ; 1     ; Signed Integer                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist5_fracXIsZero_uid15_fpSqrtTest_q_6 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                               ;
; depth          ; 5     ; Signed Integer                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|comp_s:comp_s1|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component|lpm_compare:cmpr1 ;
+------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                                                                                                ;
+------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 8         ; Signed Integer                                                                                                                                      ;
; LPM_REPRESENTATION     ; UNSIGNED  ; Untyped                                                                                                                                             ;
; LPM_PIPELINE           ; 1         ; Signed Integer                                                                                                                                      ;
; CHAIN_SIZE             ; 8         ; Untyped                                                                                                                                             ;
; ONE_INPUT_IS_CONSTANT  ; NO        ; Untyped                                                                                                                                             ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                                                                                                             ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped                                                                                                                                             ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                                                                                                                  ;
; CASCADE_CHAIN_LENGTH   ; 2         ; CASCADE_CHAIN_LENGTH                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                                                                                             ;
; CBXI_PARAMETER         ; cmpr_l4j  ; Untyped                                                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                                                                                      ;
+------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|comp_s:comp_s1|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component|lpm_compare:cmpr2 ;
+------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                                                                                                ;
+------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 8         ; Signed Integer                                                                                                                                      ;
; LPM_REPRESENTATION     ; UNSIGNED  ; Untyped                                                                                                                                             ;
; LPM_PIPELINE           ; 1         ; Signed Integer                                                                                                                                      ;
; CHAIN_SIZE             ; 8         ; Untyped                                                                                                                                             ;
; ONE_INPUT_IS_CONSTANT  ; NO        ; Untyped                                                                                                                                             ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                                                                                                             ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped                                                                                                                                             ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                                                                                                                  ;
; CASCADE_CHAIN_LENGTH   ; 2         ; CASCADE_CHAIN_LENGTH                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                                                                                             ;
; CBXI_PARAMETER         ; cmpr_l4j  ; Untyped                                                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                                                                                      ;
+------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|comp_s:comp_s1|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component|lpm_compare:cmpr3 ;
+------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                                                                                                ;
+------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 8         ; Signed Integer                                                                                                                                      ;
; LPM_REPRESENTATION     ; UNSIGNED  ; Untyped                                                                                                                                             ;
; LPM_PIPELINE           ; 1         ; Signed Integer                                                                                                                                      ;
; CHAIN_SIZE             ; 8         ; Untyped                                                                                                                                             ;
; ONE_INPUT_IS_CONSTANT  ; NO        ; Untyped                                                                                                                                             ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                                                                                                             ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped                                                                                                                                             ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                                                                                                                  ;
; CASCADE_CHAIN_LENGTH   ; 2         ; CASCADE_CHAIN_LENGTH                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                                                                                             ;
; CBXI_PARAMETER         ; cmpr_l4j  ; Untyped                                                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                                                                                      ;
+------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|comp_s:comp_s1|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component|lpm_compare:cmpr4 ;
+------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                                                                                                ;
+------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 7         ; Signed Integer                                                                                                                                      ;
; LPM_REPRESENTATION     ; UNSIGNED  ; Untyped                                                                                                                                             ;
; LPM_PIPELINE           ; 1         ; Signed Integer                                                                                                                                      ;
; CHAIN_SIZE             ; 8         ; Untyped                                                                                                                                             ;
; ONE_INPUT_IS_CONSTANT  ; NO        ; Untyped                                                                                                                                             ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                                                                                                             ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped                                                                                                                                             ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                                                                                                                  ;
; CASCADE_CHAIN_LENGTH   ; 2         ; CASCADE_CHAIN_LENGTH                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                                                                                             ;
; CBXI_PARAMETER         ; cmpr_k4j  ; Untyped                                                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                                                                                      ;
+------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:redist7_signX_uid6_fxpToFPTest_b_4 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                               ;
; depth          ; 4     ; Signed Integer                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:redist6_y_uid9_fxpToFPTest_b_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                                                                           ;
; depth          ; 1     ; Signed Integer                                                                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                               ;
; reset_kind     ; ASYNC ; String                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                              ;
; depth          ; 1     ; Signed Integer                                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                  ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:sticky_uid20_fxpToFPTest_delay ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                           ;
; depth          ; 1     ; Signed Integer                                                                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                               ;
; reset_kind     ; ASYNC ; String                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:redist3_vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_q_2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                    ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:redist2_vCount_uid49_lzcShifterZ1_uid10_fxpToFPTest_q_1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                    ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:redist1_vCount_uid56_lzcShifterZ1_uid10_fxpToFPTest_q_1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                    ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 24    ; Signed Integer                                                                                                                                                                    ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:redist4_expR_uid26_fxpToFPTest_b_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 10    ; Signed Integer                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:inIsZero_uid12_fxpToFPTest_delay ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                             ;
; depth          ; 1     ; Signed Integer                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:redist5_fracR_uid25_fxpToFPTest_b_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist2_signX_uid25_fpToFxPTest_b_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:excZ_x_uid11_fpToFxPTest_delay ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                           ;
; depth          ; 1     ; Signed Integer                                                                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                               ;
; reset_kind     ; ASYNC ; String                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist5_frac_x_uid10_fpToFxPTest_b_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                                                                 ;
; depth          ; 1     ; Signed Integer                                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist3_signX_uid25_fpToFxPTest_b_2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist0_udf_uid29_fpToFxPTest_n_2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                              ;
; depth          ; 1     ; Signed Integer                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                  ;
; reset_kind     ; ASYNC ; String                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist1_ovfExpRange_uid27_fpToFxPTest_n_2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:fracXIsZero_uid13_fpToFxPTest_delay ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:expXIsMax_uid12_fpToFxPTest_delay ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                              ;
; depth          ; 1     ; Signed Integer                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                  ;
; reset_kind     ; ASYNC ; String                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist4_expXIsMax_uid12_fpToFxPTest_q_2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                    ;
; depth          ; 1     ; Signed Integer                                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                       ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist3_vCount_uid45_lzcShifterZ1_uid6_fxpToFPTest_q_2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                       ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist2_vCount_uid52_lzcShifterZ1_uid6_fxpToFPTest_q_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist1_vCount_uid59_lzcShifterZ1_uid6_fxpToFPTest_q_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist0_vCount_uid66_lzcShifterZ1_uid6_fxpToFPTest_q_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:rnd_uid18_fxpToFPTest_delay ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                            ;
; depth          ; 1     ; Signed Integer                                                                                                                                            ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                ;
; reset_kind     ; ASYNC ; String                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist5_expFracRnd_uid12_fxpToFPTest_q_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 33    ; Signed Integer                                                                                                                                                         ;
; depth          ; 1     ; Signed Integer                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:inIsZero_uid8_fxpToFPTest_delay ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 2     ; Signed Integer                                                                                                                                                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:redist1_signX_uid25_fpToFxPTest_b_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                    ;
; depth          ; 1     ; Signed Integer                                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:fracXIsZero_uid13_fpToFxPTest_delay ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                    ;
; depth          ; 1     ; Signed Integer                                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:expXIsMax_uid12_fpToFxPTest_delay ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; de1_text.mif         ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_sft1      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; de1_data.mif         ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_cas1      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_Interface:MEMORY|UserDataBlock2:UDataMem1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_v2o1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Interface:VGA0|VgaAdapter:VGA0 ;
+--------------------+------------+-----------------------------------------------+
; Parameter Name     ; Value      ; Type                                          ;
+--------------------+------------+-----------------------------------------------+
; C_VERT_NUM_PIXELS  ; 0111100000 ; Unsigned Binary                               ;
; C_VERT_SYNC_START  ; 0111101101 ; Unsigned Binary                               ;
; C_VERT_SYNC_END    ; 0111101110 ; Unsigned Binary                               ;
; C_VERT_TOTAL_COUNT ; 1000001101 ; Unsigned Binary                               ;
; C_HORZ_NUM_PIXELS  ; 1010000000 ; Unsigned Binary                               ;
; C_HORZ_SYNC_START  ; 1010010011 ; Unsigned Binary                               ;
; C_HORZ_SYNC_END    ; 1011110010 ; Unsigned Binary                               ;
; C_HORZ_TOTAL_COUNT ; 1100100000 ; Unsigned Binary                               ;
+--------------------+------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                      ;
+--------------------------------------+------------------------+---------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                    ;
; fractional_vco_multiplier            ; false                  ; String                                                                    ;
; pll_type                             ; General                ; String                                                                    ;
; pll_subtype                          ; General                ; String                                                                    ;
; number_of_clocks                     ; 2                      ; Signed Integer                                                            ;
; operation_mode                       ; direct                 ; String                                                                    ;
; deserialization_factor               ; 4                      ; Signed Integer                                                            ;
; data_rate                            ; 0                      ; Signed Integer                                                            ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                            ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                                                    ;
; phase_shift0                         ; 0 ps                   ; String                                                                    ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                                                                    ;
; phase_shift1                         ; 0 ps                   ; String                                                                    ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                    ;
; phase_shift2                         ; 0 ps                   ; String                                                                    ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                    ;
; phase_shift3                         ; 0 ps                   ; String                                                                    ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                    ;
; phase_shift4                         ; 0 ps                   ; String                                                                    ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                    ;
; phase_shift5                         ; 0 ps                   ; String                                                                    ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                    ;
; phase_shift6                         ; 0 ps                   ; String                                                                    ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                    ;
; phase_shift7                         ; 0 ps                   ; String                                                                    ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                    ;
; phase_shift8                         ; 0 ps                   ; String                                                                    ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                    ;
; phase_shift9                         ; 0 ps                   ; String                                                                    ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                    ;
; phase_shift10                        ; 0 ps                   ; String                                                                    ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                    ;
; phase_shift11                        ; 0 ps                   ; String                                                                    ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                    ;
; phase_shift12                        ; 0 ps                   ; String                                                                    ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                    ;
; phase_shift13                        ; 0 ps                   ; String                                                                    ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                    ;
; phase_shift14                        ; 0 ps                   ; String                                                                    ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                    ;
; phase_shift15                        ; 0 ps                   ; String                                                                    ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                    ;
; phase_shift16                        ; 0 ps                   ; String                                                                    ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                    ;
; phase_shift17                        ; 0 ps                   ; String                                                                    ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                            ;
; clock_name_0                         ;                        ; String                                                                    ;
; clock_name_1                         ;                        ; String                                                                    ;
; clock_name_2                         ;                        ; String                                                                    ;
; clock_name_3                         ;                        ; String                                                                    ;
; clock_name_4                         ;                        ; String                                                                    ;
; clock_name_5                         ;                        ; String                                                                    ;
; clock_name_6                         ;                        ; String                                                                    ;
; clock_name_7                         ;                        ; String                                                                    ;
; clock_name_8                         ;                        ; String                                                                    ;
; clock_name_global_0                  ; false                  ; String                                                                    ;
; clock_name_global_1                  ; false                  ; String                                                                    ;
; clock_name_global_2                  ; false                  ; String                                                                    ;
; clock_name_global_3                  ; false                  ; String                                                                    ;
; clock_name_global_4                  ; false                  ; String                                                                    ;
; clock_name_global_5                  ; false                  ; String                                                                    ;
; clock_name_global_6                  ; false                  ; String                                                                    ;
; clock_name_global_7                  ; false                  ; String                                                                    ;
; clock_name_global_8                  ; false                  ; String                                                                    ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                            ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                            ;
; m_cnt_bypass_en                      ; false                  ; String                                                                    ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                    ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                            ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                            ;
; n_cnt_bypass_en                      ; false                  ; String                                                                    ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                    ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                    ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                    ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                    ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                    ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                    ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                    ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                    ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                    ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                    ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                    ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                    ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                    ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                    ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                    ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                    ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                    ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                    ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                    ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                    ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                    ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                    ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                    ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                    ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                    ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                    ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                    ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                    ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                    ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                    ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                    ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                    ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                    ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                    ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                    ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                    ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                    ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                            ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                            ;
; pll_slf_rst                          ; false                  ; String                                                                    ;
; pll_bw_sel                           ; low                    ; String                                                                    ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                    ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                            ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                            ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                            ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                            ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                    ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                    ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                    ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                    ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                    ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                            ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                    ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                    ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                    ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                    ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                    ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                    ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                            ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                    ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                    ;
+--------------------------------------+------------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                        ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                                                        ;
; NUMWORDS_B                         ; 19200                ; Signed Integer                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; ./VGA/frame0.mif     ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_81p2      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                         ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                                                         ;
; NUMWORDS_B                         ; 19200                ; Signed Integer                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; ./VGA/frame1.mif     ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_91p2      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioCODEC_Interface:Audio0|PLL_Audio:pll1|PLL_Audio_0002:pll_audio_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                          ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                        ;
; fractional_vco_multiplier            ; false                  ; String                                                                        ;
; pll_type                             ; General                ; String                                                                        ;
; pll_subtype                          ; General                ; String                                                                        ;
; number_of_clocks                     ; 2                      ; Signed Integer                                                                ;
; operation_mode                       ; direct                 ; String                                                                        ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                ;
; data_rate                            ; 0                      ; Signed Integer                                                                ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                ;
; output_clock_frequency0              ; 50.000000 MHz          ; String                                                                        ;
; phase_shift0                         ; 0 ps                   ; String                                                                        ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                ;
; output_clock_frequency1              ; 18.421052 MHz          ; String                                                                        ;
; phase_shift1                         ; 0 ps                   ; String                                                                        ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                        ;
; phase_shift2                         ; 0 ps                   ; String                                                                        ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                        ;
; phase_shift3                         ; 0 ps                   ; String                                                                        ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                        ;
; phase_shift4                         ; 0 ps                   ; String                                                                        ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                        ;
; phase_shift5                         ; 0 ps                   ; String                                                                        ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                        ;
; phase_shift6                         ; 0 ps                   ; String                                                                        ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                        ;
; phase_shift7                         ; 0 ps                   ; String                                                                        ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                        ;
; phase_shift8                         ; 0 ps                   ; String                                                                        ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                        ;
; phase_shift9                         ; 0 ps                   ; String                                                                        ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                        ;
; phase_shift10                        ; 0 ps                   ; String                                                                        ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                        ;
; phase_shift11                        ; 0 ps                   ; String                                                                        ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                        ;
; phase_shift12                        ; 0 ps                   ; String                                                                        ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                        ;
; phase_shift13                        ; 0 ps                   ; String                                                                        ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                        ;
; phase_shift14                        ; 0 ps                   ; String                                                                        ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                        ;
; phase_shift15                        ; 0 ps                   ; String                                                                        ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                        ;
; phase_shift16                        ; 0 ps                   ; String                                                                        ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                        ;
; phase_shift17                        ; 0 ps                   ; String                                                                        ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                ;
; clock_name_0                         ;                        ; String                                                                        ;
; clock_name_1                         ;                        ; String                                                                        ;
; clock_name_2                         ;                        ; String                                                                        ;
; clock_name_3                         ;                        ; String                                                                        ;
; clock_name_4                         ;                        ; String                                                                        ;
; clock_name_5                         ;                        ; String                                                                        ;
; clock_name_6                         ;                        ; String                                                                        ;
; clock_name_7                         ;                        ; String                                                                        ;
; clock_name_8                         ;                        ; String                                                                        ;
; clock_name_global_0                  ; false                  ; String                                                                        ;
; clock_name_global_1                  ; false                  ; String                                                                        ;
; clock_name_global_2                  ; false                  ; String                                                                        ;
; clock_name_global_3                  ; false                  ; String                                                                        ;
; clock_name_global_4                  ; false                  ; String                                                                        ;
; clock_name_global_5                  ; false                  ; String                                                                        ;
; clock_name_global_6                  ; false                  ; String                                                                        ;
; clock_name_global_7                  ; false                  ; String                                                                        ;
; clock_name_global_8                  ; false                  ; String                                                                        ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                ;
; m_cnt_bypass_en                      ; false                  ; String                                                                        ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                        ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                ;
; n_cnt_bypass_en                      ; false                  ; String                                                                        ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                        ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                        ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                        ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                        ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                        ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                        ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                        ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                        ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                        ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                        ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                        ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                        ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                        ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                        ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                        ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                        ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                        ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                        ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                        ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                        ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                        ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                        ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                        ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                        ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                        ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                        ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                        ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                        ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                        ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                        ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                        ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                        ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                        ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                        ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                        ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                        ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                        ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                ;
; pll_slf_rst                          ; false                  ; String                                                                        ;
; pll_bw_sel                           ; low                    ; String                                                                        ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                        ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                        ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                        ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                        ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                        ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                        ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                        ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                        ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                        ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                        ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                        ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                        ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                        ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                        ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioCODEC_Interface:Audio0|I2C_AV_Config:u3 ;
+----------------+----------+---------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                          ;
+----------------+----------+---------------------------------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                                                ;
; I2C_Freq       ; 20000    ; Signed Integer                                                ;
; LUT_SIZE       ; 51       ; Signed Integer                                                ;
; Dummy_DATA     ; 0        ; Signed Integer                                                ;
; SET_LIN_L      ; 1        ; Signed Integer                                                ;
; SET_LIN_R      ; 2        ; Signed Integer                                                ;
; SET_HEAD_L     ; 3        ; Signed Integer                                                ;
; SET_HEAD_R     ; 4        ; Signed Integer                                                ;
; A_PATH_CTRL    ; 5        ; Signed Integer                                                ;
; D_PATH_CTRL    ; 6        ; Signed Integer                                                ;
; POWER_ON       ; 7        ; Signed Integer                                                ;
; SET_FORMAT     ; 8        ; Signed Integer                                                ;
; SAMPLE_CTRL    ; 9        ; Signed Integer                                                ;
; SET_ACTIVE     ; 10       ; Signed Integer                                                ;
; SET_VIDEO      ; 11       ; Signed Integer                                                ;
+----------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioCODEC_Interface:Audio0|audio_clock:u4 ;
+----------------+----------+-------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                        ;
+----------------+----------+-------------------------------------------------------------+
; REF_CLK        ; 18432000 ; Signed Integer                                              ;
; SAMPLE_RATE    ; 48000    ; Signed Integer                                              ;
; DATA_WIDTH     ; 16       ; Signed Integer                                              ;
; CHANNEL_NUM    ; 2        ; Signed Integer                                              ;
+----------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                                                                                                                ;
+------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                                                                                                                             ;
; OPERATION_MODE                     ; ROM                      ; Untyped                                                                                                                                             ;
; WIDTH_A                            ; 16                       ; Signed Integer                                                                                                                                      ;
; WIDTHAD_A                          ; 7                        ; Signed Integer                                                                                                                                      ;
; NUMWORDS_A                         ; 128                      ; Signed Integer                                                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                                                                                                                             ;
; WIDTH_B                            ; 1                        ; Untyped                                                                                                                                             ;
; WIDTHAD_B                          ; 1                        ; Untyped                                                                                                                                             ;
; NUMWORDS_B                         ; 1                        ; Untyped                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                                                                                                                             ;
; BYTE_SIZE                          ; 8                        ; Untyped                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                                                                                                             ;
; INIT_FILE                          ; ./Sintetizador/notes.mif ; Untyped                                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                   ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                ; Untyped                                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_ehf1          ; Untyped                                                                                                                                             ;
+------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                                                                                                                                                                 ;
+------------------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                                                                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                                                                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                                                                                                                                                              ;
; OPERATION_MODE                     ; ROM                     ; Untyped                                                                                                                                                                              ;
; WIDTH_A                            ; 16                      ; Signed Integer                                                                                                                                                                       ;
; WIDTHAD_A                          ; 10                      ; Signed Integer                                                                                                                                                                       ;
; NUMWORDS_A                         ; 1024                    ; Signed Integer                                                                                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                                                                                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                                                                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                                                                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                                                                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                                                                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                                                                                                                                                              ;
; WIDTH_B                            ; 1                       ; Untyped                                                                                                                                                                              ;
; WIDTHAD_B                          ; 1                       ; Untyped                                                                                                                                                                              ;
; NUMWORDS_B                         ; 1                       ; Untyped                                                                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                                                                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                                                                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                                                                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                                                                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                                                                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                                                                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                                                                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                                                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                                                                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                                                                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                                                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                                                                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                                                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                                                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                                                                                                                                                              ;
; BYTE_SIZE                          ; 8                       ; Untyped                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                                                                                                                                              ;
; INIT_FILE                          ; ./Sintetizador/sine.mif ; Untyped                                                                                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                                                                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                                                                                                                                                              ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                                                                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                                                                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                                                                                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone V               ; Untyped                                                                                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_agf1         ; Untyped                                                                                                                                                                              ;
+------------------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RS232_Interface:Serial0|rs232tx:rs232transmitter ;
+----------------+----------+-------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                              ;
+----------------+----------+-------------------------------------------------------------------+
; ClkFrequency   ; 50000000 ; Signed Integer                                                    ;
; Baud           ; 115200   ; Signed Integer                                                    ;
+----------------+----------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RS232_Interface:Serial0|rs232tx:rs232transmitter|BaudTickGen:tickgen ;
+----------------+----------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                  ;
+----------------+----------+---------------------------------------------------------------------------------------+
; ClkFrequency   ; 50000000 ; Signed Integer                                                                        ;
; Baud           ; 115200   ; Signed Integer                                                                        ;
; Oversampling   ; 1        ; Signed Integer                                                                        ;
+----------------+----------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RS232_Interface:Serial0|rs232rx:rs232receiver ;
+----------------+----------+----------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                           ;
+----------------+----------+----------------------------------------------------------------+
; ClkFrequency   ; 50000000 ; Signed Integer                                                 ;
; Baud           ; 115200   ; Signed Integer                                                 ;
; Oversampling   ; 8        ; Signed Integer                                                 ;
+----------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RS232_Interface:Serial0|rs232rx:rs232receiver|BaudTickGen:tickgen ;
+----------------+----------+------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                               ;
+----------------+----------+------------------------------------------------------------------------------------+
; ClkFrequency   ; 50000000 ; Signed Integer                                                                     ;
; Baud           ; 115200   ; Signed Integer                                                                     ;
; Oversampling   ; 8        ; Signed Integer                                                                     ;
+----------------+----------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0 ;
+----------------+------------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                        ;
+----------------+------------+---------------------------------------------------------------------------------------------+
; tsclk          ; 4          ; Signed Integer                                                                              ;
; numch          ; 7          ; Signed Integer                                                                              ;
; board          ; DE1-SoC    ; String                                                                                      ;
; board_rev      ; Autodetect ; String                                                                                      ;
; max10pllmultby ; 1          ; Signed Integer                                                                              ;
; max10plldivby  ; 1          ; Signed Integer                                                                              ;
+----------------+------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL ;
+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value      ; Type                                                                                                                   ;
+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; T_SCLK                ; 4          ; Signed Integer                                                                                                         ;
; NUM_CH                ; 7          ; Signed Integer                                                                                                         ;
; BOARD                 ; DE1-SoC    ; String                                                                                                                 ;
; BOARD_REV             ; Autodetect ; String                                                                                                                 ;
; MAX10_PLL_MULTIPLY_BY ; 1          ; Signed Integer                                                                                                         ;
; MAX10_PLL_DIVIDE_BY   ; 10         ; Signed Integer                                                                                                         ;
+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|altshift_taps:oDATA.instant_rtl_0 ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                    ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                 ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                                 ;
; TAP_DISTANCE   ; 8              ; Untyped                                                                                                                                                                                 ;
; WIDTH          ; 84             ; Untyped                                                                                                                                                                                 ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                                                                                                                                 ;
; CBXI_PARAMETER ; shift_taps_7vu ; Untyped                                                                                                                                                                                 ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0 ;
+------------------------------------+-----------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                      ;
+------------------------------------+-----------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                   ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                                   ;
; WIDTH_A                            ; 2                     ; Untyped                                                   ;
; WIDTHAD_A                          ; 9                     ; Untyped                                                   ;
; NUMWORDS_A                         ; 512                   ; Untyped                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                   ;
; WIDTH_B                            ; 1                     ; Untyped                                                   ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                   ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                   ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 1                     ; Untyped                                                   ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                   ;
; INIT_FILE                          ; RISC-V.TopDE0.rtl.mif ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                   ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_s761       ; Untyped                                                   ;
+------------------------------------+-----------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0 ;
+------------------------------------+-----------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                      ;
+------------------------------------+-----------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                   ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                                   ;
; WIDTH_A                            ; 2                     ; Untyped                                                   ;
; WIDTHAD_A                          ; 9                     ; Untyped                                                   ;
; NUMWORDS_A                         ; 512                   ; Untyped                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                   ;
; WIDTH_B                            ; 1                     ; Untyped                                                   ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                   ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                   ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 1                     ; Untyped                                                   ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                   ;
; INIT_FILE                          ; RISC-V.TopDE1.rtl.mif ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                   ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_t761       ; Untyped                                                   ;
+------------------------------------+-----------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0 ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                       ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                    ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                                    ;
; WIDTH_A                            ; 2                     ; Untyped                                                    ;
; WIDTHAD_A                          ; 9                     ; Untyped                                                    ;
; NUMWORDS_A                         ; 512                   ; Untyped                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WIDTH_B                            ; 1                     ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                     ; Untyped                                                    ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; INIT_FILE                          ; RISC-V.TopDE2.rtl.mif ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_u761       ; Untyped                                                    ;
+------------------------------------+-----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0 ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                       ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                    ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                                    ;
; WIDTH_A                            ; 2                     ; Untyped                                                    ;
; WIDTHAD_A                          ; 9                     ; Untyped                                                    ;
; NUMWORDS_A                         ; 512                   ; Untyped                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WIDTH_B                            ; 1                     ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                     ; Untyped                                                    ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; INIT_FILE                          ; RISC-V.TopDE3.rtl.mif ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_v761       ; Untyped                                                    ;
+------------------------------------+-----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0 ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                       ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                    ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                                    ;
; WIDTH_A                            ; 2                     ; Untyped                                                    ;
; WIDTHAD_A                          ; 9                     ; Untyped                                                    ;
; NUMWORDS_A                         ; 512                   ; Untyped                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WIDTH_B                            ; 1                     ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                     ; Untyped                                                    ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; INIT_FILE                          ; RISC-V.TopDE4.rtl.mif ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_0861       ; Untyped                                                    ;
+------------------------------------+-----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0 ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                       ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                    ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                                    ;
; WIDTH_A                            ; 2                     ; Untyped                                                    ;
; WIDTHAD_A                          ; 9                     ; Untyped                                                    ;
; NUMWORDS_A                         ; 512                   ; Untyped                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WIDTH_B                            ; 1                     ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                     ; Untyped                                                    ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; INIT_FILE                          ; RISC-V.TopDE5.rtl.mif ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_1861       ; Untyped                                                    ;
+------------------------------------+-----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0 ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                       ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                    ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                                    ;
; WIDTH_A                            ; 2                     ; Untyped                                                    ;
; WIDTHAD_A                          ; 9                     ; Untyped                                                    ;
; NUMWORDS_A                         ; 512                   ; Untyped                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WIDTH_B                            ; 1                     ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                     ; Untyped                                                    ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; INIT_FILE                          ; RISC-V.TopDE6.rtl.mif ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_2861       ; Untyped                                                    ;
+------------------------------------+-----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0 ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                       ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                    ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                                    ;
; WIDTH_A                            ; 2                     ; Untyped                                                    ;
; WIDTHAD_A                          ; 9                     ; Untyped                                                    ;
; NUMWORDS_A                         ; 512                   ; Untyped                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WIDTH_B                            ; 1                     ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                     ; Untyped                                                    ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; INIT_FILE                          ; RISC-V.TopDE7.rtl.mif ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_3861       ; Untyped                                                    ;
+------------------------------------+-----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0 ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                 ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                              ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                              ;
; TAP_DISTANCE   ; 7              ; Untyped                                                                                                                                                              ;
; WIDTH          ; 39             ; Untyped                                                                                                                                                              ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                                                                                                              ;
; CBXI_PARAMETER ; shift_taps_6vu ; Untyped                                                                                                                                                              ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                              ;
+------------------------+----------------+-------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                           ;
; LPM_WIDTHD             ; 32             ; Untyped                                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                           ;
; CBXI_PARAMETER         ; lpm_divide_3dm ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                    ;
+------------------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|lpm_divide:Mod1 ;
+------------------------+----------------+-------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                              ;
+------------------------+----------------+-------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                           ;
; LPM_WIDTHD             ; 32             ; Untyped                                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                           ;
; CBXI_PARAMETER         ; lpm_divide_65m ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                    ;
+------------------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                              ;
+------------------------+----------------+-------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                           ;
; LPM_WIDTHD             ; 32             ; Untyped                                                           ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                           ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                                           ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                           ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                    ;
+------------------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                              ;
+------------------------+----------------+-------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                           ;
; LPM_WIDTHD             ; 32             ; Untyped                                                           ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                           ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                                           ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                           ;
; CBXI_PARAMETER         ; lpm_divide_rqo ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                    ;
+------------------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altera_syncram Parameter Settings by Entity Instance                                                                                                                                     ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 10                                                                                                                                           ;
; Entity Instance                           ; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 5                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 5                                                                                                                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; MLAB                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                    ;
;     -- WIDTH_A                            ; 23                                                                                                                                           ;
;     -- WIDTH_B                            ; 23                                                                                                                                           ;
; Entity Instance                           ; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC2_uid120_invTables_lutmem_dmem         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 0                                                                                                                                            ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                    ;
;     -- WIDTH_A                            ; 12                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                            ;
; Entity Instance                           ; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC1_uid116_invTables_lutmem_dmem         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 0                                                                                                                                            ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                    ;
;     -- WIDTH_A                            ; 20                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                            ;
; Entity Instance                           ; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 0                                                                                                                                            ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                    ;
;     -- WIDTH_A                            ; 11                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                            ;
; Entity Instance                           ; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid112_invTables_lutmem_dmem         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 0                                                                                                                                            ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                    ;
;     -- WIDTH_A                            ; 20                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                            ;
; Entity Instance                           ; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 5                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 5                                                                                                                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; MLAB                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                    ;
;     -- WIDTH_A                            ; 9                                                                                                                                            ;
;     -- WIDTH_B                            ; 9                                                                                                                                            ;
; Entity Instance                           ; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 5                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 5                                                                                                                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; MLAB                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                                                                            ;
; Entity Instance                           ; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC2_uid68_sqrtTables_lutmem_dmem     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 0                                                                                                                                            ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                    ;
;     -- WIDTH_A                            ; 12                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                            ;
; Entity Instance                           ; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC1_uid65_sqrtTables_lutmem_dmem     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 0                                                                                                                                            ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                    ;
;     -- WIDTH_A                            ; 21                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                            ;
; Entity Instance                           ; CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC0_uid62_sqrtTables_lutmem_dmem     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 0                                                                                                                                            ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                    ;
;     -- WIDTH_A                            ; 29                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                            ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                   ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                  ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 15                                                                                                                                                                                                     ;
; Entity Instance                           ; Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component                                                                                                                         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component                                                                                                                         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; Memory_Interface:MEMORY|UserDataBlock2:UDataMem1|altsyncram:altsyncram_component                                                                                                                       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component                                                                                                                   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 19200                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 19200                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component                                                                                                                  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 19200                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 19200                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component                                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0                                                                                                                                  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0                                                                                                                                  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0                                                                                                                                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0                                                                                                                                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0                                                                                                                                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0                                                                                                                                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0                                                                                                                                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0                                                                                                                                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                                                   ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                    ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                                                        ;
; Entity Instance            ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|altshift_taps:oDATA.instant_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                        ;
;     -- TAP_DISTANCE        ; 8                                                                                                                                                                        ;
;     -- WIDTH               ; 84                                                                                                                                                                       ;
; Entity Instance            ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0                    ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                        ;
;     -- TAP_DISTANCE        ; 7                                                                                                                                                                        ;
;     -- WIDTH               ; 39                                                                                                                                                                       ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RS232_Interface:Serial0|rs232rx:rs232receiver|BaudTickGen:tickgen" ;
+--------+-------+----------+-------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                           ;
+--------+-------+----------+-------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                      ;
+--------+-------+----------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RS232_Interface:Serial0|rs232rx:rs232receiver"                                                 ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; RxD_data_ready  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RxD_idle        ; Output ; Info     ; Explicitly unconnected                                                              ;
; RxD_endofpacket ; Output ; Info     ; Explicitly unconnected                                                              ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1"                              ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; oSynthVolume ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oSynthInst   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|Mixer:mixer" ;
+------+-------+----------+------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                        ;
+------+-------+----------+------------------------------------------------------------------------------------------------+
; EN   ; Input ; Info     ; Stuck at VCC                                                                                   ;
+------+-------+----------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable" ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController" ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                         ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; RESET ; Input ; Info     ; Stuck at GND                                                                                                    ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sintetizador_Interface:Sintetizador0|Sintetizador:S1" ;
+----------------------+-------+----------+----------------------------------------+
; Port                 ; Type  ; Severity ; Details                                ;
+----------------------+-------+----------+----------------------------------------+
; WAVE[1]              ; Input ; Info     ; Stuck at VCC                           ;
; WAVE[0]              ; Input ; Info     ; Stuck at GND                           ;
; NOISE_EN             ; Input ; Info     ; Stuck at GND                           ;
; FILTER_EN            ; Input ; Info     ; Stuck at VCC                           ;
; FILTER_QUALITY[7..5] ; Input ; Info     ; Stuck at VCC                           ;
; FILTER_QUALITY[1..0] ; Input ; Info     ; Stuck at VCC                           ;
; FILTER_QUALITY[4..2] ; Input ; Info     ; Stuck at GND                           ;
; ATTACK_DURATION      ; Input ; Info     ; Stuck at GND                           ;
; DECAY_DURATION       ; Input ; Info     ; Stuck at GND                           ;
; SUSTAIN_AMPLITUDE    ; Input ; Info     ; Stuck at VCC                           ;
; RELEASE_DURATION     ; Input ; Info     ; Stuck at GND                           ;
+----------------------+-------+----------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0"                                                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "AudioCODEC_Interface:Audio0|PLL_Audio:pll1" ;
+----------+--------+----------+-----------------------------------------+
; Port     ; Type   ; Severity ; Details                                 ;
+----------+--------+----------+-----------------------------------------+
; outclk_1 ; Output ; Info     ; Explicitly unconnected                  ;
; locked   ; Output ; Info     ; Explicitly unconnected                  ;
+----------+--------+----------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AudioCODEC_Interface:Audio0"                                                                                                   ;
+----------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                       ; Type   ; Severity ; Details                                                                                                  ;
+----------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; audio_clock_flip_flop      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; audio_proc_clock_flip_flop ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TecladoPS2_Interface:TecladoPS20"                                                                                        ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                  ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ps2_scan_ready_clock ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; keyboard_interrupt   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1" ;
+--------+-------+----------+-------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                               ;
+--------+-------+----------+-------------------------------------------------------+
; data_a ; Input ; Info     ; Stuck at GND                                          ;
; wren_a ; Input ; Info     ; Stuck at GND                                          ;
+--------+-------+----------+-------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0" ;
+--------+-------+----------+------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                              ;
+--------+-------+----------+------------------------------------------------------+
; data_a ; Input ; Info     ; Stuck at GND                                         ;
; wren_a ; Input ; Info     ; Stuck at GND                                         ;
+--------+-------+----------+------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx" ;
+----------+--------+----------+-------------------------------------------+
; Port     ; Type   ; Severity ; Details                                   ;
+----------+--------+----------+-------------------------------------------+
; rst      ; Input  ; Info     ; Stuck at GND                              ;
; outclk_1 ; Output ; Info     ; Explicitly unconnected                    ;
; locked   ; Output ; Info     ; Explicitly unconnected                    ;
+----------+--------+----------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Interface:VGA0|VgaAdapter:VGA0"                                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; resetn      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; VGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "STOPWATCH_Interface:stopwatch0" ;
+------------+--------+----------+---------------------------+
; Port       ; Type   ; Severity ; Details                   ;
+------------+--------+----------+---------------------------+
; intertimer ; Output ; Info     ; Explicitly unconnected    ;
+------------+--------+----------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0"                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; oReadDataUSTATUS[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU0"                                                                                         ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; iInitialPC[31..23] ; Input  ; Info     ; Stuck at GND                                                                        ;
; iInitialPC[21..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; iInitialPC[22]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; IwReadEnable       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; IwWriteEnable      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; IwByteEnable       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; IwAddress          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; IwWriteData        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CLOCK_Interface:CLOCK0"                                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; oCLK_100   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oCLK_150   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oCLK_200   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oCLK_25    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oCLK_27    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fdiv[7..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                  ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                            ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; 0              ; TEXT        ; 32    ; 16384 ; Read/Write ; Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated ;
; 1              ; DATA        ; 32    ; 32768 ; Read/Write ; Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated ;
; 2              ; BRK0        ; 32    ; 1     ; Read/Write ; Break_Interface:break0|breaker:brk0|breaker_lpm_constant_b9b:breaker_lpm_constant_b9b_component               ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 6330                        ;
;     CLR               ; 1945                        ;
;     CLR SCLR          ; 102                         ;
;     CLR SCLR SLD      ; 24                          ;
;     CLR SLD           ; 118                         ;
;     ENA               ; 463                         ;
;     ENA CLR           ; 2547                        ;
;     ENA CLR SCLR      ; 90                          ;
;     ENA CLR SCLR SLD  ; 32                          ;
;     ENA CLR SLD       ; 29                          ;
;     ENA SCLR          ; 230                         ;
;     ENA SLD           ; 232                         ;
;     SCLR              ; 154                         ;
;     SLD               ; 17                          ;
;     plain             ; 347                         ;
; arriav_io_obuf        ; 77                          ;
; arriav_lcell_comb     ; 15045                       ;
;     arith             ; 4299                        ;
;         0 data inputs ; 261                         ;
;         1 data inputs ; 1164                        ;
;         2 data inputs ; 780                         ;
;         3 data inputs ; 85                          ;
;         4 data inputs ; 32                          ;
;         5 data inputs ; 1977                        ;
;     extend            ; 126                         ;
;         7 data inputs ; 126                         ;
;     normal            ; 10348                       ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 109                         ;
;         2 data inputs ; 442                         ;
;         3 data inputs ; 870                         ;
;         4 data inputs ; 2694                        ;
;         5 data inputs ; 1269                        ;
;         6 data inputs ; 4962                        ;
;     shared            ; 272                         ;
;         0 data inputs ; 21                          ;
;         1 data inputs ; 79                          ;
;         2 data inputs ; 154                         ;
;         3 data inputs ; 6                           ;
;         4 data inputs ; 12                          ;
; arriav_mac            ; 30                          ;
; arriav_mlab_cell      ; 40                          ;
; boundary_port         ; 837                         ;
; generic_pll           ; 4                           ;
; stratixv_ram_block    ; 710                         ;
;                       ;                             ;
; Max LUT depth         ; 107.60                      ;
; Average LUT depth     ; 31.42                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:50     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Wed Jun 21 12:51:27 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISC-V -c TopDE
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file TopDE.v
    Info (12023): Found entity 1: TopDE File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 9
Info (12021): Found 0 design units, including 0 entities, in source file Parametros.v
Info (12021): Found 1 design units, including 1 entities, in source file CPU/CPU.v
    Info (12023): Found entity 1: CPU File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/CPU.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file CPU/Datapath_UNI.v
    Info (12023): Found entity 1: Datapath_UNI File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Datapath_UNI.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file CPU/Datapath_MULTI.v
    Info (12023): Found entity 1: Datapath_MULTI File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Datapath_MULTI.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file CPU/Datapath_PIPEM.v
    Info (12023): Found entity 1: Datapath_PIPEM File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Datapath_PIPEM.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file CPU/Control_UNI.v
    Info (12023): Found entity 1: Control_UNI File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Control_UNI.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file CPU/Control_MULTI.v
    Info (12023): Found entity 1: Control_MULTI File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Control_MULTI.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file CPU/Control_PIPEM.v
    Info (12023): Found entity 1: Control_PIPEM File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Control_PIPEM.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file CPU/ALU.v
    Info (12023): Found entity 1: ALU File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/ALU.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file CPU/FPULA/FPALU.v
    Info (12023): Found entity 1: FPALU File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/FPALU.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file CPU/Registers.v
    Info (12023): Found entity 1: Registers File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Registers.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file CPU/FRegisters.v
    Info (12023): Found entity 1: FRegisters File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FRegisters.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file CPU/CSRegisters.v
    Info (12023): Found entity 1: CSRegisters File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/CSRegisters.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file CPU/BranchControl.v
    Info (12023): Found entity 1: BranchControl File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/BranchControl.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file CPU/ExceptionControl.v
    Info (12023): Found entity 1: ExceptionControl File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/ExceptionControl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file CPU/ImmGen.v
    Info (12023): Found entity 1: ImmGen File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/ImmGen.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file CPU/FwdHazardUnitM.v
    Info (12023): Found entity 1: FwdHazardUnitM File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FwdHazardUnitM.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file Tempo/CLOCK_Interface.v
    Info (12023): Found entity 1: CLOCK_Interface File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/CLOCK_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Tempo/Break_Interface.v
    Info (12023): Found entity 1: Break_Interface File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/Break_Interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file Tempo/oneshot.v
    Info (12023): Found entity 1: oneshot File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/oneshot.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Tempo/mono.v
    Info (12023): Found entity 1: mono File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/mono.v Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file Tempo/breaker.v
    Info (12023): Found entity 1: breaker_lpm_constant_b9b File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/breaker.v Line: 46
    Info (12023): Found entity 2: breaker File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/breaker.v Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file Tempo/reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/reset_delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Memoria/CodeMemory_Interface.v
    Info (12023): Found entity 1: CodeMemory_Interface File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/CodeMemory_Interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file Memoria/DataMemory_Interface.v
    Info (12023): Found entity 1: DataMemory_Interface File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/DataMemory_Interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file Memoria/Memory_Interface.v
    Info (12023): Found entity 1: Memory_Interface File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/Memory_Interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file Memoria/MemStore.v
    Info (12023): Found entity 1: MemStore File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/MemStore.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file Memoria/MemLoad.v
    Info (12023): Found entity 1: MemLoad File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/MemLoad.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file Memoria/UserDataBlock.v
    Info (12023): Found entity 1: UserDataBlock File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/UserDataBlock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file Memoria/UserCodeBlock.v
    Info (12023): Found entity 1: UserCodeBlock File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/UserCodeBlock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file Memoria/UserDataBlock2.v
    Info (12023): Found entity 1: UserDataBlock2 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/UserDataBlock2.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file stopwatch/STOPWATCH_Interface.v
    Info (12023): Found entity 1: STOPWATCH_Interface File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/stopwatch/STOPWATCH_Interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file stopwatch/Stopwatch_divider_clk.v
    Info (12023): Found entity 1: Stopwatch_divider_clk File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/stopwatch/Stopwatch_divider_clk.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Sintetizador/Sintetizador_Interface.v
    Info (12023): Found entity 1: Sintetizador_Interface File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Sintetizador/SyscallSynthControl.sv
    Info (12023): Found entity 1: SyscallSynthControl File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/SyscallSynthControl.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file Sintetizador/Synthesizer.sv
    Info (12023): Found entity 1: SampleSynthesizer File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Synthesizer.sv Line: 3
    Info (12023): Found entity 2: PolyphonicSynthesizer File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Synthesizer.sv Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file Sintetizador/SynthControl.v
    Info (12023): Found entity 1: SynthControl File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/SynthControl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Sintetizador/Sintetizador.v
    Info (12023): Found entity 1: Sintetizador File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Sintetizador/SineTable.v
    Info (12023): Found entity 1: SineTable File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/SineTable.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file Sintetizador/SineCalculator.sv
    Info (12023): Found entity 1: SineCalculator File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/SineCalculator.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file Sintetizador/Oscillator.sv
    Info (12022): Found design unit 1: OscillatorSine (SystemVerilog) File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Oscillator.sv Line: 40
    Info (12023): Found entity 1: Oscillator File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Oscillator.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file Sintetizador/NoteTable.v
    Info (12023): Found entity 1: NoteTable File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/NoteTable.v Line: 39
Info (12021): Found 2 design units, including 2 entities, in source file Sintetizador/Note.sv
    Info (12023): Found entity 1: NoteController File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Note.sv Line: 3
    Info (12023): Found entity 2: NoteInfoDatabase File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Note.sv Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file Sintetizador/Filter.sv
    Info (12022): Found design unit 1: DigitalFilterSine (SystemVerilog) File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Filter.sv Line: 59
    Info (12023): Found entity 1: DigitalFilter File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Filter.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file Sintetizador/Envelope.sv
    Info (12023): Found entity 1: Envelope File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Envelope.sv Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file Sintetizador/Channel.sv
    Info (12023): Found entity 1: ChannelBank File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Channel.sv Line: 3
    Info (12023): Found entity 2: Mixer File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Channel.sv Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file PS2/TecladoPS2_Interface.v
    Info (12023): Found entity 1: TecladoPS2_Interface File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/TecladoPS2_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file PS2/MousePS2_Interface.v
    Info (12023): Found entity 1: MousePS2_Interface File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/MousePS2_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file PS2/tecladoPS2.v
    Info (12023): Found entity 1: tecladoPS2 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/tecladoPS2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file PS2/scan2ascii.v
    Info (12023): Found entity 1: scan2ascii File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/scan2ascii.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file PS2/PS2_Controller.v
    Info (12023): Found entity 1: PS2_Controller File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/PS2_Controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file PS2/mouse_hugo.v
    Info (12023): Found entity 1: mouse_hugo File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/mouse_hugo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file PS2/keyscan.v
    Info (12023): Found entity 1: keyscan File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/keyscan.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file PS2/keyboard.v
    Info (12023): Found entity 1: keyboard File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/keyboard.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file PS2/Altera_UP_PS2_Data_In.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file PS2/Altera_UP_PS2_Command_Out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/Altera_UP_PS2_Command_Out.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file RS232/RS232_Interface.v
    Info (12023): Found entity 1: RS232_Interface File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/RS232/RS232_Interface.v Line: 1
Info (12021): Found 5 design units, including 5 entities, in source file RS232/async.v
    Info (12023): Found entity 1: rs232tx File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/RS232/async.v Line: 11
    Info (12023): Found entity 2: rs232rx File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/RS232/async.v Line: 69
    Info (12023): Found entity 3: ASSERTION_ERROR File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/RS232/async.v Line: 188
    Info (12023): Found entity 4: BaudTickGen File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/RS232/async.v Line: 194
    Info (12023): Found entity 5: pulso File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/RS232/async.v Line: 230
Info (12021): Found 1 design units, including 1 entities, in source file ADC/ADC_Interface.v
    Info (12023): Found entity 1: ADC_Interface File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/ADC/ADC_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ADC/ADC_Controller.v
    Info (12023): Found entity 1: ADC_Controller File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/ADC/ADC_Controller.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file ADC/submodules/altera_up_avalon_adv_adc.v
    Info (12023): Found entity 1: altera_up_avalon_adv_adc File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/ADC/submodules/altera_up_avalon_adv_adc.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file ADC/submodules/ADC_Controller_adc_mega_0.v
    Info (12023): Found entity 1: ADC_Controller_adc_mega_0 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/ADC/submodules/ADC_Controller_adc_mega_0.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file lfsr/lfsr_interface.v
    Info (12023): Found entity 1: LFSR_interface File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/lfsr/lfsr_interface.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file lfsr/LFSR_word.v
    Info (12023): Found entity 1: LFSR_word File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/lfsr/LFSR_word.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file IrDA/IrDA_Interface.v
    Info (12023): Found entity 1: IrDA_Interface File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/IrDA/IrDA_Interface.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file IrDA/IrDA_transmitter.v
    Info (12023): Found entity 1: IrDA_transmitter File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/IrDA/IrDA_transmitter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file IrDA/IrDA_receiver.v
    Info (12023): Found entity 1: IrDA_receiver File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/IrDA/IrDA_receiver.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file IrDA/IrDA_parameters.v
Info (12021): Found 1 design units, including 1 entities, in source file IrDA/IrDA_decoder.v
    Info (12023): Found entity 1: IrDA_decoder File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/IrDA/IrDA_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file IrDA/IrDA_clk.v
    Info (12023): Found entity 1: IrDA_clk File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/IrDA/IrDA_clk.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Display7/Display7_Interface.v
    Info (12023): Found entity 1: Display7_Interface File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Display7/Display7_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Display7/decoder7.v
    Info (12023): Found entity 1: Decoder7 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Display7/decoder7.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file AudioCODEC/AudioCODEC_Interface.v
    Info (12023): Found entity 1: AudioCODEC_Interface File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file AudioCODEC/I2C_Controller.v
    Info (12023): Found entity 1: I2C_Controller File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/I2C_Controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file AudioCODEC/I2C_AV_Config.v
    Info (12023): Found entity 1: I2C_AV_Config File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/I2C_AV_Config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file AudioCODEC/AudioVideo_PLL.v
    Info (12023): Found entity 1: AudioVideo_PLL File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioVideo_PLL.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file AudioCODEC/audio_converter.v
    Info (12023): Found entity 1: audio_converter File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/audio_converter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file AudioCODEC/audio_clock.v
    Info (12023): Found entity 1: audio_clock File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/audio_clock.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file VGA/VGA_Interface.v
    Info (12023): Found entity 1: VGA_Interface File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VGA_Interface.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file VGA/VgaAdapter.v
    Info (12023): Found entity 1: VgaAdapter File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VgaAdapter.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file VGA/VGA_Audio_PLL.v
    Info (12023): Found entity 1: VGA_Audio_PLL File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VGA_Audio_PLL.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file VGA/RegDisplay.v
    Info (12023): Found entity 1: RegDisplay File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/RegDisplay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file VGA/HexFont.v
    Info (12023): Found entity 1: HexFont File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/HexFont.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file VGA/MemoryVGA.v
    Info (12023): Found entity 1: MemoryVGA File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/MemoryVGA.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file VGA/MemoryVGA1.v
    Info (12023): Found entity 1: MemoryVGA1 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/MemoryVGA1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file VGA/VgaPll.v
    Info (12023): Found entity 1: VgaPll File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VgaPll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file VGA/VgaPll/VgaPll_0002.v
    Info (12023): Found entity 1: VgaPll_0002 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VgaPll/VgaPll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file CPU/FPULA/add_sub.v
    Info (12023): Found entity 1: add_sub File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/add_sub.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file CPU/FPULA/add_sub/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (add_sub) File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/add_sub/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file CPU/FPULA/add_sub/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/add_sub/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/add_sub/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/add_sub/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/add_sub/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/add_sub/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/add_sub/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file CPU/FPULA/add_sub/add_sub_0002.vhd
    Info (12022): Found design unit 1: add_sub_0002-normal File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/add_sub/add_sub_0002.vhd Line: 47
    Info (12023): Found entity 1: add_sub_0002 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/add_sub/add_sub_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file CPU/FPULA/mul_s.v
    Info (12023): Found entity 1: mul_s File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/mul_s.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file CPU/FPULA/mul_s/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (mul_s) File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/mul_s/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file CPU/FPULA/mul_s/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/mul_s/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/mul_s/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/mul_s/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/mul_s/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/mul_s/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/mul_s/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file CPU/FPULA/mul_s/mul_s_0002.vhd
    Info (12022): Found design unit 1: mul_s_0002-normal File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/mul_s/mul_s_0002.vhd Line: 46
    Info (12023): Found entity 1: mul_s_0002 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/mul_s/mul_s_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file CPU/FPULA/div_s.v
    Info (12023): Found entity 1: div_s File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file CPU/FPULA/div_s/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (div_s) File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file CPU/FPULA/div_s/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file CPU/FPULA/div_s/div_s_0002.vhd
    Info (12022): Found design unit 1: div_s_0002-normal File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/div_s_0002.vhd Line: 46
    Info (12023): Found entity 1: div_s_0002 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/div_s_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file CPU/FPULA/sqrt_s.v
    Info (12023): Found entity 1: sqrt_s File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file CPU/FPULA/sqrt_s/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (sqrt_s) File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file CPU/FPULA/sqrt_s/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file CPU/FPULA/sqrt_s/sqrt_s_0002.vhd
    Info (12022): Found design unit 1: sqrt_s_0002-normal File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd Line: 45
    Info (12023): Found entity 1: sqrt_s_0002 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd Line: 36
Info (12021): Found 2 design units, including 2 entities, in source file CPU/FPULA/comp_s.v
    Info (12023): Found entity 1: comp_s_altfp_compare_q6c File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/comp_s.v Line: 46
    Info (12023): Found entity 2: comp_s File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/comp_s.v Line: 458
Info (12021): Found 1 design units, including 1 entities, in source file CPU/FPULA/cvt_s_w.v
    Info (12023): Found entity 1: cvt_s_w File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_w.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file CPU/FPULA/cvt_s_w/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (cvt_s_w) File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_w/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file CPU/FPULA/cvt_s_w/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_w/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_w/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_w/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_w/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_w/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_w/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd
    Info (12022): Found design unit 1: cvt_s_w_0002-normal File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd Line: 45
    Info (12023): Found entity 1: cvt_s_w_0002 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file CPU/FPULA/cvt_w_s.v
    Info (12023): Found entity 1: cvt_w_s File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_w_s.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file CPU/FPULA/cvt_w_s/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (cvt_w_s) File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_w_s/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file CPU/FPULA/cvt_w_s/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_w_s/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_w_s/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_w_s/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_w_s/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_w_s/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_w_s/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file CPU/FPULA/cvt_w_s/cvt_w_s_0002.vhd
    Info (12022): Found design unit 1: cvt_w_s_0002-normal File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_w_s/cvt_w_s_0002.vhd Line: 45
    Info (12023): Found entity 1: cvt_w_s_0002 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_w_s/cvt_w_s_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file CPU/FPULA/cvt_s_wu.v
    Info (12023): Found entity 1: cvt_s_wu File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_wu.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file CPU/FPULA/cvt_s_wu/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (cvt_s_wu) File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_wu/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file CPU/FPULA/cvt_s_wu/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_wu/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_wu/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_wu/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_wu/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_wu/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_wu/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file CPU/FPULA/cvt_s_wu/cvt_s_wu_0002.vhd
    Info (12022): Found design unit 1: cvt_s_wu_0002-normal File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_wu/cvt_s_wu_0002.vhd Line: 45
    Info (12023): Found entity 1: cvt_s_wu_0002 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_wu/cvt_s_wu_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file CPU/FPULA/cvt_wu_s.v
    Info (12023): Found entity 1: cvt_wu_s File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_wu_s.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file CPU/FPULA/cvt_wu_s/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (cvt_wu_s) File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_wu_s/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file CPU/FPULA/cvt_wu_s/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_wu_s/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_wu_s/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_wu_s/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_wu_s/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_wu_s/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_wu_s/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file CPU/FPULA/cvt_wu_s/cvt_wu_s_0002.vhd
    Info (12022): Found design unit 1: cvt_wu_s_0002-normal File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_wu_s/cvt_wu_s_0002.vhd Line: 45
    Info (12023): Found entity 1: cvt_wu_s_0002 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_wu_s/cvt_wu_s_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file CPU/FPULA/fmax_s.v
    Info (12023): Found entity 1: fmax_s File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmax_s.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file CPU/FPULA/fmax_s/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (fmax_s) File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmax_s/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file CPU/FPULA/fmax_s/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmax_s/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmax_s/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmax_s/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmax_s/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmax_s/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmax_s/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file CPU/FPULA/fmax_s/fmax_s_0002.vhd
    Info (12022): Found design unit 1: fmax_s_0002-normal File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmax_s/fmax_s_0002.vhd Line: 46
    Info (12023): Found entity 1: fmax_s_0002 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmax_s/fmax_s_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file CPU/FPULA/fmin_s.v
    Info (12023): Found entity 1: fmin_s File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmin_s.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file CPU/FPULA/fmin_s/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (fmin_s) File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmin_s/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file CPU/FPULA/fmin_s/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmin_s/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmin_s/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmin_s/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmin_s/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmin_s/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmin_s/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file CPU/FPULA/fmin_s/fmin_s_0002.vhd
    Info (12022): Found design unit 1: fmin_s_0002-normal File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmin_s/fmin_s_0002.vhd Line: 46
    Info (12023): Found entity 1: fmin_s_0002 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmin_s/fmin_s_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file Tempo/PLL_Main.v
    Info (12023): Found entity 1: PLL_Main File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/PLL_Main.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file Tempo/PLL_Main/PLL_Main_0002.v
    Info (12023): Found entity 1: PLL_Main_0002 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/PLL_Main/PLL_Main_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file AudioCODEC/PLL_Audio.v
    Info (12023): Found entity 1: PLL_Audio File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/PLL_Audio.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file AudioCODEC/PLL_Audio/PLL_Audio_0002.v
    Info (12023): Found entity 1: PLL_Audio_0002 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/PLL_Audio/PLL_Audio_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file Testes/TopDE_tb.v
    Info (12023): Found entity 1: TopDE_tb File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Testes/TopDE_tb.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file Testes/FPALU_tb.v
    Info (12023): Found entity 1: FPALU_tb File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Testes/FPALU_tb.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file CPU/FwdHazardUnitM2.v
    Info (12023): Found entity 1: FwdHazardUnitM2 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FwdHazardUnitM2.v Line: 9
Info (12127): Elaborating entity "TopDE" for the top level hierarchy
Info (12128): Elaborating entity "CLOCK_Interface" for hierarchy "CLOCK_Interface:CLOCK0" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 449
Info (12128): Elaborating entity "PLL_Main" for hierarchy "CLOCK_Interface:CLOCK0|PLL_Main:PLL1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/CLOCK_Interface.v Line: 59
Info (12128): Elaborating entity "PLL_Main_0002" for hierarchy "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/PLL_Main.v Line: 30
Info (12128): Elaborating entity "altera_pll" for hierarchy "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/PLL_Main/PLL_Main_0002.v Line: 100
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/PLL_Main/PLL_Main_0002.v Line: 100
Info (12133): Instantiated megafunction "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i" with the following parameter: File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/PLL_Main/PLL_Main_0002.v Line: 100
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "6"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "150.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "200.000000 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "17.910447 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "27.272727 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "mono" for hierarchy "CLOCK_Interface:CLOCK0|mono:Timer10" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/CLOCK_Interface.v Line: 77
Info (12128): Elaborating entity "CPU" for hierarchy "CPU:CPU0" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 525
Info (12128): Elaborating entity "Control_MULTI" for hierarchy "CPU:CPU0|Control_MULTI:CONTROL0" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/CPU.v Line: 293
Info (12128): Elaborating entity "Datapath_MULTI" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/CPU.v Line: 368
Info (12128): Elaborating entity "MemStore" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|MemStore:MEMSTORE0" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Datapath_MULTI.v Line: 171
Info (12128): Elaborating entity "MemLoad" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|MemLoad:MEMLOAD0" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Datapath_MULTI.v Line: 191
Info (12128): Elaborating entity "Registers" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|Registers:REGISTERS0" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Datapath_MULTI.v Line: 213
Info (12128): Elaborating entity "FRegisters" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FRegisters:FREGISTERS0" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Datapath_MULTI.v Line: 235
Info (12128): Elaborating entity "CSRegisters" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|CSRegisters:CSRegister0" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Datapath_MULTI.v Line: 280
Info (12128): Elaborating entity "ExceptionControl" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|ExceptionControl:EXC0" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Datapath_MULTI.v Line: 311
Info (12128): Elaborating entity "BranchControl" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|BranchControl:BC0" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Datapath_MULTI.v Line: 323
Info (12128): Elaborating entity "ImmGen" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|ImmGen:IMMGEN0" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Datapath_MULTI.v Line: 333
Info (12128): Elaborating entity "ALU" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Datapath_MULTI.v Line: 344
Info (12128): Elaborating entity "FPALU" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Datapath_MULTI.v Line: 360
Info (12128): Elaborating entity "add_sub" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/FPALU.v Line: 200
Info (12128): Elaborating entity "add_sub_0002" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/add_sub.v Line: 24
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist10_sigB_uid60_fpAddSubTest_ieeeAdd_b_1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/add_sub/add_sub_0002.vhd Line: 431
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/add_sub/add_sub_0002.vhd Line: 689
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/add_sub/add_sub_0002.vhd Line: 701
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/add_sub/add_sub_0002.vhd Line: 779
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist13_sigA_uid59_fpAddSubTest_ieeeAdd_b_3" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/add_sub/add_sub_0002.vhd Line: 851
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/add_sub/add_sub_0002.vhd Line: 881
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/add_sub/add_sub_0002.vhd Line: 997
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist2_vStage_uid163_lzCountVal_uid94_fpAddSubTest_ieeeAdd_b_1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/add_sub/add_sub_0002.vhd Line: 1071
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/add_sub/add_sub_0002.vhd Line: 1086
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/add_sub/add_sub_0002.vhd Line: 1441
Info (12128): Elaborating entity "mul_s" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/FPALU.v Line: 210
Info (12128): Elaborating entity "mul_s_0002" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/mul_s.v Line: 22
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:fracXIsZero_uid17_fpMulTest_delay" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/mul_s/mul_s_0002.vhd Line: 190
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:redist7_fracXIsZero_uid17_fpMulTest_q_3" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/mul_s/mul_s_0002.vhd Line: 195
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:prodXY_uid94_prod_uid47_fpMulTest_cma_delay" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/mul_s/mul_s_0002.vhd Line: 365
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:redist3_expSum_uid44_fpMulTest_q_2" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/mul_s/mul_s_0002.vhd Line: 396
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:redist0_expRPreExc_uid61_fpMulTest_b_1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/mul_s/mul_s_0002.vhd Line: 442
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:redist1_fracRPreExc_uid59_fpMulTest_b_1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/mul_s/mul_s_0002.vhd Line: 563
Info (12128): Elaborating entity "div_s" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/FPALU.v Line: 220
Info (12128): Elaborating entity "div_s_0002" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s.v Line: 22
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:fracXIsZero_uid39_fpDivTest_delay" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/div_s_0002.vhd Line: 338
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist10_fracXIsZero_uid39_fpDivTest_q_9" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/div_s_0002.vhd Line: 343
Info (12128): Elaborating entity "altera_syncram" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/div_s_0002.vhd Line: 444
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/div_s_0002.vhd Line: 444
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem" with the following parameter: File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/div_s_0002.vhd Line: 444
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "23"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "5"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "23"
    Info (12134): Parameter "widthad_b" = "3"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "5"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_p914.tdf
    Info (12023): Found entity 1: altera_syncram_p914 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altera_syncram_p914.tdf Line: 25
Info (12128): Elaborating entity "altera_syncram_p914" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated" File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 125
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qmb4.tdf
    Info (12023): Found entity 1: altsyncram_qmb4 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_qmb4.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qmb4" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altera_syncram_p914.tdf Line: 38
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist13_fracXIsZero_uid25_fpDivTest_q_3" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/div_s_0002.vhd Line: 490
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist2_lOAdded_uid58_fpDivTest_q_2" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/div_s_0002.vhd Line: 587
Info (12128): Elaborating entity "altera_syncram" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC2_uid120_invTables_lutmem_dmem" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/div_s_0002.vhd Line: 604
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC2_uid120_invTables_lutmem_dmem" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/div_s_0002.vhd Line: 604
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC2_uid120_invTables_lutmem_dmem" with the following parameter: File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/div_s_0002.vhd Line: 604
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "div_s_0002_memoryC2_uid120_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_l054.tdf
    Info (12023): Found entity 1: altera_syncram_l054 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altera_syncram_l054.tdf Line: 25
Info (12128): Elaborating entity "altera_syncram_l054" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC2_uid120_invTables_lutmem_dmem|altera_syncram_l054:auto_generated" File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 125
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1vc4.tdf
    Info (12023): Found entity 1: altsyncram_1vc4 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_1vc4.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_1vc4" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC2_uid120_invTables_lutmem_dmem|altera_syncram_l054:auto_generated|altsyncram_1vc4:altsyncram1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altera_syncram_l054.tdf Line: 33
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist4_yPE_uid52_fpDivTest_b_2" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/div_s_0002.vhd Line: 634
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:prodXY_uid142_pT1_uid127_invPolyEval_cma_delay" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/div_s_0002.vhd Line: 673
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist6_yAddr_uid51_fpDivTest_b_2" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/div_s_0002.vhd Line: 688
Info (12128): Elaborating entity "altera_syncram" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC1_uid116_invTables_lutmem_dmem" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/div_s_0002.vhd Line: 696
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC1_uid116_invTables_lutmem_dmem" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/div_s_0002.vhd Line: 696
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC1_uid116_invTables_lutmem_dmem" with the following parameter: File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/div_s_0002.vhd Line: 696
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "20"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "div_s_0002_memoryC1_uid116_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_o054.tdf
    Info (12023): Found entity 1: altera_syncram_o054 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altera_syncram_o054.tdf Line: 25
Info (12128): Elaborating entity "altera_syncram_o054" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC1_uid116_invTables_lutmem_dmem|altera_syncram_o054:auto_generated" File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 125
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4vc4.tdf
    Info (12023): Found entity 1: altsyncram_4vc4 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_4vc4.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_4vc4" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC1_uid116_invTables_lutmem_dmem|altera_syncram_o054:auto_generated|altsyncram_4vc4:altsyncram1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altera_syncram_o054.tdf Line: 33
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:prodXY_uid145_pT2_uid133_invPolyEval_cma_delay" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/div_s_0002.vhd Line: 775
Info (12128): Elaborating entity "altera_syncram" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/div_s_0002.vhd Line: 795
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/div_s_0002.vhd Line: 795
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem" with the following parameter: File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/div_s_0002.vhd Line: 795
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "11"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "div_s_0002_memoryC0_uid113_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_k054.tdf
    Info (12023): Found entity 1: altera_syncram_k054 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altera_syncram_k054.tdf Line: 25
Info (12128): Elaborating entity "altera_syncram_k054" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem|altera_syncram_k054:auto_generated" File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 125
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0vc4.tdf
    Info (12023): Found entity 1: altsyncram_0vc4 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_0vc4.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_0vc4" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem|altera_syncram_k054:auto_generated|altsyncram_0vc4:altsyncram1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altera_syncram_k054.tdf Line: 33
Info (12128): Elaborating entity "altera_syncram" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid112_invTables_lutmem_dmem" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/div_s_0002.vhd Line: 825
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid112_invTables_lutmem_dmem" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/div_s_0002.vhd Line: 825
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid112_invTables_lutmem_dmem" with the following parameter: File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/div_s_0002.vhd Line: 825
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "20"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "div_s_0002_memoryC0_uid112_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_j054.tdf
    Info (12023): Found entity 1: altera_syncram_j054 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altera_syncram_j054.tdf Line: 25
Info (12128): Elaborating entity "altera_syncram_j054" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid112_invTables_lutmem_dmem|altera_syncram_j054:auto_generated" File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 125
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vuc4.tdf
    Info (12023): Found entity 1: altsyncram_vuc4 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_vuc4.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_vuc4" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid112_invTables_lutmem_dmem|altera_syncram_j054:auto_generated|altsyncram_vuc4:altsyncram1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altera_syncram_j054.tdf Line: 33
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_delay" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/div_s_0002.vhd Line: 906
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist16_fracYZero_uid15_fpDivTest_q_6" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/div_s_0002.vhd Line: 925
Info (12128): Elaborating entity "altera_syncram" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/div_s_0002.vhd Line: 1047
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/div_s_0002.vhd Line: 1047
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem" with the following parameter: File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/div_s_0002.vhd Line: 1047
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "5"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "9"
    Info (12134): Parameter "widthad_b" = "3"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "5"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_1714.tdf
    Info (12023): Found entity 1: altera_syncram_1714 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altera_syncram_1714.tdf Line: 25
Info (12128): Elaborating entity "altera_syncram_1714" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|altera_syncram_1714:auto_generated" File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 125
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2kb4.tdf
    Info (12023): Found entity 1: altsyncram_2kb4 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_2kb4.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2kb4" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altera_syncram_1714.tdf Line: 38
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist8_expXmY_uid47_fpDivTest_q_8_outputreg" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/div_s_0002.vhd Line: 1087
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist0_excRPreExc_uid79_fpDivTest_b_1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/div_s_0002.vhd Line: 1130
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist1_fracRPreExc_uid78_fpDivTest_b_1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/div_s_0002.vhd Line: 1254
Info (12128): Elaborating entity "sqrt_s" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/FPALU.v Line: 229
Info (12128): Elaborating entity "sqrt_s_0002" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s.v Line: 20
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist6_signX_uid7_fpSqrtTest_b_6" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd Line: 228
Info (12128): Elaborating entity "altera_syncram" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd Line: 312
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd Line: 312
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem" with the following parameter: File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd Line: 312
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "5"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "widthad_b" = "3"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "5"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_v614.tdf
    Info (12023): Found entity 1: altera_syncram_v614 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altera_syncram_v614.tdf Line: 25
Info (12128): Elaborating entity "altera_syncram_v614" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|altera_syncram_v614:auto_generated" File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 125
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0kb4.tdf
    Info (12023): Found entity 1: altsyncram_0kb4 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_0kb4.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_0kb4" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|altera_syncram_v614:auto_generated|altsyncram_0kb4:altsyncram1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altera_syncram_v614.tdf Line: 38
Info (12128): Elaborating entity "altera_syncram" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC2_uid68_sqrtTables_lutmem_dmem" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd Line: 383
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC2_uid68_sqrtTables_lutmem_dmem" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd Line: 383
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC2_uid68_sqrtTables_lutmem_dmem" with the following parameter: File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd Line: 383
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "sqrt_s_0002_memoryC2_uid68_sqrtTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_o754.tdf
    Info (12023): Found entity 1: altera_syncram_o754 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altera_syncram_o754.tdf Line: 25
Info (12128): Elaborating entity "altera_syncram_o754" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC2_uid68_sqrtTables_lutmem_dmem|altera_syncram_o754:auto_generated" File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 125
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_46d4.tdf
    Info (12023): Found entity 1: altsyncram_46d4 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_46d4.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_46d4" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC2_uid68_sqrtTables_lutmem_dmem|altera_syncram_o754:auto_generated|altsyncram_46d4:altsyncram1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altera_syncram_o754.tdf Line: 33
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist0_yForPe_uid36_fpSqrtTest_b_2" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd Line: 414
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:prodXY_uid87_pT1_uid75_invPolyEval_cma_delay" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd Line: 453
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist2_yAddr_uid35_fpSqrtTest_b_2" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd Line: 465
Info (12128): Elaborating entity "altera_syncram" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC1_uid65_sqrtTables_lutmem_dmem" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd Line: 473
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC1_uid65_sqrtTables_lutmem_dmem" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd Line: 473
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC1_uid65_sqrtTables_lutmem_dmem" with the following parameter: File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd Line: 473
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "21"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "sqrt_s_0002_memoryC1_uid65_sqrtTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_k754.tdf
    Info (12023): Found entity 1: altera_syncram_k754 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altera_syncram_k754.tdf Line: 25
Info (12128): Elaborating entity "altera_syncram_k754" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC1_uid65_sqrtTables_lutmem_dmem|altera_syncram_k754:auto_generated" File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 125
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_06d4.tdf
    Info (12023): Found entity 1: altsyncram_06d4 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_06d4.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_06d4" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC1_uid65_sqrtTables_lutmem_dmem|altera_syncram_k754:auto_generated|altsyncram_06d4:altsyncram1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altera_syncram_k754.tdf Line: 33
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:prodXY_uid90_pT2_uid81_invPolyEval_cma_delay" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd Line: 552
Info (12128): Elaborating entity "altera_syncram" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC0_uid62_sqrtTables_lutmem_dmem" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd Line: 572
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC0_uid62_sqrtTables_lutmem_dmem" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd Line: 572
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC0_uid62_sqrtTables_lutmem_dmem" with the following parameter: File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd Line: 572
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "29"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "sqrt_s_0002_memoryC0_uid62_sqrtTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_p754.tdf
    Info (12023): Found entity 1: altera_syncram_p754 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altera_syncram_p754.tdf Line: 25
Info (12128): Elaborating entity "altera_syncram_p754" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC0_uid62_sqrtTables_lutmem_dmem|altera_syncram_p754:auto_generated" File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 125
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_56d4.tdf
    Info (12023): Found entity 1: altsyncram_56d4 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_56d4.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_56d4" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC0_uid62_sqrtTables_lutmem_dmem|altera_syncram_p754:auto_generated|altsyncram_56d4:altsyncram1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altera_syncram_p754.tdf Line: 33
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:fracXIsZero_uid15_fpSqrtTest_delay" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd Line: 685
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist5_fracXIsZero_uid15_fpSqrtTest_q_6" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd Line: 690
Info (12128): Elaborating entity "comp_s" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|comp_s:comp_s1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/FPALU.v Line: 243
Info (12128): Elaborating entity "comp_s_altfp_compare_q6c" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|comp_s:comp_s1|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/comp_s.v Line: 489
Info (12128): Elaborating entity "lpm_compare" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|comp_s:comp_s1|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component|lpm_compare:cmpr1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/comp_s.v Line: 315
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|comp_s:comp_s1|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component|lpm_compare:cmpr1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/comp_s.v Line: 315
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|comp_s:comp_s1|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component|lpm_compare:cmpr1" with the following parameter: File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/comp_s.v Line: 315
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_l4j.tdf
    Info (12023): Found entity 1: cmpr_l4j File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/cmpr_l4j.tdf Line: 23
Info (12128): Elaborating entity "cmpr_l4j" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|comp_s:comp_s1|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component|lpm_compare:cmpr1|cmpr_l4j:auto_generated" File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 281
Info (12128): Elaborating entity "lpm_compare" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|comp_s:comp_s1|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component|lpm_compare:cmpr4" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/comp_s.v Line: 369
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|comp_s:comp_s1|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component|lpm_compare:cmpr4" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/comp_s.v Line: 369
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|comp_s:comp_s1|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component|lpm_compare:cmpr4" with the following parameter: File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/comp_s.v Line: 369
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "7"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_k4j.tdf
    Info (12023): Found entity 1: cmpr_k4j File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/cmpr_k4j.tdf Line: 23
Info (12128): Elaborating entity "cmpr_k4j" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|comp_s:comp_s1|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component|lpm_compare:cmpr4|cmpr_k4j:auto_generated" File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 281
Info (12128): Elaborating entity "cvt_s_w" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/FPALU.v Line: 252
Info (12128): Elaborating entity "cvt_s_w_0002" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_w.v Line: 20
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:redist7_signX_uid6_fxpToFPTest_b_4" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd Line: 172
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:redist6_y_uid9_fxpToFPTest_b_1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd Line: 247
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd Line: 253
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd Line: 416
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:redist4_expR_uid26_fxpToFPTest_b_1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd Line: 433
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:redist5_fracR_uid25_fxpToFPTest_b_1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd Line: 486
Info (12128): Elaborating entity "cvt_w_s" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/FPALU.v Line: 261
Info (12128): Elaborating entity "cvt_w_s_0002" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_w_s.v Line: 20
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist2_signX_uid25_fpToFxPTest_b_1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_w_s/cvt_w_s_0002.vhd Line: 172
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist5_frac_x_uid10_fpToFxPTest_b_1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_w_s/cvt_w_s_0002.vhd Line: 255
Info (12128): Elaborating entity "cvt_s_wu" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/FPALU.v Line: 270
Info (12128): Elaborating entity "cvt_s_wu_0002" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_wu.v Line: 20
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_wu/cvt_s_wu_0002.vhd Line: 316
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist2_vCount_uid52_lzcShifterZ1_uid6_fxpToFPTest_q_1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_wu/cvt_s_wu_0002.vhd Line: 326
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist5_expFracRnd_uid12_fxpToFPTest_q_1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_wu/cvt_s_wu_0002.vhd Line: 384
Info (12128): Elaborating entity "cvt_wu_s" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_wu_s:cvt_wu_s1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/FPALU.v Line: 279
Info (12128): Elaborating entity "cvt_wu_s_0002" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_wu_s.v Line: 20
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_wu_s/cvt_wu_s_0002.vhd Line: 316
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:redist1_signX_uid25_fpToFxPTest_b_1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_wu_s/cvt_wu_s_0002.vhd Line: 350
Info (12128): Elaborating entity "fmax_s" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|fmax_s:fmax_s1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/FPALU.v Line: 289
Info (12128): Elaborating entity "fmax_s_0002" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|fmax_s:fmax_s1|fmax_s_0002:fmax_s_inst" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmax_s.v Line: 22
Info (12128): Elaborating entity "fmin_s" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|fmin_s:fmin_s1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/FPALU.v Line: 299
Info (12128): Elaborating entity "fmin_s_0002" for hierarchy "CPU:CPU0|Datapath_MULTI:DATAPATH0|FPALU:FPALU0|fmin_s:fmin_s1|fmin_s_0002:fmin_s_inst" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmin_s.v Line: 22
Info (12128): Elaborating entity "Memory_Interface" for hierarchy "Memory_Interface:MEMORY" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 543
Info (12128): Elaborating entity "UserCodeBlock" for hierarchy "Memory_Interface:MEMORY|UserCodeBlock:UCodeMem" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/Memory_Interface.v Line: 30
Info (12128): Elaborating entity "altsyncram" for hierarchy "Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/UserCodeBlock.v Line: 91
Info (12130): Elaborated megafunction instantiation "Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/UserCodeBlock.v Line: 91
Info (12133): Instantiated megafunction "Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component" with the following parameter: File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/UserCodeBlock.v Line: 91
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "de1_text.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=TEXT"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sft1.tdf
    Info (12023): Found entity 1: altsyncram_sft1 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_sft1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_sft1" for hierarchy "Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated" File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oqj2.tdf
    Info (12023): Found entity 1: altsyncram_oqj2 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_oqj2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_oqj2" for hierarchy "Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_sft1.tdf Line: 39
Warning (113028): 14612 out of 16384 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/de1_text.mif Line: 1
    Warning (113027): Addresses ranging from 1772 to 16383 are not initialized File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/de1_text.mif Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/decode_5la.tdf Line: 23
Info (12128): Elaborating entity "decode_5la" for hierarchy "Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|decode_5la:decode4" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_oqj2.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf
    Info (12023): Found entity 1: decode_u0a File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/decode_u0a.tdf Line: 23
Info (12128): Elaborating entity "decode_u0a" for hierarchy "Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|decode_u0a:rden_decode_b" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_oqj2.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf
    Info (12023): Found entity 1: mux_2hb File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/mux_2hb.tdf Line: 23
Info (12128): Elaborating entity "mux_2hb" for hierarchy "Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|mux_2hb:mux6" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_oqj2.tdf Line: 56
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_sft1.tdf Line: 40
Info (12130): Elaborated megafunction instantiation "Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_sft1.tdf Line: 40
Info (12133): Instantiated megafunction "Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_sft1.tdf Line: 40
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1413830740"
    Info (12134): Parameter "NUMWORDS" = "16384"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "14"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "UserDataBlock" for hierarchy "Memory_Interface:MEMORY|UserDataBlock:UDataMem" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/Memory_Interface.v Line: 41
Info (12128): Elaborating entity "altsyncram" for hierarchy "Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/UserDataBlock.v Line: 91
Info (12130): Elaborated megafunction instantiation "Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/UserDataBlock.v Line: 91
Info (12133): Instantiated megafunction "Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component" with the following parameter: File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/UserDataBlock.v Line: 91
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "de1_data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DATA"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cas1.tdf
    Info (12023): Found entity 1: altsyncram_cas1 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_cas1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_cas1" for hierarchy "Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated" File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_npj2.tdf
    Info (12023): Found entity 1: altsyncram_npj2 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_npj2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_npj2" for hierarchy "Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_cas1.tdf Line: 39
Warning (113028): 31744 out of 32768 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/de1_data.mif Line: 1
    Warning (113027): Addresses ranging from 1024 to 32767 are not initialized File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/de1_data.mif Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/decode_8la.tdf Line: 23
Info (12128): Elaborating entity "decode_8la" for hierarchy "Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_8la:decode4" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_npj2.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_11a.tdf
    Info (12023): Found entity 1: decode_11a File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/decode_11a.tdf Line: 23
Info (12128): Elaborating entity "decode_11a" for hierarchy "Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_11a:rden_decode_b" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_npj2.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf
    Info (12023): Found entity 1: mux_5hb File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/mux_5hb.tdf Line: 23
Info (12128): Elaborating entity "mux_5hb" for hierarchy "Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|mux_5hb:mux6" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_npj2.tdf Line: 56
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_cas1.tdf Line: 40
Info (12130): Elaborated megafunction instantiation "Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_cas1.tdf Line: 40
Info (12133): Instantiated megafunction "Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_cas1.tdf Line: 40
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1145132097"
    Info (12134): Parameter "NUMWORDS" = "32768"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "15"
Info (12128): Elaborating entity "UserDataBlock2" for hierarchy "Memory_Interface:MEMORY|UserDataBlock2:UDataMem1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/Memory_Interface.v Line: 51
Info (12128): Elaborating entity "altsyncram" for hierarchy "Memory_Interface:MEMORY|UserDataBlock2:UDataMem1|altsyncram:altsyncram_component" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/UserDataBlock2.v Line: 91
Info (12130): Elaborated megafunction instantiation "Memory_Interface:MEMORY|UserDataBlock2:UDataMem1|altsyncram:altsyncram_component" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/UserDataBlock2.v Line: 91
Info (12133): Instantiated megafunction "Memory_Interface:MEMORY|UserDataBlock2:UDataMem1|altsyncram:altsyncram_component" with the following parameter: File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/UserDataBlock2.v Line: 91
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v2o1.tdf
    Info (12023): Found entity 1: altsyncram_v2o1 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_v2o1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_v2o1" for hierarchy "Memory_Interface:MEMORY|UserDataBlock2:UDataMem1|altsyncram:altsyncram_component|altsyncram_v2o1:auto_generated" File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Display7_Interface" for hierarchy "Display7_Interface:Display70" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 600
Info (12128): Elaborating entity "Decoder7" for hierarchy "Display7_Interface:Display70|Decoder7:Dec0" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Display7/Display7_Interface.v Line: 10
Info (12128): Elaborating entity "STOPWATCH_Interface" for hierarchy "STOPWATCH_Interface:stopwatch0" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 629
Info (12128): Elaborating entity "Stopwatch_divider_clk" for hierarchy "STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/stopwatch/STOPWATCH_Interface.v Line: 32
Info (12128): Elaborating entity "LFSR_interface" for hierarchy "LFSR_interface:lfsr0" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 644
Info (12128): Elaborating entity "LFSR_word" for hierarchy "LFSR_interface:lfsr0|LFSR_word:lfsr" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/lfsr/lfsr_interface.v Line: 21
Info (12128): Elaborating entity "Break_Interface" for hierarchy "Break_Interface:break0" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 665
Info (12128): Elaborating entity "breaker" for hierarchy "Break_Interface:break0|breaker:brk0" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/Break_Interface.v Line: 23
Info (12128): Elaborating entity "breaker_lpm_constant_b9b" for hierarchy "Break_Interface:break0|breaker:brk0|breaker_lpm_constant_b9b:breaker_lpm_constant_b9b_component" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/breaker.v Line: 83
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "Break_Interface:break0|breaker:brk0|breaker_lpm_constant_b9b:breaker_lpm_constant_b9b_component|sld_mod_ram_rom:mgl_prim1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/breaker.v Line: 55
Info (12130): Elaborated megafunction instantiation "Break_Interface:break0|breaker:brk0|breaker_lpm_constant_b9b:breaker_lpm_constant_b9b_component|sld_mod_ram_rom:mgl_prim1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/breaker.v Line: 55
Info (12133): Instantiated megafunction "Break_Interface:break0|breaker:brk0|breaker_lpm_constant_b9b:breaker_lpm_constant_b9b_component|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/breaker.v Line: 55
    Info (12134): Parameter "cvalue" = "11110000110010101111000011111010"
    Info (12134): Parameter "is_data_in_ram" = "0"
    Info (12134): Parameter "is_readable" = "0"
    Info (12134): Parameter "node_name" = "1112689456"
    Info (12134): Parameter "numwords" = "1"
    Info (12134): Parameter "shift_count_bits" = "6"
    Info (12134): Parameter "width_word" = "32"
    Info (12134): Parameter "widthad" = "1"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "Break_Interface:break0|breaker:brk0|breaker_lpm_constant_b9b:breaker_lpm_constant_b9b_component|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr" File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 485
Info (12128): Elaborating entity "VGA_Interface" for hierarchy "VGA_Interface:VGA0" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 701
Info (12128): Elaborating entity "VgaAdapter" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VGA_Interface.v Line: 54
Info (12128): Elaborating entity "VgaPll" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VgaAdapter.v Line: 77
Info (12128): Elaborating entity "VgaPll_0002" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VgaPll.v Line: 22
Info (12128): Elaborating entity "altera_pll" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VgaPll/VgaPll_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VgaPll/VgaPll_0002.v Line: 88
Info (12133): Instantiated megafunction "VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i" with the following parameter: File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VgaPll/VgaPll_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "MemoryVGA" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VgaAdapter.v Line: 142
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/MemoryVGA.v Line: 102
Info (12130): Elaborated megafunction instantiation "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/MemoryVGA.v Line: 102
Info (12133): Instantiated megafunction "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component" with the following parameter: File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/MemoryVGA.v Line: 102
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./VGA/frame0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "numwords_b" = "19200"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_81p2.tdf
    Info (12023): Found entity 1: altsyncram_81p2 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_81p2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_81p2" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_81p2:auto_generated" File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/decode_7la.tdf Line: 23
Info (12128): Elaborating entity "decode_7la" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_81p2:auto_generated|decode_7la:decode2" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_81p2.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/decode_01a.tdf Line: 23
Info (12128): Elaborating entity "decode_01a" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_81p2:auto_generated|decode_01a:rden_decode_a" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_81p2.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_4hb.tdf
    Info (12023): Found entity 1: mux_4hb File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/mux_4hb.tdf Line: 23
Info (12128): Elaborating entity "mux_4hb" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_81p2:auto_generated|mux_4hb:mux4" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_81p2.tdf Line: 57
Info (12128): Elaborating entity "MemoryVGA1" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VgaAdapter.v Line: 157
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/MemoryVGA1.v Line: 102
Info (12130): Elaborated megafunction instantiation "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/MemoryVGA1.v Line: 102
Info (12133): Instantiated megafunction "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component" with the following parameter: File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/MemoryVGA1.v Line: 102
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./VGA/frame1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "numwords_b" = "19200"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_91p2.tdf
    Info (12023): Found entity 1: altsyncram_91p2 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_91p2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_91p2" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component|altsyncram_91p2:auto_generated" File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "RegDisplay" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VgaAdapter.v Line: 185
Info (12128): Elaborating entity "HexFont" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|HexFont:HexF0" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/RegDisplay.v Line: 65
Info (12128): Elaborating entity "TecladoPS2_Interface" for hierarchy "TecladoPS2_Interface:TecladoPS20" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 724
Info (12128): Elaborating entity "oneshot" for hierarchy "TecladoPS2_Interface:TecladoPS20|oneshot:pulser" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/TecladoPS2_Interface.v Line: 28
Info (12128): Elaborating entity "keyboard" for hierarchy "TecladoPS2_Interface:TecladoPS20|keyboard:kbd" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/TecladoPS2_Interface.v Line: 38
Info (12128): Elaborating entity "scan2ascii" for hierarchy "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/TecladoPS2_Interface.v Line: 124
Info (12128): Elaborating entity "keyscan" for hierarchy "TecladoPS2_Interface:TecladoPS20|keyscan:keys1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/TecladoPS2_Interface.v Line: 134
Info (12128): Elaborating entity "AudioCODEC_Interface" for hierarchy "AudioCODEC_Interface:Audio0" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 759
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "AudioCODEC_Interface:Audio0|Reset_Delay:r0" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 32
Info (12128): Elaborating entity "PLL_Audio" for hierarchy "AudioCODEC_Interface:Audio0|PLL_Audio:pll1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 61
Info (12128): Elaborating entity "PLL_Audio_0002" for hierarchy "AudioCODEC_Interface:Audio0|PLL_Audio:pll1|PLL_Audio_0002:pll_audio_inst" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/PLL_Audio.v Line: 22
Info (12128): Elaborating entity "altera_pll" for hierarchy "AudioCODEC_Interface:Audio0|PLL_Audio:pll1|PLL_Audio_0002:pll_audio_inst|altera_pll:altera_pll_i" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/PLL_Audio/PLL_Audio_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "AudioCODEC_Interface:Audio0|PLL_Audio:pll1|PLL_Audio_0002:pll_audio_inst|altera_pll:altera_pll_i" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/PLL_Audio/PLL_Audio_0002.v Line: 88
Info (12133): Instantiated megafunction "AudioCODEC_Interface:Audio0|PLL_Audio:pll1|PLL_Audio_0002:pll_audio_inst|altera_pll:altera_pll_i" with the following parameter: File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/PLL_Audio/PLL_Audio_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "18.421052 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "I2C_AV_Config" for hierarchy "AudioCODEC_Interface:Audio0|I2C_AV_Config:u3" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 73
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/I2C_AV_Config.v Line: 71
Info (12128): Elaborating entity "audio_clock" for hierarchy "AudioCODEC_Interface:Audio0|audio_clock:u4" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 85
Info (12128): Elaborating entity "audio_converter" for hierarchy "AudioCODEC_Interface:Audio0|audio_converter:u5" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 103
Info (12128): Elaborating entity "Sintetizador_Interface" for hierarchy "Sintetizador_Interface:Sintetizador0" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 784
Info (12128): Elaborating entity "Sintetizador" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 43
Info (12128): Elaborating entity "PolyphonicSynthesizer" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador.v Line: 76
Info (12128): Elaborating entity "ChannelBank" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|ChannelBank:channelBank" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Synthesizer.sv Line: 88
Info (12128): Elaborating entity "NoteController" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Synthesizer.sv Line: 101
Info (12128): Elaborating entity "NoteInfoDatabase" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Synthesizer.sv Line: 111
Info (12128): Elaborating entity "NoteTable" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Note.sv Line: 48
Info (12128): Elaborating entity "altsyncram" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/NoteTable.v Line: 81
Info (12130): Elaborated megafunction instantiation "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/NoteTable.v Line: 81
Info (12133): Instantiated megafunction "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component" with the following parameter: File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/NoteTable.v Line: 81
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./Sintetizador/notes.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ehf1.tdf
    Info (12023): Found entity 1: altsyncram_ehf1 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_ehf1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ehf1" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component|altsyncram_ehf1:auto_generated" File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "SampleSynthesizer" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Synthesizer.sv Line: 121
Info (12128): Elaborating entity "Oscillator" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Synthesizer.sv Line: 22
Info (12128): Elaborating entity "DigitalFilter" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Synthesizer.sv Line: 36
Info (12128): Elaborating entity "Envelope" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Synthesizer.sv Line: 49
Info (12128): Elaborating entity "SineCalculator" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Synthesizer.sv Line: 68
Info (12128): Elaborating entity "SineTable" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/SineCalculator.sv Line: 26
Info (12128): Elaborating entity "altsyncram" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/SineTable.v Line: 81
Info (12130): Elaborated megafunction instantiation "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/SineTable.v Line: 81
Info (12133): Instantiated megafunction "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component" with the following parameter: File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/SineTable.v Line: 81
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./Sintetizador/sine.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_agf1.tdf
    Info (12023): Found entity 1: altsyncram_agf1 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_agf1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_agf1" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component|altsyncram_agf1:auto_generated" File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Mixer" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|Mixer:mixer" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Synthesizer.sv Line: 130
Info (12128): Elaborating entity "SyscallSynthControl" for hierarchy "Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 124
Info (12128): Elaborating entity "RS232_Interface" for hierarchy "RS232_Interface:Serial0" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 803
Info (12128): Elaborating entity "rs232tx" for hierarchy "RS232_Interface:Serial0|rs232tx:rs232transmitter" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/RS232/RS232_Interface.v Line: 38
Info (12128): Elaborating entity "BaudTickGen" for hierarchy "RS232_Interface:Serial0|rs232tx:rs232transmitter|BaudTickGen:tickgen" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/RS232/async.v Line: 30
Info (12128): Elaborating entity "rs232rx" for hierarchy "RS232_Interface:Serial0|rs232rx:rs232receiver" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/RS232/RS232_Interface.v Line: 48
Info (12128): Elaborating entity "BaudTickGen" for hierarchy "RS232_Interface:Serial0|rs232rx:rs232receiver|BaudTickGen:tickgen" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/RS232/async.v Line: 99
Info (12128): Elaborating entity "pulso" for hierarchy "RS232_Interface:Serial0|rs232rx:rs232receiver|pulso:px" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/RS232/async.v Line: 168
Info (12128): Elaborating entity "ADC_Interface" for hierarchy "ADC_Interface:ADCI0" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 824
Info (12128): Elaborating entity "ADC_Controller" for hierarchy "ADC_Interface:ADCI0|ADC_Controller:ADC0" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/ADC/ADC_Interface.v Line: 33
Info (12128): Elaborating entity "ADC_Controller_adc_mega_0" for hierarchy "ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/ADC/ADC_Controller.v Line: 45
Info (12128): Elaborating entity "altera_up_avalon_adv_adc" for hierarchy "ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/ADC/submodules/ADC_Controller_adc_mega_0.v Line: 58
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.06.21.12:51:56 Progress: Loading sld8245b184/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8245b184/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/ip/sld8245b184/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component|altsyncram_agf1:auto_generated|q_a[0]" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_agf1.tdf Line: 35
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "AudioCODEC_Interface:Audio0|PLL_Audio:pll1|PLL_Audio_0002:pll_audio_inst|altera_pll:altera_pll_i|outclk_wire[1]" File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
        Warning (14320): Synthesized away node "VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i|outclk_wire[1]" File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
        Warning (14320): Synthesized away node "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|outclk_wire[2]" File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
        Warning (14320): Synthesized away node "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|outclk_wire[3]" File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
        Warning (14320): Synthesized away node "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|outclk_wire[4]" File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
        Warning (14320): Synthesized away node "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|outclk_wire[5]" File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer CLOCK_Interface:CLOCK0|oCLK_50 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/CLOCK_Interface.v Line: 3
    Warning (19017): Found clock multiplexer CLOCK_Interface:CLOCK0|CLK File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/CLOCK_Interface.v Line: 4
    Warning (19017): Found clock multiplexer CLOCK_Interface:CLOCK0|CLK~0 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/CLOCK_Interface.v Line: 4
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|Ram0" is uninferred due to inappropriate RAM size File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/I2C_AV_Config.v Line: 117
Info (19000): Inferred 10 megafunctions from design logic
    Info (276031): Inferred altsyncram megafunction from the following design logic: "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux8_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to RISC-V.TopDE0.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux9_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to RISC-V.TopDE1.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux10_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to RISC-V.TopDE2.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux11_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to RISC-V.TopDE3.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux12_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to RISC-V.TopDE4.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux13_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to RISC-V.TopDE5.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux14_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to RISC-V.TopDE6.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux15_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to RISC-V.TopDE7.rtl.mif
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 8
        Info (286033): Parameter WIDTH set to 84
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 7
        Info (286033): Parameter WIDTH set to 39
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|Div1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/ALU.v Line: 72
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|Mod1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/ALU.v Line: 76
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|Mod0" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/ALU.v Line: 74
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|Div0" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/ALU.v Line: 70
Info (12130): Elaborated megafunction instantiation "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|altshift_taps:oDATA.instant_rtl_0"
Info (12133): Instantiated megafunction "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|altshift_taps:oDATA.instant_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "8"
    Info (12134): Parameter "WIDTH" = "84"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_7vu.tdf
    Info (12023): Found entity 1: shift_taps_7vu File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/shift_taps_7vu.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9s91.tdf
    Info (12023): Found entity 1: altsyncram_9s91 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_9s91.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_uhf.tdf
    Info (12023): Found entity 1: cntr_uhf File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/cntr_uhf.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0"
Info (12133): Instantiated megafunction "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "RISC-V.TopDE0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s761.tdf
    Info (12023): Found entity 1: altsyncram_s761 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_s761.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0"
Info (12133): Instantiated megafunction "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "RISC-V.TopDE1.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t761.tdf
    Info (12023): Found entity 1: altsyncram_t761 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_t761.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0"
Info (12133): Instantiated megafunction "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "RISC-V.TopDE2.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u761.tdf
    Info (12023): Found entity 1: altsyncram_u761 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_u761.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0"
Info (12133): Instantiated megafunction "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "RISC-V.TopDE3.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v761.tdf
    Info (12023): Found entity 1: altsyncram_v761 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_v761.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0"
Info (12133): Instantiated megafunction "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "RISC-V.TopDE4.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0861.tdf
    Info (12023): Found entity 1: altsyncram_0861 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_0861.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0"
Info (12133): Instantiated megafunction "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "RISC-V.TopDE5.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1861.tdf
    Info (12023): Found entity 1: altsyncram_1861 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_1861.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0"
Info (12133): Instantiated megafunction "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "RISC-V.TopDE6.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2861.tdf
    Info (12023): Found entity 1: altsyncram_2861 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_2861.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0"
Info (12133): Instantiated megafunction "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "RISC-V.TopDE7.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3861.tdf
    Info (12023): Found entity 1: altsyncram_3861 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_3861.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0"
Info (12133): Instantiated megafunction "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "7"
    Info (12134): Parameter "WIDTH" = "39"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_6vu.tdf
    Info (12023): Found entity 1: shift_taps_6vu File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/shift_taps_6vu.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7s91.tdf
    Info (12023): Found entity 1: altsyncram_7s91 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_7s91.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_thf.tdf
    Info (12023): Found entity 1: cntr_thf File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/cntr_thf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b9c.tdf
    Info (12023): Found entity 1: cmpr_b9c File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/cmpr_b9c.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|lpm_divide:Div1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/ALU.v Line: 72
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|lpm_divide:Div1" with the following parameter: File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/ALU.v Line: 72
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf
    Info (12023): Found entity 1: lpm_divide_3dm File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/lpm_divide_3dm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/sign_div_unsign_9nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf
    Info (12023): Found entity 1: alt_u_div_o2f File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/alt_u_div_o2f.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|lpm_divide:Mod1" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/ALU.v Line: 76
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|lpm_divide:Mod1" with the following parameter: File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/ALU.v Line: 76
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_65m.tdf
    Info (12023): Found entity 1: lpm_divide_65m File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/lpm_divide_65m.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|lpm_divide:Mod0" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/ALU.v Line: 74
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|lpm_divide:Mod0" with the following parameter: File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/ALU.v Line: 74
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_uio.tdf
    Info (12023): Found entity 1: lpm_divide_uio File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/lpm_divide_uio.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/abs_divider_4dg.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf
    Info (12023): Found entity 1: lpm_abs_4p9 File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/lpm_abs_4p9.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|lpm_divide:Div0" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/ALU.v Line: 70
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_MULTI:DATAPATH0|ALU:ALU0|lpm_divide:Div0" with the following parameter: File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/ALU.v Line: 70
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_rqo.tdf
    Info (12023): Found entity 1: lpm_divide_rqo File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/lpm_divide_rqo.tdf Line: 25
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "ADC_CS_N" and its non-tri-state driver. File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 11
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_ADCLRCK" and its non-tri-state driver. File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 18
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_BCLK" and its non-tri-state driver. File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 19
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_DACLRCK" and its non-tri-state driver. File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 21
Info (13060): One or more bidirectional pins are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "AUD_BCLK" is moved to its source File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 19
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "AUD_DACLRCK" is moved to its source File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 21
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[26]" and its non-tri-state driver. File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "Memory_Interface:MEMORY|wReadData[0]" to the node "DReadData[0]" into an OR gate File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/Memory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "Sintetizador_Interface:Sintetizador0|wReadData[1]" to the node "DReadData[1]" into an OR gate File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "Sintetizador_Interface:Sintetizador0|wReadData[2]" to the node "DReadData[2]" into an OR gate File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "Sintetizador_Interface:Sintetizador0|wReadData[3]" to the node "DReadData[3]" into an OR gate File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "Sintetizador_Interface:Sintetizador0|wReadData[4]" to the node "DReadData[4]" into an OR gate File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "Sintetizador_Interface:Sintetizador0|wReadData[5]" to the node "DReadData[5]" into an OR gate File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "Sintetizador_Interface:Sintetizador0|wReadData[6]" to the node "DReadData[6]" into an OR gate File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "Sintetizador_Interface:Sintetizador0|wReadData[7]" to the node "DReadData[7]" into an OR gate File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "Sintetizador_Interface:Sintetizador0|wReadData[8]" to the node "DReadData[8]" into an OR gate File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "Sintetizador_Interface:Sintetizador0|wReadData[9]" to the node "DReadData[9]" into an OR gate File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "Sintetizador_Interface:Sintetizador0|wReadData[10]" to the node "DReadData[10]" into an OR gate File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "Sintetizador_Interface:Sintetizador0|wReadData[11]" to the node "DReadData[11]" into an OR gate File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "Sintetizador_Interface:Sintetizador0|wReadData[12]" to the node "DReadData[12]" into an OR gate File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "Sintetizador_Interface:Sintetizador0|wReadData[13]" to the node "DReadData[13]" into an OR gate File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "Sintetizador_Interface:Sintetizador0|wReadData[14]" to the node "DReadData[14]" into an OR gate File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "Sintetizador_Interface:Sintetizador0|wReadData[15]" to the node "DReadData[15]" into an OR gate File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[16]" to the node "DReadData[16]" into an OR gate File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[17]" to the node "DReadData[17]" into an OR gate File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[18]" to the node "DReadData[18]" into an OR gate File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[19]" to the node "DReadData[19]" into an OR gate File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[20]" to the node "DReadData[20]" into an OR gate File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[21]" to the node "DReadData[21]" into an OR gate File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[22]" to the node "DReadData[22]" into an OR gate File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[23]" to the node "DReadData[23]" into an OR gate File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[24]" to the node "DReadData[24]" into an OR gate File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[25]" to the node "DReadData[25]" into an OR gate File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[26]" to the node "DReadData[26]" into an OR gate File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[27]" to the node "DReadData[27]" into an OR gate File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[28]" to the node "DReadData[28]" into an OR gate File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[29]" to the node "DReadData[29]" into an OR gate File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[30]" to the node "DReadData[30]" into an OR gate File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "AudioCODEC_Interface:Audio0|wReadData[31]" to the node "DReadData[31]" into an OR gate File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v Line: 23
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 129
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 131
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk" is converted into an equivalent circuit using register "ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk~synth" and latch "ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk~synth" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/ADC/submodules/altera_up_avalon_adv_adc.v Line: 28
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 130
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 132
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "ADC_CS_N~synth" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 11
    Warning (13010): Node "AUD_ADCLRCK~synth" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 18
    Warning (13010): Node "AUD_BCLK~synth" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 19
    Warning (13010): Node "AUD_DACLRCK~synth" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 21
    Warning (13010): Node "GPIO_0[26]~synth" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 51
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "Debug[0]" is stuck at GND File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[1]" is stuck at GND File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[2]" is stuck at GND File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[3]" is stuck at GND File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[4]" is stuck at VCC File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[5]" is stuck at GND File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[6]" is stuck at GND File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[7]" is stuck at GND File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[8]" is stuck at GND File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[9]" is stuck at VCC File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[10]" is stuck at VCC File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[11]" is stuck at VCC File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[12]" is stuck at GND File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[13]" is stuck at GND File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[14]" is stuck at VCC File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[15]" is stuck at VCC File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[16]" is stuck at GND File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[17]" is stuck at VCC File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[18]" is stuck at GND File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[19]" is stuck at VCC File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[20]" is stuck at GND File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[21]" is stuck at GND File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[22]" is stuck at GND File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[23]" is stuck at GND File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[24]" is stuck at GND File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[25]" is stuck at GND File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[26]" is stuck at GND File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[27]" is stuck at GND File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[28]" is stuck at GND File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[29]" is stuck at GND File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[30]" is stuck at GND File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "Debug[31]" is stuck at GND File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 126
    Warning (13410): Pin "TD_RESET_N" is stuck at VCC File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 141
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 151
Info (17049): 36 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0|altsyncram_3861:auto_generated|ALTSYNCRAM" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_3861.tdf Line: 56
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0|altsyncram_2861:auto_generated|ALTSYNCRAM" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_2861.tdf Line: 56
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0|altsyncram_1861:auto_generated|ALTSYNCRAM" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_1861.tdf Line: 56
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0|altsyncram_0861:auto_generated|ALTSYNCRAM" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_0861.tdf Line: 56
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0|altsyncram_v761:auto_generated|ALTSYNCRAM" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_v761.tdf Line: 56
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0|altsyncram_u761:auto_generated|ALTSYNCRAM" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_u761.tdf Line: 56
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0|altsyncram_t761:auto_generated|ALTSYNCRAM" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_t761.tdf Line: 56
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0|altsyncram_s761:auto_generated|ALTSYNCRAM" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_s761.tdf Line: 56
Info (144001): Generated suppressed messages file /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/output_files/TopDE.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 21 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: OUTCLK port on the PLL is not properly connected on instance CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|general[0].gpll. The output clock port on the PLL must be connected. File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Info (15717): Design contains 563 virtual pins; timing numbers associated with paths containing virtual pins are estimates
    Info (15719): Pin "PC[0]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[1]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[2]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[3]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[4]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[5]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[6]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[7]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[8]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[9]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[10]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[11]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[12]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[13]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[14]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[15]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[16]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[17]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[18]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[19]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[20]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[21]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[22]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[23]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[24]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[25]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[26]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[27]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[28]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[29]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[30]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "PC[31]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 157
    Info (15719): Pin "Saida_ULA[0]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[1]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[2]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[3]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[4]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[5]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[6]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[7]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[8]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[9]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[10]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[11]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[12]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[13]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[14]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[15]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[16]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[17]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[18]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[19]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[20]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[21]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[22]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[23]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[24]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[25]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[26]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[27]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[28]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[29]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "BR_Leitura1[0]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "Estado[0]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 171
    Info (15719): Pin "Estado[1]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 171
    Info (15719): Pin "Estado[2]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 171
    Info (15719): Pin "Estado[3]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 171
    Info (15719): Pin "FRegister2[0]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 184
    Info (15719): Pin "FRegister2[1]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 184
    Info (15719): Pin "FRegister2[2]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 184
    Info (15719): Pin "FRegister2[3]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 184
    Info (15719): Pin "FRegister2[4]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 184
    Info (15719): Pin "FRegister2[5]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 184
    Info (15719): Pin "FRegister2[6]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 184
    Info (15719): Pin "FRegister2[7]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 184
    Info (15719): Pin "FRegister2[8]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 184
    Info (15719): Pin "FRegister2[9]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 184
    Info (15719): Pin "FRegister2[10]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 184
    Info (15719): Pin "FRegister2[11]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 184
    Info (15719): Pin "FRegister2[12]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 184
    Info (15719): Pin "FRegister2[13]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 184
    Info (15719): Pin "FRegister2[14]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 184
    Info (15719): Pin "FRegister2[15]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 184
    Info (15719): Pin "FRegister2[16]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 184
    Info (15719): Pin "FRegister2[17]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 184
    Info (15719): Pin "FRegister2[18]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 184
    Info (15719): Pin "FRegister2[19]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 184
    Info (15719): Pin "FRegister2[20]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 184
    Info (15719): Pin "FRegister2[21]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 184
    Info (15719): Pin "FRegister2[22]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 184
    Info (15719): Pin "FRegister2[23]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 184
    Info (15719): Pin "FRegister2[24]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 184
    Info (15719): Pin "FRegister2[25]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 184
    Info (15719): Pin "FRegister2[26]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 184
    Info (15719): Pin "FRegister2[27]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 184
    Info (15719): Pin "FRegister2[28]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 184
    Info (15719): Pin "FRegister2[29]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 184
    Info (15719): Pin "FRegister2[30]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 184
    Info (15719): Pin "FRegister2[31]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 184
    Info (15719): Pin "CSRegDisp[8]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[9]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[10]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[11]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[12]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[13]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[14]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[15]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[16]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[17]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[18]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[19]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[20]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[21]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[22]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[23]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[24]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[25]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[26]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[27]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[28]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[29]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[30]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[31]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "MemD_Endereco[0]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[1]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[2]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[3]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[4]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[5]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[6]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[7]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[8]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[9]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[10]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[11]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[12]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[13]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[14]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[15]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[16]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[17]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[18]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[19]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[20]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[21]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[22]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[23]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[24]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[25]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[26]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[27]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[28]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[29]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[30]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_Endereco[31]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 167
    Info (15719): Pin "MemD_DadoEscrita[0]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[1]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[2]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[3]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[4]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[5]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[6]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[7]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[8]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[9]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[10]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[11]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[12]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[13]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[14]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[15]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[16]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[17]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[18]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[19]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[20]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[21]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[22]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[23]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[24]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[25]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[26]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[27]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[28]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[29]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[30]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_DadoEscrita[31]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 168
    Info (15719): Pin "MemD_ByteEnable[0]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 170
    Info (15719): Pin "MemD_ByteEnable[1]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 170
    Info (15719): Pin "MemD_ByteEnable[2]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 170
    Info (15719): Pin "MemD_ByteEnable[3]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 170
    Info (15719): Pin "Estado[4]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 171
    Info (15719): Pin "Estado[5]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 171
    Info (15719): Pin "Uniao[0]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 181
    Info (15719): Pin "Uniao[1]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 181
    Info (15719): Pin "Saida_FPULA[0]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 182
    Info (15719): Pin "Saida_FPULA[1]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 182
    Info (15719): Pin "Saida_FPULA[2]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 182
    Info (15719): Pin "Saida_FPULA[3]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 182
    Info (15719): Pin "Saida_FPULA[4]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 182
    Info (15719): Pin "Saida_FPULA[5]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 182
    Info (15719): Pin "Saida_FPULA[6]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 182
    Info (15719): Pin "Saida_FPULA[7]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 182
    Info (15719): Pin "Saida_FPULA[8]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 182
    Info (15719): Pin "Saida_FPULA[9]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 182
    Info (15719): Pin "Saida_FPULA[10]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 182
    Info (15719): Pin "Saida_FPULA[11]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 182
    Info (15719): Pin "Saida_FPULA[12]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 182
    Info (15719): Pin "Saida_FPULA[13]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 182
    Info (15719): Pin "Saida_FPULA[14]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 182
    Info (15719): Pin "Saida_FPULA[15]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 182
    Info (15719): Pin "Saida_FPULA[16]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 182
    Info (15719): Pin "Saida_FPULA[17]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 182
    Info (15719): Pin "Saida_FPULA[18]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 182
    Info (15719): Pin "Saida_FPULA[19]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 182
    Info (15719): Pin "Saida_FPULA[20]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 182
    Info (15719): Pin "Saida_FPULA[21]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 182
    Info (15719): Pin "Saida_FPULA[22]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 182
    Info (15719): Pin "Saida_FPULA[23]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 182
    Info (15719): Pin "Saida_FPULA[24]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 182
    Info (15719): Pin "Saida_FPULA[25]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 182
    Info (15719): Pin "Saida_FPULA[26]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 182
    Info (15719): Pin "Saida_FPULA[27]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 182
    Info (15719): Pin "Saida_FPULA[28]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 182
    Info (15719): Pin "Saida_FPULA[29]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 182
    Info (15719): Pin "Saida_FPULA[30]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 182
    Info (15719): Pin "Saida_FPULA[31]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 182
    Info (15719): Pin "FRegister1[0]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 183
    Info (15719): Pin "FRegister1[1]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 183
    Info (15719): Pin "FRegister1[2]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 183
    Info (15719): Pin "FRegister1[3]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 183
    Info (15719): Pin "FRegister1[4]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 183
    Info (15719): Pin "FRegister1[5]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 183
    Info (15719): Pin "FRegister1[6]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 183
    Info (15719): Pin "FRegister1[7]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 183
    Info (15719): Pin "FRegister1[8]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 183
    Info (15719): Pin "FRegister1[9]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 183
    Info (15719): Pin "FRegister1[10]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 183
    Info (15719): Pin "FRegister1[11]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 183
    Info (15719): Pin "FRegister1[12]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 183
    Info (15719): Pin "FRegister1[13]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 183
    Info (15719): Pin "FRegister1[14]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 183
    Info (15719): Pin "FRegister1[15]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 183
    Info (15719): Pin "FRegister1[16]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 183
    Info (15719): Pin "FRegister1[17]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 183
    Info (15719): Pin "FRegister1[18]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 183
    Info (15719): Pin "FRegister1[19]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 183
    Info (15719): Pin "FRegister1[20]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 183
    Info (15719): Pin "FRegister1[21]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 183
    Info (15719): Pin "FRegister1[22]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 183
    Info (15719): Pin "FRegister1[23]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 183
    Info (15719): Pin "FRegister1[24]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 183
    Info (15719): Pin "FRegister1[25]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 183
    Info (15719): Pin "FRegister1[26]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 183
    Info (15719): Pin "FRegister1[27]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 183
    Info (15719): Pin "FRegister1[28]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 183
    Info (15719): Pin "FRegister1[29]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 183
    Info (15719): Pin "FRegister1[30]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 183
    Info (15719): Pin "FRegister1[31]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 183
    Info (15719): Pin "Entrada1_FPULA[0]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 185
    Info (15719): Pin "Entrada1_FPULA[1]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 185
    Info (15719): Pin "Entrada1_FPULA[2]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 185
    Info (15719): Pin "Entrada1_FPULA[3]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 185
    Info (15719): Pin "Entrada1_FPULA[4]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 185
    Info (15719): Pin "Entrada1_FPULA[5]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 185
    Info (15719): Pin "Entrada1_FPULA[6]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 185
    Info (15719): Pin "Entrada1_FPULA[7]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 185
    Info (15719): Pin "Entrada1_FPULA[8]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 185
    Info (15719): Pin "Entrada1_FPULA[9]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 185
    Info (15719): Pin "Entrada1_FPULA[10]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 185
    Info (15719): Pin "Entrada1_FPULA[11]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 185
    Info (15719): Pin "Entrada1_FPULA[12]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 185
    Info (15719): Pin "Entrada1_FPULA[13]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 185
    Info (15719): Pin "Entrada1_FPULA[14]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 185
    Info (15719): Pin "Entrada1_FPULA[15]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 185
    Info (15719): Pin "Entrada1_FPULA[16]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 185
    Info (15719): Pin "Entrada1_FPULA[17]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 185
    Info (15719): Pin "Entrada1_FPULA[18]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 185
    Info (15719): Pin "Entrada1_FPULA[19]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 185
    Info (15719): Pin "Entrada1_FPULA[20]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 185
    Info (15719): Pin "Entrada1_FPULA[21]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 185
    Info (15719): Pin "Entrada1_FPULA[22]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 185
    Info (15719): Pin "Entrada1_FPULA[23]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 185
    Info (15719): Pin "Entrada1_FPULA[24]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 185
    Info (15719): Pin "Entrada1_FPULA[25]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 185
    Info (15719): Pin "Entrada1_FPULA[26]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 185
    Info (15719): Pin "Entrada1_FPULA[27]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 185
    Info (15719): Pin "Entrada1_FPULA[28]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 185
    Info (15719): Pin "Entrada1_FPULA[29]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 185
    Info (15719): Pin "Entrada1_FPULA[30]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 185
    Info (15719): Pin "Entrada1_FPULA[31]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 185
    Info (15719): Pin "Entrada_FRegister[0]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 186
    Info (15719): Pin "Entrada_FRegister[1]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 186
    Info (15719): Pin "Entrada_FRegister[2]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 186
    Info (15719): Pin "Entrada_FRegister[3]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 186
    Info (15719): Pin "Entrada_FRegister[4]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 186
    Info (15719): Pin "Entrada_FRegister[5]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 186
    Info (15719): Pin "Entrada_FRegister[6]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 186
    Info (15719): Pin "Entrada_FRegister[7]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 186
    Info (15719): Pin "Entrada_FRegister[8]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 186
    Info (15719): Pin "Entrada_FRegister[9]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 186
    Info (15719): Pin "Entrada_FRegister[10]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 186
    Info (15719): Pin "Entrada_FRegister[11]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 186
    Info (15719): Pin "Entrada_FRegister[12]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 186
    Info (15719): Pin "Entrada_FRegister[13]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 186
    Info (15719): Pin "Entrada_FRegister[14]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 186
    Info (15719): Pin "Entrada_FRegister[15]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 186
    Info (15719): Pin "Entrada_FRegister[16]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 186
    Info (15719): Pin "Entrada_FRegister[17]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 186
    Info (15719): Pin "Entrada_FRegister[18]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 186
    Info (15719): Pin "Entrada_FRegister[19]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 186
    Info (15719): Pin "Entrada_FRegister[20]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 186
    Info (15719): Pin "Entrada_FRegister[21]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 186
    Info (15719): Pin "Entrada_FRegister[22]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 186
    Info (15719): Pin "Entrada_FRegister[23]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 186
    Info (15719): Pin "Entrada_FRegister[24]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 186
    Info (15719): Pin "Entrada_FRegister[25]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 186
    Info (15719): Pin "Entrada_FRegister[26]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 186
    Info (15719): Pin "Entrada_FRegister[27]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 186
    Info (15719): Pin "Entrada_FRegister[28]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 186
    Info (15719): Pin "Entrada_FRegister[29]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 186
    Info (15719): Pin "Entrada_FRegister[30]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 186
    Info (15719): Pin "Entrada_FRegister[31]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 186
    Info (15719): Pin "Escreve_FReg" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 259
    Info (15719): Pin "Instrucao[0]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 158
    Info (15719): Pin "Instrucao[1]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 158
    Info (15719): Pin "Instrucao[2]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 158
    Info (15719): Pin "Instrucao[3]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 158
    Info (15719): Pin "Instrucao[4]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 158
    Info (15719): Pin "Instrucao[5]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 158
    Info (15719): Pin "Instrucao[6]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 158
    Info (15719): Pin "Instrucao[7]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 158
    Info (15719): Pin "Instrucao[8]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 158
    Info (15719): Pin "Instrucao[9]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 158
    Info (15719): Pin "Instrucao[10]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 158
    Info (15719): Pin "Instrucao[11]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 158
    Info (15719): Pin "Instrucao[12]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 158
    Info (15719): Pin "Instrucao[13]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 158
    Info (15719): Pin "Instrucao[14]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 158
    Info (15719): Pin "Instrucao[15]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 158
    Info (15719): Pin "Instrucao[16]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 158
    Info (15719): Pin "Instrucao[17]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 158
    Info (15719): Pin "Instrucao[18]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 158
    Info (15719): Pin "Instrucao[19]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 158
    Info (15719): Pin "Instrucao[20]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 158
    Info (15719): Pin "Instrucao[21]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 158
    Info (15719): Pin "Instrucao[22]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 158
    Info (15719): Pin "Instrucao[23]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 158
    Info (15719): Pin "Instrucao[24]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 158
    Info (15719): Pin "Instrucao[25]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 158
    Info (15719): Pin "Instrucao[26]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 158
    Info (15719): Pin "Instrucao[27]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 158
    Info (15719): Pin "Instrucao[28]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 158
    Info (15719): Pin "Instrucao[29]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 158
    Info (15719): Pin "Instrucao[30]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 158
    Info (15719): Pin "Instrucao[31]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 158
    Info (15719): Pin "Uniao[2]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 181
    Info (15719): Pin "BR_Leitura1[1]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[2]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[3]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[4]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[5]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[6]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[7]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[8]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[9]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[10]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[11]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[12]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[13]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[14]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[15]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[16]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[17]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[18]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[19]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[20]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[21]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[22]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[23]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[24]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[25]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[26]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[27]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[28]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[29]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[30]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura1[31]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 159
    Info (15719): Pin "BR_Leitura2[0]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[1]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[2]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[3]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[4]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[5]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[6]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[7]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[8]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[9]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[10]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[11]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[12]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[13]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[14]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[15]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[16]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[17]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[18]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[19]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[20]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[21]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[22]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[23]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[24]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[25]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[26]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[27]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[28]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[29]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[30]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Leitura2[31]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 160
    Info (15719): Pin "BR_Escrita[0]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[1]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[2]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[3]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[4]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[5]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[6]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[7]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[8]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[9]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[10]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[11]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[12]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[13]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[14]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[15]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[16]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[17]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[18]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[19]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[20]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[21]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[22]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[23]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[24]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[25]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[26]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[27]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[28]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[29]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[30]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "BR_Escrita[31]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 161
    Info (15719): Pin "Saida_ULA[30]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "Saida_ULA[31]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 162
    Info (15719): Pin "RegDisp[0]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[1]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[2]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[3]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[4]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[5]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[6]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[7]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[8]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[9]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[10]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[11]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[12]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[13]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[14]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[15]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[16]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[17]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[18]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[19]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[20]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[21]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[22]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[23]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[24]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[25]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[26]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[27]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[28]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[29]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[30]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "RegDisp[31]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 164
    Info (15719): Pin "FRegDisp[0]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[1]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[2]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[3]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[4]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[5]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[6]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[7]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[8]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[9]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[10]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[11]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[12]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[13]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[14]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[15]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[16]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[17]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[18]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[19]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[20]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[21]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[22]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[23]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[24]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[25]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[26]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[27]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[28]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[29]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[30]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "FRegDisp[31]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 165
    Info (15719): Pin "CSRegDisp[0]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[1]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[2]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[3]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[4]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[5]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[6]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "CSRegDisp[7]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 166
    Info (15719): Pin "Debug[0]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[1]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[2]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[3]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[4]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[5]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[6]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[7]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[8]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[9]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[10]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[11]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[12]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[13]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[14]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[15]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[16]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[17]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[18]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[19]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[20]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[21]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[22]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[23]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[24]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[25]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[26]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[27]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[28]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[29]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[30]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15719): Pin "Debug[31]" is virtual output pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 172
    Info (15718): Pin "RegDispSelect[4]" is virtual input pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 163
    Info (15718): Pin "RegDispSelect[2]" is virtual input pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 163
    Info (15718): Pin "RegDispSelect[0]" is virtual input pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 163
    Info (15718): Pin "RegDispSelect[1]" is virtual input pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 163
    Info (15718): Pin "RegDispSelect[3]" is virtual input pin File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 163
Warning (15752): Ignored 802 Virtual Pin logic option assignments
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[0]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[1]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[2]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[3]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[4]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[5]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[6]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[7]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[8]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[9]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[10]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[11]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[12]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[13]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[14]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[15]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[16]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[17]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[18]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[19]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[20]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[21]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[22]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[23]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[24]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[25]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[26]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[27]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[28]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[29]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[30]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[31]"
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[23]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[27]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[5]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Rs2[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[17]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[6]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[10]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[20]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[31]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[28]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[21]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[16]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[13]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[8]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_InstrType[12]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Rd[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[16]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[28]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[8]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_ByteEnable".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_InstrType[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[14]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_Rd[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Uniao[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[19]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[24]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[14]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Rd[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[23]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[21]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[10]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[5]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Rd".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_InstrType[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[5]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[29]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[25]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[10]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[5]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[23]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[5]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_InstrType[6]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[11]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_Rd[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[6]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[28]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[29]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[24]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[22]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[13]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Funct3[2]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispSelect".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[19]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[11]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[21]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[21]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[11]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Rs2[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[8]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[13]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[18]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[22]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_InstrType[9]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_CALUControl[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[24]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[24]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[31]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[8]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[22]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[22]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[29]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[25]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[8]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[10]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[14]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_CALUControl[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[7]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoLeitura".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[25]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Rs1[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[23]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[21]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[10]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_InstrType[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[24]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Uniao".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[26]".
    Warning (15751): Ignored Virtual Pin assignment to "oiIF_PC".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[16]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[17]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[30]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[21]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[10]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_InstrType[6]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[22]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[28]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[19]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[29]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[11]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_InstrType[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[11]".
    Warning (15751): Ignored Virtual Pin assignment to "Uniao".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[5]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[24]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[11]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_InstrType[5]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_Funct3".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[10]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[12]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[6]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[17]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Rs2".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_InstrType[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[12]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_InstrType".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[14]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[8]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[30]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_InstrType[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[13]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[8]".
    Warning (15751): Ignored Virtual Pin assignment to "PC".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Rd[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[31]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[28]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Instr".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_Uniao[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[31]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[9]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[4]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada_FRegister".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Rd[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[21]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_Funct3[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[13]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[14]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[21]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[15]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_InstrType[8]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[7]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[24]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_InstrType[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Funct3[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[11]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[17]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[30]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[17]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_Rd".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_Instr".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[11]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[29]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[5]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[27]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[12]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[6]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[14]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[18]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Funct3[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_Uniao[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[17]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[20]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[7]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[30]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[7]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[10]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[9]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[19]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[9]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[7]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[21]".
    Warning (15751): Ignored Virtual Pin assignment to "oRegEXMEM".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[24]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[25]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[19]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[29]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[6]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[15]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[5]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[28]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[31]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[26]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[8]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[31]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[14]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[30]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[0]".
    Warning (15751): Ignored Virtual Pin assignment to "oiIF_Instr".
    Warning (15751): Ignored Virtual Pin assignment to "FRegDisp".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[15]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[15]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[13]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[8]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[31]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[26]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[17]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[28]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[10]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_InstrType[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_InstrType[7]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[24]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[15]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[24]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[16]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_Rd[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[26]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[24]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_InstrType[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[22]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[25]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_InstrType[6]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[18]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_InstrType[9]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[18]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[25]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_Funct3[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[11]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[13]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_Uniao[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[29]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[16]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[20]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[20]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_InstrType".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Rd[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[31]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[5]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_Uniao".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[21]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[20]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[23]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[14]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[28]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_InstrType[11]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_Rd".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_InstrType[11]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_InstrType[10]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister2".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[8]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[6]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[30]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[29]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_InstrType[12]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[28]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_CSR".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_InstrType[9]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[15]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Uniao[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[15]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[5]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[15]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[15]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_InstrType[5]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[8]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[24]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[23]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[31]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[16]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[16]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[31]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[21]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[12]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[6]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[22]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[18]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[12]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[21]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[31]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[26]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[11]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_Uniao[2]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[23]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_CALUControl[1]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_FPULA".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[23]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[12]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[24]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[31]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[18]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[26]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Rs2[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[22]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[22]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Rs1".
    Warning (15751): Ignored Virtual Pin assignment to "oWB_RegWrite".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[23]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_Rd[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[27]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[6]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[9]".
    Warning (15751): Ignored Virtual Pin assignment to "oRegMEMWB".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[9]".
    Warning (15751): Ignored Virtual Pin assignment to "Instrucao".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[12]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[7]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[25]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[23]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[14]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[9]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[18]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[17]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Uniao[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[15]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Rs1[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_Instr".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[10]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[22]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[30]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[18]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[29]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[20]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[31]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[26]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[30]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[12]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[25]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[12]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[9]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[30]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[20]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[17]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[19]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[12]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[5]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[6]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[22]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Rs2[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[12]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[28]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[25]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[13]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[12]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[15]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[9]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[7]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[31]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[17]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[28]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[25]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[25]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[27]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[19]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[0]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoEscrita".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[30]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_InstrType[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[9]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Funct3".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[15]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[22]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[9]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[28]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[25]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[9]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[14]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[6]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[20]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[25]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[14]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[17]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_CALUControl[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[13]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[18]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[28]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[11]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[12]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[6]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[26]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_CALUControl".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[5]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[23]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[21]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[29]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[6]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[27]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[31]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[7]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[10]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_Funct3[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[9]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_InstrType[12]".
    Warning (15751): Ignored Virtual Pin assignment to "oRegIFID".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[31]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[10]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[30]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_InstrType[11]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[7]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[25]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_InstrType[7]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[28]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[20]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_CSR".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[15]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_Endereco".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[10]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[16]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[5]".
    Warning (15751): Ignored Virtual Pin assignment to "Entrada1_FPULA".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[18]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[21]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[28]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[14]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[8]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[16]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[17]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_Rd[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[27]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[27]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[16]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[24]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[27]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[6]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[6]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[19]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[19]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[6]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_InstrType[10]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_CALUControl[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[23]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[26]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[17]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_InstrType[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[13]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[29]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[22]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[11]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[22]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[17]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_CSRead".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[22]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[14]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[27]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[26]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[31]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[25]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[15]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[30]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_InstrType".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[14]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Rs1[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_Rd[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_InstrType[10]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[12]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[8]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[5]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_CSR".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[24]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC".
    Warning (15751): Ignored Virtual Pin assignment to "Estado".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[13]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_InstrType[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[27]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_InstrType[8]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[16]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[16]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[8]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[16]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[5]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[11]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[25]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[27]".
    Warning (15751): Ignored Virtual Pin assignment to "wEXForwardB".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[22]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[20]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[8]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[7]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[19]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[13]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[29]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[19]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[21]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[12]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Rs1[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad".
    Warning (15751): Ignored Virtual Pin assignment to "oRegIDEX".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[9]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[15]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[26]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[26]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[19]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Uniao[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[19]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[19]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[8]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[29]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[18]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[24]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[7]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[22]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[29]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[29]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[8]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[7]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[10]".
    Warning (15751): Ignored Virtual Pin assignment to "FRegister1".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[24]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[27]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[22]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[7]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[11]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_InstrType[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[18]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_CSRead".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Uniao[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[13]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Rs1[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[7]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[23]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[9]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[14]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[30]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[12]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[21]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_Rd[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[14]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[26]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[13]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[14]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[13]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[26]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[13]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[29]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[21]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[8]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[19]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[20]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[22]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[20]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[18]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[12]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[21]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[26]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[9]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Rs2[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[30]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_COrigBULA".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[26]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[23]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[16]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[11]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[10]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[20]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[9]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[12]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[26]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[27]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[18]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[27]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[20]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[27]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[10]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[19]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[23]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[10]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[23]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[11]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[28]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[8]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[11]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[18]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[25]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[16]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_Uniao[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[13]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[7]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[28]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[18]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[6]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[7]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[16]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[5]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_InstrType[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[28]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_Uniao".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[9]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC[23]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_Uniao[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[11]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[15]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[14]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[11]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[13]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_InstrType[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[7]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[9]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[15]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[30]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_CSRead".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[15]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[16]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[5]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[7]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_InstrType[5]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[18]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[12]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[17]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate[6]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[21]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[31]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_InstrType[8]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[31]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_Rd[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[30]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[29]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[27]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[19]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[5]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[18]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[5]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Immediate".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read2[20]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[6]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[25]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[18]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_Rd[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[28]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[13]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[23]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[26]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[29]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[10]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[24]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[7]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[20]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[17]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[20]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC4[19]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[30]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_COrigAULA".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[27]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[2]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC4[14]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[9]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC[20]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[0]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[24]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[16]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[26]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[3]".
    Warning (15751): Ignored Virtual Pin assignment to "wEXForwardA".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[23]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[19]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_RegWrite[4]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[27]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[16]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_ALUresult[10]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[27]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_PC[15]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_Rd[1]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ALUresult[25]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC[30]".
    Warning (15751): Ignored Virtual Pin assignment to "oiIF_PC4".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_ForwardB[20]".
    Warning (15751): Ignored Virtual Pin assignment to "CSRegDisp".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_PC[17]".
    Warning (15751): Ignored Virtual Pin assignment to "wEX_Read1[6]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_InstrType[7]".
    Warning (15751): Ignored Virtual Pin assignment to "wWB_MemLoad[17]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_PC4[17]".
    Warning (15751): Ignored Virtual Pin assignment to "wiIF_Instr[30]".
    Warning (15751): Ignored Virtual Pin assignment to "wMEM_PC4[29]".
    Warning (15751): Ignored Virtual Pin assignment to "wID_PC4[0]".
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "TD_CLK27" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 138
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 139
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 139
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 139
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 139
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 139
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 139
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 139
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 139
    Warning (15610): No output dependent on input pin "TD_HS" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 140
    Warning (15610): No output dependent on input pin "TD_VS" File: /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v Line: 142
Info (21057): Implemented 20966 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 32 input pins
    Info (21059): Implemented 120 output pins
    Info (21060): Implemented 45 bidirectional pins
    Info (21061): Implemented 19984 logic cells
    Info (21064): Implemented 750 RAM segments
    Info (21065): Implemented 4 PLLs
    Info (21062): Implemented 30 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 962 warnings
    Info: Peak virtual memory: 802 megabytes
    Info: Processing ended: Wed Jun 21 12:53:10 2023
    Info: Elapsed time: 00:01:43
    Info: Total CPU time (on all processors): 00:02:34


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/leorb/UnB/5_semestre/OAC/Lab/Lab4/RISC-V_restored/output_files/TopDE.map.smsg.


