// Seed: 3577836881
module module_0 (
    input uwire id_0
    , id_20,
    input tri1 id_1,
    output supply1 id_2,
    input supply1 id_3,
    output wand id_4,
    input tri id_5,
    input wor id_6,
    output wand id_7,
    output wand id_8,
    input tri1 id_9,
    output uwire id_10,
    input tri0 id_11,
    input tri1 id_12,
    input wor id_13,
    output tri id_14,
    output tri1 id_15,
    output tri0 id_16,
    output wor id_17,
    input tri0 id_18
    , id_21
);
endmodule
module module_1 (
    output wire id_0,
    input wire id_1,
    input wor id_2,
    output supply0 id_3,
    input supply0 id_4,
    input supply1 id_5,
    output tri id_6,
    input wire id_7,
    input tri id_8,
    output tri0 id_9,
    input tri0 id_10,
    output tri id_11,
    output wor id_12,
    output supply0 id_13,
    input wor id_14,
    output supply1 id_15,
    output wire id_16,
    input tri0 id_17,
    output tri0 id_18,
    input tri0 id_19
);
  tri id_21 = 1;
  reg id_22, id_23;
  always id_22 <= 1;
  wire id_24;
  wire id_25, id_26;
  always id_12 = 1 == id_7;
  wire id_27;
  assign id_6.id_19 = id_10 - id_8;
  assign id_23 = 1;
  initial id_21 = id_14;
  module_0 modCall_1 (
      id_21,
      id_4,
      id_6,
      id_14,
      id_12,
      id_19,
      id_8,
      id_3,
      id_15,
      id_7,
      id_21,
      id_1,
      id_17,
      id_2,
      id_12,
      id_6,
      id_6,
      id_0,
      id_21
  );
  assign modCall_1.type_2 = 0;
  assign id_3 = id_10;
  assign id_21 = 1;
endmodule
