0-prep 0h0m1s816ms
1-opensta 0h0m1s87ms
1-yosys 0h0m1s575ms
3-verilog2def_openroad 0h0m1s53ms
4-ioPlacer 0h0m0s777ms
5-tapcell 0h0m0s797ms
7-pdn 0h0m1s379ms
8-replace 0h0m1s963ms
8-resizer_design_optimization 0h0m1s371ms
9-write_verilog 0h0m0s786ms
9-resizer_design_optimization_sta 0h0m1s171ms
11-opendp 0h0m0s825ms
12-cts 0h0m38s255ms
13-write_verilog 0h0m0s844ms
13-resizer_timing_optimization 0h0m1s268ms
14-write_verilog 0h0m0s808ms
14-resizer_timing_optimization_sta 0h0m1s201ms
15-resizer_timing_optimization 0h0m1s327ms
16-write_verilog 0h0m0s815ms
16-resizer_timing_optimization_sta 0h0m1s149ms
18-opendp 0h0m0s853ms
19-fastroute 0h0m1s431ms
20-addspacers 0h0m0s927ms
21-write_verilog 0h0m0s886ms