# Reading C:/IDEs/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do MIPS_run_msim_gate_verilog.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying C:\IDEs\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\IDEs\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+. {MIPS_7_1200mv_85c_slow.vo}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MIPS
# 
# Top level modules:
# 	MIPS
# 
vsim rtl_work.MIPS
# vsim rtl_work.MIPS 
# Loading rtl_work.MIPS
# Loading rtl_work.CONTROL
# Loading rtl_work.REGISTER
# Loading rtl_work.IMEM
# Loading rtl_work.MUX31
# Loading rtl_work.REGISTER_BANK
# Loading rtl_work.SIGN_EXTEND
# Loading rtl_work.MUX21
# Loading rtl_work.ULA
# Loading rtl_work.CMP_BRANCH
# Loading rtl_work.ALU_CONTROL
# Loading rtl_work.DMEM
# Loading rtl_work.ADDER
# Loading rtl_work.SHIFT_LEFT_2
# ** Warning: (vsim-3015) C:/Users/Familia/Documents/GitHub/mips_verilog/MIPS.v(82): [PCDPC] - Port size (2 or 2) does not match connection size (1) for port 'mux_write_rt_rd'. The port definition is at: C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v(51).
# 
#         Region: /MIPS/control
# ** Warning: (vsim-3015) C:/Users/Familia/Documents/GitHub/mips_verilog/MIPS.v(113): [PCDPC] - Port size (2 or 2) does not match connection size (1) for port 'S'. The port definition is at: C:/Users/Familia/Documents/GitHub/mips_verilog/mux31.v(22).
# 
#         Region: /MIPS/mux_write_rt_rd
# ** Warning: (vsim-3015) C:/Users/Familia/Documents/GitHub/mips_verilog/MIPS.v(213): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'O'. The port definition is at: C:/Users/Familia/Documents/GitHub/mips_verilog/MUX21.v(13).
# 
#         Region: /MIPS/j_type_addr_to_write
add wave -position insertpoint sim:/MIPS/#ASSIGN#66/*
# (vish-4014) No objects found matching '/MIPS/#ASSIGN#66/*'.
add wave -position end  sim:/MIPS/pc/clk
add wave -position end  sim:/MIPS/pc/nrst
add wave -position end  sim:/MIPS/pc/A
add wave -position end  sim:/MIPS/pc/O
add wave -position end  sim:/MIPS/imem/address
add wave -position end  sim:/MIPS/imem/instruction
add wave -position end  sim:/MIPS/register_bank/clk
add wave -position end  sim:/MIPS/register_bank/write
add wave -position end  sim:/MIPS/register_bank/write_data
add wave -position end  sim:/MIPS/register_bank/write_address
add wave -position end  sim:/MIPS/register_bank/read_address_1
add wave -position end  sim:/MIPS/register_bank/read_address_2
add wave -position end  sim:/MIPS/register_bank/read_data_1
add wave -position end  sim:/MIPS/register_bank/read_data_2
force -freeze sim:/MIPS/pc/clk 1 0, 0 {50 ps} -r 100
run
# ** Warning: (vsim-7) Failed to open readmem file "memory.bin" in read mode.
# 
# No such file or directory. (errno = ENOENT)    : C:/Users/Familia/Documents/GitHub/mips_verilog/IMEM.v(33)
#    Time: 0 ps  Iteration: 0  Instance: /MIPS/imem
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
