<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="ultra96v2_design_zynq_ultra_ps_e_0_0_synth_1" LaunchDir="/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/ultra96v2_design_zynq_ultra_ps_e_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ultra96v2_design_clk_wiz_0_0_synth_1" LaunchDir="/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/ultra96v2_design_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ultra96v2_design_proc_sys_reset_0_0_synth_1" LaunchDir="/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/ultra96v2_design_proc_sys_reset_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ultra96v2_design_proc_sys_reset_1_0_synth_1" LaunchDir="/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/ultra96v2_design_proc_sys_reset_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="ultra96v2_design_proc_sys_reset_0_0_synth_1"/>
	</Run>
	<Run Id="ultra96v2_design_proc_sys_reset_2_0_synth_1" LaunchDir="/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/ultra96v2_design_proc_sys_reset_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="ultra96v2_design_proc_sys_reset_0_0_synth_1"/>
	</Run>
	<Run Id="ultra96v2_design_proc_sys_reset_3_0_synth_1" LaunchDir="/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/ultra96v2_design_proc_sys_reset_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="ultra96v2_design_proc_sys_reset_0_0_synth_1"/>
	</Run>
	<Run Id="ultra96v2_design_axi_intc_0_0_synth_1" LaunchDir="/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/ultra96v2_design_axi_intc_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ultra96v2_design_auto_pc_0_synth_1" LaunchDir="/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/ultra96v2_design_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="ultra96v2_design_zynq_ultra_ps_e_0_0_synth_1"/>
		<Parent Id="ultra96v2_design_clk_wiz_0_0_synth_1"/>
		<Parent Id="ultra96v2_design_proc_sys_reset_0_0_synth_1"/>
		<Parent Id="ultra96v2_design_proc_sys_reset_1_0_synth_1"/>
		<Parent Id="ultra96v2_design_proc_sys_reset_2_0_synth_1"/>
		<Parent Id="ultra96v2_design_proc_sys_reset_3_0_synth_1"/>
		<Parent Id="ultra96v2_design_axi_intc_0_0_synth_1"/>
		<Parent Id="ultra96v2_design_auto_pc_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="ultra96v2_design_zynq_ultra_ps_e_0_0_synth_1"/>
		<Parent Id="ultra96v2_design_clk_wiz_0_0_synth_1"/>
		<Parent Id="ultra96v2_design_proc_sys_reset_0_0_synth_1"/>
		<Parent Id="ultra96v2_design_proc_sys_reset_1_0_synth_1"/>
		<Parent Id="ultra96v2_design_proc_sys_reset_2_0_synth_1"/>
		<Parent Id="ultra96v2_design_proc_sys_reset_3_0_synth_1"/>
		<Parent Id="ultra96v2_design_axi_intc_0_0_synth_1"/>
		<Parent Id="ultra96v2_design_auto_pc_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

