{
  "name": "core::intrinsics::simd::simd_shl",
  "span": "$library/core/src/intrinsics/simd.rs:116:1: 116:54",
  "doc": " Shifts vector left elementwise, with UB on overflow.\n\n Shifts `lhs` left by `rhs`, shifting in sign bits for signed types.\n\n `T` must be a vector of integers.\n\n # Safety\n\n Each element of `rhs` must be less than `<int>::BITS`.\n"
}