#! /usr/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x168cba0 .scope module, "TestBench" "TestBench" 2 4;
 .timescale -9 -12;
v0x16c12c0_0 .net "data", 63 0, v0x16bed20_0; 1 drivers
v0x16c1360_0 .net "fifo_empty", 0 0, v0x16c0c10_0; 1 drivers
v0x16c15e0_0 .net "fifo_full", 0 0, v0x16c0b40_0; 1 drivers
v0x16c1660_0 .net "q", 63 0, v0x16c0c90_0; 1 drivers
v0x16c16e0_0 .net "read_clock", 0 0, v0x16bf230_0; 1 drivers
v0x16c1760_0 .net "read_enable", 0 0, v0x1688e20_0; 1 drivers
v0x16c17e0_0 .net "reset", 0 0, v0x16beed0_0; 1 drivers
v0x16c1860_0 .net "write_clock", 0 0, v0x16bf080_0; 1 drivers
v0x16c1930_0 .net "write_enable", 0 0, v0x16beb70_0; 1 drivers
S_0x16bf770 .scope module, "fifo1" "fifo" 2 20, 3 1, S_0x168cba0;
 .timescale -9 -12;
P_0x16bf868 .param/l "DATA_WIDTH" 3 1, +C4<01000000>;
P_0x16bf890 .param/l "FIFO_SIZE" 3 1, +C4<01000>;
P_0x16bf8b8 .param/l "SIZE_BITS" 3 1, +C4<011>;
v0x16bfa10_0 .net *"_s0", 4 0, L_0x16c19b0; 1 drivers
v0x16bfab0_0 .net *"_s11", 1 0, C4<00>; 1 drivers
v0x16bfb50_0 .net *"_s12", 31 0, L_0x16c1cd0; 1 drivers
v0x16bfbf0_0 .net *"_s15", 26 0, C4<000000000000000000000000000>; 1 drivers
v0x16bfca0_0 .net *"_s16", 31 0, L_0x16c1e80; 1 drivers
v0x16bfd40_0 .net *"_s18", 31 0, C4<00000000000000000000000000000001>; 1 drivers
v0x16bfe20_0 .net *"_s20", 31 0, L_0x16c2090; 1 drivers
v0x16bfec0_0 .net *"_s24", 4 0, L_0x16c2330; 1 drivers
v0x16bffb0_0 .net *"_s27", 1 0, C4<00>; 1 drivers
v0x16c0050_0 .net *"_s28", 31 0, L_0x16c2500; 1 drivers
v0x16c0150_0 .net *"_s3", 1 0, C4<00>; 1 drivers
v0x16c01f0_0 .net *"_s31", 26 0, C4<000000000000000000000000000>; 1 drivers
v0x16c0300_0 .net *"_s32", 4 0, L_0x16c2680; 1 drivers
v0x16c03a0_0 .net *"_s35", 1 0, C4<00>; 1 drivers
v0x16c04c0_0 .net *"_s36", 31 0, L_0x16c2800; 1 drivers
v0x16c0560_0 .net *"_s39", 26 0, C4<000000000000000000000000000>; 1 drivers
v0x16c0420_0 .net *"_s4", 31 0, L_0x16c1aa0; 1 drivers
v0x16c06b0_0 .net *"_s40", 31 0, L_0x16c2940; 1 drivers
v0x16c07d0_0 .net *"_s42", 31 0, C4<00000000000000000000000000000001>; 1 drivers
v0x16c0850_0 .net *"_s44", 31 0, L_0x16c2ac0; 1 drivers
v0x16c0730_0 .net *"_s7", 26 0, C4<000000000000000000000000000>; 1 drivers
v0x16c0980_0 .net *"_s8", 4 0, L_0x16c1be0; 1 drivers
v0x16c08d0_0 .net "almost_empty", 2 0, L_0x16c2240; 1 drivers
v0x16c0ac0_0 .net "almost_full", 2 0, L_0x16c2c20; 1 drivers
v0x16c0a20_0 .alias "data", 63 0, v0x16c12c0_0;
v0x16c0c10_0 .var "fifo_empty", 0 0;
v0x16c0b40_0 .var "fifo_full", 0 0;
v0x16c0d70 .array "fifo_mem", 0 7, 63 0;
v0x16c0c90_0 .var "q", 63 0;
v0x16c0ee0_0 .alias "read_clock", 0 0, v0x16c16e0_0;
v0x16c0e40_0 .alias "read_enable", 0 0, v0x16c1760_0;
v0x16c10b0_0 .var "read_pointer", 2 0;
v0x16c0f60_0 .alias "reset", 0 0, v0x16c17e0_0;
v0x16c1240_0 .alias "write_clock", 0 0, v0x16c1860_0;
v0x16c1180_0 .alias "write_enable", 0 0, v0x16c1930_0;
v0x16c1430_0 .var "write_pointer", 2 0;
E_0x16bf930 .event posedge, v0x16beed0_0, v0x16bf230_0;
E_0x16bf9e0 .event posedge, v0x16beed0_0, v0x16bf080_0;
L_0x16c19b0 .concat [ 3 2 0 0], v0x16c1430_0, C4<00>;
L_0x16c1aa0 .concat [ 5 27 0 0], L_0x16c19b0, C4<000000000000000000000000000>;
L_0x16c1be0 .concat [ 3 2 0 0], v0x16c10b0_0, C4<00>;
L_0x16c1cd0 .concat [ 5 27 0 0], L_0x16c1be0, C4<000000000000000000000000000>;
L_0x16c1e80 .arith/sub 32, L_0x16c1aa0, L_0x16c1cd0;
L_0x16c2090 .arith/sub 32, L_0x16c1e80, C4<00000000000000000000000000000001>;
L_0x16c2240 .part L_0x16c2090, 0, 3;
L_0x16c2330 .concat [ 3 2 0 0], v0x16c10b0_0, C4<00>;
L_0x16c2500 .concat [ 5 27 0 0], L_0x16c2330, C4<000000000000000000000000000>;
L_0x16c2680 .concat [ 3 2 0 0], v0x16c1430_0, C4<00>;
L_0x16c2800 .concat [ 5 27 0 0], L_0x16c2680, C4<000000000000000000000000000>;
L_0x16c2940 .arith/sub 32, L_0x16c2500, L_0x16c2800;
L_0x16c2ac0 .arith/sub 32, L_0x16c2940, C4<00000000000000000000000000000001>;
L_0x16c2c20 .part L_0x16c2ac0, 0, 3;
S_0x168a7f0 .scope module, "gen_fifo" "generator_fifo" 2 33, 4 1, S_0x168cba0;
 .timescale -9 -12;
v0x16bf2f0_0 .alias "data", 63 0, v0x16c12c0_0;
v0x16bf3c0_0 .alias "read_clock", 0 0, v0x16c16e0_0;
v0x16bf470_0 .alias "read_enable", 0 0, v0x16c1760_0;
v0x16bf520_0 .alias "reset", 0 0, v0x16c17e0_0;
v0x16bf600_0 .alias "write_clock", 0 0, v0x16c1860_0;
v0x16bf6b0_0 .alias "write_enable", 0 0, v0x16c1930_0;
S_0x16bf140 .scope module, "rcg" "read_clock_gen" 4 10, 4 19, S_0x168a7f0;
 .timescale -9 -12;
v0x16bf230_0 .var "clock", 0 0;
S_0x16bef90 .scope module, "wcg" "write_clock_gen" 4 11, 4 34, S_0x168a7f0;
 .timescale -9 -12;
v0x16bf080_0 .var "clock", 0 0;
S_0x16bede0 .scope module, "resg" "reset_gen" 4 12, 4 49, S_0x168a7f0;
 .timescale -9 -12;
v0x16beed0_0 .var "reset", 0 0;
S_0x16bec30 .scope module, "datg" "data_gen" 4 13, 4 61, S_0x168a7f0;
 .timescale -9 -12;
v0x16bed20_0 .var "data", 63 0;
S_0x16bea80 .scope module, "weng" "write_enable_gen" 4 14, 4 74, S_0x168a7f0;
 .timescale -9 -12;
v0x16beb70_0 .var "we", 0 0;
S_0x16a4d60 .scope module, "reng" "read_enable_gen" 4 15, 4 89, S_0x168a7f0;
 .timescale -9 -12;
v0x1688e20_0 .var "re", 0 0;
    .scope S_0x16bf770;
T_0 ;
    %wait E_0x16bf9e0;
    %load/v 8, v0x16c0f60_0, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x16c10b0_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x16c1430_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x16c0b40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x16c0c10_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0x16c1180_0, 1;
    %load/v 9, v0x16c0b40_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_0.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x16c0c10_0, 0, 0;
    %load/v 8, v0x16c0ac0_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 0, 4;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x16c0b40_0, 0, 8;
    %load/v 8, v0x16c0a20_0, 64;
    %ix/getv 3, v0x16c1430_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 64, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x16c0d70, 0, 8;
t_0 ;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0x16c1430_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x16c1430_0, 0, 8;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x16bf770;
T_1 ;
    %wait E_0x16bf930;
    %load/v 8, v0x16c0f60_0, 1;
    %jmp/0xz  T_1.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x16c10b0_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x16c1430_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x16c0b40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x16c0c10_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0x16c0e40_0, 1;
    %load/v 9, v0x16c0c10_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.2, 8;
    %load/v 8, v0x16c08d0_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 0, 4;
    %mov 8, 4, 1;
    %set/v v0x16c0c10_0, 8, 1;
    %ix/getv 3, v0x16c10b0_0;
    %load/av 8, v0x16c0d70, 64;
    %ix/load 0, 64, 0;
    %assign/v0 v0x16c0c90_0, 0, 8;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0x16c10b0_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x16c10b0_0, 0, 8;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x16bf140;
T_2 ;
    %set/v v0x16bf230_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x16bf140;
T_3 ;
    %delay 30000, 0;
    %set/v v0x16bf230_0, 1, 1;
    %delay 30000, 0;
    %set/v v0x16bf230_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x16bef90;
T_4 ;
    %set/v v0x16bf080_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x16bef90;
T_5 ;
    %delay 20000, 0;
    %set/v v0x16bf080_0, 1, 1;
    %delay 20000, 0;
    %set/v v0x16bf080_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x16bede0;
T_6 ;
    %set/v v0x16beed0_0, 0, 1;
    %delay 50000, 0;
    %set/v v0x16beed0_0, 1, 1;
    %delay 50000, 0;
    %set/v v0x16beed0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x16bec30;
T_7 ;
    %set/v v0x16bed20_0, 0, 64;
    %end;
    .thread T_7;
    .scope S_0x16bec30;
T_8 ;
    %delay 60000, 0;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0x16bed20_0, 64;
    %set/v v0x16bed20_0, 8, 64;
    %jmp T_8;
    .thread T_8;
    .scope S_0x16bea80;
T_9 ;
    %set/v v0x16beb70_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x16bea80;
T_10 ;
    %delay 350000, 0;
    %set/v v0x16beb70_0, 1, 1;
    %delay 1100000, 0;
    %set/v v0x16beb70_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x16a4d60;
T_11 ;
    %set/v v0x1688e20_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x16a4d60;
T_12 ;
    %delay 300000, 0;
    %set/v v0x1688e20_0, 1, 1;
    %delay 500000, 0;
    %set/v v0x1688e20_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x168cba0;
T_13 ;
    %vpi_call 2 43 "$dumpfile", "signalsFifo2.vcd";
    %vpi_call 2 44 "$dumpvars";
    %delay 1100000, 0;
    %vpi_call 2 46 "$display", "test finished";
    %vpi_call 2 47 "$finish";
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "fifo_tb2.v";
    "./../code/fifo2.v";
    "./generator_fifo.v";
