
---------- Begin Simulation Statistics ----------
final_tick                               70899941725500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 833808                       # Simulator instruction rate (inst/s)
host_mem_usage                                 790056                       # Number of bytes of host memory used
host_op_rate                                  1336433                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.99                       # Real time elapsed on the host
host_tick_rate                              811482306                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000002                       # Number of instructions simulated
sim_ops                                      16028360                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009732                       # Number of seconds simulated
sim_ticks                                  9732449250                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                        15                       # number of cc regfile reads
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branches                          0                       # Number of branches committed
system.cpu.commit.bw_lim_events                     0                       # number cycles where commit BW limit reached
system.cpu.commit.commitSquashedInsts               7                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                    1                       # Number of instructions committed
system.cpu.commit.committedOps                      2                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples           33                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.060606                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.242306                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0           31     93.94%     93.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1            2      6.06%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            1                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total           33                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.int_insts                         2                       # Number of committed integer instructions.
system.cpu.commit.loads                             0                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu                2    100.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead               0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total                 2                       # Class of committed instruction
system.cpu.commit.refs                              0                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                           1                       # Number of Instructions Simulated
system.cpu.committedOps                             2                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                             187.000000                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                       187.000000                       # CPI: Total CPI of All Threads
system.cpu.decode.DecodedInsts                      9                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                       31                       # Number of cycles decode is idle
system.cpu.decode.SquashCycles                      1                       # Number of cycles decode is squashing
system.cpu.dtb.rdAccesses                           3                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           1                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.CacheLines                         2                       # Number of cache lines fetched
system.cpu.fetch.Cycles                             2                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                     1                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                              7                       # Number of instructions fetch has processed
system.cpu.fetch.PendingDrainCycles                 3                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu.fetch.SquashCycles                       1                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                         0                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles                 29                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.rate                        0.037433                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples                 34                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.264706                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.377499                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                       32     94.12%     94.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                        1      2.94%     97.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                        0      0.00%     97.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                        0      0.00%     97.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                        0      0.00%     97.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                        0      0.00%     97.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                        0      0.00%     97.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                        0      0.00%     97.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                        1      2.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                   34                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                        56                       # number of floating regfile reads
system.cpu.idleCycles                             153                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                    0                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                        0                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.032086                       # Inst execution rate
system.cpu.iew.exec_refs                            4                       # number of memory reference insts executed
system.cpu.iew.exec_stores                          1                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                       0                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                     4                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                    2                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts                   9                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                     3                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 0                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                     6                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                      1                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads            4                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores            2                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              0                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                         3                       # num instructions consuming a value
system.cpu.iew.wb_count                             3                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.666667                       # average fanout of values written-back
system.cpu.iew.wb_producers                         2                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.016043                       # insts written-back per cycle
system.cpu.iew.wb_sent                              3                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                       53                       # number of integer regfile reads
system.cpu.int_regfile_writes                       2                       # number of integer regfile writes
system.cpu.ipc                               0.005348                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.005348                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                     2     33.33%     33.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     33.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     33.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     33.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     33.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     33.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     33.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     33.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     33.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     33.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     33.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     33.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     33.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     33.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     33.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     33.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     33.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     33.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     33.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     33.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     33.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     33.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     33.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     33.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     33.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     33.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     33.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     33.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     33.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     33.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     33.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     33.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     33.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     33.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     33.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     33.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     33.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     33.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     33.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     33.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     33.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     33.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                    3     50.00%     83.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                   1     16.67%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                      6                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                      6                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads                 46                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses            3                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes                16                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                          9                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                         6                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsExamined               7                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined           18                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples            34                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.176471                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.626224                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                  31     91.18%     91.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                   1      2.94%     94.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                   1      2.94%     97.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                   1      2.94%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total              34                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.032086                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                    4                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                   2                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                       5                       # number of misc regfile reads
system.cpu.numCycles                              187                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.CommittedMaps                     2                       # Number of HB maps that are committed
system.cpu.rename.IdleCycles                       31                       # Number of cycles rename is idle
system.cpu.rename.RenameLookups                    38                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                      9                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands                   9                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                         0                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                      1                       # Number of cycles rename is squashing
system.cpu.rename.UndoneMaps                        7                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups               22                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.skidInsts                         0                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                           41                       # The number of ROB reads
system.cpu.rob.rob_writes                          19                       # The number of ROB writes
system.cpu.timesIdled                               2                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         7471                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         17028                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                    714317                       # Number of branches fetched
system.switch_cpus.committedInsts            10000001                       # Number of instructions committed
system.switch_cpus.committedOps              16028358                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses             3614084                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    44                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1399091                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    51                       # TLB misses on write requests
system.switch_cpus.idle_fraction             0.000828                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses            13420421                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    11                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction         0.999172                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 19448778                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles       19432671.350313                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads     13779873                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes      6895802                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts       608243                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses        1417974                       # Number of float alu accesses
system.switch_cpus.num_fp_insts               1417974                       # number of float instructions
system.switch_cpus.num_fp_register_reads      2537516                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes      1257999                       # number of times the floating registers were written
system.switch_cpus.num_func_calls               63804                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles       16106.649687                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses      14812879                       # Number of integer alu accesses
system.switch_cpus.num_int_insts             14812879                       # number of integer instructions
system.switch_cpus.num_int_register_reads     34756368                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes     12570769                       # number of times the integer registers were written
system.switch_cpus.num_load_insts             3609579                       # Number of load instructions
system.switch_cpus.num_mem_refs               5008670                       # number of memory refs
system.switch_cpus.num_store_insts            1399091                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass         95071      0.59%      0.59% # Class of executed instruction
system.switch_cpus.op_class::IntAlu           9822894     61.28%     61.88% # Class of executed instruction
system.switch_cpus.op_class::IntMult            84240      0.53%     62.40% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     62.40% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd           32039      0.20%     62.60% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     62.60% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     62.60% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     62.60% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     62.60% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     62.60% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     62.60% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     62.60% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd            21142      0.13%     62.73% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     62.73% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu           327752      2.04%     64.78% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     64.78% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt           126470      0.79%     65.57% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc          158042      0.99%     66.55% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     66.55% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     66.55% # Class of executed instruction
system.switch_cpus.op_class::SimdShift          63426      0.40%     66.95% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     66.95% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     66.95% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     66.95% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd       107090      0.67%     67.62% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     67.62% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp           27      0.00%     67.62% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt       149566      0.93%     68.55% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv        21087      0.13%     68.68% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     68.68% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult        10842      0.07%     68.75% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     68.75% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     68.75% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     68.75% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     68.75% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     68.75% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     68.75% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     68.75% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     68.75% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     68.75% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     68.75% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     68.75% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     68.75% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     68.75% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     68.75% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     68.75% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     68.75% # Class of executed instruction
system.switch_cpus.op_class::MemRead          3386160     21.13%     89.88% # Class of executed instruction
system.switch_cpus.op_class::MemWrite         1398814      8.73%     98.60% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead       223419      1.39%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite          277      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total           16028358                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        24383                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         9726                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        49880                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           9726                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 70899941725500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2365                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5688                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1783                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7192                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7192                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2365                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        26585                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        26585                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  26585                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       975680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       975680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  975680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9557                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9557    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9557                       # Request fanout histogram
system.membus.reqLayer2.occupancy                6500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              26250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::UNDEFINED 70890209276250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::OFF   9732449250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 70899941725500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 70899941725500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 70899941725500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              5619                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        19517                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          154                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4712                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19878                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19878                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           244                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         5375                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          642                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        74735                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 75377                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2865280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2890752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           15539                       # Total snoops (count)
system.tol2bus.snoopTraffic                    364032                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            41036                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.237011                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.425255                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  31310     76.30%     76.30% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9726     23.70%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              41036                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy               2500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy              4500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              3000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 70899941725500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          143                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        15797                       # number of demand (read+write) hits
system.l2.demand_hits::total                    15940                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          143                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        15797                       # number of overall hits
system.l2.overall_hits::total                   15940                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           99                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         9453                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9557                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           99                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         9453                       # number of overall misses
system.l2.overall_misses::total                  9557                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst       155000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data       269500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total           424500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst       155000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data       269500                       # number of overall miss cycles
system.l2.overall_miss_latency::total          424500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          242                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        25250                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25497                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          242                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        25250                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25497                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.409091                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.374376                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.374828                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.409091                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.374376                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.374828                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst        77500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 89833.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::total    44.417704                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst        77500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 89833.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::total    44.417704                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                5688                       # number of writebacks
system.l2.writebacks::total                      5688                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst             2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data             3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                 5                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total                5                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst       135000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data       239500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total       374500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst       135000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data       239500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total       374500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000196                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000196                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst        67500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79833.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total        74900                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst        67500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79833.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total        74900                       # average overall mshr miss latency
system.l2.replacements                          15539                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        19517                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            19517                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        19517                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        19517                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          154                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              154                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          154                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          154                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data        12686                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12686                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         7192                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7192                       # number of ReadExReq misses
system.l2.ReadExReq_accesses::.switch_cpus.data        19878                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19878                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.361807                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.361807                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_hits::.switch_cpus.inst          143                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                143                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           99                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              101                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst       155000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       155000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          242                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            244                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.409091                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.413934                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst        77500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total  1534.653465                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst       135000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       135000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.008197                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst        67500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        67500                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         3111                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3111                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         2261                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2264                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data       269500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total       269500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         5372                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          5375                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.420886                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.421209                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89833.333333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total   119.037102                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data            3                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total            3                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data       239500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total       239500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000558                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79833.333333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79833.333333                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 70899941725500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1666.246734                       # Cycle average of tags in use
system.l2.tags.total_refs                       23367                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     15539                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.503765                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              70890209353000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     340.070430                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.061873                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         1.034799                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     8.340468                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1316.739164                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.166050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000505                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.004072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.642939                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.813597                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1790                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          201                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1454                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.874023                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     67209                       # Number of tag accesses
system.l2.tags.data_accesses                    67209                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 70899941725500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         6336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       604992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             611648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         6336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          6464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       364032                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          364032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           99                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         9453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9557                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5688                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               5688                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             13152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             19728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       651018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     62162359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              62846256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        13152                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       651018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           664170                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       37403945                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             37403945                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       37403945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            13152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            19728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       651018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     62162359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            100250202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000042500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                  13                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           5                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         5                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                        72500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      25000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  166250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14500.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33250.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        1                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 20.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     5                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            4                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            80                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.109255                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev           32                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-79            3     75.00%     75.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-143            1     25.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            4                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                    320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                     320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                         92500                       # Total gap between requests
system.mem_ctrls.avgGap                      18500.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data          192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 13151.879523029622                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 19727.819284544432                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data            3                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst        52750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data       113500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26375.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37833.33                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    20.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                14280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                 7590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy               14280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     614640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy          3615510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3734216160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3738482460                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        384.125554                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9724493000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT      7696250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                14280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                 7590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy               21420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     614640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy          3657120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3734181120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3738496170                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        384.126963                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9724401500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      7787750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON         8060000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     9724389250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 70899941725500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst     13420179                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13420179                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst     13420179                       # number of overall hits
system.cpu.icache.overall_hits::total        13420179                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          242                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            244                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          242                       # number of overall misses
system.cpu.icache.overall_misses::total           244                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst       160000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       160000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst       160000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       160000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            2                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     13420421                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     13420423                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            2                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     13420421                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     13420423                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        80000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total   655.737705                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        80000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total   655.737705                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          154                       # number of writebacks
system.cpu.icache.writebacks::total               154                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst            2                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst            2                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst       158000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       158000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst       158000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       158000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        79000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        79000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        79000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        79000                       # average overall mshr miss latency
system.cpu.icache.replacements                    154                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     13420179                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13420179                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          242                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           244                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst       160000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       160000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            2                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     13420421                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     13420423                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst            1                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        80000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total   655.737705                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst            2                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst       158000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       158000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        79000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        79000                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 70899941725500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            88.487200                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              377065                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               154                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2448.474026                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      70890209363500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     1.999975                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    86.487225                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.168920                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.172827                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           90                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           86                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.175781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          26841090                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         26841090                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 70899941725500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70899941725500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70899941725500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 70899941725500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70899941725500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70899941725500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 70899941725500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      4987925                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4987925                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4987925                       # number of overall hits
system.cpu.dcache.overall_hits::total         4987925                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        25250                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          25253                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        25250                       # number of overall misses
system.cpu.dcache.overall_misses::total         25253                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data       278000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total       278000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data       278000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total       278000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5013175                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5013178                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5013175                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5013178                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005037                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005037                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005037                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005037                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 92666.666667                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total    11.008593                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 92666.666667                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total    11.008593                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19517                       # number of writebacks
system.cpu.dcache.writebacks::total             19517                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data            3                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data            3                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data       275000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total       275000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data       275000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total       275000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 91666.666667                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 91666.666667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 91666.666667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 91666.666667                       # average overall mshr miss latency
system.cpu.dcache.replacements                  24229                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3608712                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3608712                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         5372                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5375                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data       278000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total       278000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3614084                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3614087                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.001486                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001487                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 92666.666667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total    51.720930                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data            3                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       275000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total       275000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 91666.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 91666.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1379213                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1379213                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        19878                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19878                       # number of WriteReq misses
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1399091                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1399091                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014208                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014208                       # miss rate for WriteReq accesses
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 70899941725500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1004.076297                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2444771                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24229                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            100.902679                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      70890209452500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     2.031869                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data  1002.044429                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.001984                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.978559                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.980543                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          335                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          547                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10051609                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10051609                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               70929146563000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1114936                       # Simulator instruction rate (inst/s)
host_mem_usage                                 793080                       # Number of bytes of host memory used
host_op_rate                                  1788473                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    35.88                       # Real time elapsed on the host
host_tick_rate                              814033436                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000001                       # Number of instructions simulated
sim_ops                                      64164473                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.029205                       # Number of seconds simulated
sim_ticks                                 29204837500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branches                          0                       # Number of branches committed
system.cpu.commit.bw_lim_events                     0                       # number cycles where commit BW limit reached
system.cpu.commit.committedInsts                    0                       # Number of instructions committed
system.cpu.commit.committedOps                      0                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.int_insts                         0                       # Number of committed integer instructions.
system.cpu.commit.loads                             0                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu                0                       # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0                       # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu.commit.op_class_0::MemRead               0                       # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite              0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0                       # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu.commit.op_class_0::total                 0                       # Class of committed instruction
system.cpu.commit.refs                              0                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                           0                       # Number of Instructions Simulated
system.cpu.committedOps                             0                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                                    nan                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                              nan                       # CPI: Total CPI of All Threads
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.branchRate                       nan                       # Number of branch fetches per cycle
system.cpu.fetch.idleRate                         nan                       # Percent of cycles fetch was idle
system.cpu.fetch.rate                             nan                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples                  0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean                   nan                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                    0                       # Number of instructions fetched each cycle (Total)
system.cpu.iew.branchMispredicts                    0                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                        0                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                          nan                       # Inst execution rate
system.cpu.iew.exec_refs                            0                       # number of memory reference insts executed
system.cpu.iew.exec_stores                          0                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                       0                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                     0                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                    0                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts                   0                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                     0                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 0                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                     0                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                      0                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              0                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                         0                       # num instructions consuming a value
system.cpu.iew.wb_count                             0                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                          nan                       # average fanout of values written-back
system.cpu.iew.wb_producers                         0                       # num instructions producing a value
system.cpu.iew.wb_rate                            nan                       # insts written-back per cycle
system.cpu.iew.wb_sent                              0                       # cumulative count of insts sent to commit
system.cpu.ipc                                    nan                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                              nan                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0                       # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                     0                       # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0                       # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0                       # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0                       # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0                       # Type of FU issued
system.cpu.iq.FU_type_0::total                      0                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                        nan                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                      0                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads                  0                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes                 0                       # Number of integer instruction queue writes
system.cpu.iq.issued_per_cycle::samples             0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean              nan                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev             nan                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total               0                       # Number of insts issued each cycle
system.cpu.iq.rate                                nan                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                    0                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                   0                       # Number of stores inserted to the mem dependence unit.
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.skidInsts                         0                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                            0                       # The number of ROB reads
system.cpu.rob.rob_writes                           0                       # The number of ROB writes
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        28521                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         57467                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                   2155002                       # Number of branches fetched
system.switch_cpus.committedInsts            29999999                       # Number of instructions committed
system.switch_cpus.committedOps              48136113                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses            10832860                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    79                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4214051                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   101                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses            40273561                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     6                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 58409675                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles           58409675                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads     41278943                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes     20684834                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts      1834483                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses        4302793                       # Number of float alu accesses
system.switch_cpus.num_fp_insts               4302793                       # number of float instructions
system.switch_cpus.num_fp_register_reads      7652089                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes      3801093                       # number of times the floating registers were written
system.switch_cpus.num_func_calls              193049                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses      44481807                       # Number of integer alu accesses
system.switch_cpus.num_int_insts             44481807                       # number of integer instructions
system.switch_cpus.num_int_register_reads    104291818                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes     37706370                       # number of times the integer registers were written
system.switch_cpus.num_load_insts            10819237                       # Number of load instructions
system.switch_cpus.num_mem_refs              15033288                       # number of memory refs
system.switch_cpus.num_store_insts            4214051                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass        293122      0.61%      0.61% # Class of executed instruction
system.switch_cpus.op_class::IntAlu          29500425     61.27%     61.88% # Class of executed instruction
system.switch_cpus.op_class::IntMult           254721      0.53%     62.41% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     62.41% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd           96550      0.20%     62.61% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     62.61% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     62.61% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     62.61% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     62.61% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     62.61% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     62.61% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     62.61% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd            63124      0.13%     62.74% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     62.74% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu           982958      2.04%     64.79% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     64.79% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt           379872      0.79%     65.57% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc          476179      0.99%     66.56% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     66.56% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     66.56% # Class of executed instruction
system.switch_cpus.op_class::SimdShift         189372      0.39%     66.96% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     66.96% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     66.96% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     66.96% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd       324893      0.67%     67.63% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     67.63% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp           91      0.00%     67.63% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt       453435      0.94%     68.57% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv        63771      0.13%     68.71% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     68.71% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult        32900      0.07%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::MemRead         10127307     21.04%     89.81% # Class of executed instruction
system.switch_cpus.op_class::MemWrite         4195855      8.72%     98.53% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead       691930      1.44%     99.96% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite        18196      0.04%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total           48144701                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        79706                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        32333                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       159503                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          32333                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  29204837500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7617                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        21723                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6798                       # Transaction distribution
system.membus.trans_dist::ReadExReq             21329                       # Transaction distribution
system.membus.trans_dist::ReadExResp            21329                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7617                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        86413                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        86413                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  86413                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      3242816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      3242816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3242816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             28946                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   28946    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               28946                       # Request fanout histogram
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::UNDEFINED 70890209276250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::OFF  38937286750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 70929146563000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 70929146563000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  29204837500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             18432                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        63963                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          534                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           15209                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            61365                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           61365                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           625                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        17807                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1784                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       237516                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                239300                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        74176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9160640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9234816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           55336                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1390272                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           135133                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.239268                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.426638                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 102800     76.07%     76.07% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  32333     23.93%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             135133                       # Request fanout histogram
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  29204837500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          492                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        50359                       # number of demand (read+write) hits
system.l2.demand_hits::total                    50851                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          492                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        50359                       # number of overall hits
system.l2.overall_hits::total                   50851                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          133                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        28813                       # number of demand (read+write) misses
system.l2.demand_misses::total                  28946                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          133                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        28813                       # number of overall misses
system.l2.overall_misses::total                 28946                       # number of overall misses
system.l2.demand_accesses::.switch_cpus.inst          625                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        79172                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                79797                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          625                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        79172                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               79797                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.212800                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.363929                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.362745                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.212800                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.363929                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.362745                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               21723                       # number of writebacks
system.l2.writebacks::total                     21723                       # number of writebacks
system.l2.replacements                          55336                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        63963                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            63963                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        63963                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        63963                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          534                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              534                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          534                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          534                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data        40036                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 40036                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        21329                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               21329                       # number of ReadExReq misses
system.l2.ReadExReq_accesses::.switch_cpus.data        61365                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             61365                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.347576                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.347576                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_hits::.switch_cpus.inst          492                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                492                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          133                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              133                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          625                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            625                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.212800                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.212800                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_hits::.switch_cpus.data        10323                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             10323                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         7484                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7484                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_accesses::.switch_cpus.data        17807                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         17807                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.420284                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.420284                       # miss rate for ReadSharedReq accesses
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  29204837500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1861.534411                       # Cycle average of tags in use
system.l2.tags.total_refs                      178840                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     57384                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.116548                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     524.200944                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.873033                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.352382                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1336.108051                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.255957                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000426                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.652397                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.908952                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          347                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1548                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          136                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    215097                       # Number of tag accesses
system.l2.tags.data_accesses                   215097                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  29204837500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst         8512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      1844032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1852544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         8512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          8512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1390272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1390272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        28813                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               28946                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        21723                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              21723                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst       291459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     63141320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              63432779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       291459                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           291459                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       47604168                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             47604168                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       47604168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       291459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     63141320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            111036947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      11214657600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        11214657600                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower               384                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  29204837500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11214657600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        11214657600                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower               384                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  29204837500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::OFF    29204837500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  29204837500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst     40272936                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         40272936                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst     40272936                       # number of overall hits
system.cpu.icache.overall_hits::total        40272936                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst          625                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            625                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst          625                       # number of overall misses
system.cpu.icache.overall_misses::total           625                       # number of overall misses
system.cpu.icache.demand_accesses::.switch_cpus.inst     40273561                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     40273561                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     40273561                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     40273561                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000016                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000016                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          534                       # number of writebacks
system.cpu.icache.writebacks::total               534                       # number of writebacks
system.cpu.icache.replacements                    534                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     40272936                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        40272936                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          625                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           625                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     40273561                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     40273561                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  29204837500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           101.863461                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            53316919                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               715                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          74569.117483                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst            2                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    99.863461                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.195046                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.198952                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          181                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           97                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           78                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.353516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          80547747                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         80547747                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  29204837500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  29204837500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  29204837500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  29204837500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  29204837500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  29204837500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  29204837500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data     14956923                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         14956923                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data     14959151                       # number of overall hits
system.cpu.dcache.overall_hits::total        14959151                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data        77106                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          77106                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data        79172                       # number of overall misses
system.cpu.dcache.overall_misses::total         79172                       # number of overall misses
system.cpu.dcache.demand_accesses::.switch_cpus.data     15034029                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     15034029                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     15038323                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     15038323                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005129                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005129                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005265                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005265                       # miss rate for overall accesses
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        63963                       # number of writebacks
system.cpu.dcache.writebacks::total             63963                       # number of writebacks
system.cpu.dcache.replacements                  79172                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     10812825                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10812825                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        15741                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15741                       # number of ReadReq misses
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     10828566                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10828566                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.001454                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001454                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      4144098                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4144098                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        61365                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        61365                       # number of WriteReq misses
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      4205463                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4205463                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014592                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014592                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data         2228                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2228                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         2066                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2066                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data         4294                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         4294                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.481136                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.481136                       # miss rate for SoftPFReq accesses
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  29204837500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            17606730                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             80196                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            219.546237                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     1.745873                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data  1022.254127                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.001705                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.998295                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          641                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          308                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          30155818                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         30155818                       # Number of data accesses

---------- End Simulation Statistics   ----------
