{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 19 20:48:53 2015 " "Info: Processing started: Mon Oct 19 20:48:53 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off counterUp_Down -c counterUp_Down --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counterUp_Down -c counterUp_Down --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Digit1\[0\]\$latch " "Warning: Node \"Digit1\[0\]\$latch\" is a latch" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Digit1\[1\]\$latch " "Warning: Node \"Digit1\[1\]\$latch\" is a latch" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Digit1\[2\]\$latch " "Warning: Node \"Digit1\[2\]\$latch\" is a latch" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Digit1\[3\]\$latch " "Warning: Node \"Digit1\[3\]\$latch\" is a latch" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Digit1\[4\]\$latch " "Warning: Node \"Digit1\[4\]\$latch\" is a latch" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Digit1\[5\]\$latch " "Warning: Node \"Digit1\[5\]\$latch\" is a latch" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Digit1\[6\]\$latch " "Warning: Node \"Digit1\[6\]\$latch\" is a latch" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Digit2\[1\]\$latch " "Warning: Node \"Digit2\[1\]\$latch\" is a latch" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 19 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "secret_Code\[0\] " "Info: Assuming node \"secret_Code\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "secret_Code\[1\] " "Info: Assuming node \"secret_Code\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "secret_Code\[2\] " "Info: Assuming node \"secret_Code\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "mode_Switch " "Info: Assuming node \"mode_Switch\" is a latch enable. Will not compute fmax for this pin." {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 12 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Digit2\[6\]~4 " "Info: Detected gated clock \"Digit2\[6\]~4\" as buffer" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Digit2\[6\]~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal1~0 " "Info: Detected gated clock \"Equal1~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "number\[2\] " "Info: Detected ripple clock \"number\[2\]\" as buffer" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 38 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "number\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "number\[0\] " "Info: Detected ripple clock \"number\[0\]\" as buffer" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 38 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "number\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "number\[1\] " "Info: Detected ripple clock \"number\[1\]\" as buffer" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 38 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "number\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "number\[3\] " "Info: Detected ripple clock \"number\[3\]\" as buffer" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 38 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "number\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux6~0 " "Info: Detected gated clock \"Mux6~0\" as buffer" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 70 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "number\[4\] " "Info: Detected ripple clock \"number\[4\]\" as buffer" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 38 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "number\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register PRESCALER\[16\] register number\[5\] 188.86 MHz 5.295 ns Internal " "Info: Clock \"clock\" has Internal fmax of 188.86 MHz between source register \"PRESCALER\[16\]\" and destination register \"number\[5\]\" (period= 5.295 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.060 ns + Longest register register " "Info: + Longest register to register delay is 5.060 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PRESCALER\[16\] 1 REG LCFF_X27_Y8_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y8_N7; Fanout = 3; REG Node = 'PRESCALER\[16\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PRESCALER[16] } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(0.458 ns) 1.325 ns Equal0~1 2 COMB LCCOMB_X29_Y8_N0 2 " "Info: 2: + IC(0.867 ns) + CELL(0.458 ns) = 1.325 ns; Loc. = LCCOMB_X29_Y8_N0; Fanout = 2; COMB Node = 'Equal0~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { PRESCALER[16] Equal0~1 } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.322 ns) 2.467 ns Equal0~3 3 COMB LCCOMB_X27_Y9_N4 1 " "Info: 3: + IC(0.820 ns) + CELL(0.322 ns) = 2.467 ns; Loc. = LCCOMB_X27_Y9_N4; Fanout = 1; COMB Node = 'Equal0~3'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { Equal0~1 Equal0~3 } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.141 ns) + CELL(0.178 ns) 3.786 ns Equal0~8 4 COMB LCCOMB_X29_Y8_N18 6 " "Info: 4: + IC(1.141 ns) + CELL(0.178 ns) = 3.786 ns; Loc. = LCCOMB_X29_Y8_N18; Fanout = 6; COMB Node = 'Equal0~8'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.319 ns" { Equal0~3 Equal0~8 } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.516 ns) + CELL(0.758 ns) 5.060 ns number\[5\] 5 REG LCFF_X30_Y8_N25 2 " "Info: 5: + IC(0.516 ns) + CELL(0.758 ns) = 5.060 ns; Loc. = LCFF_X30_Y8_N25; Fanout = 2; REG Node = 'number\[5\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { Equal0~8 number[5] } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.716 ns ( 33.91 % ) " "Info: Total cell delay = 1.716 ns ( 33.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.344 ns ( 66.09 % ) " "Info: Total interconnect delay = 3.344 ns ( 66.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.060 ns" { PRESCALER[16] Equal0~1 Equal0~3 Equal0~8 number[5] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.060 ns" { PRESCALER[16] {} Equal0~1 {} Equal0~3 {} Equal0~8 {} number[5] {} } { 0.000ns 0.867ns 0.820ns 1.141ns 0.516ns } { 0.000ns 0.458ns 0.322ns 0.178ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.004 ns - Smallest " "Info: - Smallest clock skew is 0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.845 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 6 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 6; CLK Node = 'clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 27 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.602 ns) 2.845 ns number\[5\] 3 REG LCFF_X30_Y8_N25 2 " "Info: 3: + IC(0.979 ns) + CELL(0.602 ns) = 2.845 ns; Loc. = LCFF_X30_Y8_N25; Fanout = 2; REG Node = 'number\[5\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { clock~clkctrl number[5] } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.22 % ) " "Info: Total cell delay = 1.628 ns ( 57.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.217 ns ( 42.78 % ) " "Info: Total interconnect delay = 1.217 ns ( 42.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { clock clock~clkctrl number[5] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { clock {} clock~combout {} clock~clkctrl {} number[5] {} } { 0.000ns 0.000ns 0.238ns 0.979ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.841 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 6 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 6; CLK Node = 'clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 27 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.602 ns) 2.841 ns PRESCALER\[16\] 3 REG LCFF_X27_Y8_N7 3 " "Info: 3: + IC(0.975 ns) + CELL(0.602 ns) = 2.841 ns; Loc. = LCFF_X27_Y8_N7; Fanout = 3; REG Node = 'PRESCALER\[16\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { clock~clkctrl PRESCALER[16] } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.30 % ) " "Info: Total cell delay = 1.628 ns ( 57.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.213 ns ( 42.70 % ) " "Info: Total interconnect delay = 1.213 ns ( 42.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.841 ns" { clock clock~clkctrl PRESCALER[16] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.841 ns" { clock {} clock~combout {} clock~clkctrl {} PRESCALER[16] {} } { 0.000ns 0.000ns 0.238ns 0.975ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { clock clock~clkctrl number[5] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { clock {} clock~combout {} clock~clkctrl {} number[5] {} } { 0.000ns 0.000ns 0.238ns 0.979ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.841 ns" { clock clock~clkctrl PRESCALER[16] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.841 ns" { clock {} clock~combout {} clock~clkctrl {} PRESCALER[16] {} } { 0.000ns 0.000ns 0.238ns 0.975ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.060 ns" { PRESCALER[16] Equal0~1 Equal0~3 Equal0~8 number[5] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.060 ns" { PRESCALER[16] {} Equal0~1 {} Equal0~3 {} Equal0~8 {} number[5] {} } { 0.000ns 0.867ns 0.820ns 1.141ns 0.516ns } { 0.000ns 0.458ns 0.322ns 0.178ns 0.758ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { clock clock~clkctrl number[5] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { clock {} clock~combout {} clock~clkctrl {} number[5] {} } { 0.000ns 0.000ns 0.238ns 0.979ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.841 ns" { clock clock~clkctrl PRESCALER[16] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.841 ns" { clock {} clock~combout {} clock~clkctrl {} PRESCALER[16] {} } { 0.000ns 0.000ns 0.238ns 0.975ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "number\[2\] Digit2\[1\]\$latch clock 11 ps " "Info: Found hold time violation between source  pin or register \"number\[2\]\" and destination pin or register \"Digit2\[1\]\$latch\" for clock \"clock\" (Hold time is 11 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.259 ns + Largest " "Info: + Largest clock skew is 2.259 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 6.007 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 6.007 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 6 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 6; CLK Node = 'clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.120 ns) + CELL(0.879 ns) 4.025 ns number\[1\] 2 REG LCFF_X30_Y8_N17 11 " "Info: 2: + IC(2.120 ns) + CELL(0.879 ns) = 4.025 ns; Loc. = LCFF_X30_Y8_N17; Fanout = 11; REG Node = 'number\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.999 ns" { clock number[1] } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.455 ns) 4.886 ns Mux6~0 3 COMB LCCOMB_X30_Y8_N12 7 " "Info: 3: + IC(0.406 ns) + CELL(0.455 ns) = 4.886 ns; Loc. = LCCOMB_X30_Y8_N12; Fanout = 7; COMB Node = 'Mux6~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { number[1] Mux6~0 } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.178 ns) 5.370 ns Digit2\[6\]~4 4 COMB LCCOMB_X30_Y8_N4 1 " "Info: 4: + IC(0.306 ns) + CELL(0.178 ns) = 5.370 ns; Loc. = LCCOMB_X30_Y8_N4; Fanout = 1; COMB Node = 'Digit2\[6\]~4'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.484 ns" { Mux6~0 Digit2[6]~4 } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.319 ns) 6.007 ns Digit2\[1\]\$latch 5 REG LCCOMB_X30_Y8_N8 2 " "Info: 5: + IC(0.318 ns) + CELL(0.319 ns) = 6.007 ns; Loc. = LCCOMB_X30_Y8_N8; Fanout = 2; REG Node = 'Digit2\[1\]\$latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { Digit2[6]~4 Digit2[1]$latch } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.857 ns ( 47.56 % ) " "Info: Total cell delay = 2.857 ns ( 47.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.150 ns ( 52.44 % ) " "Info: Total interconnect delay = 3.150 ns ( 52.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.007 ns" { clock number[1] Mux6~0 Digit2[6]~4 Digit2[1]$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.007 ns" { clock {} clock~combout {} number[1] {} Mux6~0 {} Digit2[6]~4 {} Digit2[1]$latch {} } { 0.000ns 0.000ns 2.120ns 0.406ns 0.306ns 0.318ns } { 0.000ns 1.026ns 0.879ns 0.455ns 0.178ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.748 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 3.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 6 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 6; CLK Node = 'clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.120 ns) + CELL(0.602 ns) 3.748 ns number\[2\] 2 REG LCFF_X30_Y8_N19 11 " "Info: 2: + IC(2.120 ns) + CELL(0.602 ns) = 3.748 ns; Loc. = LCFF_X30_Y8_N19; Fanout = 11; REG Node = 'number\[2\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.722 ns" { clock number[2] } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 43.44 % ) " "Info: Total cell delay = 1.628 ns ( 43.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.120 ns ( 56.56 % ) " "Info: Total interconnect delay = 2.120 ns ( 56.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.748 ns" { clock number[2] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.748 ns" { clock {} clock~combout {} number[2] {} } { 0.000ns 0.000ns 2.120ns } { 0.000ns 1.026ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.007 ns" { clock number[1] Mux6~0 Digit2[6]~4 Digit2[1]$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.007 ns" { clock {} clock~combout {} number[1] {} Mux6~0 {} Digit2[6]~4 {} Digit2[1]$latch {} } { 0.000ns 0.000ns 2.120ns 0.406ns 0.306ns 0.318ns } { 0.000ns 1.026ns 0.879ns 0.455ns 0.178ns 0.319ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.748 ns" { clock number[2] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.748 ns" { clock {} clock~combout {} number[2] {} } { 0.000ns 0.000ns 2.120ns } { 0.000ns 1.026ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.971 ns - Shortest register register " "Info: - Shortest register to register delay is 1.971 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns number\[2\] 1 REG LCFF_X30_Y8_N19 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y8_N19; Fanout = 11; REG Node = 'number\[2\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { number[2] } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.178 ns) 0.558 ns Mux7~0 2 COMB LCCOMB_X30_Y8_N30 1 " "Info: 2: + IC(0.380 ns) + CELL(0.178 ns) = 0.558 ns; Loc. = LCCOMB_X30_Y8_N30; Fanout = 1; COMB Node = 'Mux7~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.558 ns" { number[2] Mux7~0 } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.178 ns) 1.025 ns Digit2\[2\]~1 3 COMB LCCOMB_X30_Y8_N28 1 " "Info: 3: + IC(0.289 ns) + CELL(0.178 ns) = 1.025 ns; Loc. = LCCOMB_X30_Y8_N28; Fanout = 1; COMB Node = 'Digit2\[2\]~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Mux7~0 Digit2[2]~1 } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.178 ns) 1.494 ns Digit2\[2\]~3 4 COMB LCCOMB_X30_Y8_N2 1 " "Info: 4: + IC(0.291 ns) + CELL(0.178 ns) = 1.494 ns; Loc. = LCCOMB_X30_Y8_N2; Fanout = 1; COMB Node = 'Digit2\[2\]~3'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { Digit2[2]~1 Digit2[2]~3 } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.178 ns) 1.971 ns Digit2\[1\]\$latch 5 REG LCCOMB_X30_Y8_N8 2 " "Info: 5: + IC(0.299 ns) + CELL(0.178 ns) = 1.971 ns; Loc. = LCCOMB_X30_Y8_N8; Fanout = 2; REG Node = 'Digit2\[1\]\$latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.477 ns" { Digit2[2]~3 Digit2[1]$latch } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.712 ns ( 36.12 % ) " "Info: Total cell delay = 0.712 ns ( 36.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.259 ns ( 63.88 % ) " "Info: Total interconnect delay = 1.259 ns ( 63.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.971 ns" { number[2] Mux7~0 Digit2[2]~1 Digit2[2]~3 Digit2[1]$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "1.971 ns" { number[2] {} Mux7~0 {} Digit2[2]~1 {} Digit2[2]~3 {} Digit2[1]$latch {} } { 0.000ns 0.380ns 0.289ns 0.291ns 0.299ns } { 0.000ns 0.178ns 0.178ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 38 -1 0 } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.007 ns" { clock number[1] Mux6~0 Digit2[6]~4 Digit2[1]$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.007 ns" { clock {} clock~combout {} number[1] {} Mux6~0 {} Digit2[6]~4 {} Digit2[1]$latch {} } { 0.000ns 0.000ns 2.120ns 0.406ns 0.306ns 0.318ns } { 0.000ns 1.026ns 0.879ns 0.455ns 0.178ns 0.319ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.748 ns" { clock number[2] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.748 ns" { clock {} clock~combout {} number[2] {} } { 0.000ns 0.000ns 2.120ns } { 0.000ns 1.026ns 0.602ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.971 ns" { number[2] Mux7~0 Digit2[2]~1 Digit2[2]~3 Digit2[1]$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "1.971 ns" { number[2] {} Mux7~0 {} Digit2[2]~1 {} Digit2[2]~3 {} Digit2[1]$latch {} } { 0.000ns 0.380ns 0.289ns 0.291ns 0.299ns } { 0.000ns 0.178ns 0.178ns 0.178ns 0.178ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Digit2\[1\]\$latch man_switch\[1\] mode_Switch 5.718 ns register " "Info: tsu for register \"Digit2\[1\]\$latch\" (data pin = \"man_switch\[1\]\", clock pin = \"mode_Switch\") is 5.718 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.672 ns + Longest pin register " "Info: + Longest pin to register delay is 7.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns man_switch\[1\] 1 PIN PIN_L21 14 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L21; Fanout = 14; PIN Node = 'man_switch\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { man_switch[1] } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.213 ns) + CELL(0.450 ns) 3.689 ns Equal18~0 2 COMB LCCOMB_X31_Y8_N18 4 " "Info: 2: + IC(2.213 ns) + CELL(0.450 ns) = 3.689 ns; Loc. = LCCOMB_X31_Y8_N18; Fanout = 4; COMB Node = 'Equal18~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { man_switch[1] Equal18~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(0.322 ns) 5.175 ns Digit1~22 3 COMB LCCOMB_X31_Y10_N22 2 " "Info: 3: + IC(1.164 ns) + CELL(0.322 ns) = 5.175 ns; Loc. = LCCOMB_X31_Y10_N22; Fanout = 2; COMB Node = 'Digit1~22'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { Equal18~0 Digit1~22 } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.521 ns) 5.995 ns Digit1~24 4 COMB LCCOMB_X31_Y10_N10 2 " "Info: 4: + IC(0.299 ns) + CELL(0.521 ns) = 5.995 ns; Loc. = LCCOMB_X31_Y10_N10; Fanout = 2; COMB Node = 'Digit1~24'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.820 ns" { Digit1~22 Digit1~24 } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.319 ns) 7.195 ns Digit2\[2\]~3 5 COMB LCCOMB_X30_Y8_N2 1 " "Info: 5: + IC(0.881 ns) + CELL(0.319 ns) = 7.195 ns; Loc. = LCCOMB_X30_Y8_N2; Fanout = 1; COMB Node = 'Digit2\[2\]~3'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { Digit1~24 Digit2[2]~3 } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.178 ns) 7.672 ns Digit2\[1\]\$latch 6 REG LCCOMB_X30_Y8_N8 2 " "Info: 6: + IC(0.299 ns) + CELL(0.178 ns) = 7.672 ns; Loc. = LCCOMB_X30_Y8_N8; Fanout = 2; REG Node = 'Digit2\[1\]\$latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.477 ns" { Digit2[2]~3 Digit2[1]$latch } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.816 ns ( 36.70 % ) " "Info: Total cell delay = 2.816 ns ( 36.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.856 ns ( 63.30 % ) " "Info: Total interconnect delay = 4.856 ns ( 63.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.672 ns" { man_switch[1] Equal18~0 Digit1~22 Digit1~24 Digit2[2]~3 Digit2[1]$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.672 ns" { man_switch[1] {} man_switch[1]~combout {} Equal18~0 {} Digit1~22 {} Digit1~24 {} Digit2[2]~3 {} Digit2[1]$latch {} } { 0.000ns 0.000ns 2.213ns 1.164ns 0.299ns 0.881ns 0.299ns } { 0.000ns 1.026ns 0.450ns 0.322ns 0.521ns 0.319ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.162 ns + " "Info: + Micro setup delay of destination is 1.162 ns" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mode_Switch destination 3.116 ns - Shortest register " "Info: - Shortest clock path from clock \"mode_Switch\" to destination register is 3.116 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns mode_Switch 1 CLK PIN_U12 17 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_U12; Fanout = 17; CLK Node = 'mode_Switch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode_Switch } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.151 ns) + CELL(0.322 ns) 2.479 ns Digit2\[6\]~4 2 COMB LCCOMB_X30_Y8_N4 1 " "Info: 2: + IC(1.151 ns) + CELL(0.322 ns) = 2.479 ns; Loc. = LCCOMB_X30_Y8_N4; Fanout = 1; COMB Node = 'Digit2\[6\]~4'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { mode_Switch Digit2[6]~4 } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.319 ns) 3.116 ns Digit2\[1\]\$latch 3 REG LCCOMB_X30_Y8_N8 2 " "Info: 3: + IC(0.318 ns) + CELL(0.319 ns) = 3.116 ns; Loc. = LCCOMB_X30_Y8_N8; Fanout = 2; REG Node = 'Digit2\[1\]\$latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { Digit2[6]~4 Digit2[1]$latch } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.647 ns ( 52.86 % ) " "Info: Total cell delay = 1.647 ns ( 52.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.469 ns ( 47.14 % ) " "Info: Total interconnect delay = 1.469 ns ( 47.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { mode_Switch Digit2[6]~4 Digit2[1]$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { mode_Switch {} mode_Switch~combout {} Digit2[6]~4 {} Digit2[1]$latch {} } { 0.000ns 0.000ns 1.151ns 0.318ns } { 0.000ns 1.006ns 0.322ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.672 ns" { man_switch[1] Equal18~0 Digit1~22 Digit1~24 Digit2[2]~3 Digit2[1]$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.672 ns" { man_switch[1] {} man_switch[1]~combout {} Equal18~0 {} Digit1~22 {} Digit1~24 {} Digit2[2]~3 {} Digit2[1]$latch {} } { 0.000ns 0.000ns 2.213ns 1.164ns 0.299ns 0.881ns 0.299ns } { 0.000ns 1.026ns 0.450ns 0.322ns 0.521ns 0.319ns 0.178ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { mode_Switch Digit2[6]~4 Digit2[1]$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { mode_Switch {} mode_Switch~combout {} Digit2[6]~4 {} Digit2[1]$latch {} } { 0.000ns 0.000ns 1.151ns 0.318ns } { 0.000ns 1.006ns 0.322ns 0.319ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "secret_Code\[2\] Digit2\[2\] Digit2\[1\]\$latch 14.776 ns register " "Info: tco from clock \"secret_Code\[2\]\" to destination pin \"Digit2\[2\]\" through register \"Digit2\[1\]\$latch\" is 14.776 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "secret_Code\[2\] source 7.499 ns + Longest register " "Info: + Longest clock path from clock \"secret_Code\[2\]\" to source register is 7.499 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns secret_Code\[2\] 1 CLK PIN_U11 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_U11; Fanout = 1; CLK Node = 'secret_Code\[2\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { secret_Code[2] } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.709 ns) + CELL(0.483 ns) 3.198 ns Equal1~0 2 COMB LCCOMB_X10_Y9_N30 2 " "Info: 2: + IC(1.709 ns) + CELL(0.483 ns) = 3.198 ns; Loc. = LCCOMB_X10_Y9_N30; Fanout = 2; COMB Node = 'Equal1~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.192 ns" { secret_Code[2] Equal1~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.143 ns) + CELL(0.521 ns) 6.862 ns Digit2\[6\]~4 3 COMB LCCOMB_X30_Y8_N4 1 " "Info: 3: + IC(3.143 ns) + CELL(0.521 ns) = 6.862 ns; Loc. = LCCOMB_X30_Y8_N4; Fanout = 1; COMB Node = 'Digit2\[6\]~4'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.664 ns" { Equal1~0 Digit2[6]~4 } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.319 ns) 7.499 ns Digit2\[1\]\$latch 4 REG LCCOMB_X30_Y8_N8 2 " "Info: 4: + IC(0.318 ns) + CELL(0.319 ns) = 7.499 ns; Loc. = LCCOMB_X30_Y8_N8; Fanout = 2; REG Node = 'Digit2\[1\]\$latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { Digit2[6]~4 Digit2[1]$latch } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.329 ns ( 31.06 % ) " "Info: Total cell delay = 2.329 ns ( 31.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.170 ns ( 68.94 % ) " "Info: Total interconnect delay = 5.170 ns ( 68.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.499 ns" { secret_Code[2] Equal1~0 Digit2[6]~4 Digit2[1]$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.499 ns" { secret_Code[2] {} secret_Code[2]~combout {} Equal1~0 {} Digit2[6]~4 {} Digit2[1]$latch {} } { 0.000ns 0.000ns 1.709ns 3.143ns 0.318ns } { 0.000ns 1.006ns 0.483ns 0.521ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.277 ns + Longest register pin " "Info: + Longest register to pin delay is 7.277 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Digit2\[1\]\$latch 1 REG LCCOMB_X30_Y8_N8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X30_Y8_N8; Fanout = 2; REG Node = 'Digit2\[1\]\$latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Digit2[1]$latch } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.457 ns) + CELL(2.820 ns) 7.277 ns Digit2\[2\] 2 PIN PIN_H5 0 " "Info: 2: + IC(4.457 ns) + CELL(2.820 ns) = 7.277 ns; Loc. = PIN_H5; Fanout = 0; PIN Node = 'Digit2\[2\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.277 ns" { Digit2[1]$latch Digit2[2] } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.820 ns ( 38.75 % ) " "Info: Total cell delay = 2.820 ns ( 38.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.457 ns ( 61.25 % ) " "Info: Total interconnect delay = 4.457 ns ( 61.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.277 ns" { Digit2[1]$latch Digit2[2] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.277 ns" { Digit2[1]$latch {} Digit2[2] {} } { 0.000ns 4.457ns } { 0.000ns 2.820ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.499 ns" { secret_Code[2] Equal1~0 Digit2[6]~4 Digit2[1]$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.499 ns" { secret_Code[2] {} secret_Code[2]~combout {} Equal1~0 {} Digit2[6]~4 {} Digit2[1]$latch {} } { 0.000ns 0.000ns 1.709ns 3.143ns 0.318ns } { 0.000ns 1.006ns 0.483ns 0.521ns 0.319ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.277 ns" { Digit2[1]$latch Digit2[2] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.277 ns" { Digit2[1]$latch {} Digit2[2] {} } { 0.000ns 4.457ns } { 0.000ns 2.820ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Digit1\[2\]\$latch mode_Switch secret_Code\[2\] 3.868 ns register " "Info: th for register \"Digit1\[2\]\$latch\" (data pin = \"mode_Switch\", clock pin = \"secret_Code\[2\]\") is 3.868 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "secret_Code\[2\] destination 7.421 ns + Longest register " "Info: + Longest clock path from clock \"secret_Code\[2\]\" to destination register is 7.421 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns secret_Code\[2\] 1 CLK PIN_U11 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_U11; Fanout = 1; CLK Node = 'secret_Code\[2\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { secret_Code[2] } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.709 ns) + CELL(0.483 ns) 3.198 ns Equal1~0 2 COMB LCCOMB_X10_Y9_N30 2 " "Info: 2: + IC(1.709 ns) + CELL(0.483 ns) = 3.198 ns; Loc. = LCCOMB_X10_Y9_N30; Fanout = 2; COMB Node = 'Equal1~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.192 ns" { secret_Code[2] Equal1~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.658 ns) + CELL(0.000 ns) 5.856 ns Equal1~0clkctrl 3 COMB CLKCTRL_G5 7 " "Info: 3: + IC(2.658 ns) + CELL(0.000 ns) = 5.856 ns; Loc. = CLKCTRL_G5; Fanout = 7; COMB Node = 'Equal1~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { Equal1~0 Equal1~0clkctrl } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.387 ns) + CELL(0.178 ns) 7.421 ns Digit1\[2\]\$latch 4 REG LCCOMB_X30_Y9_N20 1 " "Info: 4: + IC(1.387 ns) + CELL(0.178 ns) = 7.421 ns; Loc. = LCCOMB_X30_Y9_N20; Fanout = 1; REG Node = 'Digit1\[2\]\$latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { Equal1~0clkctrl Digit1[2]$latch } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.667 ns ( 22.46 % ) " "Info: Total cell delay = 1.667 ns ( 22.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.754 ns ( 77.54 % ) " "Info: Total interconnect delay = 5.754 ns ( 77.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.421 ns" { secret_Code[2] Equal1~0 Equal1~0clkctrl Digit1[2]$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.421 ns" { secret_Code[2] {} secret_Code[2]~combout {} Equal1~0 {} Equal1~0clkctrl {} Digit1[2]$latch {} } { 0.000ns 0.000ns 1.709ns 2.658ns 1.387ns } { 0.000ns 1.006ns 0.483ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.553 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns mode_Switch 1 CLK PIN_U12 17 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_U12; Fanout = 17; CLK Node = 'mode_Switch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode_Switch } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.559 ns) + CELL(0.178 ns) 2.743 ns Digit1~38 2 COMB LCCOMB_X30_Y9_N18 1 " "Info: 2: + IC(1.559 ns) + CELL(0.178 ns) = 2.743 ns; Loc. = LCCOMB_X30_Y9_N18; Fanout = 1; COMB Node = 'Digit1~38'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { mode_Switch Digit1~38 } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.521 ns) 3.553 ns Digit1\[2\]\$latch 3 REG LCCOMB_X30_Y9_N20 1 " "Info: 3: + IC(0.289 ns) + CELL(0.521 ns) = 3.553 ns; Loc. = LCCOMB_X30_Y9_N20; Fanout = 1; REG Node = 'Digit1\[2\]\$latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { Digit1~38 Digit1[2]$latch } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.705 ns ( 47.99 % ) " "Info: Total cell delay = 1.705 ns ( 47.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.848 ns ( 52.01 % ) " "Info: Total interconnect delay = 1.848 ns ( 52.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.553 ns" { mode_Switch Digit1~38 Digit1[2]$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.553 ns" { mode_Switch {} mode_Switch~combout {} Digit1~38 {} Digit1[2]$latch {} } { 0.000ns 0.000ns 1.559ns 0.289ns } { 0.000ns 1.006ns 0.178ns 0.521ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.421 ns" { secret_Code[2] Equal1~0 Equal1~0clkctrl Digit1[2]$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.421 ns" { secret_Code[2] {} secret_Code[2]~combout {} Equal1~0 {} Equal1~0clkctrl {} Digit1[2]$latch {} } { 0.000ns 0.000ns 1.709ns 2.658ns 1.387ns } { 0.000ns 1.006ns 0.483ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.553 ns" { mode_Switch Digit1~38 Digit1[2]$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.553 ns" { mode_Switch {} mode_Switch~combout {} Digit1~38 {} Digit1[2]$latch {} } { 0.000ns 0.000ns 1.559ns 0.289ns } { 0.000ns 1.006ns 0.178ns 0.521ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 19 20:48:54 2015 " "Info: Processing ended: Mon Oct 19 20:48:54 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
