#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002d7b38b81c0 .scope module, "DFF_PP0" "DFF_PP0" 2 13;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "R";
    .port_info 3 /OUTPUT 1 "Q";
o000002d7b3910a18 .functor BUFZ 1, C4<z>; HiZ drive
v000002d7b396cfb0_0 .net "C", 0 0, o000002d7b3910a18;  0 drivers
o000002d7b39117c8 .functor BUFZ 1, C4<z>; HiZ drive
v000002d7b396d0f0_0 .net "D", 0 0, o000002d7b39117c8;  0 drivers
v000002d7b396b750_0 .net "Q", 0 0, L_000002d7b399d850;  1 drivers
v000002d7b396d190_0 .net "QBAR", 0 0, L_000002d7b399da80;  1 drivers
o000002d7b3910fb8 .functor BUFZ 1, C4<z>; HiZ drive
v000002d7b396b7f0_0 .net "R", 0 0, o000002d7b3910fb8;  0 drivers
v000002d7b396d2d0_0 .net "and_R", 0 0, L_000002d7b399d2a0;  1 drivers
v000002d7b396b890_0 .net "clock_edge", 0 0, L_000002d7b39029f0;  1 drivers
v000002d7b3982180_0 .net "clock_edge_or_reset", 0 0, L_000002d7b399d460;  1 drivers
v000002d7b3983f80_0 .net "in", 0 0, L_000002d7b399d700;  1 drivers
v000002d7b3982900_0 .net "nand1_out", 0 0, L_000002d7b399da10;  1 drivers
v000002d7b39824a0_0 .net "nand2_out", 0 0, L_000002d7b399dcb0;  1 drivers
v000002d7b39839e0_0 .net "not_1", 0 0, L_000002d7b3902440;  1 drivers
v000002d7b3983c60_0 .net "not_2", 0 0, L_000002d7b3902910;  1 drivers
v000002d7b39827c0_0 .net "not_3", 0 0, L_000002d7b3903010;  1 drivers
v000002d7b3982400_0 .net "not_4", 0 0, L_000002d7b39021a0;  1 drivers
v000002d7b3982720_0 .net "not_5", 0 0, L_000002d7b3902ad0;  1 drivers
v000002d7b3983a80_0 .net "not_6", 0 0, L_000002d7b3902de0;  1 drivers
v000002d7b3983440_0 .net "not_7", 0 0, L_000002d7b399d4d0;  1 drivers
v000002d7b39834e0_0 .net "not_8", 0 0, L_000002d7b399d620;  1 drivers
v000002d7b39833a0_0 .net "not_D", 0 0, L_000002d7b399d540;  1 drivers
v000002d7b39820e0_0 .net "not_clock_edge", 0 0, L_000002d7b3902e50;  1 drivers
v000002d7b39825e0_0 .net "not_reset_edge", 0 0, L_000002d7b399d690;  1 drivers
v000002d7b3983d00_0 .net "reset_edge", 0 0, L_000002d7b399dd90;  1 drivers
S_000002d7b38c5970 .scope module, "n1" "NOT" 2 52, 3 1 0, S_000002d7b38b81c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
v000002d7b39019e0_0 .net "A", 0 0, L_000002d7b399d700;  alias, 1 drivers
v000002d7b3901a80_0 .net "Y", 0 0, L_000002d7b399d540;  alias, 1 drivers
S_000002d7b38c5b00 .scope module, "u1" "NAND" 3 2, 4 1 0, S_000002d7b38c5970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_000002d7b399d770 .functor AND 1, L_000002d7b399d700, L_000002d7b399d700, C4<1>, C4<1>;
L_000002d7b399d540/d .functor NOT 1, L_000002d7b399d770, C4<0>, C4<0>, C4<0>;
L_000002d7b399d540 .delay 1 (1,1,1) L_000002d7b399d540/d;
v000002d7b39014e0_0 .net "A", 0 0, L_000002d7b399d700;  alias, 1 drivers
v000002d7b3901940_0 .net "B", 0 0, L_000002d7b399d700;  alias, 1 drivers
v000002d7b3900e00_0 .net "Y", 0 0, L_000002d7b399d540;  alias, 1 drivers
v000002d7b39007c0_0 .net *"_ivl_0", 0 0, L_000002d7b399d770;  1 drivers
S_000002d7b3967290 .scope module, "n10" "NOT" 2 38, 3 1 0, S_000002d7b38b81c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
v000002d7b3900860_0 .net "A", 0 0, L_000002d7b3902ad0;  alias, 1 drivers
v000002d7b3967d80_0 .net "Y", 0 0, L_000002d7b3902de0;  alias, 1 drivers
S_000002d7b3967420 .scope module, "u1" "NAND" 3 2, 4 1 0, S_000002d7b3967290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_000002d7b3902c20 .functor AND 1, L_000002d7b3902ad0, L_000002d7b3902ad0, C4<1>, C4<1>;
L_000002d7b3902de0/d .functor NOT 1, L_000002d7b3902c20, C4<0>, C4<0>, C4<0>;
L_000002d7b3902de0 .delay 1 (1,1,1) L_000002d7b3902de0/d;
v000002d7b3901bc0_0 .net "A", 0 0, L_000002d7b3902ad0;  alias, 1 drivers
v000002d7b38ffd20_0 .net "B", 0 0, L_000002d7b3902ad0;  alias, 1 drivers
v000002d7b38ffdc0_0 .net "Y", 0 0, L_000002d7b3902de0;  alias, 1 drivers
v000002d7b38ffe60_0 .net *"_ivl_0", 0 0, L_000002d7b3902c20;  1 drivers
S_000002d7b39695c0 .scope module, "n11" "NOT" 2 39, 3 1 0, S_000002d7b38b81c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
v000002d7b39681e0_0 .net "A", 0 0, L_000002d7b3902de0;  alias, 1 drivers
v000002d7b3967ec0_0 .net "Y", 0 0, L_000002d7b399d4d0;  alias, 1 drivers
S_000002d7b3969750 .scope module, "u1" "NAND" 3 2, 4 1 0, S_000002d7b39695c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_000002d7b399dd20 .functor AND 1, L_000002d7b3902de0, L_000002d7b3902de0, C4<1>, C4<1>;
L_000002d7b399d4d0/d .functor NOT 1, L_000002d7b399dd20, C4<0>, C4<0>, C4<0>;
L_000002d7b399d4d0 .delay 1 (1,1,1) L_000002d7b399d4d0/d;
v000002d7b39676a0_0 .net "A", 0 0, L_000002d7b3902de0;  alias, 1 drivers
v000002d7b3968c80_0 .net "B", 0 0, L_000002d7b3902de0;  alias, 1 drivers
v000002d7b3968e60_0 .net "Y", 0 0, L_000002d7b399d4d0;  alias, 1 drivers
v000002d7b3968be0_0 .net *"_ivl_0", 0 0, L_000002d7b399dd20;  1 drivers
S_000002d7b39698e0 .scope module, "n12" "NOT" 2 40, 3 1 0, S_000002d7b38b81c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
v000002d7b3968a00_0 .net "A", 0 0, L_000002d7b399d4d0;  alias, 1 drivers
v000002d7b3968460_0 .net "Y", 0 0, L_000002d7b399d620;  alias, 1 drivers
S_000002d7b3969a70 .scope module, "u1" "NAND" 3 2, 4 1 0, S_000002d7b39698e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_000002d7b399dbd0 .functor AND 1, L_000002d7b399d4d0, L_000002d7b399d4d0, C4<1>, C4<1>;
L_000002d7b399d620/d .functor NOT 1, L_000002d7b399dbd0, C4<0>, C4<0>, C4<0>;
L_000002d7b399d620 .delay 1 (1,1,1) L_000002d7b399d620/d;
v000002d7b3969400_0 .net "A", 0 0, L_000002d7b399d4d0;  alias, 1 drivers
v000002d7b3967e20_0 .net "B", 0 0, L_000002d7b399d4d0;  alias, 1 drivers
v000002d7b3967f60_0 .net "Y", 0 0, L_000002d7b399d620;  alias, 1 drivers
v000002d7b3967740_0 .net *"_ivl_0", 0 0, L_000002d7b399dbd0;  1 drivers
S_000002d7b3969c00 .scope module, "n13" "NOT" 2 42, 3 1 0, S_000002d7b38b81c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
v000002d7b3968f00_0 .net "A", 0 0, L_000002d7b399d690;  alias, 1 drivers
v000002d7b39679c0_0 .net "Y", 0 0, L_000002d7b399dd90;  alias, 1 drivers
S_000002d7b3969d90 .scope module, "u1" "NAND" 3 2, 4 1 0, S_000002d7b3969c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_000002d7b399d1c0 .functor AND 1, L_000002d7b399d690, L_000002d7b399d690, C4<1>, C4<1>;
L_000002d7b399dd90/d .functor NOT 1, L_000002d7b399d1c0, C4<0>, C4<0>, C4<0>;
L_000002d7b399dd90 .delay 1 (1,1,1) L_000002d7b399dd90/d;
v000002d7b3967920_0 .net "A", 0 0, L_000002d7b399d690;  alias, 1 drivers
v000002d7b39692c0_0 .net "B", 0 0, L_000002d7b399d690;  alias, 1 drivers
v000002d7b3969040_0 .net "Y", 0 0, L_000002d7b399dd90;  alias, 1 drivers
v000002d7b3968640_0 .net *"_ivl_0", 0 0, L_000002d7b399d1c0;  1 drivers
S_000002d7b3969f20 .scope module, "n14" "NOT" 2 46, 3 1 0, S_000002d7b38b81c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
v000002d7b3968320_0 .net "A", 0 0, L_000002d7b399d2a0;  alias, 1 drivers
v000002d7b3968fa0_0 .net "Y", 0 0, L_000002d7b399d700;  alias, 1 drivers
S_000002d7b396a0b0 .scope module, "u1" "NAND" 3 2, 4 1 0, S_000002d7b3969f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_000002d7b399d9a0 .functor AND 1, L_000002d7b399d2a0, L_000002d7b399d2a0, C4<1>, C4<1>;
L_000002d7b399d700/d .functor NOT 1, L_000002d7b399d9a0, C4<0>, C4<0>, C4<0>;
L_000002d7b399d700 .delay 1 (1,1,1) L_000002d7b399d700/d;
v000002d7b39677e0_0 .net "A", 0 0, L_000002d7b399d2a0;  alias, 1 drivers
v000002d7b3968000_0 .net "B", 0 0, L_000002d7b399d2a0;  alias, 1 drivers
v000002d7b3967880_0 .net "Y", 0 0, L_000002d7b399d700;  alias, 1 drivers
v000002d7b39680a0_0 .net *"_ivl_0", 0 0, L_000002d7b399d9a0;  1 drivers
S_000002d7b396a240 .scope module, "n3" "NOT" 2 29, 3 1 0, S_000002d7b38b81c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
v000002d7b3968140_0 .net "A", 0 0, o000002d7b3910a18;  alias, 0 drivers
v000002d7b3969180_0 .net "Y", 0 0, L_000002d7b3902440;  alias, 1 drivers
S_000002d7b396a3d0 .scope module, "u1" "NAND" 3 2, 4 1 0, S_000002d7b396a240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_000002d7b39022f0 .functor AND 1, o000002d7b3910a18, o000002d7b3910a18, C4<1>, C4<1>;
L_000002d7b3902440/d .functor NOT 1, L_000002d7b39022f0, C4<0>, C4<0>, C4<0>;
L_000002d7b3902440 .delay 1 (1,1,1) L_000002d7b3902440/d;
v000002d7b39690e0_0 .net "A", 0 0, o000002d7b3910a18;  alias, 0 drivers
v000002d7b3968780_0 .net "B", 0 0, o000002d7b3910a18;  alias, 0 drivers
v000002d7b3967a60_0 .net "Y", 0 0, L_000002d7b3902440;  alias, 1 drivers
v000002d7b3968d20_0 .net *"_ivl_0", 0 0, L_000002d7b39022f0;  1 drivers
S_000002d7b396a560 .scope module, "n4" "NOT" 2 30, 3 1 0, S_000002d7b38b81c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
v000002d7b3969220_0 .net "A", 0 0, L_000002d7b3902440;  alias, 1 drivers
v000002d7b3967600_0 .net "Y", 0 0, L_000002d7b3902910;  alias, 1 drivers
S_000002d7b396b230 .scope module, "u1" "NAND" 3 2, 4 1 0, S_000002d7b396a560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_000002d7b39028a0 .functor AND 1, L_000002d7b3902440, L_000002d7b3902440, C4<1>, C4<1>;
L_000002d7b3902910/d .functor NOT 1, L_000002d7b39028a0, C4<0>, C4<0>, C4<0>;
L_000002d7b3902910 .delay 1 (1,1,1) L_000002d7b3902910/d;
v000002d7b3968280_0 .net "A", 0 0, L_000002d7b3902440;  alias, 1 drivers
v000002d7b3967b00_0 .net "B", 0 0, L_000002d7b3902440;  alias, 1 drivers
v000002d7b3967ba0_0 .net "Y", 0 0, L_000002d7b3902910;  alias, 1 drivers
v000002d7b3967c40_0 .net *"_ivl_0", 0 0, L_000002d7b39028a0;  1 drivers
S_000002d7b396aa60 .scope module, "n5" "NOT" 2 31, 3 1 0, S_000002d7b38b81c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
v000002d7b39683c0_0 .net "A", 0 0, L_000002d7b3902910;  alias, 1 drivers
v000002d7b39685a0_0 .net "Y", 0 0, L_000002d7b3903010;  alias, 1 drivers
S_000002d7b396abf0 .scope module, "u1" "NAND" 3 2, 4 1 0, S_000002d7b396aa60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_000002d7b3902d00 .functor AND 1, L_000002d7b3902910, L_000002d7b3902910, C4<1>, C4<1>;
L_000002d7b3903010/d .functor NOT 1, L_000002d7b3902d00, C4<0>, C4<0>, C4<0>;
L_000002d7b3903010 .delay 1 (1,1,1) L_000002d7b3903010/d;
v000002d7b3969360_0 .net "A", 0 0, L_000002d7b3902910;  alias, 1 drivers
v000002d7b3967ce0_0 .net "B", 0 0, L_000002d7b3902910;  alias, 1 drivers
v000002d7b3968820_0 .net "Y", 0 0, L_000002d7b3903010;  alias, 1 drivers
v000002d7b39694a0_0 .net *"_ivl_0", 0 0, L_000002d7b3902d00;  1 drivers
S_000002d7b396a740 .scope module, "n7" "NOT" 2 33, 3 1 0, S_000002d7b38b81c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
v000002d7b3968aa0_0 .net "A", 0 0, L_000002d7b3902e50;  alias, 1 drivers
v000002d7b3968b40_0 .net "Y", 0 0, L_000002d7b39029f0;  alias, 1 drivers
S_000002d7b396a8d0 .scope module, "u1" "NAND" 3 2, 4 1 0, S_000002d7b396a740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_000002d7b3902bb0 .functor AND 1, L_000002d7b3902e50, L_000002d7b3902e50, C4<1>, C4<1>;
L_000002d7b39029f0/d .functor NOT 1, L_000002d7b3902bb0, C4<0>, C4<0>, C4<0>;
L_000002d7b39029f0 .delay 1 (1,1,1) L_000002d7b39029f0/d;
v000002d7b3968500_0 .net "A", 0 0, L_000002d7b3902e50;  alias, 1 drivers
v000002d7b39686e0_0 .net "B", 0 0, L_000002d7b3902e50;  alias, 1 drivers
v000002d7b39688c0_0 .net "Y", 0 0, L_000002d7b39029f0;  alias, 1 drivers
v000002d7b3968960_0 .net *"_ivl_0", 0 0, L_000002d7b3902bb0;  1 drivers
S_000002d7b396ad80 .scope module, "n8" "NOT" 2 36, 3 1 0, S_000002d7b38b81c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
v000002d7b396cbf0_0 .net "A", 0 0, o000002d7b3910fb8;  alias, 0 drivers
v000002d7b396d410_0 .net "Y", 0 0, L_000002d7b39021a0;  alias, 1 drivers
S_000002d7b396b3c0 .scope module, "u1" "NAND" 3 2, 4 1 0, S_000002d7b396ad80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_000002d7b3902fa0 .functor AND 1, o000002d7b3910fb8, o000002d7b3910fb8, C4<1>, C4<1>;
L_000002d7b39021a0/d .functor NOT 1, L_000002d7b3902fa0, C4<0>, C4<0>, C4<0>;
L_000002d7b39021a0 .delay 1 (1,1,1) L_000002d7b39021a0/d;
v000002d7b3968dc0_0 .net "A", 0 0, o000002d7b3910fb8;  alias, 0 drivers
v000002d7b396bbb0_0 .net "B", 0 0, o000002d7b3910fb8;  alias, 0 drivers
v000002d7b396cb50_0 .net "Y", 0 0, L_000002d7b39021a0;  alias, 1 drivers
v000002d7b396c5b0_0 .net *"_ivl_0", 0 0, L_000002d7b3902fa0;  1 drivers
S_000002d7b396af10 .scope module, "n9" "NOT" 2 37, 3 1 0, S_000002d7b38b81c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
v000002d7b396ca10_0 .net "A", 0 0, L_000002d7b39021a0;  alias, 1 drivers
v000002d7b396d230_0 .net "Y", 0 0, L_000002d7b3902ad0;  alias, 1 drivers
S_000002d7b396b0a0 .scope module, "u1" "NAND" 3 2, 4 1 0, S_000002d7b396af10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_000002d7b3902b40 .functor AND 1, L_000002d7b39021a0, L_000002d7b39021a0, C4<1>, C4<1>;
L_000002d7b3902ad0/d .functor NOT 1, L_000002d7b3902b40, C4<0>, C4<0>, C4<0>;
L_000002d7b3902ad0 .delay 1 (1,1,1) L_000002d7b3902ad0/d;
v000002d7b396cc90_0 .net "A", 0 0, L_000002d7b39021a0;  alias, 1 drivers
v000002d7b396bb10_0 .net "B", 0 0, L_000002d7b39021a0;  alias, 1 drivers
v000002d7b396d050_0 .net "Y", 0 0, L_000002d7b3902ad0;  alias, 1 drivers
v000002d7b396be30_0 .net *"_ivl_0", 0 0, L_000002d7b3902b40;  1 drivers
S_000002d7b396b550 .scope module, "u1" "NAND" 2 53, 4 1 0, S_000002d7b38b81c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_000002d7b399d7e0 .functor AND 1, L_000002d7b399d460, L_000002d7b399d700, C4<1>, C4<1>;
L_000002d7b399da10/d .functor NOT 1, L_000002d7b399d7e0, C4<0>, C4<0>, C4<0>;
L_000002d7b399da10 .delay 1 (1,1,1) L_000002d7b399da10/d;
v000002d7b396b9d0_0 .net "A", 0 0, L_000002d7b399d460;  alias, 1 drivers
v000002d7b396bed0_0 .net "B", 0 0, L_000002d7b399d700;  alias, 1 drivers
v000002d7b396c8d0_0 .net "Y", 0 0, L_000002d7b399da10;  alias, 1 drivers
v000002d7b396d370_0 .net *"_ivl_0", 0 0, L_000002d7b399d7e0;  1 drivers
S_000002d7b3980710 .scope module, "u2" "NAND" 2 54, 4 1 0, S_000002d7b38b81c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_000002d7b399d5b0 .functor AND 1, L_000002d7b399d460, L_000002d7b399d540, C4<1>, C4<1>;
L_000002d7b399dcb0/d .functor NOT 1, L_000002d7b399d5b0, C4<0>, C4<0>, C4<0>;
L_000002d7b399dcb0 .delay 1 (1,1,1) L_000002d7b399dcb0/d;
v000002d7b396bf70_0 .net "A", 0 0, L_000002d7b399d460;  alias, 1 drivers
v000002d7b396c010_0 .net "B", 0 0, L_000002d7b399d540;  alias, 1 drivers
v000002d7b396d4b0_0 .net "Y", 0 0, L_000002d7b399dcb0;  alias, 1 drivers
v000002d7b396ba70_0 .net *"_ivl_0", 0 0, L_000002d7b399d5b0;  1 drivers
S_000002d7b3981b60 .scope module, "u3" "NAND" 2 55, 4 1 0, S_000002d7b38b81c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_000002d7b399d930 .functor AND 1, L_000002d7b399da10, L_000002d7b399da80, C4<1>, C4<1>;
L_000002d7b399d850/d .functor NOT 1, L_000002d7b399d930, C4<0>, C4<0>, C4<0>;
L_000002d7b399d850 .delay 1 (1,1,1) L_000002d7b399d850/d;
v000002d7b396c790_0 .net "A", 0 0, L_000002d7b399da10;  alias, 1 drivers
v000002d7b396d550_0 .net "B", 0 0, L_000002d7b399da80;  alias, 1 drivers
v000002d7b396c830_0 .net "Y", 0 0, L_000002d7b399d850;  alias, 1 drivers
v000002d7b396d5f0_0 .net *"_ivl_0", 0 0, L_000002d7b399d930;  1 drivers
S_000002d7b39803f0 .scope module, "u4" "NAND" 2 56, 4 1 0, S_000002d7b38b81c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_000002d7b399d8c0 .functor AND 1, L_000002d7b399dcb0, L_000002d7b399d850, C4<1>, C4<1>;
L_000002d7b399da80/d .functor NOT 1, L_000002d7b399d8c0, C4<0>, C4<0>, C4<0>;
L_000002d7b399da80 .delay 1 (1,1,1) L_000002d7b399da80/d;
v000002d7b396bc50_0 .net "A", 0 0, L_000002d7b399dcb0;  alias, 1 drivers
v000002d7b396c1f0_0 .net "B", 0 0, L_000002d7b399d850;  alias, 1 drivers
v000002d7b396bcf0_0 .net "Y", 0 0, L_000002d7b399da80;  alias, 1 drivers
v000002d7b396bd90_0 .net *"_ivl_0", 0 0, L_000002d7b399d8c0;  1 drivers
S_000002d7b3981070 .scope module, "u5" "NAND" 2 32, 4 1 0, S_000002d7b38b81c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_000002d7b3902360 .functor AND 1, L_000002d7b3903010, o000002d7b3910a18, C4<1>, C4<1>;
L_000002d7b3902e50/d .functor NOT 1, L_000002d7b3902360, C4<0>, C4<0>, C4<0>;
L_000002d7b3902e50 .delay 1 (1,1,1) L_000002d7b3902e50/d;
v000002d7b396c3d0_0 .net "A", 0 0, L_000002d7b3903010;  alias, 1 drivers
v000002d7b396c970_0 .net "B", 0 0, o000002d7b3910a18;  alias, 0 drivers
v000002d7b396cd30_0 .net "Y", 0 0, L_000002d7b3902e50;  alias, 1 drivers
v000002d7b396ce70_0 .net *"_ivl_0", 0 0, L_000002d7b3902360;  1 drivers
S_000002d7b39800d0 .scope module, "u6" "NAND" 2 41, 4 1 0, S_000002d7b38b81c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_000002d7b399d3f0 .functor AND 1, L_000002d7b399d620, o000002d7b3910fb8, C4<1>, C4<1>;
L_000002d7b399d690/d .functor NOT 1, L_000002d7b399d3f0, C4<0>, C4<0>, C4<0>;
L_000002d7b399d690 .delay 1 (1,1,1) L_000002d7b399d690/d;
v000002d7b396c150_0 .net "A", 0 0, L_000002d7b399d620;  alias, 1 drivers
v000002d7b396c650_0 .net "B", 0 0, o000002d7b3910fb8;  alias, 0 drivers
v000002d7b396c6f0_0 .net "Y", 0 0, L_000002d7b399d690;  alias, 1 drivers
v000002d7b396cdd0_0 .net *"_ivl_0", 0 0, L_000002d7b399d3f0;  1 drivers
S_000002d7b3980d50 .scope module, "u7" "NAND" 2 45, 4 1 0, S_000002d7b38b81c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_000002d7b399d310 .functor AND 1, L_000002d7b399d690, o000002d7b39117c8, C4<1>, C4<1>;
L_000002d7b399d2a0/d .functor NOT 1, L_000002d7b399d310, C4<0>, C4<0>, C4<0>;
L_000002d7b399d2a0 .delay 1 (1,1,1) L_000002d7b399d2a0/d;
v000002d7b396c0b0_0 .net "A", 0 0, L_000002d7b399d690;  alias, 1 drivers
v000002d7b396c510_0 .net "B", 0 0, o000002d7b39117c8;  alias, 0 drivers
v000002d7b396c290_0 .net "Y", 0 0, L_000002d7b399d2a0;  alias, 1 drivers
v000002d7b396b930_0 .net *"_ivl_0", 0 0, L_000002d7b399d310;  1 drivers
S_000002d7b3980a30 .scope module, "u8" "NAND" 2 49, 4 1 0, S_000002d7b38b81c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_000002d7b399dc40 .functor AND 1, L_000002d7b399d690, L_000002d7b3902e50, C4<1>, C4<1>;
L_000002d7b399d460/d .functor NOT 1, L_000002d7b399dc40, C4<0>, C4<0>, C4<0>;
L_000002d7b399d460 .delay 1 (1,1,1) L_000002d7b399d460/d;
v000002d7b396cab0_0 .net "A", 0 0, L_000002d7b399d690;  alias, 1 drivers
v000002d7b396c330_0 .net "B", 0 0, L_000002d7b3902e50;  alias, 1 drivers
v000002d7b396c470_0 .net "Y", 0 0, L_000002d7b399d460;  alias, 1 drivers
v000002d7b396cf10_0 .net *"_ivl_0", 0 0, L_000002d7b399dc40;  1 drivers
S_000002d7b38b8350 .scope module, "dff_tb" "dff_tb" 5 2;
 .timescale 0 0;
v000002d7b399b530_0 .var "C", 0 0;
v000002d7b399aef0_0 .var "D", 0 0;
v000002d7b399bf30_0 .net "Q", 0 0, L_000002d7b39a0870;  1 drivers
v000002d7b399a4f0_0 .var "R", 0 0;
S_000002d7b3980bc0 .scope module, "u1" "dff" 5 5, 6 5 0, S_000002d7b38b8350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "Q";
v000002d7b3995a00_0 .net "C", 0 0, v000002d7b399b530_0;  1 drivers
v000002d7b3994100_0 .net "D", 0 0, v000002d7b399aef0_0;  1 drivers
v000002d7b39942e0_0 .net "Q", 0 0, L_000002d7b39a0870;  alias, 1 drivers
v000002d7b3994380_0 .net "R", 0 0, v000002d7b399a4f0_0;  1 drivers
v000002d7b399b8f0_0 .net "_00_", 0 0, L_000002d7b39a08e0;  1 drivers
v000002d7b399ab30_0 .net "_01_", 0 0, L_000002d7b39a1050;  1 drivers
v000002d7b399b710_0 .net "_02_", 0 0, L_000002d7b39a0640;  1 drivers
v000002d7b399a9f0_0 .net "_03_", 0 0, L_000002d7b39a0db0;  1 drivers
v000002d7b399bad0_0 .net "_04_", 0 0, L_000002d7b39a01e0;  1 drivers
v000002d7b399ad10_0 .net "_05_", 0 0, L_000002d7b39a0fe0;  1 drivers
v000002d7b399a450_0 .net "_06_", 0 0, L_000002d7b39a03a0;  1 drivers
v000002d7b399adb0_0 .net "_07_", 0 0, L_000002d7b39a0480;  1 drivers
v000002d7b399ae50_0 .net "_08_", 0 0, L_000002d7b39a09c0;  1 drivers
v000002d7b399b2b0_0 .net "_09_", 0 0, L_000002d7b39a06b0;  1 drivers
v000002d7b399a950_0 .net "_10_", 0 0, L_000002d7b39a0e20;  1 drivers
v000002d7b399b7b0_0 .net "_11_", 0 0, L_000002d7b39a0aa0;  1 drivers
v000002d7b399b490_0 .net "_12_", 0 0, L_000002d7b399dee0;  1 drivers
v000002d7b399aa90_0 .net "_13_", 0 0, L_000002d7b399df50;  1 drivers
v000002d7b399a590_0 .net "_14_", 0 0, L_000002d7b399e030;  1 drivers
v000002d7b399bfd0_0 .net "_15_", 0 0, L_000002d7b399daf0;  1 drivers
v000002d7b399a130_0 .net "_16_", 0 0, L_000002d7b39a0cd0;  1 drivers
v000002d7b399ac70_0 .net "_17_", 0 0, L_000002d7b39a0d40;  1 drivers
v000002d7b399be90_0 .net "_18_", 0 0, L_000002d7b399d230;  1 drivers
S_000002d7b39808a0 .scope module, "_19_" "NAND" 6 54, 4 1 0, S_000002d7b3980bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_000002d7b399de00 .functor AND 1, L_000002d7b39a01e0, L_000002d7b39a01e0, C4<1>, C4<1>;
L_000002d7b399daf0/d .functor NOT 1, L_000002d7b399de00, C4<0>, C4<0>, C4<0>;
L_000002d7b399daf0 .delay 1 (1,1,1) L_000002d7b399daf0/d;
v000002d7b3983da0_0 .net "A", 0 0, L_000002d7b39a01e0;  alias, 1 drivers
v000002d7b3982b80_0 .net "B", 0 0, L_000002d7b39a01e0;  alias, 1 drivers
v000002d7b3983940_0 .net "Y", 0 0, L_000002d7b399daf0;  alias, 1 drivers
v000002d7b3983e40_0 .net *"_ivl_0", 0 0, L_000002d7b399de00;  1 drivers
S_000002d7b3981840 .scope module, "_20_" "NAND" 6 61, 4 1 0, S_000002d7b3980bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_000002d7b399de70 .functor AND 1, L_000002d7b39a0aa0, L_000002d7b39a0aa0, C4<1>, C4<1>;
L_000002d7b399dee0/d .functor NOT 1, L_000002d7b399de70, C4<0>, C4<0>, C4<0>;
L_000002d7b399dee0 .delay 1 (1,1,1) L_000002d7b399dee0/d;
v000002d7b3983ee0_0 .net "A", 0 0, L_000002d7b39a0aa0;  alias, 1 drivers
v000002d7b3982220_0 .net "B", 0 0, L_000002d7b39a0aa0;  alias, 1 drivers
v000002d7b3982860_0 .net "Y", 0 0, L_000002d7b399dee0;  alias, 1 drivers
v000002d7b3982a40_0 .net *"_ivl_0", 0 0, L_000002d7b399de70;  1 drivers
S_000002d7b3981390 .scope module, "_21_" "NAND" 6 68, 4 1 0, S_000002d7b3980bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_000002d7b399db60 .functor AND 1, L_000002d7b399dee0, L_000002d7b399dee0, C4<1>, C4<1>;
L_000002d7b399df50/d .functor NOT 1, L_000002d7b399db60, C4<0>, C4<0>, C4<0>;
L_000002d7b399df50 .delay 1 (1,1,1) L_000002d7b399df50/d;
v000002d7b3983580_0 .net "A", 0 0, L_000002d7b399dee0;  alias, 1 drivers
v000002d7b3982ea0_0 .net "B", 0 0, L_000002d7b399dee0;  alias, 1 drivers
v000002d7b39829a0_0 .net "Y", 0 0, L_000002d7b399df50;  alias, 1 drivers
v000002d7b39836c0_0 .net *"_ivl_0", 0 0, L_000002d7b399db60;  1 drivers
S_000002d7b3981520 .scope module, "_22_" "NAND" 6 75, 4 1 0, S_000002d7b3980bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_000002d7b399dfc0 .functor AND 1, L_000002d7b399df50, L_000002d7b399df50, C4<1>, C4<1>;
L_000002d7b399e030/d .functor NOT 1, L_000002d7b399dfc0, C4<0>, C4<0>, C4<0>;
L_000002d7b399e030 .delay 1 (1,1,1) L_000002d7b399e030/d;
v000002d7b39822c0_0 .net "A", 0 0, L_000002d7b399df50;  alias, 1 drivers
v000002d7b3983b20_0 .net "B", 0 0, L_000002d7b399df50;  alias, 1 drivers
v000002d7b3982360_0 .net "Y", 0 0, L_000002d7b399e030;  alias, 1 drivers
v000002d7b3982c20_0 .net *"_ivl_0", 0 0, L_000002d7b399dfc0;  1 drivers
S_000002d7b3980ee0 .scope module, "_23_" "NAND" 6 82, 4 1 0, S_000002d7b3980bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_000002d7b399d150 .functor AND 1, L_000002d7b39a0d40, L_000002d7b39a0d40, C4<1>, C4<1>;
L_000002d7b399d230/d .functor NOT 1, L_000002d7b399d150, C4<0>, C4<0>, C4<0>;
L_000002d7b399d230 .delay 1 (1,1,1) L_000002d7b399d230/d;
v000002d7b3983620_0 .net "A", 0 0, L_000002d7b39a0d40;  alias, 1 drivers
v000002d7b3982f40_0 .net "B", 0 0, L_000002d7b39a0d40;  alias, 1 drivers
v000002d7b3983bc0_0 .net "Y", 0 0, L_000002d7b399d230;  alias, 1 drivers
v000002d7b3982540_0 .net *"_ivl_0", 0 0, L_000002d7b399d150;  1 drivers
S_000002d7b39816b0 .scope module, "_24_" "NAND" 6 89, 4 1 0, S_000002d7b3980bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_000002d7b399d380 .functor AND 1, L_000002d7b39a1050, L_000002d7b39a1050, C4<1>, C4<1>;
L_000002d7b39a01e0/d .functor NOT 1, L_000002d7b399d380, C4<0>, C4<0>, C4<0>;
L_000002d7b39a01e0 .delay 1 (1,1,1) L_000002d7b39a01e0/d;
v000002d7b3982cc0_0 .net "A", 0 0, L_000002d7b39a1050;  alias, 1 drivers
v000002d7b3982e00_0 .net "B", 0 0, L_000002d7b39a1050;  alias, 1 drivers
v000002d7b3982fe0_0 .net "Y", 0 0, L_000002d7b39a01e0;  alias, 1 drivers
v000002d7b3982680_0 .net *"_ivl_0", 0 0, L_000002d7b399d380;  1 drivers
S_000002d7b3981e80 .scope module, "_25_" "NAND" 6 96, 4 1 0, S_000002d7b3980bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_000002d7b39a0170 .functor AND 1, v000002d7b399b530_0, v000002d7b399b530_0, C4<1>, C4<1>;
L_000002d7b39a0480/d .functor NOT 1, L_000002d7b39a0170, C4<0>, C4<0>, C4<0>;
L_000002d7b39a0480 .delay 1 (1,1,1) L_000002d7b39a0480/d;
v000002d7b3982ae0_0 .net "A", 0 0, v000002d7b399b530_0;  alias, 1 drivers
v000002d7b3982d60_0 .net "B", 0 0, v000002d7b399b530_0;  alias, 1 drivers
v000002d7b3983080_0 .net "Y", 0 0, L_000002d7b39a0480;  alias, 1 drivers
v000002d7b3983120_0 .net *"_ivl_0", 0 0, L_000002d7b39a0170;  1 drivers
S_000002d7b3981200 .scope module, "_26_" "NAND" 6 103, 4 1 0, S_000002d7b3980bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_000002d7b39a0330 .functor AND 1, L_000002d7b39a0480, L_000002d7b39a0480, C4<1>, C4<1>;
L_000002d7b39a09c0/d .functor NOT 1, L_000002d7b39a0330, C4<0>, C4<0>, C4<0>;
L_000002d7b39a09c0 .delay 1 (1,1,1) L_000002d7b39a09c0/d;
v000002d7b39831c0_0 .net "A", 0 0, L_000002d7b39a0480;  alias, 1 drivers
v000002d7b3983760_0 .net "B", 0 0, L_000002d7b39a0480;  alias, 1 drivers
v000002d7b3983260_0 .net "Y", 0 0, L_000002d7b39a09c0;  alias, 1 drivers
v000002d7b3983300_0 .net *"_ivl_0", 0 0, L_000002d7b39a0330;  1 drivers
S_000002d7b39819d0 .scope module, "_27_" "NAND" 6 110, 4 1 0, S_000002d7b3980bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_000002d7b39a0b80 .functor AND 1, L_000002d7b39a09c0, L_000002d7b39a09c0, C4<1>, C4<1>;
L_000002d7b39a06b0/d .functor NOT 1, L_000002d7b39a0b80, C4<0>, C4<0>, C4<0>;
L_000002d7b39a06b0 .delay 1 (1,1,1) L_000002d7b39a06b0/d;
v000002d7b3983800_0 .net "A", 0 0, L_000002d7b39a09c0;  alias, 1 drivers
v000002d7b39838a0_0 .net "B", 0 0, L_000002d7b39a09c0;  alias, 1 drivers
v000002d7b3995280_0 .net "Y", 0 0, L_000002d7b39a06b0;  alias, 1 drivers
v000002d7b3994d80_0 .net *"_ivl_0", 0 0, L_000002d7b39a0b80;  1 drivers
S_000002d7b3981cf0 .scope module, "_28_" "NAND" 6 117, 4 1 0, S_000002d7b3980bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_000002d7b39a04f0 .functor AND 1, L_000002d7b39a0cd0, L_000002d7b39a0cd0, C4<1>, C4<1>;
L_000002d7b39a0640/d .functor NOT 1, L_000002d7b39a04f0, C4<0>, C4<0>, C4<0>;
L_000002d7b39a0640 .delay 1 (1,1,1) L_000002d7b39a0640/d;
v000002d7b3994a60_0 .net "A", 0 0, L_000002d7b39a0cd0;  alias, 1 drivers
v000002d7b3995960_0 .net "B", 0 0, L_000002d7b39a0cd0;  alias, 1 drivers
v000002d7b3994560_0 .net "Y", 0 0, L_000002d7b39a0640;  alias, 1 drivers
v000002d7b3994600_0 .net *"_ivl_0", 0 0, L_000002d7b39a04f0;  1 drivers
S_000002d7b3980260 .scope module, "_29_" "NAND" 6 124, 4 1 0, S_000002d7b3980bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_000002d7b39a0bf0 .functor AND 1, v000002d7b399a4f0_0, v000002d7b399a4f0_0, C4<1>, C4<1>;
L_000002d7b39a0e20/d .functor NOT 1, L_000002d7b39a0bf0, C4<0>, C4<0>, C4<0>;
L_000002d7b39a0e20 .delay 1 (1,1,1) L_000002d7b39a0e20/d;
v000002d7b3995780_0 .net "A", 0 0, v000002d7b399a4f0_0;  alias, 1 drivers
v000002d7b3995aa0_0 .net "B", 0 0, v000002d7b399a4f0_0;  alias, 1 drivers
v000002d7b3994740_0 .net "Y", 0 0, L_000002d7b39a0e20;  alias, 1 drivers
v000002d7b3995640_0 .net *"_ivl_0", 0 0, L_000002d7b39a0bf0;  1 drivers
S_000002d7b3980580 .scope module, "_30_" "NAND" 6 131, 4 1 0, S_000002d7b3980bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_000002d7b39a0950 .functor AND 1, L_000002d7b39a0e20, L_000002d7b39a0e20, C4<1>, C4<1>;
L_000002d7b39a0aa0/d .functor NOT 1, L_000002d7b39a0950, C4<0>, C4<0>, C4<0>;
L_000002d7b39a0aa0 .delay 1 (1,1,1) L_000002d7b39a0aa0/d;
v000002d7b39947e0_0 .net "A", 0 0, L_000002d7b39a0e20;  alias, 1 drivers
v000002d7b3994ce0_0 .net "B", 0 0, L_000002d7b39a0e20;  alias, 1 drivers
v000002d7b3995320_0 .net "Y", 0 0, L_000002d7b39a0aa0;  alias, 1 drivers
v000002d7b3995000_0 .net *"_ivl_0", 0 0, L_000002d7b39a0950;  1 drivers
S_000002d7b3996430 .scope module, "_31_" "NAND" 6 138, 4 1 0, S_000002d7b3980bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_000002d7b39a0c60 .functor AND 1, L_000002d7b39a0db0, L_000002d7b39a01e0, C4<1>, C4<1>;
L_000002d7b39a0fe0/d .functor NOT 1, L_000002d7b39a0c60, C4<0>, C4<0>, C4<0>;
L_000002d7b39a0fe0 .delay 1 (1,1,1) L_000002d7b39a0fe0/d;
v000002d7b39941a0_0 .net "A", 0 0, L_000002d7b39a0db0;  alias, 1 drivers
v000002d7b39946a0_0 .net "B", 0 0, L_000002d7b39a01e0;  alias, 1 drivers
v000002d7b3995e60_0 .net "Y", 0 0, L_000002d7b39a0fe0;  alias, 1 drivers
v000002d7b3994920_0 .net *"_ivl_0", 0 0, L_000002d7b39a0c60;  1 drivers
S_000002d7b3997880 .scope module, "_32_" "NAND" 6 145, 4 1 0, S_000002d7b3980bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_000002d7b39a0720 .functor AND 1, L_000002d7b39a0db0, L_000002d7b399daf0, C4<1>, C4<1>;
L_000002d7b39a03a0/d .functor NOT 1, L_000002d7b39a0720, C4<0>, C4<0>, C4<0>;
L_000002d7b39a03a0 .delay 1 (1,1,1) L_000002d7b39a03a0/d;
v000002d7b3995d20_0 .net "A", 0 0, L_000002d7b39a0db0;  alias, 1 drivers
v000002d7b39953c0_0 .net "B", 0 0, L_000002d7b399daf0;  alias, 1 drivers
v000002d7b39949c0_0 .net "Y", 0 0, L_000002d7b39a03a0;  alias, 1 drivers
v000002d7b3995b40_0 .net *"_ivl_0", 0 0, L_000002d7b39a0720;  1 drivers
S_000002d7b3997d30 .scope module, "_33_" "NAND" 6 152, 4 1 0, S_000002d7b3980bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_000002d7b39a0a30 .functor AND 1, L_000002d7b39a0fe0, L_000002d7b39a08e0, C4<1>, C4<1>;
L_000002d7b39a0870/d .functor NOT 1, L_000002d7b39a0a30, C4<0>, C4<0>, C4<0>;
L_000002d7b39a0870 .delay 1 (1,1,1) L_000002d7b39a0870/d;
v000002d7b3995140_0 .net "A", 0 0, L_000002d7b39a0fe0;  alias, 1 drivers
v000002d7b3995460_0 .net "B", 0 0, L_000002d7b39a08e0;  alias, 1 drivers
v000002d7b3994420_0 .net "Y", 0 0, L_000002d7b39a0870;  alias, 1 drivers
v000002d7b3995dc0_0 .net *"_ivl_0", 0 0, L_000002d7b39a0a30;  1 drivers
S_000002d7b3997ec0 .scope module, "_34_" "NAND" 6 159, 4 1 0, S_000002d7b3980bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_000002d7b39a0790 .functor AND 1, L_000002d7b39a03a0, L_000002d7b39a0870, C4<1>, C4<1>;
L_000002d7b39a08e0/d .functor NOT 1, L_000002d7b39a0790, C4<0>, C4<0>, C4<0>;
L_000002d7b39a08e0 .delay 1 (1,1,1) L_000002d7b39a08e0/d;
v000002d7b3995f00_0 .net "A", 0 0, L_000002d7b39a03a0;  alias, 1 drivers
v000002d7b3994b00_0 .net "B", 0 0, L_000002d7b39a0870;  alias, 1 drivers
v000002d7b3995be0_0 .net "Y", 0 0, L_000002d7b39a08e0;  alias, 1 drivers
v000002d7b39956e0_0 .net *"_ivl_0", 0 0, L_000002d7b39a0790;  1 drivers
S_000002d7b3996110 .scope module, "_35_" "NAND" 6 166, 4 1 0, S_000002d7b3980bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_000002d7b39a0b10 .functor AND 1, L_000002d7b39a06b0, v000002d7b399b530_0, C4<1>, C4<1>;
L_000002d7b39a0cd0/d .functor NOT 1, L_000002d7b39a0b10, C4<0>, C4<0>, C4<0>;
L_000002d7b39a0cd0 .delay 1 (1,1,1) L_000002d7b39a0cd0/d;
v000002d7b3995fa0_0 .net "A", 0 0, L_000002d7b39a06b0;  alias, 1 drivers
v000002d7b39944c0_0 .net "B", 0 0, v000002d7b399b530_0;  alias, 1 drivers
v000002d7b3995820_0 .net "Y", 0 0, L_000002d7b39a0cd0;  alias, 1 drivers
v000002d7b3994880_0 .net *"_ivl_0", 0 0, L_000002d7b39a0b10;  1 drivers
S_000002d7b3996c00 .scope module, "_36_" "NAND" 6 173, 4 1 0, S_000002d7b3980bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_000002d7b39a0560 .functor AND 1, L_000002d7b399e030, v000002d7b399a4f0_0, C4<1>, C4<1>;
L_000002d7b39a0d40/d .functor NOT 1, L_000002d7b39a0560, C4<0>, C4<0>, C4<0>;
L_000002d7b39a0d40 .delay 1 (1,1,1) L_000002d7b39a0d40/d;
v000002d7b3994ba0_0 .net "A", 0 0, L_000002d7b399e030;  alias, 1 drivers
v000002d7b3994c40_0 .net "B", 0 0, v000002d7b399a4f0_0;  alias, 1 drivers
v000002d7b3994e20_0 .net "Y", 0 0, L_000002d7b39a0d40;  alias, 1 drivers
v000002d7b3994ec0_0 .net *"_ivl_0", 0 0, L_000002d7b39a0560;  1 drivers
S_000002d7b39962a0 .scope module, "_37_" "NAND" 6 180, 4 1 0, S_000002d7b3980bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_000002d7b39a0e90 .functor AND 1, L_000002d7b39a0d40, v000002d7b399aef0_0, C4<1>, C4<1>;
L_000002d7b39a1050/d .functor NOT 1, L_000002d7b39a0e90, C4<0>, C4<0>, C4<0>;
L_000002d7b39a1050 .delay 1 (1,1,1) L_000002d7b39a1050/d;
v000002d7b3994f60_0 .net "A", 0 0, L_000002d7b39a0d40;  alias, 1 drivers
v000002d7b39950a0_0 .net "B", 0 0, v000002d7b399aef0_0;  alias, 1 drivers
v000002d7b39951e0_0 .net "Y", 0 0, L_000002d7b39a1050;  alias, 1 drivers
v000002d7b3995500_0 .net *"_ivl_0", 0 0, L_000002d7b39a0e90;  1 drivers
S_000002d7b3997240 .scope module, "_38_" "NAND" 6 187, 4 1 0, S_000002d7b3980bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_000002d7b39a02c0 .functor AND 1, L_000002d7b39a0d40, L_000002d7b39a0cd0, C4<1>, C4<1>;
L_000002d7b39a0db0/d .functor NOT 1, L_000002d7b39a02c0, C4<0>, C4<0>, C4<0>;
L_000002d7b39a0db0 .delay 1 (1,1,1) L_000002d7b39a0db0/d;
v000002d7b39955a0_0 .net "A", 0 0, L_000002d7b39a0d40;  alias, 1 drivers
v000002d7b3994240_0 .net "B", 0 0, L_000002d7b39a0cd0;  alias, 1 drivers
v000002d7b3995c80_0 .net "Y", 0 0, L_000002d7b39a0db0;  alias, 1 drivers
v000002d7b39958c0_0 .net *"_ivl_0", 0 0, L_000002d7b39a02c0;  1 drivers
    .scope S_000002d7b38b8350;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d7b399b530_0, 0, 1;
T_0.0 ;
    %delay 50, 0;
    %load/vec4 v000002d7b399b530_0;
    %inv;
    %store/vec4 v000002d7b399b530_0, 0, 1;
    %jmp T_0.0;
    %end;
    .thread T_0;
    .scope S_000002d7b38b8350;
T_1 ;
    %vpi_call 5 13 "$dumpfile", "dff_tb.vcd" {0 0 0};
    %vpi_call 5 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002d7b3980bc0 {0 0 0};
    %vpi_call 5 15 "$display", "start" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d7b399a4f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d7b399aef0_0, 0, 1;
    %delay 130, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d7b399aef0_0, 0, 1;
    %delay 700, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d7b399aef0_0, 0, 1;
    %delay 220, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d7b399aef0_0, 0, 1;
    %delay 110, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d7b399a4f0_0, 0, 1;
    %delay 235, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d7b399aef0_0, 0, 1;
    %delay 400, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d7b399aef0_0, 0, 1;
    %delay 300, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d7b399a4f0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d7b399aef0_0, 0, 1;
    %delay 400, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d7b399aef0_0, 0, 1;
    %delay 250, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d7b399aef0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d7b399aef0_0, 0, 1;
    %delay 420, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d7b399aef0_0, 0, 1;
    %delay 210, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d7b399aef0_0, 0, 1;
    %delay 232, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d7b399aef0_0, 0, 1;
    %delay 115, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d7b399aef0_0, 0, 1;
    %vpi_call 5 48 "$display", "finish" {0 0 0};
    %vpi_call 5 49 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    ".\DFF_PP0.v";
    ".\NOT.v";
    ".\NAND.v";
    ".\dff_tb.v";
    ".\synth_dff.v.";
