<h1 id="id-2019-2-22Progress:-Highlights:"><em><strong><span class="legacy-color-text-blue4"><u>Highlights:</u></span></strong></em></h1><ol><li>Resolved couple critical JS-Randomizer bugs which brings regressions<strong> passing rate from 63% to 93%</strong>. Continue to improve the quality of JS-Randomizer along with finding more new configuration bugs in Legato RTL.</li><li>Since last week we found 2 RTL and 10 DV issue. All DV issues are related to new interface or JS-Randomzier. </li><li>With latest TACHL coverage analysis, we started identifying,<ol><li>RTL TACHL code for exclusion.</li><li>JS-Randomizer to fill the hole in RTL + TB generation. <strong>We have collected very critical data (holes in configuration generation). Details are at &quot; <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167451/Legato+TACHL+Coverage+Analysis+January+2019" data-linked-resource-id="16167451" data-linked-resource-version="2" data-linked-resource-type="page">Legato TACHL Coverage Analysis (January 2019):</a> &quot;</strong></li></ol></li><li>Introduction meeting with mentor on KaliedoScope tool. Will follow-up with Diego in Campbell next week.</li><li>Other meeting on PPA &amp; QoS performance verification, Protocols mapping table and Presto HW requirements on SW.</li><li>Since we cannot get our new SGE setup soon, working on finding ways to make our current setup to be more efficient.</li><li>Finished all know work needed by JS-Randomizer (including supporting environment) to support new interface format (JSON). Now complete focus is on bug-fixes as we found through random regressions.</li><li>Also added DV bugs graph and trend to show amount of recent effort put into DV environment related to new interfaces and other JSON files.</li><li>We are not utilizing our simulation licenses fully. Graph below show the <strong>gap between total-licenses vs licenses-in-use over time.</strong> For more details click this link... <a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/grid_util/index.html" rel="nofollow">http://dev.arteris.com/dv_reg_symphony/reports/grid_util/index.html</a> <br/><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16167036/sim_licenses.jpg?api=v2"></span></li></ol><h1 id="id-2019-2-22Progress:-Details:"><em><strong><span class="legacy-color-text-blue4"><u>Details:</u></span></strong></em></h1><h2 style="margin-left: 30.0px;" id="id-2019-2-22Progress:-Blocker/CriticalIssues:Livelink&gt;&gt;&gt;ClickHere:"><u><strong>Blocker / Critical Issues: Live link &gt;&gt;&gt; <a class="external-link" href="https://arterisip.atlassian.net/issues/?filter=12944" rel="nofollow">Click Here</a></strong></u>:</h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" src="https://arterisip.atlassian.net/wiki/download/attachments/16167036/blockers.jpg?api=v2"></span></p><h2 style="margin-left: 30.0px;" id="id-2019-2-22Progress:-BugsStatistics:Livelink&gt;&gt;&gt;ClickHere:"><u><strong>Bugs Statistics : Live link &gt;&gt;&gt; <a class="external-link" href="https://confluence.arteris.com/pages/viewpage.action?pageId=10390927" rel="nofollow">Click Here:</a></strong></u></h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16167036/bugs_table.jpg?api=v2"></span></p><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16167036/bugs_trend.jpg?api=v2"></span></p><p style="margin-left: 60.0px;"> </p><h2 style="margin-left: 30.0px;" id="id-2019-2-22Progress:-Symphonyregressiontrendanddetails:Livelink&gt;&gt;&gt;ClickHere:"><strong><u>Symphony regression trend and details: Live link &gt;&gt;&gt; <a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/" rel="nofollow">Click Here:</a></u></strong></h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16167036/regr.jpg?api=v2"></span></p><p style="margin-left: 60.0px;"> </p><h2 style="margin-left: 30.0px;" id="id-2019-2-22Progress:-LegatoTACHLCoverageDetails:Livelink&gt;&gt;&gt;ClickHere:"><strong><u>Legato TACHL Coverage Details: Live link &gt;&gt;&gt; <a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/index_tachl.html" rel="nofollow">Click Here:</a></u></strong></h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16167036/tachl_cov.jpg?api=v2"></span></p><h2 style="margin-left: 30.0px;" id="id-2019-2-22Progress:-FunctionalVerification:"><u><strong>Functional Verification:</strong></u></h2><ul><li style="list-style-type: none;background-image: none;"><ul><li>Analyzing tachl coverage for packetizer, depacketizer &amp; switch component.</li><li>Fixed issues in scoreboard for the case of new interface. The problem was solved by encapsulating use of various SMI rtl parameters from within the SMI UVC . Previously it was used in scoreboard and with the new interface those parameters were not visible in scoreboard.</li><li>Worked on identifying a solution for finding the destination port in top_smi. Previously there were two exclusive data structures in top_tb json that were used for identifying destination port. This scheme fails with the new blue random test with new interface.  I am currently implementing the scheme with the use of LUT data structure specified in JSON for smi_pkt.tachl. Will finish it by COB today.</li><li><p>Fixed bugs reported on JS randomizer.</p></li><li><p>Proved the new interface generation on switch and will be sending out instructions to team on migrating current topologies to JS randomizer with new interfaces .</p></li><li><p>Added multi clk feature to the tb top wrapper.</p></li><li><p>Fixed the blue config with new interfaces.</p></li><li>Filed 6 JIRA (SYM-876, SYM-878, SYM-879, SYM-880, SYM-881, SYM-885)</li><li>Debugged Nightly regression failures with Piyush</li><li>Closed  1 JIRA (SYM-879)</li><li>Understanding the Switch DW adapter for test failure debug</li><li>Paused working on Yellow random task</li><li><p>SMI_VIP Single interface task changes pushed.</p></li><li>Understand the Switch configurations and flow.</li><li>Understand the protocol hierarchy in switch.</li><li>Debugged failure tests and opened below 3 jiras.</li><ul><li>SYM-882              Ports map needs to be updated for configuration top_axi_atu2x2_asyncadp</li><li>SYM-884              Insufficient timeout delay</li><li>SYM-886              Race condition between smi_monitor tasks</li></ul></ul></li></ul><p style="margin-left: 30.0px;"><u><strong style="font-size: 20.0px;">Formal Verification</strong>:</u></p><ul><li style="list-style-type: none;background-image: none;"><ul><li><p>No progress.</p></li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-2-22Progress:-ToolDevelopment&amp;Support:"><u><strong>Tool Development &amp; Support</strong>:</u></h2><ul><li style="list-style-type: none;background-image: none;"><ul><li><p>Added charts to monitor grid utilization : <a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-883" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-883</a></p></li><li><p>Monitoring irregular job behavior on the grid. Experimented with logging into the hosts and running the same compile jobs which were getting stuck on grid, they also stuck in the same host (gr6-12). But somehow run fine on daily use hosts like chandon.</p></li><li>Freed up some disk space in /scratch3/kavish/ by analyzing big space consuming files. One of the code coverage job which I highlighted in another email was eating up around 200GB of disk space.</li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-2-22Progress:-Miscellaneousitems:"><u><strong>Miscellaneous items</strong></u>:</h2><ul><li style="list-style-type: none;background-image: none;"><ul><li>Meeting with Mentor on KaleidoScope (Error injection verification tool).</li><li>Meeting with John and Syed on PPA and QoS verification in sync with FlexNoC.</li><li>Meeting on mapping table between AXI to CTL to SMI to ATP interfaces.</li><li>Meeting with SW on Presto SW requirements.</li><li>TACHL coverage initial review meeting.</li><li>Interview candidate for Ncore DV leader.</li><li>Regular sync-up meeting within Austin Design and Verification inter-dependencies.  </li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-2-22Progress:-Travel/Vacation:"><strong><u>Travel / Vacation</u></strong>:</h2><ul><li style="list-style-type: none;background-image: none;"><ul><li>Saad will be in Campbell for DVCon and sync-up from 2/25 to 3/1.</li><li>Chandra will be in Campbell for DVCon and sync-up from 2/25 to 2/28</li></ul></li></ul>