module drip(
input wire M,
input wire aut,
input wire temp,
input wire Ua,	
output S0,
output S1,
output S2,
output wire out
);

	not Inv0(S0, M);
	
	or Or0(S1, S0, temp);
	
	and And0(S2, S1, Ua, aut);
	
	assign out = S2;

endmodule 