Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/amit/vhdl_lab/full_adder_4_bit/adder_4bit_isim_beh.exe -prj /home/amit/vhdl_lab/full_adder_4_bit/adder_4bit_beh.prj work.adder_4bit 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/amit/vhdl_lab/full_adder_4_bit/or_gate.vhd" into library work
Parsing VHDL file "/home/amit/vhdl_lab/full_adder_4_bit/half_adder.vhd" into library work
Parsing VHDL file "/home/amit/vhdl_lab/full_adder_4_bit/full_adder.vhd" into library work
Parsing VHDL file "/home/amit/vhdl_lab/full_adder_4_bit/adder_4bit.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 83420 KB
Fuse CPU Usage: 1260 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity half_adder [half_adder_default]
Compiling architecture behavioral of entity or_gate [or_gate_default]
Compiling architecture behavioral of entity full_adder [full_adder_default]
Compiling architecture behavioral of entity adder_4bit
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 VHDL Units
Built simulation executable /home/amit/vhdl_lab/full_adder_4_bit/adder_4bit_isim_beh.exe
Fuse Memory Usage: 649084 KB
Fuse CPU Usage: 1280 ms
GCC CPU Usage: 710 ms
