<!-- set: ai sw=1 ts=1 sta et -->
<architecture xmlns:xi="http://www.w3.org/2001/XInclude">
 <!-- ODIN-II model description for non-standard block type -->
 <models>
  <model name="DUMMY">
   <input_ports>
    <port name="I" combinational_sink_ports="O" />
   </input_ports>
   <output_ports>
    <port name="O" />
   </output_ports>
  </model>

  <xi:include href="../../tiles/clbll_l/model.xml" xpointer="xpointer(models/*)" />
 </models>

 <!-- Layout of the FPGA, we are using 4x4 -->
 <layout>
  <fixed_layout name="xc7a50t" width="26" height="57">

   <col type="EMPTY"      startx="0"  priority="10" />
   <!-- <col type="LIOB"       startx="0"   priority="10" /> --><col type="BLK_BB-VPR_PAD"        startx="1"  priority="10" />
   <col type="EMPTY"      startx="3"  priority="10" />

   <!-- Start RIO -->

   <!-- Columns first -->

   <!-- ===== -->

   <!-- <col type="VBRK"       startx="4"  priority="10" /> --><col type="EMPTY"      startx="4"  priority="10" />
	<!-- <single type="NULL"         x="4" y="0"  priority="20"/> --><single type="EMPTY" x="4" y="0"  priority="20"/>
	<!-- <single type="HCLK_VBRK"    x="4" y="26" priority="20"/> --><single type="EMPTY" x="4" y="26" priority="20"/>
	<!-- <single type="NULL"         x="4" y="56" priority="20"/> --><single type="EMPTY" x="4" y="56" priority="20"/>

   <!-- ===== -->

   <!-- X10YXXX -->
   <col type="CLBLM_L"    startx="5"  priority="10" />
	<!-- <single type="BRKH_CLB"     x="5" y="0"  priority="20"/> --><single type="EMPTY" x="5" y="0"  priority="20"/>
	<!-- <single type="HCLK_CLB"     x="5" y="26" priority="20"/> --><single type="EMPTY" x="5" y="26" priority="20"/>
	<!-- <single type="NULL"         x="5" y="56" priority="20"/> --><single type="EMPTY" x="5" y="56" priority="20"/>

   <!-- X31YXXX -->
   <col type="TILE_INT_L"      startx="6"  priority="10" />
	<!-- <single type="BRKH_INT"     x="6" y="0"  priority="20"/> --><single type="EMPTY" x="6" y="0"  priority="20"/>
	<single type="HCLK_L"       x="6" y="26" priority="20"/>
	<!-- <single type="T_TINT"       x="6" y="56" priority="20"/> --><single type="EMPTY" x="6" y="56" priority="20"/>

   <!-- X32YXXX -->
   <col type="INT_R"      startx="7"  priority="10" />
	<!-- <single type="BRKH_INT"     x="7" y="0"  priority="20"/> --><single type="EMPTY" x="7" y="0"  priority="20"/>
	<single type="HCLK_R"       x="7" y="26" priority="20"/>
	<!-- <single type="T_TINT"       x="7" y="56" priority="20"/> --><single type="EMPTY" x="7" y="56" priority="20"/>

   <!-- X33YXXX -->
   <col type="CLBLM_R"    startx="8"  priority="10" />
	<!-- <single type="BRKH_CLB"     x="8" y="0"  priority="20"/> --><single type="EMPTY" x="8" y="0"  priority="20"/>
	<!-- <single type="HCLK_CLB"     x="8" y="26" priority="20"/> --><single type="EMPTY" x="8" y="26" priority="20"/>
	<!-- <single type="NULL"         x="8" y="56" priority="20"/> --><single type="EMPTY" x="8" y="56" priority="20"/>

   <!-- ===== -->

   <!-- X34YXXX -->
   <!-- <col type="VBRK"       startx="9"  priority="10" /> --><col type="EMPTY"      startx="9"  priority="10" />
	<!-- <single type="NULL"         x="9" y="0"  priority="20"/> --><single type="EMPTY" x="9" y="0"  priority="20"/>
	<!-- <single type="HCLK_VBRK"    x="9" y="26" priority="20"/> --><single type="EMPTY" x="9" y="26" priority="20"/>
	<!-- <single type="NULL"         x="9" y="56" priority="20"/> --><single type="EMPTY" x="9" y="56" priority="20"/>

   <!-- ===== -->

   <col type="BLK_TI-CLBLL_L"    startx="10" priority="10" />
	<!-- <single type="NULL"         x="10" y="0"  priority="20"/> --><single type="EMPTY" x="10" y="0"  priority="20"/>
	<!-- <single type="HCLK_CLB"     x="10" y="26" priority="20"/> --><single type="EMPTY" x="10" y="26" priority="20"/>
	<!-- <single type="NULL"         x="10" y="56" priority="20"/> --><single type="EMPTY" x="10" y="56" priority="20"/>

   <col type="TILE_INT_L"      startx="11" priority="10" />
	<!-- <single type="BRKH_B TINT"  x="11" y="0"  priority="20"/> --><single type="EMPTY" x="11" y="0"  priority="20"/>
	<single type="HCLK_L"       x="11" y="26" priority="20"/>
	<!-- <single type="T_TINT"       x="11" y="56" priority="20"/> --><single type="EMPTY" x="11" y="56" priority="20"/>

   <col type="INT_R"      startx="12" priority="10" />
	<!-- <single type="BRKH_B TINT"  x="12" y="0"  priority="20"/> --><single type="EMPTY" x="12" y="0"  priority="20"/>
	<single type="HCLK_R"       x="12" y="26" priority="20"/>
	<!-- <single type="T_TINT"       x="12" y="56" priority="20"/> --><single type="EMPTY" x="12" y="56" priority="20"/>

   <col type="CLBLL_R"    startx="13"  priority="10" />
	<!-- <single type="NULL"         x="13" y="0"  priority="20"/> --><single type="EMPTY" x="13" y="0"  priority="20"/>
	<!-- <single type="HCLK_CLB"     x="13" y="26" priority="20"/> --><single type="EMPTY" x="13" y="26" priority="20"/>
	<!-- <single type="NULL"         x="13" y="56" priority="20"/> --><single type="EMPTY" x="13" y="56" priority="20"/>

   <!-- ===== -->

   <col type="BLK_TI-CLBLL_L"    startx="14" priority="10" />
	<!-- <single type="NULL"         x="14" y="0"  priority="20"/> --><single type="EMPTY" x="14" y="0"  priority="20"/>
	<!-- <single type="HCLK_CLB"     x="14" y="26" priority="20"/> --><single type="EMPTY" x="14" y="26" priority="20"/>
	<!-- <single type="NULL"         x="14" y="56" priority="20"/> --><single type="EMPTY" x="14" y="56" priority="20"/>

   <col type="TILE_INT_L"      startx="15" priority="10" />
	<!-- <single type="BRKH_B TINT"  x="15" y="0"  priority="20"/> --><single type="EMPTY" x="15" y="0"  priority="20"/>
	<single type="HCLK_L"       x="15" y="26" priority="20"/>
	<!-- <single type="T_TINT"       x="15" y="56" priority="20"/> --><single type="EMPTY" x="15" y="56" priority="20"/>

   <col type="INT_R"      startx="16" priority="10" />
	<!-- <single type="BRKH_B TINT"  x="16" y="0"  priority="20"/> --><single type="EMPTY" x="16" y="0"  priority="20"/>
	<single type="HCLK_R"       x="16" y="26" priority="20"/>
	<!-- <single type="T_TINT"       x="16" y="56" priority="20"/> --><single type="EMPTY" x="16" y="56" priority="20"/>

   <col type="CLBLL_R"    startx="17"  priority="10" />
	<!-- <single type="NULL"         x="17" y="0"  priority="20"/> --><single type="EMPTY" x="17" y="0"  priority="20"/>
	<!-- <single type="HCLK_CLB"     x="17" y="26" priority="20"/> --><single type="EMPTY" x="17" y="26" priority="20"/>
	<!-- <single type="NULL"         x="17" y="56" priority="20"/> --><single type="EMPTY" x="17" y="56" priority="20"/>

   <!-- ===== -->

   <col type="BLK_TI-CLBLL_L"    startx="18" priority="10" />
	<!-- <single type="NULL"         x="18" y="0"  priority="20"/> --><single type="EMPTY" x="18" y="0"  priority="20"/>
	<!-- <single type="HCLK_CLB"     x="18" y="26" priority="20"/> --><single type="EMPTY" x="18" y="26" priority="20"/>
	<!-- <single type="NULL"         x="18" y="56" priority="20"/> --><single type="EMPTY" x="18" y="56" priority="20"/>

   <col type="TILE_INT_L"      startx="19" priority="10" />
	<!-- <single type="BRKH_TINT"    x="19" y="0"  priority="20"/> --><single type="EMPTY" x="19" y="0"  priority="20"/>
	<single type="HCLK_L"       x="19" y="26" priority="20"/>
	<!-- <single type="T_TINT"       x="19" y="56" priority="20"/> --><single type="EMPTY" x="19" y="56" priority="20"/>

   <!-- End RIO -->

   <col type="EMPTY"      startx="23" priority="10" />
   <!-- <col type="RIOB"       startx="24"  priority="10" /> --><col type="BLK_BB-VPR_PAD"        startx="24" priority="10" />
   <col type="EMPTY"      startx="25" priority="10" />

  </fixed_layout>
  <fixed_layout name="xc7a50t-test" width="8" height="8">

   <col type="EMPTY"      startx="0"  priority="10" />
   <!-- <col type="LIOB"       startx="0"   priority="10" /> --><col type="BLK_BB-VPR_PAD"        startx="1"  priority="10" />
   <col type="EMPTY"      startx="2"  priority="10" />

   <!-- Start RIO -->

   <col type="BLK_TI-CLBLL_L"    startx="3" priority="10" />
   <col type="TILE_INT_L"      startx="4" priority="10" />

   <!-- End RIO -->
   <row type="EMPTY"           starty="0" priority="11" />
   <row type="EMPTY"           starty="7" priority="11" />

   <col type="EMPTY"      startx="5" priority="10" />
   <!-- <col type="RIOB"       startx="24"  priority="10" /> --><col type="BLK_BB-VPR_PAD"        startx="6" priority="10" />
   <col type="EMPTY"      startx="7" priority="10" />

  </fixed_layout>
 </layout>

 <device>
    <sizing R_minW_nmos="6065.520020" R_minW_pmos="18138.500000" />
    <area grid_logic_tile_area="14813.392"/>
    <connection_block input_switch_name="2"/>
    <switch_block type="wilton" fs="3"/>
    <chan_width_distr>
      <x distr="uniform" peak="1.000000"/>
      <y distr="uniform" peak="1.000000"/>
    </chan_width_distr>
 </device>

 <switchlist>
  <!-- name="buffer"  == name="0" -->
  <!-- name="routing" == name="1" -->
  <switch type="mux" name="1" R="551" Cin=".77e-15" Cout="4e-15" Tdel="58e-12" mux_trans_size="2.630740" buf_size="27.645901"/>
  <switch type="mux" name="2" R="551" Cin=".77e-15" Cout="4e-15" Tdel="58e-12" mux_trans_size="2.630740" buf_size="27.645901"/>
 </switchlist>
 <segmentlist>
  <!-- Global networks -->
  <segment name="global" length="longline" freq="0.010000" type="bidir" Rmetal="101" Cmetal="22.5e-15">
   <sb type="pattern">1 1</sb>
   <cb type="pattern">1</cb>
   <wire_switch name="1"/>
   <opin_switch name="2"/>
  </segment>

  <!-- Span 12 vertical   tracks -->
  <!-- Span 12 horizontal tracks -->
  <segment name="long-span" length="11" freq="0.250000" type="bidir" Rmetal="101" Cmetal="22.5e-15">
   <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1</sb>
   <cb type="pattern">1 1 1 1 1 1 1 1 1 1 1</cb>
   <wire_switch name="1"/>
   <opin_switch name="2"/>
  </segment>

  <!-- Span 4 vertical   tracks -->
  <!-- Span 4 horizontal tracks -->
  <segment name="short-span" length="4" freq="0.750000" type="bidir" Rmetal="101" Cmetal="22.5e-15">
   <sb type="pattern">1 1 1 1 1</sb>
   <cb type="pattern">1 1 1 1</cb>
   <wire_switch name="1"/>
   <opin_switch name="2"/>
  </segment>
 </segmentlist>
 <complexblocklist>

  <xi:include href="../../../vpr/pad/pb_type.xml"/>

  <xi:include href="../../tiles/clbll_l/pb_type.xml"/>
  <xi:include href="../../tiles/int_l/pb_type.xml"/>

  <xi:include href="dummy/CLBLL_R.xml" />

  <xi:include href="dummy/CLBLM_L.xml" />
  <xi:include href="dummy/CLBLM_R.xml" />

  <xi:include href="dummy/INT_R.xml" />

  <xi:include href="dummy/HCLK_L.xml" />
  <xi:include href="dummy/HCLK_R.xml" />
 </complexblocklist>

 <directlist>
  <!-- CLBX_L -->
  <direct name="BLK_TI-CLBLL_L_L_CARRY"  from_pin="BLK_TI-CLBLL_L.L_COUT_N"  to_pin="BLK_TI-CLBLL_L.L_CIN_N"  x_offset="0"  y_offset="1" z_offset="0"/>
  <direct name="BLK_TI-CLBLL_L_LL_CARRY" from_pin="BLK_TI-CLBLL_L.LL_COUT_N" to_pin="BLK_TI-CLBLL_L.LL_CIN_N" x_offset="0"  y_offset="1" z_offset="0"/>
  <!--
  <direct name="BLK_TI-CLBLM_L_M_CARRY"  from_pin="BLK_TI-CLBLM_L.M_COUT_N"  to_pin="BLK_TI-CLBLM_L.M_CIN_N"  x_offset="0"  y_offset="1" z_offset="0"/>
  <direct name="BLK_TI-CLBLM_L_L_CARRY"  from_pin="BLK_TI-CLBLM_L.L_COUT_N"  to_pin="BLK_TI-CLBLM_L.L_CIN_N"  x_offset="0"  y_offset="1" z_offset="0"/>
  -->
  <!-- CLBX_R
  <direct name="BLK_TI-CLBLL_R_L_CARRY"  from_pin="BLK_TI-CLBLL_R.L_COUT_N"  to_pin="BLK_TI-CLBLL_R.L_CIN_N"  x_offset="0"  y_offset="1" z_offset="0"/>
  <direct name="BLK_TI-CLBLL_R_LL_CARRY" from_pin="BLK_TI-CLBLL_R.LL_COUT_N" to_pin="BLK_TI-CLBLL_R.LL_CIN_N" x_offset="0"  y_offset="1" z_offset="0"/>
  <direct name="BLK_TI-CLBLM_R_M_CARRY"  from_pin="BLK_TI-CLBLM_R.L_COUT_N"  to_pin="BLK_TI-CLBLM_R.L_CIN_N"  x_offset="0"  y_offset="1" z_offset="0"/>
  <direct name="BLK_TI-CLBLM_R_L_CARRY"  from_pin="BLK_TI-CLBLM_R.M_COUT_N"  to_pin="BLK_TI-CLBLM_R.M_CIN_N"  x_offset="0"  y_offset="1" z_offset="0"/>
       -->
  <!--

  CLBL_L to INT_L
  ==================================================
  CLBLL_L
  Tile Inputs
  <input  name="BYP         " num_pins="8"/>
  <clock  name="CLK         " num_pins="2"/>
  <input  name="CTRL        " num_pins="2"/>
  <input  name="FAN6        " num_pins="1"/>
  <input  name="FAN7        " num_pins="1"/>
  <input  name="IMUX        " num_pins="48"/>
  <output name="LOGIC_OUTS  " num_pins="24"/>

  INT_L
  <output name="BYP_L"        num_pins="8"/>
  <output name="CLK_L"        num_pins="2"/>
  <output name="CTRL_L"       num_pins="2"/>
  <output name="FAN_L"        num_pins="8"/>
  <output name="IMUX_L"       num_pins="48"/>
  <input  name="LOGIC_OUTS_L" num_pins="24"/>

  ==================================================
  <output name="BYP_ALT" num_pins="8"/>
  <output name="BYP_BOUNCE" num_pins="8"/>
  <output name="FAN_ALT" num_pins="8"/>
  <output name="FAN_BOUNCE" num_pins="8"/>

  CLBLL_L Carry chain
  <input name="LL_CIN_N            " num_pins="1"/>
  <input name="L_CIN_N             " num_pins="1"/>
  <output name="LL_COUT_N           " num_pins="1"/>
  <output name="L_COUT_N            " num_pins="1"/>
  -->
  <direct name="INT_L to CLBLL_L BYP"        from_pin="TILE_INT_L.BYP_L"        to_pin="BLK_TI-CLBLL_L.BYP"        x_offset="-1" y_offset="0" z_offset="0"/>
  <direct name="INT_L to CLBLL_L CLK"        from_pin="TILE_INT_L.CLK_L"        to_pin="BLK_TI-CLBLL_L.CLK"        x_offset="-1" y_offset="0" z_offset="0"/>
  <direct name="INT_L to CLBLL_L CTRL"       from_pin="TILE_INT_L.CTRL_L"       to_pin="BLK_TI-CLBLL_L.CTRL"       x_offset="-1" y_offset="0" z_offset="0"/>
  <direct name="INT_L to CLBLL_L FAN6"       from_pin="TILE_INT_L.FAN_L[6:6]"   to_pin="BLK_TI-CLBLL_L.FAN6"       x_offset="-1" y_offset="0" z_offset="0"/>
  <direct name="INT_L to CLBLL_L FAN7"       from_pin="TILE_INT_L.FAN_L[7:7]"   to_pin="BLK_TI-CLBLL_L.FAN7"       x_offset="-1" y_offset="0" z_offset="0"/>
  <direct name="INT_L to CLBLL_L IMUX"       from_pin="TILE_INT_L.IMUX_L"       to_pin="BLK_TI-CLBLL_L.IMUX"       x_offset="-1" y_offset="0" z_offset="0"/>
  <direct name="CLBLL_L to INT_L LOGIC_OUTS" from_pin="BLK_TI-CLBLL_L.LOGIC_OUTS" to_pin="TILE_INT_L.LOGIC_OUTS_L" x_offset= "1" y_offset="0" z_offset="0"/>
 </directlist>

</architecture>
