git clone --depth 1 --no-tags https://github.com/motorcyclehead/Lab7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348506430
git clone --depth 1 --no-tags https://github.com/SeaWalks/Verilog-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348488861
git clone --depth 1 --no-tags https://github.com/Kirinosama/Cpu_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351293295
git clone --depth 1 --no-tags https://github.com/ajhanley/ECE-559-Chain-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344935290
git clone --depth 1 --no-tags https://github.com/evgeniyBolnov/make_modelsim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344403851
git clone --depth 1 --no-tags https://github.com/LTGiardino/basic_digital_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344643954
git clone --depth 1 --no-tags https://github.com/Arenngor/ECE-2700-Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343659573
git clone --depth 1 --no-tags https://github.com/TaherehKhodadadi/Logic-Circuit-Laboratory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345100479
git clone --depth 1 --no-tags https://github.com/Guan-t7/PCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348211162
git clone --depth 1 --no-tags https://github.com/gauravgaur20/Numeric-Execution-of-Multipliers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347597993
git clone --depth 1 --no-tags https://github.com/esarmah100/UT_EE460M_Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352169771
git clone --depth 1 --no-tags https://github.com/mzjmzjmzjfs/my_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350192028
git clone --depth 1 --no-tags https://github.com/97anand/glitch_free_clock_mux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351383423
git clone --depth 1 --no-tags https://github.com/benklempdev/CE2820.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351245438
git clone --depth 1 --no-tags https://github.com/ivy-dawson/ELC463.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345164838
git clone --depth 1 --no-tags https://github.com/AndreeaStefan00/Decryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344547459
git clone --depth 1 --no-tags https://github.com/rtreccani/ARBBox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344869585
git clone --depth 1 --no-tags https://github.com/turbonoodles/eggtimer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344908838
git clone --depth 1 --no-tags https://github.com/VoropaevMSU/VKR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342519168
git clone --depth 1 --no-tags https://github.com/mihnea-beep/Decryption-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342676963
git clone --depth 1 --no-tags https://github.com/JerreyGlen/Inventor-projekt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347914288
git clone --depth 1 --no-tags https://github.com/shadowsaber16/ProcessorArchitectureY86.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348634683
git clone --depth 1 --no-tags https://github.com/Nermin-J/autonomous-car-in-labyrinth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349874300
git clone --depth 1 --no-tags https://github.com/2686873626/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350182295
git clone --depth 1 --no-tags https://github.com/JustinElGG/2020_VSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342838920
git clone --depth 1 --no-tags https://github.com/dheller26/hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345350347
git clone --depth 1 --no-tags https://github.com/hamzashabbir11/FPGA-Based-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346018809
git clone --depth 1 --no-tags https://github.com/sivaramprasanth/PicoRV_vecPCPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344668150
git clone --depth 1 --no-tags https://github.com/Featherweight-IP/fwspi-initiator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346480309
git clone --depth 1 --no-tags https://github.com/JavGG95/ADD_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346823242
git clone --depth 1 --no-tags https://github.com/TeddyJack/spi_master_reg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351444649
git clone --depth 1 --no-tags https://github.com/xin-20010304/wang.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352552639
git clone --depth 1 --no-tags https://github.com/jiaweiz9/ComputerArchitectureProject--SimpleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343393393
git clone --depth 1 --no-tags https://github.com/LaZoark/FPGA_LED.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352713573
git clone --depth 1 --no-tags https://github.com/AmnesiacGarden/xyn_Pipelining_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352494938
git clone --depth 1 --no-tags https://github.com/MohammadRostami71/Built-in-Evaluation-and-Self-test-BEST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351540299
git clone --depth 1 --no-tags https://github.com/Sandyyadav3003/xor_gate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350788374
git clone --depth 1 --no-tags https://github.com/2BatBox/verilog-sandbox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351182489
git clone --depth 1 --no-tags https://github.com/jcalapiz/git_github_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341496590
git clone --depth 1 --no-tags https://github.com/refikorkunarslan/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341651811
git clone --depth 1 --no-tags https://github.com/Hammadkhan05/DSD-Spring21.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342234165
git clone --depth 1 --no-tags https://github.com/Andrew-LTC/Lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348291045
git clone --depth 1 --no-tags https://github.com/noloerino/hardware-lifting.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345274385
git clone --depth 1 --no-tags https://github.com/IDIOTSAD/VerilogHDL_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345565756
git clone --depth 1 --no-tags https://github.com/BarrileteChapin/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348846380
git clone --depth 1 --no-tags https://github.com/Anuj0003/RAM-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348681521
git clone --depth 1 --no-tags https://github.com/zjenny09/bram_data_out.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348260942
git clone --depth 1 --no-tags https://github.com/shalan/N15_SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349185998
git clone --depth 1 --no-tags https://github.com/erlingrj/auction-hw-driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349414057
git clone --depth 1 --no-tags https://github.com/haoweig/single_cycle_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350224172
git clone --depth 1 --no-tags https://github.com/wangc123-git/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351669020
git clone --depth 1 --no-tags https://github.com/mahsaabeedi/Carry-Lookahead-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351622923
git clone --depth 1 --no-tags https://github.com/saursin/Uart_CRC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350794613
git clone --depth 1 --no-tags https://github.com/george-ionescu99/RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350604634
git clone --depth 1 --no-tags https://github.com/Andrewmcnair52/calculator2-testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350842350
git clone --depth 1 --no-tags https://github.com/hohaicongthuan/Project-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352107107
git clone --depth 1 --no-tags https://github.com/SamuelWu2001/IC_2016.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346685562
git clone --depth 1 --no-tags https://github.com/NikitaErmolovsky/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346375980
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab00-aleja112520.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346384964
git clone --depth 1 --no-tags https://github.com/andy89923/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346573521
git clone --depth 1 --no-tags https://github.com/KyubumShim45854/EE460M-Lab-03.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346533743
git clone --depth 1 --no-tags https://github.com/Firoz1999/Verilog-Cache-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343545337
git clone --depth 1 --no-tags https://github.com/Firoz1999/VLSI-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343520187
git clone --depth 1 --no-tags https://github.com/sssanikhani/SimpleProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344891676
git clone --depth 1 --no-tags https://github.com/GGA-Alex/MIPS-32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352131695
git clone --depth 1 --no-tags https://github.com/yehudat/cocotb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352715199
git clone --depth 1 --no-tags https://github.com/ppolokisstw/verilog-practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352509155
git clone --depth 1 --no-tags https://github.com/theotheruser2/schemelab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344304875
git clone --depth 1 --no-tags https://github.com/SARAMAG/PCI_TARGET_DEVICE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344500594
git clone --depth 1 --no-tags https://github.com/JeterHwang/DSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344071765
git clone --depth 1 --no-tags https://github.com/ahmedsaady28/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342689325
git clone --depth 1 --no-tags https://github.com/florinmihu31/RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343355060
git clone --depth 1 --no-tags https://github.com/t1ina2003/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344613257
git clone --depth 1 --no-tags https://github.com/JHubertHub/SingleCycleProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348594259
git clone --depth 1 --no-tags https://github.com/v1lton/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349058572
git clone --depth 1 --no-tags https://github.com/kartikeyrai-me/Square-Root-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347579219
git clone --depth 1 --no-tags https://github.com/adwranovsky/shift_register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347716706
git clone --depth 1 --no-tags https://github.com/Ioana-Georgescu/Floating-Point-Adder-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349377743
git clone --depth 1 --no-tags https://github.com/AriaYuqingXu/Digital-Logic-and-Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348623493
git clone --depth 1 --no-tags https://github.com/ng91/245Fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350829441
git clone --depth 1 --no-tags https://github.com/liaukovv/simple-alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352361709
git clone --depth 1 --no-tags https://github.com/paysonwelch/caravel_sha3_256_crypto_miner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352193958
git clone --depth 1 --no-tags https://github.com/feiyuy/Verilog_Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351057500
git clone --depth 1 --no-tags https://github.com/mr-gaurav/Practice-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346089115
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab00-ADavidSoler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346417607
git clone --depth 1 --no-tags https://github.com/fahmida185/actions_test_repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342654881
git clone --depth 1 --no-tags https://github.com/El-Nebo/SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342888718
git clone --depth 1 --no-tags https://github.com/VickeyZ/Logic-Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346569793
git clone --depth 1 --no-tags https://github.com/Ddddy1/18-725_Cozy_Fabric.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345747469
git clone --depth 1 --no-tags https://github.com/anmelus/Simple-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346516533
git clone --depth 1 --no-tags https://github.com/atenaswiftie/digitalLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347370898
git clone --depth 1 --no-tags https://github.com/akx2404/Verilog_codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342104629
git clone --depth 1 --no-tags https://github.com/lixuf/CPU-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343782660
git clone --depth 1 --no-tags https://github.com/arielmos/Digital-Design-and-Logic-Synthesis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343912023
git clone --depth 1 --no-tags https://github.com/caillotantoine/Nexys-3-Sinewave-LED.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344282353
git clone --depth 1 --no-tags https://github.com/alihatamitajik/dsdlab-spring2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345276249
git clone --depth 1 --no-tags https://github.com/TeddyJack/ats3_redirection_board_altera.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351443707
