Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date             : Mon Nov  1 22:36:38 2021
| Host             : LAPTOP-EMHK0KK9 running 64-bit major release  (build 9200)
| Command          : report_power -file fpga_top_power_routed.rpt -pb fpga_top_power_summary_routed.pb -rpx fpga_top_power_routed.rpx
| Design           : fpga_top
| Device           : xc7a35ticsg324-1L
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.228        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.165        |
| Device Static (W)        | 0.062        |
| Effective TJA (C/W)      | 4.8          |
| Max Ambient (C)          | 98.9         |
| Junction Temperature (C) | 26.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.007 |        6 |       --- |             --- |
| Slice Logic              |     0.006 |     3971 |       --- |             --- |
|   LUT as Logic           |     0.005 |     1472 |     20800 |            7.08 |
|   CARRY4                 |    <0.001 |      221 |      8150 |            2.71 |
|   Register               |    <0.001 |     1780 |     41600 |            4.28 |
|   LUT as Distributed RAM |    <0.001 |       18 |      9600 |            0.19 |
|   F7/F8 Muxes            |    <0.001 |       90 |     32600 |            0.28 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |       51 |       --- |             --- |
| Signals                  |     0.008 |     4374 |       --- |             --- |
| Block RAM                |    <0.001 |      0.5 |        50 |            1.00 |
| MMCM                     |     0.101 |        1 |         5 |           20.00 |
| DSPs                     |     0.025 |       26 |        90 |           28.89 |
| I/O                      |     0.016 |       40 |       210 |           19.05 |
| XADC                     |     0.002 |        1 |       --- |             --- |
| Static Power             |     0.062 |          |           |                 |
| Total                    |     0.228 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       0.950 |     0.056 |       0.050 |      0.006 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.068 |       0.056 |      0.011 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.006 |       0.005 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       0.950 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.019 |       0.001 |      0.018 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+--------------------------------+-----------------+
| Clock              | Domain                         | Constraint (ns) |
+--------------------+--------------------------------+-----------------+
| clk_100_clk_wiz_0  | PM_PLL/inst/clk_100_clk_wiz_0  |            10.0 |
| clk_36_clk_wiz_0   | PM_PLL/inst/clk_36_clk_wiz_0   |            27.8 |
| clk_pad            | clk_pad                        |            10.0 |
| clkfbout_clk_wiz_0 | PM_PLL/inst/clkfbout_clk_wiz_0 |            10.0 |
+--------------------+--------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------+-----------+
| Name                 | Power (W) |
+----------------------+-----------+
| fpga_top             |     0.165 |
|   PM_DATA_PROCESS    |     0.032 |
|     PM_DATAINPUT     |     0.002 |
|     PM_MYFILTER      |     0.030 |
|       PM_FILTER_TEST |     0.030 |
|   PM_OLED            |     0.006 |
|     PM_UserDisp      |     0.005 |
|   PM_PLL             |     0.101 |
|     inst             |     0.101 |
|   PM_UART            |     0.001 |
|   PM_XADC            |     0.002 |
+----------------------+-----------+


