#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Wed Nov 16 15:27:29 2016
# Process ID: 7195
# Current directory: /home/stefan/PWM/PWM.runs/unity_unity_ctrl_0_0_synth_1
# Command line: vivado -log unity_unity_ctrl_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source unity_unity_ctrl_0_0.tcl
# Log file: /home/stefan/PWM/PWM.runs/unity_unity_ctrl_0_0_synth_1/unity_unity_ctrl_0_0.vds
# Journal file: /home/stefan/PWM/PWM.runs/unity_unity_ctrl_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source unity_unity_ctrl_0_0.tcl -notrace
Command: synth_design -top unity_unity_ctrl_0_0 -part xc7z010clg225-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7204 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1060.676 ; gain = 157.301 ; free physical = 131 ; free virtual = 15463
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'unity_unity_ctrl_0_0' [/home/stefan/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_unity_ctrl_0_0/synth/unity_unity_ctrl_0_0.vhd:65]
INFO: [Synth 8-3491] module 'unity_ctrl' declared at '/home/stefan/PWM/PWM.srcs/sources_1/new/unity_ctrl.vhd:34' bound to instance 'U0' of component 'unity_ctrl' [/home/stefan/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_unity_ctrl_0_0/synth/unity_unity_ctrl_0_0.vhd:81]
INFO: [Synth 8-638] synthesizing module 'unity_ctrl' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_ctrl.vhd:43]
INFO: [Synth 8-3491] module 'wrap_unity' declared at '/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/wrap_unity.vhd:40' bound to instance 'UNITY' of component 'wrap_unity' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_ctrl.vhd:84]
INFO: [Synth 8-638] synthesizing module 'wrap_unity' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/wrap_unity.vhd:77]
	Parameter C_FPGA_FAMILY bound to: ZYNQ - type: string 
	Parameter C_INPUT_CLK_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter C_INPUT_CLK_MULTIPLY_96M bound to: 12 - type: integer 
	Parameter C_INPUT_CLK_DIVIDE_96M bound to: 25 - type: integer 
	Parameter C_INPUT_CLK_MULTIPLY_50M bound to: 2 - type: integer 
	Parameter C_INPUT_CLK_DIVIDE_50M bound to: 8 - type: integer 
	Parameter C_MEM_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_MEM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MEM_RAMSTYLE bound to: AUTO - type: string 
	Parameter C_MEM_IO_ADDR_BIT bound to: 2 - type: integer 
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 4.500000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 9.375000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 18 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'zynq_clk_mmcm' to cell 'MMCME2_BASE' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/wrap_unity.vhd:174]
INFO: [Synth 8-638] synthesizing module 'uart_wb_link' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/uart_wb_link.vhd:67]
	Parameter C_PL_TICKS_PR_BIT bound to: 16 - type: integer 
	Parameter C_PL_BAUD_RATE_DVSR bound to: 2 - type: integer 
	Parameter C_PL_STOPBITS bound to: 1 - type: integer 
	Parameter C_PL_PARITY bound to: 0 - type: integer 
	Parameter C_DL_FULL bound to: 1 - type: integer 
	Parameter C_DL_CHECKSUM bound to: 2 - type: integer 
	Parameter C_AL_RLC_EN bound to: 1 - type: integer 
	Parameter C_AL_RM_SIZE bound to: 32 - type: integer 
	Parameter C_AL_PUB_MODE bound to: 2 - type: integer 
	Parameter C_AL_PUBLISH_BASE_FREQ bound to: 1000 - type: integer 
	Parameter C_AL_SUBMNGR_SGID_SIZE bound to: 1 - type: integer 
	Parameter C_AL_SUBGRP_RATE_BYTE_CNT bound to: 2 - type: integer 
	Parameter C_AL_SUBGRP_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_WB_CLK_FREQ bound to: 50000000 - type: integer 
	Parameter C_WB_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_WB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uart_gab_link' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/uart_gab_link.vhd:75]
	Parameter C_PL_TICKS_PR_BIT bound to: 16 - type: integer 
	Parameter C_PL_BAUD_RATE_DVSR bound to: 2 - type: integer 
	Parameter C_PL_RX_FIFO_ADDR_W bound to: 2 - type: integer 
	Parameter C_PL_TX_FIFO_ADDR_W bound to: 2 - type: integer 
	Parameter C_PL_STOPBITS bound to: 1 - type: integer 
	Parameter C_PL_PARITY bound to: 0 - type: integer 
	Parameter C_DL_FULL bound to: 1 - type: integer 
	Parameter C_DL_TXFIFO_A_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_DL_TXFIFO_B_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_DL_CHECKSUM bound to: 2 - type: integer 
	Parameter C_AL_RLC_EN bound to: 1 - type: integer 
	Parameter C_AL_RM_SIZE bound to: 32 - type: integer 
	Parameter C_AL_PUB_MODE bound to: 2 - type: integer 
	Parameter C_AL_PUBLISH_BASE_FREQ bound to: 1000 - type: integer 
	Parameter C_AL_SUBMNGR_SGID_SIZE bound to: 1 - type: integer 
	Parameter C_AL_SUBGRP_RATE_BYTE_CNT bound to: 2 - type: integer 
	Parameter C_AL_SUBGRP_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_BII_CLK_FREQ bound to: 50000000 - type: integer 
	Parameter C_BII_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_BII_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uart_asynch' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/uart_asynch.vhd:101]
	Parameter C_ERROR_CNT_WIDTH bound to: 0 - type: integer 
	Parameter C_BIT_TXRX_ORDER bound to: 0 - type: integer 
	Parameter C_TICKS_PR_BIT bound to: 16 - type: integer 
	Parameter C_BAUD_RATE_DVSR bound to: 2 - type: integer 
	Parameter C_RX_FIFO_ADDR_W bound to: 2 - type: integer 
	Parameter C_TX_FIFO_ADDR_W bound to: 2 - type: integer 
	Parameter C_DATABITS bound to: 8 - type: integer 
	Parameter C_STOPBITS bound to: 1 - type: integer 
	Parameter C_PARITY bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 'framing_err_cnt_o' ignored [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/uart_asynch.vhd:86]
WARNING: [Synth 8-506] null port 'parity_err_cnt_o' ignored [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/uart_asynch.vhd:87]
WARNING: [Synth 8-506] null port 'overrun_err_cnt_o' ignored [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/uart_asynch.vhd:88]
WARNING: [Synth 8-3919] null assignment ignored [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/uart_asynch.vhd:148]
WARNING: [Synth 8-3919] null assignment ignored [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/uart_asynch.vhd:151]
WARNING: [Synth 8-3919] null assignment ignored [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/uart_asynch.vhd:154]
INFO: [Synth 8-638] synthesizing module 'mod_m_counter' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/mod_m_counter.vhd:40]
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_MOD bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mod_m_counter' (1#1) [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/mod_m_counter.vhd:40]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/uart_rx.vhd:50]
	Parameter C_BIT_RX_ORDER bound to: 0 - type: integer 
	Parameter C_TICKS_PR_BIT bound to: 16 - type: integer 
	Parameter C_DATABITS bound to: 8 - type: integer 
	Parameter C_STOPBITS bound to: 1 - type: integer 
	Parameter C_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/uart_rx.vhd:50]
INFO: [Synth 8-638] synthesizing module 'fifo' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/Fifo.vhd:93]
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter MODE_ASYNC bound to: 1 - type: integer 
	Parameter SYNC_DEPTH bound to: 2 - type: integer 
	Parameter PRE_LOAD bound to: 0 - type: integer 
	Parameter EN_WRT_ACK bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter SYNC_DEPTH bound to: 2 - type: integer 
	Parameter MODE_ASYNC bound to: 1 - type: integer 
	Parameter PRE_LOAD bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_ctrl' declared at '/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/FifoCtrl.vhd:63' bound to instance 'fifo_ctrl_inst' of component 'fifo_ctrl' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/Fifo.vhd:152]
INFO: [Synth 8-638] synthesizing module 'fifo_ctrl' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/FifoCtrl.vhd:85]
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter MODE_ASYNC bound to: 1 - type: integer 
	Parameter SYNC_DEPTH bound to: 2 - type: integer 
	Parameter PRE_LOAD bound to: 0 - type: integer 
	Parameter N bound to: 2 - type: integer 
	Parameter PRE_LOAD bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_read_ctrl' declared at '/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/FifoReadPort.vhd:59' bound to instance 'read_ctrl' of component 'fifo_read_ctrl' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/FifoCtrl.vhd:159]
INFO: [Synth 8-638] synthesizing module 'fifo_read_ctrl' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/FifoReadPort.vhd:76]
	Parameter N bound to: 2 - type: integer 
	Parameter PRE_LOAD bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_read_ctrl' (3#1) [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/FifoReadPort.vhd:76]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'fifo_write_ctrl' declared at '/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/FifoWritePort.vhd:55' bound to instance 'write_ctrl' of component 'fifo_write_ctrl' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/FifoCtrl.vhd:170]
INFO: [Synth 8-638] synthesizing module 'fifo_write_ctrl' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/FifoWritePort.vhd:71]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_write_ctrl' (4#1) [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/FifoWritePort.vhd:71]
INFO: [Synth 8-638] synthesizing module 'synchronizer_synchdepth_2p' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/Synchronizer.vhd:96]
	Parameter N bound to: 3 - type: integer 
	Parameter D bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'synchronizer_synchdepth_2p' (5#1) [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/Synchronizer.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'fifo_ctrl' (6#1) [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/FifoCtrl.vhd:85]
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'rams_09' declared at '/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/RegFile2.vhd:53' bound to instance 'regfile' of component 'rams_09' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/Fifo.vhd:168]
INFO: [Synth 8-638] synthesizing module 'rams_09' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/RegFile2.vhd:68]
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rams_09' (7#1) [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/RegFile2.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fifo' (8#1) [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/Fifo.vhd:93]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/uart_tx.vhd:49]
	Parameter C_BIT_TX_ORDER bound to: 0 - type: integer 
	Parameter C_DATABITS bound to: 8 - type: integer 
	Parameter C_TICKS_PR_BIT bound to: 16 - type: integer 
	Parameter C_STOPBITS bound to: 1 - type: integer 
	Parameter C_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (9#1) [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/uart_tx.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'uart_asynch' (10#1) [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/uart_asynch.vhd:101]
INFO: [Synth 8-638] synthesizing module 'uart_gab_link_dl' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/uart_gab_link_dl.vhd:74]
	Parameter C_FULL_DL bound to: 1 - type: integer 
	Parameter C_RXFIFO_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_TXFIFO_A_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_TXFIFO_B_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_UART_PARITY_EN bound to: 0 - type: integer 
	Parameter C_CHECKSUM bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uart_gab_link_dl_ascii_dec' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/uart_gab_link_dl_ascii_dec.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'uart_gab_link_dl_ascii_dec' (11#1) [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/uart_gab_link_dl_ascii_dec.vhd:50]
INFO: [Synth 8-638] synthesizing module 'uart_gab_link_dl_rx_fsm_full' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/uart_gab_link_dl_rx_fsm.vhd:86]
	Parameter C_UART_PARITY_EN bound to: 0 - type: integer 
	Parameter C_CHECKSUM bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'checksum_crc' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/checksum.vhd:108]
	Parameter C_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_CHKS_WIDTH bound to: 8 - type: integer 
	Parameter C_CRC_POLYNOMIAL bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'checksum_crc' (12#1) [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/checksum.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'uart_gab_link_dl_rx_fsm_full' (13#1) [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/uart_gab_link_dl_rx_fsm.vhd:86]
INFO: [Synth 8-638] synthesizing module 'dual_fifo_mux' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/dual_fifo_mux.vhd:53]
	Parameter C_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 9 - type: integer 
	Parameter C_PRE_LOAD bound to: 0 - type: integer 
	Parameter C_EN_WRT_ACK bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_in_mux' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/fifo_in_mux.vhd:56]
	Parameter C_DATA_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_in_mux' (14#1) [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/fifo_in_mux.vhd:56]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized0' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/Fifo.vhd:93]
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter MODE_ASYNC bound to: 0 - type: integer 
	Parameter SYNC_DEPTH bound to: 2 - type: integer 
	Parameter PRE_LOAD bound to: 0 - type: integer 
	Parameter EN_WRT_ACK bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter SYNC_DEPTH bound to: 2 - type: integer 
	Parameter MODE_ASYNC bound to: 0 - type: integer 
	Parameter PRE_LOAD bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_ctrl' declared at '/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/FifoCtrl.vhd:63' bound to instance 'fifo_ctrl_inst' of component 'fifo_ctrl' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/Fifo.vhd:152]
INFO: [Synth 8-638] synthesizing module 'fifo_ctrl__parameterized1' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/FifoCtrl.vhd:85]
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter MODE_ASYNC bound to: 0 - type: integer 
	Parameter SYNC_DEPTH bound to: 2 - type: integer 
	Parameter PRE_LOAD bound to: 0 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter PRE_LOAD bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_read_ctrl' declared at '/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/FifoReadPort.vhd:59' bound to instance 'read_ctrl' of component 'fifo_read_ctrl' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/FifoCtrl.vhd:159]
INFO: [Synth 8-638] synthesizing module 'fifo_read_ctrl__parameterized1' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/FifoReadPort.vhd:76]
	Parameter N bound to: 6 - type: integer 
	Parameter PRE_LOAD bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_read_ctrl__parameterized1' (14#1) [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/FifoReadPort.vhd:76]
	Parameter N bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'fifo_write_ctrl' declared at '/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/FifoWritePort.vhd:55' bound to instance 'write_ctrl' of component 'fifo_write_ctrl' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/FifoCtrl.vhd:170]
INFO: [Synth 8-638] synthesizing module 'fifo_write_ctrl__parameterized1' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/FifoWritePort.vhd:71]
	Parameter N bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_write_ctrl__parameterized1' (14#1) [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/FifoWritePort.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'fifo_ctrl__parameterized1' (14#1) [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/FifoCtrl.vhd:85]
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'rams_09' declared at '/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/RegFile2.vhd:53' bound to instance 'regfile' of component 'rams_09' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/Fifo.vhd:168]
INFO: [Synth 8-638] synthesizing module 'rams_09__parameterized1' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/RegFile2.vhd:68]
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rams_09__parameterized1' (14#1) [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/RegFile2.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized0' (14#1) [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/Fifo.vhd:93]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized1' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/Fifo.vhd:93]
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter MODE_ASYNC bound to: 0 - type: integer 
	Parameter SYNC_DEPTH bound to: 2 - type: integer 
	Parameter PRE_LOAD bound to: 0 - type: integer 
	Parameter EN_WRT_ACK bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter SYNC_DEPTH bound to: 2 - type: integer 
	Parameter MODE_ASYNC bound to: 0 - type: integer 
	Parameter PRE_LOAD bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_ctrl' declared at '/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/FifoCtrl.vhd:63' bound to instance 'fifo_ctrl_inst' of component 'fifo_ctrl' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/Fifo.vhd:152]
INFO: [Synth 8-638] synthesizing module 'fifo_ctrl__parameterized3' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/FifoCtrl.vhd:85]
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter MODE_ASYNC bound to: 0 - type: integer 
	Parameter SYNC_DEPTH bound to: 2 - type: integer 
	Parameter PRE_LOAD bound to: 0 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter PRE_LOAD bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_read_ctrl' declared at '/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/FifoReadPort.vhd:59' bound to instance 'read_ctrl' of component 'fifo_read_ctrl' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/FifoCtrl.vhd:159]
INFO: [Synth 8-638] synthesizing module 'fifo_read_ctrl__parameterized3' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/FifoReadPort.vhd:76]
	Parameter N bound to: 6 - type: integer 
	Parameter PRE_LOAD bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_read_ctrl__parameterized3' (14#1) [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/FifoReadPort.vhd:76]
	Parameter N bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'fifo_write_ctrl' declared at '/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/FifoWritePort.vhd:55' bound to instance 'write_ctrl' of component 'fifo_write_ctrl' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/FifoCtrl.vhd:170]
INFO: [Synth 8-638] synthesizing module 'fifo_write_ctrl__parameterized3' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/FifoWritePort.vhd:71]
	Parameter N bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_write_ctrl__parameterized3' (14#1) [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/FifoWritePort.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'fifo_ctrl__parameterized3' (14#1) [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/FifoCtrl.vhd:85]
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'rams_09' declared at '/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/RegFile2.vhd:53' bound to instance 'regfile' of component 'rams_09' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/Fifo.vhd:168]
INFO: [Synth 8-638] synthesizing module 'rams_09__parameterized3' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/RegFile2.vhd:68]
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rams_09__parameterized3' (14#1) [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/RegFile2.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized1' (14#1) [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/Fifo.vhd:93]
INFO: [Synth 8-638] synthesizing module 'fifo_out_mux' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/fifo_out_mux.vhd:49]
	Parameter C_DATA_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_out_mux' (15#1) [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/fifo_out_mux.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'dual_fifo_mux' (16#1) [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/dual_fifo_mux.vhd:53]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized2' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/Fifo.vhd:93]
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter MODE_ASYNC bound to: 0 - type: integer 
	Parameter SYNC_DEPTH bound to: 2 - type: integer 
	Parameter PRE_LOAD bound to: 0 - type: integer 
	Parameter EN_WRT_ACK bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter SYNC_DEPTH bound to: 2 - type: integer 
	Parameter MODE_ASYNC bound to: 0 - type: integer 
	Parameter PRE_LOAD bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_ctrl' declared at '/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/FifoCtrl.vhd:63' bound to instance 'fifo_ctrl_inst' of component 'fifo_ctrl' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/Fifo.vhd:152]
INFO: [Synth 8-638] synthesizing module 'fifo_ctrl__parameterized5' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/FifoCtrl.vhd:85]
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter MODE_ASYNC bound to: 0 - type: integer 
	Parameter SYNC_DEPTH bound to: 2 - type: integer 
	Parameter PRE_LOAD bound to: 0 - type: integer 
	Parameter N bound to: 4 - type: integer 
	Parameter PRE_LOAD bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_read_ctrl' declared at '/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/FifoReadPort.vhd:59' bound to instance 'read_ctrl' of component 'fifo_read_ctrl' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/FifoCtrl.vhd:159]
INFO: [Synth 8-638] synthesizing module 'fifo_read_ctrl__parameterized5' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/FifoReadPort.vhd:76]
	Parameter N bound to: 4 - type: integer 
	Parameter PRE_LOAD bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_read_ctrl__parameterized5' (16#1) [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/FifoReadPort.vhd:76]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'fifo_write_ctrl' declared at '/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/FifoWritePort.vhd:55' bound to instance 'write_ctrl' of component 'fifo_write_ctrl' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/FifoCtrl.vhd:170]
INFO: [Synth 8-638] synthesizing module 'fifo_write_ctrl__parameterized5' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/FifoWritePort.vhd:71]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_write_ctrl__parameterized5' (16#1) [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/FifoWritePort.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'fifo_ctrl__parameterized5' (16#1) [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/FifoCtrl.vhd:85]
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'rams_09' declared at '/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/RegFile2.vhd:53' bound to instance 'regfile' of component 'rams_09' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/Fifo.vhd:168]
INFO: [Synth 8-638] synthesizing module 'rams_09__parameterized5' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/RegFile2.vhd:68]
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rams_09__parameterized5' (16#1) [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/RegFile2.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized2' (16#1) [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/Fifo.vhd:93]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized3' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/Fifo.vhd:93]
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter MODE_ASYNC bound to: 0 - type: integer 
	Parameter SYNC_DEPTH bound to: 2 - type: integer 
	Parameter PRE_LOAD bound to: 0 - type: integer 
	Parameter EN_WRT_ACK bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter SYNC_DEPTH bound to: 2 - type: integer 
	Parameter MODE_ASYNC bound to: 0 - type: integer 
	Parameter PRE_LOAD bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_ctrl' declared at '/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/FifoCtrl.vhd:63' bound to instance 'fifo_ctrl_inst' of component 'fifo_ctrl' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/Fifo.vhd:152]
INFO: [Synth 8-638] synthesizing module 'fifo_ctrl__parameterized7' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/FifoCtrl.vhd:85]
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter MODE_ASYNC bound to: 0 - type: integer 
	Parameter SYNC_DEPTH bound to: 2 - type: integer 
	Parameter PRE_LOAD bound to: 0 - type: integer 
	Parameter N bound to: 2 - type: integer 
	Parameter PRE_LOAD bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_read_ctrl' declared at '/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/FifoReadPort.vhd:59' bound to instance 'read_ctrl' of component 'fifo_read_ctrl' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/FifoCtrl.vhd:159]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'fifo_write_ctrl' declared at '/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/FifoWritePort.vhd:55' bound to instance 'write_ctrl' of component 'fifo_write_ctrl' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/FifoCtrl.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'fifo_ctrl__parameterized7' (16#1) [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/FifoCtrl.vhd:85]
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'rams_09' declared at '/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/RegFile2.vhd:53' bound to instance 'regfile' of component 'rams_09' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/Fifo.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized3' (16#1) [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/Fifo.vhd:93]
INFO: [Synth 8-638] synthesizing module 'uart_gab_link_dl_tx_fsm' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/uart_gab_link_dl_tx_fsm.vhd:57]
	Parameter C_CHECKSUM bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_gab_link_dl_tx_fsm' (17#1) [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/uart_gab_link_dl_tx_fsm.vhd:57]
INFO: [Synth 8-638] synthesizing module 'uart_gab_link_dl_ascii_enc' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/uart_gab_link_dl_ascii_enc.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'uart_gab_link_dl_ascii_enc' (18#1) [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/uart_gab_link_dl_ascii_enc.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'uart_gab_link_dl' (19#1) [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/uart_gab_link_dl.vhd:74]
INFO: [Synth 8-638] synthesizing module 'gab_link_al_fsm' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/gab_link_al_fsm.vhd:73]
	Parameter C_RLC_EN bound to: 1 - type: integer 
	Parameter C_RM_SIZE bound to: 32 - type: integer 
	Parameter C_PUB_MODE bound to: 2 - type: integer 
	Parameter C_CLK_FREQ bound to: 50000000 - type: integer 
	Parameter C_PUBLISH_SYNC_FREQ bound to: 1000 - type: integer 
	Parameter C_SUBMNGR_SGID_SIZE bound to: 1 - type: integer 
	Parameter C_SUBGRP_RATE_BYTE_CNT bound to: 2 - type: integer 
	Parameter C_SUBGRP_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_BII_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_BII_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rr_prio_enc' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/rr_prio_enc.vhd:40]
	Parameter C_REQ_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rr_prio_enc' (20#1) [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/rr_prio_enc.vhd:40]
INFO: [Synth 8-638] synthesizing module 'subscription_manager' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/gab_link_al_submngr.vhd:70]
	Parameter C_CLK_FREQ bound to: 50000000 - type: integer 
	Parameter C_PUBLISH_SYNC_FREQ bound to: 1000 - type: integer 
	Parameter C_SUBMNGR_SGID_SIZE bound to: 1 - type: integer 
	Parameter C_SUBGRP_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_SUBGRP_DATA_SIZE bound to: 6 - type: integer 
	Parameter C_SUBGRP_RATE_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pulse_gen' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/pulse_gen.vhd:35]
	Parameter C_PULSE_WIDTH bound to: 1 - type: integer 
	Parameter C_PULSE_PERIOD bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pulse_gen' (21#1) [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/pulse_gen.vhd:35]
	Parameter C_SG_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_SG_DATA_SIZE bound to: 6 - type: integer 
	Parameter C_SG_RATE_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'subscription_group' declared at '/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/gab_link_al_subgrp.vhd:28' bound to instance 'sg' of component 'subscription_group' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/gab_link_al_submngr.vhd:200]
INFO: [Synth 8-638] synthesizing module 'subscription_group' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/gab_link_al_subgrp.vhd:60]
	Parameter C_SG_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_SG_DATA_SIZE bound to: 6 - type: integer 
	Parameter C_SG_RATE_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'subscription_group' (22#1) [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/gab_link_al_subgrp.vhd:60]
	Parameter C_SG_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_SG_DATA_SIZE bound to: 6 - type: integer 
	Parameter C_SG_RATE_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'subscription_group' declared at '/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/gab_link_al_subgrp.vhd:28' bound to instance 'sg' of component 'subscription_group' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/gab_link_al_submngr.vhd:200]
INFO: [Synth 8-256] done synthesizing module 'subscription_manager' (23#1) [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/gab_link_al_submngr.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'gab_link_al_fsm' (24#1) [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/gab_link_al_fsm.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'uart_gab_link' (25#1) [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/uart_gab_link.vhd:75]
INFO: [Synth 8-638] synthesizing module 'wb_mst_ctrl' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/wb_mst_ctrl.vhd:51]
	Parameter C_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wb_mst_ctrl' (26#1) [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/wb_mst_ctrl.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'uart_wb_link' (27#1) [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/uart_wb_link.vhd:67]
INFO: [Synth 8-638] synthesizing module 'wb_mem' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/wb_mem.vhd:51]
	Parameter C_MEM_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RAMSTYLE bound to: AUTO - type: string 
	Parameter C_IO_ADDR_BIT bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wb_slv_mem_ctrl' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/wb_slv_mem_ctrl.vhd:48]
	Parameter C_MEM_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wb_slv_mem_ctrl' (28#1) [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/wb_slv_mem_ctrl.vhd:48]
INFO: [Synth 8-638] synthesizing module 'ram_rwrw' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/ram_rwrw.vhd:95]
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter RAMSTYLE bound to: AUTO - type: string 
	Parameter PIPE_REGA_EN bound to: 0 - type: integer 
	Parameter PIPE_REGB_EN bound to: 0 - type: integer 
	Parameter WRITE_MODE_A bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 0 - type: integer 
	Parameter INIT_DATA bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ram_rwrw' (29#1) [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/ram_rwrw.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'wb_mem' (30#1) [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/wb_mem.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'wrap_unity' (31#1) [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/wrap_unity.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'unity_ctrl' (32#1) [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_ctrl.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'unity_unity_ctrl_0_0' (33#1) [/home/stefan/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_unity_ctrl_0_0/synth/unity_unity_ctrl_0_0.vhd:65]
WARNING: [Synth 8-3331] design wb_slv_mem_ctrl has unconnected port wb_i[adr][31]
WARNING: [Synth 8-3331] design wb_slv_mem_ctrl has unconnected port wb_i[adr][30]
WARNING: [Synth 8-3331] design wb_slv_mem_ctrl has unconnected port wb_i[adr][29]
WARNING: [Synth 8-3331] design wb_slv_mem_ctrl has unconnected port wb_i[adr][28]
WARNING: [Synth 8-3331] design wb_slv_mem_ctrl has unconnected port wb_i[adr][27]
WARNING: [Synth 8-3331] design wb_slv_mem_ctrl has unconnected port wb_i[adr][26]
WARNING: [Synth 8-3331] design wb_slv_mem_ctrl has unconnected port wb_i[adr][25]
WARNING: [Synth 8-3331] design wb_slv_mem_ctrl has unconnected port wb_i[adr][24]
WARNING: [Synth 8-3331] design wb_slv_mem_ctrl has unconnected port wb_i[adr][23]
WARNING: [Synth 8-3331] design wb_slv_mem_ctrl has unconnected port wb_i[adr][22]
WARNING: [Synth 8-3331] design wb_slv_mem_ctrl has unconnected port wb_i[adr][21]
WARNING: [Synth 8-3331] design wb_slv_mem_ctrl has unconnected port wb_i[adr][20]
WARNING: [Synth 8-3331] design wb_slv_mem_ctrl has unconnected port wb_i[adr][19]
WARNING: [Synth 8-3331] design wb_slv_mem_ctrl has unconnected port wb_i[adr][18]
WARNING: [Synth 8-3331] design wb_slv_mem_ctrl has unconnected port wb_i[adr][17]
WARNING: [Synth 8-3331] design wb_slv_mem_ctrl has unconnected port wb_i[adr][16]
WARNING: [Synth 8-3331] design wb_slv_mem_ctrl has unconnected port wb_i[adr][15]
WARNING: [Synth 8-3331] design wb_slv_mem_ctrl has unconnected port wb_i[adr][14]
WARNING: [Synth 8-3331] design wb_slv_mem_ctrl has unconnected port wb_i[adr][13]
WARNING: [Synth 8-3331] design wb_slv_mem_ctrl has unconnected port wb_i[adr][12]
WARNING: [Synth 8-3331] design wb_slv_mem_ctrl has unconnected port wb_i[adr][11]
WARNING: [Synth 8-3331] design wb_slv_mem_ctrl has unconnected port wb_i[adr][10]
WARNING: [Synth 8-3331] design wb_slv_mem_ctrl has unconnected port wb_i[adr][9]
WARNING: [Synth 8-3331] design wb_slv_mem_ctrl has unconnected port wb_i[adr][8]
WARNING: [Synth 8-3331] design wb_slv_mem_ctrl has unconnected port wb_i[adr][7]
WARNING: [Synth 8-3331] design wb_slv_mem_ctrl has unconnected port wb_i[adr][6]
WARNING: [Synth 8-3331] design fifo__parameterized3 has unconnected port clkw_asynch_i
WARNING: [Synth 8-3331] design fifo__parameterized3 has unconnected port clkr_asynch_i
WARNING: [Synth 8-3331] design fifo__parameterized2 has unconnected port clkw_asynch_i
WARNING: [Synth 8-3331] design fifo__parameterized2 has unconnected port clkr_asynch_i
WARNING: [Synth 8-3331] design fifo__parameterized1 has unconnected port clkw_asynch_i
WARNING: [Synth 8-3331] design fifo__parameterized1 has unconnected port clkr_asynch_i
WARNING: [Synth 8-3331] design fifo__parameterized0 has unconnected port clkw_asynch_i
WARNING: [Synth 8-3331] design fifo__parameterized0 has unconnected port clkr_asynch_i
WARNING: [Synth 8-3331] design fifo has unconnected port clk_i
WARNING: [Synth 8-3331] design uart_asynch has unconnected port clr_err_cnt_i[2]
WARNING: [Synth 8-3331] design uart_asynch has unconnected port clr_err_cnt_i[1]
WARNING: [Synth 8-3331] design uart_asynch has unconnected port clr_err_cnt_i[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1123.145 ; gain = 219.770 ; free physical = 141 ; free virtual = 15394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1123.145 ; gain = 219.770 ; free physical = 141 ; free virtual = 15394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg225-1
INFO: [Device 21-403] Loading part xc7z010clg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1131.148 ; gain = 227.773 ; free physical = 140 ; free virtual = 15394
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "rx_done_tick_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_done_tick_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'uart_gab_link_dl_ascii_dec'
INFO: [Synth 8-5544] ROM "bin_ad_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bin_ac_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bin_pc_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bin_vld_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'uart_gab_link_dl_tx_fsm'
INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'uart_gab_link_dl_ascii_enc'
INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'uart_gab_link_dl_rx_fsm_full'
INFO: [Synth 8-5546] ROM "star_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "star_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txfifo_b_data_in_o" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txfifo_b_data_in_o" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txfifo_b_data_in_o" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txfifo_b_data_in_o" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txfifo_b_data_in_o" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txfifo_b_data_in_o" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txfifo_b_data_in_o" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txfifo_b_data_in_o" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "databuffer_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'wb_mst_ctrl'
INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mem_data_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "leds_buf_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Umem_addr_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           read_ascii_b1 |                              000 |                              000
            dec_ascii_b1 |                              001 |                              001
                 wr_pcmd |                              010 |                              100
                 wr_acmd |                              011 |                              101
           read_ascii_b2 |                              100 |                              010
            dec_ascii_b2 |                              101 |                              011
                 wr_data |                              110 |                              110
                   error |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'uart_gab_link_dl_ascii_dec'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               wait_data |                             0000 |                             0000
      read_write_al_head |                             0001 |                             0100
      read_write_al_body |                             0010 |                             0101
           write_al_star |                             0011 |                             0110
           write_al_chks |                             0100 |                             0111
           write_al_tail |                             0101 |                             1000
          write_dle_head |                             0110 |                             0001
     read_write_dle_body |                             0111 |                             0010
          write_dle_tail |                             1000 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'uart_gab_link_dl_tx_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                read_bin |                              000 |                              000
                  wr_cmd |                              001 |                              100
           enc_acscii_hb |                              010 |                              001
             wr_ascii_hb |                              011 |                              010
             wr_ascii_lb |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'uart_gab_link_dl_ascii_enc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                            00000 |                            00000
               wait_head |                            00001 |                            00001
          select_in_fifo |                            00010 |                            00010
              store_head |                            00011 |                            00011
               wait_data |                            00100 |                            00100
              err_parity |                            00101 |                            01101
             err_framing |                            00110 |                            01100
             err_overrun |                            00111 |                            01011
           err_alignment |                            01000 |                            01111
        err_invalid_data |                            01001 |                            10000
              err_format |                            01010 |                            01110
              store_tail |                            01011 |                            01000
             verify_chks |                            01100 |                            01001
            err_checksum |                            01101 |                            10001
           swap_out_fifo |                            01110 |                            01010
             store_colon |                            01111 |                            00110
               calc_chks |                            10000 |                            00101
              store_data |                            10001 |                            00111
            err_oversize |                            10010 |                            10010
             flush_fifos |                            10011 |                            10011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'uart_gab_link_dl_rx_fsm_full'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                    blk1 |                              001 |                              010
                    blk2 |                              010 |                              011
                     sgl |                              011 |                              001
                     err |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'wb_mst_ctrl'
INFO: [Synth 8-3971] The signal bram_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'mem_data_in_reg' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_ctrl.vhd:92]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1190.266 ; gain = 286.891 ; free physical = 149 ; free virtual = 15337
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 4     
	   3 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 6     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 8     
	   3 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      8 Bit         XORs := 2     
	   2 Input      7 Bit         XORs := 10    
	   2 Input      5 Bit         XORs := 5     
	   2 Input      3 Bit         XORs := 15    
	   2 Input      1 Bit         XORs := 71    
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 16    
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 18    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 36    
+---RAMs : 
	               2K Bit         RAMs := 1     
	               96 Bit         RAMs := 2     
+---Muxes : 
	  63 Input     40 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 7     
	   7 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 17    
	  20 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	  63 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 27    
	   6 Input      8 Bit        Muxes := 1     
	  75 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 3     
	   9 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 1     
	  20 Input      8 Bit        Muxes := 2     
	  63 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 13    
	   6 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 15    
	  40 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 13    
	  63 Input      5 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   6 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 4     
	  13 Input      3 Bit        Muxes := 1     
	  63 Input      3 Bit        Muxes := 3     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 4     
	  63 Input      2 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 73    
	   3 Input      1 Bit        Muxes := 16    
	   8 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 16    
	  20 Input      1 Bit        Muxes := 18    
	  63 Input      1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mod_m_counter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
Module fifo_read_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fifo_write_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 1     
Module synchronizer_synchdepth_2p 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module fifo 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   6 Input      8 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module uart_asynch 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module uart_gab_link_dl_ascii_dec 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	  75 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	  13 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 13    
Module checksum_crc 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 23    
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module uart_gab_link_dl_tx_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 9     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 3     
	  13 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 7     
	   9 Input      1 Bit        Muxes := 10    
Module uart_gab_link_dl_ascii_enc 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 6     
Module uart_gab_link_dl_rx_fsm_full 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	  20 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	  20 Input      8 Bit        Muxes := 2     
	  40 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   6 Input      1 Bit        Muxes := 1     
	  20 Input      1 Bit        Muxes := 18    
Module fifo_in_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module fifo_read_ctrl__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      7 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fifo_write_ctrl__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      7 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                7 Bit    Registers := 1     
Module fifo__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module fifo_read_ctrl__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      7 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fifo_write_ctrl__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      7 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                7 Bit    Registers := 1     
Module fifo__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module fifo_out_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo_read_ctrl__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      5 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fifo_write_ctrl__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      5 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 1     
Module fifo__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module fifo__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module rr_prio_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module pulse_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module subscription_group 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               96 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module subscription_manager 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module gab_link_al_fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 4     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	  63 Input     40 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   7 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 10    
	   4 Input      9 Bit        Muxes := 1     
	  63 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   3 Input      8 Bit        Muxes := 1     
	  63 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	   6 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 15    
	   2 Input      6 Bit        Muxes := 12    
	   2 Input      5 Bit        Muxes := 12    
	  63 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	  63 Input      3 Bit        Muxes := 3     
	  63 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
	  63 Input      1 Bit        Muxes := 18    
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module wb_mst_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 3     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 9     
Module wb_slv_mem_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module ram_rwrw 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module unity_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/parity_reg_reg' into 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/parity_reg_reg' [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/uart_tx.vhd:104]
INFO: [Synth 8-5546] ROM "U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/star_nxt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'U0/UNITY/wb_mem_inst/ram_rwrw_inst/data_b_reg' and it is trimmed from '32' to '8' bits. [/home/stefan/PWM/PWM.srcs/sources_1/new/unity_link/ram_rwrw.vhd:138]
INFO: [Synth 8-3971] The signal U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/sync_strobe_reg_reg[0]' (FDS) to 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/sync_strobe_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/sync_strobe_reg_reg[1]' (FDS) to 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/sync_strobe_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[36]' (FDRE) to 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[20]' (FDRE) to 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[28]' (FDRE) to 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[37]' (FDRE) to 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[5]' (FDRE) to 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[21]' (FDRE) to 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[29]' (FDRE) to 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[13]' (FDRE) to 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[34]' (FDRE) to 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[26]' (FDRE) to 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[35]' (FDRE) to 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[3]' (FDRE) to 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[19]' (FDRE) to 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[27]' (FDRE) to 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[32]' (FDRE) to 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[24]' (FDRE) to 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[33]' (FDRE) to 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[25]' (FDRE) to 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[38]' (FDRE) to 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[6]' (FDRE) to 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[22]' (FDRE) to 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[30]' (FDRE) to 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[39]' (FDRE) to 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[7]' (FDRE) to 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[23]' (FDRE) to 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[31]' (FDRE) to 'U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[15] )
INFO: [Synth 8-3886] merging instance 'U0/mem_data_in_reg[2]' (LD) to 'U0/mem_data_in_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/mem_data_in_reg[4]' (LD) to 'U0/mem_data_in_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/mem_data_in_reg[5]' (LD) to 'U0/mem_data_in_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/mem_data_in_reg[6]' (LD) to 'U0/mem_data_in_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/mem_data_in_reg[7]' (LD) to 'U0/mem_data_in_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/mem_data_in_reg[8]' (LD) to 'U0/mem_data_in_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/mem_data_in_reg[9]' (LD) to 'U0/mem_data_in_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/mem_data_in_reg[10]' (LD) to 'U0/mem_data_in_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/mem_data_in_reg[11]' (LD) to 'U0/mem_data_in_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/mem_data_in_reg[12]' (LD) to 'U0/mem_data_in_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/mem_data_in_reg[13]' (LD) to 'U0/mem_data_in_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/mem_data_in_reg[14]' (LD) to 'U0/mem_data_in_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/mem_data_in_reg[15]' (LD) to 'U0/mem_data_in_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/mem_data_in_reg[16]' (LD) to 'U0/mem_data_in_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/mem_data_in_reg[17]' (LD) to 'U0/mem_data_in_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/mem_data_in_reg[18]' (LD) to 'U0/mem_data_in_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/mem_data_in_reg[19]' (LD) to 'U0/mem_data_in_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/mem_data_in_reg[20]' (LD) to 'U0/mem_data_in_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/mem_data_in_reg[21]' (LD) to 'U0/mem_data_in_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/mem_data_in_reg[22]' (LD) to 'U0/mem_data_in_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/mem_data_in_reg[23]' (LD) to 'U0/mem_data_in_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/mem_data_in_reg[24]' (LD) to 'U0/mem_data_in_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/mem_data_in_reg[25]' (LD) to 'U0/mem_data_in_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/mem_data_in_reg[26]' (LD) to 'U0/mem_data_in_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/mem_data_in_reg[27]' (LD) to 'U0/mem_data_in_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/mem_data_in_reg[28]' (LD) to 'U0/mem_data_in_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/mem_data_in_reg[29]' (LD) to 'U0/mem_data_in_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/mem_data_in_reg[30]' (LD) to 'U0/mem_data_in_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/mem_data_in_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_enc_inst/ascii_hb_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_enc_inst/ascii_lb_reg_reg[5] )
INFO: [Synth 8-3332] Sequential element (U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_o_reg[7]) is unused and will be removed from module unity_unity_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_o_reg[6]) is unused and will be removed from module unity_unity_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_o_reg[2]) is unused and will be removed from module unity_unity_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_o_reg[0]) is unused and will be removed from module unity_unity_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[15]) is unused and will be removed from module unity_unity_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/mem_data_in_reg[31]) is unused and will be removed from module unity_unity_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_enc_inst/ascii_hb_reg_reg[5]) is unused and will be removed from module unity_unity_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_enc_inst/ascii_lb_reg_reg[5]) is unused and will be removed from module unity_unity_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_reg) is unused and will be removed from module unity_unity_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_reg) is unused and will be removed from module unity_unity_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_tx_fsm_inst/head_reg_reg[1]) is unused and will be removed from module unity_unity_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_reg) is unused and will be removed from module unity_unity_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_reg) is unused and will be removed from module unity_unity_ctrl_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1307.312 ; gain = 403.938 ; free physical = 138 ; free virtual = 15222
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ram_rwrw    | bram_reg   | 64 x 32(READ_FIRST)    | W | R | 64 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------------+-------------------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+----------------+
|Module Name          | RTL Object                                                                                                                          | Inference | Size (Depth x Width) | Primitives     | 
+---------------------+-------------------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+----------------+
|unity_unity_ctrl_0_0 | U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/ram_reg           | Implied   | 16 x 6               | RAM16X1S x 6   | 
|unity_unity_ctrl_0_0 | U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/ram_reg           | Implied   | 16 x 6               | RAM16X1S x 6   | 
|unity_unity_ctrl_0_0 | U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg                                                | Implied   | 4 x 8                | RAM32M x 2     | 
|unity_unity_ctrl_0_0 | U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg                                                | Implied   | 4 x 8                | RAM32M x 2     | 
|unity_unity_ctrl_0_0 | U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg                    | Implied   | 16 x 9               | RAM32M x 2     | 
|unity_unity_ctrl_0_0 | U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg                    | Implied   | 4 x 8                | RAM32M x 2     | 
|unity_unity_ctrl_0_0 | U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg | Implied   | 64 x 9               | RAM64M x 3     | 
|unity_unity_ctrl_0_0 | U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg | Implied   | 64 x 9               | RAM64M x 3     | 
+---------------------+-------------------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1307.312 ; gain = 403.938 ; free physical = 138 ; free virtual = 15222
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1307.312 ; gain = 403.938 ; free physical = 200 ; free virtual = 15224
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1307.312 ; gain = 403.938 ; free physical = 198 ; free virtual = 15223
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1307.312 ; gain = 403.938 ; free physical = 198 ; free virtual = 15223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1307.312 ; gain = 403.938 ; free physical = 198 ; free virtual = 15223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1307.312 ; gain = 403.938 ; free physical = 198 ; free virtual = 15223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1307.312 ; gain = 403.938 ; free physical = 198 ; free virtual = 15223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1307.312 ; gain = 403.938 ; free physical = 198 ; free virtual = 15223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY4      |    26|
|2     |LUT1        |    54|
|3     |LUT2        |   146|
|4     |LUT3        |   107|
|5     |LUT4        |   224|
|6     |LUT5        |   243|
|7     |LUT6        |   625|
|8     |MMCME2_BASE |     1|
|9     |MUXF7       |     5|
|10    |RAM16X1S    |    12|
|11    |RAM32M      |     8|
|12    |RAM64M      |     6|
|13    |RAMB36E1    |     1|
|14    |FDCE        |    46|
|15    |FDRE        |   408|
|16    |FDSE        |     7|
|17    |LD          |     3|
+------+------------+------+

Report Instance Areas: 
+------+----------------------------------------------------------+--------------------------------+------+
|      |Instance                                                  |Module                          |Cells |
+------+----------------------------------------------------------+--------------------------------+------+
|1     |top                                                       |                                |  1922|
|2     |  U0                                                      |unity_ctrl                      |  1922|
|3     |    UNITY                                                 |wrap_unity                      |  1884|
|4     |      uart_wb_link_inst                                   |uart_wb_link                    |  1878|
|5     |        uart_gab_link_inst                                |uart_gab_link                   |  1829|
|6     |          gab_link_al_fsm_inst                            |gab_link_al_fsm                 |   942|
|7     |            \SUB_GEN.subscription_manager_inst            |subscription_manager            |   464|
|8     |              \SG_GEN[0].sg                               |subscription_group              |   154|
|9     |              \SG_GEN[1].sg                               |subscription_group_12           |   236|
|10    |              synct_strobe_gen_inst                       |pulse_gen                       |    54|
|11    |          uart_gab_link_dl_inst                           |uart_gab_link_dl                |   711|
|12    |            \FULL_DL_RX_GEN.dual_rxfifo_mux_inst          |dual_fifo_mux                   |   226|
|13    |              fifo_1_inst                                 |fifo__parameterized0            |    86|
|14    |                fifo_ctrl_inst                            |fifo_ctrl__parameterized1       |    79|
|15    |                  read_ctrl                               |fifo_read_ctrl__parameterized1  |    50|
|16    |                  write_ctrl                              |fifo_write_ctrl__parameterized1 |    29|
|17    |                regfile                                   |rams_09__parameterized1         |     7|
|18    |              fifo_2_inst                                 |fifo__parameterized1            |   140|
|19    |                fifo_ctrl_inst                            |fifo_ctrl__parameterized3       |    75|
|20    |                  read_ctrl                               |fifo_read_ctrl__parameterized3  |    51|
|21    |                  write_ctrl                              |fifo_write_ctrl__parameterized3 |    24|
|22    |                regfile                                   |rams_09__parameterized3         |    65|
|23    |            \FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst  |uart_gab_link_dl_rx_fsm_full    |   142|
|24    |              \CHECKSUM_CRC_GEN.checksum_crc8             |checksum_crc_11                 |    33|
|25    |            \FULL_DL_TX_GEN.txfifo_a_inst                 |fifo__parameterized2            |    71|
|26    |              fifo_ctrl_inst                              |fifo_ctrl__parameterized5       |    26|
|27    |                read_ctrl                                 |fifo_read_ctrl__parameterized5  |    15|
|28    |                write_ctrl                                |fifo_write_ctrl__parameterized5 |    11|
|29    |              regfile                                     |rams_09__parameterized5         |    45|
|30    |            \FULL_DL_TX_GEN.txfifo_b_inst                 |fifo__parameterized3            |    18|
|31    |              fifo_ctrl_inst                              |fifo_ctrl__parameterized7       |    16|
|32    |                read_ctrl                                 |fifo_read_ctrl_9                |     7|
|33    |                write_ctrl                                |fifo_write_ctrl_10              |     9|
|34    |              regfile                                     |rams_09_8                       |     2|
|35    |            uart_gab_link_dl_ascii_dec_inst               |uart_gab_link_dl_ascii_dec      |   111|
|36    |            uart_gab_link_dl_ascii_enc_inst               |uart_gab_link_dl_ascii_enc      |    50|
|37    |            uart_gab_link_dl_tx_fsm_inst                  |uart_gab_link_dl_tx_fsm         |    93|
|38    |              \CHECKSUM_CRC_GEN.checksum_crc8             |checksum_crc                    |    51|
|39    |          uart_inst                                       |uart_asynch                     |   176|
|40    |            baudrate_gen_inst                             |mod_m_counter                   |     2|
|41    |            rx_fifo_inst                                  |fifo                            |    31|
|42    |              fifo_ctrl_inst                              |fifo_ctrl_2                     |    29|
|43    |                read_ctrl                                 |fifo_read_ctrl_4                |     8|
|44    |                \synchdepth_2p.sync_r_ptr                 |synchronizer_synchdepth_2p_5    |     6|
|45    |                \synchdepth_2p.sync_w_ptr                 |synchronizer_synchdepth_2p_6    |     7|
|46    |                write_ctrl                                |fifo_write_ctrl_7               |     8|
|47    |              regfile                                     |rams_09_3                       |     2|
|48    |            tx_fifo_inst                                  |fifo_0                          |    31|
|49    |              fifo_ctrl_inst                              |fifo_ctrl                       |    28|
|50    |                read_ctrl                                 |fifo_read_ctrl                  |     8|
|51    |                \synchdepth_2p.sync_r_ptr                 |synchronizer_synchdepth_2p      |     6|
|52    |                \synchdepth_2p.sync_w_ptr                 |synchronizer_synchdepth_2p_1    |     6|
|53    |                write_ctrl                                |fifo_write_ctrl                 |     8|
|54    |              regfile                                     |rams_09                         |     3|
|55    |            uart_rx_inst                                  |uart_rx                         |    52|
|56    |            uart_tx_inst                                  |uart_tx                         |    47|
|57    |        wb_mst_ctrl_inst                                  |wb_mst_ctrl                     |    49|
|58    |      wb_mem_inst                                         |wb_mem                          |     5|
|59    |        ram_rwrw_inst                                     |ram_rwrw                        |     2|
|60    |        wb_slv_mem_ctrl_inst                              |wb_slv_mem_ctrl                 |     3|
+------+----------------------------------------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1307.312 ; gain = 403.938 ; free physical = 198 ; free virtual = 15223
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 46 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 1307.312 ; gain = 304.637 ; free physical = 198 ; free virtual = 15223
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1307.320 ; gain = 403.945 ; free physical = 198 ; free virtual = 15223
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 30 instances were transformed.
  LD => LDCE: 3 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances
  RAM16X1S => RAM32X1S (RAMS32): 12 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 8 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
363 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1388.340 ; gain = 398.246 ; free physical = 185 ; free virtual = 15193
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/stefan/PWM/PWM.runs/unity_unity_ctrl_0_0_synth_1/unity_unity_ctrl_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1848.523 ; gain = 460.184 ; free physical = 209 ; free virtual = 15005
INFO: [Coretcl 2-1174] Renamed 59 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/stefan/PWM/PWM.runs/unity_unity_ctrl_0_0_synth_1/unity_unity_ctrl_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1848.523 ; gain = 0.000 ; free physical = 190 ; free virtual = 14999
INFO: [Common 17-206] Exiting Vivado at Wed Nov 16 15:28:48 2016...
