{
    "csr_bases": {
        "leds": 2181038080,
        "ctrl": 2181040128,
        "serial": 2181042176
    },
    "csr_registers": {
        "leds_out": {
            "addr": 2181038080,
            "size": 1,
            "type": "rw"
        },
        "ctrl_reset": {
            "addr": 2181040128,
            "size": 1,
            "type": "rw"
        },
        "ctrl_scratch": {
            "addr": 2181040132,
            "size": 1,
            "type": "rw"
        },
        "ctrl_bus_errors": {
            "addr": 2181040136,
            "size": 1,
            "type": "ro"
        },
        "serial_rxtx": {
            "addr": 2181042176,
            "size": 1,
            "type": "rw"
        },
        "serial_txfull": {
            "addr": 2181042180,
            "size": 1,
            "type": "ro"
        },
        "serial_rxempty": {
            "addr": 2181042184,
            "size": 1,
            "type": "ro"
        },
        "serial_ev_status": {
            "addr": 2181042188,
            "size": 1,
            "type": "ro"
        },
        "serial_ev_pending": {
            "addr": 2181042192,
            "size": 1,
            "type": "rw"
        },
        "serial_ev_enable": {
            "addr": 2181042196,
            "size": 1,
            "type": "rw"
        },
        "serial_txempty": {
            "addr": 2181042200,
            "size": 1,
            "type": "ro"
        },
        "serial_rxfull": {
            "addr": 2181042204,
            "size": 1,
            "type": "ro"
        }
    },
    "constants": {
        "config_platform_name": "vsd_mini_fpga",
        "config_clock_frequency": 12000000,
        "config_cpu_reset_addr": 0,
        "config_cpu_type_femtorv": null,
        "config_cpu_variant_quark": null,
        "config_cpu_family": "riscv",
        "config_cpu_name": "femtorv",
        "config_cpu_human_name": "femtorv-quark",
        "config_cpu_nop": "nop",
        "config_rom_init": 1,
        "uart_polling": null,
        "config_csr_data_width": 32,
        "config_csr_alignment": 32,
        "config_bus_standard": "wishbone",
        "config_bus_data_width": 32,
        "config_bus_address_width": 32,
        "config_bus_bursting": 0
    },
    "memories": {
        "rom": {
            "base": 0,
            "size": 12136,
            "type": "cached"
        },
        "csr": {
            "base": 2181038080,
            "size": 65536,
            "type": "io"
        }
    }
}