

================================================================
== Synthesis Summary Report of 'make_go_fast'
================================================================
+ General Information: 
    * Date:           Thu Jul 13 17:55:02 2023
    * Version:        2023.1 (Build 3854077 on May  4 2023)
    * Project:        Byte_Count_Really_Good_This_Time
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |       Modules       | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |           |           |     |
    |       & Loops       | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +---------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ make_go_fast*      |     -|  0.00|        -|       -|         -|        -|     -|  dataflow|     -|   -|  158 (~0%)|   614 (1%)|    -|
    | + read_in           |     -|  1.10|        -|       -|         -|        -|     -|        no|     -|   -|   73 (~0%)|  144 (~0%)|    -|
    |  o VITIS_LOOP_4_1   |     -|  3.65|        -|       -|         2|        1|     -|       yes|     -|   -|          -|          -|    -|
    | + write_out         |     -|  1.10|        -|       -|         -|        -|     -|        no|     -|   -|   67 (~0%)|  144 (~0%)|    -|
    |  o VITIS_LOOP_14_1  |     -|  3.65|        -|       -|         3|        1|     -|       yes|     -|   -|          -|          -|    -|
    | + KPN*              |     -|  0.00|        0|   0.000|         -|        1|     -|  dataflow|     -|   -|   16 (~0%)|  296 (~0%)|    -|
    |  + worker_1         |     -|  0.00|        0|   0.000|         -|        0|     -|        no|     -|   -|    2 (~0%)|   37 (~0%)|    -|
    |  + worker_2         |     -|  0.00|        0|   0.000|         -|        0|     -|        no|     -|   -|    2 (~0%)|   37 (~0%)|    -|
    |  + worker_3         |     -|  0.00|        0|   0.000|         -|        0|     -|        no|     -|   -|    2 (~0%)|   37 (~0%)|    -|
    |  + worker_4         |     -|  0.00|        0|   0.000|         -|        0|     -|        no|     -|   -|    2 (~0%)|   37 (~0%)|    -|
    |  + worker_5         |     -|  0.00|        0|   0.000|         -|        0|     -|        no|     -|   -|    2 (~0%)|   37 (~0%)|    -|
    |  + worker_6         |     -|  0.00|        0|   0.000|         -|        0|     -|        no|     -|   -|    2 (~0%)|   37 (~0%)|    -|
    |  + worker_7         |     -|  0.00|        0|   0.000|         -|        0|     -|        no|     -|   -|    2 (~0%)|   37 (~0%)|    -|
    |  + worker           |     -|  0.00|        0|   0.000|         -|        0|     -|        no|     -|   -|    2 (~0%)|   37 (~0%)|    -|
    +---------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+-----------+-----------+---------------+-------+-------+-------+--------+-------+--------+
| Interface | Direction | Register Mode | TDATA | TKEEP | TLAST | TREADY | TSTRB | TVALID |
+-----------+-----------+---------------+-------+-------+-------+--------+-------+--------+
| in_r      | in        | both          | 8     | 1     | 1     | 1      | 1     | 1      |
| out_r     | out       | both          | 8     | 1     | 1     | 1      | 1     | 1      |
+-----------+-----------+---------------+-------+-------+-------+--------+-------+--------+

* Other Ports
+------+---------+-----------+----------+
| Port | Mode    | Direction | Bitwidth |
+------+---------+-----------+----------+
| n    | ap_none | in        | 32       |
+------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------------------------------------+
| Argument | Direction | Datatype                                  |
+----------+-----------+-------------------------------------------+
| in       | in        | stream<hls::axis<ap_int<8>, 0, 0, 0>, 0>& |
| n        | in        | int                                       |
| out      | out       | stream<hls::axis<ap_int<8>, 0, 0, 0>, 0>& |
+----------+-----------+-------------------------------------------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| in       | in_r         | interface |
| n        | n            | port      |
| out      | out_r        | interface |
+----------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
+------------------+-----+--------+----------+------+--------+---------+
| Name             | DSP | Pragma | Variable | Op   | Impl   | Latency |
+------------------+-----+--------+----------+------+--------+---------+
| + make_go_fast   | 0   |        |          |      |        |         |
|   split_U        | -   |        | split_in | fifo | memory | 0       |
|   merge_U        | -   |        | merge_in | fifo | memory | 0       |
|  + read_in       | 0   |        |          |      |        |         |
|    i_2_fu_99_p2  | -   |        | i_2      | add  | fabric | 0       |
|  + write_out     | 0   |        |          |      |        |         |
|    i_1_fu_108_p2 | -   |        | i_1      | add  | fabric | 0       |
+------------------+-----+--------+----------+------+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+----------+---------+---------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type     | Options | Location                                                            | Messages                                                                                                                                                                           |
+----------+---------+---------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| dataflow |         | Byte_Count_Really_Good_This_Time/accelerator.cpp:33 in make_go_fast | Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region |
+----------+---------+---------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Valid Pragma Syntax
+-----------+--------------------+--------------------------------------------------------------------------+
| Type      | Options            | Location                                                                 |
+-----------+--------------------+--------------------------------------------------------------------------+
| interface | mode=axis port=in  | Byte_Count_Really_Good_This_Time/accelerator.cpp:29 in make_go_fast, in  |
| interface | mode=axis port=out | Byte_Count_Really_Good_This_Time/accelerator.cpp:30 in make_go_fast, out |
| unroll    |                    | Byte_Count_Really_Good_This_Time/accelerator.cpp:40 in make_go_fast      |
+-----------+--------------------+--------------------------------------------------------------------------+


