#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000014b7be2a910 .scope module, "ALU16_tb" "ALU16_tb" 2 1;
 .timescale 0 0;
v0000014b7bdf2e40_0 .var "a", 15 0;
v0000014b7bdf2ee0_0 .var "b", 15 0;
v0000014b7be249d0_0 .net "carry", 0 0, v0000014b7be18ca0_0;  1 drivers
v0000014b7be24a70_0 .var "control", 3 0;
v0000014b7be24b10_0 .var/i "file", 31 0;
v0000014b7be24bb0_0 .net "negative", 0 0, v0000014b7be2ac30_0;  1 drivers
v0000014b7be24c50_0 .net "out", 15 0, v0000014b7be2acd0_0;  1 drivers
v0000014b7be8e3c0_0 .net "overflow", 0 0, v0000014b7bdf2d00_0;  1 drivers
v0000014b7be8e8c0_0 .net "zero", 0 0, v0000014b7bdf2da0_0;  1 drivers
S_0000014b7be2aaa0 .scope module, "uut" "ALU16" 2 11, 3 1 0, S_0000014b7be2a910;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 4 "control";
    .port_info 3 /OUTPUT 16 "out";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "carry";
    .port_info 6 /OUTPUT 1 "overflow";
    .port_info 7 /OUTPUT 1 "negative";
P_0000014b7bdf2b30 .param/l "ADD" 1 3 13, C4<0000>;
P_0000014b7bdf2b68 .param/l "AND" 1 3 15, C4<0010>;
P_0000014b7bdf2ba0 .param/l "OR" 1 3 16, C4<0011>;
P_0000014b7bdf2bd8 .param/l "SLL" 1 3 18, C4<0101>;
P_0000014b7bdf2c10 .param/l "SRA" 1 3 20, C4<0111>;
P_0000014b7bdf2c48 .param/l "SRL" 1 3 19, C4<0110>;
P_0000014b7bdf2c80 .param/l "SUB" 1 3 14, C4<0001>;
P_0000014b7bdf2cb8 .param/l "XOR" 1 3 17, C4<0100>;
v0000014b7bdf32e0_0 .net "a", 15 0, v0000014b7bdf2e40_0;  1 drivers
v0000014b7be15f90_0 .net "b", 15 0, v0000014b7bdf2ee0_0;  1 drivers
v0000014b7be18ca0_0 .var "carry", 0 0;
v0000014b7bcdbb40_0 .net "control", 3 0, v0000014b7be24a70_0;  1 drivers
v0000014b7be2ac30_0 .var "negative", 0 0;
v0000014b7be2acd0_0 .var "out", 15 0;
v0000014b7bdf2d00_0 .var "overflow", 0 0;
v0000014b7bdf2da0_0 .var "zero", 0 0;
E_0000014b7be1a9f0 .event anyedge, v0000014b7bcdbb40_0, v0000014b7bdf32e0_0, v0000014b7be15f90_0, v0000014b7be2acd0_0;
    .scope S_0000014b7be2aaa0;
T_0 ;
    %wait E_0000014b7be1a9f0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000014b7be2acd0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b7bdf2da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b7be18ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b7bdf2d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b7be2ac30_0, 0, 1;
    %load/vec4 v0000014b7bcdbb40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000014b7be2acd0_0, 0, 16;
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v0000014b7bdf32e0_0;
    %pad/u 17;
    %load/vec4 v0000014b7be15f90_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %store/vec4 v0000014b7be2acd0_0, 0, 16;
    %store/vec4 v0000014b7be18ca0_0, 0, 1;
    %load/vec4 v0000014b7bdf32e0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0000014b7be15f90_0;
    %parti/s 1, 15, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v0000014b7be2acd0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0000014b7bdf32e0_0;
    %parti/s 1, 15, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %store/vec4 v0000014b7bdf2d00_0, 0, 1;
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v0000014b7bdf32e0_0;
    %pad/u 17;
    %load/vec4 v0000014b7be15f90_0;
    %pad/u 17;
    %sub;
    %split/vec4 16;
    %store/vec4 v0000014b7be2acd0_0, 0, 16;
    %store/vec4 v0000014b7be18ca0_0, 0, 1;
    %load/vec4 v0000014b7bdf32e0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0000014b7be15f90_0;
    %parti/s 1, 15, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v0000014b7be2acd0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0000014b7bdf32e0_0;
    %parti/s 1, 15, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %store/vec4 v0000014b7bdf2d00_0, 0, 1;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v0000014b7bdf32e0_0;
    %load/vec4 v0000014b7be15f90_0;
    %and;
    %store/vec4 v0000014b7be2acd0_0, 0, 16;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v0000014b7bdf32e0_0;
    %load/vec4 v0000014b7be15f90_0;
    %or;
    %store/vec4 v0000014b7be2acd0_0, 0, 16;
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v0000014b7bdf32e0_0;
    %load/vec4 v0000014b7be15f90_0;
    %xor;
    %store/vec4 v0000014b7be2acd0_0, 0, 16;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v0000014b7bdf32e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000014b7be2acd0_0, 0, 16;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v0000014b7bdf32e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000014b7be2acd0_0, 0, 16;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0000014b7bdf32e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0000014b7be2acd0_0, 0, 16;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %load/vec4 v0000014b7be2acd0_0;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000014b7bdf2da0_0, 0, 1;
    %load/vec4 v0000014b7be2acd0_0;
    %parti/s 1, 15, 5;
    %store/vec4 v0000014b7be2ac30_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000014b7be2a910;
T_1 ;
    %vpi_call 2 26 "$dumpfile", "ALU16.vcd" {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000014b7be2a910 {0 0 0};
    %vpi_func 2 29 "$fopen" 32, "ALU16.out", "w" {0 0 0};
    %store/vec4 v0000014b7be24b10_0, 0, 32;
    %vpi_call 2 33 "$fdisplay", v0000014b7be24b10_0, "|         a        |        b         | control |       out        | zero | carry | overflow | negative |" {0 0 0};
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0000014b7bdf2e40_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0000014b7bdf2ee0_0, 0, 16;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000014b7be24a70_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 37 "$fdisplay", v0000014b7be24b10_0, "| %016b | %016b |   %b  | %016b |   %b  |   %b   |    %b     |    %b     |", v0000014b7bdf2e40_0, v0000014b7bdf2ee0_0, v0000014b7be24a70_0, v0000014b7be24c50_0, v0000014b7be8e8c0_0, v0000014b7be249d0_0, v0000014b7be8e3c0_0, v0000014b7be24bb0_0 {0 0 0};
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0000014b7bdf2e40_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0000014b7bdf2ee0_0, 0, 16;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000014b7be24a70_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 41 "$fdisplay", v0000014b7be24b10_0, "| %016b | %016b |   %b  | %016b |   %b  |   %b   |    %b     |    %b     |", v0000014b7bdf2e40_0, v0000014b7bdf2ee0_0, v0000014b7be24a70_0, v0000014b7be24c50_0, v0000014b7be8e8c0_0, v0000014b7be249d0_0, v0000014b7be8e3c0_0, v0000014b7be24bb0_0 {0 0 0};
    %pushi/vec4 15, 0, 16;
    %store/vec4 v0000014b7bdf2e40_0, 0, 16;
    %pushi/vec4 240, 0, 16;
    %store/vec4 v0000014b7bdf2ee0_0, 0, 16;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000014b7be24a70_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 45 "$fdisplay", v0000014b7be24b10_0, "| %016b | %016b |   %b  | %016b |   %b  |   %b   |    %b     |    %b     |", v0000014b7bdf2e40_0, v0000014b7bdf2ee0_0, v0000014b7be24a70_0, v0000014b7be24c50_0, v0000014b7be8e8c0_0, v0000014b7be249d0_0, v0000014b7be8e3c0_0, v0000014b7be24bb0_0 {0 0 0};
    %pushi/vec4 240, 0, 16;
    %store/vec4 v0000014b7bdf2e40_0, 0, 16;
    %pushi/vec4 15, 0, 16;
    %store/vec4 v0000014b7bdf2ee0_0, 0, 16;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000014b7be24a70_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 49 "$fdisplay", v0000014b7be24b10_0, "| %016b | %016b |   %b  | %016b |   %b  |   %b   |    %b     |    %b     |", v0000014b7bdf2e40_0, v0000014b7bdf2ee0_0, v0000014b7be24a70_0, v0000014b7be24c50_0, v0000014b7be8e8c0_0, v0000014b7be249d0_0, v0000014b7be8e3c0_0, v0000014b7be24bb0_0 {0 0 0};
    %pushi/vec4 240, 0, 16;
    %store/vec4 v0000014b7bdf2e40_0, 0, 16;
    %pushi/vec4 15, 0, 16;
    %store/vec4 v0000014b7bdf2ee0_0, 0, 16;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000014b7be24a70_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 53 "$fdisplay", v0000014b7be24b10_0, "| %016b | %016b |   %b  | %016b |   %b  |   %b   |    %b     |    %b     |", v0000014b7bdf2e40_0, v0000014b7bdf2ee0_0, v0000014b7be24a70_0, v0000014b7be24c50_0, v0000014b7be8e8c0_0, v0000014b7be249d0_0, v0000014b7be8e3c0_0, v0000014b7be24bb0_0 {0 0 0};
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0000014b7bdf2e40_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000014b7bdf2ee0_0, 0, 16;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000014b7be24a70_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 57 "$fdisplay", v0000014b7be24b10_0, "| %016b | %016b |   %b  | %016b |   %b  |   %b   |    %b     |    %b     |", v0000014b7bdf2e40_0, v0000014b7bdf2ee0_0, v0000014b7be24a70_0, v0000014b7be24c50_0, v0000014b7be8e8c0_0, v0000014b7be249d0_0, v0000014b7be8e3c0_0, v0000014b7be24bb0_0 {0 0 0};
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0000014b7bdf2e40_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000014b7bdf2ee0_0, 0, 16;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000014b7be24a70_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 61 "$fdisplay", v0000014b7be24b10_0, "| %016b | %016b |   %b  | %016b |   %b  |   %b   |    %b     |    %b     |", v0000014b7bdf2e40_0, v0000014b7bdf2ee0_0, v0000014b7be24a70_0, v0000014b7be24c50_0, v0000014b7be8e8c0_0, v0000014b7be249d0_0, v0000014b7be8e3c0_0, v0000014b7be24bb0_0 {0 0 0};
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0000014b7bdf2e40_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000014b7bdf2ee0_0, 0, 16;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000014b7be24a70_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 65 "$fdisplay", v0000014b7be24b10_0, "| %016b | %016b |   %b  | %016b |   %b  |   %b   |    %b     |    %b     |", v0000014b7bdf2e40_0, v0000014b7bdf2ee0_0, v0000014b7be24a70_0, v0000014b7be24c50_0, v0000014b7be8e8c0_0, v0000014b7be249d0_0, v0000014b7be8e3c0_0, v0000014b7be24bb0_0 {0 0 0};
    %vpi_call 2 68 "$fclose", v0000014b7be24b10_0 {0 0 0};
    %vpi_call 2 71 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ALU16_tb.v";
    "ALU16.v";
