Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "N:/Xilinx_ISE/workspace/Lab05/Top_tb_isim_beh.exe" -prj "N:/Xilinx_ISE/workspace/Lab05/Top_tb_beh.prj" "work.Top_tb" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "N:/Xilinx_ISE/workspace/Lab05/two_dist.v" into library work
Analyzing Verilog file "N:/Xilinx_ISE/workspace/Lab05/three_dist.v" into library work
Analyzing Verilog file "N:/Xilinx_ISE/workspace/Lab05/one_dist.v" into library work
Analyzing Verilog file "N:/Xilinx_ISE/workspace/Lab05/signext.v" into library work
Analyzing Verilog file "N:/Xilinx_ISE/workspace/Lab05/register.v" into library work
Analyzing Verilog file "N:/Xilinx_ISE/workspace/Lab05/Instruction_memory.v" into library work
Analyzing Verilog file "N:/Xilinx_ISE/workspace/Lab05/Direct.v" into library work
Analyzing Verilog file "N:/Xilinx_ISE/workspace/Lab05/Data_selector.v" into library work
Analyzing Verilog file "N:/Xilinx_ISE/workspace/Lab05/Data_memory.v" into library work
Analyzing Verilog file "N:/Xilinx_ISE/workspace/Lab05/Ctr.v" into library work
Analyzing Verilog file "N:/Xilinx_ISE/workspace/Lab05/ALU.v" into library work
Analyzing Verilog file "N:/Xilinx_ISE/workspace/Lab05/Top.v" into library work
Analyzing Verilog file "N:/Xilinx_ISE/workspace/Lab05/Top_tb.v" into library work
Analyzing Verilog file "N:/Xilinx_ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "N:/Xilinx_ISE/workspace/Lab05/Top_tb.v" Line 36: Port Test is not connected to this instance
Completed static elaboration
Compiling module one_dist
Compiling module two_dist
Compiling module three_dist
Compiling module Direct
Compiling module Data_selector
Compiling module Ctr
Compiling module Data_memory
Compiling module Instruction_memory
Compiling module register
Compiling module ALU
Compiling module signext
Compiling module Top
Compiling module Top_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 7 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: 系统找不到指定的路径。, "isim\Top_tb_isim_beh.exe.sim\libPortability.dll".
Compiled 14 Verilog Units
Built simulation executable N:/Xilinx_ISE/workspace/Lab05/Top_tb_isim_beh.exe
Fuse Memory Usage: 28148 KB
Fuse CPU Usage: 765 ms
