/**
  ******************************************************************************
  * @file    USER_Platform_Configuration_bluenrg.h
  * @author  AMS VMA RF Application team
  * @version V1.0.0
  * @date    27-April-2015
  * @brief   This file contains definitions for SPI communication on
  *          STM32L476RG Nucleo platform from STMicroelectronics for BLE BlueNRG
  *          Expansion Board.
  ******************************************************************************
  * @attention
  *
  * <h2><center>&copy; COPYRIGHT(c) 2015 STMicroelectronics</center></h2>
  *
  * Redistribution and use in source and binary forms, with or without modification,
  * are permitted provided that the following conditions are met:
  *   1. Redistributions of source code must retain the above copyright notice,
  *      this list of conditions and the following disclaimer.
  *   2. Redistributions in binary form must reproduce the above copyright notice,
  *      this list of conditions and the following disclaimer in the documentation
  *      and/or other materials provided with the distribution.
  *   3. Neither the name of STMicroelectronics nor the names of its contributors
  *      may be used to endorse or promote products derived from this software
  *      without specific prior written permission.
  *
  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  *
  ******************************************************************************
  */
  
/* Define to prevent recursive inclusion -------------------------------------*/
#ifndef __USER_PLATFORM_CONFIGURATION_BLUENRG_H
#define __USER_PLATFORM_CONFIGURATION_H

#ifdef __cplusplus
 extern "C" {
#endif

/* Includes ------------------------------------------------------------------*/
#include "stm32l4xx_hal.h"

/** @addtogroup BSP
  * @{
  */

/** @addtogroup USER_Platform_Configuration
  * @{
  */
  
/** @defgroup USER_Platform_Configuration_bluenrg
  * @{
  */
  
/** @defgroup USER_Platform_Configuration_bluenrg_Exported_Defines
  * @{
  */
  
/**
* @brief SPI communication details between STM32L476RG Nucleo and BlueNRG
*        Expansion Board.
*/
   
/**
* @brief BlueNRG User Platform SPI & GPIO lines: to be customized for addressing user platform.
*        Example configuration: STM32L476RG Nucleo.
 */
/* BlueNRG SPI Port */
#ifdef STM32_BLUENRGMS
#define BNRG_SPI_INSTANCE              SPI1
/* BlueNRG SPI Clock */
#define BNRG_SPI_CLK_ENABLE()           __SPI1_CLK_ENABLE()
#define BNRG_SPI_CLK_DISABLE()         __SPI1_CLK_DISABLE()

/* SPI Configuration */
#define BNRG_SPI_MODE               SPI_MODE_MASTER
#define BNRG_SPI_DIRECTION          SPI_DIRECTION_2LINES
#define BNRG_SPI_DATASIZE           SPI_DATASIZE_8BIT
#define BNRG_SPI_CLKPOLARITY        SPI_POLARITY_LOW
#define BNRG_SPI_CLKPHASE           SPI_PHASE_1EDGE
#define BNRG_SPI_NSS                SPI_NSS_SOFT
#define BNRG_SPI_FIRSTBIT           SPI_FIRSTBIT_MSB
#define BNRG_SPI_TIMODE             SPI_TIMODE_DISABLED
#define BNRG_SPI_CRCPOLYNOMIAL           7
#define BNRG_SPI_BAUDRATEPRESCALER        SPI_BAUDRATEPRESCALER_16
#define BNRG_SPI_CRCCALCULATION           SPI_CRCCALCULATION_DISABLED

#else

#define BNRG_SPI_INSTANCE              SPI1
/* BlueNRG SPI Clock */
#define BNRG_SPI_CLK_ENABLE()           __SPI1_CLK_ENABLE()
#define BNRG_SPI_CLK_DISABLE()         __SPI1_CLK_DISABLE()

/* SPI Configuration */
#define BNRG_SPI_MODE               SPI_MODE_MASTER
#define BNRG_SPI_DIRECTION          SPI_DIRECTION_2LINES
#define BNRG_SPI_DATASIZE           SPI_DATASIZE_8BIT
#define BNRG_SPI_CLKPOLARITY        SPI_POLARITY_LOW
#define BNRG_SPI_CLKPHASE           SPI_PHASE_2EDGE
#define BNRG_SPI_NSS                SPI_NSS_SOFT
#define BNRG_SPI_FIRSTBIT           SPI_FIRSTBIT_MSB
#define BNRG_SPI_TIMODE             SPI_TIMODE_DISABLED
#define BNRG_SPI_CRCPOLYNOMIAL           7
#define BNRG_SPI_BAUDRATEPRESCALER        SPI_BAUDRATEPRESCALER_64
#define BNRG_SPI_CRCCALCULATION           SPI_CRCCALCULATION_DISABLED
#endif

/* BlueNRG SPI SCLK define values */
#define BNRG_SPI_SCLK_PIN             GPIO_PIN_3                 /* PB.3 */
#define BNRG_SPI_SCLK_MODE          GPIO_MODE_AF_PP
#define BNRG_SPI_SCLK_PULL          GPIO_NOPULL
#define BNRG_SPI_SCLK_SPEED          GPIO_SPEED_MEDIUM            /* GPIOB */
#define BNRG_SPI_SCLK_ALTERNATE          GPIO_AF5_SPI1
#define BNRG_SPI_SCLK_PORT          GPIOB
#define BNRG_SPI_SCLK_CLK_ENABLE()   __GPIOB_CLK_ENABLE()
/* Defines for MISO pin */
#define BNRG_SPI_MISO_PIN             GPIO_PIN_6                 /* PA.6 */
#define BNRG_SPI_MISO_MODE          GPIO_MODE_AF_PP
#define BNRG_SPI_MISO_PULL          GPIO_NOPULL
#define BNRG_SPI_MISO_SPEED          GPIO_SPEED_MEDIUM
#define BNRG_SPI_MISO_ALTERNATE          GPIO_AF5_SPI1
#define BNRG_SPI_MISO_PORT          GPIOA
#define BNRG_SPI_MISO_CLK_ENABLE()    __GPIOA_CLK_ENABLE()
/* Defines for MOSI pin */
#define BNRG_SPI_MOSI_PIN             GPIO_PIN_7                 /* PA.7 */
#define BNRG_SPI_MOSI_MODE          GPIO_MODE_AF_PP
#define BNRG_SPI_MOSI_PULL          GPIO_NOPULL
#define BNRG_SPI_MOSI_SPEED          GPIO_SPEED_MEDIUM
#define BNRG_SPI_MOSI_ALTERNATE          GPIO_AF5_SPI1
#define BNRG_SPI_MOSI_PORT            GPIOA
#define BNRG_SPI_MOSI_CLK_ENABLE()    __GPIOA_CLK_ENABLE()
/* BlueNRG SPI CS define values */
#define BNRG_SPI_CS_PIN               GPIO_PIN_1                  /* PA.1 */
#define BNRG_SPI_CS_MODE          GPIO_MODE_OUTPUT_PP
#define BNRG_SPI_CS_PULL          GPIO_NOPULL
#define BNRG_SPI_CS_SPEED          GPIO_SPEED_MEDIUM
#define BNRG_SPI_CS_ALTERNATE          0
#define BNRG_SPI_CS_PORT              GPIOA
#define BNRG_SPI_CS_CLK_ENABLE()      __GPIOA_CLK_ENABLE()
/* BlueNRG SPI IRQ line define values */
#define BNRG_SPI_IRQ_PIN              GPIO_PIN_0                  /* PA.0 */
#define BNRG_SPI_IRQ_MODE          GPIO_MODE_IT_RISING
#ifdef STM32_BLUENRGMS
#define BNRG_SPI_IRQ_PULL          GPIO_PULLDOWN
#else
#define BNRG_SPI_IRQ_PULL          GPIO_NOPULL
#endif
#define BNRG_SPI_IRQ_SPEED          GPIO_SPEED_MEDIUM
#define BNRG_SPI_IRQ_ALTERNATE          0
#define BNRG_SPI_IRQ_PORT          GPIOA
#define BNRG_SPI_IRQ_CLK_ENABLE()    __GPIOA_CLK_ENABLE()

/*EXTI External Interrupt for SPI*/
/* NOTE: if you change the IRQ pin remember to implement a corresponding handler */
/* function like EXTI15_10_IRQn in the user project*/
#define BNRG_SPI_EXTI_IRQn           EXTI0_IRQn
#define BNRG_SPI_EXTI_IRQHandler     EXTI0_IRQHandler
#define BNRG_SPI_EXTI_PIN            BNRG_SPI_IRQ_PIN
#define BNRG_SPI_EXTI_PORT           BNRG_SPI_IRQ_PORT
#define RTC_WAKEUP_IRQHandler        RTC_IRQHandler

/* BlueNRG SW reset line define values */
#define BNRG_SPI_RESET_PIN              GPIO_PIN_8      /* PA.8 */
#define BNRG_SPI_RESET_MODE            GPIO_MODE_OUTPUT_PP
#define BNRG_SPI_RESET_PULL            GPIO_NOPULL
#define BNRG_SPI_RESET_SPEED        GPIO_SPEED_LOW
#define BNRG_SPI_RESET_ALTERNATE    0
#define BNRG_SPI_RESET_PORT             GPIOA
#define BNRG_SPI_RESET_CLK_ENABLE()     __GPIOA_CLK_ENABLE()


/**
  * @}
  */

/** @defgroup USER_Platform_Configuration_bluenrg_Exported_Functions
  * @{
  */
  
void Enable_SPI_IRQ(void);
void Disable_SPI_IRQ(void);
void Clear_SPI_IRQ(void);
void Clear_SPI_EXTI_Flag(void);

/**
  * @}
  */
  
/**
  * @}
  */

/**
  * @}
  */

/**
  * @}
  */
  
#ifdef __cplusplus
}
#endif

#endif /* __STM32L4XX_STEVAL_IDB002V1_BLUENRG_H */

    
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
