/* Generated by Yosys 0.18+10 (git sha1 9ae216287, gcc 11.2.1 -fPIC -Os) */

module add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive(a, b, clk, reset, acc_fir, z_out);
  input [19:0] a;
  input [5:0] acc_fir;
  input [17:0] b;
  input clk;
  input reset;
  output [37:0] z_out;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16" *)
  wire [16:0] _0_;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_instantiation_new_primitives/add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive/results_dir/.././rtl/add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.v:24.10-24.15" *)
  (* unused_bits = "0" *)
  wire DLY_B;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_instantiation_new_primitives/add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive/results_dir/.././rtl/add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.v:2.21-2.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_instantiation_new_primitives/add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive/results_dir/.././rtl/add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.v:2.21-2.22" *)
  wire [19:0] a;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_instantiation_new_primitives/add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive/results_dir/.././rtl/add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.v:5.23-5.30" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_instantiation_new_primitives/add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive/results_dir/.././rtl/add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.v:5.23-5.30" *)
  wire [5:0] acc_fir;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_instantiation_new_primitives/add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive/results_dir/.././rtl/add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.v:3.24-3.25" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_instantiation_new_primitives/add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive/results_dir/.././rtl/add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.v:3.24-3.25" *)
  wire [17:0] b;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_instantiation_new_primitives/add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive/results_dir/.././rtl/add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.v:4.17-4.20" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_instantiation_new_primitives/add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive/results_dir/.././rtl/add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.v:4.17-4.20" *)
  wire clk;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_instantiation_new_primitives/add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive/results_dir/.././rtl/add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.v:4.22-4.27" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_instantiation_new_primitives/add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive/results_dir/.././rtl/add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.v:4.22-4.27" *)
  wire reset;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_instantiation_new_primitives/add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive/results_dir/.././rtl/add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.v:6.24-6.29" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_instantiation_new_primitives/add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive/results_dir/.././rtl/add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.v:6.24-6.29" *)
  wire [37:0] z_out;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_instantiation_new_primitives/add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive/results_dir/.././rtl/add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.v:19.3-35.2" *)
  DSP38 #(
    .COEFF_0(20'h00000),
    .COEFF_1(20'h00010),
    .COEFF_2(20'h00000),
    .COEFF_3(20'h00000),
    .DSP_MODE("MULTIPLY_ADD_SUB"),
    .INPUT_REG_EN("TRUE"),
    .OUTPUT_REG_EN("FALSE")
  ) DSP_inst (
    .A(a),
    .ACC_FIR(acc_fir),
    .B(b),
    .CLK(clk),
    .DLY_B({ _0_, DLY_B }),
    .FEEDBACK(3'h5),
    .LOAD_ACC(1'h0),
    .RESET(reset),
    .ROUND(1'h0),
    .SATURATE(1'h0),
    .SHIFT_RIGHT(6'h00),
    .SUBTRACT(1'h0),
    .UNSIGNED_A(1'h1),
    .UNSIGNED_B(1'h1),
    .Z(z_out)
  );
endmodule
