ISim log file
Running: /home/amit/vhdl_lab/ripple_counter/stimulus_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/amit/vhdl_lab/ripple_counter/stimulus_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
                   0 Output q =  0
                  20 Output q =  1
                  30 Output q =  2
                  40 Output q =  3
                  50 Output q =  4
                  60 Output q =  5
                  70 Output q =  6
                  80 Output q =  7
                  90 Output q =  8
                 100 Output q =  9
                 110 Output q = 10
                 120 Output q = 11
                 130 Output q = 12
                 140 Output q = 13
                 150 Output q = 14
                 160 Output q = 15
                 170 Output q =  0
                 180 Output q =  1
                 190 Output q =  2
                 195 Output q =  0
Stopped at time : 225 ns : File "/home/amit/vhdl_lab/ripple_counter/stimulus.v" Line 47
# exit 0
