/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [6:0] _01_;
  reg [5:0] _02_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [10:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [18:0] celloutsig_0_20z;
  wire [21:0] celloutsig_0_21z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [14:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [9:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [12:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = celloutsig_1_13z[1] ? 1'h1 : celloutsig_1_14z;
  assign celloutsig_0_25z = celloutsig_0_19z ? _00_ : celloutsig_0_19z;
  assign celloutsig_0_0z = ~(in_data[11] ^ in_data[34]);
  assign celloutsig_1_11z = ~(celloutsig_1_2z ^ celloutsig_1_7z);
  assign celloutsig_0_3z = ~(in_data[23] ^ in_data[87]);
  assign celloutsig_0_4z = ~(in_data[34] ^ celloutsig_0_3z);
  assign celloutsig_0_6z = ~(celloutsig_0_4z ^ celloutsig_0_3z);
  assign celloutsig_1_0z = ~(in_data[181] ^ in_data[146]);
  assign celloutsig_0_2z = ~(celloutsig_0_0z ^ in_data[74]);
  reg [6:0] _12_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _12_ <= 7'h00;
    else _12_ <= { celloutsig_0_11z[1], celloutsig_0_10z, celloutsig_0_7z };
  assign { _01_[6:3], _00_, _01_[1:0] } = _12_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _02_ <= 6'h00;
    else _02_ <= in_data[79:74];
  assign celloutsig_0_16z = celloutsig_0_5z[9:5] === { celloutsig_0_5z[14:11], celloutsig_0_3z };
  assign celloutsig_0_19z = { celloutsig_0_13z, celloutsig_0_16z } === { celloutsig_0_13z[1], celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_3z };
  assign celloutsig_0_17z = { celloutsig_0_5z[9:2], celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_16z } >= in_data[84:67];
  assign celloutsig_0_9z = { in_data[38:30], celloutsig_0_4z, celloutsig_0_2z } || { in_data[16:15], celloutsig_0_8z, celloutsig_0_4z, _02_, celloutsig_0_0z };
  assign celloutsig_1_1z = in_data[101:97] || in_data[102:98];
  assign celloutsig_1_2z = { in_data[180:163], celloutsig_1_0z } || in_data[138:120];
  assign celloutsig_0_15z = _01_[4] & ~(celloutsig_0_2z);
  assign celloutsig_0_5z = celloutsig_0_0z ? { in_data[53:43], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z } : { in_data[50:37], 1'h0 };
  assign celloutsig_1_14z = { celloutsig_1_3z[1:0], 1'h1 } !== { celloutsig_1_9z[5], celloutsig_1_1z, celloutsig_1_11z };
  assign celloutsig_1_13z = ~ in_data[114:112];
  assign celloutsig_0_11z = { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_9z } | celloutsig_0_5z[7:5];
  assign celloutsig_0_7z = celloutsig_0_0z & celloutsig_0_5z[13];
  assign celloutsig_0_8z = | { celloutsig_0_5z, celloutsig_0_3z, _02_[2:1], celloutsig_0_0z };
  assign celloutsig_1_7z = ^ { in_data[176:175], celloutsig_1_2z };
  assign celloutsig_0_26z = ^ { celloutsig_0_21z[21:17], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_9z = { celloutsig_1_5z[9:1], 1'h1, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_1z } >> { celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_13z = { _01_[6:3], _00_, _01_[1:0], celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_7z } >>> { _02_[5:3], _02_, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_20z = { _02_[4:3], celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_15z } >>> { celloutsig_0_5z[13:1], celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_19z };
  assign celloutsig_1_5z = { in_data[120:118], 1'h1, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z } >>> in_data[162:153];
  assign celloutsig_0_10z = { celloutsig_0_5z[2:1], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_7z } - { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_21z = { celloutsig_0_11z, _02_, celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_13z } - { celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_20z };
  assign celloutsig_1_3z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z } ^ { in_data[186], celloutsig_1_2z, celloutsig_1_0z };
  assign _01_[2] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_11z, celloutsig_0_25z, celloutsig_0_26z };
endmodule
