<stg><name>correlator_Pipeline_Find_max_loop</name>


<trans_list>

<trans id="974" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="975" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="976" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="977" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="978" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="979" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="980" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="981" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1038" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="982" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="983" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="984" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="985" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="986" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="987" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="988" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="989" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="990" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="991" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="992" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="993" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="994" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="995" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="996" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="997" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="998" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="999" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1000" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1001" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1002" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1003" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1004" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1005" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1006" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1007" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1008" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1009" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1010" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1011" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1012" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1013" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1014" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1015" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1016" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1017" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1018" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1019" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1020" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1021" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1022" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1023" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1024" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1025" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1026" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1027" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1028" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1029" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1030" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1031" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1032" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1033" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1034" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1035" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1_0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:1 %acc_V_32_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_32_3_reload

]]></Node>
<StgValue><ssdm name="acc_V_32_3_reload_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:2 %acc_V_31_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_31_3_reload

]]></Node>
<StgValue><ssdm name="acc_V_31_3_reload_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:3 %acc_V_30_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_30_3_reload

]]></Node>
<StgValue><ssdm name="acc_V_30_3_reload_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:4 %acc_V_29_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_29_3_reload

]]></Node>
<StgValue><ssdm name="acc_V_29_3_reload_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:5 %acc_V_28_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_28_3_reload

]]></Node>
<StgValue><ssdm name="acc_V_28_3_reload_read"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:6 %acc_V_27_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_27_3_reload

]]></Node>
<StgValue><ssdm name="acc_V_27_3_reload_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:7 %acc_V_26_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_26_3_reload

]]></Node>
<StgValue><ssdm name="acc_V_26_3_reload_read"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:8 %acc_V_25_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_25_3_reload

]]></Node>
<StgValue><ssdm name="acc_V_25_3_reload_read"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:9 %acc_V_24_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_24_3_reload

]]></Node>
<StgValue><ssdm name="acc_V_24_3_reload_read"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:10 %acc_V_23_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_23_3_reload

]]></Node>
<StgValue><ssdm name="acc_V_23_3_reload_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:11 %acc_V_22_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_22_3_reload

]]></Node>
<StgValue><ssdm name="acc_V_22_3_reload_read"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:12 %acc_V_21_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_21_3_reload

]]></Node>
<StgValue><ssdm name="acc_V_21_3_reload_read"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:13 %acc_V_20_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_20_3_reload

]]></Node>
<StgValue><ssdm name="acc_V_20_3_reload_read"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:14 %acc_V_19_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_19_3_reload

]]></Node>
<StgValue><ssdm name="acc_V_19_3_reload_read"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:15 %acc_V_18_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_18_3_reload

]]></Node>
<StgValue><ssdm name="acc_V_18_3_reload_read"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:16 %acc_V_17_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_17_3_reload

]]></Node>
<StgValue><ssdm name="acc_V_17_3_reload_read"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:17 %acc_V_16_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_16_3_reload

]]></Node>
<StgValue><ssdm name="acc_V_16_3_reload_read"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:18 %acc_V_15_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_15_3_reload

]]></Node>
<StgValue><ssdm name="acc_V_15_3_reload_read"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:19 %acc_V_14_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_14_3_reload

]]></Node>
<StgValue><ssdm name="acc_V_14_3_reload_read"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:20 %acc_V_13_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_13_3_reload

]]></Node>
<StgValue><ssdm name="acc_V_13_3_reload_read"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:21 %acc_V_12_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_12_3_reload

]]></Node>
<StgValue><ssdm name="acc_V_12_3_reload_read"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:22 %acc_V_11_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_11_3_reload

]]></Node>
<StgValue><ssdm name="acc_V_11_3_reload_read"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:23 %acc_V_10_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_10_3_reload

]]></Node>
<StgValue><ssdm name="acc_V_10_3_reload_read"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:24 %acc_V_9_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_9_3_reload

]]></Node>
<StgValue><ssdm name="acc_V_9_3_reload_read"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:25 %acc_V_8_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_8_3_reload

]]></Node>
<StgValue><ssdm name="acc_V_8_3_reload_read"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:26 %acc_V_7_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_7_3_reload

]]></Node>
<StgValue><ssdm name="acc_V_7_3_reload_read"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:27 %acc_V_6_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_6_3_reload

]]></Node>
<StgValue><ssdm name="acc_V_6_3_reload_read"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:28 %acc_V_5_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_5_3_reload

]]></Node>
<StgValue><ssdm name="acc_V_5_3_reload_read"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:29 %acc_V_4_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_4_3_reload

]]></Node>
<StgValue><ssdm name="acc_V_4_3_reload_read"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:30 %acc_V_3_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_3_3_reload

]]></Node>
<StgValue><ssdm name="acc_V_3_3_reload_read"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:31 %acc_V_2_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_2_3_reload

]]></Node>
<StgValue><ssdm name="acc_V_2_3_reload_read"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:32 %acc_V_1_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_1_3_reload

]]></Node>
<StgValue><ssdm name="acc_V_1_3_reload_read"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:33 %acc_V_0_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_0_3_reload

]]></Node>
<StgValue><ssdm name="acc_V_0_3_reload_read"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:34 %store_ln0 = store i64 0, i64 %i_1_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:35 %br_ln0 = br void %.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:3 %output_signal_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %output_signal

]]></Node>
<StgValue><ssdm name="output_signal_read"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
.preheader.0:4 %bitcast_ln62 = bitcast i32 %output_signal_read

]]></Node>
<StgValue><ssdm name="bitcast_ln62"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0:5 %d_1 = fpext i32 %bitcast_ln62

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="106" st_id="2" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0:5 %d_1 = fpext i32 %bitcast_ln62

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64">
<![CDATA[
.preheader.0:6 %bitcast_ln709 = bitcast i64 %d_1

]]></Node>
<StgValue><ssdm name="bitcast_ln709"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="63" op_0_bw="64">
<![CDATA[
.preheader.0:7 %trunc_ln566 = trunc i64 %bitcast_ln709

]]></Node>
<StgValue><ssdm name="trunc_ln566"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.0:8 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln709, i32 63

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:9 %p_Result_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln709, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="52" op_0_bw="64">
<![CDATA[
.preheader.0:11 %trunc_ln574 = trunc i64 %bitcast_ln709

]]></Node>
<StgValue><ssdm name="trunc_ln574"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
.preheader.0:16 %icmp_ln580 = icmp_eq  i63 %trunc_ln566, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln580"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.0:0 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.0:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader.0:2 %specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln59"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="11">
<![CDATA[
.preheader.0:10 %zext_ln494 = zext i11 %p_Result_4

]]></Node>
<StgValue><ssdm name="zext_ln494"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
.preheader.0:12 %tmp_1 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="54" op_0_bw="53">
<![CDATA[
.preheader.0:13 %zext_ln578 = zext i53 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln578"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.preheader.0:14 %sub_ln494 = sub i54 0, i54 %zext_ln578

]]></Node>
<StgValue><ssdm name="sub_ln494"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
.preheader.0:15 %select_ln579 = select i1 %tmp_23, i54 %sub_ln494, i54 %zext_ln578

]]></Node>
<StgValue><ssdm name="select_ln579"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0:17 %br_ln580 = br i1 %icmp_ln580, void, void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit.0

]]></Node>
<StgValue><ssdm name="br_ln580"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0 %sub_ln584 = sub i12 1075, i12 %zext_ln494

]]></Node>
<StgValue><ssdm name="sub_ln584"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1 %icmp_ln590 = icmp_sgt  i12 %sub_ln584, i12 22

]]></Node>
<StgValue><ssdm name="icmp_ln590"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2 %add_ln590 = add i12 %sub_ln584, i12 4074

]]></Node>
<StgValue><ssdm name="add_ln590"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3 %sub_ln590 = sub i12 22, i12 %sub_ln584

]]></Node>
<StgValue><ssdm name="sub_ln590"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:4 %select_ln590 = select i1 %icmp_ln590, i12 %add_ln590, i12 %sub_ln590

]]></Node>
<StgValue><ssdm name="select_ln590"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="12">
<![CDATA[
:5 %sext_ln591 = sext i12 %select_ln590

]]></Node>
<StgValue><ssdm name="sext_ln591"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:6 %icmp_ln591 = icmp_eq  i12 %sub_ln584, i12 22

]]></Node>
<StgValue><ssdm name="icmp_ln591"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln591 = br i1 %icmp_ln591, void, void

]]></Node>
<StgValue><ssdm name="br_ln591"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
<literal name="icmp_ln591" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln593 = br i1 %icmp_ln590, void, void

]]></Node>
<StgValue><ssdm name="br_ln593"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
<literal name="icmp_ln591" val="0"/>
<literal name="icmp_ln590" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1 %icmp_ln612 = icmp_ult  i12 %select_ln590, i12 30

]]></Node>
<StgValue><ssdm name="icmp_ln612"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
<literal name="icmp_ln591" val="0"/>
<literal name="icmp_ln590" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0 %icmp_ln594 = icmp_ult  i12 %select_ln590, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln594"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
<literal name="icmp_ln591" val="0"/>
<literal name="icmp_ln590" val="0"/>
<literal name="icmp_ln612" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="30" op_0_bw="54">
<![CDATA[
:0 %trunc_ln611 = trunc i54 %select_ln579

]]></Node>
<StgValue><ssdm name="trunc_ln611"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
<literal name="icmp_ln591" val="0"/>
<literal name="icmp_ln590" val="0"/>
<literal name="icmp_ln612" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="30" op_0_bw="32">
<![CDATA[
:2 %sext_ln591cast = trunc i32 %sext_ln591

]]></Node>
<StgValue><ssdm name="sext_ln591cast"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
<literal name="icmp_ln591" val="0"/>
<literal name="icmp_ln590" val="0"/>
<literal name="icmp_ln612" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:3 %shl_ln613 = shl i30 %trunc_ln611, i30 %sext_ln591cast

]]></Node>
<StgValue><ssdm name="shl_ln613"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
<literal name="icmp_ln591" val="0"/>
<literal name="icmp_ln590" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
:4 %select_ln612 = select i1 %icmp_ln612, i30 %shl_ln613, i30 0

]]></Node>
<StgValue><ssdm name="select_ln612"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
<literal name="icmp_ln591" val="0"/>
<literal name="icmp_ln590" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln0 = br void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
<literal name="icmp_ln591" val="0"/>
<literal name="icmp_ln590" val="1"/>
<literal name="icmp_ln594" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="54" op_0_bw="32">
<![CDATA[
:1 %zext_ln595 = zext i32 %sext_ln591

]]></Node>
<StgValue><ssdm name="zext_ln595"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
<literal name="icmp_ln591" val="0"/>
<literal name="icmp_ln590" val="1"/>
<literal name="icmp_ln594" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:2 %ashr_ln595 = ashr i54 %select_ln579, i54 %zext_ln595

]]></Node>
<StgValue><ssdm name="ashr_ln595"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
<literal name="icmp_ln591" val="0"/>
<literal name="icmp_ln590" val="1"/>
<literal name="icmp_ln594" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="30" op_0_bw="54">
<![CDATA[
:3 %trunc_ln595 = trunc i54 %ashr_ln595

]]></Node>
<StgValue><ssdm name="trunc_ln595"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
<literal name="icmp_ln591" val="0"/>
<literal name="icmp_ln590" val="1"/>
<literal name="icmp_ln594" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %output_signal_read, i32 31

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
<literal name="icmp_ln591" val="0"/>
<literal name="icmp_ln590" val="1"/>
<literal name="icmp_ln594" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
:5 %select_ln597 = select i1 %tmp_24, i30 1073741823, i30 0

]]></Node>
<StgValue><ssdm name="select_ln597"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
<literal name="icmp_ln591" val="0"/>
<literal name="icmp_ln590" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
:6 %select_ln594 = select i1 %icmp_ln594, i30 %trunc_ln595, i30 %select_ln597

]]></Node>
<StgValue><ssdm name="select_ln594"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
<literal name="icmp_ln591" val="0"/>
<literal name="icmp_ln590" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln610 = br void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit.0

]]></Node>
<StgValue><ssdm name="br_ln610"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
<literal name="icmp_ln591" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="30" op_0_bw="54">
<![CDATA[
:0 %trunc_ln592 = trunc i54 %select_ln579

]]></Node>
<StgValue><ssdm name="trunc_ln592"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
<literal name="icmp_ln591" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln592 = br void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit.0

]]></Node>
<StgValue><ssdm name="br_ln592"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit.0:1 %i_1_0_load = load i64 %i_1_0

]]></Node>
<StgValue><ssdm name="i_1_0_load"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="6" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit.0:2 %trunc_ln1547 = trunc i64 %i_1_0_load

]]></Node>
<StgValue><ssdm name="trunc_ln1547"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="30" op_0_bw="30" op_1_bw="30" op_2_bw="30" op_3_bw="30" op_4_bw="30" op_5_bw="30" op_6_bw="30" op_7_bw="30" op_8_bw="30" op_9_bw="30" op_10_bw="30" op_11_bw="30" op_12_bw="30" op_13_bw="30" op_14_bw="30" op_15_bw="30" op_16_bw="30" op_17_bw="30" op_18_bw="30" op_19_bw="30" op_20_bw="30" op_21_bw="30" op_22_bw="30" op_23_bw="30" op_24_bw="30" op_25_bw="30" op_26_bw="30" op_27_bw="30" op_28_bw="30" op_29_bw="30" op_30_bw="30" op_31_bw="30" op_32_bw="30" op_33_bw="30" op_34_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit.0:3 %tmp = mux i30 @_ssdm_op_Mux.ap_auto.33i30.i6, i30 %acc_V_0_3_reload_read, i30 %acc_V_1_3_reload_read, i30 %acc_V_2_3_reload_read, i30 %acc_V_3_3_reload_read, i30 %acc_V_4_3_reload_read, i30 %acc_V_5_3_reload_read, i30 %acc_V_6_3_reload_read, i30 %acc_V_7_3_reload_read, i30 %acc_V_8_3_reload_read, i30 %acc_V_9_3_reload_read, i30 %acc_V_10_3_reload_read, i30 %acc_V_11_3_reload_read, i30 %acc_V_12_3_reload_read, i30 %acc_V_13_3_reload_read, i30 %acc_V_14_3_reload_read, i30 %acc_V_15_3_reload_read, i30 %acc_V_16_3_reload_read, i30 %acc_V_17_3_reload_read, i30 %acc_V_18_3_reload_read, i30 %acc_V_19_3_reload_read, i30 %acc_V_20_3_reload_read, i30 %acc_V_21_3_reload_read, i30 %acc_V_22_3_reload_read, i30 %acc_V_23_3_reload_read, i30 %acc_V_24_3_reload_read, i30 %acc_V_25_3_reload_read, i30 %acc_V_26_3_reload_read, i30 %acc_V_27_3_reload_read, i30 %acc_V_28_3_reload_read, i30 %acc_V_29_3_reload_read, i30 %acc_V_30_3_reload_read, i30 %acc_V_31_3_reload_read, i30 %acc_V_32_3_reload_read, i6 %trunc_ln1547

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="30" op_0_bw="30" op_1_bw="0" op_2_bw="30" op_3_bw="0" op_4_bw="30" op_5_bw="0" op_6_bw="30" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit.0:0 %ref_tmp_i_i_4_0 = phi i30 %trunc_ln592, void, i30 %select_ln594, void, i30 %select_ln612, void, i30 0, void %.preheader.0

]]></Node>
<StgValue><ssdm name="ref_tmp_i_i_4_0"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit.0:4 %icmp_ln1547 = icmp_sgt  i30 %tmp, i30 %ref_tmp_i_i_4_0

]]></Node>
<StgValue><ssdm name="icmp_ln1547"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit.0:5 %br_ln62 = br i1 %icmp_ln1547, void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.0, void %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv:0 %icmp_ln988 = icmp_eq  i30 %tmp, i30 0

]]></Node>
<StgValue><ssdm name="icmp_ln988"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
_ifconv:1 %tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %tmp, i32 29

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv:2 %sub_ln992 = sub i30 0, i30 %tmp

]]></Node>
<StgValue><ssdm name="sub_ln992"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ifconv:3 %select_ln991 = select i1 %tmp_25, i30 %sub_ln992, i30 %tmp

]]></Node>
<StgValue><ssdm name="select_ln991"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="30" op_0_bw="30" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:4 %p_Result_8 = partselect i30 @llvm.part.select.i30, i30 %select_ln991, i32 29, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
_ifconv:5 %p_Result_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 3, i30 %p_Result_8

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:6 %l = cttz i32 @llvm.cttz.i32, i32 %p_Result_s, i1 1

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:7 %sub_ln997 = sub i32 30, i32 %l

]]></Node>
<StgValue><ssdm name="sub_ln997"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="30" op_0_bw="32">
<![CDATA[
_ifconv:8 %trunc_ln997 = trunc i32 %sub_ln997

]]></Node>
<StgValue><ssdm name="trunc_ln997"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="5" op_0_bw="32">
<![CDATA[
_ifconv:12 %trunc_ln1000 = trunc i32 %sub_ln997

]]></Node>
<StgValue><ssdm name="trunc_ln1000"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="32">
<![CDATA[
_ifconv:40 %trunc_ln996 = trunc i32 %l

]]></Node>
<StgValue><ssdm name="trunc_ln996"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="164" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547" val="1"/>
<literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9 %add_ln997 = add i32 %sub_ln997, i32 4294967272

]]></Node>
<StgValue><ssdm name="add_ln997"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547" val="1"/>
<literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:10 %tmp_26 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln997, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547" val="1"/>
<literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:11 %icmp_ln999 = icmp_sgt  i31 %tmp_26, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln999"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547" val="1"/>
<literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:13 %sub_ln1000 = sub i5 23, i5 %trunc_ln1000

]]></Node>
<StgValue><ssdm name="sub_ln1000"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547" val="1"/>
<literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="30" op_0_bw="5">
<![CDATA[
_ifconv:14 %zext_ln1000 = zext i5 %sub_ln1000

]]></Node>
<StgValue><ssdm name="zext_ln1000"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547" val="1"/>
<literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv:15 %lshr_ln1000 = lshr i30 1073741823, i30 %zext_ln1000

]]></Node>
<StgValue><ssdm name="lshr_ln1000"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547" val="1"/>
<literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv:16 %and_ln1000 = and i30 %select_ln991, i30 %lshr_ln1000

]]></Node>
<StgValue><ssdm name="and_ln1000"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547" val="1"/>
<literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv:17 %icmp_ln1000 = icmp_ne  i30 %and_ln1000, i30 0

]]></Node>
<StgValue><ssdm name="icmp_ln1000"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547" val="1"/>
<literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:18 %tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln997, i32 31

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547" val="1"/>
<literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:19 %xor_ln1002 = xor i1 %tmp_27, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1002"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547" val="1"/>
<literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:20 %and_ln999 = and i1 %icmp_ln999, i1 %icmp_ln1000

]]></Node>
<StgValue><ssdm name="and_ln999"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547" val="1"/>
<literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv:21 %add_ln1002 = add i30 %trunc_ln997, i30 1073741800

]]></Node>
<StgValue><ssdm name="add_ln1002"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547" val="1"/>
<literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ifconv:22 %p_Result_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i30, i30 %select_ln991, i30 %add_ln1002

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547" val="1"/>
<literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:23 %or_ln1002 = or i1 %p_Result_3, i1 %and_ln999

]]></Node>
<StgValue><ssdm name="or_ln1002"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547" val="1"/>
<literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:25 %icmp_ln1011 = icmp_sgt  i32 %add_ln997, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1011"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547" val="1"/>
<literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:32 %tobool34_i_i283_0 = and i1 %or_ln1002, i1 %xor_ln1002

]]></Node>
<StgValue><ssdm name="tobool34_i_i283_0"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="180" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547" val="1"/>
<literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="30">
<![CDATA[
_ifconv:24 %zext_ln1010 = zext i30 %select_ln991

]]></Node>
<StgValue><ssdm name="zext_ln1010"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547" val="1"/>
<literal name="icmp_ln1011" val="1"/>
<literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:26 %add_ln1011 = add i32 %sub_ln997, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln1011"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547" val="1"/>
<literal name="icmp_ln1011" val="1"/>
<literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:27 %zext_ln1011 = zext i32 %add_ln1011

]]></Node>
<StgValue><ssdm name="zext_ln1011"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547" val="1"/>
<literal name="icmp_ln1011" val="1"/>
<literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:28 %lshr_ln1011 = lshr i64 %zext_ln1010, i64 %zext_ln1011

]]></Node>
<StgValue><ssdm name="lshr_ln1011"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547" val="1"/>
<literal name="icmp_ln1011" val="0"/>
<literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:29 %sub_ln1012 = sub i32 25, i32 %sub_ln997

]]></Node>
<StgValue><ssdm name="sub_ln1012"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547" val="1"/>
<literal name="icmp_ln1011" val="0"/>
<literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:30 %zext_ln1012 = zext i32 %sub_ln1012

]]></Node>
<StgValue><ssdm name="zext_ln1012"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547" val="1"/>
<literal name="icmp_ln1011" val="0"/>
<literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:31 %shl_ln1012 = shl i64 %zext_ln1010, i64 %zext_ln1012

]]></Node>
<StgValue><ssdm name="shl_ln1012"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547" val="1"/>
<literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:33 %m_1_0 = select i1 %icmp_ln1011, i64 %lshr_ln1011, i64 %shl_ln1012

]]></Node>
<StgValue><ssdm name="m_1_0"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547" val="1"/>
<literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="1">
<![CDATA[
_ifconv:34 %zext_ln1014 = zext i1 %tobool34_i_i283_0

]]></Node>
<StgValue><ssdm name="zext_ln1014"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547" val="1"/>
<literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:35 %add_ln1014 = add i64 %m_1_0, i64 %zext_ln1014

]]></Node>
<StgValue><ssdm name="add_ln1014"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547" val="1"/>
<literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:36 %lshr_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln1014, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547" val="1"/>
<literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:38 %tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln1014, i32 25

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="192" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547" val="1"/>
<literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="63">
<![CDATA[
_ifconv:37 %zext_ln1015 = zext i63 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln1015"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547" val="1"/>
<literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:39 %select_ln996 = select i1 %tmp_28, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln996"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547" val="1"/>
<literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:41 %sub_ln1017 = sub i8 8, i8 %trunc_ln996

]]></Node>
<StgValue><ssdm name="sub_ln1017"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547" val="1"/>
<literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:42 %add_ln1017 = add i8 %sub_ln1017, i8 %select_ln996

]]></Node>
<StgValue><ssdm name="add_ln1017"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547" val="1"/>
<literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv:43 %tmp_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_25, i8 %add_ln1017

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547" val="1"/>
<literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:44 %p_Result_6 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1015, i9 %tmp_3, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547" val="1"/>
<literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:45 %trunc_ln750 = trunc i64 %p_Result_6

]]></Node>
<StgValue><ssdm name="trunc_ln750"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:46 %select_ln988 = select i1 %icmp_ln988, i32 0, i32 %trunc_ln750

]]></Node>
<StgValue><ssdm name="select_ln988"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ifconv:47 %write_ln63 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %output_signal, i32 %select_ln988

]]></Node>
<StgValue><ssdm name="write_ln63"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:48 %br_ln65 = br void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.0

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="202" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.0:0 %output_signal_load_1 = phi i32 %select_ln988, void %_ifconv, i32 %output_signal_read, void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit.0

]]></Node>
<StgValue><ssdm name="output_signal_load_1"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.0:1 %i_1_0_load_1 = load i64 %i_1_0

]]></Node>
<StgValue><ssdm name="i_1_0_load_1"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.0:2 %or_ln59 = or i64 %i_1_0_load_1, i64 1

]]></Node>
<StgValue><ssdm name="or_ln59"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.0:3 %icmp_ln59 = icmp_eq  i64 %or_ln59, i64 33

]]></Node>
<StgValue><ssdm name="icmp_ln59"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.0:4 %br_ln59 = br i1 %icmp_ln59, void %.split14.1_ifconv, void %.exitStub

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32">
<![CDATA[
.split14.1_ifconv:0 %bitcast_ln62_1 = bitcast i32 %output_signal_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln62_1"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="32">
<![CDATA[
.split14.1_ifconv:1 %d_1_1 = fpext i32 %bitcast_ln62_1

]]></Node>
<StgValue><ssdm name="d_1_1"/></StgValue>
</operation>

<operation id="875" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="0">
<![CDATA[
.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="209" st_id="10" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="32">
<![CDATA[
.split14.1_ifconv:1 %d_1_1 = fpext i32 %bitcast_ln62_1

]]></Node>
<StgValue><ssdm name="d_1_1"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64">
<![CDATA[
.split14.1_ifconv:2 %bitcast_ln709_1 = bitcast i64 %d_1_1

]]></Node>
<StgValue><ssdm name="bitcast_ln709_1"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="63" op_0_bw="64">
<![CDATA[
.split14.1_ifconv:3 %trunc_ln566_1 = trunc i64 %bitcast_ln709_1

]]></Node>
<StgValue><ssdm name="trunc_ln566_1"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split14.1_ifconv:4 %tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln709_1, i32 63

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14.1_ifconv:5 %p_Result_4_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln709_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="p_Result_4_1"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="52" op_0_bw="64">
<![CDATA[
.split14.1_ifconv:7 %trunc_ln574_1 = trunc i64 %bitcast_ln709_1

]]></Node>
<StgValue><ssdm name="trunc_ln574_1"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
.split14.1_ifconv:12 %icmp_ln580_1 = icmp_eq  i63 %trunc_ln566_1, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln580_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="216" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="12" op_0_bw="11">
<![CDATA[
.split14.1_ifconv:6 %zext_ln494_1 = zext i11 %p_Result_4_1

]]></Node>
<StgValue><ssdm name="zext_ln494_1"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
.split14.1_ifconv:8 %tmp_4 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="54" op_0_bw="53">
<![CDATA[
.split14.1_ifconv:9 %zext_ln578_1 = zext i53 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln578_1"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split14.1_ifconv:10 %sub_ln494_1 = sub i54 0, i54 %zext_ln578_1

]]></Node>
<StgValue><ssdm name="sub_ln494_1"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
.split14.1_ifconv:11 %select_ln579_1 = select i1 %tmp_29, i54 %sub_ln494_1, i54 %zext_ln578_1

]]></Node>
<StgValue><ssdm name="select_ln579_1"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split14.1_ifconv:13 %sub_ln584_1 = sub i12 1075, i12 %zext_ln494_1

]]></Node>
<StgValue><ssdm name="sub_ln584_1"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split14.1_ifconv:14 %icmp_ln590_1 = icmp_sgt  i12 %sub_ln584_1, i12 22

]]></Node>
<StgValue><ssdm name="icmp_ln590_1"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split14.1_ifconv:15 %add_ln590_1 = add i12 %sub_ln584_1, i12 4074

]]></Node>
<StgValue><ssdm name="add_ln590_1"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split14.1_ifconv:16 %sub_ln590_1 = sub i12 22, i12 %sub_ln584_1

]]></Node>
<StgValue><ssdm name="sub_ln590_1"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split14.1_ifconv:17 %select_ln590_1 = select i1 %icmp_ln590_1, i12 %add_ln590_1, i12 %sub_ln590_1

]]></Node>
<StgValue><ssdm name="select_ln590_1"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split14.1_ifconv:19 %icmp_ln591_1 = icmp_eq  i12 %sub_ln584_1, i12 22

]]></Node>
<StgValue><ssdm name="icmp_ln591_1"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="30" op_0_bw="54">
<![CDATA[
.split14.1_ifconv:20 %trunc_ln592_1 = trunc i54 %select_ln579_1

]]></Node>
<StgValue><ssdm name="trunc_ln592_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="228" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="12">
<![CDATA[
.split14.1_ifconv:18 %sext_ln591_1 = sext i12 %select_ln590_1

]]></Node>
<StgValue><ssdm name="sext_ln591_1"/></StgValue>
</operation>

<operation id="229" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split14.1_ifconv:21 %icmp_ln594_1 = icmp_ult  i12 %select_ln590_1, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln594_1"/></StgValue>
</operation>

<operation id="230" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split14.1_ifconv:28 %icmp_ln612_1 = icmp_ult  i12 %select_ln590_1, i12 30

]]></Node>
<StgValue><ssdm name="icmp_ln612_1"/></StgValue>
</operation>

<operation id="231" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="30" op_0_bw="32">
<![CDATA[
.split14.1_ifconv:29 %sext_ln591_1cast = trunc i32 %sext_ln591_1

]]></Node>
<StgValue><ssdm name="sext_ln591_1cast"/></StgValue>
</operation>

<operation id="232" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split14.1_ifconv:30 %shl_ln613_1 = shl i30 %trunc_ln592_1, i30 %sext_ln591_1cast

]]></Node>
<StgValue><ssdm name="shl_ln613_1"/></StgValue>
</operation>

<operation id="233" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
.split14.1_ifconv:31 %select_ln612_1 = select i1 %icmp_ln612_1, i30 %shl_ln613_1, i30 0

]]></Node>
<StgValue><ssdm name="select_ln612_1"/></StgValue>
</operation>

<operation id="234" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split14.1_ifconv:32 %xor_ln580 = xor i1 %icmp_ln580_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln580"/></StgValue>
</operation>

<operation id="235" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split14.1_ifconv:33 %and_ln591 = and i1 %icmp_ln591_1, i1 %xor_ln580

]]></Node>
<StgValue><ssdm name="and_ln591"/></StgValue>
</operation>

<operation id="236" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
.split14.1_ifconv:34 %select_ln591 = select i1 %and_ln591, i30 %trunc_ln592_1, i30 %select_ln612_1

]]></Node>
<StgValue><ssdm name="select_ln591"/></StgValue>
</operation>

<operation id="237" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split14.1_ifconv:35 %or_ln591 = or i1 %icmp_ln580_1, i1 %icmp_ln591_1

]]></Node>
<StgValue><ssdm name="or_ln591"/></StgValue>
</operation>

<operation id="238" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split14.1_ifconv:36 %xor_ln591 = xor i1 %or_ln591, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln591"/></StgValue>
</operation>

<operation id="239" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split14.1_ifconv:37 %and_ln590 = and i1 %icmp_ln590_1, i1 %xor_ln591

]]></Node>
<StgValue><ssdm name="and_ln590"/></StgValue>
</operation>

<operation id="240" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split14.1_ifconv:40 %or_ln1547_6 = or i6 %trunc_ln1547, i6 1

]]></Node>
<StgValue><ssdm name="or_ln1547_6"/></StgValue>
</operation>

<operation id="241" st_id="12" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="30" op_0_bw="30" op_1_bw="30" op_2_bw="30" op_3_bw="30" op_4_bw="30" op_5_bw="30" op_6_bw="30" op_7_bw="30" op_8_bw="30" op_9_bw="30" op_10_bw="30" op_11_bw="30" op_12_bw="30" op_13_bw="30" op_14_bw="30" op_15_bw="30" op_16_bw="30" op_17_bw="30" op_18_bw="30" op_19_bw="30" op_20_bw="30" op_21_bw="30" op_22_bw="30" op_23_bw="30" op_24_bw="30" op_25_bw="30" op_26_bw="30" op_27_bw="30" op_28_bw="30" op_29_bw="30" op_30_bw="30" op_31_bw="30" op_32_bw="30" op_33_bw="30" op_34_bw="6">
<![CDATA[
.split14.1_ifconv:41 %tmp_2 = mux i30 @_ssdm_op_Mux.ap_auto.33i30.i6, i30 %acc_V_0_3_reload_read, i30 %acc_V_1_3_reload_read, i30 %acc_V_2_3_reload_read, i30 %acc_V_3_3_reload_read, i30 %acc_V_4_3_reload_read, i30 %acc_V_5_3_reload_read, i30 %acc_V_6_3_reload_read, i30 %acc_V_7_3_reload_read, i30 %acc_V_8_3_reload_read, i30 %acc_V_9_3_reload_read, i30 %acc_V_10_3_reload_read, i30 %acc_V_11_3_reload_read, i30 %acc_V_12_3_reload_read, i30 %acc_V_13_3_reload_read, i30 %acc_V_14_3_reload_read, i30 %acc_V_15_3_reload_read, i30 %acc_V_16_3_reload_read, i30 %acc_V_17_3_reload_read, i30 %acc_V_18_3_reload_read, i30 %acc_V_19_3_reload_read, i30 %acc_V_20_3_reload_read, i30 %acc_V_21_3_reload_read, i30 %acc_V_22_3_reload_read, i30 %acc_V_23_3_reload_read, i30 %acc_V_24_3_reload_read, i30 %acc_V_25_3_reload_read, i30 %acc_V_26_3_reload_read, i30 %acc_V_27_3_reload_read, i30 %acc_V_28_3_reload_read, i30 %acc_V_29_3_reload_read, i30 %acc_V_30_3_reload_read, i30 %acc_V_31_3_reload_read, i30 %acc_V_32_3_reload_read, i6 %or_ln1547_6

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="242" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594_1" val="1"/>
<literal name="and_ln590" val="1"/>
<literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="54" op_0_bw="32">
<![CDATA[
.split14.1_ifconv:22 %zext_ln595_1 = zext i32 %sext_ln591_1

]]></Node>
<StgValue><ssdm name="zext_ln595_1"/></StgValue>
</operation>

<operation id="243" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594_1" val="1"/>
<literal name="and_ln590" val="1"/>
<literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split14.1_ifconv:23 %ashr_ln595_1 = ashr i54 %select_ln579_1, i54 %zext_ln595_1

]]></Node>
<StgValue><ssdm name="ashr_ln595_1"/></StgValue>
</operation>

<operation id="244" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594_1" val="1"/>
<literal name="and_ln590" val="1"/>
<literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="30" op_0_bw="54">
<![CDATA[
.split14.1_ifconv:24 %trunc_ln595_1 = trunc i54 %ashr_ln595_1

]]></Node>
<StgValue><ssdm name="trunc_ln595_1"/></StgValue>
</operation>

<operation id="245" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594_1" val="0"/>
<literal name="and_ln590" val="1"/>
<literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split14.1_ifconv:25 %tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %output_signal_load_1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="246" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594_1" val="0"/>
<literal name="and_ln590" val="1"/>
<literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
.split14.1_ifconv:26 %select_ln597_1 = select i1 %tmp_30, i30 1073741823, i30 0

]]></Node>
<StgValue><ssdm name="select_ln597_1"/></StgValue>
</operation>

<operation id="247" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln590" val="1"/>
<literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
.split14.1_ifconv:27 %select_ln594_1 = select i1 %icmp_ln594_1, i30 %trunc_ln595_1, i30 %select_ln597_1

]]></Node>
<StgValue><ssdm name="select_ln594_1"/></StgValue>
</operation>

<operation id="248" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
.split14.1_ifconv:38 %select_ln590_8 = select i1 %and_ln590, i30 %select_ln594_1, i30 %select_ln591

]]></Node>
<StgValue><ssdm name="select_ln590_8"/></StgValue>
</operation>

<operation id="249" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
.split14.1_ifconv:39 %select_ln580 = select i1 %icmp_ln580_1, i30 0, i30 %select_ln590_8

]]></Node>
<StgValue><ssdm name="select_ln580"/></StgValue>
</operation>

<operation id="250" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split14.1_ifconv:42 %icmp_ln1547_1 = icmp_sgt  i30 %tmp_2, i30 %select_ln580

]]></Node>
<StgValue><ssdm name="icmp_ln1547_1"/></StgValue>
</operation>

<operation id="251" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv24:0 %icmp_ln988_1 = icmp_eq  i30 %tmp_2, i30 0

]]></Node>
<StgValue><ssdm name="icmp_ln988_1"/></StgValue>
</operation>

<operation id="252" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
_ifconv24:1 %tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %tmp_2, i32 29

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="253" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv24:2 %sub_ln992_1 = sub i30 0, i30 %tmp_2

]]></Node>
<StgValue><ssdm name="sub_ln992_1"/></StgValue>
</operation>

<operation id="254" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ifconv24:3 %select_ln991_1 = select i1 %tmp_31, i30 %sub_ln992_1, i30 %tmp_2

]]></Node>
<StgValue><ssdm name="select_ln991_1"/></StgValue>
</operation>

<operation id="255" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="30" op_0_bw="30" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv24:4 %p_Result_8_1 = partselect i30 @llvm.part.select.i30, i30 %select_ln991_1, i32 29, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_8_1"/></StgValue>
</operation>

<operation id="256" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
_ifconv24:5 %p_Result_24_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 3, i30 %p_Result_8_1

]]></Node>
<StgValue><ssdm name="p_Result_24_1"/></StgValue>
</operation>

<operation id="257" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv24:6 %l_1 = cttz i32 @llvm.cttz.i32, i32 %p_Result_24_1, i1 1

]]></Node>
<StgValue><ssdm name="l_1"/></StgValue>
</operation>

<operation id="258" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:7 %sub_ln997_1 = sub i32 30, i32 %l_1

]]></Node>
<StgValue><ssdm name="sub_ln997_1"/></StgValue>
</operation>

<operation id="259" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="30" op_0_bw="32">
<![CDATA[
_ifconv24:8 %trunc_ln997_1 = trunc i32 %sub_ln997_1

]]></Node>
<StgValue><ssdm name="trunc_ln997_1"/></StgValue>
</operation>

<operation id="260" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="5" op_0_bw="32">
<![CDATA[
_ifconv24:12 %trunc_ln1000_1 = trunc i32 %sub_ln997_1

]]></Node>
<StgValue><ssdm name="trunc_ln1000_1"/></StgValue>
</operation>

<operation id="261" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="32">
<![CDATA[
_ifconv24:40 %trunc_ln996_1 = trunc i32 %l_1

]]></Node>
<StgValue><ssdm name="trunc_ln996_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="262" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split14.1_ifconv:43 %br_ln62 = br i1 %icmp_ln1547_1, void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.1_ifconv, void %_ifconv24

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="263" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547_1" val="1"/>
<literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:9 %add_ln997_1 = add i32 %sub_ln997_1, i32 4294967272

]]></Node>
<StgValue><ssdm name="add_ln997_1"/></StgValue>
</operation>

<operation id="264" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547_1" val="1"/>
<literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv24:10 %tmp_32 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln997_1, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="265" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547_1" val="1"/>
<literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv24:11 %icmp_ln999_1 = icmp_sgt  i31 %tmp_32, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln999_1"/></StgValue>
</operation>

<operation id="266" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547_1" val="1"/>
<literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv24:13 %sub_ln1000_1 = sub i5 23, i5 %trunc_ln1000_1

]]></Node>
<StgValue><ssdm name="sub_ln1000_1"/></StgValue>
</operation>

<operation id="267" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547_1" val="1"/>
<literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="30" op_0_bw="5">
<![CDATA[
_ifconv24:14 %zext_ln1000_1 = zext i5 %sub_ln1000_1

]]></Node>
<StgValue><ssdm name="zext_ln1000_1"/></StgValue>
</operation>

<operation id="268" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547_1" val="1"/>
<literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv24:15 %lshr_ln1000_1 = lshr i30 1073741823, i30 %zext_ln1000_1

]]></Node>
<StgValue><ssdm name="lshr_ln1000_1"/></StgValue>
</operation>

<operation id="269" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547_1" val="1"/>
<literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv24:16 %and_ln1000_1 = and i30 %select_ln991_1, i30 %lshr_ln1000_1

]]></Node>
<StgValue><ssdm name="and_ln1000_1"/></StgValue>
</operation>

<operation id="270" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547_1" val="1"/>
<literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv24:17 %icmp_ln1000_1 = icmp_ne  i30 %and_ln1000_1, i30 0

]]></Node>
<StgValue><ssdm name="icmp_ln1000_1"/></StgValue>
</operation>

<operation id="271" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547_1" val="1"/>
<literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv24:18 %tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln997_1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="272" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547_1" val="1"/>
<literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:19 %xor_ln1002_1 = xor i1 %tmp_33, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1002_1"/></StgValue>
</operation>

<operation id="273" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547_1" val="1"/>
<literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:20 %and_ln999_1 = and i1 %icmp_ln999_1, i1 %icmp_ln1000_1

]]></Node>
<StgValue><ssdm name="and_ln999_1"/></StgValue>
</operation>

<operation id="274" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547_1" val="1"/>
<literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv24:21 %add_ln1002_1 = add i30 %trunc_ln997_1, i30 1073741800

]]></Node>
<StgValue><ssdm name="add_ln1002_1"/></StgValue>
</operation>

<operation id="275" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547_1" val="1"/>
<literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ifconv24:22 %p_Result_15_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i30, i30 %select_ln991_1, i30 %add_ln1002_1

]]></Node>
<StgValue><ssdm name="p_Result_15_1"/></StgValue>
</operation>

<operation id="276" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547_1" val="1"/>
<literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:23 %or_ln1002_1 = or i1 %p_Result_15_1, i1 %and_ln999_1

]]></Node>
<StgValue><ssdm name="or_ln1002_1"/></StgValue>
</operation>

<operation id="277" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547_1" val="1"/>
<literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:25 %icmp_ln1011_1 = icmp_sgt  i32 %add_ln997_1, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1011_1"/></StgValue>
</operation>

<operation id="278" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547_1" val="1"/>
<literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:32 %tobool34_i_i283_1 = and i1 %or_ln1002_1, i1 %xor_ln1002_1

]]></Node>
<StgValue><ssdm name="tobool34_i_i283_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="279" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_1" val="1"/>
<literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="30">
<![CDATA[
_ifconv24:24 %zext_ln1010_1 = zext i30 %select_ln991_1

]]></Node>
<StgValue><ssdm name="zext_ln1010_1"/></StgValue>
</operation>

<operation id="280" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_1" val="1"/>
<literal name="icmp_ln1011_1" val="1"/>
<literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:26 %add_ln1011_1 = add i32 %sub_ln997_1, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln1011_1"/></StgValue>
</operation>

<operation id="281" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_1" val="1"/>
<literal name="icmp_ln1011_1" val="1"/>
<literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="32">
<![CDATA[
_ifconv24:27 %zext_ln1011_1 = zext i32 %add_ln1011_1

]]></Node>
<StgValue><ssdm name="zext_ln1011_1"/></StgValue>
</operation>

<operation id="282" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_1" val="1"/>
<literal name="icmp_ln1011_1" val="1"/>
<literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv24:28 %lshr_ln1011_1 = lshr i64 %zext_ln1010_1, i64 %zext_ln1011_1

]]></Node>
<StgValue><ssdm name="lshr_ln1011_1"/></StgValue>
</operation>

<operation id="283" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_1" val="1"/>
<literal name="icmp_ln1011_1" val="0"/>
<literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:29 %sub_ln1012_1 = sub i32 25, i32 %sub_ln997_1

]]></Node>
<StgValue><ssdm name="sub_ln1012_1"/></StgValue>
</operation>

<operation id="284" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_1" val="1"/>
<literal name="icmp_ln1011_1" val="0"/>
<literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="32">
<![CDATA[
_ifconv24:30 %zext_ln1012_1 = zext i32 %sub_ln1012_1

]]></Node>
<StgValue><ssdm name="zext_ln1012_1"/></StgValue>
</operation>

<operation id="285" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_1" val="1"/>
<literal name="icmp_ln1011_1" val="0"/>
<literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv24:31 %shl_ln1012_1 = shl i64 %zext_ln1010_1, i64 %zext_ln1012_1

]]></Node>
<StgValue><ssdm name="shl_ln1012_1"/></StgValue>
</operation>

<operation id="286" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_1" val="1"/>
<literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv24:33 %m_1_1 = select i1 %icmp_ln1011_1, i64 %lshr_ln1011_1, i64 %shl_ln1012_1

]]></Node>
<StgValue><ssdm name="m_1_1"/></StgValue>
</operation>

<operation id="287" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_1" val="1"/>
<literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="1">
<![CDATA[
_ifconv24:34 %zext_ln1014_1 = zext i1 %tobool34_i_i283_1

]]></Node>
<StgValue><ssdm name="zext_ln1014_1"/></StgValue>
</operation>

<operation id="288" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_1" val="1"/>
<literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv24:35 %add_ln1014_1 = add i64 %m_1_1, i64 %zext_ln1014_1

]]></Node>
<StgValue><ssdm name="add_ln1014_1"/></StgValue>
</operation>

<operation id="289" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_1" val="1"/>
<literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv24:36 %lshr_ln1015_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln1014_1, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln1015_1"/></StgValue>
</operation>

<operation id="290" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_1" val="1"/>
<literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv24:38 %tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln1014_1, i32 25

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="291" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_1" val="1"/>
<literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="63">
<![CDATA[
_ifconv24:37 %zext_ln1015_1 = zext i63 %lshr_ln1015_1

]]></Node>
<StgValue><ssdm name="zext_ln1015_1"/></StgValue>
</operation>

<operation id="292" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_1" val="1"/>
<literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv24:39 %select_ln996_1 = select i1 %tmp_34, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln996_1"/></StgValue>
</operation>

<operation id="293" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_1" val="1"/>
<literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv24:41 %sub_ln1017_1 = sub i8 8, i8 %trunc_ln996_1

]]></Node>
<StgValue><ssdm name="sub_ln1017_1"/></StgValue>
</operation>

<operation id="294" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_1" val="1"/>
<literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv24:42 %add_ln1017_1 = add i8 %sub_ln1017_1, i8 %select_ln996_1

]]></Node>
<StgValue><ssdm name="add_ln1017_1"/></StgValue>
</operation>

<operation id="295" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_1" val="1"/>
<literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv24:43 %tmp_6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_31, i8 %add_ln1017_1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="296" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_1" val="1"/>
<literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv24:44 %p_Result_26_1 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1015_1, i9 %tmp_6, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_26_1"/></StgValue>
</operation>

<operation id="297" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_1" val="1"/>
<literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="64">
<![CDATA[
_ifconv24:45 %trunc_ln750_1 = trunc i64 %p_Result_26_1

]]></Node>
<StgValue><ssdm name="trunc_ln750_1"/></StgValue>
</operation>

<operation id="298" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv24:46 %select_ln988_1 = select i1 %icmp_ln988_1, i32 0, i32 %trunc_ln750_1

]]></Node>
<StgValue><ssdm name="select_ln988_1"/></StgValue>
</operation>

<operation id="299" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
_ifconv24:47 %write_ln63 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %output_signal, i32 %select_ln988_1

]]></Node>
<StgValue><ssdm name="write_ln63"/></StgValue>
</operation>

<operation id="300" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
_ifconv24:48 %br_ln65 = br void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="301" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.1_ifconv:0 %output_signal_load_2 = phi i32 %select_ln988_1, void %_ifconv24, i32 %output_signal_load_1, void %.split14.1_ifconv

]]></Node>
<StgValue><ssdm name="output_signal_load_2"/></StgValue>
</operation>

<operation id="302" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.1_ifconv:1 %bitcast_ln62_2 = bitcast i32 %output_signal_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln62_2"/></StgValue>
</operation>

<operation id="303" st_id="17" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.1_ifconv:2 %d_1_2 = fpext i32 %bitcast_ln62_2

]]></Node>
<StgValue><ssdm name="d_1_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="304" st_id="18" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.1_ifconv:2 %d_1_2 = fpext i32 %bitcast_ln62_2

]]></Node>
<StgValue><ssdm name="d_1_2"/></StgValue>
</operation>

<operation id="305" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.1_ifconv:3 %bitcast_ln709_2 = bitcast i64 %d_1_2

]]></Node>
<StgValue><ssdm name="bitcast_ln709_2"/></StgValue>
</operation>

<operation id="306" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="63" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.1_ifconv:4 %trunc_ln566_2 = trunc i64 %bitcast_ln709_2

]]></Node>
<StgValue><ssdm name="trunc_ln566_2"/></StgValue>
</operation>

<operation id="307" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.1_ifconv:5 %tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln709_2, i32 63

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="308" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.1_ifconv:6 %p_Result_4_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln709_2, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="p_Result_4_2"/></StgValue>
</operation>

<operation id="309" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="52" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.1_ifconv:8 %trunc_ln574_2 = trunc i64 %bitcast_ln709_2

]]></Node>
<StgValue><ssdm name="trunc_ln574_2"/></StgValue>
</operation>

<operation id="310" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.1_ifconv:13 %icmp_ln580_2 = icmp_eq  i63 %trunc_ln566_2, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln580_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="311" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="12" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.1_ifconv:7 %zext_ln494_2 = zext i11 %p_Result_4_2

]]></Node>
<StgValue><ssdm name="zext_ln494_2"/></StgValue>
</operation>

<operation id="312" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.1_ifconv:9 %tmp_7 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_2

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="313" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="54" op_0_bw="53">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.1_ifconv:10 %zext_ln578_2 = zext i53 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln578_2"/></StgValue>
</operation>

<operation id="314" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="tmp_35" val="1"/>
<literal name="icmp_ln580_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.1_ifconv:11 %sub_ln494_2 = sub i54 0, i54 %zext_ln578_2

]]></Node>
<StgValue><ssdm name="sub_ln494_2"/></StgValue>
</operation>

<operation id="315" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.1_ifconv:12 %select_ln579_2 = select i1 %tmp_35, i54 %sub_ln494_2, i54 %zext_ln578_2

]]></Node>
<StgValue><ssdm name="select_ln579_2"/></StgValue>
</operation>

<operation id="316" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.1_ifconv:14 %sub_ln584_2 = sub i12 1075, i12 %zext_ln494_2

]]></Node>
<StgValue><ssdm name="sub_ln584_2"/></StgValue>
</operation>

<operation id="317" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.1_ifconv:15 %icmp_ln590_2 = icmp_sgt  i12 %sub_ln584_2, i12 22

]]></Node>
<StgValue><ssdm name="icmp_ln590_2"/></StgValue>
</operation>

<operation id="318" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.1_ifconv:16 %add_ln590_2 = add i12 %sub_ln584_2, i12 4074

]]></Node>
<StgValue><ssdm name="add_ln590_2"/></StgValue>
</operation>

<operation id="319" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.1_ifconv:17 %sub_ln590_2 = sub i12 22, i12 %sub_ln584_2

]]></Node>
<StgValue><ssdm name="sub_ln590_2"/></StgValue>
</operation>

<operation id="320" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.1_ifconv:18 %select_ln590_2 = select i1 %icmp_ln590_2, i12 %add_ln590_2, i12 %sub_ln590_2

]]></Node>
<StgValue><ssdm name="select_ln590_2"/></StgValue>
</operation>

<operation id="321" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.1_ifconv:20 %icmp_ln591_2 = icmp_eq  i12 %sub_ln584_2, i12 22

]]></Node>
<StgValue><ssdm name="icmp_ln591_2"/></StgValue>
</operation>

<operation id="322" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="30" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.1_ifconv:21 %trunc_ln592_2 = trunc i54 %select_ln579_2

]]></Node>
<StgValue><ssdm name="trunc_ln592_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="323" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.1_ifconv:19 %sext_ln591_2 = sext i12 %select_ln590_2

]]></Node>
<StgValue><ssdm name="sext_ln591_2"/></StgValue>
</operation>

<operation id="324" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.1_ifconv:22 %icmp_ln594_2 = icmp_ult  i12 %select_ln590_2, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln594_2"/></StgValue>
</operation>

<operation id="325" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.1_ifconv:29 %icmp_ln612_2 = icmp_ult  i12 %select_ln590_2, i12 30

]]></Node>
<StgValue><ssdm name="icmp_ln612_2"/></StgValue>
</operation>

<operation id="326" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="30" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.1_ifconv:30 %sext_ln591_2cast = trunc i32 %sext_ln591_2

]]></Node>
<StgValue><ssdm name="sext_ln591_2cast"/></StgValue>
</operation>

<operation id="327" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.1_ifconv:31 %shl_ln613_2 = shl i30 %trunc_ln592_2, i30 %sext_ln591_2cast

]]></Node>
<StgValue><ssdm name="shl_ln613_2"/></StgValue>
</operation>

<operation id="328" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.1_ifconv:32 %select_ln612_2 = select i1 %icmp_ln612_2, i30 %shl_ln613_2, i30 0

]]></Node>
<StgValue><ssdm name="select_ln612_2"/></StgValue>
</operation>

<operation id="329" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.1_ifconv:33 %xor_ln580_1 = xor i1 %icmp_ln580_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln580_1"/></StgValue>
</operation>

<operation id="330" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.1_ifconv:34 %and_ln591_1 = and i1 %icmp_ln591_2, i1 %xor_ln580_1

]]></Node>
<StgValue><ssdm name="and_ln591_1"/></StgValue>
</operation>

<operation id="331" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.1_ifconv:35 %select_ln591_1 = select i1 %and_ln591_1, i30 %trunc_ln592_2, i30 %select_ln612_2

]]></Node>
<StgValue><ssdm name="select_ln591_1"/></StgValue>
</operation>

<operation id="332" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.1_ifconv:36 %or_ln591_1 = or i1 %icmp_ln580_2, i1 %icmp_ln591_2

]]></Node>
<StgValue><ssdm name="or_ln591_1"/></StgValue>
</operation>

<operation id="333" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.1_ifconv:37 %xor_ln591_1 = xor i1 %or_ln591_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln591_1"/></StgValue>
</operation>

<operation id="334" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.1_ifconv:38 %and_ln590_1 = and i1 %icmp_ln590_2, i1 %xor_ln591_1

]]></Node>
<StgValue><ssdm name="and_ln590_1"/></StgValue>
</operation>

<operation id="335" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.1_ifconv:41 %or_ln1547 = or i6 %trunc_ln1547, i6 2

]]></Node>
<StgValue><ssdm name="or_ln1547"/></StgValue>
</operation>

<operation id="336" st_id="20" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="30" op_0_bw="30" op_1_bw="30" op_2_bw="30" op_3_bw="30" op_4_bw="30" op_5_bw="30" op_6_bw="30" op_7_bw="30" op_8_bw="30" op_9_bw="30" op_10_bw="30" op_11_bw="30" op_12_bw="30" op_13_bw="30" op_14_bw="30" op_15_bw="30" op_16_bw="30" op_17_bw="30" op_18_bw="30" op_19_bw="30" op_20_bw="30" op_21_bw="30" op_22_bw="30" op_23_bw="30" op_24_bw="30" op_25_bw="30" op_26_bw="30" op_27_bw="30" op_28_bw="30" op_29_bw="30" op_30_bw="30" op_31_bw="30" op_32_bw="30" op_33_bw="30" op_34_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.1_ifconv:42 %tmp_5 = mux i30 @_ssdm_op_Mux.ap_auto.33i30.i6, i30 %acc_V_0_3_reload_read, i30 %acc_V_1_3_reload_read, i30 %acc_V_2_3_reload_read, i30 %acc_V_3_3_reload_read, i30 %acc_V_4_3_reload_read, i30 %acc_V_5_3_reload_read, i30 %acc_V_6_3_reload_read, i30 %acc_V_7_3_reload_read, i30 %acc_V_8_3_reload_read, i30 %acc_V_9_3_reload_read, i30 %acc_V_10_3_reload_read, i30 %acc_V_11_3_reload_read, i30 %acc_V_12_3_reload_read, i30 %acc_V_13_3_reload_read, i30 %acc_V_14_3_reload_read, i30 %acc_V_15_3_reload_read, i30 %acc_V_16_3_reload_read, i30 %acc_V_17_3_reload_read, i30 %acc_V_18_3_reload_read, i30 %acc_V_19_3_reload_read, i30 %acc_V_20_3_reload_read, i30 %acc_V_21_3_reload_read, i30 %acc_V_22_3_reload_read, i30 %acc_V_23_3_reload_read, i30 %acc_V_24_3_reload_read, i30 %acc_V_25_3_reload_read, i30 %acc_V_26_3_reload_read, i30 %acc_V_27_3_reload_read, i30 %acc_V_28_3_reload_read, i30 %acc_V_29_3_reload_read, i30 %acc_V_30_3_reload_read, i30 %acc_V_31_3_reload_read, i30 %acc_V_32_3_reload_read, i6 %or_ln1547

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="337" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln594_2" val="1"/>
<literal name="and_ln590_1" val="1"/>
<literal name="icmp_ln580_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="54" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.1_ifconv:23 %zext_ln595_2 = zext i32 %sext_ln591_2

]]></Node>
<StgValue><ssdm name="zext_ln595_2"/></StgValue>
</operation>

<operation id="338" st_id="21" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln594_2" val="1"/>
<literal name="and_ln590_1" val="1"/>
<literal name="icmp_ln580_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.1_ifconv:24 %ashr_ln595_2 = ashr i54 %select_ln579_2, i54 %zext_ln595_2

]]></Node>
<StgValue><ssdm name="ashr_ln595_2"/></StgValue>
</operation>

<operation id="339" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln594_2" val="1"/>
<literal name="and_ln590_1" val="1"/>
<literal name="icmp_ln580_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="30" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.1_ifconv:25 %trunc_ln595_2 = trunc i54 %ashr_ln595_2

]]></Node>
<StgValue><ssdm name="trunc_ln595_2"/></StgValue>
</operation>

<operation id="340" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln594_2" val="0"/>
<literal name="and_ln590_1" val="1"/>
<literal name="icmp_ln580_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.1_ifconv:26 %tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %output_signal_load_2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="341" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln594_2" val="0"/>
<literal name="and_ln590_1" val="1"/>
<literal name="icmp_ln580_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.1_ifconv:27 %select_ln597_2 = select i1 %tmp_36, i30 1073741823, i30 0

]]></Node>
<StgValue><ssdm name="select_ln597_2"/></StgValue>
</operation>

<operation id="342" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="and_ln590_1" val="1"/>
<literal name="icmp_ln580_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.1_ifconv:28 %select_ln594_2 = select i1 %icmp_ln594_2, i30 %trunc_ln595_2, i30 %select_ln597_2

]]></Node>
<StgValue><ssdm name="select_ln594_2"/></StgValue>
</operation>

<operation id="343" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.1_ifconv:39 %select_ln590_9 = select i1 %and_ln590_1, i30 %select_ln594_2, i30 %select_ln591_1

]]></Node>
<StgValue><ssdm name="select_ln590_9"/></StgValue>
</operation>

<operation id="344" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.1_ifconv:40 %select_ln580_1 = select i1 %icmp_ln580_2, i30 0, i30 %select_ln590_9

]]></Node>
<StgValue><ssdm name="select_ln580_1"/></StgValue>
</operation>

<operation id="345" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.1_ifconv:43 %icmp_ln1547_2 = icmp_sgt  i30 %tmp_5, i30 %select_ln580_1

]]></Node>
<StgValue><ssdm name="icmp_ln1547_2"/></StgValue>
</operation>

<operation id="346" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv50:0 %icmp_ln988_2 = icmp_eq  i30 %tmp_5, i30 0

]]></Node>
<StgValue><ssdm name="icmp_ln988_2"/></StgValue>
</operation>

<operation id="347" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
_ifconv50:1 %tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %tmp_5, i32 29

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="348" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv50:2 %sub_ln992_2 = sub i30 0, i30 %tmp_5

]]></Node>
<StgValue><ssdm name="sub_ln992_2"/></StgValue>
</operation>

<operation id="349" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ifconv50:3 %select_ln991_2 = select i1 %tmp_37, i30 %sub_ln992_2, i30 %tmp_5

]]></Node>
<StgValue><ssdm name="select_ln991_2"/></StgValue>
</operation>

<operation id="350" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="30" op_0_bw="30" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv50:4 %p_Result_8_2 = partselect i30 @llvm.part.select.i30, i30 %select_ln991_2, i32 29, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_8_2"/></StgValue>
</operation>

<operation id="351" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
_ifconv50:5 %p_Result_24_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 3, i30 %p_Result_8_2

]]></Node>
<StgValue><ssdm name="p_Result_24_2"/></StgValue>
</operation>

<operation id="352" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv50:6 %l_2 = cttz i32 @llvm.cttz.i32, i32 %p_Result_24_2, i1 1

]]></Node>
<StgValue><ssdm name="l_2"/></StgValue>
</operation>

<operation id="353" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv50:7 %sub_ln997_2 = sub i32 30, i32 %l_2

]]></Node>
<StgValue><ssdm name="sub_ln997_2"/></StgValue>
</operation>

<operation id="354" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="30" op_0_bw="32">
<![CDATA[
_ifconv50:8 %trunc_ln997_2 = trunc i32 %sub_ln997_2

]]></Node>
<StgValue><ssdm name="trunc_ln997_2"/></StgValue>
</operation>

<operation id="355" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="5" op_0_bw="32">
<![CDATA[
_ifconv50:12 %trunc_ln1000_2 = trunc i32 %sub_ln997_2

]]></Node>
<StgValue><ssdm name="trunc_ln1000_2"/></StgValue>
</operation>

<operation id="356" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="32">
<![CDATA[
_ifconv50:40 %trunc_ln996_2 = trunc i32 %l_2

]]></Node>
<StgValue><ssdm name="trunc_ln996_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="357" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.1_ifconv:44 %br_ln62 = br i1 %icmp_ln1547_2, void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.2_ifconv, void %_ifconv50

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="358" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_2" val="1"/>
<literal name="icmp_ln988_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv50:9 %add_ln997_2 = add i32 %sub_ln997_2, i32 4294967272

]]></Node>
<StgValue><ssdm name="add_ln997_2"/></StgValue>
</operation>

<operation id="359" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_2" val="1"/>
<literal name="icmp_ln988_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv50:10 %tmp_38 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln997_2, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="360" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_2" val="1"/>
<literal name="icmp_ln988_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv50:11 %icmp_ln999_2 = icmp_sgt  i31 %tmp_38, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln999_2"/></StgValue>
</operation>

<operation id="361" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_2" val="1"/>
<literal name="icmp_ln988_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv50:13 %sub_ln1000_2 = sub i5 23, i5 %trunc_ln1000_2

]]></Node>
<StgValue><ssdm name="sub_ln1000_2"/></StgValue>
</operation>

<operation id="362" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_2" val="1"/>
<literal name="icmp_ln988_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="30" op_0_bw="5">
<![CDATA[
_ifconv50:14 %zext_ln1000_2 = zext i5 %sub_ln1000_2

]]></Node>
<StgValue><ssdm name="zext_ln1000_2"/></StgValue>
</operation>

<operation id="363" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_2" val="1"/>
<literal name="icmp_ln988_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv50:15 %lshr_ln1000_2 = lshr i30 1073741823, i30 %zext_ln1000_2

]]></Node>
<StgValue><ssdm name="lshr_ln1000_2"/></StgValue>
</operation>

<operation id="364" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_2" val="1"/>
<literal name="icmp_ln988_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv50:16 %and_ln1000_2 = and i30 %select_ln991_2, i30 %lshr_ln1000_2

]]></Node>
<StgValue><ssdm name="and_ln1000_2"/></StgValue>
</operation>

<operation id="365" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_2" val="1"/>
<literal name="icmp_ln988_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv50:17 %icmp_ln1000_2 = icmp_ne  i30 %and_ln1000_2, i30 0

]]></Node>
<StgValue><ssdm name="icmp_ln1000_2"/></StgValue>
</operation>

<operation id="366" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_2" val="1"/>
<literal name="icmp_ln988_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv50:18 %tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln997_2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="367" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_2" val="1"/>
<literal name="icmp_ln988_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv50:19 %xor_ln1002_2 = xor i1 %tmp_39, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1002_2"/></StgValue>
</operation>

<operation id="368" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_2" val="1"/>
<literal name="icmp_ln988_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv50:20 %and_ln999_2 = and i1 %icmp_ln999_2, i1 %icmp_ln1000_2

]]></Node>
<StgValue><ssdm name="and_ln999_2"/></StgValue>
</operation>

<operation id="369" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_2" val="1"/>
<literal name="icmp_ln988_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv50:21 %add_ln1002_2 = add i30 %trunc_ln997_2, i30 1073741800

]]></Node>
<StgValue><ssdm name="add_ln1002_2"/></StgValue>
</operation>

<operation id="370" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_2" val="1"/>
<literal name="icmp_ln988_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ifconv50:22 %p_Result_15_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i30, i30 %select_ln991_2, i30 %add_ln1002_2

]]></Node>
<StgValue><ssdm name="p_Result_15_2"/></StgValue>
</operation>

<operation id="371" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_2" val="1"/>
<literal name="icmp_ln988_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv50:23 %or_ln1002_2 = or i1 %p_Result_15_2, i1 %and_ln999_2

]]></Node>
<StgValue><ssdm name="or_ln1002_2"/></StgValue>
</operation>

<operation id="372" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_2" val="1"/>
<literal name="icmp_ln988_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv50:25 %icmp_ln1011_2 = icmp_sgt  i32 %add_ln997_2, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1011_2"/></StgValue>
</operation>

<operation id="373" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_2" val="1"/>
<literal name="icmp_ln988_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv50:32 %tobool34_i_i283_2 = and i1 %or_ln1002_2, i1 %xor_ln1002_2

]]></Node>
<StgValue><ssdm name="tobool34_i_i283_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="374" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_2" val="1"/>
<literal name="icmp_ln988_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="30">
<![CDATA[
_ifconv50:24 %zext_ln1010_2 = zext i30 %select_ln991_2

]]></Node>
<StgValue><ssdm name="zext_ln1010_2"/></StgValue>
</operation>

<operation id="375" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_2" val="1"/>
<literal name="icmp_ln1011_2" val="1"/>
<literal name="icmp_ln988_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv50:26 %add_ln1011_2 = add i32 %sub_ln997_2, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln1011_2"/></StgValue>
</operation>

<operation id="376" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_2" val="1"/>
<literal name="icmp_ln1011_2" val="1"/>
<literal name="icmp_ln988_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="32">
<![CDATA[
_ifconv50:27 %zext_ln1011_2 = zext i32 %add_ln1011_2

]]></Node>
<StgValue><ssdm name="zext_ln1011_2"/></StgValue>
</operation>

<operation id="377" st_id="23" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_2" val="1"/>
<literal name="icmp_ln1011_2" val="1"/>
<literal name="icmp_ln988_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv50:28 %lshr_ln1011_2 = lshr i64 %zext_ln1010_2, i64 %zext_ln1011_2

]]></Node>
<StgValue><ssdm name="lshr_ln1011_2"/></StgValue>
</operation>

<operation id="378" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_2" val="1"/>
<literal name="icmp_ln1011_2" val="0"/>
<literal name="icmp_ln988_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv50:29 %sub_ln1012_2 = sub i32 25, i32 %sub_ln997_2

]]></Node>
<StgValue><ssdm name="sub_ln1012_2"/></StgValue>
</operation>

<operation id="379" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_2" val="1"/>
<literal name="icmp_ln1011_2" val="0"/>
<literal name="icmp_ln988_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="32">
<![CDATA[
_ifconv50:30 %zext_ln1012_2 = zext i32 %sub_ln1012_2

]]></Node>
<StgValue><ssdm name="zext_ln1012_2"/></StgValue>
</operation>

<operation id="380" st_id="23" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_2" val="1"/>
<literal name="icmp_ln1011_2" val="0"/>
<literal name="icmp_ln988_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv50:31 %shl_ln1012_2 = shl i64 %zext_ln1010_2, i64 %zext_ln1012_2

]]></Node>
<StgValue><ssdm name="shl_ln1012_2"/></StgValue>
</operation>

<operation id="381" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_2" val="1"/>
<literal name="icmp_ln988_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv50:33 %m_1_2 = select i1 %icmp_ln1011_2, i64 %lshr_ln1011_2, i64 %shl_ln1012_2

]]></Node>
<StgValue><ssdm name="m_1_2"/></StgValue>
</operation>

<operation id="382" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_2" val="1"/>
<literal name="icmp_ln988_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="1">
<![CDATA[
_ifconv50:34 %zext_ln1014_2 = zext i1 %tobool34_i_i283_2

]]></Node>
<StgValue><ssdm name="zext_ln1014_2"/></StgValue>
</operation>

<operation id="383" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_2" val="1"/>
<literal name="icmp_ln988_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv50:35 %add_ln1014_2 = add i64 %m_1_2, i64 %zext_ln1014_2

]]></Node>
<StgValue><ssdm name="add_ln1014_2"/></StgValue>
</operation>

<operation id="384" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_2" val="1"/>
<literal name="icmp_ln988_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv50:36 %lshr_ln1015_2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln1014_2, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln1015_2"/></StgValue>
</operation>

<operation id="385" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_2" val="1"/>
<literal name="icmp_ln988_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv50:38 %tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln1014_2, i32 25

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="386" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_2" val="1"/>
<literal name="icmp_ln988_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="63">
<![CDATA[
_ifconv50:37 %zext_ln1015_2 = zext i63 %lshr_ln1015_2

]]></Node>
<StgValue><ssdm name="zext_ln1015_2"/></StgValue>
</operation>

<operation id="387" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_2" val="1"/>
<literal name="icmp_ln988_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv50:39 %select_ln996_2 = select i1 %tmp_40, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln996_2"/></StgValue>
</operation>

<operation id="388" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_2" val="1"/>
<literal name="icmp_ln988_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv50:41 %sub_ln1017_2 = sub i8 8, i8 %trunc_ln996_2

]]></Node>
<StgValue><ssdm name="sub_ln1017_2"/></StgValue>
</operation>

<operation id="389" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_2" val="1"/>
<literal name="icmp_ln988_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv50:42 %add_ln1017_2 = add i8 %sub_ln1017_2, i8 %select_ln996_2

]]></Node>
<StgValue><ssdm name="add_ln1017_2"/></StgValue>
</operation>

<operation id="390" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_2" val="1"/>
<literal name="icmp_ln988_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv50:43 %tmp_9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_37, i8 %add_ln1017_2

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="391" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_2" val="1"/>
<literal name="icmp_ln988_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv50:44 %p_Result_26_2 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1015_2, i9 %tmp_9, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_26_2"/></StgValue>
</operation>

<operation id="392" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_2" val="1"/>
<literal name="icmp_ln988_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="64">
<![CDATA[
_ifconv50:45 %trunc_ln750_2 = trunc i64 %p_Result_26_2

]]></Node>
<StgValue><ssdm name="trunc_ln750_2"/></StgValue>
</operation>

<operation id="393" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv50:46 %select_ln988_2 = select i1 %icmp_ln988_2, i32 0, i32 %trunc_ln750_2

]]></Node>
<StgValue><ssdm name="select_ln988_2"/></StgValue>
</operation>

<operation id="394" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
_ifconv50:47 %write_ln63 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %output_signal, i32 %select_ln988_2

]]></Node>
<StgValue><ssdm name="write_ln63"/></StgValue>
</operation>

<operation id="395" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0">
<![CDATA[
_ifconv50:48 %br_ln65 = br void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="396" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.2_ifconv:0 %output_signal_load_3 = phi i32 %select_ln988_2, void %_ifconv50, i32 %output_signal_load_2, void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.1_ifconv

]]></Node>
<StgValue><ssdm name="output_signal_load_3"/></StgValue>
</operation>

<operation id="397" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.2_ifconv:1 %bitcast_ln62_3 = bitcast i32 %output_signal_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln62_3"/></StgValue>
</operation>

<operation id="398" st_id="25" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.2_ifconv:2 %d_1_3 = fpext i32 %bitcast_ln62_3

]]></Node>
<StgValue><ssdm name="d_1_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="399" st_id="26" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.2_ifconv:2 %d_1_3 = fpext i32 %bitcast_ln62_3

]]></Node>
<StgValue><ssdm name="d_1_3"/></StgValue>
</operation>

<operation id="400" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.2_ifconv:3 %bitcast_ln709_3 = bitcast i64 %d_1_3

]]></Node>
<StgValue><ssdm name="bitcast_ln709_3"/></StgValue>
</operation>

<operation id="401" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="63" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.2_ifconv:4 %trunc_ln566_3 = trunc i64 %bitcast_ln709_3

]]></Node>
<StgValue><ssdm name="trunc_ln566_3"/></StgValue>
</operation>

<operation id="402" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.2_ifconv:5 %tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln709_3, i32 63

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="403" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.2_ifconv:6 %p_Result_4_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln709_3, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="p_Result_4_3"/></StgValue>
</operation>

<operation id="404" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="52" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.2_ifconv:8 %trunc_ln574_3 = trunc i64 %bitcast_ln709_3

]]></Node>
<StgValue><ssdm name="trunc_ln574_3"/></StgValue>
</operation>

<operation id="405" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.2_ifconv:13 %icmp_ln580_3 = icmp_eq  i63 %trunc_ln566_3, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln580_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="406" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="12" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.2_ifconv:7 %zext_ln494_3 = zext i11 %p_Result_4_3

]]></Node>
<StgValue><ssdm name="zext_ln494_3"/></StgValue>
</operation>

<operation id="407" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.2_ifconv:9 %tmp_s = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_3

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="408" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="54" op_0_bw="53">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.2_ifconv:10 %zext_ln578_3 = zext i53 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln578_3"/></StgValue>
</operation>

<operation id="409" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="tmp_41" val="1"/>
<literal name="icmp_ln580_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.2_ifconv:11 %sub_ln494_3 = sub i54 0, i54 %zext_ln578_3

]]></Node>
<StgValue><ssdm name="sub_ln494_3"/></StgValue>
</operation>

<operation id="410" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.2_ifconv:12 %select_ln579_3 = select i1 %tmp_41, i54 %sub_ln494_3, i54 %zext_ln578_3

]]></Node>
<StgValue><ssdm name="select_ln579_3"/></StgValue>
</operation>

<operation id="411" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.2_ifconv:14 %sub_ln584_3 = sub i12 1075, i12 %zext_ln494_3

]]></Node>
<StgValue><ssdm name="sub_ln584_3"/></StgValue>
</operation>

<operation id="412" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.2_ifconv:15 %icmp_ln590_3 = icmp_sgt  i12 %sub_ln584_3, i12 22

]]></Node>
<StgValue><ssdm name="icmp_ln590_3"/></StgValue>
</operation>

<operation id="413" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.2_ifconv:16 %add_ln590_3 = add i12 %sub_ln584_3, i12 4074

]]></Node>
<StgValue><ssdm name="add_ln590_3"/></StgValue>
</operation>

<operation id="414" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.2_ifconv:17 %sub_ln590_3 = sub i12 22, i12 %sub_ln584_3

]]></Node>
<StgValue><ssdm name="sub_ln590_3"/></StgValue>
</operation>

<operation id="415" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.2_ifconv:18 %select_ln590_3 = select i1 %icmp_ln590_3, i12 %add_ln590_3, i12 %sub_ln590_3

]]></Node>
<StgValue><ssdm name="select_ln590_3"/></StgValue>
</operation>

<operation id="416" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.2_ifconv:20 %icmp_ln591_3 = icmp_eq  i12 %sub_ln584_3, i12 22

]]></Node>
<StgValue><ssdm name="icmp_ln591_3"/></StgValue>
</operation>

<operation id="417" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="30" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.2_ifconv:21 %trunc_ln592_3 = trunc i54 %select_ln579_3

]]></Node>
<StgValue><ssdm name="trunc_ln592_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="418" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.2_ifconv:19 %sext_ln591_3 = sext i12 %select_ln590_3

]]></Node>
<StgValue><ssdm name="sext_ln591_3"/></StgValue>
</operation>

<operation id="419" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.2_ifconv:22 %icmp_ln594_3 = icmp_ult  i12 %select_ln590_3, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln594_3"/></StgValue>
</operation>

<operation id="420" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.2_ifconv:29 %icmp_ln612_3 = icmp_ult  i12 %select_ln590_3, i12 30

]]></Node>
<StgValue><ssdm name="icmp_ln612_3"/></StgValue>
</operation>

<operation id="421" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="30" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.2_ifconv:30 %sext_ln591_3cast = trunc i32 %sext_ln591_3

]]></Node>
<StgValue><ssdm name="sext_ln591_3cast"/></StgValue>
</operation>

<operation id="422" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.2_ifconv:31 %shl_ln613_3 = shl i30 %trunc_ln592_3, i30 %sext_ln591_3cast

]]></Node>
<StgValue><ssdm name="shl_ln613_3"/></StgValue>
</operation>

<operation id="423" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.2_ifconv:32 %select_ln612_3 = select i1 %icmp_ln612_3, i30 %shl_ln613_3, i30 0

]]></Node>
<StgValue><ssdm name="select_ln612_3"/></StgValue>
</operation>

<operation id="424" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.2_ifconv:33 %xor_ln580_2 = xor i1 %icmp_ln580_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln580_2"/></StgValue>
</operation>

<operation id="425" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.2_ifconv:34 %and_ln591_2 = and i1 %icmp_ln591_3, i1 %xor_ln580_2

]]></Node>
<StgValue><ssdm name="and_ln591_2"/></StgValue>
</operation>

<operation id="426" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.2_ifconv:35 %select_ln591_2 = select i1 %and_ln591_2, i30 %trunc_ln592_3, i30 %select_ln612_3

]]></Node>
<StgValue><ssdm name="select_ln591_2"/></StgValue>
</operation>

<operation id="427" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.2_ifconv:36 %or_ln591_2 = or i1 %icmp_ln580_3, i1 %icmp_ln591_3

]]></Node>
<StgValue><ssdm name="or_ln591_2"/></StgValue>
</operation>

<operation id="428" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.2_ifconv:37 %xor_ln591_2 = xor i1 %or_ln591_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln591_2"/></StgValue>
</operation>

<operation id="429" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.2_ifconv:38 %and_ln590_2 = and i1 %icmp_ln590_3, i1 %xor_ln591_2

]]></Node>
<StgValue><ssdm name="and_ln590_2"/></StgValue>
</operation>

<operation id="430" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.2_ifconv:41 %or_ln1547_1 = or i6 %trunc_ln1547, i6 3

]]></Node>
<StgValue><ssdm name="or_ln1547_1"/></StgValue>
</operation>

<operation id="431" st_id="28" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="30" op_0_bw="30" op_1_bw="30" op_2_bw="30" op_3_bw="30" op_4_bw="30" op_5_bw="30" op_6_bw="30" op_7_bw="30" op_8_bw="30" op_9_bw="30" op_10_bw="30" op_11_bw="30" op_12_bw="30" op_13_bw="30" op_14_bw="30" op_15_bw="30" op_16_bw="30" op_17_bw="30" op_18_bw="30" op_19_bw="30" op_20_bw="30" op_21_bw="30" op_22_bw="30" op_23_bw="30" op_24_bw="30" op_25_bw="30" op_26_bw="30" op_27_bw="30" op_28_bw="30" op_29_bw="30" op_30_bw="30" op_31_bw="30" op_32_bw="30" op_33_bw="30" op_34_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.2_ifconv:42 %tmp_8 = mux i30 @_ssdm_op_Mux.ap_auto.33i30.i6, i30 %acc_V_0_3_reload_read, i30 %acc_V_1_3_reload_read, i30 %acc_V_2_3_reload_read, i30 %acc_V_3_3_reload_read, i30 %acc_V_4_3_reload_read, i30 %acc_V_5_3_reload_read, i30 %acc_V_6_3_reload_read, i30 %acc_V_7_3_reload_read, i30 %acc_V_8_3_reload_read, i30 %acc_V_9_3_reload_read, i30 %acc_V_10_3_reload_read, i30 %acc_V_11_3_reload_read, i30 %acc_V_12_3_reload_read, i30 %acc_V_13_3_reload_read, i30 %acc_V_14_3_reload_read, i30 %acc_V_15_3_reload_read, i30 %acc_V_16_3_reload_read, i30 %acc_V_17_3_reload_read, i30 %acc_V_18_3_reload_read, i30 %acc_V_19_3_reload_read, i30 %acc_V_20_3_reload_read, i30 %acc_V_21_3_reload_read, i30 %acc_V_22_3_reload_read, i30 %acc_V_23_3_reload_read, i30 %acc_V_24_3_reload_read, i30 %acc_V_25_3_reload_read, i30 %acc_V_26_3_reload_read, i30 %acc_V_27_3_reload_read, i30 %acc_V_28_3_reload_read, i30 %acc_V_29_3_reload_read, i30 %acc_V_30_3_reload_read, i30 %acc_V_31_3_reload_read, i30 %acc_V_32_3_reload_read, i6 %or_ln1547_1

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="432" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln594_3" val="1"/>
<literal name="and_ln590_2" val="1"/>
<literal name="icmp_ln580_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="54" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.2_ifconv:23 %zext_ln595_3 = zext i32 %sext_ln591_3

]]></Node>
<StgValue><ssdm name="zext_ln595_3"/></StgValue>
</operation>

<operation id="433" st_id="29" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln594_3" val="1"/>
<literal name="and_ln590_2" val="1"/>
<literal name="icmp_ln580_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.2_ifconv:24 %ashr_ln595_3 = ashr i54 %select_ln579_3, i54 %zext_ln595_3

]]></Node>
<StgValue><ssdm name="ashr_ln595_3"/></StgValue>
</operation>

<operation id="434" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln594_3" val="1"/>
<literal name="and_ln590_2" val="1"/>
<literal name="icmp_ln580_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="30" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.2_ifconv:25 %trunc_ln595_3 = trunc i54 %ashr_ln595_3

]]></Node>
<StgValue><ssdm name="trunc_ln595_3"/></StgValue>
</operation>

<operation id="435" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln594_3" val="0"/>
<literal name="and_ln590_2" val="1"/>
<literal name="icmp_ln580_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.2_ifconv:26 %tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %output_signal_load_3, i32 31

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="436" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln594_3" val="0"/>
<literal name="and_ln590_2" val="1"/>
<literal name="icmp_ln580_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.2_ifconv:27 %select_ln597_3 = select i1 %tmp_42, i30 1073741823, i30 0

]]></Node>
<StgValue><ssdm name="select_ln597_3"/></StgValue>
</operation>

<operation id="437" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="and_ln590_2" val="1"/>
<literal name="icmp_ln580_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.2_ifconv:28 %select_ln594_3 = select i1 %icmp_ln594_3, i30 %trunc_ln595_3, i30 %select_ln597_3

]]></Node>
<StgValue><ssdm name="select_ln594_3"/></StgValue>
</operation>

<operation id="438" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.2_ifconv:39 %select_ln590_10 = select i1 %and_ln590_2, i30 %select_ln594_3, i30 %select_ln591_2

]]></Node>
<StgValue><ssdm name="select_ln590_10"/></StgValue>
</operation>

<operation id="439" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.2_ifconv:40 %select_ln580_2 = select i1 %icmp_ln580_3, i30 0, i30 %select_ln590_10

]]></Node>
<StgValue><ssdm name="select_ln580_2"/></StgValue>
</operation>

<operation id="440" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.2_ifconv:43 %icmp_ln1547_3 = icmp_sgt  i30 %tmp_8, i30 %select_ln580_2

]]></Node>
<StgValue><ssdm name="icmp_ln1547_3"/></StgValue>
</operation>

<operation id="441" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv76:0 %icmp_ln988_3 = icmp_eq  i30 %tmp_8, i30 0

]]></Node>
<StgValue><ssdm name="icmp_ln988_3"/></StgValue>
</operation>

<operation id="442" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
_ifconv76:1 %tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %tmp_8, i32 29

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="443" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv76:2 %sub_ln992_3 = sub i30 0, i30 %tmp_8

]]></Node>
<StgValue><ssdm name="sub_ln992_3"/></StgValue>
</operation>

<operation id="444" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ifconv76:3 %select_ln991_3 = select i1 %tmp_43, i30 %sub_ln992_3, i30 %tmp_8

]]></Node>
<StgValue><ssdm name="select_ln991_3"/></StgValue>
</operation>

<operation id="445" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="30" op_0_bw="30" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv76:4 %p_Result_8_3 = partselect i30 @llvm.part.select.i30, i30 %select_ln991_3, i32 29, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_8_3"/></StgValue>
</operation>

<operation id="446" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
_ifconv76:5 %p_Result_24_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 3, i30 %p_Result_8_3

]]></Node>
<StgValue><ssdm name="p_Result_24_3"/></StgValue>
</operation>

<operation id="447" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv76:6 %l_3 = cttz i32 @llvm.cttz.i32, i32 %p_Result_24_3, i1 1

]]></Node>
<StgValue><ssdm name="l_3"/></StgValue>
</operation>

<operation id="448" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv76:7 %sub_ln997_3 = sub i32 30, i32 %l_3

]]></Node>
<StgValue><ssdm name="sub_ln997_3"/></StgValue>
</operation>

<operation id="449" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="30" op_0_bw="32">
<![CDATA[
_ifconv76:8 %trunc_ln997_3 = trunc i32 %sub_ln997_3

]]></Node>
<StgValue><ssdm name="trunc_ln997_3"/></StgValue>
</operation>

<operation id="450" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="5" op_0_bw="32">
<![CDATA[
_ifconv76:12 %trunc_ln1000_3 = trunc i32 %sub_ln997_3

]]></Node>
<StgValue><ssdm name="trunc_ln1000_3"/></StgValue>
</operation>

<operation id="451" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="8" op_0_bw="32">
<![CDATA[
_ifconv76:40 %trunc_ln996_3 = trunc i32 %l_3

]]></Node>
<StgValue><ssdm name="trunc_ln996_3"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="452" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.2_ifconv:44 %br_ln62 = br i1 %icmp_ln1547_3, void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.3_ifconv, void %_ifconv76

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="453" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_3" val="1"/>
<literal name="icmp_ln988_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv76:9 %add_ln997_3 = add i32 %sub_ln997_3, i32 4294967272

]]></Node>
<StgValue><ssdm name="add_ln997_3"/></StgValue>
</operation>

<operation id="454" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_3" val="1"/>
<literal name="icmp_ln988_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv76:10 %tmp_44 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln997_3, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="455" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_3" val="1"/>
<literal name="icmp_ln988_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv76:11 %icmp_ln999_3 = icmp_sgt  i31 %tmp_44, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln999_3"/></StgValue>
</operation>

<operation id="456" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_3" val="1"/>
<literal name="icmp_ln988_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv76:13 %sub_ln1000_3 = sub i5 23, i5 %trunc_ln1000_3

]]></Node>
<StgValue><ssdm name="sub_ln1000_3"/></StgValue>
</operation>

<operation id="457" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_3" val="1"/>
<literal name="icmp_ln988_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="30" op_0_bw="5">
<![CDATA[
_ifconv76:14 %zext_ln1000_3 = zext i5 %sub_ln1000_3

]]></Node>
<StgValue><ssdm name="zext_ln1000_3"/></StgValue>
</operation>

<operation id="458" st_id="30" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_3" val="1"/>
<literal name="icmp_ln988_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv76:15 %lshr_ln1000_3 = lshr i30 1073741823, i30 %zext_ln1000_3

]]></Node>
<StgValue><ssdm name="lshr_ln1000_3"/></StgValue>
</operation>

<operation id="459" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_3" val="1"/>
<literal name="icmp_ln988_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv76:16 %and_ln1000_3 = and i30 %select_ln991_3, i30 %lshr_ln1000_3

]]></Node>
<StgValue><ssdm name="and_ln1000_3"/></StgValue>
</operation>

<operation id="460" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_3" val="1"/>
<literal name="icmp_ln988_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv76:17 %icmp_ln1000_3 = icmp_ne  i30 %and_ln1000_3, i30 0

]]></Node>
<StgValue><ssdm name="icmp_ln1000_3"/></StgValue>
</operation>

<operation id="461" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_3" val="1"/>
<literal name="icmp_ln988_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv76:18 %tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln997_3, i32 31

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="462" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_3" val="1"/>
<literal name="icmp_ln988_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv76:19 %xor_ln1002_3 = xor i1 %tmp_45, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1002_3"/></StgValue>
</operation>

<operation id="463" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_3" val="1"/>
<literal name="icmp_ln988_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv76:20 %and_ln999_3 = and i1 %icmp_ln999_3, i1 %icmp_ln1000_3

]]></Node>
<StgValue><ssdm name="and_ln999_3"/></StgValue>
</operation>

<operation id="464" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_3" val="1"/>
<literal name="icmp_ln988_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv76:21 %add_ln1002_3 = add i30 %trunc_ln997_3, i30 1073741800

]]></Node>
<StgValue><ssdm name="add_ln1002_3"/></StgValue>
</operation>

<operation id="465" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_3" val="1"/>
<literal name="icmp_ln988_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ifconv76:22 %p_Result_15_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i30, i30 %select_ln991_3, i30 %add_ln1002_3

]]></Node>
<StgValue><ssdm name="p_Result_15_3"/></StgValue>
</operation>

<operation id="466" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_3" val="1"/>
<literal name="icmp_ln988_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv76:23 %or_ln1002_3 = or i1 %p_Result_15_3, i1 %and_ln999_3

]]></Node>
<StgValue><ssdm name="or_ln1002_3"/></StgValue>
</operation>

<operation id="467" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_3" val="1"/>
<literal name="icmp_ln988_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv76:25 %icmp_ln1011_3 = icmp_sgt  i32 %add_ln997_3, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1011_3"/></StgValue>
</operation>

<operation id="468" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_3" val="1"/>
<literal name="icmp_ln988_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv76:32 %tobool34_i_i283_3 = and i1 %or_ln1002_3, i1 %xor_ln1002_3

]]></Node>
<StgValue><ssdm name="tobool34_i_i283_3"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="469" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_3" val="1"/>
<literal name="icmp_ln988_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="30">
<![CDATA[
_ifconv76:24 %zext_ln1010_3 = zext i30 %select_ln991_3

]]></Node>
<StgValue><ssdm name="zext_ln1010_3"/></StgValue>
</operation>

<operation id="470" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_3" val="1"/>
<literal name="icmp_ln1011_3" val="1"/>
<literal name="icmp_ln988_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv76:26 %add_ln1011_3 = add i32 %sub_ln997_3, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln1011_3"/></StgValue>
</operation>

<operation id="471" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_3" val="1"/>
<literal name="icmp_ln1011_3" val="1"/>
<literal name="icmp_ln988_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="32">
<![CDATA[
_ifconv76:27 %zext_ln1011_3 = zext i32 %add_ln1011_3

]]></Node>
<StgValue><ssdm name="zext_ln1011_3"/></StgValue>
</operation>

<operation id="472" st_id="31" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_3" val="1"/>
<literal name="icmp_ln1011_3" val="1"/>
<literal name="icmp_ln988_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv76:28 %lshr_ln1011_3 = lshr i64 %zext_ln1010_3, i64 %zext_ln1011_3

]]></Node>
<StgValue><ssdm name="lshr_ln1011_3"/></StgValue>
</operation>

<operation id="473" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_3" val="1"/>
<literal name="icmp_ln1011_3" val="0"/>
<literal name="icmp_ln988_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv76:29 %sub_ln1012_3 = sub i32 25, i32 %sub_ln997_3

]]></Node>
<StgValue><ssdm name="sub_ln1012_3"/></StgValue>
</operation>

<operation id="474" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_3" val="1"/>
<literal name="icmp_ln1011_3" val="0"/>
<literal name="icmp_ln988_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="32">
<![CDATA[
_ifconv76:30 %zext_ln1012_3 = zext i32 %sub_ln1012_3

]]></Node>
<StgValue><ssdm name="zext_ln1012_3"/></StgValue>
</operation>

<operation id="475" st_id="31" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_3" val="1"/>
<literal name="icmp_ln1011_3" val="0"/>
<literal name="icmp_ln988_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv76:31 %shl_ln1012_3 = shl i64 %zext_ln1010_3, i64 %zext_ln1012_3

]]></Node>
<StgValue><ssdm name="shl_ln1012_3"/></StgValue>
</operation>

<operation id="476" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_3" val="1"/>
<literal name="icmp_ln988_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv76:33 %m_1_3 = select i1 %icmp_ln1011_3, i64 %lshr_ln1011_3, i64 %shl_ln1012_3

]]></Node>
<StgValue><ssdm name="m_1_3"/></StgValue>
</operation>

<operation id="477" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_3" val="1"/>
<literal name="icmp_ln988_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="1">
<![CDATA[
_ifconv76:34 %zext_ln1014_3 = zext i1 %tobool34_i_i283_3

]]></Node>
<StgValue><ssdm name="zext_ln1014_3"/></StgValue>
</operation>

<operation id="478" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_3" val="1"/>
<literal name="icmp_ln988_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv76:35 %add_ln1014_3 = add i64 %m_1_3, i64 %zext_ln1014_3

]]></Node>
<StgValue><ssdm name="add_ln1014_3"/></StgValue>
</operation>

<operation id="479" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_3" val="1"/>
<literal name="icmp_ln988_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv76:36 %lshr_ln1015_3 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln1014_3, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln1015_3"/></StgValue>
</operation>

<operation id="480" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_3" val="1"/>
<literal name="icmp_ln988_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv76:38 %tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln1014_3, i32 25

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="481" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_3" val="1"/>
<literal name="icmp_ln988_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="63">
<![CDATA[
_ifconv76:37 %zext_ln1015_3 = zext i63 %lshr_ln1015_3

]]></Node>
<StgValue><ssdm name="zext_ln1015_3"/></StgValue>
</operation>

<operation id="482" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_3" val="1"/>
<literal name="icmp_ln988_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv76:39 %select_ln996_3 = select i1 %tmp_46, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln996_3"/></StgValue>
</operation>

<operation id="483" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_3" val="1"/>
<literal name="icmp_ln988_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv76:41 %sub_ln1017_3 = sub i8 8, i8 %trunc_ln996_3

]]></Node>
<StgValue><ssdm name="sub_ln1017_3"/></StgValue>
</operation>

<operation id="484" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_3" val="1"/>
<literal name="icmp_ln988_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv76:42 %add_ln1017_3 = add i8 %sub_ln1017_3, i8 %select_ln996_3

]]></Node>
<StgValue><ssdm name="add_ln1017_3"/></StgValue>
</operation>

<operation id="485" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_3" val="1"/>
<literal name="icmp_ln988_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv76:43 %tmp_10 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_43, i8 %add_ln1017_3

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="486" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_3" val="1"/>
<literal name="icmp_ln988_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv76:44 %p_Result_26_3 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1015_3, i9 %tmp_10, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_26_3"/></StgValue>
</operation>

<operation id="487" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_3" val="1"/>
<literal name="icmp_ln988_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="64">
<![CDATA[
_ifconv76:45 %trunc_ln750_3 = trunc i64 %p_Result_26_3

]]></Node>
<StgValue><ssdm name="trunc_ln750_3"/></StgValue>
</operation>

<operation id="488" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv76:46 %select_ln988_3 = select i1 %icmp_ln988_3, i32 0, i32 %trunc_ln750_3

]]></Node>
<StgValue><ssdm name="select_ln988_3"/></StgValue>
</operation>

<operation id="489" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
_ifconv76:47 %write_ln63 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %output_signal, i32 %select_ln988_3

]]></Node>
<StgValue><ssdm name="write_ln63"/></StgValue>
</operation>

<operation id="490" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0">
<![CDATA[
_ifconv76:48 %br_ln65 = br void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="491" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.3_ifconv:0 %output_signal_load_4 = phi i32 %select_ln988_3, void %_ifconv76, i32 %output_signal_load_3, void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.2_ifconv

]]></Node>
<StgValue><ssdm name="output_signal_load_4"/></StgValue>
</operation>

<operation id="492" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.3_ifconv:1 %bitcast_ln62_4 = bitcast i32 %output_signal_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln62_4"/></StgValue>
</operation>

<operation id="493" st_id="33" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.3_ifconv:2 %d_1_4 = fpext i32 %bitcast_ln62_4

]]></Node>
<StgValue><ssdm name="d_1_4"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="494" st_id="34" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.3_ifconv:2 %d_1_4 = fpext i32 %bitcast_ln62_4

]]></Node>
<StgValue><ssdm name="d_1_4"/></StgValue>
</operation>

<operation id="495" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.3_ifconv:3 %bitcast_ln709_4 = bitcast i64 %d_1_4

]]></Node>
<StgValue><ssdm name="bitcast_ln709_4"/></StgValue>
</operation>

<operation id="496" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="63" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.3_ifconv:4 %trunc_ln566_4 = trunc i64 %bitcast_ln709_4

]]></Node>
<StgValue><ssdm name="trunc_ln566_4"/></StgValue>
</operation>

<operation id="497" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.3_ifconv:5 %tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln709_4, i32 63

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="498" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.3_ifconv:6 %p_Result_4_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln709_4, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="p_Result_4_4"/></StgValue>
</operation>

<operation id="499" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="52" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.3_ifconv:8 %trunc_ln574_4 = trunc i64 %bitcast_ln709_4

]]></Node>
<StgValue><ssdm name="trunc_ln574_4"/></StgValue>
</operation>

<operation id="500" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.3_ifconv:13 %icmp_ln580_4 = icmp_eq  i63 %trunc_ln566_4, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln580_4"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="501" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="12" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.3_ifconv:7 %zext_ln494_4 = zext i11 %p_Result_4_4

]]></Node>
<StgValue><ssdm name="zext_ln494_4"/></StgValue>
</operation>

<operation id="502" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.3_ifconv:9 %tmp_11 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_4

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="503" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="54" op_0_bw="53">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.3_ifconv:10 %zext_ln578_4 = zext i53 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln578_4"/></StgValue>
</operation>

<operation id="504" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="tmp_47" val="1"/>
<literal name="icmp_ln580_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.3_ifconv:11 %sub_ln494_4 = sub i54 0, i54 %zext_ln578_4

]]></Node>
<StgValue><ssdm name="sub_ln494_4"/></StgValue>
</operation>

<operation id="505" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.3_ifconv:12 %select_ln579_4 = select i1 %tmp_47, i54 %sub_ln494_4, i54 %zext_ln578_4

]]></Node>
<StgValue><ssdm name="select_ln579_4"/></StgValue>
</operation>

<operation id="506" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.3_ifconv:14 %sub_ln584_4 = sub i12 1075, i12 %zext_ln494_4

]]></Node>
<StgValue><ssdm name="sub_ln584_4"/></StgValue>
</operation>

<operation id="507" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.3_ifconv:15 %icmp_ln590_4 = icmp_sgt  i12 %sub_ln584_4, i12 22

]]></Node>
<StgValue><ssdm name="icmp_ln590_4"/></StgValue>
</operation>

<operation id="508" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.3_ifconv:16 %add_ln590_4 = add i12 %sub_ln584_4, i12 4074

]]></Node>
<StgValue><ssdm name="add_ln590_4"/></StgValue>
</operation>

<operation id="509" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.3_ifconv:17 %sub_ln590_4 = sub i12 22, i12 %sub_ln584_4

]]></Node>
<StgValue><ssdm name="sub_ln590_4"/></StgValue>
</operation>

<operation id="510" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.3_ifconv:18 %select_ln590_4 = select i1 %icmp_ln590_4, i12 %add_ln590_4, i12 %sub_ln590_4

]]></Node>
<StgValue><ssdm name="select_ln590_4"/></StgValue>
</operation>

<operation id="511" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.3_ifconv:20 %icmp_ln591_4 = icmp_eq  i12 %sub_ln584_4, i12 22

]]></Node>
<StgValue><ssdm name="icmp_ln591_4"/></StgValue>
</operation>

<operation id="512" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="30" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.3_ifconv:21 %trunc_ln592_4 = trunc i54 %select_ln579_4

]]></Node>
<StgValue><ssdm name="trunc_ln592_4"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="513" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.3_ifconv:19 %sext_ln591_4 = sext i12 %select_ln590_4

]]></Node>
<StgValue><ssdm name="sext_ln591_4"/></StgValue>
</operation>

<operation id="514" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.3_ifconv:22 %icmp_ln594_4 = icmp_ult  i12 %select_ln590_4, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln594_4"/></StgValue>
</operation>

<operation id="515" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.3_ifconv:29 %icmp_ln612_4 = icmp_ult  i12 %select_ln590_4, i12 30

]]></Node>
<StgValue><ssdm name="icmp_ln612_4"/></StgValue>
</operation>

<operation id="516" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="30" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.3_ifconv:30 %sext_ln591_4cast = trunc i32 %sext_ln591_4

]]></Node>
<StgValue><ssdm name="sext_ln591_4cast"/></StgValue>
</operation>

<operation id="517" st_id="36" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.3_ifconv:31 %shl_ln613_4 = shl i30 %trunc_ln592_4, i30 %sext_ln591_4cast

]]></Node>
<StgValue><ssdm name="shl_ln613_4"/></StgValue>
</operation>

<operation id="518" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.3_ifconv:32 %select_ln612_4 = select i1 %icmp_ln612_4, i30 %shl_ln613_4, i30 0

]]></Node>
<StgValue><ssdm name="select_ln612_4"/></StgValue>
</operation>

<operation id="519" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.3_ifconv:33 %xor_ln580_3 = xor i1 %icmp_ln580_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln580_3"/></StgValue>
</operation>

<operation id="520" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.3_ifconv:34 %and_ln591_3 = and i1 %icmp_ln591_4, i1 %xor_ln580_3

]]></Node>
<StgValue><ssdm name="and_ln591_3"/></StgValue>
</operation>

<operation id="521" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.3_ifconv:35 %select_ln591_3 = select i1 %and_ln591_3, i30 %trunc_ln592_4, i30 %select_ln612_4

]]></Node>
<StgValue><ssdm name="select_ln591_3"/></StgValue>
</operation>

<operation id="522" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.3_ifconv:36 %or_ln591_3 = or i1 %icmp_ln580_4, i1 %icmp_ln591_4

]]></Node>
<StgValue><ssdm name="or_ln591_3"/></StgValue>
</operation>

<operation id="523" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.3_ifconv:37 %xor_ln591_3 = xor i1 %or_ln591_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln591_3"/></StgValue>
</operation>

<operation id="524" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.3_ifconv:38 %and_ln590_3 = and i1 %icmp_ln590_4, i1 %xor_ln591_3

]]></Node>
<StgValue><ssdm name="and_ln590_3"/></StgValue>
</operation>

<operation id="525" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.3_ifconv:41 %or_ln1547_2 = or i6 %trunc_ln1547, i6 4

]]></Node>
<StgValue><ssdm name="or_ln1547_2"/></StgValue>
</operation>

<operation id="526" st_id="36" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="30" op_0_bw="30" op_1_bw="30" op_2_bw="30" op_3_bw="30" op_4_bw="30" op_5_bw="30" op_6_bw="30" op_7_bw="30" op_8_bw="30" op_9_bw="30" op_10_bw="30" op_11_bw="30" op_12_bw="30" op_13_bw="30" op_14_bw="30" op_15_bw="30" op_16_bw="30" op_17_bw="30" op_18_bw="30" op_19_bw="30" op_20_bw="30" op_21_bw="30" op_22_bw="30" op_23_bw="30" op_24_bw="30" op_25_bw="30" op_26_bw="30" op_27_bw="30" op_28_bw="30" op_29_bw="30" op_30_bw="30" op_31_bw="30" op_32_bw="30" op_33_bw="30" op_34_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.3_ifconv:42 %tmp_12 = mux i30 @_ssdm_op_Mux.ap_auto.33i30.i6, i30 %acc_V_0_3_reload_read, i30 %acc_V_1_3_reload_read, i30 %acc_V_2_3_reload_read, i30 %acc_V_3_3_reload_read, i30 %acc_V_4_3_reload_read, i30 %acc_V_5_3_reload_read, i30 %acc_V_6_3_reload_read, i30 %acc_V_7_3_reload_read, i30 %acc_V_8_3_reload_read, i30 %acc_V_9_3_reload_read, i30 %acc_V_10_3_reload_read, i30 %acc_V_11_3_reload_read, i30 %acc_V_12_3_reload_read, i30 %acc_V_13_3_reload_read, i30 %acc_V_14_3_reload_read, i30 %acc_V_15_3_reload_read, i30 %acc_V_16_3_reload_read, i30 %acc_V_17_3_reload_read, i30 %acc_V_18_3_reload_read, i30 %acc_V_19_3_reload_read, i30 %acc_V_20_3_reload_read, i30 %acc_V_21_3_reload_read, i30 %acc_V_22_3_reload_read, i30 %acc_V_23_3_reload_read, i30 %acc_V_24_3_reload_read, i30 %acc_V_25_3_reload_read, i30 %acc_V_26_3_reload_read, i30 %acc_V_27_3_reload_read, i30 %acc_V_28_3_reload_read, i30 %acc_V_29_3_reload_read, i30 %acc_V_30_3_reload_read, i30 %acc_V_31_3_reload_read, i30 %acc_V_32_3_reload_read, i6 %or_ln1547_2

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="527" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln594_4" val="1"/>
<literal name="and_ln590_3" val="1"/>
<literal name="icmp_ln580_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="54" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.3_ifconv:23 %zext_ln595_4 = zext i32 %sext_ln591_4

]]></Node>
<StgValue><ssdm name="zext_ln595_4"/></StgValue>
</operation>

<operation id="528" st_id="37" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln594_4" val="1"/>
<literal name="and_ln590_3" val="1"/>
<literal name="icmp_ln580_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.3_ifconv:24 %ashr_ln595_4 = ashr i54 %select_ln579_4, i54 %zext_ln595_4

]]></Node>
<StgValue><ssdm name="ashr_ln595_4"/></StgValue>
</operation>

<operation id="529" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln594_4" val="1"/>
<literal name="and_ln590_3" val="1"/>
<literal name="icmp_ln580_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="30" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.3_ifconv:25 %trunc_ln595_4 = trunc i54 %ashr_ln595_4

]]></Node>
<StgValue><ssdm name="trunc_ln595_4"/></StgValue>
</operation>

<operation id="530" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln594_4" val="0"/>
<literal name="and_ln590_3" val="1"/>
<literal name="icmp_ln580_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.3_ifconv:26 %tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %output_signal_load_4, i32 31

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="531" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln594_4" val="0"/>
<literal name="and_ln590_3" val="1"/>
<literal name="icmp_ln580_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.3_ifconv:27 %select_ln597_4 = select i1 %tmp_48, i30 1073741823, i30 0

]]></Node>
<StgValue><ssdm name="select_ln597_4"/></StgValue>
</operation>

<operation id="532" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="and_ln590_3" val="1"/>
<literal name="icmp_ln580_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.3_ifconv:28 %select_ln594_4 = select i1 %icmp_ln594_4, i30 %trunc_ln595_4, i30 %select_ln597_4

]]></Node>
<StgValue><ssdm name="select_ln594_4"/></StgValue>
</operation>

<operation id="533" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.3_ifconv:39 %select_ln590_11 = select i1 %and_ln590_3, i30 %select_ln594_4, i30 %select_ln591_3

]]></Node>
<StgValue><ssdm name="select_ln590_11"/></StgValue>
</operation>

<operation id="534" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.3_ifconv:40 %select_ln580_3 = select i1 %icmp_ln580_4, i30 0, i30 %select_ln590_11

]]></Node>
<StgValue><ssdm name="select_ln580_3"/></StgValue>
</operation>

<operation id="535" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.3_ifconv:43 %icmp_ln1547_4 = icmp_sgt  i30 %tmp_12, i30 %select_ln580_3

]]></Node>
<StgValue><ssdm name="icmp_ln1547_4"/></StgValue>
</operation>

<operation id="536" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv102:0 %icmp_ln988_4 = icmp_eq  i30 %tmp_12, i30 0

]]></Node>
<StgValue><ssdm name="icmp_ln988_4"/></StgValue>
</operation>

<operation id="537" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
_ifconv102:1 %tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %tmp_12, i32 29

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="538" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv102:2 %sub_ln992_4 = sub i30 0, i30 %tmp_12

]]></Node>
<StgValue><ssdm name="sub_ln992_4"/></StgValue>
</operation>

<operation id="539" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ifconv102:3 %select_ln991_4 = select i1 %tmp_49, i30 %sub_ln992_4, i30 %tmp_12

]]></Node>
<StgValue><ssdm name="select_ln991_4"/></StgValue>
</operation>

<operation id="540" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="30" op_0_bw="30" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv102:4 %p_Result_8_4 = partselect i30 @llvm.part.select.i30, i30 %select_ln991_4, i32 29, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_8_4"/></StgValue>
</operation>

<operation id="541" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
_ifconv102:5 %p_Result_24_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 3, i30 %p_Result_8_4

]]></Node>
<StgValue><ssdm name="p_Result_24_4"/></StgValue>
</operation>

<operation id="542" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv102:6 %l_4 = cttz i32 @llvm.cttz.i32, i32 %p_Result_24_4, i1 1

]]></Node>
<StgValue><ssdm name="l_4"/></StgValue>
</operation>

<operation id="543" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv102:7 %sub_ln997_4 = sub i32 30, i32 %l_4

]]></Node>
<StgValue><ssdm name="sub_ln997_4"/></StgValue>
</operation>

<operation id="544" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="30" op_0_bw="32">
<![CDATA[
_ifconv102:8 %trunc_ln997_4 = trunc i32 %sub_ln997_4

]]></Node>
<StgValue><ssdm name="trunc_ln997_4"/></StgValue>
</operation>

<operation id="545" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="5" op_0_bw="32">
<![CDATA[
_ifconv102:12 %trunc_ln1000_4 = trunc i32 %sub_ln997_4

]]></Node>
<StgValue><ssdm name="trunc_ln1000_4"/></StgValue>
</operation>

<operation id="546" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="8" op_0_bw="32">
<![CDATA[
_ifconv102:40 %trunc_ln996_4 = trunc i32 %l_4

]]></Node>
<StgValue><ssdm name="trunc_ln996_4"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="547" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.3_ifconv:44 %br_ln62 = br i1 %icmp_ln1547_4, void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.4_ifconv, void %_ifconv102

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="548" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_4" val="1"/>
<literal name="icmp_ln988_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv102:9 %add_ln997_4 = add i32 %sub_ln997_4, i32 4294967272

]]></Node>
<StgValue><ssdm name="add_ln997_4"/></StgValue>
</operation>

<operation id="549" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_4" val="1"/>
<literal name="icmp_ln988_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv102:10 %tmp_50 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln997_4, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="550" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_4" val="1"/>
<literal name="icmp_ln988_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv102:11 %icmp_ln999_4 = icmp_sgt  i31 %tmp_50, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln999_4"/></StgValue>
</operation>

<operation id="551" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_4" val="1"/>
<literal name="icmp_ln988_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv102:13 %sub_ln1000_4 = sub i5 23, i5 %trunc_ln1000_4

]]></Node>
<StgValue><ssdm name="sub_ln1000_4"/></StgValue>
</operation>

<operation id="552" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_4" val="1"/>
<literal name="icmp_ln988_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="30" op_0_bw="5">
<![CDATA[
_ifconv102:14 %zext_ln1000_4 = zext i5 %sub_ln1000_4

]]></Node>
<StgValue><ssdm name="zext_ln1000_4"/></StgValue>
</operation>

<operation id="553" st_id="38" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_4" val="1"/>
<literal name="icmp_ln988_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv102:15 %lshr_ln1000_4 = lshr i30 1073741823, i30 %zext_ln1000_4

]]></Node>
<StgValue><ssdm name="lshr_ln1000_4"/></StgValue>
</operation>

<operation id="554" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_4" val="1"/>
<literal name="icmp_ln988_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv102:16 %and_ln1000_4 = and i30 %select_ln991_4, i30 %lshr_ln1000_4

]]></Node>
<StgValue><ssdm name="and_ln1000_4"/></StgValue>
</operation>

<operation id="555" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_4" val="1"/>
<literal name="icmp_ln988_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv102:17 %icmp_ln1000_4 = icmp_ne  i30 %and_ln1000_4, i30 0

]]></Node>
<StgValue><ssdm name="icmp_ln1000_4"/></StgValue>
</operation>

<operation id="556" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_4" val="1"/>
<literal name="icmp_ln988_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv102:18 %tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln997_4, i32 31

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="557" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_4" val="1"/>
<literal name="icmp_ln988_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv102:19 %xor_ln1002_4 = xor i1 %tmp_51, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1002_4"/></StgValue>
</operation>

<operation id="558" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_4" val="1"/>
<literal name="icmp_ln988_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv102:20 %and_ln999_4 = and i1 %icmp_ln999_4, i1 %icmp_ln1000_4

]]></Node>
<StgValue><ssdm name="and_ln999_4"/></StgValue>
</operation>

<operation id="559" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_4" val="1"/>
<literal name="icmp_ln988_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv102:21 %add_ln1002_4 = add i30 %trunc_ln997_4, i30 1073741800

]]></Node>
<StgValue><ssdm name="add_ln1002_4"/></StgValue>
</operation>

<operation id="560" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_4" val="1"/>
<literal name="icmp_ln988_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ifconv102:22 %p_Result_15_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i30, i30 %select_ln991_4, i30 %add_ln1002_4

]]></Node>
<StgValue><ssdm name="p_Result_15_4"/></StgValue>
</operation>

<operation id="561" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_4" val="1"/>
<literal name="icmp_ln988_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv102:23 %or_ln1002_4 = or i1 %p_Result_15_4, i1 %and_ln999_4

]]></Node>
<StgValue><ssdm name="or_ln1002_4"/></StgValue>
</operation>

<operation id="562" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_4" val="1"/>
<literal name="icmp_ln988_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv102:25 %icmp_ln1011_4 = icmp_sgt  i32 %add_ln997_4, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1011_4"/></StgValue>
</operation>

<operation id="563" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_4" val="1"/>
<literal name="icmp_ln988_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv102:32 %tobool34_i_i283_4 = and i1 %or_ln1002_4, i1 %xor_ln1002_4

]]></Node>
<StgValue><ssdm name="tobool34_i_i283_4"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="564" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_4" val="1"/>
<literal name="icmp_ln988_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="30">
<![CDATA[
_ifconv102:24 %zext_ln1010_4 = zext i30 %select_ln991_4

]]></Node>
<StgValue><ssdm name="zext_ln1010_4"/></StgValue>
</operation>

<operation id="565" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_4" val="1"/>
<literal name="icmp_ln1011_4" val="1"/>
<literal name="icmp_ln988_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv102:26 %add_ln1011_4 = add i32 %sub_ln997_4, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln1011_4"/></StgValue>
</operation>

<operation id="566" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_4" val="1"/>
<literal name="icmp_ln1011_4" val="1"/>
<literal name="icmp_ln988_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="32">
<![CDATA[
_ifconv102:27 %zext_ln1011_4 = zext i32 %add_ln1011_4

]]></Node>
<StgValue><ssdm name="zext_ln1011_4"/></StgValue>
</operation>

<operation id="567" st_id="39" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_4" val="1"/>
<literal name="icmp_ln1011_4" val="1"/>
<literal name="icmp_ln988_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv102:28 %lshr_ln1011_4 = lshr i64 %zext_ln1010_4, i64 %zext_ln1011_4

]]></Node>
<StgValue><ssdm name="lshr_ln1011_4"/></StgValue>
</operation>

<operation id="568" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_4" val="1"/>
<literal name="icmp_ln1011_4" val="0"/>
<literal name="icmp_ln988_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv102:29 %sub_ln1012_4 = sub i32 25, i32 %sub_ln997_4

]]></Node>
<StgValue><ssdm name="sub_ln1012_4"/></StgValue>
</operation>

<operation id="569" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_4" val="1"/>
<literal name="icmp_ln1011_4" val="0"/>
<literal name="icmp_ln988_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="32">
<![CDATA[
_ifconv102:30 %zext_ln1012_4 = zext i32 %sub_ln1012_4

]]></Node>
<StgValue><ssdm name="zext_ln1012_4"/></StgValue>
</operation>

<operation id="570" st_id="39" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_4" val="1"/>
<literal name="icmp_ln1011_4" val="0"/>
<literal name="icmp_ln988_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv102:31 %shl_ln1012_4 = shl i64 %zext_ln1010_4, i64 %zext_ln1012_4

]]></Node>
<StgValue><ssdm name="shl_ln1012_4"/></StgValue>
</operation>

<operation id="571" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_4" val="1"/>
<literal name="icmp_ln988_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv102:33 %m_1_4 = select i1 %icmp_ln1011_4, i64 %lshr_ln1011_4, i64 %shl_ln1012_4

]]></Node>
<StgValue><ssdm name="m_1_4"/></StgValue>
</operation>

<operation id="572" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_4" val="1"/>
<literal name="icmp_ln988_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="1">
<![CDATA[
_ifconv102:34 %zext_ln1014_4 = zext i1 %tobool34_i_i283_4

]]></Node>
<StgValue><ssdm name="zext_ln1014_4"/></StgValue>
</operation>

<operation id="573" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_4" val="1"/>
<literal name="icmp_ln988_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv102:35 %add_ln1014_4 = add i64 %m_1_4, i64 %zext_ln1014_4

]]></Node>
<StgValue><ssdm name="add_ln1014_4"/></StgValue>
</operation>

<operation id="574" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_4" val="1"/>
<literal name="icmp_ln988_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv102:36 %lshr_ln1015_4 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln1014_4, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln1015_4"/></StgValue>
</operation>

<operation id="575" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_4" val="1"/>
<literal name="icmp_ln988_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv102:38 %tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln1014_4, i32 25

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="576" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_4" val="1"/>
<literal name="icmp_ln988_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="63">
<![CDATA[
_ifconv102:37 %zext_ln1015_4 = zext i63 %lshr_ln1015_4

]]></Node>
<StgValue><ssdm name="zext_ln1015_4"/></StgValue>
</operation>

<operation id="577" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_4" val="1"/>
<literal name="icmp_ln988_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv102:39 %select_ln996_4 = select i1 %tmp_52, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln996_4"/></StgValue>
</operation>

<operation id="578" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_4" val="1"/>
<literal name="icmp_ln988_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv102:41 %sub_ln1017_4 = sub i8 8, i8 %trunc_ln996_4

]]></Node>
<StgValue><ssdm name="sub_ln1017_4"/></StgValue>
</operation>

<operation id="579" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_4" val="1"/>
<literal name="icmp_ln988_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv102:42 %add_ln1017_4 = add i8 %sub_ln1017_4, i8 %select_ln996_4

]]></Node>
<StgValue><ssdm name="add_ln1017_4"/></StgValue>
</operation>

<operation id="580" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_4" val="1"/>
<literal name="icmp_ln988_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv102:43 %tmp_13 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_49, i8 %add_ln1017_4

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="581" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_4" val="1"/>
<literal name="icmp_ln988_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv102:44 %p_Result_26_4 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1015_4, i9 %tmp_13, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_26_4"/></StgValue>
</operation>

<operation id="582" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_4" val="1"/>
<literal name="icmp_ln988_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="64">
<![CDATA[
_ifconv102:45 %trunc_ln750_4 = trunc i64 %p_Result_26_4

]]></Node>
<StgValue><ssdm name="trunc_ln750_4"/></StgValue>
</operation>

<operation id="583" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv102:46 %select_ln988_4 = select i1 %icmp_ln988_4, i32 0, i32 %trunc_ln750_4

]]></Node>
<StgValue><ssdm name="select_ln988_4"/></StgValue>
</operation>

<operation id="584" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
_ifconv102:47 %write_ln63 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %output_signal, i32 %select_ln988_4

]]></Node>
<StgValue><ssdm name="write_ln63"/></StgValue>
</operation>

<operation id="585" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0">
<![CDATA[
_ifconv102:48 %br_ln65 = br void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="586" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.4_ifconv:0 %output_signal_load_5 = phi i32 %select_ln988_4, void %_ifconv102, i32 %output_signal_load_4, void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.3_ifconv

]]></Node>
<StgValue><ssdm name="output_signal_load_5"/></StgValue>
</operation>

<operation id="587" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.4_ifconv:1 %bitcast_ln62_5 = bitcast i32 %output_signal_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln62_5"/></StgValue>
</operation>

<operation id="588" st_id="41" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.4_ifconv:2 %d_1_5 = fpext i32 %bitcast_ln62_5

]]></Node>
<StgValue><ssdm name="d_1_5"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="589" st_id="42" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.4_ifconv:2 %d_1_5 = fpext i32 %bitcast_ln62_5

]]></Node>
<StgValue><ssdm name="d_1_5"/></StgValue>
</operation>

<operation id="590" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.4_ifconv:3 %bitcast_ln709_5 = bitcast i64 %d_1_5

]]></Node>
<StgValue><ssdm name="bitcast_ln709_5"/></StgValue>
</operation>

<operation id="591" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="63" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.4_ifconv:4 %trunc_ln566_5 = trunc i64 %bitcast_ln709_5

]]></Node>
<StgValue><ssdm name="trunc_ln566_5"/></StgValue>
</operation>

<operation id="592" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.4_ifconv:5 %tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln709_5, i32 63

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="593" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.4_ifconv:6 %p_Result_4_5 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln709_5, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="p_Result_4_5"/></StgValue>
</operation>

<operation id="594" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="52" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.4_ifconv:8 %trunc_ln574_5 = trunc i64 %bitcast_ln709_5

]]></Node>
<StgValue><ssdm name="trunc_ln574_5"/></StgValue>
</operation>

<operation id="595" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.4_ifconv:13 %icmp_ln580_5 = icmp_eq  i63 %trunc_ln566_5, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln580_5"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="596" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="12" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.4_ifconv:7 %zext_ln494_5 = zext i11 %p_Result_4_5

]]></Node>
<StgValue><ssdm name="zext_ln494_5"/></StgValue>
</operation>

<operation id="597" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.4_ifconv:9 %tmp_14 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_5

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="598" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="54" op_0_bw="53">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.4_ifconv:10 %zext_ln578_5 = zext i53 %tmp_14

]]></Node>
<StgValue><ssdm name="zext_ln578_5"/></StgValue>
</operation>

<operation id="599" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="tmp_53" val="1"/>
<literal name="icmp_ln580_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.4_ifconv:11 %sub_ln494_5 = sub i54 0, i54 %zext_ln578_5

]]></Node>
<StgValue><ssdm name="sub_ln494_5"/></StgValue>
</operation>

<operation id="600" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.4_ifconv:12 %select_ln579_5 = select i1 %tmp_53, i54 %sub_ln494_5, i54 %zext_ln578_5

]]></Node>
<StgValue><ssdm name="select_ln579_5"/></StgValue>
</operation>

<operation id="601" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.4_ifconv:14 %sub_ln584_5 = sub i12 1075, i12 %zext_ln494_5

]]></Node>
<StgValue><ssdm name="sub_ln584_5"/></StgValue>
</operation>

<operation id="602" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.4_ifconv:15 %icmp_ln590_5 = icmp_sgt  i12 %sub_ln584_5, i12 22

]]></Node>
<StgValue><ssdm name="icmp_ln590_5"/></StgValue>
</operation>

<operation id="603" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.4_ifconv:16 %add_ln590_5 = add i12 %sub_ln584_5, i12 4074

]]></Node>
<StgValue><ssdm name="add_ln590_5"/></StgValue>
</operation>

<operation id="604" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.4_ifconv:17 %sub_ln590_5 = sub i12 22, i12 %sub_ln584_5

]]></Node>
<StgValue><ssdm name="sub_ln590_5"/></StgValue>
</operation>

<operation id="605" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.4_ifconv:18 %select_ln590_5 = select i1 %icmp_ln590_5, i12 %add_ln590_5, i12 %sub_ln590_5

]]></Node>
<StgValue><ssdm name="select_ln590_5"/></StgValue>
</operation>

<operation id="606" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.4_ifconv:20 %icmp_ln591_5 = icmp_eq  i12 %sub_ln584_5, i12 22

]]></Node>
<StgValue><ssdm name="icmp_ln591_5"/></StgValue>
</operation>

<operation id="607" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="30" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.4_ifconv:21 %trunc_ln592_5 = trunc i54 %select_ln579_5

]]></Node>
<StgValue><ssdm name="trunc_ln592_5"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="608" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.4_ifconv:19 %sext_ln591_5 = sext i12 %select_ln590_5

]]></Node>
<StgValue><ssdm name="sext_ln591_5"/></StgValue>
</operation>

<operation id="609" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.4_ifconv:22 %icmp_ln594_5 = icmp_ult  i12 %select_ln590_5, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln594_5"/></StgValue>
</operation>

<operation id="610" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.4_ifconv:29 %icmp_ln612_5 = icmp_ult  i12 %select_ln590_5, i12 30

]]></Node>
<StgValue><ssdm name="icmp_ln612_5"/></StgValue>
</operation>

<operation id="611" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="30" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.4_ifconv:30 %sext_ln591_5cast = trunc i32 %sext_ln591_5

]]></Node>
<StgValue><ssdm name="sext_ln591_5cast"/></StgValue>
</operation>

<operation id="612" st_id="44" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.4_ifconv:31 %shl_ln613_5 = shl i30 %trunc_ln592_5, i30 %sext_ln591_5cast

]]></Node>
<StgValue><ssdm name="shl_ln613_5"/></StgValue>
</operation>

<operation id="613" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.4_ifconv:32 %select_ln612_5 = select i1 %icmp_ln612_5, i30 %shl_ln613_5, i30 0

]]></Node>
<StgValue><ssdm name="select_ln612_5"/></StgValue>
</operation>

<operation id="614" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.4_ifconv:33 %xor_ln580_4 = xor i1 %icmp_ln580_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln580_4"/></StgValue>
</operation>

<operation id="615" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.4_ifconv:34 %and_ln591_4 = and i1 %icmp_ln591_5, i1 %xor_ln580_4

]]></Node>
<StgValue><ssdm name="and_ln591_4"/></StgValue>
</operation>

<operation id="616" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.4_ifconv:35 %select_ln591_4 = select i1 %and_ln591_4, i30 %trunc_ln592_5, i30 %select_ln612_5

]]></Node>
<StgValue><ssdm name="select_ln591_4"/></StgValue>
</operation>

<operation id="617" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.4_ifconv:36 %or_ln591_4 = or i1 %icmp_ln580_5, i1 %icmp_ln591_5

]]></Node>
<StgValue><ssdm name="or_ln591_4"/></StgValue>
</operation>

<operation id="618" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.4_ifconv:37 %xor_ln591_4 = xor i1 %or_ln591_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln591_4"/></StgValue>
</operation>

<operation id="619" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.4_ifconv:38 %and_ln590_4 = and i1 %icmp_ln590_5, i1 %xor_ln591_4

]]></Node>
<StgValue><ssdm name="and_ln590_4"/></StgValue>
</operation>

<operation id="620" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.4_ifconv:41 %or_ln1547_3 = or i6 %trunc_ln1547, i6 5

]]></Node>
<StgValue><ssdm name="or_ln1547_3"/></StgValue>
</operation>

<operation id="621" st_id="44" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="30" op_0_bw="30" op_1_bw="30" op_2_bw="30" op_3_bw="30" op_4_bw="30" op_5_bw="30" op_6_bw="30" op_7_bw="30" op_8_bw="30" op_9_bw="30" op_10_bw="30" op_11_bw="30" op_12_bw="30" op_13_bw="30" op_14_bw="30" op_15_bw="30" op_16_bw="30" op_17_bw="30" op_18_bw="30" op_19_bw="30" op_20_bw="30" op_21_bw="30" op_22_bw="30" op_23_bw="30" op_24_bw="30" op_25_bw="30" op_26_bw="30" op_27_bw="30" op_28_bw="30" op_29_bw="30" op_30_bw="30" op_31_bw="30" op_32_bw="30" op_33_bw="30" op_34_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.4_ifconv:42 %tmp_15 = mux i30 @_ssdm_op_Mux.ap_auto.33i30.i6, i30 %acc_V_0_3_reload_read, i30 %acc_V_1_3_reload_read, i30 %acc_V_2_3_reload_read, i30 %acc_V_3_3_reload_read, i30 %acc_V_4_3_reload_read, i30 %acc_V_5_3_reload_read, i30 %acc_V_6_3_reload_read, i30 %acc_V_7_3_reload_read, i30 %acc_V_8_3_reload_read, i30 %acc_V_9_3_reload_read, i30 %acc_V_10_3_reload_read, i30 %acc_V_11_3_reload_read, i30 %acc_V_12_3_reload_read, i30 %acc_V_13_3_reload_read, i30 %acc_V_14_3_reload_read, i30 %acc_V_15_3_reload_read, i30 %acc_V_16_3_reload_read, i30 %acc_V_17_3_reload_read, i30 %acc_V_18_3_reload_read, i30 %acc_V_19_3_reload_read, i30 %acc_V_20_3_reload_read, i30 %acc_V_21_3_reload_read, i30 %acc_V_22_3_reload_read, i30 %acc_V_23_3_reload_read, i30 %acc_V_24_3_reload_read, i30 %acc_V_25_3_reload_read, i30 %acc_V_26_3_reload_read, i30 %acc_V_27_3_reload_read, i30 %acc_V_28_3_reload_read, i30 %acc_V_29_3_reload_read, i30 %acc_V_30_3_reload_read, i30 %acc_V_31_3_reload_read, i30 %acc_V_32_3_reload_read, i6 %or_ln1547_3

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="622" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln594_5" val="1"/>
<literal name="and_ln590_4" val="1"/>
<literal name="icmp_ln580_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="54" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.4_ifconv:23 %zext_ln595_5 = zext i32 %sext_ln591_5

]]></Node>
<StgValue><ssdm name="zext_ln595_5"/></StgValue>
</operation>

<operation id="623" st_id="45" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln594_5" val="1"/>
<literal name="and_ln590_4" val="1"/>
<literal name="icmp_ln580_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.4_ifconv:24 %ashr_ln595_5 = ashr i54 %select_ln579_5, i54 %zext_ln595_5

]]></Node>
<StgValue><ssdm name="ashr_ln595_5"/></StgValue>
</operation>

<operation id="624" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln594_5" val="1"/>
<literal name="and_ln590_4" val="1"/>
<literal name="icmp_ln580_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="30" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.4_ifconv:25 %trunc_ln595_5 = trunc i54 %ashr_ln595_5

]]></Node>
<StgValue><ssdm name="trunc_ln595_5"/></StgValue>
</operation>

<operation id="625" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln594_5" val="0"/>
<literal name="and_ln590_4" val="1"/>
<literal name="icmp_ln580_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.4_ifconv:26 %tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %output_signal_load_5, i32 31

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="626" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln594_5" val="0"/>
<literal name="and_ln590_4" val="1"/>
<literal name="icmp_ln580_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.4_ifconv:27 %select_ln597_5 = select i1 %tmp_54, i30 1073741823, i30 0

]]></Node>
<StgValue><ssdm name="select_ln597_5"/></StgValue>
</operation>

<operation id="627" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="and_ln590_4" val="1"/>
<literal name="icmp_ln580_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.4_ifconv:28 %select_ln594_5 = select i1 %icmp_ln594_5, i30 %trunc_ln595_5, i30 %select_ln597_5

]]></Node>
<StgValue><ssdm name="select_ln594_5"/></StgValue>
</operation>

<operation id="628" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.4_ifconv:39 %select_ln590_12 = select i1 %and_ln590_4, i30 %select_ln594_5, i30 %select_ln591_4

]]></Node>
<StgValue><ssdm name="select_ln590_12"/></StgValue>
</operation>

<operation id="629" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.4_ifconv:40 %select_ln580_4 = select i1 %icmp_ln580_5, i30 0, i30 %select_ln590_12

]]></Node>
<StgValue><ssdm name="select_ln580_4"/></StgValue>
</operation>

<operation id="630" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.4_ifconv:43 %icmp_ln1547_5 = icmp_sgt  i30 %tmp_15, i30 %select_ln580_4

]]></Node>
<StgValue><ssdm name="icmp_ln1547_5"/></StgValue>
</operation>

<operation id="631" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv128:0 %icmp_ln988_5 = icmp_eq  i30 %tmp_15, i30 0

]]></Node>
<StgValue><ssdm name="icmp_ln988_5"/></StgValue>
</operation>

<operation id="632" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
_ifconv128:1 %tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %tmp_15, i32 29

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="633" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv128:2 %sub_ln992_5 = sub i30 0, i30 %tmp_15

]]></Node>
<StgValue><ssdm name="sub_ln992_5"/></StgValue>
</operation>

<operation id="634" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ifconv128:3 %select_ln991_5 = select i1 %tmp_55, i30 %sub_ln992_5, i30 %tmp_15

]]></Node>
<StgValue><ssdm name="select_ln991_5"/></StgValue>
</operation>

<operation id="635" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="30" op_0_bw="30" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv128:4 %p_Result_8_5 = partselect i30 @llvm.part.select.i30, i30 %select_ln991_5, i32 29, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_8_5"/></StgValue>
</operation>

<operation id="636" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
_ifconv128:5 %p_Result_24_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 3, i30 %p_Result_8_5

]]></Node>
<StgValue><ssdm name="p_Result_24_5"/></StgValue>
</operation>

<operation id="637" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv128:6 %l_5 = cttz i32 @llvm.cttz.i32, i32 %p_Result_24_5, i1 1

]]></Node>
<StgValue><ssdm name="l_5"/></StgValue>
</operation>

<operation id="638" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv128:7 %sub_ln997_5 = sub i32 30, i32 %l_5

]]></Node>
<StgValue><ssdm name="sub_ln997_5"/></StgValue>
</operation>

<operation id="639" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="30" op_0_bw="32">
<![CDATA[
_ifconv128:8 %trunc_ln997_5 = trunc i32 %sub_ln997_5

]]></Node>
<StgValue><ssdm name="trunc_ln997_5"/></StgValue>
</operation>

<operation id="640" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="5" op_0_bw="32">
<![CDATA[
_ifconv128:12 %trunc_ln1000_5 = trunc i32 %sub_ln997_5

]]></Node>
<StgValue><ssdm name="trunc_ln1000_5"/></StgValue>
</operation>

<operation id="641" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="8" op_0_bw="32">
<![CDATA[
_ifconv128:40 %trunc_ln996_5 = trunc i32 %l_5

]]></Node>
<StgValue><ssdm name="trunc_ln996_5"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="642" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.4_ifconv:44 %br_ln62 = br i1 %icmp_ln1547_5, void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.5_ifconv, void %_ifconv128

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="643" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_5" val="1"/>
<literal name="icmp_ln988_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv128:9 %add_ln997_5 = add i32 %sub_ln997_5, i32 4294967272

]]></Node>
<StgValue><ssdm name="add_ln997_5"/></StgValue>
</operation>

<operation id="644" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_5" val="1"/>
<literal name="icmp_ln988_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv128:10 %tmp_56 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln997_5, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="645" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_5" val="1"/>
<literal name="icmp_ln988_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv128:11 %icmp_ln999_5 = icmp_sgt  i31 %tmp_56, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln999_5"/></StgValue>
</operation>

<operation id="646" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_5" val="1"/>
<literal name="icmp_ln988_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv128:13 %sub_ln1000_5 = sub i5 23, i5 %trunc_ln1000_5

]]></Node>
<StgValue><ssdm name="sub_ln1000_5"/></StgValue>
</operation>

<operation id="647" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_5" val="1"/>
<literal name="icmp_ln988_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="30" op_0_bw="5">
<![CDATA[
_ifconv128:14 %zext_ln1000_5 = zext i5 %sub_ln1000_5

]]></Node>
<StgValue><ssdm name="zext_ln1000_5"/></StgValue>
</operation>

<operation id="648" st_id="46" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_5" val="1"/>
<literal name="icmp_ln988_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv128:15 %lshr_ln1000_5 = lshr i30 1073741823, i30 %zext_ln1000_5

]]></Node>
<StgValue><ssdm name="lshr_ln1000_5"/></StgValue>
</operation>

<operation id="649" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_5" val="1"/>
<literal name="icmp_ln988_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv128:16 %and_ln1000_5 = and i30 %select_ln991_5, i30 %lshr_ln1000_5

]]></Node>
<StgValue><ssdm name="and_ln1000_5"/></StgValue>
</operation>

<operation id="650" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_5" val="1"/>
<literal name="icmp_ln988_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv128:17 %icmp_ln1000_5 = icmp_ne  i30 %and_ln1000_5, i30 0

]]></Node>
<StgValue><ssdm name="icmp_ln1000_5"/></StgValue>
</operation>

<operation id="651" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_5" val="1"/>
<literal name="icmp_ln988_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv128:18 %tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln997_5, i32 31

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="652" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_5" val="1"/>
<literal name="icmp_ln988_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv128:19 %xor_ln1002_5 = xor i1 %tmp_57, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1002_5"/></StgValue>
</operation>

<operation id="653" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_5" val="1"/>
<literal name="icmp_ln988_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv128:20 %and_ln999_5 = and i1 %icmp_ln999_5, i1 %icmp_ln1000_5

]]></Node>
<StgValue><ssdm name="and_ln999_5"/></StgValue>
</operation>

<operation id="654" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_5" val="1"/>
<literal name="icmp_ln988_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv128:21 %add_ln1002_5 = add i30 %trunc_ln997_5, i30 1073741800

]]></Node>
<StgValue><ssdm name="add_ln1002_5"/></StgValue>
</operation>

<operation id="655" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_5" val="1"/>
<literal name="icmp_ln988_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ifconv128:22 %p_Result_15_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i30, i30 %select_ln991_5, i30 %add_ln1002_5

]]></Node>
<StgValue><ssdm name="p_Result_15_5"/></StgValue>
</operation>

<operation id="656" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_5" val="1"/>
<literal name="icmp_ln988_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv128:23 %or_ln1002_5 = or i1 %p_Result_15_5, i1 %and_ln999_5

]]></Node>
<StgValue><ssdm name="or_ln1002_5"/></StgValue>
</operation>

<operation id="657" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_5" val="1"/>
<literal name="icmp_ln988_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv128:25 %icmp_ln1011_5 = icmp_sgt  i32 %add_ln997_5, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1011_5"/></StgValue>
</operation>

<operation id="658" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_5" val="1"/>
<literal name="icmp_ln988_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv128:32 %tobool34_i_i283_5 = and i1 %or_ln1002_5, i1 %xor_ln1002_5

]]></Node>
<StgValue><ssdm name="tobool34_i_i283_5"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="659" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_5" val="1"/>
<literal name="icmp_ln988_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="64" op_0_bw="30">
<![CDATA[
_ifconv128:24 %zext_ln1010_5 = zext i30 %select_ln991_5

]]></Node>
<StgValue><ssdm name="zext_ln1010_5"/></StgValue>
</operation>

<operation id="660" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_5" val="1"/>
<literal name="icmp_ln1011_5" val="1"/>
<literal name="icmp_ln988_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv128:26 %add_ln1011_5 = add i32 %sub_ln997_5, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln1011_5"/></StgValue>
</operation>

<operation id="661" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_5" val="1"/>
<literal name="icmp_ln1011_5" val="1"/>
<literal name="icmp_ln988_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="64" op_0_bw="32">
<![CDATA[
_ifconv128:27 %zext_ln1011_5 = zext i32 %add_ln1011_5

]]></Node>
<StgValue><ssdm name="zext_ln1011_5"/></StgValue>
</operation>

<operation id="662" st_id="47" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_5" val="1"/>
<literal name="icmp_ln1011_5" val="1"/>
<literal name="icmp_ln988_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv128:28 %lshr_ln1011_5 = lshr i64 %zext_ln1010_5, i64 %zext_ln1011_5

]]></Node>
<StgValue><ssdm name="lshr_ln1011_5"/></StgValue>
</operation>

<operation id="663" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_5" val="1"/>
<literal name="icmp_ln1011_5" val="0"/>
<literal name="icmp_ln988_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv128:29 %sub_ln1012_5 = sub i32 25, i32 %sub_ln997_5

]]></Node>
<StgValue><ssdm name="sub_ln1012_5"/></StgValue>
</operation>

<operation id="664" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_5" val="1"/>
<literal name="icmp_ln1011_5" val="0"/>
<literal name="icmp_ln988_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="64" op_0_bw="32">
<![CDATA[
_ifconv128:30 %zext_ln1012_5 = zext i32 %sub_ln1012_5

]]></Node>
<StgValue><ssdm name="zext_ln1012_5"/></StgValue>
</operation>

<operation id="665" st_id="47" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_5" val="1"/>
<literal name="icmp_ln1011_5" val="0"/>
<literal name="icmp_ln988_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv128:31 %shl_ln1012_5 = shl i64 %zext_ln1010_5, i64 %zext_ln1012_5

]]></Node>
<StgValue><ssdm name="shl_ln1012_5"/></StgValue>
</operation>

<operation id="666" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_5" val="1"/>
<literal name="icmp_ln988_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv128:33 %m_1_5 = select i1 %icmp_ln1011_5, i64 %lshr_ln1011_5, i64 %shl_ln1012_5

]]></Node>
<StgValue><ssdm name="m_1_5"/></StgValue>
</operation>

<operation id="667" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_5" val="1"/>
<literal name="icmp_ln988_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="64" op_0_bw="1">
<![CDATA[
_ifconv128:34 %zext_ln1014_5 = zext i1 %tobool34_i_i283_5

]]></Node>
<StgValue><ssdm name="zext_ln1014_5"/></StgValue>
</operation>

<operation id="668" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_5" val="1"/>
<literal name="icmp_ln988_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv128:35 %add_ln1014_5 = add i64 %m_1_5, i64 %zext_ln1014_5

]]></Node>
<StgValue><ssdm name="add_ln1014_5"/></StgValue>
</operation>

<operation id="669" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_5" val="1"/>
<literal name="icmp_ln988_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv128:36 %lshr_ln1015_5 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln1014_5, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln1015_5"/></StgValue>
</operation>

<operation id="670" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_5" val="1"/>
<literal name="icmp_ln988_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv128:38 %tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln1014_5, i32 25

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="671" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_5" val="1"/>
<literal name="icmp_ln988_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="64" op_0_bw="63">
<![CDATA[
_ifconv128:37 %zext_ln1015_5 = zext i63 %lshr_ln1015_5

]]></Node>
<StgValue><ssdm name="zext_ln1015_5"/></StgValue>
</operation>

<operation id="672" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_5" val="1"/>
<literal name="icmp_ln988_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv128:39 %select_ln996_5 = select i1 %tmp_58, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln996_5"/></StgValue>
</operation>

<operation id="673" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_5" val="1"/>
<literal name="icmp_ln988_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv128:41 %sub_ln1017_5 = sub i8 8, i8 %trunc_ln996_5

]]></Node>
<StgValue><ssdm name="sub_ln1017_5"/></StgValue>
</operation>

<operation id="674" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_5" val="1"/>
<literal name="icmp_ln988_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv128:42 %add_ln1017_5 = add i8 %sub_ln1017_5, i8 %select_ln996_5

]]></Node>
<StgValue><ssdm name="add_ln1017_5"/></StgValue>
</operation>

<operation id="675" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_5" val="1"/>
<literal name="icmp_ln988_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv128:43 %tmp_16 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_55, i8 %add_ln1017_5

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="676" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_5" val="1"/>
<literal name="icmp_ln988_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv128:44 %p_Result_26_5 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1015_5, i9 %tmp_16, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_26_5"/></StgValue>
</operation>

<operation id="677" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_5" val="1"/>
<literal name="icmp_ln988_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="64">
<![CDATA[
_ifconv128:45 %trunc_ln750_5 = trunc i64 %p_Result_26_5

]]></Node>
<StgValue><ssdm name="trunc_ln750_5"/></StgValue>
</operation>

<operation id="678" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv128:46 %select_ln988_5 = select i1 %icmp_ln988_5, i32 0, i32 %trunc_ln750_5

]]></Node>
<StgValue><ssdm name="select_ln988_5"/></StgValue>
</operation>

<operation id="679" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
_ifconv128:47 %write_ln63 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %output_signal, i32 %select_ln988_5

]]></Node>
<StgValue><ssdm name="write_ln63"/></StgValue>
</operation>

<operation id="680" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="0">
<![CDATA[
_ifconv128:48 %br_ln65 = br void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="681" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.5_ifconv:0 %output_signal_load_6 = phi i32 %select_ln988_5, void %_ifconv128, i32 %output_signal_load_5, void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.4_ifconv

]]></Node>
<StgValue><ssdm name="output_signal_load_6"/></StgValue>
</operation>

<operation id="682" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.5_ifconv:1 %bitcast_ln62_6 = bitcast i32 %output_signal_load_6

]]></Node>
<StgValue><ssdm name="bitcast_ln62_6"/></StgValue>
</operation>

<operation id="683" st_id="49" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.5_ifconv:2 %d_1_6 = fpext i32 %bitcast_ln62_6

]]></Node>
<StgValue><ssdm name="d_1_6"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="684" st_id="50" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.5_ifconv:2 %d_1_6 = fpext i32 %bitcast_ln62_6

]]></Node>
<StgValue><ssdm name="d_1_6"/></StgValue>
</operation>

<operation id="685" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.5_ifconv:3 %bitcast_ln709_6 = bitcast i64 %d_1_6

]]></Node>
<StgValue><ssdm name="bitcast_ln709_6"/></StgValue>
</operation>

<operation id="686" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="63" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.5_ifconv:4 %trunc_ln566_6 = trunc i64 %bitcast_ln709_6

]]></Node>
<StgValue><ssdm name="trunc_ln566_6"/></StgValue>
</operation>

<operation id="687" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.5_ifconv:5 %tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln709_6, i32 63

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="688" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.5_ifconv:6 %p_Result_4_6 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln709_6, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="p_Result_4_6"/></StgValue>
</operation>

<operation id="689" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="52" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.5_ifconv:8 %trunc_ln574_6 = trunc i64 %bitcast_ln709_6

]]></Node>
<StgValue><ssdm name="trunc_ln574_6"/></StgValue>
</operation>

<operation id="690" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.5_ifconv:13 %icmp_ln580_6 = icmp_eq  i63 %trunc_ln566_6, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln580_6"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="691" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="12" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.5_ifconv:7 %zext_ln494_6 = zext i11 %p_Result_4_6

]]></Node>
<StgValue><ssdm name="zext_ln494_6"/></StgValue>
</operation>

<operation id="692" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.5_ifconv:9 %tmp_17 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_6

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="693" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="54" op_0_bw="53">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.5_ifconv:10 %zext_ln578_6 = zext i53 %tmp_17

]]></Node>
<StgValue><ssdm name="zext_ln578_6"/></StgValue>
</operation>

<operation id="694" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="tmp_59" val="1"/>
<literal name="icmp_ln580_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.5_ifconv:11 %sub_ln494_6 = sub i54 0, i54 %zext_ln578_6

]]></Node>
<StgValue><ssdm name="sub_ln494_6"/></StgValue>
</operation>

<operation id="695" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.5_ifconv:12 %select_ln579_6 = select i1 %tmp_59, i54 %sub_ln494_6, i54 %zext_ln578_6

]]></Node>
<StgValue><ssdm name="select_ln579_6"/></StgValue>
</operation>

<operation id="696" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.5_ifconv:14 %sub_ln584_6 = sub i12 1075, i12 %zext_ln494_6

]]></Node>
<StgValue><ssdm name="sub_ln584_6"/></StgValue>
</operation>

<operation id="697" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.5_ifconv:15 %icmp_ln590_6 = icmp_sgt  i12 %sub_ln584_6, i12 22

]]></Node>
<StgValue><ssdm name="icmp_ln590_6"/></StgValue>
</operation>

<operation id="698" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.5_ifconv:16 %add_ln590_6 = add i12 %sub_ln584_6, i12 4074

]]></Node>
<StgValue><ssdm name="add_ln590_6"/></StgValue>
</operation>

<operation id="699" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.5_ifconv:17 %sub_ln590_6 = sub i12 22, i12 %sub_ln584_6

]]></Node>
<StgValue><ssdm name="sub_ln590_6"/></StgValue>
</operation>

<operation id="700" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.5_ifconv:18 %select_ln590_6 = select i1 %icmp_ln590_6, i12 %add_ln590_6, i12 %sub_ln590_6

]]></Node>
<StgValue><ssdm name="select_ln590_6"/></StgValue>
</operation>

<operation id="701" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.5_ifconv:20 %icmp_ln591_6 = icmp_eq  i12 %sub_ln584_6, i12 22

]]></Node>
<StgValue><ssdm name="icmp_ln591_6"/></StgValue>
</operation>

<operation id="702" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="30" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.5_ifconv:21 %trunc_ln592_6 = trunc i54 %select_ln579_6

]]></Node>
<StgValue><ssdm name="trunc_ln592_6"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="703" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.5_ifconv:19 %sext_ln591_6 = sext i12 %select_ln590_6

]]></Node>
<StgValue><ssdm name="sext_ln591_6"/></StgValue>
</operation>

<operation id="704" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.5_ifconv:22 %icmp_ln594_6 = icmp_ult  i12 %select_ln590_6, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln594_6"/></StgValue>
</operation>

<operation id="705" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.5_ifconv:29 %icmp_ln612_6 = icmp_ult  i12 %select_ln590_6, i12 30

]]></Node>
<StgValue><ssdm name="icmp_ln612_6"/></StgValue>
</operation>

<operation id="706" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="30" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.5_ifconv:30 %sext_ln591_6cast = trunc i32 %sext_ln591_6

]]></Node>
<StgValue><ssdm name="sext_ln591_6cast"/></StgValue>
</operation>

<operation id="707" st_id="52" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.5_ifconv:31 %shl_ln613_6 = shl i30 %trunc_ln592_6, i30 %sext_ln591_6cast

]]></Node>
<StgValue><ssdm name="shl_ln613_6"/></StgValue>
</operation>

<operation id="708" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.5_ifconv:32 %select_ln612_6 = select i1 %icmp_ln612_6, i30 %shl_ln613_6, i30 0

]]></Node>
<StgValue><ssdm name="select_ln612_6"/></StgValue>
</operation>

<operation id="709" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.5_ifconv:33 %xor_ln580_5 = xor i1 %icmp_ln580_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln580_5"/></StgValue>
</operation>

<operation id="710" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.5_ifconv:34 %and_ln591_5 = and i1 %icmp_ln591_6, i1 %xor_ln580_5

]]></Node>
<StgValue><ssdm name="and_ln591_5"/></StgValue>
</operation>

<operation id="711" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.5_ifconv:35 %select_ln591_5 = select i1 %and_ln591_5, i30 %trunc_ln592_6, i30 %select_ln612_6

]]></Node>
<StgValue><ssdm name="select_ln591_5"/></StgValue>
</operation>

<operation id="712" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.5_ifconv:36 %or_ln591_5 = or i1 %icmp_ln580_6, i1 %icmp_ln591_6

]]></Node>
<StgValue><ssdm name="or_ln591_5"/></StgValue>
</operation>

<operation id="713" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.5_ifconv:37 %xor_ln591_5 = xor i1 %or_ln591_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln591_5"/></StgValue>
</operation>

<operation id="714" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.5_ifconv:38 %and_ln590_5 = and i1 %icmp_ln590_6, i1 %xor_ln591_5

]]></Node>
<StgValue><ssdm name="and_ln590_5"/></StgValue>
</operation>

<operation id="715" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.5_ifconv:41 %or_ln1547_4 = or i6 %trunc_ln1547, i6 6

]]></Node>
<StgValue><ssdm name="or_ln1547_4"/></StgValue>
</operation>

<operation id="716" st_id="52" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="30" op_0_bw="30" op_1_bw="30" op_2_bw="30" op_3_bw="30" op_4_bw="30" op_5_bw="30" op_6_bw="30" op_7_bw="30" op_8_bw="30" op_9_bw="30" op_10_bw="30" op_11_bw="30" op_12_bw="30" op_13_bw="30" op_14_bw="30" op_15_bw="30" op_16_bw="30" op_17_bw="30" op_18_bw="30" op_19_bw="30" op_20_bw="30" op_21_bw="30" op_22_bw="30" op_23_bw="30" op_24_bw="30" op_25_bw="30" op_26_bw="30" op_27_bw="30" op_28_bw="30" op_29_bw="30" op_30_bw="30" op_31_bw="30" op_32_bw="30" op_33_bw="30" op_34_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.5_ifconv:42 %tmp_18 = mux i30 @_ssdm_op_Mux.ap_auto.33i30.i6, i30 %acc_V_0_3_reload_read, i30 %acc_V_1_3_reload_read, i30 %acc_V_2_3_reload_read, i30 %acc_V_3_3_reload_read, i30 %acc_V_4_3_reload_read, i30 %acc_V_5_3_reload_read, i30 %acc_V_6_3_reload_read, i30 %acc_V_7_3_reload_read, i30 %acc_V_8_3_reload_read, i30 %acc_V_9_3_reload_read, i30 %acc_V_10_3_reload_read, i30 %acc_V_11_3_reload_read, i30 %acc_V_12_3_reload_read, i30 %acc_V_13_3_reload_read, i30 %acc_V_14_3_reload_read, i30 %acc_V_15_3_reload_read, i30 %acc_V_16_3_reload_read, i30 %acc_V_17_3_reload_read, i30 %acc_V_18_3_reload_read, i30 %acc_V_19_3_reload_read, i30 %acc_V_20_3_reload_read, i30 %acc_V_21_3_reload_read, i30 %acc_V_22_3_reload_read, i30 %acc_V_23_3_reload_read, i30 %acc_V_24_3_reload_read, i30 %acc_V_25_3_reload_read, i30 %acc_V_26_3_reload_read, i30 %acc_V_27_3_reload_read, i30 %acc_V_28_3_reload_read, i30 %acc_V_29_3_reload_read, i30 %acc_V_30_3_reload_read, i30 %acc_V_31_3_reload_read, i30 %acc_V_32_3_reload_read, i6 %or_ln1547_4

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="717" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln594_6" val="1"/>
<literal name="and_ln590_5" val="1"/>
<literal name="icmp_ln580_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="54" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.5_ifconv:23 %zext_ln595_6 = zext i32 %sext_ln591_6

]]></Node>
<StgValue><ssdm name="zext_ln595_6"/></StgValue>
</operation>

<operation id="718" st_id="53" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln594_6" val="1"/>
<literal name="and_ln590_5" val="1"/>
<literal name="icmp_ln580_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.5_ifconv:24 %ashr_ln595_6 = ashr i54 %select_ln579_6, i54 %zext_ln595_6

]]></Node>
<StgValue><ssdm name="ashr_ln595_6"/></StgValue>
</operation>

<operation id="719" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln594_6" val="1"/>
<literal name="and_ln590_5" val="1"/>
<literal name="icmp_ln580_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="30" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.5_ifconv:25 %trunc_ln595_6 = trunc i54 %ashr_ln595_6

]]></Node>
<StgValue><ssdm name="trunc_ln595_6"/></StgValue>
</operation>

<operation id="720" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln594_6" val="0"/>
<literal name="and_ln590_5" val="1"/>
<literal name="icmp_ln580_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.5_ifconv:26 %tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %output_signal_load_6, i32 31

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="721" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln594_6" val="0"/>
<literal name="and_ln590_5" val="1"/>
<literal name="icmp_ln580_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.5_ifconv:27 %select_ln597_6 = select i1 %tmp_60, i30 1073741823, i30 0

]]></Node>
<StgValue><ssdm name="select_ln597_6"/></StgValue>
</operation>

<operation id="722" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="and_ln590_5" val="1"/>
<literal name="icmp_ln580_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.5_ifconv:28 %select_ln594_6 = select i1 %icmp_ln594_6, i30 %trunc_ln595_6, i30 %select_ln597_6

]]></Node>
<StgValue><ssdm name="select_ln594_6"/></StgValue>
</operation>

<operation id="723" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.5_ifconv:39 %select_ln590_13 = select i1 %and_ln590_5, i30 %select_ln594_6, i30 %select_ln591_5

]]></Node>
<StgValue><ssdm name="select_ln590_13"/></StgValue>
</operation>

<operation id="724" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.5_ifconv:40 %select_ln580_5 = select i1 %icmp_ln580_6, i30 0, i30 %select_ln590_13

]]></Node>
<StgValue><ssdm name="select_ln580_5"/></StgValue>
</operation>

<operation id="725" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.5_ifconv:43 %icmp_ln1547_6 = icmp_sgt  i30 %tmp_18, i30 %select_ln580_5

]]></Node>
<StgValue><ssdm name="icmp_ln1547_6"/></StgValue>
</operation>

<operation id="726" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv154:0 %icmp_ln988_6 = icmp_eq  i30 %tmp_18, i30 0

]]></Node>
<StgValue><ssdm name="icmp_ln988_6"/></StgValue>
</operation>

<operation id="727" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
_ifconv154:1 %tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %tmp_18, i32 29

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="728" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv154:2 %sub_ln992_6 = sub i30 0, i30 %tmp_18

]]></Node>
<StgValue><ssdm name="sub_ln992_6"/></StgValue>
</operation>

<operation id="729" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ifconv154:3 %select_ln991_6 = select i1 %tmp_61, i30 %sub_ln992_6, i30 %tmp_18

]]></Node>
<StgValue><ssdm name="select_ln991_6"/></StgValue>
</operation>

<operation id="730" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="30" op_0_bw="30" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv154:4 %p_Result_8_6 = partselect i30 @llvm.part.select.i30, i30 %select_ln991_6, i32 29, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_8_6"/></StgValue>
</operation>

<operation id="731" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
_ifconv154:5 %p_Result_24_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 3, i30 %p_Result_8_6

]]></Node>
<StgValue><ssdm name="p_Result_24_6"/></StgValue>
</operation>

<operation id="732" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv154:6 %l_6 = cttz i32 @llvm.cttz.i32, i32 %p_Result_24_6, i1 1

]]></Node>
<StgValue><ssdm name="l_6"/></StgValue>
</operation>

<operation id="733" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv154:7 %sub_ln997_6 = sub i32 30, i32 %l_6

]]></Node>
<StgValue><ssdm name="sub_ln997_6"/></StgValue>
</operation>

<operation id="734" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="30" op_0_bw="32">
<![CDATA[
_ifconv154:8 %trunc_ln997_6 = trunc i32 %sub_ln997_6

]]></Node>
<StgValue><ssdm name="trunc_ln997_6"/></StgValue>
</operation>

<operation id="735" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="5" op_0_bw="32">
<![CDATA[
_ifconv154:12 %trunc_ln1000_6 = trunc i32 %sub_ln997_6

]]></Node>
<StgValue><ssdm name="trunc_ln1000_6"/></StgValue>
</operation>

<operation id="736" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="8" op_0_bw="32">
<![CDATA[
_ifconv154:40 %trunc_ln996_6 = trunc i32 %l_6

]]></Node>
<StgValue><ssdm name="trunc_ln996_6"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="737" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.5_ifconv:44 %br_ln62 = br i1 %icmp_ln1547_6, void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.6_ifconv, void %_ifconv154

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="738" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_6" val="1"/>
<literal name="icmp_ln988_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv154:9 %add_ln997_6 = add i32 %sub_ln997_6, i32 4294967272

]]></Node>
<StgValue><ssdm name="add_ln997_6"/></StgValue>
</operation>

<operation id="739" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_6" val="1"/>
<literal name="icmp_ln988_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv154:10 %tmp_62 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln997_6, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="740" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_6" val="1"/>
<literal name="icmp_ln988_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv154:11 %icmp_ln999_6 = icmp_sgt  i31 %tmp_62, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln999_6"/></StgValue>
</operation>

<operation id="741" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_6" val="1"/>
<literal name="icmp_ln988_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv154:13 %sub_ln1000_6 = sub i5 23, i5 %trunc_ln1000_6

]]></Node>
<StgValue><ssdm name="sub_ln1000_6"/></StgValue>
</operation>

<operation id="742" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_6" val="1"/>
<literal name="icmp_ln988_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="30" op_0_bw="5">
<![CDATA[
_ifconv154:14 %zext_ln1000_6 = zext i5 %sub_ln1000_6

]]></Node>
<StgValue><ssdm name="zext_ln1000_6"/></StgValue>
</operation>

<operation id="743" st_id="54" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_6" val="1"/>
<literal name="icmp_ln988_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv154:15 %lshr_ln1000_6 = lshr i30 1073741823, i30 %zext_ln1000_6

]]></Node>
<StgValue><ssdm name="lshr_ln1000_6"/></StgValue>
</operation>

<operation id="744" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_6" val="1"/>
<literal name="icmp_ln988_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv154:16 %and_ln1000_6 = and i30 %select_ln991_6, i30 %lshr_ln1000_6

]]></Node>
<StgValue><ssdm name="and_ln1000_6"/></StgValue>
</operation>

<operation id="745" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_6" val="1"/>
<literal name="icmp_ln988_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv154:17 %icmp_ln1000_6 = icmp_ne  i30 %and_ln1000_6, i30 0

]]></Node>
<StgValue><ssdm name="icmp_ln1000_6"/></StgValue>
</operation>

<operation id="746" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_6" val="1"/>
<literal name="icmp_ln988_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv154:18 %tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln997_6, i32 31

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="747" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_6" val="1"/>
<literal name="icmp_ln988_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv154:19 %xor_ln1002_6 = xor i1 %tmp_63, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1002_6"/></StgValue>
</operation>

<operation id="748" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_6" val="1"/>
<literal name="icmp_ln988_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv154:20 %and_ln999_6 = and i1 %icmp_ln999_6, i1 %icmp_ln1000_6

]]></Node>
<StgValue><ssdm name="and_ln999_6"/></StgValue>
</operation>

<operation id="749" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_6" val="1"/>
<literal name="icmp_ln988_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv154:21 %add_ln1002_6 = add i30 %trunc_ln997_6, i30 1073741800

]]></Node>
<StgValue><ssdm name="add_ln1002_6"/></StgValue>
</operation>

<operation id="750" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_6" val="1"/>
<literal name="icmp_ln988_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ifconv154:22 %p_Result_15_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i30, i30 %select_ln991_6, i30 %add_ln1002_6

]]></Node>
<StgValue><ssdm name="p_Result_15_6"/></StgValue>
</operation>

<operation id="751" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_6" val="1"/>
<literal name="icmp_ln988_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv154:23 %or_ln1002_6 = or i1 %p_Result_15_6, i1 %and_ln999_6

]]></Node>
<StgValue><ssdm name="or_ln1002_6"/></StgValue>
</operation>

<operation id="752" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_6" val="1"/>
<literal name="icmp_ln988_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv154:25 %icmp_ln1011_6 = icmp_sgt  i32 %add_ln997_6, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1011_6"/></StgValue>
</operation>

<operation id="753" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_6" val="1"/>
<literal name="icmp_ln988_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv154:32 %tobool34_i_i283_6 = and i1 %or_ln1002_6, i1 %xor_ln1002_6

]]></Node>
<StgValue><ssdm name="tobool34_i_i283_6"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="754" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_6" val="1"/>
<literal name="icmp_ln988_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="64" op_0_bw="30">
<![CDATA[
_ifconv154:24 %zext_ln1010_6 = zext i30 %select_ln991_6

]]></Node>
<StgValue><ssdm name="zext_ln1010_6"/></StgValue>
</operation>

<operation id="755" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_6" val="1"/>
<literal name="icmp_ln1011_6" val="1"/>
<literal name="icmp_ln988_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv154:26 %add_ln1011_6 = add i32 %sub_ln997_6, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln1011_6"/></StgValue>
</operation>

<operation id="756" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_6" val="1"/>
<literal name="icmp_ln1011_6" val="1"/>
<literal name="icmp_ln988_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="64" op_0_bw="32">
<![CDATA[
_ifconv154:27 %zext_ln1011_6 = zext i32 %add_ln1011_6

]]></Node>
<StgValue><ssdm name="zext_ln1011_6"/></StgValue>
</operation>

<operation id="757" st_id="55" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_6" val="1"/>
<literal name="icmp_ln1011_6" val="1"/>
<literal name="icmp_ln988_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv154:28 %lshr_ln1011_6 = lshr i64 %zext_ln1010_6, i64 %zext_ln1011_6

]]></Node>
<StgValue><ssdm name="lshr_ln1011_6"/></StgValue>
</operation>

<operation id="758" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_6" val="1"/>
<literal name="icmp_ln1011_6" val="0"/>
<literal name="icmp_ln988_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv154:29 %sub_ln1012_6 = sub i32 25, i32 %sub_ln997_6

]]></Node>
<StgValue><ssdm name="sub_ln1012_6"/></StgValue>
</operation>

<operation id="759" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_6" val="1"/>
<literal name="icmp_ln1011_6" val="0"/>
<literal name="icmp_ln988_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="64" op_0_bw="32">
<![CDATA[
_ifconv154:30 %zext_ln1012_6 = zext i32 %sub_ln1012_6

]]></Node>
<StgValue><ssdm name="zext_ln1012_6"/></StgValue>
</operation>

<operation id="760" st_id="55" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_6" val="1"/>
<literal name="icmp_ln1011_6" val="0"/>
<literal name="icmp_ln988_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv154:31 %shl_ln1012_6 = shl i64 %zext_ln1010_6, i64 %zext_ln1012_6

]]></Node>
<StgValue><ssdm name="shl_ln1012_6"/></StgValue>
</operation>

<operation id="761" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_6" val="1"/>
<literal name="icmp_ln988_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv154:33 %m_1_6 = select i1 %icmp_ln1011_6, i64 %lshr_ln1011_6, i64 %shl_ln1012_6

]]></Node>
<StgValue><ssdm name="m_1_6"/></StgValue>
</operation>

<operation id="762" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_6" val="1"/>
<literal name="icmp_ln988_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="1">
<![CDATA[
_ifconv154:34 %zext_ln1014_6 = zext i1 %tobool34_i_i283_6

]]></Node>
<StgValue><ssdm name="zext_ln1014_6"/></StgValue>
</operation>

<operation id="763" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_6" val="1"/>
<literal name="icmp_ln988_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv154:35 %add_ln1014_6 = add i64 %m_1_6, i64 %zext_ln1014_6

]]></Node>
<StgValue><ssdm name="add_ln1014_6"/></StgValue>
</operation>

<operation id="764" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_6" val="1"/>
<literal name="icmp_ln988_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv154:36 %lshr_ln1015_6 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln1014_6, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln1015_6"/></StgValue>
</operation>

<operation id="765" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_6" val="1"/>
<literal name="icmp_ln988_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv154:38 %tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln1014_6, i32 25

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="766" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_6" val="1"/>
<literal name="icmp_ln988_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="64" op_0_bw="63">
<![CDATA[
_ifconv154:37 %zext_ln1015_6 = zext i63 %lshr_ln1015_6

]]></Node>
<StgValue><ssdm name="zext_ln1015_6"/></StgValue>
</operation>

<operation id="767" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_6" val="1"/>
<literal name="icmp_ln988_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv154:39 %select_ln996_6 = select i1 %tmp_64, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln996_6"/></StgValue>
</operation>

<operation id="768" st_id="56" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_6" val="1"/>
<literal name="icmp_ln988_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv154:41 %sub_ln1017_6 = sub i8 8, i8 %trunc_ln996_6

]]></Node>
<StgValue><ssdm name="sub_ln1017_6"/></StgValue>
</operation>

<operation id="769" st_id="56" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_6" val="1"/>
<literal name="icmp_ln988_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv154:42 %add_ln1017_6 = add i8 %sub_ln1017_6, i8 %select_ln996_6

]]></Node>
<StgValue><ssdm name="add_ln1017_6"/></StgValue>
</operation>

<operation id="770" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_6" val="1"/>
<literal name="icmp_ln988_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv154:43 %tmp_19 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_61, i8 %add_ln1017_6

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="771" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_6" val="1"/>
<literal name="icmp_ln988_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv154:44 %p_Result_26_6 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1015_6, i9 %tmp_19, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_26_6"/></StgValue>
</operation>

<operation id="772" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_6" val="1"/>
<literal name="icmp_ln988_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="64">
<![CDATA[
_ifconv154:45 %trunc_ln750_6 = trunc i64 %p_Result_26_6

]]></Node>
<StgValue><ssdm name="trunc_ln750_6"/></StgValue>
</operation>

<operation id="773" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv154:46 %select_ln988_6 = select i1 %icmp_ln988_6, i32 0, i32 %trunc_ln750_6

]]></Node>
<StgValue><ssdm name="select_ln988_6"/></StgValue>
</operation>

<operation id="774" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
_ifconv154:47 %write_ln63 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %output_signal, i32 %select_ln988_6

]]></Node>
<StgValue><ssdm name="write_ln63"/></StgValue>
</operation>

<operation id="775" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="0">
<![CDATA[
_ifconv154:48 %br_ln65 = br void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.6_ifconv

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="776" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.6_ifconv:41 %or_ln1547_5 = or i6 %trunc_ln1547, i6 7

]]></Node>
<StgValue><ssdm name="or_ln1547_5"/></StgValue>
</operation>

<operation id="777" st_id="56" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="30" op_0_bw="30" op_1_bw="30" op_2_bw="30" op_3_bw="30" op_4_bw="30" op_5_bw="30" op_6_bw="30" op_7_bw="30" op_8_bw="30" op_9_bw="30" op_10_bw="30" op_11_bw="30" op_12_bw="30" op_13_bw="30" op_14_bw="30" op_15_bw="30" op_16_bw="30" op_17_bw="30" op_18_bw="30" op_19_bw="30" op_20_bw="30" op_21_bw="30" op_22_bw="30" op_23_bw="30" op_24_bw="30" op_25_bw="30" op_26_bw="30" op_27_bw="30" op_28_bw="30" op_29_bw="30" op_30_bw="30" op_31_bw="30" op_32_bw="30" op_33_bw="30" op_34_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.6_ifconv:42 %tmp_21 = mux i30 @_ssdm_op_Mux.ap_auto.33i30.i6, i30 %acc_V_0_3_reload_read, i30 %acc_V_1_3_reload_read, i30 %acc_V_2_3_reload_read, i30 %acc_V_3_3_reload_read, i30 %acc_V_4_3_reload_read, i30 %acc_V_5_3_reload_read, i30 %acc_V_6_3_reload_read, i30 %acc_V_7_3_reload_read, i30 %acc_V_8_3_reload_read, i30 %acc_V_9_3_reload_read, i30 %acc_V_10_3_reload_read, i30 %acc_V_11_3_reload_read, i30 %acc_V_12_3_reload_read, i30 %acc_V_13_3_reload_read, i30 %acc_V_14_3_reload_read, i30 %acc_V_15_3_reload_read, i30 %acc_V_16_3_reload_read, i30 %acc_V_17_3_reload_read, i30 %acc_V_18_3_reload_read, i30 %acc_V_19_3_reload_read, i30 %acc_V_20_3_reload_read, i30 %acc_V_21_3_reload_read, i30 %acc_V_22_3_reload_read, i30 %acc_V_23_3_reload_read, i30 %acc_V_24_3_reload_read, i30 %acc_V_25_3_reload_read, i30 %acc_V_26_3_reload_read, i30 %acc_V_27_3_reload_read, i30 %acc_V_28_3_reload_read, i30 %acc_V_29_3_reload_read, i30 %acc_V_30_3_reload_read, i30 %acc_V_31_3_reload_read, i30 %acc_V_32_3_reload_read, i6 %or_ln1547_5

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="778" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.6_ifconv:0 %output_signal_load_7 = phi i32 %select_ln988_6, void %_ifconv154, i32 %output_signal_load_6, void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.5_ifconv

]]></Node>
<StgValue><ssdm name="output_signal_load_7"/></StgValue>
</operation>

<operation id="779" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.6_ifconv:1 %bitcast_ln62_7 = bitcast i32 %output_signal_load_7

]]></Node>
<StgValue><ssdm name="bitcast_ln62_7"/></StgValue>
</operation>

<operation id="780" st_id="57" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="64" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.6_ifconv:2 %d_1_7 = fpext i32 %bitcast_ln62_7

]]></Node>
<StgValue><ssdm name="d_1_7"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="781" st_id="58" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="64" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.6_ifconv:2 %d_1_7 = fpext i32 %bitcast_ln62_7

]]></Node>
<StgValue><ssdm name="d_1_7"/></StgValue>
</operation>

<operation id="782" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="64" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.6_ifconv:3 %bitcast_ln709_7 = bitcast i64 %d_1_7

]]></Node>
<StgValue><ssdm name="bitcast_ln709_7"/></StgValue>
</operation>

<operation id="783" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="63" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.6_ifconv:4 %trunc_ln566_7 = trunc i64 %bitcast_ln709_7

]]></Node>
<StgValue><ssdm name="trunc_ln566_7"/></StgValue>
</operation>

<operation id="784" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.6_ifconv:5 %tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln709_7, i32 63

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="785" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.6_ifconv:6 %p_Result_4_7 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln709_7, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="p_Result_4_7"/></StgValue>
</operation>

<operation id="786" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="52" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.6_ifconv:8 %trunc_ln574_7 = trunc i64 %bitcast_ln709_7

]]></Node>
<StgValue><ssdm name="trunc_ln574_7"/></StgValue>
</operation>

<operation id="787" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.6_ifconv:13 %icmp_ln580_7 = icmp_eq  i63 %trunc_ln566_7, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln580_7"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="788" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="12" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.6_ifconv:7 %zext_ln494_7 = zext i11 %p_Result_4_7

]]></Node>
<StgValue><ssdm name="zext_ln494_7"/></StgValue>
</operation>

<operation id="789" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.6_ifconv:9 %tmp_20 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_7

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="790" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="54" op_0_bw="53">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.6_ifconv:10 %zext_ln578_7 = zext i53 %tmp_20

]]></Node>
<StgValue><ssdm name="zext_ln578_7"/></StgValue>
</operation>

<operation id="791" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="tmp_65" val="1"/>
<literal name="icmp_ln580_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.6_ifconv:11 %sub_ln494_7 = sub i54 0, i54 %zext_ln578_7

]]></Node>
<StgValue><ssdm name="sub_ln494_7"/></StgValue>
</operation>

<operation id="792" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.6_ifconv:12 %select_ln579_7 = select i1 %tmp_65, i54 %sub_ln494_7, i54 %zext_ln578_7

]]></Node>
<StgValue><ssdm name="select_ln579_7"/></StgValue>
</operation>

<operation id="793" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.6_ifconv:14 %sub_ln584_7 = sub i12 1075, i12 %zext_ln494_7

]]></Node>
<StgValue><ssdm name="sub_ln584_7"/></StgValue>
</operation>

<operation id="794" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.6_ifconv:15 %icmp_ln590_7 = icmp_sgt  i12 %sub_ln584_7, i12 22

]]></Node>
<StgValue><ssdm name="icmp_ln590_7"/></StgValue>
</operation>

<operation id="795" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.6_ifconv:16 %add_ln590_7 = add i12 %sub_ln584_7, i12 4074

]]></Node>
<StgValue><ssdm name="add_ln590_7"/></StgValue>
</operation>

<operation id="796" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.6_ifconv:17 %sub_ln590_7 = sub i12 22, i12 %sub_ln584_7

]]></Node>
<StgValue><ssdm name="sub_ln590_7"/></StgValue>
</operation>

<operation id="797" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.6_ifconv:18 %select_ln590_7 = select i1 %icmp_ln590_7, i12 %add_ln590_7, i12 %sub_ln590_7

]]></Node>
<StgValue><ssdm name="select_ln590_7"/></StgValue>
</operation>

<operation id="798" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.6_ifconv:20 %icmp_ln591_7 = icmp_eq  i12 %sub_ln584_7, i12 22

]]></Node>
<StgValue><ssdm name="icmp_ln591_7"/></StgValue>
</operation>

<operation id="799" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="30" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.6_ifconv:21 %trunc_ln592_7 = trunc i54 %select_ln579_7

]]></Node>
<StgValue><ssdm name="trunc_ln592_7"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="800" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.6_ifconv:19 %sext_ln591_7 = sext i12 %select_ln590_7

]]></Node>
<StgValue><ssdm name="sext_ln591_7"/></StgValue>
</operation>

<operation id="801" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.6_ifconv:22 %icmp_ln594_7 = icmp_ult  i12 %select_ln590_7, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln594_7"/></StgValue>
</operation>

<operation id="802" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.6_ifconv:29 %icmp_ln612_7 = icmp_ult  i12 %select_ln590_7, i12 30

]]></Node>
<StgValue><ssdm name="icmp_ln612_7"/></StgValue>
</operation>

<operation id="803" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="30" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.6_ifconv:30 %sext_ln591_7cast = trunc i32 %sext_ln591_7

]]></Node>
<StgValue><ssdm name="sext_ln591_7cast"/></StgValue>
</operation>

<operation id="804" st_id="60" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.6_ifconv:31 %shl_ln613_7 = shl i30 %trunc_ln592_7, i30 %sext_ln591_7cast

]]></Node>
<StgValue><ssdm name="shl_ln613_7"/></StgValue>
</operation>

<operation id="805" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.6_ifconv:32 %select_ln612_7 = select i1 %icmp_ln612_7, i30 %shl_ln613_7, i30 0

]]></Node>
<StgValue><ssdm name="select_ln612_7"/></StgValue>
</operation>

<operation id="806" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.6_ifconv:33 %xor_ln580_6 = xor i1 %icmp_ln580_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln580_6"/></StgValue>
</operation>

<operation id="807" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.6_ifconv:34 %and_ln591_6 = and i1 %icmp_ln591_7, i1 %xor_ln580_6

]]></Node>
<StgValue><ssdm name="and_ln591_6"/></StgValue>
</operation>

<operation id="808" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.6_ifconv:35 %select_ln591_6 = select i1 %and_ln591_6, i30 %trunc_ln592_7, i30 %select_ln612_7

]]></Node>
<StgValue><ssdm name="select_ln591_6"/></StgValue>
</operation>

<operation id="809" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.6_ifconv:36 %or_ln591_6 = or i1 %icmp_ln580_7, i1 %icmp_ln591_7

]]></Node>
<StgValue><ssdm name="or_ln591_6"/></StgValue>
</operation>

<operation id="810" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.6_ifconv:37 %xor_ln591_6 = xor i1 %or_ln591_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln591_6"/></StgValue>
</operation>

<operation id="811" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.6_ifconv:38 %and_ln590_6 = and i1 %icmp_ln590_7, i1 %xor_ln591_6

]]></Node>
<StgValue><ssdm name="and_ln590_6"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="812" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln594_7" val="1"/>
<literal name="and_ln590_6" val="1"/>
<literal name="icmp_ln580_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="54" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.6_ifconv:23 %zext_ln595_7 = zext i32 %sext_ln591_7

]]></Node>
<StgValue><ssdm name="zext_ln595_7"/></StgValue>
</operation>

<operation id="813" st_id="61" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln594_7" val="1"/>
<literal name="and_ln590_6" val="1"/>
<literal name="icmp_ln580_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.6_ifconv:24 %ashr_ln595_7 = ashr i54 %select_ln579_7, i54 %zext_ln595_7

]]></Node>
<StgValue><ssdm name="ashr_ln595_7"/></StgValue>
</operation>

<operation id="814" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln594_7" val="1"/>
<literal name="and_ln590_6" val="1"/>
<literal name="icmp_ln580_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="30" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.6_ifconv:25 %trunc_ln595_7 = trunc i54 %ashr_ln595_7

]]></Node>
<StgValue><ssdm name="trunc_ln595_7"/></StgValue>
</operation>

<operation id="815" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln594_7" val="0"/>
<literal name="and_ln590_6" val="1"/>
<literal name="icmp_ln580_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.6_ifconv:26 %tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %output_signal_load_7, i32 31

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="816" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln594_7" val="0"/>
<literal name="and_ln590_6" val="1"/>
<literal name="icmp_ln580_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.6_ifconv:27 %select_ln597_7 = select i1 %tmp_66, i30 1073741823, i30 0

]]></Node>
<StgValue><ssdm name="select_ln597_7"/></StgValue>
</operation>

<operation id="817" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="and_ln590_6" val="1"/>
<literal name="icmp_ln580_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.6_ifconv:28 %select_ln594_7 = select i1 %icmp_ln594_7, i30 %trunc_ln595_7, i30 %select_ln597_7

]]></Node>
<StgValue><ssdm name="select_ln594_7"/></StgValue>
</operation>

<operation id="818" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln580_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.6_ifconv:39 %select_ln590_14 = select i1 %and_ln590_6, i30 %select_ln594_7, i30 %select_ln591_6

]]></Node>
<StgValue><ssdm name="select_ln590_14"/></StgValue>
</operation>

<operation id="819" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.6_ifconv:40 %select_ln580_6 = select i1 %icmp_ln580_7, i30 0, i30 %select_ln590_14

]]></Node>
<StgValue><ssdm name="select_ln580_6"/></StgValue>
</operation>

<operation id="820" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.6_ifconv:43 %icmp_ln1547_7 = icmp_sgt  i30 %tmp_21, i30 %select_ln580_6

]]></Node>
<StgValue><ssdm name="icmp_ln1547_7"/></StgValue>
</operation>

<operation id="821" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.6_ifconv:44 %br_ln62 = br i1 %icmp_ln1547_7, void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.7, void %_ifconv180

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="822" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv180:0 %icmp_ln988_7 = icmp_eq  i30 %tmp_21, i30 0

]]></Node>
<StgValue><ssdm name="icmp_ln988_7"/></StgValue>
</operation>

<operation id="823" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
_ifconv180:1 %tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %tmp_21, i32 29

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="824" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv180:2 %sub_ln992_7 = sub i30 0, i30 %tmp_21

]]></Node>
<StgValue><ssdm name="sub_ln992_7"/></StgValue>
</operation>

<operation id="825" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ifconv180:3 %select_ln991_7 = select i1 %tmp_67, i30 %sub_ln992_7, i30 %tmp_21

]]></Node>
<StgValue><ssdm name="select_ln991_7"/></StgValue>
</operation>

<operation id="826" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="30" op_0_bw="30" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv180:4 %p_Result_8_7 = partselect i30 @llvm.part.select.i30, i30 %select_ln991_7, i32 29, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_8_7"/></StgValue>
</operation>

<operation id="827" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
_ifconv180:5 %p_Result_24_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 3, i30 %p_Result_8_7

]]></Node>
<StgValue><ssdm name="p_Result_24_7"/></StgValue>
</operation>

<operation id="828" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv180:6 %l_7 = cttz i32 @llvm.cttz.i32, i32 %p_Result_24_7, i1 1

]]></Node>
<StgValue><ssdm name="l_7"/></StgValue>
</operation>

<operation id="829" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv180:7 %sub_ln997_7 = sub i32 30, i32 %l_7

]]></Node>
<StgValue><ssdm name="sub_ln997_7"/></StgValue>
</operation>

<operation id="830" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="30" op_0_bw="32">
<![CDATA[
_ifconv180:8 %trunc_ln997_7 = trunc i32 %sub_ln997_7

]]></Node>
<StgValue><ssdm name="trunc_ln997_7"/></StgValue>
</operation>

<operation id="831" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="5" op_0_bw="32">
<![CDATA[
_ifconv180:12 %trunc_ln1000_7 = trunc i32 %sub_ln997_7

]]></Node>
<StgValue><ssdm name="trunc_ln1000_7"/></StgValue>
</operation>

<operation id="832" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="8" op_0_bw="32">
<![CDATA[
_ifconv180:40 %trunc_ln996_7 = trunc i32 %l_7

]]></Node>
<StgValue><ssdm name="trunc_ln996_7"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="833" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_7" val="1"/>
<literal name="icmp_ln988_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv180:9 %add_ln997_7 = add i32 %sub_ln997_7, i32 4294967272

]]></Node>
<StgValue><ssdm name="add_ln997_7"/></StgValue>
</operation>

<operation id="834" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_7" val="1"/>
<literal name="icmp_ln988_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv180:10 %tmp_68 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln997_7, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="835" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_7" val="1"/>
<literal name="icmp_ln988_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv180:11 %icmp_ln999_7 = icmp_sgt  i31 %tmp_68, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln999_7"/></StgValue>
</operation>

<operation id="836" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_7" val="1"/>
<literal name="icmp_ln988_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv180:13 %sub_ln1000_7 = sub i5 23, i5 %trunc_ln1000_7

]]></Node>
<StgValue><ssdm name="sub_ln1000_7"/></StgValue>
</operation>

<operation id="837" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_7" val="1"/>
<literal name="icmp_ln988_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="30" op_0_bw="5">
<![CDATA[
_ifconv180:14 %zext_ln1000_7 = zext i5 %sub_ln1000_7

]]></Node>
<StgValue><ssdm name="zext_ln1000_7"/></StgValue>
</operation>

<operation id="838" st_id="62" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_7" val="1"/>
<literal name="icmp_ln988_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv180:15 %lshr_ln1000_7 = lshr i30 1073741823, i30 %zext_ln1000_7

]]></Node>
<StgValue><ssdm name="lshr_ln1000_7"/></StgValue>
</operation>

<operation id="839" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_7" val="1"/>
<literal name="icmp_ln988_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv180:16 %and_ln1000_7 = and i30 %select_ln991_7, i30 %lshr_ln1000_7

]]></Node>
<StgValue><ssdm name="and_ln1000_7"/></StgValue>
</operation>

<operation id="840" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_7" val="1"/>
<literal name="icmp_ln988_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv180:17 %icmp_ln1000_7 = icmp_ne  i30 %and_ln1000_7, i30 0

]]></Node>
<StgValue><ssdm name="icmp_ln1000_7"/></StgValue>
</operation>

<operation id="841" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_7" val="1"/>
<literal name="icmp_ln988_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv180:18 %tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln997_7, i32 31

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="842" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_7" val="1"/>
<literal name="icmp_ln988_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv180:19 %xor_ln1002_7 = xor i1 %tmp_69, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1002_7"/></StgValue>
</operation>

<operation id="843" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_7" val="1"/>
<literal name="icmp_ln988_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv180:20 %and_ln999_7 = and i1 %icmp_ln999_7, i1 %icmp_ln1000_7

]]></Node>
<StgValue><ssdm name="and_ln999_7"/></StgValue>
</operation>

<operation id="844" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_7" val="1"/>
<literal name="icmp_ln988_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv180:21 %add_ln1002_7 = add i30 %trunc_ln997_7, i30 1073741800

]]></Node>
<StgValue><ssdm name="add_ln1002_7"/></StgValue>
</operation>

<operation id="845" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_7" val="1"/>
<literal name="icmp_ln988_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ifconv180:22 %p_Result_15_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i30, i30 %select_ln991_7, i30 %add_ln1002_7

]]></Node>
<StgValue><ssdm name="p_Result_15_7"/></StgValue>
</operation>

<operation id="846" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_7" val="1"/>
<literal name="icmp_ln988_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv180:23 %or_ln1002_7 = or i1 %p_Result_15_7, i1 %and_ln999_7

]]></Node>
<StgValue><ssdm name="or_ln1002_7"/></StgValue>
</operation>

<operation id="847" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_7" val="1"/>
<literal name="icmp_ln988_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv180:25 %icmp_ln1011_7 = icmp_sgt  i32 %add_ln997_7, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1011_7"/></StgValue>
</operation>

<operation id="848" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_7" val="1"/>
<literal name="icmp_ln988_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv180:32 %tobool34_i_i283_7 = and i1 %or_ln1002_7, i1 %xor_ln1002_7

]]></Node>
<StgValue><ssdm name="tobool34_i_i283_7"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="849" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_7" val="1"/>
<literal name="icmp_ln988_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="30">
<![CDATA[
_ifconv180:24 %zext_ln1010_7 = zext i30 %select_ln991_7

]]></Node>
<StgValue><ssdm name="zext_ln1010_7"/></StgValue>
</operation>

<operation id="850" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_7" val="1"/>
<literal name="icmp_ln1011_7" val="1"/>
<literal name="icmp_ln988_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv180:26 %add_ln1011_7 = add i32 %sub_ln997_7, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln1011_7"/></StgValue>
</operation>

<operation id="851" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_7" val="1"/>
<literal name="icmp_ln1011_7" val="1"/>
<literal name="icmp_ln988_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="32">
<![CDATA[
_ifconv180:27 %zext_ln1011_7 = zext i32 %add_ln1011_7

]]></Node>
<StgValue><ssdm name="zext_ln1011_7"/></StgValue>
</operation>

<operation id="852" st_id="63" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_7" val="1"/>
<literal name="icmp_ln1011_7" val="1"/>
<literal name="icmp_ln988_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv180:28 %lshr_ln1011_7 = lshr i64 %zext_ln1010_7, i64 %zext_ln1011_7

]]></Node>
<StgValue><ssdm name="lshr_ln1011_7"/></StgValue>
</operation>

<operation id="853" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_7" val="1"/>
<literal name="icmp_ln1011_7" val="0"/>
<literal name="icmp_ln988_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv180:29 %sub_ln1012_7 = sub i32 25, i32 %sub_ln997_7

]]></Node>
<StgValue><ssdm name="sub_ln1012_7"/></StgValue>
</operation>

<operation id="854" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_7" val="1"/>
<literal name="icmp_ln1011_7" val="0"/>
<literal name="icmp_ln988_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="64" op_0_bw="32">
<![CDATA[
_ifconv180:30 %zext_ln1012_7 = zext i32 %sub_ln1012_7

]]></Node>
<StgValue><ssdm name="zext_ln1012_7"/></StgValue>
</operation>

<operation id="855" st_id="63" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_7" val="1"/>
<literal name="icmp_ln1011_7" val="0"/>
<literal name="icmp_ln988_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv180:31 %shl_ln1012_7 = shl i64 %zext_ln1010_7, i64 %zext_ln1012_7

]]></Node>
<StgValue><ssdm name="shl_ln1012_7"/></StgValue>
</operation>

<operation id="856" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_7" val="1"/>
<literal name="icmp_ln988_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv180:33 %m_1_7 = select i1 %icmp_ln1011_7, i64 %lshr_ln1011_7, i64 %shl_ln1012_7

]]></Node>
<StgValue><ssdm name="m_1_7"/></StgValue>
</operation>

<operation id="857" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_7" val="1"/>
<literal name="icmp_ln988_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="1">
<![CDATA[
_ifconv180:34 %zext_ln1014_7 = zext i1 %tobool34_i_i283_7

]]></Node>
<StgValue><ssdm name="zext_ln1014_7"/></StgValue>
</operation>

<operation id="858" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_7" val="1"/>
<literal name="icmp_ln988_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv180:35 %add_ln1014_7 = add i64 %m_1_7, i64 %zext_ln1014_7

]]></Node>
<StgValue><ssdm name="add_ln1014_7"/></StgValue>
</operation>

<operation id="859" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_7" val="1"/>
<literal name="icmp_ln988_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv180:36 %lshr_ln1015_7 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln1014_7, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln1015_7"/></StgValue>
</operation>

<operation id="860" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_7" val="1"/>
<literal name="icmp_ln988_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv180:38 %tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln1014_7, i32 25

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="861" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_7" val="1"/>
<literal name="icmp_ln988_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="64" op_0_bw="63">
<![CDATA[
_ifconv180:37 %zext_ln1015_7 = zext i63 %lshr_ln1015_7

]]></Node>
<StgValue><ssdm name="zext_ln1015_7"/></StgValue>
</operation>

<operation id="862" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_7" val="1"/>
<literal name="icmp_ln988_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv180:39 %select_ln996_7 = select i1 %tmp_70, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln996_7"/></StgValue>
</operation>

<operation id="863" st_id="64" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_7" val="1"/>
<literal name="icmp_ln988_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv180:41 %sub_ln1017_7 = sub i8 8, i8 %trunc_ln996_7

]]></Node>
<StgValue><ssdm name="sub_ln1017_7"/></StgValue>
</operation>

<operation id="864" st_id="64" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_7" val="1"/>
<literal name="icmp_ln988_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv180:42 %add_ln1017_7 = add i8 %sub_ln1017_7, i8 %select_ln996_7

]]></Node>
<StgValue><ssdm name="add_ln1017_7"/></StgValue>
</operation>

<operation id="865" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_7" val="1"/>
<literal name="icmp_ln988_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv180:43 %tmp_22 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_67, i8 %add_ln1017_7

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="866" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_7" val="1"/>
<literal name="icmp_ln988_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv180:44 %p_Result_26_7 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1015_7, i9 %tmp_22, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_26_7"/></StgValue>
</operation>

<operation id="867" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_7" val="1"/>
<literal name="icmp_ln988_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="64">
<![CDATA[
_ifconv180:45 %trunc_ln750_7 = trunc i64 %p_Result_26_7

]]></Node>
<StgValue><ssdm name="trunc_ln750_7"/></StgValue>
</operation>

<operation id="868" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv180:46 %select_ln988_7 = select i1 %icmp_ln988_7, i32 0, i32 %trunc_ln750_7

]]></Node>
<StgValue><ssdm name="select_ln988_7"/></StgValue>
</operation>

<operation id="869" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv180:47 %write_ln63 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %output_signal, i32 %select_ln988_7

]]></Node>
<StgValue><ssdm name="write_ln63"/></StgValue>
</operation>

<operation id="870" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln1547_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="0">
<![CDATA[
_ifconv180:48 %br_ln65 = br void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.7

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="871" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.7:0 %i_1_0_load_2 = load i64 %i_1_0

]]></Node>
<StgValue><ssdm name="i_1_0_load_2"/></StgValue>
</operation>

<operation id="872" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.7:1 %add_ln59 = add i64 %i_1_0_load_2, i64 8

]]></Node>
<StgValue><ssdm name="add_ln59"/></StgValue>
</operation>

<operation id="873" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.7:2 %store_ln59 = store i64 %add_ln59, i64 %i_1_0

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="874" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.7:3 %br_ln0 = br void %.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
