
---------- Begin Simulation Statistics ----------
final_tick                               117813977000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 313433                       # Simulator instruction rate (inst/s)
host_mem_usage                                 711976                       # Number of bytes of host memory used
host_op_rate                                   316951                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   319.05                       # Real time elapsed on the host
host_tick_rate                              369268281                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101122354                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.117814                       # Number of seconds simulated
sim_ticks                                117813977000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.792839                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4080033                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4811766                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 20                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            345778                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5095356                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             102839                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          675272                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           572433                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6502978                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  312604                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        35007                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101122354                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.178140                       # CPI: cycles per instruction
system.cpu.discardedOps                        949837                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48867908                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          40534363                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6257564                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2213553                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.848796                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        117813977                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55111288     54.50%     54.50% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.67% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    380      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    470      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    382      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            282752      0.28%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            266991      0.26%     55.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            163440      0.16%     55.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           505318      0.50%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            36718      0.04%     55.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         10949      0.01%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::MemRead               38138372     37.72%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6383088      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101122354                       # Class of committed instruction
system.cpu.tickCycles                       115600424                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    33                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            2                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           955                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          570                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         3286                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         6680                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              2                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 117813977000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                192                       # Transaction distribution
system.membus.trans_dist::CleanEvict                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq               128                       # Transaction distribution
system.membus.trans_dist::ReadExResp              128                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           192                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port          642                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    642                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  655360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               953                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     953    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 953                       # Request fanout histogram
system.membus.respLayer1.occupancy           41435750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             1250500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 117813977000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1623                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2385                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          169                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             726                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1781                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1781                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           233                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1390                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          635                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         9449                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 10084                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       823296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     11378688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               12201984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               4                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             3408                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.170775                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.376367                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2826     82.92%     82.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    582     17.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               3408                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          170136000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         206117997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          15145000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 117813977000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   86                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 2995                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3081                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  86                       # number of overall hits
system.l2.overall_hits::.cpu.data                2995                       # number of overall hits
system.l2.overall_hits::total                    3081                       # number of overall hits
system.l2.demand_misses::.cpu.inst                147                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                176                       # number of demand (read+write) misses
system.l2.demand_misses::total                    323                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               147                       # number of overall misses
system.l2.overall_misses::.cpu.data               176                       # number of overall misses
system.l2.overall_misses::total                   323                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     45385000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     54959000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        100344000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     45385000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     54959000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       100344000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              233                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             3171                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3404                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             233                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            3171                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3404                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.630901                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.055503                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.094888                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.630901                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.055503                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.094888                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 308741.496599                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 312267.045455                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 310662.538700                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 308741.496599                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 312267.045455                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 310662.538700                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           147                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           173                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               320                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          147                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          173                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              320                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     42445000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     50662000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     93107000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     42445000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     50662000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     93107000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.630901                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.054557                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.094007                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.630901                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.054557                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.094007                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 288741.496599                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 292843.930636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 290959.375000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 288741.496599                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 292843.930636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 290959.375000                       # average overall mshr miss latency
system.l2.replacements                              4                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         2385                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2385                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         2385                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2385                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          128                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              128                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          128                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          128                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1653                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1653                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             128                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 128                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     39598000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      39598000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          1781                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1781                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.071870                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.071870                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 309359.375000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 309359.375000                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          128                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            128                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     37038000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     37038000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.071870                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.071870                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 289359.375000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 289359.375000                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             86                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 86                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          147                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              147                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     45385000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     45385000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          233                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            233                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.630901                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.630901                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 308741.496599                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 308741.496599                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          147                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          147                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     42445000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     42445000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.630901                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.630901                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 288741.496599                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 288741.496599                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1342                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1342                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           48                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              48                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     15361000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     15361000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1390                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1390                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.034532                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.034532                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 320020.833333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 320020.833333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           45                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           45                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     13624000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     13624000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.032374                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.032374                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 302755.555556                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 302755.555556                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 117813977000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   310.269998                       # Cycle average of tags in use
system.l2.tags.total_refs                        6107                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       320                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     19.084375                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    272000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       145.008439                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       165.261559                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.283220                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.322776                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.605996                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           316                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          316                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.617188                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     12540                       # Number of tag accesses
system.l2.tags.data_accesses                    12540                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 117813977000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         301056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         354304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             655360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       301056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        301056                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             147                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             173                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 320                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2555350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3007317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               5562668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2555350                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2555350                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2555350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3007317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              5562668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      4704.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5536.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000996250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               40814                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         320                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     10240                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      32.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1159922250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   51200000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1351922250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                    113273.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               132023.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                       633                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     9596                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 10240                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                    320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                    320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                    320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                    320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                    320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                    320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                    320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                    320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                    320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                    320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                    320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                    320                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          644                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean   1017.639752                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean  1012.007309                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    65.409779                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            1      0.16%      0.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            3      0.47%      0.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            2      0.31%      0.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            1      0.16%      1.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.16%      1.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          636     98.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          644                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 655360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  655360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         5.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      5.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   15741162000                       # Total gap between requests
system.mem_ctrls.avgGap                   49191131.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       301056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       354304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 2555350.457272145431                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3007317.204816878308                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         4704                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5536                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    623374250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    728548000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst    132520.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data    131601.88                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    93.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2327640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1237170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            37013760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9300117840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1716856530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      43794800160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        54852353100                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.584428                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 113836443000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3934028250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     43505750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2270520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1206810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            36099840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9300117840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1718849250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      43793122080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        54851666340                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        465.578599                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 113832387750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3934028250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     47561000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    117813977000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 117813977000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     13873327                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13873327                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     13873327                       # number of overall hits
system.cpu.icache.overall_hits::total        13873327                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          233                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            233                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          233                       # number of overall misses
system.cpu.icache.overall_misses::total           233                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     51134000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     51134000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     51134000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     51134000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     13873560                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     13873560                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     13873560                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     13873560                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000017                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000017                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 219459.227468                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 219459.227468                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 219459.227468                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 219459.227468                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          169                       # number of writebacks
system.cpu.icache.writebacks::total               169                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          233                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          233                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          233                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          233                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     50668000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     50668000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     50668000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     50668000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 217459.227468                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 217459.227468                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 217459.227468                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 217459.227468                       # average overall mshr miss latency
system.cpu.icache.replacements                    169                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     13873327                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13873327                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          233                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           233                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     51134000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     51134000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     13873560                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     13873560                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 219459.227468                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 219459.227468                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          233                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          233                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     50668000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     50668000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 217459.227468                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 217459.227468                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 117813977000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.989567                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            13873560                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               233                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          59543.175966                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            293000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    63.989567                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999837                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999837                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         110988713                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        110988713                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 117813977000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 117813977000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 117813977000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43871581                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43871581                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43880278                       # number of overall hits
system.cpu.dcache.overall_hits::total        43880278                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         3357                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3357                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         3367                       # number of overall misses
system.cpu.dcache.overall_misses::total          3367                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    208024000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    208024000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    208024000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    208024000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43874938                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43874938                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43883645                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43883645                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000077                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000077                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000077                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000077                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61967.232648                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61967.232648                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61783.189783                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61783.189783                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2385                       # number of writebacks
system.cpu.dcache.writebacks::total              2385                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          192                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          192                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          192                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          192                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         3165                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3165                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3171                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3171                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    162149000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    162149000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    163848000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    163848000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000072                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000072                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 51231.911532                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51231.911532                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 51670.766320                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51670.766320                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3107                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37548715                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37548715                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1395                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1395                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     85696000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     85696000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37550110                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37550110                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000037                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61430.824373                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61430.824373                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1384                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1384                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     79685000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     79685000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57575.867052                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57575.867052                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6322866                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6322866                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1962                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1962                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    122328000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    122328000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6324828                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6324828                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000310                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000310                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62348.623853                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62348.623853                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          181                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          181                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1781                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1781                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     82464000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     82464000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000282                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000282                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 46302.077485                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 46302.077485                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8697                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8697                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           10                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           10                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8707                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8707                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.001149                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.001149                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1699000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1699000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.000689                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000689                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 283166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 283166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 117813977000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.977915                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43883781                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3171                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          13839.098392                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            807000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    63.977915                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999655                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999655                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         351074987                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        351074987                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 117813977000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 117813977000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
