<?xml version="1.0" encoding="UTF-8"?>
<xd:addressMap xmlns:xd="http://www.xilinx.com/xd">
  <xd:addressRange xd:componentRef="regslice_control_userpf_M_AXI" xd:addressSpace="regslice_control_userpf_M_AXI" xd:segment="SEG_axi_gpio_null_Reg" xd:slaveRef="axi_gpio_null" xd:slaveInterface="S_AXI" xd:slaveSegment="Reg" xd:baseAddr="0x1FFC000" xd:range="0x1000"/>
  <xd:addressRange xd:componentRef="regslice_control_userpf_M_AXI" xd:addressSpace="regslice_control_userpf_M_AXI" xd:segment="SEG_axi_gpio_null_Reg2" xd:slaveRef="axi_gpio_null" xd:slaveInterface="S_AXI" xd:slaveSegment="Reg" xd:baseAddr="0x1FFD000" xd:range="0x1000"/>
  <xd:addressRange xd:componentRef="regslice_control_userpf_M_AXI" xd:addressSpace="regslice_control_userpf_M_AXI" xd:segment="SEG_axi_gpio_null_Reg4" xd:slaveRef="axi_gpio_null" xd:slaveInterface="S_AXI" xd:slaveSegment="Reg" xd:baseAddr="0x1FFE000" xd:range="0x1000"/>
  <xd:addressRange xd:componentRef="regslice_control_userpf_M_AXI" xd:addressSpace="regslice_control_userpf_M_AXI" xd:segment="SEG_axi_gpio_null_Reg6" xd:slaveRef="axi_gpio_null" xd:slaveInterface="S_AXI" xd:slaveSegment="Reg" xd:baseAddr="0x1FFF000" xd:range="0x1000"/>
  <xd:addressRange xd:componentRef="regslice_control_periph_M_AXI" xd:addressSpace="regslice_control_periph_M_AXI" xd:segment="SEG_freq_counter_0_reg0" xd:slaveRef="freq_counter_0" xd:slaveInterface="axil" xd:slaveSegment="reg0" xd:baseAddr="0x52000" xd:range="0x1000"/>
  <xd:addressRange xd:componentRef="regslice_control_M_AXI" xd:addressSpace="regslice_control_M_AXI" xd:segment="SEG_memory_subsystem_DDR4_MEM00_CTRL" xd:slaveRef="memory_subsystem" xd:slaveInterface="S_AXI_CTRL" xd:slaveSegment="DDR4_MEM00_CTRL" xd:baseAddr="0x1000000" xd:range="0x10000"/>
  <xd:addressRange xd:componentRef="regslice_control_M_AXI" xd:addressSpace="regslice_control_M_AXI" xd:segment="SEG_memory_subsystem_DDR4_MEM01_CTRL" xd:slaveRef="memory_subsystem" xd:slaveInterface="S_AXI_CTRL" xd:slaveSegment="DDR4_MEM01_CTRL" xd:baseAddr="0x1010000" xd:range="0x10000"/>
  <xd:addressRange xd:componentRef="regslice_control_M_AXI" xd:addressSpace="regslice_control_M_AXI" xd:segment="SEG_memory_subsystem_DDR4_MEM02_CTRL" xd:slaveRef="memory_subsystem" xd:slaveInterface="S_AXI_CTRL" xd:slaveSegment="DDR4_MEM02_CTRL" xd:baseAddr="0x1020000" xd:range="0x10000"/>
  <xd:addressRange xd:componentRef="regslice_control_M_AXI" xd:addressSpace="regslice_control_M_AXI" xd:segment="SEG_memory_subsystem_DDR4_MEM03_CTRL" xd:slaveRef="memory_subsystem" xd:slaveInterface="S_AXI_CTRL" xd:slaveSegment="DDR4_MEM03_CTRL" xd:baseAddr="0x1030000" xd:range="0x10000"/>
  <xd:addressRange xd:componentRef="regslice_data_M_AXI_slr0" xd:addressSpace="regslice_data_M_AXI_slr0" xd:segment="SEG_memory_subsystem_DDR4_MEM00" xd:slaveRef="memory_subsystem" xd:slaveInterface="S00_AXI" xd:slaveSegment="DDR4_MEM00" xd:baseAddr="0x4000000000" xd:range="0x400000000"/>
  <xd:addressRange xd:componentRef="regslice_data_M_AXI_slr0" xd:addressSpace="regslice_data_M_AXI_slr0" xd:segment="SEG_memory_subsystem_PLRAM_MEM00" xd:slaveRef="memory_subsystem" xd:slaveInterface="S00_AXI" xd:slaveSegment="PLRAM_MEM00" xd:baseAddr="0x3000000000" xd:range="0x20000"/>
  <xd:addressRange xd:componentRef="regslice_data_M_AXI_slr1" xd:addressSpace="regslice_data_M_AXI_slr1" xd:segment="SEG_memory_subsystem_DDR4_MEM01" xd:slaveRef="memory_subsystem" xd:slaveInterface="S01_AXI" xd:slaveSegment="DDR4_MEM01" xd:baseAddr="0x5000000000" xd:range="0x400000000"/>
  <xd:addressRange xd:componentRef="regslice_data_M_AXI_slr1" xd:addressSpace="regslice_data_M_AXI_slr1" xd:segment="SEG_memory_subsystem_PLRAM_MEM01" xd:slaveRef="memory_subsystem" xd:slaveInterface="S01_AXI" xd:slaveSegment="PLRAM_MEM01" xd:baseAddr="0x3000200000" xd:range="0x20000"/>
  <xd:addressRange xd:componentRef="regslice_data_M_AXI_slr2" xd:addressSpace="regslice_data_M_AXI_slr2" xd:segment="SEG_memory_subsystem_DDR4_MEM02" xd:slaveRef="memory_subsystem" xd:slaveInterface="S02_AXI" xd:slaveSegment="DDR4_MEM02" xd:baseAddr="0x6000000000" xd:range="0x400000000"/>
  <xd:addressRange xd:componentRef="regslice_data_M_AXI_slr2" xd:addressSpace="regslice_data_M_AXI_slr2" xd:segment="SEG_memory_subsystem_PLRAM_MEM02" xd:slaveRef="memory_subsystem" xd:slaveInterface="S02_AXI" xd:slaveSegment="PLRAM_MEM02" xd:baseAddr="0x3000400000" xd:range="0x20000"/>
  <xd:addressRange xd:componentRef="regslice_data_M_AXI_slr3" xd:addressSpace="regslice_data_M_AXI_slr3" xd:segment="SEG_memory_subsystem_DDR4_MEM03" xd:slaveRef="memory_subsystem" xd:slaveInterface="S03_AXI" xd:slaveSegment="DDR4_MEM03" xd:baseAddr="0x7000000000" xd:range="0x400000000"/>
  <xd:addressRange xd:componentRef="regslice_data_M_AXI_slr3" xd:addressSpace="regslice_data_M_AXI_slr3" xd:segment="SEG_memory_subsystem_PLRAM_MEM03" xd:slaveRef="memory_subsystem" xd:slaveInterface="S03_AXI" xd:slaveSegment="PLRAM_MEM03" xd:baseAddr="0x3000600000" xd:range="0x20000"/>
  <xd:addressRange xd:componentRef="gau_1" xd:addressSpace="Data_m_axi_gmem0" xd:segment="SEG_memory_subsystem_DDR4_MEM00" xd:slaveRef="memory_subsystem" xd:slaveInterface="S04_AXI" xd:slaveSegment="DDR4_MEM00" xd:baseAddr="0x0000004000000000" xd:range="0x400000000"/>
  <xd:addressRange xd:componentRef="gau_1" xd:addressSpace="Data_m_axi_gmem1" xd:segment="SEG_memory_subsystem_DDR4_MEM00" xd:slaveRef="memory_subsystem" xd:slaveInterface="S05_AXI" xd:slaveSegment="DDR4_MEM00" xd:baseAddr="0x0000004000000000" xd:range="0x400000000"/>
  <xd:addressRange xd:componentRef="hyst_1" xd:addressSpace="Data_m_axi_gmem0" xd:segment="SEG_memory_subsystem_DDR4_MEM00" xd:slaveRef="memory_subsystem" xd:slaveInterface="S06_AXI" xd:slaveSegment="DDR4_MEM00" xd:baseAddr="0x0000004000000000" xd:range="0x400000000"/>
  <xd:addressRange xd:componentRef="hyst_1" xd:addressSpace="Data_m_axi_gmem1" xd:segment="SEG_memory_subsystem_DDR4_MEM00" xd:slaveRef="memory_subsystem" xd:slaveInterface="S07_AXI" xd:slaveSegment="DDR4_MEM00" xd:baseAddr="0x0000004000000000" xd:range="0x400000000"/>
  <xd:addressRange xd:componentRef="nms_1" xd:addressSpace="Data_m_axi_gmem0" xd:segment="SEG_memory_subsystem_DDR4_MEM00" xd:slaveRef="memory_subsystem" xd:slaveInterface="S08_AXI" xd:slaveSegment="DDR4_MEM00" xd:baseAddr="0x0000004000000000" xd:range="0x400000000"/>
  <xd:addressRange xd:componentRef="nms_1" xd:addressSpace="Data_m_axi_gmem1" xd:segment="SEG_memory_subsystem_DDR4_MEM00" xd:slaveRef="memory_subsystem" xd:slaveInterface="S09_AXI" xd:slaveSegment="DDR4_MEM00" xd:baseAddr="0x0000004000000000" xd:range="0x400000000"/>
  <xd:addressRange xd:componentRef="sobel_1" xd:addressSpace="Data_m_axi_gmem0" xd:segment="SEG_memory_subsystem_DDR4_MEM00" xd:slaveRef="memory_subsystem" xd:slaveInterface="S10_AXI" xd:slaveSegment="DDR4_MEM00" xd:baseAddr="0x0000004000000000" xd:range="0x400000000"/>
  <xd:addressRange xd:componentRef="sobel_1" xd:addressSpace="Data_m_axi_gmem1" xd:segment="SEG_memory_subsystem_DDR4_MEM00" xd:slaveRef="memory_subsystem" xd:slaveInterface="S11_AXI" xd:slaveSegment="DDR4_MEM00" xd:baseAddr="0x0000004000000000" xd:range="0x400000000"/>
  <xd:addressRange xd:componentRef="regslice_control_userpf_M_AXI" xd:addressSpace="regslice_control_userpf_M_AXI" xd:segment="SEG_gau_1_Reg" xd:slaveRef="gau_1" xd:slaveInterface="s_axi_control" xd:slaveSegment="Reg" xd:baseAddr="0x1800000" xd:range="0x10000"/>
  <xd:addressRange xd:componentRef="regslice_control_userpf_M_AXI" xd:addressSpace="regslice_control_userpf_M_AXI" xd:segment="SEG_hyst_1_Reg" xd:slaveRef="hyst_1" xd:slaveInterface="s_axi_control" xd:slaveSegment="Reg" xd:baseAddr="0x1810000" xd:range="0x10000"/>
  <xd:addressRange xd:componentRef="regslice_control_userpf_M_AXI" xd:addressSpace="regslice_control_userpf_M_AXI" xd:segment="SEG_nms_1_Reg" xd:slaveRef="nms_1" xd:slaveInterface="s_axi_control" xd:slaveSegment="Reg" xd:baseAddr="0x1820000" xd:range="0x10000"/>
  <xd:addressRange xd:componentRef="regslice_control_userpf_M_AXI" xd:addressSpace="regslice_control_userpf_M_AXI" xd:segment="SEG_sobel_1_Reg" xd:slaveRef="sobel_1" xd:slaveInterface="s_axi_control" xd:slaveSegment="Reg" xd:baseAddr="0x1830000" xd:range="0x10000"/>
</xd:addressMap>
