v 20130925 2
B 300 300 1200 1600 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
P 1800 1600 1500 1600 1 0 0
{
T 1500 1650 5 10 0 0 0 6 1
pintype=out
T 1442 1592 9 10 1 1 0 6 1
pinlabel=XO
T 1592 1642 5 10 0 1 0 0 1
pinnumber=1
T 1500 1650 5 10 0 0 0 6 1
pinseq=1
}
P 0 1600 300 1600 1 0 0
{
T 100 1650 5 10 0 0 0 0 1
pintype=in
T 100 1650 5 10 0 0 0 0 1
pinseq=2
T 358 1592 9 10 1 1 0 0 1
pinlabel=E
T 208 1542 5 10 0 1 0 6 1
pinnumber=2
}
P 0 600 300 600 1 0 0
{
T 100 650 5 10 0 0 0 0 1
pintype=clk
T 100 650 5 10 0 0 0 0 1
pinseq=3
T 358 592 9 10 1 1 0 0 1
pinlabel=XI
T 208 642 5 10 0 1 0 6 1
pinnumber=3
}
T 295 1195 8 10 0 0 0 0 1
net=VDD:4
T 295 995 8 10 0 0 0 0 1
net=GND:5
T 492 992 5 16 1 1 0 0 1
device=CGP2
T 1292 2292 8 10 0 1 0 0 1
description=Clock Gating Buffer for positive Clock, Drive 2x
T 292 1989 5 10 1 1 0 0 1
refdes=X?
T 1892 1392 8 10 0 0 0 0 1
footprint=none
T -8 -8 8 10 0 1 0 0 1
source=CGP2.sch
T 600 100 9 10 0 0 0 0 1
numslots=0
