<stg><name>tensor_weight_x</name>


<trans_list>

<trans id="131" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln194" val="0"/>
<literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="5" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="1"/>
<literal name="icmp_ln204" val="0"/>
</and_exp><and_exp><literal name="or_ln194" val="1"/>
<literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="5" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="1"/>
<literal name="icmp_ln204" val="1"/>
</and_exp><and_exp><literal name="or_ln194" val="1"/>
<literal name="icmp_ln204" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="6" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="17" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="20" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="64">
<![CDATA[
:0  %acc_val = alloca [6 x float], align 4

]]></Node>
<StgValue><ssdm name="acc_val"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %acc_val_addr = getelementptr [6 x float]* %acc_val, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="acc_val_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %acc_val_addr_8 = getelementptr [6 x float]* %acc_val, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="acc_val_addr_8"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %acc_val_addr_9 = getelementptr [6 x float]* %acc_val, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="acc_val_addr_9"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %acc_val_addr_10 = getelementptr [6 x float]* %acc_val, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="acc_val_addr_10"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %acc_val_addr_11 = getelementptr [6 x float]* %acc_val, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="acc_val_addr_11"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.loopexit2

]]></Node>
<StgValue><ssdm name="br_ln185"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.loopexit2:0  %r_0 = phi i9 [ 0, %0 ], [ %r, %.loopexit2.loopexit ]

]]></Node>
<StgValue><ssdm name="r_0"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.loopexit2:1  %icmp_ln185 = icmp eq i9 %r_0, -76

]]></Node>
<StgValue><ssdm name="icmp_ln185"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit2:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 436, i64 436, i64 436)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.loopexit2:3  %r = add i9 %r_0, 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit2:4  br i1 %icmp_ln185, label %5, label %.preheader3.preheader

]]></Node>
<StgValue><ssdm name="br_ln185"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="19" op_0_bw="19" op_1_bw="9" op_2_bw="10">
<![CDATA[
.preheader3.preheader:0  %tmp_8 = call i19 @_ssdm_op_BitConcatenate.i19.i9.i10(i9 %r_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="20" op_0_bw="19">
<![CDATA[
.preheader3.preheader:1  %zext_ln187 = zext i19 %tmp_8 to i20

]]></Node>
<StgValue><ssdm name="zext_ln187"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:2  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln210"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader3:0  %c_0 = phi i11 [ %c, %.loopexit._crit_edge ], [ 0, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="c_0"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader3:1  %icmp_ln187 = icmp eq i11 %c_0, -1023

]]></Node>
<StgValue><ssdm name="icmp_ln187"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:2  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1025, i64 1025, i64 1025)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader3:3  %c = add i11 %c_0, 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:4  br i1 %icmp_ln187, label %.loopexit2.loopexit, label %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln190"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
.loopexit2.loopexit:0  br label %.loopexit2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader2:0  %k_0 = phi i3 [ %k, %1 ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="k_0"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2:1  %icmp_ln190 = icmp eq i3 %k_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln190"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:2  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2:3  %k = add i3 %k_0, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:4  br i1 %icmp_ln190, label %2, label %1

]]></Node>
<StgValue><ssdm name="br_ln190"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="3">
<![CDATA[
:0  %zext_ln192 = zext i3 %k_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln192"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %acc_val_addr_12 = getelementptr [6 x float]* %acc_val, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="acc_val_addr_12"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:2  store float 0.000000e+00, float* %acc_val_addr_12, align 4

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln190"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_7 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %c_0, i32 1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %icmp_ln194 = icmp eq i10 %tmp_7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln194"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
:2  %tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %c_0, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %or_ln194 = or i1 %tmp_9, %icmp_ln194

]]></Node>
<StgValue><ssdm name="or_ln194"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %or_ln194, label %.loopexit, label %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
<literal name="or_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln196"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader1:0  %i_0 = phi i2 [ %i, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="11" op_0_bw="2">
<![CDATA[
.preheader1:1  %zext_ln196 = zext i2 %i_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln196"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1:2  %icmp_ln196 = icmp eq i2 %i_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln196"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:3  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1:4  %i = add i2 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:5  br i1 %icmp_ln196, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln196"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln194" val="0"/>
<literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:0  %sub_ln200 = sub i11 %c_0, %zext_ln196

]]></Node>
<StgValue><ssdm name="sub_ln200"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln194" val="0"/>
<literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="20" op_0_bw="11">
<![CDATA[
.preheader.preheader:1  %zext_ln200 = zext i11 %sub_ln200 to i20

]]></Node>
<StgValue><ssdm name="zext_ln200"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln194" val="0"/>
<literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader:2  %add_ln200 = add i20 %zext_ln200, %zext_ln187

]]></Node>
<StgValue><ssdm name="add_ln200"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln194" val="0"/>
<literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="23" op_0_bw="23" op_1_bw="20" op_2_bw="3">
<![CDATA[
.preheader.preheader:3  %p_shl_cast = call i23 @_ssdm_op_BitConcatenate.i23.i20.i3(i20 %add_ln200, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln194" val="0"/>
<literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="21" op_0_bw="21" op_1_bw="20" op_2_bw="1">
<![CDATA[
.preheader.preheader:4  %tmp_10 = call i21 @_ssdm_op_BitConcatenate.i21.i20.i1(i20 %add_ln200, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln194" val="0"/>
<literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="23" op_0_bw="21">
<![CDATA[
.preheader.preheader:5  %zext_ln200_2 = zext i21 %tmp_10 to i23

]]></Node>
<StgValue><ssdm name="zext_ln200_2"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln194" val="0"/>
<literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.preheader:6  %sub_ln200_1 = sub i23 %p_shl_cast, %zext_ln200_2

]]></Node>
<StgValue><ssdm name="sub_ln200_1"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln194" val="0"/>
<literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:7  %icmp_ln7 = icmp eq i2 %i_0, 1

]]></Node>
<StgValue><ssdm name="icmp_ln7"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln194" val="0"/>
<literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:8  %select_ln7 = select i1 %icmp_ln7, float 0x3FD67BB300000000, float 0x3FD4C154C0000000

]]></Node>
<StgValue><ssdm name="select_ln7"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln194" val="0"/>
<literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:9  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln198"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln194" val="0"/>
<literal name="icmp_ln196" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="1"/>
</and_exp><and_exp><literal name="or_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.loopexit:0  %icmp_ln204 = icmp eq i11 %c_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln204"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="1"/>
</and_exp><and_exp><literal name="or_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:1  br i1 %icmp_ln204, label %.loopexit._crit_edge, label %4

]]></Node>
<StgValue><ssdm name="br_ln204"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="1"/>
<literal name="icmp_ln204" val="0"/>
</and_exp><and_exp><literal name="or_ln194" val="1"/>
<literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %add_ln206 = add i11 %c_0, -1

]]></Node>
<StgValue><ssdm name="add_ln206"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="1"/>
<literal name="icmp_ln204" val="0"/>
</and_exp><and_exp><literal name="or_ln194" val="1"/>
<literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="20" op_0_bw="11">
<![CDATA[
:1  %zext_ln206 = zext i11 %add_ln206 to i20

]]></Node>
<StgValue><ssdm name="zext_ln206"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="1"/>
<literal name="icmp_ln204" val="0"/>
</and_exp><and_exp><literal name="or_ln194" val="1"/>
<literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:2  %add_ln206_1 = add i20 %zext_ln187, %zext_ln206

]]></Node>
<StgValue><ssdm name="add_ln206_1"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="1"/>
<literal name="icmp_ln204" val="0"/>
</and_exp><and_exp><literal name="or_ln194" val="1"/>
<literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="3">
<![CDATA[
:9  %acc_val_load = load float* %acc_val_addr, align 4

]]></Node>
<StgValue><ssdm name="acc_val_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:0  %component_0 = phi i3 [ %component, %3 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="component_0"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1  %icmp_ln198 = icmp eq i3 %component_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln198"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3  %component = add i3 %component_0, 1

]]></Node>
<StgValue><ssdm name="component"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln198, label %.preheader1.loopexit, label %3

]]></Node>
<StgValue><ssdm name="br_ln198"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="23" op_0_bw="3">
<![CDATA[
:1  %zext_ln200_3 = zext i3 %component_0 to i23

]]></Node>
<StgValue><ssdm name="zext_ln200_3"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:2  %add_ln200_1 = add i23 %sub_ln200_1, %zext_ln200_3

]]></Node>
<StgValue><ssdm name="add_ln200_1"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="23">
<![CDATA[
:3  %zext_ln200_4 = zext i23 %add_ln200_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln200_4"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %tensor_y_val_addr = getelementptr [2678784 x float]* @tensor_y_val, i64 0, i64 %zext_ln200_4

]]></Node>
<StgValue><ssdm name="tensor_y_val_addr"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="22">
<![CDATA[
:5  %tensor_y_val_load = load float* %tensor_y_val_addr, align 4

]]></Node>
<StgValue><ssdm name="tensor_y_val_load"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.loopexit:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="93" st_id="7" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="22">
<![CDATA[
:5  %tensor_y_val_load = load float* %tensor_y_val_addr, align 4

]]></Node>
<StgValue><ssdm name="tensor_y_val_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="94" st_id="8" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="22">
<![CDATA[
:5  %tensor_y_val_load = load float* %tensor_y_val_addr, align 4

]]></Node>
<StgValue><ssdm name="tensor_y_val_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="95" st_id="9" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="22">
<![CDATA[
:5  %tensor_y_val_load = load float* %tensor_y_val_addr, align 4

]]></Node>
<StgValue><ssdm name="tensor_y_val_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="96" st_id="10" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp = fmul float %tensor_y_val_load, %select_ln7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="97" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="3">
<![CDATA[
:0  %zext_ln200_1 = zext i3 %component_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln200_1"/></StgValue>
</operation>

<operation id="98" st_id="11" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp = fmul float %tensor_y_val_load, %select_ln7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="99" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %acc_val_addr_13 = getelementptr [6 x float]* %acc_val, i64 0, i64 %zext_ln200_1

]]></Node>
<StgValue><ssdm name="acc_val_addr_13"/></StgValue>
</operation>

<operation id="100" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="3">
<![CDATA[
:8  %acc_val_load_11 = load float* %acc_val_addr_13, align 4

]]></Node>
<StgValue><ssdm name="acc_val_load_11"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="101" st_id="12" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp = fmul float %tensor_y_val_load, %select_ln7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="102" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="3">
<![CDATA[
:8  %acc_val_load_11 = load float* %acc_val_addr_13, align 4

]]></Node>
<StgValue><ssdm name="acc_val_load_11"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="103" st_id="13" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_2 = fadd float %acc_val_load_11, %tmp

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="104" st_id="14" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_2 = fadd float %acc_val_load_11, %tmp

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="105" st_id="15" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_2 = fadd float %acc_val_load_11, %tmp

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="106" st_id="16" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_2 = fadd float %acc_val_load_11, %tmp

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="107" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
:10  store float %tmp_2, float* %acc_val_addr_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln200"/></StgValue>
</operation>

<operation id="108" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln198"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="109" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="3">
<![CDATA[
:9  %acc_val_load = load float* %acc_val_addr, align 4

]]></Node>
<StgValue><ssdm name="acc_val_load"/></StgValue>
</operation>

<operation id="110" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="3">
<![CDATA[
:11  %acc_val_load_7 = load float* %acc_val_addr_8, align 4

]]></Node>
<StgValue><ssdm name="acc_val_load_7"/></StgValue>
</operation>

<operation id="111" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="3">
<![CDATA[
:13  %acc_val_load_8 = load float* %acc_val_addr_9, align 4

]]></Node>
<StgValue><ssdm name="acc_val_load_8"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="112" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="20">
<![CDATA[
:3  %zext_ln206_1 = zext i20 %add_ln206_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln206_1"/></StgValue>
</operation>

<operation id="113" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %tensor_0_val_addr = getelementptr [446464 x float]* %tensor_0_val, i64 0, i64 %zext_ln206_1

]]></Node>
<StgValue><ssdm name="tensor_0_val_addr"/></StgValue>
</operation>

<operation id="114" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %tensor_1_val_addr = getelementptr [446464 x float]* %tensor_1_val, i64 0, i64 %zext_ln206_1

]]></Node>
<StgValue><ssdm name="tensor_1_val_addr"/></StgValue>
</operation>

<operation id="115" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %tensor_3_val_addr = getelementptr [446464 x float]* %tensor_3_val, i64 0, i64 %zext_ln206_1

]]></Node>
<StgValue><ssdm name="tensor_3_val_addr"/></StgValue>
</operation>

<operation id="116" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="19">
<![CDATA[
:10  store float %acc_val_load, float* %tensor_0_val_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln206"/></StgValue>
</operation>

<operation id="117" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="3">
<![CDATA[
:11  %acc_val_load_7 = load float* %acc_val_addr_8, align 4

]]></Node>
<StgValue><ssdm name="acc_val_load_7"/></StgValue>
</operation>

<operation id="118" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="32" op_1_bw="19">
<![CDATA[
:12  store float %acc_val_load_7, float* %tensor_1_val_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln206"/></StgValue>
</operation>

<operation id="119" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="3">
<![CDATA[
:13  %acc_val_load_8 = load float* %acc_val_addr_9, align 4

]]></Node>
<StgValue><ssdm name="acc_val_load_8"/></StgValue>
</operation>

<operation id="120" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="32" op_1_bw="19">
<![CDATA[
:14  store float %acc_val_load_8, float* %tensor_3_val_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln206"/></StgValue>
</operation>

<operation id="121" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="3">
<![CDATA[
:15  %acc_val_load_9 = load float* %acc_val_addr_10, align 4

]]></Node>
<StgValue><ssdm name="acc_val_load_9"/></StgValue>
</operation>

<operation id="122" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="3">
<![CDATA[
:17  %acc_val_load_10 = load float* %acc_val_addr_11, align 4

]]></Node>
<StgValue><ssdm name="acc_val_load_10"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="123" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %tensor_4_val_addr = getelementptr [446464 x float]* %tensor_4_val, i64 0, i64 %zext_ln206_1

]]></Node>
<StgValue><ssdm name="tensor_4_val_addr"/></StgValue>
</operation>

<operation id="124" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %tensor_5_val_addr = getelementptr [446464 x float]* %tensor_5_val, i64 0, i64 %zext_ln206_1

]]></Node>
<StgValue><ssdm name="tensor_5_val_addr"/></StgValue>
</operation>

<operation id="125" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="3">
<![CDATA[
:15  %acc_val_load_9 = load float* %acc_val_addr_10, align 4

]]></Node>
<StgValue><ssdm name="acc_val_load_9"/></StgValue>
</operation>

<operation id="126" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="19">
<![CDATA[
:16  store float %acc_val_load_9, float* %tensor_4_val_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln206"/></StgValue>
</operation>

<operation id="127" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="3">
<![CDATA[
:17  %acc_val_load_10 = load float* %acc_val_addr_11, align 4

]]></Node>
<StgValue><ssdm name="acc_val_load_10"/></StgValue>
</operation>

<operation id="128" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="19">
<![CDATA[
:18  store float %acc_val_load_10, float* %tensor_5_val_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln206"/></StgValue>
</operation>

<operation id="129" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
:19  br label %.loopexit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln207"/></StgValue>
</operation>

<operation id="130" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
.loopexit._crit_edge:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
