
lora_mesh_AODV.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000063d4  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000077c  080064e4  080064e4  000074e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006c60  08006c60  00008068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006c60  08006c60  00007c60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006c68  08006c68  00008068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006c68  08006c68  00007c68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006c6c  08006c6c  00007c6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08006c70  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000560  20000068  08006cd8  00008068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005c8  08006cd8  000085c8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00008068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b8f0  00000000  00000000  00008091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000204b  00000000  00000000  00013981  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b60  00000000  00000000  000159d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008b5  00000000  00000000  00016530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000366e  00000000  00000000  00016de5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ce7a  00000000  00000000  0001a453  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086de3  00000000  00000000  000272cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ae0b0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003a04  00000000  00000000  000ae0f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004f  00000000  00000000  000b1af8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000068 	.word	0x20000068
 800012c:	00000000 	.word	0x00000000
 8000130:	080064cc 	.word	0x080064cc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000006c 	.word	0x2000006c
 800014c:	080064cc 	.word	0x080064cc

08000150 <__aeabi_uldivmod>:
 8000150:	b953      	cbnz	r3, 8000168 <__aeabi_uldivmod+0x18>
 8000152:	b94a      	cbnz	r2, 8000168 <__aeabi_uldivmod+0x18>
 8000154:	2900      	cmp	r1, #0
 8000156:	bf08      	it	eq
 8000158:	2800      	cmpeq	r0, #0
 800015a:	bf1c      	itt	ne
 800015c:	f04f 31ff 	movne.w	r1, #4294967295
 8000160:	f04f 30ff 	movne.w	r0, #4294967295
 8000164:	f000 b98c 	b.w	8000480 <__aeabi_idiv0>
 8000168:	f1ad 0c08 	sub.w	ip, sp, #8
 800016c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000170:	f000 f806 	bl	8000180 <__udivmoddi4>
 8000174:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000178:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800017c:	b004      	add	sp, #16
 800017e:	4770      	bx	lr

08000180 <__udivmoddi4>:
 8000180:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000184:	9d08      	ldr	r5, [sp, #32]
 8000186:	468e      	mov	lr, r1
 8000188:	4604      	mov	r4, r0
 800018a:	4688      	mov	r8, r1
 800018c:	2b00      	cmp	r3, #0
 800018e:	d14a      	bne.n	8000226 <__udivmoddi4+0xa6>
 8000190:	428a      	cmp	r2, r1
 8000192:	4617      	mov	r7, r2
 8000194:	d962      	bls.n	800025c <__udivmoddi4+0xdc>
 8000196:	fab2 f682 	clz	r6, r2
 800019a:	b14e      	cbz	r6, 80001b0 <__udivmoddi4+0x30>
 800019c:	f1c6 0320 	rsb	r3, r6, #32
 80001a0:	fa01 f806 	lsl.w	r8, r1, r6
 80001a4:	fa20 f303 	lsr.w	r3, r0, r3
 80001a8:	40b7      	lsls	r7, r6
 80001aa:	ea43 0808 	orr.w	r8, r3, r8
 80001ae:	40b4      	lsls	r4, r6
 80001b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80001b4:	fbb8 f1fe 	udiv	r1, r8, lr
 80001b8:	fa1f fc87 	uxth.w	ip, r7
 80001bc:	fb0e 8811 	mls	r8, lr, r1, r8
 80001c0:	fb01 f20c 	mul.w	r2, r1, ip
 80001c4:	0c23      	lsrs	r3, r4, #16
 80001c6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80001ca:	429a      	cmp	r2, r3
 80001cc:	d909      	bls.n	80001e2 <__udivmoddi4+0x62>
 80001ce:	18fb      	adds	r3, r7, r3
 80001d0:	f101 30ff 	add.w	r0, r1, #4294967295
 80001d4:	f080 80eb 	bcs.w	80003ae <__udivmoddi4+0x22e>
 80001d8:	429a      	cmp	r2, r3
 80001da:	f240 80e8 	bls.w	80003ae <__udivmoddi4+0x22e>
 80001de:	3902      	subs	r1, #2
 80001e0:	443b      	add	r3, r7
 80001e2:	1a9a      	subs	r2, r3, r2
 80001e4:	fbb2 f0fe 	udiv	r0, r2, lr
 80001e8:	fb0e 2210 	mls	r2, lr, r0, r2
 80001ec:	fb00 fc0c 	mul.w	ip, r0, ip
 80001f0:	b2a3      	uxth	r3, r4
 80001f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80001f6:	459c      	cmp	ip, r3
 80001f8:	d909      	bls.n	800020e <__udivmoddi4+0x8e>
 80001fa:	18fb      	adds	r3, r7, r3
 80001fc:	f100 32ff 	add.w	r2, r0, #4294967295
 8000200:	f080 80d7 	bcs.w	80003b2 <__udivmoddi4+0x232>
 8000204:	459c      	cmp	ip, r3
 8000206:	f240 80d4 	bls.w	80003b2 <__udivmoddi4+0x232>
 800020a:	443b      	add	r3, r7
 800020c:	3802      	subs	r0, #2
 800020e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000212:	2100      	movs	r1, #0
 8000214:	eba3 030c 	sub.w	r3, r3, ip
 8000218:	b11d      	cbz	r5, 8000222 <__udivmoddi4+0xa2>
 800021a:	2200      	movs	r2, #0
 800021c:	40f3      	lsrs	r3, r6
 800021e:	e9c5 3200 	strd	r3, r2, [r5]
 8000222:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000226:	428b      	cmp	r3, r1
 8000228:	d905      	bls.n	8000236 <__udivmoddi4+0xb6>
 800022a:	b10d      	cbz	r5, 8000230 <__udivmoddi4+0xb0>
 800022c:	e9c5 0100 	strd	r0, r1, [r5]
 8000230:	2100      	movs	r1, #0
 8000232:	4608      	mov	r0, r1
 8000234:	e7f5      	b.n	8000222 <__udivmoddi4+0xa2>
 8000236:	fab3 f183 	clz	r1, r3
 800023a:	2900      	cmp	r1, #0
 800023c:	d146      	bne.n	80002cc <__udivmoddi4+0x14c>
 800023e:	4573      	cmp	r3, lr
 8000240:	d302      	bcc.n	8000248 <__udivmoddi4+0xc8>
 8000242:	4282      	cmp	r2, r0
 8000244:	f200 8108 	bhi.w	8000458 <__udivmoddi4+0x2d8>
 8000248:	1a84      	subs	r4, r0, r2
 800024a:	eb6e 0203 	sbc.w	r2, lr, r3
 800024e:	2001      	movs	r0, #1
 8000250:	4690      	mov	r8, r2
 8000252:	2d00      	cmp	r5, #0
 8000254:	d0e5      	beq.n	8000222 <__udivmoddi4+0xa2>
 8000256:	e9c5 4800 	strd	r4, r8, [r5]
 800025a:	e7e2      	b.n	8000222 <__udivmoddi4+0xa2>
 800025c:	2a00      	cmp	r2, #0
 800025e:	f000 8091 	beq.w	8000384 <__udivmoddi4+0x204>
 8000262:	fab2 f682 	clz	r6, r2
 8000266:	2e00      	cmp	r6, #0
 8000268:	f040 80a5 	bne.w	80003b6 <__udivmoddi4+0x236>
 800026c:	1a8a      	subs	r2, r1, r2
 800026e:	2101      	movs	r1, #1
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000276:	b280      	uxth	r0, r0
 8000278:	b2bc      	uxth	r4, r7
 800027a:	fbb2 fcfe 	udiv	ip, r2, lr
 800027e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000282:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000286:	fb04 f20c 	mul.w	r2, r4, ip
 800028a:	429a      	cmp	r2, r3
 800028c:	d907      	bls.n	800029e <__udivmoddi4+0x11e>
 800028e:	18fb      	adds	r3, r7, r3
 8000290:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000294:	d202      	bcs.n	800029c <__udivmoddi4+0x11c>
 8000296:	429a      	cmp	r2, r3
 8000298:	f200 80e3 	bhi.w	8000462 <__udivmoddi4+0x2e2>
 800029c:	46c4      	mov	ip, r8
 800029e:	1a9b      	subs	r3, r3, r2
 80002a0:	fbb3 f2fe 	udiv	r2, r3, lr
 80002a4:	fb0e 3312 	mls	r3, lr, r2, r3
 80002a8:	fb02 f404 	mul.w	r4, r2, r4
 80002ac:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80002b0:	429c      	cmp	r4, r3
 80002b2:	d907      	bls.n	80002c4 <__udivmoddi4+0x144>
 80002b4:	18fb      	adds	r3, r7, r3
 80002b6:	f102 30ff 	add.w	r0, r2, #4294967295
 80002ba:	d202      	bcs.n	80002c2 <__udivmoddi4+0x142>
 80002bc:	429c      	cmp	r4, r3
 80002be:	f200 80cd 	bhi.w	800045c <__udivmoddi4+0x2dc>
 80002c2:	4602      	mov	r2, r0
 80002c4:	1b1b      	subs	r3, r3, r4
 80002c6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80002ca:	e7a5      	b.n	8000218 <__udivmoddi4+0x98>
 80002cc:	f1c1 0620 	rsb	r6, r1, #32
 80002d0:	408b      	lsls	r3, r1
 80002d2:	fa22 f706 	lsr.w	r7, r2, r6
 80002d6:	431f      	orrs	r7, r3
 80002d8:	fa2e fa06 	lsr.w	sl, lr, r6
 80002dc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80002e0:	fbba f8f9 	udiv	r8, sl, r9
 80002e4:	fa0e fe01 	lsl.w	lr, lr, r1
 80002e8:	fa20 f306 	lsr.w	r3, r0, r6
 80002ec:	fb09 aa18 	mls	sl, r9, r8, sl
 80002f0:	fa1f fc87 	uxth.w	ip, r7
 80002f4:	ea43 030e 	orr.w	r3, r3, lr
 80002f8:	fa00 fe01 	lsl.w	lr, r0, r1
 80002fc:	fb08 f00c 	mul.w	r0, r8, ip
 8000300:	0c1c      	lsrs	r4, r3, #16
 8000302:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000306:	42a0      	cmp	r0, r4
 8000308:	fa02 f201 	lsl.w	r2, r2, r1
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x1a4>
 800030e:	193c      	adds	r4, r7, r4
 8000310:	f108 3aff 	add.w	sl, r8, #4294967295
 8000314:	f080 809e 	bcs.w	8000454 <__udivmoddi4+0x2d4>
 8000318:	42a0      	cmp	r0, r4
 800031a:	f240 809b 	bls.w	8000454 <__udivmoddi4+0x2d4>
 800031e:	f1a8 0802 	sub.w	r8, r8, #2
 8000322:	443c      	add	r4, r7
 8000324:	1a24      	subs	r4, r4, r0
 8000326:	b298      	uxth	r0, r3
 8000328:	fbb4 f3f9 	udiv	r3, r4, r9
 800032c:	fb09 4413 	mls	r4, r9, r3, r4
 8000330:	fb03 fc0c 	mul.w	ip, r3, ip
 8000334:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8000338:	45a4      	cmp	ip, r4
 800033a:	d909      	bls.n	8000350 <__udivmoddi4+0x1d0>
 800033c:	193c      	adds	r4, r7, r4
 800033e:	f103 30ff 	add.w	r0, r3, #4294967295
 8000342:	f080 8085 	bcs.w	8000450 <__udivmoddi4+0x2d0>
 8000346:	45a4      	cmp	ip, r4
 8000348:	f240 8082 	bls.w	8000450 <__udivmoddi4+0x2d0>
 800034c:	3b02      	subs	r3, #2
 800034e:	443c      	add	r4, r7
 8000350:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000354:	eba4 040c 	sub.w	r4, r4, ip
 8000358:	fba0 8c02 	umull	r8, ip, r0, r2
 800035c:	4564      	cmp	r4, ip
 800035e:	4643      	mov	r3, r8
 8000360:	46e1      	mov	r9, ip
 8000362:	d364      	bcc.n	800042e <__udivmoddi4+0x2ae>
 8000364:	d061      	beq.n	800042a <__udivmoddi4+0x2aa>
 8000366:	b15d      	cbz	r5, 8000380 <__udivmoddi4+0x200>
 8000368:	ebbe 0203 	subs.w	r2, lr, r3
 800036c:	eb64 0409 	sbc.w	r4, r4, r9
 8000370:	fa04 f606 	lsl.w	r6, r4, r6
 8000374:	fa22 f301 	lsr.w	r3, r2, r1
 8000378:	431e      	orrs	r6, r3
 800037a:	40cc      	lsrs	r4, r1
 800037c:	e9c5 6400 	strd	r6, r4, [r5]
 8000380:	2100      	movs	r1, #0
 8000382:	e74e      	b.n	8000222 <__udivmoddi4+0xa2>
 8000384:	fbb1 fcf2 	udiv	ip, r1, r2
 8000388:	0c01      	lsrs	r1, r0, #16
 800038a:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800038e:	b280      	uxth	r0, r0
 8000390:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000394:	463b      	mov	r3, r7
 8000396:	fbb1 f1f7 	udiv	r1, r1, r7
 800039a:	4638      	mov	r0, r7
 800039c:	463c      	mov	r4, r7
 800039e:	46b8      	mov	r8, r7
 80003a0:	46be      	mov	lr, r7
 80003a2:	2620      	movs	r6, #32
 80003a4:	eba2 0208 	sub.w	r2, r2, r8
 80003a8:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80003ac:	e765      	b.n	800027a <__udivmoddi4+0xfa>
 80003ae:	4601      	mov	r1, r0
 80003b0:	e717      	b.n	80001e2 <__udivmoddi4+0x62>
 80003b2:	4610      	mov	r0, r2
 80003b4:	e72b      	b.n	800020e <__udivmoddi4+0x8e>
 80003b6:	f1c6 0120 	rsb	r1, r6, #32
 80003ba:	fa2e fc01 	lsr.w	ip, lr, r1
 80003be:	40b7      	lsls	r7, r6
 80003c0:	fa0e fe06 	lsl.w	lr, lr, r6
 80003c4:	fa20 f101 	lsr.w	r1, r0, r1
 80003c8:	ea41 010e 	orr.w	r1, r1, lr
 80003cc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d0:	fbbc f8fe 	udiv	r8, ip, lr
 80003d4:	b2bc      	uxth	r4, r7
 80003d6:	fb0e cc18 	mls	ip, lr, r8, ip
 80003da:	fb08 f904 	mul.w	r9, r8, r4
 80003de:	0c0a      	lsrs	r2, r1, #16
 80003e0:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 80003e4:	40b0      	lsls	r0, r6
 80003e6:	4591      	cmp	r9, r2
 80003e8:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80003ec:	b280      	uxth	r0, r0
 80003ee:	d93e      	bls.n	800046e <__udivmoddi4+0x2ee>
 80003f0:	18ba      	adds	r2, r7, r2
 80003f2:	f108 3cff 	add.w	ip, r8, #4294967295
 80003f6:	d201      	bcs.n	80003fc <__udivmoddi4+0x27c>
 80003f8:	4591      	cmp	r9, r2
 80003fa:	d81f      	bhi.n	800043c <__udivmoddi4+0x2bc>
 80003fc:	eba2 0209 	sub.w	r2, r2, r9
 8000400:	fbb2 f9fe 	udiv	r9, r2, lr
 8000404:	fb09 f804 	mul.w	r8, r9, r4
 8000408:	fb0e 2a19 	mls	sl, lr, r9, r2
 800040c:	b28a      	uxth	r2, r1
 800040e:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 8000412:	4542      	cmp	r2, r8
 8000414:	d229      	bcs.n	800046a <__udivmoddi4+0x2ea>
 8000416:	18ba      	adds	r2, r7, r2
 8000418:	f109 31ff 	add.w	r1, r9, #4294967295
 800041c:	d2c2      	bcs.n	80003a4 <__udivmoddi4+0x224>
 800041e:	4542      	cmp	r2, r8
 8000420:	d2c0      	bcs.n	80003a4 <__udivmoddi4+0x224>
 8000422:	f1a9 0102 	sub.w	r1, r9, #2
 8000426:	443a      	add	r2, r7
 8000428:	e7bc      	b.n	80003a4 <__udivmoddi4+0x224>
 800042a:	45c6      	cmp	lr, r8
 800042c:	d29b      	bcs.n	8000366 <__udivmoddi4+0x1e6>
 800042e:	ebb8 0302 	subs.w	r3, r8, r2
 8000432:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000436:	3801      	subs	r0, #1
 8000438:	46e1      	mov	r9, ip
 800043a:	e794      	b.n	8000366 <__udivmoddi4+0x1e6>
 800043c:	eba7 0909 	sub.w	r9, r7, r9
 8000440:	444a      	add	r2, r9
 8000442:	fbb2 f9fe 	udiv	r9, r2, lr
 8000446:	f1a8 0c02 	sub.w	ip, r8, #2
 800044a:	fb09 f804 	mul.w	r8, r9, r4
 800044e:	e7db      	b.n	8000408 <__udivmoddi4+0x288>
 8000450:	4603      	mov	r3, r0
 8000452:	e77d      	b.n	8000350 <__udivmoddi4+0x1d0>
 8000454:	46d0      	mov	r8, sl
 8000456:	e765      	b.n	8000324 <__udivmoddi4+0x1a4>
 8000458:	4608      	mov	r0, r1
 800045a:	e6fa      	b.n	8000252 <__udivmoddi4+0xd2>
 800045c:	443b      	add	r3, r7
 800045e:	3a02      	subs	r2, #2
 8000460:	e730      	b.n	80002c4 <__udivmoddi4+0x144>
 8000462:	f1ac 0c02 	sub.w	ip, ip, #2
 8000466:	443b      	add	r3, r7
 8000468:	e719      	b.n	800029e <__udivmoddi4+0x11e>
 800046a:	4649      	mov	r1, r9
 800046c:	e79a      	b.n	80003a4 <__udivmoddi4+0x224>
 800046e:	eba2 0209 	sub.w	r2, r2, r9
 8000472:	fbb2 f9fe 	udiv	r9, r2, lr
 8000476:	46c4      	mov	ip, r8
 8000478:	fb09 f804 	mul.w	r8, r9, r4
 800047c:	e7c4      	b.n	8000408 <__udivmoddi4+0x288>
 800047e:	bf00      	nop

08000480 <__aeabi_idiv0>:
 8000480:	4770      	bx	lr
 8000482:	bf00      	nop

08000484 <lora_reset>:
#ifdef LORA_DEBUG
#define DEBUGF(msg, ...)     printf(const char *fmt, ##__VA_ARGS__);
#else
#define DEBUGF(msg, ...)
#endif
void lora_reset(lora_sx1276* _LoRa){
 8000484:	b580      	push	{r7, lr}
 8000486:	b082      	sub	sp, #8
 8000488:	af00      	add	r7, sp, #0
 800048a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(_LoRa->reset_port, _LoRa->reset_pin, GPIO_PIN_RESET);
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	68d8      	ldr	r0, [r3, #12]
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	8a1b      	ldrh	r3, [r3, #16]
 8000494:	2200      	movs	r2, #0
 8000496:	4619      	mov	r1, r3
 8000498:	f002 fe0f 	bl	80030ba <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800049c:	2001      	movs	r0, #1
 800049e:	f002 fadd 	bl	8002a5c <HAL_Delay>
	HAL_GPIO_WritePin(_LoRa->reset_port, _LoRa->reset_pin, GPIO_PIN_SET);
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	68d8      	ldr	r0, [r3, #12]
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	8a1b      	ldrh	r3, [r3, #16]
 80004aa:	2201      	movs	r2, #1
 80004ac:	4619      	mov	r1, r3
 80004ae:	f002 fe04 	bl	80030ba <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80004b2:	2064      	movs	r0, #100	@ 0x64
 80004b4:	f002 fad2 	bl	8002a5c <HAL_Delay>
}
 80004b8:	bf00      	nop
 80004ba:	3708      	adds	r7, #8
 80004bc:	46bd      	mov	sp, r7
 80004be:	bd80      	pop	{r7, pc}

080004c0 <read_register>:
// SPI helpers //

// Reads single register
static uint8_t read_register(lora_sx1276 *lora, uint8_t address)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b086      	sub	sp, #24
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	6078      	str	r0, [r7, #4]
 80004c8:	460b      	mov	r3, r1
 80004ca:	70fb      	strb	r3, [r7, #3]
  uint8_t value = 0;
 80004cc:	2300      	movs	r3, #0
 80004ce:	73fb      	strb	r3, [r7, #15]
  //address = 0x42;
//  uint8_t address = _address & 0x7f;
  // 7bit controls read/write mode
  CLEAR_BIT(address, BIT_7);
 80004d0:	78fb      	ldrb	r3, [r7, #3]
 80004d2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80004d6:	b2db      	uxtb	r3, r3
 80004d8:	70fb      	strb	r3, [r7, #3]

  // Start SPI transaction
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_RESET);
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	6858      	ldr	r0, [r3, #4]
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	891b      	ldrh	r3, [r3, #8]
 80004e2:	2200      	movs	r2, #0
 80004e4:	4619      	mov	r1, r3
 80004e6:	f002 fde8 	bl	80030ba <HAL_GPIO_WritePin>
  // Transmit reg address, then receive it value
  uint32_t res1 = HAL_SPI_Transmit(lora->spi, &address, 1, 2000);
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	6818      	ldr	r0, [r3, #0]
 80004ee:	1cf9      	adds	r1, r7, #3
 80004f0:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80004f4:	2201      	movs	r2, #1
 80004f6:	f003 faa5 	bl	8003a44 <HAL_SPI_Transmit>
 80004fa:	4603      	mov	r3, r0
 80004fc:	617b      	str	r3, [r7, #20]
  while (HAL_SPI_GetState(lora->spi) != HAL_SPI_STATE_READY)
 80004fe:	bf00      	nop
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	681b      	ldr	r3, [r3, #0]
 8000504:	4618      	mov	r0, r3
 8000506:	f004 f954 	bl	80047b2 <HAL_SPI_GetState>
 800050a:	4603      	mov	r3, r0
 800050c:	2b01      	cmp	r3, #1
 800050e:	d1f7      	bne.n	8000500 <read_register+0x40>
		;
  uint32_t res2 = HAL_SPI_Receive(lora->spi, &value, 1, 2000);
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	6818      	ldr	r0, [r3, #0]
 8000514:	f107 010f 	add.w	r1, r7, #15
 8000518:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800051c:	2201      	movs	r2, #1
 800051e:	f003 fbd5 	bl	8003ccc <HAL_SPI_Receive>
 8000522:	4603      	mov	r3, r0
 8000524:	613b      	str	r3, [r7, #16]
  while (HAL_SPI_GetState(lora->spi) != HAL_SPI_STATE_READY)
 8000526:	bf00      	nop
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	681b      	ldr	r3, [r3, #0]
 800052c:	4618      	mov	r0, r3
 800052e:	f004 f940 	bl	80047b2 <HAL_SPI_GetState>
 8000532:	4603      	mov	r3, r0
 8000534:	2b01      	cmp	r3, #1
 8000536:	d1f7      	bne.n	8000528 <read_register+0x68>
		;
  // uint8_t test_value = value;
  // End SPI transaction
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_SET);
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	6858      	ldr	r0, [r3, #4]
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	891b      	ldrh	r3, [r3, #8]
 8000540:	2201      	movs	r2, #1
 8000542:	4619      	mov	r1, r3
 8000544:	f002 fdb9 	bl	80030ba <HAL_GPIO_WritePin>

  if (res1 != HAL_OK || res2 != HAL_OK) {
 8000548:	697b      	ldr	r3, [r7, #20]
 800054a:	2b00      	cmp	r3, #0
 800054c:	d102      	bne.n	8000554 <read_register+0x94>
 800054e:	693b      	ldr	r3, [r7, #16]
 8000550:	2b00      	cmp	r3, #0
 8000552:	d004      	beq.n	800055e <read_register+0x9e>
	  printf("SPI transmit/receive failed (%ld %ld)", res1, res2);
 8000554:	693a      	ldr	r2, [r7, #16]
 8000556:	6979      	ldr	r1, [r7, #20]
 8000558:	4803      	ldr	r0, [pc, #12]	@ (8000568 <read_register+0xa8>)
 800055a:	f004 fecd 	bl	80052f8 <iprintf>
  }

  return value;
 800055e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000560:	4618      	mov	r0, r3
 8000562:	3718      	adds	r7, #24
 8000564:	46bd      	mov	sp, r7
 8000566:	bd80      	pop	{r7, pc}
 8000568:	080064e4 	.word	0x080064e4

0800056c <write_register>:

// Writes single register
static void write_register(lora_sx1276 *lora, uint8_t address, uint8_t value)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b084      	sub	sp, #16
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
 8000574:	460b      	mov	r3, r1
 8000576:	70fb      	strb	r3, [r7, #3]
 8000578:	4613      	mov	r3, r2
 800057a:	70bb      	strb	r3, [r7, #2]
  // 7bit controls read/write mode
  SET_BIT(address, BIT_7);
 800057c:	78fb      	ldrb	r3, [r7, #3]
 800057e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000582:	70fb      	strb	r3, [r7, #3]

  // Reg address + its new value
  uint16_t payload = (value << 8) | address;
 8000584:	78bb      	ldrb	r3, [r7, #2]
 8000586:	b21b      	sxth	r3, r3
 8000588:	021b      	lsls	r3, r3, #8
 800058a:	b21a      	sxth	r2, r3
 800058c:	78fb      	ldrb	r3, [r7, #3]
 800058e:	b21b      	sxth	r3, r3
 8000590:	4313      	orrs	r3, r2
 8000592:	b21b      	sxth	r3, r3
 8000594:	b29b      	uxth	r3, r3
 8000596:	817b      	strh	r3, [r7, #10]

  // Start SPI transaction, send address + value
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_RESET);
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	6858      	ldr	r0, [r3, #4]
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	891b      	ldrh	r3, [r3, #8]
 80005a0:	2200      	movs	r2, #0
 80005a2:	4619      	mov	r1, r3
 80005a4:	f002 fd89 	bl	80030ba <HAL_GPIO_WritePin>
  uint32_t res = HAL_SPI_Transmit(lora->spi, (uint8_t*)&payload, 2, lora->spi_timeout);
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	6818      	ldr	r0, [r3, #0]
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	69db      	ldr	r3, [r3, #28]
 80005b0:	f107 010a 	add.w	r1, r7, #10
 80005b4:	2202      	movs	r2, #2
 80005b6:	f003 fa45 	bl	8003a44 <HAL_SPI_Transmit>
 80005ba:	4603      	mov	r3, r0
 80005bc:	60fb      	str	r3, [r7, #12]
  // End SPI transaction
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_SET);
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	6858      	ldr	r0, [r3, #4]
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	891b      	ldrh	r3, [r3, #8]
 80005c6:	2201      	movs	r2, #1
 80005c8:	4619      	mov	r1, r3
 80005ca:	f002 fd76 	bl	80030ba <HAL_GPIO_WritePin>

  if (res != HAL_OK) {
 80005ce:	68fb      	ldr	r3, [r7, #12]
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	d003      	beq.n	80005dc <write_register+0x70>
	  printf("SPI transmit failed: %ld", res);
 80005d4:	68f9      	ldr	r1, [r7, #12]
 80005d6:	4803      	ldr	r0, [pc, #12]	@ (80005e4 <write_register+0x78>)
 80005d8:	f004 fe8e 	bl	80052f8 <iprintf>
  }
}
 80005dc:	bf00      	nop
 80005de:	3710      	adds	r7, #16
 80005e0:	46bd      	mov	sp, r7
 80005e2:	bd80      	pop	{r7, pc}
 80005e4:	0800650c 	.word	0x0800650c

080005e8 <write_fifo>:

// Copies bytes from buffer into radio FIFO given len length
static void write_fifo(lora_sx1276 *lora, uint8_t *buffer, uint8_t len, uint8_t mode)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b088      	sub	sp, #32
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	60f8      	str	r0, [r7, #12]
 80005f0:	60b9      	str	r1, [r7, #8]
 80005f2:	4611      	mov	r1, r2
 80005f4:	461a      	mov	r2, r3
 80005f6:	460b      	mov	r3, r1
 80005f8:	71fb      	strb	r3, [r7, #7]
 80005fa:	4613      	mov	r3, r2
 80005fc:	71bb      	strb	r3, [r7, #6]
  uint8_t address = REG_FIFO | BIT_7;
 80005fe:	2380      	movs	r3, #128	@ 0x80
 8000600:	75fb      	strb	r3, [r7, #23]

  // Start SPI transaction, send address
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_RESET);
 8000602:	68fb      	ldr	r3, [r7, #12]
 8000604:	6858      	ldr	r0, [r3, #4]
 8000606:	68fb      	ldr	r3, [r7, #12]
 8000608:	891b      	ldrh	r3, [r3, #8]
 800060a:	2200      	movs	r2, #0
 800060c:	4619      	mov	r1, r3
 800060e:	f002 fd54 	bl	80030ba <HAL_GPIO_WritePin>
  uint32_t res1 = HAL_SPI_Transmit(lora->spi, &address, 1, lora->spi_timeout);
 8000612:	68fb      	ldr	r3, [r7, #12]
 8000614:	6818      	ldr	r0, [r3, #0]
 8000616:	68fb      	ldr	r3, [r7, #12]
 8000618:	69db      	ldr	r3, [r3, #28]
 800061a:	f107 0117 	add.w	r1, r7, #23
 800061e:	2201      	movs	r2, #1
 8000620:	f003 fa10 	bl	8003a44 <HAL_SPI_Transmit>
 8000624:	4603      	mov	r3, r0
 8000626:	61fb      	str	r3, [r7, #28]
  if (mode == TRANSFER_MODE_DMA) {
 8000628:	79bb      	ldrb	r3, [r7, #6]
 800062a:	2b01      	cmp	r3, #1
 800062c:	d108      	bne.n	8000640 <write_fifo+0x58>
    HAL_SPI_Transmit_DMA(lora->spi, buffer, len);
 800062e:	68fb      	ldr	r3, [r7, #12]
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	79fa      	ldrb	r2, [r7, #7]
 8000634:	b292      	uxth	r2, r2
 8000636:	68b9      	ldr	r1, [r7, #8]
 8000638:	4618      	mov	r0, r3
 800063a:	f003 fe09 	bl	8004250 <HAL_SPI_Transmit_DMA>
 800063e:	e01b      	b.n	8000678 <write_fifo+0x90>
    // Intentionally leave SPI active - let DMA finish transfer
    return;
  }
  uint32_t res2 = HAL_SPI_Transmit(lora->spi, buffer, len, lora->spi_timeout);
 8000640:	68fb      	ldr	r3, [r7, #12]
 8000642:	6818      	ldr	r0, [r3, #0]
 8000644:	79fb      	ldrb	r3, [r7, #7]
 8000646:	b29a      	uxth	r2, r3
 8000648:	68fb      	ldr	r3, [r7, #12]
 800064a:	69db      	ldr	r3, [r3, #28]
 800064c:	68b9      	ldr	r1, [r7, #8]
 800064e:	f003 f9f9 	bl	8003a44 <HAL_SPI_Transmit>
 8000652:	4603      	mov	r3, r0
 8000654:	61bb      	str	r3, [r7, #24]
  // End SPI transaction
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_SET);
 8000656:	68fb      	ldr	r3, [r7, #12]
 8000658:	6858      	ldr	r0, [r3, #4]
 800065a:	68fb      	ldr	r3, [r7, #12]
 800065c:	891b      	ldrh	r3, [r3, #8]
 800065e:	2201      	movs	r2, #1
 8000660:	4619      	mov	r1, r3
 8000662:	f002 fd2a 	bl	80030ba <HAL_GPIO_WritePin>

  if (res1 != HAL_OK || res2 != HAL_OK) {
 8000666:	69fb      	ldr	r3, [r7, #28]
 8000668:	2b00      	cmp	r3, #0
 800066a:	d102      	bne.n	8000672 <write_fifo+0x8a>
 800066c:	69bb      	ldr	r3, [r7, #24]
 800066e:	2b00      	cmp	r3, #0
 8000670:	d002      	beq.n	8000678 <write_fifo+0x90>
	  printf("SPI transmit failed");
 8000672:	4803      	ldr	r0, [pc, #12]	@ (8000680 <write_fifo+0x98>)
 8000674:	f004 fe40 	bl	80052f8 <iprintf>
  }
}
 8000678:	3720      	adds	r7, #32
 800067a:	46bd      	mov	sp, r7
 800067c:	bd80      	pop	{r7, pc}
 800067e:	bf00      	nop
 8000680:	08006528 	.word	0x08006528

08000684 <read_fifo>:

// Reads data "len" size from FIFO into buffer
static void read_fifo(lora_sx1276 *lora, uint8_t *buffer, uint8_t len, uint8_t mode)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b088      	sub	sp, #32
 8000688:	af00      	add	r7, sp, #0
 800068a:	60f8      	str	r0, [r7, #12]
 800068c:	60b9      	str	r1, [r7, #8]
 800068e:	4611      	mov	r1, r2
 8000690:	461a      	mov	r2, r3
 8000692:	460b      	mov	r3, r1
 8000694:	71fb      	strb	r3, [r7, #7]
 8000696:	4613      	mov	r3, r2
 8000698:	71bb      	strb	r3, [r7, #6]
  uint8_t address = REG_FIFO;
 800069a:	2300      	movs	r3, #0
 800069c:	75fb      	strb	r3, [r7, #23]

  // Start SPI transaction, send address
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_RESET);
 800069e:	68fb      	ldr	r3, [r7, #12]
 80006a0:	6858      	ldr	r0, [r3, #4]
 80006a2:	68fb      	ldr	r3, [r7, #12]
 80006a4:	891b      	ldrh	r3, [r3, #8]
 80006a6:	2200      	movs	r2, #0
 80006a8:	4619      	mov	r1, r3
 80006aa:	f002 fd06 	bl	80030ba <HAL_GPIO_WritePin>
  uint32_t res1 = HAL_SPI_Transmit(lora->spi, &address, 1, lora->spi_timeout);
 80006ae:	68fb      	ldr	r3, [r7, #12]
 80006b0:	6818      	ldr	r0, [r3, #0]
 80006b2:	68fb      	ldr	r3, [r7, #12]
 80006b4:	69db      	ldr	r3, [r3, #28]
 80006b6:	f107 0117 	add.w	r1, r7, #23
 80006ba:	2201      	movs	r2, #1
 80006bc:	f003 f9c2 	bl	8003a44 <HAL_SPI_Transmit>
 80006c0:	4603      	mov	r3, r0
 80006c2:	61bb      	str	r3, [r7, #24]
  uint32_t res2;
  if (mode == TRANSFER_MODE_DMA) {
 80006c4:	79bb      	ldrb	r3, [r7, #6]
 80006c6:	2b01      	cmp	r3, #1
 80006c8:	d10a      	bne.n	80006e0 <read_fifo+0x5c>
    res2 = HAL_SPI_Receive_DMA(lora->spi, buffer, len);
 80006ca:	68fb      	ldr	r3, [r7, #12]
 80006cc:	681b      	ldr	r3, [r3, #0]
 80006ce:	79fa      	ldrb	r2, [r7, #7]
 80006d0:	b292      	uxth	r2, r2
 80006d2:	68b9      	ldr	r1, [r7, #8]
 80006d4:	4618      	mov	r0, r3
 80006d6:	f003 fe6d 	bl	80043b4 <HAL_SPI_Receive_DMA>
 80006da:	4603      	mov	r3, r0
 80006dc:	61fb      	str	r3, [r7, #28]
 80006de:	e012      	b.n	8000706 <read_fifo+0x82>
    // Do not end SPI here - must be done externally when DMA done
  } else {
    res2 = HAL_SPI_Receive(lora->spi, buffer, len, lora->spi_timeout);
 80006e0:	68fb      	ldr	r3, [r7, #12]
 80006e2:	6818      	ldr	r0, [r3, #0]
 80006e4:	79fb      	ldrb	r3, [r7, #7]
 80006e6:	b29a      	uxth	r2, r3
 80006e8:	68fb      	ldr	r3, [r7, #12]
 80006ea:	69db      	ldr	r3, [r3, #28]
 80006ec:	68b9      	ldr	r1, [r7, #8]
 80006ee:	f003 faed 	bl	8003ccc <HAL_SPI_Receive>
 80006f2:	4603      	mov	r3, r0
 80006f4:	61fb      	str	r3, [r7, #28]
    // End SPI transaction
    HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_SET);
 80006f6:	68fb      	ldr	r3, [r7, #12]
 80006f8:	6858      	ldr	r0, [r3, #4]
 80006fa:	68fb      	ldr	r3, [r7, #12]
 80006fc:	891b      	ldrh	r3, [r3, #8]
 80006fe:	2201      	movs	r2, #1
 8000700:	4619      	mov	r1, r3
 8000702:	f002 fcda 	bl	80030ba <HAL_GPIO_WritePin>
  }

  if (res1 != HAL_OK || res2 != HAL_OK) {
 8000706:	69bb      	ldr	r3, [r7, #24]
 8000708:	2b00      	cmp	r3, #0
 800070a:	d102      	bne.n	8000712 <read_fifo+0x8e>
 800070c:	69fb      	ldr	r3, [r7, #28]
 800070e:	2b00      	cmp	r3, #0
 8000710:	d002      	beq.n	8000718 <read_fifo+0x94>
	  printf("SPI receive/transmit failed");
 8000712:	4803      	ldr	r0, [pc, #12]	@ (8000720 <read_fifo+0x9c>)
 8000714:	f004 fdf0 	bl	80052f8 <iprintf>
  }
}
 8000718:	bf00      	nop
 800071a:	3720      	adds	r7, #32
 800071c:	46bd      	mov	sp, r7
 800071e:	bd80      	pop	{r7, pc}
 8000720:	0800653c 	.word	0x0800653c

08000724 <set_mode>:

static void set_mode(lora_sx1276 *lora, uint8_t mode)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b082      	sub	sp, #8
 8000728:	af00      	add	r7, sp, #0
 800072a:	6078      	str	r0, [r7, #4]
 800072c:	460b      	mov	r3, r1
 800072e:	70fb      	strb	r3, [r7, #3]
  write_register(lora, REG_OP_MODE, OPMODE_LONG_RANGE_MODE | mode);
 8000730:	78fb      	ldrb	r3, [r7, #3]
 8000732:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000736:	b2db      	uxtb	r3, r3
 8000738:	461a      	mov	r2, r3
 800073a:	2101      	movs	r1, #1
 800073c:	6878      	ldr	r0, [r7, #4]
 800073e:	f7ff ff15 	bl	800056c <write_register>
}
 8000742:	bf00      	nop
 8000744:	3708      	adds	r7, #8
 8000746:	46bd      	mov	sp, r7
 8000748:	bd80      	pop	{r7, pc}
	...

0800074c <set_OCP>:

// Set Overload Current Protection
static void set_OCP(lora_sx1276 *lora, uint8_t imax)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b084      	sub	sp, #16
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
 8000754:	460b      	mov	r3, r1
 8000756:	70fb      	strb	r3, [r7, #3]
  uint8_t value;

  // Minimum available current is 45mA, maximum 240mA
  // As per page 80 of datasheet
  if (imax < 45) {
 8000758:	78fb      	ldrb	r3, [r7, #3]
 800075a:	2b2c      	cmp	r3, #44	@ 0x2c
 800075c:	d801      	bhi.n	8000762 <set_OCP+0x16>
    imax = 45;
 800075e:	232d      	movs	r3, #45	@ 0x2d
 8000760:	70fb      	strb	r3, [r7, #3]
  }
  if (imax > 240) {
 8000762:	78fb      	ldrb	r3, [r7, #3]
 8000764:	2bf0      	cmp	r3, #240	@ 0xf0
 8000766:	d901      	bls.n	800076c <set_OCP+0x20>
    imax = 240;
 8000768:	23f0      	movs	r3, #240	@ 0xf0
 800076a:	70fb      	strb	r3, [r7, #3]
  }

  if (imax < 130) {
 800076c:	78fb      	ldrb	r3, [r7, #3]
 800076e:	2b81      	cmp	r3, #129	@ 0x81
 8000770:	d809      	bhi.n	8000786 <set_OCP+0x3a>
    value = (imax - 45) / 5;
 8000772:	78fb      	ldrb	r3, [r7, #3]
 8000774:	3b2d      	subs	r3, #45	@ 0x2d
 8000776:	4a0f      	ldr	r2, [pc, #60]	@ (80007b4 <set_OCP+0x68>)
 8000778:	fb82 1203 	smull	r1, r2, r2, r3
 800077c:	1052      	asrs	r2, r2, #1
 800077e:	17db      	asrs	r3, r3, #31
 8000780:	1ad3      	subs	r3, r2, r3
 8000782:	73fb      	strb	r3, [r7, #15]
 8000784:	e008      	b.n	8000798 <set_OCP+0x4c>
  } else {
    value = (imax + 30) / 10;
 8000786:	78fb      	ldrb	r3, [r7, #3]
 8000788:	331e      	adds	r3, #30
 800078a:	4a0a      	ldr	r2, [pc, #40]	@ (80007b4 <set_OCP+0x68>)
 800078c:	fb82 1203 	smull	r1, r2, r2, r3
 8000790:	1092      	asrs	r2, r2, #2
 8000792:	17db      	asrs	r3, r3, #31
 8000794:	1ad3      	subs	r3, r2, r3
 8000796:	73fb      	strb	r3, [r7, #15]
  }

  write_register(lora, REG_OCP, OCP_ON | value);
 8000798:	7bfb      	ldrb	r3, [r7, #15]
 800079a:	f043 0320 	orr.w	r3, r3, #32
 800079e:	b2db      	uxtb	r3, r3
 80007a0:	461a      	mov	r2, r3
 80007a2:	210b      	movs	r1, #11
 80007a4:	6878      	ldr	r0, [r7, #4]
 80007a6:	f7ff fee1 	bl	800056c <write_register>
}
 80007aa:	bf00      	nop
 80007ac:	3710      	adds	r7, #16
 80007ae:	46bd      	mov	sp, r7
 80007b0:	bd80      	pop	{r7, pc}
 80007b2:	bf00      	nop
 80007b4:	66666667 	.word	0x66666667

080007b8 <set_low_data_rate_optimization>:

static void set_low_data_rate_optimization(lora_sx1276 *lora)
{
 80007b8:	b5b0      	push	{r4, r5, r7, lr}
 80007ba:	b088      	sub	sp, #32
 80007bc:	af00      	add	r7, sp, #0
 80007be:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  // Read current signal bandwidth
  uint64_t bandwidth = read_register(lora, REG_MODEM_CONFIG_1) >> 4;
 80007c0:	211d      	movs	r1, #29
 80007c2:	6878      	ldr	r0, [r7, #4]
 80007c4:	f7ff fe7c 	bl	80004c0 <read_register>
 80007c8:	4603      	mov	r3, r0
 80007ca:	091b      	lsrs	r3, r3, #4
 80007cc:	b2db      	uxtb	r3, r3
 80007ce:	b2db      	uxtb	r3, r3
 80007d0:	2200      	movs	r2, #0
 80007d2:	461c      	mov	r4, r3
 80007d4:	4615      	mov	r5, r2
 80007d6:	e9c7 4504 	strd	r4, r5, [r7, #16]
  // Read current spreading factor
  uint8_t  sf = read_register(lora, REG_MODEM_CONFIG_2) >> 4;
 80007da:	211e      	movs	r1, #30
 80007dc:	6878      	ldr	r0, [r7, #4]
 80007de:	f7ff fe6f 	bl	80004c0 <read_register>
 80007e2:	4603      	mov	r3, r0
 80007e4:	091b      	lsrs	r3, r3, #4
 80007e6:	73fb      	strb	r3, [r7, #15]

  uint8_t  mc3 = MC3_AGCAUTO;
 80007e8:	2304      	movs	r3, #4
 80007ea:	77fb      	strb	r3, [r7, #31]

  if (sf >= 11 && bandwidth == LORA_BANDWIDTH_125_KHZ) {
 80007ec:	7bfb      	ldrb	r3, [r7, #15]
 80007ee:	2b0a      	cmp	r3, #10
 80007f0:	d908      	bls.n	8000804 <set_low_data_rate_optimization+0x4c>
 80007f2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80007f6:	1fd1      	subs	r1, r2, #7
 80007f8:	430b      	orrs	r3, r1
 80007fa:	d103      	bne.n	8000804 <set_low_data_rate_optimization+0x4c>
    mc3 |= MC3_MOBILE_NODE;
 80007fc:	7ffb      	ldrb	r3, [r7, #31]
 80007fe:	f043 0308 	orr.w	r3, r3, #8
 8000802:	77fb      	strb	r3, [r7, #31]
  }

  write_register(lora, REG_MODEM_CONFIG_3, mc3);
 8000804:	7ffb      	ldrb	r3, [r7, #31]
 8000806:	461a      	mov	r2, r3
 8000808:	2126      	movs	r1, #38	@ 0x26
 800080a:	6878      	ldr	r0, [r7, #4]
 800080c:	f7ff feae 	bl	800056c <write_register>
}
 8000810:	bf00      	nop
 8000812:	3720      	adds	r7, #32
 8000814:	46bd      	mov	sp, r7
 8000816:	bdb0      	pop	{r4, r5, r7, pc}

08000818 <lora_mode_sleep>:

void lora_mode_sleep(lora_sx1276 *lora)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b082      	sub	sp, #8
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  set_mode(lora, OPMODE_SLEEP);
 8000820:	2100      	movs	r1, #0
 8000822:	6878      	ldr	r0, [r7, #4]
 8000824:	f7ff ff7e 	bl	8000724 <set_mode>
}
 8000828:	bf00      	nop
 800082a:	3708      	adds	r7, #8
 800082c:	46bd      	mov	sp, r7
 800082e:	bd80      	pop	{r7, pc}

08000830 <lora_mode_receive_continuous>:

void lora_mode_receive_continuous(lora_sx1276 *lora)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b082      	sub	sp, #8
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  // Update base FIFO address for incoming packets
  write_register(lora, REG_FIFO_RX_BASE_ADDR, lora->rx_base_addr);
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800083e:	461a      	mov	r2, r3
 8000840:	210f      	movs	r1, #15
 8000842:	6878      	ldr	r0, [r7, #4]
 8000844:	f7ff fe92 	bl	800056c <write_register>
  // Clear all RX related IRQs
  write_register(lora, REG_IRQ_FLAGS, IRQ_FLAGS_RX_ALL);
 8000848:	22f0      	movs	r2, #240	@ 0xf0
 800084a:	2112      	movs	r1, #18
 800084c:	6878      	ldr	r0, [r7, #4]
 800084e:	f7ff fe8d 	bl	800056c <write_register>

  set_mode(lora, OPMODE_RX_CONTINUOUS);
 8000852:	2105      	movs	r1, #5
 8000854:	6878      	ldr	r0, [r7, #4]
 8000856:	f7ff ff65 	bl	8000724 <set_mode>
}
 800085a:	bf00      	nop
 800085c:	3708      	adds	r7, #8
 800085e:	46bd      	mov	sp, r7
 8000860:	bd80      	pop	{r7, pc}

08000862 <lora_mode_standby>:

  set_mode(lora, OPMODE_RX_SINGLE);
}

void lora_mode_standby(lora_sx1276 *lora)
{
 8000862:	b580      	push	{r7, lr}
 8000864:	b082      	sub	sp, #8
 8000866:	af00      	add	r7, sp, #0
 8000868:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  set_mode(lora, OPMODE_STDBY);
 800086a:	2101      	movs	r1, #1
 800086c:	6878      	ldr	r0, [r7, #4]
 800086e:	f7ff ff59 	bl	8000724 <set_mode>
}
 8000872:	bf00      	nop
 8000874:	3708      	adds	r7, #8
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}

0800087a <lora_set_explicit_header_mode>:
  mc1 |= MC1_IMPLICIT_HEADER_MODE;
  write_register(lora, REG_MODEM_CONFIG_1, mc1);
}

void lora_set_explicit_header_mode(lora_sx1276 *lora)
{
 800087a:	b580      	push	{r7, lr}
 800087c:	b084      	sub	sp, #16
 800087e:	af00      	add	r7, sp, #0
 8000880:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  uint8_t mc1 = read_register(lora, REG_MODEM_CONFIG_1);
 8000882:	211d      	movs	r1, #29
 8000884:	6878      	ldr	r0, [r7, #4]
 8000886:	f7ff fe1b 	bl	80004c0 <read_register>
 800088a:	4603      	mov	r3, r0
 800088c:	73fb      	strb	r3, [r7, #15]
  mc1 &= ~MC1_IMPLICIT_HEADER_MODE;
 800088e:	7bfb      	ldrb	r3, [r7, #15]
 8000890:	f023 0301 	bic.w	r3, r3, #1
 8000894:	73fb      	strb	r3, [r7, #15]
  write_register(lora, REG_MODEM_CONFIG_1, mc1);
 8000896:	7bfb      	ldrb	r3, [r7, #15]
 8000898:	461a      	mov	r2, r3
 800089a:	211d      	movs	r1, #29
 800089c:	6878      	ldr	r0, [r7, #4]
 800089e:	f7ff fe65 	bl	800056c <write_register>
}
 80008a2:	bf00      	nop
 80008a4:	3710      	adds	r7, #16
 80008a6:	46bd      	mov	sp, r7
 80008a8:	bd80      	pop	{r7, pc}

080008aa <lora_set_tx_power>:

void lora_set_tx_power(lora_sx1276 *lora, uint8_t level)
{
 80008aa:	b580      	push	{r7, lr}
 80008ac:	b082      	sub	sp, #8
 80008ae:	af00      	add	r7, sp, #0
 80008b0:	6078      	str	r0, [r7, #4]
 80008b2:	460b      	mov	r3, r1
 80008b4:	70fb      	strb	r3, [r7, #3]
  assert_param(lora);

  if (lora->pa_mode == LORA_PA_OUTPUT_RFO) {
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d10e      	bne.n	80008dc <lora_set_tx_power+0x32>
    // RFO pin
    assert_param(level <= 15);
    if (level > 15) {
 80008be:	78fb      	ldrb	r3, [r7, #3]
 80008c0:	2b0f      	cmp	r3, #15
 80008c2:	d901      	bls.n	80008c8 <lora_set_tx_power+0x1e>
      level = 15;
 80008c4:	230f      	movs	r3, #15
 80008c6:	70fb      	strb	r3, [r7, #3]
    }
    // 7 bit -> PaSelect: 0 for RFO    --- = 0x70
    // 6-4 bits -> MaxPower (select all) --^
    // 3-0 bits -> Output power, dB (max 15)
    write_register(lora, REG_PA_CONFIG, 0x70 | level);
 80008c8:	78fb      	ldrb	r3, [r7, #3]
 80008ca:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 80008ce:	b2db      	uxtb	r3, r3
 80008d0:	461a      	mov	r2, r3
 80008d2:	2109      	movs	r1, #9
 80008d4:	6878      	ldr	r0, [r7, #4]
 80008d6:	f7ff fe49 	bl	800056c <write_register>
    // Minimum power level is 2 which is 0 for chip
    level -= 2;
    // 7 bit -> PaSelect: 1 for PA_BOOST
    write_register(lora, REG_PA_CONFIG, BIT_7 | level);
  }
}
 80008da:	e02e      	b.n	800093a <lora_set_tx_power+0x90>
    if (level > 20) {
 80008dc:	78fb      	ldrb	r3, [r7, #3]
 80008de:	2b14      	cmp	r3, #20
 80008e0:	d901      	bls.n	80008e6 <lora_set_tx_power+0x3c>
      level = 20;
 80008e2:	2314      	movs	r3, #20
 80008e4:	70fb      	strb	r3, [r7, #3]
    if (level < 2) {
 80008e6:	78fb      	ldrb	r3, [r7, #3]
 80008e8:	2b01      	cmp	r3, #1
 80008ea:	d801      	bhi.n	80008f0 <lora_set_tx_power+0x46>
      level = 2;
 80008ec:	2302      	movs	r3, #2
 80008ee:	70fb      	strb	r3, [r7, #3]
    if (level > 17) {
 80008f0:	78fb      	ldrb	r3, [r7, #3]
 80008f2:	2b11      	cmp	r3, #17
 80008f4:	d90c      	bls.n	8000910 <lora_set_tx_power+0x66>
      level -= 3;
 80008f6:	78fb      	ldrb	r3, [r7, #3]
 80008f8:	3b03      	subs	r3, #3
 80008fa:	70fb      	strb	r3, [r7, #3]
      write_register(lora, REG_PA_DAC, PA_DAC_HIGH_POWER);
 80008fc:	2287      	movs	r2, #135	@ 0x87
 80008fe:	214d      	movs	r1, #77	@ 0x4d
 8000900:	6878      	ldr	r0, [r7, #4]
 8000902:	f7ff fe33 	bl	800056c <write_register>
      set_OCP(lora, 140);
 8000906:	218c      	movs	r1, #140	@ 0x8c
 8000908:	6878      	ldr	r0, [r7, #4]
 800090a:	f7ff ff1f 	bl	800074c <set_OCP>
 800090e:	e008      	b.n	8000922 <lora_set_tx_power+0x78>
      write_register(lora, REG_PA_DAC, PA_DAC_HALF_POWER);
 8000910:	2284      	movs	r2, #132	@ 0x84
 8000912:	214d      	movs	r1, #77	@ 0x4d
 8000914:	6878      	ldr	r0, [r7, #4]
 8000916:	f7ff fe29 	bl	800056c <write_register>
      set_OCP(lora, 97);
 800091a:	2161      	movs	r1, #97	@ 0x61
 800091c:	6878      	ldr	r0, [r7, #4]
 800091e:	f7ff ff15 	bl	800074c <set_OCP>
    level -= 2;
 8000922:	78fb      	ldrb	r3, [r7, #3]
 8000924:	3b02      	subs	r3, #2
 8000926:	70fb      	strb	r3, [r7, #3]
    write_register(lora, REG_PA_CONFIG, BIT_7 | level);
 8000928:	78fb      	ldrb	r3, [r7, #3]
 800092a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800092e:	b2db      	uxtb	r3, r3
 8000930:	461a      	mov	r2, r3
 8000932:	2109      	movs	r1, #9
 8000934:	6878      	ldr	r0, [r7, #4]
 8000936:	f7ff fe19 	bl	800056c <write_register>
}
 800093a:	bf00      	nop
 800093c:	3708      	adds	r7, #8
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}
	...

08000944 <lora_set_frequency>:

void lora_set_frequency(lora_sx1276 *lora, uint64_t freq)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b086      	sub	sp, #24
 8000948:	af00      	add	r7, sp, #0
 800094a:	60f8      	str	r0, [r7, #12]
 800094c:	e9c7 2300 	strd	r2, r3, [r7]
  assert_param(lora);

  // From datasheet: FREQ = (FRF * 32 Mhz) / (2 ^ 19)
  uint64_t frf = (freq << 19) / (32 * MHZ);
 8000950:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000954:	f04f 0000 	mov.w	r0, #0
 8000958:	f04f 0100 	mov.w	r1, #0
 800095c:	04d9      	lsls	r1, r3, #19
 800095e:	ea41 3152 	orr.w	r1, r1, r2, lsr #13
 8000962:	04d0      	lsls	r0, r2, #19
 8000964:	4a19      	ldr	r2, [pc, #100]	@ (80009cc <lora_set_frequency+0x88>)
 8000966:	f04f 0300 	mov.w	r3, #0
 800096a:	f7ff fbf1 	bl	8000150 <__aeabi_uldivmod>
 800096e:	4602      	mov	r2, r0
 8000970:	460b      	mov	r3, r1
 8000972:	e9c7 2304 	strd	r2, r3, [r7, #16]

  write_register(lora, REG_FRF_MSB, frf >> 16);
 8000976:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800097a:	f04f 0200 	mov.w	r2, #0
 800097e:	f04f 0300 	mov.w	r3, #0
 8000982:	0c02      	lsrs	r2, r0, #16
 8000984:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000988:	0c0b      	lsrs	r3, r1, #16
 800098a:	b2d3      	uxtb	r3, r2
 800098c:	461a      	mov	r2, r3
 800098e:	2106      	movs	r1, #6
 8000990:	68f8      	ldr	r0, [r7, #12]
 8000992:	f7ff fdeb 	bl	800056c <write_register>
  write_register(lora, REG_FRF_MID, (frf & 0xff00) >> 8);
 8000996:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800099a:	f04f 0200 	mov.w	r2, #0
 800099e:	f04f 0300 	mov.w	r3, #0
 80009a2:	0a02      	lsrs	r2, r0, #8
 80009a4:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80009a8:	0a0b      	lsrs	r3, r1, #8
 80009aa:	b2d3      	uxtb	r3, r2
 80009ac:	461a      	mov	r2, r3
 80009ae:	2107      	movs	r1, #7
 80009b0:	68f8      	ldr	r0, [r7, #12]
 80009b2:	f7ff fddb 	bl	800056c <write_register>
  write_register(lora, REG_FRF_LSB, frf & 0xff);
 80009b6:	7c3b      	ldrb	r3, [r7, #16]
 80009b8:	461a      	mov	r2, r3
 80009ba:	2108      	movs	r1, #8
 80009bc:	68f8      	ldr	r0, [r7, #12]
 80009be:	f7ff fdd5 	bl	800056c <write_register>
}
 80009c2:	bf00      	nop
 80009c4:	3718      	adds	r7, #24
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}
 80009ca:	bf00      	nop
 80009cc:	01e84800 	.word	0x01e84800

080009d0 <lora_set_signal_bandwidth>:

  return snr / 5;
}

void lora_set_signal_bandwidth(lora_sx1276 *lora, uint64_t bw)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b086      	sub	sp, #24
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	60f8      	str	r0, [r7, #12]
 80009d8:	e9c7 2300 	strd	r2, r3, [r7]
  assert_param(lora && bw < LORA_BW_LAST);

  // REG_MODEM_CONFIG_1 has 2 more parameters:
  // Coding rate / Header mode, so read them before set bandwidth
  uint8_t mc1 = read_register(lora, REG_MODEM_CONFIG_1);
 80009dc:	211d      	movs	r1, #29
 80009de:	68f8      	ldr	r0, [r7, #12]
 80009e0:	f7ff fd6e 	bl	80004c0 <read_register>
 80009e4:	4603      	mov	r3, r0
 80009e6:	75fb      	strb	r3, [r7, #23]
  // Signal bandwidth uses 4-7 bits of config
  mc1 = (mc1 & 0x0F) | bw << 4;
 80009e8:	7dfb      	ldrb	r3, [r7, #23]
 80009ea:	f003 030f 	and.w	r3, r3, #15
 80009ee:	b2da      	uxtb	r2, r3
 80009f0:	783b      	ldrb	r3, [r7, #0]
 80009f2:	011b      	lsls	r3, r3, #4
 80009f4:	b2db      	uxtb	r3, r3
 80009f6:	4313      	orrs	r3, r2
 80009f8:	75fb      	strb	r3, [r7, #23]
  write_register(lora, REG_MODEM_CONFIG_1, mc1);
 80009fa:	7dfb      	ldrb	r3, [r7, #23]
 80009fc:	461a      	mov	r2, r3
 80009fe:	211d      	movs	r1, #29
 8000a00:	68f8      	ldr	r0, [r7, #12]
 8000a02:	f7ff fdb3 	bl	800056c <write_register>

  set_low_data_rate_optimization(lora);
 8000a06:	68f8      	ldr	r0, [r7, #12]
 8000a08:	f7ff fed6 	bl	80007b8 <set_low_data_rate_optimization>
}
 8000a0c:	bf00      	nop
 8000a0e:	3718      	adds	r7, #24
 8000a10:	46bd      	mov	sp, r7
 8000a12:	bd80      	pop	{r7, pc}

08000a14 <lora_set_spreading_factor>:

void lora_set_spreading_factor(lora_sx1276 *lora, uint8_t sf)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b084      	sub	sp, #16
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	6078      	str	r0, [r7, #4]
 8000a1c:	460b      	mov	r3, r1
 8000a1e:	70fb      	strb	r3, [r7, #3]
  assert_param(lora && sf <= 12 && sf >=6);

  if (sf < 6) {
 8000a20:	78fb      	ldrb	r3, [r7, #3]
 8000a22:	2b05      	cmp	r3, #5
 8000a24:	d802      	bhi.n	8000a2c <lora_set_spreading_factor+0x18>
    sf = 6;
 8000a26:	2306      	movs	r3, #6
 8000a28:	70fb      	strb	r3, [r7, #3]
 8000a2a:	e004      	b.n	8000a36 <lora_set_spreading_factor+0x22>
  } else if (sf > 12) {
 8000a2c:	78fb      	ldrb	r3, [r7, #3]
 8000a2e:	2b0c      	cmp	r3, #12
 8000a30:	d901      	bls.n	8000a36 <lora_set_spreading_factor+0x22>
    sf = 12;
 8000a32:	230c      	movs	r3, #12
 8000a34:	70fb      	strb	r3, [r7, #3]
  }

  if (sf == 6) {
 8000a36:	78fb      	ldrb	r3, [r7, #3]
 8000a38:	2b06      	cmp	r3, #6
 8000a3a:	d10a      	bne.n	8000a52 <lora_set_spreading_factor+0x3e>
    write_register(lora, REG_DETECTION_OPTIMIZE, 0xc5);
 8000a3c:	22c5      	movs	r2, #197	@ 0xc5
 8000a3e:	2131      	movs	r1, #49	@ 0x31
 8000a40:	6878      	ldr	r0, [r7, #4]
 8000a42:	f7ff fd93 	bl	800056c <write_register>
    write_register(lora, REG_DETECTION_THRESHOLD, 0x0c);
 8000a46:	220c      	movs	r2, #12
 8000a48:	2137      	movs	r1, #55	@ 0x37
 8000a4a:	6878      	ldr	r0, [r7, #4]
 8000a4c:	f7ff fd8e 	bl	800056c <write_register>
 8000a50:	e009      	b.n	8000a66 <lora_set_spreading_factor+0x52>
  } else {
    write_register(lora, REG_DETECTION_OPTIMIZE, 0xc3);
 8000a52:	22c3      	movs	r2, #195	@ 0xc3
 8000a54:	2131      	movs	r1, #49	@ 0x31
 8000a56:	6878      	ldr	r0, [r7, #4]
 8000a58:	f7ff fd88 	bl	800056c <write_register>
    write_register(lora, REG_DETECTION_THRESHOLD, 0x0a);
 8000a5c:	220a      	movs	r2, #10
 8000a5e:	2137      	movs	r1, #55	@ 0x37
 8000a60:	6878      	ldr	r0, [r7, #4]
 8000a62:	f7ff fd83 	bl	800056c <write_register>
  }
  // Set new spread factor
  uint8_t mc2 = read_register(lora, REG_MODEM_CONFIG_2);
 8000a66:	211e      	movs	r1, #30
 8000a68:	6878      	ldr	r0, [r7, #4]
 8000a6a:	f7ff fd29 	bl	80004c0 <read_register>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	73fb      	strb	r3, [r7, #15]
  mc2 = (mc2 & 0x0F) | (sf << 4);
 8000a72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a76:	f003 030f 	and.w	r3, r3, #15
 8000a7a:	b25a      	sxtb	r2, r3
 8000a7c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000a80:	011b      	lsls	r3, r3, #4
 8000a82:	b25b      	sxtb	r3, r3
 8000a84:	4313      	orrs	r3, r2
 8000a86:	b25b      	sxtb	r3, r3
 8000a88:	73fb      	strb	r3, [r7, #15]
  // uint8_t new_config = (current_config & 0x0f) | ((sf << 4) & 0xf0);
  write_register(lora, REG_MODEM_CONFIG_2, mc2);
 8000a8a:	7bfb      	ldrb	r3, [r7, #15]
 8000a8c:	461a      	mov	r2, r3
 8000a8e:	211e      	movs	r1, #30
 8000a90:	6878      	ldr	r0, [r7, #4]
 8000a92:	f7ff fd6b 	bl	800056c <write_register>

  set_low_data_rate_optimization(lora);
 8000a96:	6878      	ldr	r0, [r7, #4]
 8000a98:	f7ff fe8e 	bl	80007b8 <set_low_data_rate_optimization>
}
 8000a9c:	bf00      	nop
 8000a9e:	3710      	adds	r7, #16
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	bd80      	pop	{r7, pc}

08000aa4 <lora_set_crc>:

void lora_set_crc(lora_sx1276 *lora, uint8_t enable)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b084      	sub	sp, #16
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
 8000aac:	460b      	mov	r3, r1
 8000aae:	70fb      	strb	r3, [r7, #3]
  assert_param(lora);

  uint8_t mc2 = read_register(lora, REG_MODEM_CONFIG_2);
 8000ab0:	211e      	movs	r1, #30
 8000ab2:	6878      	ldr	r0, [r7, #4]
 8000ab4:	f7ff fd04 	bl	80004c0 <read_register>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	73fb      	strb	r3, [r7, #15]

  if (enable) {
 8000abc:	78fb      	ldrb	r3, [r7, #3]
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d004      	beq.n	8000acc <lora_set_crc+0x28>
    mc2 |= MC2_CRC_ON;
 8000ac2:	7bfb      	ldrb	r3, [r7, #15]
 8000ac4:	f043 0304 	orr.w	r3, r3, #4
 8000ac8:	73fb      	strb	r3, [r7, #15]
 8000aca:	e003      	b.n	8000ad4 <lora_set_crc+0x30>
  } else {
    mc2 &= ~MC2_CRC_ON;
 8000acc:	7bfb      	ldrb	r3, [r7, #15]
 8000ace:	f023 0304 	bic.w	r3, r3, #4
 8000ad2:	73fb      	strb	r3, [r7, #15]
  }

  write_register(lora, REG_MODEM_CONFIG_2, mc2);
 8000ad4:	7bfb      	ldrb	r3, [r7, #15]
 8000ad6:	461a      	mov	r2, r3
 8000ad8:	211e      	movs	r1, #30
 8000ada:	6878      	ldr	r0, [r7, #4]
 8000adc:	f7ff fd46 	bl	800056c <write_register>
}
 8000ae0:	bf00      	nop
 8000ae2:	3710      	adds	r7, #16
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	bd80      	pop	{r7, pc}

08000ae8 <lora_set_coding_rate>:

void lora_set_coding_rate(lora_sx1276 *lora, uint8_t rate)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b084      	sub	sp, #16
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
 8000af0:	460b      	mov	r3, r1
 8000af2:	70fb      	strb	r3, [r7, #3]
  assert_param(lora);

  uint8_t mc1 = read_register(lora, REG_MODEM_CONFIG_1);
 8000af4:	211d      	movs	r1, #29
 8000af6:	6878      	ldr	r0, [r7, #4]
 8000af8:	f7ff fce2 	bl	80004c0 <read_register>
 8000afc:	4603      	mov	r3, r0
 8000afe:	73fb      	strb	r3, [r7, #15]

  // coding rate bits are 1-3 in modem config 1 register
  mc1 |= rate << 1;
 8000b00:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000b04:	005b      	lsls	r3, r3, #1
 8000b06:	b25a      	sxtb	r2, r3
 8000b08:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b0c:	4313      	orrs	r3, r2
 8000b0e:	b25b      	sxtb	r3, r3
 8000b10:	73fb      	strb	r3, [r7, #15]
  write_register(lora, REG_MODEM_CONFIG_1, mc1);
 8000b12:	7bfb      	ldrb	r3, [r7, #15]
 8000b14:	461a      	mov	r2, r3
 8000b16:	211d      	movs	r1, #29
 8000b18:	6878      	ldr	r0, [r7, #4]
 8000b1a:	f7ff fd27 	bl	800056c <write_register>
}
 8000b1e:	bf00      	nop
 8000b20:	3710      	adds	r7, #16
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}

08000b26 <lora_set_preamble_length>:

void lora_set_preamble_length(lora_sx1276 *lora, uint16_t len)
{
 8000b26:	b580      	push	{r7, lr}
 8000b28:	b082      	sub	sp, #8
 8000b2a:	af00      	add	r7, sp, #0
 8000b2c:	6078      	str	r0, [r7, #4]
 8000b2e:	460b      	mov	r3, r1
 8000b30:	807b      	strh	r3, [r7, #2]
  assert_param(lora);

  write_register(lora, REG_PREAMBLE_MSB, len >> 8);
 8000b32:	887b      	ldrh	r3, [r7, #2]
 8000b34:	0a1b      	lsrs	r3, r3, #8
 8000b36:	b29b      	uxth	r3, r3
 8000b38:	b2db      	uxtb	r3, r3
 8000b3a:	461a      	mov	r2, r3
 8000b3c:	2120      	movs	r1, #32
 8000b3e:	6878      	ldr	r0, [r7, #4]
 8000b40:	f7ff fd14 	bl	800056c <write_register>
  write_register(lora, REG_PREAMBLE_LSB, len & 0xf);
 8000b44:	887b      	ldrh	r3, [r7, #2]
 8000b46:	b2db      	uxtb	r3, r3
 8000b48:	f003 030f 	and.w	r3, r3, #15
 8000b4c:	b2db      	uxtb	r3, r3
 8000b4e:	461a      	mov	r2, r3
 8000b50:	2121      	movs	r1, #33	@ 0x21
 8000b52:	6878      	ldr	r0, [r7, #4]
 8000b54:	f7ff fd0a 	bl	800056c <write_register>
}
 8000b58:	bf00      	nop
 8000b5a:	3708      	adds	r7, #8
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	bd80      	pop	{r7, pc}

08000b60 <lora_version>:

uint8_t lora_version(lora_sx1276 *lora)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b082      	sub	sp, #8
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  return read_register(lora, REG_VERSION);
 8000b68:	2142      	movs	r1, #66	@ 0x42
 8000b6a:	6878      	ldr	r0, [r7, #4]
 8000b6c:	f7ff fca8 	bl	80004c0 <read_register>
 8000b70:	4603      	mov	r3, r0
}
 8000b72:	4618      	mov	r0, r3
 8000b74:	3708      	adds	r7, #8
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bd80      	pop	{r7, pc}

08000b7a <lora_is_transmitting>:

uint8_t lora_is_transmitting(lora_sx1276 *lora)
{
 8000b7a:	b580      	push	{r7, lr}
 8000b7c:	b084      	sub	sp, #16
 8000b7e:	af00      	add	r7, sp, #0
 8000b80:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  uint8_t opmode = read_register(lora, REG_OP_MODE);
 8000b82:	2101      	movs	r1, #1
 8000b84:	6878      	ldr	r0, [r7, #4]
 8000b86:	f7ff fc9b 	bl	80004c0 <read_register>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	73fb      	strb	r3, [r7, #15]

  return (opmode & OPMODE_TX) == OPMODE_TX ? LORA_BUSY : LORA_OK;
 8000b8e:	7bfb      	ldrb	r3, [r7, #15]
 8000b90:	f003 0303 	and.w	r3, r3, #3
 8000b94:	2b03      	cmp	r3, #3
 8000b96:	d101      	bne.n	8000b9c <lora_is_transmitting+0x22>
 8000b98:	2305      	movs	r3, #5
 8000b9a:	e000      	b.n	8000b9e <lora_is_transmitting+0x24>
 8000b9c:	2300      	movs	r3, #0
}
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	3710      	adds	r7, #16
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	bd80      	pop	{r7, pc}

08000ba6 <lora_send_packet_base>:

static uint8_t lora_send_packet_base(lora_sx1276 *lora, uint8_t *data, uint8_t data_len, uint8_t mode)
{
 8000ba6:	b580      	push	{r7, lr}
 8000ba8:	b084      	sub	sp, #16
 8000baa:	af00      	add	r7, sp, #0
 8000bac:	60f8      	str	r0, [r7, #12]
 8000bae:	60b9      	str	r1, [r7, #8]
 8000bb0:	4611      	mov	r1, r2
 8000bb2:	461a      	mov	r2, r3
 8000bb4:	460b      	mov	r3, r1
 8000bb6:	71fb      	strb	r3, [r7, #7]
 8000bb8:	4613      	mov	r3, r2
 8000bba:	71bb      	strb	r3, [r7, #6]
  assert_param(lora && data && data_len > 0);

  if (lora_is_transmitting(lora)) {
 8000bbc:	68f8      	ldr	r0, [r7, #12]
 8000bbe:	f7ff ffdc 	bl	8000b7a <lora_is_transmitting>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d001      	beq.n	8000bcc <lora_send_packet_base+0x26>
    return LORA_BUSY;
 8000bc8:	2305      	movs	r3, #5
 8000bca:	e02c      	b.n	8000c26 <lora_send_packet_base+0x80>
  }

  // Wakeup radio because of FIFO is only available in STANDBY mode
  set_mode(lora, OPMODE_STDBY);
 8000bcc:	2101      	movs	r1, #1
 8000bce:	68f8      	ldr	r0, [r7, #12]
 8000bd0:	f7ff fda8 	bl	8000724 <set_mode>

  // Clear TX IRQ flag, to be sure
  lora_clear_interrupt_tx_done(lora);
 8000bd4:	68f8      	ldr	r0, [r7, #12]
 8000bd6:	f000 f94e 	bl	8000e76 <lora_clear_interrupt_tx_done>

  // Set FIFO pointer to the beginning of the buffer
  write_register(lora, REG_FIFO_ADDR_PTR, lora->tx_base_addr);
 8000bda:	68fb      	ldr	r3, [r7, #12]
 8000bdc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8000be0:	461a      	mov	r2, r3
 8000be2:	210d      	movs	r1, #13
 8000be4:	68f8      	ldr	r0, [r7, #12]
 8000be6:	f7ff fcc1 	bl	800056c <write_register>
  write_register(lora, REG_FIFO_TX_BASE_ADDR, lora->tx_base_addr);
 8000bea:	68fb      	ldr	r3, [r7, #12]
 8000bec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8000bf0:	461a      	mov	r2, r3
 8000bf2:	210e      	movs	r1, #14
 8000bf4:	68f8      	ldr	r0, [r7, #12]
 8000bf6:	f7ff fcb9 	bl	800056c <write_register>
  write_register(lora, REG_PAYLOAD_LENGTH, data_len);
 8000bfa:	79fb      	ldrb	r3, [r7, #7]
 8000bfc:	461a      	mov	r2, r3
 8000bfe:	2122      	movs	r1, #34	@ 0x22
 8000c00:	68f8      	ldr	r0, [r7, #12]
 8000c02:	f7ff fcb3 	bl	800056c <write_register>

  // Copy packet into radio FIFO
  write_fifo(lora, data, data_len, mode);
 8000c06:	79bb      	ldrb	r3, [r7, #6]
 8000c08:	79fa      	ldrb	r2, [r7, #7]
 8000c0a:	68b9      	ldr	r1, [r7, #8]
 8000c0c:	68f8      	ldr	r0, [r7, #12]
 8000c0e:	f7ff fceb 	bl	80005e8 <write_fifo>
  if (mode == TRANSFER_MODE_DMA) {
 8000c12:	79bb      	ldrb	r3, [r7, #6]
 8000c14:	2b01      	cmp	r3, #1
 8000c16:	d101      	bne.n	8000c1c <lora_send_packet_base+0x76>
    return LORA_OK;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	e004      	b.n	8000c26 <lora_send_packet_base+0x80>
  }

  // Put radio in TX mode - packet will be transmitted ASAP
  set_mode(lora, OPMODE_TX);
 8000c1c:	2103      	movs	r1, #3
 8000c1e:	68f8      	ldr	r0, [r7, #12]
 8000c20:	f7ff fd80 	bl	8000724 <set_mode>
  return LORA_OK;
 8000c24:	2300      	movs	r3, #0
}
 8000c26:	4618      	mov	r0, r3
 8000c28:	3710      	adds	r7, #16
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bd80      	pop	{r7, pc}

08000c2e <lora_send_packet>:

uint8_t lora_send_packet(lora_sx1276 *lora, uint8_t *data, uint8_t data_len)
{
 8000c2e:	b580      	push	{r7, lr}
 8000c30:	b084      	sub	sp, #16
 8000c32:	af00      	add	r7, sp, #0
 8000c34:	60f8      	str	r0, [r7, #12]
 8000c36:	60b9      	str	r1, [r7, #8]
 8000c38:	4613      	mov	r3, r2
 8000c3a:	71fb      	strb	r3, [r7, #7]
  return lora_send_packet_base(lora, data, data_len, TRANSFER_MODE_BLOCKING);
 8000c3c:	79fa      	ldrb	r2, [r7, #7]
 8000c3e:	2302      	movs	r3, #2
 8000c40:	68b9      	ldr	r1, [r7, #8]
 8000c42:	68f8      	ldr	r0, [r7, #12]
 8000c44:	f7ff ffaf 	bl	8000ba6 <lora_send_packet_base>
 8000c48:	4603      	mov	r3, r0
}
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	3710      	adds	r7, #16
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bd80      	pop	{r7, pc}

08000c52 <lora_send_packet_blocking>:
  // Send packet
  set_mode(lora, OPMODE_TX);
}

uint8_t lora_send_packet_blocking(lora_sx1276 *lora, uint8_t *data, uint8_t data_len, uint32_t timeout)
{
 8000c52:	b580      	push	{r7, lr}
 8000c54:	b086      	sub	sp, #24
 8000c56:	af00      	add	r7, sp, #0
 8000c58:	60f8      	str	r0, [r7, #12]
 8000c5a:	60b9      	str	r1, [r7, #8]
 8000c5c:	603b      	str	r3, [r7, #0]
 8000c5e:	4613      	mov	r3, r2
 8000c60:	71fb      	strb	r3, [r7, #7]
  assert_param(lora && data && data_len > 0 && timeout > 0);

  uint8_t res = lora_send_packet(lora, data, data_len);
 8000c62:	79fb      	ldrb	r3, [r7, #7]
 8000c64:	461a      	mov	r2, r3
 8000c66:	68b9      	ldr	r1, [r7, #8]
 8000c68:	68f8      	ldr	r0, [r7, #12]
 8000c6a:	f7ff ffe0 	bl	8000c2e <lora_send_packet>
 8000c6e:	4603      	mov	r3, r0
 8000c70:	74fb      	strb	r3, [r7, #19]

  if (res == LORA_OK) {
 8000c72:	7cfb      	ldrb	r3, [r7, #19]
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d11e      	bne.n	8000cb6 <lora_send_packet_blocking+0x64>
    // Wait until packet gets transmitted
    uint32_t elapsed = 0;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	617b      	str	r3, [r7, #20]
    while (elapsed < timeout) {
 8000c7c:	e017      	b.n	8000cae <lora_send_packet_blocking+0x5c>
      uint8_t state = read_register(lora, REG_IRQ_FLAGS);
 8000c7e:	2112      	movs	r1, #18
 8000c80:	68f8      	ldr	r0, [r7, #12]
 8000c82:	f7ff fc1d 	bl	80004c0 <read_register>
 8000c86:	4603      	mov	r3, r0
 8000c88:	74bb      	strb	r3, [r7, #18]
      if (state & IRQ_FLAGS_TX_DONE) {
 8000c8a:	7cbb      	ldrb	r3, [r7, #18]
 8000c8c:	f003 0308 	and.w	r3, r3, #8
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d006      	beq.n	8000ca2 <lora_send_packet_blocking+0x50>
        // Packet sent
        write_register(lora, REG_IRQ_FLAGS, IRQ_FLAGS_TX_DONE);
 8000c94:	2208      	movs	r2, #8
 8000c96:	2112      	movs	r1, #18
 8000c98:	68f8      	ldr	r0, [r7, #12]
 8000c9a:	f7ff fc67 	bl	800056c <write_register>
        return LORA_OK;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	e00a      	b.n	8000cb8 <lora_send_packet_blocking+0x66>
      }
      HAL_Delay(1);
 8000ca2:	2001      	movs	r0, #1
 8000ca4:	f001 feda 	bl	8002a5c <HAL_Delay>
      elapsed++;
 8000ca8:	697b      	ldr	r3, [r7, #20]
 8000caa:	3301      	adds	r3, #1
 8000cac:	617b      	str	r3, [r7, #20]
    while (elapsed < timeout) {
 8000cae:	697a      	ldr	r2, [r7, #20]
 8000cb0:	683b      	ldr	r3, [r7, #0]
 8000cb2:	429a      	cmp	r2, r3
 8000cb4:	d3e3      	bcc.n	8000c7e <lora_send_packet_blocking+0x2c>
    }
  }

  return LORA_TIMEOUT;
 8000cb6:	2302      	movs	r3, #2
}
 8000cb8:	4618      	mov	r0, r3
 8000cba:	3718      	adds	r7, #24
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}

08000cc0 <lora_is_packet_available>:
    write_register(lora, REG_MODEM_CONFIG_2, mc2);
  }
}

uint8_t lora_is_packet_available(lora_sx1276 *lora)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b084      	sub	sp, #16
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  uint8_t irqs = read_register(lora, REG_IRQ_FLAGS);
 8000cc8:	2112      	movs	r1, #18
 8000cca:	6878      	ldr	r0, [r7, #4]
 8000ccc:	f7ff fbf8 	bl	80004c0 <read_register>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	73fb      	strb	r3, [r7, #15]

  // In case of Single receive mode RX_TIMEOUT will be issued
  return  irqs & (IRQ_FLAGS_RX_DONE | IRQ_FLAGS_RX_TIMEOUT);
 8000cd4:	7bfb      	ldrb	r3, [r7, #15]
 8000cd6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000cda:	b2db      	uxtb	r3, r3
}
 8000cdc:	4618      	mov	r0, r3
 8000cde:	3710      	adds	r7, #16
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	bd80      	pop	{r7, pc}

08000ce4 <lora_pending_packet_length>:

uint8_t lora_pending_packet_length(lora_sx1276 *lora)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b084      	sub	sp, #16
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
  uint8_t len;

  // Query for current header mode - implicit / explicit
  uint8_t implicit = read_register(lora, REG_MODEM_CONFIG_1) & MC1_IMPLICIT_HEADER_MODE;
 8000cec:	211d      	movs	r1, #29
 8000cee:	6878      	ldr	r0, [r7, #4]
 8000cf0:	f7ff fbe6 	bl	80004c0 <read_register>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	f003 0301 	and.w	r3, r3, #1
 8000cfa:	73bb      	strb	r3, [r7, #14]
  if (implicit) {
 8000cfc:	7bbb      	ldrb	r3, [r7, #14]
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d006      	beq.n	8000d10 <lora_pending_packet_length+0x2c>
    len = read_register(lora, REG_PAYLOAD_LENGTH);
 8000d02:	2122      	movs	r1, #34	@ 0x22
 8000d04:	6878      	ldr	r0, [r7, #4]
 8000d06:	f7ff fbdb 	bl	80004c0 <read_register>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	73fb      	strb	r3, [r7, #15]
 8000d0e:	e005      	b.n	8000d1c <lora_pending_packet_length+0x38>
  } else {
    len = read_register(lora, REG_RX_NB_BYTES);
 8000d10:	2113      	movs	r1, #19
 8000d12:	6878      	ldr	r0, [r7, #4]
 8000d14:	f7ff fbd4 	bl	80004c0 <read_register>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	73fb      	strb	r3, [r7, #15]
  }

  return len;
 8000d1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d1e:	4618      	mov	r0, r3
 8000d20:	3710      	adds	r7, #16
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}
	...

08000d28 <lora_receive_packet_base>:


static uint8_t lora_receive_packet_base(lora_sx1276 *lora, uint8_t *buffer, uint8_t buffer_len, uint8_t *error, uint8_t mode)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b086      	sub	sp, #24
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	60f8      	str	r0, [r7, #12]
 8000d30:	60b9      	str	r1, [r7, #8]
 8000d32:	603b      	str	r3, [r7, #0]
 8000d34:	4613      	mov	r3, r2
 8000d36:	71fb      	strb	r3, [r7, #7]
  assert_param(lora && buffer && buffer_len > 0);

  uint8_t res = LORA_EMPTY;
 8000d38:	2306      	movs	r3, #6
 8000d3a:	75fb      	strb	r3, [r7, #23]
  uint8_t len = 0;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	75bb      	strb	r3, [r7, #22]

  // Read/Reset IRQs
  uint8_t state = read_register(lora, REG_IRQ_FLAGS);
 8000d40:	2112      	movs	r1, #18
 8000d42:	68f8      	ldr	r0, [r7, #12]
 8000d44:	f7ff fbbc 	bl	80004c0 <read_register>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	757b      	strb	r3, [r7, #21]
  write_register(lora, REG_IRQ_FLAGS, IRQ_FLAGS_RX_ALL);
 8000d4c:	22f0      	movs	r2, #240	@ 0xf0
 8000d4e:	2112      	movs	r1, #18
 8000d50:	68f8      	ldr	r0, [r7, #12]
 8000d52:	f7ff fc0b 	bl	800056c <write_register>

  if (state & IRQ_FLAGS_RX_TIMEOUT) {
 8000d56:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	da05      	bge.n	8000d6a <lora_receive_packet_base+0x42>
	  printf("timeout");
 8000d5e:	4824      	ldr	r0, [pc, #144]	@ (8000df0 <lora_receive_packet_base+0xc8>)
 8000d60:	f004 faca 	bl	80052f8 <iprintf>
    res = LORA_TIMEOUT;
 8000d64:	2302      	movs	r3, #2
 8000d66:	75fb      	strb	r3, [r7, #23]
    goto done;
 8000d68:	e036      	b.n	8000dd8 <lora_receive_packet_base+0xb0>
  }

  if (state & IRQ_FLAGS_RX_DONE) {
 8000d6a:	7d7b      	ldrb	r3, [r7, #21]
 8000d6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d030      	beq.n	8000dd6 <lora_receive_packet_base+0xae>
    if (!(state & IRQ_FLAGS_VALID_HEADER)) {
 8000d74:	7d7b      	ldrb	r3, [r7, #21]
 8000d76:	f003 0310 	and.w	r3, r3, #16
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d105      	bne.n	8000d8a <lora_receive_packet_base+0x62>
    	printf("invalid header");
 8000d7e:	481d      	ldr	r0, [pc, #116]	@ (8000df4 <lora_receive_packet_base+0xcc>)
 8000d80:	f004 faba 	bl	80052f8 <iprintf>
      res = LORA_INVALID_HEADER;
 8000d84:	2303      	movs	r3, #3
 8000d86:	75fb      	strb	r3, [r7, #23]
      goto done;
 8000d88:	e026      	b.n	8000dd8 <lora_receive_packet_base+0xb0>
    }
    // Packet has been received
    if (state & IRQ_FLAGS_PAYLOAD_CRC_ERROR) {
 8000d8a:	7d7b      	ldrb	r3, [r7, #21]
 8000d8c:	f003 0320 	and.w	r3, r3, #32
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d005      	beq.n	8000da0 <lora_receive_packet_base+0x78>
    	printf("CRC error");
 8000d94:	4818      	ldr	r0, [pc, #96]	@ (8000df8 <lora_receive_packet_base+0xd0>)
 8000d96:	f004 faaf 	bl	80052f8 <iprintf>
      res = LORA_CRC_ERROR;
 8000d9a:	2301      	movs	r3, #1
 8000d9c:	75fb      	strb	r3, [r7, #23]
      goto done;
 8000d9e:	e01b      	b.n	8000dd8 <lora_receive_packet_base+0xb0>
    }
    // Query for current header mode - implicit / explicit
    len = lora_pending_packet_length(lora);
 8000da0:	68f8      	ldr	r0, [r7, #12]
 8000da2:	f7ff ff9f 	bl	8000ce4 <lora_pending_packet_length>
 8000da6:	4603      	mov	r3, r0
 8000da8:	75bb      	strb	r3, [r7, #22]
    // Set FIFO to beginning of the packet
    uint8_t offset = read_register(lora, REG_FIFO_RX_CURRENT_ADDR);
 8000daa:	2110      	movs	r1, #16
 8000dac:	68f8      	ldr	r0, [r7, #12]
 8000dae:	f7ff fb87 	bl	80004c0 <read_register>
 8000db2:	4603      	mov	r3, r0
 8000db4:	753b      	strb	r3, [r7, #20]
    write_register(lora, REG_FIFO_ADDR_PTR, offset);
 8000db6:	7d3b      	ldrb	r3, [r7, #20]
 8000db8:	461a      	mov	r2, r3
 8000dba:	210d      	movs	r1, #13
 8000dbc:	68f8      	ldr	r0, [r7, #12]
 8000dbe:	f7ff fbd5 	bl	800056c <write_register>
    // Read payload
    read_fifo(lora, buffer, len, mode);
 8000dc2:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000dc6:	7dba      	ldrb	r2, [r7, #22]
 8000dc8:	68b9      	ldr	r1, [r7, #8]
 8000dca:	68f8      	ldr	r0, [r7, #12]
 8000dcc:	f7ff fc5a 	bl	8000684 <read_fifo>
    res = LORA_OK;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	75fb      	strb	r3, [r7, #23]
 8000dd4:	e000      	b.n	8000dd8 <lora_receive_packet_base+0xb0>
  }

done:
 8000dd6:	bf00      	nop
  if (error) {
 8000dd8:	683b      	ldr	r3, [r7, #0]
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d002      	beq.n	8000de4 <lora_receive_packet_base+0xbc>
    *error = res;
 8000dde:	683b      	ldr	r3, [r7, #0]
 8000de0:	7dfa      	ldrb	r2, [r7, #23]
 8000de2:	701a      	strb	r2, [r3, #0]
  }

  return len;
 8000de4:	7dbb      	ldrb	r3, [r7, #22]
}
 8000de6:	4618      	mov	r0, r3
 8000de8:	3718      	adds	r7, #24
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}
 8000dee:	bf00      	nop
 8000df0:	08006558 	.word	0x08006558
 8000df4:	08006560 	.word	0x08006560
 8000df8:	08006570 	.word	0x08006570

08000dfc <lora_receive_packet>:

uint8_t lora_receive_packet(lora_sx1276 *lora, uint8_t *buffer, uint8_t buffer_len, uint8_t *error)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b086      	sub	sp, #24
 8000e00:	af02      	add	r7, sp, #8
 8000e02:	60f8      	str	r0, [r7, #12]
 8000e04:	60b9      	str	r1, [r7, #8]
 8000e06:	603b      	str	r3, [r7, #0]
 8000e08:	4613      	mov	r3, r2
 8000e0a:	71fb      	strb	r3, [r7, #7]
  return lora_receive_packet_base(lora, buffer, buffer_len, error, TRANSFER_MODE_BLOCKING);
 8000e0c:	79fa      	ldrb	r2, [r7, #7]
 8000e0e:	2302      	movs	r3, #2
 8000e10:	9300      	str	r3, [sp, #0]
 8000e12:	683b      	ldr	r3, [r7, #0]
 8000e14:	68b9      	ldr	r1, [r7, #8]
 8000e16:	68f8      	ldr	r0, [r7, #12]
 8000e18:	f7ff ff86 	bl	8000d28 <lora_receive_packet_base>
 8000e1c:	4603      	mov	r3, r0
}
 8000e1e:	4618      	mov	r0, r3
 8000e20:	3710      	adds	r7, #16
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bd80      	pop	{r7, pc}

08000e26 <lora_receive_packet_blocking>:
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_SET);
}

uint8_t lora_receive_packet_blocking(lora_sx1276 *lora, uint8_t *buffer, uint8_t buffer_len,
                   uint32_t timeout, uint8_t *error)
{
 8000e26:	b580      	push	{r7, lr}
 8000e28:	b086      	sub	sp, #24
 8000e2a:	af00      	add	r7, sp, #0
 8000e2c:	60f8      	str	r0, [r7, #12]
 8000e2e:	60b9      	str	r1, [r7, #8]
 8000e30:	603b      	str	r3, [r7, #0]
 8000e32:	4613      	mov	r3, r2
 8000e34:	71fb      	strb	r3, [r7, #7]
  assert_param(lora && buffer && buffer_len > 0);

  uint32_t elapsed = 0;
 8000e36:	2300      	movs	r3, #0
 8000e38:	617b      	str	r3, [r7, #20]

  // Wait up to timeout for packet
  while (elapsed < timeout) {
 8000e3a:	e00b      	b.n	8000e54 <lora_receive_packet_blocking+0x2e>
    if (lora_is_packet_available(lora)) {
 8000e3c:	68f8      	ldr	r0, [r7, #12]
 8000e3e:	f7ff ff3f 	bl	8000cc0 <lora_is_packet_available>
 8000e42:	4603      	mov	r3, r0
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d10a      	bne.n	8000e5e <lora_receive_packet_blocking+0x38>
      break;
    }
    HAL_Delay(1);
 8000e48:	2001      	movs	r0, #1
 8000e4a:	f001 fe07 	bl	8002a5c <HAL_Delay>
    elapsed++;
 8000e4e:	697b      	ldr	r3, [r7, #20]
 8000e50:	3301      	adds	r3, #1
 8000e52:	617b      	str	r3, [r7, #20]
  while (elapsed < timeout) {
 8000e54:	697a      	ldr	r2, [r7, #20]
 8000e56:	683b      	ldr	r3, [r7, #0]
 8000e58:	429a      	cmp	r2, r3
 8000e5a:	d3ef      	bcc.n	8000e3c <lora_receive_packet_blocking+0x16>
 8000e5c:	e000      	b.n	8000e60 <lora_receive_packet_blocking+0x3a>
      break;
 8000e5e:	bf00      	nop
  }

  return lora_receive_packet(lora, buffer, buffer_len, error);
 8000e60:	79fa      	ldrb	r2, [r7, #7]
 8000e62:	6a3b      	ldr	r3, [r7, #32]
 8000e64:	68b9      	ldr	r1, [r7, #8]
 8000e66:	68f8      	ldr	r0, [r7, #12]
 8000e68:	f7ff ffc8 	bl	8000dfc <lora_receive_packet>
 8000e6c:	4603      	mov	r3, r0
}
 8000e6e:	4618      	mov	r0, r3
 8000e70:	3718      	adds	r7, #24
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}

08000e76 <lora_clear_interrupt_tx_done>:
  // DIO0 uses 6-7 bits of DIO_MAPPING_1
  write_register(lora, REG_DIO_MAPPING_1, 0x40);
}

void lora_clear_interrupt_tx_done(lora_sx1276 *lora)
{
 8000e76:	b580      	push	{r7, lr}
 8000e78:	b082      	sub	sp, #8
 8000e7a:	af00      	add	r7, sp, #0
 8000e7c:	6078      	str	r0, [r7, #4]
  write_register(lora, REG_IRQ_FLAGS, IRQ_FLAGS_TX_DONE);
 8000e7e:	2208      	movs	r2, #8
 8000e80:	2112      	movs	r1, #18
 8000e82:	6878      	ldr	r0, [r7, #4]
 8000e84:	f7ff fb72 	bl	800056c <write_register>
}
 8000e88:	bf00      	nop
 8000e8a:	3708      	adds	r7, #8
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bd80      	pop	{r7, pc}

08000e90 <lora_init>:
}


uint8_t lora_init(lora_sx1276 *lora, SPI_HandleTypeDef *spi, GPIO_TypeDef *nss_port,
    uint16_t nss_pin, uint64_t freq)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b086      	sub	sp, #24
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	60f8      	str	r0, [r7, #12]
 8000e98:	60b9      	str	r1, [r7, #8]
 8000e9a:	607a      	str	r2, [r7, #4]
 8000e9c:	807b      	strh	r3, [r7, #2]
  assert_param(lora && spi);

  // Init params with default values
  lora->spi = spi;
 8000e9e:	68fb      	ldr	r3, [r7, #12]
 8000ea0:	68ba      	ldr	r2, [r7, #8]
 8000ea2:	601a      	str	r2, [r3, #0]
  lora->nss_port = nss_port;
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	687a      	ldr	r2, [r7, #4]
 8000ea8:	605a      	str	r2, [r3, #4]
  lora->nss_pin = nss_pin;
 8000eaa:	68fb      	ldr	r3, [r7, #12]
 8000eac:	887a      	ldrh	r2, [r7, #2]
 8000eae:	811a      	strh	r2, [r3, #8]
  lora->frequency = freq;
 8000eb0:	6a3a      	ldr	r2, [r7, #32]
 8000eb2:	68fb      	ldr	r3, [r7, #12]
 8000eb4:	621a      	str	r2, [r3, #32]
  lora->pa_mode = LORA_PA_OUTPUT_PA_BOOST;
 8000eb6:	68fb      	ldr	r3, [r7, #12]
 8000eb8:	2201      	movs	r2, #1
 8000eba:	625a      	str	r2, [r3, #36]	@ 0x24
  lora->tx_base_addr = LORA_DEFAULT_TX_ADDR;
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  lora->rx_base_addr = LORA_DEFAULT_RX_ADDR;
 8000ec4:	68fb      	ldr	r3, [r7, #12]
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
  lora->spi_timeout = LORA_DEFAULT_SPI_TIMEOUT;
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000ed2:	61da      	str	r2, [r3, #28]
//  lora->reset_port = RESET_GPIO_Port;
//  lora->reset_pin = RESET_Pin;
  lora->DIO0_port = DIO0_GPIO_Port;
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	4a25      	ldr	r2, [pc, #148]	@ (8000f6c <lora_init+0xdc>)
 8000ed8:	615a      	str	r2, [r3, #20]
  lora->DIO0_pin = DIO0_Pin;
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	2201      	movs	r2, #1
 8000ede:	831a      	strh	r2, [r3, #24]
//  }
//  else
//	  return LORA_OK;

  // Modem parameters (freq, mode, etc) must be done in SLEEP mode.
  lora_mode_sleep(lora);
 8000ee0:	68f8      	ldr	r0, [r7, #12]
 8000ee2:	f7ff fc99 	bl	8000818 <lora_mode_sleep>
  // Enable LoRa mode (since it can be switched on only in sleep)
  lora_mode_sleep(lora);
 8000ee6:	68f8      	ldr	r0, [r7, #12]
 8000ee8:	f7ff fc96 	bl	8000818 <lora_mode_sleep>

  // Set frequency
  lora_set_frequency(lora, freq);
 8000eec:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8000ef0:	68f8      	ldr	r0, [r7, #12]
 8000ef2:	f7ff fd27 	bl	8000944 <lora_set_frequency>
  lora_set_spreading_factor(lora, LORA_DEFAULT_SF);
 8000ef6:	2107      	movs	r1, #7
 8000ef8:	68f8      	ldr	r0, [r7, #12]
 8000efa:	f7ff fd8b 	bl	8000a14 <lora_set_spreading_factor>
  lora_set_preamble_length(lora, LORA_DEFAULT_PREAMBLE_LEN);
 8000efe:	210a      	movs	r1, #10
 8000f00:	68f8      	ldr	r0, [r7, #12]
 8000f02:	f7ff fe10 	bl	8000b26 <lora_set_preamble_length>
  // By default - explicit header mode
  lora_set_explicit_header_mode(lora);
 8000f06:	68f8      	ldr	r0, [r7, #12]
 8000f08:	f7ff fcb7 	bl	800087a <lora_set_explicit_header_mode>
  // Set LNA boost
  uint8_t current_lna = read_register(lora, REG_LNA);
 8000f0c:	210c      	movs	r1, #12
 8000f0e:	68f8      	ldr	r0, [r7, #12]
 8000f10:	f7ff fad6 	bl	80004c0 <read_register>
 8000f14:	4603      	mov	r3, r0
 8000f16:	75fb      	strb	r3, [r7, #23]
  write_register(lora, REG_LNA,  current_lna | 0x03);
 8000f18:	7dfb      	ldrb	r3, [r7, #23]
 8000f1a:	f043 0303 	orr.w	r3, r3, #3
 8000f1e:	b2db      	uxtb	r3, r3
 8000f20:	461a      	mov	r2, r3
 8000f22:	210c      	movs	r1, #12
 8000f24:	68f8      	ldr	r0, [r7, #12]
 8000f26:	f7ff fb21 	bl	800056c <write_register>
  // Set auto AGC
  write_register(lora, REG_MODEM_CONFIG_3, 0x04);
 8000f2a:	2204      	movs	r2, #4
 8000f2c:	2126      	movs	r1, #38	@ 0x26
 8000f2e:	68f8      	ldr	r0, [r7, #12]
 8000f30:	f7ff fb1c 	bl	800056c <write_register>
  // Set default output power
  lora_set_tx_power(lora, LORA_DEFAULT_TX_POWER);
 8000f34:	2111      	movs	r1, #17
 8000f36:	68f8      	ldr	r0, [r7, #12]
 8000f38:	f7ff fcb7 	bl	80008aa <lora_set_tx_power>
  // Set default mode
  lora_mode_standby(lora);
 8000f3c:	68f8      	ldr	r0, [r7, #12]
 8000f3e:	f7ff fc90 	bl	8000862 <lora_mode_standby>

  uint8_t ver = lora_version(lora);
 8000f42:	68f8      	ldr	r0, [r7, #12]
 8000f44:	f7ff fe0c 	bl	8000b60 <lora_version>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	75bb      	strb	r3, [r7, #22]
  if (ver != LORA_COMPATIBLE_VERSION) {
 8000f4c:	7dbb      	ldrb	r3, [r7, #22]
 8000f4e:	2b12      	cmp	r3, #18
 8000f50:	d006      	beq.n	8000f60 <lora_init+0xd0>
	  printf("Got wrong radio version 0x%x, expected 0x12\r\n", ver);
 8000f52:	7dbb      	ldrb	r3, [r7, #22]
 8000f54:	4619      	mov	r1, r3
 8000f56:	4806      	ldr	r0, [pc, #24]	@ (8000f70 <lora_init+0xe0>)
 8000f58:	f004 f9ce 	bl	80052f8 <iprintf>
    return LORA_ERROR;
 8000f5c:	2304      	movs	r3, #4
 8000f5e:	e000      	b.n	8000f62 <lora_init+0xd2>
  }
  else
	  return LORA_OK;
 8000f60:	2300      	movs	r3, #0
  //return LORA_OK;
}
 8000f62:	4618      	mov	r0, r3
 8000f64:	3718      	adds	r7, #24
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	40010c00 	.word	0x40010c00
 8000f70:	0800657c 	.word	0x0800657c

08000f74 <DEBUG_PRINT>:

//Debug functions  -- disable this here if you don't want uart coming out of the GPIO
void DEBUG_PRINT(char * format, ...){
 8000f74:	b40f      	push	{r0, r1, r2, r3}
 8000f76:	b580      	push	{r7, lr}
 8000f78:	b0c2      	sub	sp, #264	@ 0x108
 8000f7a:	af00      	add	r7, sp, #0
	char buffer[256];
	va_list args;
	va_start (args, format);
 8000f7c:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 8000f80:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000f84:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000f88:	601a      	str	r2, [r3, #0]
	uint8_t stringsize = vsnprintf(buffer, 256, format, args);
 8000f8a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000f8e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000f92:	1d38      	adds	r0, r7, #4
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8000f9a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f9e:	f004 fa2f 	bl	8005400 <vsniprintf>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	f887 3107 	strb.w	r3, [r7, #263]	@ 0x107
	HAL_UART_Transmit(&huart1,(uint8_t *)buffer,stringsize, 100);
 8000fa8:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 8000fac:	b29a      	uxth	r2, r3
 8000fae:	1d39      	adds	r1, r7, #4
 8000fb0:	2364      	movs	r3, #100	@ 0x64
 8000fb2:	4805      	ldr	r0, [pc, #20]	@ (8000fc8 <DEBUG_PRINT+0x54>)
 8000fb4:	f003 fe9d 	bl	8004cf2 <HAL_UART_Transmit>
	va_end (args);
}
 8000fb8:	bf00      	nop
 8000fba:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000fc4:	b004      	add	sp, #16
 8000fc6:	4770      	bx	lr
 8000fc8:	200003d8 	.word	0x200003d8

08000fcc <polkadot_init>:

struct noroute_table_entry noroute_table[NOROUTE_QUEUE_MAX_ENTRIES];						//TODO, this needs to be a linkedlist
uint8_t noroute_table_entries;

//initialize this as a mesh node
uint8_t polkadot_init(uint32_t id){
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b082      	sub	sp, #8
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
	DEBUG_PRINT("Initializing Polkadot Node\n\r");
 8000fd4:	480e      	ldr	r0, [pc, #56]	@ (8001010 <polkadot_init+0x44>)
 8000fd6:	f7ff ffcd 	bl	8000f74 <DEBUG_PRINT>
	my_id = id;
 8000fda:	4a0e      	ldr	r2, [pc, #56]	@ (8001014 <polkadot_init+0x48>)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	6013      	str	r3, [r2, #0]
	rreq_id = rand();
 8000fe0:	f004 f88a 	bl	80050f8 <rand>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	461a      	mov	r2, r3
 8000fe8:	4b0b      	ldr	r3, [pc, #44]	@ (8001018 <polkadot_init+0x4c>)
 8000fea:	601a      	str	r2, [r3, #0]
	my_sequence_number = 0;
 8000fec:	4b0b      	ldr	r3, [pc, #44]	@ (800101c <polkadot_init+0x50>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	601a      	str	r2, [r3, #0]
	DEBUG_PRINT("Node ID: %d, Sequence Number: %d, RREQ ID: %d\n\r", my_id, my_sequence_number, rreq_id);
 8000ff2:	4b08      	ldr	r3, [pc, #32]	@ (8001014 <polkadot_init+0x48>)
 8000ff4:	6819      	ldr	r1, [r3, #0]
 8000ff6:	4b09      	ldr	r3, [pc, #36]	@ (800101c <polkadot_init+0x50>)
 8000ff8:	681a      	ldr	r2, [r3, #0]
 8000ffa:	4b07      	ldr	r3, [pc, #28]	@ (8001018 <polkadot_init+0x4c>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	4808      	ldr	r0, [pc, #32]	@ (8001020 <polkadot_init+0x54>)
 8001000:	f7ff ffb8 	bl	8000f74 <DEBUG_PRINT>
	return SUCCESS;
 8001004:	2300      	movs	r3, #0
}
 8001006:	4618      	mov	r0, r3
 8001008:	3708      	adds	r7, #8
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}
 800100e:	bf00      	nop
 8001010:	080065bc 	.word	0x080065bc
 8001014:	20000084 	.word	0x20000084
 8001018:	2000008c 	.word	0x2000008c
 800101c:	20000088 	.word	0x20000088
 8001020:	080065dc 	.word	0x080065dc

08001024 <mesh_transmit>:

//This is the function that the user calls when they want to send data somewhere. This function hides all of the
//mesh networking.
uint8_t mesh_transmit(uint32_t destination_id, uint8_t data[], uint8_t data_length){
 8001024:	b5b0      	push	{r4, r5, r7, lr}
 8001026:	b090      	sub	sp, #64	@ 0x40
 8001028:	af04      	add	r7, sp, #16
 800102a:	60f8      	str	r0, [r7, #12]
 800102c:	60b9      	str	r1, [r7, #8]
 800102e:	4613      	mov	r3, r2
 8001030:	71fb      	strb	r3, [r7, #7]
	DEBUG_PRINT("Sending Data Over the Mesh\n\r");
 8001032:	483c      	ldr	r0, [pc, #240]	@ (8001124 <mesh_transmit+0x100>)
 8001034:	f7ff ff9e 	bl	8000f74 <DEBUG_PRINT>
	int8_t route_idx = route_exists(destination_id); 	//check the routing table to see if I have a route
 8001038:	68f8      	ldr	r0, [r7, #12]
 800103a:	f000 ffb9 	bl	8001fb0 <route_exists>
 800103e:	4603      	mov	r3, r0
 8001040:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if(route_idx != -1){
 8001044:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8001048:	f1b3 3fff 	cmp.w	r3, #4294967295
 800104c:	d022      	beq.n	8001094 <mesh_transmit+0x70>
		DEBUG_PRINT("Route is known. Unicasting Data\n\r");
 800104e:	4836      	ldr	r0, [pc, #216]	@ (8001128 <mesh_transmit+0x104>)
 8001050:	f7ff ff90 	bl	8000f74 <DEBUG_PRINT>
		struct unicast_route_table_entry route;
		route = unicast_route_table[route_idx];
 8001054:	f997 202f 	ldrsb.w	r2, [r7, #47]	@ 0x2f
 8001058:	4934      	ldr	r1, [pc, #208]	@ (800112c <mesh_transmit+0x108>)
 800105a:	4613      	mov	r3, r2
 800105c:	005b      	lsls	r3, r3, #1
 800105e:	4413      	add	r3, r2
 8001060:	00db      	lsls	r3, r3, #3
 8001062:	440b      	add	r3, r1
 8001064:	f107 0414 	add.w	r4, r7, #20
 8001068:	461d      	mov	r5, r3
 800106a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800106c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800106e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001072:	e884 0003 	stmia.w	r4, {r0, r1}
		mesh_send_data(route.destination_id, route.destination_sequence_number, data,
 8001076:	6978      	ldr	r0, [r7, #20]
 8001078:	69b9      	ldr	r1, [r7, #24]
 800107a:	6a3c      	ldr	r4, [r7, #32]
 800107c:	4b2c      	ldr	r3, [pc, #176]	@ (8001130 <mesh_transmit+0x10c>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	79fa      	ldrb	r2, [r7, #7]
 8001082:	9202      	str	r2, [sp, #8]
 8001084:	9301      	str	r3, [sp, #4]
 8001086:	2300      	movs	r3, #0
 8001088:	9300      	str	r3, [sp, #0]
 800108a:	4623      	mov	r3, r4
 800108c:	68ba      	ldr	r2, [r7, #8]
 800108e:	f000 f85f 	bl	8001150 <mesh_send_data>
 8001092:	e03e      	b.n	8001112 <mesh_transmit+0xee>
				route.next_hop_destination_id, 0, my_id, data_length);  //uincast the packet
	} else{
		DEBUG_PRINT("Route is not known. Requesting route\n\r");
 8001094:	4827      	ldr	r0, [pc, #156]	@ (8001134 <mesh_transmit+0x110>)
 8001096:	f7ff ff6d 	bl	8000f74 <DEBUG_PRINT>

		rreq_id ++;
 800109a:	4b27      	ldr	r3, [pc, #156]	@ (8001138 <mesh_transmit+0x114>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	3301      	adds	r3, #1
 80010a0:	4a25      	ldr	r2, [pc, #148]	@ (8001138 <mesh_transmit+0x114>)
 80010a2:	6013      	str	r3, [r2, #0]
		mesh_send_rreq(destination_id, my_id, my_sequence_number, 0, rreq_id);  //build/send an RREQ
 80010a4:	4b22      	ldr	r3, [pc, #136]	@ (8001130 <mesh_transmit+0x10c>)
 80010a6:	6819      	ldr	r1, [r3, #0]
 80010a8:	4b24      	ldr	r3, [pc, #144]	@ (800113c <mesh_transmit+0x118>)
 80010aa:	681a      	ldr	r2, [r3, #0]
 80010ac:	4b22      	ldr	r3, [pc, #136]	@ (8001138 <mesh_transmit+0x114>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	9300      	str	r3, [sp, #0]
 80010b2:	2300      	movs	r3, #0
 80010b4:	68f8      	ldr	r0, [r7, #12]
 80010b6:	f000 f8d7 	bl	8001268 <mesh_send_rreq>

		//add the packet to the noroute table
		DEBUG_PRINT("Adding the request to the noroute table\n\r");
 80010ba:	4821      	ldr	r0, [pc, #132]	@ (8001140 <mesh_transmit+0x11c>)
 80010bc:	f7ff ff5a 	bl	8000f74 <DEBUG_PRINT>
		noroute_table[noroute_table_entries].destination_id = destination_id;
 80010c0:	4b20      	ldr	r3, [pc, #128]	@ (8001144 <mesh_transmit+0x120>)
 80010c2:	781b      	ldrb	r3, [r3, #0]
 80010c4:	4619      	mov	r1, r3
 80010c6:	4a20      	ldr	r2, [pc, #128]	@ (8001148 <mesh_transmit+0x124>)
 80010c8:	460b      	mov	r3, r1
 80010ca:	005b      	lsls	r3, r3, #1
 80010cc:	440b      	add	r3, r1
 80010ce:	009b      	lsls	r3, r3, #2
 80010d0:	4413      	add	r3, r2
 80010d2:	68fa      	ldr	r2, [r7, #12]
 80010d4:	601a      	str	r2, [r3, #0]
		noroute_table[noroute_table_entries].data = data;
 80010d6:	4b1b      	ldr	r3, [pc, #108]	@ (8001144 <mesh_transmit+0x120>)
 80010d8:	781b      	ldrb	r3, [r3, #0]
 80010da:	4619      	mov	r1, r3
 80010dc:	4a1a      	ldr	r2, [pc, #104]	@ (8001148 <mesh_transmit+0x124>)
 80010de:	460b      	mov	r3, r1
 80010e0:	005b      	lsls	r3, r3, #1
 80010e2:	440b      	add	r3, r1
 80010e4:	009b      	lsls	r3, r3, #2
 80010e6:	4413      	add	r3, r2
 80010e8:	3304      	adds	r3, #4
 80010ea:	68ba      	ldr	r2, [r7, #8]
 80010ec:	601a      	str	r2, [r3, #0]
		noroute_table[noroute_table_entries].data_length = data_length;
 80010ee:	4b15      	ldr	r3, [pc, #84]	@ (8001144 <mesh_transmit+0x120>)
 80010f0:	781b      	ldrb	r3, [r3, #0]
 80010f2:	4619      	mov	r1, r3
 80010f4:	4a14      	ldr	r2, [pc, #80]	@ (8001148 <mesh_transmit+0x124>)
 80010f6:	460b      	mov	r3, r1
 80010f8:	005b      	lsls	r3, r3, #1
 80010fa:	440b      	add	r3, r1
 80010fc:	009b      	lsls	r3, r3, #2
 80010fe:	4413      	add	r3, r2
 8001100:	3308      	adds	r3, #8
 8001102:	79fa      	ldrb	r2, [r7, #7]
 8001104:	701a      	strb	r2, [r3, #0]
		noroute_table_entries ++;
 8001106:	4b0f      	ldr	r3, [pc, #60]	@ (8001144 <mesh_transmit+0x120>)
 8001108:	781b      	ldrb	r3, [r3, #0]
 800110a:	3301      	adds	r3, #1
 800110c:	b2da      	uxtb	r2, r3
 800110e:	4b0d      	ldr	r3, [pc, #52]	@ (8001144 <mesh_transmit+0x120>)
 8001110:	701a      	strb	r2, [r3, #0]
	}
	lora_mode_receive_continuous(&myLoRa);		//wait for a new packet
 8001112:	480e      	ldr	r0, [pc, #56]	@ (800114c <mesh_transmit+0x128>)
 8001114:	f7ff fb8c 	bl	8000830 <lora_mode_receive_continuous>
	return SUCCESS;
 8001118:	2300      	movs	r3, #0
}
 800111a:	4618      	mov	r0, r3
 800111c:	3730      	adds	r7, #48	@ 0x30
 800111e:	46bd      	mov	sp, r7
 8001120:	bdb0      	pop	{r4, r5, r7, pc}
 8001122:	bf00      	nop
 8001124:	0800660c 	.word	0x0800660c
 8001128:	0800662c 	.word	0x0800662c
 800112c:	200000c0 	.word	0x200000c0
 8001130:	20000084 	.word	0x20000084
 8001134:	08006650 	.word	0x08006650
 8001138:	2000008c 	.word	0x2000008c
 800113c:	20000088 	.word	0x20000088
 8001140:	08006678 	.word	0x08006678
 8001144:	2000037c 	.word	0x2000037c
 8001148:	20000340 	.word	0x20000340
 800114c:	20000420 	.word	0x20000420

08001150 <mesh_send_data>:

//Send a data packet
uint8_t mesh_send_data(uint32_t destination_id, uint32_t dest_seq_num, uint8_t * data, uint32_t receiver, uint8_t num_hops, uint32_t source_id, uint8_t data_length){
 8001150:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001154:	b093      	sub	sp, #76	@ 0x4c
 8001156:	af04      	add	r7, sp, #16
 8001158:	60f8      	str	r0, [r7, #12]
 800115a:	60b9      	str	r1, [r7, #8]
 800115c:	607a      	str	r2, [r7, #4]
 800115e:	603b      	str	r3, [r7, #0]
 8001160:	466b      	mov	r3, sp
 8001162:	461e      	mov	r6, r3
	DEBUG_PRINT("Building a Data Packet\n\r");
 8001164:	483b      	ldr	r0, [pc, #236]	@ (8001254 <mesh_send_data+0x104>)
 8001166:	f7ff ff05 	bl	8000f74 <DEBUG_PRINT>
	struct data_packet tosend;
	tosend.transmitter_id = my_id;
 800116a:	4b3b      	ldr	r3, [pc, #236]	@ (8001258 <mesh_send_data+0x108>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	613b      	str	r3, [r7, #16]
	tosend.receiver_id = receiver;
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	617b      	str	r3, [r7, #20]
	tosend.destination_id = destination_id;
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	61bb      	str	r3, [r7, #24]
	tosend.source_id = source_id;
 8001178:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800117a:	623b      	str	r3, [r7, #32]
	tosend.num_hops = num_hops;
 800117c:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 8001180:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	tosend.packet_data = data;
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	62bb      	str	r3, [r7, #40]	@ 0x28
	tosend.data_length = data_length;
 8001188:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 800118c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	tosend.destination_sequence_number = dest_seq_num;
 8001190:	68bb      	ldr	r3, [r7, #8]
 8001192:	61fb      	str	r3, [r7, #28]

	//transmit the data packet
	DEBUG_PRINT("Transmitting a Data Packet to Node %d\n\r", destination_id);
 8001194:	68f9      	ldr	r1, [r7, #12]
 8001196:	4831      	ldr	r0, [pc, #196]	@ (800125c <mesh_send_data+0x10c>)
 8001198:	f7ff feec 	bl	8000f74 <DEBUG_PRINT>
	DEBUG_PRINT("\tData length = %d, Num hops = %d\n\r", data_length, num_hops);
 800119c:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 80011a0:	f897 2058 	ldrb.w	r2, [r7, #88]	@ 0x58
 80011a4:	4619      	mov	r1, r3
 80011a6:	482e      	ldr	r0, [pc, #184]	@ (8001260 <mesh_send_data+0x110>)
 80011a8:	f7ff fee4 	bl	8000f74 <DEBUG_PRINT>
	uint8_t packet_arr[DATA_BASE_PKT_LEN + data_length];
 80011ac:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 80011b0:	f103 0118 	add.w	r1, r3, #24
 80011b4:	1e4b      	subs	r3, r1, #1
 80011b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80011b8:	460a      	mov	r2, r1
 80011ba:	2300      	movs	r3, #0
 80011bc:	4690      	mov	r8, r2
 80011be:	4699      	mov	r9, r3
 80011c0:	f04f 0200 	mov.w	r2, #0
 80011c4:	f04f 0300 	mov.w	r3, #0
 80011c8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80011cc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80011d0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80011d4:	460a      	mov	r2, r1
 80011d6:	2300      	movs	r3, #0
 80011d8:	4614      	mov	r4, r2
 80011da:	461d      	mov	r5, r3
 80011dc:	f04f 0200 	mov.w	r2, #0
 80011e0:	f04f 0300 	mov.w	r3, #0
 80011e4:	00eb      	lsls	r3, r5, #3
 80011e6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80011ea:	00e2      	lsls	r2, r4, #3
 80011ec:	460b      	mov	r3, r1
 80011ee:	3307      	adds	r3, #7
 80011f0:	08db      	lsrs	r3, r3, #3
 80011f2:	00db      	lsls	r3, r3, #3
 80011f4:	ebad 0d03 	sub.w	sp, sp, r3
 80011f8:	ab04      	add	r3, sp, #16
 80011fa:	3300      	adds	r3, #0
 80011fc:	633b      	str	r3, [r7, #48]	@ 0x30
	uint8_t result = format_packet_data(tosend, packet_arr);
 80011fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001200:	9303      	str	r3, [sp, #12]
 8001202:	466c      	mov	r4, sp
 8001204:	f107 0320 	add.w	r3, r7, #32
 8001208:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800120c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001210:	f107 0310 	add.w	r3, r7, #16
 8001214:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001216:	f000 f8f5 	bl	8001404 <format_packet_data>
 800121a:	4603      	mov	r3, r0
 800121c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	result &= lora_send_packet_blocking(&myLoRa, packet_arr, DATA_BASE_PKT_LEN + data_length, 2000);
 8001220:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 8001224:	3318      	adds	r3, #24
 8001226:	b2da      	uxtb	r2, r3
 8001228:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800122c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800122e:	480d      	ldr	r0, [pc, #52]	@ (8001264 <mesh_send_data+0x114>)
 8001230:	f7ff fd0f 	bl	8000c52 <lora_send_packet_blocking>
 8001234:	4603      	mov	r3, r0
 8001236:	461a      	mov	r2, r3
 8001238:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800123c:	4013      	ands	r3, r2
 800123e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	return result;
 8001242:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001246:	46b5      	mov	sp, r6
}
 8001248:	4618      	mov	r0, r3
 800124a:	373c      	adds	r7, #60	@ 0x3c
 800124c:	46bd      	mov	sp, r7
 800124e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001252:	bf00      	nop
 8001254:	080066a4 	.word	0x080066a4
 8001258:	20000084 	.word	0x20000084
 800125c:	080066c0 	.word	0x080066c0
 8001260:	080066e8 	.word	0x080066e8
 8001264:	20000420 	.word	0x20000420

08001268 <mesh_send_rreq>:

//Send an RREQ packet
uint8_t mesh_send_rreq(uint32_t destination_id, uint32_t source_id, uint32_t source_sequence_number, uint8_t num_hops, uint32_t rreq_id){
 8001268:	b580      	push	{r7, lr}
 800126a:	b096      	sub	sp, #88	@ 0x58
 800126c:	af04      	add	r7, sp, #16
 800126e:	60f8      	str	r0, [r7, #12]
 8001270:	60b9      	str	r1, [r7, #8]
 8001272:	607a      	str	r2, [r7, #4]
 8001274:	70fb      	strb	r3, [r7, #3]
	DEBUG_PRINT("Building an RREQ Packet\n\r");
 8001276:	4829      	ldr	r0, [pc, #164]	@ (800131c <mesh_send_rreq+0xb4>)
 8001278:	f7ff fe7c 	bl	8000f74 <DEBUG_PRINT>

	struct rreq_packet tosend;
	tosend.transmitter_id = my_id;
 800127c:	4b28      	ldr	r3, [pc, #160]	@ (8001320 <mesh_send_rreq+0xb8>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	62fb      	str	r3, [r7, #44]	@ 0x2c
	tosend.destination_id = destination_id;
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	637b      	str	r3, [r7, #52]	@ 0x34
	tosend.source_id = source_id;
 8001286:	68bb      	ldr	r3, [r7, #8]
 8001288:	63bb      	str	r3, [r7, #56]	@ 0x38
	tosend.num_hops = num_hops;
 800128a:	78fb      	ldrb	r3, [r7, #3]
 800128c:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
	tosend.source_sequence_number = source_sequence_number;
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	63fb      	str	r3, [r7, #60]	@ 0x3c
	tosend.rreq_id = rreq_id;
 8001294:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001296:	633b      	str	r3, [r7, #48]	@ 0x30

	rreq_table_append(rreq_id); //don't want to see this again
 8001298:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800129a:	f000 fe45 	bl	8001f28 <rreq_table_append>

	//add the packet to the noroute table
	DEBUG_PRINT("Adding the request to the noroute table\n\r");
 800129e:	4821      	ldr	r0, [pc, #132]	@ (8001324 <mesh_send_rreq+0xbc>)
 80012a0:	f7ff fe68 	bl	8000f74 <DEBUG_PRINT>
	noroute_table[noroute_table_entries].destination_id = destination_id;
 80012a4:	4b20      	ldr	r3, [pc, #128]	@ (8001328 <mesh_send_rreq+0xc0>)
 80012a6:	781b      	ldrb	r3, [r3, #0]
 80012a8:	4619      	mov	r1, r3
 80012aa:	4a20      	ldr	r2, [pc, #128]	@ (800132c <mesh_send_rreq+0xc4>)
 80012ac:	460b      	mov	r3, r1
 80012ae:	005b      	lsls	r3, r3, #1
 80012b0:	440b      	add	r3, r1
 80012b2:	009b      	lsls	r3, r3, #2
 80012b4:	4413      	add	r3, r2
 80012b6:	68fa      	ldr	r2, [r7, #12]
 80012b8:	601a      	str	r2, [r3, #0]
	noroute_table_entries ++;
 80012ba:	4b1b      	ldr	r3, [pc, #108]	@ (8001328 <mesh_send_rreq+0xc0>)
 80012bc:	781b      	ldrb	r3, [r3, #0]
 80012be:	3301      	adds	r3, #1
 80012c0:	b2da      	uxtb	r2, r3
 80012c2:	4b19      	ldr	r3, [pc, #100]	@ (8001328 <mesh_send_rreq+0xc0>)
 80012c4:	701a      	strb	r2, [r3, #0]

	DEBUG_PRINT("Broadcasting the RREQ\n\r");
 80012c6:	481a      	ldr	r0, [pc, #104]	@ (8001330 <mesh_send_rreq+0xc8>)
 80012c8:	f7ff fe54 	bl	8000f74 <DEBUG_PRINT>

	uint8_t packet_arr[RREQ_BASE_PKT_LEN];
	uint8_t result = format_packet_rreq(tosend, packet_arr);
 80012cc:	f107 0314 	add.w	r3, r7, #20
 80012d0:	9302      	str	r3, [sp, #8]
 80012d2:	466a      	mov	r2, sp
 80012d4:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80012d8:	e893 0003 	ldmia.w	r3, {r0, r1}
 80012dc:	e882 0003 	stmia.w	r2, {r0, r1}
 80012e0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80012e4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80012e6:	f000 f93b 	bl	8001560 <format_packet_rreq>
 80012ea:	4603      	mov	r3, r0
 80012ec:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	result &= lora_send_packet_blocking(&myLoRa, packet_arr, RREQ_BASE_PKT_LEN, 2000);
 80012f0:	f107 0114 	add.w	r1, r7, #20
 80012f4:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80012f8:	2218      	movs	r2, #24
 80012fa:	480e      	ldr	r0, [pc, #56]	@ (8001334 <mesh_send_rreq+0xcc>)
 80012fc:	f7ff fca9 	bl	8000c52 <lora_send_packet_blocking>
 8001300:	4603      	mov	r3, r0
 8001302:	461a      	mov	r2, r3
 8001304:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001308:	4013      	ands	r3, r2
 800130a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	return result;
 800130e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8001312:	4618      	mov	r0, r3
 8001314:	3748      	adds	r7, #72	@ 0x48
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	0800670c 	.word	0x0800670c
 8001320:	20000084 	.word	0x20000084
 8001324:	08006678 	.word	0x08006678
 8001328:	2000037c 	.word	0x2000037c
 800132c:	20000340 	.word	0x20000340
 8001330:	08006728 	.word	0x08006728
 8001334:	20000420 	.word	0x20000420

08001338 <mesh_send_rrep>:

//Send an RREP packet
uint8_t mesh_send_rrep(uint32_t receiver_id, uint32_t destination_id, uint32_t source_id, uint8_t num_hops, uint32_t dest_seq_num){
 8001338:	b580      	push	{r7, lr}
 800133a:	b096      	sub	sp, #88	@ 0x58
 800133c:	af04      	add	r7, sp, #16
 800133e:	60f8      	str	r0, [r7, #12]
 8001340:	60b9      	str	r1, [r7, #8]
 8001342:	607a      	str	r2, [r7, #4]
 8001344:	70fb      	strb	r3, [r7, #3]
	DEBUG_PRINT("Building an RREP Packet\n\r");
 8001346:	481c      	ldr	r0, [pc, #112]	@ (80013b8 <mesh_send_rrep+0x80>)
 8001348:	f7ff fe14 	bl	8000f74 <DEBUG_PRINT>

	struct rrep_packet tosend;
	tosend.transmitter_id = my_id;
 800134c:	4b1b      	ldr	r3, [pc, #108]	@ (80013bc <mesh_send_rrep+0x84>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	62fb      	str	r3, [r7, #44]	@ 0x2c
	tosend.receiver_id = receiver_id;
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	633b      	str	r3, [r7, #48]	@ 0x30
	tosend.destination_id = destination_id;
 8001356:	68bb      	ldr	r3, [r7, #8]
 8001358:	637b      	str	r3, [r7, #52]	@ 0x34
	tosend.source_id = source_id;
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	63bb      	str	r3, [r7, #56]	@ 0x38
	tosend.num_hops = num_hops;
 800135e:	78fb      	ldrb	r3, [r7, #3]
 8001360:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
	tosend.destination_sequence_number = dest_seq_num;
 8001364:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001366:	63fb      	str	r3, [r7, #60]	@ 0x3c


	uint8_t packet_arr[RREP_BASE_PKT_LEN];
	uint8_t result = format_packet_rrep(tosend, packet_arr);
 8001368:	f107 0314 	add.w	r3, r7, #20
 800136c:	9302      	str	r3, [sp, #8]
 800136e:	466a      	mov	r2, sp
 8001370:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001374:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001378:	e882 0003 	stmia.w	r2, {r0, r1}
 800137c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001380:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001382:	f000 f983 	bl	800168c <format_packet_rrep>
 8001386:	4603      	mov	r3, r0
 8001388:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	result &= lora_send_packet_blocking(&myLoRa, packet_arr, RREQ_BASE_PKT_LEN, 2000);
 800138c:	f107 0114 	add.w	r1, r7, #20
 8001390:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001394:	2218      	movs	r2, #24
 8001396:	480a      	ldr	r0, [pc, #40]	@ (80013c0 <mesh_send_rrep+0x88>)
 8001398:	f7ff fc5b 	bl	8000c52 <lora_send_packet_blocking>
 800139c:	4603      	mov	r3, r0
 800139e:	461a      	mov	r2, r3
 80013a0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80013a4:	4013      	ands	r3, r2
 80013a6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	return result;
 80013aa:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 80013ae:	4618      	mov	r0, r3
 80013b0:	3748      	adds	r7, #72	@ 0x48
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	08006740 	.word	0x08006740
 80013bc:	20000084 	.word	0x20000084
 80013c0:	20000420 	.word	0x20000420

080013c4 <mesh_send_hello>:

//Send a hello (RREQ) packet
uint8_t mesh_send_hello(){
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b084      	sub	sp, #16
 80013c8:	af02      	add	r7, sp, #8
	DEBUG_PRINT("Broadcasting a hello message\n\r");
 80013ca:	480a      	ldr	r0, [pc, #40]	@ (80013f4 <mesh_send_hello+0x30>)
 80013cc:	f7ff fdd2 	bl	8000f74 <DEBUG_PRINT>
	uint8_t result = mesh_send_rreq(1110057083, my_id, 0, 0, rreq_id);
 80013d0:	4b09      	ldr	r3, [pc, #36]	@ (80013f8 <mesh_send_hello+0x34>)
 80013d2:	6819      	ldr	r1, [r3, #0]
 80013d4:	4b09      	ldr	r3, [pc, #36]	@ (80013fc <mesh_send_hello+0x38>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	9300      	str	r3, [sp, #0]
 80013da:	2300      	movs	r3, #0
 80013dc:	2200      	movs	r2, #0
 80013de:	4808      	ldr	r0, [pc, #32]	@ (8001400 <mesh_send_hello+0x3c>)
 80013e0:	f7ff ff42 	bl	8001268 <mesh_send_rreq>
 80013e4:	4603      	mov	r3, r0
 80013e6:	71fb      	strb	r3, [r7, #7]
	return result;
 80013e8:	79fb      	ldrb	r3, [r7, #7]
}
 80013ea:	4618      	mov	r0, r3
 80013ec:	3708      	adds	r7, #8
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	0800675c 	.word	0x0800675c
 80013f8:	20000084 	.word	0x20000084
 80013fc:	2000008c 	.word	0x2000008c
 8001400:	422a207b 	.word	0x422a207b

08001404 <format_packet_data>:

//Unpack a data packet struct into an array for transmitting
uint8_t format_packet_data(struct data_packet packet, uint8_t packet_arr[]){
 8001404:	b084      	sub	sp, #16
 8001406:	b480      	push	{r7}
 8001408:	b083      	sub	sp, #12
 800140a:	af00      	add	r7, sp, #0
 800140c:	f107 0c10 	add.w	ip, r7, #16
 8001410:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	packet_arr[0] = DATA_PACKET;
 8001414:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001416:	2200      	movs	r2, #0
 8001418:	701a      	strb	r2, [r3, #0]
	packet_arr[1] = 0;
 800141a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800141c:	3301      	adds	r3, #1
 800141e:	2200      	movs	r2, #0
 8001420:	701a      	strb	r2, [r3, #0]
	packet_arr[2] = 0;
 8001422:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001424:	3302      	adds	r3, #2
 8001426:	2200      	movs	r2, #0
 8001428:	701a      	strb	r2, [r3, #0]
	packet_arr[3] = packet.num_hops;
 800142a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800142c:	3303      	adds	r3, #3
 800142e:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8001432:	701a      	strb	r2, [r3, #0]
	packet_arr[7] = (my_id >> 24);
 8001434:	4b49      	ldr	r3, [pc, #292]	@ (800155c <format_packet_data+0x158>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	0e1a      	lsrs	r2, r3, #24
 800143a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800143c:	3307      	adds	r3, #7
 800143e:	b2d2      	uxtb	r2, r2
 8001440:	701a      	strb	r2, [r3, #0]
	packet_arr[6] = (my_id >> 16) & 0xFF;
 8001442:	4b46      	ldr	r3, [pc, #280]	@ (800155c <format_packet_data+0x158>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	0c1a      	lsrs	r2, r3, #16
 8001448:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800144a:	3306      	adds	r3, #6
 800144c:	b2d2      	uxtb	r2, r2
 800144e:	701a      	strb	r2, [r3, #0]
	packet_arr[5] = (my_id >> 8) & 0xFF;
 8001450:	4b42      	ldr	r3, [pc, #264]	@ (800155c <format_packet_data+0x158>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	0a1a      	lsrs	r2, r3, #8
 8001456:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001458:	3305      	adds	r3, #5
 800145a:	b2d2      	uxtb	r2, r2
 800145c:	701a      	strb	r2, [r3, #0]
	packet_arr[4] = (my_id) & 0xFF;
 800145e:	4b3f      	ldr	r3, [pc, #252]	@ (800155c <format_packet_data+0x158>)
 8001460:	681a      	ldr	r2, [r3, #0]
 8001462:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001464:	3304      	adds	r3, #4
 8001466:	b2d2      	uxtb	r2, r2
 8001468:	701a      	strb	r2, [r3, #0]

	packet_arr[11] = (packet.receiver_id >> 24);
 800146a:	697b      	ldr	r3, [r7, #20]
 800146c:	0e1a      	lsrs	r2, r3, #24
 800146e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001470:	330b      	adds	r3, #11
 8001472:	b2d2      	uxtb	r2, r2
 8001474:	701a      	strb	r2, [r3, #0]
	packet_arr[10] = (packet.receiver_id >> 16) & 0xFF;
 8001476:	697b      	ldr	r3, [r7, #20]
 8001478:	0c1a      	lsrs	r2, r3, #16
 800147a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800147c:	330a      	adds	r3, #10
 800147e:	b2d2      	uxtb	r2, r2
 8001480:	701a      	strb	r2, [r3, #0]
	packet_arr[9] = (packet.receiver_id >> 8) & 0xFF;
 8001482:	697b      	ldr	r3, [r7, #20]
 8001484:	0a1a      	lsrs	r2, r3, #8
 8001486:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001488:	3309      	adds	r3, #9
 800148a:	b2d2      	uxtb	r2, r2
 800148c:	701a      	strb	r2, [r3, #0]
	packet_arr[8] = (packet.receiver_id) & 0xFF;
 800148e:	697a      	ldr	r2, [r7, #20]
 8001490:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001492:	3308      	adds	r3, #8
 8001494:	b2d2      	uxtb	r2, r2
 8001496:	701a      	strb	r2, [r3, #0]

	packet_arr[15] = (packet.destination_id >> 24);
 8001498:	69bb      	ldr	r3, [r7, #24]
 800149a:	0e1a      	lsrs	r2, r3, #24
 800149c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800149e:	330f      	adds	r3, #15
 80014a0:	b2d2      	uxtb	r2, r2
 80014a2:	701a      	strb	r2, [r3, #0]
	packet_arr[14] = (packet.destination_id >> 16) & 0xFF;
 80014a4:	69bb      	ldr	r3, [r7, #24]
 80014a6:	0c1a      	lsrs	r2, r3, #16
 80014a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014aa:	330e      	adds	r3, #14
 80014ac:	b2d2      	uxtb	r2, r2
 80014ae:	701a      	strb	r2, [r3, #0]
	packet_arr[13] = (packet.destination_id >> 8) & 0xFF;
 80014b0:	69bb      	ldr	r3, [r7, #24]
 80014b2:	0a1a      	lsrs	r2, r3, #8
 80014b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014b6:	330d      	adds	r3, #13
 80014b8:	b2d2      	uxtb	r2, r2
 80014ba:	701a      	strb	r2, [r3, #0]
	packet_arr[12] = (packet.destination_id) & 0xFF;
 80014bc:	69ba      	ldr	r2, [r7, #24]
 80014be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014c0:	330c      	adds	r3, #12
 80014c2:	b2d2      	uxtb	r2, r2
 80014c4:	701a      	strb	r2, [r3, #0]

	packet_arr[19] = (packet.source_id >> 24);
 80014c6:	6a3b      	ldr	r3, [r7, #32]
 80014c8:	0e1a      	lsrs	r2, r3, #24
 80014ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014cc:	3313      	adds	r3, #19
 80014ce:	b2d2      	uxtb	r2, r2
 80014d0:	701a      	strb	r2, [r3, #0]
	packet_arr[18] = (packet.source_id >> 16) & 0xFF;
 80014d2:	6a3b      	ldr	r3, [r7, #32]
 80014d4:	0c1a      	lsrs	r2, r3, #16
 80014d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014d8:	3312      	adds	r3, #18
 80014da:	b2d2      	uxtb	r2, r2
 80014dc:	701a      	strb	r2, [r3, #0]
	packet_arr[17] = (packet.source_id >> 8) & 0xFF;
 80014de:	6a3b      	ldr	r3, [r7, #32]
 80014e0:	0a1a      	lsrs	r2, r3, #8
 80014e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014e4:	3311      	adds	r3, #17
 80014e6:	b2d2      	uxtb	r2, r2
 80014e8:	701a      	strb	r2, [r3, #0]
	packet_arr[16] = (packet.source_id) & 0xFF;
 80014ea:	6a3a      	ldr	r2, [r7, #32]
 80014ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014ee:	3310      	adds	r3, #16
 80014f0:	b2d2      	uxtb	r2, r2
 80014f2:	701a      	strb	r2, [r3, #0]

	packet_arr[23] = (packet.destination_sequence_number >> 24);
 80014f4:	69fb      	ldr	r3, [r7, #28]
 80014f6:	0e1a      	lsrs	r2, r3, #24
 80014f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014fa:	3317      	adds	r3, #23
 80014fc:	b2d2      	uxtb	r2, r2
 80014fe:	701a      	strb	r2, [r3, #0]
	packet_arr[22] = (packet.destination_sequence_number >> 16) & 0xFF;
 8001500:	69fb      	ldr	r3, [r7, #28]
 8001502:	0c1a      	lsrs	r2, r3, #16
 8001504:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001506:	3316      	adds	r3, #22
 8001508:	b2d2      	uxtb	r2, r2
 800150a:	701a      	strb	r2, [r3, #0]
	packet_arr[21] = (packet.destination_sequence_number >> 8) & 0xFF;
 800150c:	69fb      	ldr	r3, [r7, #28]
 800150e:	0a1a      	lsrs	r2, r3, #8
 8001510:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001512:	3315      	adds	r3, #21
 8001514:	b2d2      	uxtb	r2, r2
 8001516:	701a      	strb	r2, [r3, #0]
	packet_arr[20] = (packet.destination_sequence_number) & 0xFF;
 8001518:	69fa      	ldr	r2, [r7, #28]
 800151a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800151c:	3314      	adds	r3, #20
 800151e:	b2d2      	uxtb	r2, r2
 8001520:	701a      	strb	r2, [r3, #0]

	for(int i = 0; i < packet.data_length; i++){
 8001522:	2300      	movs	r3, #0
 8001524:	607b      	str	r3, [r7, #4]
 8001526:	e00c      	b.n	8001542 <format_packet_data+0x13e>
		packet_arr[DATA_BASE_PKT_LEN + i] = packet.packet_data[i];
 8001528:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	441a      	add	r2, r3
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	3318      	adds	r3, #24
 8001532:	4619      	mov	r1, r3
 8001534:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001536:	440b      	add	r3, r1
 8001538:	7812      	ldrb	r2, [r2, #0]
 800153a:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < packet.data_length; i++){
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	3301      	adds	r3, #1
 8001540:	607b      	str	r3, [r7, #4]
 8001542:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001546:	461a      	mov	r2, r3
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	4293      	cmp	r3, r2
 800154c:	dbec      	blt.n	8001528 <format_packet_data+0x124>
	}

	return SUCCESS;
 800154e:	2300      	movs	r3, #0
}
 8001550:	4618      	mov	r0, r3
 8001552:	370c      	adds	r7, #12
 8001554:	46bd      	mov	sp, r7
 8001556:	bc80      	pop	{r7}
 8001558:	b004      	add	sp, #16
 800155a:	4770      	bx	lr
 800155c:	20000084 	.word	0x20000084

08001560 <format_packet_rreq>:

//unpack an rreq packet struct into an array for transmitting.
uint8_t format_packet_rreq(struct rreq_packet packet, uint8_t packet_arr[]){
 8001560:	b084      	sub	sp, #16
 8001562:	b490      	push	{r4, r7}
 8001564:	af00      	add	r7, sp, #0
 8001566:	f107 0408 	add.w	r4, r7, #8
 800156a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	packet_arr[0] = RREQ_PACKET;
 800156e:	6a3b      	ldr	r3, [r7, #32]
 8001570:	2201      	movs	r2, #1
 8001572:	701a      	strb	r2, [r3, #0]
	packet_arr[1] = 0;
 8001574:	6a3b      	ldr	r3, [r7, #32]
 8001576:	3301      	adds	r3, #1
 8001578:	2200      	movs	r2, #0
 800157a:	701a      	strb	r2, [r3, #0]
	packet_arr[2] = 0;
 800157c:	6a3b      	ldr	r3, [r7, #32]
 800157e:	3302      	adds	r3, #2
 8001580:	2200      	movs	r2, #0
 8001582:	701a      	strb	r2, [r3, #0]
	packet_arr[3] = packet.num_hops;
 8001584:	6a3b      	ldr	r3, [r7, #32]
 8001586:	3303      	adds	r3, #3
 8001588:	7f3a      	ldrb	r2, [r7, #28]
 800158a:	701a      	strb	r2, [r3, #0]

	packet_arr[7] = (my_id >> 24);
 800158c:	4b3e      	ldr	r3, [pc, #248]	@ (8001688 <format_packet_rreq+0x128>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	0e1a      	lsrs	r2, r3, #24
 8001592:	6a3b      	ldr	r3, [r7, #32]
 8001594:	3307      	adds	r3, #7
 8001596:	b2d2      	uxtb	r2, r2
 8001598:	701a      	strb	r2, [r3, #0]
	packet_arr[6] = (my_id >> 16) & 0xFF;
 800159a:	4b3b      	ldr	r3, [pc, #236]	@ (8001688 <format_packet_rreq+0x128>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	0c1a      	lsrs	r2, r3, #16
 80015a0:	6a3b      	ldr	r3, [r7, #32]
 80015a2:	3306      	adds	r3, #6
 80015a4:	b2d2      	uxtb	r2, r2
 80015a6:	701a      	strb	r2, [r3, #0]
	packet_arr[5] = (my_id >> 8) & 0xFF;
 80015a8:	4b37      	ldr	r3, [pc, #220]	@ (8001688 <format_packet_rreq+0x128>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	0a1a      	lsrs	r2, r3, #8
 80015ae:	6a3b      	ldr	r3, [r7, #32]
 80015b0:	3305      	adds	r3, #5
 80015b2:	b2d2      	uxtb	r2, r2
 80015b4:	701a      	strb	r2, [r3, #0]
	packet_arr[4] = (my_id) & 0xFF;
 80015b6:	4b34      	ldr	r3, [pc, #208]	@ (8001688 <format_packet_rreq+0x128>)
 80015b8:	681a      	ldr	r2, [r3, #0]
 80015ba:	6a3b      	ldr	r3, [r7, #32]
 80015bc:	3304      	adds	r3, #4
 80015be:	b2d2      	uxtb	r2, r2
 80015c0:	701a      	strb	r2, [r3, #0]

	packet_arr[11] = (packet.rreq_id >> 24);
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	0e1a      	lsrs	r2, r3, #24
 80015c6:	6a3b      	ldr	r3, [r7, #32]
 80015c8:	330b      	adds	r3, #11
 80015ca:	b2d2      	uxtb	r2, r2
 80015cc:	701a      	strb	r2, [r3, #0]
	packet_arr[10] = (packet.rreq_id >> 16) & 0xFF;
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	0c1a      	lsrs	r2, r3, #16
 80015d2:	6a3b      	ldr	r3, [r7, #32]
 80015d4:	330a      	adds	r3, #10
 80015d6:	b2d2      	uxtb	r2, r2
 80015d8:	701a      	strb	r2, [r3, #0]
	packet_arr[9] = (packet.rreq_id >> 8) & 0xFF;
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	0a1a      	lsrs	r2, r3, #8
 80015de:	6a3b      	ldr	r3, [r7, #32]
 80015e0:	3309      	adds	r3, #9
 80015e2:	b2d2      	uxtb	r2, r2
 80015e4:	701a      	strb	r2, [r3, #0]
	packet_arr[8] = (packet.rreq_id) & 0xFF;
 80015e6:	68fa      	ldr	r2, [r7, #12]
 80015e8:	6a3b      	ldr	r3, [r7, #32]
 80015ea:	3308      	adds	r3, #8
 80015ec:	b2d2      	uxtb	r2, r2
 80015ee:	701a      	strb	r2, [r3, #0]

	packet_arr[15] = (packet.destination_id >> 24);
 80015f0:	693b      	ldr	r3, [r7, #16]
 80015f2:	0e1a      	lsrs	r2, r3, #24
 80015f4:	6a3b      	ldr	r3, [r7, #32]
 80015f6:	330f      	adds	r3, #15
 80015f8:	b2d2      	uxtb	r2, r2
 80015fa:	701a      	strb	r2, [r3, #0]
	packet_arr[14] = (packet.destination_id >> 16) & 0xFF;
 80015fc:	693b      	ldr	r3, [r7, #16]
 80015fe:	0c1a      	lsrs	r2, r3, #16
 8001600:	6a3b      	ldr	r3, [r7, #32]
 8001602:	330e      	adds	r3, #14
 8001604:	b2d2      	uxtb	r2, r2
 8001606:	701a      	strb	r2, [r3, #0]
	packet_arr[13] = (packet.destination_id >> 8) & 0xFF;
 8001608:	693b      	ldr	r3, [r7, #16]
 800160a:	0a1a      	lsrs	r2, r3, #8
 800160c:	6a3b      	ldr	r3, [r7, #32]
 800160e:	330d      	adds	r3, #13
 8001610:	b2d2      	uxtb	r2, r2
 8001612:	701a      	strb	r2, [r3, #0]
	packet_arr[12] = (packet.destination_id) & 0xFF;
 8001614:	693a      	ldr	r2, [r7, #16]
 8001616:	6a3b      	ldr	r3, [r7, #32]
 8001618:	330c      	adds	r3, #12
 800161a:	b2d2      	uxtb	r2, r2
 800161c:	701a      	strb	r2, [r3, #0]

	packet_arr[19] = (packet.source_id >> 24);
 800161e:	697b      	ldr	r3, [r7, #20]
 8001620:	0e1a      	lsrs	r2, r3, #24
 8001622:	6a3b      	ldr	r3, [r7, #32]
 8001624:	3313      	adds	r3, #19
 8001626:	b2d2      	uxtb	r2, r2
 8001628:	701a      	strb	r2, [r3, #0]
	packet_arr[18] = (packet.source_id >> 16) & 0xFF;
 800162a:	697b      	ldr	r3, [r7, #20]
 800162c:	0c1a      	lsrs	r2, r3, #16
 800162e:	6a3b      	ldr	r3, [r7, #32]
 8001630:	3312      	adds	r3, #18
 8001632:	b2d2      	uxtb	r2, r2
 8001634:	701a      	strb	r2, [r3, #0]
	packet_arr[17] = (packet.source_id >> 8) & 0xFF;
 8001636:	697b      	ldr	r3, [r7, #20]
 8001638:	0a1a      	lsrs	r2, r3, #8
 800163a:	6a3b      	ldr	r3, [r7, #32]
 800163c:	3311      	adds	r3, #17
 800163e:	b2d2      	uxtb	r2, r2
 8001640:	701a      	strb	r2, [r3, #0]
	packet_arr[16] = (packet.source_id) & 0xFF;
 8001642:	697a      	ldr	r2, [r7, #20]
 8001644:	6a3b      	ldr	r3, [r7, #32]
 8001646:	3310      	adds	r3, #16
 8001648:	b2d2      	uxtb	r2, r2
 800164a:	701a      	strb	r2, [r3, #0]

	packet_arr[23] = (packet.source_sequence_number >> 24);
 800164c:	69bb      	ldr	r3, [r7, #24]
 800164e:	0e1a      	lsrs	r2, r3, #24
 8001650:	6a3b      	ldr	r3, [r7, #32]
 8001652:	3317      	adds	r3, #23
 8001654:	b2d2      	uxtb	r2, r2
 8001656:	701a      	strb	r2, [r3, #0]
	packet_arr[22] = (packet.source_sequence_number >> 16) & 0xFF;
 8001658:	69bb      	ldr	r3, [r7, #24]
 800165a:	0c1a      	lsrs	r2, r3, #16
 800165c:	6a3b      	ldr	r3, [r7, #32]
 800165e:	3316      	adds	r3, #22
 8001660:	b2d2      	uxtb	r2, r2
 8001662:	701a      	strb	r2, [r3, #0]
	packet_arr[21] = (packet.source_sequence_number >> 8) & 0xFF;
 8001664:	69bb      	ldr	r3, [r7, #24]
 8001666:	0a1a      	lsrs	r2, r3, #8
 8001668:	6a3b      	ldr	r3, [r7, #32]
 800166a:	3315      	adds	r3, #21
 800166c:	b2d2      	uxtb	r2, r2
 800166e:	701a      	strb	r2, [r3, #0]
	packet_arr[20] = (packet.source_sequence_number) & 0xFF;
 8001670:	69ba      	ldr	r2, [r7, #24]
 8001672:	6a3b      	ldr	r3, [r7, #32]
 8001674:	3314      	adds	r3, #20
 8001676:	b2d2      	uxtb	r2, r2
 8001678:	701a      	strb	r2, [r3, #0]

	return SUCCESS;
 800167a:	2300      	movs	r3, #0
}
 800167c:	4618      	mov	r0, r3
 800167e:	46bd      	mov	sp, r7
 8001680:	bc90      	pop	{r4, r7}
 8001682:	b004      	add	sp, #16
 8001684:	4770      	bx	lr
 8001686:	bf00      	nop
 8001688:	20000084 	.word	0x20000084

0800168c <format_packet_rrep>:

//Unpacks an rrep packet into an array for transmitting
uint8_t format_packet_rrep(struct rrep_packet packet, uint8_t packet_arr[]){
 800168c:	b084      	sub	sp, #16
 800168e:	b490      	push	{r4, r7}
 8001690:	af00      	add	r7, sp, #0
 8001692:	f107 0408 	add.w	r4, r7, #8
 8001696:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	packet_arr[0] = RREP_PACKET;
 800169a:	6a3b      	ldr	r3, [r7, #32]
 800169c:	2202      	movs	r2, #2
 800169e:	701a      	strb	r2, [r3, #0]
	packet_arr[1] = 0;
 80016a0:	6a3b      	ldr	r3, [r7, #32]
 80016a2:	3301      	adds	r3, #1
 80016a4:	2200      	movs	r2, #0
 80016a6:	701a      	strb	r2, [r3, #0]
	packet_arr[2] = 0;
 80016a8:	6a3b      	ldr	r3, [r7, #32]
 80016aa:	3302      	adds	r3, #2
 80016ac:	2200      	movs	r2, #0
 80016ae:	701a      	strb	r2, [r3, #0]
	packet_arr[3] = packet.num_hops;
 80016b0:	6a3b      	ldr	r3, [r7, #32]
 80016b2:	3303      	adds	r3, #3
 80016b4:	7f3a      	ldrb	r2, [r7, #28]
 80016b6:	701a      	strb	r2, [r3, #0]

	packet_arr[7] = (my_id >> 24);
 80016b8:	4b3e      	ldr	r3, [pc, #248]	@ (80017b4 <format_packet_rrep+0x128>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	0e1a      	lsrs	r2, r3, #24
 80016be:	6a3b      	ldr	r3, [r7, #32]
 80016c0:	3307      	adds	r3, #7
 80016c2:	b2d2      	uxtb	r2, r2
 80016c4:	701a      	strb	r2, [r3, #0]
	packet_arr[6] = (my_id >> 16) & 0xFF;
 80016c6:	4b3b      	ldr	r3, [pc, #236]	@ (80017b4 <format_packet_rrep+0x128>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	0c1a      	lsrs	r2, r3, #16
 80016cc:	6a3b      	ldr	r3, [r7, #32]
 80016ce:	3306      	adds	r3, #6
 80016d0:	b2d2      	uxtb	r2, r2
 80016d2:	701a      	strb	r2, [r3, #0]
	packet_arr[5] = (my_id >> 8) & 0xFF;
 80016d4:	4b37      	ldr	r3, [pc, #220]	@ (80017b4 <format_packet_rrep+0x128>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	0a1a      	lsrs	r2, r3, #8
 80016da:	6a3b      	ldr	r3, [r7, #32]
 80016dc:	3305      	adds	r3, #5
 80016de:	b2d2      	uxtb	r2, r2
 80016e0:	701a      	strb	r2, [r3, #0]
	packet_arr[4] = (my_id) & 0xFF;
 80016e2:	4b34      	ldr	r3, [pc, #208]	@ (80017b4 <format_packet_rrep+0x128>)
 80016e4:	681a      	ldr	r2, [r3, #0]
 80016e6:	6a3b      	ldr	r3, [r7, #32]
 80016e8:	3304      	adds	r3, #4
 80016ea:	b2d2      	uxtb	r2, r2
 80016ec:	701a      	strb	r2, [r3, #0]

	packet_arr[11] = (packet.receiver_id >> 24);
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	0e1a      	lsrs	r2, r3, #24
 80016f2:	6a3b      	ldr	r3, [r7, #32]
 80016f4:	330b      	adds	r3, #11
 80016f6:	b2d2      	uxtb	r2, r2
 80016f8:	701a      	strb	r2, [r3, #0]
	packet_arr[10] = (packet.receiver_id >> 16) & 0xFF;
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	0c1a      	lsrs	r2, r3, #16
 80016fe:	6a3b      	ldr	r3, [r7, #32]
 8001700:	330a      	adds	r3, #10
 8001702:	b2d2      	uxtb	r2, r2
 8001704:	701a      	strb	r2, [r3, #0]
	packet_arr[9] = (packet.receiver_id >> 8) & 0xFF;
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	0a1a      	lsrs	r2, r3, #8
 800170a:	6a3b      	ldr	r3, [r7, #32]
 800170c:	3309      	adds	r3, #9
 800170e:	b2d2      	uxtb	r2, r2
 8001710:	701a      	strb	r2, [r3, #0]
	packet_arr[8] = (packet.receiver_id) & 0xFF;
 8001712:	68fa      	ldr	r2, [r7, #12]
 8001714:	6a3b      	ldr	r3, [r7, #32]
 8001716:	3308      	adds	r3, #8
 8001718:	b2d2      	uxtb	r2, r2
 800171a:	701a      	strb	r2, [r3, #0]

	packet_arr[15] = (packet.destination_id >> 24);
 800171c:	693b      	ldr	r3, [r7, #16]
 800171e:	0e1a      	lsrs	r2, r3, #24
 8001720:	6a3b      	ldr	r3, [r7, #32]
 8001722:	330f      	adds	r3, #15
 8001724:	b2d2      	uxtb	r2, r2
 8001726:	701a      	strb	r2, [r3, #0]
	packet_arr[14] = (packet.destination_id >> 16) & 0xFF;
 8001728:	693b      	ldr	r3, [r7, #16]
 800172a:	0c1a      	lsrs	r2, r3, #16
 800172c:	6a3b      	ldr	r3, [r7, #32]
 800172e:	330e      	adds	r3, #14
 8001730:	b2d2      	uxtb	r2, r2
 8001732:	701a      	strb	r2, [r3, #0]
	packet_arr[13] = (packet.destination_id >> 8) & 0xFF;
 8001734:	693b      	ldr	r3, [r7, #16]
 8001736:	0a1a      	lsrs	r2, r3, #8
 8001738:	6a3b      	ldr	r3, [r7, #32]
 800173a:	330d      	adds	r3, #13
 800173c:	b2d2      	uxtb	r2, r2
 800173e:	701a      	strb	r2, [r3, #0]
	packet_arr[12] = (packet.destination_id) & 0xFF;
 8001740:	693a      	ldr	r2, [r7, #16]
 8001742:	6a3b      	ldr	r3, [r7, #32]
 8001744:	330c      	adds	r3, #12
 8001746:	b2d2      	uxtb	r2, r2
 8001748:	701a      	strb	r2, [r3, #0]

	packet_arr[19] = (packet.destination_sequence_number >> 24);
 800174a:	69bb      	ldr	r3, [r7, #24]
 800174c:	0e1a      	lsrs	r2, r3, #24
 800174e:	6a3b      	ldr	r3, [r7, #32]
 8001750:	3313      	adds	r3, #19
 8001752:	b2d2      	uxtb	r2, r2
 8001754:	701a      	strb	r2, [r3, #0]
	packet_arr[18] = (packet.destination_sequence_number >> 16) & 0xFF;
 8001756:	69bb      	ldr	r3, [r7, #24]
 8001758:	0c1a      	lsrs	r2, r3, #16
 800175a:	6a3b      	ldr	r3, [r7, #32]
 800175c:	3312      	adds	r3, #18
 800175e:	b2d2      	uxtb	r2, r2
 8001760:	701a      	strb	r2, [r3, #0]
	packet_arr[17] = (packet.destination_sequence_number >> 8) & 0xFF;
 8001762:	69bb      	ldr	r3, [r7, #24]
 8001764:	0a1a      	lsrs	r2, r3, #8
 8001766:	6a3b      	ldr	r3, [r7, #32]
 8001768:	3311      	adds	r3, #17
 800176a:	b2d2      	uxtb	r2, r2
 800176c:	701a      	strb	r2, [r3, #0]
	packet_arr[16] = (packet.destination_sequence_number) & 0xFF;
 800176e:	69ba      	ldr	r2, [r7, #24]
 8001770:	6a3b      	ldr	r3, [r7, #32]
 8001772:	3310      	adds	r3, #16
 8001774:	b2d2      	uxtb	r2, r2
 8001776:	701a      	strb	r2, [r3, #0]

	packet_arr[23] = (packet.source_id >> 24);
 8001778:	697b      	ldr	r3, [r7, #20]
 800177a:	0e1a      	lsrs	r2, r3, #24
 800177c:	6a3b      	ldr	r3, [r7, #32]
 800177e:	3317      	adds	r3, #23
 8001780:	b2d2      	uxtb	r2, r2
 8001782:	701a      	strb	r2, [r3, #0]
	packet_arr[22] = (packet.source_id >> 16) & 0xFF;
 8001784:	697b      	ldr	r3, [r7, #20]
 8001786:	0c1a      	lsrs	r2, r3, #16
 8001788:	6a3b      	ldr	r3, [r7, #32]
 800178a:	3316      	adds	r3, #22
 800178c:	b2d2      	uxtb	r2, r2
 800178e:	701a      	strb	r2, [r3, #0]
	packet_arr[21] = (packet.source_id >> 8) & 0xFF;
 8001790:	697b      	ldr	r3, [r7, #20]
 8001792:	0a1a      	lsrs	r2, r3, #8
 8001794:	6a3b      	ldr	r3, [r7, #32]
 8001796:	3315      	adds	r3, #21
 8001798:	b2d2      	uxtb	r2, r2
 800179a:	701a      	strb	r2, [r3, #0]
	packet_arr[20] = (packet.source_id) & 0xFF;
 800179c:	697a      	ldr	r2, [r7, #20]
 800179e:	6a3b      	ldr	r3, [r7, #32]
 80017a0:	3314      	adds	r3, #20
 80017a2:	b2d2      	uxtb	r2, r2
 80017a4:	701a      	strb	r2, [r3, #0]

	return SUCCESS;
 80017a6:	2300      	movs	r3, #0
}
 80017a8:	4618      	mov	r0, r3
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bc90      	pop	{r4, r7}
 80017ae:	b004      	add	sp, #16
 80017b0:	4770      	bx	lr
 80017b2:	bf00      	nop
 80017b4:	20000084 	.word	0x20000084

080017b8 <unpack_packet_data>:

//fills a data packet struct from an array
struct data_packet unpack_packet_data(uint8_t parr[], uint8_t data_length, uint8_t data[]){
 80017b8:	b5b0      	push	{r4, r5, r7, lr}
 80017ba:	b08e      	sub	sp, #56	@ 0x38
 80017bc:	af02      	add	r7, sp, #8
 80017be:	60f8      	str	r0, [r7, #12]
 80017c0:	60b9      	str	r1, [r7, #8]
 80017c2:	603b      	str	r3, [r7, #0]
 80017c4:	4613      	mov	r3, r2
 80017c6:	71fb      	strb	r3, [r7, #7]
	struct data_packet packet;
	packet.num_hops = parr[3];
 80017c8:	68bb      	ldr	r3, [r7, #8]
 80017ca:	78db      	ldrb	r3, [r3, #3]
 80017cc:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	packet.transmitter_id = (parr[7] << 24) | (parr[6] << 16) | (parr[5] << 8 ) | parr[4];
 80017d0:	68bb      	ldr	r3, [r7, #8]
 80017d2:	3307      	adds	r3, #7
 80017d4:	781b      	ldrb	r3, [r3, #0]
 80017d6:	061a      	lsls	r2, r3, #24
 80017d8:	68bb      	ldr	r3, [r7, #8]
 80017da:	3306      	adds	r3, #6
 80017dc:	781b      	ldrb	r3, [r3, #0]
 80017de:	041b      	lsls	r3, r3, #16
 80017e0:	431a      	orrs	r2, r3
 80017e2:	68bb      	ldr	r3, [r7, #8]
 80017e4:	3305      	adds	r3, #5
 80017e6:	781b      	ldrb	r3, [r3, #0]
 80017e8:	021b      	lsls	r3, r3, #8
 80017ea:	4313      	orrs	r3, r2
 80017ec:	68ba      	ldr	r2, [r7, #8]
 80017ee:	3204      	adds	r2, #4
 80017f0:	7812      	ldrb	r2, [r2, #0]
 80017f2:	4313      	orrs	r3, r2
 80017f4:	613b      	str	r3, [r7, #16]
	packet.receiver_id = (parr[11] << 24) | (parr[10] << 16) | (parr[9] << 8 ) | parr[8];
 80017f6:	68bb      	ldr	r3, [r7, #8]
 80017f8:	330b      	adds	r3, #11
 80017fa:	781b      	ldrb	r3, [r3, #0]
 80017fc:	061a      	lsls	r2, r3, #24
 80017fe:	68bb      	ldr	r3, [r7, #8]
 8001800:	330a      	adds	r3, #10
 8001802:	781b      	ldrb	r3, [r3, #0]
 8001804:	041b      	lsls	r3, r3, #16
 8001806:	431a      	orrs	r2, r3
 8001808:	68bb      	ldr	r3, [r7, #8]
 800180a:	3309      	adds	r3, #9
 800180c:	781b      	ldrb	r3, [r3, #0]
 800180e:	021b      	lsls	r3, r3, #8
 8001810:	4313      	orrs	r3, r2
 8001812:	68ba      	ldr	r2, [r7, #8]
 8001814:	3208      	adds	r2, #8
 8001816:	7812      	ldrb	r2, [r2, #0]
 8001818:	4313      	orrs	r3, r2
 800181a:	617b      	str	r3, [r7, #20]
	packet.destination_id = (parr[15] << 24) | (parr[14] << 16) | (parr[13] << 8 ) | parr[12];
 800181c:	68bb      	ldr	r3, [r7, #8]
 800181e:	330f      	adds	r3, #15
 8001820:	781b      	ldrb	r3, [r3, #0]
 8001822:	061a      	lsls	r2, r3, #24
 8001824:	68bb      	ldr	r3, [r7, #8]
 8001826:	330e      	adds	r3, #14
 8001828:	781b      	ldrb	r3, [r3, #0]
 800182a:	041b      	lsls	r3, r3, #16
 800182c:	431a      	orrs	r2, r3
 800182e:	68bb      	ldr	r3, [r7, #8]
 8001830:	330d      	adds	r3, #13
 8001832:	781b      	ldrb	r3, [r3, #0]
 8001834:	021b      	lsls	r3, r3, #8
 8001836:	4313      	orrs	r3, r2
 8001838:	68ba      	ldr	r2, [r7, #8]
 800183a:	320c      	adds	r2, #12
 800183c:	7812      	ldrb	r2, [r2, #0]
 800183e:	4313      	orrs	r3, r2
 8001840:	61bb      	str	r3, [r7, #24]
	packet.source_id = (parr[19] << 24) | (parr[18] << 16) | (parr[17] << 8 ) | parr[16];
 8001842:	68bb      	ldr	r3, [r7, #8]
 8001844:	3313      	adds	r3, #19
 8001846:	781b      	ldrb	r3, [r3, #0]
 8001848:	061a      	lsls	r2, r3, #24
 800184a:	68bb      	ldr	r3, [r7, #8]
 800184c:	3312      	adds	r3, #18
 800184e:	781b      	ldrb	r3, [r3, #0]
 8001850:	041b      	lsls	r3, r3, #16
 8001852:	431a      	orrs	r2, r3
 8001854:	68bb      	ldr	r3, [r7, #8]
 8001856:	3311      	adds	r3, #17
 8001858:	781b      	ldrb	r3, [r3, #0]
 800185a:	021b      	lsls	r3, r3, #8
 800185c:	4313      	orrs	r3, r2
 800185e:	68ba      	ldr	r2, [r7, #8]
 8001860:	3210      	adds	r2, #16
 8001862:	7812      	ldrb	r2, [r2, #0]
 8001864:	4313      	orrs	r3, r2
 8001866:	623b      	str	r3, [r7, #32]
	packet.destination_sequence_number = (parr[23] << 24) | (parr[22] << 16) | (parr[21] << 8 ) | parr[20];
 8001868:	68bb      	ldr	r3, [r7, #8]
 800186a:	3317      	adds	r3, #23
 800186c:	781b      	ldrb	r3, [r3, #0]
 800186e:	061a      	lsls	r2, r3, #24
 8001870:	68bb      	ldr	r3, [r7, #8]
 8001872:	3316      	adds	r3, #22
 8001874:	781b      	ldrb	r3, [r3, #0]
 8001876:	041b      	lsls	r3, r3, #16
 8001878:	431a      	orrs	r2, r3
 800187a:	68bb      	ldr	r3, [r7, #8]
 800187c:	3315      	adds	r3, #21
 800187e:	781b      	ldrb	r3, [r3, #0]
 8001880:	021b      	lsls	r3, r3, #8
 8001882:	4313      	orrs	r3, r2
 8001884:	68ba      	ldr	r2, [r7, #8]
 8001886:	3214      	adds	r2, #20
 8001888:	7812      	ldrb	r2, [r2, #0]
 800188a:	4313      	orrs	r3, r2
 800188c:	61fb      	str	r3, [r7, #28]
	packet.packet_data = &parr[DATA_BASE_PKT_LEN];
 800188e:	68bb      	ldr	r3, [r7, #8]
 8001890:	3318      	adds	r3, #24
 8001892:	62bb      	str	r3, [r7, #40]	@ 0x28
	packet.data_length = data_length;
 8001894:	79fb      	ldrb	r3, [r7, #7]
 8001896:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	for(int i = 0; i < data_length; i++){
 800189a:	2300      	movs	r3, #0
 800189c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800189e:	e00c      	b.n	80018ba <unpack_packet_data+0x102>
		data[i] = parr[DATA_BASE_PKT_LEN+i];
 80018a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018a2:	3318      	adds	r3, #24
 80018a4:	461a      	mov	r2, r3
 80018a6:	68bb      	ldr	r3, [r7, #8]
 80018a8:	441a      	add	r2, r3
 80018aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018ac:	6839      	ldr	r1, [r7, #0]
 80018ae:	440b      	add	r3, r1
 80018b0:	7812      	ldrb	r2, [r2, #0]
 80018b2:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < data_length; i++){
 80018b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018b6:	3301      	adds	r3, #1
 80018b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80018ba:	79fb      	ldrb	r3, [r7, #7]
 80018bc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80018be:	429a      	cmp	r2, r3
 80018c0:	dbee      	blt.n	80018a0 <unpack_packet_data+0xe8>
	}

	DEBUG_PRINT("\tData packet with:\n\r");
 80018c2:	4810      	ldr	r0, [pc, #64]	@ (8001904 <unpack_packet_data+0x14c>)
 80018c4:	f7ff fb56 	bl	8000f74 <DEBUG_PRINT>
	DEBUG_PRINT("\tnum_hops = %d\n\r\ttransmitter_id=%d\n\r\treceiver_id=%d\n\r\tdestination_id=%d\n\r\tsource_id=%d\n\r", packet.num_hops, packet.transmitter_id, packet.receiver_id, packet.destination_id, packet.source_id);
 80018c8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80018cc:	461c      	mov	r4, r3
 80018ce:	6939      	ldr	r1, [r7, #16]
 80018d0:	6978      	ldr	r0, [r7, #20]
 80018d2:	69bb      	ldr	r3, [r7, #24]
 80018d4:	6a3a      	ldr	r2, [r7, #32]
 80018d6:	9201      	str	r2, [sp, #4]
 80018d8:	9300      	str	r3, [sp, #0]
 80018da:	4603      	mov	r3, r0
 80018dc:	460a      	mov	r2, r1
 80018de:	4621      	mov	r1, r4
 80018e0:	4809      	ldr	r0, [pc, #36]	@ (8001908 <unpack_packet_data+0x150>)
 80018e2:	f7ff fb47 	bl	8000f74 <DEBUG_PRINT>
	return packet;
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	461d      	mov	r5, r3
 80018ea:	f107 0410 	add.w	r4, r7, #16
 80018ee:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80018f0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80018f2:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80018f6:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 80018fa:	68f8      	ldr	r0, [r7, #12]
 80018fc:	3730      	adds	r7, #48	@ 0x30
 80018fe:	46bd      	mov	sp, r7
 8001900:	bdb0      	pop	{r4, r5, r7, pc}
 8001902:	bf00      	nop
 8001904:	0800677c 	.word	0x0800677c
 8001908:	08006794 	.word	0x08006794

0800190c <unpack_packet_rreq>:

//fills an rreq packet struct from an array
struct rreq_packet unpack_packet_rreq(uint8_t parr[]){
 800190c:	b5b0      	push	{r4, r5, r7, lr}
 800190e:	b08a      	sub	sp, #40	@ 0x28
 8001910:	af02      	add	r7, sp, #8
 8001912:	6078      	str	r0, [r7, #4]
 8001914:	6039      	str	r1, [r7, #0]
	struct rreq_packet packet;
	packet.num_hops = parr[3];
 8001916:	683b      	ldr	r3, [r7, #0]
 8001918:	78db      	ldrb	r3, [r3, #3]
 800191a:	773b      	strb	r3, [r7, #28]
	packet.transmitter_id = (parr[7] << 24) | (parr[6] << 16) | (parr[5] << 8 ) | parr[4];
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	3307      	adds	r3, #7
 8001920:	781b      	ldrb	r3, [r3, #0]
 8001922:	061a      	lsls	r2, r3, #24
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	3306      	adds	r3, #6
 8001928:	781b      	ldrb	r3, [r3, #0]
 800192a:	041b      	lsls	r3, r3, #16
 800192c:	431a      	orrs	r2, r3
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	3305      	adds	r3, #5
 8001932:	781b      	ldrb	r3, [r3, #0]
 8001934:	021b      	lsls	r3, r3, #8
 8001936:	4313      	orrs	r3, r2
 8001938:	683a      	ldr	r2, [r7, #0]
 800193a:	3204      	adds	r2, #4
 800193c:	7812      	ldrb	r2, [r2, #0]
 800193e:	4313      	orrs	r3, r2
 8001940:	60bb      	str	r3, [r7, #8]
	packet.rreq_id = (parr[11] << 24) | (parr[10] << 16) | (parr[9] << 8 ) | parr[8];
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	330b      	adds	r3, #11
 8001946:	781b      	ldrb	r3, [r3, #0]
 8001948:	061a      	lsls	r2, r3, #24
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	330a      	adds	r3, #10
 800194e:	781b      	ldrb	r3, [r3, #0]
 8001950:	041b      	lsls	r3, r3, #16
 8001952:	431a      	orrs	r2, r3
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	3309      	adds	r3, #9
 8001958:	781b      	ldrb	r3, [r3, #0]
 800195a:	021b      	lsls	r3, r3, #8
 800195c:	4313      	orrs	r3, r2
 800195e:	683a      	ldr	r2, [r7, #0]
 8001960:	3208      	adds	r2, #8
 8001962:	7812      	ldrb	r2, [r2, #0]
 8001964:	4313      	orrs	r3, r2
 8001966:	60fb      	str	r3, [r7, #12]
	packet.destination_id = (parr[15] << 24) | (parr[14] << 16) | (parr[13] << 8 ) | parr[12];
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	330f      	adds	r3, #15
 800196c:	781b      	ldrb	r3, [r3, #0]
 800196e:	061a      	lsls	r2, r3, #24
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	330e      	adds	r3, #14
 8001974:	781b      	ldrb	r3, [r3, #0]
 8001976:	041b      	lsls	r3, r3, #16
 8001978:	431a      	orrs	r2, r3
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	330d      	adds	r3, #13
 800197e:	781b      	ldrb	r3, [r3, #0]
 8001980:	021b      	lsls	r3, r3, #8
 8001982:	4313      	orrs	r3, r2
 8001984:	683a      	ldr	r2, [r7, #0]
 8001986:	320c      	adds	r2, #12
 8001988:	7812      	ldrb	r2, [r2, #0]
 800198a:	4313      	orrs	r3, r2
 800198c:	613b      	str	r3, [r7, #16]
	packet.source_id = (parr[19] << 24) | (parr[18] << 16) | (parr[17] << 8 ) | parr[16];
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	3313      	adds	r3, #19
 8001992:	781b      	ldrb	r3, [r3, #0]
 8001994:	061a      	lsls	r2, r3, #24
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	3312      	adds	r3, #18
 800199a:	781b      	ldrb	r3, [r3, #0]
 800199c:	041b      	lsls	r3, r3, #16
 800199e:	431a      	orrs	r2, r3
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	3311      	adds	r3, #17
 80019a4:	781b      	ldrb	r3, [r3, #0]
 80019a6:	021b      	lsls	r3, r3, #8
 80019a8:	4313      	orrs	r3, r2
 80019aa:	683a      	ldr	r2, [r7, #0]
 80019ac:	3210      	adds	r2, #16
 80019ae:	7812      	ldrb	r2, [r2, #0]
 80019b0:	4313      	orrs	r3, r2
 80019b2:	617b      	str	r3, [r7, #20]
	packet.source_sequence_number = (parr[23] << 24) | (parr[22] << 16) | (parr[21] << 8 ) | parr[20];
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	3317      	adds	r3, #23
 80019b8:	781b      	ldrb	r3, [r3, #0]
 80019ba:	061a      	lsls	r2, r3, #24
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	3316      	adds	r3, #22
 80019c0:	781b      	ldrb	r3, [r3, #0]
 80019c2:	041b      	lsls	r3, r3, #16
 80019c4:	431a      	orrs	r2, r3
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	3315      	adds	r3, #21
 80019ca:	781b      	ldrb	r3, [r3, #0]
 80019cc:	021b      	lsls	r3, r3, #8
 80019ce:	4313      	orrs	r3, r2
 80019d0:	683a      	ldr	r2, [r7, #0]
 80019d2:	3214      	adds	r2, #20
 80019d4:	7812      	ldrb	r2, [r2, #0]
 80019d6:	4313      	orrs	r3, r2
 80019d8:	61bb      	str	r3, [r7, #24]

	DEBUG_PRINT("\tRREQ packet with:\n\r");
 80019da:	480f      	ldr	r0, [pc, #60]	@ (8001a18 <unpack_packet_rreq+0x10c>)
 80019dc:	f7ff faca 	bl	8000f74 <DEBUG_PRINT>
	DEBUG_PRINT("\tnum_hops = %d\n\r\ttransmitter_id=%d\n\r\trreq_id=%d\n\r\tdestination_id=%d\n\r\tsource_id=%d\n\r", packet.num_hops, packet.transmitter_id, packet.rreq_id, packet.destination_id, packet.source_id);
 80019e0:	7f3b      	ldrb	r3, [r7, #28]
 80019e2:	461c      	mov	r4, r3
 80019e4:	68b9      	ldr	r1, [r7, #8]
 80019e6:	68f8      	ldr	r0, [r7, #12]
 80019e8:	693b      	ldr	r3, [r7, #16]
 80019ea:	697a      	ldr	r2, [r7, #20]
 80019ec:	9201      	str	r2, [sp, #4]
 80019ee:	9300      	str	r3, [sp, #0]
 80019f0:	4603      	mov	r3, r0
 80019f2:	460a      	mov	r2, r1
 80019f4:	4621      	mov	r1, r4
 80019f6:	4809      	ldr	r0, [pc, #36]	@ (8001a1c <unpack_packet_rreq+0x110>)
 80019f8:	f7ff fabc 	bl	8000f74 <DEBUG_PRINT>

	return packet;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	461d      	mov	r5, r3
 8001a00:	f107 0408 	add.w	r4, r7, #8
 8001a04:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a06:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a08:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001a0c:	e885 0003 	stmia.w	r5, {r0, r1}
}
 8001a10:	6878      	ldr	r0, [r7, #4]
 8001a12:	3720      	adds	r7, #32
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bdb0      	pop	{r4, r5, r7, pc}
 8001a18:	080067f0 	.word	0x080067f0
 8001a1c:	08006808 	.word	0x08006808

08001a20 <unpack_packet_rrep>:

//fills an rrep packet struct from an array
struct rrep_packet unpack_packet_rrep(uint8_t parr[]){
 8001a20:	b5b0      	push	{r4, r5, r7, lr}
 8001a22:	b08a      	sub	sp, #40	@ 0x28
 8001a24:	af02      	add	r7, sp, #8
 8001a26:	6078      	str	r0, [r7, #4]
 8001a28:	6039      	str	r1, [r7, #0]
	struct rrep_packet packet;
	packet.num_hops = parr[3];
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	78db      	ldrb	r3, [r3, #3]
 8001a2e:	773b      	strb	r3, [r7, #28]
	packet.transmitter_id = (parr[7] << 24) | (parr[6] << 16) | (parr[5] << 8 ) | parr[4];
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	3307      	adds	r3, #7
 8001a34:	781b      	ldrb	r3, [r3, #0]
 8001a36:	061a      	lsls	r2, r3, #24
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	3306      	adds	r3, #6
 8001a3c:	781b      	ldrb	r3, [r3, #0]
 8001a3e:	041b      	lsls	r3, r3, #16
 8001a40:	431a      	orrs	r2, r3
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	3305      	adds	r3, #5
 8001a46:	781b      	ldrb	r3, [r3, #0]
 8001a48:	021b      	lsls	r3, r3, #8
 8001a4a:	4313      	orrs	r3, r2
 8001a4c:	683a      	ldr	r2, [r7, #0]
 8001a4e:	3204      	adds	r2, #4
 8001a50:	7812      	ldrb	r2, [r2, #0]
 8001a52:	4313      	orrs	r3, r2
 8001a54:	60bb      	str	r3, [r7, #8]
	packet.receiver_id = (parr[11] << 24) | (parr[10] << 16) | (parr[9] << 8 ) | parr[8];
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	330b      	adds	r3, #11
 8001a5a:	781b      	ldrb	r3, [r3, #0]
 8001a5c:	061a      	lsls	r2, r3, #24
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	330a      	adds	r3, #10
 8001a62:	781b      	ldrb	r3, [r3, #0]
 8001a64:	041b      	lsls	r3, r3, #16
 8001a66:	431a      	orrs	r2, r3
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	3309      	adds	r3, #9
 8001a6c:	781b      	ldrb	r3, [r3, #0]
 8001a6e:	021b      	lsls	r3, r3, #8
 8001a70:	4313      	orrs	r3, r2
 8001a72:	683a      	ldr	r2, [r7, #0]
 8001a74:	3208      	adds	r2, #8
 8001a76:	7812      	ldrb	r2, [r2, #0]
 8001a78:	4313      	orrs	r3, r2
 8001a7a:	60fb      	str	r3, [r7, #12]
	packet.destination_id = (parr[15] << 24) | (parr[14] << 16) | (parr[13] << 8 ) | parr[12];
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	330f      	adds	r3, #15
 8001a80:	781b      	ldrb	r3, [r3, #0]
 8001a82:	061a      	lsls	r2, r3, #24
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	330e      	adds	r3, #14
 8001a88:	781b      	ldrb	r3, [r3, #0]
 8001a8a:	041b      	lsls	r3, r3, #16
 8001a8c:	431a      	orrs	r2, r3
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	330d      	adds	r3, #13
 8001a92:	781b      	ldrb	r3, [r3, #0]
 8001a94:	021b      	lsls	r3, r3, #8
 8001a96:	4313      	orrs	r3, r2
 8001a98:	683a      	ldr	r2, [r7, #0]
 8001a9a:	320c      	adds	r2, #12
 8001a9c:	7812      	ldrb	r2, [r2, #0]
 8001a9e:	4313      	orrs	r3, r2
 8001aa0:	613b      	str	r3, [r7, #16]
	packet.destination_sequence_number = (parr[19] << 24) | (parr[18] << 16) | (parr[17] << 8 ) | parr[16];
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	3313      	adds	r3, #19
 8001aa6:	781b      	ldrb	r3, [r3, #0]
 8001aa8:	061a      	lsls	r2, r3, #24
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	3312      	adds	r3, #18
 8001aae:	781b      	ldrb	r3, [r3, #0]
 8001ab0:	041b      	lsls	r3, r3, #16
 8001ab2:	431a      	orrs	r2, r3
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	3311      	adds	r3, #17
 8001ab8:	781b      	ldrb	r3, [r3, #0]
 8001aba:	021b      	lsls	r3, r3, #8
 8001abc:	4313      	orrs	r3, r2
 8001abe:	683a      	ldr	r2, [r7, #0]
 8001ac0:	3210      	adds	r2, #16
 8001ac2:	7812      	ldrb	r2, [r2, #0]
 8001ac4:	4313      	orrs	r3, r2
 8001ac6:	61bb      	str	r3, [r7, #24]
	packet.source_id = (parr[23] << 24) | (parr[22] << 16) | (parr[21] << 8 ) | parr[20];
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	3317      	adds	r3, #23
 8001acc:	781b      	ldrb	r3, [r3, #0]
 8001ace:	061a      	lsls	r2, r3, #24
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	3316      	adds	r3, #22
 8001ad4:	781b      	ldrb	r3, [r3, #0]
 8001ad6:	041b      	lsls	r3, r3, #16
 8001ad8:	431a      	orrs	r2, r3
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	3315      	adds	r3, #21
 8001ade:	781b      	ldrb	r3, [r3, #0]
 8001ae0:	021b      	lsls	r3, r3, #8
 8001ae2:	4313      	orrs	r3, r2
 8001ae4:	683a      	ldr	r2, [r7, #0]
 8001ae6:	3214      	adds	r2, #20
 8001ae8:	7812      	ldrb	r2, [r2, #0]
 8001aea:	4313      	orrs	r3, r2
 8001aec:	617b      	str	r3, [r7, #20]

	DEBUG_PRINT("\tRREP packet with:\n\r");
 8001aee:	480f      	ldr	r0, [pc, #60]	@ (8001b2c <unpack_packet_rrep+0x10c>)
 8001af0:	f7ff fa40 	bl	8000f74 <DEBUG_PRINT>
	DEBUG_PRINT("\tnum_hops = %d\n\r\ttransmitter_id=%d\n\r\treceiver_id=%d\n\r\tdestination_id=%d\n\r\tsource_id=%d\n\r", packet.num_hops, packet.transmitter_id, packet.receiver_id, packet.destination_id, packet.source_id);
 8001af4:	7f3b      	ldrb	r3, [r7, #28]
 8001af6:	461c      	mov	r4, r3
 8001af8:	68b9      	ldr	r1, [r7, #8]
 8001afa:	68f8      	ldr	r0, [r7, #12]
 8001afc:	693b      	ldr	r3, [r7, #16]
 8001afe:	697a      	ldr	r2, [r7, #20]
 8001b00:	9201      	str	r2, [sp, #4]
 8001b02:	9300      	str	r3, [sp, #0]
 8001b04:	4603      	mov	r3, r0
 8001b06:	460a      	mov	r2, r1
 8001b08:	4621      	mov	r1, r4
 8001b0a:	4809      	ldr	r0, [pc, #36]	@ (8001b30 <unpack_packet_rrep+0x110>)
 8001b0c:	f7ff fa32 	bl	8000f74 <DEBUG_PRINT>

	return packet;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	461d      	mov	r5, r3
 8001b14:	f107 0408 	add.w	r4, r7, #8
 8001b18:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b1a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b1c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001b20:	e885 0003 	stmia.w	r5, {r0, r1}
}
 8001b24:	6878      	ldr	r0, [r7, #4]
 8001b26:	3720      	adds	r7, #32
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bdb0      	pop	{r4, r5, r7, pc}
 8001b2c:	08006860 	.word	0x08006860
 8001b30:	08006794 	.word	0x08006794

08001b34 <receive_packet_handler>:

//This is THE function which handles all received packets, and implements the AODV algorithm
uint8_t receive_packet_handler(uint8_t packet_data[], uint8_t plength){
 8001b34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b36:	b0a3      	sub	sp, #140	@ 0x8c
 8001b38:	af04      	add	r7, sp, #16
 8001b3a:	6078      	str	r0, [r7, #4]
 8001b3c:	460b      	mov	r3, r1
 8001b3e:	70fb      	strb	r3, [r7, #3]
	//rand_delay();	//wait a (random) little bit to avoid collisions
	DEBUG_PRINT("Entering Packet Handler\n\r");
 8001b40:	4898      	ldr	r0, [pc, #608]	@ (8001da4 <receive_packet_handler+0x270>)
 8001b42:	f7ff fa17 	bl	8000f74 <DEBUG_PRINT>
	uint8_t ptype = packet_type(packet_data);  //extract the packet type
 8001b46:	6878      	ldr	r0, [r7, #4]
 8001b48:	f000 f9cc 	bl	8001ee4 <packet_type>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
	DEBUG_PRINT("\tpacket type is %d\n\r", ptype);
 8001b52:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8001b56:	4619      	mov	r1, r3
 8001b58:	4893      	ldr	r0, [pc, #588]	@ (8001da8 <receive_packet_handler+0x274>)
 8001b5a:	f7ff fa0b 	bl	8000f74 <DEBUG_PRINT>
	//declare all potential packet types because we might need them
	if(ptype == RREQ_PACKET){
 8001b5e:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8001b62:	2b01      	cmp	r3, #1
 8001b64:	d162      	bne.n	8001c2c <receive_packet_handler+0xf8>
		struct rreq_packet pkt;
		pkt = unpack_packet_rreq(packet_data);
 8001b66:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001b6a:	6879      	ldr	r1, [r7, #4]
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	f7ff fecd 	bl	800190c <unpack_packet_rreq>
		if(!rreq_table_contains(pkt.rreq_id)) {//check if it's been seen before or if it's stale
 8001b72:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001b74:	4618      	mov	r0, r3
 8001b76:	f000 f9f9 	bl	8001f6c <rreq_table_contains>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	f040 819f 	bne.w	8001ec0 <receive_packet_handler+0x38c>
			DEBUG_PRINT("Valid RREQ\n\r");
 8001b82:	488a      	ldr	r0, [pc, #552]	@ (8001dac <receive_packet_handler+0x278>)
 8001b84:	f7ff f9f6 	bl	8000f74 <DEBUG_PRINT>
			rreq_table_append(pkt.rreq_id);		//add it to the rreq_table
 8001b88:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	f000 f9cc 	bl	8001f28 <rreq_table_append>
			update_route_table(pkt.source_id, pkt.source_sequence_number, pkt.num_hops, pkt.transmitter_id);			//update my personal routing table with information about the transmitter and source
 8001b90:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8001b92:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8001b94:	f897 206c 	ldrb.w	r2, [r7, #108]	@ 0x6c
 8001b98:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001b9a:	f000 fa4d 	bl	8002038 <update_route_table>
//			update_route_table(pkt.transmitter_id, 0, 0, pkt.transmitter_id);
			if(pkt.destination_id == my_id){		//it's me, unicast RREP back to source
 8001b9e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001ba0:	4b83      	ldr	r3, [pc, #524]	@ (8001db0 <receive_packet_handler+0x27c>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	429a      	cmp	r2, r3
 8001ba6:	d10b      	bne.n	8001bc0 <receive_packet_handler+0x8c>
				mesh_send_rrep(pkt.transmitter_id, pkt.source_id, pkt.destination_id, 0, 0); //send an RREP packet
 8001ba8:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8001baa:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8001bac:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001bae:	2300      	movs	r3, #0
 8001bb0:	9300      	str	r3, [sp, #0]
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	f7ff fbc0 	bl	8001338 <mesh_send_rrep>
				DEBUG_PRINT("RREP Transmitted!\\n\r");
 8001bb8:	487e      	ldr	r0, [pc, #504]	@ (8001db4 <receive_packet_handler+0x280>)
 8001bba:	f7ff f9db 	bl	8000f74 <DEBUG_PRINT>
 8001bbe:	e02b      	b.n	8001c18 <receive_packet_handler+0xe4>
			} else {
				int8_t route_idx = route_exists(pkt.destination_id);
 8001bc0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f000 f9f4 	bl	8001fb0 <route_exists>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	f887 3070 	strb.w	r3, [r7, #112]	@ 0x70
				if(route_idx != -1){		//route exists, unicast RREP back to source
 8001bce:	f997 3070 	ldrsb.w	r3, [r7, #112]	@ 0x70
 8001bd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bd6:	d013      	beq.n	8001c00 <receive_packet_handler+0xcc>
					mesh_send_rrep(pkt.transmitter_id, pkt.source_id, pkt.destination_id, unicast_route_table[route_idx].hop_count, 0); //send an RREP packet
 8001bd8:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8001bda:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8001bdc:	6e3c      	ldr	r4, [r7, #96]	@ 0x60
 8001bde:	f997 2070 	ldrsb.w	r2, [r7, #112]	@ 0x70
 8001be2:	4d75      	ldr	r5, [pc, #468]	@ (8001db8 <receive_packet_handler+0x284>)
 8001be4:	4613      	mov	r3, r2
 8001be6:	005b      	lsls	r3, r3, #1
 8001be8:	4413      	add	r3, r2
 8001bea:	00db      	lsls	r3, r3, #3
 8001bec:	442b      	add	r3, r5
 8001bee:	3308      	adds	r3, #8
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	b2db      	uxtb	r3, r3
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	9200      	str	r2, [sp, #0]
 8001bf8:	4622      	mov	r2, r4
 8001bfa:	f7ff fb9d 	bl	8001338 <mesh_send_rrep>
 8001bfe:	e00b      	b.n	8001c18 <receive_packet_handler+0xe4>
				} else{
					mesh_send_rreq(pkt.destination_id, pkt.source_id, pkt.source_sequence_number, pkt.num_hops + 1, pkt.rreq_id); //increment hop count, broadcast an RREQ
 8001c00:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8001c02:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8001c04:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8001c06:	f897 306c 	ldrb.w	r3, [r7, #108]	@ 0x6c
 8001c0a:	3301      	adds	r3, #1
 8001c0c:	b2dc      	uxtb	r4, r3
 8001c0e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001c10:	9300      	str	r3, [sp, #0]
 8001c12:	4623      	mov	r3, r4
 8001c14:	f7ff fb28 	bl	8001268 <mesh_send_rreq>
				}
			}
			if(pkt.destination_id == 0) {
 8001c18:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	f040 8150 	bne.w	8001ec0 <receive_packet_handler+0x38c>
				DEBUG_PRINT("This is a hello packet from node %d\n\r", pkt.source_id);
 8001c20:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001c22:	4619      	mov	r1, r3
 8001c24:	4865      	ldr	r0, [pc, #404]	@ (8001dbc <receive_packet_handler+0x288>)
 8001c26:	f7ff f9a5 	bl	8000f74 <DEBUG_PRINT>
 8001c2a:	e149      	b.n	8001ec0 <receive_packet_handler+0x38c>
			}
		}
		//Dump the packet (do nothing)
	}
	else if(ptype == RREP_PACKET){
 8001c2c:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8001c30:	2b02      	cmp	r3, #2
 8001c32:	f040 80d3 	bne.w	8001ddc <receive_packet_handler+0x2a8>
		struct rrep_packet pkt;
		pkt = unpack_packet_rrep(packet_data);
 8001c36:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001c3a:	6879      	ldr	r1, [r7, #4]
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	f7ff feef 	bl	8001a20 <unpack_packet_rrep>
		if(pkt.receiver_id == my_id){		//this is actually bad, but necessary for demo
 8001c42:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001c44:	4b5a      	ldr	r3, [pc, #360]	@ (8001db0 <receive_packet_handler+0x27c>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	429a      	cmp	r2, r3
 8001c4a:	d105      	bne.n	8001c58 <receive_packet_handler+0x124>
//			update_route_table(pkt.source_id, 0, pkt.num_hops, pkt.transmitter_id);			//update my personal routing table with information about the transmitter and source
			update_route_table(pkt.transmitter_id, 0, 0, pkt.transmitter_id);
 8001c4c:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8001c4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c50:	2200      	movs	r2, #0
 8001c52:	2100      	movs	r1, #0
 8001c54:	f000 f9f0 	bl	8002038 <update_route_table>
		}
		if(pkt.destination_id == my_id && pkt.receiver_id == my_id){  //it's intended for me! (second part necessary for demo)
 8001c58:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001c5a:	4b55      	ldr	r3, [pc, #340]	@ (8001db0 <receive_packet_handler+0x27c>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	429a      	cmp	r2, r3
 8001c60:	d17e      	bne.n	8001d60 <receive_packet_handler+0x22c>
 8001c62:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001c64:	4b52      	ldr	r3, [pc, #328]	@ (8001db0 <receive_packet_handler+0x27c>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	429a      	cmp	r2, r3
 8001c6a:	d179      	bne.n	8001d60 <receive_packet_handler+0x22c>
			DEBUG_PRINT("RREP Packet is intended for me\n\r");
 8001c6c:	4854      	ldr	r0, [pc, #336]	@ (8001dc0 <receive_packet_handler+0x28c>)
 8001c6e:	f7ff f981 	bl	8000f74 <DEBUG_PRINT>
			//create a new unicast route table entry
			unicast_route_table[unicast_entries].destination_id = pkt.source_id;
 8001c72:	4b54      	ldr	r3, [pc, #336]	@ (8001dc4 <receive_packet_handler+0x290>)
 8001c74:	681a      	ldr	r2, [r3, #0]
 8001c76:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8001c78:	484f      	ldr	r0, [pc, #316]	@ (8001db8 <receive_packet_handler+0x284>)
 8001c7a:	4613      	mov	r3, r2
 8001c7c:	005b      	lsls	r3, r3, #1
 8001c7e:	4413      	add	r3, r2
 8001c80:	00db      	lsls	r3, r3, #3
 8001c82:	4403      	add	r3, r0
 8001c84:	6019      	str	r1, [r3, #0]
			unicast_route_table[unicast_entries].destination_sequence_number = pkt.destination_sequence_number;
 8001c86:	4b4f      	ldr	r3, [pc, #316]	@ (8001dc4 <receive_packet_handler+0x290>)
 8001c88:	681a      	ldr	r2, [r3, #0]
 8001c8a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8001c8c:	484a      	ldr	r0, [pc, #296]	@ (8001db8 <receive_packet_handler+0x284>)
 8001c8e:	4613      	mov	r3, r2
 8001c90:	005b      	lsls	r3, r3, #1
 8001c92:	4413      	add	r3, r2
 8001c94:	00db      	lsls	r3, r3, #3
 8001c96:	4403      	add	r3, r0
 8001c98:	3304      	adds	r3, #4
 8001c9a:	6019      	str	r1, [r3, #0]
			unicast_route_table[unicast_entries].hop_count = pkt.num_hops;
 8001c9c:	f897 1054 	ldrb.w	r1, [r7, #84]	@ 0x54
 8001ca0:	4b48      	ldr	r3, [pc, #288]	@ (8001dc4 <receive_packet_handler+0x290>)
 8001ca2:	681a      	ldr	r2, [r3, #0]
 8001ca4:	4608      	mov	r0, r1
 8001ca6:	4944      	ldr	r1, [pc, #272]	@ (8001db8 <receive_packet_handler+0x284>)
 8001ca8:	4613      	mov	r3, r2
 8001caa:	005b      	lsls	r3, r3, #1
 8001cac:	4413      	add	r3, r2
 8001cae:	00db      	lsls	r3, r3, #3
 8001cb0:	440b      	add	r3, r1
 8001cb2:	3308      	adds	r3, #8
 8001cb4:	6018      	str	r0, [r3, #0]
			unicast_route_table[unicast_entries].next_hop_destination_id = pkt.transmitter_id;
 8001cb6:	4b43      	ldr	r3, [pc, #268]	@ (8001dc4 <receive_packet_handler+0x290>)
 8001cb8:	681a      	ldr	r2, [r3, #0]
 8001cba:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001cbc:	483e      	ldr	r0, [pc, #248]	@ (8001db8 <receive_packet_handler+0x284>)
 8001cbe:	4613      	mov	r3, r2
 8001cc0:	005b      	lsls	r3, r3, #1
 8001cc2:	4413      	add	r3, r2
 8001cc4:	00db      	lsls	r3, r3, #3
 8001cc6:	4403      	add	r3, r0
 8001cc8:	330c      	adds	r3, #12
 8001cca:	6019      	str	r1, [r3, #0]
			unicast_route_table[unicast_entries].precursor_nodes_destination_id_array = NULL;
 8001ccc:	4b3d      	ldr	r3, [pc, #244]	@ (8001dc4 <receive_packet_handler+0x290>)
 8001cce:	681a      	ldr	r2, [r3, #0]
 8001cd0:	4939      	ldr	r1, [pc, #228]	@ (8001db8 <receive_packet_handler+0x284>)
 8001cd2:	4613      	mov	r3, r2
 8001cd4:	005b      	lsls	r3, r3, #1
 8001cd6:	4413      	add	r3, r2
 8001cd8:	00db      	lsls	r3, r3, #3
 8001cda:	440b      	add	r3, r1
 8001cdc:	3310      	adds	r3, #16
 8001cde:	2200      	movs	r2, #0
 8001ce0:	601a      	str	r2, [r3, #0]
			unicast_route_table[unicast_entries].expiration_time = DEFAULT_ROUTE_EXPIRATION_TIME;
 8001ce2:	4b38      	ldr	r3, [pc, #224]	@ (8001dc4 <receive_packet_handler+0x290>)
 8001ce4:	681a      	ldr	r2, [r3, #0]
 8001ce6:	4934      	ldr	r1, [pc, #208]	@ (8001db8 <receive_packet_handler+0x284>)
 8001ce8:	4613      	mov	r3, r2
 8001cea:	005b      	lsls	r3, r3, #1
 8001cec:	4413      	add	r3, r2
 8001cee:	00db      	lsls	r3, r3, #3
 8001cf0:	440b      	add	r3, r1
 8001cf2:	3314      	adds	r3, #20
 8001cf4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001cf8:	601a      	str	r2, [r3, #0]
			unicast_entries ++;
 8001cfa:	4b32      	ldr	r3, [pc, #200]	@ (8001dc4 <receive_packet_handler+0x290>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	3301      	adds	r3, #1
 8001d00:	4a30      	ldr	r2, [pc, #192]	@ (8001dc4 <receive_packet_handler+0x290>)
 8001d02:	6013      	str	r3, [r2, #0]


			//look for things to send from the noroute table and send them if they match the route I just added
			DEBUG_PRINT("Searching the noroute table for blocked requests, with %d entries\n\r", noroute_table_entries);
 8001d04:	4b30      	ldr	r3, [pc, #192]	@ (8001dc8 <receive_packet_handler+0x294>)
 8001d06:	781b      	ldrb	r3, [r3, #0]
 8001d08:	4619      	mov	r1, r3
 8001d0a:	4830      	ldr	r0, [pc, #192]	@ (8001dcc <receive_packet_handler+0x298>)
 8001d0c:	f7ff f932 	bl	8000f74 <DEBUG_PRINT>
			for(int i = 0; i < noroute_table_entries; i++){
 8001d10:	2300      	movs	r3, #0
 8001d12:	677b      	str	r3, [r7, #116]	@ 0x74
 8001d14:	e01d      	b.n	8001d52 <receive_packet_handler+0x21e>
				if(noroute_table[i].destination_id == pkt.source_id){
 8001d16:	492e      	ldr	r1, [pc, #184]	@ (8001dd0 <receive_packet_handler+0x29c>)
 8001d18:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8001d1a:	4613      	mov	r3, r2
 8001d1c:	005b      	lsls	r3, r3, #1
 8001d1e:	4413      	add	r3, r2
 8001d20:	009b      	lsls	r3, r3, #2
 8001d22:	440b      	add	r3, r1
 8001d24:	681a      	ldr	r2, [r3, #0]
 8001d26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001d28:	429a      	cmp	r2, r3
 8001d2a:	d10f      	bne.n	8001d4c <receive_packet_handler+0x218>
					DEBUG_PRINT("Found a matching entry in the noroute table\n\r");
 8001d2c:	4829      	ldr	r0, [pc, #164]	@ (8001dd4 <receive_packet_handler+0x2a0>)
 8001d2e:	f7ff f921 	bl	8000f74 <DEBUG_PRINT>
//					mesh_transmit(noroute_table[i].destination_id, noroute_table[i].data, noroute_table[i].data_length);
					mesh_transmit(noroute_table[i].destination_id, (uint8_t*)"hello", strlen("hello"));
 8001d32:	4927      	ldr	r1, [pc, #156]	@ (8001dd0 <receive_packet_handler+0x29c>)
 8001d34:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8001d36:	4613      	mov	r3, r2
 8001d38:	005b      	lsls	r3, r3, #1
 8001d3a:	4413      	add	r3, r2
 8001d3c:	009b      	lsls	r3, r3, #2
 8001d3e:	440b      	add	r3, r1
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	2205      	movs	r2, #5
 8001d44:	4924      	ldr	r1, [pc, #144]	@ (8001dd8 <receive_packet_handler+0x2a4>)
 8001d46:	4618      	mov	r0, r3
 8001d48:	f7ff f96c 	bl	8001024 <mesh_transmit>
			for(int i = 0; i < noroute_table_entries; i++){
 8001d4c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001d4e:	3301      	adds	r3, #1
 8001d50:	677b      	str	r3, [r7, #116]	@ 0x74
 8001d52:	4b1d      	ldr	r3, [pc, #116]	@ (8001dc8 <receive_packet_handler+0x294>)
 8001d54:	781b      	ldrb	r3, [r3, #0]
 8001d56:	461a      	mov	r2, r3
 8001d58:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	dbdb      	blt.n	8001d16 <receive_packet_handler+0x1e2>
 8001d5e:	e0af      	b.n	8001ec0 <receive_packet_handler+0x38c>
				}
			}
		} else if(pkt.receiver_id == my_id){	//forward it onward
 8001d60:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001d62:	4b13      	ldr	r3, [pc, #76]	@ (8001db0 <receive_packet_handler+0x27c>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	429a      	cmp	r2, r3
 8001d68:	f040 80aa 	bne.w	8001ec0 <receive_packet_handler+0x38c>
			int8_t route_idx = route_exists(pkt.destination_id);
 8001d6c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f000 f91e 	bl	8001fb0 <route_exists>
 8001d74:	4603      	mov	r3, r0
 8001d76:	f887 3071 	strb.w	r3, [r7, #113]	@ 0x71
			mesh_send_rrep(unicast_route_table[route_idx].next_hop_destination_id, pkt.destination_id, pkt.source_id, pkt.num_hops + 1, 0);  //pass it along
 8001d7a:	f997 2071 	ldrsb.w	r2, [r7, #113]	@ 0x71
 8001d7e:	490e      	ldr	r1, [pc, #56]	@ (8001db8 <receive_packet_handler+0x284>)
 8001d80:	4613      	mov	r3, r2
 8001d82:	005b      	lsls	r3, r3, #1
 8001d84:	4413      	add	r3, r2
 8001d86:	00db      	lsls	r3, r3, #3
 8001d88:	440b      	add	r3, r1
 8001d8a:	330c      	adds	r3, #12
 8001d8c:	6818      	ldr	r0, [r3, #0]
 8001d8e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8001d90:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001d92:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8001d96:	3301      	adds	r3, #1
 8001d98:	b2db      	uxtb	r3, r3
 8001d9a:	2400      	movs	r4, #0
 8001d9c:	9400      	str	r4, [sp, #0]
 8001d9e:	f7ff facb 	bl	8001338 <mesh_send_rrep>
 8001da2:	e08d      	b.n	8001ec0 <receive_packet_handler+0x38c>
 8001da4:	08006878 	.word	0x08006878
 8001da8:	08006894 	.word	0x08006894
 8001dac:	080068ac 	.word	0x080068ac
 8001db0:	20000084 	.word	0x20000084
 8001db4:	080068bc 	.word	0x080068bc
 8001db8:	200000c0 	.word	0x200000c0
 8001dbc:	080068d4 	.word	0x080068d4
 8001dc0:	080068fc 	.word	0x080068fc
 8001dc4:	200000bc 	.word	0x200000bc
 8001dc8:	2000037c 	.word	0x2000037c
 8001dcc:	08006920 	.word	0x08006920
 8001dd0:	20000340 	.word	0x20000340
 8001dd4:	08006964 	.word	0x08006964
 8001dd8:	08006994 	.word	0x08006994
		}
	}
	else if (ptype == DATA_PACKET){
 8001ddc:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d165      	bne.n	8001eb0 <receive_packet_handler+0x37c>
		DEBUG_PRINT("\tReceived Data Packet\n\r");
 8001de4:	4839      	ldr	r0, [pc, #228]	@ (8001ecc <receive_packet_handler+0x398>)
 8001de6:	f7ff f8c5 	bl	8000f74 <DEBUG_PRINT>
		struct data_packet pkt;
		pkt = unpack_packet_data(packet_data, (sizeof(rx_data)-DATA_BASE_PKT_LEN), rx_data);
 8001dea:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8001dee:	4b38      	ldr	r3, [pc, #224]	@ (8001ed0 <receive_packet_handler+0x39c>)
 8001df0:	22e8      	movs	r2, #232	@ 0xe8
 8001df2:	6879      	ldr	r1, [r7, #4]
 8001df4:	f7ff fce0 	bl	80017b8 <unpack_packet_data>
		if(pkt.receiver_id == my_id){		//this is actually bad, but necessary for demo
 8001df8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001dfa:	4b36      	ldr	r3, [pc, #216]	@ (8001ed4 <receive_packet_handler+0x3a0>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	429a      	cmp	r2, r3
 8001e00:	d10c      	bne.n	8001e1c <receive_packet_handler+0x2e8>
			update_route_table(pkt.source_id, 0, pkt.num_hops, pkt.transmitter_id);			//update my personal routing table with information about the transmitter and source
 8001e02:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001e04:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8001e08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e0a:	2100      	movs	r1, #0
 8001e0c:	f000 f914 	bl	8002038 <update_route_table>
			update_route_table(pkt.transmitter_id, 0, 0, pkt.transmitter_id);
 8001e10:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001e12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e14:	2200      	movs	r2, #0
 8001e16:	2100      	movs	r1, #0
 8001e18:	f000 f90e 	bl	8002038 <update_route_table>
		}
		if(pkt.destination_id == my_id && pkt.receiver_id == my_id){
 8001e1c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001e1e:	4b2d      	ldr	r3, [pc, #180]	@ (8001ed4 <receive_packet_handler+0x3a0>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	429a      	cmp	r2, r3
 8001e24:	d10e      	bne.n	8001e44 <receive_packet_handler+0x310>
 8001e26:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001e28:	4b2a      	ldr	r3, [pc, #168]	@ (8001ed4 <receive_packet_handler+0x3a0>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	429a      	cmp	r2, r3
 8001e2e:	d109      	bne.n	8001e44 <receive_packet_handler+0x310>
			// DATA_RX_HANDLER(pkt);  				//Do something with the data
			DEBUG_PRINT("Received data: %s, data length: %d, num hops: %d", pkt.packet_data, pkt.data_length, pkt.num_hops);
 8001e30:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001e32:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8001e36:	461a      	mov	r2, r3
 8001e38:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8001e3c:	4826      	ldr	r0, [pc, #152]	@ (8001ed8 <receive_packet_handler+0x3a4>)
 8001e3e:	f7ff f899 	bl	8000f74 <DEBUG_PRINT>
 8001e42:	e03d      	b.n	8001ec0 <receive_packet_handler+0x38c>
		} else if(pkt.receiver_id == my_id){
 8001e44:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001e46:	4b23      	ldr	r3, [pc, #140]	@ (8001ed4 <receive_packet_handler+0x3a0>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	429a      	cmp	r2, r3
 8001e4c:	d138      	bne.n	8001ec0 <receive_packet_handler+0x38c>
			int8_t route_idx = route_exists(pkt.destination_id);
 8001e4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e50:	4618      	mov	r0, r3
 8001e52:	f000 f8ad 	bl	8001fb0 <route_exists>
 8001e56:	4603      	mov	r3, r0
 8001e58:	f887 3072 	strb.w	r3, [r7, #114]	@ 0x72
			if(route_idx != -1){
 8001e5c:	f997 3072 	ldrsb.w	r3, [r7, #114]	@ 0x72
 8001e60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e64:	d02c      	beq.n	8001ec0 <receive_packet_handler+0x38c>
				struct unicast_route_table_entry route;
				route = unicast_route_table[route_idx];
 8001e66:	f997 2072 	ldrsb.w	r2, [r7, #114]	@ 0x72
 8001e6a:	491c      	ldr	r1, [pc, #112]	@ (8001edc <receive_packet_handler+0x3a8>)
 8001e6c:	4613      	mov	r3, r2
 8001e6e:	005b      	lsls	r3, r3, #1
 8001e70:	4413      	add	r3, r2
 8001e72:	00db      	lsls	r3, r3, #3
 8001e74:	440b      	add	r3, r1
 8001e76:	f107 040c 	add.w	r4, r7, #12
 8001e7a:	461d      	mov	r5, r3
 8001e7c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e7e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e80:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001e84:	e884 0003 	stmia.w	r4, {r0, r1}
				mesh_send_data(route.destination_id, route.destination_sequence_number, pkt.packet_data,
 8001e88:	68f8      	ldr	r0, [r7, #12]
 8001e8a:	693c      	ldr	r4, [r7, #16]
 8001e8c:	6bfd      	ldr	r5, [r7, #60]	@ 0x3c
 8001e8e:	69be      	ldr	r6, [r7, #24]
						route.next_hop_destination_id, pkt.num_hops + 1, pkt.source_id, pkt.data_length);  //pass it along
 8001e90:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
				mesh_send_data(route.destination_id, route.destination_sequence_number, pkt.packet_data,
 8001e94:	3301      	adds	r3, #1
 8001e96:	b2db      	uxtb	r3, r3
 8001e98:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001e9a:	f897 1039 	ldrb.w	r1, [r7, #57]	@ 0x39
 8001e9e:	9102      	str	r1, [sp, #8]
 8001ea0:	9201      	str	r2, [sp, #4]
 8001ea2:	9300      	str	r3, [sp, #0]
 8001ea4:	4633      	mov	r3, r6
 8001ea6:	462a      	mov	r2, r5
 8001ea8:	4621      	mov	r1, r4
 8001eaa:	f7ff f951 	bl	8001150 <mesh_send_data>
 8001eae:	e007      	b.n	8001ec0 <receive_packet_handler+0x38c>
			}
		} //DO NOTHING, DROP PACKET
	}
	else {
		DEBUG_PRINT("Invalid Packet Type (data[0] = %d)\n\r", packet_data[0]);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	781b      	ldrb	r3, [r3, #0]
 8001eb4:	4619      	mov	r1, r3
 8001eb6:	480a      	ldr	r0, [pc, #40]	@ (8001ee0 <receive_packet_handler+0x3ac>)
 8001eb8:	f7ff f85c 	bl	8000f74 <DEBUG_PRINT>
		return FAIL;
 8001ebc:	23ff      	movs	r3, #255	@ 0xff
 8001ebe:	e000      	b.n	8001ec2 <receive_packet_handler+0x38e>
	}
	return SUCCESS;
 8001ec0:	2300      	movs	r3, #0
}
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	377c      	adds	r7, #124	@ 0x7c
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001eca:	bf00      	nop
 8001ecc:	0800699c 	.word	0x0800699c
 8001ed0:	20000240 	.word	0x20000240
 8001ed4:	20000084 	.word	0x20000084
 8001ed8:	080069b4 	.word	0x080069b4
 8001edc:	200000c0 	.word	0x200000c0
 8001ee0:	080069e8 	.word	0x080069e8

08001ee4 <packet_type>:

//detects packet types
uint8_t packet_type(uint8_t packet_data[]){
 8001ee4:	b480      	push	{r7}
 8001ee6:	b083      	sub	sp, #12
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
	switch(packet_data[0] & 0xFF){
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	781b      	ldrb	r3, [r3, #0]
 8001ef0:	2b03      	cmp	r3, #3
 8001ef2:	d813      	bhi.n	8001f1c <packet_type+0x38>
 8001ef4:	a201      	add	r2, pc, #4	@ (adr r2, 8001efc <packet_type+0x18>)
 8001ef6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001efa:	bf00      	nop
 8001efc:	08001f0d 	.word	0x08001f0d
 8001f00:	08001f11 	.word	0x08001f11
 8001f04:	08001f15 	.word	0x08001f15
 8001f08:	08001f19 	.word	0x08001f19
		case 0: return DATA_PACKET;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	e006      	b.n	8001f1e <packet_type+0x3a>
		case 1: return RREQ_PACKET;
 8001f10:	2301      	movs	r3, #1
 8001f12:	e004      	b.n	8001f1e <packet_type+0x3a>
		case 2: return RREP_PACKET;
 8001f14:	2302      	movs	r3, #2
 8001f16:	e002      	b.n	8001f1e <packet_type+0x3a>
		case 3: return RERR_PACKET;
 8001f18:	2303      	movs	r3, #3
 8001f1a:	e000      	b.n	8001f1e <packet_type+0x3a>
		default: return INVALID_PACKET;
 8001f1c:	23f0      	movs	r3, #240	@ 0xf0
	}
	return INVALID_PACKET;
}
 8001f1e:	4618      	mov	r0, r3
 8001f20:	370c      	adds	r7, #12
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bc80      	pop	{r7}
 8001f26:	4770      	bx	lr

08001f28 <rreq_table_append>:

//adds an entry to the rreq table, to track rreqs that have already been seen
uint8_t rreq_table_append(uint32_t rreq_id){
 8001f28:	b480      	push	{r7}
 8001f2a:	b083      	sub	sp, #12
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
	rreq_table[rreq_pointer] = rreq_id;
 8001f30:	4b0c      	ldr	r3, [pc, #48]	@ (8001f64 <rreq_table_append+0x3c>)
 8001f32:	781b      	ldrb	r3, [r3, #0]
 8001f34:	4619      	mov	r1, r3
 8001f36:	4a0c      	ldr	r2, [pc, #48]	@ (8001f68 <rreq_table_append+0x40>)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	rreq_pointer++;
 8001f3e:	4b09      	ldr	r3, [pc, #36]	@ (8001f64 <rreq_table_append+0x3c>)
 8001f40:	781b      	ldrb	r3, [r3, #0]
 8001f42:	3301      	adds	r3, #1
 8001f44:	b2da      	uxtb	r2, r3
 8001f46:	4b07      	ldr	r3, [pc, #28]	@ (8001f64 <rreq_table_append+0x3c>)
 8001f48:	701a      	strb	r2, [r3, #0]
	if(rreq_pointer >= RREQ_TABLE_MAX_ENTRIES) rreq_pointer = 0;
 8001f4a:	4b06      	ldr	r3, [pc, #24]	@ (8001f64 <rreq_table_append+0x3c>)
 8001f4c:	781b      	ldrb	r3, [r3, #0]
 8001f4e:	2b09      	cmp	r3, #9
 8001f50:	d902      	bls.n	8001f58 <rreq_table_append+0x30>
 8001f52:	4b04      	ldr	r3, [pc, #16]	@ (8001f64 <rreq_table_append+0x3c>)
 8001f54:	2200      	movs	r2, #0
 8001f56:	701a      	strb	r2, [r3, #0]
	return SUCCESS;
 8001f58:	2300      	movs	r3, #0
}
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	370c      	adds	r7, #12
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bc80      	pop	{r7}
 8001f62:	4770      	bx	lr
 8001f64:	200000b8 	.word	0x200000b8
 8001f68:	20000090 	.word	0x20000090

08001f6c <rreq_table_contains>:

//check if the rreq table contains an element
uint8_t rreq_table_contains(uint32_t rreq_id){
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b084      	sub	sp, #16
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
	for(uint8_t i = 0; i < RREQ_TABLE_MAX_ENTRIES; i++){
 8001f74:	2300      	movs	r3, #0
 8001f76:	73fb      	strb	r3, [r7, #15]
 8001f78:	e00e      	b.n	8001f98 <rreq_table_contains+0x2c>
		if(rreq_table[i] == rreq_id) {
 8001f7a:	7bfb      	ldrb	r3, [r7, #15]
 8001f7c:	4a0a      	ldr	r2, [pc, #40]	@ (8001fa8 <rreq_table_contains+0x3c>)
 8001f7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f82:	687a      	ldr	r2, [r7, #4]
 8001f84:	429a      	cmp	r2, r3
 8001f86:	d104      	bne.n	8001f92 <rreq_table_contains+0x26>
			DEBUG_PRINT("RREQ Already Seen\n\r");
 8001f88:	4808      	ldr	r0, [pc, #32]	@ (8001fac <rreq_table_contains+0x40>)
 8001f8a:	f7fe fff3 	bl	8000f74 <DEBUG_PRINT>
			return 1;
 8001f8e:	2301      	movs	r3, #1
 8001f90:	e006      	b.n	8001fa0 <rreq_table_contains+0x34>
	for(uint8_t i = 0; i < RREQ_TABLE_MAX_ENTRIES; i++){
 8001f92:	7bfb      	ldrb	r3, [r7, #15]
 8001f94:	3301      	adds	r3, #1
 8001f96:	73fb      	strb	r3, [r7, #15]
 8001f98:	7bfb      	ldrb	r3, [r7, #15]
 8001f9a:	2b09      	cmp	r3, #9
 8001f9c:	d9ed      	bls.n	8001f7a <rreq_table_contains+0xe>
		}
	}
	return 0;
 8001f9e:	2300      	movs	r3, #0
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	3710      	adds	r7, #16
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	20000090 	.word	0x20000090
 8001fac:	08006a10 	.word	0x08006a10

08001fb0 <route_exists>:

//check the route table to see if it contains a route to id
int8_t route_exists(uint32_t id){
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b084      	sub	sp, #16
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
	DEBUG_PRINT("\tlooking for id=%d in unicast route table\n\r", id);
 8001fb8:	6879      	ldr	r1, [r7, #4]
 8001fba:	481b      	ldr	r0, [pc, #108]	@ (8002028 <route_exists+0x78>)
 8001fbc:	f7fe ffda 	bl	8000f74 <DEBUG_PRINT>
	for(int i = 0; i < unicast_entries; i++){
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	60fb      	str	r3, [r7, #12]
 8001fc4:	e025      	b.n	8002012 <route_exists+0x62>
		if(unicast_route_table[i].destination_id == id) {
 8001fc6:	4919      	ldr	r1, [pc, #100]	@ (800202c <route_exists+0x7c>)
 8001fc8:	68fa      	ldr	r2, [r7, #12]
 8001fca:	4613      	mov	r3, r2
 8001fcc:	005b      	lsls	r3, r3, #1
 8001fce:	4413      	add	r3, r2
 8001fd0:	00db      	lsls	r3, r3, #3
 8001fd2:	440b      	add	r3, r1
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	687a      	ldr	r2, [r7, #4]
 8001fd8:	429a      	cmp	r2, r3
 8001fda:	d117      	bne.n	800200c <route_exists+0x5c>
			DEBUG_PRINT("\tFound entry for id=%d, next node is %d\n\r", unicast_route_table[i].destination_id, unicast_route_table[i].next_hop_destination_id);
 8001fdc:	4913      	ldr	r1, [pc, #76]	@ (800202c <route_exists+0x7c>)
 8001fde:	68fa      	ldr	r2, [r7, #12]
 8001fe0:	4613      	mov	r3, r2
 8001fe2:	005b      	lsls	r3, r3, #1
 8001fe4:	4413      	add	r3, r2
 8001fe6:	00db      	lsls	r3, r3, #3
 8001fe8:	440b      	add	r3, r1
 8001fea:	6819      	ldr	r1, [r3, #0]
 8001fec:	480f      	ldr	r0, [pc, #60]	@ (800202c <route_exists+0x7c>)
 8001fee:	68fa      	ldr	r2, [r7, #12]
 8001ff0:	4613      	mov	r3, r2
 8001ff2:	005b      	lsls	r3, r3, #1
 8001ff4:	4413      	add	r3, r2
 8001ff6:	00db      	lsls	r3, r3, #3
 8001ff8:	4403      	add	r3, r0
 8001ffa:	330c      	adds	r3, #12
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	461a      	mov	r2, r3
 8002000:	480b      	ldr	r0, [pc, #44]	@ (8002030 <route_exists+0x80>)
 8002002:	f7fe ffb7 	bl	8000f74 <DEBUG_PRINT>
			return i;
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	b25b      	sxtb	r3, r3
 800200a:	e009      	b.n	8002020 <route_exists+0x70>
	for(int i = 0; i < unicast_entries; i++){
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	3301      	adds	r3, #1
 8002010:	60fb      	str	r3, [r7, #12]
 8002012:	68fa      	ldr	r2, [r7, #12]
 8002014:	4b07      	ldr	r3, [pc, #28]	@ (8002034 <route_exists+0x84>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	429a      	cmp	r2, r3
 800201a:	d3d4      	bcc.n	8001fc6 <route_exists+0x16>
		}
	}
	return -1;
 800201c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002020:	4618      	mov	r0, r3
 8002022:	3710      	adds	r7, #16
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}
 8002028:	08006a24 	.word	0x08006a24
 800202c:	200000c0 	.word	0x200000c0
 8002030:	08006a50 	.word	0x08006a50
 8002034:	200000bc 	.word	0x200000bc

08002038 <update_route_table>:

//check the route table to see if it should be updated, and add an entry if it should be
uint8_t update_route_table(uint32_t dest_id, uint32_t dest_seq_num, uint8_t num_hops, uint32_t next_hop){
 8002038:	b580      	push	{r7, lr}
 800203a:	b086      	sub	sp, #24
 800203c:	af00      	add	r7, sp, #0
 800203e:	60f8      	str	r0, [r7, #12]
 8002040:	60b9      	str	r1, [r7, #8]
 8002042:	603b      	str	r3, [r7, #0]
 8002044:	4613      	mov	r3, r2
 8002046:	71fb      	strb	r3, [r7, #7]
	DEBUG_PRINT("checking to see if unicast table should be updated\n\r");
 8002048:	4857      	ldr	r0, [pc, #348]	@ (80021a8 <update_route_table+0x170>)
 800204a:	f7fe ff93 	bl	8000f74 <DEBUG_PRINT>

	//check the source
	int8_t source_idx = route_exists(dest_id);
 800204e:	68f8      	ldr	r0, [r7, #12]
 8002050:	f7ff ffae 	bl	8001fb0 <route_exists>
 8002054:	4603      	mov	r3, r0
 8002056:	75fb      	strb	r3, [r7, #23]
	if(source_idx == -1){
 8002058:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800205c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002060:	d14a      	bne.n	80020f8 <update_route_table+0xc0>
		DEBUG_PRINT("\tSource node not found in table. Adding.\n\r");
 8002062:	4852      	ldr	r0, [pc, #328]	@ (80021ac <update_route_table+0x174>)
 8002064:	f7fe ff86 	bl	8000f74 <DEBUG_PRINT>
		//create a new unicast route table entry
		unicast_route_table[unicast_entries].destination_id = dest_id;
 8002068:	4b51      	ldr	r3, [pc, #324]	@ (80021b0 <update_route_table+0x178>)
 800206a:	681a      	ldr	r2, [r3, #0]
 800206c:	4951      	ldr	r1, [pc, #324]	@ (80021b4 <update_route_table+0x17c>)
 800206e:	4613      	mov	r3, r2
 8002070:	005b      	lsls	r3, r3, #1
 8002072:	4413      	add	r3, r2
 8002074:	00db      	lsls	r3, r3, #3
 8002076:	440b      	add	r3, r1
 8002078:	68fa      	ldr	r2, [r7, #12]
 800207a:	601a      	str	r2, [r3, #0]
		unicast_route_table[unicast_entries].destination_sequence_number = dest_seq_num;
 800207c:	4b4c      	ldr	r3, [pc, #304]	@ (80021b0 <update_route_table+0x178>)
 800207e:	681a      	ldr	r2, [r3, #0]
 8002080:	494c      	ldr	r1, [pc, #304]	@ (80021b4 <update_route_table+0x17c>)
 8002082:	4613      	mov	r3, r2
 8002084:	005b      	lsls	r3, r3, #1
 8002086:	4413      	add	r3, r2
 8002088:	00db      	lsls	r3, r3, #3
 800208a:	440b      	add	r3, r1
 800208c:	3304      	adds	r3, #4
 800208e:	68ba      	ldr	r2, [r7, #8]
 8002090:	601a      	str	r2, [r3, #0]
		unicast_route_table[unicast_entries].hop_count = num_hops;
 8002092:	4b47      	ldr	r3, [pc, #284]	@ (80021b0 <update_route_table+0x178>)
 8002094:	681a      	ldr	r2, [r3, #0]
 8002096:	79f9      	ldrb	r1, [r7, #7]
 8002098:	4846      	ldr	r0, [pc, #280]	@ (80021b4 <update_route_table+0x17c>)
 800209a:	4613      	mov	r3, r2
 800209c:	005b      	lsls	r3, r3, #1
 800209e:	4413      	add	r3, r2
 80020a0:	00db      	lsls	r3, r3, #3
 80020a2:	4403      	add	r3, r0
 80020a4:	3308      	adds	r3, #8
 80020a6:	6019      	str	r1, [r3, #0]
		unicast_route_table[unicast_entries].next_hop_destination_id = next_hop;
 80020a8:	4b41      	ldr	r3, [pc, #260]	@ (80021b0 <update_route_table+0x178>)
 80020aa:	681a      	ldr	r2, [r3, #0]
 80020ac:	4941      	ldr	r1, [pc, #260]	@ (80021b4 <update_route_table+0x17c>)
 80020ae:	4613      	mov	r3, r2
 80020b0:	005b      	lsls	r3, r3, #1
 80020b2:	4413      	add	r3, r2
 80020b4:	00db      	lsls	r3, r3, #3
 80020b6:	440b      	add	r3, r1
 80020b8:	330c      	adds	r3, #12
 80020ba:	683a      	ldr	r2, [r7, #0]
 80020bc:	601a      	str	r2, [r3, #0]
		unicast_route_table[unicast_entries].precursor_nodes_destination_id_array = NULL;
 80020be:	4b3c      	ldr	r3, [pc, #240]	@ (80021b0 <update_route_table+0x178>)
 80020c0:	681a      	ldr	r2, [r3, #0]
 80020c2:	493c      	ldr	r1, [pc, #240]	@ (80021b4 <update_route_table+0x17c>)
 80020c4:	4613      	mov	r3, r2
 80020c6:	005b      	lsls	r3, r3, #1
 80020c8:	4413      	add	r3, r2
 80020ca:	00db      	lsls	r3, r3, #3
 80020cc:	440b      	add	r3, r1
 80020ce:	3310      	adds	r3, #16
 80020d0:	2200      	movs	r2, #0
 80020d2:	601a      	str	r2, [r3, #0]
		unicast_route_table[unicast_entries].expiration_time = DEFAULT_ROUTE_EXPIRATION_TIME;
 80020d4:	4b36      	ldr	r3, [pc, #216]	@ (80021b0 <update_route_table+0x178>)
 80020d6:	681a      	ldr	r2, [r3, #0]
 80020d8:	4936      	ldr	r1, [pc, #216]	@ (80021b4 <update_route_table+0x17c>)
 80020da:	4613      	mov	r3, r2
 80020dc:	005b      	lsls	r3, r3, #1
 80020de:	4413      	add	r3, r2
 80020e0:	00db      	lsls	r3, r3, #3
 80020e2:	440b      	add	r3, r1
 80020e4:	3314      	adds	r3, #20
 80020e6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80020ea:	601a      	str	r2, [r3, #0]
		unicast_entries ++;
 80020ec:	4b30      	ldr	r3, [pc, #192]	@ (80021b0 <update_route_table+0x178>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	3301      	adds	r3, #1
 80020f2:	4a2f      	ldr	r2, [pc, #188]	@ (80021b0 <update_route_table+0x178>)
 80020f4:	6013      	str	r3, [r2, #0]
 80020f6:	e051      	b.n	800219c <update_route_table+0x164>
	} else {
		if(unicast_route_table[source_idx].hop_count > num_hops){
 80020f8:	f997 2017 	ldrsb.w	r2, [r7, #23]
 80020fc:	492d      	ldr	r1, [pc, #180]	@ (80021b4 <update_route_table+0x17c>)
 80020fe:	4613      	mov	r3, r2
 8002100:	005b      	lsls	r3, r3, #1
 8002102:	4413      	add	r3, r2
 8002104:	00db      	lsls	r3, r3, #3
 8002106:	440b      	add	r3, r1
 8002108:	3308      	adds	r3, #8
 800210a:	681a      	ldr	r2, [r3, #0]
 800210c:	79fb      	ldrb	r3, [r7, #7]
 800210e:	429a      	cmp	r2, r3
 8002110:	d944      	bls.n	800219c <update_route_table+0x164>
			DEBUG_PRINT("\tSource route exists, but the new route is more efficient. Replacing.\n\r");
 8002112:	4829      	ldr	r0, [pc, #164]	@ (80021b8 <update_route_table+0x180>)
 8002114:	f7fe ff2e 	bl	8000f74 <DEBUG_PRINT>
			//create a new unicast route table entry
			unicast_route_table[source_idx].destination_id = dest_id;
 8002118:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800211c:	4925      	ldr	r1, [pc, #148]	@ (80021b4 <update_route_table+0x17c>)
 800211e:	4613      	mov	r3, r2
 8002120:	005b      	lsls	r3, r3, #1
 8002122:	4413      	add	r3, r2
 8002124:	00db      	lsls	r3, r3, #3
 8002126:	440b      	add	r3, r1
 8002128:	68fa      	ldr	r2, [r7, #12]
 800212a:	601a      	str	r2, [r3, #0]
			unicast_route_table[source_idx].destination_sequence_number = dest_seq_num;
 800212c:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8002130:	4920      	ldr	r1, [pc, #128]	@ (80021b4 <update_route_table+0x17c>)
 8002132:	4613      	mov	r3, r2
 8002134:	005b      	lsls	r3, r3, #1
 8002136:	4413      	add	r3, r2
 8002138:	00db      	lsls	r3, r3, #3
 800213a:	440b      	add	r3, r1
 800213c:	3304      	adds	r3, #4
 800213e:	68ba      	ldr	r2, [r7, #8]
 8002140:	601a      	str	r2, [r3, #0]
			unicast_route_table[source_idx].hop_count = num_hops;
 8002142:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8002146:	79f9      	ldrb	r1, [r7, #7]
 8002148:	481a      	ldr	r0, [pc, #104]	@ (80021b4 <update_route_table+0x17c>)
 800214a:	4613      	mov	r3, r2
 800214c:	005b      	lsls	r3, r3, #1
 800214e:	4413      	add	r3, r2
 8002150:	00db      	lsls	r3, r3, #3
 8002152:	4403      	add	r3, r0
 8002154:	3308      	adds	r3, #8
 8002156:	6019      	str	r1, [r3, #0]
			unicast_route_table[source_idx].next_hop_destination_id = next_hop;
 8002158:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800215c:	4915      	ldr	r1, [pc, #84]	@ (80021b4 <update_route_table+0x17c>)
 800215e:	4613      	mov	r3, r2
 8002160:	005b      	lsls	r3, r3, #1
 8002162:	4413      	add	r3, r2
 8002164:	00db      	lsls	r3, r3, #3
 8002166:	440b      	add	r3, r1
 8002168:	330c      	adds	r3, #12
 800216a:	683a      	ldr	r2, [r7, #0]
 800216c:	601a      	str	r2, [r3, #0]
			unicast_route_table[source_idx].precursor_nodes_destination_id_array = NULL;
 800216e:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8002172:	4910      	ldr	r1, [pc, #64]	@ (80021b4 <update_route_table+0x17c>)
 8002174:	4613      	mov	r3, r2
 8002176:	005b      	lsls	r3, r3, #1
 8002178:	4413      	add	r3, r2
 800217a:	00db      	lsls	r3, r3, #3
 800217c:	440b      	add	r3, r1
 800217e:	3310      	adds	r3, #16
 8002180:	2200      	movs	r2, #0
 8002182:	601a      	str	r2, [r3, #0]
			unicast_route_table[source_idx].expiration_time = DEFAULT_ROUTE_EXPIRATION_TIME;
 8002184:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8002188:	490a      	ldr	r1, [pc, #40]	@ (80021b4 <update_route_table+0x17c>)
 800218a:	4613      	mov	r3, r2
 800218c:	005b      	lsls	r3, r3, #1
 800218e:	4413      	add	r3, r2
 8002190:	00db      	lsls	r3, r3, #3
 8002192:	440b      	add	r3, r1
 8002194:	3314      	adds	r3, #20
 8002196:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800219a:	601a      	str	r2, [r3, #0]
		}
	}

	return SUCCESS;
 800219c:	2300      	movs	r3, #0
}
 800219e:	4618      	mov	r0, r3
 80021a0:	3718      	adds	r7, #24
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	08006a7c 	.word	0x08006a7c
 80021ac:	08006ab4 	.word	0x08006ab4
 80021b0:	200000bc 	.word	0x200000bc
 80021b4:	200000c0 	.word	0x200000c0
 80021b8:	08006ae0 	.word	0x08006ae0

080021bc <rand_delay>:

//0 - 49 ms delay
void rand_delay(){
 80021bc:	b580      	push	{r7, lr}
 80021be:	af00      	add	r7, sp, #0
	HAL_Delay(1);
 80021c0:	2001      	movs	r0, #1
 80021c2:	f000 fc4b 	bl	8002a5c <HAL_Delay>
}
 80021c6:	bf00      	nop
 80021c8:	bd80      	pop	{r7, pc}
	...

080021cc <get_UID>:

//reads the device UID from the STM32, and hashes the three 32 bit words to generade one 32 bit unique id
uint32_t get_UID(){		//generates a unique 32 bit integer by hashing the unique device id
 80021cc:	b480      	push	{r7}
 80021ce:	b085      	sub	sp, #20
 80021d0:	af00      	add	r7, sp, #0
	uint32_t id1 = *((uint32_t*) 0x1FFFF7E8);
 80021d2:	4b09      	ldr	r3, [pc, #36]	@ (80021f8 <get_UID+0x2c>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	60fb      	str	r3, [r7, #12]
	uint32_t id2 = *((uint32_t*) 0x1FFFF7EC);
 80021d8:	4b08      	ldr	r3, [pc, #32]	@ (80021fc <get_UID+0x30>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	60bb      	str	r3, [r7, #8]
	uint32_t id3 = *((uint32_t*) 0x1FFFF7F0);
 80021de:	4b08      	ldr	r3, [pc, #32]	@ (8002200 <get_UID+0x34>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	607b      	str	r3, [r7, #4]
	return id1 ^ id2 ^ id3;
 80021e4:	68fa      	ldr	r2, [r7, #12]
 80021e6:	68bb      	ldr	r3, [r7, #8]
 80021e8:	405a      	eors	r2, r3
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	4053      	eors	r3, r2
}
 80021ee:	4618      	mov	r0, r3
 80021f0:	3714      	adds	r7, #20
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bc80      	pop	{r7}
 80021f6:	4770      	bx	lr
 80021f8:	1ffff7e8 	.word	0x1ffff7e8
 80021fc:	1ffff7ec 	.word	0x1ffff7ec
 8002200:	1ffff7f0 	.word	0x1ffff7f0
 8002204:	00000000 	.word	0x00000000

08002208 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b086      	sub	sp, #24
 800220c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800220e:	f000 fbc3 	bl	8002998 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002212:	f000 f8af 	bl	8002374 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002216:	f000 f949 	bl	80024ac <MX_GPIO_Init>
  MX_SPI1_Init();
 800221a:	f000 f8e7 	bl	80023ec <MX_SPI1_Init>
  MX_USART1_UART_Init();
 800221e:	f000 f91b 	bl	8002458 <MX_USART1_UART_Init>
//	myLoRa.preamble				       = 5;
//
//	LoRa_reset(&myLoRa);
//	check_lora = LoRa_init(&myLoRa);

	myLoRa.reset_port = RESET_GPIO_Port;
 8002222:	4b47      	ldr	r3, [pc, #284]	@ (8002340 <main+0x138>)
 8002224:	4a47      	ldr	r2, [pc, #284]	@ (8002344 <main+0x13c>)
 8002226:	60da      	str	r2, [r3, #12]
	myLoRa.reset_pin = RESET_Pin;
 8002228:	4b45      	ldr	r3, [pc, #276]	@ (8002340 <main+0x138>)
 800222a:	2202      	movs	r2, #2
 800222c:	821a      	strh	r2, [r3, #16]
  lora_reset(&myLoRa);
 800222e:	4844      	ldr	r0, [pc, #272]	@ (8002340 <main+0x138>)
 8002230:	f7fe f928 	bl	8000484 <lora_reset>
  check_lora = lora_init(&myLoRa, &hspi1, NSS_GPIO_Port, NSS_Pin, LORA_BASE_FREQUENCY_VN);
 8002234:	a340      	add	r3, pc, #256	@ (adr r3, 8002338 <main+0x130>)
 8002236:	e9d3 2300 	ldrd	r2, r3, [r3]
 800223a:	e9cd 2300 	strd	r2, r3, [sp]
 800223e:	2310      	movs	r3, #16
 8002240:	4a41      	ldr	r2, [pc, #260]	@ (8002348 <main+0x140>)
 8002242:	4942      	ldr	r1, [pc, #264]	@ (800234c <main+0x144>)
 8002244:	483e      	ldr	r0, [pc, #248]	@ (8002340 <main+0x138>)
 8002246:	f7fe fe23 	bl	8000e90 <lora_init>
 800224a:	4603      	mov	r3, r0
 800224c:	461a      	mov	r2, r3
 800224e:	4b40      	ldr	r3, [pc, #256]	@ (8002350 <main+0x148>)
 8002250:	801a      	strh	r2, [r3, #0]
  DEBUG_PRINT("Init success\n");
 8002252:	4840      	ldr	r0, [pc, #256]	@ (8002354 <main+0x14c>)
 8002254:	f7fe fe8e 	bl	8000f74 <DEBUG_PRINT>
  lora_set_spreading_factor(&myLoRa, 7);                 // SF7
 8002258:	2107      	movs	r1, #7
 800225a:	4839      	ldr	r0, [pc, #228]	@ (8002340 <main+0x138>)
 800225c:	f7fe fbda 	bl	8000a14 <lora_set_spreading_factor>
  lora_set_signal_bandwidth(&myLoRa, LORA_BANDWIDTH_125_KHZ); // BW 125kHz
 8002260:	f04f 0207 	mov.w	r2, #7
 8002264:	f04f 0300 	mov.w	r3, #0
 8002268:	4835      	ldr	r0, [pc, #212]	@ (8002340 <main+0x138>)
 800226a:	f7fe fbb1 	bl	80009d0 <lora_set_signal_bandwidth>
  lora_set_coding_rate(&myLoRa, LORA_CODING_RATE_4_5);   // CR 4/5
 800226e:	2108      	movs	r1, #8
 8002270:	4833      	ldr	r0, [pc, #204]	@ (8002340 <main+0x138>)
 8002272:	f7fe fc39 	bl	8000ae8 <lora_set_coding_rate>
  lora_set_tx_power(&myLoRa, 17);                        // 17 dBm
 8002276:	2111      	movs	r1, #17
 8002278:	4831      	ldr	r0, [pc, #196]	@ (8002340 <main+0x138>)
 800227a:	f7fe fb16 	bl	80008aa <lora_set_tx_power>
  lora_set_preamble_length(&myLoRa, 8);                  // Preamble = 8
 800227e:	2108      	movs	r1, #8
 8002280:	482f      	ldr	r0, [pc, #188]	@ (8002340 <main+0x138>)
 8002282:	f7fe fc50 	bl	8000b26 <lora_set_preamble_length>
  lora_set_crc(&myLoRa, 1);                              // Enable CRC
 8002286:	2101      	movs	r1, #1
 8002288:	482d      	ldr	r0, [pc, #180]	@ (8002340 <main+0x138>)
 800228a:	f7fe fc0b 	bl	8000aa4 <lora_set_crc>
  lora_set_explicit_header_mode(&myLoRa);                // Explicit header
 800228e:	482c      	ldr	r0, [pc, #176]	@ (8002340 <main+0x138>)
 8002290:	f7fe faf3 	bl	800087a <lora_set_explicit_header_mode>

	// START CONTINUOUS RECEIVING -----------------------------------
//	LoRa_startReceiving(&myLoRa);
//   Chun b payload vi s th t

		  uint32_t unique_seed = get_UID();	//initialize with a random ID
 8002294:	f7ff ff9a 	bl	80021cc <get_UID>
 8002298:	60b8      	str	r0, [r7, #8]
		  DEBUG_PRINT("device id: %d\n\r", unique_seed);
 800229a:	68b9      	ldr	r1, [r7, #8]
 800229c:	482e      	ldr	r0, [pc, #184]	@ (8002358 <main+0x150>)
 800229e:	f7fe fe69 	bl	8000f74 <DEBUG_PRINT>
		  srand(unique_seed);
 80022a2:	68b8      	ldr	r0, [r7, #8]
 80022a4:	f002 fefa 	bl	800509c <srand>
		  uint32_t new_id;
		  new_id = rand();
 80022a8:	f002 ff26 	bl	80050f8 <rand>
 80022ac:	4603      	mov	r3, r0
 80022ae:	60fb      	str	r3, [r7, #12]
		  while(new_id < 11){
 80022b0:	e003      	b.n	80022ba <main+0xb2>
			  new_id = rand();
 80022b2:	f002 ff21 	bl	80050f8 <rand>
 80022b6:	4603      	mov	r3, r0
 80022b8:	60fb      	str	r3, [r7, #12]
		  while(new_id < 11){
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	2b0a      	cmp	r3, #10
 80022be:	d9f8      	bls.n	80022b2 <main+0xaa>
		  }
		  DEBUG_PRINT("New ID: %d\n\r", new_id);
 80022c0:	68f9      	ldr	r1, [r7, #12]
 80022c2:	4826      	ldr	r0, [pc, #152]	@ (800235c <main+0x154>)
 80022c4:	f7fe fe56 	bl	8000f74 <DEBUG_PRINT>
		  polkadot_init(new_id);
 80022c8:	68f8      	ldr	r0, [r7, #12]
 80022ca:	f7fe fe7f 	bl	8000fcc <polkadot_init>
		  rand_delay();
 80022ce:	f7ff ff75 	bl	80021bc <rand_delay>
		  uint32_t current_time = HAL_GetTick();
 80022d2:	f000 fbb9 	bl	8002a48 <HAL_GetTick>
 80022d6:	6078      	str	r0, [r7, #4]
		  if (new_id == 1437203090)
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	4a21      	ldr	r2, [pc, #132]	@ (8002360 <main+0x158>)
 80022dc:	4293      	cmp	r3, r2
 80022de:	d101      	bne.n	80022e4 <main+0xdc>
		  {
			  mesh_send_hello();
 80022e0:	f7ff f870 	bl	80013c4 <mesh_send_hello>
//	send_data[4] = 'D'; // MY ADDRESS
//	ret = 	LoRa_transmit(&myLoRa, send_data, 5, 500);
//	HAL_Delay(1500);
//	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);

	  uint8_t current_button_state = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0);
 80022e4:	2101      	movs	r1, #1
 80022e6:	4818      	ldr	r0, [pc, #96]	@ (8002348 <main+0x140>)
 80022e8:	f000 fed0 	bl	800308c <HAL_GPIO_ReadPin>
 80022ec:	4603      	mov	r3, r0
 80022ee:	70fb      	strb	r3, [r7, #3]
//		  mesh_send_hello();
//		  HAL_GPIO_TogglePin(LED_GPIO_Port, GPIO_PIN_13);
//		  current_time = HAL_GetTick();
//	  }

	  lora_mode_receive_continuous(&myLoRa);
 80022f0:	4813      	ldr	r0, [pc, #76]	@ (8002340 <main+0x138>)
 80022f2:	f7fe fa9d 	bl	8000830 <lora_mode_receive_continuous>
	  len = lora_receive_packet_blocking(&myLoRa, rx_buf, sizeof(rx_buf), 2000, &err);
 80022f6:	4b1b      	ldr	r3, [pc, #108]	@ (8002364 <main+0x15c>)
 80022f8:	9300      	str	r3, [sp, #0]
 80022fa:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80022fe:	2220      	movs	r2, #32
 8002300:	4919      	ldr	r1, [pc, #100]	@ (8002368 <main+0x160>)
 8002302:	480f      	ldr	r0, [pc, #60]	@ (8002340 <main+0x138>)
 8002304:	f7fe fd8f 	bl	8000e26 <lora_receive_packet_blocking>
 8002308:	4603      	mov	r3, r0
 800230a:	461a      	mov	r2, r3
 800230c:	4b17      	ldr	r3, [pc, #92]	@ (800236c <main+0x164>)
 800230e:	701a      	strb	r2, [r3, #0]
	  if (len > 0 && err == LORA_OK)
 8002310:	4b16      	ldr	r3, [pc, #88]	@ (800236c <main+0x164>)
 8002312:	781b      	ldrb	r3, [r3, #0]
 8002314:	2b00      	cmp	r3, #0
 8002316:	d0e5      	beq.n	80022e4 <main+0xdc>
 8002318:	4b12      	ldr	r3, [pc, #72]	@ (8002364 <main+0x15c>)
 800231a:	781b      	ldrb	r3, [r3, #0]
 800231c:	2b00      	cmp	r3, #0
 800231e:	d1e1      	bne.n	80022e4 <main+0xdc>
	  {
		  HAL_GPIO_TogglePin(LED_GPIO_Port, GPIO_PIN_13);
 8002320:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002324:	4812      	ldr	r0, [pc, #72]	@ (8002370 <main+0x168>)
 8002326:	f000 fee0 	bl	80030ea <HAL_GPIO_TogglePin>
		  receive_packet_handler(rx_buf, sizeof(rx_buf));
 800232a:	2120      	movs	r1, #32
 800232c:	480e      	ldr	r0, [pc, #56]	@ (8002368 <main+0x160>)
 800232e:	f7ff fc01 	bl	8001b34 <receive_packet_handler>
  {
 8002332:	e7d7      	b.n	80022e4 <main+0xdc>
 8002334:	f3af 8000 	nop.w
 8002338:	36d61600 	.word	0x36d61600
 800233c:	00000000 	.word	0x00000000
 8002340:	20000420 	.word	0x20000420
 8002344:	40010c00 	.word	0x40010c00
 8002348:	40010800 	.word	0x40010800
 800234c:	20000380 	.word	0x20000380
 8002350:	2000044c 	.word	0x2000044c
 8002354:	08006b28 	.word	0x08006b28
 8002358:	08006b38 	.word	0x08006b38
 800235c:	08006b48 	.word	0x08006b48
 8002360:	55a9fa92 	.word	0x55a9fa92
 8002364:	20000470 	.word	0x20000470
 8002368:	20000450 	.word	0x20000450
 800236c:	2000044e 	.word	0x2000044e
 8002370:	40011000 	.word	0x40011000

08002374 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b090      	sub	sp, #64	@ 0x40
 8002378:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800237a:	f107 0318 	add.w	r3, r7, #24
 800237e:	2228      	movs	r2, #40	@ 0x28
 8002380:	2100      	movs	r1, #0
 8002382:	4618      	mov	r0, r3
 8002384:	f003 f84a 	bl	800541c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002388:	1d3b      	adds	r3, r7, #4
 800238a:	2200      	movs	r2, #0
 800238c:	601a      	str	r2, [r3, #0]
 800238e:	605a      	str	r2, [r3, #4]
 8002390:	609a      	str	r2, [r3, #8]
 8002392:	60da      	str	r2, [r3, #12]
 8002394:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002396:	2302      	movs	r3, #2
 8002398:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800239a:	2301      	movs	r3, #1
 800239c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800239e:	2310      	movs	r3, #16
 80023a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80023a2:	2300      	movs	r3, #0
 80023a4:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80023a6:	f107 0318 	add.w	r3, r7, #24
 80023aa:	4618      	mov	r0, r3
 80023ac:	f000 feb6 	bl	800311c <HAL_RCC_OscConfig>
 80023b0:	4603      	mov	r3, r0
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d001      	beq.n	80023ba <SystemClock_Config+0x46>
  {
    Error_Handler();
 80023b6:	f000 f907 	bl	80025c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80023ba:	230f      	movs	r3, #15
 80023bc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80023be:	2300      	movs	r3, #0
 80023c0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80023c2:	2300      	movs	r3, #0
 80023c4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80023c6:	2300      	movs	r3, #0
 80023c8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80023ca:	2300      	movs	r3, #0
 80023cc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80023ce:	1d3b      	adds	r3, r7, #4
 80023d0:	2100      	movs	r1, #0
 80023d2:	4618      	mov	r0, r3
 80023d4:	f001 f924 	bl	8003620 <HAL_RCC_ClockConfig>
 80023d8:	4603      	mov	r3, r0
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d001      	beq.n	80023e2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80023de:	f000 f8f3 	bl	80025c8 <Error_Handler>
  }
}
 80023e2:	bf00      	nop
 80023e4:	3740      	adds	r7, #64	@ 0x40
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}
	...

080023ec <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80023f0:	4b17      	ldr	r3, [pc, #92]	@ (8002450 <MX_SPI1_Init+0x64>)
 80023f2:	4a18      	ldr	r2, [pc, #96]	@ (8002454 <MX_SPI1_Init+0x68>)
 80023f4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80023f6:	4b16      	ldr	r3, [pc, #88]	@ (8002450 <MX_SPI1_Init+0x64>)
 80023f8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80023fc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80023fe:	4b14      	ldr	r3, [pc, #80]	@ (8002450 <MX_SPI1_Init+0x64>)
 8002400:	2200      	movs	r2, #0
 8002402:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002404:	4b12      	ldr	r3, [pc, #72]	@ (8002450 <MX_SPI1_Init+0x64>)
 8002406:	2200      	movs	r2, #0
 8002408:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800240a:	4b11      	ldr	r3, [pc, #68]	@ (8002450 <MX_SPI1_Init+0x64>)
 800240c:	2200      	movs	r2, #0
 800240e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002410:	4b0f      	ldr	r3, [pc, #60]	@ (8002450 <MX_SPI1_Init+0x64>)
 8002412:	2200      	movs	r2, #0
 8002414:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002416:	4b0e      	ldr	r3, [pc, #56]	@ (8002450 <MX_SPI1_Init+0x64>)
 8002418:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800241c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800241e:	4b0c      	ldr	r3, [pc, #48]	@ (8002450 <MX_SPI1_Init+0x64>)
 8002420:	2200      	movs	r2, #0
 8002422:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002424:	4b0a      	ldr	r3, [pc, #40]	@ (8002450 <MX_SPI1_Init+0x64>)
 8002426:	2200      	movs	r2, #0
 8002428:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800242a:	4b09      	ldr	r3, [pc, #36]	@ (8002450 <MX_SPI1_Init+0x64>)
 800242c:	2200      	movs	r2, #0
 800242e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002430:	4b07      	ldr	r3, [pc, #28]	@ (8002450 <MX_SPI1_Init+0x64>)
 8002432:	2200      	movs	r2, #0
 8002434:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002436:	4b06      	ldr	r3, [pc, #24]	@ (8002450 <MX_SPI1_Init+0x64>)
 8002438:	220a      	movs	r2, #10
 800243a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800243c:	4804      	ldr	r0, [pc, #16]	@ (8002450 <MX_SPI1_Init+0x64>)
 800243e:	f001 fa7d 	bl	800393c <HAL_SPI_Init>
 8002442:	4603      	mov	r3, r0
 8002444:	2b00      	cmp	r3, #0
 8002446:	d001      	beq.n	800244c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002448:	f000 f8be 	bl	80025c8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800244c:	bf00      	nop
 800244e:	bd80      	pop	{r7, pc}
 8002450:	20000380 	.word	0x20000380
 8002454:	40013000 	.word	0x40013000

08002458 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800245c:	4b11      	ldr	r3, [pc, #68]	@ (80024a4 <MX_USART1_UART_Init+0x4c>)
 800245e:	4a12      	ldr	r2, [pc, #72]	@ (80024a8 <MX_USART1_UART_Init+0x50>)
 8002460:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002462:	4b10      	ldr	r3, [pc, #64]	@ (80024a4 <MX_USART1_UART_Init+0x4c>)
 8002464:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002468:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800246a:	4b0e      	ldr	r3, [pc, #56]	@ (80024a4 <MX_USART1_UART_Init+0x4c>)
 800246c:	2200      	movs	r2, #0
 800246e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002470:	4b0c      	ldr	r3, [pc, #48]	@ (80024a4 <MX_USART1_UART_Init+0x4c>)
 8002472:	2200      	movs	r2, #0
 8002474:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002476:	4b0b      	ldr	r3, [pc, #44]	@ (80024a4 <MX_USART1_UART_Init+0x4c>)
 8002478:	2200      	movs	r2, #0
 800247a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800247c:	4b09      	ldr	r3, [pc, #36]	@ (80024a4 <MX_USART1_UART_Init+0x4c>)
 800247e:	220c      	movs	r2, #12
 8002480:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002482:	4b08      	ldr	r3, [pc, #32]	@ (80024a4 <MX_USART1_UART_Init+0x4c>)
 8002484:	2200      	movs	r2, #0
 8002486:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002488:	4b06      	ldr	r3, [pc, #24]	@ (80024a4 <MX_USART1_UART_Init+0x4c>)
 800248a:	2200      	movs	r2, #0
 800248c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800248e:	4805      	ldr	r0, [pc, #20]	@ (80024a4 <MX_USART1_UART_Init+0x4c>)
 8002490:	f002 fbdf 	bl	8004c52 <HAL_UART_Init>
 8002494:	4603      	mov	r3, r0
 8002496:	2b00      	cmp	r3, #0
 8002498:	d001      	beq.n	800249e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800249a:	f000 f895 	bl	80025c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800249e:	bf00      	nop
 80024a0:	bd80      	pop	{r7, pc}
 80024a2:	bf00      	nop
 80024a4:	200003d8 	.word	0x200003d8
 80024a8:	40013800 	.word	0x40013800

080024ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b088      	sub	sp, #32
 80024b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024b2:	f107 0310 	add.w	r3, r7, #16
 80024b6:	2200      	movs	r2, #0
 80024b8:	601a      	str	r2, [r3, #0]
 80024ba:	605a      	str	r2, [r3, #4]
 80024bc:	609a      	str	r2, [r3, #8]
 80024be:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80024c0:	4b3d      	ldr	r3, [pc, #244]	@ (80025b8 <MX_GPIO_Init+0x10c>)
 80024c2:	699b      	ldr	r3, [r3, #24]
 80024c4:	4a3c      	ldr	r2, [pc, #240]	@ (80025b8 <MX_GPIO_Init+0x10c>)
 80024c6:	f043 0310 	orr.w	r3, r3, #16
 80024ca:	6193      	str	r3, [r2, #24]
 80024cc:	4b3a      	ldr	r3, [pc, #232]	@ (80025b8 <MX_GPIO_Init+0x10c>)
 80024ce:	699b      	ldr	r3, [r3, #24]
 80024d0:	f003 0310 	and.w	r3, r3, #16
 80024d4:	60fb      	str	r3, [r7, #12]
 80024d6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80024d8:	4b37      	ldr	r3, [pc, #220]	@ (80025b8 <MX_GPIO_Init+0x10c>)
 80024da:	699b      	ldr	r3, [r3, #24]
 80024dc:	4a36      	ldr	r2, [pc, #216]	@ (80025b8 <MX_GPIO_Init+0x10c>)
 80024de:	f043 0320 	orr.w	r3, r3, #32
 80024e2:	6193      	str	r3, [r2, #24]
 80024e4:	4b34      	ldr	r3, [pc, #208]	@ (80025b8 <MX_GPIO_Init+0x10c>)
 80024e6:	699b      	ldr	r3, [r3, #24]
 80024e8:	f003 0320 	and.w	r3, r3, #32
 80024ec:	60bb      	str	r3, [r7, #8]
 80024ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80024f0:	4b31      	ldr	r3, [pc, #196]	@ (80025b8 <MX_GPIO_Init+0x10c>)
 80024f2:	699b      	ldr	r3, [r3, #24]
 80024f4:	4a30      	ldr	r2, [pc, #192]	@ (80025b8 <MX_GPIO_Init+0x10c>)
 80024f6:	f043 0304 	orr.w	r3, r3, #4
 80024fa:	6193      	str	r3, [r2, #24]
 80024fc:	4b2e      	ldr	r3, [pc, #184]	@ (80025b8 <MX_GPIO_Init+0x10c>)
 80024fe:	699b      	ldr	r3, [r3, #24]
 8002500:	f003 0304 	and.w	r3, r3, #4
 8002504:	607b      	str	r3, [r7, #4]
 8002506:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002508:	4b2b      	ldr	r3, [pc, #172]	@ (80025b8 <MX_GPIO_Init+0x10c>)
 800250a:	699b      	ldr	r3, [r3, #24]
 800250c:	4a2a      	ldr	r2, [pc, #168]	@ (80025b8 <MX_GPIO_Init+0x10c>)
 800250e:	f043 0308 	orr.w	r3, r3, #8
 8002512:	6193      	str	r3, [r2, #24]
 8002514:	4b28      	ldr	r3, [pc, #160]	@ (80025b8 <MX_GPIO_Init+0x10c>)
 8002516:	699b      	ldr	r3, [r3, #24]
 8002518:	f003 0308 	and.w	r3, r3, #8
 800251c:	603b      	str	r3, [r7, #0]
 800251e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8002520:	2200      	movs	r2, #0
 8002522:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002526:	4825      	ldr	r0, [pc, #148]	@ (80025bc <MX_GPIO_Init+0x110>)
 8002528:	f000 fdc7 	bl	80030ba <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 800252c:	2200      	movs	r2, #0
 800252e:	2110      	movs	r1, #16
 8002530:	4823      	ldr	r0, [pc, #140]	@ (80025c0 <MX_GPIO_Init+0x114>)
 8002532:	f000 fdc2 	bl	80030ba <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8002536:	2200      	movs	r2, #0
 8002538:	2102      	movs	r1, #2
 800253a:	4822      	ldr	r0, [pc, #136]	@ (80025c4 <MX_GPIO_Init+0x118>)
 800253c:	f000 fdbd 	bl	80030ba <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002540:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002544:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002546:	2301      	movs	r3, #1
 8002548:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800254a:	2300      	movs	r3, #0
 800254c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800254e:	2302      	movs	r3, #2
 8002550:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002552:	f107 0310 	add.w	r3, r7, #16
 8002556:	4619      	mov	r1, r3
 8002558:	4818      	ldr	r0, [pc, #96]	@ (80025bc <MX_GPIO_Init+0x110>)
 800255a:	f000 fc13 	bl	8002d84 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800255e:	2310      	movs	r3, #16
 8002560:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002562:	2301      	movs	r3, #1
 8002564:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002566:	2300      	movs	r3, #0
 8002568:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800256a:	2302      	movs	r3, #2
 800256c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800256e:	f107 0310 	add.w	r3, r7, #16
 8002572:	4619      	mov	r1, r3
 8002574:	4812      	ldr	r0, [pc, #72]	@ (80025c0 <MX_GPIO_Init+0x114>)
 8002576:	f000 fc05 	bl	8002d84 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800257a:	2301      	movs	r3, #1
 800257c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800257e:	2300      	movs	r3, #0
 8002580:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002582:	2300      	movs	r3, #0
 8002584:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002586:	f107 0310 	add.w	r3, r7, #16
 800258a:	4619      	mov	r1, r3
 800258c:	480d      	ldr	r0, [pc, #52]	@ (80025c4 <MX_GPIO_Init+0x118>)
 800258e:	f000 fbf9 	bl	8002d84 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002592:	2302      	movs	r3, #2
 8002594:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002596:	2301      	movs	r3, #1
 8002598:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800259a:	2300      	movs	r3, #0
 800259c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800259e:	2302      	movs	r3, #2
 80025a0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025a2:	f107 0310 	add.w	r3, r7, #16
 80025a6:	4619      	mov	r1, r3
 80025a8:	4806      	ldr	r0, [pc, #24]	@ (80025c4 <MX_GPIO_Init+0x118>)
 80025aa:	f000 fbeb 	bl	8002d84 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 80025ae:	bf00      	nop
 80025b0:	3720      	adds	r7, #32
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}
 80025b6:	bf00      	nop
 80025b8:	40021000 	.word	0x40021000
 80025bc:	40011000 	.word	0x40011000
 80025c0:	40010800 	.word	0x40010800
 80025c4:	40010c00 	.word	0x40010c00

080025c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80025c8:	b480      	push	{r7}
 80025ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80025cc:	b672      	cpsid	i
}
 80025ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80025d0:	bf00      	nop
 80025d2:	e7fd      	b.n	80025d0 <Error_Handler+0x8>

080025d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80025d4:	b480      	push	{r7}
 80025d6:	b085      	sub	sp, #20
 80025d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80025da:	4b15      	ldr	r3, [pc, #84]	@ (8002630 <HAL_MspInit+0x5c>)
 80025dc:	699b      	ldr	r3, [r3, #24]
 80025de:	4a14      	ldr	r2, [pc, #80]	@ (8002630 <HAL_MspInit+0x5c>)
 80025e0:	f043 0301 	orr.w	r3, r3, #1
 80025e4:	6193      	str	r3, [r2, #24]
 80025e6:	4b12      	ldr	r3, [pc, #72]	@ (8002630 <HAL_MspInit+0x5c>)
 80025e8:	699b      	ldr	r3, [r3, #24]
 80025ea:	f003 0301 	and.w	r3, r3, #1
 80025ee:	60bb      	str	r3, [r7, #8]
 80025f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80025f2:	4b0f      	ldr	r3, [pc, #60]	@ (8002630 <HAL_MspInit+0x5c>)
 80025f4:	69db      	ldr	r3, [r3, #28]
 80025f6:	4a0e      	ldr	r2, [pc, #56]	@ (8002630 <HAL_MspInit+0x5c>)
 80025f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80025fc:	61d3      	str	r3, [r2, #28]
 80025fe:	4b0c      	ldr	r3, [pc, #48]	@ (8002630 <HAL_MspInit+0x5c>)
 8002600:	69db      	ldr	r3, [r3, #28]
 8002602:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002606:	607b      	str	r3, [r7, #4]
 8002608:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800260a:	4b0a      	ldr	r3, [pc, #40]	@ (8002634 <HAL_MspInit+0x60>)
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	60fb      	str	r3, [r7, #12]
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002616:	60fb      	str	r3, [r7, #12]
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800261e:	60fb      	str	r3, [r7, #12]
 8002620:	4a04      	ldr	r2, [pc, #16]	@ (8002634 <HAL_MspInit+0x60>)
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002626:	bf00      	nop
 8002628:	3714      	adds	r7, #20
 800262a:	46bd      	mov	sp, r7
 800262c:	bc80      	pop	{r7}
 800262e:	4770      	bx	lr
 8002630:	40021000 	.word	0x40021000
 8002634:	40010000 	.word	0x40010000

08002638 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b088      	sub	sp, #32
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002640:	f107 0310 	add.w	r3, r7, #16
 8002644:	2200      	movs	r2, #0
 8002646:	601a      	str	r2, [r3, #0]
 8002648:	605a      	str	r2, [r3, #4]
 800264a:	609a      	str	r2, [r3, #8]
 800264c:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4a1b      	ldr	r2, [pc, #108]	@ (80026c0 <HAL_SPI_MspInit+0x88>)
 8002654:	4293      	cmp	r3, r2
 8002656:	d12f      	bne.n	80026b8 <HAL_SPI_MspInit+0x80>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002658:	4b1a      	ldr	r3, [pc, #104]	@ (80026c4 <HAL_SPI_MspInit+0x8c>)
 800265a:	699b      	ldr	r3, [r3, #24]
 800265c:	4a19      	ldr	r2, [pc, #100]	@ (80026c4 <HAL_SPI_MspInit+0x8c>)
 800265e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002662:	6193      	str	r3, [r2, #24]
 8002664:	4b17      	ldr	r3, [pc, #92]	@ (80026c4 <HAL_SPI_MspInit+0x8c>)
 8002666:	699b      	ldr	r3, [r3, #24]
 8002668:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800266c:	60fb      	str	r3, [r7, #12]
 800266e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002670:	4b14      	ldr	r3, [pc, #80]	@ (80026c4 <HAL_SPI_MspInit+0x8c>)
 8002672:	699b      	ldr	r3, [r3, #24]
 8002674:	4a13      	ldr	r2, [pc, #76]	@ (80026c4 <HAL_SPI_MspInit+0x8c>)
 8002676:	f043 0304 	orr.w	r3, r3, #4
 800267a:	6193      	str	r3, [r2, #24]
 800267c:	4b11      	ldr	r3, [pc, #68]	@ (80026c4 <HAL_SPI_MspInit+0x8c>)
 800267e:	699b      	ldr	r3, [r3, #24]
 8002680:	f003 0304 	and.w	r3, r3, #4
 8002684:	60bb      	str	r3, [r7, #8]
 8002686:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002688:	23a0      	movs	r3, #160	@ 0xa0
 800268a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800268c:	2302      	movs	r3, #2
 800268e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002690:	2303      	movs	r3, #3
 8002692:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002694:	f107 0310 	add.w	r3, r7, #16
 8002698:	4619      	mov	r1, r3
 800269a:	480b      	ldr	r0, [pc, #44]	@ (80026c8 <HAL_SPI_MspInit+0x90>)
 800269c:	f000 fb72 	bl	8002d84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80026a0:	2340      	movs	r3, #64	@ 0x40
 80026a2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80026a4:	2300      	movs	r3, #0
 80026a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026a8:	2300      	movs	r3, #0
 80026aa:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026ac:	f107 0310 	add.w	r3, r7, #16
 80026b0:	4619      	mov	r1, r3
 80026b2:	4805      	ldr	r0, [pc, #20]	@ (80026c8 <HAL_SPI_MspInit+0x90>)
 80026b4:	f000 fb66 	bl	8002d84 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80026b8:	bf00      	nop
 80026ba:	3720      	adds	r7, #32
 80026bc:	46bd      	mov	sp, r7
 80026be:	bd80      	pop	{r7, pc}
 80026c0:	40013000 	.word	0x40013000
 80026c4:	40021000 	.word	0x40021000
 80026c8:	40010800 	.word	0x40010800

080026cc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b088      	sub	sp, #32
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026d4:	f107 0310 	add.w	r3, r7, #16
 80026d8:	2200      	movs	r2, #0
 80026da:	601a      	str	r2, [r3, #0]
 80026dc:	605a      	str	r2, [r3, #4]
 80026de:	609a      	str	r2, [r3, #8]
 80026e0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4a1c      	ldr	r2, [pc, #112]	@ (8002758 <HAL_UART_MspInit+0x8c>)
 80026e8:	4293      	cmp	r3, r2
 80026ea:	d131      	bne.n	8002750 <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80026ec:	4b1b      	ldr	r3, [pc, #108]	@ (800275c <HAL_UART_MspInit+0x90>)
 80026ee:	699b      	ldr	r3, [r3, #24]
 80026f0:	4a1a      	ldr	r2, [pc, #104]	@ (800275c <HAL_UART_MspInit+0x90>)
 80026f2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80026f6:	6193      	str	r3, [r2, #24]
 80026f8:	4b18      	ldr	r3, [pc, #96]	@ (800275c <HAL_UART_MspInit+0x90>)
 80026fa:	699b      	ldr	r3, [r3, #24]
 80026fc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002700:	60fb      	str	r3, [r7, #12]
 8002702:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002704:	4b15      	ldr	r3, [pc, #84]	@ (800275c <HAL_UART_MspInit+0x90>)
 8002706:	699b      	ldr	r3, [r3, #24]
 8002708:	4a14      	ldr	r2, [pc, #80]	@ (800275c <HAL_UART_MspInit+0x90>)
 800270a:	f043 0304 	orr.w	r3, r3, #4
 800270e:	6193      	str	r3, [r2, #24]
 8002710:	4b12      	ldr	r3, [pc, #72]	@ (800275c <HAL_UART_MspInit+0x90>)
 8002712:	699b      	ldr	r3, [r3, #24]
 8002714:	f003 0304 	and.w	r3, r3, #4
 8002718:	60bb      	str	r3, [r7, #8]
 800271a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800271c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002720:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002722:	2302      	movs	r3, #2
 8002724:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002726:	2303      	movs	r3, #3
 8002728:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800272a:	f107 0310 	add.w	r3, r7, #16
 800272e:	4619      	mov	r1, r3
 8002730:	480b      	ldr	r0, [pc, #44]	@ (8002760 <HAL_UART_MspInit+0x94>)
 8002732:	f000 fb27 	bl	8002d84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002736:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800273a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800273c:	2300      	movs	r3, #0
 800273e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002740:	2300      	movs	r3, #0
 8002742:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002744:	f107 0310 	add.w	r3, r7, #16
 8002748:	4619      	mov	r1, r3
 800274a:	4805      	ldr	r0, [pc, #20]	@ (8002760 <HAL_UART_MspInit+0x94>)
 800274c:	f000 fb1a 	bl	8002d84 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8002750:	bf00      	nop
 8002752:	3720      	adds	r7, #32
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}
 8002758:	40013800 	.word	0x40013800
 800275c:	40021000 	.word	0x40021000
 8002760:	40010800 	.word	0x40010800

08002764 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002764:	b480      	push	{r7}
 8002766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002768:	bf00      	nop
 800276a:	e7fd      	b.n	8002768 <NMI_Handler+0x4>

0800276c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800276c:	b480      	push	{r7}
 800276e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002770:	bf00      	nop
 8002772:	e7fd      	b.n	8002770 <HardFault_Handler+0x4>

08002774 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002774:	b480      	push	{r7}
 8002776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002778:	bf00      	nop
 800277a:	e7fd      	b.n	8002778 <MemManage_Handler+0x4>

0800277c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800277c:	b480      	push	{r7}
 800277e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002780:	bf00      	nop
 8002782:	e7fd      	b.n	8002780 <BusFault_Handler+0x4>

08002784 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002784:	b480      	push	{r7}
 8002786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002788:	bf00      	nop
 800278a:	e7fd      	b.n	8002788 <UsageFault_Handler+0x4>

0800278c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800278c:	b480      	push	{r7}
 800278e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002790:	bf00      	nop
 8002792:	46bd      	mov	sp, r7
 8002794:	bc80      	pop	{r7}
 8002796:	4770      	bx	lr

08002798 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002798:	b480      	push	{r7}
 800279a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800279c:	bf00      	nop
 800279e:	46bd      	mov	sp, r7
 80027a0:	bc80      	pop	{r7}
 80027a2:	4770      	bx	lr

080027a4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80027a4:	b480      	push	{r7}
 80027a6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80027a8:	bf00      	nop
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bc80      	pop	{r7}
 80027ae:	4770      	bx	lr

080027b0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80027b4:	f000 f936 	bl	8002a24 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80027b8:	bf00      	nop
 80027ba:	bd80      	pop	{r7, pc}

080027bc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80027bc:	b480      	push	{r7}
 80027be:	af00      	add	r7, sp, #0
  return 1;
 80027c0:	2301      	movs	r3, #1
}
 80027c2:	4618      	mov	r0, r3
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bc80      	pop	{r7}
 80027c8:	4770      	bx	lr

080027ca <_kill>:

int _kill(int pid, int sig)
{
 80027ca:	b580      	push	{r7, lr}
 80027cc:	b082      	sub	sp, #8
 80027ce:	af00      	add	r7, sp, #0
 80027d0:	6078      	str	r0, [r7, #4]
 80027d2:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80027d4:	f002 fe70 	bl	80054b8 <__errno>
 80027d8:	4603      	mov	r3, r0
 80027da:	2216      	movs	r2, #22
 80027dc:	601a      	str	r2, [r3, #0]
  return -1;
 80027de:	f04f 33ff 	mov.w	r3, #4294967295
}
 80027e2:	4618      	mov	r0, r3
 80027e4:	3708      	adds	r7, #8
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}

080027ea <_exit>:

void _exit (int status)
{
 80027ea:	b580      	push	{r7, lr}
 80027ec:	b082      	sub	sp, #8
 80027ee:	af00      	add	r7, sp, #0
 80027f0:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80027f2:	f04f 31ff 	mov.w	r1, #4294967295
 80027f6:	6878      	ldr	r0, [r7, #4]
 80027f8:	f7ff ffe7 	bl	80027ca <_kill>
  while (1) {}    /* Make sure we hang here */
 80027fc:	bf00      	nop
 80027fe:	e7fd      	b.n	80027fc <_exit+0x12>

08002800 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b086      	sub	sp, #24
 8002804:	af00      	add	r7, sp, #0
 8002806:	60f8      	str	r0, [r7, #12]
 8002808:	60b9      	str	r1, [r7, #8]
 800280a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800280c:	2300      	movs	r3, #0
 800280e:	617b      	str	r3, [r7, #20]
 8002810:	e00a      	b.n	8002828 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002812:	f3af 8000 	nop.w
 8002816:	4601      	mov	r1, r0
 8002818:	68bb      	ldr	r3, [r7, #8]
 800281a:	1c5a      	adds	r2, r3, #1
 800281c:	60ba      	str	r2, [r7, #8]
 800281e:	b2ca      	uxtb	r2, r1
 8002820:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002822:	697b      	ldr	r3, [r7, #20]
 8002824:	3301      	adds	r3, #1
 8002826:	617b      	str	r3, [r7, #20]
 8002828:	697a      	ldr	r2, [r7, #20]
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	429a      	cmp	r2, r3
 800282e:	dbf0      	blt.n	8002812 <_read+0x12>
  }

  return len;
 8002830:	687b      	ldr	r3, [r7, #4]
}
 8002832:	4618      	mov	r0, r3
 8002834:	3718      	adds	r7, #24
 8002836:	46bd      	mov	sp, r7
 8002838:	bd80      	pop	{r7, pc}

0800283a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800283a:	b580      	push	{r7, lr}
 800283c:	b086      	sub	sp, #24
 800283e:	af00      	add	r7, sp, #0
 8002840:	60f8      	str	r0, [r7, #12]
 8002842:	60b9      	str	r1, [r7, #8]
 8002844:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002846:	2300      	movs	r3, #0
 8002848:	617b      	str	r3, [r7, #20]
 800284a:	e009      	b.n	8002860 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800284c:	68bb      	ldr	r3, [r7, #8]
 800284e:	1c5a      	adds	r2, r3, #1
 8002850:	60ba      	str	r2, [r7, #8]
 8002852:	781b      	ldrb	r3, [r3, #0]
 8002854:	4618      	mov	r0, r3
 8002856:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800285a:	697b      	ldr	r3, [r7, #20]
 800285c:	3301      	adds	r3, #1
 800285e:	617b      	str	r3, [r7, #20]
 8002860:	697a      	ldr	r2, [r7, #20]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	429a      	cmp	r2, r3
 8002866:	dbf1      	blt.n	800284c <_write+0x12>
  }
  return len;
 8002868:	687b      	ldr	r3, [r7, #4]
}
 800286a:	4618      	mov	r0, r3
 800286c:	3718      	adds	r7, #24
 800286e:	46bd      	mov	sp, r7
 8002870:	bd80      	pop	{r7, pc}

08002872 <_close>:

int _close(int file)
{
 8002872:	b480      	push	{r7}
 8002874:	b083      	sub	sp, #12
 8002876:	af00      	add	r7, sp, #0
 8002878:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800287a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800287e:	4618      	mov	r0, r3
 8002880:	370c      	adds	r7, #12
 8002882:	46bd      	mov	sp, r7
 8002884:	bc80      	pop	{r7}
 8002886:	4770      	bx	lr

08002888 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002888:	b480      	push	{r7}
 800288a:	b083      	sub	sp, #12
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
 8002890:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002898:	605a      	str	r2, [r3, #4]
  return 0;
 800289a:	2300      	movs	r3, #0
}
 800289c:	4618      	mov	r0, r3
 800289e:	370c      	adds	r7, #12
 80028a0:	46bd      	mov	sp, r7
 80028a2:	bc80      	pop	{r7}
 80028a4:	4770      	bx	lr

080028a6 <_isatty>:

int _isatty(int file)
{
 80028a6:	b480      	push	{r7}
 80028a8:	b083      	sub	sp, #12
 80028aa:	af00      	add	r7, sp, #0
 80028ac:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80028ae:	2301      	movs	r3, #1
}
 80028b0:	4618      	mov	r0, r3
 80028b2:	370c      	adds	r7, #12
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bc80      	pop	{r7}
 80028b8:	4770      	bx	lr

080028ba <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80028ba:	b480      	push	{r7}
 80028bc:	b085      	sub	sp, #20
 80028be:	af00      	add	r7, sp, #0
 80028c0:	60f8      	str	r0, [r7, #12]
 80028c2:	60b9      	str	r1, [r7, #8]
 80028c4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80028c6:	2300      	movs	r3, #0
}
 80028c8:	4618      	mov	r0, r3
 80028ca:	3714      	adds	r7, #20
 80028cc:	46bd      	mov	sp, r7
 80028ce:	bc80      	pop	{r7}
 80028d0:	4770      	bx	lr
	...

080028d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b086      	sub	sp, #24
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80028dc:	4a14      	ldr	r2, [pc, #80]	@ (8002930 <_sbrk+0x5c>)
 80028de:	4b15      	ldr	r3, [pc, #84]	@ (8002934 <_sbrk+0x60>)
 80028e0:	1ad3      	subs	r3, r2, r3
 80028e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80028e4:	697b      	ldr	r3, [r7, #20]
 80028e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80028e8:	4b13      	ldr	r3, [pc, #76]	@ (8002938 <_sbrk+0x64>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d102      	bne.n	80028f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80028f0:	4b11      	ldr	r3, [pc, #68]	@ (8002938 <_sbrk+0x64>)
 80028f2:	4a12      	ldr	r2, [pc, #72]	@ (800293c <_sbrk+0x68>)
 80028f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80028f6:	4b10      	ldr	r3, [pc, #64]	@ (8002938 <_sbrk+0x64>)
 80028f8:	681a      	ldr	r2, [r3, #0]
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	4413      	add	r3, r2
 80028fe:	693a      	ldr	r2, [r7, #16]
 8002900:	429a      	cmp	r2, r3
 8002902:	d207      	bcs.n	8002914 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002904:	f002 fdd8 	bl	80054b8 <__errno>
 8002908:	4603      	mov	r3, r0
 800290a:	220c      	movs	r2, #12
 800290c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800290e:	f04f 33ff 	mov.w	r3, #4294967295
 8002912:	e009      	b.n	8002928 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002914:	4b08      	ldr	r3, [pc, #32]	@ (8002938 <_sbrk+0x64>)
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800291a:	4b07      	ldr	r3, [pc, #28]	@ (8002938 <_sbrk+0x64>)
 800291c:	681a      	ldr	r2, [r3, #0]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	4413      	add	r3, r2
 8002922:	4a05      	ldr	r2, [pc, #20]	@ (8002938 <_sbrk+0x64>)
 8002924:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002926:	68fb      	ldr	r3, [r7, #12]
}
 8002928:	4618      	mov	r0, r3
 800292a:	3718      	adds	r7, #24
 800292c:	46bd      	mov	sp, r7
 800292e:	bd80      	pop	{r7, pc}
 8002930:	20005000 	.word	0x20005000
 8002934:	00000400 	.word	0x00000400
 8002938:	20000474 	.word	0x20000474
 800293c:	200005c8 	.word	0x200005c8

08002940 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002940:	b480      	push	{r7}
 8002942:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002944:	bf00      	nop
 8002946:	46bd      	mov	sp, r7
 8002948:	bc80      	pop	{r7}
 800294a:	4770      	bx	lr

0800294c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800294c:	f7ff fff8 	bl	8002940 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002950:	480b      	ldr	r0, [pc, #44]	@ (8002980 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002952:	490c      	ldr	r1, [pc, #48]	@ (8002984 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002954:	4a0c      	ldr	r2, [pc, #48]	@ (8002988 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002956:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002958:	e002      	b.n	8002960 <LoopCopyDataInit>

0800295a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800295a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800295c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800295e:	3304      	adds	r3, #4

08002960 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002960:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002962:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002964:	d3f9      	bcc.n	800295a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002966:	4a09      	ldr	r2, [pc, #36]	@ (800298c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002968:	4c09      	ldr	r4, [pc, #36]	@ (8002990 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800296a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800296c:	e001      	b.n	8002972 <LoopFillZerobss>

0800296e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800296e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002970:	3204      	adds	r2, #4

08002972 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002972:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002974:	d3fb      	bcc.n	800296e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002976:	f002 fda5 	bl	80054c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800297a:	f7ff fc45 	bl	8002208 <main>
  bx lr
 800297e:	4770      	bx	lr
  ldr r0, =_sdata
 8002980:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002984:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8002988:	08006c70 	.word	0x08006c70
  ldr r2, =_sbss
 800298c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8002990:	200005c8 	.word	0x200005c8

08002994 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002994:	e7fe      	b.n	8002994 <ADC1_2_IRQHandler>
	...

08002998 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800299c:	4b08      	ldr	r3, [pc, #32]	@ (80029c0 <HAL_Init+0x28>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4a07      	ldr	r2, [pc, #28]	@ (80029c0 <HAL_Init+0x28>)
 80029a2:	f043 0310 	orr.w	r3, r3, #16
 80029a6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80029a8:	2003      	movs	r0, #3
 80029aa:	f000 f92b 	bl	8002c04 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80029ae:	200f      	movs	r0, #15
 80029b0:	f000 f808 	bl	80029c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80029b4:	f7ff fe0e 	bl	80025d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80029b8:	2300      	movs	r3, #0
}
 80029ba:	4618      	mov	r0, r3
 80029bc:	bd80      	pop	{r7, pc}
 80029be:	bf00      	nop
 80029c0:	40022000 	.word	0x40022000

080029c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b082      	sub	sp, #8
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80029cc:	4b12      	ldr	r3, [pc, #72]	@ (8002a18 <HAL_InitTick+0x54>)
 80029ce:	681a      	ldr	r2, [r3, #0]
 80029d0:	4b12      	ldr	r3, [pc, #72]	@ (8002a1c <HAL_InitTick+0x58>)
 80029d2:	781b      	ldrb	r3, [r3, #0]
 80029d4:	4619      	mov	r1, r3
 80029d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80029da:	fbb3 f3f1 	udiv	r3, r3, r1
 80029de:	fbb2 f3f3 	udiv	r3, r2, r3
 80029e2:	4618      	mov	r0, r3
 80029e4:	f000 f935 	bl	8002c52 <HAL_SYSTICK_Config>
 80029e8:	4603      	mov	r3, r0
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d001      	beq.n	80029f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80029ee:	2301      	movs	r3, #1
 80029f0:	e00e      	b.n	8002a10 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2b0f      	cmp	r3, #15
 80029f6:	d80a      	bhi.n	8002a0e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80029f8:	2200      	movs	r2, #0
 80029fa:	6879      	ldr	r1, [r7, #4]
 80029fc:	f04f 30ff 	mov.w	r0, #4294967295
 8002a00:	f000 f90b 	bl	8002c1a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002a04:	4a06      	ldr	r2, [pc, #24]	@ (8002a20 <HAL_InitTick+0x5c>)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	e000      	b.n	8002a10 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002a0e:	2301      	movs	r3, #1
}
 8002a10:	4618      	mov	r0, r3
 8002a12:	3708      	adds	r7, #8
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bd80      	pop	{r7, pc}
 8002a18:	20000000 	.word	0x20000000
 8002a1c:	20000008 	.word	0x20000008
 8002a20:	20000004 	.word	0x20000004

08002a24 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a24:	b480      	push	{r7}
 8002a26:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a28:	4b05      	ldr	r3, [pc, #20]	@ (8002a40 <HAL_IncTick+0x1c>)
 8002a2a:	781b      	ldrb	r3, [r3, #0]
 8002a2c:	461a      	mov	r2, r3
 8002a2e:	4b05      	ldr	r3, [pc, #20]	@ (8002a44 <HAL_IncTick+0x20>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	4413      	add	r3, r2
 8002a34:	4a03      	ldr	r2, [pc, #12]	@ (8002a44 <HAL_IncTick+0x20>)
 8002a36:	6013      	str	r3, [r2, #0]
}
 8002a38:	bf00      	nop
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bc80      	pop	{r7}
 8002a3e:	4770      	bx	lr
 8002a40:	20000008 	.word	0x20000008
 8002a44:	20000478 	.word	0x20000478

08002a48 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	af00      	add	r7, sp, #0
  return uwTick;
 8002a4c:	4b02      	ldr	r3, [pc, #8]	@ (8002a58 <HAL_GetTick+0x10>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
}
 8002a50:	4618      	mov	r0, r3
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bc80      	pop	{r7}
 8002a56:	4770      	bx	lr
 8002a58:	20000478 	.word	0x20000478

08002a5c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b084      	sub	sp, #16
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a64:	f7ff fff0 	bl	8002a48 <HAL_GetTick>
 8002a68:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a74:	d005      	beq.n	8002a82 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a76:	4b0a      	ldr	r3, [pc, #40]	@ (8002aa0 <HAL_Delay+0x44>)
 8002a78:	781b      	ldrb	r3, [r3, #0]
 8002a7a:	461a      	mov	r2, r3
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	4413      	add	r3, r2
 8002a80:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002a82:	bf00      	nop
 8002a84:	f7ff ffe0 	bl	8002a48 <HAL_GetTick>
 8002a88:	4602      	mov	r2, r0
 8002a8a:	68bb      	ldr	r3, [r7, #8]
 8002a8c:	1ad3      	subs	r3, r2, r3
 8002a8e:	68fa      	ldr	r2, [r7, #12]
 8002a90:	429a      	cmp	r2, r3
 8002a92:	d8f7      	bhi.n	8002a84 <HAL_Delay+0x28>
  {
  }
}
 8002a94:	bf00      	nop
 8002a96:	bf00      	nop
 8002a98:	3710      	adds	r7, #16
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}
 8002a9e:	bf00      	nop
 8002aa0:	20000008 	.word	0x20000008

08002aa4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b085      	sub	sp, #20
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	f003 0307 	and.w	r3, r3, #7
 8002ab2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ab4:	4b0c      	ldr	r3, [pc, #48]	@ (8002ae8 <__NVIC_SetPriorityGrouping+0x44>)
 8002ab6:	68db      	ldr	r3, [r3, #12]
 8002ab8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002aba:	68ba      	ldr	r2, [r7, #8]
 8002abc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002ac0:	4013      	ands	r3, r2
 8002ac2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ac8:	68bb      	ldr	r3, [r7, #8]
 8002aca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002acc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002ad0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ad4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ad6:	4a04      	ldr	r2, [pc, #16]	@ (8002ae8 <__NVIC_SetPriorityGrouping+0x44>)
 8002ad8:	68bb      	ldr	r3, [r7, #8]
 8002ada:	60d3      	str	r3, [r2, #12]
}
 8002adc:	bf00      	nop
 8002ade:	3714      	adds	r7, #20
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	bc80      	pop	{r7}
 8002ae4:	4770      	bx	lr
 8002ae6:	bf00      	nop
 8002ae8:	e000ed00 	.word	0xe000ed00

08002aec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002aec:	b480      	push	{r7}
 8002aee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002af0:	4b04      	ldr	r3, [pc, #16]	@ (8002b04 <__NVIC_GetPriorityGrouping+0x18>)
 8002af2:	68db      	ldr	r3, [r3, #12]
 8002af4:	0a1b      	lsrs	r3, r3, #8
 8002af6:	f003 0307 	and.w	r3, r3, #7
}
 8002afa:	4618      	mov	r0, r3
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bc80      	pop	{r7}
 8002b00:	4770      	bx	lr
 8002b02:	bf00      	nop
 8002b04:	e000ed00 	.word	0xe000ed00

08002b08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	b083      	sub	sp, #12
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	4603      	mov	r3, r0
 8002b10:	6039      	str	r1, [r7, #0]
 8002b12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	db0a      	blt.n	8002b32 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	b2da      	uxtb	r2, r3
 8002b20:	490c      	ldr	r1, [pc, #48]	@ (8002b54 <__NVIC_SetPriority+0x4c>)
 8002b22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b26:	0112      	lsls	r2, r2, #4
 8002b28:	b2d2      	uxtb	r2, r2
 8002b2a:	440b      	add	r3, r1
 8002b2c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b30:	e00a      	b.n	8002b48 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	b2da      	uxtb	r2, r3
 8002b36:	4908      	ldr	r1, [pc, #32]	@ (8002b58 <__NVIC_SetPriority+0x50>)
 8002b38:	79fb      	ldrb	r3, [r7, #7]
 8002b3a:	f003 030f 	and.w	r3, r3, #15
 8002b3e:	3b04      	subs	r3, #4
 8002b40:	0112      	lsls	r2, r2, #4
 8002b42:	b2d2      	uxtb	r2, r2
 8002b44:	440b      	add	r3, r1
 8002b46:	761a      	strb	r2, [r3, #24]
}
 8002b48:	bf00      	nop
 8002b4a:	370c      	adds	r7, #12
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	bc80      	pop	{r7}
 8002b50:	4770      	bx	lr
 8002b52:	bf00      	nop
 8002b54:	e000e100 	.word	0xe000e100
 8002b58:	e000ed00 	.word	0xe000ed00

08002b5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	b089      	sub	sp, #36	@ 0x24
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	60f8      	str	r0, [r7, #12]
 8002b64:	60b9      	str	r1, [r7, #8]
 8002b66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	f003 0307 	and.w	r3, r3, #7
 8002b6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b70:	69fb      	ldr	r3, [r7, #28]
 8002b72:	f1c3 0307 	rsb	r3, r3, #7
 8002b76:	2b04      	cmp	r3, #4
 8002b78:	bf28      	it	cs
 8002b7a:	2304      	movcs	r3, #4
 8002b7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b7e:	69fb      	ldr	r3, [r7, #28]
 8002b80:	3304      	adds	r3, #4
 8002b82:	2b06      	cmp	r3, #6
 8002b84:	d902      	bls.n	8002b8c <NVIC_EncodePriority+0x30>
 8002b86:	69fb      	ldr	r3, [r7, #28]
 8002b88:	3b03      	subs	r3, #3
 8002b8a:	e000      	b.n	8002b8e <NVIC_EncodePriority+0x32>
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b90:	f04f 32ff 	mov.w	r2, #4294967295
 8002b94:	69bb      	ldr	r3, [r7, #24]
 8002b96:	fa02 f303 	lsl.w	r3, r2, r3
 8002b9a:	43da      	mvns	r2, r3
 8002b9c:	68bb      	ldr	r3, [r7, #8]
 8002b9e:	401a      	ands	r2, r3
 8002ba0:	697b      	ldr	r3, [r7, #20]
 8002ba2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ba4:	f04f 31ff 	mov.w	r1, #4294967295
 8002ba8:	697b      	ldr	r3, [r7, #20]
 8002baa:	fa01 f303 	lsl.w	r3, r1, r3
 8002bae:	43d9      	mvns	r1, r3
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bb4:	4313      	orrs	r3, r2
         );
}
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	3724      	adds	r7, #36	@ 0x24
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bc80      	pop	{r7}
 8002bbe:	4770      	bx	lr

08002bc0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b082      	sub	sp, #8
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	3b01      	subs	r3, #1
 8002bcc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002bd0:	d301      	bcc.n	8002bd6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	e00f      	b.n	8002bf6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002bd6:	4a0a      	ldr	r2, [pc, #40]	@ (8002c00 <SysTick_Config+0x40>)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	3b01      	subs	r3, #1
 8002bdc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002bde:	210f      	movs	r1, #15
 8002be0:	f04f 30ff 	mov.w	r0, #4294967295
 8002be4:	f7ff ff90 	bl	8002b08 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002be8:	4b05      	ldr	r3, [pc, #20]	@ (8002c00 <SysTick_Config+0x40>)
 8002bea:	2200      	movs	r2, #0
 8002bec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002bee:	4b04      	ldr	r3, [pc, #16]	@ (8002c00 <SysTick_Config+0x40>)
 8002bf0:	2207      	movs	r2, #7
 8002bf2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002bf4:	2300      	movs	r3, #0
}
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	3708      	adds	r7, #8
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}
 8002bfe:	bf00      	nop
 8002c00:	e000e010 	.word	0xe000e010

08002c04 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b082      	sub	sp, #8
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c0c:	6878      	ldr	r0, [r7, #4]
 8002c0e:	f7ff ff49 	bl	8002aa4 <__NVIC_SetPriorityGrouping>
}
 8002c12:	bf00      	nop
 8002c14:	3708      	adds	r7, #8
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}

08002c1a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c1a:	b580      	push	{r7, lr}
 8002c1c:	b086      	sub	sp, #24
 8002c1e:	af00      	add	r7, sp, #0
 8002c20:	4603      	mov	r3, r0
 8002c22:	60b9      	str	r1, [r7, #8]
 8002c24:	607a      	str	r2, [r7, #4]
 8002c26:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c28:	2300      	movs	r3, #0
 8002c2a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c2c:	f7ff ff5e 	bl	8002aec <__NVIC_GetPriorityGrouping>
 8002c30:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c32:	687a      	ldr	r2, [r7, #4]
 8002c34:	68b9      	ldr	r1, [r7, #8]
 8002c36:	6978      	ldr	r0, [r7, #20]
 8002c38:	f7ff ff90 	bl	8002b5c <NVIC_EncodePriority>
 8002c3c:	4602      	mov	r2, r0
 8002c3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c42:	4611      	mov	r1, r2
 8002c44:	4618      	mov	r0, r3
 8002c46:	f7ff ff5f 	bl	8002b08 <__NVIC_SetPriority>
}
 8002c4a:	bf00      	nop
 8002c4c:	3718      	adds	r7, #24
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bd80      	pop	{r7, pc}

08002c52 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c52:	b580      	push	{r7, lr}
 8002c54:	b082      	sub	sp, #8
 8002c56:	af00      	add	r7, sp, #0
 8002c58:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c5a:	6878      	ldr	r0, [r7, #4]
 8002c5c:	f7ff ffb0 	bl	8002bc0 <SysTick_Config>
 8002c60:	4603      	mov	r3, r0
}
 8002c62:	4618      	mov	r0, r3
 8002c64:	3708      	adds	r7, #8
 8002c66:	46bd      	mov	sp, r7
 8002c68:	bd80      	pop	{r7, pc}

08002c6a <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c6a:	b580      	push	{r7, lr}
 8002c6c:	b086      	sub	sp, #24
 8002c6e:	af00      	add	r7, sp, #0
 8002c70:	60f8      	str	r0, [r7, #12]
 8002c72:	60b9      	str	r1, [r7, #8]
 8002c74:	607a      	str	r2, [r7, #4]
 8002c76:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002c78:	2300      	movs	r3, #0
 8002c7a:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c82:	2b01      	cmp	r3, #1
 8002c84:	d101      	bne.n	8002c8a <HAL_DMA_Start_IT+0x20>
 8002c86:	2302      	movs	r3, #2
 8002c88:	e04b      	b.n	8002d22 <HAL_DMA_Start_IT+0xb8>
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	2201      	movs	r2, #1
 8002c8e:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002c98:	b2db      	uxtb	r3, r3
 8002c9a:	2b01      	cmp	r3, #1
 8002c9c:	d13a      	bne.n	8002d14 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	2202      	movs	r2, #2
 8002ca2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	2200      	movs	r2, #0
 8002caa:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	681a      	ldr	r2, [r3, #0]
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f022 0201 	bic.w	r2, r2, #1
 8002cba:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	687a      	ldr	r2, [r7, #4]
 8002cc0:	68b9      	ldr	r1, [r7, #8]
 8002cc2:	68f8      	ldr	r0, [r7, #12]
 8002cc4:	f000 f831 	bl	8002d2a <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d008      	beq.n	8002ce2 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	681a      	ldr	r2, [r3, #0]
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f042 020e 	orr.w	r2, r2, #14
 8002cde:	601a      	str	r2, [r3, #0]
 8002ce0:	e00f      	b.n	8002d02 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	681a      	ldr	r2, [r3, #0]
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f022 0204 	bic.w	r2, r2, #4
 8002cf0:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	681a      	ldr	r2, [r3, #0]
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f042 020a 	orr.w	r2, r2, #10
 8002d00:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	681a      	ldr	r2, [r3, #0]
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f042 0201 	orr.w	r2, r2, #1
 8002d10:	601a      	str	r2, [r3, #0]
 8002d12:	e005      	b.n	8002d20 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	2200      	movs	r2, #0
 8002d18:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002d1c:	2302      	movs	r3, #2
 8002d1e:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002d20:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d22:	4618      	mov	r0, r3
 8002d24:	3718      	adds	r7, #24
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}

08002d2a <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d2a:	b480      	push	{r7}
 8002d2c:	b085      	sub	sp, #20
 8002d2e:	af00      	add	r7, sp, #0
 8002d30:	60f8      	str	r0, [r7, #12]
 8002d32:	60b9      	str	r1, [r7, #8]
 8002d34:	607a      	str	r2, [r7, #4]
 8002d36:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d40:	2101      	movs	r1, #1
 8002d42:	fa01 f202 	lsl.w	r2, r1, r2
 8002d46:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	683a      	ldr	r2, [r7, #0]
 8002d4e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	2b10      	cmp	r3, #16
 8002d56:	d108      	bne.n	8002d6a <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	687a      	ldr	r2, [r7, #4]
 8002d5e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	68ba      	ldr	r2, [r7, #8]
 8002d66:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002d68:	e007      	b.n	8002d7a <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	68ba      	ldr	r2, [r7, #8]
 8002d70:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	687a      	ldr	r2, [r7, #4]
 8002d78:	60da      	str	r2, [r3, #12]
}
 8002d7a:	bf00      	nop
 8002d7c:	3714      	adds	r7, #20
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bc80      	pop	{r7}
 8002d82:	4770      	bx	lr

08002d84 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d84:	b480      	push	{r7}
 8002d86:	b08b      	sub	sp, #44	@ 0x2c
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
 8002d8c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002d8e:	2300      	movs	r3, #0
 8002d90:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002d92:	2300      	movs	r3, #0
 8002d94:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d96:	e169      	b.n	800306c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002d98:	2201      	movs	r2, #1
 8002d9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002da0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	69fa      	ldr	r2, [r7, #28]
 8002da8:	4013      	ands	r3, r2
 8002daa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002dac:	69ba      	ldr	r2, [r7, #24]
 8002dae:	69fb      	ldr	r3, [r7, #28]
 8002db0:	429a      	cmp	r2, r3
 8002db2:	f040 8158 	bne.w	8003066 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	685b      	ldr	r3, [r3, #4]
 8002dba:	4a9a      	ldr	r2, [pc, #616]	@ (8003024 <HAL_GPIO_Init+0x2a0>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d05e      	beq.n	8002e7e <HAL_GPIO_Init+0xfa>
 8002dc0:	4a98      	ldr	r2, [pc, #608]	@ (8003024 <HAL_GPIO_Init+0x2a0>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d875      	bhi.n	8002eb2 <HAL_GPIO_Init+0x12e>
 8002dc6:	4a98      	ldr	r2, [pc, #608]	@ (8003028 <HAL_GPIO_Init+0x2a4>)
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	d058      	beq.n	8002e7e <HAL_GPIO_Init+0xfa>
 8002dcc:	4a96      	ldr	r2, [pc, #600]	@ (8003028 <HAL_GPIO_Init+0x2a4>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d86f      	bhi.n	8002eb2 <HAL_GPIO_Init+0x12e>
 8002dd2:	4a96      	ldr	r2, [pc, #600]	@ (800302c <HAL_GPIO_Init+0x2a8>)
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	d052      	beq.n	8002e7e <HAL_GPIO_Init+0xfa>
 8002dd8:	4a94      	ldr	r2, [pc, #592]	@ (800302c <HAL_GPIO_Init+0x2a8>)
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d869      	bhi.n	8002eb2 <HAL_GPIO_Init+0x12e>
 8002dde:	4a94      	ldr	r2, [pc, #592]	@ (8003030 <HAL_GPIO_Init+0x2ac>)
 8002de0:	4293      	cmp	r3, r2
 8002de2:	d04c      	beq.n	8002e7e <HAL_GPIO_Init+0xfa>
 8002de4:	4a92      	ldr	r2, [pc, #584]	@ (8003030 <HAL_GPIO_Init+0x2ac>)
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d863      	bhi.n	8002eb2 <HAL_GPIO_Init+0x12e>
 8002dea:	4a92      	ldr	r2, [pc, #584]	@ (8003034 <HAL_GPIO_Init+0x2b0>)
 8002dec:	4293      	cmp	r3, r2
 8002dee:	d046      	beq.n	8002e7e <HAL_GPIO_Init+0xfa>
 8002df0:	4a90      	ldr	r2, [pc, #576]	@ (8003034 <HAL_GPIO_Init+0x2b0>)
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d85d      	bhi.n	8002eb2 <HAL_GPIO_Init+0x12e>
 8002df6:	2b12      	cmp	r3, #18
 8002df8:	d82a      	bhi.n	8002e50 <HAL_GPIO_Init+0xcc>
 8002dfa:	2b12      	cmp	r3, #18
 8002dfc:	d859      	bhi.n	8002eb2 <HAL_GPIO_Init+0x12e>
 8002dfe:	a201      	add	r2, pc, #4	@ (adr r2, 8002e04 <HAL_GPIO_Init+0x80>)
 8002e00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e04:	08002e7f 	.word	0x08002e7f
 8002e08:	08002e59 	.word	0x08002e59
 8002e0c:	08002e6b 	.word	0x08002e6b
 8002e10:	08002ead 	.word	0x08002ead
 8002e14:	08002eb3 	.word	0x08002eb3
 8002e18:	08002eb3 	.word	0x08002eb3
 8002e1c:	08002eb3 	.word	0x08002eb3
 8002e20:	08002eb3 	.word	0x08002eb3
 8002e24:	08002eb3 	.word	0x08002eb3
 8002e28:	08002eb3 	.word	0x08002eb3
 8002e2c:	08002eb3 	.word	0x08002eb3
 8002e30:	08002eb3 	.word	0x08002eb3
 8002e34:	08002eb3 	.word	0x08002eb3
 8002e38:	08002eb3 	.word	0x08002eb3
 8002e3c:	08002eb3 	.word	0x08002eb3
 8002e40:	08002eb3 	.word	0x08002eb3
 8002e44:	08002eb3 	.word	0x08002eb3
 8002e48:	08002e61 	.word	0x08002e61
 8002e4c:	08002e75 	.word	0x08002e75
 8002e50:	4a79      	ldr	r2, [pc, #484]	@ (8003038 <HAL_GPIO_Init+0x2b4>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d013      	beq.n	8002e7e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002e56:	e02c      	b.n	8002eb2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	68db      	ldr	r3, [r3, #12]
 8002e5c:	623b      	str	r3, [r7, #32]
          break;
 8002e5e:	e029      	b.n	8002eb4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	68db      	ldr	r3, [r3, #12]
 8002e64:	3304      	adds	r3, #4
 8002e66:	623b      	str	r3, [r7, #32]
          break;
 8002e68:	e024      	b.n	8002eb4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	68db      	ldr	r3, [r3, #12]
 8002e6e:	3308      	adds	r3, #8
 8002e70:	623b      	str	r3, [r7, #32]
          break;
 8002e72:	e01f      	b.n	8002eb4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	68db      	ldr	r3, [r3, #12]
 8002e78:	330c      	adds	r3, #12
 8002e7a:	623b      	str	r3, [r7, #32]
          break;
 8002e7c:	e01a      	b.n	8002eb4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	689b      	ldr	r3, [r3, #8]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d102      	bne.n	8002e8c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002e86:	2304      	movs	r3, #4
 8002e88:	623b      	str	r3, [r7, #32]
          break;
 8002e8a:	e013      	b.n	8002eb4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	689b      	ldr	r3, [r3, #8]
 8002e90:	2b01      	cmp	r3, #1
 8002e92:	d105      	bne.n	8002ea0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002e94:	2308      	movs	r3, #8
 8002e96:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	69fa      	ldr	r2, [r7, #28]
 8002e9c:	611a      	str	r2, [r3, #16]
          break;
 8002e9e:	e009      	b.n	8002eb4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002ea0:	2308      	movs	r3, #8
 8002ea2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	69fa      	ldr	r2, [r7, #28]
 8002ea8:	615a      	str	r2, [r3, #20]
          break;
 8002eaa:	e003      	b.n	8002eb4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002eac:	2300      	movs	r3, #0
 8002eae:	623b      	str	r3, [r7, #32]
          break;
 8002eb0:	e000      	b.n	8002eb4 <HAL_GPIO_Init+0x130>
          break;
 8002eb2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002eb4:	69bb      	ldr	r3, [r7, #24]
 8002eb6:	2bff      	cmp	r3, #255	@ 0xff
 8002eb8:	d801      	bhi.n	8002ebe <HAL_GPIO_Init+0x13a>
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	e001      	b.n	8002ec2 <HAL_GPIO_Init+0x13e>
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	3304      	adds	r3, #4
 8002ec2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002ec4:	69bb      	ldr	r3, [r7, #24]
 8002ec6:	2bff      	cmp	r3, #255	@ 0xff
 8002ec8:	d802      	bhi.n	8002ed0 <HAL_GPIO_Init+0x14c>
 8002eca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ecc:	009b      	lsls	r3, r3, #2
 8002ece:	e002      	b.n	8002ed6 <HAL_GPIO_Init+0x152>
 8002ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ed2:	3b08      	subs	r3, #8
 8002ed4:	009b      	lsls	r3, r3, #2
 8002ed6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002ed8:	697b      	ldr	r3, [r7, #20]
 8002eda:	681a      	ldr	r2, [r3, #0]
 8002edc:	210f      	movs	r1, #15
 8002ede:	693b      	ldr	r3, [r7, #16]
 8002ee0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ee4:	43db      	mvns	r3, r3
 8002ee6:	401a      	ands	r2, r3
 8002ee8:	6a39      	ldr	r1, [r7, #32]
 8002eea:	693b      	ldr	r3, [r7, #16]
 8002eec:	fa01 f303 	lsl.w	r3, r1, r3
 8002ef0:	431a      	orrs	r2, r3
 8002ef2:	697b      	ldr	r3, [r7, #20]
 8002ef4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	f000 80b1 	beq.w	8003066 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002f04:	4b4d      	ldr	r3, [pc, #308]	@ (800303c <HAL_GPIO_Init+0x2b8>)
 8002f06:	699b      	ldr	r3, [r3, #24]
 8002f08:	4a4c      	ldr	r2, [pc, #304]	@ (800303c <HAL_GPIO_Init+0x2b8>)
 8002f0a:	f043 0301 	orr.w	r3, r3, #1
 8002f0e:	6193      	str	r3, [r2, #24]
 8002f10:	4b4a      	ldr	r3, [pc, #296]	@ (800303c <HAL_GPIO_Init+0x2b8>)
 8002f12:	699b      	ldr	r3, [r3, #24]
 8002f14:	f003 0301 	and.w	r3, r3, #1
 8002f18:	60bb      	str	r3, [r7, #8]
 8002f1a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002f1c:	4a48      	ldr	r2, [pc, #288]	@ (8003040 <HAL_GPIO_Init+0x2bc>)
 8002f1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f20:	089b      	lsrs	r3, r3, #2
 8002f22:	3302      	adds	r3, #2
 8002f24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f28:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f2c:	f003 0303 	and.w	r3, r3, #3
 8002f30:	009b      	lsls	r3, r3, #2
 8002f32:	220f      	movs	r2, #15
 8002f34:	fa02 f303 	lsl.w	r3, r2, r3
 8002f38:	43db      	mvns	r3, r3
 8002f3a:	68fa      	ldr	r2, [r7, #12]
 8002f3c:	4013      	ands	r3, r2
 8002f3e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	4a40      	ldr	r2, [pc, #256]	@ (8003044 <HAL_GPIO_Init+0x2c0>)
 8002f44:	4293      	cmp	r3, r2
 8002f46:	d013      	beq.n	8002f70 <HAL_GPIO_Init+0x1ec>
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	4a3f      	ldr	r2, [pc, #252]	@ (8003048 <HAL_GPIO_Init+0x2c4>)
 8002f4c:	4293      	cmp	r3, r2
 8002f4e:	d00d      	beq.n	8002f6c <HAL_GPIO_Init+0x1e8>
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	4a3e      	ldr	r2, [pc, #248]	@ (800304c <HAL_GPIO_Init+0x2c8>)
 8002f54:	4293      	cmp	r3, r2
 8002f56:	d007      	beq.n	8002f68 <HAL_GPIO_Init+0x1e4>
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	4a3d      	ldr	r2, [pc, #244]	@ (8003050 <HAL_GPIO_Init+0x2cc>)
 8002f5c:	4293      	cmp	r3, r2
 8002f5e:	d101      	bne.n	8002f64 <HAL_GPIO_Init+0x1e0>
 8002f60:	2303      	movs	r3, #3
 8002f62:	e006      	b.n	8002f72 <HAL_GPIO_Init+0x1ee>
 8002f64:	2304      	movs	r3, #4
 8002f66:	e004      	b.n	8002f72 <HAL_GPIO_Init+0x1ee>
 8002f68:	2302      	movs	r3, #2
 8002f6a:	e002      	b.n	8002f72 <HAL_GPIO_Init+0x1ee>
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	e000      	b.n	8002f72 <HAL_GPIO_Init+0x1ee>
 8002f70:	2300      	movs	r3, #0
 8002f72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f74:	f002 0203 	and.w	r2, r2, #3
 8002f78:	0092      	lsls	r2, r2, #2
 8002f7a:	4093      	lsls	r3, r2
 8002f7c:	68fa      	ldr	r2, [r7, #12]
 8002f7e:	4313      	orrs	r3, r2
 8002f80:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002f82:	492f      	ldr	r1, [pc, #188]	@ (8003040 <HAL_GPIO_Init+0x2bc>)
 8002f84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f86:	089b      	lsrs	r3, r3, #2
 8002f88:	3302      	adds	r3, #2
 8002f8a:	68fa      	ldr	r2, [r7, #12]
 8002f8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	685b      	ldr	r3, [r3, #4]
 8002f94:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d006      	beq.n	8002faa <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002f9c:	4b2d      	ldr	r3, [pc, #180]	@ (8003054 <HAL_GPIO_Init+0x2d0>)
 8002f9e:	689a      	ldr	r2, [r3, #8]
 8002fa0:	492c      	ldr	r1, [pc, #176]	@ (8003054 <HAL_GPIO_Init+0x2d0>)
 8002fa2:	69bb      	ldr	r3, [r7, #24]
 8002fa4:	4313      	orrs	r3, r2
 8002fa6:	608b      	str	r3, [r1, #8]
 8002fa8:	e006      	b.n	8002fb8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002faa:	4b2a      	ldr	r3, [pc, #168]	@ (8003054 <HAL_GPIO_Init+0x2d0>)
 8002fac:	689a      	ldr	r2, [r3, #8]
 8002fae:	69bb      	ldr	r3, [r7, #24]
 8002fb0:	43db      	mvns	r3, r3
 8002fb2:	4928      	ldr	r1, [pc, #160]	@ (8003054 <HAL_GPIO_Init+0x2d0>)
 8002fb4:	4013      	ands	r3, r2
 8002fb6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d006      	beq.n	8002fd2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002fc4:	4b23      	ldr	r3, [pc, #140]	@ (8003054 <HAL_GPIO_Init+0x2d0>)
 8002fc6:	68da      	ldr	r2, [r3, #12]
 8002fc8:	4922      	ldr	r1, [pc, #136]	@ (8003054 <HAL_GPIO_Init+0x2d0>)
 8002fca:	69bb      	ldr	r3, [r7, #24]
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	60cb      	str	r3, [r1, #12]
 8002fd0:	e006      	b.n	8002fe0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002fd2:	4b20      	ldr	r3, [pc, #128]	@ (8003054 <HAL_GPIO_Init+0x2d0>)
 8002fd4:	68da      	ldr	r2, [r3, #12]
 8002fd6:	69bb      	ldr	r3, [r7, #24]
 8002fd8:	43db      	mvns	r3, r3
 8002fda:	491e      	ldr	r1, [pc, #120]	@ (8003054 <HAL_GPIO_Init+0x2d0>)
 8002fdc:	4013      	ands	r3, r2
 8002fde:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d006      	beq.n	8002ffa <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002fec:	4b19      	ldr	r3, [pc, #100]	@ (8003054 <HAL_GPIO_Init+0x2d0>)
 8002fee:	685a      	ldr	r2, [r3, #4]
 8002ff0:	4918      	ldr	r1, [pc, #96]	@ (8003054 <HAL_GPIO_Init+0x2d0>)
 8002ff2:	69bb      	ldr	r3, [r7, #24]
 8002ff4:	4313      	orrs	r3, r2
 8002ff6:	604b      	str	r3, [r1, #4]
 8002ff8:	e006      	b.n	8003008 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002ffa:	4b16      	ldr	r3, [pc, #88]	@ (8003054 <HAL_GPIO_Init+0x2d0>)
 8002ffc:	685a      	ldr	r2, [r3, #4]
 8002ffe:	69bb      	ldr	r3, [r7, #24]
 8003000:	43db      	mvns	r3, r3
 8003002:	4914      	ldr	r1, [pc, #80]	@ (8003054 <HAL_GPIO_Init+0x2d0>)
 8003004:	4013      	ands	r3, r2
 8003006:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003010:	2b00      	cmp	r3, #0
 8003012:	d021      	beq.n	8003058 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003014:	4b0f      	ldr	r3, [pc, #60]	@ (8003054 <HAL_GPIO_Init+0x2d0>)
 8003016:	681a      	ldr	r2, [r3, #0]
 8003018:	490e      	ldr	r1, [pc, #56]	@ (8003054 <HAL_GPIO_Init+0x2d0>)
 800301a:	69bb      	ldr	r3, [r7, #24]
 800301c:	4313      	orrs	r3, r2
 800301e:	600b      	str	r3, [r1, #0]
 8003020:	e021      	b.n	8003066 <HAL_GPIO_Init+0x2e2>
 8003022:	bf00      	nop
 8003024:	10320000 	.word	0x10320000
 8003028:	10310000 	.word	0x10310000
 800302c:	10220000 	.word	0x10220000
 8003030:	10210000 	.word	0x10210000
 8003034:	10120000 	.word	0x10120000
 8003038:	10110000 	.word	0x10110000
 800303c:	40021000 	.word	0x40021000
 8003040:	40010000 	.word	0x40010000
 8003044:	40010800 	.word	0x40010800
 8003048:	40010c00 	.word	0x40010c00
 800304c:	40011000 	.word	0x40011000
 8003050:	40011400 	.word	0x40011400
 8003054:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003058:	4b0b      	ldr	r3, [pc, #44]	@ (8003088 <HAL_GPIO_Init+0x304>)
 800305a:	681a      	ldr	r2, [r3, #0]
 800305c:	69bb      	ldr	r3, [r7, #24]
 800305e:	43db      	mvns	r3, r3
 8003060:	4909      	ldr	r1, [pc, #36]	@ (8003088 <HAL_GPIO_Init+0x304>)
 8003062:	4013      	ands	r3, r2
 8003064:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003068:	3301      	adds	r3, #1
 800306a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	681a      	ldr	r2, [r3, #0]
 8003070:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003072:	fa22 f303 	lsr.w	r3, r2, r3
 8003076:	2b00      	cmp	r3, #0
 8003078:	f47f ae8e 	bne.w	8002d98 <HAL_GPIO_Init+0x14>
  }
}
 800307c:	bf00      	nop
 800307e:	bf00      	nop
 8003080:	372c      	adds	r7, #44	@ 0x2c
 8003082:	46bd      	mov	sp, r7
 8003084:	bc80      	pop	{r7}
 8003086:	4770      	bx	lr
 8003088:	40010400 	.word	0x40010400

0800308c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800308c:	b480      	push	{r7}
 800308e:	b085      	sub	sp, #20
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
 8003094:	460b      	mov	r3, r1
 8003096:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	689a      	ldr	r2, [r3, #8]
 800309c:	887b      	ldrh	r3, [r7, #2]
 800309e:	4013      	ands	r3, r2
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d002      	beq.n	80030aa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80030a4:	2301      	movs	r3, #1
 80030a6:	73fb      	strb	r3, [r7, #15]
 80030a8:	e001      	b.n	80030ae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80030aa:	2300      	movs	r3, #0
 80030ac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80030ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80030b0:	4618      	mov	r0, r3
 80030b2:	3714      	adds	r7, #20
 80030b4:	46bd      	mov	sp, r7
 80030b6:	bc80      	pop	{r7}
 80030b8:	4770      	bx	lr

080030ba <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80030ba:	b480      	push	{r7}
 80030bc:	b083      	sub	sp, #12
 80030be:	af00      	add	r7, sp, #0
 80030c0:	6078      	str	r0, [r7, #4]
 80030c2:	460b      	mov	r3, r1
 80030c4:	807b      	strh	r3, [r7, #2]
 80030c6:	4613      	mov	r3, r2
 80030c8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80030ca:	787b      	ldrb	r3, [r7, #1]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d003      	beq.n	80030d8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80030d0:	887a      	ldrh	r2, [r7, #2]
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80030d6:	e003      	b.n	80030e0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80030d8:	887b      	ldrh	r3, [r7, #2]
 80030da:	041a      	lsls	r2, r3, #16
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	611a      	str	r2, [r3, #16]
}
 80030e0:	bf00      	nop
 80030e2:	370c      	adds	r7, #12
 80030e4:	46bd      	mov	sp, r7
 80030e6:	bc80      	pop	{r7}
 80030e8:	4770      	bx	lr

080030ea <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80030ea:	b480      	push	{r7}
 80030ec:	b085      	sub	sp, #20
 80030ee:	af00      	add	r7, sp, #0
 80030f0:	6078      	str	r0, [r7, #4]
 80030f2:	460b      	mov	r3, r1
 80030f4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	68db      	ldr	r3, [r3, #12]
 80030fa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80030fc:	887a      	ldrh	r2, [r7, #2]
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	4013      	ands	r3, r2
 8003102:	041a      	lsls	r2, r3, #16
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	43d9      	mvns	r1, r3
 8003108:	887b      	ldrh	r3, [r7, #2]
 800310a:	400b      	ands	r3, r1
 800310c:	431a      	orrs	r2, r3
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	611a      	str	r2, [r3, #16]
}
 8003112:	bf00      	nop
 8003114:	3714      	adds	r7, #20
 8003116:	46bd      	mov	sp, r7
 8003118:	bc80      	pop	{r7}
 800311a:	4770      	bx	lr

0800311c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b086      	sub	sp, #24
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2b00      	cmp	r3, #0
 8003128:	d101      	bne.n	800312e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800312a:	2301      	movs	r3, #1
 800312c:	e272      	b.n	8003614 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f003 0301 	and.w	r3, r3, #1
 8003136:	2b00      	cmp	r3, #0
 8003138:	f000 8087 	beq.w	800324a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800313c:	4b92      	ldr	r3, [pc, #584]	@ (8003388 <HAL_RCC_OscConfig+0x26c>)
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	f003 030c 	and.w	r3, r3, #12
 8003144:	2b04      	cmp	r3, #4
 8003146:	d00c      	beq.n	8003162 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003148:	4b8f      	ldr	r3, [pc, #572]	@ (8003388 <HAL_RCC_OscConfig+0x26c>)
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	f003 030c 	and.w	r3, r3, #12
 8003150:	2b08      	cmp	r3, #8
 8003152:	d112      	bne.n	800317a <HAL_RCC_OscConfig+0x5e>
 8003154:	4b8c      	ldr	r3, [pc, #560]	@ (8003388 <HAL_RCC_OscConfig+0x26c>)
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800315c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003160:	d10b      	bne.n	800317a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003162:	4b89      	ldr	r3, [pc, #548]	@ (8003388 <HAL_RCC_OscConfig+0x26c>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800316a:	2b00      	cmp	r3, #0
 800316c:	d06c      	beq.n	8003248 <HAL_RCC_OscConfig+0x12c>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	685b      	ldr	r3, [r3, #4]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d168      	bne.n	8003248 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003176:	2301      	movs	r3, #1
 8003178:	e24c      	b.n	8003614 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003182:	d106      	bne.n	8003192 <HAL_RCC_OscConfig+0x76>
 8003184:	4b80      	ldr	r3, [pc, #512]	@ (8003388 <HAL_RCC_OscConfig+0x26c>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a7f      	ldr	r2, [pc, #508]	@ (8003388 <HAL_RCC_OscConfig+0x26c>)
 800318a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800318e:	6013      	str	r3, [r2, #0]
 8003190:	e02e      	b.n	80031f0 <HAL_RCC_OscConfig+0xd4>
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	685b      	ldr	r3, [r3, #4]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d10c      	bne.n	80031b4 <HAL_RCC_OscConfig+0x98>
 800319a:	4b7b      	ldr	r3, [pc, #492]	@ (8003388 <HAL_RCC_OscConfig+0x26c>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4a7a      	ldr	r2, [pc, #488]	@ (8003388 <HAL_RCC_OscConfig+0x26c>)
 80031a0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031a4:	6013      	str	r3, [r2, #0]
 80031a6:	4b78      	ldr	r3, [pc, #480]	@ (8003388 <HAL_RCC_OscConfig+0x26c>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	4a77      	ldr	r2, [pc, #476]	@ (8003388 <HAL_RCC_OscConfig+0x26c>)
 80031ac:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80031b0:	6013      	str	r3, [r2, #0]
 80031b2:	e01d      	b.n	80031f0 <HAL_RCC_OscConfig+0xd4>
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80031bc:	d10c      	bne.n	80031d8 <HAL_RCC_OscConfig+0xbc>
 80031be:	4b72      	ldr	r3, [pc, #456]	@ (8003388 <HAL_RCC_OscConfig+0x26c>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4a71      	ldr	r2, [pc, #452]	@ (8003388 <HAL_RCC_OscConfig+0x26c>)
 80031c4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80031c8:	6013      	str	r3, [r2, #0]
 80031ca:	4b6f      	ldr	r3, [pc, #444]	@ (8003388 <HAL_RCC_OscConfig+0x26c>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	4a6e      	ldr	r2, [pc, #440]	@ (8003388 <HAL_RCC_OscConfig+0x26c>)
 80031d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031d4:	6013      	str	r3, [r2, #0]
 80031d6:	e00b      	b.n	80031f0 <HAL_RCC_OscConfig+0xd4>
 80031d8:	4b6b      	ldr	r3, [pc, #428]	@ (8003388 <HAL_RCC_OscConfig+0x26c>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	4a6a      	ldr	r2, [pc, #424]	@ (8003388 <HAL_RCC_OscConfig+0x26c>)
 80031de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031e2:	6013      	str	r3, [r2, #0]
 80031e4:	4b68      	ldr	r3, [pc, #416]	@ (8003388 <HAL_RCC_OscConfig+0x26c>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4a67      	ldr	r2, [pc, #412]	@ (8003388 <HAL_RCC_OscConfig+0x26c>)
 80031ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80031ee:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d013      	beq.n	8003220 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031f8:	f7ff fc26 	bl	8002a48 <HAL_GetTick>
 80031fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031fe:	e008      	b.n	8003212 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003200:	f7ff fc22 	bl	8002a48 <HAL_GetTick>
 8003204:	4602      	mov	r2, r0
 8003206:	693b      	ldr	r3, [r7, #16]
 8003208:	1ad3      	subs	r3, r2, r3
 800320a:	2b64      	cmp	r3, #100	@ 0x64
 800320c:	d901      	bls.n	8003212 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800320e:	2303      	movs	r3, #3
 8003210:	e200      	b.n	8003614 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003212:	4b5d      	ldr	r3, [pc, #372]	@ (8003388 <HAL_RCC_OscConfig+0x26c>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800321a:	2b00      	cmp	r3, #0
 800321c:	d0f0      	beq.n	8003200 <HAL_RCC_OscConfig+0xe4>
 800321e:	e014      	b.n	800324a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003220:	f7ff fc12 	bl	8002a48 <HAL_GetTick>
 8003224:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003226:	e008      	b.n	800323a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003228:	f7ff fc0e 	bl	8002a48 <HAL_GetTick>
 800322c:	4602      	mov	r2, r0
 800322e:	693b      	ldr	r3, [r7, #16]
 8003230:	1ad3      	subs	r3, r2, r3
 8003232:	2b64      	cmp	r3, #100	@ 0x64
 8003234:	d901      	bls.n	800323a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003236:	2303      	movs	r3, #3
 8003238:	e1ec      	b.n	8003614 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800323a:	4b53      	ldr	r3, [pc, #332]	@ (8003388 <HAL_RCC_OscConfig+0x26c>)
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003242:	2b00      	cmp	r3, #0
 8003244:	d1f0      	bne.n	8003228 <HAL_RCC_OscConfig+0x10c>
 8003246:	e000      	b.n	800324a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003248:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f003 0302 	and.w	r3, r3, #2
 8003252:	2b00      	cmp	r3, #0
 8003254:	d063      	beq.n	800331e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003256:	4b4c      	ldr	r3, [pc, #304]	@ (8003388 <HAL_RCC_OscConfig+0x26c>)
 8003258:	685b      	ldr	r3, [r3, #4]
 800325a:	f003 030c 	and.w	r3, r3, #12
 800325e:	2b00      	cmp	r3, #0
 8003260:	d00b      	beq.n	800327a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003262:	4b49      	ldr	r3, [pc, #292]	@ (8003388 <HAL_RCC_OscConfig+0x26c>)
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	f003 030c 	and.w	r3, r3, #12
 800326a:	2b08      	cmp	r3, #8
 800326c:	d11c      	bne.n	80032a8 <HAL_RCC_OscConfig+0x18c>
 800326e:	4b46      	ldr	r3, [pc, #280]	@ (8003388 <HAL_RCC_OscConfig+0x26c>)
 8003270:	685b      	ldr	r3, [r3, #4]
 8003272:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003276:	2b00      	cmp	r3, #0
 8003278:	d116      	bne.n	80032a8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800327a:	4b43      	ldr	r3, [pc, #268]	@ (8003388 <HAL_RCC_OscConfig+0x26c>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f003 0302 	and.w	r3, r3, #2
 8003282:	2b00      	cmp	r3, #0
 8003284:	d005      	beq.n	8003292 <HAL_RCC_OscConfig+0x176>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	691b      	ldr	r3, [r3, #16]
 800328a:	2b01      	cmp	r3, #1
 800328c:	d001      	beq.n	8003292 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800328e:	2301      	movs	r3, #1
 8003290:	e1c0      	b.n	8003614 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003292:	4b3d      	ldr	r3, [pc, #244]	@ (8003388 <HAL_RCC_OscConfig+0x26c>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	695b      	ldr	r3, [r3, #20]
 800329e:	00db      	lsls	r3, r3, #3
 80032a0:	4939      	ldr	r1, [pc, #228]	@ (8003388 <HAL_RCC_OscConfig+0x26c>)
 80032a2:	4313      	orrs	r3, r2
 80032a4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032a6:	e03a      	b.n	800331e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	691b      	ldr	r3, [r3, #16]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d020      	beq.n	80032f2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80032b0:	4b36      	ldr	r3, [pc, #216]	@ (800338c <HAL_RCC_OscConfig+0x270>)
 80032b2:	2201      	movs	r2, #1
 80032b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032b6:	f7ff fbc7 	bl	8002a48 <HAL_GetTick>
 80032ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032bc:	e008      	b.n	80032d0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032be:	f7ff fbc3 	bl	8002a48 <HAL_GetTick>
 80032c2:	4602      	mov	r2, r0
 80032c4:	693b      	ldr	r3, [r7, #16]
 80032c6:	1ad3      	subs	r3, r2, r3
 80032c8:	2b02      	cmp	r3, #2
 80032ca:	d901      	bls.n	80032d0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80032cc:	2303      	movs	r3, #3
 80032ce:	e1a1      	b.n	8003614 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032d0:	4b2d      	ldr	r3, [pc, #180]	@ (8003388 <HAL_RCC_OscConfig+0x26c>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f003 0302 	and.w	r3, r3, #2
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d0f0      	beq.n	80032be <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032dc:	4b2a      	ldr	r3, [pc, #168]	@ (8003388 <HAL_RCC_OscConfig+0x26c>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	695b      	ldr	r3, [r3, #20]
 80032e8:	00db      	lsls	r3, r3, #3
 80032ea:	4927      	ldr	r1, [pc, #156]	@ (8003388 <HAL_RCC_OscConfig+0x26c>)
 80032ec:	4313      	orrs	r3, r2
 80032ee:	600b      	str	r3, [r1, #0]
 80032f0:	e015      	b.n	800331e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80032f2:	4b26      	ldr	r3, [pc, #152]	@ (800338c <HAL_RCC_OscConfig+0x270>)
 80032f4:	2200      	movs	r2, #0
 80032f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032f8:	f7ff fba6 	bl	8002a48 <HAL_GetTick>
 80032fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032fe:	e008      	b.n	8003312 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003300:	f7ff fba2 	bl	8002a48 <HAL_GetTick>
 8003304:	4602      	mov	r2, r0
 8003306:	693b      	ldr	r3, [r7, #16]
 8003308:	1ad3      	subs	r3, r2, r3
 800330a:	2b02      	cmp	r3, #2
 800330c:	d901      	bls.n	8003312 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800330e:	2303      	movs	r3, #3
 8003310:	e180      	b.n	8003614 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003312:	4b1d      	ldr	r3, [pc, #116]	@ (8003388 <HAL_RCC_OscConfig+0x26c>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f003 0302 	and.w	r3, r3, #2
 800331a:	2b00      	cmp	r3, #0
 800331c:	d1f0      	bne.n	8003300 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f003 0308 	and.w	r3, r3, #8
 8003326:	2b00      	cmp	r3, #0
 8003328:	d03a      	beq.n	80033a0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	699b      	ldr	r3, [r3, #24]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d019      	beq.n	8003366 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003332:	4b17      	ldr	r3, [pc, #92]	@ (8003390 <HAL_RCC_OscConfig+0x274>)
 8003334:	2201      	movs	r2, #1
 8003336:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003338:	f7ff fb86 	bl	8002a48 <HAL_GetTick>
 800333c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800333e:	e008      	b.n	8003352 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003340:	f7ff fb82 	bl	8002a48 <HAL_GetTick>
 8003344:	4602      	mov	r2, r0
 8003346:	693b      	ldr	r3, [r7, #16]
 8003348:	1ad3      	subs	r3, r2, r3
 800334a:	2b02      	cmp	r3, #2
 800334c:	d901      	bls.n	8003352 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800334e:	2303      	movs	r3, #3
 8003350:	e160      	b.n	8003614 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003352:	4b0d      	ldr	r3, [pc, #52]	@ (8003388 <HAL_RCC_OscConfig+0x26c>)
 8003354:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003356:	f003 0302 	and.w	r3, r3, #2
 800335a:	2b00      	cmp	r3, #0
 800335c:	d0f0      	beq.n	8003340 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800335e:	2001      	movs	r0, #1
 8003360:	f000 face 	bl	8003900 <RCC_Delay>
 8003364:	e01c      	b.n	80033a0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003366:	4b0a      	ldr	r3, [pc, #40]	@ (8003390 <HAL_RCC_OscConfig+0x274>)
 8003368:	2200      	movs	r2, #0
 800336a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800336c:	f7ff fb6c 	bl	8002a48 <HAL_GetTick>
 8003370:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003372:	e00f      	b.n	8003394 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003374:	f7ff fb68 	bl	8002a48 <HAL_GetTick>
 8003378:	4602      	mov	r2, r0
 800337a:	693b      	ldr	r3, [r7, #16]
 800337c:	1ad3      	subs	r3, r2, r3
 800337e:	2b02      	cmp	r3, #2
 8003380:	d908      	bls.n	8003394 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003382:	2303      	movs	r3, #3
 8003384:	e146      	b.n	8003614 <HAL_RCC_OscConfig+0x4f8>
 8003386:	bf00      	nop
 8003388:	40021000 	.word	0x40021000
 800338c:	42420000 	.word	0x42420000
 8003390:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003394:	4b92      	ldr	r3, [pc, #584]	@ (80035e0 <HAL_RCC_OscConfig+0x4c4>)
 8003396:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003398:	f003 0302 	and.w	r3, r3, #2
 800339c:	2b00      	cmp	r3, #0
 800339e:	d1e9      	bne.n	8003374 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f003 0304 	and.w	r3, r3, #4
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	f000 80a6 	beq.w	80034fa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033ae:	2300      	movs	r3, #0
 80033b0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80033b2:	4b8b      	ldr	r3, [pc, #556]	@ (80035e0 <HAL_RCC_OscConfig+0x4c4>)
 80033b4:	69db      	ldr	r3, [r3, #28]
 80033b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d10d      	bne.n	80033da <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033be:	4b88      	ldr	r3, [pc, #544]	@ (80035e0 <HAL_RCC_OscConfig+0x4c4>)
 80033c0:	69db      	ldr	r3, [r3, #28]
 80033c2:	4a87      	ldr	r2, [pc, #540]	@ (80035e0 <HAL_RCC_OscConfig+0x4c4>)
 80033c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80033c8:	61d3      	str	r3, [r2, #28]
 80033ca:	4b85      	ldr	r3, [pc, #532]	@ (80035e0 <HAL_RCC_OscConfig+0x4c4>)
 80033cc:	69db      	ldr	r3, [r3, #28]
 80033ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033d2:	60bb      	str	r3, [r7, #8]
 80033d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033d6:	2301      	movs	r3, #1
 80033d8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033da:	4b82      	ldr	r3, [pc, #520]	@ (80035e4 <HAL_RCC_OscConfig+0x4c8>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d118      	bne.n	8003418 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80033e6:	4b7f      	ldr	r3, [pc, #508]	@ (80035e4 <HAL_RCC_OscConfig+0x4c8>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	4a7e      	ldr	r2, [pc, #504]	@ (80035e4 <HAL_RCC_OscConfig+0x4c8>)
 80033ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033f2:	f7ff fb29 	bl	8002a48 <HAL_GetTick>
 80033f6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033f8:	e008      	b.n	800340c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033fa:	f7ff fb25 	bl	8002a48 <HAL_GetTick>
 80033fe:	4602      	mov	r2, r0
 8003400:	693b      	ldr	r3, [r7, #16]
 8003402:	1ad3      	subs	r3, r2, r3
 8003404:	2b64      	cmp	r3, #100	@ 0x64
 8003406:	d901      	bls.n	800340c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003408:	2303      	movs	r3, #3
 800340a:	e103      	b.n	8003614 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800340c:	4b75      	ldr	r3, [pc, #468]	@ (80035e4 <HAL_RCC_OscConfig+0x4c8>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003414:	2b00      	cmp	r3, #0
 8003416:	d0f0      	beq.n	80033fa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	68db      	ldr	r3, [r3, #12]
 800341c:	2b01      	cmp	r3, #1
 800341e:	d106      	bne.n	800342e <HAL_RCC_OscConfig+0x312>
 8003420:	4b6f      	ldr	r3, [pc, #444]	@ (80035e0 <HAL_RCC_OscConfig+0x4c4>)
 8003422:	6a1b      	ldr	r3, [r3, #32]
 8003424:	4a6e      	ldr	r2, [pc, #440]	@ (80035e0 <HAL_RCC_OscConfig+0x4c4>)
 8003426:	f043 0301 	orr.w	r3, r3, #1
 800342a:	6213      	str	r3, [r2, #32]
 800342c:	e02d      	b.n	800348a <HAL_RCC_OscConfig+0x36e>
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	68db      	ldr	r3, [r3, #12]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d10c      	bne.n	8003450 <HAL_RCC_OscConfig+0x334>
 8003436:	4b6a      	ldr	r3, [pc, #424]	@ (80035e0 <HAL_RCC_OscConfig+0x4c4>)
 8003438:	6a1b      	ldr	r3, [r3, #32]
 800343a:	4a69      	ldr	r2, [pc, #420]	@ (80035e0 <HAL_RCC_OscConfig+0x4c4>)
 800343c:	f023 0301 	bic.w	r3, r3, #1
 8003440:	6213      	str	r3, [r2, #32]
 8003442:	4b67      	ldr	r3, [pc, #412]	@ (80035e0 <HAL_RCC_OscConfig+0x4c4>)
 8003444:	6a1b      	ldr	r3, [r3, #32]
 8003446:	4a66      	ldr	r2, [pc, #408]	@ (80035e0 <HAL_RCC_OscConfig+0x4c4>)
 8003448:	f023 0304 	bic.w	r3, r3, #4
 800344c:	6213      	str	r3, [r2, #32]
 800344e:	e01c      	b.n	800348a <HAL_RCC_OscConfig+0x36e>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	68db      	ldr	r3, [r3, #12]
 8003454:	2b05      	cmp	r3, #5
 8003456:	d10c      	bne.n	8003472 <HAL_RCC_OscConfig+0x356>
 8003458:	4b61      	ldr	r3, [pc, #388]	@ (80035e0 <HAL_RCC_OscConfig+0x4c4>)
 800345a:	6a1b      	ldr	r3, [r3, #32]
 800345c:	4a60      	ldr	r2, [pc, #384]	@ (80035e0 <HAL_RCC_OscConfig+0x4c4>)
 800345e:	f043 0304 	orr.w	r3, r3, #4
 8003462:	6213      	str	r3, [r2, #32]
 8003464:	4b5e      	ldr	r3, [pc, #376]	@ (80035e0 <HAL_RCC_OscConfig+0x4c4>)
 8003466:	6a1b      	ldr	r3, [r3, #32]
 8003468:	4a5d      	ldr	r2, [pc, #372]	@ (80035e0 <HAL_RCC_OscConfig+0x4c4>)
 800346a:	f043 0301 	orr.w	r3, r3, #1
 800346e:	6213      	str	r3, [r2, #32]
 8003470:	e00b      	b.n	800348a <HAL_RCC_OscConfig+0x36e>
 8003472:	4b5b      	ldr	r3, [pc, #364]	@ (80035e0 <HAL_RCC_OscConfig+0x4c4>)
 8003474:	6a1b      	ldr	r3, [r3, #32]
 8003476:	4a5a      	ldr	r2, [pc, #360]	@ (80035e0 <HAL_RCC_OscConfig+0x4c4>)
 8003478:	f023 0301 	bic.w	r3, r3, #1
 800347c:	6213      	str	r3, [r2, #32]
 800347e:	4b58      	ldr	r3, [pc, #352]	@ (80035e0 <HAL_RCC_OscConfig+0x4c4>)
 8003480:	6a1b      	ldr	r3, [r3, #32]
 8003482:	4a57      	ldr	r2, [pc, #348]	@ (80035e0 <HAL_RCC_OscConfig+0x4c4>)
 8003484:	f023 0304 	bic.w	r3, r3, #4
 8003488:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	68db      	ldr	r3, [r3, #12]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d015      	beq.n	80034be <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003492:	f7ff fad9 	bl	8002a48 <HAL_GetTick>
 8003496:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003498:	e00a      	b.n	80034b0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800349a:	f7ff fad5 	bl	8002a48 <HAL_GetTick>
 800349e:	4602      	mov	r2, r0
 80034a0:	693b      	ldr	r3, [r7, #16]
 80034a2:	1ad3      	subs	r3, r2, r3
 80034a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d901      	bls.n	80034b0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80034ac:	2303      	movs	r3, #3
 80034ae:	e0b1      	b.n	8003614 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034b0:	4b4b      	ldr	r3, [pc, #300]	@ (80035e0 <HAL_RCC_OscConfig+0x4c4>)
 80034b2:	6a1b      	ldr	r3, [r3, #32]
 80034b4:	f003 0302 	and.w	r3, r3, #2
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d0ee      	beq.n	800349a <HAL_RCC_OscConfig+0x37e>
 80034bc:	e014      	b.n	80034e8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034be:	f7ff fac3 	bl	8002a48 <HAL_GetTick>
 80034c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034c4:	e00a      	b.n	80034dc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034c6:	f7ff fabf 	bl	8002a48 <HAL_GetTick>
 80034ca:	4602      	mov	r2, r0
 80034cc:	693b      	ldr	r3, [r7, #16]
 80034ce:	1ad3      	subs	r3, r2, r3
 80034d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d901      	bls.n	80034dc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80034d8:	2303      	movs	r3, #3
 80034da:	e09b      	b.n	8003614 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034dc:	4b40      	ldr	r3, [pc, #256]	@ (80035e0 <HAL_RCC_OscConfig+0x4c4>)
 80034de:	6a1b      	ldr	r3, [r3, #32]
 80034e0:	f003 0302 	and.w	r3, r3, #2
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d1ee      	bne.n	80034c6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80034e8:	7dfb      	ldrb	r3, [r7, #23]
 80034ea:	2b01      	cmp	r3, #1
 80034ec:	d105      	bne.n	80034fa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034ee:	4b3c      	ldr	r3, [pc, #240]	@ (80035e0 <HAL_RCC_OscConfig+0x4c4>)
 80034f0:	69db      	ldr	r3, [r3, #28]
 80034f2:	4a3b      	ldr	r2, [pc, #236]	@ (80035e0 <HAL_RCC_OscConfig+0x4c4>)
 80034f4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80034f8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	69db      	ldr	r3, [r3, #28]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	f000 8087 	beq.w	8003612 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003504:	4b36      	ldr	r3, [pc, #216]	@ (80035e0 <HAL_RCC_OscConfig+0x4c4>)
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	f003 030c 	and.w	r3, r3, #12
 800350c:	2b08      	cmp	r3, #8
 800350e:	d061      	beq.n	80035d4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	69db      	ldr	r3, [r3, #28]
 8003514:	2b02      	cmp	r3, #2
 8003516:	d146      	bne.n	80035a6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003518:	4b33      	ldr	r3, [pc, #204]	@ (80035e8 <HAL_RCC_OscConfig+0x4cc>)
 800351a:	2200      	movs	r2, #0
 800351c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800351e:	f7ff fa93 	bl	8002a48 <HAL_GetTick>
 8003522:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003524:	e008      	b.n	8003538 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003526:	f7ff fa8f 	bl	8002a48 <HAL_GetTick>
 800352a:	4602      	mov	r2, r0
 800352c:	693b      	ldr	r3, [r7, #16]
 800352e:	1ad3      	subs	r3, r2, r3
 8003530:	2b02      	cmp	r3, #2
 8003532:	d901      	bls.n	8003538 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003534:	2303      	movs	r3, #3
 8003536:	e06d      	b.n	8003614 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003538:	4b29      	ldr	r3, [pc, #164]	@ (80035e0 <HAL_RCC_OscConfig+0x4c4>)
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003540:	2b00      	cmp	r3, #0
 8003542:	d1f0      	bne.n	8003526 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6a1b      	ldr	r3, [r3, #32]
 8003548:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800354c:	d108      	bne.n	8003560 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800354e:	4b24      	ldr	r3, [pc, #144]	@ (80035e0 <HAL_RCC_OscConfig+0x4c4>)
 8003550:	685b      	ldr	r3, [r3, #4]
 8003552:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	689b      	ldr	r3, [r3, #8]
 800355a:	4921      	ldr	r1, [pc, #132]	@ (80035e0 <HAL_RCC_OscConfig+0x4c4>)
 800355c:	4313      	orrs	r3, r2
 800355e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003560:	4b1f      	ldr	r3, [pc, #124]	@ (80035e0 <HAL_RCC_OscConfig+0x4c4>)
 8003562:	685b      	ldr	r3, [r3, #4]
 8003564:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6a19      	ldr	r1, [r3, #32]
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003570:	430b      	orrs	r3, r1
 8003572:	491b      	ldr	r1, [pc, #108]	@ (80035e0 <HAL_RCC_OscConfig+0x4c4>)
 8003574:	4313      	orrs	r3, r2
 8003576:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003578:	4b1b      	ldr	r3, [pc, #108]	@ (80035e8 <HAL_RCC_OscConfig+0x4cc>)
 800357a:	2201      	movs	r2, #1
 800357c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800357e:	f7ff fa63 	bl	8002a48 <HAL_GetTick>
 8003582:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003584:	e008      	b.n	8003598 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003586:	f7ff fa5f 	bl	8002a48 <HAL_GetTick>
 800358a:	4602      	mov	r2, r0
 800358c:	693b      	ldr	r3, [r7, #16]
 800358e:	1ad3      	subs	r3, r2, r3
 8003590:	2b02      	cmp	r3, #2
 8003592:	d901      	bls.n	8003598 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003594:	2303      	movs	r3, #3
 8003596:	e03d      	b.n	8003614 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003598:	4b11      	ldr	r3, [pc, #68]	@ (80035e0 <HAL_RCC_OscConfig+0x4c4>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d0f0      	beq.n	8003586 <HAL_RCC_OscConfig+0x46a>
 80035a4:	e035      	b.n	8003612 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035a6:	4b10      	ldr	r3, [pc, #64]	@ (80035e8 <HAL_RCC_OscConfig+0x4cc>)
 80035a8:	2200      	movs	r2, #0
 80035aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035ac:	f7ff fa4c 	bl	8002a48 <HAL_GetTick>
 80035b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80035b2:	e008      	b.n	80035c6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035b4:	f7ff fa48 	bl	8002a48 <HAL_GetTick>
 80035b8:	4602      	mov	r2, r0
 80035ba:	693b      	ldr	r3, [r7, #16]
 80035bc:	1ad3      	subs	r3, r2, r3
 80035be:	2b02      	cmp	r3, #2
 80035c0:	d901      	bls.n	80035c6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80035c2:	2303      	movs	r3, #3
 80035c4:	e026      	b.n	8003614 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80035c6:	4b06      	ldr	r3, [pc, #24]	@ (80035e0 <HAL_RCC_OscConfig+0x4c4>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d1f0      	bne.n	80035b4 <HAL_RCC_OscConfig+0x498>
 80035d2:	e01e      	b.n	8003612 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	69db      	ldr	r3, [r3, #28]
 80035d8:	2b01      	cmp	r3, #1
 80035da:	d107      	bne.n	80035ec <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80035dc:	2301      	movs	r3, #1
 80035de:	e019      	b.n	8003614 <HAL_RCC_OscConfig+0x4f8>
 80035e0:	40021000 	.word	0x40021000
 80035e4:	40007000 	.word	0x40007000
 80035e8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80035ec:	4b0b      	ldr	r3, [pc, #44]	@ (800361c <HAL_RCC_OscConfig+0x500>)
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6a1b      	ldr	r3, [r3, #32]
 80035fc:	429a      	cmp	r2, r3
 80035fe:	d106      	bne.n	800360e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800360a:	429a      	cmp	r2, r3
 800360c:	d001      	beq.n	8003612 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800360e:	2301      	movs	r3, #1
 8003610:	e000      	b.n	8003614 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003612:	2300      	movs	r3, #0
}
 8003614:	4618      	mov	r0, r3
 8003616:	3718      	adds	r7, #24
 8003618:	46bd      	mov	sp, r7
 800361a:	bd80      	pop	{r7, pc}
 800361c:	40021000 	.word	0x40021000

08003620 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b084      	sub	sp, #16
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
 8003628:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d101      	bne.n	8003634 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003630:	2301      	movs	r3, #1
 8003632:	e0d0      	b.n	80037d6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003634:	4b6a      	ldr	r3, [pc, #424]	@ (80037e0 <HAL_RCC_ClockConfig+0x1c0>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f003 0307 	and.w	r3, r3, #7
 800363c:	683a      	ldr	r2, [r7, #0]
 800363e:	429a      	cmp	r2, r3
 8003640:	d910      	bls.n	8003664 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003642:	4b67      	ldr	r3, [pc, #412]	@ (80037e0 <HAL_RCC_ClockConfig+0x1c0>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f023 0207 	bic.w	r2, r3, #7
 800364a:	4965      	ldr	r1, [pc, #404]	@ (80037e0 <HAL_RCC_ClockConfig+0x1c0>)
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	4313      	orrs	r3, r2
 8003650:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003652:	4b63      	ldr	r3, [pc, #396]	@ (80037e0 <HAL_RCC_ClockConfig+0x1c0>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f003 0307 	and.w	r3, r3, #7
 800365a:	683a      	ldr	r2, [r7, #0]
 800365c:	429a      	cmp	r2, r3
 800365e:	d001      	beq.n	8003664 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003660:	2301      	movs	r3, #1
 8003662:	e0b8      	b.n	80037d6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f003 0302 	and.w	r3, r3, #2
 800366c:	2b00      	cmp	r3, #0
 800366e:	d020      	beq.n	80036b2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f003 0304 	and.w	r3, r3, #4
 8003678:	2b00      	cmp	r3, #0
 800367a:	d005      	beq.n	8003688 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800367c:	4b59      	ldr	r3, [pc, #356]	@ (80037e4 <HAL_RCC_ClockConfig+0x1c4>)
 800367e:	685b      	ldr	r3, [r3, #4]
 8003680:	4a58      	ldr	r2, [pc, #352]	@ (80037e4 <HAL_RCC_ClockConfig+0x1c4>)
 8003682:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003686:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f003 0308 	and.w	r3, r3, #8
 8003690:	2b00      	cmp	r3, #0
 8003692:	d005      	beq.n	80036a0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003694:	4b53      	ldr	r3, [pc, #332]	@ (80037e4 <HAL_RCC_ClockConfig+0x1c4>)
 8003696:	685b      	ldr	r3, [r3, #4]
 8003698:	4a52      	ldr	r2, [pc, #328]	@ (80037e4 <HAL_RCC_ClockConfig+0x1c4>)
 800369a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800369e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80036a0:	4b50      	ldr	r3, [pc, #320]	@ (80037e4 <HAL_RCC_ClockConfig+0x1c4>)
 80036a2:	685b      	ldr	r3, [r3, #4]
 80036a4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	689b      	ldr	r3, [r3, #8]
 80036ac:	494d      	ldr	r1, [pc, #308]	@ (80037e4 <HAL_RCC_ClockConfig+0x1c4>)
 80036ae:	4313      	orrs	r3, r2
 80036b0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f003 0301 	and.w	r3, r3, #1
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d040      	beq.n	8003740 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	2b01      	cmp	r3, #1
 80036c4:	d107      	bne.n	80036d6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036c6:	4b47      	ldr	r3, [pc, #284]	@ (80037e4 <HAL_RCC_ClockConfig+0x1c4>)
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d115      	bne.n	80036fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036d2:	2301      	movs	r3, #1
 80036d4:	e07f      	b.n	80037d6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	685b      	ldr	r3, [r3, #4]
 80036da:	2b02      	cmp	r3, #2
 80036dc:	d107      	bne.n	80036ee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036de:	4b41      	ldr	r3, [pc, #260]	@ (80037e4 <HAL_RCC_ClockConfig+0x1c4>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d109      	bne.n	80036fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036ea:	2301      	movs	r3, #1
 80036ec:	e073      	b.n	80037d6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036ee:	4b3d      	ldr	r3, [pc, #244]	@ (80037e4 <HAL_RCC_ClockConfig+0x1c4>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f003 0302 	and.w	r3, r3, #2
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d101      	bne.n	80036fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036fa:	2301      	movs	r3, #1
 80036fc:	e06b      	b.n	80037d6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80036fe:	4b39      	ldr	r3, [pc, #228]	@ (80037e4 <HAL_RCC_ClockConfig+0x1c4>)
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	f023 0203 	bic.w	r2, r3, #3
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	4936      	ldr	r1, [pc, #216]	@ (80037e4 <HAL_RCC_ClockConfig+0x1c4>)
 800370c:	4313      	orrs	r3, r2
 800370e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003710:	f7ff f99a 	bl	8002a48 <HAL_GetTick>
 8003714:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003716:	e00a      	b.n	800372e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003718:	f7ff f996 	bl	8002a48 <HAL_GetTick>
 800371c:	4602      	mov	r2, r0
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	1ad3      	subs	r3, r2, r3
 8003722:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003726:	4293      	cmp	r3, r2
 8003728:	d901      	bls.n	800372e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800372a:	2303      	movs	r3, #3
 800372c:	e053      	b.n	80037d6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800372e:	4b2d      	ldr	r3, [pc, #180]	@ (80037e4 <HAL_RCC_ClockConfig+0x1c4>)
 8003730:	685b      	ldr	r3, [r3, #4]
 8003732:	f003 020c 	and.w	r2, r3, #12
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	685b      	ldr	r3, [r3, #4]
 800373a:	009b      	lsls	r3, r3, #2
 800373c:	429a      	cmp	r2, r3
 800373e:	d1eb      	bne.n	8003718 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003740:	4b27      	ldr	r3, [pc, #156]	@ (80037e0 <HAL_RCC_ClockConfig+0x1c0>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f003 0307 	and.w	r3, r3, #7
 8003748:	683a      	ldr	r2, [r7, #0]
 800374a:	429a      	cmp	r2, r3
 800374c:	d210      	bcs.n	8003770 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800374e:	4b24      	ldr	r3, [pc, #144]	@ (80037e0 <HAL_RCC_ClockConfig+0x1c0>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f023 0207 	bic.w	r2, r3, #7
 8003756:	4922      	ldr	r1, [pc, #136]	@ (80037e0 <HAL_RCC_ClockConfig+0x1c0>)
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	4313      	orrs	r3, r2
 800375c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800375e:	4b20      	ldr	r3, [pc, #128]	@ (80037e0 <HAL_RCC_ClockConfig+0x1c0>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f003 0307 	and.w	r3, r3, #7
 8003766:	683a      	ldr	r2, [r7, #0]
 8003768:	429a      	cmp	r2, r3
 800376a:	d001      	beq.n	8003770 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800376c:	2301      	movs	r3, #1
 800376e:	e032      	b.n	80037d6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f003 0304 	and.w	r3, r3, #4
 8003778:	2b00      	cmp	r3, #0
 800377a:	d008      	beq.n	800378e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800377c:	4b19      	ldr	r3, [pc, #100]	@ (80037e4 <HAL_RCC_ClockConfig+0x1c4>)
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	68db      	ldr	r3, [r3, #12]
 8003788:	4916      	ldr	r1, [pc, #88]	@ (80037e4 <HAL_RCC_ClockConfig+0x1c4>)
 800378a:	4313      	orrs	r3, r2
 800378c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f003 0308 	and.w	r3, r3, #8
 8003796:	2b00      	cmp	r3, #0
 8003798:	d009      	beq.n	80037ae <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800379a:	4b12      	ldr	r3, [pc, #72]	@ (80037e4 <HAL_RCC_ClockConfig+0x1c4>)
 800379c:	685b      	ldr	r3, [r3, #4]
 800379e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	691b      	ldr	r3, [r3, #16]
 80037a6:	00db      	lsls	r3, r3, #3
 80037a8:	490e      	ldr	r1, [pc, #56]	@ (80037e4 <HAL_RCC_ClockConfig+0x1c4>)
 80037aa:	4313      	orrs	r3, r2
 80037ac:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80037ae:	f000 f821 	bl	80037f4 <HAL_RCC_GetSysClockFreq>
 80037b2:	4602      	mov	r2, r0
 80037b4:	4b0b      	ldr	r3, [pc, #44]	@ (80037e4 <HAL_RCC_ClockConfig+0x1c4>)
 80037b6:	685b      	ldr	r3, [r3, #4]
 80037b8:	091b      	lsrs	r3, r3, #4
 80037ba:	f003 030f 	and.w	r3, r3, #15
 80037be:	490a      	ldr	r1, [pc, #40]	@ (80037e8 <HAL_RCC_ClockConfig+0x1c8>)
 80037c0:	5ccb      	ldrb	r3, [r1, r3]
 80037c2:	fa22 f303 	lsr.w	r3, r2, r3
 80037c6:	4a09      	ldr	r2, [pc, #36]	@ (80037ec <HAL_RCC_ClockConfig+0x1cc>)
 80037c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80037ca:	4b09      	ldr	r3, [pc, #36]	@ (80037f0 <HAL_RCC_ClockConfig+0x1d0>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	4618      	mov	r0, r3
 80037d0:	f7ff f8f8 	bl	80029c4 <HAL_InitTick>

  return HAL_OK;
 80037d4:	2300      	movs	r3, #0
}
 80037d6:	4618      	mov	r0, r3
 80037d8:	3710      	adds	r7, #16
 80037da:	46bd      	mov	sp, r7
 80037dc:	bd80      	pop	{r7, pc}
 80037de:	bf00      	nop
 80037e0:	40022000 	.word	0x40022000
 80037e4:	40021000 	.word	0x40021000
 80037e8:	08006b58 	.word	0x08006b58
 80037ec:	20000000 	.word	0x20000000
 80037f0:	20000004 	.word	0x20000004

080037f4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80037f4:	b480      	push	{r7}
 80037f6:	b087      	sub	sp, #28
 80037f8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80037fa:	2300      	movs	r3, #0
 80037fc:	60fb      	str	r3, [r7, #12]
 80037fe:	2300      	movs	r3, #0
 8003800:	60bb      	str	r3, [r7, #8]
 8003802:	2300      	movs	r3, #0
 8003804:	617b      	str	r3, [r7, #20]
 8003806:	2300      	movs	r3, #0
 8003808:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800380a:	2300      	movs	r3, #0
 800380c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800380e:	4b1e      	ldr	r3, [pc, #120]	@ (8003888 <HAL_RCC_GetSysClockFreq+0x94>)
 8003810:	685b      	ldr	r3, [r3, #4]
 8003812:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	f003 030c 	and.w	r3, r3, #12
 800381a:	2b04      	cmp	r3, #4
 800381c:	d002      	beq.n	8003824 <HAL_RCC_GetSysClockFreq+0x30>
 800381e:	2b08      	cmp	r3, #8
 8003820:	d003      	beq.n	800382a <HAL_RCC_GetSysClockFreq+0x36>
 8003822:	e027      	b.n	8003874 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003824:	4b19      	ldr	r3, [pc, #100]	@ (800388c <HAL_RCC_GetSysClockFreq+0x98>)
 8003826:	613b      	str	r3, [r7, #16]
      break;
 8003828:	e027      	b.n	800387a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	0c9b      	lsrs	r3, r3, #18
 800382e:	f003 030f 	and.w	r3, r3, #15
 8003832:	4a17      	ldr	r2, [pc, #92]	@ (8003890 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003834:	5cd3      	ldrb	r3, [r2, r3]
 8003836:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800383e:	2b00      	cmp	r3, #0
 8003840:	d010      	beq.n	8003864 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003842:	4b11      	ldr	r3, [pc, #68]	@ (8003888 <HAL_RCC_GetSysClockFreq+0x94>)
 8003844:	685b      	ldr	r3, [r3, #4]
 8003846:	0c5b      	lsrs	r3, r3, #17
 8003848:	f003 0301 	and.w	r3, r3, #1
 800384c:	4a11      	ldr	r2, [pc, #68]	@ (8003894 <HAL_RCC_GetSysClockFreq+0xa0>)
 800384e:	5cd3      	ldrb	r3, [r2, r3]
 8003850:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	4a0d      	ldr	r2, [pc, #52]	@ (800388c <HAL_RCC_GetSysClockFreq+0x98>)
 8003856:	fb03 f202 	mul.w	r2, r3, r2
 800385a:	68bb      	ldr	r3, [r7, #8]
 800385c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003860:	617b      	str	r3, [r7, #20]
 8003862:	e004      	b.n	800386e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	4a0c      	ldr	r2, [pc, #48]	@ (8003898 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003868:	fb02 f303 	mul.w	r3, r2, r3
 800386c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800386e:	697b      	ldr	r3, [r7, #20]
 8003870:	613b      	str	r3, [r7, #16]
      break;
 8003872:	e002      	b.n	800387a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003874:	4b05      	ldr	r3, [pc, #20]	@ (800388c <HAL_RCC_GetSysClockFreq+0x98>)
 8003876:	613b      	str	r3, [r7, #16]
      break;
 8003878:	bf00      	nop
    }
  }
  return sysclockfreq;
 800387a:	693b      	ldr	r3, [r7, #16]
}
 800387c:	4618      	mov	r0, r3
 800387e:	371c      	adds	r7, #28
 8003880:	46bd      	mov	sp, r7
 8003882:	bc80      	pop	{r7}
 8003884:	4770      	bx	lr
 8003886:	bf00      	nop
 8003888:	40021000 	.word	0x40021000
 800388c:	007a1200 	.word	0x007a1200
 8003890:	08006b70 	.word	0x08006b70
 8003894:	08006b80 	.word	0x08006b80
 8003898:	003d0900 	.word	0x003d0900

0800389c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800389c:	b480      	push	{r7}
 800389e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80038a0:	4b02      	ldr	r3, [pc, #8]	@ (80038ac <HAL_RCC_GetHCLKFreq+0x10>)
 80038a2:	681b      	ldr	r3, [r3, #0]
}
 80038a4:	4618      	mov	r0, r3
 80038a6:	46bd      	mov	sp, r7
 80038a8:	bc80      	pop	{r7}
 80038aa:	4770      	bx	lr
 80038ac:	20000000 	.word	0x20000000

080038b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80038b4:	f7ff fff2 	bl	800389c <HAL_RCC_GetHCLKFreq>
 80038b8:	4602      	mov	r2, r0
 80038ba:	4b05      	ldr	r3, [pc, #20]	@ (80038d0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	0a1b      	lsrs	r3, r3, #8
 80038c0:	f003 0307 	and.w	r3, r3, #7
 80038c4:	4903      	ldr	r1, [pc, #12]	@ (80038d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80038c6:	5ccb      	ldrb	r3, [r1, r3]
 80038c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038cc:	4618      	mov	r0, r3
 80038ce:	bd80      	pop	{r7, pc}
 80038d0:	40021000 	.word	0x40021000
 80038d4:	08006b68 	.word	0x08006b68

080038d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80038dc:	f7ff ffde 	bl	800389c <HAL_RCC_GetHCLKFreq>
 80038e0:	4602      	mov	r2, r0
 80038e2:	4b05      	ldr	r3, [pc, #20]	@ (80038f8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80038e4:	685b      	ldr	r3, [r3, #4]
 80038e6:	0adb      	lsrs	r3, r3, #11
 80038e8:	f003 0307 	and.w	r3, r3, #7
 80038ec:	4903      	ldr	r1, [pc, #12]	@ (80038fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80038ee:	5ccb      	ldrb	r3, [r1, r3]
 80038f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038f4:	4618      	mov	r0, r3
 80038f6:	bd80      	pop	{r7, pc}
 80038f8:	40021000 	.word	0x40021000
 80038fc:	08006b68 	.word	0x08006b68

08003900 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003900:	b480      	push	{r7}
 8003902:	b085      	sub	sp, #20
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003908:	4b0a      	ldr	r3, [pc, #40]	@ (8003934 <RCC_Delay+0x34>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	4a0a      	ldr	r2, [pc, #40]	@ (8003938 <RCC_Delay+0x38>)
 800390e:	fba2 2303 	umull	r2, r3, r2, r3
 8003912:	0a5b      	lsrs	r3, r3, #9
 8003914:	687a      	ldr	r2, [r7, #4]
 8003916:	fb02 f303 	mul.w	r3, r2, r3
 800391a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800391c:	bf00      	nop
  }
  while (Delay --);
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	1e5a      	subs	r2, r3, #1
 8003922:	60fa      	str	r2, [r7, #12]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d1f9      	bne.n	800391c <RCC_Delay+0x1c>
}
 8003928:	bf00      	nop
 800392a:	bf00      	nop
 800392c:	3714      	adds	r7, #20
 800392e:	46bd      	mov	sp, r7
 8003930:	bc80      	pop	{r7}
 8003932:	4770      	bx	lr
 8003934:	20000000 	.word	0x20000000
 8003938:	10624dd3 	.word	0x10624dd3

0800393c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	b082      	sub	sp, #8
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d101      	bne.n	800394e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800394a:	2301      	movs	r3, #1
 800394c:	e076      	b.n	8003a3c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003952:	2b00      	cmp	r3, #0
 8003954:	d108      	bne.n	8003968 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800395e:	d009      	beq.n	8003974 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2200      	movs	r2, #0
 8003964:	61da      	str	r2, [r3, #28]
 8003966:	e005      	b.n	8003974 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2200      	movs	r2, #0
 800396c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	2200      	movs	r2, #0
 8003972:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2200      	movs	r2, #0
 8003978:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003980:	b2db      	uxtb	r3, r3
 8003982:	2b00      	cmp	r3, #0
 8003984:	d106      	bne.n	8003994 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2200      	movs	r2, #0
 800398a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800398e:	6878      	ldr	r0, [r7, #4]
 8003990:	f7fe fe52 	bl	8002638 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2202      	movs	r2, #2
 8003998:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	681a      	ldr	r2, [r3, #0]
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80039aa:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	689b      	ldr	r3, [r3, #8]
 80039b8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80039bc:	431a      	orrs	r2, r3
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	68db      	ldr	r3, [r3, #12]
 80039c2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80039c6:	431a      	orrs	r2, r3
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	691b      	ldr	r3, [r3, #16]
 80039cc:	f003 0302 	and.w	r3, r3, #2
 80039d0:	431a      	orrs	r2, r3
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	695b      	ldr	r3, [r3, #20]
 80039d6:	f003 0301 	and.w	r3, r3, #1
 80039da:	431a      	orrs	r2, r3
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	699b      	ldr	r3, [r3, #24]
 80039e0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80039e4:	431a      	orrs	r2, r3
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	69db      	ldr	r3, [r3, #28]
 80039ea:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80039ee:	431a      	orrs	r2, r3
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6a1b      	ldr	r3, [r3, #32]
 80039f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039f8:	ea42 0103 	orr.w	r1, r2, r3
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a00:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	430a      	orrs	r2, r1
 8003a0a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	699b      	ldr	r3, [r3, #24]
 8003a10:	0c1a      	lsrs	r2, r3, #16
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f002 0204 	and.w	r2, r2, #4
 8003a1a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	69da      	ldr	r2, [r3, #28]
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003a2a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2200      	movs	r2, #0
 8003a30:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	2201      	movs	r2, #1
 8003a36:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003a3a:	2300      	movs	r3, #0
}
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	3708      	adds	r7, #8
 8003a40:	46bd      	mov	sp, r7
 8003a42:	bd80      	pop	{r7, pc}

08003a44 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b088      	sub	sp, #32
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	60f8      	str	r0, [r7, #12]
 8003a4c:	60b9      	str	r1, [r7, #8]
 8003a4e:	603b      	str	r3, [r7, #0]
 8003a50:	4613      	mov	r3, r2
 8003a52:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003a54:	f7fe fff8 	bl	8002a48 <HAL_GetTick>
 8003a58:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003a5a:	88fb      	ldrh	r3, [r7, #6]
 8003a5c:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003a64:	b2db      	uxtb	r3, r3
 8003a66:	2b01      	cmp	r3, #1
 8003a68:	d001      	beq.n	8003a6e <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003a6a:	2302      	movs	r3, #2
 8003a6c:	e12a      	b.n	8003cc4 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8003a6e:	68bb      	ldr	r3, [r7, #8]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d002      	beq.n	8003a7a <HAL_SPI_Transmit+0x36>
 8003a74:	88fb      	ldrh	r3, [r7, #6]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d101      	bne.n	8003a7e <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	e122      	b.n	8003cc4 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003a84:	2b01      	cmp	r3, #1
 8003a86:	d101      	bne.n	8003a8c <HAL_SPI_Transmit+0x48>
 8003a88:	2302      	movs	r3, #2
 8003a8a:	e11b      	b.n	8003cc4 <HAL_SPI_Transmit+0x280>
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	2201      	movs	r2, #1
 8003a90:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	2203      	movs	r2, #3
 8003a98:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	68ba      	ldr	r2, [r7, #8]
 8003aa6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	88fa      	ldrh	r2, [r7, #6]
 8003aac:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	88fa      	ldrh	r2, [r7, #6]
 8003ab2:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	2200      	movs	r2, #0
 8003abe:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	2200      	movs	r2, #0
 8003aca:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	2200      	movs	r2, #0
 8003ad0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	689b      	ldr	r3, [r3, #8]
 8003ad6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003ada:	d10f      	bne.n	8003afc <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	681a      	ldr	r2, [r3, #0]
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003aea:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	681a      	ldr	r2, [r3, #0]
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003afa:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b06:	2b40      	cmp	r3, #64	@ 0x40
 8003b08:	d007      	beq.n	8003b1a <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	681a      	ldr	r2, [r3, #0]
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003b18:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	68db      	ldr	r3, [r3, #12]
 8003b1e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003b22:	d152      	bne.n	8003bca <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	685b      	ldr	r3, [r3, #4]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d002      	beq.n	8003b32 <HAL_SPI_Transmit+0xee>
 8003b2c:	8b7b      	ldrh	r3, [r7, #26]
 8003b2e:	2b01      	cmp	r3, #1
 8003b30:	d145      	bne.n	8003bbe <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b36:	881a      	ldrh	r2, [r3, #0]
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b42:	1c9a      	adds	r2, r3, #2
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003b4c:	b29b      	uxth	r3, r3
 8003b4e:	3b01      	subs	r3, #1
 8003b50:	b29a      	uxth	r2, r3
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003b56:	e032      	b.n	8003bbe <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	689b      	ldr	r3, [r3, #8]
 8003b5e:	f003 0302 	and.w	r3, r3, #2
 8003b62:	2b02      	cmp	r3, #2
 8003b64:	d112      	bne.n	8003b8c <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b6a:	881a      	ldrh	r2, [r3, #0]
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b76:	1c9a      	adds	r2, r3, #2
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003b80:	b29b      	uxth	r3, r3
 8003b82:	3b01      	subs	r3, #1
 8003b84:	b29a      	uxth	r2, r3
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003b8a:	e018      	b.n	8003bbe <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003b8c:	f7fe ff5c 	bl	8002a48 <HAL_GetTick>
 8003b90:	4602      	mov	r2, r0
 8003b92:	69fb      	ldr	r3, [r7, #28]
 8003b94:	1ad3      	subs	r3, r2, r3
 8003b96:	683a      	ldr	r2, [r7, #0]
 8003b98:	429a      	cmp	r2, r3
 8003b9a:	d803      	bhi.n	8003ba4 <HAL_SPI_Transmit+0x160>
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ba2:	d102      	bne.n	8003baa <HAL_SPI_Transmit+0x166>
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d109      	bne.n	8003bbe <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	2201      	movs	r2, #1
 8003bae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003bba:	2303      	movs	r3, #3
 8003bbc:	e082      	b.n	8003cc4 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003bc2:	b29b      	uxth	r3, r3
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d1c7      	bne.n	8003b58 <HAL_SPI_Transmit+0x114>
 8003bc8:	e053      	b.n	8003c72 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	685b      	ldr	r3, [r3, #4]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d002      	beq.n	8003bd8 <HAL_SPI_Transmit+0x194>
 8003bd2:	8b7b      	ldrh	r3, [r7, #26]
 8003bd4:	2b01      	cmp	r3, #1
 8003bd6:	d147      	bne.n	8003c68 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	330c      	adds	r3, #12
 8003be2:	7812      	ldrb	r2, [r2, #0]
 8003be4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bea:	1c5a      	adds	r2, r3, #1
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003bf4:	b29b      	uxth	r3, r3
 8003bf6:	3b01      	subs	r3, #1
 8003bf8:	b29a      	uxth	r2, r3
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003bfe:	e033      	b.n	8003c68 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	689b      	ldr	r3, [r3, #8]
 8003c06:	f003 0302 	and.w	r3, r3, #2
 8003c0a:	2b02      	cmp	r3, #2
 8003c0c:	d113      	bne.n	8003c36 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	330c      	adds	r3, #12
 8003c18:	7812      	ldrb	r2, [r2, #0]
 8003c1a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c20:	1c5a      	adds	r2, r3, #1
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003c2a:	b29b      	uxth	r3, r3
 8003c2c:	3b01      	subs	r3, #1
 8003c2e:	b29a      	uxth	r2, r3
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003c34:	e018      	b.n	8003c68 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003c36:	f7fe ff07 	bl	8002a48 <HAL_GetTick>
 8003c3a:	4602      	mov	r2, r0
 8003c3c:	69fb      	ldr	r3, [r7, #28]
 8003c3e:	1ad3      	subs	r3, r2, r3
 8003c40:	683a      	ldr	r2, [r7, #0]
 8003c42:	429a      	cmp	r2, r3
 8003c44:	d803      	bhi.n	8003c4e <HAL_SPI_Transmit+0x20a>
 8003c46:	683b      	ldr	r3, [r7, #0]
 8003c48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c4c:	d102      	bne.n	8003c54 <HAL_SPI_Transmit+0x210>
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d109      	bne.n	8003c68 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	2201      	movs	r2, #1
 8003c58:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	2200      	movs	r2, #0
 8003c60:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003c64:	2303      	movs	r3, #3
 8003c66:	e02d      	b.n	8003cc4 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003c6c:	b29b      	uxth	r3, r3
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d1c6      	bne.n	8003c00 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003c72:	69fa      	ldr	r2, [r7, #28]
 8003c74:	6839      	ldr	r1, [r7, #0]
 8003c76:	68f8      	ldr	r0, [r7, #12]
 8003c78:	f000 ffba 	bl	8004bf0 <SPI_EndRxTxTransaction>
 8003c7c:	4603      	mov	r3, r0
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d002      	beq.n	8003c88 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	2220      	movs	r2, #32
 8003c86:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	689b      	ldr	r3, [r3, #8]
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d10a      	bne.n	8003ca6 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003c90:	2300      	movs	r3, #0
 8003c92:	617b      	str	r3, [r7, #20]
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	68db      	ldr	r3, [r3, #12]
 8003c9a:	617b      	str	r3, [r7, #20]
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	689b      	ldr	r3, [r3, #8]
 8003ca2:	617b      	str	r3, [r7, #20]
 8003ca4:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	2201      	movs	r2, #1
 8003caa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d001      	beq.n	8003cc2 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	e000      	b.n	8003cc4 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8003cc2:	2300      	movs	r3, #0
  }
}
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	3720      	adds	r7, #32
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	bd80      	pop	{r7, pc}

08003ccc <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b088      	sub	sp, #32
 8003cd0:	af02      	add	r7, sp, #8
 8003cd2:	60f8      	str	r0, [r7, #12]
 8003cd4:	60b9      	str	r1, [r7, #8]
 8003cd6:	603b      	str	r3, [r7, #0]
 8003cd8:	4613      	mov	r3, r2
 8003cda:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003ce2:	b2db      	uxtb	r3, r3
 8003ce4:	2b01      	cmp	r3, #1
 8003ce6:	d001      	beq.n	8003cec <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8003ce8:	2302      	movs	r3, #2
 8003cea:	e104      	b.n	8003ef6 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	685b      	ldr	r3, [r3, #4]
 8003cf0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003cf4:	d112      	bne.n	8003d1c <HAL_SPI_Receive+0x50>
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	689b      	ldr	r3, [r3, #8]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d10e      	bne.n	8003d1c <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	2204      	movs	r2, #4
 8003d02:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003d06:	88fa      	ldrh	r2, [r7, #6]
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	9300      	str	r3, [sp, #0]
 8003d0c:	4613      	mov	r3, r2
 8003d0e:	68ba      	ldr	r2, [r7, #8]
 8003d10:	68b9      	ldr	r1, [r7, #8]
 8003d12:	68f8      	ldr	r0, [r7, #12]
 8003d14:	f000 f8f3 	bl	8003efe <HAL_SPI_TransmitReceive>
 8003d18:	4603      	mov	r3, r0
 8003d1a:	e0ec      	b.n	8003ef6 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003d1c:	f7fe fe94 	bl	8002a48 <HAL_GetTick>
 8003d20:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8003d22:	68bb      	ldr	r3, [r7, #8]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d002      	beq.n	8003d2e <HAL_SPI_Receive+0x62>
 8003d28:	88fb      	ldrh	r3, [r7, #6]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d101      	bne.n	8003d32 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8003d2e:	2301      	movs	r3, #1
 8003d30:	e0e1      	b.n	8003ef6 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003d38:	2b01      	cmp	r3, #1
 8003d3a:	d101      	bne.n	8003d40 <HAL_SPI_Receive+0x74>
 8003d3c:	2302      	movs	r3, #2
 8003d3e:	e0da      	b.n	8003ef6 <HAL_SPI_Receive+0x22a>
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	2201      	movs	r2, #1
 8003d44:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	2204      	movs	r2, #4
 8003d4c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	2200      	movs	r2, #0
 8003d54:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	68ba      	ldr	r2, [r7, #8]
 8003d5a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	88fa      	ldrh	r2, [r7, #6]
 8003d60:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	88fa      	ldrh	r2, [r7, #6]
 8003d66:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	2200      	movs	r2, #0
 8003d72:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	2200      	movs	r2, #0
 8003d78:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	2200      	movs	r2, #0
 8003d84:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	689b      	ldr	r3, [r3, #8]
 8003d8a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003d8e:	d10f      	bne.n	8003db0 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	681a      	ldr	r2, [r3, #0]
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003d9e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	681a      	ldr	r2, [r3, #0]
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003dae:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003dba:	2b40      	cmp	r3, #64	@ 0x40
 8003dbc:	d007      	beq.n	8003dce <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	681a      	ldr	r2, [r3, #0]
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003dcc:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	68db      	ldr	r3, [r3, #12]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d170      	bne.n	8003eb8 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003dd6:	e035      	b.n	8003e44 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	689b      	ldr	r3, [r3, #8]
 8003dde:	f003 0301 	and.w	r3, r3, #1
 8003de2:	2b01      	cmp	r3, #1
 8003de4:	d115      	bne.n	8003e12 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f103 020c 	add.w	r2, r3, #12
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003df2:	7812      	ldrb	r2, [r2, #0]
 8003df4:	b2d2      	uxtb	r2, r2
 8003df6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dfc:	1c5a      	adds	r2, r3, #1
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e06:	b29b      	uxth	r3, r3
 8003e08:	3b01      	subs	r3, #1
 8003e0a:	b29a      	uxth	r2, r3
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003e10:	e018      	b.n	8003e44 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003e12:	f7fe fe19 	bl	8002a48 <HAL_GetTick>
 8003e16:	4602      	mov	r2, r0
 8003e18:	697b      	ldr	r3, [r7, #20]
 8003e1a:	1ad3      	subs	r3, r2, r3
 8003e1c:	683a      	ldr	r2, [r7, #0]
 8003e1e:	429a      	cmp	r2, r3
 8003e20:	d803      	bhi.n	8003e2a <HAL_SPI_Receive+0x15e>
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e28:	d102      	bne.n	8003e30 <HAL_SPI_Receive+0x164>
 8003e2a:	683b      	ldr	r3, [r7, #0]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d109      	bne.n	8003e44 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	2201      	movs	r2, #1
 8003e34:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003e40:	2303      	movs	r3, #3
 8003e42:	e058      	b.n	8003ef6 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e48:	b29b      	uxth	r3, r3
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d1c4      	bne.n	8003dd8 <HAL_SPI_Receive+0x10c>
 8003e4e:	e038      	b.n	8003ec2 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	689b      	ldr	r3, [r3, #8]
 8003e56:	f003 0301 	and.w	r3, r3, #1
 8003e5a:	2b01      	cmp	r3, #1
 8003e5c:	d113      	bne.n	8003e86 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	68da      	ldr	r2, [r3, #12]
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e68:	b292      	uxth	r2, r2
 8003e6a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e70:	1c9a      	adds	r2, r3, #2
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e7a:	b29b      	uxth	r3, r3
 8003e7c:	3b01      	subs	r3, #1
 8003e7e:	b29a      	uxth	r2, r3
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003e84:	e018      	b.n	8003eb8 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003e86:	f7fe fddf 	bl	8002a48 <HAL_GetTick>
 8003e8a:	4602      	mov	r2, r0
 8003e8c:	697b      	ldr	r3, [r7, #20]
 8003e8e:	1ad3      	subs	r3, r2, r3
 8003e90:	683a      	ldr	r2, [r7, #0]
 8003e92:	429a      	cmp	r2, r3
 8003e94:	d803      	bhi.n	8003e9e <HAL_SPI_Receive+0x1d2>
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e9c:	d102      	bne.n	8003ea4 <HAL_SPI_Receive+0x1d8>
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d109      	bne.n	8003eb8 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	2201      	movs	r2, #1
 8003ea8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	2200      	movs	r2, #0
 8003eb0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003eb4:	2303      	movs	r3, #3
 8003eb6:	e01e      	b.n	8003ef6 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ebc:	b29b      	uxth	r3, r3
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d1c6      	bne.n	8003e50 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003ec2:	697a      	ldr	r2, [r7, #20]
 8003ec4:	6839      	ldr	r1, [r7, #0]
 8003ec6:	68f8      	ldr	r0, [r7, #12]
 8003ec8:	f000 fe40 	bl	8004b4c <SPI_EndRxTransaction>
 8003ecc:	4603      	mov	r3, r0
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d002      	beq.n	8003ed8 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	2220      	movs	r2, #32
 8003ed6:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	2201      	movs	r2, #1
 8003edc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d001      	beq.n	8003ef4 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	e000      	b.n	8003ef6 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8003ef4:	2300      	movs	r3, #0
  }
}
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	3718      	adds	r7, #24
 8003efa:	46bd      	mov	sp, r7
 8003efc:	bd80      	pop	{r7, pc}

08003efe <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003efe:	b580      	push	{r7, lr}
 8003f00:	b08a      	sub	sp, #40	@ 0x28
 8003f02:	af00      	add	r7, sp, #0
 8003f04:	60f8      	str	r0, [r7, #12]
 8003f06:	60b9      	str	r1, [r7, #8]
 8003f08:	607a      	str	r2, [r7, #4]
 8003f0a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003f0c:	2301      	movs	r3, #1
 8003f0e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003f10:	f7fe fd9a 	bl	8002a48 <HAL_GetTick>
 8003f14:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003f1c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	685b      	ldr	r3, [r3, #4]
 8003f22:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003f24:	887b      	ldrh	r3, [r7, #2]
 8003f26:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003f28:	7ffb      	ldrb	r3, [r7, #31]
 8003f2a:	2b01      	cmp	r3, #1
 8003f2c:	d00c      	beq.n	8003f48 <HAL_SPI_TransmitReceive+0x4a>
 8003f2e:	69bb      	ldr	r3, [r7, #24]
 8003f30:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003f34:	d106      	bne.n	8003f44 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	689b      	ldr	r3, [r3, #8]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d102      	bne.n	8003f44 <HAL_SPI_TransmitReceive+0x46>
 8003f3e:	7ffb      	ldrb	r3, [r7, #31]
 8003f40:	2b04      	cmp	r3, #4
 8003f42:	d001      	beq.n	8003f48 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003f44:	2302      	movs	r3, #2
 8003f46:	e17f      	b.n	8004248 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003f48:	68bb      	ldr	r3, [r7, #8]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d005      	beq.n	8003f5a <HAL_SPI_TransmitReceive+0x5c>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d002      	beq.n	8003f5a <HAL_SPI_TransmitReceive+0x5c>
 8003f54:	887b      	ldrh	r3, [r7, #2]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d101      	bne.n	8003f5e <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	e174      	b.n	8004248 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003f64:	2b01      	cmp	r3, #1
 8003f66:	d101      	bne.n	8003f6c <HAL_SPI_TransmitReceive+0x6e>
 8003f68:	2302      	movs	r3, #2
 8003f6a:	e16d      	b.n	8004248 <HAL_SPI_TransmitReceive+0x34a>
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	2201      	movs	r2, #1
 8003f70:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003f7a:	b2db      	uxtb	r3, r3
 8003f7c:	2b04      	cmp	r3, #4
 8003f7e:	d003      	beq.n	8003f88 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	2205      	movs	r2, #5
 8003f84:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	687a      	ldr	r2, [r7, #4]
 8003f92:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	887a      	ldrh	r2, [r7, #2]
 8003f98:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	887a      	ldrh	r2, [r7, #2]
 8003f9e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	68ba      	ldr	r2, [r7, #8]
 8003fa4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	887a      	ldrh	r2, [r7, #2]
 8003faa:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	887a      	ldrh	r2, [r7, #2]
 8003fb0:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	2200      	movs	r2, #0
 8003fbc:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fc8:	2b40      	cmp	r3, #64	@ 0x40
 8003fca:	d007      	beq.n	8003fdc <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	681a      	ldr	r2, [r3, #0]
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003fda:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	68db      	ldr	r3, [r3, #12]
 8003fe0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003fe4:	d17e      	bne.n	80040e4 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	685b      	ldr	r3, [r3, #4]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d002      	beq.n	8003ff4 <HAL_SPI_TransmitReceive+0xf6>
 8003fee:	8afb      	ldrh	r3, [r7, #22]
 8003ff0:	2b01      	cmp	r3, #1
 8003ff2:	d16c      	bne.n	80040ce <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ff8:	881a      	ldrh	r2, [r3, #0]
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004004:	1c9a      	adds	r2, r3, #2
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800400e:	b29b      	uxth	r3, r3
 8004010:	3b01      	subs	r3, #1
 8004012:	b29a      	uxth	r2, r3
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004018:	e059      	b.n	80040ce <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	689b      	ldr	r3, [r3, #8]
 8004020:	f003 0302 	and.w	r3, r3, #2
 8004024:	2b02      	cmp	r3, #2
 8004026:	d11b      	bne.n	8004060 <HAL_SPI_TransmitReceive+0x162>
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800402c:	b29b      	uxth	r3, r3
 800402e:	2b00      	cmp	r3, #0
 8004030:	d016      	beq.n	8004060 <HAL_SPI_TransmitReceive+0x162>
 8004032:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004034:	2b01      	cmp	r3, #1
 8004036:	d113      	bne.n	8004060 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800403c:	881a      	ldrh	r2, [r3, #0]
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004048:	1c9a      	adds	r2, r3, #2
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004052:	b29b      	uxth	r3, r3
 8004054:	3b01      	subs	r3, #1
 8004056:	b29a      	uxth	r2, r3
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800405c:	2300      	movs	r3, #0
 800405e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	689b      	ldr	r3, [r3, #8]
 8004066:	f003 0301 	and.w	r3, r3, #1
 800406a:	2b01      	cmp	r3, #1
 800406c:	d119      	bne.n	80040a2 <HAL_SPI_TransmitReceive+0x1a4>
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004072:	b29b      	uxth	r3, r3
 8004074:	2b00      	cmp	r3, #0
 8004076:	d014      	beq.n	80040a2 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	68da      	ldr	r2, [r3, #12]
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004082:	b292      	uxth	r2, r2
 8004084:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800408a:	1c9a      	adds	r2, r3, #2
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004094:	b29b      	uxth	r3, r3
 8004096:	3b01      	subs	r3, #1
 8004098:	b29a      	uxth	r2, r3
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800409e:	2301      	movs	r3, #1
 80040a0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80040a2:	f7fe fcd1 	bl	8002a48 <HAL_GetTick>
 80040a6:	4602      	mov	r2, r0
 80040a8:	6a3b      	ldr	r3, [r7, #32]
 80040aa:	1ad3      	subs	r3, r2, r3
 80040ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80040ae:	429a      	cmp	r2, r3
 80040b0:	d80d      	bhi.n	80040ce <HAL_SPI_TransmitReceive+0x1d0>
 80040b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040b8:	d009      	beq.n	80040ce <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	2201      	movs	r2, #1
 80040be:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	2200      	movs	r2, #0
 80040c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80040ca:	2303      	movs	r3, #3
 80040cc:	e0bc      	b.n	8004248 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80040d2:	b29b      	uxth	r3, r3
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d1a0      	bne.n	800401a <HAL_SPI_TransmitReceive+0x11c>
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80040dc:	b29b      	uxth	r3, r3
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d19b      	bne.n	800401a <HAL_SPI_TransmitReceive+0x11c>
 80040e2:	e082      	b.n	80041ea <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	685b      	ldr	r3, [r3, #4]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d002      	beq.n	80040f2 <HAL_SPI_TransmitReceive+0x1f4>
 80040ec:	8afb      	ldrh	r3, [r7, #22]
 80040ee:	2b01      	cmp	r3, #1
 80040f0:	d171      	bne.n	80041d6 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	330c      	adds	r3, #12
 80040fc:	7812      	ldrb	r2, [r2, #0]
 80040fe:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004104:	1c5a      	adds	r2, r3, #1
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800410e:	b29b      	uxth	r3, r3
 8004110:	3b01      	subs	r3, #1
 8004112:	b29a      	uxth	r2, r3
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004118:	e05d      	b.n	80041d6 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	689b      	ldr	r3, [r3, #8]
 8004120:	f003 0302 	and.w	r3, r3, #2
 8004124:	2b02      	cmp	r3, #2
 8004126:	d11c      	bne.n	8004162 <HAL_SPI_TransmitReceive+0x264>
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800412c:	b29b      	uxth	r3, r3
 800412e:	2b00      	cmp	r3, #0
 8004130:	d017      	beq.n	8004162 <HAL_SPI_TransmitReceive+0x264>
 8004132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004134:	2b01      	cmp	r3, #1
 8004136:	d114      	bne.n	8004162 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	330c      	adds	r3, #12
 8004142:	7812      	ldrb	r2, [r2, #0]
 8004144:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800414a:	1c5a      	adds	r2, r3, #1
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004154:	b29b      	uxth	r3, r3
 8004156:	3b01      	subs	r3, #1
 8004158:	b29a      	uxth	r2, r3
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800415e:	2300      	movs	r3, #0
 8004160:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	689b      	ldr	r3, [r3, #8]
 8004168:	f003 0301 	and.w	r3, r3, #1
 800416c:	2b01      	cmp	r3, #1
 800416e:	d119      	bne.n	80041a4 <HAL_SPI_TransmitReceive+0x2a6>
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004174:	b29b      	uxth	r3, r3
 8004176:	2b00      	cmp	r3, #0
 8004178:	d014      	beq.n	80041a4 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	68da      	ldr	r2, [r3, #12]
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004184:	b2d2      	uxtb	r2, r2
 8004186:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800418c:	1c5a      	adds	r2, r3, #1
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004196:	b29b      	uxth	r3, r3
 8004198:	3b01      	subs	r3, #1
 800419a:	b29a      	uxth	r2, r3
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80041a0:	2301      	movs	r3, #1
 80041a2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80041a4:	f7fe fc50 	bl	8002a48 <HAL_GetTick>
 80041a8:	4602      	mov	r2, r0
 80041aa:	6a3b      	ldr	r3, [r7, #32]
 80041ac:	1ad3      	subs	r3, r2, r3
 80041ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80041b0:	429a      	cmp	r2, r3
 80041b2:	d803      	bhi.n	80041bc <HAL_SPI_TransmitReceive+0x2be>
 80041b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041ba:	d102      	bne.n	80041c2 <HAL_SPI_TransmitReceive+0x2c4>
 80041bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d109      	bne.n	80041d6 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	2201      	movs	r2, #1
 80041c6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	2200      	movs	r2, #0
 80041ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80041d2:	2303      	movs	r3, #3
 80041d4:	e038      	b.n	8004248 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80041da:	b29b      	uxth	r3, r3
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d19c      	bne.n	800411a <HAL_SPI_TransmitReceive+0x21c>
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041e4:	b29b      	uxth	r3, r3
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d197      	bne.n	800411a <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80041ea:	6a3a      	ldr	r2, [r7, #32]
 80041ec:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80041ee:	68f8      	ldr	r0, [r7, #12]
 80041f0:	f000 fcfe 	bl	8004bf0 <SPI_EndRxTxTransaction>
 80041f4:	4603      	mov	r3, r0
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d008      	beq.n	800420c <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	2220      	movs	r2, #32
 80041fe:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	2200      	movs	r2, #0
 8004204:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8004208:	2301      	movs	r3, #1
 800420a:	e01d      	b.n	8004248 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	689b      	ldr	r3, [r3, #8]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d10a      	bne.n	800422a <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004214:	2300      	movs	r3, #0
 8004216:	613b      	str	r3, [r7, #16]
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	68db      	ldr	r3, [r3, #12]
 800421e:	613b      	str	r3, [r7, #16]
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	689b      	ldr	r3, [r3, #8]
 8004226:	613b      	str	r3, [r7, #16]
 8004228:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	2201      	movs	r2, #1
 800422e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	2200      	movs	r2, #0
 8004236:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800423e:	2b00      	cmp	r3, #0
 8004240:	d001      	beq.n	8004246 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8004242:	2301      	movs	r3, #1
 8004244:	e000      	b.n	8004248 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8004246:	2300      	movs	r3, #0
  }
}
 8004248:	4618      	mov	r0, r3
 800424a:	3728      	adds	r7, #40	@ 0x28
 800424c:	46bd      	mov	sp, r7
 800424e:	bd80      	pop	{r7, pc}

08004250 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b084      	sub	sp, #16
 8004254:	af00      	add	r7, sp, #0
 8004256:	60f8      	str	r0, [r7, #12]
 8004258:	60b9      	str	r1, [r7, #8]
 800425a:	4613      	mov	r3, r2
 800425c:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004264:	b2db      	uxtb	r3, r3
 8004266:	2b01      	cmp	r3, #1
 8004268:	d001      	beq.n	800426e <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 800426a:	2302      	movs	r3, #2
 800426c:	e097      	b.n	800439e <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 800426e:	68bb      	ldr	r3, [r7, #8]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d002      	beq.n	800427a <HAL_SPI_Transmit_DMA+0x2a>
 8004274:	88fb      	ldrh	r3, [r7, #6]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d101      	bne.n	800427e <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 800427a:	2301      	movs	r3, #1
 800427c:	e08f      	b.n	800439e <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004284:	2b01      	cmp	r3, #1
 8004286:	d101      	bne.n	800428c <HAL_SPI_Transmit_DMA+0x3c>
 8004288:	2302      	movs	r3, #2
 800428a:	e088      	b.n	800439e <HAL_SPI_Transmit_DMA+0x14e>
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	2201      	movs	r2, #1
 8004290:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	2203      	movs	r2, #3
 8004298:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	2200      	movs	r2, #0
 80042a0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	68ba      	ldr	r2, [r7, #8]
 80042a6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	88fa      	ldrh	r2, [r7, #6]
 80042ac:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	88fa      	ldrh	r2, [r7, #6]
 80042b2:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	2200      	movs	r2, #0
 80042b8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	2200      	movs	r2, #0
 80042be:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	2200      	movs	r2, #0
 80042c4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	2200      	movs	r2, #0
 80042ca:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	2200      	movs	r2, #0
 80042d0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	689b      	ldr	r3, [r3, #8]
 80042d6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80042da:	d10f      	bne.n	80042fc <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	681a      	ldr	r2, [r3, #0]
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80042ea:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	681a      	ldr	r2, [r3, #0]
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80042fa:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004300:	4a29      	ldr	r2, [pc, #164]	@ (80043a8 <HAL_SPI_Transmit_DMA+0x158>)
 8004302:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004308:	4a28      	ldr	r2, [pc, #160]	@ (80043ac <HAL_SPI_Transmit_DMA+0x15c>)
 800430a:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004310:	4a27      	ldr	r2, [pc, #156]	@ (80043b0 <HAL_SPI_Transmit_DMA+0x160>)
 8004312:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004318:	2200      	movs	r2, #0
 800431a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004324:	4619      	mov	r1, r3
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	330c      	adds	r3, #12
 800432c:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004332:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004334:	f7fe fc99 	bl	8002c6a <HAL_DMA_Start_IT>
 8004338:	4603      	mov	r3, r0
 800433a:	2b00      	cmp	r3, #0
 800433c:	d00b      	beq.n	8004356 <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004342:	f043 0210 	orr.w	r2, r3, #16
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	2200      	movs	r2, #0
 800434e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8004352:	2301      	movs	r3, #1
 8004354:	e023      	b.n	800439e <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004360:	2b40      	cmp	r3, #64	@ 0x40
 8004362:	d007      	beq.n	8004374 <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	681a      	ldr	r2, [r3, #0]
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004372:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	2200      	movs	r2, #0
 8004378:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	685a      	ldr	r2, [r3, #4]
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f042 0220 	orr.w	r2, r2, #32
 800438a:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	685a      	ldr	r2, [r3, #4]
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f042 0202 	orr.w	r2, r2, #2
 800439a:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800439c:	2300      	movs	r3, #0
}
 800439e:	4618      	mov	r0, r3
 80043a0:	3710      	adds	r7, #16
 80043a2:	46bd      	mov	sp, r7
 80043a4:	bd80      	pop	{r7, pc}
 80043a6:	bf00      	nop
 80043a8:	080049a7 	.word	0x080049a7
 80043ac:	080047cd 	.word	0x080047cd
 80043b0:	080049fb 	.word	0x080049fb

080043b4 <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80043b4:	b580      	push	{r7, lr}
 80043b6:	b084      	sub	sp, #16
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	60f8      	str	r0, [r7, #12]
 80043bc:	60b9      	str	r1, [r7, #8]
 80043be:	4613      	mov	r3, r2
 80043c0:	80fb      	strh	r3, [r7, #6]
  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if (hspi->State != HAL_SPI_STATE_READY)
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80043c8:	b2db      	uxtb	r3, r3
 80043ca:	2b01      	cmp	r3, #1
 80043cc:	d001      	beq.n	80043d2 <HAL_SPI_Receive_DMA+0x1e>
  {
    return HAL_BUSY;
 80043ce:	2302      	movs	r3, #2
 80043d0:	e0a9      	b.n	8004526 <HAL_SPI_Receive_DMA+0x172>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	689b      	ldr	r3, [r3, #8]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d110      	bne.n	80043fc <HAL_SPI_Receive_DMA+0x48>
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	685b      	ldr	r3, [r3, #4]
 80043de:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80043e2:	d10b      	bne.n	80043fc <HAL_SPI_Receive_DMA+0x48>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	2204      	movs	r2, #4
 80043e8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 80043ec:	88fb      	ldrh	r3, [r7, #6]
 80043ee:	68ba      	ldr	r2, [r7, #8]
 80043f0:	68b9      	ldr	r1, [r7, #8]
 80043f2:	68f8      	ldr	r0, [r7, #12]
 80043f4:	f000 f8a2 	bl	800453c <HAL_SPI_TransmitReceive_DMA>
 80043f8:	4603      	mov	r3, r0
 80043fa:	e094      	b.n	8004526 <HAL_SPI_Receive_DMA+0x172>
  }

  if ((pData == NULL) || (Size == 0U))
 80043fc:	68bb      	ldr	r3, [r7, #8]
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d002      	beq.n	8004408 <HAL_SPI_Receive_DMA+0x54>
 8004402:	88fb      	ldrh	r3, [r7, #6]
 8004404:	2b00      	cmp	r3, #0
 8004406:	d101      	bne.n	800440c <HAL_SPI_Receive_DMA+0x58>
  {
    return HAL_ERROR;
 8004408:	2301      	movs	r3, #1
 800440a:	e08c      	b.n	8004526 <HAL_SPI_Receive_DMA+0x172>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004412:	2b01      	cmp	r3, #1
 8004414:	d101      	bne.n	800441a <HAL_SPI_Receive_DMA+0x66>
 8004416:	2302      	movs	r3, #2
 8004418:	e085      	b.n	8004526 <HAL_SPI_Receive_DMA+0x172>
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	2201      	movs	r2, #1
 800441e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	2204      	movs	r2, #4
 8004426:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	2200      	movs	r2, #0
 800442e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	68ba      	ldr	r2, [r7, #8]
 8004434:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	88fa      	ldrh	r2, [r7, #6]
 800443a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	88fa      	ldrh	r2, [r7, #6]
 8004440:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	2200      	movs	r2, #0
 8004446:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	2200      	movs	r2, #0
 800444c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->TxXferSize  = 0U;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	2200      	movs	r2, #0
 8004452:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	2200      	movs	r2, #0
 8004458:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	689b      	ldr	r3, [r3, #8]
 800445e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004462:	d10f      	bne.n	8004484 <HAL_SPI_Receive_DMA+0xd0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	681a      	ldr	r2, [r3, #0]
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004472:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	681a      	ldr	r2, [r3, #0]
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004482:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004488:	4a29      	ldr	r2, [pc, #164]	@ (8004530 <HAL_SPI_Receive_DMA+0x17c>)
 800448a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004490:	4a28      	ldr	r2, [pc, #160]	@ (8004534 <HAL_SPI_Receive_DMA+0x180>)
 8004492:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004498:	4a27      	ldr	r2, [pc, #156]	@ (8004538 <HAL_SPI_Receive_DMA+0x184>)
 800449a:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044a0:	2200      	movs	r2, #0
 80044a2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	330c      	adds	r3, #12
 80044ae:	4619      	mov	r1, r3
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044b4:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044ba:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80044bc:	f7fe fbd5 	bl	8002c6a <HAL_DMA_Start_IT>
 80044c0:	4603      	mov	r3, r0
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d00b      	beq.n	80044de <HAL_SPI_Receive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044ca:	f043 0210 	orr.w	r2, r3, #16
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	2200      	movs	r2, #0
 80044d6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80044da:	2301      	movs	r3, #1
 80044dc:	e023      	b.n	8004526 <HAL_SPI_Receive_DMA+0x172>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044e8:	2b40      	cmp	r3, #64	@ 0x40
 80044ea:	d007      	beq.n	80044fc <HAL_SPI_Receive_DMA+0x148>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	681a      	ldr	r2, [r3, #0]
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80044fa:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	2200      	movs	r2, #0
 8004500:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	685a      	ldr	r2, [r3, #4]
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f042 0220 	orr.w	r2, r2, #32
 8004512:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	685a      	ldr	r2, [r3, #4]
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f042 0201 	orr.w	r2, r2, #1
 8004522:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8004524:	2300      	movs	r3, #0
}
 8004526:	4618      	mov	r0, r3
 8004528:	3710      	adds	r7, #16
 800452a:	46bd      	mov	sp, r7
 800452c:	bd80      	pop	{r7, pc}
 800452e:	bf00      	nop
 8004530:	080049c3 	.word	0x080049c3
 8004534:	08004873 	.word	0x08004873
 8004538:	080049fb 	.word	0x080049fb

0800453c <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 800453c:	b580      	push	{r7, lr}
 800453e:	b086      	sub	sp, #24
 8004540:	af00      	add	r7, sp, #0
 8004542:	60f8      	str	r0, [r7, #12]
 8004544:	60b9      	str	r1, [r7, #8]
 8004546:	607a      	str	r2, [r7, #4]
 8004548:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004550:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	685b      	ldr	r3, [r3, #4]
 8004556:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8004558:	7dfb      	ldrb	r3, [r7, #23]
 800455a:	2b01      	cmp	r3, #1
 800455c:	d00c      	beq.n	8004578 <HAL_SPI_TransmitReceive_DMA+0x3c>
 800455e:	693b      	ldr	r3, [r7, #16]
 8004560:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004564:	d106      	bne.n	8004574 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	689b      	ldr	r3, [r3, #8]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d102      	bne.n	8004574 <HAL_SPI_TransmitReceive_DMA+0x38>
 800456e:	7dfb      	ldrb	r3, [r7, #23]
 8004570:	2b04      	cmp	r3, #4
 8004572:	d001      	beq.n	8004578 <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004574:	2302      	movs	r3, #2
 8004576:	e0cf      	b.n	8004718 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004578:	68bb      	ldr	r3, [r7, #8]
 800457a:	2b00      	cmp	r3, #0
 800457c:	d005      	beq.n	800458a <HAL_SPI_TransmitReceive_DMA+0x4e>
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2b00      	cmp	r3, #0
 8004582:	d002      	beq.n	800458a <HAL_SPI_TransmitReceive_DMA+0x4e>
 8004584:	887b      	ldrh	r3, [r7, #2]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d101      	bne.n	800458e <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 800458a:	2301      	movs	r3, #1
 800458c:	e0c4      	b.n	8004718 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004594:	2b01      	cmp	r3, #1
 8004596:	d101      	bne.n	800459c <HAL_SPI_TransmitReceive_DMA+0x60>
 8004598:	2302      	movs	r3, #2
 800459a:	e0bd      	b.n	8004718 <HAL_SPI_TransmitReceive_DMA+0x1dc>
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	2201      	movs	r2, #1
 80045a0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80045aa:	b2db      	uxtb	r3, r3
 80045ac:	2b04      	cmp	r3, #4
 80045ae:	d003      	beq.n	80045b8 <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	2205      	movs	r2, #5
 80045b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	2200      	movs	r2, #0
 80045bc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	68ba      	ldr	r2, [r7, #8]
 80045c2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	887a      	ldrh	r2, [r7, #2]
 80045c8:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	887a      	ldrh	r2, [r7, #2]
 80045ce:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	687a      	ldr	r2, [r7, #4]
 80045d4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	887a      	ldrh	r2, [r7, #2]
 80045da:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	887a      	ldrh	r2, [r7, #2]
 80045e0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	2200      	movs	r2, #0
 80045e6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	2200      	movs	r2, #0
 80045ec:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80045f4:	b2db      	uxtb	r3, r3
 80045f6:	2b04      	cmp	r3, #4
 80045f8:	d108      	bne.n	800460c <HAL_SPI_TransmitReceive_DMA+0xd0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045fe:	4a48      	ldr	r2, [pc, #288]	@ (8004720 <HAL_SPI_TransmitReceive_DMA+0x1e4>)
 8004600:	62da      	str	r2, [r3, #44]	@ 0x2c
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004606:	4a47      	ldr	r2, [pc, #284]	@ (8004724 <HAL_SPI_TransmitReceive_DMA+0x1e8>)
 8004608:	629a      	str	r2, [r3, #40]	@ 0x28
 800460a:	e007      	b.n	800461c <HAL_SPI_TransmitReceive_DMA+0xe0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004610:	4a45      	ldr	r2, [pc, #276]	@ (8004728 <HAL_SPI_TransmitReceive_DMA+0x1ec>)
 8004612:	62da      	str	r2, [r3, #44]	@ 0x2c
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004618:	4a44      	ldr	r2, [pc, #272]	@ (800472c <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 800461a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004620:	4a43      	ldr	r2, [pc, #268]	@ (8004730 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 8004622:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004628:	2200      	movs	r2, #0
 800462a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	330c      	adds	r3, #12
 8004636:	4619      	mov	r1, r3
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800463c:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004642:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8004644:	f7fe fb11 	bl	8002c6a <HAL_DMA_Start_IT>
 8004648:	4603      	mov	r3, r0
 800464a:	2b00      	cmp	r3, #0
 800464c:	d00b      	beq.n	8004666 <HAL_SPI_TransmitReceive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004652:	f043 0210 	orr.w	r2, r3, #16
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	2200      	movs	r2, #0
 800465e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8004662:	2301      	movs	r3, #1
 8004664:	e058      	b.n	8004718 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	685a      	ldr	r2, [r3, #4]
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f042 0201 	orr.w	r2, r2, #1
 8004674:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800467a:	2200      	movs	r2, #0
 800467c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferCpltCallback     = NULL;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004682:	2200      	movs	r2, #0
 8004684:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->hdmatx->XferErrorCallback    = NULL;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800468a:	2200      	movs	r2, #0
 800468c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferAbortCallback    = NULL;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004692:	2200      	movs	r2, #0
 8004694:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800469e:	4619      	mov	r1, r3
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	330c      	adds	r3, #12
 80046a6:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80046ac:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80046ae:	f7fe fadc 	bl	8002c6a <HAL_DMA_Start_IT>
 80046b2:	4603      	mov	r3, r0
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d00b      	beq.n	80046d0 <HAL_SPI_TransmitReceive_DMA+0x194>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046bc:	f043 0210 	orr.w	r2, r3, #16
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	2200      	movs	r2, #0
 80046c8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80046cc:	2301      	movs	r3, #1
 80046ce:	e023      	b.n	8004718 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046da:	2b40      	cmp	r3, #64	@ 0x40
 80046dc:	d007      	beq.n	80046ee <HAL_SPI_TransmitReceive_DMA+0x1b2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	681a      	ldr	r2, [r3, #0]
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80046ec:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	2200      	movs	r2, #0
 80046f2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	685a      	ldr	r2, [r3, #4]
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f042 0220 	orr.w	r2, r2, #32
 8004704:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	685a      	ldr	r2, [r3, #4]
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f042 0202 	orr.w	r2, r2, #2
 8004714:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8004716:	2300      	movs	r3, #0
}
 8004718:	4618      	mov	r0, r3
 800471a:	3718      	adds	r7, #24
 800471c:	46bd      	mov	sp, r7
 800471e:	bd80      	pop	{r7, pc}
 8004720:	080049c3 	.word	0x080049c3
 8004724:	08004873 	.word	0x08004873
 8004728:	080049df 	.word	0x080049df
 800472c:	08004919 	.word	0x08004919
 8004730:	080049fb 	.word	0x080049fb

08004734 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004734:	b480      	push	{r7}
 8004736:	b083      	sub	sp, #12
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800473c:	bf00      	nop
 800473e:	370c      	adds	r7, #12
 8004740:	46bd      	mov	sp, r7
 8004742:	bc80      	pop	{r7}
 8004744:	4770      	bx	lr

08004746 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004746:	b480      	push	{r7}
 8004748:	b083      	sub	sp, #12
 800474a:	af00      	add	r7, sp, #0
 800474c:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800474e:	bf00      	nop
 8004750:	370c      	adds	r7, #12
 8004752:	46bd      	mov	sp, r7
 8004754:	bc80      	pop	{r7}
 8004756:	4770      	bx	lr

08004758 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004758:	b480      	push	{r7}
 800475a:	b083      	sub	sp, #12
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8004760:	bf00      	nop
 8004762:	370c      	adds	r7, #12
 8004764:	46bd      	mov	sp, r7
 8004766:	bc80      	pop	{r7}
 8004768:	4770      	bx	lr

0800476a <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800476a:	b480      	push	{r7}
 800476c:	b083      	sub	sp, #12
 800476e:	af00      	add	r7, sp, #0
 8004770:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8004772:	bf00      	nop
 8004774:	370c      	adds	r7, #12
 8004776:	46bd      	mov	sp, r7
 8004778:	bc80      	pop	{r7}
 800477a:	4770      	bx	lr

0800477c <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800477c:	b480      	push	{r7}
 800477e:	b083      	sub	sp, #12
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8004784:	bf00      	nop
 8004786:	370c      	adds	r7, #12
 8004788:	46bd      	mov	sp, r7
 800478a:	bc80      	pop	{r7}
 800478c:	4770      	bx	lr

0800478e <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800478e:	b480      	push	{r7}
 8004790:	b083      	sub	sp, #12
 8004792:	af00      	add	r7, sp, #0
 8004794:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8004796:	bf00      	nop
 8004798:	370c      	adds	r7, #12
 800479a:	46bd      	mov	sp, r7
 800479c:	bc80      	pop	{r7}
 800479e:	4770      	bx	lr

080047a0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80047a0:	b480      	push	{r7}
 80047a2:	b083      	sub	sp, #12
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80047a8:	bf00      	nop
 80047aa:	370c      	adds	r7, #12
 80047ac:	46bd      	mov	sp, r7
 80047ae:	bc80      	pop	{r7}
 80047b0:	4770      	bx	lr

080047b2 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 80047b2:	b480      	push	{r7}
 80047b4:	b083      	sub	sp, #12
 80047b6:	af00      	add	r7, sp, #0
 80047b8:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80047c0:	b2db      	uxtb	r3, r3
}
 80047c2:	4618      	mov	r0, r3
 80047c4:	370c      	adds	r7, #12
 80047c6:	46bd      	mov	sp, r7
 80047c8:	bc80      	pop	{r7}
 80047ca:	4770      	bx	lr

080047cc <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b086      	sub	sp, #24
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047d8:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80047da:	f7fe f935 	bl	8002a48 <HAL_GetTick>
 80047de:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f003 0320 	and.w	r3, r3, #32
 80047ea:	2b20      	cmp	r3, #32
 80047ec:	d03b      	beq.n	8004866 <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80047ee:	697b      	ldr	r3, [r7, #20]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	685a      	ldr	r2, [r3, #4]
 80047f4:	697b      	ldr	r3, [r7, #20]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f022 0220 	bic.w	r2, r2, #32
 80047fc:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80047fe:	697b      	ldr	r3, [r7, #20]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	685a      	ldr	r2, [r3, #4]
 8004804:	697b      	ldr	r3, [r7, #20]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f022 0202 	bic.w	r2, r2, #2
 800480c:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800480e:	693a      	ldr	r2, [r7, #16]
 8004810:	2164      	movs	r1, #100	@ 0x64
 8004812:	6978      	ldr	r0, [r7, #20]
 8004814:	f000 f9ec 	bl	8004bf0 <SPI_EndRxTxTransaction>
 8004818:	4603      	mov	r3, r0
 800481a:	2b00      	cmp	r3, #0
 800481c:	d005      	beq.n	800482a <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800481e:	697b      	ldr	r3, [r7, #20]
 8004820:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004822:	f043 0220 	orr.w	r2, r3, #32
 8004826:	697b      	ldr	r3, [r7, #20]
 8004828:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800482a:	697b      	ldr	r3, [r7, #20]
 800482c:	689b      	ldr	r3, [r3, #8]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d10a      	bne.n	8004848 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004832:	2300      	movs	r3, #0
 8004834:	60fb      	str	r3, [r7, #12]
 8004836:	697b      	ldr	r3, [r7, #20]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	68db      	ldr	r3, [r3, #12]
 800483c:	60fb      	str	r3, [r7, #12]
 800483e:	697b      	ldr	r3, [r7, #20]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	689b      	ldr	r3, [r3, #8]
 8004844:	60fb      	str	r3, [r7, #12]
 8004846:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8004848:	697b      	ldr	r3, [r7, #20]
 800484a:	2200      	movs	r2, #0
 800484c:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 800484e:	697b      	ldr	r3, [r7, #20]
 8004850:	2201      	movs	r2, #1
 8004852:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004856:	697b      	ldr	r3, [r7, #20]
 8004858:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800485a:	2b00      	cmp	r3, #0
 800485c:	d003      	beq.n	8004866 <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800485e:	6978      	ldr	r0, [r7, #20]
 8004860:	f7ff ff9e 	bl	80047a0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004864:	e002      	b.n	800486c <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8004866:	6978      	ldr	r0, [r7, #20]
 8004868:	f7ff ff64 	bl	8004734 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800486c:	3718      	adds	r7, #24
 800486e:	46bd      	mov	sp, r7
 8004870:	bd80      	pop	{r7, pc}

08004872 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004872:	b580      	push	{r7, lr}
 8004874:	b084      	sub	sp, #16
 8004876:	af00      	add	r7, sp, #0
 8004878:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800487e:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004880:	f7fe f8e2 	bl	8002a48 <HAL_GetTick>
 8004884:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f003 0320 	and.w	r3, r3, #32
 8004890:	2b20      	cmp	r3, #32
 8004892:	d03b      	beq.n	800490c <SPI_DMAReceiveCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	685a      	ldr	r2, [r3, #4]
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f022 0220 	bic.w	r2, r2, #32
 80048a2:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	689b      	ldr	r3, [r3, #8]
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d10d      	bne.n	80048c8 <SPI_DMAReceiveCplt+0x56>
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	685b      	ldr	r3, [r3, #4]
 80048b0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80048b4:	d108      	bne.n	80048c8 <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	685a      	ldr	r2, [r3, #4]
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f022 0203 	bic.w	r2, r2, #3
 80048c4:	605a      	str	r2, [r3, #4]
 80048c6:	e007      	b.n	80048d8 <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	685a      	ldr	r2, [r3, #4]
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f022 0201 	bic.w	r2, r2, #1
 80048d6:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80048d8:	68ba      	ldr	r2, [r7, #8]
 80048da:	2164      	movs	r1, #100	@ 0x64
 80048dc:	68f8      	ldr	r0, [r7, #12]
 80048de:	f000 f935 	bl	8004b4c <SPI_EndRxTransaction>
 80048e2:	4603      	mov	r3, r0
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d002      	beq.n	80048ee <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	2220      	movs	r2, #32
 80048ec:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    hspi->RxXferCount = 0U;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	2200      	movs	r2, #0
 80048f2:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	2201      	movs	r2, #1
 80048f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
      }
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004900:	2b00      	cmp	r3, #0
 8004902:	d003      	beq.n	800490c <SPI_DMAReceiveCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004904:	68f8      	ldr	r0, [r7, #12]
 8004906:	f7ff ff4b 	bl	80047a0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800490a:	e002      	b.n	8004912 <SPI_DMAReceiveCplt+0xa0>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 800490c:	68f8      	ldr	r0, [r7, #12]
 800490e:	f7ff ff1a 	bl	8004746 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004912:	3710      	adds	r7, #16
 8004914:	46bd      	mov	sp, r7
 8004916:	bd80      	pop	{r7, pc}

08004918 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	b084      	sub	sp, #16
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004924:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004926:	f7fe f88f 	bl	8002a48 <HAL_GetTick>
 800492a:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f003 0320 	and.w	r3, r3, #32
 8004936:	2b20      	cmp	r3, #32
 8004938:	d02f      	beq.n	800499a <SPI_DMATransmitReceiveCplt+0x82>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	685a      	ldr	r2, [r3, #4]
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f022 0220 	bic.w	r2, r2, #32
 8004948:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800494a:	68ba      	ldr	r2, [r7, #8]
 800494c:	2164      	movs	r1, #100	@ 0x64
 800494e:	68f8      	ldr	r0, [r7, #12]
 8004950:	f000 f94e 	bl	8004bf0 <SPI_EndRxTxTransaction>
 8004954:	4603      	mov	r3, r0
 8004956:	2b00      	cmp	r3, #0
 8004958:	d005      	beq.n	8004966 <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800495e:	f043 0220 	orr.w	r2, r3, #32
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	685a      	ldr	r2, [r3, #4]
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f022 0203 	bic.w	r2, r2, #3
 8004974:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	2200      	movs	r2, #0
 800497a:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	2200      	movs	r2, #0
 8004980:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	2201      	movs	r2, #1
 8004986:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
      }
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800498e:	2b00      	cmp	r3, #0
 8004990:	d003      	beq.n	800499a <SPI_DMATransmitReceiveCplt+0x82>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004992:	68f8      	ldr	r0, [r7, #12]
 8004994:	f7ff ff04 	bl	80047a0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004998:	e002      	b.n	80049a0 <SPI_DMATransmitReceiveCplt+0x88>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 800499a:	68f8      	ldr	r0, [r7, #12]
 800499c:	f7ff fedc 	bl	8004758 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80049a0:	3710      	adds	r7, #16
 80049a2:	46bd      	mov	sp, r7
 80049a4:	bd80      	pop	{r7, pc}

080049a6 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80049a6:	b580      	push	{r7, lr}
 80049a8:	b084      	sub	sp, #16
 80049aa:	af00      	add	r7, sp, #0
 80049ac:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049b2:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 80049b4:	68f8      	ldr	r0, [r7, #12]
 80049b6:	f7ff fed8 	bl	800476a <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80049ba:	bf00      	nop
 80049bc:	3710      	adds	r7, #16
 80049be:	46bd      	mov	sp, r7
 80049c0:	bd80      	pop	{r7, pc}

080049c2 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80049c2:	b580      	push	{r7, lr}
 80049c4:	b084      	sub	sp, #16
 80049c6:	af00      	add	r7, sp, #0
 80049c8:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049ce:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 80049d0:	68f8      	ldr	r0, [r7, #12]
 80049d2:	f7ff fed3 	bl	800477c <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80049d6:	bf00      	nop
 80049d8:	3710      	adds	r7, #16
 80049da:	46bd      	mov	sp, r7
 80049dc:	bd80      	pop	{r7, pc}

080049de <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80049de:	b580      	push	{r7, lr}
 80049e0:	b084      	sub	sp, #16
 80049e2:	af00      	add	r7, sp, #0
 80049e4:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049ea:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 80049ec:	68f8      	ldr	r0, [r7, #12]
 80049ee:	f7ff fece 	bl	800478e <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80049f2:	bf00      	nop
 80049f4:	3710      	adds	r7, #16
 80049f6:	46bd      	mov	sp, r7
 80049f8:	bd80      	pop	{r7, pc}

080049fa <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80049fa:	b580      	push	{r7, lr}
 80049fc:	b084      	sub	sp, #16
 80049fe:	af00      	add	r7, sp, #0
 8004a00:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a06:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	685a      	ldr	r2, [r3, #4]
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f022 0203 	bic.w	r2, r2, #3
 8004a16:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a1c:	f043 0210 	orr.w	r2, r3, #16
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	2201      	movs	r2, #1
 8004a28:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004a2c:	68f8      	ldr	r0, [r7, #12]
 8004a2e:	f7ff feb7 	bl	80047a0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004a32:	bf00      	nop
 8004a34:	3710      	adds	r7, #16
 8004a36:	46bd      	mov	sp, r7
 8004a38:	bd80      	pop	{r7, pc}
	...

08004a3c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b088      	sub	sp, #32
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	60f8      	str	r0, [r7, #12]
 8004a44:	60b9      	str	r1, [r7, #8]
 8004a46:	603b      	str	r3, [r7, #0]
 8004a48:	4613      	mov	r3, r2
 8004a4a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004a4c:	f7fd fffc 	bl	8002a48 <HAL_GetTick>
 8004a50:	4602      	mov	r2, r0
 8004a52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a54:	1a9b      	subs	r3, r3, r2
 8004a56:	683a      	ldr	r2, [r7, #0]
 8004a58:	4413      	add	r3, r2
 8004a5a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004a5c:	f7fd fff4 	bl	8002a48 <HAL_GetTick>
 8004a60:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004a62:	4b39      	ldr	r3, [pc, #228]	@ (8004b48 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	015b      	lsls	r3, r3, #5
 8004a68:	0d1b      	lsrs	r3, r3, #20
 8004a6a:	69fa      	ldr	r2, [r7, #28]
 8004a6c:	fb02 f303 	mul.w	r3, r2, r3
 8004a70:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004a72:	e054      	b.n	8004b1e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a7a:	d050      	beq.n	8004b1e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004a7c:	f7fd ffe4 	bl	8002a48 <HAL_GetTick>
 8004a80:	4602      	mov	r2, r0
 8004a82:	69bb      	ldr	r3, [r7, #24]
 8004a84:	1ad3      	subs	r3, r2, r3
 8004a86:	69fa      	ldr	r2, [r7, #28]
 8004a88:	429a      	cmp	r2, r3
 8004a8a:	d902      	bls.n	8004a92 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004a8c:	69fb      	ldr	r3, [r7, #28]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d13d      	bne.n	8004b0e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	685a      	ldr	r2, [r3, #4]
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004aa0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	685b      	ldr	r3, [r3, #4]
 8004aa6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004aaa:	d111      	bne.n	8004ad0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	689b      	ldr	r3, [r3, #8]
 8004ab0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004ab4:	d004      	beq.n	8004ac0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	689b      	ldr	r3, [r3, #8]
 8004aba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004abe:	d107      	bne.n	8004ad0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	681a      	ldr	r2, [r3, #0]
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004ace:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ad4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ad8:	d10f      	bne.n	8004afa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	681a      	ldr	r2, [r3, #0]
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004ae8:	601a      	str	r2, [r3, #0]
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	681a      	ldr	r2, [r3, #0]
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004af8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	2201      	movs	r2, #1
 8004afe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	2200      	movs	r2, #0
 8004b06:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004b0a:	2303      	movs	r3, #3
 8004b0c:	e017      	b.n	8004b3e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004b0e:	697b      	ldr	r3, [r7, #20]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d101      	bne.n	8004b18 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004b14:	2300      	movs	r3, #0
 8004b16:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004b18:	697b      	ldr	r3, [r7, #20]
 8004b1a:	3b01      	subs	r3, #1
 8004b1c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	689a      	ldr	r2, [r3, #8]
 8004b24:	68bb      	ldr	r3, [r7, #8]
 8004b26:	4013      	ands	r3, r2
 8004b28:	68ba      	ldr	r2, [r7, #8]
 8004b2a:	429a      	cmp	r2, r3
 8004b2c:	bf0c      	ite	eq
 8004b2e:	2301      	moveq	r3, #1
 8004b30:	2300      	movne	r3, #0
 8004b32:	b2db      	uxtb	r3, r3
 8004b34:	461a      	mov	r2, r3
 8004b36:	79fb      	ldrb	r3, [r7, #7]
 8004b38:	429a      	cmp	r2, r3
 8004b3a:	d19b      	bne.n	8004a74 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004b3c:	2300      	movs	r3, #0
}
 8004b3e:	4618      	mov	r0, r3
 8004b40:	3720      	adds	r7, #32
 8004b42:	46bd      	mov	sp, r7
 8004b44:	bd80      	pop	{r7, pc}
 8004b46:	bf00      	nop
 8004b48:	20000000 	.word	0x20000000

08004b4c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	b086      	sub	sp, #24
 8004b50:	af02      	add	r7, sp, #8
 8004b52:	60f8      	str	r0, [r7, #12]
 8004b54:	60b9      	str	r1, [r7, #8]
 8004b56:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	685b      	ldr	r3, [r3, #4]
 8004b5c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004b60:	d111      	bne.n	8004b86 <SPI_EndRxTransaction+0x3a>
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	689b      	ldr	r3, [r3, #8]
 8004b66:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b6a:	d004      	beq.n	8004b76 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	689b      	ldr	r3, [r3, #8]
 8004b70:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b74:	d107      	bne.n	8004b86 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	681a      	ldr	r2, [r3, #0]
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b84:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	685b      	ldr	r3, [r3, #4]
 8004b8a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004b8e:	d117      	bne.n	8004bc0 <SPI_EndRxTransaction+0x74>
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	689b      	ldr	r3, [r3, #8]
 8004b94:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b98:	d112      	bne.n	8004bc0 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	9300      	str	r3, [sp, #0]
 8004b9e:	68bb      	ldr	r3, [r7, #8]
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	2101      	movs	r1, #1
 8004ba4:	68f8      	ldr	r0, [r7, #12]
 8004ba6:	f7ff ff49 	bl	8004a3c <SPI_WaitFlagStateUntilTimeout>
 8004baa:	4603      	mov	r3, r0
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d01a      	beq.n	8004be6 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bb4:	f043 0220 	orr.w	r2, r3, #32
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004bbc:	2303      	movs	r3, #3
 8004bbe:	e013      	b.n	8004be8 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	9300      	str	r3, [sp, #0]
 8004bc4:	68bb      	ldr	r3, [r7, #8]
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	2180      	movs	r1, #128	@ 0x80
 8004bca:	68f8      	ldr	r0, [r7, #12]
 8004bcc:	f7ff ff36 	bl	8004a3c <SPI_WaitFlagStateUntilTimeout>
 8004bd0:	4603      	mov	r3, r0
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d007      	beq.n	8004be6 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bda:	f043 0220 	orr.w	r2, r3, #32
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004be2:	2303      	movs	r3, #3
 8004be4:	e000      	b.n	8004be8 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8004be6:	2300      	movs	r3, #0
}
 8004be8:	4618      	mov	r0, r3
 8004bea:	3710      	adds	r7, #16
 8004bec:	46bd      	mov	sp, r7
 8004bee:	bd80      	pop	{r7, pc}

08004bf0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	b086      	sub	sp, #24
 8004bf4:	af02      	add	r7, sp, #8
 8004bf6:	60f8      	str	r0, [r7, #12]
 8004bf8:	60b9      	str	r1, [r7, #8]
 8004bfa:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	9300      	str	r3, [sp, #0]
 8004c00:	68bb      	ldr	r3, [r7, #8]
 8004c02:	2201      	movs	r2, #1
 8004c04:	2102      	movs	r1, #2
 8004c06:	68f8      	ldr	r0, [r7, #12]
 8004c08:	f7ff ff18 	bl	8004a3c <SPI_WaitFlagStateUntilTimeout>
 8004c0c:	4603      	mov	r3, r0
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d007      	beq.n	8004c22 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c16:	f043 0220 	orr.w	r2, r3, #32
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004c1e:	2303      	movs	r3, #3
 8004c20:	e013      	b.n	8004c4a <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	9300      	str	r3, [sp, #0]
 8004c26:	68bb      	ldr	r3, [r7, #8]
 8004c28:	2200      	movs	r2, #0
 8004c2a:	2180      	movs	r1, #128	@ 0x80
 8004c2c:	68f8      	ldr	r0, [r7, #12]
 8004c2e:	f7ff ff05 	bl	8004a3c <SPI_WaitFlagStateUntilTimeout>
 8004c32:	4603      	mov	r3, r0
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d007      	beq.n	8004c48 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c3c:	f043 0220 	orr.w	r2, r3, #32
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004c44:	2303      	movs	r3, #3
 8004c46:	e000      	b.n	8004c4a <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8004c48:	2300      	movs	r3, #0
}
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	3710      	adds	r7, #16
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	bd80      	pop	{r7, pc}

08004c52 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004c52:	b580      	push	{r7, lr}
 8004c54:	b082      	sub	sp, #8
 8004c56:	af00      	add	r7, sp, #0
 8004c58:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d101      	bne.n	8004c64 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004c60:	2301      	movs	r3, #1
 8004c62:	e042      	b.n	8004cea <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c6a:	b2db      	uxtb	r3, r3
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d106      	bne.n	8004c7e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2200      	movs	r2, #0
 8004c74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004c78:	6878      	ldr	r0, [r7, #4]
 8004c7a:	f7fd fd27 	bl	80026cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2224      	movs	r2, #36	@ 0x24
 8004c82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	68da      	ldr	r2, [r3, #12]
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004c94:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004c96:	6878      	ldr	r0, [r7, #4]
 8004c98:	f000 f972 	bl	8004f80 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	691a      	ldr	r2, [r3, #16]
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004caa:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	695a      	ldr	r2, [r3, #20]
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004cba:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	68da      	ldr	r2, [r3, #12]
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004cca:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2200      	movs	r2, #0
 8004cd0:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2220      	movs	r2, #32
 8004cd6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2220      	movs	r2, #32
 8004cde:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004ce8:	2300      	movs	r3, #0
}
 8004cea:	4618      	mov	r0, r3
 8004cec:	3708      	adds	r7, #8
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	bd80      	pop	{r7, pc}

08004cf2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004cf2:	b580      	push	{r7, lr}
 8004cf4:	b08a      	sub	sp, #40	@ 0x28
 8004cf6:	af02      	add	r7, sp, #8
 8004cf8:	60f8      	str	r0, [r7, #12]
 8004cfa:	60b9      	str	r1, [r7, #8]
 8004cfc:	603b      	str	r3, [r7, #0]
 8004cfe:	4613      	mov	r3, r2
 8004d00:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004d02:	2300      	movs	r3, #0
 8004d04:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d0c:	b2db      	uxtb	r3, r3
 8004d0e:	2b20      	cmp	r3, #32
 8004d10:	d175      	bne.n	8004dfe <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d12:	68bb      	ldr	r3, [r7, #8]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d002      	beq.n	8004d1e <HAL_UART_Transmit+0x2c>
 8004d18:	88fb      	ldrh	r3, [r7, #6]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d101      	bne.n	8004d22 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004d1e:	2301      	movs	r3, #1
 8004d20:	e06e      	b.n	8004e00 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	2200      	movs	r2, #0
 8004d26:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	2221      	movs	r2, #33	@ 0x21
 8004d2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004d30:	f7fd fe8a 	bl	8002a48 <HAL_GetTick>
 8004d34:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	88fa      	ldrh	r2, [r7, #6]
 8004d3a:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	88fa      	ldrh	r2, [r7, #6]
 8004d40:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	689b      	ldr	r3, [r3, #8]
 8004d46:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d4a:	d108      	bne.n	8004d5e <HAL_UART_Transmit+0x6c>
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	691b      	ldr	r3, [r3, #16]
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d104      	bne.n	8004d5e <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004d54:	2300      	movs	r3, #0
 8004d56:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004d58:	68bb      	ldr	r3, [r7, #8]
 8004d5a:	61bb      	str	r3, [r7, #24]
 8004d5c:	e003      	b.n	8004d66 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004d5e:	68bb      	ldr	r3, [r7, #8]
 8004d60:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004d62:	2300      	movs	r3, #0
 8004d64:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004d66:	e02e      	b.n	8004dc6 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	9300      	str	r3, [sp, #0]
 8004d6c:	697b      	ldr	r3, [r7, #20]
 8004d6e:	2200      	movs	r2, #0
 8004d70:	2180      	movs	r1, #128	@ 0x80
 8004d72:	68f8      	ldr	r0, [r7, #12]
 8004d74:	f000 f848 	bl	8004e08 <UART_WaitOnFlagUntilTimeout>
 8004d78:	4603      	mov	r3, r0
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d005      	beq.n	8004d8a <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	2220      	movs	r2, #32
 8004d82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004d86:	2303      	movs	r3, #3
 8004d88:	e03a      	b.n	8004e00 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004d8a:	69fb      	ldr	r3, [r7, #28]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d10b      	bne.n	8004da8 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004d90:	69bb      	ldr	r3, [r7, #24]
 8004d92:	881b      	ldrh	r3, [r3, #0]
 8004d94:	461a      	mov	r2, r3
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004d9e:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004da0:	69bb      	ldr	r3, [r7, #24]
 8004da2:	3302      	adds	r3, #2
 8004da4:	61bb      	str	r3, [r7, #24]
 8004da6:	e007      	b.n	8004db8 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004da8:	69fb      	ldr	r3, [r7, #28]
 8004daa:	781a      	ldrb	r2, [r3, #0]
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004db2:	69fb      	ldr	r3, [r7, #28]
 8004db4:	3301      	adds	r3, #1
 8004db6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004dbc:	b29b      	uxth	r3, r3
 8004dbe:	3b01      	subs	r3, #1
 8004dc0:	b29a      	uxth	r2, r3
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004dca:	b29b      	uxth	r3, r3
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d1cb      	bne.n	8004d68 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	9300      	str	r3, [sp, #0]
 8004dd4:	697b      	ldr	r3, [r7, #20]
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	2140      	movs	r1, #64	@ 0x40
 8004dda:	68f8      	ldr	r0, [r7, #12]
 8004ddc:	f000 f814 	bl	8004e08 <UART_WaitOnFlagUntilTimeout>
 8004de0:	4603      	mov	r3, r0
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d005      	beq.n	8004df2 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	2220      	movs	r2, #32
 8004dea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004dee:	2303      	movs	r3, #3
 8004df0:	e006      	b.n	8004e00 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	2220      	movs	r2, #32
 8004df6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	e000      	b.n	8004e00 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004dfe:	2302      	movs	r3, #2
  }
}
 8004e00:	4618      	mov	r0, r3
 8004e02:	3720      	adds	r7, #32
 8004e04:	46bd      	mov	sp, r7
 8004e06:	bd80      	pop	{r7, pc}

08004e08 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b086      	sub	sp, #24
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	60f8      	str	r0, [r7, #12]
 8004e10:	60b9      	str	r1, [r7, #8]
 8004e12:	603b      	str	r3, [r7, #0]
 8004e14:	4613      	mov	r3, r2
 8004e16:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e18:	e03b      	b.n	8004e92 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e1a:	6a3b      	ldr	r3, [r7, #32]
 8004e1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e20:	d037      	beq.n	8004e92 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e22:	f7fd fe11 	bl	8002a48 <HAL_GetTick>
 8004e26:	4602      	mov	r2, r0
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	1ad3      	subs	r3, r2, r3
 8004e2c:	6a3a      	ldr	r2, [r7, #32]
 8004e2e:	429a      	cmp	r2, r3
 8004e30:	d302      	bcc.n	8004e38 <UART_WaitOnFlagUntilTimeout+0x30>
 8004e32:	6a3b      	ldr	r3, [r7, #32]
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d101      	bne.n	8004e3c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004e38:	2303      	movs	r3, #3
 8004e3a:	e03a      	b.n	8004eb2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	68db      	ldr	r3, [r3, #12]
 8004e42:	f003 0304 	and.w	r3, r3, #4
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d023      	beq.n	8004e92 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004e4a:	68bb      	ldr	r3, [r7, #8]
 8004e4c:	2b80      	cmp	r3, #128	@ 0x80
 8004e4e:	d020      	beq.n	8004e92 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004e50:	68bb      	ldr	r3, [r7, #8]
 8004e52:	2b40      	cmp	r3, #64	@ 0x40
 8004e54:	d01d      	beq.n	8004e92 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f003 0308 	and.w	r3, r3, #8
 8004e60:	2b08      	cmp	r3, #8
 8004e62:	d116      	bne.n	8004e92 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004e64:	2300      	movs	r3, #0
 8004e66:	617b      	str	r3, [r7, #20]
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	617b      	str	r3, [r7, #20]
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	685b      	ldr	r3, [r3, #4]
 8004e76:	617b      	str	r3, [r7, #20]
 8004e78:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004e7a:	68f8      	ldr	r0, [r7, #12]
 8004e7c:	f000 f81d 	bl	8004eba <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	2208      	movs	r2, #8
 8004e84:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	2200      	movs	r2, #0
 8004e8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004e8e:	2301      	movs	r3, #1
 8004e90:	e00f      	b.n	8004eb2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	681a      	ldr	r2, [r3, #0]
 8004e98:	68bb      	ldr	r3, [r7, #8]
 8004e9a:	4013      	ands	r3, r2
 8004e9c:	68ba      	ldr	r2, [r7, #8]
 8004e9e:	429a      	cmp	r2, r3
 8004ea0:	bf0c      	ite	eq
 8004ea2:	2301      	moveq	r3, #1
 8004ea4:	2300      	movne	r3, #0
 8004ea6:	b2db      	uxtb	r3, r3
 8004ea8:	461a      	mov	r2, r3
 8004eaa:	79fb      	ldrb	r3, [r7, #7]
 8004eac:	429a      	cmp	r2, r3
 8004eae:	d0b4      	beq.n	8004e1a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004eb0:	2300      	movs	r3, #0
}
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	3718      	adds	r7, #24
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	bd80      	pop	{r7, pc}

08004eba <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004eba:	b480      	push	{r7}
 8004ebc:	b095      	sub	sp, #84	@ 0x54
 8004ebe:	af00      	add	r7, sp, #0
 8004ec0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	330c      	adds	r3, #12
 8004ec8:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004eca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ecc:	e853 3f00 	ldrex	r3, [r3]
 8004ed0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004ed2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ed4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004ed8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	330c      	adds	r3, #12
 8004ee0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004ee2:	643a      	str	r2, [r7, #64]	@ 0x40
 8004ee4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ee6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004ee8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004eea:	e841 2300 	strex	r3, r2, [r1]
 8004eee:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004ef0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d1e5      	bne.n	8004ec2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	3314      	adds	r3, #20
 8004efc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004efe:	6a3b      	ldr	r3, [r7, #32]
 8004f00:	e853 3f00 	ldrex	r3, [r3]
 8004f04:	61fb      	str	r3, [r7, #28]
   return(result);
 8004f06:	69fb      	ldr	r3, [r7, #28]
 8004f08:	f023 0301 	bic.w	r3, r3, #1
 8004f0c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	3314      	adds	r3, #20
 8004f14:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004f16:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004f18:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f1a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004f1c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004f1e:	e841 2300 	strex	r3, r2, [r1]
 8004f22:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004f24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d1e5      	bne.n	8004ef6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f2e:	2b01      	cmp	r3, #1
 8004f30:	d119      	bne.n	8004f66 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	330c      	adds	r3, #12
 8004f38:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	e853 3f00 	ldrex	r3, [r3]
 8004f40:	60bb      	str	r3, [r7, #8]
   return(result);
 8004f42:	68bb      	ldr	r3, [r7, #8]
 8004f44:	f023 0310 	bic.w	r3, r3, #16
 8004f48:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	330c      	adds	r3, #12
 8004f50:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004f52:	61ba      	str	r2, [r7, #24]
 8004f54:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f56:	6979      	ldr	r1, [r7, #20]
 8004f58:	69ba      	ldr	r2, [r7, #24]
 8004f5a:	e841 2300 	strex	r3, r2, [r1]
 8004f5e:	613b      	str	r3, [r7, #16]
   return(result);
 8004f60:	693b      	ldr	r3, [r7, #16]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d1e5      	bne.n	8004f32 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	2220      	movs	r2, #32
 8004f6a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	2200      	movs	r2, #0
 8004f72:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004f74:	bf00      	nop
 8004f76:	3754      	adds	r7, #84	@ 0x54
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	bc80      	pop	{r7}
 8004f7c:	4770      	bx	lr
	...

08004f80 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f80:	b580      	push	{r7, lr}
 8004f82:	b084      	sub	sp, #16
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	691b      	ldr	r3, [r3, #16]
 8004f8e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	68da      	ldr	r2, [r3, #12]
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	430a      	orrs	r2, r1
 8004f9c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	689a      	ldr	r2, [r3, #8]
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	691b      	ldr	r3, [r3, #16]
 8004fa6:	431a      	orrs	r2, r3
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	695b      	ldr	r3, [r3, #20]
 8004fac:	4313      	orrs	r3, r2
 8004fae:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	68db      	ldr	r3, [r3, #12]
 8004fb6:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004fba:	f023 030c 	bic.w	r3, r3, #12
 8004fbe:	687a      	ldr	r2, [r7, #4]
 8004fc0:	6812      	ldr	r2, [r2, #0]
 8004fc2:	68b9      	ldr	r1, [r7, #8]
 8004fc4:	430b      	orrs	r3, r1
 8004fc6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	695b      	ldr	r3, [r3, #20]
 8004fce:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	699a      	ldr	r2, [r3, #24]
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	430a      	orrs	r2, r1
 8004fdc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	4a2c      	ldr	r2, [pc, #176]	@ (8005094 <UART_SetConfig+0x114>)
 8004fe4:	4293      	cmp	r3, r2
 8004fe6:	d103      	bne.n	8004ff0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004fe8:	f7fe fc76 	bl	80038d8 <HAL_RCC_GetPCLK2Freq>
 8004fec:	60f8      	str	r0, [r7, #12]
 8004fee:	e002      	b.n	8004ff6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004ff0:	f7fe fc5e 	bl	80038b0 <HAL_RCC_GetPCLK1Freq>
 8004ff4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004ff6:	68fa      	ldr	r2, [r7, #12]
 8004ff8:	4613      	mov	r3, r2
 8004ffa:	009b      	lsls	r3, r3, #2
 8004ffc:	4413      	add	r3, r2
 8004ffe:	009a      	lsls	r2, r3, #2
 8005000:	441a      	add	r2, r3
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	685b      	ldr	r3, [r3, #4]
 8005006:	009b      	lsls	r3, r3, #2
 8005008:	fbb2 f3f3 	udiv	r3, r2, r3
 800500c:	4a22      	ldr	r2, [pc, #136]	@ (8005098 <UART_SetConfig+0x118>)
 800500e:	fba2 2303 	umull	r2, r3, r2, r3
 8005012:	095b      	lsrs	r3, r3, #5
 8005014:	0119      	lsls	r1, r3, #4
 8005016:	68fa      	ldr	r2, [r7, #12]
 8005018:	4613      	mov	r3, r2
 800501a:	009b      	lsls	r3, r3, #2
 800501c:	4413      	add	r3, r2
 800501e:	009a      	lsls	r2, r3, #2
 8005020:	441a      	add	r2, r3
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	685b      	ldr	r3, [r3, #4]
 8005026:	009b      	lsls	r3, r3, #2
 8005028:	fbb2 f2f3 	udiv	r2, r2, r3
 800502c:	4b1a      	ldr	r3, [pc, #104]	@ (8005098 <UART_SetConfig+0x118>)
 800502e:	fba3 0302 	umull	r0, r3, r3, r2
 8005032:	095b      	lsrs	r3, r3, #5
 8005034:	2064      	movs	r0, #100	@ 0x64
 8005036:	fb00 f303 	mul.w	r3, r0, r3
 800503a:	1ad3      	subs	r3, r2, r3
 800503c:	011b      	lsls	r3, r3, #4
 800503e:	3332      	adds	r3, #50	@ 0x32
 8005040:	4a15      	ldr	r2, [pc, #84]	@ (8005098 <UART_SetConfig+0x118>)
 8005042:	fba2 2303 	umull	r2, r3, r2, r3
 8005046:	095b      	lsrs	r3, r3, #5
 8005048:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800504c:	4419      	add	r1, r3
 800504e:	68fa      	ldr	r2, [r7, #12]
 8005050:	4613      	mov	r3, r2
 8005052:	009b      	lsls	r3, r3, #2
 8005054:	4413      	add	r3, r2
 8005056:	009a      	lsls	r2, r3, #2
 8005058:	441a      	add	r2, r3
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	685b      	ldr	r3, [r3, #4]
 800505e:	009b      	lsls	r3, r3, #2
 8005060:	fbb2 f2f3 	udiv	r2, r2, r3
 8005064:	4b0c      	ldr	r3, [pc, #48]	@ (8005098 <UART_SetConfig+0x118>)
 8005066:	fba3 0302 	umull	r0, r3, r3, r2
 800506a:	095b      	lsrs	r3, r3, #5
 800506c:	2064      	movs	r0, #100	@ 0x64
 800506e:	fb00 f303 	mul.w	r3, r0, r3
 8005072:	1ad3      	subs	r3, r2, r3
 8005074:	011b      	lsls	r3, r3, #4
 8005076:	3332      	adds	r3, #50	@ 0x32
 8005078:	4a07      	ldr	r2, [pc, #28]	@ (8005098 <UART_SetConfig+0x118>)
 800507a:	fba2 2303 	umull	r2, r3, r2, r3
 800507e:	095b      	lsrs	r3, r3, #5
 8005080:	f003 020f 	and.w	r2, r3, #15
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	440a      	add	r2, r1
 800508a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800508c:	bf00      	nop
 800508e:	3710      	adds	r7, #16
 8005090:	46bd      	mov	sp, r7
 8005092:	bd80      	pop	{r7, pc}
 8005094:	40013800 	.word	0x40013800
 8005098:	51eb851f 	.word	0x51eb851f

0800509c <srand>:
 800509c:	b538      	push	{r3, r4, r5, lr}
 800509e:	4b10      	ldr	r3, [pc, #64]	@ (80050e0 <srand+0x44>)
 80050a0:	4604      	mov	r4, r0
 80050a2:	681d      	ldr	r5, [r3, #0]
 80050a4:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80050a6:	b9b3      	cbnz	r3, 80050d6 <srand+0x3a>
 80050a8:	2018      	movs	r0, #24
 80050aa:	f000 faa7 	bl	80055fc <malloc>
 80050ae:	4602      	mov	r2, r0
 80050b0:	6328      	str	r0, [r5, #48]	@ 0x30
 80050b2:	b920      	cbnz	r0, 80050be <srand+0x22>
 80050b4:	2146      	movs	r1, #70	@ 0x46
 80050b6:	4b0b      	ldr	r3, [pc, #44]	@ (80050e4 <srand+0x48>)
 80050b8:	480b      	ldr	r0, [pc, #44]	@ (80050e8 <srand+0x4c>)
 80050ba:	f000 fa39 	bl	8005530 <__assert_func>
 80050be:	490b      	ldr	r1, [pc, #44]	@ (80050ec <srand+0x50>)
 80050c0:	4b0b      	ldr	r3, [pc, #44]	@ (80050f0 <srand+0x54>)
 80050c2:	e9c0 1300 	strd	r1, r3, [r0]
 80050c6:	4b0b      	ldr	r3, [pc, #44]	@ (80050f4 <srand+0x58>)
 80050c8:	2100      	movs	r1, #0
 80050ca:	6083      	str	r3, [r0, #8]
 80050cc:	230b      	movs	r3, #11
 80050ce:	8183      	strh	r3, [r0, #12]
 80050d0:	2001      	movs	r0, #1
 80050d2:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80050d6:	2200      	movs	r2, #0
 80050d8:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80050da:	611c      	str	r4, [r3, #16]
 80050dc:	615a      	str	r2, [r3, #20]
 80050de:	bd38      	pop	{r3, r4, r5, pc}
 80050e0:	20000018 	.word	0x20000018
 80050e4:	08006b82 	.word	0x08006b82
 80050e8:	08006b99 	.word	0x08006b99
 80050ec:	abcd330e 	.word	0xabcd330e
 80050f0:	e66d1234 	.word	0xe66d1234
 80050f4:	0005deec 	.word	0x0005deec

080050f8 <rand>:
 80050f8:	4b16      	ldr	r3, [pc, #88]	@ (8005154 <rand+0x5c>)
 80050fa:	b510      	push	{r4, lr}
 80050fc:	681c      	ldr	r4, [r3, #0]
 80050fe:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8005100:	b9b3      	cbnz	r3, 8005130 <rand+0x38>
 8005102:	2018      	movs	r0, #24
 8005104:	f000 fa7a 	bl	80055fc <malloc>
 8005108:	4602      	mov	r2, r0
 800510a:	6320      	str	r0, [r4, #48]	@ 0x30
 800510c:	b920      	cbnz	r0, 8005118 <rand+0x20>
 800510e:	2152      	movs	r1, #82	@ 0x52
 8005110:	4b11      	ldr	r3, [pc, #68]	@ (8005158 <rand+0x60>)
 8005112:	4812      	ldr	r0, [pc, #72]	@ (800515c <rand+0x64>)
 8005114:	f000 fa0c 	bl	8005530 <__assert_func>
 8005118:	4911      	ldr	r1, [pc, #68]	@ (8005160 <rand+0x68>)
 800511a:	4b12      	ldr	r3, [pc, #72]	@ (8005164 <rand+0x6c>)
 800511c:	e9c0 1300 	strd	r1, r3, [r0]
 8005120:	4b11      	ldr	r3, [pc, #68]	@ (8005168 <rand+0x70>)
 8005122:	2100      	movs	r1, #0
 8005124:	6083      	str	r3, [r0, #8]
 8005126:	230b      	movs	r3, #11
 8005128:	8183      	strh	r3, [r0, #12]
 800512a:	2001      	movs	r0, #1
 800512c:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8005130:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8005132:	480e      	ldr	r0, [pc, #56]	@ (800516c <rand+0x74>)
 8005134:	690b      	ldr	r3, [r1, #16]
 8005136:	694c      	ldr	r4, [r1, #20]
 8005138:	4358      	muls	r0, r3
 800513a:	4a0d      	ldr	r2, [pc, #52]	@ (8005170 <rand+0x78>)
 800513c:	fb02 0004 	mla	r0, r2, r4, r0
 8005140:	fba3 3202 	umull	r3, r2, r3, r2
 8005144:	3301      	adds	r3, #1
 8005146:	eb40 0002 	adc.w	r0, r0, r2
 800514a:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800514e:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8005152:	bd10      	pop	{r4, pc}
 8005154:	20000018 	.word	0x20000018
 8005158:	08006b82 	.word	0x08006b82
 800515c:	08006b99 	.word	0x08006b99
 8005160:	abcd330e 	.word	0xabcd330e
 8005164:	e66d1234 	.word	0xe66d1234
 8005168:	0005deec 	.word	0x0005deec
 800516c:	5851f42d 	.word	0x5851f42d
 8005170:	4c957f2d 	.word	0x4c957f2d

08005174 <std>:
 8005174:	2300      	movs	r3, #0
 8005176:	b510      	push	{r4, lr}
 8005178:	4604      	mov	r4, r0
 800517a:	e9c0 3300 	strd	r3, r3, [r0]
 800517e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005182:	6083      	str	r3, [r0, #8]
 8005184:	8181      	strh	r1, [r0, #12]
 8005186:	6643      	str	r3, [r0, #100]	@ 0x64
 8005188:	81c2      	strh	r2, [r0, #14]
 800518a:	6183      	str	r3, [r0, #24]
 800518c:	4619      	mov	r1, r3
 800518e:	2208      	movs	r2, #8
 8005190:	305c      	adds	r0, #92	@ 0x5c
 8005192:	f000 f943 	bl	800541c <memset>
 8005196:	4b0d      	ldr	r3, [pc, #52]	@ (80051cc <std+0x58>)
 8005198:	6224      	str	r4, [r4, #32]
 800519a:	6263      	str	r3, [r4, #36]	@ 0x24
 800519c:	4b0c      	ldr	r3, [pc, #48]	@ (80051d0 <std+0x5c>)
 800519e:	62a3      	str	r3, [r4, #40]	@ 0x28
 80051a0:	4b0c      	ldr	r3, [pc, #48]	@ (80051d4 <std+0x60>)
 80051a2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80051a4:	4b0c      	ldr	r3, [pc, #48]	@ (80051d8 <std+0x64>)
 80051a6:	6323      	str	r3, [r4, #48]	@ 0x30
 80051a8:	4b0c      	ldr	r3, [pc, #48]	@ (80051dc <std+0x68>)
 80051aa:	429c      	cmp	r4, r3
 80051ac:	d006      	beq.n	80051bc <std+0x48>
 80051ae:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80051b2:	4294      	cmp	r4, r2
 80051b4:	d002      	beq.n	80051bc <std+0x48>
 80051b6:	33d0      	adds	r3, #208	@ 0xd0
 80051b8:	429c      	cmp	r4, r3
 80051ba:	d105      	bne.n	80051c8 <std+0x54>
 80051bc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80051c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80051c4:	f000 b9a2 	b.w	800550c <__retarget_lock_init_recursive>
 80051c8:	bd10      	pop	{r4, pc}
 80051ca:	bf00      	nop
 80051cc:	0800531d 	.word	0x0800531d
 80051d0:	0800533f 	.word	0x0800533f
 80051d4:	08005377 	.word	0x08005377
 80051d8:	0800539b 	.word	0x0800539b
 80051dc:	2000047c 	.word	0x2000047c

080051e0 <stdio_exit_handler>:
 80051e0:	4a02      	ldr	r2, [pc, #8]	@ (80051ec <stdio_exit_handler+0xc>)
 80051e2:	4903      	ldr	r1, [pc, #12]	@ (80051f0 <stdio_exit_handler+0x10>)
 80051e4:	4803      	ldr	r0, [pc, #12]	@ (80051f4 <stdio_exit_handler+0x14>)
 80051e6:	f000 b869 	b.w	80052bc <_fwalk_sglue>
 80051ea:	bf00      	nop
 80051ec:	2000000c 	.word	0x2000000c
 80051f0:	080060b9 	.word	0x080060b9
 80051f4:	2000001c 	.word	0x2000001c

080051f8 <cleanup_stdio>:
 80051f8:	6841      	ldr	r1, [r0, #4]
 80051fa:	4b0c      	ldr	r3, [pc, #48]	@ (800522c <cleanup_stdio+0x34>)
 80051fc:	b510      	push	{r4, lr}
 80051fe:	4299      	cmp	r1, r3
 8005200:	4604      	mov	r4, r0
 8005202:	d001      	beq.n	8005208 <cleanup_stdio+0x10>
 8005204:	f000 ff58 	bl	80060b8 <_fflush_r>
 8005208:	68a1      	ldr	r1, [r4, #8]
 800520a:	4b09      	ldr	r3, [pc, #36]	@ (8005230 <cleanup_stdio+0x38>)
 800520c:	4299      	cmp	r1, r3
 800520e:	d002      	beq.n	8005216 <cleanup_stdio+0x1e>
 8005210:	4620      	mov	r0, r4
 8005212:	f000 ff51 	bl	80060b8 <_fflush_r>
 8005216:	68e1      	ldr	r1, [r4, #12]
 8005218:	4b06      	ldr	r3, [pc, #24]	@ (8005234 <cleanup_stdio+0x3c>)
 800521a:	4299      	cmp	r1, r3
 800521c:	d004      	beq.n	8005228 <cleanup_stdio+0x30>
 800521e:	4620      	mov	r0, r4
 8005220:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005224:	f000 bf48 	b.w	80060b8 <_fflush_r>
 8005228:	bd10      	pop	{r4, pc}
 800522a:	bf00      	nop
 800522c:	2000047c 	.word	0x2000047c
 8005230:	200004e4 	.word	0x200004e4
 8005234:	2000054c 	.word	0x2000054c

08005238 <global_stdio_init.part.0>:
 8005238:	b510      	push	{r4, lr}
 800523a:	4b0b      	ldr	r3, [pc, #44]	@ (8005268 <global_stdio_init.part.0+0x30>)
 800523c:	4c0b      	ldr	r4, [pc, #44]	@ (800526c <global_stdio_init.part.0+0x34>)
 800523e:	4a0c      	ldr	r2, [pc, #48]	@ (8005270 <global_stdio_init.part.0+0x38>)
 8005240:	4620      	mov	r0, r4
 8005242:	601a      	str	r2, [r3, #0]
 8005244:	2104      	movs	r1, #4
 8005246:	2200      	movs	r2, #0
 8005248:	f7ff ff94 	bl	8005174 <std>
 800524c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005250:	2201      	movs	r2, #1
 8005252:	2109      	movs	r1, #9
 8005254:	f7ff ff8e 	bl	8005174 <std>
 8005258:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800525c:	2202      	movs	r2, #2
 800525e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005262:	2112      	movs	r1, #18
 8005264:	f7ff bf86 	b.w	8005174 <std>
 8005268:	200005b4 	.word	0x200005b4
 800526c:	2000047c 	.word	0x2000047c
 8005270:	080051e1 	.word	0x080051e1

08005274 <__sfp_lock_acquire>:
 8005274:	4801      	ldr	r0, [pc, #4]	@ (800527c <__sfp_lock_acquire+0x8>)
 8005276:	f000 b94a 	b.w	800550e <__retarget_lock_acquire_recursive>
 800527a:	bf00      	nop
 800527c:	200005bd 	.word	0x200005bd

08005280 <__sfp_lock_release>:
 8005280:	4801      	ldr	r0, [pc, #4]	@ (8005288 <__sfp_lock_release+0x8>)
 8005282:	f000 b945 	b.w	8005510 <__retarget_lock_release_recursive>
 8005286:	bf00      	nop
 8005288:	200005bd 	.word	0x200005bd

0800528c <__sinit>:
 800528c:	b510      	push	{r4, lr}
 800528e:	4604      	mov	r4, r0
 8005290:	f7ff fff0 	bl	8005274 <__sfp_lock_acquire>
 8005294:	6a23      	ldr	r3, [r4, #32]
 8005296:	b11b      	cbz	r3, 80052a0 <__sinit+0x14>
 8005298:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800529c:	f7ff bff0 	b.w	8005280 <__sfp_lock_release>
 80052a0:	4b04      	ldr	r3, [pc, #16]	@ (80052b4 <__sinit+0x28>)
 80052a2:	6223      	str	r3, [r4, #32]
 80052a4:	4b04      	ldr	r3, [pc, #16]	@ (80052b8 <__sinit+0x2c>)
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d1f5      	bne.n	8005298 <__sinit+0xc>
 80052ac:	f7ff ffc4 	bl	8005238 <global_stdio_init.part.0>
 80052b0:	e7f2      	b.n	8005298 <__sinit+0xc>
 80052b2:	bf00      	nop
 80052b4:	080051f9 	.word	0x080051f9
 80052b8:	200005b4 	.word	0x200005b4

080052bc <_fwalk_sglue>:
 80052bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80052c0:	4607      	mov	r7, r0
 80052c2:	4688      	mov	r8, r1
 80052c4:	4614      	mov	r4, r2
 80052c6:	2600      	movs	r6, #0
 80052c8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80052cc:	f1b9 0901 	subs.w	r9, r9, #1
 80052d0:	d505      	bpl.n	80052de <_fwalk_sglue+0x22>
 80052d2:	6824      	ldr	r4, [r4, #0]
 80052d4:	2c00      	cmp	r4, #0
 80052d6:	d1f7      	bne.n	80052c8 <_fwalk_sglue+0xc>
 80052d8:	4630      	mov	r0, r6
 80052da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80052de:	89ab      	ldrh	r3, [r5, #12]
 80052e0:	2b01      	cmp	r3, #1
 80052e2:	d907      	bls.n	80052f4 <_fwalk_sglue+0x38>
 80052e4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80052e8:	3301      	adds	r3, #1
 80052ea:	d003      	beq.n	80052f4 <_fwalk_sglue+0x38>
 80052ec:	4629      	mov	r1, r5
 80052ee:	4638      	mov	r0, r7
 80052f0:	47c0      	blx	r8
 80052f2:	4306      	orrs	r6, r0
 80052f4:	3568      	adds	r5, #104	@ 0x68
 80052f6:	e7e9      	b.n	80052cc <_fwalk_sglue+0x10>

080052f8 <iprintf>:
 80052f8:	b40f      	push	{r0, r1, r2, r3}
 80052fa:	b507      	push	{r0, r1, r2, lr}
 80052fc:	4906      	ldr	r1, [pc, #24]	@ (8005318 <iprintf+0x20>)
 80052fe:	ab04      	add	r3, sp, #16
 8005300:	6808      	ldr	r0, [r1, #0]
 8005302:	f853 2b04 	ldr.w	r2, [r3], #4
 8005306:	6881      	ldr	r1, [r0, #8]
 8005308:	9301      	str	r3, [sp, #4]
 800530a:	f000 fbad 	bl	8005a68 <_vfiprintf_r>
 800530e:	b003      	add	sp, #12
 8005310:	f85d eb04 	ldr.w	lr, [sp], #4
 8005314:	b004      	add	sp, #16
 8005316:	4770      	bx	lr
 8005318:	20000018 	.word	0x20000018

0800531c <__sread>:
 800531c:	b510      	push	{r4, lr}
 800531e:	460c      	mov	r4, r1
 8005320:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005324:	f000 f8a4 	bl	8005470 <_read_r>
 8005328:	2800      	cmp	r0, #0
 800532a:	bfab      	itete	ge
 800532c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800532e:	89a3      	ldrhlt	r3, [r4, #12]
 8005330:	181b      	addge	r3, r3, r0
 8005332:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005336:	bfac      	ite	ge
 8005338:	6563      	strge	r3, [r4, #84]	@ 0x54
 800533a:	81a3      	strhlt	r3, [r4, #12]
 800533c:	bd10      	pop	{r4, pc}

0800533e <__swrite>:
 800533e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005342:	461f      	mov	r7, r3
 8005344:	898b      	ldrh	r3, [r1, #12]
 8005346:	4605      	mov	r5, r0
 8005348:	05db      	lsls	r3, r3, #23
 800534a:	460c      	mov	r4, r1
 800534c:	4616      	mov	r6, r2
 800534e:	d505      	bpl.n	800535c <__swrite+0x1e>
 8005350:	2302      	movs	r3, #2
 8005352:	2200      	movs	r2, #0
 8005354:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005358:	f000 f878 	bl	800544c <_lseek_r>
 800535c:	89a3      	ldrh	r3, [r4, #12]
 800535e:	4632      	mov	r2, r6
 8005360:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005364:	81a3      	strh	r3, [r4, #12]
 8005366:	4628      	mov	r0, r5
 8005368:	463b      	mov	r3, r7
 800536a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800536e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005372:	f000 b88f 	b.w	8005494 <_write_r>

08005376 <__sseek>:
 8005376:	b510      	push	{r4, lr}
 8005378:	460c      	mov	r4, r1
 800537a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800537e:	f000 f865 	bl	800544c <_lseek_r>
 8005382:	1c43      	adds	r3, r0, #1
 8005384:	89a3      	ldrh	r3, [r4, #12]
 8005386:	bf15      	itete	ne
 8005388:	6560      	strne	r0, [r4, #84]	@ 0x54
 800538a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800538e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005392:	81a3      	strheq	r3, [r4, #12]
 8005394:	bf18      	it	ne
 8005396:	81a3      	strhne	r3, [r4, #12]
 8005398:	bd10      	pop	{r4, pc}

0800539a <__sclose>:
 800539a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800539e:	f000 b845 	b.w	800542c <_close_r>

080053a2 <_vsniprintf_r>:
 80053a2:	b530      	push	{r4, r5, lr}
 80053a4:	4614      	mov	r4, r2
 80053a6:	2c00      	cmp	r4, #0
 80053a8:	4605      	mov	r5, r0
 80053aa:	461a      	mov	r2, r3
 80053ac:	b09b      	sub	sp, #108	@ 0x6c
 80053ae:	da05      	bge.n	80053bc <_vsniprintf_r+0x1a>
 80053b0:	238b      	movs	r3, #139	@ 0x8b
 80053b2:	6003      	str	r3, [r0, #0]
 80053b4:	f04f 30ff 	mov.w	r0, #4294967295
 80053b8:	b01b      	add	sp, #108	@ 0x6c
 80053ba:	bd30      	pop	{r4, r5, pc}
 80053bc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80053c0:	f8ad 300c 	strh.w	r3, [sp, #12]
 80053c4:	f04f 0300 	mov.w	r3, #0
 80053c8:	9319      	str	r3, [sp, #100]	@ 0x64
 80053ca:	bf0c      	ite	eq
 80053cc:	4623      	moveq	r3, r4
 80053ce:	f104 33ff 	addne.w	r3, r4, #4294967295
 80053d2:	9302      	str	r3, [sp, #8]
 80053d4:	9305      	str	r3, [sp, #20]
 80053d6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80053da:	9100      	str	r1, [sp, #0]
 80053dc:	9104      	str	r1, [sp, #16]
 80053de:	f8ad 300e 	strh.w	r3, [sp, #14]
 80053e2:	4669      	mov	r1, sp
 80053e4:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80053e6:	f000 fa1b 	bl	8005820 <_svfiprintf_r>
 80053ea:	1c43      	adds	r3, r0, #1
 80053ec:	bfbc      	itt	lt
 80053ee:	238b      	movlt	r3, #139	@ 0x8b
 80053f0:	602b      	strlt	r3, [r5, #0]
 80053f2:	2c00      	cmp	r4, #0
 80053f4:	d0e0      	beq.n	80053b8 <_vsniprintf_r+0x16>
 80053f6:	2200      	movs	r2, #0
 80053f8:	9b00      	ldr	r3, [sp, #0]
 80053fa:	701a      	strb	r2, [r3, #0]
 80053fc:	e7dc      	b.n	80053b8 <_vsniprintf_r+0x16>
	...

08005400 <vsniprintf>:
 8005400:	b507      	push	{r0, r1, r2, lr}
 8005402:	9300      	str	r3, [sp, #0]
 8005404:	4613      	mov	r3, r2
 8005406:	460a      	mov	r2, r1
 8005408:	4601      	mov	r1, r0
 800540a:	4803      	ldr	r0, [pc, #12]	@ (8005418 <vsniprintf+0x18>)
 800540c:	6800      	ldr	r0, [r0, #0]
 800540e:	f7ff ffc8 	bl	80053a2 <_vsniprintf_r>
 8005412:	b003      	add	sp, #12
 8005414:	f85d fb04 	ldr.w	pc, [sp], #4
 8005418:	20000018 	.word	0x20000018

0800541c <memset>:
 800541c:	4603      	mov	r3, r0
 800541e:	4402      	add	r2, r0
 8005420:	4293      	cmp	r3, r2
 8005422:	d100      	bne.n	8005426 <memset+0xa>
 8005424:	4770      	bx	lr
 8005426:	f803 1b01 	strb.w	r1, [r3], #1
 800542a:	e7f9      	b.n	8005420 <memset+0x4>

0800542c <_close_r>:
 800542c:	b538      	push	{r3, r4, r5, lr}
 800542e:	2300      	movs	r3, #0
 8005430:	4d05      	ldr	r5, [pc, #20]	@ (8005448 <_close_r+0x1c>)
 8005432:	4604      	mov	r4, r0
 8005434:	4608      	mov	r0, r1
 8005436:	602b      	str	r3, [r5, #0]
 8005438:	f7fd fa1b 	bl	8002872 <_close>
 800543c:	1c43      	adds	r3, r0, #1
 800543e:	d102      	bne.n	8005446 <_close_r+0x1a>
 8005440:	682b      	ldr	r3, [r5, #0]
 8005442:	b103      	cbz	r3, 8005446 <_close_r+0x1a>
 8005444:	6023      	str	r3, [r4, #0]
 8005446:	bd38      	pop	{r3, r4, r5, pc}
 8005448:	200005b8 	.word	0x200005b8

0800544c <_lseek_r>:
 800544c:	b538      	push	{r3, r4, r5, lr}
 800544e:	4604      	mov	r4, r0
 8005450:	4608      	mov	r0, r1
 8005452:	4611      	mov	r1, r2
 8005454:	2200      	movs	r2, #0
 8005456:	4d05      	ldr	r5, [pc, #20]	@ (800546c <_lseek_r+0x20>)
 8005458:	602a      	str	r2, [r5, #0]
 800545a:	461a      	mov	r2, r3
 800545c:	f7fd fa2d 	bl	80028ba <_lseek>
 8005460:	1c43      	adds	r3, r0, #1
 8005462:	d102      	bne.n	800546a <_lseek_r+0x1e>
 8005464:	682b      	ldr	r3, [r5, #0]
 8005466:	b103      	cbz	r3, 800546a <_lseek_r+0x1e>
 8005468:	6023      	str	r3, [r4, #0]
 800546a:	bd38      	pop	{r3, r4, r5, pc}
 800546c:	200005b8 	.word	0x200005b8

08005470 <_read_r>:
 8005470:	b538      	push	{r3, r4, r5, lr}
 8005472:	4604      	mov	r4, r0
 8005474:	4608      	mov	r0, r1
 8005476:	4611      	mov	r1, r2
 8005478:	2200      	movs	r2, #0
 800547a:	4d05      	ldr	r5, [pc, #20]	@ (8005490 <_read_r+0x20>)
 800547c:	602a      	str	r2, [r5, #0]
 800547e:	461a      	mov	r2, r3
 8005480:	f7fd f9be 	bl	8002800 <_read>
 8005484:	1c43      	adds	r3, r0, #1
 8005486:	d102      	bne.n	800548e <_read_r+0x1e>
 8005488:	682b      	ldr	r3, [r5, #0]
 800548a:	b103      	cbz	r3, 800548e <_read_r+0x1e>
 800548c:	6023      	str	r3, [r4, #0]
 800548e:	bd38      	pop	{r3, r4, r5, pc}
 8005490:	200005b8 	.word	0x200005b8

08005494 <_write_r>:
 8005494:	b538      	push	{r3, r4, r5, lr}
 8005496:	4604      	mov	r4, r0
 8005498:	4608      	mov	r0, r1
 800549a:	4611      	mov	r1, r2
 800549c:	2200      	movs	r2, #0
 800549e:	4d05      	ldr	r5, [pc, #20]	@ (80054b4 <_write_r+0x20>)
 80054a0:	602a      	str	r2, [r5, #0]
 80054a2:	461a      	mov	r2, r3
 80054a4:	f7fd f9c9 	bl	800283a <_write>
 80054a8:	1c43      	adds	r3, r0, #1
 80054aa:	d102      	bne.n	80054b2 <_write_r+0x1e>
 80054ac:	682b      	ldr	r3, [r5, #0]
 80054ae:	b103      	cbz	r3, 80054b2 <_write_r+0x1e>
 80054b0:	6023      	str	r3, [r4, #0]
 80054b2:	bd38      	pop	{r3, r4, r5, pc}
 80054b4:	200005b8 	.word	0x200005b8

080054b8 <__errno>:
 80054b8:	4b01      	ldr	r3, [pc, #4]	@ (80054c0 <__errno+0x8>)
 80054ba:	6818      	ldr	r0, [r3, #0]
 80054bc:	4770      	bx	lr
 80054be:	bf00      	nop
 80054c0:	20000018 	.word	0x20000018

080054c4 <__libc_init_array>:
 80054c4:	b570      	push	{r4, r5, r6, lr}
 80054c6:	2600      	movs	r6, #0
 80054c8:	4d0c      	ldr	r5, [pc, #48]	@ (80054fc <__libc_init_array+0x38>)
 80054ca:	4c0d      	ldr	r4, [pc, #52]	@ (8005500 <__libc_init_array+0x3c>)
 80054cc:	1b64      	subs	r4, r4, r5
 80054ce:	10a4      	asrs	r4, r4, #2
 80054d0:	42a6      	cmp	r6, r4
 80054d2:	d109      	bne.n	80054e8 <__libc_init_array+0x24>
 80054d4:	f000 fffa 	bl	80064cc <_init>
 80054d8:	2600      	movs	r6, #0
 80054da:	4d0a      	ldr	r5, [pc, #40]	@ (8005504 <__libc_init_array+0x40>)
 80054dc:	4c0a      	ldr	r4, [pc, #40]	@ (8005508 <__libc_init_array+0x44>)
 80054de:	1b64      	subs	r4, r4, r5
 80054e0:	10a4      	asrs	r4, r4, #2
 80054e2:	42a6      	cmp	r6, r4
 80054e4:	d105      	bne.n	80054f2 <__libc_init_array+0x2e>
 80054e6:	bd70      	pop	{r4, r5, r6, pc}
 80054e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80054ec:	4798      	blx	r3
 80054ee:	3601      	adds	r6, #1
 80054f0:	e7ee      	b.n	80054d0 <__libc_init_array+0xc>
 80054f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80054f6:	4798      	blx	r3
 80054f8:	3601      	adds	r6, #1
 80054fa:	e7f2      	b.n	80054e2 <__libc_init_array+0x1e>
 80054fc:	08006c68 	.word	0x08006c68
 8005500:	08006c68 	.word	0x08006c68
 8005504:	08006c68 	.word	0x08006c68
 8005508:	08006c6c 	.word	0x08006c6c

0800550c <__retarget_lock_init_recursive>:
 800550c:	4770      	bx	lr

0800550e <__retarget_lock_acquire_recursive>:
 800550e:	4770      	bx	lr

08005510 <__retarget_lock_release_recursive>:
 8005510:	4770      	bx	lr

08005512 <memcpy>:
 8005512:	440a      	add	r2, r1
 8005514:	4291      	cmp	r1, r2
 8005516:	f100 33ff 	add.w	r3, r0, #4294967295
 800551a:	d100      	bne.n	800551e <memcpy+0xc>
 800551c:	4770      	bx	lr
 800551e:	b510      	push	{r4, lr}
 8005520:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005524:	4291      	cmp	r1, r2
 8005526:	f803 4f01 	strb.w	r4, [r3, #1]!
 800552a:	d1f9      	bne.n	8005520 <memcpy+0xe>
 800552c:	bd10      	pop	{r4, pc}
	...

08005530 <__assert_func>:
 8005530:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005532:	4614      	mov	r4, r2
 8005534:	461a      	mov	r2, r3
 8005536:	4b09      	ldr	r3, [pc, #36]	@ (800555c <__assert_func+0x2c>)
 8005538:	4605      	mov	r5, r0
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	68d8      	ldr	r0, [r3, #12]
 800553e:	b14c      	cbz	r4, 8005554 <__assert_func+0x24>
 8005540:	4b07      	ldr	r3, [pc, #28]	@ (8005560 <__assert_func+0x30>)
 8005542:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005546:	9100      	str	r1, [sp, #0]
 8005548:	462b      	mov	r3, r5
 800554a:	4906      	ldr	r1, [pc, #24]	@ (8005564 <__assert_func+0x34>)
 800554c:	f000 fddc 	bl	8006108 <fiprintf>
 8005550:	f000 feb8 	bl	80062c4 <abort>
 8005554:	4b04      	ldr	r3, [pc, #16]	@ (8005568 <__assert_func+0x38>)
 8005556:	461c      	mov	r4, r3
 8005558:	e7f3      	b.n	8005542 <__assert_func+0x12>
 800555a:	bf00      	nop
 800555c:	20000018 	.word	0x20000018
 8005560:	08006bf1 	.word	0x08006bf1
 8005564:	08006bfe 	.word	0x08006bfe
 8005568:	08006c2c 	.word	0x08006c2c

0800556c <_free_r>:
 800556c:	b538      	push	{r3, r4, r5, lr}
 800556e:	4605      	mov	r5, r0
 8005570:	2900      	cmp	r1, #0
 8005572:	d040      	beq.n	80055f6 <_free_r+0x8a>
 8005574:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005578:	1f0c      	subs	r4, r1, #4
 800557a:	2b00      	cmp	r3, #0
 800557c:	bfb8      	it	lt
 800557e:	18e4      	addlt	r4, r4, r3
 8005580:	f000 f8e6 	bl	8005750 <__malloc_lock>
 8005584:	4a1c      	ldr	r2, [pc, #112]	@ (80055f8 <_free_r+0x8c>)
 8005586:	6813      	ldr	r3, [r2, #0]
 8005588:	b933      	cbnz	r3, 8005598 <_free_r+0x2c>
 800558a:	6063      	str	r3, [r4, #4]
 800558c:	6014      	str	r4, [r2, #0]
 800558e:	4628      	mov	r0, r5
 8005590:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005594:	f000 b8e2 	b.w	800575c <__malloc_unlock>
 8005598:	42a3      	cmp	r3, r4
 800559a:	d908      	bls.n	80055ae <_free_r+0x42>
 800559c:	6820      	ldr	r0, [r4, #0]
 800559e:	1821      	adds	r1, r4, r0
 80055a0:	428b      	cmp	r3, r1
 80055a2:	bf01      	itttt	eq
 80055a4:	6819      	ldreq	r1, [r3, #0]
 80055a6:	685b      	ldreq	r3, [r3, #4]
 80055a8:	1809      	addeq	r1, r1, r0
 80055aa:	6021      	streq	r1, [r4, #0]
 80055ac:	e7ed      	b.n	800558a <_free_r+0x1e>
 80055ae:	461a      	mov	r2, r3
 80055b0:	685b      	ldr	r3, [r3, #4]
 80055b2:	b10b      	cbz	r3, 80055b8 <_free_r+0x4c>
 80055b4:	42a3      	cmp	r3, r4
 80055b6:	d9fa      	bls.n	80055ae <_free_r+0x42>
 80055b8:	6811      	ldr	r1, [r2, #0]
 80055ba:	1850      	adds	r0, r2, r1
 80055bc:	42a0      	cmp	r0, r4
 80055be:	d10b      	bne.n	80055d8 <_free_r+0x6c>
 80055c0:	6820      	ldr	r0, [r4, #0]
 80055c2:	4401      	add	r1, r0
 80055c4:	1850      	adds	r0, r2, r1
 80055c6:	4283      	cmp	r3, r0
 80055c8:	6011      	str	r1, [r2, #0]
 80055ca:	d1e0      	bne.n	800558e <_free_r+0x22>
 80055cc:	6818      	ldr	r0, [r3, #0]
 80055ce:	685b      	ldr	r3, [r3, #4]
 80055d0:	4408      	add	r0, r1
 80055d2:	6010      	str	r0, [r2, #0]
 80055d4:	6053      	str	r3, [r2, #4]
 80055d6:	e7da      	b.n	800558e <_free_r+0x22>
 80055d8:	d902      	bls.n	80055e0 <_free_r+0x74>
 80055da:	230c      	movs	r3, #12
 80055dc:	602b      	str	r3, [r5, #0]
 80055de:	e7d6      	b.n	800558e <_free_r+0x22>
 80055e0:	6820      	ldr	r0, [r4, #0]
 80055e2:	1821      	adds	r1, r4, r0
 80055e4:	428b      	cmp	r3, r1
 80055e6:	bf01      	itttt	eq
 80055e8:	6819      	ldreq	r1, [r3, #0]
 80055ea:	685b      	ldreq	r3, [r3, #4]
 80055ec:	1809      	addeq	r1, r1, r0
 80055ee:	6021      	streq	r1, [r4, #0]
 80055f0:	6063      	str	r3, [r4, #4]
 80055f2:	6054      	str	r4, [r2, #4]
 80055f4:	e7cb      	b.n	800558e <_free_r+0x22>
 80055f6:	bd38      	pop	{r3, r4, r5, pc}
 80055f8:	200005c4 	.word	0x200005c4

080055fc <malloc>:
 80055fc:	4b02      	ldr	r3, [pc, #8]	@ (8005608 <malloc+0xc>)
 80055fe:	4601      	mov	r1, r0
 8005600:	6818      	ldr	r0, [r3, #0]
 8005602:	f000 b825 	b.w	8005650 <_malloc_r>
 8005606:	bf00      	nop
 8005608:	20000018 	.word	0x20000018

0800560c <sbrk_aligned>:
 800560c:	b570      	push	{r4, r5, r6, lr}
 800560e:	4e0f      	ldr	r6, [pc, #60]	@ (800564c <sbrk_aligned+0x40>)
 8005610:	460c      	mov	r4, r1
 8005612:	6831      	ldr	r1, [r6, #0]
 8005614:	4605      	mov	r5, r0
 8005616:	b911      	cbnz	r1, 800561e <sbrk_aligned+0x12>
 8005618:	f000 fe36 	bl	8006288 <_sbrk_r>
 800561c:	6030      	str	r0, [r6, #0]
 800561e:	4621      	mov	r1, r4
 8005620:	4628      	mov	r0, r5
 8005622:	f000 fe31 	bl	8006288 <_sbrk_r>
 8005626:	1c43      	adds	r3, r0, #1
 8005628:	d103      	bne.n	8005632 <sbrk_aligned+0x26>
 800562a:	f04f 34ff 	mov.w	r4, #4294967295
 800562e:	4620      	mov	r0, r4
 8005630:	bd70      	pop	{r4, r5, r6, pc}
 8005632:	1cc4      	adds	r4, r0, #3
 8005634:	f024 0403 	bic.w	r4, r4, #3
 8005638:	42a0      	cmp	r0, r4
 800563a:	d0f8      	beq.n	800562e <sbrk_aligned+0x22>
 800563c:	1a21      	subs	r1, r4, r0
 800563e:	4628      	mov	r0, r5
 8005640:	f000 fe22 	bl	8006288 <_sbrk_r>
 8005644:	3001      	adds	r0, #1
 8005646:	d1f2      	bne.n	800562e <sbrk_aligned+0x22>
 8005648:	e7ef      	b.n	800562a <sbrk_aligned+0x1e>
 800564a:	bf00      	nop
 800564c:	200005c0 	.word	0x200005c0

08005650 <_malloc_r>:
 8005650:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005654:	1ccd      	adds	r5, r1, #3
 8005656:	f025 0503 	bic.w	r5, r5, #3
 800565a:	3508      	adds	r5, #8
 800565c:	2d0c      	cmp	r5, #12
 800565e:	bf38      	it	cc
 8005660:	250c      	movcc	r5, #12
 8005662:	2d00      	cmp	r5, #0
 8005664:	4606      	mov	r6, r0
 8005666:	db01      	blt.n	800566c <_malloc_r+0x1c>
 8005668:	42a9      	cmp	r1, r5
 800566a:	d904      	bls.n	8005676 <_malloc_r+0x26>
 800566c:	230c      	movs	r3, #12
 800566e:	6033      	str	r3, [r6, #0]
 8005670:	2000      	movs	r0, #0
 8005672:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005676:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800574c <_malloc_r+0xfc>
 800567a:	f000 f869 	bl	8005750 <__malloc_lock>
 800567e:	f8d8 3000 	ldr.w	r3, [r8]
 8005682:	461c      	mov	r4, r3
 8005684:	bb44      	cbnz	r4, 80056d8 <_malloc_r+0x88>
 8005686:	4629      	mov	r1, r5
 8005688:	4630      	mov	r0, r6
 800568a:	f7ff ffbf 	bl	800560c <sbrk_aligned>
 800568e:	1c43      	adds	r3, r0, #1
 8005690:	4604      	mov	r4, r0
 8005692:	d158      	bne.n	8005746 <_malloc_r+0xf6>
 8005694:	f8d8 4000 	ldr.w	r4, [r8]
 8005698:	4627      	mov	r7, r4
 800569a:	2f00      	cmp	r7, #0
 800569c:	d143      	bne.n	8005726 <_malloc_r+0xd6>
 800569e:	2c00      	cmp	r4, #0
 80056a0:	d04b      	beq.n	800573a <_malloc_r+0xea>
 80056a2:	6823      	ldr	r3, [r4, #0]
 80056a4:	4639      	mov	r1, r7
 80056a6:	4630      	mov	r0, r6
 80056a8:	eb04 0903 	add.w	r9, r4, r3
 80056ac:	f000 fdec 	bl	8006288 <_sbrk_r>
 80056b0:	4581      	cmp	r9, r0
 80056b2:	d142      	bne.n	800573a <_malloc_r+0xea>
 80056b4:	6821      	ldr	r1, [r4, #0]
 80056b6:	4630      	mov	r0, r6
 80056b8:	1a6d      	subs	r5, r5, r1
 80056ba:	4629      	mov	r1, r5
 80056bc:	f7ff ffa6 	bl	800560c <sbrk_aligned>
 80056c0:	3001      	adds	r0, #1
 80056c2:	d03a      	beq.n	800573a <_malloc_r+0xea>
 80056c4:	6823      	ldr	r3, [r4, #0]
 80056c6:	442b      	add	r3, r5
 80056c8:	6023      	str	r3, [r4, #0]
 80056ca:	f8d8 3000 	ldr.w	r3, [r8]
 80056ce:	685a      	ldr	r2, [r3, #4]
 80056d0:	bb62      	cbnz	r2, 800572c <_malloc_r+0xdc>
 80056d2:	f8c8 7000 	str.w	r7, [r8]
 80056d6:	e00f      	b.n	80056f8 <_malloc_r+0xa8>
 80056d8:	6822      	ldr	r2, [r4, #0]
 80056da:	1b52      	subs	r2, r2, r5
 80056dc:	d420      	bmi.n	8005720 <_malloc_r+0xd0>
 80056de:	2a0b      	cmp	r2, #11
 80056e0:	d917      	bls.n	8005712 <_malloc_r+0xc2>
 80056e2:	1961      	adds	r1, r4, r5
 80056e4:	42a3      	cmp	r3, r4
 80056e6:	6025      	str	r5, [r4, #0]
 80056e8:	bf18      	it	ne
 80056ea:	6059      	strne	r1, [r3, #4]
 80056ec:	6863      	ldr	r3, [r4, #4]
 80056ee:	bf08      	it	eq
 80056f0:	f8c8 1000 	streq.w	r1, [r8]
 80056f4:	5162      	str	r2, [r4, r5]
 80056f6:	604b      	str	r3, [r1, #4]
 80056f8:	4630      	mov	r0, r6
 80056fa:	f000 f82f 	bl	800575c <__malloc_unlock>
 80056fe:	f104 000b 	add.w	r0, r4, #11
 8005702:	1d23      	adds	r3, r4, #4
 8005704:	f020 0007 	bic.w	r0, r0, #7
 8005708:	1ac2      	subs	r2, r0, r3
 800570a:	bf1c      	itt	ne
 800570c:	1a1b      	subne	r3, r3, r0
 800570e:	50a3      	strne	r3, [r4, r2]
 8005710:	e7af      	b.n	8005672 <_malloc_r+0x22>
 8005712:	6862      	ldr	r2, [r4, #4]
 8005714:	42a3      	cmp	r3, r4
 8005716:	bf0c      	ite	eq
 8005718:	f8c8 2000 	streq.w	r2, [r8]
 800571c:	605a      	strne	r2, [r3, #4]
 800571e:	e7eb      	b.n	80056f8 <_malloc_r+0xa8>
 8005720:	4623      	mov	r3, r4
 8005722:	6864      	ldr	r4, [r4, #4]
 8005724:	e7ae      	b.n	8005684 <_malloc_r+0x34>
 8005726:	463c      	mov	r4, r7
 8005728:	687f      	ldr	r7, [r7, #4]
 800572a:	e7b6      	b.n	800569a <_malloc_r+0x4a>
 800572c:	461a      	mov	r2, r3
 800572e:	685b      	ldr	r3, [r3, #4]
 8005730:	42a3      	cmp	r3, r4
 8005732:	d1fb      	bne.n	800572c <_malloc_r+0xdc>
 8005734:	2300      	movs	r3, #0
 8005736:	6053      	str	r3, [r2, #4]
 8005738:	e7de      	b.n	80056f8 <_malloc_r+0xa8>
 800573a:	230c      	movs	r3, #12
 800573c:	4630      	mov	r0, r6
 800573e:	6033      	str	r3, [r6, #0]
 8005740:	f000 f80c 	bl	800575c <__malloc_unlock>
 8005744:	e794      	b.n	8005670 <_malloc_r+0x20>
 8005746:	6005      	str	r5, [r0, #0]
 8005748:	e7d6      	b.n	80056f8 <_malloc_r+0xa8>
 800574a:	bf00      	nop
 800574c:	200005c4 	.word	0x200005c4

08005750 <__malloc_lock>:
 8005750:	4801      	ldr	r0, [pc, #4]	@ (8005758 <__malloc_lock+0x8>)
 8005752:	f7ff bedc 	b.w	800550e <__retarget_lock_acquire_recursive>
 8005756:	bf00      	nop
 8005758:	200005bc 	.word	0x200005bc

0800575c <__malloc_unlock>:
 800575c:	4801      	ldr	r0, [pc, #4]	@ (8005764 <__malloc_unlock+0x8>)
 800575e:	f7ff bed7 	b.w	8005510 <__retarget_lock_release_recursive>
 8005762:	bf00      	nop
 8005764:	200005bc 	.word	0x200005bc

08005768 <__ssputs_r>:
 8005768:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800576c:	461f      	mov	r7, r3
 800576e:	688e      	ldr	r6, [r1, #8]
 8005770:	4682      	mov	sl, r0
 8005772:	42be      	cmp	r6, r7
 8005774:	460c      	mov	r4, r1
 8005776:	4690      	mov	r8, r2
 8005778:	680b      	ldr	r3, [r1, #0]
 800577a:	d82d      	bhi.n	80057d8 <__ssputs_r+0x70>
 800577c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005780:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005784:	d026      	beq.n	80057d4 <__ssputs_r+0x6c>
 8005786:	6965      	ldr	r5, [r4, #20]
 8005788:	6909      	ldr	r1, [r1, #16]
 800578a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800578e:	eba3 0901 	sub.w	r9, r3, r1
 8005792:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005796:	1c7b      	adds	r3, r7, #1
 8005798:	444b      	add	r3, r9
 800579a:	106d      	asrs	r5, r5, #1
 800579c:	429d      	cmp	r5, r3
 800579e:	bf38      	it	cc
 80057a0:	461d      	movcc	r5, r3
 80057a2:	0553      	lsls	r3, r2, #21
 80057a4:	d527      	bpl.n	80057f6 <__ssputs_r+0x8e>
 80057a6:	4629      	mov	r1, r5
 80057a8:	f7ff ff52 	bl	8005650 <_malloc_r>
 80057ac:	4606      	mov	r6, r0
 80057ae:	b360      	cbz	r0, 800580a <__ssputs_r+0xa2>
 80057b0:	464a      	mov	r2, r9
 80057b2:	6921      	ldr	r1, [r4, #16]
 80057b4:	f7ff fead 	bl	8005512 <memcpy>
 80057b8:	89a3      	ldrh	r3, [r4, #12]
 80057ba:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80057be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80057c2:	81a3      	strh	r3, [r4, #12]
 80057c4:	6126      	str	r6, [r4, #16]
 80057c6:	444e      	add	r6, r9
 80057c8:	6026      	str	r6, [r4, #0]
 80057ca:	463e      	mov	r6, r7
 80057cc:	6165      	str	r5, [r4, #20]
 80057ce:	eba5 0509 	sub.w	r5, r5, r9
 80057d2:	60a5      	str	r5, [r4, #8]
 80057d4:	42be      	cmp	r6, r7
 80057d6:	d900      	bls.n	80057da <__ssputs_r+0x72>
 80057d8:	463e      	mov	r6, r7
 80057da:	4632      	mov	r2, r6
 80057dc:	4641      	mov	r1, r8
 80057de:	6820      	ldr	r0, [r4, #0]
 80057e0:	f000 fd38 	bl	8006254 <memmove>
 80057e4:	2000      	movs	r0, #0
 80057e6:	68a3      	ldr	r3, [r4, #8]
 80057e8:	1b9b      	subs	r3, r3, r6
 80057ea:	60a3      	str	r3, [r4, #8]
 80057ec:	6823      	ldr	r3, [r4, #0]
 80057ee:	4433      	add	r3, r6
 80057f0:	6023      	str	r3, [r4, #0]
 80057f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057f6:	462a      	mov	r2, r5
 80057f8:	f000 fd6b 	bl	80062d2 <_realloc_r>
 80057fc:	4606      	mov	r6, r0
 80057fe:	2800      	cmp	r0, #0
 8005800:	d1e0      	bne.n	80057c4 <__ssputs_r+0x5c>
 8005802:	4650      	mov	r0, sl
 8005804:	6921      	ldr	r1, [r4, #16]
 8005806:	f7ff feb1 	bl	800556c <_free_r>
 800580a:	230c      	movs	r3, #12
 800580c:	f8ca 3000 	str.w	r3, [sl]
 8005810:	89a3      	ldrh	r3, [r4, #12]
 8005812:	f04f 30ff 	mov.w	r0, #4294967295
 8005816:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800581a:	81a3      	strh	r3, [r4, #12]
 800581c:	e7e9      	b.n	80057f2 <__ssputs_r+0x8a>
	...

08005820 <_svfiprintf_r>:
 8005820:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005824:	4698      	mov	r8, r3
 8005826:	898b      	ldrh	r3, [r1, #12]
 8005828:	4607      	mov	r7, r0
 800582a:	061b      	lsls	r3, r3, #24
 800582c:	460d      	mov	r5, r1
 800582e:	4614      	mov	r4, r2
 8005830:	b09d      	sub	sp, #116	@ 0x74
 8005832:	d510      	bpl.n	8005856 <_svfiprintf_r+0x36>
 8005834:	690b      	ldr	r3, [r1, #16]
 8005836:	b973      	cbnz	r3, 8005856 <_svfiprintf_r+0x36>
 8005838:	2140      	movs	r1, #64	@ 0x40
 800583a:	f7ff ff09 	bl	8005650 <_malloc_r>
 800583e:	6028      	str	r0, [r5, #0]
 8005840:	6128      	str	r0, [r5, #16]
 8005842:	b930      	cbnz	r0, 8005852 <_svfiprintf_r+0x32>
 8005844:	230c      	movs	r3, #12
 8005846:	603b      	str	r3, [r7, #0]
 8005848:	f04f 30ff 	mov.w	r0, #4294967295
 800584c:	b01d      	add	sp, #116	@ 0x74
 800584e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005852:	2340      	movs	r3, #64	@ 0x40
 8005854:	616b      	str	r3, [r5, #20]
 8005856:	2300      	movs	r3, #0
 8005858:	9309      	str	r3, [sp, #36]	@ 0x24
 800585a:	2320      	movs	r3, #32
 800585c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005860:	2330      	movs	r3, #48	@ 0x30
 8005862:	f04f 0901 	mov.w	r9, #1
 8005866:	f8cd 800c 	str.w	r8, [sp, #12]
 800586a:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8005a04 <_svfiprintf_r+0x1e4>
 800586e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005872:	4623      	mov	r3, r4
 8005874:	469a      	mov	sl, r3
 8005876:	f813 2b01 	ldrb.w	r2, [r3], #1
 800587a:	b10a      	cbz	r2, 8005880 <_svfiprintf_r+0x60>
 800587c:	2a25      	cmp	r2, #37	@ 0x25
 800587e:	d1f9      	bne.n	8005874 <_svfiprintf_r+0x54>
 8005880:	ebba 0b04 	subs.w	fp, sl, r4
 8005884:	d00b      	beq.n	800589e <_svfiprintf_r+0x7e>
 8005886:	465b      	mov	r3, fp
 8005888:	4622      	mov	r2, r4
 800588a:	4629      	mov	r1, r5
 800588c:	4638      	mov	r0, r7
 800588e:	f7ff ff6b 	bl	8005768 <__ssputs_r>
 8005892:	3001      	adds	r0, #1
 8005894:	f000 80a7 	beq.w	80059e6 <_svfiprintf_r+0x1c6>
 8005898:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800589a:	445a      	add	r2, fp
 800589c:	9209      	str	r2, [sp, #36]	@ 0x24
 800589e:	f89a 3000 	ldrb.w	r3, [sl]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	f000 809f 	beq.w	80059e6 <_svfiprintf_r+0x1c6>
 80058a8:	2300      	movs	r3, #0
 80058aa:	f04f 32ff 	mov.w	r2, #4294967295
 80058ae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80058b2:	f10a 0a01 	add.w	sl, sl, #1
 80058b6:	9304      	str	r3, [sp, #16]
 80058b8:	9307      	str	r3, [sp, #28]
 80058ba:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80058be:	931a      	str	r3, [sp, #104]	@ 0x68
 80058c0:	4654      	mov	r4, sl
 80058c2:	2205      	movs	r2, #5
 80058c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80058c8:	484e      	ldr	r0, [pc, #312]	@ (8005a04 <_svfiprintf_r+0x1e4>)
 80058ca:	f000 fced 	bl	80062a8 <memchr>
 80058ce:	9a04      	ldr	r2, [sp, #16]
 80058d0:	b9d8      	cbnz	r0, 800590a <_svfiprintf_r+0xea>
 80058d2:	06d0      	lsls	r0, r2, #27
 80058d4:	bf44      	itt	mi
 80058d6:	2320      	movmi	r3, #32
 80058d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80058dc:	0711      	lsls	r1, r2, #28
 80058de:	bf44      	itt	mi
 80058e0:	232b      	movmi	r3, #43	@ 0x2b
 80058e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80058e6:	f89a 3000 	ldrb.w	r3, [sl]
 80058ea:	2b2a      	cmp	r3, #42	@ 0x2a
 80058ec:	d015      	beq.n	800591a <_svfiprintf_r+0xfa>
 80058ee:	4654      	mov	r4, sl
 80058f0:	2000      	movs	r0, #0
 80058f2:	f04f 0c0a 	mov.w	ip, #10
 80058f6:	9a07      	ldr	r2, [sp, #28]
 80058f8:	4621      	mov	r1, r4
 80058fa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80058fe:	3b30      	subs	r3, #48	@ 0x30
 8005900:	2b09      	cmp	r3, #9
 8005902:	d94b      	bls.n	800599c <_svfiprintf_r+0x17c>
 8005904:	b1b0      	cbz	r0, 8005934 <_svfiprintf_r+0x114>
 8005906:	9207      	str	r2, [sp, #28]
 8005908:	e014      	b.n	8005934 <_svfiprintf_r+0x114>
 800590a:	eba0 0308 	sub.w	r3, r0, r8
 800590e:	fa09 f303 	lsl.w	r3, r9, r3
 8005912:	4313      	orrs	r3, r2
 8005914:	46a2      	mov	sl, r4
 8005916:	9304      	str	r3, [sp, #16]
 8005918:	e7d2      	b.n	80058c0 <_svfiprintf_r+0xa0>
 800591a:	9b03      	ldr	r3, [sp, #12]
 800591c:	1d19      	adds	r1, r3, #4
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	9103      	str	r1, [sp, #12]
 8005922:	2b00      	cmp	r3, #0
 8005924:	bfbb      	ittet	lt
 8005926:	425b      	neglt	r3, r3
 8005928:	f042 0202 	orrlt.w	r2, r2, #2
 800592c:	9307      	strge	r3, [sp, #28]
 800592e:	9307      	strlt	r3, [sp, #28]
 8005930:	bfb8      	it	lt
 8005932:	9204      	strlt	r2, [sp, #16]
 8005934:	7823      	ldrb	r3, [r4, #0]
 8005936:	2b2e      	cmp	r3, #46	@ 0x2e
 8005938:	d10a      	bne.n	8005950 <_svfiprintf_r+0x130>
 800593a:	7863      	ldrb	r3, [r4, #1]
 800593c:	2b2a      	cmp	r3, #42	@ 0x2a
 800593e:	d132      	bne.n	80059a6 <_svfiprintf_r+0x186>
 8005940:	9b03      	ldr	r3, [sp, #12]
 8005942:	3402      	adds	r4, #2
 8005944:	1d1a      	adds	r2, r3, #4
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	9203      	str	r2, [sp, #12]
 800594a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800594e:	9305      	str	r3, [sp, #20]
 8005950:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8005a08 <_svfiprintf_r+0x1e8>
 8005954:	2203      	movs	r2, #3
 8005956:	4650      	mov	r0, sl
 8005958:	7821      	ldrb	r1, [r4, #0]
 800595a:	f000 fca5 	bl	80062a8 <memchr>
 800595e:	b138      	cbz	r0, 8005970 <_svfiprintf_r+0x150>
 8005960:	2240      	movs	r2, #64	@ 0x40
 8005962:	9b04      	ldr	r3, [sp, #16]
 8005964:	eba0 000a 	sub.w	r0, r0, sl
 8005968:	4082      	lsls	r2, r0
 800596a:	4313      	orrs	r3, r2
 800596c:	3401      	adds	r4, #1
 800596e:	9304      	str	r3, [sp, #16]
 8005970:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005974:	2206      	movs	r2, #6
 8005976:	4825      	ldr	r0, [pc, #148]	@ (8005a0c <_svfiprintf_r+0x1ec>)
 8005978:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800597c:	f000 fc94 	bl	80062a8 <memchr>
 8005980:	2800      	cmp	r0, #0
 8005982:	d036      	beq.n	80059f2 <_svfiprintf_r+0x1d2>
 8005984:	4b22      	ldr	r3, [pc, #136]	@ (8005a10 <_svfiprintf_r+0x1f0>)
 8005986:	bb1b      	cbnz	r3, 80059d0 <_svfiprintf_r+0x1b0>
 8005988:	9b03      	ldr	r3, [sp, #12]
 800598a:	3307      	adds	r3, #7
 800598c:	f023 0307 	bic.w	r3, r3, #7
 8005990:	3308      	adds	r3, #8
 8005992:	9303      	str	r3, [sp, #12]
 8005994:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005996:	4433      	add	r3, r6
 8005998:	9309      	str	r3, [sp, #36]	@ 0x24
 800599a:	e76a      	b.n	8005872 <_svfiprintf_r+0x52>
 800599c:	460c      	mov	r4, r1
 800599e:	2001      	movs	r0, #1
 80059a0:	fb0c 3202 	mla	r2, ip, r2, r3
 80059a4:	e7a8      	b.n	80058f8 <_svfiprintf_r+0xd8>
 80059a6:	2300      	movs	r3, #0
 80059a8:	f04f 0c0a 	mov.w	ip, #10
 80059ac:	4619      	mov	r1, r3
 80059ae:	3401      	adds	r4, #1
 80059b0:	9305      	str	r3, [sp, #20]
 80059b2:	4620      	mov	r0, r4
 80059b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80059b8:	3a30      	subs	r2, #48	@ 0x30
 80059ba:	2a09      	cmp	r2, #9
 80059bc:	d903      	bls.n	80059c6 <_svfiprintf_r+0x1a6>
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d0c6      	beq.n	8005950 <_svfiprintf_r+0x130>
 80059c2:	9105      	str	r1, [sp, #20]
 80059c4:	e7c4      	b.n	8005950 <_svfiprintf_r+0x130>
 80059c6:	4604      	mov	r4, r0
 80059c8:	2301      	movs	r3, #1
 80059ca:	fb0c 2101 	mla	r1, ip, r1, r2
 80059ce:	e7f0      	b.n	80059b2 <_svfiprintf_r+0x192>
 80059d0:	ab03      	add	r3, sp, #12
 80059d2:	9300      	str	r3, [sp, #0]
 80059d4:	462a      	mov	r2, r5
 80059d6:	4638      	mov	r0, r7
 80059d8:	4b0e      	ldr	r3, [pc, #56]	@ (8005a14 <_svfiprintf_r+0x1f4>)
 80059da:	a904      	add	r1, sp, #16
 80059dc:	f3af 8000 	nop.w
 80059e0:	1c42      	adds	r2, r0, #1
 80059e2:	4606      	mov	r6, r0
 80059e4:	d1d6      	bne.n	8005994 <_svfiprintf_r+0x174>
 80059e6:	89ab      	ldrh	r3, [r5, #12]
 80059e8:	065b      	lsls	r3, r3, #25
 80059ea:	f53f af2d 	bmi.w	8005848 <_svfiprintf_r+0x28>
 80059ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80059f0:	e72c      	b.n	800584c <_svfiprintf_r+0x2c>
 80059f2:	ab03      	add	r3, sp, #12
 80059f4:	9300      	str	r3, [sp, #0]
 80059f6:	462a      	mov	r2, r5
 80059f8:	4638      	mov	r0, r7
 80059fa:	4b06      	ldr	r3, [pc, #24]	@ (8005a14 <_svfiprintf_r+0x1f4>)
 80059fc:	a904      	add	r1, sp, #16
 80059fe:	f000 f9bd 	bl	8005d7c <_printf_i>
 8005a02:	e7ed      	b.n	80059e0 <_svfiprintf_r+0x1c0>
 8005a04:	08006c2d 	.word	0x08006c2d
 8005a08:	08006c33 	.word	0x08006c33
 8005a0c:	08006c37 	.word	0x08006c37
 8005a10:	00000000 	.word	0x00000000
 8005a14:	08005769 	.word	0x08005769

08005a18 <__sfputc_r>:
 8005a18:	6893      	ldr	r3, [r2, #8]
 8005a1a:	b410      	push	{r4}
 8005a1c:	3b01      	subs	r3, #1
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	6093      	str	r3, [r2, #8]
 8005a22:	da07      	bge.n	8005a34 <__sfputc_r+0x1c>
 8005a24:	6994      	ldr	r4, [r2, #24]
 8005a26:	42a3      	cmp	r3, r4
 8005a28:	db01      	blt.n	8005a2e <__sfputc_r+0x16>
 8005a2a:	290a      	cmp	r1, #10
 8005a2c:	d102      	bne.n	8005a34 <__sfputc_r+0x1c>
 8005a2e:	bc10      	pop	{r4}
 8005a30:	f000 bb7c 	b.w	800612c <__swbuf_r>
 8005a34:	6813      	ldr	r3, [r2, #0]
 8005a36:	1c58      	adds	r0, r3, #1
 8005a38:	6010      	str	r0, [r2, #0]
 8005a3a:	7019      	strb	r1, [r3, #0]
 8005a3c:	4608      	mov	r0, r1
 8005a3e:	bc10      	pop	{r4}
 8005a40:	4770      	bx	lr

08005a42 <__sfputs_r>:
 8005a42:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a44:	4606      	mov	r6, r0
 8005a46:	460f      	mov	r7, r1
 8005a48:	4614      	mov	r4, r2
 8005a4a:	18d5      	adds	r5, r2, r3
 8005a4c:	42ac      	cmp	r4, r5
 8005a4e:	d101      	bne.n	8005a54 <__sfputs_r+0x12>
 8005a50:	2000      	movs	r0, #0
 8005a52:	e007      	b.n	8005a64 <__sfputs_r+0x22>
 8005a54:	463a      	mov	r2, r7
 8005a56:	4630      	mov	r0, r6
 8005a58:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a5c:	f7ff ffdc 	bl	8005a18 <__sfputc_r>
 8005a60:	1c43      	adds	r3, r0, #1
 8005a62:	d1f3      	bne.n	8005a4c <__sfputs_r+0xa>
 8005a64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005a68 <_vfiprintf_r>:
 8005a68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a6c:	460d      	mov	r5, r1
 8005a6e:	4614      	mov	r4, r2
 8005a70:	4698      	mov	r8, r3
 8005a72:	4606      	mov	r6, r0
 8005a74:	b09d      	sub	sp, #116	@ 0x74
 8005a76:	b118      	cbz	r0, 8005a80 <_vfiprintf_r+0x18>
 8005a78:	6a03      	ldr	r3, [r0, #32]
 8005a7a:	b90b      	cbnz	r3, 8005a80 <_vfiprintf_r+0x18>
 8005a7c:	f7ff fc06 	bl	800528c <__sinit>
 8005a80:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005a82:	07d9      	lsls	r1, r3, #31
 8005a84:	d405      	bmi.n	8005a92 <_vfiprintf_r+0x2a>
 8005a86:	89ab      	ldrh	r3, [r5, #12]
 8005a88:	059a      	lsls	r2, r3, #22
 8005a8a:	d402      	bmi.n	8005a92 <_vfiprintf_r+0x2a>
 8005a8c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005a8e:	f7ff fd3e 	bl	800550e <__retarget_lock_acquire_recursive>
 8005a92:	89ab      	ldrh	r3, [r5, #12]
 8005a94:	071b      	lsls	r3, r3, #28
 8005a96:	d501      	bpl.n	8005a9c <_vfiprintf_r+0x34>
 8005a98:	692b      	ldr	r3, [r5, #16]
 8005a9a:	b99b      	cbnz	r3, 8005ac4 <_vfiprintf_r+0x5c>
 8005a9c:	4629      	mov	r1, r5
 8005a9e:	4630      	mov	r0, r6
 8005aa0:	f000 fb82 	bl	80061a8 <__swsetup_r>
 8005aa4:	b170      	cbz	r0, 8005ac4 <_vfiprintf_r+0x5c>
 8005aa6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005aa8:	07dc      	lsls	r4, r3, #31
 8005aaa:	d504      	bpl.n	8005ab6 <_vfiprintf_r+0x4e>
 8005aac:	f04f 30ff 	mov.w	r0, #4294967295
 8005ab0:	b01d      	add	sp, #116	@ 0x74
 8005ab2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ab6:	89ab      	ldrh	r3, [r5, #12]
 8005ab8:	0598      	lsls	r0, r3, #22
 8005aba:	d4f7      	bmi.n	8005aac <_vfiprintf_r+0x44>
 8005abc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005abe:	f7ff fd27 	bl	8005510 <__retarget_lock_release_recursive>
 8005ac2:	e7f3      	b.n	8005aac <_vfiprintf_r+0x44>
 8005ac4:	2300      	movs	r3, #0
 8005ac6:	9309      	str	r3, [sp, #36]	@ 0x24
 8005ac8:	2320      	movs	r3, #32
 8005aca:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005ace:	2330      	movs	r3, #48	@ 0x30
 8005ad0:	f04f 0901 	mov.w	r9, #1
 8005ad4:	f8cd 800c 	str.w	r8, [sp, #12]
 8005ad8:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8005c84 <_vfiprintf_r+0x21c>
 8005adc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005ae0:	4623      	mov	r3, r4
 8005ae2:	469a      	mov	sl, r3
 8005ae4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005ae8:	b10a      	cbz	r2, 8005aee <_vfiprintf_r+0x86>
 8005aea:	2a25      	cmp	r2, #37	@ 0x25
 8005aec:	d1f9      	bne.n	8005ae2 <_vfiprintf_r+0x7a>
 8005aee:	ebba 0b04 	subs.w	fp, sl, r4
 8005af2:	d00b      	beq.n	8005b0c <_vfiprintf_r+0xa4>
 8005af4:	465b      	mov	r3, fp
 8005af6:	4622      	mov	r2, r4
 8005af8:	4629      	mov	r1, r5
 8005afa:	4630      	mov	r0, r6
 8005afc:	f7ff ffa1 	bl	8005a42 <__sfputs_r>
 8005b00:	3001      	adds	r0, #1
 8005b02:	f000 80a7 	beq.w	8005c54 <_vfiprintf_r+0x1ec>
 8005b06:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005b08:	445a      	add	r2, fp
 8005b0a:	9209      	str	r2, [sp, #36]	@ 0x24
 8005b0c:	f89a 3000 	ldrb.w	r3, [sl]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	f000 809f 	beq.w	8005c54 <_vfiprintf_r+0x1ec>
 8005b16:	2300      	movs	r3, #0
 8005b18:	f04f 32ff 	mov.w	r2, #4294967295
 8005b1c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005b20:	f10a 0a01 	add.w	sl, sl, #1
 8005b24:	9304      	str	r3, [sp, #16]
 8005b26:	9307      	str	r3, [sp, #28]
 8005b28:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005b2c:	931a      	str	r3, [sp, #104]	@ 0x68
 8005b2e:	4654      	mov	r4, sl
 8005b30:	2205      	movs	r2, #5
 8005b32:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b36:	4853      	ldr	r0, [pc, #332]	@ (8005c84 <_vfiprintf_r+0x21c>)
 8005b38:	f000 fbb6 	bl	80062a8 <memchr>
 8005b3c:	9a04      	ldr	r2, [sp, #16]
 8005b3e:	b9d8      	cbnz	r0, 8005b78 <_vfiprintf_r+0x110>
 8005b40:	06d1      	lsls	r1, r2, #27
 8005b42:	bf44      	itt	mi
 8005b44:	2320      	movmi	r3, #32
 8005b46:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005b4a:	0713      	lsls	r3, r2, #28
 8005b4c:	bf44      	itt	mi
 8005b4e:	232b      	movmi	r3, #43	@ 0x2b
 8005b50:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005b54:	f89a 3000 	ldrb.w	r3, [sl]
 8005b58:	2b2a      	cmp	r3, #42	@ 0x2a
 8005b5a:	d015      	beq.n	8005b88 <_vfiprintf_r+0x120>
 8005b5c:	4654      	mov	r4, sl
 8005b5e:	2000      	movs	r0, #0
 8005b60:	f04f 0c0a 	mov.w	ip, #10
 8005b64:	9a07      	ldr	r2, [sp, #28]
 8005b66:	4621      	mov	r1, r4
 8005b68:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005b6c:	3b30      	subs	r3, #48	@ 0x30
 8005b6e:	2b09      	cmp	r3, #9
 8005b70:	d94b      	bls.n	8005c0a <_vfiprintf_r+0x1a2>
 8005b72:	b1b0      	cbz	r0, 8005ba2 <_vfiprintf_r+0x13a>
 8005b74:	9207      	str	r2, [sp, #28]
 8005b76:	e014      	b.n	8005ba2 <_vfiprintf_r+0x13a>
 8005b78:	eba0 0308 	sub.w	r3, r0, r8
 8005b7c:	fa09 f303 	lsl.w	r3, r9, r3
 8005b80:	4313      	orrs	r3, r2
 8005b82:	46a2      	mov	sl, r4
 8005b84:	9304      	str	r3, [sp, #16]
 8005b86:	e7d2      	b.n	8005b2e <_vfiprintf_r+0xc6>
 8005b88:	9b03      	ldr	r3, [sp, #12]
 8005b8a:	1d19      	adds	r1, r3, #4
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	9103      	str	r1, [sp, #12]
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	bfbb      	ittet	lt
 8005b94:	425b      	neglt	r3, r3
 8005b96:	f042 0202 	orrlt.w	r2, r2, #2
 8005b9a:	9307      	strge	r3, [sp, #28]
 8005b9c:	9307      	strlt	r3, [sp, #28]
 8005b9e:	bfb8      	it	lt
 8005ba0:	9204      	strlt	r2, [sp, #16]
 8005ba2:	7823      	ldrb	r3, [r4, #0]
 8005ba4:	2b2e      	cmp	r3, #46	@ 0x2e
 8005ba6:	d10a      	bne.n	8005bbe <_vfiprintf_r+0x156>
 8005ba8:	7863      	ldrb	r3, [r4, #1]
 8005baa:	2b2a      	cmp	r3, #42	@ 0x2a
 8005bac:	d132      	bne.n	8005c14 <_vfiprintf_r+0x1ac>
 8005bae:	9b03      	ldr	r3, [sp, #12]
 8005bb0:	3402      	adds	r4, #2
 8005bb2:	1d1a      	adds	r2, r3, #4
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	9203      	str	r2, [sp, #12]
 8005bb8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005bbc:	9305      	str	r3, [sp, #20]
 8005bbe:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8005c88 <_vfiprintf_r+0x220>
 8005bc2:	2203      	movs	r2, #3
 8005bc4:	4650      	mov	r0, sl
 8005bc6:	7821      	ldrb	r1, [r4, #0]
 8005bc8:	f000 fb6e 	bl	80062a8 <memchr>
 8005bcc:	b138      	cbz	r0, 8005bde <_vfiprintf_r+0x176>
 8005bce:	2240      	movs	r2, #64	@ 0x40
 8005bd0:	9b04      	ldr	r3, [sp, #16]
 8005bd2:	eba0 000a 	sub.w	r0, r0, sl
 8005bd6:	4082      	lsls	r2, r0
 8005bd8:	4313      	orrs	r3, r2
 8005bda:	3401      	adds	r4, #1
 8005bdc:	9304      	str	r3, [sp, #16]
 8005bde:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005be2:	2206      	movs	r2, #6
 8005be4:	4829      	ldr	r0, [pc, #164]	@ (8005c8c <_vfiprintf_r+0x224>)
 8005be6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005bea:	f000 fb5d 	bl	80062a8 <memchr>
 8005bee:	2800      	cmp	r0, #0
 8005bf0:	d03f      	beq.n	8005c72 <_vfiprintf_r+0x20a>
 8005bf2:	4b27      	ldr	r3, [pc, #156]	@ (8005c90 <_vfiprintf_r+0x228>)
 8005bf4:	bb1b      	cbnz	r3, 8005c3e <_vfiprintf_r+0x1d6>
 8005bf6:	9b03      	ldr	r3, [sp, #12]
 8005bf8:	3307      	adds	r3, #7
 8005bfa:	f023 0307 	bic.w	r3, r3, #7
 8005bfe:	3308      	adds	r3, #8
 8005c00:	9303      	str	r3, [sp, #12]
 8005c02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c04:	443b      	add	r3, r7
 8005c06:	9309      	str	r3, [sp, #36]	@ 0x24
 8005c08:	e76a      	b.n	8005ae0 <_vfiprintf_r+0x78>
 8005c0a:	460c      	mov	r4, r1
 8005c0c:	2001      	movs	r0, #1
 8005c0e:	fb0c 3202 	mla	r2, ip, r2, r3
 8005c12:	e7a8      	b.n	8005b66 <_vfiprintf_r+0xfe>
 8005c14:	2300      	movs	r3, #0
 8005c16:	f04f 0c0a 	mov.w	ip, #10
 8005c1a:	4619      	mov	r1, r3
 8005c1c:	3401      	adds	r4, #1
 8005c1e:	9305      	str	r3, [sp, #20]
 8005c20:	4620      	mov	r0, r4
 8005c22:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005c26:	3a30      	subs	r2, #48	@ 0x30
 8005c28:	2a09      	cmp	r2, #9
 8005c2a:	d903      	bls.n	8005c34 <_vfiprintf_r+0x1cc>
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d0c6      	beq.n	8005bbe <_vfiprintf_r+0x156>
 8005c30:	9105      	str	r1, [sp, #20]
 8005c32:	e7c4      	b.n	8005bbe <_vfiprintf_r+0x156>
 8005c34:	4604      	mov	r4, r0
 8005c36:	2301      	movs	r3, #1
 8005c38:	fb0c 2101 	mla	r1, ip, r1, r2
 8005c3c:	e7f0      	b.n	8005c20 <_vfiprintf_r+0x1b8>
 8005c3e:	ab03      	add	r3, sp, #12
 8005c40:	9300      	str	r3, [sp, #0]
 8005c42:	462a      	mov	r2, r5
 8005c44:	4630      	mov	r0, r6
 8005c46:	4b13      	ldr	r3, [pc, #76]	@ (8005c94 <_vfiprintf_r+0x22c>)
 8005c48:	a904      	add	r1, sp, #16
 8005c4a:	f3af 8000 	nop.w
 8005c4e:	4607      	mov	r7, r0
 8005c50:	1c78      	adds	r0, r7, #1
 8005c52:	d1d6      	bne.n	8005c02 <_vfiprintf_r+0x19a>
 8005c54:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005c56:	07d9      	lsls	r1, r3, #31
 8005c58:	d405      	bmi.n	8005c66 <_vfiprintf_r+0x1fe>
 8005c5a:	89ab      	ldrh	r3, [r5, #12]
 8005c5c:	059a      	lsls	r2, r3, #22
 8005c5e:	d402      	bmi.n	8005c66 <_vfiprintf_r+0x1fe>
 8005c60:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005c62:	f7ff fc55 	bl	8005510 <__retarget_lock_release_recursive>
 8005c66:	89ab      	ldrh	r3, [r5, #12]
 8005c68:	065b      	lsls	r3, r3, #25
 8005c6a:	f53f af1f 	bmi.w	8005aac <_vfiprintf_r+0x44>
 8005c6e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005c70:	e71e      	b.n	8005ab0 <_vfiprintf_r+0x48>
 8005c72:	ab03      	add	r3, sp, #12
 8005c74:	9300      	str	r3, [sp, #0]
 8005c76:	462a      	mov	r2, r5
 8005c78:	4630      	mov	r0, r6
 8005c7a:	4b06      	ldr	r3, [pc, #24]	@ (8005c94 <_vfiprintf_r+0x22c>)
 8005c7c:	a904      	add	r1, sp, #16
 8005c7e:	f000 f87d 	bl	8005d7c <_printf_i>
 8005c82:	e7e4      	b.n	8005c4e <_vfiprintf_r+0x1e6>
 8005c84:	08006c2d 	.word	0x08006c2d
 8005c88:	08006c33 	.word	0x08006c33
 8005c8c:	08006c37 	.word	0x08006c37
 8005c90:	00000000 	.word	0x00000000
 8005c94:	08005a43 	.word	0x08005a43

08005c98 <_printf_common>:
 8005c98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c9c:	4616      	mov	r6, r2
 8005c9e:	4698      	mov	r8, r3
 8005ca0:	688a      	ldr	r2, [r1, #8]
 8005ca2:	690b      	ldr	r3, [r1, #16]
 8005ca4:	4607      	mov	r7, r0
 8005ca6:	4293      	cmp	r3, r2
 8005ca8:	bfb8      	it	lt
 8005caa:	4613      	movlt	r3, r2
 8005cac:	6033      	str	r3, [r6, #0]
 8005cae:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005cb2:	460c      	mov	r4, r1
 8005cb4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005cb8:	b10a      	cbz	r2, 8005cbe <_printf_common+0x26>
 8005cba:	3301      	adds	r3, #1
 8005cbc:	6033      	str	r3, [r6, #0]
 8005cbe:	6823      	ldr	r3, [r4, #0]
 8005cc0:	0699      	lsls	r1, r3, #26
 8005cc2:	bf42      	ittt	mi
 8005cc4:	6833      	ldrmi	r3, [r6, #0]
 8005cc6:	3302      	addmi	r3, #2
 8005cc8:	6033      	strmi	r3, [r6, #0]
 8005cca:	6825      	ldr	r5, [r4, #0]
 8005ccc:	f015 0506 	ands.w	r5, r5, #6
 8005cd0:	d106      	bne.n	8005ce0 <_printf_common+0x48>
 8005cd2:	f104 0a19 	add.w	sl, r4, #25
 8005cd6:	68e3      	ldr	r3, [r4, #12]
 8005cd8:	6832      	ldr	r2, [r6, #0]
 8005cda:	1a9b      	subs	r3, r3, r2
 8005cdc:	42ab      	cmp	r3, r5
 8005cde:	dc2b      	bgt.n	8005d38 <_printf_common+0xa0>
 8005ce0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005ce4:	6822      	ldr	r2, [r4, #0]
 8005ce6:	3b00      	subs	r3, #0
 8005ce8:	bf18      	it	ne
 8005cea:	2301      	movne	r3, #1
 8005cec:	0692      	lsls	r2, r2, #26
 8005cee:	d430      	bmi.n	8005d52 <_printf_common+0xba>
 8005cf0:	4641      	mov	r1, r8
 8005cf2:	4638      	mov	r0, r7
 8005cf4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005cf8:	47c8      	blx	r9
 8005cfa:	3001      	adds	r0, #1
 8005cfc:	d023      	beq.n	8005d46 <_printf_common+0xae>
 8005cfe:	6823      	ldr	r3, [r4, #0]
 8005d00:	6922      	ldr	r2, [r4, #16]
 8005d02:	f003 0306 	and.w	r3, r3, #6
 8005d06:	2b04      	cmp	r3, #4
 8005d08:	bf14      	ite	ne
 8005d0a:	2500      	movne	r5, #0
 8005d0c:	6833      	ldreq	r3, [r6, #0]
 8005d0e:	f04f 0600 	mov.w	r6, #0
 8005d12:	bf08      	it	eq
 8005d14:	68e5      	ldreq	r5, [r4, #12]
 8005d16:	f104 041a 	add.w	r4, r4, #26
 8005d1a:	bf08      	it	eq
 8005d1c:	1aed      	subeq	r5, r5, r3
 8005d1e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005d22:	bf08      	it	eq
 8005d24:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005d28:	4293      	cmp	r3, r2
 8005d2a:	bfc4      	itt	gt
 8005d2c:	1a9b      	subgt	r3, r3, r2
 8005d2e:	18ed      	addgt	r5, r5, r3
 8005d30:	42b5      	cmp	r5, r6
 8005d32:	d11a      	bne.n	8005d6a <_printf_common+0xd2>
 8005d34:	2000      	movs	r0, #0
 8005d36:	e008      	b.n	8005d4a <_printf_common+0xb2>
 8005d38:	2301      	movs	r3, #1
 8005d3a:	4652      	mov	r2, sl
 8005d3c:	4641      	mov	r1, r8
 8005d3e:	4638      	mov	r0, r7
 8005d40:	47c8      	blx	r9
 8005d42:	3001      	adds	r0, #1
 8005d44:	d103      	bne.n	8005d4e <_printf_common+0xb6>
 8005d46:	f04f 30ff 	mov.w	r0, #4294967295
 8005d4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d4e:	3501      	adds	r5, #1
 8005d50:	e7c1      	b.n	8005cd6 <_printf_common+0x3e>
 8005d52:	2030      	movs	r0, #48	@ 0x30
 8005d54:	18e1      	adds	r1, r4, r3
 8005d56:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005d5a:	1c5a      	adds	r2, r3, #1
 8005d5c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005d60:	4422      	add	r2, r4
 8005d62:	3302      	adds	r3, #2
 8005d64:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005d68:	e7c2      	b.n	8005cf0 <_printf_common+0x58>
 8005d6a:	2301      	movs	r3, #1
 8005d6c:	4622      	mov	r2, r4
 8005d6e:	4641      	mov	r1, r8
 8005d70:	4638      	mov	r0, r7
 8005d72:	47c8      	blx	r9
 8005d74:	3001      	adds	r0, #1
 8005d76:	d0e6      	beq.n	8005d46 <_printf_common+0xae>
 8005d78:	3601      	adds	r6, #1
 8005d7a:	e7d9      	b.n	8005d30 <_printf_common+0x98>

08005d7c <_printf_i>:
 8005d7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005d80:	7e0f      	ldrb	r7, [r1, #24]
 8005d82:	4691      	mov	r9, r2
 8005d84:	2f78      	cmp	r7, #120	@ 0x78
 8005d86:	4680      	mov	r8, r0
 8005d88:	460c      	mov	r4, r1
 8005d8a:	469a      	mov	sl, r3
 8005d8c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005d8e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005d92:	d807      	bhi.n	8005da4 <_printf_i+0x28>
 8005d94:	2f62      	cmp	r7, #98	@ 0x62
 8005d96:	d80a      	bhi.n	8005dae <_printf_i+0x32>
 8005d98:	2f00      	cmp	r7, #0
 8005d9a:	f000 80d1 	beq.w	8005f40 <_printf_i+0x1c4>
 8005d9e:	2f58      	cmp	r7, #88	@ 0x58
 8005da0:	f000 80b8 	beq.w	8005f14 <_printf_i+0x198>
 8005da4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005da8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005dac:	e03a      	b.n	8005e24 <_printf_i+0xa8>
 8005dae:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005db2:	2b15      	cmp	r3, #21
 8005db4:	d8f6      	bhi.n	8005da4 <_printf_i+0x28>
 8005db6:	a101      	add	r1, pc, #4	@ (adr r1, 8005dbc <_printf_i+0x40>)
 8005db8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005dbc:	08005e15 	.word	0x08005e15
 8005dc0:	08005e29 	.word	0x08005e29
 8005dc4:	08005da5 	.word	0x08005da5
 8005dc8:	08005da5 	.word	0x08005da5
 8005dcc:	08005da5 	.word	0x08005da5
 8005dd0:	08005da5 	.word	0x08005da5
 8005dd4:	08005e29 	.word	0x08005e29
 8005dd8:	08005da5 	.word	0x08005da5
 8005ddc:	08005da5 	.word	0x08005da5
 8005de0:	08005da5 	.word	0x08005da5
 8005de4:	08005da5 	.word	0x08005da5
 8005de8:	08005f27 	.word	0x08005f27
 8005dec:	08005e53 	.word	0x08005e53
 8005df0:	08005ee1 	.word	0x08005ee1
 8005df4:	08005da5 	.word	0x08005da5
 8005df8:	08005da5 	.word	0x08005da5
 8005dfc:	08005f49 	.word	0x08005f49
 8005e00:	08005da5 	.word	0x08005da5
 8005e04:	08005e53 	.word	0x08005e53
 8005e08:	08005da5 	.word	0x08005da5
 8005e0c:	08005da5 	.word	0x08005da5
 8005e10:	08005ee9 	.word	0x08005ee9
 8005e14:	6833      	ldr	r3, [r6, #0]
 8005e16:	1d1a      	adds	r2, r3, #4
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	6032      	str	r2, [r6, #0]
 8005e1c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005e20:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005e24:	2301      	movs	r3, #1
 8005e26:	e09c      	b.n	8005f62 <_printf_i+0x1e6>
 8005e28:	6833      	ldr	r3, [r6, #0]
 8005e2a:	6820      	ldr	r0, [r4, #0]
 8005e2c:	1d19      	adds	r1, r3, #4
 8005e2e:	6031      	str	r1, [r6, #0]
 8005e30:	0606      	lsls	r6, r0, #24
 8005e32:	d501      	bpl.n	8005e38 <_printf_i+0xbc>
 8005e34:	681d      	ldr	r5, [r3, #0]
 8005e36:	e003      	b.n	8005e40 <_printf_i+0xc4>
 8005e38:	0645      	lsls	r5, r0, #25
 8005e3a:	d5fb      	bpl.n	8005e34 <_printf_i+0xb8>
 8005e3c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005e40:	2d00      	cmp	r5, #0
 8005e42:	da03      	bge.n	8005e4c <_printf_i+0xd0>
 8005e44:	232d      	movs	r3, #45	@ 0x2d
 8005e46:	426d      	negs	r5, r5
 8005e48:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005e4c:	230a      	movs	r3, #10
 8005e4e:	4858      	ldr	r0, [pc, #352]	@ (8005fb0 <_printf_i+0x234>)
 8005e50:	e011      	b.n	8005e76 <_printf_i+0xfa>
 8005e52:	6821      	ldr	r1, [r4, #0]
 8005e54:	6833      	ldr	r3, [r6, #0]
 8005e56:	0608      	lsls	r0, r1, #24
 8005e58:	f853 5b04 	ldr.w	r5, [r3], #4
 8005e5c:	d402      	bmi.n	8005e64 <_printf_i+0xe8>
 8005e5e:	0649      	lsls	r1, r1, #25
 8005e60:	bf48      	it	mi
 8005e62:	b2ad      	uxthmi	r5, r5
 8005e64:	2f6f      	cmp	r7, #111	@ 0x6f
 8005e66:	6033      	str	r3, [r6, #0]
 8005e68:	bf14      	ite	ne
 8005e6a:	230a      	movne	r3, #10
 8005e6c:	2308      	moveq	r3, #8
 8005e6e:	4850      	ldr	r0, [pc, #320]	@ (8005fb0 <_printf_i+0x234>)
 8005e70:	2100      	movs	r1, #0
 8005e72:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005e76:	6866      	ldr	r6, [r4, #4]
 8005e78:	2e00      	cmp	r6, #0
 8005e7a:	60a6      	str	r6, [r4, #8]
 8005e7c:	db05      	blt.n	8005e8a <_printf_i+0x10e>
 8005e7e:	6821      	ldr	r1, [r4, #0]
 8005e80:	432e      	orrs	r6, r5
 8005e82:	f021 0104 	bic.w	r1, r1, #4
 8005e86:	6021      	str	r1, [r4, #0]
 8005e88:	d04b      	beq.n	8005f22 <_printf_i+0x1a6>
 8005e8a:	4616      	mov	r6, r2
 8005e8c:	fbb5 f1f3 	udiv	r1, r5, r3
 8005e90:	fb03 5711 	mls	r7, r3, r1, r5
 8005e94:	5dc7      	ldrb	r7, [r0, r7]
 8005e96:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005e9a:	462f      	mov	r7, r5
 8005e9c:	42bb      	cmp	r3, r7
 8005e9e:	460d      	mov	r5, r1
 8005ea0:	d9f4      	bls.n	8005e8c <_printf_i+0x110>
 8005ea2:	2b08      	cmp	r3, #8
 8005ea4:	d10b      	bne.n	8005ebe <_printf_i+0x142>
 8005ea6:	6823      	ldr	r3, [r4, #0]
 8005ea8:	07df      	lsls	r7, r3, #31
 8005eaa:	d508      	bpl.n	8005ebe <_printf_i+0x142>
 8005eac:	6923      	ldr	r3, [r4, #16]
 8005eae:	6861      	ldr	r1, [r4, #4]
 8005eb0:	4299      	cmp	r1, r3
 8005eb2:	bfde      	ittt	le
 8005eb4:	2330      	movle	r3, #48	@ 0x30
 8005eb6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005eba:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005ebe:	1b92      	subs	r2, r2, r6
 8005ec0:	6122      	str	r2, [r4, #16]
 8005ec2:	464b      	mov	r3, r9
 8005ec4:	4621      	mov	r1, r4
 8005ec6:	4640      	mov	r0, r8
 8005ec8:	f8cd a000 	str.w	sl, [sp]
 8005ecc:	aa03      	add	r2, sp, #12
 8005ece:	f7ff fee3 	bl	8005c98 <_printf_common>
 8005ed2:	3001      	adds	r0, #1
 8005ed4:	d14a      	bne.n	8005f6c <_printf_i+0x1f0>
 8005ed6:	f04f 30ff 	mov.w	r0, #4294967295
 8005eda:	b004      	add	sp, #16
 8005edc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ee0:	6823      	ldr	r3, [r4, #0]
 8005ee2:	f043 0320 	orr.w	r3, r3, #32
 8005ee6:	6023      	str	r3, [r4, #0]
 8005ee8:	2778      	movs	r7, #120	@ 0x78
 8005eea:	4832      	ldr	r0, [pc, #200]	@ (8005fb4 <_printf_i+0x238>)
 8005eec:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005ef0:	6823      	ldr	r3, [r4, #0]
 8005ef2:	6831      	ldr	r1, [r6, #0]
 8005ef4:	061f      	lsls	r7, r3, #24
 8005ef6:	f851 5b04 	ldr.w	r5, [r1], #4
 8005efa:	d402      	bmi.n	8005f02 <_printf_i+0x186>
 8005efc:	065f      	lsls	r7, r3, #25
 8005efe:	bf48      	it	mi
 8005f00:	b2ad      	uxthmi	r5, r5
 8005f02:	6031      	str	r1, [r6, #0]
 8005f04:	07d9      	lsls	r1, r3, #31
 8005f06:	bf44      	itt	mi
 8005f08:	f043 0320 	orrmi.w	r3, r3, #32
 8005f0c:	6023      	strmi	r3, [r4, #0]
 8005f0e:	b11d      	cbz	r5, 8005f18 <_printf_i+0x19c>
 8005f10:	2310      	movs	r3, #16
 8005f12:	e7ad      	b.n	8005e70 <_printf_i+0xf4>
 8005f14:	4826      	ldr	r0, [pc, #152]	@ (8005fb0 <_printf_i+0x234>)
 8005f16:	e7e9      	b.n	8005eec <_printf_i+0x170>
 8005f18:	6823      	ldr	r3, [r4, #0]
 8005f1a:	f023 0320 	bic.w	r3, r3, #32
 8005f1e:	6023      	str	r3, [r4, #0]
 8005f20:	e7f6      	b.n	8005f10 <_printf_i+0x194>
 8005f22:	4616      	mov	r6, r2
 8005f24:	e7bd      	b.n	8005ea2 <_printf_i+0x126>
 8005f26:	6833      	ldr	r3, [r6, #0]
 8005f28:	6825      	ldr	r5, [r4, #0]
 8005f2a:	1d18      	adds	r0, r3, #4
 8005f2c:	6961      	ldr	r1, [r4, #20]
 8005f2e:	6030      	str	r0, [r6, #0]
 8005f30:	062e      	lsls	r6, r5, #24
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	d501      	bpl.n	8005f3a <_printf_i+0x1be>
 8005f36:	6019      	str	r1, [r3, #0]
 8005f38:	e002      	b.n	8005f40 <_printf_i+0x1c4>
 8005f3a:	0668      	lsls	r0, r5, #25
 8005f3c:	d5fb      	bpl.n	8005f36 <_printf_i+0x1ba>
 8005f3e:	8019      	strh	r1, [r3, #0]
 8005f40:	2300      	movs	r3, #0
 8005f42:	4616      	mov	r6, r2
 8005f44:	6123      	str	r3, [r4, #16]
 8005f46:	e7bc      	b.n	8005ec2 <_printf_i+0x146>
 8005f48:	6833      	ldr	r3, [r6, #0]
 8005f4a:	2100      	movs	r1, #0
 8005f4c:	1d1a      	adds	r2, r3, #4
 8005f4e:	6032      	str	r2, [r6, #0]
 8005f50:	681e      	ldr	r6, [r3, #0]
 8005f52:	6862      	ldr	r2, [r4, #4]
 8005f54:	4630      	mov	r0, r6
 8005f56:	f000 f9a7 	bl	80062a8 <memchr>
 8005f5a:	b108      	cbz	r0, 8005f60 <_printf_i+0x1e4>
 8005f5c:	1b80      	subs	r0, r0, r6
 8005f5e:	6060      	str	r0, [r4, #4]
 8005f60:	6863      	ldr	r3, [r4, #4]
 8005f62:	6123      	str	r3, [r4, #16]
 8005f64:	2300      	movs	r3, #0
 8005f66:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005f6a:	e7aa      	b.n	8005ec2 <_printf_i+0x146>
 8005f6c:	4632      	mov	r2, r6
 8005f6e:	4649      	mov	r1, r9
 8005f70:	4640      	mov	r0, r8
 8005f72:	6923      	ldr	r3, [r4, #16]
 8005f74:	47d0      	blx	sl
 8005f76:	3001      	adds	r0, #1
 8005f78:	d0ad      	beq.n	8005ed6 <_printf_i+0x15a>
 8005f7a:	6823      	ldr	r3, [r4, #0]
 8005f7c:	079b      	lsls	r3, r3, #30
 8005f7e:	d413      	bmi.n	8005fa8 <_printf_i+0x22c>
 8005f80:	68e0      	ldr	r0, [r4, #12]
 8005f82:	9b03      	ldr	r3, [sp, #12]
 8005f84:	4298      	cmp	r0, r3
 8005f86:	bfb8      	it	lt
 8005f88:	4618      	movlt	r0, r3
 8005f8a:	e7a6      	b.n	8005eda <_printf_i+0x15e>
 8005f8c:	2301      	movs	r3, #1
 8005f8e:	4632      	mov	r2, r6
 8005f90:	4649      	mov	r1, r9
 8005f92:	4640      	mov	r0, r8
 8005f94:	47d0      	blx	sl
 8005f96:	3001      	adds	r0, #1
 8005f98:	d09d      	beq.n	8005ed6 <_printf_i+0x15a>
 8005f9a:	3501      	adds	r5, #1
 8005f9c:	68e3      	ldr	r3, [r4, #12]
 8005f9e:	9903      	ldr	r1, [sp, #12]
 8005fa0:	1a5b      	subs	r3, r3, r1
 8005fa2:	42ab      	cmp	r3, r5
 8005fa4:	dcf2      	bgt.n	8005f8c <_printf_i+0x210>
 8005fa6:	e7eb      	b.n	8005f80 <_printf_i+0x204>
 8005fa8:	2500      	movs	r5, #0
 8005faa:	f104 0619 	add.w	r6, r4, #25
 8005fae:	e7f5      	b.n	8005f9c <_printf_i+0x220>
 8005fb0:	08006c3e 	.word	0x08006c3e
 8005fb4:	08006c4f 	.word	0x08006c4f

08005fb8 <__sflush_r>:
 8005fb8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005fbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fbe:	0716      	lsls	r6, r2, #28
 8005fc0:	4605      	mov	r5, r0
 8005fc2:	460c      	mov	r4, r1
 8005fc4:	d454      	bmi.n	8006070 <__sflush_r+0xb8>
 8005fc6:	684b      	ldr	r3, [r1, #4]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	dc02      	bgt.n	8005fd2 <__sflush_r+0x1a>
 8005fcc:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	dd48      	ble.n	8006064 <__sflush_r+0xac>
 8005fd2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005fd4:	2e00      	cmp	r6, #0
 8005fd6:	d045      	beq.n	8006064 <__sflush_r+0xac>
 8005fd8:	2300      	movs	r3, #0
 8005fda:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005fde:	682f      	ldr	r7, [r5, #0]
 8005fe0:	6a21      	ldr	r1, [r4, #32]
 8005fe2:	602b      	str	r3, [r5, #0]
 8005fe4:	d030      	beq.n	8006048 <__sflush_r+0x90>
 8005fe6:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005fe8:	89a3      	ldrh	r3, [r4, #12]
 8005fea:	0759      	lsls	r1, r3, #29
 8005fec:	d505      	bpl.n	8005ffa <__sflush_r+0x42>
 8005fee:	6863      	ldr	r3, [r4, #4]
 8005ff0:	1ad2      	subs	r2, r2, r3
 8005ff2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005ff4:	b10b      	cbz	r3, 8005ffa <__sflush_r+0x42>
 8005ff6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005ff8:	1ad2      	subs	r2, r2, r3
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	4628      	mov	r0, r5
 8005ffe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006000:	6a21      	ldr	r1, [r4, #32]
 8006002:	47b0      	blx	r6
 8006004:	1c43      	adds	r3, r0, #1
 8006006:	89a3      	ldrh	r3, [r4, #12]
 8006008:	d106      	bne.n	8006018 <__sflush_r+0x60>
 800600a:	6829      	ldr	r1, [r5, #0]
 800600c:	291d      	cmp	r1, #29
 800600e:	d82b      	bhi.n	8006068 <__sflush_r+0xb0>
 8006010:	4a28      	ldr	r2, [pc, #160]	@ (80060b4 <__sflush_r+0xfc>)
 8006012:	40ca      	lsrs	r2, r1
 8006014:	07d6      	lsls	r6, r2, #31
 8006016:	d527      	bpl.n	8006068 <__sflush_r+0xb0>
 8006018:	2200      	movs	r2, #0
 800601a:	6062      	str	r2, [r4, #4]
 800601c:	6922      	ldr	r2, [r4, #16]
 800601e:	04d9      	lsls	r1, r3, #19
 8006020:	6022      	str	r2, [r4, #0]
 8006022:	d504      	bpl.n	800602e <__sflush_r+0x76>
 8006024:	1c42      	adds	r2, r0, #1
 8006026:	d101      	bne.n	800602c <__sflush_r+0x74>
 8006028:	682b      	ldr	r3, [r5, #0]
 800602a:	b903      	cbnz	r3, 800602e <__sflush_r+0x76>
 800602c:	6560      	str	r0, [r4, #84]	@ 0x54
 800602e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006030:	602f      	str	r7, [r5, #0]
 8006032:	b1b9      	cbz	r1, 8006064 <__sflush_r+0xac>
 8006034:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006038:	4299      	cmp	r1, r3
 800603a:	d002      	beq.n	8006042 <__sflush_r+0x8a>
 800603c:	4628      	mov	r0, r5
 800603e:	f7ff fa95 	bl	800556c <_free_r>
 8006042:	2300      	movs	r3, #0
 8006044:	6363      	str	r3, [r4, #52]	@ 0x34
 8006046:	e00d      	b.n	8006064 <__sflush_r+0xac>
 8006048:	2301      	movs	r3, #1
 800604a:	4628      	mov	r0, r5
 800604c:	47b0      	blx	r6
 800604e:	4602      	mov	r2, r0
 8006050:	1c50      	adds	r0, r2, #1
 8006052:	d1c9      	bne.n	8005fe8 <__sflush_r+0x30>
 8006054:	682b      	ldr	r3, [r5, #0]
 8006056:	2b00      	cmp	r3, #0
 8006058:	d0c6      	beq.n	8005fe8 <__sflush_r+0x30>
 800605a:	2b1d      	cmp	r3, #29
 800605c:	d001      	beq.n	8006062 <__sflush_r+0xaa>
 800605e:	2b16      	cmp	r3, #22
 8006060:	d11d      	bne.n	800609e <__sflush_r+0xe6>
 8006062:	602f      	str	r7, [r5, #0]
 8006064:	2000      	movs	r0, #0
 8006066:	e021      	b.n	80060ac <__sflush_r+0xf4>
 8006068:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800606c:	b21b      	sxth	r3, r3
 800606e:	e01a      	b.n	80060a6 <__sflush_r+0xee>
 8006070:	690f      	ldr	r7, [r1, #16]
 8006072:	2f00      	cmp	r7, #0
 8006074:	d0f6      	beq.n	8006064 <__sflush_r+0xac>
 8006076:	0793      	lsls	r3, r2, #30
 8006078:	bf18      	it	ne
 800607a:	2300      	movne	r3, #0
 800607c:	680e      	ldr	r6, [r1, #0]
 800607e:	bf08      	it	eq
 8006080:	694b      	ldreq	r3, [r1, #20]
 8006082:	1bf6      	subs	r6, r6, r7
 8006084:	600f      	str	r7, [r1, #0]
 8006086:	608b      	str	r3, [r1, #8]
 8006088:	2e00      	cmp	r6, #0
 800608a:	ddeb      	ble.n	8006064 <__sflush_r+0xac>
 800608c:	4633      	mov	r3, r6
 800608e:	463a      	mov	r2, r7
 8006090:	4628      	mov	r0, r5
 8006092:	6a21      	ldr	r1, [r4, #32]
 8006094:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8006098:	47e0      	blx	ip
 800609a:	2800      	cmp	r0, #0
 800609c:	dc07      	bgt.n	80060ae <__sflush_r+0xf6>
 800609e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80060a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80060a6:	f04f 30ff 	mov.w	r0, #4294967295
 80060aa:	81a3      	strh	r3, [r4, #12]
 80060ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80060ae:	4407      	add	r7, r0
 80060b0:	1a36      	subs	r6, r6, r0
 80060b2:	e7e9      	b.n	8006088 <__sflush_r+0xd0>
 80060b4:	20400001 	.word	0x20400001

080060b8 <_fflush_r>:
 80060b8:	b538      	push	{r3, r4, r5, lr}
 80060ba:	690b      	ldr	r3, [r1, #16]
 80060bc:	4605      	mov	r5, r0
 80060be:	460c      	mov	r4, r1
 80060c0:	b913      	cbnz	r3, 80060c8 <_fflush_r+0x10>
 80060c2:	2500      	movs	r5, #0
 80060c4:	4628      	mov	r0, r5
 80060c6:	bd38      	pop	{r3, r4, r5, pc}
 80060c8:	b118      	cbz	r0, 80060d2 <_fflush_r+0x1a>
 80060ca:	6a03      	ldr	r3, [r0, #32]
 80060cc:	b90b      	cbnz	r3, 80060d2 <_fflush_r+0x1a>
 80060ce:	f7ff f8dd 	bl	800528c <__sinit>
 80060d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d0f3      	beq.n	80060c2 <_fflush_r+0xa>
 80060da:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80060dc:	07d0      	lsls	r0, r2, #31
 80060de:	d404      	bmi.n	80060ea <_fflush_r+0x32>
 80060e0:	0599      	lsls	r1, r3, #22
 80060e2:	d402      	bmi.n	80060ea <_fflush_r+0x32>
 80060e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80060e6:	f7ff fa12 	bl	800550e <__retarget_lock_acquire_recursive>
 80060ea:	4628      	mov	r0, r5
 80060ec:	4621      	mov	r1, r4
 80060ee:	f7ff ff63 	bl	8005fb8 <__sflush_r>
 80060f2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80060f4:	4605      	mov	r5, r0
 80060f6:	07da      	lsls	r2, r3, #31
 80060f8:	d4e4      	bmi.n	80060c4 <_fflush_r+0xc>
 80060fa:	89a3      	ldrh	r3, [r4, #12]
 80060fc:	059b      	lsls	r3, r3, #22
 80060fe:	d4e1      	bmi.n	80060c4 <_fflush_r+0xc>
 8006100:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006102:	f7ff fa05 	bl	8005510 <__retarget_lock_release_recursive>
 8006106:	e7dd      	b.n	80060c4 <_fflush_r+0xc>

08006108 <fiprintf>:
 8006108:	b40e      	push	{r1, r2, r3}
 800610a:	b503      	push	{r0, r1, lr}
 800610c:	4601      	mov	r1, r0
 800610e:	ab03      	add	r3, sp, #12
 8006110:	4805      	ldr	r0, [pc, #20]	@ (8006128 <fiprintf+0x20>)
 8006112:	f853 2b04 	ldr.w	r2, [r3], #4
 8006116:	6800      	ldr	r0, [r0, #0]
 8006118:	9301      	str	r3, [sp, #4]
 800611a:	f7ff fca5 	bl	8005a68 <_vfiprintf_r>
 800611e:	b002      	add	sp, #8
 8006120:	f85d eb04 	ldr.w	lr, [sp], #4
 8006124:	b003      	add	sp, #12
 8006126:	4770      	bx	lr
 8006128:	20000018 	.word	0x20000018

0800612c <__swbuf_r>:
 800612c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800612e:	460e      	mov	r6, r1
 8006130:	4614      	mov	r4, r2
 8006132:	4605      	mov	r5, r0
 8006134:	b118      	cbz	r0, 800613e <__swbuf_r+0x12>
 8006136:	6a03      	ldr	r3, [r0, #32]
 8006138:	b90b      	cbnz	r3, 800613e <__swbuf_r+0x12>
 800613a:	f7ff f8a7 	bl	800528c <__sinit>
 800613e:	69a3      	ldr	r3, [r4, #24]
 8006140:	60a3      	str	r3, [r4, #8]
 8006142:	89a3      	ldrh	r3, [r4, #12]
 8006144:	071a      	lsls	r2, r3, #28
 8006146:	d501      	bpl.n	800614c <__swbuf_r+0x20>
 8006148:	6923      	ldr	r3, [r4, #16]
 800614a:	b943      	cbnz	r3, 800615e <__swbuf_r+0x32>
 800614c:	4621      	mov	r1, r4
 800614e:	4628      	mov	r0, r5
 8006150:	f000 f82a 	bl	80061a8 <__swsetup_r>
 8006154:	b118      	cbz	r0, 800615e <__swbuf_r+0x32>
 8006156:	f04f 37ff 	mov.w	r7, #4294967295
 800615a:	4638      	mov	r0, r7
 800615c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800615e:	6823      	ldr	r3, [r4, #0]
 8006160:	6922      	ldr	r2, [r4, #16]
 8006162:	b2f6      	uxtb	r6, r6
 8006164:	1a98      	subs	r0, r3, r2
 8006166:	6963      	ldr	r3, [r4, #20]
 8006168:	4637      	mov	r7, r6
 800616a:	4283      	cmp	r3, r0
 800616c:	dc05      	bgt.n	800617a <__swbuf_r+0x4e>
 800616e:	4621      	mov	r1, r4
 8006170:	4628      	mov	r0, r5
 8006172:	f7ff ffa1 	bl	80060b8 <_fflush_r>
 8006176:	2800      	cmp	r0, #0
 8006178:	d1ed      	bne.n	8006156 <__swbuf_r+0x2a>
 800617a:	68a3      	ldr	r3, [r4, #8]
 800617c:	3b01      	subs	r3, #1
 800617e:	60a3      	str	r3, [r4, #8]
 8006180:	6823      	ldr	r3, [r4, #0]
 8006182:	1c5a      	adds	r2, r3, #1
 8006184:	6022      	str	r2, [r4, #0]
 8006186:	701e      	strb	r6, [r3, #0]
 8006188:	6962      	ldr	r2, [r4, #20]
 800618a:	1c43      	adds	r3, r0, #1
 800618c:	429a      	cmp	r2, r3
 800618e:	d004      	beq.n	800619a <__swbuf_r+0x6e>
 8006190:	89a3      	ldrh	r3, [r4, #12]
 8006192:	07db      	lsls	r3, r3, #31
 8006194:	d5e1      	bpl.n	800615a <__swbuf_r+0x2e>
 8006196:	2e0a      	cmp	r6, #10
 8006198:	d1df      	bne.n	800615a <__swbuf_r+0x2e>
 800619a:	4621      	mov	r1, r4
 800619c:	4628      	mov	r0, r5
 800619e:	f7ff ff8b 	bl	80060b8 <_fflush_r>
 80061a2:	2800      	cmp	r0, #0
 80061a4:	d0d9      	beq.n	800615a <__swbuf_r+0x2e>
 80061a6:	e7d6      	b.n	8006156 <__swbuf_r+0x2a>

080061a8 <__swsetup_r>:
 80061a8:	b538      	push	{r3, r4, r5, lr}
 80061aa:	4b29      	ldr	r3, [pc, #164]	@ (8006250 <__swsetup_r+0xa8>)
 80061ac:	4605      	mov	r5, r0
 80061ae:	6818      	ldr	r0, [r3, #0]
 80061b0:	460c      	mov	r4, r1
 80061b2:	b118      	cbz	r0, 80061bc <__swsetup_r+0x14>
 80061b4:	6a03      	ldr	r3, [r0, #32]
 80061b6:	b90b      	cbnz	r3, 80061bc <__swsetup_r+0x14>
 80061b8:	f7ff f868 	bl	800528c <__sinit>
 80061bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80061c0:	0719      	lsls	r1, r3, #28
 80061c2:	d422      	bmi.n	800620a <__swsetup_r+0x62>
 80061c4:	06da      	lsls	r2, r3, #27
 80061c6:	d407      	bmi.n	80061d8 <__swsetup_r+0x30>
 80061c8:	2209      	movs	r2, #9
 80061ca:	602a      	str	r2, [r5, #0]
 80061cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80061d0:	f04f 30ff 	mov.w	r0, #4294967295
 80061d4:	81a3      	strh	r3, [r4, #12]
 80061d6:	e033      	b.n	8006240 <__swsetup_r+0x98>
 80061d8:	0758      	lsls	r0, r3, #29
 80061da:	d512      	bpl.n	8006202 <__swsetup_r+0x5a>
 80061dc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80061de:	b141      	cbz	r1, 80061f2 <__swsetup_r+0x4a>
 80061e0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80061e4:	4299      	cmp	r1, r3
 80061e6:	d002      	beq.n	80061ee <__swsetup_r+0x46>
 80061e8:	4628      	mov	r0, r5
 80061ea:	f7ff f9bf 	bl	800556c <_free_r>
 80061ee:	2300      	movs	r3, #0
 80061f0:	6363      	str	r3, [r4, #52]	@ 0x34
 80061f2:	89a3      	ldrh	r3, [r4, #12]
 80061f4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80061f8:	81a3      	strh	r3, [r4, #12]
 80061fa:	2300      	movs	r3, #0
 80061fc:	6063      	str	r3, [r4, #4]
 80061fe:	6923      	ldr	r3, [r4, #16]
 8006200:	6023      	str	r3, [r4, #0]
 8006202:	89a3      	ldrh	r3, [r4, #12]
 8006204:	f043 0308 	orr.w	r3, r3, #8
 8006208:	81a3      	strh	r3, [r4, #12]
 800620a:	6923      	ldr	r3, [r4, #16]
 800620c:	b94b      	cbnz	r3, 8006222 <__swsetup_r+0x7a>
 800620e:	89a3      	ldrh	r3, [r4, #12]
 8006210:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006214:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006218:	d003      	beq.n	8006222 <__swsetup_r+0x7a>
 800621a:	4621      	mov	r1, r4
 800621c:	4628      	mov	r0, r5
 800621e:	f000 f8ab 	bl	8006378 <__smakebuf_r>
 8006222:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006226:	f013 0201 	ands.w	r2, r3, #1
 800622a:	d00a      	beq.n	8006242 <__swsetup_r+0x9a>
 800622c:	2200      	movs	r2, #0
 800622e:	60a2      	str	r2, [r4, #8]
 8006230:	6962      	ldr	r2, [r4, #20]
 8006232:	4252      	negs	r2, r2
 8006234:	61a2      	str	r2, [r4, #24]
 8006236:	6922      	ldr	r2, [r4, #16]
 8006238:	b942      	cbnz	r2, 800624c <__swsetup_r+0xa4>
 800623a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800623e:	d1c5      	bne.n	80061cc <__swsetup_r+0x24>
 8006240:	bd38      	pop	{r3, r4, r5, pc}
 8006242:	0799      	lsls	r1, r3, #30
 8006244:	bf58      	it	pl
 8006246:	6962      	ldrpl	r2, [r4, #20]
 8006248:	60a2      	str	r2, [r4, #8]
 800624a:	e7f4      	b.n	8006236 <__swsetup_r+0x8e>
 800624c:	2000      	movs	r0, #0
 800624e:	e7f7      	b.n	8006240 <__swsetup_r+0x98>
 8006250:	20000018 	.word	0x20000018

08006254 <memmove>:
 8006254:	4288      	cmp	r0, r1
 8006256:	b510      	push	{r4, lr}
 8006258:	eb01 0402 	add.w	r4, r1, r2
 800625c:	d902      	bls.n	8006264 <memmove+0x10>
 800625e:	4284      	cmp	r4, r0
 8006260:	4623      	mov	r3, r4
 8006262:	d807      	bhi.n	8006274 <memmove+0x20>
 8006264:	1e43      	subs	r3, r0, #1
 8006266:	42a1      	cmp	r1, r4
 8006268:	d008      	beq.n	800627c <memmove+0x28>
 800626a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800626e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006272:	e7f8      	b.n	8006266 <memmove+0x12>
 8006274:	4601      	mov	r1, r0
 8006276:	4402      	add	r2, r0
 8006278:	428a      	cmp	r2, r1
 800627a:	d100      	bne.n	800627e <memmove+0x2a>
 800627c:	bd10      	pop	{r4, pc}
 800627e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006282:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006286:	e7f7      	b.n	8006278 <memmove+0x24>

08006288 <_sbrk_r>:
 8006288:	b538      	push	{r3, r4, r5, lr}
 800628a:	2300      	movs	r3, #0
 800628c:	4d05      	ldr	r5, [pc, #20]	@ (80062a4 <_sbrk_r+0x1c>)
 800628e:	4604      	mov	r4, r0
 8006290:	4608      	mov	r0, r1
 8006292:	602b      	str	r3, [r5, #0]
 8006294:	f7fc fb1e 	bl	80028d4 <_sbrk>
 8006298:	1c43      	adds	r3, r0, #1
 800629a:	d102      	bne.n	80062a2 <_sbrk_r+0x1a>
 800629c:	682b      	ldr	r3, [r5, #0]
 800629e:	b103      	cbz	r3, 80062a2 <_sbrk_r+0x1a>
 80062a0:	6023      	str	r3, [r4, #0]
 80062a2:	bd38      	pop	{r3, r4, r5, pc}
 80062a4:	200005b8 	.word	0x200005b8

080062a8 <memchr>:
 80062a8:	4603      	mov	r3, r0
 80062aa:	b510      	push	{r4, lr}
 80062ac:	b2c9      	uxtb	r1, r1
 80062ae:	4402      	add	r2, r0
 80062b0:	4293      	cmp	r3, r2
 80062b2:	4618      	mov	r0, r3
 80062b4:	d101      	bne.n	80062ba <memchr+0x12>
 80062b6:	2000      	movs	r0, #0
 80062b8:	e003      	b.n	80062c2 <memchr+0x1a>
 80062ba:	7804      	ldrb	r4, [r0, #0]
 80062bc:	3301      	adds	r3, #1
 80062be:	428c      	cmp	r4, r1
 80062c0:	d1f6      	bne.n	80062b0 <memchr+0x8>
 80062c2:	bd10      	pop	{r4, pc}

080062c4 <abort>:
 80062c4:	2006      	movs	r0, #6
 80062c6:	b508      	push	{r3, lr}
 80062c8:	f000 f8ba 	bl	8006440 <raise>
 80062cc:	2001      	movs	r0, #1
 80062ce:	f7fc fa8c 	bl	80027ea <_exit>

080062d2 <_realloc_r>:
 80062d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80062d6:	4607      	mov	r7, r0
 80062d8:	4614      	mov	r4, r2
 80062da:	460d      	mov	r5, r1
 80062dc:	b921      	cbnz	r1, 80062e8 <_realloc_r+0x16>
 80062de:	4611      	mov	r1, r2
 80062e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80062e4:	f7ff b9b4 	b.w	8005650 <_malloc_r>
 80062e8:	b92a      	cbnz	r2, 80062f6 <_realloc_r+0x24>
 80062ea:	f7ff f93f 	bl	800556c <_free_r>
 80062ee:	4625      	mov	r5, r4
 80062f0:	4628      	mov	r0, r5
 80062f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80062f6:	f000 f8e1 	bl	80064bc <_malloc_usable_size_r>
 80062fa:	4284      	cmp	r4, r0
 80062fc:	4606      	mov	r6, r0
 80062fe:	d802      	bhi.n	8006306 <_realloc_r+0x34>
 8006300:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006304:	d8f4      	bhi.n	80062f0 <_realloc_r+0x1e>
 8006306:	4621      	mov	r1, r4
 8006308:	4638      	mov	r0, r7
 800630a:	f7ff f9a1 	bl	8005650 <_malloc_r>
 800630e:	4680      	mov	r8, r0
 8006310:	b908      	cbnz	r0, 8006316 <_realloc_r+0x44>
 8006312:	4645      	mov	r5, r8
 8006314:	e7ec      	b.n	80062f0 <_realloc_r+0x1e>
 8006316:	42b4      	cmp	r4, r6
 8006318:	4622      	mov	r2, r4
 800631a:	4629      	mov	r1, r5
 800631c:	bf28      	it	cs
 800631e:	4632      	movcs	r2, r6
 8006320:	f7ff f8f7 	bl	8005512 <memcpy>
 8006324:	4629      	mov	r1, r5
 8006326:	4638      	mov	r0, r7
 8006328:	f7ff f920 	bl	800556c <_free_r>
 800632c:	e7f1      	b.n	8006312 <_realloc_r+0x40>

0800632e <__swhatbuf_r>:
 800632e:	b570      	push	{r4, r5, r6, lr}
 8006330:	460c      	mov	r4, r1
 8006332:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006336:	4615      	mov	r5, r2
 8006338:	2900      	cmp	r1, #0
 800633a:	461e      	mov	r6, r3
 800633c:	b096      	sub	sp, #88	@ 0x58
 800633e:	da0c      	bge.n	800635a <__swhatbuf_r+0x2c>
 8006340:	89a3      	ldrh	r3, [r4, #12]
 8006342:	2100      	movs	r1, #0
 8006344:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006348:	bf14      	ite	ne
 800634a:	2340      	movne	r3, #64	@ 0x40
 800634c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006350:	2000      	movs	r0, #0
 8006352:	6031      	str	r1, [r6, #0]
 8006354:	602b      	str	r3, [r5, #0]
 8006356:	b016      	add	sp, #88	@ 0x58
 8006358:	bd70      	pop	{r4, r5, r6, pc}
 800635a:	466a      	mov	r2, sp
 800635c:	f000 f878 	bl	8006450 <_fstat_r>
 8006360:	2800      	cmp	r0, #0
 8006362:	dbed      	blt.n	8006340 <__swhatbuf_r+0x12>
 8006364:	9901      	ldr	r1, [sp, #4]
 8006366:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800636a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800636e:	4259      	negs	r1, r3
 8006370:	4159      	adcs	r1, r3
 8006372:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006376:	e7eb      	b.n	8006350 <__swhatbuf_r+0x22>

08006378 <__smakebuf_r>:
 8006378:	898b      	ldrh	r3, [r1, #12]
 800637a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800637c:	079d      	lsls	r5, r3, #30
 800637e:	4606      	mov	r6, r0
 8006380:	460c      	mov	r4, r1
 8006382:	d507      	bpl.n	8006394 <__smakebuf_r+0x1c>
 8006384:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006388:	6023      	str	r3, [r4, #0]
 800638a:	6123      	str	r3, [r4, #16]
 800638c:	2301      	movs	r3, #1
 800638e:	6163      	str	r3, [r4, #20]
 8006390:	b003      	add	sp, #12
 8006392:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006394:	466a      	mov	r2, sp
 8006396:	ab01      	add	r3, sp, #4
 8006398:	f7ff ffc9 	bl	800632e <__swhatbuf_r>
 800639c:	9f00      	ldr	r7, [sp, #0]
 800639e:	4605      	mov	r5, r0
 80063a0:	4639      	mov	r1, r7
 80063a2:	4630      	mov	r0, r6
 80063a4:	f7ff f954 	bl	8005650 <_malloc_r>
 80063a8:	b948      	cbnz	r0, 80063be <__smakebuf_r+0x46>
 80063aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80063ae:	059a      	lsls	r2, r3, #22
 80063b0:	d4ee      	bmi.n	8006390 <__smakebuf_r+0x18>
 80063b2:	f023 0303 	bic.w	r3, r3, #3
 80063b6:	f043 0302 	orr.w	r3, r3, #2
 80063ba:	81a3      	strh	r3, [r4, #12]
 80063bc:	e7e2      	b.n	8006384 <__smakebuf_r+0xc>
 80063be:	89a3      	ldrh	r3, [r4, #12]
 80063c0:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80063c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80063c8:	81a3      	strh	r3, [r4, #12]
 80063ca:	9b01      	ldr	r3, [sp, #4]
 80063cc:	6020      	str	r0, [r4, #0]
 80063ce:	b15b      	cbz	r3, 80063e8 <__smakebuf_r+0x70>
 80063d0:	4630      	mov	r0, r6
 80063d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80063d6:	f000 f84d 	bl	8006474 <_isatty_r>
 80063da:	b128      	cbz	r0, 80063e8 <__smakebuf_r+0x70>
 80063dc:	89a3      	ldrh	r3, [r4, #12]
 80063de:	f023 0303 	bic.w	r3, r3, #3
 80063e2:	f043 0301 	orr.w	r3, r3, #1
 80063e6:	81a3      	strh	r3, [r4, #12]
 80063e8:	89a3      	ldrh	r3, [r4, #12]
 80063ea:	431d      	orrs	r5, r3
 80063ec:	81a5      	strh	r5, [r4, #12]
 80063ee:	e7cf      	b.n	8006390 <__smakebuf_r+0x18>

080063f0 <_raise_r>:
 80063f0:	291f      	cmp	r1, #31
 80063f2:	b538      	push	{r3, r4, r5, lr}
 80063f4:	4605      	mov	r5, r0
 80063f6:	460c      	mov	r4, r1
 80063f8:	d904      	bls.n	8006404 <_raise_r+0x14>
 80063fa:	2316      	movs	r3, #22
 80063fc:	6003      	str	r3, [r0, #0]
 80063fe:	f04f 30ff 	mov.w	r0, #4294967295
 8006402:	bd38      	pop	{r3, r4, r5, pc}
 8006404:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006406:	b112      	cbz	r2, 800640e <_raise_r+0x1e>
 8006408:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800640c:	b94b      	cbnz	r3, 8006422 <_raise_r+0x32>
 800640e:	4628      	mov	r0, r5
 8006410:	f000 f852 	bl	80064b8 <_getpid_r>
 8006414:	4622      	mov	r2, r4
 8006416:	4601      	mov	r1, r0
 8006418:	4628      	mov	r0, r5
 800641a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800641e:	f000 b839 	b.w	8006494 <_kill_r>
 8006422:	2b01      	cmp	r3, #1
 8006424:	d00a      	beq.n	800643c <_raise_r+0x4c>
 8006426:	1c59      	adds	r1, r3, #1
 8006428:	d103      	bne.n	8006432 <_raise_r+0x42>
 800642a:	2316      	movs	r3, #22
 800642c:	6003      	str	r3, [r0, #0]
 800642e:	2001      	movs	r0, #1
 8006430:	e7e7      	b.n	8006402 <_raise_r+0x12>
 8006432:	2100      	movs	r1, #0
 8006434:	4620      	mov	r0, r4
 8006436:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800643a:	4798      	blx	r3
 800643c:	2000      	movs	r0, #0
 800643e:	e7e0      	b.n	8006402 <_raise_r+0x12>

08006440 <raise>:
 8006440:	4b02      	ldr	r3, [pc, #8]	@ (800644c <raise+0xc>)
 8006442:	4601      	mov	r1, r0
 8006444:	6818      	ldr	r0, [r3, #0]
 8006446:	f7ff bfd3 	b.w	80063f0 <_raise_r>
 800644a:	bf00      	nop
 800644c:	20000018 	.word	0x20000018

08006450 <_fstat_r>:
 8006450:	b538      	push	{r3, r4, r5, lr}
 8006452:	2300      	movs	r3, #0
 8006454:	4d06      	ldr	r5, [pc, #24]	@ (8006470 <_fstat_r+0x20>)
 8006456:	4604      	mov	r4, r0
 8006458:	4608      	mov	r0, r1
 800645a:	4611      	mov	r1, r2
 800645c:	602b      	str	r3, [r5, #0]
 800645e:	f7fc fa13 	bl	8002888 <_fstat>
 8006462:	1c43      	adds	r3, r0, #1
 8006464:	d102      	bne.n	800646c <_fstat_r+0x1c>
 8006466:	682b      	ldr	r3, [r5, #0]
 8006468:	b103      	cbz	r3, 800646c <_fstat_r+0x1c>
 800646a:	6023      	str	r3, [r4, #0]
 800646c:	bd38      	pop	{r3, r4, r5, pc}
 800646e:	bf00      	nop
 8006470:	200005b8 	.word	0x200005b8

08006474 <_isatty_r>:
 8006474:	b538      	push	{r3, r4, r5, lr}
 8006476:	2300      	movs	r3, #0
 8006478:	4d05      	ldr	r5, [pc, #20]	@ (8006490 <_isatty_r+0x1c>)
 800647a:	4604      	mov	r4, r0
 800647c:	4608      	mov	r0, r1
 800647e:	602b      	str	r3, [r5, #0]
 8006480:	f7fc fa11 	bl	80028a6 <_isatty>
 8006484:	1c43      	adds	r3, r0, #1
 8006486:	d102      	bne.n	800648e <_isatty_r+0x1a>
 8006488:	682b      	ldr	r3, [r5, #0]
 800648a:	b103      	cbz	r3, 800648e <_isatty_r+0x1a>
 800648c:	6023      	str	r3, [r4, #0]
 800648e:	bd38      	pop	{r3, r4, r5, pc}
 8006490:	200005b8 	.word	0x200005b8

08006494 <_kill_r>:
 8006494:	b538      	push	{r3, r4, r5, lr}
 8006496:	2300      	movs	r3, #0
 8006498:	4d06      	ldr	r5, [pc, #24]	@ (80064b4 <_kill_r+0x20>)
 800649a:	4604      	mov	r4, r0
 800649c:	4608      	mov	r0, r1
 800649e:	4611      	mov	r1, r2
 80064a0:	602b      	str	r3, [r5, #0]
 80064a2:	f7fc f992 	bl	80027ca <_kill>
 80064a6:	1c43      	adds	r3, r0, #1
 80064a8:	d102      	bne.n	80064b0 <_kill_r+0x1c>
 80064aa:	682b      	ldr	r3, [r5, #0]
 80064ac:	b103      	cbz	r3, 80064b0 <_kill_r+0x1c>
 80064ae:	6023      	str	r3, [r4, #0]
 80064b0:	bd38      	pop	{r3, r4, r5, pc}
 80064b2:	bf00      	nop
 80064b4:	200005b8 	.word	0x200005b8

080064b8 <_getpid_r>:
 80064b8:	f7fc b980 	b.w	80027bc <_getpid>

080064bc <_malloc_usable_size_r>:
 80064bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80064c0:	1f18      	subs	r0, r3, #4
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	bfbc      	itt	lt
 80064c6:	580b      	ldrlt	r3, [r1, r0]
 80064c8:	18c0      	addlt	r0, r0, r3
 80064ca:	4770      	bx	lr

080064cc <_init>:
 80064cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064ce:	bf00      	nop
 80064d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80064d2:	bc08      	pop	{r3}
 80064d4:	469e      	mov	lr, r3
 80064d6:	4770      	bx	lr

080064d8 <_fini>:
 80064d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064da:	bf00      	nop
 80064dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80064de:	bc08      	pop	{r3}
 80064e0:	469e      	mov	lr, r3
 80064e2:	4770      	bx	lr
